-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
-- Date        : Sun Nov 10 16:43:52 2024
-- Host        : Zephyrus running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               d:/U.I.U.C/FA24/ECE385/final_project/final_project/final_project.gen/sources_1/bd/mb_block/ip/mb_block_hdmi_dino_controller_0_0_1/mb_block_hdmi_dino_controller_0_0_sim_netlist.vhdl
-- Design      : mb_block_hdmi_dino_controller_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7s50csga324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mb_block_hdmi_dino_controller_0_0_Color_Mapper is
  port (
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mb_block_hdmi_dino_controller_0_0_Color_Mapper : entity is "Color_Mapper";
end mb_block_hdmi_dino_controller_0_0_Color_Mapper;

architecture STRUCTURE of mb_block_hdmi_dino_controller_0_0_Color_Mapper is
begin
blk_mem_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2),
      O => S(2)
    );
blk_mem_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(1),
      O => S(1)
    );
blk_mem_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mb_block_hdmi_dino_controller_0_0_clk_wiz_0_clk_wiz is
  port (
    clk_out1 : out STD_LOGIC;
    clk_out2 : out STD_LOGIC;
    reset : in STD_LOGIC;
    locked : out STD_LOGIC;
    clk_in1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mb_block_hdmi_dino_controller_0_0_clk_wiz_0_clk_wiz : entity is "clk_wiz_0_clk_wiz";
end mb_block_hdmi_dino_controller_0_0_clk_wiz_0_clk_wiz;

architecture STRUCTURE of mb_block_hdmi_dino_controller_0_0_clk_wiz_0_clk_wiz is
  signal clk_in1_clk_wiz_0 : STD_LOGIC;
  signal clk_out1_clk_wiz_0 : STD_LOGIC;
  signal clk_out2_clk_wiz_0 : STD_LOGIC;
  signal clkfbout_buf_clk_wiz_0 : STD_LOGIC;
  signal clkfbout_clk_wiz_0 : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_DRDY_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_PSDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_DO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of clkf_buf : label is "PRIMITIVE";
  attribute BOX_TYPE of clkin1_ibufg : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of clkin1_ibufg : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE : string;
  attribute IBUF_DELAY_VALUE of clkin1_ibufg : label is "0";
  attribute IFD_DELAY_VALUE : string;
  attribute IFD_DELAY_VALUE of clkin1_ibufg : label is "AUTO";
  attribute BOX_TYPE of clkout1_buf : label is "PRIMITIVE";
  attribute BOX_TYPE of clkout2_buf : label is "PRIMITIVE";
  attribute BOX_TYPE of mmcm_adv_inst : label is "PRIMITIVE";
begin
clkf_buf: unisim.vcomponents.BUFG
     port map (
      I => clkfbout_clk_wiz_0,
      O => clkfbout_buf_clk_wiz_0
    );
clkin1_ibufg: unisim.vcomponents.IBUF
    generic map(
      CCIO_EN => "TRUE",
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => clk_in1,
      O => clk_in1_clk_wiz_0
    );
clkout1_buf: unisim.vcomponents.BUFG
     port map (
      I => clk_out1_clk_wiz_0,
      O => clk_out1
    );
clkout2_buf: unisim.vcomponents.BUFG
     port map (
      I => clk_out2_clk_wiz_0,
      O => clk_out2
    );
mmcm_adv_inst: unisim.vcomponents.MMCME2_ADV
    generic map(
      BANDWIDTH => "OPTIMIZED",
      CLKFBOUT_MULT_F => 10.000000,
      CLKFBOUT_PHASE => 0.000000,
      CLKFBOUT_USE_FINE_PS => false,
      CLKIN1_PERIOD => 10.000000,
      CLKIN2_PERIOD => 0.000000,
      CLKOUT0_DIVIDE_F => 40.000000,
      CLKOUT0_DUTY_CYCLE => 0.500000,
      CLKOUT0_PHASE => 0.000000,
      CLKOUT0_USE_FINE_PS => false,
      CLKOUT1_DIVIDE => 8,
      CLKOUT1_DUTY_CYCLE => 0.500000,
      CLKOUT1_PHASE => 0.000000,
      CLKOUT1_USE_FINE_PS => false,
      CLKOUT2_DIVIDE => 1,
      CLKOUT2_DUTY_CYCLE => 0.500000,
      CLKOUT2_PHASE => 0.000000,
      CLKOUT2_USE_FINE_PS => false,
      CLKOUT3_DIVIDE => 1,
      CLKOUT3_DUTY_CYCLE => 0.500000,
      CLKOUT3_PHASE => 0.000000,
      CLKOUT3_USE_FINE_PS => false,
      CLKOUT4_CASCADE => false,
      CLKOUT4_DIVIDE => 1,
      CLKOUT4_DUTY_CYCLE => 0.500000,
      CLKOUT4_PHASE => 0.000000,
      CLKOUT4_USE_FINE_PS => false,
      CLKOUT5_DIVIDE => 1,
      CLKOUT5_DUTY_CYCLE => 0.500000,
      CLKOUT5_PHASE => 0.000000,
      CLKOUT5_USE_FINE_PS => false,
      CLKOUT6_DIVIDE => 1,
      CLKOUT6_DUTY_CYCLE => 0.500000,
      CLKOUT6_PHASE => 0.000000,
      CLKOUT6_USE_FINE_PS => false,
      COMPENSATION => "ZHOLD",
      DIVCLK_DIVIDE => 1,
      IS_CLKINSEL_INVERTED => '0',
      IS_PSEN_INVERTED => '0',
      IS_PSINCDEC_INVERTED => '0',
      IS_PWRDWN_INVERTED => '0',
      IS_RST_INVERTED => '0',
      REF_JITTER1 => 0.010000,
      REF_JITTER2 => 0.010000,
      SS_EN => "FALSE",
      SS_MODE => "CENTER_HIGH",
      SS_MOD_PERIOD => 10000,
      STARTUP_WAIT => false
    )
        port map (
      CLKFBIN => clkfbout_buf_clk_wiz_0,
      CLKFBOUT => clkfbout_clk_wiz_0,
      CLKFBOUTB => NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED,
      CLKFBSTOPPED => NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED,
      CLKIN1 => clk_in1_clk_wiz_0,
      CLKIN2 => '0',
      CLKINSEL => '1',
      CLKINSTOPPED => NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED,
      CLKOUT0 => clk_out1_clk_wiz_0,
      CLKOUT0B => NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED,
      CLKOUT1 => clk_out2_clk_wiz_0,
      CLKOUT1B => NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED,
      CLKOUT2 => NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED,
      CLKOUT2B => NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED,
      CLKOUT3 => NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED,
      CLKOUT3B => NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED,
      CLKOUT4 => NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED,
      CLKOUT5 => NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED,
      CLKOUT6 => NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED,
      DADDR(6 downto 0) => B"0000000",
      DCLK => '0',
      DEN => '0',
      DI(15 downto 0) => B"0000000000000000",
      DO(15 downto 0) => NLW_mmcm_adv_inst_DO_UNCONNECTED(15 downto 0),
      DRDY => NLW_mmcm_adv_inst_DRDY_UNCONNECTED,
      DWE => '0',
      LOCKED => locked,
      PSCLK => '0',
      PSDONE => NLW_mmcm_adv_inst_PSDONE_UNCONNECTED,
      PSEN => '0',
      PSINCDEC => '0',
      PWRDWN => '0',
      RST => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mb_block_hdmi_dino_controller_0_0_encode is
  port (
    vde_reg : out STD_LOGIC;
    ade_reg : out STD_LOGIC;
    ade_reg_qq : out STD_LOGIC;
    ade_reg_qq_reg_0 : out STD_LOGIC;
    ade_reg_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    c0_reg_reg_0 : out STD_LOGIC;
    vde_reg_reg_0 : out STD_LOGIC;
    c0_reg_reg_1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    pix_clk : in STD_LOGIC;
    data_o : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \dout_reg[9]_0\ : in STD_LOGIC;
    \dout_reg[9]_1\ : in STD_LOGIC;
    \dout_reg[8]_0\ : in STD_LOGIC;
    c0_reg : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mb_block_hdmi_dino_controller_0_0_encode : entity is "encode";
end mb_block_hdmi_dino_controller_0_0_encode;

architecture STRUCTURE of mb_block_hdmi_dino_controller_0_0_encode is
  signal ade_q : STD_LOGIC;
  signal \^ade_reg\ : STD_LOGIC;
  signal ade_reg_q : STD_LOGIC;
  signal \^ade_reg_qq\ : STD_LOGIC;
  signal \^ade_reg_qq_reg_0\ : STD_LOGIC;
  signal \^ade_reg_reg_0\ : STD_LOGIC;
  signal adin_q : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \adin_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal c0_q : STD_LOGIC;
  signal c0_reg_0 : STD_LOGIC;
  signal \^c0_reg_reg_0\ : STD_LOGIC;
  signal c1_q : STD_LOGIC;
  signal c1_reg : STD_LOGIC;
  signal cnt : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[1]_i_2_n_0\ : STD_LOGIC;
  signal \cnt[1]_i_3_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_2_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_3__1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_3_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_4_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_5_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_6_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_7__1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_8_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_10_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_11_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_12_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_13_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_14__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_15_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_16_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_4_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_5_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_6_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_7_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_8_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_9_n_0\ : STD_LOGIC;
  signal \dout[0]_i_1_n_0\ : STD_LOGIC;
  signal \dout[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout[0]_i_3_n_0\ : STD_LOGIC;
  signal \dout[0]_i_4_n_0\ : STD_LOGIC;
  signal \dout[1]_i_1_n_0\ : STD_LOGIC;
  signal \dout[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout[1]_i_3_n_0\ : STD_LOGIC;
  signal \dout[2]_i_1_n_0\ : STD_LOGIC;
  signal \dout[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout[3]_i_1_n_0\ : STD_LOGIC;
  signal \dout[3]_i_2_n_0\ : STD_LOGIC;
  signal \dout[3]_i_3_n_0\ : STD_LOGIC;
  signal \dout[4]_i_1_n_0\ : STD_LOGIC;
  signal \dout[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout[4]_i_3_n_0\ : STD_LOGIC;
  signal \dout[4]_i_4_n_0\ : STD_LOGIC;
  signal \dout[5]_i_1_n_0\ : STD_LOGIC;
  signal \dout[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \dout[6]_i_1_n_0\ : STD_LOGIC;
  signal \dout[6]_i_2_n_0\ : STD_LOGIC;
  signal \dout[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \dout[6]_i_4_n_0\ : STD_LOGIC;
  signal \dout[7]_i_1_n_0\ : STD_LOGIC;
  signal \dout[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \dout[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \dout[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout[9]_i_1_n_0\ : STD_LOGIC;
  signal \dout[9]_i_2_n_0\ : STD_LOGIC;
  signal \dout[9]_i_3_n_0\ : STD_LOGIC;
  signal \dout[9]_i_4_n_0\ : STD_LOGIC;
  signal n0q_m : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal n0q_m0 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \n0q_m[3]_i_2_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_3_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_4_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_5_n_0\ : STD_LOGIC;
  signal n1d : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal n1d0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \n1d[0]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[1]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[2]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_3_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_4_n_0\ : STD_LOGIC;
  signal n1q_m : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal n1q_m0 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \n1q_m[2]_i_1_n_0\ : STD_LOGIC;
  signal \n1q_m[2]_i_2_n_0\ : STD_LOGIC;
  signal \n1q_m[2]_i_3_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_2_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_3_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_4_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_0_in3_in : STD_LOGIC;
  signal p_0_in4_in : STD_LOGIC;
  signal p_0_in5_in : STD_LOGIC;
  signal p_0_in_1 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal q_m_1 : STD_LOGIC;
  signal q_m_2 : STD_LOGIC;
  signal q_m_3 : STD_LOGIC;
  signal q_m_4 : STD_LOGIC;
  signal q_m_6 : STD_LOGIC;
  signal q_m_7 : STD_LOGIC;
  signal \q_m_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \q_m_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \q_m_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \q_m_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal vde_q : STD_LOGIC;
  signal \^vde_reg\ : STD_LOGIC;
  signal \vdin_q_reg_n_0_[0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cnt[1]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \cnt[2]_i_3__1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \cnt[3]_i_3\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \cnt[3]_i_4\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \cnt[3]_i_5\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \cnt[3]_i_7__1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \cnt[3]_i_8\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \cnt[4]_i_11\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \cnt[4]_i_13\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \cnt[4]_i_14__1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \cnt[4]_i_16\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \cnt[4]_i_7\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \cnt[4]_i_8\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \dout[0]_i_3\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \dout[0]_i_4\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \dout[3]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \dout[4]_i_4\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \dout[6]_i_3__0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \dout[6]_i_4\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \dout[7]_i_3\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \dout[8]_i_3\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \dout[9]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \dout[9]_i_4\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \dout[9]_i_4__0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \n0q_m[3]_i_3\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \n0q_m[3]_i_4\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \n1d[0]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \n1d[3]_i_3\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \n1q_m[1]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \n1q_m[2]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \n1q_m[2]_i_3\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \n1q_m[3]_i_4\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \q_m_reg[3]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \q_m_reg[4]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \q_m_reg[7]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \q_m_reg[7]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \q_m_reg[7]_i_3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \q_m_reg[8]_i_1\ : label is "soft_lutpair2";
begin
  ade_reg <= \^ade_reg\;
  ade_reg_qq <= \^ade_reg_qq\;
  ade_reg_qq_reg_0 <= \^ade_reg_qq_reg_0\;
  ade_reg_reg_0 <= \^ade_reg_reg_0\;
  c0_reg_reg_0 <= \^c0_reg_reg_0\;
  vde_reg <= \^vde_reg\;
ade_q_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(0),
      Q => ade_q,
      R => '0'
    );
ade_reg_q_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \^ade_reg\,
      Q => ade_reg_q,
      R => '0'
    );
ade_reg_qq_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => ade_reg_q,
      Q => \^ade_reg_qq\,
      R => '0'
    );
ade_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => ade_q,
      Q => \^ade_reg\,
      R => '0'
    );
\adin_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(4),
      Q => adin_q(2),
      R => '0'
    );
\adin_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(5),
      Q => adin_q(3),
      R => '0'
    );
\adin_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => adin_q(2),
      Q => p_1_in,
      R => '0'
    );
\adin_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => adin_q(3),
      Q => \adin_reg_reg_n_0_[3]\,
      R => '0'
    );
c0_q_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(3),
      Q => c0_q,
      R => '0'
    );
c0_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => c0_q,
      Q => c0_reg_0,
      R => '0'
    );
c1_q_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(2),
      Q => c1_q,
      R => '0'
    );
c1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => c1_q,
      Q => c1_reg,
      R => '0'
    );
\cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A8228A0A08228"
    )
        port map (
      I0 => \^vde_reg\,
      I1 => \cnt[4]_i_3_n_0\,
      I2 => cnt(1),
      I3 => \cnt[1]_i_2_n_0\,
      I4 => \cnt[4]_i_5_n_0\,
      I5 => \cnt[1]_i_3_n_0\,
      O => \cnt[1]_i_1_n_0\
    );
\cnt[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => n0q_m(1),
      I1 => p_0_in,
      I2 => n1q_m(1),
      O => \cnt[1]_i_2_n_0\
    );
\cnt[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => n1q_m(1),
      I1 => n0q_m(1),
      O => \cnt[1]_i_3_n_0\
    );
\cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \^vde_reg\,
      I1 => \cnt[2]_i_2_n_0\,
      I2 => \cnt[4]_i_5_n_0\,
      I3 => \cnt[2]_i_3__1_n_0\,
      O => \cnt[2]_i_1_n_0\
    );
\cnt[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6C9CC9C6636C39C9"
    )
        port map (
      I0 => \cnt[4]_i_3_n_0\,
      I1 => \cnt[3]_i_8_n_0\,
      I2 => cnt(1),
      I3 => n0q_m(1),
      I4 => p_0_in,
      I5 => n1q_m(1),
      O => \cnt[2]_i_2_n_0\
    );
\cnt[2]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6996AA"
    )
        port map (
      I0 => \cnt[3]_i_8_n_0\,
      I1 => cnt(1),
      I2 => p_0_in,
      I3 => n0q_m(1),
      I4 => n1q_m(1),
      O => \cnt[2]_i_3__1_n_0\
    );
\cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2A202A20202A2"
    )
        port map (
      I0 => \^vde_reg\,
      I1 => \cnt[3]_i_2_n_0\,
      I2 => \cnt[4]_i_5_n_0\,
      I3 => \cnt[3]_i_3_n_0\,
      I4 => \cnt[3]_i_4_n_0\,
      I5 => \cnt[3]_i_5_n_0\,
      O => \cnt[3]_i_1_n_0\
    );
\cnt[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F60606F606F6F60"
    )
        port map (
      I0 => \cnt[4]_i_13_n_0\,
      I1 => \cnt[3]_i_6_n_0\,
      I2 => \cnt[4]_i_3_n_0\,
      I3 => \cnt[4]_i_7_n_0\,
      I4 => \cnt[3]_i_7__1_n_0\,
      I5 => \cnt[4]_i_8_n_0\,
      O => \cnt[3]_i_2_n_0\
    );
\cnt[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => cnt(3),
      I1 => n0q_m(3),
      I2 => n1q_m(3),
      O => \cnt[3]_i_3_n_0\
    );
\cnt[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B28E"
    )
        port map (
      I0 => cnt(2),
      I1 => n0q_m(2),
      I2 => n1q_m(2),
      I3 => p_0_in,
      O => \cnt[3]_i_4_n_0\
    );
\cnt[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEBF0820"
    )
        port map (
      I0 => cnt(1),
      I1 => p_0_in,
      I2 => n0q_m(1),
      I3 => n1q_m(1),
      I4 => \cnt[3]_i_8_n_0\,
      O => \cnt[3]_i_5_n_0\
    );
\cnt[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696996966996"
    )
        port map (
      I0 => n1q_m(3),
      I1 => n0q_m(3),
      I2 => cnt(3),
      I3 => cnt(2),
      I4 => n1q_m(2),
      I5 => n0q_m(2),
      O => \cnt[3]_i_6_n_0\
    );
\cnt[3]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => n1q_m(3),
      I1 => n0q_m(3),
      I2 => cnt(3),
      I3 => n1q_m(2),
      I4 => n0q_m(2),
      O => \cnt[3]_i_7__1_n_0\
    );
\cnt[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => cnt(2),
      I1 => n0q_m(2),
      I2 => n1q_m(2),
      O => \cnt[3]_i_8_n_0\
    );
\cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2AAAA02A2"
    )
        port map (
      I0 => \^vde_reg\,
      I1 => \cnt[4]_i_2_n_0\,
      I2 => \cnt[4]_i_3_n_0\,
      I3 => \cnt[4]_i_4_n_0\,
      I4 => \cnt[4]_i_5_n_0\,
      I5 => \cnt[4]_i_6_n_0\,
      O => \cnt[4]_i_1_n_0\
    );
\cnt[4]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => n1q_m(3),
      I1 => n0q_m(3),
      O => \cnt[4]_i_10_n_0\
    );
\cnt[4]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => n1q_m(3),
      I1 => n0q_m(3),
      I2 => n1q_m(2),
      I3 => n0q_m(2),
      O => \cnt[4]_i_11_n_0\
    );
\cnt[4]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => n1q_m(2),
      I1 => n0q_m(2),
      O => \cnt[4]_i_12_n_0\
    );
\cnt[4]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF8E08"
    )
        port map (
      I0 => cnt(1),
      I1 => p_0_in,
      I2 => n1q_m(1),
      I3 => n0q_m(1),
      I4 => \cnt[3]_i_8_n_0\,
      O => \cnt[4]_i_13_n_0\
    );
\cnt[4]_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => n0q_m(2),
      I1 => n1q_m(2),
      I2 => cnt(2),
      O => \cnt[4]_i_14__1_n_0\
    );
\cnt[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => n0q_m(2),
      I1 => n1q_m(2),
      I2 => n1q_m(1),
      I3 => n0q_m(1),
      I4 => n1q_m(3),
      I5 => n0q_m(3),
      O => \cnt[4]_i_15_n_0\
    );
\cnt[4]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5965A96A"
    )
        port map (
      I0 => cnt(4),
      I1 => p_0_in,
      I2 => n1q_m(3),
      I3 => n0q_m(3),
      I4 => cnt(3),
      O => \cnt[4]_i_16_n_0\
    );
\cnt[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8288EBEE7D771411"
    )
        port map (
      I0 => \cnt[4]_i_7_n_0\,
      I1 => \cnt[3]_i_3_n_0\,
      I2 => n1q_m(2),
      I3 => n0q_m(2),
      I4 => \cnt[4]_i_8_n_0\,
      I5 => \cnt[4]_i_9_n_0\,
      O => \cnt[4]_i_2_n_0\
    );
\cnt[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6565656564666564"
    )
        port map (
      I0 => cnt(4),
      I1 => \cnt[4]_i_10_n_0\,
      I2 => \cnt[4]_i_11_n_0\,
      I3 => n1q_m(1),
      I4 => n0q_m(1),
      I5 => \cnt[4]_i_12_n_0\,
      O => \cnt[4]_i_3_n_0\
    );
\cnt[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A595965596565A6"
    )
        port map (
      I0 => cnt(4),
      I1 => \cnt[4]_i_13_n_0\,
      I2 => n1q_m(3),
      I3 => n0q_m(3),
      I4 => cnt(3),
      I5 => \cnt[4]_i_14__1_n_0\,
      O => \cnt[4]_i_4_n_0\
    );
\cnt[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \cnt[4]_i_15_n_0\,
      I1 => cnt(2),
      I2 => cnt(4),
      I3 => cnt(1),
      I4 => cnt(3),
      O => \cnt[4]_i_5_n_0\
    );
\cnt[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555596699669AAAA"
    )
        port map (
      I0 => \cnt[4]_i_16_n_0\,
      I1 => n1q_m(3),
      I2 => n0q_m(3),
      I3 => cnt(3),
      I4 => \cnt[3]_i_5_n_0\,
      I5 => \cnt[3]_i_4_n_0\,
      O => \cnt[4]_i_6_n_0\
    );
\cnt[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"52157A57"
    )
        port map (
      I0 => \cnt[3]_i_8_n_0\,
      I1 => n1q_m(1),
      I2 => p_0_in,
      I3 => n0q_m(1),
      I4 => cnt(1),
      O => \cnt[4]_i_7_n_0\
    );
\cnt[4]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6F660F6"
    )
        port map (
      I0 => n0q_m(2),
      I1 => n1q_m(2),
      I2 => cnt(2),
      I3 => n0q_m(1),
      I4 => p_0_in,
      O => \cnt[4]_i_8_n_0\
    );
\cnt[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7510EF758AEF108A"
    )
        port map (
      I0 => cnt(3),
      I1 => n1q_m(2),
      I2 => n0q_m(2),
      I3 => n0q_m(3),
      I4 => n1q_m(3),
      I5 => cnt(4),
      O => \cnt[4]_i_9_n_0\
    );
\cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \cnt[1]_i_1_n_0\,
      Q => cnt(1)
    );
\cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \cnt[2]_i_1_n_0\,
      Q => cnt(2)
    );
\cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \cnt[3]_i_1_n_0\,
      Q => cnt(3)
    );
\cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \cnt[4]_i_1_n_0\,
      Q => cnt(4)
    );
\dout[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBAA"
    )
        port map (
      I0 => \dout[0]_i_2__0_n_0\,
      I1 => \dout[9]_i_2_n_0\,
      I2 => \q_m_reg_reg_n_0_[0]\,
      I3 => \^vde_reg\,
      O => \dout[0]_i_1_n_0\
    );
\dout[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA000220AA008AA8"
    )
        port map (
      I0 => \dout[4]_i_4_n_0\,
      I1 => c1_reg,
      I2 => \dout[0]_i_3_n_0\,
      I3 => c0_reg_0,
      I4 => \^ade_reg_reg_0\,
      I5 => \dout[0]_i_4_n_0\,
      O => \dout[0]_i_2__0_n_0\
    );
\dout[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F10000"
    )
        port map (
      I0 => data_o(0),
      I1 => \^ade_reg_qq\,
      I2 => \^ade_reg\,
      I3 => \adin_reg_reg_n_0_[3]\,
      I4 => p_1_in,
      O => \dout[0]_i_3_n_0\
    );
\dout[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5501FF03"
    )
        port map (
      I0 => p_1_in,
      I1 => data_o(0),
      I2 => \^ade_reg_qq\,
      I3 => \^ade_reg\,
      I4 => \adin_reg_reg_n_0_[3]\,
      O => \dout[0]_i_4_n_0\
    );
\dout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87B4FFFF87B40000"
    )
        port map (
      I0 => p_0_in,
      I1 => \cnt[4]_i_5_n_0\,
      I2 => \q_m_reg_reg_n_0_[1]\,
      I3 => \cnt[4]_i_3_n_0\,
      I4 => \^vde_reg\,
      I5 => \dout[1]_i_2__0_n_0\,
      O => \dout[1]_i_1_n_0\
    );
\dout[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFFE"
    )
        port map (
      I0 => \^ade_reg_qq\,
      I1 => data_o(0),
      I2 => \^ade_reg\,
      I3 => c0_reg_0,
      I4 => data_o(1),
      I5 => \dout[1]_i_3_n_0\,
      O => \dout[1]_i_2__0_n_0\
    );
\dout[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"623362001F001FFF"
    )
        port map (
      I0 => \adin_reg_reg_n_0_[3]\,
      I1 => c1_reg,
      I2 => p_1_in,
      I3 => \^ade_reg\,
      I4 => \^ade_reg_qq_reg_0\,
      I5 => c0_reg_0,
      O => \dout[1]_i_3_n_0\
    );
\dout[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => \q_m_reg_reg_n_0_[2]\,
      I1 => \dout[9]_i_2_n_0\,
      I2 => \^vde_reg\,
      I3 => \dout[2]_i_2__1_n_0\,
      O => \dout[2]_i_1_n_0\
    );
\dout[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0064FFEB"
    )
        port map (
      I0 => \dout[6]_i_4_n_0\,
      I1 => \dout[6]_i_3__0_n_0\,
      I2 => c1_reg,
      I3 => \^ade_reg_reg_0\,
      I4 => c0_reg_0,
      I5 => data_o(1),
      O => \dout[2]_i_2__1_n_0\
    );
\dout[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => \q_m_reg_reg_n_0_[3]\,
      I1 => \dout[9]_i_2_n_0\,
      I2 => \^vde_reg\,
      I3 => \dout[3]_i_2_n_0\,
      O => \dout[3]_i_1_n_0\
    );
\dout[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00100070"
    )
        port map (
      I0 => c1_reg,
      I1 => \dout[6]_i_3__0_n_0\,
      I2 => \^ade_reg\,
      I3 => p_1_in,
      I4 => c0_reg_0,
      I5 => \dout[3]_i_3_n_0\,
      O => \dout[3]_i_2_n_0\
    );
\dout[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBABFBAAFAAAFAAB"
    )
        port map (
      I0 => data_o(1),
      I1 => \dout[6]_i_4_n_0\,
      I2 => \^ade_reg_reg_0\,
      I3 => c0_reg_0,
      I4 => c1_reg,
      I5 => \dout[6]_i_3__0_n_0\,
      O => \dout[3]_i_3_n_0\
    );
\dout[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F44F4444"
    )
        port map (
      I0 => \dout[4]_i_2__0_n_0\,
      I1 => \dout[4]_i_3_n_0\,
      I2 => \q_m_reg_reg_n_0_[4]\,
      I3 => \dout[9]_i_2_n_0\,
      I4 => \^vde_reg\,
      O => \dout[4]_i_1_n_0\
    );
\dout[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFBFFFB33333333"
    )
        port map (
      I0 => \^ade_reg_reg_0\,
      I1 => \dout[4]_i_4_n_0\,
      I2 => c1_reg,
      I3 => \dout[6]_i_3__0_n_0\,
      I4 => p_1_in,
      I5 => c0_reg_0,
      O => \dout[4]_i_2__0_n_0\
    );
\dout[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF190019FF"
    )
        port map (
      I0 => c1_reg,
      I1 => \adin_reg_reg_n_0_[3]\,
      I2 => p_1_in,
      I3 => \^ade_reg\,
      I4 => \^ade_reg_qq_reg_0\,
      I5 => c0_reg_0,
      O => \dout[4]_i_3_n_0\
    );
\dout[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vde_reg\,
      I1 => data_o(1),
      O => \dout[4]_i_4_n_0\
    );
\dout[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F44F4444"
    )
        port map (
      I0 => \dout[5]_i_2__0_n_0\,
      I1 => \dout[5]_i_3__0_n_0\,
      I2 => \q_m_reg_reg_n_0_[5]\,
      I3 => \dout[9]_i_2_n_0\,
      I4 => \^vde_reg\,
      O => \dout[5]_i_1_n_0\
    );
\dout[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A85955A4F9085555"
    )
        port map (
      I0 => c0_reg_0,
      I1 => \^ade_reg_qq_reg_0\,
      I2 => \^ade_reg\,
      I3 => \adin_reg_reg_n_0_[3]\,
      I4 => c1_reg,
      I5 => p_1_in,
      O => \dout[5]_i_2__0_n_0\
    );
\dout[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFEFEFEFEFEE"
    )
        port map (
      I0 => \^vde_reg\,
      I1 => data_o(1),
      I2 => \^ade_reg\,
      I3 => data_o(0),
      I4 => \^ade_reg_qq\,
      I5 => c0_reg,
      O => vde_reg_reg_0
    );
\dout[5]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111111111110"
    )
        port map (
      I0 => data_o(1),
      I1 => \^vde_reg\,
      I2 => c0_reg_0,
      I3 => \^ade_reg\,
      I4 => data_o(0),
      I5 => \^ade_reg_qq\,
      O => \dout[5]_i_3__0_n_0\
    );
\dout[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => \q_m_reg_reg_n_0_[6]\,
      I1 => \dout[9]_i_2_n_0\,
      I2 => \^vde_reg\,
      I3 => \dout[6]_i_2_n_0\,
      O => \dout[6]_i_1_n_0\
    );
\dout[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBEBABFBEBBBBBE"
    )
        port map (
      I0 => data_o(1),
      I1 => c0_reg_0,
      I2 => \^ade_reg_reg_0\,
      I3 => \dout[6]_i_3__0_n_0\,
      I4 => \dout[6]_i_4_n_0\,
      I5 => c1_reg,
      O => \dout[6]_i_2_n_0\
    );
\dout[6]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4445"
    )
        port map (
      I0 => \adin_reg_reg_n_0_[3]\,
      I1 => \^ade_reg\,
      I2 => \^ade_reg_qq\,
      I3 => data_o(0),
      O => \dout[6]_i_3__0_n_0\
    );
\dout[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4445"
    )
        port map (
      I0 => p_1_in,
      I1 => \^ade_reg\,
      I2 => \^ade_reg_qq\,
      I3 => data_o(0),
      O => \dout[6]_i_4_n_0\
    );
\dout[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9F9F9F90"
    )
        port map (
      I0 => \q_m_reg_reg_n_0_[7]\,
      I1 => \dout[9]_i_2_n_0\,
      I2 => \^vde_reg\,
      I3 => \dout[7]_i_2__1_n_0\,
      I4 => \dout[7]_i_3__0_n_0\,
      O => \dout[7]_i_1_n_0\
    );
\dout[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808A80854A4F4F4"
    )
        port map (
      I0 => c1_reg,
      I1 => \^ade_reg_qq_reg_0\,
      I2 => \^ade_reg\,
      I3 => \adin_reg_reg_n_0_[3]\,
      I4 => p_1_in,
      I5 => c0_reg_0,
      O => \dout[7]_i_2__1_n_0\
    );
\dout[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => c0_reg,
      I1 => \^ade_reg_qq\,
      I2 => data_o(0),
      I3 => \^ade_reg\,
      O => c0_reg_reg_1
    );
\dout[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8F888888"
    )
        port map (
      I0 => c0_reg_0,
      I1 => \^ade_reg_reg_0\,
      I2 => p_1_in,
      I3 => c1_reg,
      I4 => \^ade_reg\,
      I5 => data_o(1),
      O => \dout[7]_i_3__0_n_0\
    );
\dout[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AE00AEAE"
    )
        port map (
      I0 => \^c0_reg_reg_0\,
      I1 => \^ade_reg\,
      I2 => \dout_reg[9]_1\,
      I3 => \dout_reg[8]_0\,
      I4 => \^vde_reg\,
      O => D(0)
    );
\dout[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AA03AA03AA03"
    )
        port map (
      I0 => p_0_in,
      I1 => \dout[8]_i_2__0_n_0\,
      I2 => data_o(1),
      I3 => \^vde_reg\,
      I4 => c0_reg_0,
      I5 => \^ade_reg_reg_0\,
      O => \dout[8]_i_1__1_n_0\
    );
\dout[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFCFCFFFFFFFD"
    )
        port map (
      I0 => c0_reg,
      I1 => \^vde_reg\,
      I2 => data_o(1),
      I3 => data_o(0),
      I4 => \^ade_reg_qq\,
      I5 => \^ade_reg\,
      O => \^c0_reg_reg_0\
    );
\dout[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E200E2EE2E0CEE"
    )
        port map (
      I0 => \^ade_reg_qq_reg_0\,
      I1 => \^ade_reg\,
      I2 => \adin_reg_reg_n_0_[3]\,
      I3 => c1_reg,
      I4 => c0_reg_0,
      I5 => p_1_in,
      O => \dout[8]_i_2__0_n_0\
    );
\dout[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^ade_reg\,
      I1 => data_o(0),
      I2 => \^ade_reg_qq\,
      O => \^ade_reg_reg_0\
    );
\dout[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7477"
    )
        port map (
      I0 => \dout[9]_i_2_n_0\,
      I1 => \^vde_reg\,
      I2 => data_o(1),
      I3 => \dout[9]_i_3_n_0\,
      O => \dout[9]_i_1_n_0\
    );
\dout[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555500005555FFC0"
    )
        port map (
      I0 => \dout_reg[9]_0\,
      I1 => \dout_reg[9]_1\,
      I2 => \^ade_reg\,
      I3 => \dout[9]_i_4_n_0\,
      I4 => \^vde_reg\,
      I5 => data_o(1),
      O => D(1)
    );
\dout[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => p_0_in,
      I1 => \cnt[4]_i_5_n_0\,
      I2 => \cnt[4]_i_3_n_0\,
      O => \dout[9]_i_2_n_0\
    );
\dout[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01F00DF0CDFC0130"
    )
        port map (
      I0 => \^ade_reg_qq_reg_0\,
      I1 => \^ade_reg\,
      I2 => c1_reg,
      I3 => c0_reg_0,
      I4 => p_1_in,
      I5 => \adin_reg_reg_n_0_[3]\,
      O => \dout[9]_i_3_n_0\
    );
\dout[9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^ade_reg_qq\,
      I1 => data_o(0),
      I2 => \^ade_reg\,
      I3 => c0_reg,
      O => \dout[9]_i_4_n_0\
    );
\dout[9]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ade_reg_qq\,
      I1 => data_o(0),
      O => \^ade_reg_qq_reg_0\
    );
\dout_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[0]_i_1_n_0\,
      Q => Q(0)
    );
\dout_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[1]_i_1_n_0\,
      Q => Q(1)
    );
\dout_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[2]_i_1_n_0\,
      Q => Q(2)
    );
\dout_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[3]_i_1_n_0\,
      Q => Q(3)
    );
\dout_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[4]_i_1_n_0\,
      Q => Q(4)
    );
\dout_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[5]_i_1_n_0\,
      Q => Q(5)
    );
\dout_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[6]_i_1_n_0\,
      Q => Q(6)
    );
\dout_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[7]_i_1_n_0\,
      Q => Q(7)
    );
\dout_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[8]_i_1__1_n_0\,
      Q => Q(8)
    );
\dout_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[9]_i_1_n_0\,
      Q => Q(9)
    );
\n0q_m[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996699996669996"
    )
        port map (
      I0 => \n1q_m[2]_i_2_n_0\,
      I1 => \n1q_m[2]_i_3_n_0\,
      I2 => \n0q_m[3]_i_3_n_0\,
      I3 => \n0q_m[3]_i_2_n_0\,
      I4 => \vdin_q_reg_n_0_[0]\,
      I5 => \n0q_m[3]_i_4_n_0\,
      O => n0q_m0(1)
    );
\n0q_m[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000FBB2FBB2DFFF"
    )
        port map (
      I0 => \n0q_m[3]_i_4_n_0\,
      I1 => \vdin_q_reg_n_0_[0]\,
      I2 => \n0q_m[3]_i_2_n_0\,
      I3 => \n0q_m[3]_i_3_n_0\,
      I4 => \n1q_m[2]_i_3_n_0\,
      I5 => \n1q_m[2]_i_2_n_0\,
      O => n0q_m0(2)
    );
\n0q_m[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \n1q_m[2]_i_3_n_0\,
      I1 => \n1q_m[2]_i_2_n_0\,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => \n0q_m[3]_i_2_n_0\,
      I4 => \n0q_m[3]_i_3_n_0\,
      I5 => \n0q_m[3]_i_4_n_0\,
      O => n0q_m0(3)
    );
\n0q_m[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => p_0_in2_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in4_in,
      I4 => p_0_in5_in,
      I5 => \n0q_m[3]_i_5_n_0\,
      O => \n0q_m[3]_i_2_n_0\
    );
\n0q_m[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => \q_m_reg[7]_i_3_n_0\,
      I2 => p_0_in1_in,
      I3 => \q_m_reg[7]_i_2_n_0\,
      I4 => p_0_in_1,
      O => \n0q_m[3]_i_3_n_0\
    );
\n0q_m[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \vdin_q_reg_n_0_[0]\,
      I1 => p_0_in5_in,
      I2 => p_0_in3_in,
      O => \n0q_m[3]_i_4_n_0\
    );
\n0q_m[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555566666A66"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => n1d(2),
      I2 => n1d(0),
      I3 => \vdin_q_reg_n_0_[0]\,
      I4 => n1d(1),
      I5 => n1d(3),
      O => \n0q_m[3]_i_5_n_0\
    );
\n0q_m_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => n0q_m0(1),
      Q => n0q_m(1),
      R => '0'
    );
\n0q_m_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => n0q_m0(2),
      Q => n0q_m(2),
      R => '0'
    );
\n0q_m_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => n0q_m0(3),
      Q => n0q_m(3),
      R => '0'
    );
\n1d[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => data_o(6),
      I1 => data_o(13),
      I2 => \n1d[0]_i_2_n_0\,
      I3 => data_o(8),
      I4 => data_o(7),
      I5 => data_o(9),
      O => n1d0(0)
    );
\n1d[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data_o(12),
      I1 => data_o(10),
      I2 => data_o(11),
      O => \n1d[0]_i_2_n_0\
    );
\n1d[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \n1d[3]_i_2_n_0\,
      I1 => \n1d[1]_i_2_n_0\,
      I2 => \n1d[3]_i_3_n_0\,
      O => n1d0(1)
    );
\n1d[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717E817E8E8E8"
    )
        port map (
      I0 => data_o(9),
      I1 => data_o(8),
      I2 => data_o(7),
      I3 => data_o(12),
      I4 => data_o(11),
      I5 => data_o(10),
      O => \n1d[1]_i_2_n_0\
    );
\n1d[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E7E7EE87EE8E8E8"
    )
        port map (
      I0 => \n1d[3]_i_2_n_0\,
      I1 => \n1d[3]_i_3_n_0\,
      I2 => \n1d[2]_i_2_n_0\,
      I3 => data_o(10),
      I4 => data_o(11),
      I5 => data_o(12),
      O => n1d0(2)
    );
\n1d[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_o(7),
      I1 => data_o(8),
      I2 => data_o(9),
      O => \n1d[2]_i_2_n_0\
    );
\n1d[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880800000000000"
    )
        port map (
      I0 => \n1d[3]_i_2_n_0\,
      I1 => \n1d[3]_i_3_n_0\,
      I2 => data_o(9),
      I3 => data_o(8),
      I4 => data_o(7),
      I5 => \n1d[3]_i_4_n_0\,
      O => n1d0(3)
    );
\n1d[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9600009600969600"
    )
        port map (
      I0 => data_o(8),
      I1 => data_o(7),
      I2 => data_o(9),
      I3 => data_o(6),
      I4 => data_o(13),
      I5 => \n1d[0]_i_2_n_0\,
      O => \n1d[3]_i_2_n_0\
    );
\n1d[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E88E8EE8"
    )
        port map (
      I0 => data_o(13),
      I1 => data_o(6),
      I2 => data_o(11),
      I3 => data_o(10),
      I4 => data_o(12),
      O => \n1d[3]_i_3_n_0\
    );
\n1d[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_o(10),
      I1 => data_o(11),
      I2 => data_o(12),
      O => \n1d[3]_i_4_n_0\
    );
\n1d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => n1d0(0),
      Q => n1d(0),
      R => '0'
    );
\n1d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => n1d0(1),
      Q => n1d(1),
      R => '0'
    );
\n1d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => n1d0(2),
      Q => n1d(2),
      R => '0'
    );
\n1d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => n1d0(3),
      Q => n1d(3),
      R => '0'
    );
\n1q_m[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \n1q_m[2]_i_3_n_0\,
      I1 => \n1q_m[2]_i_2_n_0\,
      I2 => \n1q_m[3]_i_3_n_0\,
      I3 => \n1q_m[3]_i_4_n_0\,
      O => n1q_m0(1)
    );
\n1q_m[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => \n1q_m[3]_i_4_n_0\,
      I1 => \n1q_m[2]_i_2_n_0\,
      I2 => \n1q_m[2]_i_3_n_0\,
      I3 => \n1q_m[3]_i_3_n_0\,
      O => \n1q_m[2]_i_1_n_0\
    );
\n1q_m[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11E1EE178878778"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => \q_m_reg[7]_i_2_n_0\,
      I2 => q_m_2,
      I3 => p_0_in2_in,
      I4 => p_0_in3_in,
      I5 => p_0_in1_in,
      O => \n1q_m[2]_i_2_n_0\
    );
\n1q_m[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B42D4BD2"
    )
        port map (
      I0 => \q_m_reg[7]_i_2_n_0\,
      I1 => p_0_in3_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in4_in,
      I4 => p_0_in5_in,
      O => \n1q_m[2]_i_3_n_0\
    );
\n1q_m[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \n1q_m[3]_i_2_n_0\,
      I1 => \n1q_m[3]_i_3_n_0\,
      I2 => \n1q_m[3]_i_4_n_0\,
      O => n1q_m0(3)
    );
\n1q_m[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228882222888228"
    )
        port map (
      I0 => \n1q_m[2]_i_2_n_0\,
      I1 => p_0_in5_in,
      I2 => p_0_in4_in,
      I3 => \vdin_q_reg_n_0_[0]\,
      I4 => p_0_in3_in,
      I5 => \q_m_reg[7]_i_2_n_0\,
      O => \n1q_m[3]_i_2_n_0\
    );
\n1q_m[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC3AAAAAAAA3CC3"
    )
        port map (
      I0 => \vdin_q_reg_n_0_[0]\,
      I1 => p_0_in0_in,
      I2 => \q_m_reg[7]_i_2_n_0\,
      I3 => \q_m_reg[7]_i_3_n_0\,
      I4 => p_0_in1_in,
      I5 => p_0_in_1,
      O => \n1q_m[3]_i_3_n_0\
    );
\n1q_m[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90060690"
    )
        port map (
      I0 => p_0_in_1,
      I1 => p_0_in1_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in3_in,
      I4 => p_0_in5_in,
      O => \n1q_m[3]_i_4_n_0\
    );
\n1q_m_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => n1q_m0(1),
      Q => n1q_m(1),
      R => '0'
    );
\n1q_m_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1q_m[2]_i_1_n_0\,
      Q => n1q_m(2),
      R => '0'
    );
\n1q_m_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => n1q_m0(3),
      Q => n1q_m(3),
      R => '0'
    );
\q_m_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA800570055FFAA"
    )
        port map (
      I0 => n1d(2),
      I1 => n1d(0),
      I2 => n1d(1),
      I3 => n1d(3),
      I4 => p_0_in5_in,
      I5 => \vdin_q_reg_n_0_[0]\,
      O => q_m_1
    );
\q_m_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \vdin_q_reg_n_0_[0]\,
      I1 => p_0_in4_in,
      I2 => p_0_in5_in,
      O => q_m_2
    );
\q_m_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in5_in,
      I1 => p_0_in4_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in3_in,
      I4 => \q_m_reg[7]_i_2_n_0\,
      O => q_m_3
    );
\q_m_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => p_0_in2_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in4_in,
      I4 => p_0_in5_in,
      O => q_m_4
    );
\q_m_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \q_m_reg[7]_i_2_n_0\,
      I1 => q_m_2,
      I2 => p_0_in2_in,
      I3 => p_0_in3_in,
      I4 => p_0_in1_in,
      O => \q_m_reg[5]_i_1_n_0\
    );
\q_m_reg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => p_0_in3_in,
      I2 => p_0_in2_in,
      I3 => q_m_2,
      I4 => p_0_in0_in,
      O => q_m_6
    );
\q_m_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => p_0_in_1,
      I1 => \q_m_reg[7]_i_2_n_0\,
      I2 => p_0_in1_in,
      I3 => \q_m_reg[7]_i_3_n_0\,
      I4 => p_0_in0_in,
      O => q_m_7
    );
\q_m_reg[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFAAAA"
    )
        port map (
      I0 => n1d(3),
      I1 => n1d(1),
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => n1d(0),
      I4 => n1d(2),
      O => \q_m_reg[7]_i_2_n_0\
    );
\q_m_reg[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => p_0_in5_in,
      I1 => p_0_in4_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in2_in,
      I4 => p_0_in3_in,
      O => \q_m_reg[7]_i_3_n_0\
    );
\q_m_reg[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005575"
    )
        port map (
      I0 => n1d(2),
      I1 => n1d(0),
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => n1d(1),
      I4 => n1d(3),
      O => \q_m_reg[8]_i_1_n_0\
    );
\q_m_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \vdin_q_reg_n_0_[0]\,
      Q => \q_m_reg_reg_n_0_[0]\,
      R => '0'
    );
\q_m_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_1,
      Q => \q_m_reg_reg_n_0_[1]\,
      R => '0'
    );
\q_m_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_2,
      Q => \q_m_reg_reg_n_0_[2]\,
      R => '0'
    );
\q_m_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_3,
      Q => \q_m_reg_reg_n_0_[3]\,
      R => '0'
    );
\q_m_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_4,
      Q => \q_m_reg_reg_n_0_[4]\,
      R => '0'
    );
\q_m_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \q_m_reg[5]_i_1_n_0\,
      Q => \q_m_reg_reg_n_0_[5]\,
      R => '0'
    );
\q_m_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_6,
      Q => \q_m_reg_reg_n_0_[6]\,
      R => '0'
    );
\q_m_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_7,
      Q => \q_m_reg_reg_n_0_[7]\,
      R => '0'
    );
\q_m_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \q_m_reg[8]_i_1_n_0\,
      Q => p_0_in,
      R => '0'
    );
vde_q_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(1),
      Q => vde_q,
      R => '0'
    );
vde_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => vde_q,
      Q => \^vde_reg\,
      R => '0'
    );
\vdin_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(6),
      Q => \vdin_q_reg_n_0_[0]\,
      R => '0'
    );
\vdin_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(7),
      Q => p_0_in5_in,
      R => '0'
    );
\vdin_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(8),
      Q => p_0_in4_in,
      R => '0'
    );
\vdin_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(9),
      Q => p_0_in3_in,
      R => '0'
    );
\vdin_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(10),
      Q => p_0_in2_in,
      R => '0'
    );
\vdin_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(11),
      Q => p_0_in1_in,
      R => '0'
    );
\vdin_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(12),
      Q => p_0_in0_in,
      R => '0'
    );
\vdin_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(13),
      Q => p_0_in_1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mb_block_hdmi_dino_controller_0_0_encode__parameterized0\ is
  port (
    c0_reg : out STD_LOGIC;
    \q_m_reg_reg[8]_0\ : out STD_LOGIC;
    \q_m_reg_reg[8]_1\ : out STD_LOGIC;
    \adin_reg_reg[1]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    data_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    pix_clk : in STD_LOGIC;
    vde_reg : in STD_LOGIC;
    data_o : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \dout_reg[4]_0\ : in STD_LOGIC;
    ade_reg : in STD_LOGIC;
    \dout_reg[0]_0\ : in STD_LOGIC;
    \dout_reg[3]_0\ : in STD_LOGIC;
    ade_reg_qq : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mb_block_hdmi_dino_controller_0_0_encode__parameterized0\ : entity is "encode";
end \mb_block_hdmi_dino_controller_0_0_encode__parameterized0\;

architecture STRUCTURE of \mb_block_hdmi_dino_controller_0_0_encode__parameterized0\ is
  signal \adin_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \adin_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \adin_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \adin_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \adin_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \adin_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \adin_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \adin_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal c0_q_reg_srl2_n_0 : STD_LOGIC;
  signal \^c0_reg\ : STD_LOGIC;
  signal cnt : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \cnt[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \cnt[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \cnt[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_3_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_6__1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_7_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_10__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_11__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_12__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_13__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_14_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_15__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_16__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_17_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_18__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_6__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_7__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_8__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_9__0_n_0\ : STD_LOGIC;
  signal \dout[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[0]_i_2_n_0\ : STD_LOGIC;
  signal \dout[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[1]_i_2_n_0\ : STD_LOGIC;
  signal \dout[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[2]_i_2_n_0\ : STD_LOGIC;
  signal \dout[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[4]_i_2_n_0\ : STD_LOGIC;
  signal \dout[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[5]_i_2_n_0\ : STD_LOGIC;
  signal \dout[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout[6]_i_3_n_0\ : STD_LOGIC;
  signal \dout[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[7]_i_2_n_0\ : STD_LOGIC;
  signal \n0q_m[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \n0q_m[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \n0q_m_reg_n_0_[1]\ : STD_LOGIC;
  signal \n0q_m_reg_n_0_[2]\ : STD_LOGIC;
  signal \n0q_m_reg_n_0_[3]\ : STD_LOGIC;
  signal n1d : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \n1d[0]_i_1_n_0\ : STD_LOGIC;
  signal \n1d[0]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[1]_i_1_n_0\ : STD_LOGIC;
  signal \n1d[1]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[2]_i_1_n_0\ : STD_LOGIC;
  signal \n1d[2]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_1_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_3_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_4_n_0\ : STD_LOGIC;
  signal \n1q_m[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \n1q_m[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \n1q_m[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \n1q_m[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \n1q_m_reg_n_0_[1]\ : STD_LOGIC;
  signal \n1q_m_reg_n_0_[2]\ : STD_LOGIC;
  signal \n1q_m_reg_n_0_[3]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_0_in3_in : STD_LOGIC;
  signal p_0_in4_in : STD_LOGIC;
  signal p_0_in5_in : STD_LOGIC;
  signal q_m_1 : STD_LOGIC;
  signal q_m_2 : STD_LOGIC;
  signal q_m_3 : STD_LOGIC;
  signal q_m_4 : STD_LOGIC;
  signal q_m_6 : STD_LOGIC;
  signal \q_m_reg[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_m_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_m_reg[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \q_m_reg[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \q_m_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \^q_m_reg_reg[8]_0\ : STD_LOGIC;
  signal \^q_m_reg_reg[8]_1\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \vdin_q_reg_n_0_[0]\ : STD_LOGIC;
  attribute srl_name : string;
  attribute srl_name of c0_q_reg_srl2 : label is "\inst/vga_to_hdmi /\inst/encg/c0_q_reg_srl2 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cnt[1]_i_3__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \cnt[2]_i_2__1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \cnt[3]_i_6__1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \cnt[4]_i_12__0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \cnt[4]_i_13__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \cnt[4]_i_14\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \cnt[4]_i_17\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \cnt[4]_i_18__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \cnt[4]_i_7__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \cnt[4]_i_8__0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \cnt[4]_i_9__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \dout[9]_i_2__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \n0q_m[3]_i_3__0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \n0q_m[3]_i_4__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \n1d[0]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \n1d[3]_i_3\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \n1q_m[1]_i_1__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \n1q_m[2]_i_1__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \n1q_m[2]_i_3__0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \n1q_m[3]_i_4__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \q_m_reg[3]_i_1__0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \q_m_reg[4]_i_1__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \q_m_reg[7]_i_1__0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \q_m_reg[7]_i_2__0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \q_m_reg[7]_i_3__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \q_m_reg[8]_i_1__0\ : label is "soft_lutpair20";
begin
  c0_reg <= \^c0_reg\;
  \q_m_reg_reg[8]_0\ <= \^q_m_reg_reg[8]_0\;
  \q_m_reg_reg[8]_1\ <= \^q_m_reg_reg[8]_1\;
\adin_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(2),
      Q => \adin_q_reg_n_0_[0]\,
      R => '0'
    );
\adin_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(3),
      Q => \adin_q_reg_n_0_[1]\,
      R => '0'
    );
\adin_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(4),
      Q => \adin_q_reg_n_0_[2]\,
      R => '0'
    );
\adin_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(5),
      Q => \adin_q_reg_n_0_[3]\,
      R => '0'
    );
\adin_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \adin_q_reg_n_0_[0]\,
      Q => \adin_reg_reg_n_0_[0]\,
      R => '0'
    );
\adin_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \adin_q_reg_n_0_[1]\,
      Q => \adin_reg_reg_n_0_[1]\,
      R => '0'
    );
\adin_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \adin_q_reg_n_0_[2]\,
      Q => \adin_reg_reg_n_0_[2]\,
      R => '0'
    );
\adin_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \adin_q_reg_n_0_[3]\,
      Q => \adin_reg_reg_n_0_[3]\,
      R => '0'
    );
c0_q_reg_srl2: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => pix_clk,
      D => data_i(0),
      Q => c0_q_reg_srl2_n_0
    );
c0_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => c0_q_reg_srl2_n_0,
      Q => \^c0_reg\,
      R => '0'
    );
\cnt[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0280A280A28A028"
    )
        port map (
      I0 => vde_reg,
      I1 => \cnt[1]_i_2__0_n_0\,
      I2 => cnt(1),
      I3 => \cnt[4]_i_3__0_n_0\,
      I4 => \cnt[4]_i_5__0_n_0\,
      I5 => \cnt[1]_i_3__0_n_0\,
      O => \cnt[1]_i_1__0_n_0\
    );
\cnt[1]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \n1q_m_reg_n_0_[1]\,
      I1 => \n0q_m_reg_n_0_[1]\,
      O => \cnt[1]_i_2__0_n_0\
    );
\cnt[1]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \n0q_m_reg_n_0_[1]\,
      I1 => \^q_m_reg_reg[8]_0\,
      I2 => \n1q_m_reg_n_0_[1]\,
      O => \cnt[1]_i_3__0_n_0\
    );
\cnt[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => vde_reg,
      I1 => \cnt[2]_i_2__1_n_0\,
      I2 => \cnt[4]_i_3__0_n_0\,
      I3 => \cnt[2]_i_3_n_0\,
      O => \cnt[2]_i_1__0_n_0\
    );
\cnt[2]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6996AA"
    )
        port map (
      I0 => \cnt[3]_i_6__1_n_0\,
      I1 => cnt(1),
      I2 => \^q_m_reg_reg[8]_0\,
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => \n1q_m_reg_n_0_[1]\,
      O => \cnt[2]_i_2__1_n_0\
    );
\cnt[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6C9CC9C6636C39C9"
    )
        port map (
      I0 => \cnt[4]_i_5__0_n_0\,
      I1 => \cnt[3]_i_6__1_n_0\,
      I2 => cnt(1),
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => \^q_m_reg_reg[8]_0\,
      I5 => \n1q_m_reg_n_0_[1]\,
      O => \cnt[2]_i_3_n_0\
    );
\cnt[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202A2A2A202A2"
    )
        port map (
      I0 => vde_reg,
      I1 => \cnt[3]_i_2__0_n_0\,
      I2 => \cnt[4]_i_3__0_n_0\,
      I3 => \cnt[3]_i_3__0_n_0\,
      I4 => \cnt[4]_i_5__0_n_0\,
      I5 => \cnt[3]_i_4__0_n_0\,
      O => \cnt[3]_i_1__0_n_0\
    );
\cnt[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A5995A965A66A56"
    )
        port map (
      I0 => \cnt[4]_i_8__0_n_0\,
      I1 => cnt(2),
      I2 => \n0q_m_reg_n_0_[2]\,
      I3 => \n1q_m_reg_n_0_[2]\,
      I4 => \^q_m_reg_reg[8]_0\,
      I5 => \cnt[4]_i_13__0_n_0\,
      O => \cnt[3]_i_2__0_n_0\
    );
\cnt[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \cnt[4]_i_12__0_n_0\,
      I1 => \cnt[3]_i_5__0_n_0\,
      I2 => \n1q_m_reg_n_0_[3]\,
      I3 => \n0q_m_reg_n_0_[3]\,
      I4 => cnt(3),
      I5 => \cnt[4]_i_14_n_0\,
      O => \cnt[3]_i_3__0_n_0\
    );
\cnt[3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"13013713ECFEC8EC"
    )
        port map (
      I0 => cnt(1),
      I1 => \cnt[3]_i_6__1_n_0\,
      I2 => \^q_m_reg_reg[8]_0\,
      I3 => \n1q_m_reg_n_0_[1]\,
      I4 => \n0q_m_reg_n_0_[1]\,
      I5 => \cnt[3]_i_7_n_0\,
      O => \cnt[3]_i_4__0_n_0\
    );
\cnt[3]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \n0q_m_reg_n_0_[2]\,
      I1 => \n1q_m_reg_n_0_[2]\,
      O => \cnt[3]_i_5__0_n_0\
    );
\cnt[3]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => cnt(2),
      I1 => \n0q_m_reg_n_0_[2]\,
      I2 => \n1q_m_reg_n_0_[2]\,
      O => \cnt[3]_i_6__1_n_0\
    );
\cnt[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696996966996"
    )
        port map (
      I0 => \n1q_m_reg_n_0_[3]\,
      I1 => \n0q_m_reg_n_0_[3]\,
      I2 => cnt(3),
      I3 => cnt(2),
      I4 => \n1q_m_reg_n_0_[2]\,
      I5 => \n0q_m_reg_n_0_[2]\,
      O => \cnt[3]_i_7_n_0\
    );
\cnt[4]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \n0q_m_reg_n_0_[3]\,
      I1 => \n1q_m_reg_n_0_[3]\,
      I2 => \n1q_m_reg_n_0_[1]\,
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => \n1q_m_reg_n_0_[2]\,
      I5 => \n0q_m_reg_n_0_[2]\,
      O => \cnt[4]_i_10__0_n_0\
    );
\cnt[4]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F04FB4FB0FB04B0"
    )
        port map (
      I0 => \n1q_m_reg_n_0_[2]\,
      I1 => \n0q_m_reg_n_0_[2]\,
      I2 => cnt(3),
      I3 => \n0q_m_reg_n_0_[3]\,
      I4 => \n1q_m_reg_n_0_[3]\,
      I5 => cnt(4),
      O => \cnt[4]_i_11__0_n_0\
    );
\cnt[4]_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"52157A57"
    )
        port map (
      I0 => \cnt[3]_i_6__1_n_0\,
      I1 => \n1q_m_reg_n_0_[1]\,
      I2 => \^q_m_reg_reg[8]_0\,
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => cnt(1),
      O => \cnt[4]_i_12__0_n_0\
    );
\cnt[4]_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => cnt(3),
      I1 => \n0q_m_reg_n_0_[3]\,
      I2 => \n1q_m_reg_n_0_[3]\,
      O => \cnt[4]_i_13__0_n_0\
    );
\cnt[4]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6F660F6"
    )
        port map (
      I0 => \n0q_m_reg_n_0_[2]\,
      I1 => \n1q_m_reg_n_0_[2]\,
      I2 => cnt(2),
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => \^q_m_reg_reg[8]_0\,
      O => \cnt[4]_i_14_n_0\
    );
\cnt[4]_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2FFFFF2222FF2F"
    )
        port map (
      I0 => \n1q_m_reg_n_0_[3]\,
      I1 => \n0q_m_reg_n_0_[3]\,
      I2 => \n0q_m_reg_n_0_[1]\,
      I3 => \n1q_m_reg_n_0_[1]\,
      I4 => \n0q_m_reg_n_0_[2]\,
      I5 => \n1q_m_reg_n_0_[2]\,
      O => \cnt[4]_i_15__0_n_0\
    );
\cnt[4]_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0FDD0FDFFFFD0FD"
    )
        port map (
      I0 => \n1q_m_reg_n_0_[1]\,
      I1 => \n0q_m_reg_n_0_[1]\,
      I2 => \n0q_m_reg_n_0_[2]\,
      I3 => \n1q_m_reg_n_0_[2]\,
      I4 => \n0q_m_reg_n_0_[3]\,
      I5 => \n1q_m_reg_n_0_[3]\,
      O => \cnt[4]_i_16__0_n_0\
    );
\cnt[4]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBB220"
    )
        port map (
      I0 => cnt(1),
      I1 => \n1q_m_reg_n_0_[1]\,
      I2 => \^q_m_reg_reg[8]_0\,
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => \cnt[3]_i_6__1_n_0\,
      O => \cnt[4]_i_17_n_0\
    );
\cnt[4]_i_18__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \n0q_m_reg_n_0_[2]\,
      I1 => \n1q_m_reg_n_0_[2]\,
      I2 => cnt(2),
      O => \cnt[4]_i_18__0_n_0\
    );
\cnt[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202A2A2A202A2"
    )
        port map (
      I0 => vde_reg,
      I1 => \cnt[4]_i_2__0_n_0\,
      I2 => \cnt[4]_i_3__0_n_0\,
      I3 => \cnt[4]_i_4__0_n_0\,
      I4 => \cnt[4]_i_5__0_n_0\,
      I5 => \cnt[4]_i_6__0_n_0\,
      O => \cnt[4]_i_1__0_n_0\
    );
\cnt[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555596699669AAAA"
    )
        port map (
      I0 => \cnt[4]_i_7__0_n_0\,
      I1 => \n1q_m_reg_n_0_[3]\,
      I2 => \n0q_m_reg_n_0_[3]\,
      I3 => cnt(3),
      I4 => \cnt[4]_i_8__0_n_0\,
      I5 => \cnt[4]_i_9__0_n_0\,
      O => \cnt[4]_i_2__0_n_0\
    );
\cnt[4]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555554"
    )
        port map (
      I0 => \cnt[4]_i_10__0_n_0\,
      I1 => cnt(2),
      I2 => cnt(4),
      I3 => cnt(1),
      I4 => cnt(3),
      O => \cnt[4]_i_3__0_n_0\
    );
\cnt[4]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95995955A9AA9A99"
    )
        port map (
      I0 => \cnt[4]_i_11__0_n_0\,
      I1 => \cnt[4]_i_12__0_n_0\,
      I2 => \n1q_m_reg_n_0_[2]\,
      I3 => \n0q_m_reg_n_0_[2]\,
      I4 => \cnt[4]_i_13__0_n_0\,
      I5 => \cnt[4]_i_14_n_0\,
      O => \cnt[4]_i_4__0_n_0\
    );
\cnt[4]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47C477F7"
    )
        port map (
      I0 => \cnt[4]_i_15__0_n_0\,
      I1 => cnt(4),
      I2 => \n0q_m_reg_n_0_[3]\,
      I3 => \n1q_m_reg_n_0_[3]\,
      I4 => \cnt[4]_i_16__0_n_0\,
      O => \cnt[4]_i_5__0_n_0\
    );
\cnt[4]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E18187171E7E78E"
    )
        port map (
      I0 => \cnt[4]_i_17_n_0\,
      I1 => \cnt[4]_i_18__0_n_0\,
      I2 => \n1q_m_reg_n_0_[3]\,
      I3 => \n0q_m_reg_n_0_[3]\,
      I4 => cnt(3),
      I5 => cnt(4),
      O => \cnt[4]_i_6__0_n_0\
    );
\cnt[4]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5965A96A"
    )
        port map (
      I0 => cnt(4),
      I1 => \^q_m_reg_reg[8]_0\,
      I2 => \n1q_m_reg_n_0_[3]\,
      I3 => \n0q_m_reg_n_0_[3]\,
      I4 => cnt(3),
      O => \cnt[4]_i_7__0_n_0\
    );
\cnt[4]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEBF0820"
    )
        port map (
      I0 => cnt(1),
      I1 => \^q_m_reg_reg[8]_0\,
      I2 => \n0q_m_reg_n_0_[1]\,
      I3 => \n1q_m_reg_n_0_[1]\,
      I4 => \cnt[3]_i_6__1_n_0\,
      O => \cnt[4]_i_8__0_n_0\
    );
\cnt[4]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B28E"
    )
        port map (
      I0 => cnt(2),
      I1 => \n0q_m_reg_n_0_[2]\,
      I2 => \n1q_m_reg_n_0_[2]\,
      I3 => \^q_m_reg_reg[8]_0\,
      O => \cnt[4]_i_9__0_n_0\
    );
\cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \cnt[1]_i_1__0_n_0\,
      Q => cnt(1)
    );
\cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \cnt[2]_i_1__0_n_0\,
      Q => cnt(2)
    );
\cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \cnt[3]_i_1__0_n_0\,
      Q => cnt(3)
    );
\cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \cnt[4]_i_1__0_n_0\,
      Q => cnt(4)
    );
\dout[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A22A"
    )
        port map (
      I0 => \dout[0]_i_2_n_0\,
      I1 => vde_reg,
      I2 => \q_m_reg_reg_n_0_[0]\,
      I3 => \^q_m_reg_reg[8]_1\,
      O => \dout[0]_i_1__0_n_0\
    );
\dout[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAAABEAAAAAAAA"
    )
        port map (
      I0 => \dout_reg[0]_0\,
      I1 => \adin_reg_reg_n_0_[2]\,
      I2 => \adin_reg_reg_n_0_[0]\,
      I3 => \adin_reg_reg_n_0_[1]\,
      I4 => \adin_reg_reg_n_0_[3]\,
      I5 => ade_reg,
      O => \dout[0]_i_2_n_0\
    );
\dout[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A22A"
    )
        port map (
      I0 => \dout[1]_i_2_n_0\,
      I1 => vde_reg,
      I2 => \q_m_reg_reg_n_0_[1]\,
      I3 => \^q_m_reg_reg[8]_1\,
      O => \dout[1]_i_1__0_n_0\
    );
\dout[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAABEAABAAAEEAA"
    )
        port map (
      I0 => \dout_reg[0]_0\,
      I1 => \adin_reg_reg_n_0_[0]\,
      I2 => \adin_reg_reg_n_0_[2]\,
      I3 => ade_reg,
      I4 => \adin_reg_reg_n_0_[3]\,
      I5 => \adin_reg_reg_n_0_[1]\,
      O => \dout[1]_i_2_n_0\
    );
\dout[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00F1111"
    )
        port map (
      I0 => \dout[2]_i_2_n_0\,
      I1 => data_o(1),
      I2 => \q_m_reg_reg_n_0_[2]\,
      I3 => \^q_m_reg_reg[8]_1\,
      I4 => vde_reg,
      O => \dout[2]_i_1__0_n_0\
    );
\dout[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"98B4FFFF98B40000"
    )
        port map (
      I0 => \adin_reg_reg_n_0_[3]\,
      I1 => \adin_reg_reg_n_0_[2]\,
      I2 => \adin_reg_reg_n_0_[0]\,
      I3 => \adin_reg_reg_n_0_[1]\,
      I4 => ade_reg,
      I5 => \dout[6]_i_3_n_0\,
      O => \dout[2]_i_2_n_0\
    );
\dout[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00F1111"
    )
        port map (
      I0 => \dout[3]_i_2__0_n_0\,
      I1 => data_o(1),
      I2 => \q_m_reg_reg_n_0_[3]\,
      I3 => \^q_m_reg_reg[8]_1\,
      I4 => vde_reg,
      O => \dout[3]_i_1__0_n_0\
    );
\dout[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DFD7D775"
    )
        port map (
      I0 => ade_reg,
      I1 => \adin_reg_reg_n_0_[3]\,
      I2 => \adin_reg_reg_n_0_[2]\,
      I3 => \adin_reg_reg_n_0_[1]\,
      I4 => \adin_reg_reg_n_0_[0]\,
      I5 => \dout_reg[3]_0\,
      O => \dout[3]_i_2__0_n_0\
    );
\dout[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A22A"
    )
        port map (
      I0 => \dout[4]_i_2_n_0\,
      I1 => vde_reg,
      I2 => \q_m_reg_reg_n_0_[4]\,
      I3 => \^q_m_reg_reg[8]_1\,
      O => \dout[4]_i_1__0_n_0\
    );
\dout[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEFAAAABEABAAAA"
    )
        port map (
      I0 => \dout_reg[4]_0\,
      I1 => \adin_reg_reg_n_0_[0]\,
      I2 => \adin_reg_reg_n_0_[1]\,
      I3 => \adin_reg_reg_n_0_[3]\,
      I4 => ade_reg,
      I5 => \adin_reg_reg_n_0_[2]\,
      O => \dout[4]_i_2_n_0\
    );
\dout[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A22A"
    )
        port map (
      I0 => \dout[5]_i_2_n_0\,
      I1 => vde_reg,
      I2 => \q_m_reg_reg_n_0_[5]\,
      I3 => \^q_m_reg_reg[8]_1\,
      O => \dout[5]_i_1__0_n_0\
    );
\dout[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF288222A0"
    )
        port map (
      I0 => ade_reg,
      I1 => \adin_reg_reg_n_0_[3]\,
      I2 => \adin_reg_reg_n_0_[0]\,
      I3 => \adin_reg_reg_n_0_[1]\,
      I4 => \adin_reg_reg_n_0_[2]\,
      I5 => \dout_reg[0]_0\,
      O => \dout[5]_i_2_n_0\
    );
\dout[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00F1111"
    )
        port map (
      I0 => \dout[6]_i_2__0_n_0\,
      I1 => data_o(1),
      I2 => \q_m_reg_reg_n_0_[6]\,
      I3 => \^q_m_reg_reg[8]_1\,
      I4 => vde_reg,
      O => \dout[6]_i_1__0_n_0\
    );
\dout[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4669FFFF46690000"
    )
        port map (
      I0 => \adin_reg_reg_n_0_[3]\,
      I1 => \adin_reg_reg_n_0_[2]\,
      I2 => \adin_reg_reg_n_0_[1]\,
      I3 => \adin_reg_reg_n_0_[0]\,
      I4 => ade_reg,
      I5 => \dout[6]_i_3_n_0\,
      O => \dout[6]_i_2__0_n_0\
    );
\dout[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^c0_reg\,
      I1 => data_o(0),
      I2 => ade_reg_qq,
      O => \dout[6]_i_3_n_0\
    );
\dout[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00F1111"
    )
        port map (
      I0 => \dout[7]_i_2_n_0\,
      I1 => data_o(1),
      I2 => \q_m_reg_reg_n_0_[7]\,
      I3 => \^q_m_reg_reg[8]_1\,
      I4 => vde_reg,
      O => \dout[7]_i_1__0_n_0\
    );
\dout[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1445040455555555"
    )
        port map (
      I0 => \dout_reg[3]_0\,
      I1 => \adin_reg_reg_n_0_[0]\,
      I2 => \adin_reg_reg_n_0_[1]\,
      I3 => \adin_reg_reg_n_0_[3]\,
      I4 => \adin_reg_reg_n_0_[2]\,
      I5 => ade_reg,
      O => \dout[7]_i_2_n_0\
    );
\dout[9]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \cnt[4]_i_5__0_n_0\,
      I1 => \cnt[4]_i_3__0_n_0\,
      I2 => \^q_m_reg_reg[8]_0\,
      O => \^q_m_reg_reg[8]_1\
    );
\dout[9]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D09F"
    )
        port map (
      I0 => \adin_reg_reg_n_0_[1]\,
      I1 => \adin_reg_reg_n_0_[0]\,
      I2 => \adin_reg_reg_n_0_[3]\,
      I3 => \adin_reg_reg_n_0_[2]\,
      O => \adin_reg_reg[1]_0\
    );
\dout_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[0]_i_1__0_n_0\,
      Q => Q(0)
    );
\dout_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[1]_i_1__0_n_0\,
      Q => Q(1)
    );
\dout_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[2]_i_1__0_n_0\,
      Q => Q(2)
    );
\dout_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[3]_i_1__0_n_0\,
      Q => Q(3)
    );
\dout_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[4]_i_1__0_n_0\,
      Q => Q(4)
    );
\dout_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[5]_i_1__0_n_0\,
      Q => Q(5)
    );
\dout_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[6]_i_1__0_n_0\,
      Q => Q(6)
    );
\dout_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[7]_i_1__0_n_0\,
      Q => Q(7)
    );
\dout_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => D(0),
      Q => Q(8)
    );
\dout_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => D(1),
      Q => Q(9)
    );
\n0q_m[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996699996669996"
    )
        port map (
      I0 => \n1q_m[2]_i_2__0_n_0\,
      I1 => \n1q_m[2]_i_3__0_n_0\,
      I2 => \n0q_m[3]_i_3__0_n_0\,
      I3 => \n0q_m[3]_i_2__0_n_0\,
      I4 => \vdin_q_reg_n_0_[0]\,
      I5 => \n0q_m[3]_i_4__0_n_0\,
      O => \n0q_m[1]_i_1__0_n_0\
    );
\n0q_m[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000FBB2FBB2DFFF"
    )
        port map (
      I0 => \n0q_m[3]_i_4__0_n_0\,
      I1 => \vdin_q_reg_n_0_[0]\,
      I2 => \n0q_m[3]_i_2__0_n_0\,
      I3 => \n0q_m[3]_i_3__0_n_0\,
      I4 => \n1q_m[2]_i_3__0_n_0\,
      I5 => \n1q_m[2]_i_2__0_n_0\,
      O => \n0q_m[2]_i_1__0_n_0\
    );
\n0q_m[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \n1q_m[2]_i_3__0_n_0\,
      I1 => \n1q_m[2]_i_2__0_n_0\,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => \n0q_m[3]_i_2__0_n_0\,
      I4 => \n0q_m[3]_i_3__0_n_0\,
      I5 => \n0q_m[3]_i_4__0_n_0\,
      O => \n0q_m[3]_i_1__0_n_0\
    );
\n0q_m[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => p_0_in2_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in4_in,
      I4 => p_0_in5_in,
      I5 => \n0q_m[3]_i_5__0_n_0\,
      O => \n0q_m[3]_i_2__0_n_0\
    );
\n0q_m[3]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => \q_m_reg[7]_i_3__0_n_0\,
      I2 => p_0_in1_in,
      I3 => \q_m_reg[7]_i_2__0_n_0\,
      I4 => p_0_in,
      O => \n0q_m[3]_i_3__0_n_0\
    );
\n0q_m[3]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \vdin_q_reg_n_0_[0]\,
      I1 => p_0_in5_in,
      I2 => p_0_in3_in,
      O => \n0q_m[3]_i_4__0_n_0\
    );
\n0q_m[3]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555566666A66"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => n1d(2),
      I2 => n1d(0),
      I3 => \vdin_q_reg_n_0_[0]\,
      I4 => n1d(1),
      I5 => n1d(3),
      O => \n0q_m[3]_i_5__0_n_0\
    );
\n0q_m_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n0q_m[1]_i_1__0_n_0\,
      Q => \n0q_m_reg_n_0_[1]\,
      R => '0'
    );
\n0q_m_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n0q_m[2]_i_1__0_n_0\,
      Q => \n0q_m_reg_n_0_[2]\,
      R => '0'
    );
\n0q_m_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n0q_m[3]_i_1__0_n_0\,
      Q => \n0q_m_reg_n_0_[3]\,
      R => '0'
    );
\n1d[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => data_o(6),
      I1 => data_o(13),
      I2 => \n1d[0]_i_2_n_0\,
      I3 => data_o(8),
      I4 => data_o(7),
      I5 => data_o(9),
      O => \n1d[0]_i_1_n_0\
    );
\n1d[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data_o(12),
      I1 => data_o(10),
      I2 => data_o(11),
      O => \n1d[0]_i_2_n_0\
    );
\n1d[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \n1d[3]_i_2_n_0\,
      I1 => \n1d[1]_i_2_n_0\,
      I2 => \n1d[3]_i_3_n_0\,
      O => \n1d[1]_i_1_n_0\
    );
\n1d[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717E817E8E8E8"
    )
        port map (
      I0 => data_o(9),
      I1 => data_o(8),
      I2 => data_o(7),
      I3 => data_o(12),
      I4 => data_o(11),
      I5 => data_o(10),
      O => \n1d[1]_i_2_n_0\
    );
\n1d[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E7E7EE87EE8E8E8"
    )
        port map (
      I0 => \n1d[3]_i_2_n_0\,
      I1 => \n1d[3]_i_3_n_0\,
      I2 => \n1d[2]_i_2_n_0\,
      I3 => data_o(10),
      I4 => data_o(11),
      I5 => data_o(12),
      O => \n1d[2]_i_1_n_0\
    );
\n1d[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_o(7),
      I1 => data_o(8),
      I2 => data_o(9),
      O => \n1d[2]_i_2_n_0\
    );
\n1d[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880800000000000"
    )
        port map (
      I0 => \n1d[3]_i_2_n_0\,
      I1 => \n1d[3]_i_3_n_0\,
      I2 => data_o(9),
      I3 => data_o(8),
      I4 => data_o(7),
      I5 => \n1d[3]_i_4_n_0\,
      O => \n1d[3]_i_1_n_0\
    );
\n1d[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9600009600969600"
    )
        port map (
      I0 => data_o(8),
      I1 => data_o(7),
      I2 => data_o(9),
      I3 => data_o(6),
      I4 => data_o(13),
      I5 => \n1d[0]_i_2_n_0\,
      O => \n1d[3]_i_2_n_0\
    );
\n1d[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E88E8EE8"
    )
        port map (
      I0 => data_o(13),
      I1 => data_o(6),
      I2 => data_o(11),
      I3 => data_o(10),
      I4 => data_o(12),
      O => \n1d[3]_i_3_n_0\
    );
\n1d[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_o(10),
      I1 => data_o(11),
      I2 => data_o(12),
      O => \n1d[3]_i_4_n_0\
    );
\n1d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1d[0]_i_1_n_0\,
      Q => n1d(0),
      R => '0'
    );
\n1d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1d[1]_i_1_n_0\,
      Q => n1d(1),
      R => '0'
    );
\n1d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1d[2]_i_1_n_0\,
      Q => n1d(2),
      R => '0'
    );
\n1d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1d[3]_i_1_n_0\,
      Q => n1d(3),
      R => '0'
    );
\n1q_m[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \n1q_m[2]_i_3__0_n_0\,
      I1 => \n1q_m[2]_i_2__0_n_0\,
      I2 => \n1q_m[3]_i_3__0_n_0\,
      I3 => \n1q_m[3]_i_4__0_n_0\,
      O => \n1q_m[1]_i_1__0_n_0\
    );
\n1q_m[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => \n1q_m[3]_i_4__0_n_0\,
      I1 => \n1q_m[2]_i_2__0_n_0\,
      I2 => \n1q_m[2]_i_3__0_n_0\,
      I3 => \n1q_m[3]_i_3__0_n_0\,
      O => \n1q_m[2]_i_1__0_n_0\
    );
\n1q_m[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11E1EE178878778"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => \q_m_reg[7]_i_2__0_n_0\,
      I2 => q_m_2,
      I3 => p_0_in2_in,
      I4 => p_0_in3_in,
      I5 => p_0_in1_in,
      O => \n1q_m[2]_i_2__0_n_0\
    );
\n1q_m[2]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B42D4BD2"
    )
        port map (
      I0 => \q_m_reg[7]_i_2__0_n_0\,
      I1 => p_0_in3_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in4_in,
      I4 => p_0_in5_in,
      O => \n1q_m[2]_i_3__0_n_0\
    );
\n1q_m[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \n1q_m[3]_i_2__0_n_0\,
      I1 => \n1q_m[3]_i_3__0_n_0\,
      I2 => \n1q_m[3]_i_4__0_n_0\,
      O => \n1q_m[3]_i_1__0_n_0\
    );
\n1q_m[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228882222888228"
    )
        port map (
      I0 => \n1q_m[2]_i_2__0_n_0\,
      I1 => p_0_in5_in,
      I2 => p_0_in4_in,
      I3 => \vdin_q_reg_n_0_[0]\,
      I4 => p_0_in3_in,
      I5 => \q_m_reg[7]_i_2__0_n_0\,
      O => \n1q_m[3]_i_2__0_n_0\
    );
\n1q_m[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC3AAAAAAAA3CC3"
    )
        port map (
      I0 => \vdin_q_reg_n_0_[0]\,
      I1 => p_0_in0_in,
      I2 => \q_m_reg[7]_i_2__0_n_0\,
      I3 => \q_m_reg[7]_i_3__0_n_0\,
      I4 => p_0_in1_in,
      I5 => p_0_in,
      O => \n1q_m[3]_i_3__0_n_0\
    );
\n1q_m[3]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90060690"
    )
        port map (
      I0 => p_0_in,
      I1 => p_0_in1_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in3_in,
      I4 => p_0_in5_in,
      O => \n1q_m[3]_i_4__0_n_0\
    );
\n1q_m_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1q_m[1]_i_1__0_n_0\,
      Q => \n1q_m_reg_n_0_[1]\,
      R => '0'
    );
\n1q_m_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1q_m[2]_i_1__0_n_0\,
      Q => \n1q_m_reg_n_0_[2]\,
      R => '0'
    );
\n1q_m_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1q_m[3]_i_1__0_n_0\,
      Q => \n1q_m_reg_n_0_[3]\,
      R => '0'
    );
\q_m_reg[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA800570055FFAA"
    )
        port map (
      I0 => n1d(2),
      I1 => n1d(0),
      I2 => n1d(1),
      I3 => n1d(3),
      I4 => p_0_in5_in,
      I5 => \vdin_q_reg_n_0_[0]\,
      O => q_m_1
    );
\q_m_reg[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \vdin_q_reg_n_0_[0]\,
      I1 => p_0_in4_in,
      I2 => p_0_in5_in,
      O => q_m_2
    );
\q_m_reg[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in5_in,
      I1 => p_0_in4_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in3_in,
      I4 => \q_m_reg[7]_i_2__0_n_0\,
      O => q_m_3
    );
\q_m_reg[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => p_0_in2_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in4_in,
      I4 => p_0_in5_in,
      O => q_m_4
    );
\q_m_reg[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \q_m_reg[7]_i_2__0_n_0\,
      I1 => q_m_2,
      I2 => p_0_in2_in,
      I3 => p_0_in3_in,
      I4 => p_0_in1_in,
      O => \q_m_reg[5]_i_1__0_n_0\
    );
\q_m_reg[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => p_0_in3_in,
      I2 => p_0_in2_in,
      I3 => q_m_2,
      I4 => p_0_in0_in,
      O => q_m_6
    );
\q_m_reg[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => p_0_in,
      I1 => \q_m_reg[7]_i_2__0_n_0\,
      I2 => p_0_in1_in,
      I3 => \q_m_reg[7]_i_3__0_n_0\,
      I4 => p_0_in0_in,
      O => \q_m_reg[7]_i_1__0_n_0\
    );
\q_m_reg[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFAAAA"
    )
        port map (
      I0 => n1d(3),
      I1 => n1d(1),
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => n1d(0),
      I4 => n1d(2),
      O => \q_m_reg[7]_i_2__0_n_0\
    );
\q_m_reg[7]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => p_0_in5_in,
      I1 => p_0_in4_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in2_in,
      I4 => p_0_in3_in,
      O => \q_m_reg[7]_i_3__0_n_0\
    );
\q_m_reg[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005575"
    )
        port map (
      I0 => n1d(2),
      I1 => n1d(0),
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => n1d(1),
      I4 => n1d(3),
      O => \q_m_reg[8]_i_1__0_n_0\
    );
\q_m_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \vdin_q_reg_n_0_[0]\,
      Q => \q_m_reg_reg_n_0_[0]\,
      R => '0'
    );
\q_m_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_1,
      Q => \q_m_reg_reg_n_0_[1]\,
      R => '0'
    );
\q_m_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_2,
      Q => \q_m_reg_reg_n_0_[2]\,
      R => '0'
    );
\q_m_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_3,
      Q => \q_m_reg_reg_n_0_[3]\,
      R => '0'
    );
\q_m_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_4,
      Q => \q_m_reg_reg_n_0_[4]\,
      R => '0'
    );
\q_m_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \q_m_reg[5]_i_1__0_n_0\,
      Q => \q_m_reg_reg_n_0_[5]\,
      R => '0'
    );
\q_m_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_6,
      Q => \q_m_reg_reg_n_0_[6]\,
      R => '0'
    );
\q_m_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \q_m_reg[7]_i_1__0_n_0\,
      Q => \q_m_reg_reg_n_0_[7]\,
      R => '0'
    );
\q_m_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \q_m_reg[8]_i_1__0_n_0\,
      Q => \^q_m_reg_reg[8]_0\,
      R => '0'
    );
\vdin_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(6),
      Q => \vdin_q_reg_n_0_[0]\,
      R => '0'
    );
\vdin_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(7),
      Q => p_0_in5_in,
      R => '0'
    );
\vdin_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(8),
      Q => p_0_in4_in,
      R => '0'
    );
\vdin_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(9),
      Q => p_0_in3_in,
      R => '0'
    );
\vdin_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(10),
      Q => p_0_in2_in,
      R => '0'
    );
\vdin_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(11),
      Q => p_0_in1_in,
      R => '0'
    );
\vdin_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(12),
      Q => p_0_in0_in,
      R => '0'
    );
\vdin_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(13),
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mb_block_hdmi_dino_controller_0_0_encode__parameterized1\ is
  port (
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    pix_clk : in STD_LOGIC;
    ade_reg : in STD_LOGIC;
    data_o : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \dout_reg[0]_0\ : in STD_LOGIC;
    vde_reg : in STD_LOGIC;
    \dout_reg[5]_0\ : in STD_LOGIC;
    rst : in STD_LOGIC;
    pix_clk_locked : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mb_block_hdmi_dino_controller_0_0_encode__parameterized1\ : entity is "encode";
end \mb_block_hdmi_dino_controller_0_0_encode__parameterized1\;

architecture STRUCTURE of \mb_block_hdmi_dino_controller_0_0_encode__parameterized1\ is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \adin_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \adin_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \adin_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \adin_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \adin_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \adin_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \adin_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \adin_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal cnt : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \cnt[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \cnt[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \cnt[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_5__1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_6__0_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_7__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_10__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_11__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_12__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_13__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_14__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_15__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_16__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_17__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_18_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_4__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_5__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_6__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_7__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_8__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_9__1_n_0\ : STD_LOGIC;
  signal \dout[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \dout[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \dout[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \dout[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \dout[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \dout[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \dout[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \dout[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \dout[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \dout[9]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout[9]_i_3__1_n_0\ : STD_LOGIC;
  signal \n0q_m[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \n0q_m[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_5__1_n_0\ : STD_LOGIC;
  signal \n0q_m_reg_n_0_[1]\ : STD_LOGIC;
  signal \n0q_m_reg_n_0_[2]\ : STD_LOGIC;
  signal \n0q_m_reg_n_0_[3]\ : STD_LOGIC;
  signal n1d : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \n1d[0]_i_1_n_0\ : STD_LOGIC;
  signal \n1d[0]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[1]_i_1_n_0\ : STD_LOGIC;
  signal \n1d[1]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[2]_i_1_n_0\ : STD_LOGIC;
  signal \n1d[2]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_1_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_3_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_4_n_0\ : STD_LOGIC;
  signal \n1q_m[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \n1q_m[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \n1q_m[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \n1q_m[2]_i_3__1_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \n1q_m_reg_n_0_[1]\ : STD_LOGIC;
  signal \n1q_m_reg_n_0_[2]\ : STD_LOGIC;
  signal \n1q_m_reg_n_0_[3]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_0_in3_in : STD_LOGIC;
  signal p_0_in4_in : STD_LOGIC;
  signal p_0_in5_in : STD_LOGIC;
  signal q_m_1 : STD_LOGIC;
  signal q_m_2 : STD_LOGIC;
  signal q_m_3 : STD_LOGIC;
  signal q_m_4 : STD_LOGIC;
  signal q_m_6 : STD_LOGIC;
  signal \q_m_reg[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_m_reg[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_m_reg[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \q_m_reg[7]_i_3__1_n_0\ : STD_LOGIC;
  signal \q_m_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \vdin_q_reg_n_0_[0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cnt[1]_i_2__1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \cnt[2]_i_3__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \cnt[3]_i_6__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \cnt[4]_i_13__1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \cnt[4]_i_14__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \cnt[4]_i_16__1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \cnt[4]_i_17__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \cnt[4]_i_18\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \cnt[4]_i_7__1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \cnt[4]_i_8__1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \cnt[4]_i_9__1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \dout[2]_i_2__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \dout[3]_i_2__1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \dout[4]_i_2__1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \dout[6]_i_2__1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \dout[7]_i_2__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \dout[9]_i_2__1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \dout[9]_i_3__1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \n0q_m[3]_i_3__1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \n0q_m[3]_i_4__1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \n1d[0]_i_2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \n1d[3]_i_3\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \n1q_m[1]_i_1__1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \n1q_m[2]_i_1__1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \n1q_m[2]_i_3__1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \n1q_m[3]_i_4__1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \q_m_reg[3]_i_1__1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \q_m_reg[4]_i_1__1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \q_m_reg[7]_i_1__1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \q_m_reg[7]_i_2__1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \q_m_reg[7]_i_3__1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \q_m_reg[8]_i_1__1\ : label is "soft_lutpair33";
begin
  AR(0) <= \^ar\(0);
\adin_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(1),
      Q => \adin_q_reg_n_0_[0]\,
      R => '0'
    );
\adin_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(2),
      Q => \adin_q_reg_n_0_[1]\,
      R => '0'
    );
\adin_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(3),
      Q => \adin_q_reg_n_0_[2]\,
      R => '0'
    );
\adin_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(4),
      Q => \adin_q_reg_n_0_[3]\,
      R => '0'
    );
\adin_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \adin_q_reg_n_0_[0]\,
      Q => \adin_reg_reg_n_0_[0]\,
      R => '0'
    );
\adin_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \adin_q_reg_n_0_[1]\,
      Q => \adin_reg_reg_n_0_[1]\,
      R => '0'
    );
\adin_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \adin_q_reg_n_0_[2]\,
      Q => \adin_reg_reg_n_0_[2]\,
      R => '0'
    );
\adin_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \adin_q_reg_n_0_[3]\,
      Q => \adin_reg_reg_n_0_[3]\,
      R => '0'
    );
\cnt[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A8228A0A08228"
    )
        port map (
      I0 => vde_reg,
      I1 => \cnt[4]_i_3__1_n_0\,
      I2 => cnt(1),
      I3 => \cnt[1]_i_2__1_n_0\,
      I4 => \cnt[4]_i_5__1_n_0\,
      I5 => \cnt[1]_i_3__1_n_0\,
      O => \cnt[1]_i_1__1_n_0\
    );
\cnt[1]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \n0q_m_reg_n_0_[1]\,
      I1 => \q_m_reg_reg_n_0_[8]\,
      I2 => \n1q_m_reg_n_0_[1]\,
      O => \cnt[1]_i_2__1_n_0\
    );
\cnt[1]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \n1q_m_reg_n_0_[1]\,
      I1 => \n0q_m_reg_n_0_[1]\,
      O => \cnt[1]_i_3__1_n_0\
    );
\cnt[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => vde_reg,
      I1 => \cnt[2]_i_2__0_n_0\,
      I2 => \cnt[4]_i_5__1_n_0\,
      I3 => \cnt[2]_i_3__0_n_0\,
      O => \cnt[2]_i_1__1_n_0\
    );
\cnt[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"936336399C93C636"
    )
        port map (
      I0 => \cnt[4]_i_3__1_n_0\,
      I1 => \cnt[3]_i_6__0_n_0\,
      I2 => cnt(1),
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => \q_m_reg_reg_n_0_[8]\,
      I5 => \n1q_m_reg_n_0_[1]\,
      O => \cnt[2]_i_2__0_n_0\
    );
\cnt[2]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56955965"
    )
        port map (
      I0 => \cnt[3]_i_6__0_n_0\,
      I1 => \q_m_reg_reg_n_0_[8]\,
      I2 => \n1q_m_reg_n_0_[1]\,
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => cnt(1),
      O => \cnt[2]_i_3__0_n_0\
    );
\cnt[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2AAAA02A2"
    )
        port map (
      I0 => vde_reg,
      I1 => \cnt[3]_i_2__1_n_0\,
      I2 => \cnt[4]_i_3__1_n_0\,
      I3 => \cnt[3]_i_3__1_n_0\,
      I4 => \cnt[4]_i_5__1_n_0\,
      I5 => \cnt[3]_i_4__1_n_0\,
      O => \cnt[3]_i_1__1_n_0\
    );
\cnt[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \cnt[4]_i_7__1_n_0\,
      I1 => \cnt[3]_i_5__1_n_0\,
      I2 => \n1q_m_reg_n_0_[3]\,
      I3 => \n0q_m_reg_n_0_[3]\,
      I4 => cnt(3),
      I5 => \cnt[4]_i_8__1_n_0\,
      O => \cnt[3]_i_2__1_n_0\
    );
\cnt[3]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"71F700108E08FFEF"
    )
        port map (
      I0 => cnt(1),
      I1 => \q_m_reg_reg_n_0_[8]\,
      I2 => \n1q_m_reg_n_0_[1]\,
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => \cnt[3]_i_6__0_n_0\,
      I5 => \cnt[3]_i_7__0_n_0\,
      O => \cnt[3]_i_3__1_n_0\
    );
\cnt[3]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65A66A569A5995A9"
    )
        port map (
      I0 => \cnt[4]_i_17__0_n_0\,
      I1 => cnt(2),
      I2 => \n0q_m_reg_n_0_[2]\,
      I3 => \n1q_m_reg_n_0_[2]\,
      I4 => \q_m_reg_reg_n_0_[8]\,
      I5 => \cnt[4]_i_9__1_n_0\,
      O => \cnt[3]_i_4__1_n_0\
    );
\cnt[3]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \n0q_m_reg_n_0_[2]\,
      I1 => \n1q_m_reg_n_0_[2]\,
      O => \cnt[3]_i_5__1_n_0\
    );
\cnt[3]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => cnt(2),
      I1 => \n0q_m_reg_n_0_[2]\,
      I2 => \n1q_m_reg_n_0_[2]\,
      O => \cnt[3]_i_6__0_n_0\
    );
\cnt[3]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969966996699696"
    )
        port map (
      I0 => \n1q_m_reg_n_0_[3]\,
      I1 => \n0q_m_reg_n_0_[3]\,
      I2 => cnt(3),
      I3 => \n1q_m_reg_n_0_[2]\,
      I4 => \n0q_m_reg_n_0_[2]\,
      I5 => cnt(2),
      O => \cnt[3]_i_7__0_n_0\
    );
\cnt[4]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0FB04B04F04FB4F"
    )
        port map (
      I0 => \n1q_m_reg_n_0_[2]\,
      I1 => \n0q_m_reg_n_0_[2]\,
      I2 => cnt(3),
      I3 => \n0q_m_reg_n_0_[3]\,
      I4 => \n1q_m_reg_n_0_[3]\,
      I5 => cnt(4),
      O => \cnt[4]_i_10__1_n_0\
    );
\cnt[4]_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2FFFFF2222FF2F"
    )
        port map (
      I0 => \n1q_m_reg_n_0_[3]\,
      I1 => \n0q_m_reg_n_0_[3]\,
      I2 => \n0q_m_reg_n_0_[1]\,
      I3 => \n1q_m_reg_n_0_[1]\,
      I4 => \n0q_m_reg_n_0_[2]\,
      I5 => \n1q_m_reg_n_0_[2]\,
      O => \cnt[4]_i_11__1_n_0\
    );
\cnt[4]_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDFD00F0FFFFDDFD"
    )
        port map (
      I0 => \n1q_m_reg_n_0_[1]\,
      I1 => \n0q_m_reg_n_0_[1]\,
      I2 => \n0q_m_reg_n_0_[3]\,
      I3 => \n1q_m_reg_n_0_[3]\,
      I4 => \n0q_m_reg_n_0_[2]\,
      I5 => \n1q_m_reg_n_0_[2]\,
      O => \cnt[4]_i_12__1_n_0\
    );
\cnt[4]_i_13__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B220FFFB"
    )
        port map (
      I0 => cnt(1),
      I1 => \n1q_m_reg_n_0_[1]\,
      I2 => \q_m_reg_reg_n_0_[8]\,
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => \cnt[3]_i_6__0_n_0\,
      O => \cnt[4]_i_13__1_n_0\
    );
\cnt[4]_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => cnt(2),
      I1 => \n0q_m_reg_n_0_[2]\,
      I2 => \n1q_m_reg_n_0_[2]\,
      O => \cnt[4]_i_14__0_n_0\
    );
\cnt[4]_i_15__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \n0q_m_reg_n_0_[3]\,
      I1 => \n1q_m_reg_n_0_[3]\,
      I2 => \n1q_m_reg_n_0_[1]\,
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => \n1q_m_reg_n_0_[2]\,
      I5 => \n0q_m_reg_n_0_[2]\,
      O => \cnt[4]_i_15__1_n_0\
    );
\cnt[4]_i_16__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5965A96A"
    )
        port map (
      I0 => cnt(4),
      I1 => \q_m_reg_reg_n_0_[8]\,
      I2 => \n1q_m_reg_n_0_[3]\,
      I3 => \n0q_m_reg_n_0_[3]\,
      I4 => cnt(3),
      O => \cnt[4]_i_16__1_n_0\
    );
\cnt[4]_i_17__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7FF0024"
    )
        port map (
      I0 => \q_m_reg_reg_n_0_[8]\,
      I1 => \n1q_m_reg_n_0_[1]\,
      I2 => \n0q_m_reg_n_0_[1]\,
      I3 => cnt(1),
      I4 => \cnt[3]_i_6__0_n_0\,
      O => \cnt[4]_i_17__0_n_0\
    );
\cnt[4]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B28E"
    )
        port map (
      I0 => cnt(2),
      I1 => \n0q_m_reg_n_0_[2]\,
      I2 => \n1q_m_reg_n_0_[2]\,
      I3 => \q_m_reg_reg_n_0_[8]\,
      O => \cnt[4]_i_18_n_0\
    );
\cnt[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2AAAA02A2"
    )
        port map (
      I0 => vde_reg,
      I1 => \cnt[4]_i_2__1_n_0\,
      I2 => \cnt[4]_i_3__1_n_0\,
      I3 => \cnt[4]_i_4__1_n_0\,
      I4 => \cnt[4]_i_5__1_n_0\,
      I5 => \cnt[4]_i_6__1_n_0\,
      O => \cnt[4]_i_1__1_n_0\
    );
\cnt[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B2BB22BD4D44DD4"
    )
        port map (
      I0 => \cnt[4]_i_7__1_n_0\,
      I1 => \cnt[4]_i_8__1_n_0\,
      I2 => \cnt[4]_i_9__1_n_0\,
      I3 => \n0q_m_reg_n_0_[2]\,
      I4 => \n1q_m_reg_n_0_[2]\,
      I5 => \cnt[4]_i_10__1_n_0\,
      O => \cnt[4]_i_2__1_n_0\
    );
\cnt[4]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47C477F7"
    )
        port map (
      I0 => \cnt[4]_i_11__1_n_0\,
      I1 => cnt(4),
      I2 => \n0q_m_reg_n_0_[3]\,
      I3 => \n1q_m_reg_n_0_[3]\,
      I4 => \cnt[4]_i_12__1_n_0\,
      O => \cnt[4]_i_3__1_n_0\
    );
\cnt[4]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E18187171E7E78E"
    )
        port map (
      I0 => \cnt[4]_i_13__1_n_0\,
      I1 => \cnt[4]_i_14__0_n_0\,
      I2 => \n1q_m_reg_n_0_[3]\,
      I3 => \n0q_m_reg_n_0_[3]\,
      I4 => cnt(3),
      I5 => cnt(4),
      O => \cnt[4]_i_4__1_n_0\
    );
\cnt[4]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \cnt[4]_i_15__1_n_0\,
      I1 => cnt(2),
      I2 => cnt(4),
      I3 => cnt(1),
      I4 => cnt(3),
      O => \cnt[4]_i_5__1_n_0\
    );
\cnt[4]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96695555AAAA9669"
    )
        port map (
      I0 => \cnt[4]_i_16__1_n_0\,
      I1 => \n1q_m_reg_n_0_[3]\,
      I2 => \n0q_m_reg_n_0_[3]\,
      I3 => cnt(3),
      I4 => \cnt[4]_i_17__0_n_0\,
      I5 => \cnt[4]_i_18_n_0\,
      O => \cnt[4]_i_6__1_n_0\
    );
\cnt[4]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7D595918"
    )
        port map (
      I0 => \cnt[3]_i_6__0_n_0\,
      I1 => \n0q_m_reg_n_0_[1]\,
      I2 => \q_m_reg_reg_n_0_[8]\,
      I3 => \n1q_m_reg_n_0_[1]\,
      I4 => cnt(1),
      O => \cnt[4]_i_7__1_n_0\
    );
\cnt[4]_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41D74141"
    )
        port map (
      I0 => cnt(2),
      I1 => \n0q_m_reg_n_0_[2]\,
      I2 => \n1q_m_reg_n_0_[2]\,
      I3 => \q_m_reg_reg_n_0_[8]\,
      I4 => \n0q_m_reg_n_0_[1]\,
      O => \cnt[4]_i_8__1_n_0\
    );
\cnt[4]_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => cnt(3),
      I1 => \n0q_m_reg_n_0_[3]\,
      I2 => \n1q_m_reg_n_0_[3]\,
      O => \cnt[4]_i_9__1_n_0\
    );
\cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \cnt[1]_i_1__1_n_0\,
      Q => cnt(1)
    );
\cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \cnt[2]_i_1__1_n_0\,
      Q => cnt(2)
    );
\cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \cnt[3]_i_1__1_n_0\,
      Q => cnt(3)
    );
\cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \cnt[4]_i_1__1_n_0\,
      Q => cnt(4)
    );
\dout[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0000FF01010101"
    )
        port map (
      I0 => \dout[0]_i_2__1_n_0\,
      I1 => data_o(0),
      I2 => \dout_reg[0]_0\,
      I3 => \q_m_reg_reg_n_0_[0]\,
      I4 => \dout[9]_i_2__1_n_0\,
      I5 => vde_reg,
      O => \dout[0]_i_1__1_n_0\
    );
\dout[0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A2A208A"
    )
        port map (
      I0 => ade_reg,
      I1 => \adin_reg_reg_n_0_[3]\,
      I2 => \adin_reg_reg_n_0_[2]\,
      I3 => \adin_reg_reg_n_0_[0]\,
      I4 => \adin_reg_reg_n_0_[1]\,
      O => \dout[0]_i_2__1_n_0\
    );
\dout[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00F2222"
    )
        port map (
      I0 => \dout[1]_i_2__1_n_0\,
      I1 => data_o(0),
      I2 => \q_m_reg_reg_n_0_[1]\,
      I3 => \dout[9]_i_2__1_n_0\,
      I4 => vde_reg,
      O => \dout[1]_i_1__1_n_0\
    );
\dout[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC58FFFFBC580000"
    )
        port map (
      I0 => \adin_reg_reg_n_0_[3]\,
      I1 => \adin_reg_reg_n_0_[2]\,
      I2 => \adin_reg_reg_n_0_[0]\,
      I3 => \adin_reg_reg_n_0_[1]\,
      I4 => ade_reg,
      I5 => \dout_reg[5]_0\,
      O => \dout[1]_i_2__1_n_0\
    );
\dout[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0000FFFEFEFEFE"
    )
        port map (
      I0 => data_o(0),
      I1 => \dout_reg[0]_0\,
      I2 => \dout[2]_i_2__0_n_0\,
      I3 => \dout[9]_i_2__1_n_0\,
      I4 => \q_m_reg_reg_n_0_[2]\,
      I5 => vde_reg,
      O => \dout[2]_i_1__1_n_0\
    );
\dout[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"674B0000"
    )
        port map (
      I0 => \adin_reg_reg_n_0_[3]\,
      I1 => \adin_reg_reg_n_0_[2]\,
      I2 => \adin_reg_reg_n_0_[0]\,
      I3 => \adin_reg_reg_n_0_[1]\,
      I4 => ade_reg,
      O => \dout[2]_i_2__0_n_0\
    );
\dout[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00FDDDD"
    )
        port map (
      I0 => \dout[3]_i_2__1_n_0\,
      I1 => data_o(0),
      I2 => \dout[9]_i_2__1_n_0\,
      I3 => \q_m_reg_reg_n_0_[3]\,
      I4 => vde_reg,
      O => \dout[3]_i_1__1_n_0\
    );
\dout[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81EFFFF"
    )
        port map (
      I0 => \adin_reg_reg_n_0_[0]\,
      I1 => \adin_reg_reg_n_0_[1]\,
      I2 => \adin_reg_reg_n_0_[2]\,
      I3 => \adin_reg_reg_n_0_[3]\,
      I4 => ade_reg,
      O => \dout[3]_i_2__1_n_0\
    );
\dout[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00F1111"
    )
        port map (
      I0 => \dout[4]_i_2__1_n_0\,
      I1 => data_o(0),
      I2 => \q_m_reg_reg_n_0_[4]\,
      I3 => \dout[9]_i_2__1_n_0\,
      I4 => vde_reg,
      O => \dout[4]_i_1__1_n_0\
    );
\dout[4]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A28220A8"
    )
        port map (
      I0 => ade_reg,
      I1 => \adin_reg_reg_n_0_[0]\,
      I2 => \adin_reg_reg_n_0_[1]\,
      I3 => \adin_reg_reg_n_0_[2]\,
      I4 => \adin_reg_reg_n_0_[3]\,
      O => \dout[4]_i_2__1_n_0\
    );
\dout[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00F2222"
    )
        port map (
      I0 => \dout[5]_i_2__1_n_0\,
      I1 => data_o(0),
      I2 => \q_m_reg_reg_n_0_[5]\,
      I3 => \dout[9]_i_2__1_n_0\,
      I4 => vde_reg,
      O => \dout[5]_i_1__1_n_0\
    );
\dout[5]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"695CFFFF695C0000"
    )
        port map (
      I0 => \adin_reg_reg_n_0_[3]\,
      I1 => \adin_reg_reg_n_0_[0]\,
      I2 => \adin_reg_reg_n_0_[1]\,
      I3 => \adin_reg_reg_n_0_[2]\,
      I4 => ade_reg,
      I5 => \dout_reg[5]_0\,
      O => \dout[5]_i_2__1_n_0\
    );
\dout[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0000FFFEFEFEFE"
    )
        port map (
      I0 => data_o(0),
      I1 => \dout_reg[0]_0\,
      I2 => \dout[6]_i_2__1_n_0\,
      I3 => \dout[9]_i_2__1_n_0\,
      I4 => \q_m_reg_reg_n_0_[6]\,
      I5 => vde_reg,
      O => \dout[6]_i_1__1_n_0\
    );
\dout[6]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A88202A8"
    )
        port map (
      I0 => ade_reg,
      I1 => \adin_reg_reg_n_0_[0]\,
      I2 => \adin_reg_reg_n_0_[1]\,
      I3 => \adin_reg_reg_n_0_[2]\,
      I4 => \adin_reg_reg_n_0_[3]\,
      O => \dout[6]_i_2__1_n_0\
    );
\dout[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00FDDDD"
    )
        port map (
      I0 => \dout[7]_i_2__0_n_0\,
      I1 => data_o(0),
      I2 => \dout[9]_i_2__1_n_0\,
      I3 => \q_m_reg_reg_n_0_[7]\,
      I4 => vde_reg,
      O => \dout[7]_i_1__1_n_0\
    );
\dout[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75D5FF75"
    )
        port map (
      I0 => ade_reg,
      I1 => \adin_reg_reg_n_0_[3]\,
      I2 => \adin_reg_reg_n_0_[2]\,
      I3 => \adin_reg_reg_n_0_[0]\,
      I4 => \adin_reg_reg_n_0_[1]\,
      O => \dout[7]_i_2__0_n_0\
    );
\dout[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0A3"
    )
        port map (
      I0 => \q_m_reg_reg_n_0_[8]\,
      I1 => \dout[9]_i_3__1_n_0\,
      I2 => vde_reg,
      I3 => data_o(0),
      O => \dout[8]_i_1__0_n_0\
    );
\dout[9]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55FF55FC"
    )
        port map (
      I0 => \dout[9]_i_2__1_n_0\,
      I1 => \dout[9]_i_3__1_n_0\,
      I2 => data_o(0),
      I3 => vde_reg,
      I4 => \dout_reg[0]_0\,
      O => \dout[9]_i_1__1_n_0\
    );
\dout[9]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \q_m_reg_reg_n_0_[8]\,
      I1 => \cnt[4]_i_5__1_n_0\,
      I2 => \cnt[4]_i_3__1_n_0\,
      O => \dout[9]_i_2__1_n_0\
    );
\dout[9]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D09000F0"
    )
        port map (
      I0 => \adin_reg_reg_n_0_[1]\,
      I1 => \adin_reg_reg_n_0_[0]\,
      I2 => ade_reg,
      I3 => \adin_reg_reg_n_0_[2]\,
      I4 => \adin_reg_reg_n_0_[3]\,
      O => \dout[9]_i_3__1_n_0\
    );
\dout_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \dout[0]_i_1__1_n_0\,
      Q => Q(0)
    );
\dout_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \dout[1]_i_1__1_n_0\,
      Q => Q(1)
    );
\dout_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \dout[2]_i_1__1_n_0\,
      Q => Q(2)
    );
\dout_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \dout[3]_i_1__1_n_0\,
      Q => Q(3)
    );
\dout_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \dout[4]_i_1__1_n_0\,
      Q => Q(4)
    );
\dout_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \dout[5]_i_1__1_n_0\,
      Q => Q(5)
    );
\dout_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \dout[6]_i_1__1_n_0\,
      Q => Q(6)
    );
\dout_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \dout[7]_i_1__1_n_0\,
      Q => Q(7)
    );
\dout_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \dout[8]_i_1__0_n_0\,
      Q => Q(8)
    );
\dout_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \dout[9]_i_1__1_n_0\,
      Q => Q(9)
    );
\n0q_m[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996699996669996"
    )
        port map (
      I0 => \n1q_m[2]_i_2__1_n_0\,
      I1 => \n1q_m[2]_i_3__1_n_0\,
      I2 => \n0q_m[3]_i_3__1_n_0\,
      I3 => \n0q_m[3]_i_2__1_n_0\,
      I4 => \vdin_q_reg_n_0_[0]\,
      I5 => \n0q_m[3]_i_4__1_n_0\,
      O => \n0q_m[1]_i_1__1_n_0\
    );
\n0q_m[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000FBB2FBB2DFFF"
    )
        port map (
      I0 => \n0q_m[3]_i_4__1_n_0\,
      I1 => \vdin_q_reg_n_0_[0]\,
      I2 => \n0q_m[3]_i_2__1_n_0\,
      I3 => \n0q_m[3]_i_3__1_n_0\,
      I4 => \n1q_m[2]_i_3__1_n_0\,
      I5 => \n1q_m[2]_i_2__1_n_0\,
      O => \n0q_m[2]_i_1__1_n_0\
    );
\n0q_m[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \n1q_m[2]_i_3__1_n_0\,
      I1 => \n1q_m[2]_i_2__1_n_0\,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => \n0q_m[3]_i_2__1_n_0\,
      I4 => \n0q_m[3]_i_3__1_n_0\,
      I5 => \n0q_m[3]_i_4__1_n_0\,
      O => \n0q_m[3]_i_1__1_n_0\
    );
\n0q_m[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => p_0_in2_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in4_in,
      I4 => p_0_in5_in,
      I5 => \n0q_m[3]_i_5__1_n_0\,
      O => \n0q_m[3]_i_2__1_n_0\
    );
\n0q_m[3]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => \q_m_reg[7]_i_3__1_n_0\,
      I2 => p_0_in1_in,
      I3 => \q_m_reg[7]_i_2__1_n_0\,
      I4 => p_0_in,
      O => \n0q_m[3]_i_3__1_n_0\
    );
\n0q_m[3]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \vdin_q_reg_n_0_[0]\,
      I1 => p_0_in5_in,
      I2 => p_0_in3_in,
      O => \n0q_m[3]_i_4__1_n_0\
    );
\n0q_m[3]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555566666A66"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => n1d(2),
      I2 => n1d(0),
      I3 => \vdin_q_reg_n_0_[0]\,
      I4 => n1d(1),
      I5 => n1d(3),
      O => \n0q_m[3]_i_5__1_n_0\
    );
\n0q_m_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n0q_m[1]_i_1__1_n_0\,
      Q => \n0q_m_reg_n_0_[1]\,
      R => '0'
    );
\n0q_m_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n0q_m[2]_i_1__1_n_0\,
      Q => \n0q_m_reg_n_0_[2]\,
      R => '0'
    );
\n0q_m_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n0q_m[3]_i_1__1_n_0\,
      Q => \n0q_m_reg_n_0_[3]\,
      R => '0'
    );
\n1d[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => data_o(5),
      I1 => data_o(12),
      I2 => \n1d[0]_i_2_n_0\,
      I3 => data_o(7),
      I4 => data_o(6),
      I5 => data_o(8),
      O => \n1d[0]_i_1_n_0\
    );
\n1d[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data_o(11),
      I1 => data_o(9),
      I2 => data_o(10),
      O => \n1d[0]_i_2_n_0\
    );
\n1d[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \n1d[3]_i_2_n_0\,
      I1 => \n1d[1]_i_2_n_0\,
      I2 => \n1d[3]_i_3_n_0\,
      O => \n1d[1]_i_1_n_0\
    );
\n1d[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717E817E8E8E8"
    )
        port map (
      I0 => data_o(8),
      I1 => data_o(7),
      I2 => data_o(6),
      I3 => data_o(11),
      I4 => data_o(10),
      I5 => data_o(9),
      O => \n1d[1]_i_2_n_0\
    );
\n1d[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E7E7EE87EE8E8E8"
    )
        port map (
      I0 => \n1d[3]_i_2_n_0\,
      I1 => \n1d[3]_i_3_n_0\,
      I2 => \n1d[2]_i_2_n_0\,
      I3 => data_o(9),
      I4 => data_o(10),
      I5 => data_o(11),
      O => \n1d[2]_i_1_n_0\
    );
\n1d[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_o(6),
      I1 => data_o(7),
      I2 => data_o(8),
      O => \n1d[2]_i_2_n_0\
    );
\n1d[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880800000000000"
    )
        port map (
      I0 => \n1d[3]_i_2_n_0\,
      I1 => \n1d[3]_i_3_n_0\,
      I2 => data_o(8),
      I3 => data_o(7),
      I4 => data_o(6),
      I5 => \n1d[3]_i_4_n_0\,
      O => \n1d[3]_i_1_n_0\
    );
\n1d[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9600009600969600"
    )
        port map (
      I0 => data_o(7),
      I1 => data_o(6),
      I2 => data_o(8),
      I3 => data_o(5),
      I4 => data_o(12),
      I5 => \n1d[0]_i_2_n_0\,
      O => \n1d[3]_i_2_n_0\
    );
\n1d[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E88E8EE8"
    )
        port map (
      I0 => data_o(12),
      I1 => data_o(5),
      I2 => data_o(10),
      I3 => data_o(9),
      I4 => data_o(11),
      O => \n1d[3]_i_3_n_0\
    );
\n1d[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_o(9),
      I1 => data_o(10),
      I2 => data_o(11),
      O => \n1d[3]_i_4_n_0\
    );
\n1d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1d[0]_i_1_n_0\,
      Q => n1d(0),
      R => '0'
    );
\n1d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1d[1]_i_1_n_0\,
      Q => n1d(1),
      R => '0'
    );
\n1d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1d[2]_i_1_n_0\,
      Q => n1d(2),
      R => '0'
    );
\n1d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1d[3]_i_1_n_0\,
      Q => n1d(3),
      R => '0'
    );
\n1q_m[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \n1q_m[2]_i_3__1_n_0\,
      I1 => \n1q_m[2]_i_2__1_n_0\,
      I2 => \n1q_m[3]_i_3__1_n_0\,
      I3 => \n1q_m[3]_i_4__1_n_0\,
      O => \n1q_m[1]_i_1__1_n_0\
    );
\n1q_m[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => \n1q_m[3]_i_4__1_n_0\,
      I1 => \n1q_m[2]_i_2__1_n_0\,
      I2 => \n1q_m[2]_i_3__1_n_0\,
      I3 => \n1q_m[3]_i_3__1_n_0\,
      O => \n1q_m[2]_i_1__1_n_0\
    );
\n1q_m[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11E1EE178878778"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => \q_m_reg[7]_i_2__1_n_0\,
      I2 => q_m_2,
      I3 => p_0_in2_in,
      I4 => p_0_in3_in,
      I5 => p_0_in1_in,
      O => \n1q_m[2]_i_2__1_n_0\
    );
\n1q_m[2]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B42D4BD2"
    )
        port map (
      I0 => \q_m_reg[7]_i_2__1_n_0\,
      I1 => p_0_in3_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in4_in,
      I4 => p_0_in5_in,
      O => \n1q_m[2]_i_3__1_n_0\
    );
\n1q_m[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \n1q_m[3]_i_2__1_n_0\,
      I1 => \n1q_m[3]_i_3__1_n_0\,
      I2 => \n1q_m[3]_i_4__1_n_0\,
      O => \n1q_m[3]_i_1__1_n_0\
    );
\n1q_m[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228882222888228"
    )
        port map (
      I0 => \n1q_m[2]_i_2__1_n_0\,
      I1 => p_0_in5_in,
      I2 => p_0_in4_in,
      I3 => \vdin_q_reg_n_0_[0]\,
      I4 => p_0_in3_in,
      I5 => \q_m_reg[7]_i_2__1_n_0\,
      O => \n1q_m[3]_i_2__1_n_0\
    );
\n1q_m[3]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC3AAAAAAAA3CC3"
    )
        port map (
      I0 => \vdin_q_reg_n_0_[0]\,
      I1 => p_0_in0_in,
      I2 => \q_m_reg[7]_i_2__1_n_0\,
      I3 => \q_m_reg[7]_i_3__1_n_0\,
      I4 => p_0_in1_in,
      I5 => p_0_in,
      O => \n1q_m[3]_i_3__1_n_0\
    );
\n1q_m[3]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90060690"
    )
        port map (
      I0 => p_0_in,
      I1 => p_0_in1_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in3_in,
      I4 => p_0_in5_in,
      O => \n1q_m[3]_i_4__1_n_0\
    );
\n1q_m_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1q_m[1]_i_1__1_n_0\,
      Q => \n1q_m_reg_n_0_[1]\,
      R => '0'
    );
\n1q_m_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1q_m[2]_i_1__1_n_0\,
      Q => \n1q_m_reg_n_0_[2]\,
      R => '0'
    );
\n1q_m_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1q_m[3]_i_1__1_n_0\,
      Q => \n1q_m_reg_n_0_[3]\,
      R => '0'
    );
oserdes_m_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rst,
      I1 => pix_clk_locked,
      O => \^ar\(0)
    );
\q_m_reg[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA800570055FFAA"
    )
        port map (
      I0 => n1d(2),
      I1 => n1d(0),
      I2 => n1d(1),
      I3 => n1d(3),
      I4 => p_0_in5_in,
      I5 => \vdin_q_reg_n_0_[0]\,
      O => q_m_1
    );
\q_m_reg[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \vdin_q_reg_n_0_[0]\,
      I1 => p_0_in4_in,
      I2 => p_0_in5_in,
      O => q_m_2
    );
\q_m_reg[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in5_in,
      I1 => p_0_in4_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in3_in,
      I4 => \q_m_reg[7]_i_2__1_n_0\,
      O => q_m_3
    );
\q_m_reg[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => p_0_in2_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in4_in,
      I4 => p_0_in5_in,
      O => q_m_4
    );
\q_m_reg[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \q_m_reg[7]_i_2__1_n_0\,
      I1 => q_m_2,
      I2 => p_0_in2_in,
      I3 => p_0_in3_in,
      I4 => p_0_in1_in,
      O => \q_m_reg[5]_i_1__1_n_0\
    );
\q_m_reg[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => p_0_in3_in,
      I2 => p_0_in2_in,
      I3 => q_m_2,
      I4 => p_0_in0_in,
      O => q_m_6
    );
\q_m_reg[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => p_0_in,
      I1 => \q_m_reg[7]_i_2__1_n_0\,
      I2 => p_0_in1_in,
      I3 => \q_m_reg[7]_i_3__1_n_0\,
      I4 => p_0_in0_in,
      O => \q_m_reg[7]_i_1__1_n_0\
    );
\q_m_reg[7]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFAAAA"
    )
        port map (
      I0 => n1d(3),
      I1 => n1d(1),
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => n1d(0),
      I4 => n1d(2),
      O => \q_m_reg[7]_i_2__1_n_0\
    );
\q_m_reg[7]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => p_0_in5_in,
      I1 => p_0_in4_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in2_in,
      I4 => p_0_in3_in,
      O => \q_m_reg[7]_i_3__1_n_0\
    );
\q_m_reg[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005575"
    )
        port map (
      I0 => n1d(2),
      I1 => n1d(0),
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => n1d(1),
      I4 => n1d(3),
      O => \q_m_reg[8]_i_1__1_n_0\
    );
\q_m_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \vdin_q_reg_n_0_[0]\,
      Q => \q_m_reg_reg_n_0_[0]\,
      R => '0'
    );
\q_m_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_1,
      Q => \q_m_reg_reg_n_0_[1]\,
      R => '0'
    );
\q_m_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_2,
      Q => \q_m_reg_reg_n_0_[2]\,
      R => '0'
    );
\q_m_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_3,
      Q => \q_m_reg_reg_n_0_[3]\,
      R => '0'
    );
\q_m_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_4,
      Q => \q_m_reg_reg_n_0_[4]\,
      R => '0'
    );
\q_m_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \q_m_reg[5]_i_1__1_n_0\,
      Q => \q_m_reg_reg_n_0_[5]\,
      R => '0'
    );
\q_m_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_6,
      Q => \q_m_reg_reg_n_0_[6]\,
      R => '0'
    );
\q_m_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \q_m_reg[7]_i_1__1_n_0\,
      Q => \q_m_reg_reg_n_0_[7]\,
      R => '0'
    );
\q_m_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \q_m_reg[8]_i_1__1_n_0\,
      Q => \q_m_reg_reg_n_0_[8]\,
      R => '0'
    );
\vdin_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(5),
      Q => \vdin_q_reg_n_0_[0]\,
      R => '0'
    );
\vdin_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(6),
      Q => p_0_in5_in,
      R => '0'
    );
\vdin_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(7),
      Q => p_0_in4_in,
      R => '0'
    );
\vdin_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(8),
      Q => p_0_in3_in,
      R => '0'
    );
\vdin_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(9),
      Q => p_0_in2_in,
      R => '0'
    );
\vdin_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(10),
      Q => p_0_in1_in,
      R => '0'
    );
\vdin_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(11),
      Q => p_0_in0_in,
      R => '0'
    );
\vdin_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(12),
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mb_block_hdmi_dino_controller_0_0_hdmi_dino_controller_AXI is
  port (
    axi_awready_reg_0 : out STD_LOGIC;
    rst : out STD_LOGIC;
    axi_arready_reg_0 : out STD_LOGIC;
    axi_wready_reg_0 : out STD_LOGIC;
    axi_bvalid_reg_0 : out STD_LOGIC;
    axi_rvalid : out STD_LOGIC;
    addra : out STD_LOGIC_VECTOR ( 11 downto 0 );
    wea : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \color_regs_reg[2][13]_0\ : out STD_LOGIC;
    \color_regs_reg[6][14]_0\ : out STD_LOGIC;
    \color_regs_reg[2][15]_0\ : out STD_LOGIC;
    \color_regs_reg[2][4]_0\ : out STD_LOGIC;
    \color_regs_reg[2][5]_0\ : out STD_LOGIC;
    \color_regs_reg[6][18]_0\ : out STD_LOGIC;
    \color_regs_reg[2][7]_0\ : out STD_LOGIC;
    \color_regs_reg[2][20]_0\ : out STD_LOGIC;
    \color_regs_reg[6][9]_0\ : out STD_LOGIC;
    \color_regs_reg[6][22]_0\ : out STD_LOGIC;
    \color_regs_reg[6][23]_0\ : out STD_LOGIC;
    \color_regs_reg[6][12]_0\ : out STD_LOGIC;
    \color_regs_reg[2][13]_1\ : out STD_LOGIC;
    \color_regs_reg[6][2]_0\ : out STD_LOGIC;
    \color_regs_reg[2][15]_1\ : out STD_LOGIC;
    \color_regs_reg[6][16]_0\ : out STD_LOGIC;
    \color_regs_reg[6][17]_0\ : out STD_LOGIC;
    \color_regs_reg[2][18]_0\ : out STD_LOGIC;
    \color_regs_reg[6][19]_0\ : out STD_LOGIC;
    \color_regs_reg[2][20]_1\ : out STD_LOGIC;
    \color_regs_reg[2][21]_0\ : out STD_LOGIC;
    \color_regs_reg[2][22]_0\ : out STD_LOGIC;
    \color_regs_reg[6][23]_1\ : out STD_LOGIC;
    \color_regs_reg[6][24]_0\ : out STD_LOGIC;
    axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_aclk : in STD_LOGIC;
    axi_awvalid : in STD_LOGIC;
    axi_wvalid : in STD_LOGIC;
    axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_arvalid : in STD_LOGIC;
    axi_aresetn : in STD_LOGIC;
    douta : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \srl[36].srl16_i\ : in STD_LOGIC;
    \srl[36].srl16_i_0\ : in STD_LOGIC;
    vga_to_hdmi_i_20_0 : in STD_LOGIC;
    vga_to_hdmi_i_20_1 : in STD_LOGIC;
    \srl[36].srl16_i_1\ : in STD_LOGIC;
    \srl[36].srl16_i_2\ : in STD_LOGIC;
    vga_to_hdmi_i_15_0 : in STD_LOGIC;
    vga_to_hdmi_i_15_1 : in STD_LOGIC;
    axi_bready : in STD_LOGIC;
    axi_rready : in STD_LOGIC;
    axi_awaddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_araddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mb_block_hdmi_dino_controller_0_0_hdmi_dino_controller_AXI : entity is "hdmi_dino_controller_AXI";
end mb_block_hdmi_dino_controller_0_0_hdmi_dino_controller_AXI;

architecture STRUCTURE of mb_block_hdmi_dino_controller_0_0_hdmi_dino_controller_AXI is
  signal \FSM_onehot_cycle[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cycle_reg_n_0_[2]\ : STD_LOGIC;
  signal aw_en_i_1_n_0 : STD_LOGIC;
  signal aw_en_reg_n_0 : STD_LOGIC;
  signal \axi_araddr_reg_n_0_[10]\ : STD_LOGIC;
  signal \axi_araddr_reg_n_0_[11]\ : STD_LOGIC;
  signal \axi_araddr_reg_n_0_[12]\ : STD_LOGIC;
  signal \axi_araddr_reg_n_0_[5]\ : STD_LOGIC;
  signal \axi_araddr_reg_n_0_[6]\ : STD_LOGIC;
  signal \axi_araddr_reg_n_0_[7]\ : STD_LOGIC;
  signal \axi_araddr_reg_n_0_[8]\ : STD_LOGIC;
  signal \axi_araddr_reg_n_0_[9]\ : STD_LOGIC;
  signal axi_arready0 : STD_LOGIC;
  signal \^axi_arready_reg_0\ : STD_LOGIC;
  signal \axi_awaddr_reg_n_0_[10]\ : STD_LOGIC;
  signal \axi_awaddr_reg_n_0_[11]\ : STD_LOGIC;
  signal \axi_awaddr_reg_n_0_[12]\ : STD_LOGIC;
  signal \axi_awaddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \axi_awaddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \axi_awaddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \axi_awaddr_reg_n_0_[5]\ : STD_LOGIC;
  signal \axi_awaddr_reg_n_0_[6]\ : STD_LOGIC;
  signal \axi_awaddr_reg_n_0_[7]\ : STD_LOGIC;
  signal \axi_awaddr_reg_n_0_[8]\ : STD_LOGIC;
  signal \axi_awaddr_reg_n_0_[9]\ : STD_LOGIC;
  signal axi_awready0 : STD_LOGIC;
  signal \^axi_awready_reg_0\ : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal \^axi_bvalid_reg_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_3_n_0\ : STD_LOGIC;
  signal \^axi_rvalid\ : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal axi_wready_i_1_n_0 : STD_LOGIC;
  signal \^axi_wready_reg_0\ : STD_LOGIC;
  signal blk_mem_i_20_n_0 : STD_LOGIC;
  signal bram_rdata_ready : STD_LOGIC;
  signal bram_rdata_ready_i_1_n_0 : STD_LOGIC;
  signal bram_rdata_ready_reg_n_0 : STD_LOGIC;
  signal \color_regs[0][15]_i_2_n_0\ : STD_LOGIC;
  signal \color_regs[0][23]_i_2_n_0\ : STD_LOGIC;
  signal \color_regs[0][31]_i_2_n_0\ : STD_LOGIC;
  signal \color_regs[0][31]_i_3_n_0\ : STD_LOGIC;
  signal \color_regs[0][31]_i_4_n_0\ : STD_LOGIC;
  signal \color_regs[0][31]_i_5_n_0\ : STD_LOGIC;
  signal \color_regs[0][7]_i_2_n_0\ : STD_LOGIC;
  signal \color_regs[0]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \color_regs[1][15]_i_1_n_0\ : STD_LOGIC;
  signal \color_regs[1][23]_i_1_n_0\ : STD_LOGIC;
  signal \color_regs[1][31]_i_1_n_0\ : STD_LOGIC;
  signal \color_regs[1][31]_i_2_n_0\ : STD_LOGIC;
  signal \color_regs[1][7]_i_1_n_0\ : STD_LOGIC;
  signal \color_regs[1]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \color_regs[2][15]_i_1_n_0\ : STD_LOGIC;
  signal \color_regs[2][23]_i_1_n_0\ : STD_LOGIC;
  signal \color_regs[2][31]_i_1_n_0\ : STD_LOGIC;
  signal \color_regs[2][31]_i_2_n_0\ : STD_LOGIC;
  signal \color_regs[2][7]_i_1_n_0\ : STD_LOGIC;
  signal \color_regs[2]_2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \color_regs[3][15]_i_1_n_0\ : STD_LOGIC;
  signal \color_regs[3][23]_i_1_n_0\ : STD_LOGIC;
  signal \color_regs[3][31]_i_1_n_0\ : STD_LOGIC;
  signal \color_regs[3][31]_i_2_n_0\ : STD_LOGIC;
  signal \color_regs[3][7]_i_1_n_0\ : STD_LOGIC;
  signal \color_regs[3]_3\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \color_regs[4][15]_i_1_n_0\ : STD_LOGIC;
  signal \color_regs[4][23]_i_1_n_0\ : STD_LOGIC;
  signal \color_regs[4][31]_i_1_n_0\ : STD_LOGIC;
  signal \color_regs[4][31]_i_2_n_0\ : STD_LOGIC;
  signal \color_regs[4][7]_i_1_n_0\ : STD_LOGIC;
  signal \color_regs[4]_4\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \color_regs[5][15]_i_1_n_0\ : STD_LOGIC;
  signal \color_regs[5][23]_i_1_n_0\ : STD_LOGIC;
  signal \color_regs[5][31]_i_1_n_0\ : STD_LOGIC;
  signal \color_regs[5][31]_i_2_n_0\ : STD_LOGIC;
  signal \color_regs[5][7]_i_1_n_0\ : STD_LOGIC;
  signal \color_regs[5]_5\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \color_regs[6][15]_i_1_n_0\ : STD_LOGIC;
  signal \color_regs[6][23]_i_1_n_0\ : STD_LOGIC;
  signal \color_regs[6][31]_i_1_n_0\ : STD_LOGIC;
  signal \color_regs[6][31]_i_2_n_0\ : STD_LOGIC;
  signal \color_regs[6][7]_i_1_n_0\ : STD_LOGIC;
  signal \color_regs[6]_6\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \color_regs[7][15]_i_1_n_0\ : STD_LOGIC;
  signal \color_regs[7][23]_i_1_n_0\ : STD_LOGIC;
  signal \color_regs[7][31]_i_1_n_0\ : STD_LOGIC;
  signal \color_regs[7][31]_i_2_n_0\ : STD_LOGIC;
  signal \color_regs[7][7]_i_1_n_0\ : STD_LOGIC;
  signal \color_regs[7]_7\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal p_1_in6_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^rst\ : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal vga_to_hdmi_i_100_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_101_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_102_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_103_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_104_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_105_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_106_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_107_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_108_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_109_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_110_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_111_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_112_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_113_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_114_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_115_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_116_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_117_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_118_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_119_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_120_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_121_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_122_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_123_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_124_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_125_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_126_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_127_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_128_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_129_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_130_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_131_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_132_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_133_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_134_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_135_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_136_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_137_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_138_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_139_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_140_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_141_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_142_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_143_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_144_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_145_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_146_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_147_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_148_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_149_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_150_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_151_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_44_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_45_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_48_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_49_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_58_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_59_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_62_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_63_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_64_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_65_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_66_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_67_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_68_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_69_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_70_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_71_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_72_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_73_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_74_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_75_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_76_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_77_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_78_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_79_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_80_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_81_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_82_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_83_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_84_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_85_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_86_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_87_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_88_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_89_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_90_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_91_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_92_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_93_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_94_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_95_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_96_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_97_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_98_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_99_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_cycle[1]_i_1\ : label is "soft_lutpair48";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_cycle_reg[1]\ : label is "iSTATE:001,iSTATE0:100,iSTATE1:010,";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cycle_reg[2]\ : label is "iSTATE:001,iSTATE0:100,iSTATE1:010,";
  attribute SOFT_HLUTNM of bram_rdata_ready_i_1 : label is "soft_lutpair48";
begin
  axi_arready_reg_0 <= \^axi_arready_reg_0\;
  axi_awready_reg_0 <= \^axi_awready_reg_0\;
  axi_bvalid_reg_0 <= \^axi_bvalid_reg_0\;
  axi_rvalid <= \^axi_rvalid\;
  axi_wready_reg_0 <= \^axi_wready_reg_0\;
  rst <= \^rst\;
\FSM_onehot_cycle[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^axi_arready_reg_0\,
      I1 => axi_arvalid,
      I2 => bram_rdata_ready,
      I3 => \FSM_onehot_cycle_reg_n_0_[2]\,
      O => \FSM_onehot_cycle[1]_i_1_n_0\
    );
\FSM_onehot_cycle_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_aclk,
      CE => '1',
      D => \FSM_onehot_cycle[1]_i_1_n_0\,
      Q => bram_rdata_ready,
      R => '0'
    );
\FSM_onehot_cycle_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_aclk,
      CE => '1',
      D => bram_rdata_ready,
      Q => \FSM_onehot_cycle_reg_n_0_[2]\,
      R => '0'
    );
aw_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F088FF88FF88FF88"
    )
        port map (
      I0 => \^axi_bvalid_reg_0\,
      I1 => axi_bready,
      I2 => \^axi_awready_reg_0\,
      I3 => aw_en_reg_n_0,
      I4 => axi_wvalid,
      I5 => axi_awvalid,
      O => aw_en_i_1_n_0
    );
aw_en_reg: unisim.vcomponents.FDSE
     port map (
      C => axi_aclk,
      CE => '1',
      D => aw_en_i_1_n_0,
      Q => aw_en_reg_n_0,
      S => \^rst\
    );
\axi_araddr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_arready0,
      D => axi_araddr(8),
      Q => \axi_araddr_reg_n_0_[10]\,
      R => \^rst\
    );
\axi_araddr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_arready0,
      D => axi_araddr(9),
      Q => \axi_araddr_reg_n_0_[11]\,
      R => \^rst\
    );
\axi_araddr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_arready0,
      D => axi_araddr(10),
      Q => \axi_araddr_reg_n_0_[12]\,
      R => \^rst\
    );
\axi_araddr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_arready0,
      D => axi_araddr(11),
      Q => p_1_in6_in,
      R => \^rst\
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_arready0,
      D => axi_araddr(0),
      Q => sel0(0),
      R => \^rst\
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_arready0,
      D => axi_araddr(1),
      Q => sel0(1),
      R => \^rst\
    );
\axi_araddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_arready0,
      D => axi_araddr(2),
      Q => sel0(2),
      R => \^rst\
    );
\axi_araddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_arready0,
      D => axi_araddr(3),
      Q => \axi_araddr_reg_n_0_[5]\,
      R => \^rst\
    );
\axi_araddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_arready0,
      D => axi_araddr(4),
      Q => \axi_araddr_reg_n_0_[6]\,
      R => \^rst\
    );
\axi_araddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_arready0,
      D => axi_araddr(5),
      Q => \axi_araddr_reg_n_0_[7]\,
      R => \^rst\
    );
\axi_araddr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_arready0,
      D => axi_araddr(6),
      Q => \axi_araddr_reg_n_0_[8]\,
      R => \^rst\
    );
\axi_araddr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_arready0,
      D => axi_araddr(7),
      Q => \axi_araddr_reg_n_0_[9]\,
      R => \^rst\
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => axi_arvalid,
      I1 => \^axi_arready_reg_0\,
      O => axi_arready0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => '1',
      D => axi_arready0,
      Q => \^axi_arready_reg_0\,
      R => \^rst\
    );
\axi_awaddr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_awready0,
      D => axi_awaddr(8),
      Q => \axi_awaddr_reg_n_0_[10]\,
      R => \^rst\
    );
\axi_awaddr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_awready0,
      D => axi_awaddr(9),
      Q => \axi_awaddr_reg_n_0_[11]\,
      R => \^rst\
    );
\axi_awaddr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_awready0,
      D => axi_awaddr(10),
      Q => \axi_awaddr_reg_n_0_[12]\,
      R => \^rst\
    );
\axi_awaddr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_awready0,
      D => axi_awaddr(11),
      Q => p_0_in,
      R => \^rst\
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_awready0,
      D => axi_awaddr(0),
      Q => \axi_awaddr_reg_n_0_[2]\,
      R => \^rst\
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_awready0,
      D => axi_awaddr(1),
      Q => \axi_awaddr_reg_n_0_[3]\,
      R => \^rst\
    );
\axi_awaddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_awready0,
      D => axi_awaddr(2),
      Q => \axi_awaddr_reg_n_0_[4]\,
      R => \^rst\
    );
\axi_awaddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_awready0,
      D => axi_awaddr(3),
      Q => \axi_awaddr_reg_n_0_[5]\,
      R => \^rst\
    );
\axi_awaddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_awready0,
      D => axi_awaddr(4),
      Q => \axi_awaddr_reg_n_0_[6]\,
      R => \^rst\
    );
\axi_awaddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_awready0,
      D => axi_awaddr(5),
      Q => \axi_awaddr_reg_n_0_[7]\,
      R => \^rst\
    );
\axi_awaddr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_awready0,
      D => axi_awaddr(6),
      Q => \axi_awaddr_reg_n_0_[8]\,
      R => \^rst\
    );
\axi_awaddr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_awready0,
      D => axi_awaddr(7),
      Q => \axi_awaddr_reg_n_0_[9]\,
      R => \^rst\
    );
axi_awready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => axi_awvalid,
      I1 => axi_wvalid,
      I2 => aw_en_reg_n_0,
      I3 => \^axi_awready_reg_0\,
      O => axi_awready0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => '1',
      D => axi_awready0,
      Q => \^axi_awready_reg_0\,
      R => \^rst\
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7444444444444444"
    )
        port map (
      I0 => axi_bready,
      I1 => \^axi_bvalid_reg_0\,
      I2 => axi_awvalid,
      I3 => axi_wvalid,
      I4 => \^axi_wready_reg_0\,
      I5 => \^axi_awready_reg_0\,
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => '1',
      D => axi_bvalid_i_1_n_0,
      Q => \^axi_bvalid_reg_0\,
      R => \^rst\
    );
\axi_rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C005C55FCFF5C55"
    )
        port map (
      I0 => \axi_rdata[0]_i_2_n_0\,
      I1 => douta(0),
      I2 => p_1_in6_in,
      I3 => bram_rdata_ready_reg_n_0,
      I4 => sel0(2),
      I5 => \axi_rdata[0]_i_3_n_0\,
      O => p_2_in(0)
    );
\axi_rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33000F5533FF0F55"
    )
        port map (
      I0 => \color_regs[0]_0\(0),
      I1 => \color_regs[3]_3\(0),
      I2 => \color_regs[2]_2\(0),
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => \color_regs[1]_1\(0),
      O => \axi_rdata[0]_i_2_n_0\
    );
\axi_rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => \color_regs[6]_6\(0),
      I1 => \color_regs[4]_4\(0),
      I2 => \color_regs[7]_7\(0),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => \color_regs[5]_5\(0),
      O => \axi_rdata[0]_i_3_n_0\
    );
\axi_rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D0C5DFF510051F3"
    )
        port map (
      I0 => \axi_rdata[10]_i_2_n_0\,
      I1 => bram_rdata_ready_reg_n_0,
      I2 => p_1_in6_in,
      I3 => sel0(2),
      I4 => \axi_rdata[10]_i_3_n_0\,
      I5 => douta(10),
      O => p_2_in(10)
    );
\axi_rdata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3355000F3355FF0F"
    )
        port map (
      I0 => \color_regs[6]_6\(10),
      I1 => \color_regs[7]_7\(10),
      I2 => \color_regs[4]_4\(10),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => \color_regs[5]_5\(10),
      O => \axi_rdata[10]_i_2_n_0\
    );
\axi_rdata[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => \color_regs[2]_2\(10),
      I1 => \color_regs[0]_0\(10),
      I2 => \color_regs[3]_3\(10),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => \color_regs[1]_1\(10),
      O => \axi_rdata[10]_i_3_n_0\
    );
\axi_rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D0C5DFF510051F3"
    )
        port map (
      I0 => \axi_rdata[11]_i_2_n_0\,
      I1 => bram_rdata_ready_reg_n_0,
      I2 => p_1_in6_in,
      I3 => sel0(2),
      I4 => \axi_rdata[11]_i_3_n_0\,
      I5 => douta(11),
      O => p_2_in(11)
    );
\axi_rdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3355000F3355FF0F"
    )
        port map (
      I0 => \color_regs[6]_6\(11),
      I1 => \color_regs[7]_7\(11),
      I2 => \color_regs[4]_4\(11),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => \color_regs[5]_5\(11),
      O => \axi_rdata[11]_i_2_n_0\
    );
\axi_rdata[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => \color_regs[2]_2\(11),
      I1 => \color_regs[0]_0\(11),
      I2 => \color_regs[3]_3\(11),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => \color_regs[1]_1\(11),
      O => \axi_rdata[11]_i_3_n_0\
    );
\axi_rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C005C55FCFF5C55"
    )
        port map (
      I0 => \axi_rdata[12]_i_2_n_0\,
      I1 => douta(12),
      I2 => p_1_in6_in,
      I3 => bram_rdata_ready_reg_n_0,
      I4 => sel0(2),
      I5 => \axi_rdata[12]_i_3_n_0\,
      O => p_2_in(12)
    );
\axi_rdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055330FFF55330F"
    )
        port map (
      I0 => \color_regs[2]_2\(12),
      I1 => \color_regs[1]_1\(12),
      I2 => \color_regs[0]_0\(12),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => \color_regs[3]_3\(12),
      O => \axi_rdata[12]_i_2_n_0\
    );
\axi_rdata[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => \color_regs[6]_6\(12),
      I1 => \color_regs[4]_4\(12),
      I2 => \color_regs[7]_7\(12),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => \color_regs[5]_5\(12),
      O => \axi_rdata[12]_i_3_n_0\
    );
\axi_rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C005C55FCFF5C55"
    )
        port map (
      I0 => \axi_rdata[13]_i_2_n_0\,
      I1 => douta(13),
      I2 => p_1_in6_in,
      I3 => bram_rdata_ready_reg_n_0,
      I4 => sel0(2),
      I5 => \axi_rdata[13]_i_3_n_0\,
      O => p_2_in(13)
    );
\axi_rdata[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055330FFF55330F"
    )
        port map (
      I0 => \color_regs[2]_2\(13),
      I1 => \color_regs[1]_1\(13),
      I2 => \color_regs[0]_0\(13),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => \color_regs[3]_3\(13),
      O => \axi_rdata[13]_i_2_n_0\
    );
\axi_rdata[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => \color_regs[6]_6\(13),
      I1 => \color_regs[4]_4\(13),
      I2 => \color_regs[7]_7\(13),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => \color_regs[5]_5\(13),
      O => \axi_rdata[13]_i_3_n_0\
    );
\axi_rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D0C5DFF510051F3"
    )
        port map (
      I0 => \axi_rdata[14]_i_2_n_0\,
      I1 => bram_rdata_ready_reg_n_0,
      I2 => p_1_in6_in,
      I3 => sel0(2),
      I4 => \axi_rdata[14]_i_3_n_0\,
      I5 => douta(14),
      O => p_2_in(14)
    );
\axi_rdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3355000F3355FF0F"
    )
        port map (
      I0 => \color_regs[6]_6\(14),
      I1 => \color_regs[7]_7\(14),
      I2 => \color_regs[4]_4\(14),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => \color_regs[5]_5\(14),
      O => \axi_rdata[14]_i_2_n_0\
    );
\axi_rdata[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => \color_regs[2]_2\(14),
      I1 => \color_regs[0]_0\(14),
      I2 => \color_regs[3]_3\(14),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => \color_regs[1]_1\(14),
      O => \axi_rdata[14]_i_3_n_0\
    );
\axi_rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C005C55FCFF5C55"
    )
        port map (
      I0 => \axi_rdata[15]_i_2_n_0\,
      I1 => douta(15),
      I2 => p_1_in6_in,
      I3 => bram_rdata_ready_reg_n_0,
      I4 => sel0(2),
      I5 => \axi_rdata[15]_i_3_n_0\,
      O => p_2_in(15)
    );
\axi_rdata[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00330F55FF330F55"
    )
        port map (
      I0 => \color_regs[0]_0\(15),
      I1 => \color_regs[1]_1\(15),
      I2 => \color_regs[2]_2\(15),
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => \color_regs[3]_3\(15),
      O => \axi_rdata[15]_i_2_n_0\
    );
\axi_rdata[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => \color_regs[6]_6\(15),
      I1 => \color_regs[4]_4\(15),
      I2 => \color_regs[7]_7\(15),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => \color_regs[5]_5\(15),
      O => \axi_rdata[15]_i_3_n_0\
    );
\axi_rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C005C55FCFF5C55"
    )
        port map (
      I0 => \axi_rdata[16]_i_2_n_0\,
      I1 => douta(16),
      I2 => p_1_in6_in,
      I3 => bram_rdata_ready_reg_n_0,
      I4 => sel0(2),
      I5 => \axi_rdata[16]_i_3_n_0\,
      O => p_2_in(16)
    );
\axi_rdata[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00330F55FF330F55"
    )
        port map (
      I0 => \color_regs[0]_0\(16),
      I1 => \color_regs[1]_1\(16),
      I2 => \color_regs[2]_2\(16),
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => \color_regs[3]_3\(16),
      O => \axi_rdata[16]_i_2_n_0\
    );
\axi_rdata[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => \color_regs[6]_6\(16),
      I1 => \color_regs[4]_4\(16),
      I2 => \color_regs[7]_7\(16),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => \color_regs[5]_5\(16),
      O => \axi_rdata[16]_i_3_n_0\
    );
\axi_rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C005C55FCFF5C55"
    )
        port map (
      I0 => \axi_rdata[17]_i_2_n_0\,
      I1 => douta(17),
      I2 => p_1_in6_in,
      I3 => bram_rdata_ready_reg_n_0,
      I4 => sel0(2),
      I5 => \axi_rdata[17]_i_3_n_0\,
      O => p_2_in(17)
    );
\axi_rdata[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33000F5533FF0F55"
    )
        port map (
      I0 => \color_regs[0]_0\(17),
      I1 => \color_regs[3]_3\(17),
      I2 => \color_regs[2]_2\(17),
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => \color_regs[1]_1\(17),
      O => \axi_rdata[17]_i_2_n_0\
    );
\axi_rdata[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => \color_regs[6]_6\(17),
      I1 => \color_regs[4]_4\(17),
      I2 => \color_regs[7]_7\(17),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => \color_regs[5]_5\(17),
      O => \axi_rdata[17]_i_3_n_0\
    );
\axi_rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D0C5DFF510051F3"
    )
        port map (
      I0 => \axi_rdata[18]_i_2_n_0\,
      I1 => bram_rdata_ready_reg_n_0,
      I2 => p_1_in6_in,
      I3 => sel0(2),
      I4 => \axi_rdata[18]_i_3_n_0\,
      I5 => douta(18),
      O => p_2_in(18)
    );
\axi_rdata[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3355000F3355FF0F"
    )
        port map (
      I0 => \color_regs[6]_6\(18),
      I1 => \color_regs[7]_7\(18),
      I2 => \color_regs[4]_4\(18),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => \color_regs[5]_5\(18),
      O => \axi_rdata[18]_i_2_n_0\
    );
\axi_rdata[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => \color_regs[2]_2\(18),
      I1 => \color_regs[0]_0\(18),
      I2 => \color_regs[3]_3\(18),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => \color_regs[1]_1\(18),
      O => \axi_rdata[18]_i_3_n_0\
    );
\axi_rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C005C55FCFF5C55"
    )
        port map (
      I0 => \axi_rdata[19]_i_2_n_0\,
      I1 => douta(19),
      I2 => p_1_in6_in,
      I3 => bram_rdata_ready_reg_n_0,
      I4 => sel0(2),
      I5 => \axi_rdata[19]_i_3_n_0\,
      O => p_2_in(19)
    );
\axi_rdata[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3355000F3355FF0F"
    )
        port map (
      I0 => \color_regs[2]_2\(19),
      I1 => \color_regs[3]_3\(19),
      I2 => \color_regs[0]_0\(19),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => \color_regs[1]_1\(19),
      O => \axi_rdata[19]_i_2_n_0\
    );
\axi_rdata[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => \color_regs[6]_6\(19),
      I1 => \color_regs[4]_4\(19),
      I2 => \color_regs[7]_7\(19),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => \color_regs[5]_5\(19),
      O => \axi_rdata[19]_i_3_n_0\
    );
\axi_rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C005C55FCFF5C55"
    )
        port map (
      I0 => \axi_rdata[1]_i_2_n_0\,
      I1 => douta(1),
      I2 => p_1_in6_in,
      I3 => bram_rdata_ready_reg_n_0,
      I4 => sel0(2),
      I5 => \axi_rdata[1]_i_3_n_0\,
      O => p_2_in(1)
    );
\axi_rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055330FFF55330F"
    )
        port map (
      I0 => \color_regs[2]_2\(1),
      I1 => \color_regs[1]_1\(1),
      I2 => \color_regs[0]_0\(1),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => \color_regs[3]_3\(1),
      O => \axi_rdata[1]_i_2_n_0\
    );
\axi_rdata[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => \color_regs[6]_6\(1),
      I1 => \color_regs[4]_4\(1),
      I2 => \color_regs[7]_7\(1),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => \color_regs[5]_5\(1),
      O => \axi_rdata[1]_i_3_n_0\
    );
\axi_rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D0C5DFF510051F3"
    )
        port map (
      I0 => \axi_rdata[20]_i_2_n_0\,
      I1 => bram_rdata_ready_reg_n_0,
      I2 => p_1_in6_in,
      I3 => sel0(2),
      I4 => \axi_rdata[20]_i_3_n_0\,
      I5 => douta(20),
      O => p_2_in(20)
    );
\axi_rdata[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33000F5533FF0F55"
    )
        port map (
      I0 => \color_regs[4]_4\(20),
      I1 => \color_regs[7]_7\(20),
      I2 => \color_regs[6]_6\(20),
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => \color_regs[5]_5\(20),
      O => \axi_rdata[20]_i_2_n_0\
    );
\axi_rdata[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => \color_regs[2]_2\(20),
      I1 => \color_regs[0]_0\(20),
      I2 => \color_regs[3]_3\(20),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => \color_regs[1]_1\(20),
      O => \axi_rdata[20]_i_3_n_0\
    );
\axi_rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D0C5DFF510051F3"
    )
        port map (
      I0 => \axi_rdata[21]_i_2_n_0\,
      I1 => bram_rdata_ready_reg_n_0,
      I2 => p_1_in6_in,
      I3 => sel0(2),
      I4 => \axi_rdata[21]_i_3_n_0\,
      I5 => douta(21),
      O => p_2_in(21)
    );
\axi_rdata[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33000F5533FF0F55"
    )
        port map (
      I0 => \color_regs[4]_4\(21),
      I1 => \color_regs[7]_7\(21),
      I2 => \color_regs[6]_6\(21),
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => \color_regs[5]_5\(21),
      O => \axi_rdata[21]_i_2_n_0\
    );
\axi_rdata[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => \color_regs[2]_2\(21),
      I1 => \color_regs[0]_0\(21),
      I2 => \color_regs[3]_3\(21),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => \color_regs[1]_1\(21),
      O => \axi_rdata[21]_i_3_n_0\
    );
\axi_rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D0C5DFF510051F3"
    )
        port map (
      I0 => \axi_rdata[22]_i_2_n_0\,
      I1 => bram_rdata_ready_reg_n_0,
      I2 => p_1_in6_in,
      I3 => sel0(2),
      I4 => \axi_rdata[22]_i_3_n_0\,
      I5 => douta(22),
      O => p_2_in(22)
    );
\axi_rdata[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055330FFF55330F"
    )
        port map (
      I0 => \color_regs[6]_6\(22),
      I1 => \color_regs[5]_5\(22),
      I2 => \color_regs[4]_4\(22),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => \color_regs[7]_7\(22),
      O => \axi_rdata[22]_i_2_n_0\
    );
\axi_rdata[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => \color_regs[2]_2\(22),
      I1 => \color_regs[0]_0\(22),
      I2 => \color_regs[3]_3\(22),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => \color_regs[1]_1\(22),
      O => \axi_rdata[22]_i_3_n_0\
    );
\axi_rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C005C55FCFF5C55"
    )
        port map (
      I0 => \axi_rdata[23]_i_2_n_0\,
      I1 => douta(23),
      I2 => p_1_in6_in,
      I3 => bram_rdata_ready_reg_n_0,
      I4 => sel0(2),
      I5 => \axi_rdata[23]_i_3_n_0\,
      O => p_2_in(23)
    );
\axi_rdata[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00330F55FF330F55"
    )
        port map (
      I0 => \color_regs[0]_0\(23),
      I1 => \color_regs[1]_1\(23),
      I2 => \color_regs[2]_2\(23),
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => \color_regs[3]_3\(23),
      O => \axi_rdata[23]_i_2_n_0\
    );
\axi_rdata[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => \color_regs[6]_6\(23),
      I1 => \color_regs[4]_4\(23),
      I2 => \color_regs[7]_7\(23),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => \color_regs[5]_5\(23),
      O => \axi_rdata[23]_i_3_n_0\
    );
\axi_rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C005C55FCFF5C55"
    )
        port map (
      I0 => \axi_rdata[24]_i_2_n_0\,
      I1 => douta(24),
      I2 => p_1_in6_in,
      I3 => bram_rdata_ready_reg_n_0,
      I4 => sel0(2),
      I5 => \axi_rdata[24]_i_3_n_0\,
      O => p_2_in(24)
    );
\axi_rdata[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055330FFF55330F"
    )
        port map (
      I0 => \color_regs[2]_2\(24),
      I1 => \color_regs[1]_1\(24),
      I2 => \color_regs[0]_0\(24),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => \color_regs[3]_3\(24),
      O => \axi_rdata[24]_i_2_n_0\
    );
\axi_rdata[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => \color_regs[6]_6\(24),
      I1 => \color_regs[4]_4\(24),
      I2 => \color_regs[7]_7\(24),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => \color_regs[5]_5\(24),
      O => \axi_rdata[24]_i_3_n_0\
    );
\axi_rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C005C55FCFF5C55"
    )
        port map (
      I0 => \axi_rdata[25]_i_2_n_0\,
      I1 => douta(25),
      I2 => p_1_in6_in,
      I3 => bram_rdata_ready_reg_n_0,
      I4 => sel0(2),
      I5 => \axi_rdata[25]_i_3_n_0\,
      O => p_2_in(25)
    );
\axi_rdata[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33000F5533FF0F55"
    )
        port map (
      I0 => \color_regs[0]_0\(25),
      I1 => \color_regs[3]_3\(25),
      I2 => \color_regs[2]_2\(25),
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => \color_regs[1]_1\(25),
      O => \axi_rdata[25]_i_2_n_0\
    );
\axi_rdata[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => \color_regs[6]_6\(25),
      I1 => \color_regs[4]_4\(25),
      I2 => \color_regs[7]_7\(25),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => \color_regs[5]_5\(25),
      O => \axi_rdata[25]_i_3_n_0\
    );
\axi_rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D0C5DFF510051F3"
    )
        port map (
      I0 => \axi_rdata[26]_i_2_n_0\,
      I1 => bram_rdata_ready_reg_n_0,
      I2 => p_1_in6_in,
      I3 => sel0(2),
      I4 => \axi_rdata[26]_i_3_n_0\,
      I5 => douta(26),
      O => p_2_in(26)
    );
\axi_rdata[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055330FFF55330F"
    )
        port map (
      I0 => \color_regs[6]_6\(26),
      I1 => \color_regs[5]_5\(26),
      I2 => \color_regs[4]_4\(26),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => \color_regs[7]_7\(26),
      O => \axi_rdata[26]_i_2_n_0\
    );
\axi_rdata[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => \color_regs[2]_2\(26),
      I1 => \color_regs[0]_0\(26),
      I2 => \color_regs[3]_3\(26),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => \color_regs[1]_1\(26),
      O => \axi_rdata[26]_i_3_n_0\
    );
\axi_rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C005C55FCFF5C55"
    )
        port map (
      I0 => \axi_rdata[27]_i_2_n_0\,
      I1 => douta(27),
      I2 => p_1_in6_in,
      I3 => bram_rdata_ready_reg_n_0,
      I4 => sel0(2),
      I5 => \axi_rdata[27]_i_3_n_0\,
      O => p_2_in(27)
    );
\axi_rdata[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33000F5533FF0F55"
    )
        port map (
      I0 => \color_regs[0]_0\(27),
      I1 => \color_regs[3]_3\(27),
      I2 => \color_regs[2]_2\(27),
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => \color_regs[1]_1\(27),
      O => \axi_rdata[27]_i_2_n_0\
    );
\axi_rdata[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => \color_regs[6]_6\(27),
      I1 => \color_regs[4]_4\(27),
      I2 => \color_regs[7]_7\(27),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => \color_regs[5]_5\(27),
      O => \axi_rdata[27]_i_3_n_0\
    );
\axi_rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D0C5DFF510051F3"
    )
        port map (
      I0 => \axi_rdata[28]_i_2_n_0\,
      I1 => bram_rdata_ready_reg_n_0,
      I2 => p_1_in6_in,
      I3 => sel0(2),
      I4 => \axi_rdata[28]_i_3_n_0\,
      I5 => douta(28),
      O => p_2_in(28)
    );
\axi_rdata[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33000F5533FF0F55"
    )
        port map (
      I0 => \color_regs[4]_4\(28),
      I1 => \color_regs[7]_7\(28),
      I2 => \color_regs[6]_6\(28),
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => \color_regs[5]_5\(28),
      O => \axi_rdata[28]_i_2_n_0\
    );
\axi_rdata[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => \color_regs[2]_2\(28),
      I1 => \color_regs[0]_0\(28),
      I2 => \color_regs[3]_3\(28),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => \color_regs[1]_1\(28),
      O => \axi_rdata[28]_i_3_n_0\
    );
\axi_rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C005C55FCFF5C55"
    )
        port map (
      I0 => \axi_rdata[29]_i_2_n_0\,
      I1 => douta(29),
      I2 => p_1_in6_in,
      I3 => bram_rdata_ready_reg_n_0,
      I4 => sel0(2),
      I5 => \axi_rdata[29]_i_3_n_0\,
      O => p_2_in(29)
    );
\axi_rdata[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33000F5533FF0F55"
    )
        port map (
      I0 => \color_regs[0]_0\(29),
      I1 => \color_regs[3]_3\(29),
      I2 => \color_regs[2]_2\(29),
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => \color_regs[1]_1\(29),
      O => \axi_rdata[29]_i_2_n_0\
    );
\axi_rdata[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => \color_regs[6]_6\(29),
      I1 => \color_regs[4]_4\(29),
      I2 => \color_regs[7]_7\(29),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => \color_regs[5]_5\(29),
      O => \axi_rdata[29]_i_3_n_0\
    );
\axi_rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D0C5DFF510051F3"
    )
        port map (
      I0 => \axi_rdata[2]_i_2_n_0\,
      I1 => bram_rdata_ready_reg_n_0,
      I2 => p_1_in6_in,
      I3 => sel0(2),
      I4 => \axi_rdata[2]_i_3_n_0\,
      I5 => douta(2),
      O => p_2_in(2)
    );
\axi_rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33000F5533FF0F55"
    )
        port map (
      I0 => \color_regs[4]_4\(2),
      I1 => \color_regs[7]_7\(2),
      I2 => \color_regs[6]_6\(2),
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => \color_regs[5]_5\(2),
      O => \axi_rdata[2]_i_2_n_0\
    );
\axi_rdata[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => \color_regs[2]_2\(2),
      I1 => \color_regs[0]_0\(2),
      I2 => \color_regs[3]_3\(2),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => \color_regs[1]_1\(2),
      O => \axi_rdata[2]_i_3_n_0\
    );
\axi_rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D0C5DFF510051F3"
    )
        port map (
      I0 => \axi_rdata[30]_i_2_n_0\,
      I1 => bram_rdata_ready_reg_n_0,
      I2 => p_1_in6_in,
      I3 => sel0(2),
      I4 => \axi_rdata[30]_i_3_n_0\,
      I5 => douta(30),
      O => p_2_in(30)
    );
\axi_rdata[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3355000F3355FF0F"
    )
        port map (
      I0 => \color_regs[6]_6\(30),
      I1 => \color_regs[7]_7\(30),
      I2 => \color_regs[4]_4\(30),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => \color_regs[5]_5\(30),
      O => \axi_rdata[30]_i_2_n_0\
    );
\axi_rdata[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => \color_regs[2]_2\(30),
      I1 => \color_regs[0]_0\(30),
      I2 => \color_regs[3]_3\(30),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => \color_regs[1]_1\(30),
      O => \axi_rdata[30]_i_3_n_0\
    );
\axi_rdata[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3000AAAA"
    )
        port map (
      I0 => bram_rdata_ready_reg_n_0,
      I1 => \^axi_rvalid\,
      I2 => \^axi_arready_reg_0\,
      I3 => axi_arvalid,
      I4 => p_1_in6_in,
      O => \axi_rdata[31]_i_1_n_0\
    );
\axi_rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C005C55FCFF5C55"
    )
        port map (
      I0 => \axi_rdata[31]_i_3_n_0\,
      I1 => douta(31),
      I2 => p_1_in6_in,
      I3 => bram_rdata_ready_reg_n_0,
      I4 => sel0(2),
      I5 => \axi_rdata[31]_i_4_n_0\,
      O => p_2_in(31)
    );
\axi_rdata[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3355000F3355FF0F"
    )
        port map (
      I0 => \color_regs[2]_2\(31),
      I1 => \color_regs[3]_3\(31),
      I2 => \color_regs[0]_0\(31),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => \color_regs[1]_1\(31),
      O => \axi_rdata[31]_i_3_n_0\
    );
\axi_rdata[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => \color_regs[6]_6\(31),
      I1 => \color_regs[4]_4\(31),
      I2 => \color_regs[7]_7\(31),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => \color_regs[5]_5\(31),
      O => \axi_rdata[31]_i_4_n_0\
    );
\axi_rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D0C5DFF510051F3"
    )
        port map (
      I0 => \axi_rdata[3]_i_2_n_0\,
      I1 => bram_rdata_ready_reg_n_0,
      I2 => p_1_in6_in,
      I3 => sel0(2),
      I4 => \axi_rdata[3]_i_3_n_0\,
      I5 => douta(3),
      O => p_2_in(3)
    );
\axi_rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33000F5533FF0F55"
    )
        port map (
      I0 => \color_regs[4]_4\(3),
      I1 => \color_regs[7]_7\(3),
      I2 => \color_regs[6]_6\(3),
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => \color_regs[5]_5\(3),
      O => \axi_rdata[3]_i_2_n_0\
    );
\axi_rdata[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => \color_regs[2]_2\(3),
      I1 => \color_regs[0]_0\(3),
      I2 => \color_regs[3]_3\(3),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => \color_regs[1]_1\(3),
      O => \axi_rdata[3]_i_3_n_0\
    );
\axi_rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C005C55FCFF5C55"
    )
        port map (
      I0 => \axi_rdata[4]_i_2_n_0\,
      I1 => douta(4),
      I2 => p_1_in6_in,
      I3 => bram_rdata_ready_reg_n_0,
      I4 => sel0(2),
      I5 => \axi_rdata[4]_i_3_n_0\,
      O => p_2_in(4)
    );
\axi_rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33000F5533FF0F55"
    )
        port map (
      I0 => \color_regs[0]_0\(4),
      I1 => \color_regs[3]_3\(4),
      I2 => \color_regs[2]_2\(4),
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => \color_regs[1]_1\(4),
      O => \axi_rdata[4]_i_2_n_0\
    );
\axi_rdata[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => \color_regs[6]_6\(4),
      I1 => \color_regs[4]_4\(4),
      I2 => \color_regs[7]_7\(4),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => \color_regs[5]_5\(4),
      O => \axi_rdata[4]_i_3_n_0\
    );
\axi_rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C005C55FCFF5C55"
    )
        port map (
      I0 => \axi_rdata[5]_i_2_n_0\,
      I1 => douta(5),
      I2 => p_1_in6_in,
      I3 => bram_rdata_ready_reg_n_0,
      I4 => sel0(2),
      I5 => \axi_rdata[5]_i_3_n_0\,
      O => p_2_in(5)
    );
\axi_rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33000F5533FF0F55"
    )
        port map (
      I0 => \color_regs[0]_0\(5),
      I1 => \color_regs[3]_3\(5),
      I2 => \color_regs[2]_2\(5),
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => \color_regs[1]_1\(5),
      O => \axi_rdata[5]_i_2_n_0\
    );
\axi_rdata[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => \color_regs[6]_6\(5),
      I1 => \color_regs[4]_4\(5),
      I2 => \color_regs[7]_7\(5),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => \color_regs[5]_5\(5),
      O => \axi_rdata[5]_i_3_n_0\
    );
\axi_rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D0C5DFF510051F3"
    )
        port map (
      I0 => \axi_rdata[6]_i_2_n_0\,
      I1 => bram_rdata_ready_reg_n_0,
      I2 => p_1_in6_in,
      I3 => sel0(2),
      I4 => \axi_rdata[6]_i_3_n_0\,
      I5 => douta(6),
      O => p_2_in(6)
    );
\axi_rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055330FFF55330F"
    )
        port map (
      I0 => \color_regs[6]_6\(6),
      I1 => \color_regs[5]_5\(6),
      I2 => \color_regs[4]_4\(6),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => \color_regs[7]_7\(6),
      O => \axi_rdata[6]_i_2_n_0\
    );
\axi_rdata[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => \color_regs[2]_2\(6),
      I1 => \color_regs[0]_0\(6),
      I2 => \color_regs[3]_3\(6),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => \color_regs[1]_1\(6),
      O => \axi_rdata[6]_i_3_n_0\
    );
\axi_rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C005C55FCFF5C55"
    )
        port map (
      I0 => \axi_rdata[7]_i_2_n_0\,
      I1 => douta(7),
      I2 => p_1_in6_in,
      I3 => bram_rdata_ready_reg_n_0,
      I4 => sel0(2),
      I5 => \axi_rdata[7]_i_3_n_0\,
      O => p_2_in(7)
    );
\axi_rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3355000F3355FF0F"
    )
        port map (
      I0 => \color_regs[2]_2\(7),
      I1 => \color_regs[3]_3\(7),
      I2 => \color_regs[0]_0\(7),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => \color_regs[1]_1\(7),
      O => \axi_rdata[7]_i_2_n_0\
    );
\axi_rdata[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => \color_regs[6]_6\(7),
      I1 => \color_regs[4]_4\(7),
      I2 => \color_regs[7]_7\(7),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => \color_regs[5]_5\(7),
      O => \axi_rdata[7]_i_3_n_0\
    );
\axi_rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C005C55FCFF5C55"
    )
        port map (
      I0 => \axi_rdata[8]_i_2_n_0\,
      I1 => douta(8),
      I2 => p_1_in6_in,
      I3 => bram_rdata_ready_reg_n_0,
      I4 => sel0(2),
      I5 => \axi_rdata[8]_i_3_n_0\,
      O => p_2_in(8)
    );
\axi_rdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33000F5533FF0F55"
    )
        port map (
      I0 => \color_regs[0]_0\(8),
      I1 => \color_regs[3]_3\(8),
      I2 => \color_regs[2]_2\(8),
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => \color_regs[1]_1\(8),
      O => \axi_rdata[8]_i_2_n_0\
    );
\axi_rdata[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => \color_regs[6]_6\(8),
      I1 => \color_regs[4]_4\(8),
      I2 => \color_regs[7]_7\(8),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => \color_regs[5]_5\(8),
      O => \axi_rdata[8]_i_3_n_0\
    );
\axi_rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C005C55FCFF5C55"
    )
        port map (
      I0 => \axi_rdata[9]_i_2_n_0\,
      I1 => douta(9),
      I2 => p_1_in6_in,
      I3 => bram_rdata_ready_reg_n_0,
      I4 => sel0(2),
      I5 => \axi_rdata[9]_i_3_n_0\,
      O => p_2_in(9)
    );
\axi_rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33000F5533FF0F55"
    )
        port map (
      I0 => \color_regs[0]_0\(9),
      I1 => \color_regs[3]_3\(9),
      I2 => \color_regs[2]_2\(9),
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => \color_regs[1]_1\(9),
      O => \axi_rdata[9]_i_2_n_0\
    );
\axi_rdata[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => \color_regs[6]_6\(9),
      I1 => \color_regs[4]_4\(9),
      I2 => \color_regs[7]_7\(9),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => \color_regs[5]_5\(9),
      O => \axi_rdata[9]_i_3_n_0\
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => p_2_in(0),
      Q => axi_rdata(0),
      R => \^rst\
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => p_2_in(10),
      Q => axi_rdata(10),
      R => \^rst\
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => p_2_in(11),
      Q => axi_rdata(11),
      R => \^rst\
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => p_2_in(12),
      Q => axi_rdata(12),
      R => \^rst\
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => p_2_in(13),
      Q => axi_rdata(13),
      R => \^rst\
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => p_2_in(14),
      Q => axi_rdata(14),
      R => \^rst\
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => p_2_in(15),
      Q => axi_rdata(15),
      R => \^rst\
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => p_2_in(16),
      Q => axi_rdata(16),
      R => \^rst\
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => p_2_in(17),
      Q => axi_rdata(17),
      R => \^rst\
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => p_2_in(18),
      Q => axi_rdata(18),
      R => \^rst\
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => p_2_in(19),
      Q => axi_rdata(19),
      R => \^rst\
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => p_2_in(1),
      Q => axi_rdata(1),
      R => \^rst\
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => p_2_in(20),
      Q => axi_rdata(20),
      R => \^rst\
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => p_2_in(21),
      Q => axi_rdata(21),
      R => \^rst\
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => p_2_in(22),
      Q => axi_rdata(22),
      R => \^rst\
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => p_2_in(23),
      Q => axi_rdata(23),
      R => \^rst\
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => p_2_in(24),
      Q => axi_rdata(24),
      R => \^rst\
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => p_2_in(25),
      Q => axi_rdata(25),
      R => \^rst\
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => p_2_in(26),
      Q => axi_rdata(26),
      R => \^rst\
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => p_2_in(27),
      Q => axi_rdata(27),
      R => \^rst\
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => p_2_in(28),
      Q => axi_rdata(28),
      R => \^rst\
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => p_2_in(29),
      Q => axi_rdata(29),
      R => \^rst\
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => p_2_in(2),
      Q => axi_rdata(2),
      R => \^rst\
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => p_2_in(30),
      Q => axi_rdata(30),
      R => \^rst\
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => p_2_in(31),
      Q => axi_rdata(31),
      R => \^rst\
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => p_2_in(3),
      Q => axi_rdata(3),
      R => \^rst\
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => p_2_in(4),
      Q => axi_rdata(4),
      R => \^rst\
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => p_2_in(5),
      Q => axi_rdata(5),
      R => \^rst\
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => p_2_in(6),
      Q => axi_rdata(6),
      R => \^rst\
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => p_2_in(7),
      Q => axi_rdata(7),
      R => \^rst\
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => p_2_in(8),
      Q => axi_rdata(8),
      R => \^rst\
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => p_2_in(9),
      Q => axi_rdata(9),
      R => \^rst\
    );
axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08C8"
    )
        port map (
      I0 => \FSM_onehot_cycle_reg_n_0_[2]\,
      I1 => axi_aresetn,
      I2 => \^axi_rvalid\,
      I3 => axi_rready,
      O => axi_rvalid_i_1_n_0
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => '1',
      D => axi_rvalid_i_1_n_0,
      Q => \^axi_rvalid\,
      R => '0'
    );
axi_wready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^axi_wready_reg_0\,
      I1 => \^axi_bvalid_reg_0\,
      I2 => axi_bready,
      I3 => axi_awready0,
      O => axi_wready_i_1_n_0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => '1',
      D => axi_wready_i_1_n_0,
      Q => \^axi_wready_reg_0\,
      R => \^rst\
    );
blk_mem_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => axi_wstrb(3),
      I1 => p_0_in,
      I2 => axi_awvalid,
      I3 => axi_wvalid,
      I4 => \^axi_wready_reg_0\,
      I5 => \^axi_awready_reg_0\,
      O => wea(3)
    );
blk_mem_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[8]\,
      I1 => blk_mem_i_20_n_0,
      I2 => \axi_araddr_reg_n_0_[8]\,
      O => addra(6)
    );
blk_mem_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[7]\,
      I1 => blk_mem_i_20_n_0,
      I2 => \axi_araddr_reg_n_0_[7]\,
      O => addra(5)
    );
blk_mem_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[6]\,
      I1 => blk_mem_i_20_n_0,
      I2 => \axi_araddr_reg_n_0_[6]\,
      O => addra(4)
    );
blk_mem_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[5]\,
      I1 => blk_mem_i_20_n_0,
      I2 => \axi_araddr_reg_n_0_[5]\,
      O => addra(3)
    );
blk_mem_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[4]\,
      I1 => blk_mem_i_20_n_0,
      I2 => sel0(2),
      O => addra(2)
    );
blk_mem_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[3]\,
      I1 => blk_mem_i_20_n_0,
      I2 => sel0(1),
      O => addra(1)
    );
blk_mem_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[2]\,
      I1 => blk_mem_i_20_n_0,
      I2 => sel0(0),
      O => addra(0)
    );
blk_mem_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => axi_wstrb(2),
      I1 => p_0_in,
      I2 => axi_awvalid,
      I3 => axi_wvalid,
      I4 => \^axi_wready_reg_0\,
      I5 => \^axi_awready_reg_0\,
      O => wea(2)
    );
blk_mem_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \^axi_awready_reg_0\,
      I1 => \^axi_wready_reg_0\,
      I2 => axi_wvalid,
      I3 => axi_awvalid,
      I4 => p_0_in,
      O => blk_mem_i_20_n_0
    );
blk_mem_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => axi_wstrb(1),
      I1 => p_0_in,
      I2 => axi_awvalid,
      I3 => axi_wvalid,
      I4 => \^axi_wready_reg_0\,
      I5 => \^axi_awready_reg_0\,
      O => wea(1)
    );
blk_mem_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => axi_wstrb(0),
      I1 => p_0_in,
      I2 => axi_awvalid,
      I3 => axi_wvalid,
      I4 => \^axi_wready_reg_0\,
      I5 => \^axi_awready_reg_0\,
      O => wea(0)
    );
blk_mem_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => p_1_in6_in,
      I1 => p_0_in,
      I2 => axi_awvalid,
      I3 => axi_wvalid,
      I4 => \^axi_wready_reg_0\,
      I5 => \^axi_awready_reg_0\,
      O => addra(11)
    );
blk_mem_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[12]\,
      I1 => blk_mem_i_20_n_0,
      I2 => \axi_araddr_reg_n_0_[12]\,
      O => addra(10)
    );
blk_mem_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[11]\,
      I1 => blk_mem_i_20_n_0,
      I2 => \axi_araddr_reg_n_0_[11]\,
      O => addra(9)
    );
blk_mem_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[10]\,
      I1 => blk_mem_i_20_n_0,
      I2 => \axi_araddr_reg_n_0_[10]\,
      O => addra(8)
    );
blk_mem_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[9]\,
      I1 => blk_mem_i_20_n_0,
      I2 => \axi_araddr_reg_n_0_[9]\,
      O => addra(7)
    );
bram_rdata_ready_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => bram_rdata_ready_reg_n_0,
      I1 => bram_rdata_ready,
      I2 => \FSM_onehot_cycle_reg_n_0_[2]\,
      O => bram_rdata_ready_i_1_n_0
    );
bram_rdata_ready_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => '1',
      D => bram_rdata_ready_i_1_n_0,
      Q => bram_rdata_ready_reg_n_0,
      R => '0'
    );
\color_regs[0][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \color_regs[0][31]_i_2_n_0\,
      I1 => \color_regs[0][15]_i_2_n_0\,
      O => p_1_in(15)
    );
\color_regs[0][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_wstrb(1),
      I1 => axi_awvalid,
      I2 => axi_wvalid,
      I3 => \^axi_wready_reg_0\,
      I4 => \^axi_awready_reg_0\,
      I5 => p_0_in,
      O => \color_regs[0][15]_i_2_n_0\
    );
\color_regs[0][23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \color_regs[0][31]_i_2_n_0\,
      I1 => \color_regs[0][23]_i_2_n_0\,
      O => p_1_in(23)
    );
\color_regs[0][23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_wstrb(2),
      I1 => axi_awvalid,
      I2 => axi_wvalid,
      I3 => \^axi_wready_reg_0\,
      I4 => \^axi_awready_reg_0\,
      I5 => p_0_in,
      O => \color_regs[0][23]_i_2_n_0\
    );
\color_regs[0][31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \color_regs[0][31]_i_2_n_0\,
      I1 => \color_regs[0][31]_i_3_n_0\,
      O => p_1_in(31)
    );
\color_regs[0][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[3]\,
      I1 => \color_regs[0][31]_i_4_n_0\,
      I2 => \axi_awaddr_reg_n_0_[5]\,
      I3 => \axi_awaddr_reg_n_0_[4]\,
      I4 => \color_regs[0][31]_i_5_n_0\,
      I5 => \axi_awaddr_reg_n_0_[2]\,
      O => \color_regs[0][31]_i_2_n_0\
    );
\color_regs[0][31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_wstrb(3),
      I1 => axi_awvalid,
      I2 => axi_wvalid,
      I3 => \^axi_wready_reg_0\,
      I4 => \^axi_awready_reg_0\,
      I5 => p_0_in,
      O => \color_regs[0][31]_i_3_n_0\
    );
\color_regs[0][31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[10]\,
      I1 => \axi_awaddr_reg_n_0_[11]\,
      I2 => \axi_awaddr_reg_n_0_[12]\,
      O => \color_regs[0][31]_i_4_n_0\
    );
\color_regs[0][31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => p_0_in,
      I1 => \axi_awaddr_reg_n_0_[8]\,
      I2 => \axi_awaddr_reg_n_0_[7]\,
      I3 => \axi_awaddr_reg_n_0_[9]\,
      I4 => \axi_awaddr_reg_n_0_[6]\,
      O => \color_regs[0][31]_i_5_n_0\
    );
\color_regs[0][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \color_regs[0][31]_i_2_n_0\,
      I1 => \color_regs[0][7]_i_2_n_0\,
      O => p_1_in(7)
    );
\color_regs[0][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_wstrb(0),
      I1 => axi_awvalid,
      I2 => axi_wvalid,
      I3 => \^axi_wready_reg_0\,
      I4 => \^axi_awready_reg_0\,
      I5 => p_0_in,
      O => \color_regs[0][7]_i_2_n_0\
    );
\color_regs[1][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \color_regs[0][15]_i_2_n_0\,
      I1 => \color_regs[1][31]_i_2_n_0\,
      O => \color_regs[1][15]_i_1_n_0\
    );
\color_regs[1][23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \color_regs[0][23]_i_2_n_0\,
      I1 => \color_regs[1][31]_i_2_n_0\,
      O => \color_regs[1][23]_i_1_n_0\
    );
\color_regs[1][31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \color_regs[0][31]_i_3_n_0\,
      I1 => \color_regs[1][31]_i_2_n_0\,
      O => \color_regs[1][31]_i_1_n_0\
    );
\color_regs[1][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[3]\,
      I1 => \color_regs[0][31]_i_4_n_0\,
      I2 => \axi_awaddr_reg_n_0_[5]\,
      I3 => \axi_awaddr_reg_n_0_[4]\,
      I4 => \color_regs[0][31]_i_5_n_0\,
      I5 => \axi_awaddr_reg_n_0_[2]\,
      O => \color_regs[1][31]_i_2_n_0\
    );
\color_regs[1][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \color_regs[0][7]_i_2_n_0\,
      I1 => \color_regs[1][31]_i_2_n_0\,
      O => \color_regs[1][7]_i_1_n_0\
    );
\color_regs[2][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \color_regs[0][15]_i_2_n_0\,
      I1 => \color_regs[2][31]_i_2_n_0\,
      O => \color_regs[2][15]_i_1_n_0\
    );
\color_regs[2][23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \color_regs[0][23]_i_2_n_0\,
      I1 => \color_regs[2][31]_i_2_n_0\,
      O => \color_regs[2][23]_i_1_n_0\
    );
\color_regs[2][31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \color_regs[0][31]_i_3_n_0\,
      I1 => \color_regs[2][31]_i_2_n_0\,
      O => \color_regs[2][31]_i_1_n_0\
    );
\color_regs[2][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[4]\,
      I1 => \axi_awaddr_reg_n_0_[5]\,
      I2 => \color_regs[0][31]_i_5_n_0\,
      I3 => \axi_awaddr_reg_n_0_[3]\,
      I4 => \axi_awaddr_reg_n_0_[2]\,
      I5 => \color_regs[0][31]_i_4_n_0\,
      O => \color_regs[2][31]_i_2_n_0\
    );
\color_regs[2][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \color_regs[0][7]_i_2_n_0\,
      I1 => \color_regs[2][31]_i_2_n_0\,
      O => \color_regs[2][7]_i_1_n_0\
    );
\color_regs[3][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \color_regs[0][15]_i_2_n_0\,
      I1 => \color_regs[3][31]_i_2_n_0\,
      O => \color_regs[3][15]_i_1_n_0\
    );
\color_regs[3][23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \color_regs[0][23]_i_2_n_0\,
      I1 => \color_regs[3][31]_i_2_n_0\,
      O => \color_regs[3][23]_i_1_n_0\
    );
\color_regs[3][31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \color_regs[0][31]_i_3_n_0\,
      I1 => \color_regs[3][31]_i_2_n_0\,
      O => \color_regs[3][31]_i_1_n_0\
    );
\color_regs[3][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[4]\,
      I1 => \axi_awaddr_reg_n_0_[5]\,
      I2 => \color_regs[0][31]_i_4_n_0\,
      I3 => \axi_awaddr_reg_n_0_[2]\,
      I4 => \color_regs[0][31]_i_5_n_0\,
      I5 => \axi_awaddr_reg_n_0_[3]\,
      O => \color_regs[3][31]_i_2_n_0\
    );
\color_regs[3][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \color_regs[0][7]_i_2_n_0\,
      I1 => \color_regs[3][31]_i_2_n_0\,
      O => \color_regs[3][7]_i_1_n_0\
    );
\color_regs[4][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \color_regs[0][15]_i_2_n_0\,
      I1 => \color_regs[4][31]_i_2_n_0\,
      O => \color_regs[4][15]_i_1_n_0\
    );
\color_regs[4][23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \color_regs[0][23]_i_2_n_0\,
      I1 => \color_regs[4][31]_i_2_n_0\,
      O => \color_regs[4][23]_i_1_n_0\
    );
\color_regs[4][31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \color_regs[0][31]_i_3_n_0\,
      I1 => \color_regs[4][31]_i_2_n_0\,
      O => \color_regs[4][31]_i_1_n_0\
    );
\color_regs[4][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[2]\,
      I1 => \color_regs[0][31]_i_5_n_0\,
      I2 => \axi_awaddr_reg_n_0_[4]\,
      I3 => \axi_awaddr_reg_n_0_[5]\,
      I4 => \axi_awaddr_reg_n_0_[3]\,
      I5 => \color_regs[0][31]_i_4_n_0\,
      O => \color_regs[4][31]_i_2_n_0\
    );
\color_regs[4][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \color_regs[0][7]_i_2_n_0\,
      I1 => \color_regs[4][31]_i_2_n_0\,
      O => \color_regs[4][7]_i_1_n_0\
    );
\color_regs[5][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \color_regs[0][15]_i_2_n_0\,
      I1 => \color_regs[5][31]_i_2_n_0\,
      O => \color_regs[5][15]_i_1_n_0\
    );
\color_regs[5][23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \color_regs[0][23]_i_2_n_0\,
      I1 => \color_regs[5][31]_i_2_n_0\,
      O => \color_regs[5][23]_i_1_n_0\
    );
\color_regs[5][31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \color_regs[0][31]_i_3_n_0\,
      I1 => \color_regs[5][31]_i_2_n_0\,
      O => \color_regs[5][31]_i_1_n_0\
    );
\color_regs[5][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFFFFFFFF"
    )
        port map (
      I0 => \color_regs[0][31]_i_5_n_0\,
      I1 => \axi_awaddr_reg_n_0_[4]\,
      I2 => \axi_awaddr_reg_n_0_[5]\,
      I3 => \axi_awaddr_reg_n_0_[3]\,
      I4 => \color_regs[0][31]_i_4_n_0\,
      I5 => \axi_awaddr_reg_n_0_[2]\,
      O => \color_regs[5][31]_i_2_n_0\
    );
\color_regs[5][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \color_regs[0][7]_i_2_n_0\,
      I1 => \color_regs[5][31]_i_2_n_0\,
      O => \color_regs[5][7]_i_1_n_0\
    );
\color_regs[6][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \color_regs[0][15]_i_2_n_0\,
      I1 => \color_regs[6][31]_i_2_n_0\,
      O => \color_regs[6][15]_i_1_n_0\
    );
\color_regs[6][23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \color_regs[0][23]_i_2_n_0\,
      I1 => \color_regs[6][31]_i_2_n_0\,
      O => \color_regs[6][23]_i_1_n_0\
    );
\color_regs[6][31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \color_regs[0][31]_i_3_n_0\,
      I1 => \color_regs[6][31]_i_2_n_0\,
      O => \color_regs[6][31]_i_1_n_0\
    );
\color_regs[6][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
        port map (
      I0 => \color_regs[0][31]_i_5_n_0\,
      I1 => \axi_awaddr_reg_n_0_[3]\,
      I2 => \axi_awaddr_reg_n_0_[2]\,
      I3 => \color_regs[0][31]_i_4_n_0\,
      I4 => \axi_awaddr_reg_n_0_[4]\,
      I5 => \axi_awaddr_reg_n_0_[5]\,
      O => \color_regs[6][31]_i_2_n_0\
    );
\color_regs[6][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \color_regs[0][7]_i_2_n_0\,
      I1 => \color_regs[6][31]_i_2_n_0\,
      O => \color_regs[6][7]_i_1_n_0\
    );
\color_regs[7][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \color_regs[0][15]_i_2_n_0\,
      I1 => \color_regs[7][31]_i_2_n_0\,
      O => \color_regs[7][15]_i_1_n_0\
    );
\color_regs[7][23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \color_regs[0][23]_i_2_n_0\,
      I1 => \color_regs[7][31]_i_2_n_0\,
      O => \color_regs[7][23]_i_1_n_0\
    );
\color_regs[7][31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \color_regs[0][31]_i_3_n_0\,
      I1 => \color_regs[7][31]_i_2_n_0\,
      O => \color_regs[7][31]_i_1_n_0\
    );
\color_regs[7][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFFFFFF"
    )
        port map (
      I0 => \color_regs[0][31]_i_4_n_0\,
      I1 => \axi_awaddr_reg_n_0_[2]\,
      I2 => \color_regs[0][31]_i_5_n_0\,
      I3 => \axi_awaddr_reg_n_0_[3]\,
      I4 => \axi_awaddr_reg_n_0_[4]\,
      I5 => \axi_awaddr_reg_n_0_[5]\,
      O => \color_regs[7][31]_i_2_n_0\
    );
\color_regs[7][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \color_regs[0][7]_i_2_n_0\,
      I1 => \color_regs[7][31]_i_2_n_0\,
      O => \color_regs[7][7]_i_1_n_0\
    );
\color_regs_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(7),
      D => axi_wdata(0),
      Q => \color_regs[0]_0\(0),
      R => \^rst\
    );
\color_regs_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(15),
      D => axi_wdata(10),
      Q => \color_regs[0]_0\(10),
      R => \^rst\
    );
\color_regs_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(15),
      D => axi_wdata(11),
      Q => \color_regs[0]_0\(11),
      R => \^rst\
    );
\color_regs_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(15),
      D => axi_wdata(12),
      Q => \color_regs[0]_0\(12),
      R => \^rst\
    );
\color_regs_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(15),
      D => axi_wdata(13),
      Q => \color_regs[0]_0\(13),
      R => \^rst\
    );
\color_regs_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(15),
      D => axi_wdata(14),
      Q => \color_regs[0]_0\(14),
      R => \^rst\
    );
\color_regs_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(15),
      D => axi_wdata(15),
      Q => \color_regs[0]_0\(15),
      R => \^rst\
    );
\color_regs_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(23),
      D => axi_wdata(16),
      Q => \color_regs[0]_0\(16),
      R => \^rst\
    );
\color_regs_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(23),
      D => axi_wdata(17),
      Q => \color_regs[0]_0\(17),
      R => \^rst\
    );
\color_regs_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(23),
      D => axi_wdata(18),
      Q => \color_regs[0]_0\(18),
      R => \^rst\
    );
\color_regs_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(23),
      D => axi_wdata(19),
      Q => \color_regs[0]_0\(19),
      R => \^rst\
    );
\color_regs_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(7),
      D => axi_wdata(1),
      Q => \color_regs[0]_0\(1),
      R => \^rst\
    );
\color_regs_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(23),
      D => axi_wdata(20),
      Q => \color_regs[0]_0\(20),
      R => \^rst\
    );
\color_regs_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(23),
      D => axi_wdata(21),
      Q => \color_regs[0]_0\(21),
      R => \^rst\
    );
\color_regs_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(23),
      D => axi_wdata(22),
      Q => \color_regs[0]_0\(22),
      R => \^rst\
    );
\color_regs_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(23),
      D => axi_wdata(23),
      Q => \color_regs[0]_0\(23),
      R => \^rst\
    );
\color_regs_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(31),
      D => axi_wdata(24),
      Q => \color_regs[0]_0\(24),
      R => \^rst\
    );
\color_regs_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(31),
      D => axi_wdata(25),
      Q => \color_regs[0]_0\(25),
      R => \^rst\
    );
\color_regs_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(31),
      D => axi_wdata(26),
      Q => \color_regs[0]_0\(26),
      R => \^rst\
    );
\color_regs_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(31),
      D => axi_wdata(27),
      Q => \color_regs[0]_0\(27),
      R => \^rst\
    );
\color_regs_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(31),
      D => axi_wdata(28),
      Q => \color_regs[0]_0\(28),
      R => \^rst\
    );
\color_regs_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(31),
      D => axi_wdata(29),
      Q => \color_regs[0]_0\(29),
      R => \^rst\
    );
\color_regs_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(7),
      D => axi_wdata(2),
      Q => \color_regs[0]_0\(2),
      R => \^rst\
    );
\color_regs_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(31),
      D => axi_wdata(30),
      Q => \color_regs[0]_0\(30),
      R => \^rst\
    );
\color_regs_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(31),
      D => axi_wdata(31),
      Q => \color_regs[0]_0\(31),
      R => \^rst\
    );
\color_regs_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(7),
      D => axi_wdata(3),
      Q => \color_regs[0]_0\(3),
      R => \^rst\
    );
\color_regs_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(7),
      D => axi_wdata(4),
      Q => \color_regs[0]_0\(4),
      R => \^rst\
    );
\color_regs_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(7),
      D => axi_wdata(5),
      Q => \color_regs[0]_0\(5),
      R => \^rst\
    );
\color_regs_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(7),
      D => axi_wdata(6),
      Q => \color_regs[0]_0\(6),
      R => \^rst\
    );
\color_regs_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(7),
      D => axi_wdata(7),
      Q => \color_regs[0]_0\(7),
      R => \^rst\
    );
\color_regs_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(15),
      D => axi_wdata(8),
      Q => \color_regs[0]_0\(8),
      R => \^rst\
    );
\color_regs_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(15),
      D => axi_wdata(9),
      Q => \color_regs[0]_0\(9),
      R => \^rst\
    );
\color_regs_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[1][7]_i_1_n_0\,
      D => axi_wdata(0),
      Q => \color_regs[1]_1\(0),
      R => \^rst\
    );
\color_regs_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[1][15]_i_1_n_0\,
      D => axi_wdata(10),
      Q => \color_regs[1]_1\(10),
      R => \^rst\
    );
\color_regs_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[1][15]_i_1_n_0\,
      D => axi_wdata(11),
      Q => \color_regs[1]_1\(11),
      R => \^rst\
    );
\color_regs_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[1][15]_i_1_n_0\,
      D => axi_wdata(12),
      Q => \color_regs[1]_1\(12),
      R => \^rst\
    );
\color_regs_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[1][15]_i_1_n_0\,
      D => axi_wdata(13),
      Q => \color_regs[1]_1\(13),
      R => \^rst\
    );
\color_regs_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[1][15]_i_1_n_0\,
      D => axi_wdata(14),
      Q => \color_regs[1]_1\(14),
      R => \^rst\
    );
\color_regs_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[1][15]_i_1_n_0\,
      D => axi_wdata(15),
      Q => \color_regs[1]_1\(15),
      R => \^rst\
    );
\color_regs_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[1][23]_i_1_n_0\,
      D => axi_wdata(16),
      Q => \color_regs[1]_1\(16),
      R => \^rst\
    );
\color_regs_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[1][23]_i_1_n_0\,
      D => axi_wdata(17),
      Q => \color_regs[1]_1\(17),
      R => \^rst\
    );
\color_regs_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[1][23]_i_1_n_0\,
      D => axi_wdata(18),
      Q => \color_regs[1]_1\(18),
      R => \^rst\
    );
\color_regs_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[1][23]_i_1_n_0\,
      D => axi_wdata(19),
      Q => \color_regs[1]_1\(19),
      R => \^rst\
    );
\color_regs_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[1][7]_i_1_n_0\,
      D => axi_wdata(1),
      Q => \color_regs[1]_1\(1),
      R => \^rst\
    );
\color_regs_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[1][23]_i_1_n_0\,
      D => axi_wdata(20),
      Q => \color_regs[1]_1\(20),
      R => \^rst\
    );
\color_regs_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[1][23]_i_1_n_0\,
      D => axi_wdata(21),
      Q => \color_regs[1]_1\(21),
      R => \^rst\
    );
\color_regs_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[1][23]_i_1_n_0\,
      D => axi_wdata(22),
      Q => \color_regs[1]_1\(22),
      R => \^rst\
    );
\color_regs_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[1][23]_i_1_n_0\,
      D => axi_wdata(23),
      Q => \color_regs[1]_1\(23),
      R => \^rst\
    );
\color_regs_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[1][31]_i_1_n_0\,
      D => axi_wdata(24),
      Q => \color_regs[1]_1\(24),
      R => \^rst\
    );
\color_regs_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[1][31]_i_1_n_0\,
      D => axi_wdata(25),
      Q => \color_regs[1]_1\(25),
      R => \^rst\
    );
\color_regs_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[1][31]_i_1_n_0\,
      D => axi_wdata(26),
      Q => \color_regs[1]_1\(26),
      R => \^rst\
    );
\color_regs_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[1][31]_i_1_n_0\,
      D => axi_wdata(27),
      Q => \color_regs[1]_1\(27),
      R => \^rst\
    );
\color_regs_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[1][31]_i_1_n_0\,
      D => axi_wdata(28),
      Q => \color_regs[1]_1\(28),
      R => \^rst\
    );
\color_regs_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[1][31]_i_1_n_0\,
      D => axi_wdata(29),
      Q => \color_regs[1]_1\(29),
      R => \^rst\
    );
\color_regs_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[1][7]_i_1_n_0\,
      D => axi_wdata(2),
      Q => \color_regs[1]_1\(2),
      R => \^rst\
    );
\color_regs_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[1][31]_i_1_n_0\,
      D => axi_wdata(30),
      Q => \color_regs[1]_1\(30),
      R => \^rst\
    );
\color_regs_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[1][31]_i_1_n_0\,
      D => axi_wdata(31),
      Q => \color_regs[1]_1\(31),
      R => \^rst\
    );
\color_regs_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[1][7]_i_1_n_0\,
      D => axi_wdata(3),
      Q => \color_regs[1]_1\(3),
      R => \^rst\
    );
\color_regs_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[1][7]_i_1_n_0\,
      D => axi_wdata(4),
      Q => \color_regs[1]_1\(4),
      R => \^rst\
    );
\color_regs_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[1][7]_i_1_n_0\,
      D => axi_wdata(5),
      Q => \color_regs[1]_1\(5),
      R => \^rst\
    );
\color_regs_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[1][7]_i_1_n_0\,
      D => axi_wdata(6),
      Q => \color_regs[1]_1\(6),
      R => \^rst\
    );
\color_regs_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[1][7]_i_1_n_0\,
      D => axi_wdata(7),
      Q => \color_regs[1]_1\(7),
      R => \^rst\
    );
\color_regs_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[1][15]_i_1_n_0\,
      D => axi_wdata(8),
      Q => \color_regs[1]_1\(8),
      R => \^rst\
    );
\color_regs_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[1][15]_i_1_n_0\,
      D => axi_wdata(9),
      Q => \color_regs[1]_1\(9),
      R => \^rst\
    );
\color_regs_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[2][7]_i_1_n_0\,
      D => axi_wdata(0),
      Q => \color_regs[2]_2\(0),
      R => \^rst\
    );
\color_regs_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[2][15]_i_1_n_0\,
      D => axi_wdata(10),
      Q => \color_regs[2]_2\(10),
      R => \^rst\
    );
\color_regs_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[2][15]_i_1_n_0\,
      D => axi_wdata(11),
      Q => \color_regs[2]_2\(11),
      R => \^rst\
    );
\color_regs_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[2][15]_i_1_n_0\,
      D => axi_wdata(12),
      Q => \color_regs[2]_2\(12),
      R => \^rst\
    );
\color_regs_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[2][15]_i_1_n_0\,
      D => axi_wdata(13),
      Q => \color_regs[2]_2\(13),
      R => \^rst\
    );
\color_regs_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[2][15]_i_1_n_0\,
      D => axi_wdata(14),
      Q => \color_regs[2]_2\(14),
      R => \^rst\
    );
\color_regs_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[2][15]_i_1_n_0\,
      D => axi_wdata(15),
      Q => \color_regs[2]_2\(15),
      R => \^rst\
    );
\color_regs_reg[2][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[2][23]_i_1_n_0\,
      D => axi_wdata(16),
      Q => \color_regs[2]_2\(16),
      R => \^rst\
    );
\color_regs_reg[2][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[2][23]_i_1_n_0\,
      D => axi_wdata(17),
      Q => \color_regs[2]_2\(17),
      R => \^rst\
    );
\color_regs_reg[2][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[2][23]_i_1_n_0\,
      D => axi_wdata(18),
      Q => \color_regs[2]_2\(18),
      R => \^rst\
    );
\color_regs_reg[2][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[2][23]_i_1_n_0\,
      D => axi_wdata(19),
      Q => \color_regs[2]_2\(19),
      R => \^rst\
    );
\color_regs_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[2][7]_i_1_n_0\,
      D => axi_wdata(1),
      Q => \color_regs[2]_2\(1),
      R => \^rst\
    );
\color_regs_reg[2][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[2][23]_i_1_n_0\,
      D => axi_wdata(20),
      Q => \color_regs[2]_2\(20),
      R => \^rst\
    );
\color_regs_reg[2][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[2][23]_i_1_n_0\,
      D => axi_wdata(21),
      Q => \color_regs[2]_2\(21),
      R => \^rst\
    );
\color_regs_reg[2][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[2][23]_i_1_n_0\,
      D => axi_wdata(22),
      Q => \color_regs[2]_2\(22),
      R => \^rst\
    );
\color_regs_reg[2][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[2][23]_i_1_n_0\,
      D => axi_wdata(23),
      Q => \color_regs[2]_2\(23),
      R => \^rst\
    );
\color_regs_reg[2][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[2][31]_i_1_n_0\,
      D => axi_wdata(24),
      Q => \color_regs[2]_2\(24),
      R => \^rst\
    );
\color_regs_reg[2][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[2][31]_i_1_n_0\,
      D => axi_wdata(25),
      Q => \color_regs[2]_2\(25),
      R => \^rst\
    );
\color_regs_reg[2][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[2][31]_i_1_n_0\,
      D => axi_wdata(26),
      Q => \color_regs[2]_2\(26),
      R => \^rst\
    );
\color_regs_reg[2][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[2][31]_i_1_n_0\,
      D => axi_wdata(27),
      Q => \color_regs[2]_2\(27),
      R => \^rst\
    );
\color_regs_reg[2][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[2][31]_i_1_n_0\,
      D => axi_wdata(28),
      Q => \color_regs[2]_2\(28),
      R => \^rst\
    );
\color_regs_reg[2][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[2][31]_i_1_n_0\,
      D => axi_wdata(29),
      Q => \color_regs[2]_2\(29),
      R => \^rst\
    );
\color_regs_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[2][7]_i_1_n_0\,
      D => axi_wdata(2),
      Q => \color_regs[2]_2\(2),
      R => \^rst\
    );
\color_regs_reg[2][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[2][31]_i_1_n_0\,
      D => axi_wdata(30),
      Q => \color_regs[2]_2\(30),
      R => \^rst\
    );
\color_regs_reg[2][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[2][31]_i_1_n_0\,
      D => axi_wdata(31),
      Q => \color_regs[2]_2\(31),
      R => \^rst\
    );
\color_regs_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[2][7]_i_1_n_0\,
      D => axi_wdata(3),
      Q => \color_regs[2]_2\(3),
      R => \^rst\
    );
\color_regs_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[2][7]_i_1_n_0\,
      D => axi_wdata(4),
      Q => \color_regs[2]_2\(4),
      R => \^rst\
    );
\color_regs_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[2][7]_i_1_n_0\,
      D => axi_wdata(5),
      Q => \color_regs[2]_2\(5),
      R => \^rst\
    );
\color_regs_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[2][7]_i_1_n_0\,
      D => axi_wdata(6),
      Q => \color_regs[2]_2\(6),
      R => \^rst\
    );
\color_regs_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[2][7]_i_1_n_0\,
      D => axi_wdata(7),
      Q => \color_regs[2]_2\(7),
      R => \^rst\
    );
\color_regs_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[2][15]_i_1_n_0\,
      D => axi_wdata(8),
      Q => \color_regs[2]_2\(8),
      R => \^rst\
    );
\color_regs_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[2][15]_i_1_n_0\,
      D => axi_wdata(9),
      Q => \color_regs[2]_2\(9),
      R => \^rst\
    );
\color_regs_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[3][7]_i_1_n_0\,
      D => axi_wdata(0),
      Q => \color_regs[3]_3\(0),
      R => \^rst\
    );
\color_regs_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[3][15]_i_1_n_0\,
      D => axi_wdata(10),
      Q => \color_regs[3]_3\(10),
      R => \^rst\
    );
\color_regs_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[3][15]_i_1_n_0\,
      D => axi_wdata(11),
      Q => \color_regs[3]_3\(11),
      R => \^rst\
    );
\color_regs_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[3][15]_i_1_n_0\,
      D => axi_wdata(12),
      Q => \color_regs[3]_3\(12),
      R => \^rst\
    );
\color_regs_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[3][15]_i_1_n_0\,
      D => axi_wdata(13),
      Q => \color_regs[3]_3\(13),
      R => \^rst\
    );
\color_regs_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[3][15]_i_1_n_0\,
      D => axi_wdata(14),
      Q => \color_regs[3]_3\(14),
      R => \^rst\
    );
\color_regs_reg[3][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[3][15]_i_1_n_0\,
      D => axi_wdata(15),
      Q => \color_regs[3]_3\(15),
      R => \^rst\
    );
\color_regs_reg[3][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[3][23]_i_1_n_0\,
      D => axi_wdata(16),
      Q => \color_regs[3]_3\(16),
      R => \^rst\
    );
\color_regs_reg[3][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[3][23]_i_1_n_0\,
      D => axi_wdata(17),
      Q => \color_regs[3]_3\(17),
      R => \^rst\
    );
\color_regs_reg[3][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[3][23]_i_1_n_0\,
      D => axi_wdata(18),
      Q => \color_regs[3]_3\(18),
      R => \^rst\
    );
\color_regs_reg[3][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[3][23]_i_1_n_0\,
      D => axi_wdata(19),
      Q => \color_regs[3]_3\(19),
      R => \^rst\
    );
\color_regs_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[3][7]_i_1_n_0\,
      D => axi_wdata(1),
      Q => \color_regs[3]_3\(1),
      R => \^rst\
    );
\color_regs_reg[3][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[3][23]_i_1_n_0\,
      D => axi_wdata(20),
      Q => \color_regs[3]_3\(20),
      R => \^rst\
    );
\color_regs_reg[3][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[3][23]_i_1_n_0\,
      D => axi_wdata(21),
      Q => \color_regs[3]_3\(21),
      R => \^rst\
    );
\color_regs_reg[3][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[3][23]_i_1_n_0\,
      D => axi_wdata(22),
      Q => \color_regs[3]_3\(22),
      R => \^rst\
    );
\color_regs_reg[3][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[3][23]_i_1_n_0\,
      D => axi_wdata(23),
      Q => \color_regs[3]_3\(23),
      R => \^rst\
    );
\color_regs_reg[3][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[3][31]_i_1_n_0\,
      D => axi_wdata(24),
      Q => \color_regs[3]_3\(24),
      R => \^rst\
    );
\color_regs_reg[3][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[3][31]_i_1_n_0\,
      D => axi_wdata(25),
      Q => \color_regs[3]_3\(25),
      R => \^rst\
    );
\color_regs_reg[3][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[3][31]_i_1_n_0\,
      D => axi_wdata(26),
      Q => \color_regs[3]_3\(26),
      R => \^rst\
    );
\color_regs_reg[3][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[3][31]_i_1_n_0\,
      D => axi_wdata(27),
      Q => \color_regs[3]_3\(27),
      R => \^rst\
    );
\color_regs_reg[3][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[3][31]_i_1_n_0\,
      D => axi_wdata(28),
      Q => \color_regs[3]_3\(28),
      R => \^rst\
    );
\color_regs_reg[3][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[3][31]_i_1_n_0\,
      D => axi_wdata(29),
      Q => \color_regs[3]_3\(29),
      R => \^rst\
    );
\color_regs_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[3][7]_i_1_n_0\,
      D => axi_wdata(2),
      Q => \color_regs[3]_3\(2),
      R => \^rst\
    );
\color_regs_reg[3][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[3][31]_i_1_n_0\,
      D => axi_wdata(30),
      Q => \color_regs[3]_3\(30),
      R => \^rst\
    );
\color_regs_reg[3][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[3][31]_i_1_n_0\,
      D => axi_wdata(31),
      Q => \color_regs[3]_3\(31),
      R => \^rst\
    );
\color_regs_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[3][7]_i_1_n_0\,
      D => axi_wdata(3),
      Q => \color_regs[3]_3\(3),
      R => \^rst\
    );
\color_regs_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[3][7]_i_1_n_0\,
      D => axi_wdata(4),
      Q => \color_regs[3]_3\(4),
      R => \^rst\
    );
\color_regs_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[3][7]_i_1_n_0\,
      D => axi_wdata(5),
      Q => \color_regs[3]_3\(5),
      R => \^rst\
    );
\color_regs_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[3][7]_i_1_n_0\,
      D => axi_wdata(6),
      Q => \color_regs[3]_3\(6),
      R => \^rst\
    );
\color_regs_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[3][7]_i_1_n_0\,
      D => axi_wdata(7),
      Q => \color_regs[3]_3\(7),
      R => \^rst\
    );
\color_regs_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[3][15]_i_1_n_0\,
      D => axi_wdata(8),
      Q => \color_regs[3]_3\(8),
      R => \^rst\
    );
\color_regs_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[3][15]_i_1_n_0\,
      D => axi_wdata(9),
      Q => \color_regs[3]_3\(9),
      R => \^rst\
    );
\color_regs_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[4][7]_i_1_n_0\,
      D => axi_wdata(0),
      Q => \color_regs[4]_4\(0),
      R => \^rst\
    );
\color_regs_reg[4][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[4][15]_i_1_n_0\,
      D => axi_wdata(10),
      Q => \color_regs[4]_4\(10),
      R => \^rst\
    );
\color_regs_reg[4][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[4][15]_i_1_n_0\,
      D => axi_wdata(11),
      Q => \color_regs[4]_4\(11),
      R => \^rst\
    );
\color_regs_reg[4][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[4][15]_i_1_n_0\,
      D => axi_wdata(12),
      Q => \color_regs[4]_4\(12),
      R => \^rst\
    );
\color_regs_reg[4][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[4][15]_i_1_n_0\,
      D => axi_wdata(13),
      Q => \color_regs[4]_4\(13),
      R => \^rst\
    );
\color_regs_reg[4][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[4][15]_i_1_n_0\,
      D => axi_wdata(14),
      Q => \color_regs[4]_4\(14),
      R => \^rst\
    );
\color_regs_reg[4][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[4][15]_i_1_n_0\,
      D => axi_wdata(15),
      Q => \color_regs[4]_4\(15),
      R => \^rst\
    );
\color_regs_reg[4][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[4][23]_i_1_n_0\,
      D => axi_wdata(16),
      Q => \color_regs[4]_4\(16),
      R => \^rst\
    );
\color_regs_reg[4][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[4][23]_i_1_n_0\,
      D => axi_wdata(17),
      Q => \color_regs[4]_4\(17),
      R => \^rst\
    );
\color_regs_reg[4][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[4][23]_i_1_n_0\,
      D => axi_wdata(18),
      Q => \color_regs[4]_4\(18),
      R => \^rst\
    );
\color_regs_reg[4][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[4][23]_i_1_n_0\,
      D => axi_wdata(19),
      Q => \color_regs[4]_4\(19),
      R => \^rst\
    );
\color_regs_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[4][7]_i_1_n_0\,
      D => axi_wdata(1),
      Q => \color_regs[4]_4\(1),
      R => \^rst\
    );
\color_regs_reg[4][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[4][23]_i_1_n_0\,
      D => axi_wdata(20),
      Q => \color_regs[4]_4\(20),
      R => \^rst\
    );
\color_regs_reg[4][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[4][23]_i_1_n_0\,
      D => axi_wdata(21),
      Q => \color_regs[4]_4\(21),
      R => \^rst\
    );
\color_regs_reg[4][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[4][23]_i_1_n_0\,
      D => axi_wdata(22),
      Q => \color_regs[4]_4\(22),
      R => \^rst\
    );
\color_regs_reg[4][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[4][23]_i_1_n_0\,
      D => axi_wdata(23),
      Q => \color_regs[4]_4\(23),
      R => \^rst\
    );
\color_regs_reg[4][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[4][31]_i_1_n_0\,
      D => axi_wdata(24),
      Q => \color_regs[4]_4\(24),
      R => \^rst\
    );
\color_regs_reg[4][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[4][31]_i_1_n_0\,
      D => axi_wdata(25),
      Q => \color_regs[4]_4\(25),
      R => \^rst\
    );
\color_regs_reg[4][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[4][31]_i_1_n_0\,
      D => axi_wdata(26),
      Q => \color_regs[4]_4\(26),
      R => \^rst\
    );
\color_regs_reg[4][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[4][31]_i_1_n_0\,
      D => axi_wdata(27),
      Q => \color_regs[4]_4\(27),
      R => \^rst\
    );
\color_regs_reg[4][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[4][31]_i_1_n_0\,
      D => axi_wdata(28),
      Q => \color_regs[4]_4\(28),
      R => \^rst\
    );
\color_regs_reg[4][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[4][31]_i_1_n_0\,
      D => axi_wdata(29),
      Q => \color_regs[4]_4\(29),
      R => \^rst\
    );
\color_regs_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[4][7]_i_1_n_0\,
      D => axi_wdata(2),
      Q => \color_regs[4]_4\(2),
      R => \^rst\
    );
\color_regs_reg[4][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[4][31]_i_1_n_0\,
      D => axi_wdata(30),
      Q => \color_regs[4]_4\(30),
      R => \^rst\
    );
\color_regs_reg[4][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[4][31]_i_1_n_0\,
      D => axi_wdata(31),
      Q => \color_regs[4]_4\(31),
      R => \^rst\
    );
\color_regs_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[4][7]_i_1_n_0\,
      D => axi_wdata(3),
      Q => \color_regs[4]_4\(3),
      R => \^rst\
    );
\color_regs_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[4][7]_i_1_n_0\,
      D => axi_wdata(4),
      Q => \color_regs[4]_4\(4),
      R => \^rst\
    );
\color_regs_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[4][7]_i_1_n_0\,
      D => axi_wdata(5),
      Q => \color_regs[4]_4\(5),
      R => \^rst\
    );
\color_regs_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[4][7]_i_1_n_0\,
      D => axi_wdata(6),
      Q => \color_regs[4]_4\(6),
      R => \^rst\
    );
\color_regs_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[4][7]_i_1_n_0\,
      D => axi_wdata(7),
      Q => \color_regs[4]_4\(7),
      R => \^rst\
    );
\color_regs_reg[4][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[4][15]_i_1_n_0\,
      D => axi_wdata(8),
      Q => \color_regs[4]_4\(8),
      R => \^rst\
    );
\color_regs_reg[4][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[4][15]_i_1_n_0\,
      D => axi_wdata(9),
      Q => \color_regs[4]_4\(9),
      R => \^rst\
    );
\color_regs_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[5][7]_i_1_n_0\,
      D => axi_wdata(0),
      Q => \color_regs[5]_5\(0),
      R => \^rst\
    );
\color_regs_reg[5][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[5][15]_i_1_n_0\,
      D => axi_wdata(10),
      Q => \color_regs[5]_5\(10),
      R => \^rst\
    );
\color_regs_reg[5][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[5][15]_i_1_n_0\,
      D => axi_wdata(11),
      Q => \color_regs[5]_5\(11),
      R => \^rst\
    );
\color_regs_reg[5][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[5][15]_i_1_n_0\,
      D => axi_wdata(12),
      Q => \color_regs[5]_5\(12),
      R => \^rst\
    );
\color_regs_reg[5][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[5][15]_i_1_n_0\,
      D => axi_wdata(13),
      Q => \color_regs[5]_5\(13),
      R => \^rst\
    );
\color_regs_reg[5][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[5][15]_i_1_n_0\,
      D => axi_wdata(14),
      Q => \color_regs[5]_5\(14),
      R => \^rst\
    );
\color_regs_reg[5][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[5][15]_i_1_n_0\,
      D => axi_wdata(15),
      Q => \color_regs[5]_5\(15),
      R => \^rst\
    );
\color_regs_reg[5][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[5][23]_i_1_n_0\,
      D => axi_wdata(16),
      Q => \color_regs[5]_5\(16),
      R => \^rst\
    );
\color_regs_reg[5][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[5][23]_i_1_n_0\,
      D => axi_wdata(17),
      Q => \color_regs[5]_5\(17),
      R => \^rst\
    );
\color_regs_reg[5][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[5][23]_i_1_n_0\,
      D => axi_wdata(18),
      Q => \color_regs[5]_5\(18),
      R => \^rst\
    );
\color_regs_reg[5][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[5][23]_i_1_n_0\,
      D => axi_wdata(19),
      Q => \color_regs[5]_5\(19),
      R => \^rst\
    );
\color_regs_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[5][7]_i_1_n_0\,
      D => axi_wdata(1),
      Q => \color_regs[5]_5\(1),
      R => \^rst\
    );
\color_regs_reg[5][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[5][23]_i_1_n_0\,
      D => axi_wdata(20),
      Q => \color_regs[5]_5\(20),
      R => \^rst\
    );
\color_regs_reg[5][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[5][23]_i_1_n_0\,
      D => axi_wdata(21),
      Q => \color_regs[5]_5\(21),
      R => \^rst\
    );
\color_regs_reg[5][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[5][23]_i_1_n_0\,
      D => axi_wdata(22),
      Q => \color_regs[5]_5\(22),
      R => \^rst\
    );
\color_regs_reg[5][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[5][23]_i_1_n_0\,
      D => axi_wdata(23),
      Q => \color_regs[5]_5\(23),
      R => \^rst\
    );
\color_regs_reg[5][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[5][31]_i_1_n_0\,
      D => axi_wdata(24),
      Q => \color_regs[5]_5\(24),
      R => \^rst\
    );
\color_regs_reg[5][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[5][31]_i_1_n_0\,
      D => axi_wdata(25),
      Q => \color_regs[5]_5\(25),
      R => \^rst\
    );
\color_regs_reg[5][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[5][31]_i_1_n_0\,
      D => axi_wdata(26),
      Q => \color_regs[5]_5\(26),
      R => \^rst\
    );
\color_regs_reg[5][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[5][31]_i_1_n_0\,
      D => axi_wdata(27),
      Q => \color_regs[5]_5\(27),
      R => \^rst\
    );
\color_regs_reg[5][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[5][31]_i_1_n_0\,
      D => axi_wdata(28),
      Q => \color_regs[5]_5\(28),
      R => \^rst\
    );
\color_regs_reg[5][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[5][31]_i_1_n_0\,
      D => axi_wdata(29),
      Q => \color_regs[5]_5\(29),
      R => \^rst\
    );
\color_regs_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[5][7]_i_1_n_0\,
      D => axi_wdata(2),
      Q => \color_regs[5]_5\(2),
      R => \^rst\
    );
\color_regs_reg[5][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[5][31]_i_1_n_0\,
      D => axi_wdata(30),
      Q => \color_regs[5]_5\(30),
      R => \^rst\
    );
\color_regs_reg[5][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[5][31]_i_1_n_0\,
      D => axi_wdata(31),
      Q => \color_regs[5]_5\(31),
      R => \^rst\
    );
\color_regs_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[5][7]_i_1_n_0\,
      D => axi_wdata(3),
      Q => \color_regs[5]_5\(3),
      R => \^rst\
    );
\color_regs_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[5][7]_i_1_n_0\,
      D => axi_wdata(4),
      Q => \color_regs[5]_5\(4),
      R => \^rst\
    );
\color_regs_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[5][7]_i_1_n_0\,
      D => axi_wdata(5),
      Q => \color_regs[5]_5\(5),
      R => \^rst\
    );
\color_regs_reg[5][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[5][7]_i_1_n_0\,
      D => axi_wdata(6),
      Q => \color_regs[5]_5\(6),
      R => \^rst\
    );
\color_regs_reg[5][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[5][7]_i_1_n_0\,
      D => axi_wdata(7),
      Q => \color_regs[5]_5\(7),
      R => \^rst\
    );
\color_regs_reg[5][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[5][15]_i_1_n_0\,
      D => axi_wdata(8),
      Q => \color_regs[5]_5\(8),
      R => \^rst\
    );
\color_regs_reg[5][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[5][15]_i_1_n_0\,
      D => axi_wdata(9),
      Q => \color_regs[5]_5\(9),
      R => \^rst\
    );
\color_regs_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[6][7]_i_1_n_0\,
      D => axi_wdata(0),
      Q => \color_regs[6]_6\(0),
      R => \^rst\
    );
\color_regs_reg[6][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[6][15]_i_1_n_0\,
      D => axi_wdata(10),
      Q => \color_regs[6]_6\(10),
      R => \^rst\
    );
\color_regs_reg[6][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[6][15]_i_1_n_0\,
      D => axi_wdata(11),
      Q => \color_regs[6]_6\(11),
      R => \^rst\
    );
\color_regs_reg[6][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[6][15]_i_1_n_0\,
      D => axi_wdata(12),
      Q => \color_regs[6]_6\(12),
      R => \^rst\
    );
\color_regs_reg[6][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[6][15]_i_1_n_0\,
      D => axi_wdata(13),
      Q => \color_regs[6]_6\(13),
      R => \^rst\
    );
\color_regs_reg[6][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[6][15]_i_1_n_0\,
      D => axi_wdata(14),
      Q => \color_regs[6]_6\(14),
      R => \^rst\
    );
\color_regs_reg[6][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[6][15]_i_1_n_0\,
      D => axi_wdata(15),
      Q => \color_regs[6]_6\(15),
      R => \^rst\
    );
\color_regs_reg[6][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[6][23]_i_1_n_0\,
      D => axi_wdata(16),
      Q => \color_regs[6]_6\(16),
      R => \^rst\
    );
\color_regs_reg[6][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[6][23]_i_1_n_0\,
      D => axi_wdata(17),
      Q => \color_regs[6]_6\(17),
      R => \^rst\
    );
\color_regs_reg[6][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[6][23]_i_1_n_0\,
      D => axi_wdata(18),
      Q => \color_regs[6]_6\(18),
      R => \^rst\
    );
\color_regs_reg[6][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[6][23]_i_1_n_0\,
      D => axi_wdata(19),
      Q => \color_regs[6]_6\(19),
      R => \^rst\
    );
\color_regs_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[6][7]_i_1_n_0\,
      D => axi_wdata(1),
      Q => \color_regs[6]_6\(1),
      R => \^rst\
    );
\color_regs_reg[6][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[6][23]_i_1_n_0\,
      D => axi_wdata(20),
      Q => \color_regs[6]_6\(20),
      R => \^rst\
    );
\color_regs_reg[6][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[6][23]_i_1_n_0\,
      D => axi_wdata(21),
      Q => \color_regs[6]_6\(21),
      R => \^rst\
    );
\color_regs_reg[6][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[6][23]_i_1_n_0\,
      D => axi_wdata(22),
      Q => \color_regs[6]_6\(22),
      R => \^rst\
    );
\color_regs_reg[6][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[6][23]_i_1_n_0\,
      D => axi_wdata(23),
      Q => \color_regs[6]_6\(23),
      R => \^rst\
    );
\color_regs_reg[6][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[6][31]_i_1_n_0\,
      D => axi_wdata(24),
      Q => \color_regs[6]_6\(24),
      R => \^rst\
    );
\color_regs_reg[6][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[6][31]_i_1_n_0\,
      D => axi_wdata(25),
      Q => \color_regs[6]_6\(25),
      R => \^rst\
    );
\color_regs_reg[6][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[6][31]_i_1_n_0\,
      D => axi_wdata(26),
      Q => \color_regs[6]_6\(26),
      R => \^rst\
    );
\color_regs_reg[6][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[6][31]_i_1_n_0\,
      D => axi_wdata(27),
      Q => \color_regs[6]_6\(27),
      R => \^rst\
    );
\color_regs_reg[6][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[6][31]_i_1_n_0\,
      D => axi_wdata(28),
      Q => \color_regs[6]_6\(28),
      R => \^rst\
    );
\color_regs_reg[6][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[6][31]_i_1_n_0\,
      D => axi_wdata(29),
      Q => \color_regs[6]_6\(29),
      R => \^rst\
    );
\color_regs_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[6][7]_i_1_n_0\,
      D => axi_wdata(2),
      Q => \color_regs[6]_6\(2),
      R => \^rst\
    );
\color_regs_reg[6][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[6][31]_i_1_n_0\,
      D => axi_wdata(30),
      Q => \color_regs[6]_6\(30),
      R => \^rst\
    );
\color_regs_reg[6][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[6][31]_i_1_n_0\,
      D => axi_wdata(31),
      Q => \color_regs[6]_6\(31),
      R => \^rst\
    );
\color_regs_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[6][7]_i_1_n_0\,
      D => axi_wdata(3),
      Q => \color_regs[6]_6\(3),
      R => \^rst\
    );
\color_regs_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[6][7]_i_1_n_0\,
      D => axi_wdata(4),
      Q => \color_regs[6]_6\(4),
      R => \^rst\
    );
\color_regs_reg[6][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[6][7]_i_1_n_0\,
      D => axi_wdata(5),
      Q => \color_regs[6]_6\(5),
      R => \^rst\
    );
\color_regs_reg[6][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[6][7]_i_1_n_0\,
      D => axi_wdata(6),
      Q => \color_regs[6]_6\(6),
      R => \^rst\
    );
\color_regs_reg[6][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[6][7]_i_1_n_0\,
      D => axi_wdata(7),
      Q => \color_regs[6]_6\(7),
      R => \^rst\
    );
\color_regs_reg[6][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[6][15]_i_1_n_0\,
      D => axi_wdata(8),
      Q => \color_regs[6]_6\(8),
      R => \^rst\
    );
\color_regs_reg[6][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[6][15]_i_1_n_0\,
      D => axi_wdata(9),
      Q => \color_regs[6]_6\(9),
      R => \^rst\
    );
\color_regs_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[7][7]_i_1_n_0\,
      D => axi_wdata(0),
      Q => \color_regs[7]_7\(0),
      R => \^rst\
    );
\color_regs_reg[7][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[7][15]_i_1_n_0\,
      D => axi_wdata(10),
      Q => \color_regs[7]_7\(10),
      R => \^rst\
    );
\color_regs_reg[7][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[7][15]_i_1_n_0\,
      D => axi_wdata(11),
      Q => \color_regs[7]_7\(11),
      R => \^rst\
    );
\color_regs_reg[7][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[7][15]_i_1_n_0\,
      D => axi_wdata(12),
      Q => \color_regs[7]_7\(12),
      R => \^rst\
    );
\color_regs_reg[7][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[7][15]_i_1_n_0\,
      D => axi_wdata(13),
      Q => \color_regs[7]_7\(13),
      R => \^rst\
    );
\color_regs_reg[7][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[7][15]_i_1_n_0\,
      D => axi_wdata(14),
      Q => \color_regs[7]_7\(14),
      R => \^rst\
    );
\color_regs_reg[7][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[7][15]_i_1_n_0\,
      D => axi_wdata(15),
      Q => \color_regs[7]_7\(15),
      R => \^rst\
    );
\color_regs_reg[7][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[7][23]_i_1_n_0\,
      D => axi_wdata(16),
      Q => \color_regs[7]_7\(16),
      R => \^rst\
    );
\color_regs_reg[7][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[7][23]_i_1_n_0\,
      D => axi_wdata(17),
      Q => \color_regs[7]_7\(17),
      R => \^rst\
    );
\color_regs_reg[7][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[7][23]_i_1_n_0\,
      D => axi_wdata(18),
      Q => \color_regs[7]_7\(18),
      R => \^rst\
    );
\color_regs_reg[7][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[7][23]_i_1_n_0\,
      D => axi_wdata(19),
      Q => \color_regs[7]_7\(19),
      R => \^rst\
    );
\color_regs_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[7][7]_i_1_n_0\,
      D => axi_wdata(1),
      Q => \color_regs[7]_7\(1),
      R => \^rst\
    );
\color_regs_reg[7][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[7][23]_i_1_n_0\,
      D => axi_wdata(20),
      Q => \color_regs[7]_7\(20),
      R => \^rst\
    );
\color_regs_reg[7][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[7][23]_i_1_n_0\,
      D => axi_wdata(21),
      Q => \color_regs[7]_7\(21),
      R => \^rst\
    );
\color_regs_reg[7][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[7][23]_i_1_n_0\,
      D => axi_wdata(22),
      Q => \color_regs[7]_7\(22),
      R => \^rst\
    );
\color_regs_reg[7][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[7][23]_i_1_n_0\,
      D => axi_wdata(23),
      Q => \color_regs[7]_7\(23),
      R => \^rst\
    );
\color_regs_reg[7][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[7][31]_i_1_n_0\,
      D => axi_wdata(24),
      Q => \color_regs[7]_7\(24),
      R => \^rst\
    );
\color_regs_reg[7][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[7][31]_i_1_n_0\,
      D => axi_wdata(25),
      Q => \color_regs[7]_7\(25),
      R => \^rst\
    );
\color_regs_reg[7][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[7][31]_i_1_n_0\,
      D => axi_wdata(26),
      Q => \color_regs[7]_7\(26),
      R => \^rst\
    );
\color_regs_reg[7][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[7][31]_i_1_n_0\,
      D => axi_wdata(27),
      Q => \color_regs[7]_7\(27),
      R => \^rst\
    );
\color_regs_reg[7][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[7][31]_i_1_n_0\,
      D => axi_wdata(28),
      Q => \color_regs[7]_7\(28),
      R => \^rst\
    );
\color_regs_reg[7][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[7][31]_i_1_n_0\,
      D => axi_wdata(29),
      Q => \color_regs[7]_7\(29),
      R => \^rst\
    );
\color_regs_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[7][7]_i_1_n_0\,
      D => axi_wdata(2),
      Q => \color_regs[7]_7\(2),
      R => \^rst\
    );
\color_regs_reg[7][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[7][31]_i_1_n_0\,
      D => axi_wdata(30),
      Q => \color_regs[7]_7\(30),
      R => \^rst\
    );
\color_regs_reg[7][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[7][31]_i_1_n_0\,
      D => axi_wdata(31),
      Q => \color_regs[7]_7\(31),
      R => \^rst\
    );
\color_regs_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[7][7]_i_1_n_0\,
      D => axi_wdata(3),
      Q => \color_regs[7]_7\(3),
      R => \^rst\
    );
\color_regs_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[7][7]_i_1_n_0\,
      D => axi_wdata(4),
      Q => \color_regs[7]_7\(4),
      R => \^rst\
    );
\color_regs_reg[7][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[7][7]_i_1_n_0\,
      D => axi_wdata(5),
      Q => \color_regs[7]_7\(5),
      R => \^rst\
    );
\color_regs_reg[7][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[7][7]_i_1_n_0\,
      D => axi_wdata(6),
      Q => \color_regs[7]_7\(6),
      R => \^rst\
    );
\color_regs_reg[7][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[7][7]_i_1_n_0\,
      D => axi_wdata(7),
      Q => \color_regs[7]_7\(7),
      R => \^rst\
    );
\color_regs_reg[7][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[7][15]_i_1_n_0\,
      D => axi_wdata(8),
      Q => \color_regs[7]_7\(8),
      R => \^rst\
    );
\color_regs_reg[7][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \color_regs[7][15]_i_1_n_0\,
      D => axi_wdata(9),
      Q => \color_regs[7]_7\(9),
      R => \^rst\
    );
vga_to_hdmi_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => axi_aresetn,
      O => \^rst\
    );
vga_to_hdmi_i_100: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[2]_2\(7),
      I1 => \color_regs[0]_0\(7),
      I2 => \color_regs[3]_3\(7),
      I3 => vga_to_hdmi_i_20_0,
      I4 => vga_to_hdmi_i_20_1,
      I5 => \color_regs[1]_1\(7),
      O => vga_to_hdmi_i_100_n_0
    );
vga_to_hdmi_i_101: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[6]_6\(7),
      I1 => \color_regs[4]_4\(7),
      I2 => \color_regs[7]_7\(7),
      I3 => vga_to_hdmi_i_20_0,
      I4 => vga_to_hdmi_i_20_1,
      I5 => \color_regs[5]_5\(7),
      O => vga_to_hdmi_i_101_n_0
    );
vga_to_hdmi_i_102: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[2]_2\(19),
      I1 => \color_regs[0]_0\(19),
      I2 => \color_regs[3]_3\(19),
      I3 => vga_to_hdmi_i_20_0,
      I4 => vga_to_hdmi_i_20_1,
      I5 => \color_regs[1]_1\(19),
      O => vga_to_hdmi_i_102_n_0
    );
vga_to_hdmi_i_103: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[6]_6\(19),
      I1 => \color_regs[4]_4\(19),
      I2 => \color_regs[7]_7\(19),
      I3 => vga_to_hdmi_i_20_0,
      I4 => vga_to_hdmi_i_20_1,
      I5 => \color_regs[5]_5\(19),
      O => vga_to_hdmi_i_103_n_0
    );
vga_to_hdmi_i_104: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[2]_2\(18),
      I1 => \color_regs[0]_0\(18),
      I2 => \color_regs[3]_3\(18),
      I3 => vga_to_hdmi_i_15_0,
      I4 => vga_to_hdmi_i_15_1,
      I5 => \color_regs[1]_1\(18),
      O => vga_to_hdmi_i_104_n_0
    );
vga_to_hdmi_i_105: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[2]_2\(6),
      I1 => \color_regs[0]_0\(6),
      I2 => \color_regs[3]_3\(6),
      I3 => vga_to_hdmi_i_15_0,
      I4 => vga_to_hdmi_i_15_1,
      I5 => \color_regs[1]_1\(6),
      O => vga_to_hdmi_i_105_n_0
    );
vga_to_hdmi_i_106: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[6]_6\(6),
      I1 => \color_regs[4]_4\(6),
      I2 => \color_regs[7]_7\(6),
      I3 => vga_to_hdmi_i_15_0,
      I4 => vga_to_hdmi_i_15_1,
      I5 => \color_regs[5]_5\(6),
      O => vga_to_hdmi_i_106_n_0
    );
vga_to_hdmi_i_107: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[6]_6\(18),
      I1 => \color_regs[4]_4\(18),
      I2 => \color_regs[7]_7\(18),
      I3 => vga_to_hdmi_i_15_0,
      I4 => vga_to_hdmi_i_15_1,
      I5 => \color_regs[5]_5\(18),
      O => vga_to_hdmi_i_107_n_0
    );
vga_to_hdmi_i_108: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[6]_6\(18),
      I1 => \color_regs[4]_4\(18),
      I2 => \color_regs[7]_7\(18),
      I3 => vga_to_hdmi_i_20_0,
      I4 => vga_to_hdmi_i_20_1,
      I5 => \color_regs[5]_5\(18),
      O => vga_to_hdmi_i_108_n_0
    );
vga_to_hdmi_i_109: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[6]_6\(6),
      I1 => \color_regs[4]_4\(6),
      I2 => \color_regs[7]_7\(6),
      I3 => vga_to_hdmi_i_20_0,
      I4 => vga_to_hdmi_i_20_1,
      I5 => \color_regs[5]_5\(6),
      O => vga_to_hdmi_i_109_n_0
    );
vga_to_hdmi_i_110: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[2]_2\(18),
      I1 => \color_regs[0]_0\(18),
      I2 => \color_regs[3]_3\(18),
      I3 => vga_to_hdmi_i_20_0,
      I4 => vga_to_hdmi_i_20_1,
      I5 => \color_regs[1]_1\(18),
      O => vga_to_hdmi_i_110_n_0
    );
vga_to_hdmi_i_111: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[2]_2\(6),
      I1 => \color_regs[0]_0\(6),
      I2 => \color_regs[3]_3\(6),
      I3 => vga_to_hdmi_i_20_0,
      I4 => vga_to_hdmi_i_20_1,
      I5 => \color_regs[1]_1\(6),
      O => vga_to_hdmi_i_111_n_0
    );
vga_to_hdmi_i_112: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[6]_6\(17),
      I1 => \color_regs[4]_4\(17),
      I2 => \color_regs[7]_7\(17),
      I3 => vga_to_hdmi_i_15_0,
      I4 => vga_to_hdmi_i_15_1,
      I5 => \color_regs[5]_5\(17),
      O => vga_to_hdmi_i_112_n_0
    );
vga_to_hdmi_i_113: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[6]_6\(5),
      I1 => \color_regs[4]_4\(5),
      I2 => \color_regs[7]_7\(5),
      I3 => vga_to_hdmi_i_15_0,
      I4 => vga_to_hdmi_i_15_1,
      I5 => \color_regs[5]_5\(5),
      O => vga_to_hdmi_i_113_n_0
    );
vga_to_hdmi_i_114: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[2]_2\(17),
      I1 => \color_regs[0]_0\(17),
      I2 => \color_regs[3]_3\(17),
      I3 => vga_to_hdmi_i_15_0,
      I4 => vga_to_hdmi_i_15_1,
      I5 => \color_regs[1]_1\(17),
      O => vga_to_hdmi_i_114_n_0
    );
vga_to_hdmi_i_115: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[2]_2\(5),
      I1 => \color_regs[0]_0\(5),
      I2 => \color_regs[3]_3\(5),
      I3 => vga_to_hdmi_i_15_0,
      I4 => vga_to_hdmi_i_15_1,
      I5 => \color_regs[1]_1\(5),
      O => vga_to_hdmi_i_115_n_0
    );
vga_to_hdmi_i_116: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[2]_2\(5),
      I1 => \color_regs[0]_0\(5),
      I2 => \color_regs[3]_3\(5),
      I3 => vga_to_hdmi_i_20_0,
      I4 => vga_to_hdmi_i_20_1,
      I5 => \color_regs[1]_1\(5),
      O => vga_to_hdmi_i_116_n_0
    );
vga_to_hdmi_i_117: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[6]_6\(17),
      I1 => \color_regs[4]_4\(17),
      I2 => \color_regs[7]_7\(17),
      I3 => vga_to_hdmi_i_20_0,
      I4 => vga_to_hdmi_i_20_1,
      I5 => \color_regs[5]_5\(17),
      O => vga_to_hdmi_i_117_n_0
    );
vga_to_hdmi_i_118: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[2]_2\(17),
      I1 => \color_regs[0]_0\(17),
      I2 => \color_regs[3]_3\(17),
      I3 => vga_to_hdmi_i_20_0,
      I4 => vga_to_hdmi_i_20_1,
      I5 => \color_regs[1]_1\(17),
      O => vga_to_hdmi_i_118_n_0
    );
vga_to_hdmi_i_119: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[6]_6\(5),
      I1 => \color_regs[4]_4\(5),
      I2 => \color_regs[7]_7\(5),
      I3 => vga_to_hdmi_i_20_0,
      I4 => vga_to_hdmi_i_20_1,
      I5 => \color_regs[5]_5\(5),
      O => vga_to_hdmi_i_119_n_0
    );
vga_to_hdmi_i_120: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[6]_6\(16),
      I1 => \color_regs[4]_4\(16),
      I2 => \color_regs[7]_7\(16),
      I3 => vga_to_hdmi_i_15_0,
      I4 => vga_to_hdmi_i_15_1,
      I5 => \color_regs[5]_5\(16),
      O => vga_to_hdmi_i_120_n_0
    );
vga_to_hdmi_i_121: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[6]_6\(4),
      I1 => \color_regs[4]_4\(4),
      I2 => \color_regs[7]_7\(4),
      I3 => vga_to_hdmi_i_15_0,
      I4 => vga_to_hdmi_i_15_1,
      I5 => \color_regs[5]_5\(4),
      O => vga_to_hdmi_i_121_n_0
    );
vga_to_hdmi_i_122: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[2]_2\(16),
      I1 => \color_regs[0]_0\(16),
      I2 => \color_regs[3]_3\(16),
      I3 => vga_to_hdmi_i_15_0,
      I4 => vga_to_hdmi_i_15_1,
      I5 => \color_regs[1]_1\(16),
      O => vga_to_hdmi_i_122_n_0
    );
vga_to_hdmi_i_123: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[2]_2\(4),
      I1 => \color_regs[0]_0\(4),
      I2 => \color_regs[3]_3\(4),
      I3 => vga_to_hdmi_i_15_0,
      I4 => vga_to_hdmi_i_15_1,
      I5 => \color_regs[1]_1\(4),
      O => vga_to_hdmi_i_123_n_0
    );
vga_to_hdmi_i_124: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[2]_2\(4),
      I1 => \color_regs[0]_0\(4),
      I2 => \color_regs[3]_3\(4),
      I3 => vga_to_hdmi_i_20_0,
      I4 => vga_to_hdmi_i_20_1,
      I5 => \color_regs[1]_1\(4),
      O => vga_to_hdmi_i_124_n_0
    );
vga_to_hdmi_i_125: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[6]_6\(4),
      I1 => \color_regs[4]_4\(4),
      I2 => \color_regs[7]_7\(4),
      I3 => vga_to_hdmi_i_20_0,
      I4 => vga_to_hdmi_i_20_1,
      I5 => \color_regs[5]_5\(4),
      O => vga_to_hdmi_i_125_n_0
    );
vga_to_hdmi_i_126: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[2]_2\(16),
      I1 => \color_regs[0]_0\(16),
      I2 => \color_regs[3]_3\(16),
      I3 => vga_to_hdmi_i_20_0,
      I4 => vga_to_hdmi_i_20_1,
      I5 => \color_regs[1]_1\(16),
      O => vga_to_hdmi_i_126_n_0
    );
vga_to_hdmi_i_127: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[6]_6\(16),
      I1 => \color_regs[4]_4\(16),
      I2 => \color_regs[7]_7\(16),
      I3 => vga_to_hdmi_i_20_0,
      I4 => vga_to_hdmi_i_20_1,
      I5 => \color_regs[5]_5\(16),
      O => vga_to_hdmi_i_127_n_0
    );
vga_to_hdmi_i_128: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[2]_2\(15),
      I1 => \color_regs[0]_0\(15),
      I2 => \color_regs[3]_3\(15),
      I3 => vga_to_hdmi_i_15_0,
      I4 => vga_to_hdmi_i_15_1,
      I5 => \color_regs[1]_1\(15),
      O => vga_to_hdmi_i_128_n_0
    );
vga_to_hdmi_i_129: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[2]_2\(3),
      I1 => \color_regs[0]_0\(3),
      I2 => \color_regs[3]_3\(3),
      I3 => vga_to_hdmi_i_15_0,
      I4 => vga_to_hdmi_i_15_1,
      I5 => \color_regs[1]_1\(3),
      O => vga_to_hdmi_i_129_n_0
    );
vga_to_hdmi_i_130: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[6]_6\(15),
      I1 => \color_regs[4]_4\(15),
      I2 => \color_regs[7]_7\(15),
      I3 => vga_to_hdmi_i_15_0,
      I4 => vga_to_hdmi_i_15_1,
      I5 => \color_regs[5]_5\(15),
      O => vga_to_hdmi_i_130_n_0
    );
vga_to_hdmi_i_131: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[6]_6\(3),
      I1 => \color_regs[4]_4\(3),
      I2 => \color_regs[7]_7\(3),
      I3 => vga_to_hdmi_i_15_0,
      I4 => vga_to_hdmi_i_15_1,
      I5 => \color_regs[5]_5\(3),
      O => vga_to_hdmi_i_131_n_0
    );
vga_to_hdmi_i_132: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[2]_2\(15),
      I1 => \color_regs[0]_0\(15),
      I2 => \color_regs[3]_3\(15),
      I3 => vga_to_hdmi_i_20_0,
      I4 => vga_to_hdmi_i_20_1,
      I5 => \color_regs[1]_1\(15),
      O => vga_to_hdmi_i_132_n_0
    );
vga_to_hdmi_i_133: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[2]_2\(3),
      I1 => \color_regs[0]_0\(3),
      I2 => \color_regs[3]_3\(3),
      I3 => vga_to_hdmi_i_20_0,
      I4 => vga_to_hdmi_i_20_1,
      I5 => \color_regs[1]_1\(3),
      O => vga_to_hdmi_i_133_n_0
    );
vga_to_hdmi_i_134: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[6]_6\(15),
      I1 => \color_regs[4]_4\(15),
      I2 => \color_regs[7]_7\(15),
      I3 => vga_to_hdmi_i_20_0,
      I4 => vga_to_hdmi_i_20_1,
      I5 => \color_regs[5]_5\(15),
      O => vga_to_hdmi_i_134_n_0
    );
vga_to_hdmi_i_135: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[6]_6\(3),
      I1 => \color_regs[4]_4\(3),
      I2 => \color_regs[7]_7\(3),
      I3 => vga_to_hdmi_i_20_0,
      I4 => vga_to_hdmi_i_20_1,
      I5 => \color_regs[5]_5\(3),
      O => vga_to_hdmi_i_135_n_0
    );
vga_to_hdmi_i_136: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[6]_6\(2),
      I1 => \color_regs[4]_4\(2),
      I2 => \color_regs[7]_7\(2),
      I3 => vga_to_hdmi_i_15_0,
      I4 => vga_to_hdmi_i_15_1,
      I5 => \color_regs[5]_5\(2),
      O => vga_to_hdmi_i_136_n_0
    );
vga_to_hdmi_i_137: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[6]_6\(14),
      I1 => \color_regs[4]_4\(14),
      I2 => \color_regs[7]_7\(14),
      I3 => vga_to_hdmi_i_15_0,
      I4 => vga_to_hdmi_i_15_1,
      I5 => \color_regs[5]_5\(14),
      O => vga_to_hdmi_i_137_n_0
    );
vga_to_hdmi_i_138: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[2]_2\(14),
      I1 => \color_regs[0]_0\(14),
      I2 => \color_regs[3]_3\(14),
      I3 => vga_to_hdmi_i_15_0,
      I4 => vga_to_hdmi_i_15_1,
      I5 => \color_regs[1]_1\(14),
      O => vga_to_hdmi_i_138_n_0
    );
vga_to_hdmi_i_139: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[2]_2\(2),
      I1 => \color_regs[0]_0\(2),
      I2 => \color_regs[3]_3\(2),
      I3 => vga_to_hdmi_i_15_0,
      I4 => vga_to_hdmi_i_15_1,
      I5 => \color_regs[1]_1\(2),
      O => vga_to_hdmi_i_139_n_0
    );
vga_to_hdmi_i_140: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[6]_6\(14),
      I1 => \color_regs[4]_4\(14),
      I2 => \color_regs[7]_7\(14),
      I3 => vga_to_hdmi_i_20_0,
      I4 => vga_to_hdmi_i_20_1,
      I5 => \color_regs[5]_5\(14),
      O => vga_to_hdmi_i_140_n_0
    );
vga_to_hdmi_i_141: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[6]_6\(2),
      I1 => \color_regs[4]_4\(2),
      I2 => \color_regs[7]_7\(2),
      I3 => vga_to_hdmi_i_20_0,
      I4 => vga_to_hdmi_i_20_1,
      I5 => \color_regs[5]_5\(2),
      O => vga_to_hdmi_i_141_n_0
    );
vga_to_hdmi_i_142: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[2]_2\(14),
      I1 => \color_regs[0]_0\(14),
      I2 => \color_regs[3]_3\(14),
      I3 => vga_to_hdmi_i_20_0,
      I4 => vga_to_hdmi_i_20_1,
      I5 => \color_regs[1]_1\(14),
      O => vga_to_hdmi_i_142_n_0
    );
vga_to_hdmi_i_143: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[2]_2\(2),
      I1 => \color_regs[0]_0\(2),
      I2 => \color_regs[3]_3\(2),
      I3 => vga_to_hdmi_i_20_0,
      I4 => vga_to_hdmi_i_20_1,
      I5 => \color_regs[1]_1\(2),
      O => vga_to_hdmi_i_143_n_0
    );
vga_to_hdmi_i_144: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[2]_2\(13),
      I1 => \color_regs[0]_0\(13),
      I2 => \color_regs[3]_3\(13),
      I3 => vga_to_hdmi_i_15_0,
      I4 => vga_to_hdmi_i_15_1,
      I5 => \color_regs[1]_1\(13),
      O => vga_to_hdmi_i_144_n_0
    );
vga_to_hdmi_i_145: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[2]_2\(1),
      I1 => \color_regs[0]_0\(1),
      I2 => \color_regs[3]_3\(1),
      I3 => vga_to_hdmi_i_15_0,
      I4 => vga_to_hdmi_i_15_1,
      I5 => \color_regs[1]_1\(1),
      O => vga_to_hdmi_i_145_n_0
    );
vga_to_hdmi_i_146: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[6]_6\(13),
      I1 => \color_regs[4]_4\(13),
      I2 => \color_regs[7]_7\(13),
      I3 => vga_to_hdmi_i_15_0,
      I4 => vga_to_hdmi_i_15_1,
      I5 => \color_regs[5]_5\(13),
      O => vga_to_hdmi_i_146_n_0
    );
vga_to_hdmi_i_147: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[6]_6\(1),
      I1 => \color_regs[4]_4\(1),
      I2 => \color_regs[7]_7\(1),
      I3 => vga_to_hdmi_i_15_0,
      I4 => vga_to_hdmi_i_15_1,
      I5 => \color_regs[5]_5\(1),
      O => vga_to_hdmi_i_147_n_0
    );
vga_to_hdmi_i_148: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[2]_2\(13),
      I1 => \color_regs[0]_0\(13),
      I2 => \color_regs[3]_3\(13),
      I3 => vga_to_hdmi_i_20_0,
      I4 => vga_to_hdmi_i_20_1,
      I5 => \color_regs[1]_1\(13),
      O => vga_to_hdmi_i_148_n_0
    );
vga_to_hdmi_i_149: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[6]_6\(1),
      I1 => \color_regs[4]_4\(1),
      I2 => \color_regs[7]_7\(1),
      I3 => vga_to_hdmi_i_20_0,
      I4 => vga_to_hdmi_i_20_1,
      I5 => \color_regs[5]_5\(1),
      O => vga_to_hdmi_i_149_n_0
    );
vga_to_hdmi_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50305F30503F5F3F"
    )
        port map (
      I0 => vga_to_hdmi_i_44_n_0,
      I1 => vga_to_hdmi_i_45_n_0,
      I2 => \srl[36].srl16_i_2\,
      I3 => \srl[36].srl16_i_1\,
      I4 => vga_to_hdmi_i_48_n_0,
      I5 => vga_to_hdmi_i_49_n_0,
      O => \color_regs_reg[6][24]_0\
    );
vga_to_hdmi_i_150: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[2]_2\(1),
      I1 => \color_regs[0]_0\(1),
      I2 => \color_regs[3]_3\(1),
      I3 => vga_to_hdmi_i_20_0,
      I4 => vga_to_hdmi_i_20_1,
      I5 => \color_regs[1]_1\(1),
      O => vga_to_hdmi_i_150_n_0
    );
vga_to_hdmi_i_151: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[6]_6\(13),
      I1 => \color_regs[4]_4\(13),
      I2 => \color_regs[7]_7\(13),
      I3 => vga_to_hdmi_i_20_0,
      I4 => vga_to_hdmi_i_20_1,
      I5 => \color_regs[5]_5\(13),
      O => vga_to_hdmi_i_151_n_0
    );
vga_to_hdmi_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0503F50305F3F5F3"
    )
        port map (
      I0 => vga_to_hdmi_i_58_n_0,
      I1 => vga_to_hdmi_i_59_n_0,
      I2 => \srl[36].srl16_i\,
      I3 => \srl[36].srl16_i_0\,
      I4 => vga_to_hdmi_i_62_n_0,
      I5 => vga_to_hdmi_i_63_n_0,
      O => \color_regs_reg[6][12]_0\
    );
vga_to_hdmi_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50305F30503F5F3F"
    )
        port map (
      I0 => vga_to_hdmi_i_64_n_0,
      I1 => vga_to_hdmi_i_65_n_0,
      I2 => \srl[36].srl16_i_2\,
      I3 => \srl[36].srl16_i_1\,
      I4 => vga_to_hdmi_i_66_n_0,
      I5 => vga_to_hdmi_i_67_n_0,
      O => \color_regs_reg[6][23]_1\
    );
vga_to_hdmi_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5300530F53F053FF"
    )
        port map (
      I0 => vga_to_hdmi_i_68_n_0,
      I1 => vga_to_hdmi_i_69_n_0,
      I2 => \srl[36].srl16_i\,
      I3 => \srl[36].srl16_i_0\,
      I4 => vga_to_hdmi_i_70_n_0,
      I5 => vga_to_hdmi_i_71_n_0,
      O => \color_regs_reg[6][23]_0\
    );
vga_to_hdmi_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0053F0530F53FF53"
    )
        port map (
      I0 => vga_to_hdmi_i_72_n_0,
      I1 => vga_to_hdmi_i_73_n_0,
      I2 => \srl[36].srl16_i_1\,
      I3 => \srl[36].srl16_i_2\,
      I4 => vga_to_hdmi_i_74_n_0,
      I5 => vga_to_hdmi_i_75_n_0,
      O => \color_regs_reg[2][22]_0\
    );
vga_to_hdmi_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5300530F53F053FF"
    )
        port map (
      I0 => vga_to_hdmi_i_76_n_0,
      I1 => vga_to_hdmi_i_77_n_0,
      I2 => \srl[36].srl16_i\,
      I3 => \srl[36].srl16_i_0\,
      I4 => vga_to_hdmi_i_78_n_0,
      I5 => vga_to_hdmi_i_79_n_0,
      O => \color_regs_reg[6][22]_0\
    );
vga_to_hdmi_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00530F53F053FF53"
    )
        port map (
      I0 => vga_to_hdmi_i_80_n_0,
      I1 => vga_to_hdmi_i_81_n_0,
      I2 => \srl[36].srl16_i_1\,
      I3 => \srl[36].srl16_i_2\,
      I4 => vga_to_hdmi_i_82_n_0,
      I5 => vga_to_hdmi_i_83_n_0,
      O => \color_regs_reg[2][21]_0\
    );
vga_to_hdmi_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0503F50305F3F5F3"
    )
        port map (
      I0 => vga_to_hdmi_i_84_n_0,
      I1 => vga_to_hdmi_i_85_n_0,
      I2 => \srl[36].srl16_i\,
      I3 => \srl[36].srl16_i_0\,
      I4 => vga_to_hdmi_i_86_n_0,
      I5 => vga_to_hdmi_i_87_n_0,
      O => \color_regs_reg[6][9]_0\
    );
vga_to_hdmi_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0053F0530F53FF53"
    )
        port map (
      I0 => vga_to_hdmi_i_88_n_0,
      I1 => vga_to_hdmi_i_89_n_0,
      I2 => \srl[36].srl16_i_1\,
      I3 => \srl[36].srl16_i_2\,
      I4 => vga_to_hdmi_i_90_n_0,
      I5 => vga_to_hdmi_i_91_n_0,
      O => \color_regs_reg[2][20]_1\
    );
vga_to_hdmi_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0053F0530F53FF53"
    )
        port map (
      I0 => vga_to_hdmi_i_92_n_0,
      I1 => vga_to_hdmi_i_93_n_0,
      I2 => \srl[36].srl16_i\,
      I3 => \srl[36].srl16_i_0\,
      I4 => vga_to_hdmi_i_94_n_0,
      I5 => vga_to_hdmi_i_95_n_0,
      O => \color_regs_reg[2][20]_0\
    );
vga_to_hdmi_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5300530F53F053FF"
    )
        port map (
      I0 => vga_to_hdmi_i_96_n_0,
      I1 => vga_to_hdmi_i_97_n_0,
      I2 => \srl[36].srl16_i_1\,
      I3 => \srl[36].srl16_i_2\,
      I4 => vga_to_hdmi_i_98_n_0,
      I5 => vga_to_hdmi_i_99_n_0,
      O => \color_regs_reg[6][19]_0\
    );
vga_to_hdmi_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00350F35F035FF35"
    )
        port map (
      I0 => vga_to_hdmi_i_100_n_0,
      I1 => vga_to_hdmi_i_101_n_0,
      I2 => \srl[36].srl16_i_0\,
      I3 => \srl[36].srl16_i\,
      I4 => vga_to_hdmi_i_102_n_0,
      I5 => vga_to_hdmi_i_103_n_0,
      O => \color_regs_reg[2][7]_0\
    );
vga_to_hdmi_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00530F53F053FF53"
    )
        port map (
      I0 => vga_to_hdmi_i_104_n_0,
      I1 => vga_to_hdmi_i_105_n_0,
      I2 => \srl[36].srl16_i_1\,
      I3 => \srl[36].srl16_i_2\,
      I4 => vga_to_hdmi_i_106_n_0,
      I5 => vga_to_hdmi_i_107_n_0,
      O => \color_regs_reg[2][18]_0\
    );
vga_to_hdmi_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50305F30503F5F3F"
    )
        port map (
      I0 => vga_to_hdmi_i_108_n_0,
      I1 => vga_to_hdmi_i_109_n_0,
      I2 => \srl[36].srl16_i_0\,
      I3 => \srl[36].srl16_i\,
      I4 => vga_to_hdmi_i_110_n_0,
      I5 => vga_to_hdmi_i_111_n_0,
      O => \color_regs_reg[6][18]_0\
    );
vga_to_hdmi_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50305F30503F5F3F"
    )
        port map (
      I0 => vga_to_hdmi_i_112_n_0,
      I1 => vga_to_hdmi_i_113_n_0,
      I2 => \srl[36].srl16_i_2\,
      I3 => \srl[36].srl16_i_1\,
      I4 => vga_to_hdmi_i_114_n_0,
      I5 => vga_to_hdmi_i_115_n_0,
      O => \color_regs_reg[6][17]_0\
    );
vga_to_hdmi_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30053F0530F53FF5"
    )
        port map (
      I0 => vga_to_hdmi_i_116_n_0,
      I1 => vga_to_hdmi_i_117_n_0,
      I2 => \srl[36].srl16_i_0\,
      I3 => \srl[36].srl16_i\,
      I4 => vga_to_hdmi_i_118_n_0,
      I5 => vga_to_hdmi_i_119_n_0,
      O => \color_regs_reg[2][5]_0\
    );
vga_to_hdmi_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50305F30503F5F3F"
    )
        port map (
      I0 => vga_to_hdmi_i_120_n_0,
      I1 => vga_to_hdmi_i_121_n_0,
      I2 => \srl[36].srl16_i_2\,
      I3 => \srl[36].srl16_i_1\,
      I4 => vga_to_hdmi_i_122_n_0,
      I5 => vga_to_hdmi_i_123_n_0,
      O => \color_regs_reg[6][16]_0\
    );
vga_to_hdmi_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00350F35F035FF35"
    )
        port map (
      I0 => vga_to_hdmi_i_124_n_0,
      I1 => vga_to_hdmi_i_125_n_0,
      I2 => \srl[36].srl16_i_0\,
      I3 => \srl[36].srl16_i\,
      I4 => vga_to_hdmi_i_126_n_0,
      I5 => vga_to_hdmi_i_127_n_0,
      O => \color_regs_reg[2][4]_0\
    );
vga_to_hdmi_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0053F0530F53FF53"
    )
        port map (
      I0 => vga_to_hdmi_i_128_n_0,
      I1 => vga_to_hdmi_i_129_n_0,
      I2 => \srl[36].srl16_i_1\,
      I3 => \srl[36].srl16_i_2\,
      I4 => vga_to_hdmi_i_130_n_0,
      I5 => vga_to_hdmi_i_131_n_0,
      O => \color_regs_reg[2][15]_1\
    );
vga_to_hdmi_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0053F0530F53FF53"
    )
        port map (
      I0 => vga_to_hdmi_i_132_n_0,
      I1 => vga_to_hdmi_i_133_n_0,
      I2 => \srl[36].srl16_i\,
      I3 => \srl[36].srl16_i_0\,
      I4 => vga_to_hdmi_i_134_n_0,
      I5 => vga_to_hdmi_i_135_n_0,
      O => \color_regs_reg[2][15]_0\
    );
vga_to_hdmi_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30503F50305F3F5F"
    )
        port map (
      I0 => vga_to_hdmi_i_136_n_0,
      I1 => vga_to_hdmi_i_137_n_0,
      I2 => \srl[36].srl16_i_2\,
      I3 => \srl[36].srl16_i_1\,
      I4 => vga_to_hdmi_i_138_n_0,
      I5 => vga_to_hdmi_i_139_n_0,
      O => \color_regs_reg[6][2]_0\
    );
vga_to_hdmi_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50305F30503F5F3F"
    )
        port map (
      I0 => vga_to_hdmi_i_140_n_0,
      I1 => vga_to_hdmi_i_141_n_0,
      I2 => \srl[36].srl16_i_0\,
      I3 => \srl[36].srl16_i\,
      I4 => vga_to_hdmi_i_142_n_0,
      I5 => vga_to_hdmi_i_143_n_0,
      O => \color_regs_reg[6][14]_0\
    );
vga_to_hdmi_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0053F0530F53FF53"
    )
        port map (
      I0 => vga_to_hdmi_i_144_n_0,
      I1 => vga_to_hdmi_i_145_n_0,
      I2 => \srl[36].srl16_i_1\,
      I3 => \srl[36].srl16_i_2\,
      I4 => vga_to_hdmi_i_146_n_0,
      I5 => vga_to_hdmi_i_147_n_0,
      O => \color_regs_reg[2][13]_1\
    );
vga_to_hdmi_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0350035FF350F35F"
    )
        port map (
      I0 => vga_to_hdmi_i_148_n_0,
      I1 => vga_to_hdmi_i_149_n_0,
      I2 => \srl[36].srl16_i\,
      I3 => \srl[36].srl16_i_0\,
      I4 => vga_to_hdmi_i_150_n_0,
      I5 => vga_to_hdmi_i_151_n_0,
      O => \color_regs_reg[2][13]_0\
    );
vga_to_hdmi_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[6]_6\(24),
      I1 => \color_regs[4]_4\(24),
      I2 => \color_regs[7]_7\(24),
      I3 => vga_to_hdmi_i_15_0,
      I4 => vga_to_hdmi_i_15_1,
      I5 => \color_regs[5]_5\(24),
      O => vga_to_hdmi_i_44_n_0
    );
vga_to_hdmi_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[6]_6\(12),
      I1 => \color_regs[4]_4\(12),
      I2 => \color_regs[7]_7\(12),
      I3 => vga_to_hdmi_i_15_0,
      I4 => vga_to_hdmi_i_15_1,
      I5 => \color_regs[5]_5\(12),
      O => vga_to_hdmi_i_45_n_0
    );
vga_to_hdmi_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[2]_2\(24),
      I1 => \color_regs[0]_0\(24),
      I2 => \color_regs[3]_3\(24),
      I3 => vga_to_hdmi_i_15_0,
      I4 => vga_to_hdmi_i_15_1,
      I5 => \color_regs[1]_1\(24),
      O => vga_to_hdmi_i_48_n_0
    );
vga_to_hdmi_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[2]_2\(12),
      I1 => \color_regs[0]_0\(12),
      I2 => \color_regs[3]_3\(12),
      I3 => vga_to_hdmi_i_15_0,
      I4 => vga_to_hdmi_i_15_1,
      I5 => \color_regs[1]_1\(12),
      O => vga_to_hdmi_i_49_n_0
    );
vga_to_hdmi_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[6]_6\(12),
      I1 => \color_regs[4]_4\(12),
      I2 => \color_regs[7]_7\(12),
      I3 => vga_to_hdmi_i_20_0,
      I4 => vga_to_hdmi_i_20_1,
      I5 => \color_regs[5]_5\(12),
      O => vga_to_hdmi_i_58_n_0
    );
vga_to_hdmi_i_59: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[2]_2\(12),
      I1 => \color_regs[0]_0\(12),
      I2 => \color_regs[3]_3\(12),
      I3 => vga_to_hdmi_i_20_0,
      I4 => vga_to_hdmi_i_20_1,
      I5 => \color_regs[1]_1\(12),
      O => vga_to_hdmi_i_59_n_0
    );
vga_to_hdmi_i_62: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[6]_6\(24),
      I1 => \color_regs[4]_4\(24),
      I2 => \color_regs[7]_7\(24),
      I3 => vga_to_hdmi_i_20_0,
      I4 => vga_to_hdmi_i_20_1,
      I5 => \color_regs[5]_5\(24),
      O => vga_to_hdmi_i_62_n_0
    );
vga_to_hdmi_i_63: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[2]_2\(24),
      I1 => \color_regs[0]_0\(24),
      I2 => \color_regs[3]_3\(24),
      I3 => vga_to_hdmi_i_20_0,
      I4 => vga_to_hdmi_i_20_1,
      I5 => \color_regs[1]_1\(24),
      O => vga_to_hdmi_i_63_n_0
    );
vga_to_hdmi_i_64: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[6]_6\(23),
      I1 => \color_regs[4]_4\(23),
      I2 => \color_regs[7]_7\(23),
      I3 => vga_to_hdmi_i_15_0,
      I4 => vga_to_hdmi_i_15_1,
      I5 => \color_regs[5]_5\(23),
      O => vga_to_hdmi_i_64_n_0
    );
vga_to_hdmi_i_65: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[6]_6\(11),
      I1 => \color_regs[4]_4\(11),
      I2 => \color_regs[7]_7\(11),
      I3 => vga_to_hdmi_i_15_0,
      I4 => vga_to_hdmi_i_15_1,
      I5 => \color_regs[5]_5\(11),
      O => vga_to_hdmi_i_65_n_0
    );
vga_to_hdmi_i_66: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[2]_2\(23),
      I1 => \color_regs[0]_0\(23),
      I2 => \color_regs[3]_3\(23),
      I3 => vga_to_hdmi_i_15_0,
      I4 => vga_to_hdmi_i_15_1,
      I5 => \color_regs[1]_1\(23),
      O => vga_to_hdmi_i_66_n_0
    );
vga_to_hdmi_i_67: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[2]_2\(11),
      I1 => \color_regs[0]_0\(11),
      I2 => \color_regs[3]_3\(11),
      I3 => vga_to_hdmi_i_15_0,
      I4 => vga_to_hdmi_i_15_1,
      I5 => \color_regs[1]_1\(11),
      O => vga_to_hdmi_i_67_n_0
    );
vga_to_hdmi_i_68: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[6]_6\(23),
      I1 => \color_regs[4]_4\(23),
      I2 => \color_regs[7]_7\(23),
      I3 => vga_to_hdmi_i_20_0,
      I4 => vga_to_hdmi_i_20_1,
      I5 => \color_regs[5]_5\(23),
      O => vga_to_hdmi_i_68_n_0
    );
vga_to_hdmi_i_69: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[6]_6\(11),
      I1 => \color_regs[4]_4\(11),
      I2 => \color_regs[7]_7\(11),
      I3 => vga_to_hdmi_i_20_0,
      I4 => vga_to_hdmi_i_20_1,
      I5 => \color_regs[5]_5\(11),
      O => vga_to_hdmi_i_69_n_0
    );
vga_to_hdmi_i_70: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[2]_2\(11),
      I1 => \color_regs[0]_0\(11),
      I2 => \color_regs[3]_3\(11),
      I3 => vga_to_hdmi_i_20_0,
      I4 => vga_to_hdmi_i_20_1,
      I5 => \color_regs[1]_1\(11),
      O => vga_to_hdmi_i_70_n_0
    );
vga_to_hdmi_i_71: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[2]_2\(23),
      I1 => \color_regs[0]_0\(23),
      I2 => \color_regs[3]_3\(23),
      I3 => vga_to_hdmi_i_20_0,
      I4 => vga_to_hdmi_i_20_1,
      I5 => \color_regs[1]_1\(23),
      O => vga_to_hdmi_i_71_n_0
    );
vga_to_hdmi_i_72: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[2]_2\(22),
      I1 => \color_regs[0]_0\(22),
      I2 => \color_regs[3]_3\(22),
      I3 => vga_to_hdmi_i_15_0,
      I4 => vga_to_hdmi_i_15_1,
      I5 => \color_regs[1]_1\(22),
      O => vga_to_hdmi_i_72_n_0
    );
vga_to_hdmi_i_73: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[2]_2\(10),
      I1 => \color_regs[0]_0\(10),
      I2 => \color_regs[3]_3\(10),
      I3 => vga_to_hdmi_i_15_0,
      I4 => vga_to_hdmi_i_15_1,
      I5 => \color_regs[1]_1\(10),
      O => vga_to_hdmi_i_73_n_0
    );
vga_to_hdmi_i_74: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[6]_6\(22),
      I1 => \color_regs[4]_4\(22),
      I2 => \color_regs[7]_7\(22),
      I3 => vga_to_hdmi_i_15_0,
      I4 => vga_to_hdmi_i_15_1,
      I5 => \color_regs[5]_5\(22),
      O => vga_to_hdmi_i_74_n_0
    );
vga_to_hdmi_i_75: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[6]_6\(10),
      I1 => \color_regs[4]_4\(10),
      I2 => \color_regs[7]_7\(10),
      I3 => vga_to_hdmi_i_15_0,
      I4 => vga_to_hdmi_i_15_1,
      I5 => \color_regs[5]_5\(10),
      O => vga_to_hdmi_i_75_n_0
    );
vga_to_hdmi_i_76: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[6]_6\(22),
      I1 => \color_regs[4]_4\(22),
      I2 => \color_regs[7]_7\(22),
      I3 => vga_to_hdmi_i_20_0,
      I4 => vga_to_hdmi_i_20_1,
      I5 => \color_regs[5]_5\(22),
      O => vga_to_hdmi_i_76_n_0
    );
vga_to_hdmi_i_77: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[6]_6\(10),
      I1 => \color_regs[4]_4\(10),
      I2 => \color_regs[7]_7\(10),
      I3 => vga_to_hdmi_i_20_0,
      I4 => vga_to_hdmi_i_20_1,
      I5 => \color_regs[5]_5\(10),
      O => vga_to_hdmi_i_77_n_0
    );
vga_to_hdmi_i_78: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[2]_2\(10),
      I1 => \color_regs[0]_0\(10),
      I2 => \color_regs[3]_3\(10),
      I3 => vga_to_hdmi_i_20_0,
      I4 => vga_to_hdmi_i_20_1,
      I5 => \color_regs[1]_1\(10),
      O => vga_to_hdmi_i_78_n_0
    );
vga_to_hdmi_i_79: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[2]_2\(22),
      I1 => \color_regs[0]_0\(22),
      I2 => \color_regs[3]_3\(22),
      I3 => vga_to_hdmi_i_20_0,
      I4 => vga_to_hdmi_i_20_1,
      I5 => \color_regs[1]_1\(22),
      O => vga_to_hdmi_i_79_n_0
    );
vga_to_hdmi_i_80: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[2]_2\(21),
      I1 => \color_regs[0]_0\(21),
      I2 => \color_regs[3]_3\(21),
      I3 => vga_to_hdmi_i_15_0,
      I4 => vga_to_hdmi_i_15_1,
      I5 => \color_regs[1]_1\(21),
      O => vga_to_hdmi_i_80_n_0
    );
vga_to_hdmi_i_81: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[2]_2\(9),
      I1 => \color_regs[0]_0\(9),
      I2 => \color_regs[3]_3\(9),
      I3 => vga_to_hdmi_i_15_0,
      I4 => vga_to_hdmi_i_15_1,
      I5 => \color_regs[1]_1\(9),
      O => vga_to_hdmi_i_81_n_0
    );
vga_to_hdmi_i_82: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[6]_6\(9),
      I1 => \color_regs[4]_4\(9),
      I2 => \color_regs[7]_7\(9),
      I3 => vga_to_hdmi_i_15_0,
      I4 => vga_to_hdmi_i_15_1,
      I5 => \color_regs[5]_5\(9),
      O => vga_to_hdmi_i_82_n_0
    );
vga_to_hdmi_i_83: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[6]_6\(21),
      I1 => \color_regs[4]_4\(21),
      I2 => \color_regs[7]_7\(21),
      I3 => vga_to_hdmi_i_15_0,
      I4 => vga_to_hdmi_i_15_1,
      I5 => \color_regs[5]_5\(21),
      O => vga_to_hdmi_i_83_n_0
    );
vga_to_hdmi_i_84: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[6]_6\(9),
      I1 => \color_regs[4]_4\(9),
      I2 => \color_regs[7]_7\(9),
      I3 => vga_to_hdmi_i_20_0,
      I4 => vga_to_hdmi_i_20_1,
      I5 => \color_regs[5]_5\(9),
      O => vga_to_hdmi_i_84_n_0
    );
vga_to_hdmi_i_85: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[2]_2\(9),
      I1 => \color_regs[0]_0\(9),
      I2 => \color_regs[3]_3\(9),
      I3 => vga_to_hdmi_i_20_0,
      I4 => vga_to_hdmi_i_20_1,
      I5 => \color_regs[1]_1\(9),
      O => vga_to_hdmi_i_85_n_0
    );
vga_to_hdmi_i_86: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[6]_6\(21),
      I1 => \color_regs[4]_4\(21),
      I2 => \color_regs[7]_7\(21),
      I3 => vga_to_hdmi_i_20_0,
      I4 => vga_to_hdmi_i_20_1,
      I5 => \color_regs[5]_5\(21),
      O => vga_to_hdmi_i_86_n_0
    );
vga_to_hdmi_i_87: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[2]_2\(21),
      I1 => \color_regs[0]_0\(21),
      I2 => \color_regs[3]_3\(21),
      I3 => vga_to_hdmi_i_20_0,
      I4 => vga_to_hdmi_i_20_1,
      I5 => \color_regs[1]_1\(21),
      O => vga_to_hdmi_i_87_n_0
    );
vga_to_hdmi_i_88: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[2]_2\(20),
      I1 => \color_regs[0]_0\(20),
      I2 => \color_regs[3]_3\(20),
      I3 => vga_to_hdmi_i_15_0,
      I4 => vga_to_hdmi_i_15_1,
      I5 => \color_regs[1]_1\(20),
      O => vga_to_hdmi_i_88_n_0
    );
vga_to_hdmi_i_89: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[2]_2\(8),
      I1 => \color_regs[0]_0\(8),
      I2 => \color_regs[3]_3\(8),
      I3 => vga_to_hdmi_i_15_0,
      I4 => vga_to_hdmi_i_15_1,
      I5 => \color_regs[1]_1\(8),
      O => vga_to_hdmi_i_89_n_0
    );
vga_to_hdmi_i_90: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[6]_6\(20),
      I1 => \color_regs[4]_4\(20),
      I2 => \color_regs[7]_7\(20),
      I3 => vga_to_hdmi_i_15_0,
      I4 => vga_to_hdmi_i_15_1,
      I5 => \color_regs[5]_5\(20),
      O => vga_to_hdmi_i_90_n_0
    );
vga_to_hdmi_i_91: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[6]_6\(8),
      I1 => \color_regs[4]_4\(8),
      I2 => \color_regs[7]_7\(8),
      I3 => vga_to_hdmi_i_15_0,
      I4 => vga_to_hdmi_i_15_1,
      I5 => \color_regs[5]_5\(8),
      O => vga_to_hdmi_i_91_n_0
    );
vga_to_hdmi_i_92: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[2]_2\(20),
      I1 => \color_regs[0]_0\(20),
      I2 => \color_regs[3]_3\(20),
      I3 => vga_to_hdmi_i_20_0,
      I4 => vga_to_hdmi_i_20_1,
      I5 => \color_regs[1]_1\(20),
      O => vga_to_hdmi_i_92_n_0
    );
vga_to_hdmi_i_93: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[2]_2\(8),
      I1 => \color_regs[0]_0\(8),
      I2 => \color_regs[3]_3\(8),
      I3 => vga_to_hdmi_i_20_0,
      I4 => vga_to_hdmi_i_20_1,
      I5 => \color_regs[1]_1\(8),
      O => vga_to_hdmi_i_93_n_0
    );
vga_to_hdmi_i_94: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[6]_6\(20),
      I1 => \color_regs[4]_4\(20),
      I2 => \color_regs[7]_7\(20),
      I3 => vga_to_hdmi_i_20_0,
      I4 => vga_to_hdmi_i_20_1,
      I5 => \color_regs[5]_5\(20),
      O => vga_to_hdmi_i_94_n_0
    );
vga_to_hdmi_i_95: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[6]_6\(8),
      I1 => \color_regs[4]_4\(8),
      I2 => \color_regs[7]_7\(8),
      I3 => vga_to_hdmi_i_20_0,
      I4 => vga_to_hdmi_i_20_1,
      I5 => \color_regs[5]_5\(8),
      O => vga_to_hdmi_i_95_n_0
    );
vga_to_hdmi_i_96: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[6]_6\(19),
      I1 => \color_regs[4]_4\(19),
      I2 => \color_regs[7]_7\(19),
      I3 => vga_to_hdmi_i_15_0,
      I4 => vga_to_hdmi_i_15_1,
      I5 => \color_regs[5]_5\(19),
      O => vga_to_hdmi_i_96_n_0
    );
vga_to_hdmi_i_97: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[6]_6\(7),
      I1 => \color_regs[4]_4\(7),
      I2 => \color_regs[7]_7\(7),
      I3 => vga_to_hdmi_i_15_0,
      I4 => vga_to_hdmi_i_15_1,
      I5 => \color_regs[5]_5\(7),
      O => vga_to_hdmi_i_97_n_0
    );
vga_to_hdmi_i_98: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[2]_2\(7),
      I1 => \color_regs[0]_0\(7),
      I2 => \color_regs[3]_3\(7),
      I3 => vga_to_hdmi_i_15_0,
      I4 => vga_to_hdmi_i_15_1,
      I5 => \color_regs[1]_1\(7),
      O => vga_to_hdmi_i_98_n_0
    );
vga_to_hdmi_i_99: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => \color_regs[2]_2\(19),
      I1 => \color_regs[0]_0\(19),
      I2 => \color_regs[3]_3\(19),
      I3 => vga_to_hdmi_i_15_0,
      I4 => vga_to_hdmi_i_15_1,
      I5 => \color_regs[1]_1\(19),
      O => vga_to_hdmi_i_99_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mb_block_hdmi_dino_controller_0_0_serdes_10_to_1 is
  port (
    iob_data_out : out STD_LOGIC;
    pix_clkx5 : in STD_LOGIC;
    pix_clk : in STD_LOGIC;
    datain : in STD_LOGIC_VECTOR ( 9 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mb_block_hdmi_dino_controller_0_0_serdes_10_to_1 : entity is "serdes_10_to_1";
end mb_block_hdmi_dino_controller_0_0_serdes_10_to_1;

architecture STRUCTURE of mb_block_hdmi_dino_controller_0_0_serdes_10_to_1 is
  signal slave_shift_out1 : STD_LOGIC;
  signal slave_shift_out2 : STD_LOGIC;
  signal NLW_oserdes_m_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_SHIFTOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_SHIFTOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TQ_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_OQ_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TQ_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of oserdes_m : label is "PRIMITIVE";
  attribute BOX_TYPE of oserdes_s : label is "PRIMITIVE";
begin
oserdes_m: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => pix_clkx5,
      CLKDIV => pix_clk,
      D1 => datain(0),
      D2 => datain(1),
      D3 => datain(2),
      D4 => datain(3),
      D5 => datain(4),
      D6 => datain(5),
      D7 => datain(6),
      D8 => datain(7),
      OCE => '1',
      OFB => NLW_oserdes_m_OFB_UNCONNECTED,
      OQ => iob_data_out,
      RST => AR(0),
      SHIFTIN1 => slave_shift_out1,
      SHIFTIN2 => slave_shift_out2,
      SHIFTOUT1 => NLW_oserdes_m_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_oserdes_m_SHIFTOUT2_UNCONNECTED,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_oserdes_m_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_oserdes_m_TFB_UNCONNECTED,
      TQ => NLW_oserdes_m_TQ_UNCONNECTED
    );
oserdes_s: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "SLAVE",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => pix_clkx5,
      CLKDIV => pix_clk,
      D1 => '0',
      D2 => '0',
      D3 => datain(8),
      D4 => datain(9),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => NLW_oserdes_s_OFB_UNCONNECTED,
      OQ => NLW_oserdes_s_OQ_UNCONNECTED,
      RST => AR(0),
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => slave_shift_out1,
      SHIFTOUT2 => slave_shift_out2,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_oserdes_s_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_oserdes_s_TFB_UNCONNECTED,
      TQ => NLW_oserdes_s_TQ_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mb_block_hdmi_dino_controller_0_0_serdes_10_to_1_0 is
  port (
    iob_data_out : out STD_LOGIC;
    pix_clkx5 : in STD_LOGIC;
    pix_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mb_block_hdmi_dino_controller_0_0_serdes_10_to_1_0 : entity is "serdes_10_to_1";
end mb_block_hdmi_dino_controller_0_0_serdes_10_to_1_0;

architecture STRUCTURE of mb_block_hdmi_dino_controller_0_0_serdes_10_to_1_0 is
  signal slave_shift_out1 : STD_LOGIC;
  signal slave_shift_out2 : STD_LOGIC;
  signal NLW_oserdes_m_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_SHIFTOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_SHIFTOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TQ_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_OQ_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TQ_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of oserdes_m : label is "PRIMITIVE";
  attribute BOX_TYPE of oserdes_s : label is "PRIMITIVE";
begin
oserdes_m: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => pix_clkx5,
      CLKDIV => pix_clk,
      D1 => '0',
      D2 => '0',
      D3 => '0',
      D4 => '0',
      D5 => '0',
      D6 => '1',
      D7 => '1',
      D8 => '1',
      OCE => '1',
      OFB => NLW_oserdes_m_OFB_UNCONNECTED,
      OQ => iob_data_out,
      RST => AR(0),
      SHIFTIN1 => slave_shift_out1,
      SHIFTIN2 => slave_shift_out2,
      SHIFTOUT1 => NLW_oserdes_m_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_oserdes_m_SHIFTOUT2_UNCONNECTED,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_oserdes_m_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_oserdes_m_TFB_UNCONNECTED,
      TQ => NLW_oserdes_m_TQ_UNCONNECTED
    );
oserdes_s: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "SLAVE",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => pix_clkx5,
      CLKDIV => pix_clk,
      D1 => '0',
      D2 => '0',
      D3 => '1',
      D4 => '1',
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => NLW_oserdes_s_OFB_UNCONNECTED,
      OQ => NLW_oserdes_s_OQ_UNCONNECTED,
      RST => AR(0),
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => slave_shift_out1,
      SHIFTOUT2 => slave_shift_out2,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_oserdes_s_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_oserdes_s_TFB_UNCONNECTED,
      TQ => NLW_oserdes_s_TQ_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mb_block_hdmi_dino_controller_0_0_serdes_10_to_1_1 is
  port (
    iob_data_out : out STD_LOGIC;
    pix_clkx5 : in STD_LOGIC;
    pix_clk : in STD_LOGIC;
    datain : in STD_LOGIC_VECTOR ( 9 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mb_block_hdmi_dino_controller_0_0_serdes_10_to_1_1 : entity is "serdes_10_to_1";
end mb_block_hdmi_dino_controller_0_0_serdes_10_to_1_1;

architecture STRUCTURE of mb_block_hdmi_dino_controller_0_0_serdes_10_to_1_1 is
  signal slave_shift_out1 : STD_LOGIC;
  signal slave_shift_out2 : STD_LOGIC;
  signal NLW_oserdes_m_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_SHIFTOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_SHIFTOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TQ_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_OQ_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TQ_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of oserdes_m : label is "PRIMITIVE";
  attribute BOX_TYPE of oserdes_s : label is "PRIMITIVE";
begin
oserdes_m: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => pix_clkx5,
      CLKDIV => pix_clk,
      D1 => datain(0),
      D2 => datain(1),
      D3 => datain(2),
      D4 => datain(3),
      D5 => datain(4),
      D6 => datain(5),
      D7 => datain(6),
      D8 => datain(7),
      OCE => '1',
      OFB => NLW_oserdes_m_OFB_UNCONNECTED,
      OQ => iob_data_out,
      RST => AR(0),
      SHIFTIN1 => slave_shift_out1,
      SHIFTIN2 => slave_shift_out2,
      SHIFTOUT1 => NLW_oserdes_m_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_oserdes_m_SHIFTOUT2_UNCONNECTED,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_oserdes_m_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_oserdes_m_TFB_UNCONNECTED,
      TQ => NLW_oserdes_m_TQ_UNCONNECTED
    );
oserdes_s: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "SLAVE",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => pix_clkx5,
      CLKDIV => pix_clk,
      D1 => '0',
      D2 => '0',
      D3 => datain(8),
      D4 => datain(9),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => NLW_oserdes_s_OFB_UNCONNECTED,
      OQ => NLW_oserdes_s_OQ_UNCONNECTED,
      RST => AR(0),
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => slave_shift_out1,
      SHIFTOUT2 => slave_shift_out2,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_oserdes_s_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_oserdes_s_TFB_UNCONNECTED,
      TQ => NLW_oserdes_s_TQ_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mb_block_hdmi_dino_controller_0_0_serdes_10_to_1_2 is
  port (
    iob_data_out : out STD_LOGIC;
    pix_clkx5 : in STD_LOGIC;
    pix_clk : in STD_LOGIC;
    datain : in STD_LOGIC_VECTOR ( 9 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mb_block_hdmi_dino_controller_0_0_serdes_10_to_1_2 : entity is "serdes_10_to_1";
end mb_block_hdmi_dino_controller_0_0_serdes_10_to_1_2;

architecture STRUCTURE of mb_block_hdmi_dino_controller_0_0_serdes_10_to_1_2 is
  signal slave_shift_out1 : STD_LOGIC;
  signal slave_shift_out2 : STD_LOGIC;
  signal NLW_oserdes_m_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_SHIFTOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_SHIFTOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TQ_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_OQ_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TQ_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of oserdes_m : label is "PRIMITIVE";
  attribute BOX_TYPE of oserdes_s : label is "PRIMITIVE";
begin
oserdes_m: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => pix_clkx5,
      CLKDIV => pix_clk,
      D1 => datain(0),
      D2 => datain(1),
      D3 => datain(2),
      D4 => datain(3),
      D5 => datain(4),
      D6 => datain(5),
      D7 => datain(6),
      D8 => datain(7),
      OCE => '1',
      OFB => NLW_oserdes_m_OFB_UNCONNECTED,
      OQ => iob_data_out,
      RST => AR(0),
      SHIFTIN1 => slave_shift_out1,
      SHIFTIN2 => slave_shift_out2,
      SHIFTOUT1 => NLW_oserdes_m_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_oserdes_m_SHIFTOUT2_UNCONNECTED,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_oserdes_m_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_oserdes_m_TFB_UNCONNECTED,
      TQ => NLW_oserdes_m_TQ_UNCONNECTED
    );
oserdes_s: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "SLAVE",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => pix_clkx5,
      CLKDIV => pix_clk,
      D1 => '0',
      D2 => '0',
      D3 => datain(8),
      D4 => datain(9),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => NLW_oserdes_s_OFB_UNCONNECTED,
      OQ => NLW_oserdes_s_OQ_UNCONNECTED,
      RST => AR(0),
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => slave_shift_out1,
      SHIFTOUT2 => slave_shift_out2,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_oserdes_s_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_oserdes_s_TFB_UNCONNECTED,
      TQ => NLW_oserdes_s_TQ_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mb_block_hdmi_dino_controller_0_0_srldelay is
  port (
    data_o : out STD_LOGIC_VECTOR ( 37 downto 0 );
    pix_clk : in STD_LOGIC;
    data_i : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mb_block_hdmi_dino_controller_0_0_srldelay : entity is "srldelay";
end mb_block_hdmi_dino_controller_0_0_srldelay;

architecture STRUCTURE of mb_block_hdmi_dino_controller_0_0_srldelay is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \srl[0].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \srl[0].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name : string;
  attribute srl_name of \srl[0].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[0].srl16_i ";
  attribute BOX_TYPE of \srl[10].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[10].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[10].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[10].srl16_i ";
  attribute BOX_TYPE of \srl[11].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[11].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[11].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[11].srl16_i ";
  attribute BOX_TYPE of \srl[14].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[14].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[14].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[14].srl16_i ";
  attribute BOX_TYPE of \srl[15].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[15].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[15].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[15].srl16_i ";
  attribute BOX_TYPE of \srl[16].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[16].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[16].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[16].srl16_i ";
  attribute BOX_TYPE of \srl[17].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[17].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[17].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[17].srl16_i ";
  attribute BOX_TYPE of \srl[18].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[18].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[18].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[18].srl16_i ";
  attribute BOX_TYPE of \srl[19].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[19].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[19].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[19].srl16_i ";
  attribute BOX_TYPE of \srl[1].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[1].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[1].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[1].srl16_i ";
  attribute BOX_TYPE of \srl[20].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[20].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[20].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[20].srl16_i ";
  attribute BOX_TYPE of \srl[21].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[21].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[21].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[21].srl16_i ";
  attribute BOX_TYPE of \srl[22].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[22].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[22].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[22].srl16_i ";
  attribute BOX_TYPE of \srl[23].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[23].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[23].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[23].srl16_i ";
  attribute BOX_TYPE of \srl[24].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[24].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[24].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[24].srl16_i ";
  attribute BOX_TYPE of \srl[25].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[25].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[25].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[25].srl16_i ";
  attribute BOX_TYPE of \srl[26].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[26].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[26].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[26].srl16_i ";
  attribute BOX_TYPE of \srl[27].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[27].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[27].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[27].srl16_i ";
  attribute BOX_TYPE of \srl[28].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[28].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[28].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[28].srl16_i ";
  attribute BOX_TYPE of \srl[29].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[29].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[29].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[29].srl16_i ";
  attribute BOX_TYPE of \srl[2].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[2].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[2].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[2].srl16_i ";
  attribute BOX_TYPE of \srl[30].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[30].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[30].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[30].srl16_i ";
  attribute BOX_TYPE of \srl[31].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[31].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[31].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[31].srl16_i ";
  attribute BOX_TYPE of \srl[32].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[32].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[32].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[32].srl16_i ";
  attribute BOX_TYPE of \srl[33].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[33].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[33].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[33].srl16_i ";
  attribute BOX_TYPE of \srl[34].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[34].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[34].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[34].srl16_i ";
  attribute BOX_TYPE of \srl[35].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[35].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[35].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[35].srl16_i ";
  attribute BOX_TYPE of \srl[36].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[36].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[36].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[36].srl16_i ";
  attribute BOX_TYPE of \srl[37].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[37].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[37].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[37].srl16_i ";
  attribute BOX_TYPE of \srl[38].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[38].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[38].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[38].srl16_i ";
  attribute BOX_TYPE of \srl[39].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[39].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[39].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[39].srl16_i ";
  attribute BOX_TYPE of \srl[3].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[3].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[3].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[3].srl16_i ";
  attribute BOX_TYPE of \srl[4].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[4].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[4].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[4].srl16_i ";
  attribute BOX_TYPE of \srl[5].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[5].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[5].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[5].srl16_i ";
  attribute BOX_TYPE of \srl[6].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[6].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[6].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[6].srl16_i ";
  attribute BOX_TYPE of \srl[7].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[7].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[7].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[7].srl16_i ";
  attribute BOX_TYPE of \srl[8].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[8].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[8].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[8].srl16_i ";
  attribute BOX_TYPE of \srl[9].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[9].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[9].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[9].srl16_i ";
begin
\srl[0].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(0)
    );
\srl[10].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(10)
    );
\srl[11].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(11)
    );
\srl[14].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(12)
    );
\srl[15].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(13)
    );
\srl[16].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(14)
    );
\srl[17].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(15)
    );
\srl[18].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(16)
    );
\srl[19].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(17)
    );
\srl[1].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(0),
      Q => data_o(1)
    );
\srl[20].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(3),
      Q => data_o(18)
    );
\srl[21].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(4),
      Q => data_o(19)
    );
\srl[22].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(5),
      Q => data_o(20)
    );
\srl[23].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(6),
      Q => data_o(21)
    );
\srl[24].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(22)
    );
\srl[25].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(23)
    );
\srl[26].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(24)
    );
\srl[27].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(25)
    );
\srl[28].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(7),
      Q => data_o(26)
    );
\srl[29].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(8),
      Q => data_o(27)
    );
\srl[2].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(1),
      Q => data_o(2)
    );
\srl[30].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(9),
      Q => data_o(28)
    );
\srl[31].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(10),
      Q => data_o(29)
    );
\srl[32].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(30)
    );
\srl[33].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(31)
    );
\srl[34].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(32)
    );
\srl[35].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(33)
    );
\srl[36].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(11),
      Q => data_o(34)
    );
\srl[37].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(12),
      Q => data_o(35)
    );
\srl[38].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(13),
      Q => data_o(36)
    );
\srl[39].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(14),
      Q => data_o(37)
    );
\srl[3].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(2),
      Q => data_o(3)
    );
\srl[4].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(4)
    );
\srl[5].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(5)
    );
\srl[6].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(6)
    );
\srl[7].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(7)
    );
\srl[8].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(8)
    );
\srl[9].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mb_block_hdmi_dino_controller_0_0_vga_controller is
  port (
    hsync : out STD_LOGIC;
    vsync : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \vc_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    addrb : out STD_LOGIC_VECTOR ( 8 downto 0 );
    blue : out STD_LOGIC_VECTOR ( 3 downto 0 );
    green : out STD_LOGIC_VECTOR ( 3 downto 0 );
    red : out STD_LOGIC_VECTOR ( 3 downto 0 );
    vde : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_6\ : out STD_LOGIC;
    clk_out1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    doutb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \srl[36].srl16_i\ : in STD_LOGIC;
    \srl[36].srl16_i_0\ : in STD_LOGIC;
    \srl[37].srl16_i\ : in STD_LOGIC;
    \srl[37].srl16_i_0\ : in STD_LOGIC;
    \srl[38].srl16_i\ : in STD_LOGIC;
    \srl[38].srl16_i_0\ : in STD_LOGIC;
    \srl[39].srl16_i\ : in STD_LOGIC;
    \srl[39].srl16_i_0\ : in STD_LOGIC;
    \srl[28].srl16_i\ : in STD_LOGIC;
    \srl[28].srl16_i_0\ : in STD_LOGIC;
    \srl[29].srl16_i\ : in STD_LOGIC;
    \srl[29].srl16_i_0\ : in STD_LOGIC;
    \srl[30].srl16_i\ : in STD_LOGIC;
    \srl[30].srl16_i_0\ : in STD_LOGIC;
    \srl[31].srl16_i\ : in STD_LOGIC;
    \srl[31].srl16_i_0\ : in STD_LOGIC;
    \srl[20].srl16_i\ : in STD_LOGIC;
    \srl[20].srl16_i_0\ : in STD_LOGIC;
    \srl[21].srl16_i\ : in STD_LOGIC;
    \srl[21].srl16_i_0\ : in STD_LOGIC;
    \srl[22].srl16_i\ : in STD_LOGIC;
    \srl[22].srl16_i_0\ : in STD_LOGIC;
    \srl[23].srl16_i\ : in STD_LOGIC;
    \srl[23].srl16_i_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mb_block_hdmi_dino_controller_0_0_vga_controller : entity is "vga_controller";
end mb_block_hdmi_dino_controller_0_0_vga_controller;

architecture STRUCTURE of mb_block_hdmi_dino_controller_0_0_vga_controller is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal blk_mem_i_18_n_0 : STD_LOGIC;
  signal blk_mem_i_18_n_1 : STD_LOGIC;
  signal blk_mem_i_18_n_2 : STD_LOGIC;
  signal blk_mem_i_18_n_3 : STD_LOGIC;
  signal blk_mem_i_19_n_0 : STD_LOGIC;
  signal blk_mem_i_19_n_1 : STD_LOGIC;
  signal blk_mem_i_19_n_2 : STD_LOGIC;
  signal blk_mem_i_19_n_3 : STD_LOGIC;
  signal blk_mem_i_21_n_0 : STD_LOGIC;
  signal \color_mapper_inst/bram_addr_b2\ : STD_LOGIC_VECTOR ( 10 downto 7 );
  signal \color_mapper_inst/data2\ : STD_LOGIC;
  signal \color_mapper_inst/data3\ : STD_LOGIC;
  signal \color_mapper_inst/data4\ : STD_LOGIC;
  signal \color_mapper_inst/data5\ : STD_LOGIC;
  signal \color_mapper_inst/data6\ : STD_LOGIC;
  signal \color_mapper_inst/data7\ : STD_LOGIC;
  signal drawX : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal drawY : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal g0_b0_i_1_n_0 : STD_LOGIC;
  signal g0_b0_i_2_n_0 : STD_LOGIC;
  signal g0_b0_n_0 : STD_LOGIC;
  signal g0_b1_n_0 : STD_LOGIC;
  signal g0_b2_n_0 : STD_LOGIC;
  signal g0_b3_n_0 : STD_LOGIC;
  signal g0_b4_n_0 : STD_LOGIC;
  signal g0_b5_n_0 : STD_LOGIC;
  signal g0_b6_n_0 : STD_LOGIC;
  signal g0_b7_n_0 : STD_LOGIC;
  signal g10_b1_n_0 : STD_LOGIC;
  signal g10_b2_n_0 : STD_LOGIC;
  signal g10_b3_n_0 : STD_LOGIC;
  signal g10_b4_n_0 : STD_LOGIC;
  signal g10_b5_n_0 : STD_LOGIC;
  signal g10_b7_n_0 : STD_LOGIC;
  signal g11_b1_n_0 : STD_LOGIC;
  signal g11_b2_n_0 : STD_LOGIC;
  signal g11_b3_n_0 : STD_LOGIC;
  signal g11_b4_n_0 : STD_LOGIC;
  signal g11_b5_n_0 : STD_LOGIC;
  signal g11_b6_n_0 : STD_LOGIC;
  signal g11_b7_n_0 : STD_LOGIC;
  signal g12_b1_n_0 : STD_LOGIC;
  signal g12_b2_n_0 : STD_LOGIC;
  signal g12_b3_n_0 : STD_LOGIC;
  signal g12_b4_n_0 : STD_LOGIC;
  signal g12_b5_n_0 : STD_LOGIC;
  signal g12_b6_n_0 : STD_LOGIC;
  signal g12_b7_n_0 : STD_LOGIC;
  signal g13_b1_n_0 : STD_LOGIC;
  signal g13_b2_n_0 : STD_LOGIC;
  signal g13_b3_n_0 : STD_LOGIC;
  signal g13_b4_n_0 : STD_LOGIC;
  signal g13_b5_n_0 : STD_LOGIC;
  signal g13_b6_n_0 : STD_LOGIC;
  signal g13_b7_n_0 : STD_LOGIC;
  signal g14_b1_n_0 : STD_LOGIC;
  signal g14_b2_n_0 : STD_LOGIC;
  signal g14_b3_n_0 : STD_LOGIC;
  signal g14_b4_n_0 : STD_LOGIC;
  signal g14_b5_n_0 : STD_LOGIC;
  signal g14_b6_n_0 : STD_LOGIC;
  signal g14_b7_n_0 : STD_LOGIC;
  signal g15_b1_n_0 : STD_LOGIC;
  signal g15_b2_n_0 : STD_LOGIC;
  signal g15_b3_n_0 : STD_LOGIC;
  signal g15_b4_n_0 : STD_LOGIC;
  signal g15_b5_n_0 : STD_LOGIC;
  signal g15_b6_n_0 : STD_LOGIC;
  signal g15_b7_n_0 : STD_LOGIC;
  signal g16_b1_n_0 : STD_LOGIC;
  signal g16_b2_n_0 : STD_LOGIC;
  signal g16_b3_n_0 : STD_LOGIC;
  signal g16_b4_n_0 : STD_LOGIC;
  signal g16_b5_n_0 : STD_LOGIC;
  signal g16_b6_n_0 : STD_LOGIC;
  signal g16_b7_n_0 : STD_LOGIC;
  signal g17_b1_n_0 : STD_LOGIC;
  signal g17_b2_n_0 : STD_LOGIC;
  signal g17_b3_n_0 : STD_LOGIC;
  signal g17_b4_n_0 : STD_LOGIC;
  signal g17_b5_n_0 : STD_LOGIC;
  signal g17_b6_n_0 : STD_LOGIC;
  signal g17_b7_n_0 : STD_LOGIC;
  signal g18_b1_n_0 : STD_LOGIC;
  signal g18_b2_n_0 : STD_LOGIC;
  signal g18_b3_n_0 : STD_LOGIC;
  signal g18_b4_n_0 : STD_LOGIC;
  signal g18_b5_n_0 : STD_LOGIC;
  signal g18_b6_n_0 : STD_LOGIC;
  signal g18_b7_n_0 : STD_LOGIC;
  signal g19_b0_n_0 : STD_LOGIC;
  signal g19_b1_n_0 : STD_LOGIC;
  signal g19_b2_n_0 : STD_LOGIC;
  signal g19_b3_n_0 : STD_LOGIC;
  signal g19_b4_n_0 : STD_LOGIC;
  signal g19_b5_n_0 : STD_LOGIC;
  signal g19_b6_n_0 : STD_LOGIC;
  signal g19_b7_n_0 : STD_LOGIC;
  signal g1_b0_n_0 : STD_LOGIC;
  signal g1_b1_n_0 : STD_LOGIC;
  signal g1_b2_n_0 : STD_LOGIC;
  signal g1_b3_n_0 : STD_LOGIC;
  signal g1_b4_n_0 : STD_LOGIC;
  signal g1_b5_n_0 : STD_LOGIC;
  signal g1_b6_n_0 : STD_LOGIC;
  signal g1_b7_n_0 : STD_LOGIC;
  signal g20_b1_n_0 : STD_LOGIC;
  signal g20_b2_n_0 : STD_LOGIC;
  signal g20_b3_n_0 : STD_LOGIC;
  signal g20_b4_n_0 : STD_LOGIC;
  signal g20_b5_n_0 : STD_LOGIC;
  signal g20_b6_n_0 : STD_LOGIC;
  signal g20_b7_n_0 : STD_LOGIC;
  signal g21_b0_n_0 : STD_LOGIC;
  signal g21_b1_n_0 : STD_LOGIC;
  signal g21_b2_n_0 : STD_LOGIC;
  signal g21_b3_n_0 : STD_LOGIC;
  signal g21_b5_n_0 : STD_LOGIC;
  signal g21_b6_n_0 : STD_LOGIC;
  signal g21_b7_n_0 : STD_LOGIC;
  signal g22_b0_n_0 : STD_LOGIC;
  signal g22_b1_n_0 : STD_LOGIC;
  signal g22_b2_n_0 : STD_LOGIC;
  signal g22_b3_n_0 : STD_LOGIC;
  signal g22_b4_n_0 : STD_LOGIC;
  signal g22_b5_n_0 : STD_LOGIC;
  signal g22_b6_n_0 : STD_LOGIC;
  signal g22_b7_n_0 : STD_LOGIC;
  signal g23_b0_n_0 : STD_LOGIC;
  signal g23_b1_n_0 : STD_LOGIC;
  signal g23_b2_n_0 : STD_LOGIC;
  signal g23_b3_n_0 : STD_LOGIC;
  signal g23_b4_n_0 : STD_LOGIC;
  signal g23_b5_n_0 : STD_LOGIC;
  signal g23_b6_n_0 : STD_LOGIC;
  signal g23_b7_n_0 : STD_LOGIC;
  signal g24_b1_n_0 : STD_LOGIC;
  signal g24_b2_n_0 : STD_LOGIC;
  signal g24_b3_n_0 : STD_LOGIC;
  signal g24_b4_n_0 : STD_LOGIC;
  signal g24_b5_n_0 : STD_LOGIC;
  signal g24_b6_n_0 : STD_LOGIC;
  signal g24_b7_n_0 : STD_LOGIC;
  signal g25_b1_n_0 : STD_LOGIC;
  signal g25_b2_n_0 : STD_LOGIC;
  signal g25_b3_n_0 : STD_LOGIC;
  signal g25_b4_n_0 : STD_LOGIC;
  signal g25_b5_n_0 : STD_LOGIC;
  signal g25_b6_n_0 : STD_LOGIC;
  signal g25_b7_n_0 : STD_LOGIC;
  signal g26_b1_n_0 : STD_LOGIC;
  signal g26_b2_n_0 : STD_LOGIC;
  signal g26_b3_n_0 : STD_LOGIC;
  signal g26_b4_n_0 : STD_LOGIC;
  signal g26_b5_n_0 : STD_LOGIC;
  signal g26_b6_n_0 : STD_LOGIC;
  signal g26_b7_n_0 : STD_LOGIC;
  signal g27_b0_n_0 : STD_LOGIC;
  signal g27_b1_n_0 : STD_LOGIC;
  signal g27_b2_n_0 : STD_LOGIC;
  signal g27_b3_n_0 : STD_LOGIC;
  signal g27_b5_n_0 : STD_LOGIC;
  signal g27_b6_n_0 : STD_LOGIC;
  signal g27_b7_n_0 : STD_LOGIC;
  signal g28_b1_n_0 : STD_LOGIC;
  signal g28_b2_n_0 : STD_LOGIC;
  signal g28_b3_n_0 : STD_LOGIC;
  signal g28_b4_n_0 : STD_LOGIC;
  signal g28_b5_n_0 : STD_LOGIC;
  signal g28_b6_n_0 : STD_LOGIC;
  signal g28_b7_n_0 : STD_LOGIC;
  signal g29_b0_n_0 : STD_LOGIC;
  signal g29_b1_n_0 : STD_LOGIC;
  signal g29_b2_n_0 : STD_LOGIC;
  signal g29_b3_n_0 : STD_LOGIC;
  signal g29_b4_n_0 : STD_LOGIC;
  signal g29_b5_n_0 : STD_LOGIC;
  signal g29_b6_n_0 : STD_LOGIC;
  signal g29_b7_n_0 : STD_LOGIC;
  signal g2_b0_n_0 : STD_LOGIC;
  signal g2_b1_n_0 : STD_LOGIC;
  signal g2_b2_n_0 : STD_LOGIC;
  signal g2_b3_n_0 : STD_LOGIC;
  signal g2_b4_n_0 : STD_LOGIC;
  signal g2_b5_n_0 : STD_LOGIC;
  signal g2_b6_n_0 : STD_LOGIC;
  signal g2_b7_n_0 : STD_LOGIC;
  signal g30_b0_n_0 : STD_LOGIC;
  signal g30_b1_n_0 : STD_LOGIC;
  signal g30_b2_n_0 : STD_LOGIC;
  signal g30_b3_n_0 : STD_LOGIC;
  signal g30_b4_n_0 : STD_LOGIC;
  signal g30_b5_n_0 : STD_LOGIC;
  signal g30_b6_n_0 : STD_LOGIC;
  signal g30_b7_n_0 : STD_LOGIC;
  signal g31_b1_n_0 : STD_LOGIC;
  signal g31_b2_n_0 : STD_LOGIC;
  signal g31_b3_n_0 : STD_LOGIC;
  signal g31_b4_n_0 : STD_LOGIC;
  signal g31_b5_n_0 : STD_LOGIC;
  signal g31_b6_n_0 : STD_LOGIC;
  signal g31_b7_n_0 : STD_LOGIC;
  signal g3_b0_n_0 : STD_LOGIC;
  signal g3_b1_n_0 : STD_LOGIC;
  signal g3_b2_n_0 : STD_LOGIC;
  signal g3_b3_n_0 : STD_LOGIC;
  signal g3_b4_n_0 : STD_LOGIC;
  signal g3_b5_n_0 : STD_LOGIC;
  signal g3_b6_n_0 : STD_LOGIC;
  signal g3_b7_n_0 : STD_LOGIC;
  signal g4_b1_n_0 : STD_LOGIC;
  signal g4_b2_n_0 : STD_LOGIC;
  signal g4_b3_n_0 : STD_LOGIC;
  signal g4_b4_n_0 : STD_LOGIC;
  signal g4_b5_n_0 : STD_LOGIC;
  signal g4_b6_n_0 : STD_LOGIC;
  signal g4_b7_n_0 : STD_LOGIC;
  signal g5_b0_n_0 : STD_LOGIC;
  signal g5_b1_n_0 : STD_LOGIC;
  signal g5_b2_n_0 : STD_LOGIC;
  signal g5_b3_n_0 : STD_LOGIC;
  signal g5_b4_n_0 : STD_LOGIC;
  signal g5_b5_n_0 : STD_LOGIC;
  signal g5_b6_n_0 : STD_LOGIC;
  signal g5_b7_n_0 : STD_LOGIC;
  signal g6_b1_n_0 : STD_LOGIC;
  signal g6_b2_n_0 : STD_LOGIC;
  signal g6_b3_n_0 : STD_LOGIC;
  signal g6_b4_n_0 : STD_LOGIC;
  signal g6_b5_n_0 : STD_LOGIC;
  signal g6_b6_n_0 : STD_LOGIC;
  signal g6_b7_n_0 : STD_LOGIC;
  signal g7_b0_n_0 : STD_LOGIC;
  signal g7_b1_n_0 : STD_LOGIC;
  signal g7_b2_n_0 : STD_LOGIC;
  signal g7_b3_n_0 : STD_LOGIC;
  signal g7_b4_n_0 : STD_LOGIC;
  signal g7_b5_n_0 : STD_LOGIC;
  signal g7_b6_n_0 : STD_LOGIC;
  signal g7_b7_n_0 : STD_LOGIC;
  signal g8_b1_n_0 : STD_LOGIC;
  signal g8_b2_n_0 : STD_LOGIC;
  signal g8_b3_n_0 : STD_LOGIC;
  signal g8_b4_n_0 : STD_LOGIC;
  signal g8_b6_n_0 : STD_LOGIC;
  signal g8_b7_n_0 : STD_LOGIC;
  signal g9_b1_n_0 : STD_LOGIC;
  signal g9_b2_n_0 : STD_LOGIC;
  signal g9_b3_n_0 : STD_LOGIC;
  signal g9_b4_n_0 : STD_LOGIC;
  signal g9_b5_n_0 : STD_LOGIC;
  signal g9_b6_n_0 : STD_LOGIC;
  signal g9_b7_n_0 : STD_LOGIC;
  signal hc : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \hc[2]_i_1_n_0\ : STD_LOGIC;
  signal \hc[5]_i_2_n_0\ : STD_LOGIC;
  signal \hc[7]_i_1_n_0\ : STD_LOGIC;
  signal \hc[7]_i_2_n_0\ : STD_LOGIC;
  signal \hc[8]_i_2_n_0\ : STD_LOGIC;
  signal \hc[9]_i_2_n_0\ : STD_LOGIC;
  signal hs_i_2_n_0 : STD_LOGIC;
  signal hs_i_3_n_0 : STD_LOGIC;
  signal hs_i_4_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal vc : STD_LOGIC;
  signal \vc[0]_i_1_n_0\ : STD_LOGIC;
  signal \vc[0]_rep_i_1_n_0\ : STD_LOGIC;
  signal \vc[1]_i_1_n_0\ : STD_LOGIC;
  signal \vc[1]_rep_i_1_n_0\ : STD_LOGIC;
  signal \vc[2]_i_1_n_0\ : STD_LOGIC;
  signal \vc[3]_i_1_n_0\ : STD_LOGIC;
  signal \vc[4]_i_1_n_0\ : STD_LOGIC;
  signal \vc[5]_i_1_n_0\ : STD_LOGIC;
  signal \vc[6]_i_1_n_0\ : STD_LOGIC;
  signal \vc[6]_i_2_n_0\ : STD_LOGIC;
  signal \vc[7]_i_1_n_0\ : STD_LOGIC;
  signal \vc[8]_i_1_n_0\ : STD_LOGIC;
  signal \vc[9]_i_2_n_0\ : STD_LOGIC;
  signal \vc[9]_i_3_n_0\ : STD_LOGIC;
  signal \vc[9]_i_4_n_0\ : STD_LOGIC;
  signal \vc[9]_i_5_n_0\ : STD_LOGIC;
  signal \vc[9]_i_6_n_0\ : STD_LOGIC;
  signal \vc[9]_i_7_n_0\ : STD_LOGIC;
  signal \vc_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \vc_reg[1]_rep_n_0\ : STD_LOGIC;
  signal \^vc_reg[6]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal vga_to_hdmi_i_154_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_155_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_156_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_157_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_158_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_159_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_160_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_161_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_162_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_163_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_164_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_165_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_166_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_167_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_168_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_169_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_16_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_170_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_173_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_174_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_175_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_176_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_177_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_178_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_179_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_17_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_180_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_181_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_182_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_183_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_184_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_185_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_186_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_187_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_188_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_189_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_18_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_190_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_191_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_192_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_193_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_194_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_195_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_196_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_197_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_198_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_199_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_19_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_200_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_201_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_202_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_203_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_204_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_205_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_206_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_207_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_208_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_209_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_210_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_211_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_212_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_213_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_214_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_215_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_216_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_217_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_218_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_219_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_220_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_221_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_222_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_223_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_224_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_225_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_226_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_227_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_228_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_229_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_230_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_231_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_232_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_233_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_234_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_235_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_236_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_237_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_238_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_239_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_240_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_241_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_242_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_243_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_244_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_245_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_246_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_247_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_248_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_249_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_250_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_251_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_252_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_253_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_254_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_255_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_256_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_257_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_258_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_259_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_260_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_261_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_262_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_263_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_264_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_265_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_266_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_267_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_268_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_269_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_270_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_271_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_272_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_273_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_274_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_275_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_276_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_277_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_278_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_279_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_280_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_281_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_282_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_283_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_284_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_285_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_286_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_287_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_288_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_289_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_290_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_291_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_292_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_293_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_294_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_295_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_296_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_297_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_298_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_299_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_300_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_301_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_302_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_303_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_304_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_305_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_306_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_307_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_308_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_309_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_310_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_311_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_312_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_313_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_314_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_315_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_316_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_317_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_318_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_319_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_320_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_321_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_322_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_323_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_324_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_325_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_43_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_50_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_52_n_0 : STD_LOGIC;
  signal vs_i_1_n_0 : STD_LOGIC;
  signal vs_i_2_n_0 : STD_LOGIC;
  signal vs_i_3_n_0 : STD_LOGIC;
  signal vs_i_4_n_0 : STD_LOGIC;
  signal NLW_blk_mem_i_17_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_blk_mem_i_17_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of blk_mem_i_17 : label is 35;
  attribute ADDER_THRESHOLD of blk_mem_i_18 : label is 35;
  attribute ADDER_THRESHOLD of blk_mem_i_19 : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of g11_b7 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of g19_b0 : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of g27_b0 : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of g5_b0 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of g6_b7 : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \hc[1]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \hc[2]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \hc[3]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \hc[4]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \hc[5]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \hc[6]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \hc[7]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \hc[7]_i_2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \hc[8]_i_2\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of hs_i_2 : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of hs_i_3 : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of hs_i_4 : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \vc[1]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \vc[2]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \vc[3]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \vc[4]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \vc[6]_i_2\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \vc[7]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \vc[8]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \vc[9]_i_3\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \vc[9]_i_6\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \vc[9]_i_7\ : label is "soft_lutpair62";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \vc_reg[0]\ : label is "vc_reg[0]";
  attribute ORIG_CELL_NAME of \vc_reg[0]_rep\ : label is "vc_reg[0]";
  attribute ORIG_CELL_NAME of \vc_reg[1]\ : label is "vc_reg[1]";
  attribute ORIG_CELL_NAME of \vc_reg[1]_rep\ : label is "vc_reg[1]";
  attribute SOFT_HLUTNM of vga_to_hdmi_i_152 : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of vga_to_hdmi_i_153 : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of vga_to_hdmi_i_17 : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of vga_to_hdmi_i_171 : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of vga_to_hdmi_i_172 : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of vga_to_hdmi_i_206 : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of vga_to_hdmi_i_207 : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of vga_to_hdmi_i_46 : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of vga_to_hdmi_i_47 : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of vga_to_hdmi_i_60 : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of vga_to_hdmi_i_61 : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of vs_i_2 : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of vs_i_4 : label is "soft_lutpair50";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
  \vc_reg[6]_0\(2 downto 0) <= \^vc_reg[6]_0\(2 downto 0);
blk_mem_i_17: unisim.vcomponents.CARRY4
     port map (
      CI => blk_mem_i_18_n_0,
      CO(3 downto 0) => NLW_blk_mem_i_17_CO_UNCONNECTED(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_blk_mem_i_17_O_UNCONNECTED(3 downto 1),
      O(0) => addrb(8),
      S(3 downto 1) => B"000",
      S(0) => blk_mem_i_21_n_0
    );
blk_mem_i_18: unisim.vcomponents.CARRY4
     port map (
      CI => blk_mem_i_19_n_0,
      CO(3) => blk_mem_i_18_n_0,
      CO(2) => blk_mem_i_18_n_1,
      CO(1) => blk_mem_i_18_n_2,
      CO(0) => blk_mem_i_18_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => addrb(7 downto 4),
      S(3 downto 0) => \color_mapper_inst/bram_addr_b2\(10 downto 7)
    );
blk_mem_i_19: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => blk_mem_i_19_n_0,
      CO(2) => blk_mem_i_19_n_1,
      CO(1) => blk_mem_i_19_n_2,
      CO(0) => blk_mem_i_19_n_3,
      CYINIT => '0',
      DI(3) => \^q\(4),
      DI(2 downto 1) => \^vc_reg[6]_0\(1 downto 0),
      DI(0) => '0',
      O(3 downto 0) => addrb(3 downto 0),
      S(3 downto 1) => S(2 downto 0),
      S(0) => drawX(6)
    );
blk_mem_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => drawY(7),
      I1 => \^vc_reg[6]_0\(2),
      I2 => \^vc_reg[6]_0\(1),
      I3 => drawY(8),
      O => blk_mem_i_21_n_0
    );
blk_mem_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55778880"
    )
        port map (
      I0 => drawY(7),
      I1 => \^vc_reg[6]_0\(2),
      I2 => \^vc_reg[6]_0\(0),
      I3 => \^vc_reg[6]_0\(1),
      I4 => drawY(8),
      O => \color_mapper_inst/bram_addr_b2\(10)
    );
blk_mem_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0177EA00"
    )
        port map (
      I0 => drawY(8),
      I1 => \^vc_reg[6]_0\(1),
      I2 => \^vc_reg[6]_0\(0),
      I3 => \^vc_reg[6]_0\(2),
      I4 => drawY(7),
      O => \color_mapper_inst/bram_addr_b2\(9)
    );
blk_mem_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8177788"
    )
        port map (
      I0 => \^vc_reg[6]_0\(1),
      I1 => drawY(7),
      I2 => \^vc_reg[6]_0\(0),
      I3 => drawY(8),
      I4 => \^vc_reg[6]_0\(2),
      O => \color_mapper_inst/bram_addr_b2\(8)
    );
blk_mem_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^vc_reg[6]_0\(0),
      I1 => \^vc_reg[6]_0\(2),
      I2 => \^vc_reg[6]_0\(1),
      I3 => drawY(7),
      O => \color_mapper_inst/bram_addr_b2\(7)
    );
g0_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000007F807F80000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g0_b0_n_0
    );
g0_b0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(24),
      I1 => drawX(3),
      I2 => doutb(8),
      O => g0_b0_i_1_n_0
    );
g0_b0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(25),
      I1 => drawX(3),
      I2 => doutb(9),
      O => g0_b0_i_2_n_0
    );
g0_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01E00FFC08040000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g0_b1_n_0
    );
g0_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F00F6C08940000"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g0_b2_n_0
    );
g0_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F00E7C09840000"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g0_b3_n_0
    );
g0_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FE00E7C09840000"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g0_b4_n_0
    );
g0_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F00F6C08940000"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g0_b5_n_0
    );
g0_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F00FFC08040000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g0_b6_n_0
    );
g0_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01E007F807F80000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g0_b7_n_0
    );
g10_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008002A000000000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g10_b1_n_0
    );
g10_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008003E003F00804"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g10_b2_n_0
    );
g10_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03E001C007F80C0C"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g10_b3_n_0
    );
g10_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03E001C00C0C07F8"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g10_b4_n_0
    );
g10_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008003E0080403F0"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g10_b5_n_0
    );
g10_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g10_b7_n_0
    );
g11_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030000000800000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g11_b1_n_0
    );
g11_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0060000000800000"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g11_b2_n_0
    );
g11_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C00C0000800E00"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g11_b3_n_0
    );
g11_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01800C0000801E00"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g11_b4_n_0
    );
g11_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300000000801000"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g11_b5_n_0
    );
g11_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0600000000800000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g11_b6_n_0
    );
g11_b7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => drawY(1),
      I1 => drawY(2),
      I2 => drawY(3),
      I3 => g0_b0_i_1_n_0,
      I4 => g0_b0_i_2_n_0,
      O => g11_b7_n_0
    );
g12_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07B80C18080007F8"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g12_b1_n_0
    );
g12_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFC0C3C08000FFC"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g12_b2_n_0
    );
g12_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"084408640FFC0864"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g12_b3_n_0
    );
g12_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"084408C40FFC08C4"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g12_b4_n_0
    );
g12_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0844098408180984"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g12_b5_n_0
    );
g12_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0C0F0C08100FFC"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g12_b6_n_0
    );
g12_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04080E08000007F8"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g12_b7_n_0
    );
g13_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003C078007840880"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g13_b1_n_0
    );
g13_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007C0FC00FC40FFC"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g13_b2_n_0
    );
g13_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C4084408440FFC"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g13_b3_n_0
    );
g13_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F84084408440898"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g13_b4_n_0
    );
g13_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F04084C084400B0"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g13_b5_n_0
    );
g13_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C0FF80C7C00E0"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g13_b6_n_0
    );
g13_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C07F0047C00C0"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g13_b7_n_0
    );
g14_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000003F807B8"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g14_b1_n_0
    );
g14_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000007FC0FFC"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g14_b2_n_0
    );
g14_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"063006300C440844"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g14_b3_n_0
    );
g14_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E30063008440844"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g14_b4_n_0
    );
g14_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000008440844"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g14_b5_n_0
    );
g14_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000087C0FFC"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g14_b6_n_0
    );
g14_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000003807B8"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g14_b7_n_0
    );
g15_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0018008001200808"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g15_b1_n_0
    );
g15_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003C01C001200C18"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g15_b2_n_0
    );
g15_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DE4036001200630"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g15_b3_n_0
    );
g15_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DC4063001200360"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g15_b4_n_0
    );
g15_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00040C18012001C0"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g15_b5_n_0
    );
g15_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001C080801200080"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g15_b6_n_0
    );
g15_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0018000000000000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g15_b7_n_0
    );
g16_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"061807B80FE001F8"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g16_b1_n_0
    );
g16_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0C0FFC0FF00BFC"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g16_b2_n_0
    );
g16_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0804084400980BC4"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g16_b3_n_0
    );
g16_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08040844008C0BC4"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g16_b4_n_0
    );
g16_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0C0FFC00980804"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g16_b5_n_0
    );
g16_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F80FFC0FF00FFC"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g16_b6_n_0
    );
g16_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F008040FE007F8"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g16_b7_n_0
    );
g17_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F98001C0E1C03F0"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g17_b1_n_0
    );
g17_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"078C000C0C0C07F8"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g17_b2_n_0
    );
g17_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088400E408E40C0C"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g17_b3_n_0
    );
g17_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0884084408440804"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g17_b4_n_0
    );
g17_b5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"223E3E3E"
    )
        port map (
      I0 => drawY(1),
      I1 => drawY(2),
      I2 => drawY(3),
      I3 => g0_b0_i_1_n_0,
      I4 => g0_b0_i_2_n_0,
      O => g17_b5_n_0
    );
g17_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F80FFC0FFC0FFC"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g17_b6_n_0
    );
g17_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F0080408040804"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g17_b7_n_0
    );
g18_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E1C000400000FFC"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g18_b1_n_0
    );
g18_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F3C07FC08040FFC"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g18_b2_n_0
    );
g18_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01E00FFC0FFC0040"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g18_b3_n_0
    );
g18_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C008040FFC0040"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g18_b4_n_0
    );
g18_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFC080008040040"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g18_b5_n_0
    );
g18_b6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3E30003E"
    )
        port map (
      I0 => drawY(1),
      I1 => drawY(2),
      I2 => drawY(3),
      I3 => g0_b0_i_1_n_0,
      I4 => g0_b0_i_2_n_0,
      O => g18_b6_n_0
    );
g18_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0804070000000FFC"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g18_b7_n_0
    );
g19_b0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003E00"
    )
        port map (
      I0 => drawY(1),
      I1 => drawY(2),
      I2 => drawY(3),
      I3 => g0_b0_i_1_n_0,
      I4 => g0_b0_i_2_n_0,
      O => g19_b0_n_0
    );
g19_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F80FFC0FFC0E00"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g19_b1_n_0
    );
g19_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFC0FFC00380C00"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g19_b2_n_0
    );
g19_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080400E000700800"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g19_b3_n_0
    );
g19_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0804007000700804"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g19_b4_n_0
    );
g19_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0804003800380FFC"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g19_b5_n_0
    );
g19_b6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3E"
    )
        port map (
      I0 => drawY(1),
      I1 => drawY(2),
      I2 => drawY(3),
      O => g19_b6_n_0
    );
g19_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F80FFC0FFC0804"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g19_b7_n_0
    );
g1_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000C001C00000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g1_b0_n_0
    );
g1_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000001E001C00080"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g1_b1_n_0
    );
g1_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"018009F009F001C0"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g1_b2_n_0
    );
g1_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03C00FF80E3803E0"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g1_b3_n_0
    );
g1_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03C00FF80E3807F0"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g1_b4_n_0
    );
g1_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"018009F009F003E0"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g1_b5_n_0
    );
g1_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000001E001C001C0"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g1_b6_n_0
    );
g1_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000C001C00080"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g1_b7_n_0
    );
g20_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07180F3827F80038"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g20_b1_n_0
    );
g20_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F9C0FFC3FFC007C"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g20_b2_n_0
    );
g20_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08C400C43C040044"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g20_b3_n_0
    );
g20_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"084400440E040844"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g20_b4_n_0
    );
g20_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08640FFC08040FFC"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g20_b5_n_0
    );
g20_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E3C0FFC0FFC0FFC"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g20_b6_n_0
    );
g20_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0618080407F80804"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g20_b7_n_0
    );
g21_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03FC01FC0000001C"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g21_b0_n_0
    );
g21_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFC03FC07FC000C"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g21_b1_n_0
    );
g21_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E0006000FFC0804"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g21_b2_n_0
    );
g21_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03800C0008000FFC"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g21_b3_n_0
    );
g21_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E00060008000804"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g21_b5_n_0
    );
g21_b6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3E1E3E02"
    )
        port map (
      I0 => drawY(1),
      I1 => drawY(2),
      I2 => drawY(3),
      I3 => g0_b0_i_1_n_0,
      I4 => g0_b0_i_2_n_0,
      O => g21_b6_n_0
    );
g21_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03FC01FC07FC001C"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g21_b7_n_0
    );
g22_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000E0C001C0C0C"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g22_b0_n_0
    );
g22_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000C1C003C0E1C"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g22_b1_n_0
    );
g22_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0804083408600330"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g22_b2_n_0
    );
g22_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080408640FC001E0"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g22_b3_n_0
    );
g22_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFC08C40FC001E0"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g22_b4_n_0
    );
g22_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFC098408600330"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g22_b5_n_0
    );
g22_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F0C003C0E1C"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g22_b6_n_0
    );
g22_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000E1C001C0C0C"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g22_b7_n_0
    );
g23_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g23_b0_n_0
    );
g23_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000800000E00"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g23_b1_n_0
    );
g23_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000C0FFC0700"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g23_b2_n_0
    );
g23_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"200000060FFC0380"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g23_b3_n_0
    );
g23_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000003080401C0"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g23_b4_n_0
    );
g23_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000006080400E0"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g23_b5_n_0
    );
g23_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000C00000070"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g23_b6_n_0
    );
g23_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000800000038"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g23_b7_n_0
    );
g24_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0440078008000000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g24_b1_n_0
    );
g24_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C600FC00FC00000"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g24_b2_n_0
    );
g24_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0820086007E00004"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g24_b3_n_0
    );
g24_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0820082008A00007"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g24_b4_n_0
    );
g24_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08200FFC08A00003"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g24_b5_n_0
    );
g24_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FE00FFC0FA00000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g24_b6_n_0
    );
g24_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07C0000407000000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g24_b7_n_0
    );
g25_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000004C00800"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g25_b1_n_0
    );
g25_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FE000180CE00FFC"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g25_b2_n_0
    );
g25_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FC0000C08A007FC"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g25_b3_n_0
    );
g25_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4820084408A00824"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g25_b4_n_0
    );
g25_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"48200FFC08A00860"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g25_b5_n_0
    );
g25_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FE00FF80FE00FC0"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g25_b6_n_0
    );
g25_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"27C0084007C00780"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g25_b7_n_0
    );
g26_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C203FEC00000FC0"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g26_b1_n_0
    );
g26_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E607FEC08000FE0"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g26_b2_n_0
    );
g26_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03C040200FEC0020"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g26_b3_n_0
    );
g26_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"018040000FEC0040"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g26_b4_n_0
    );
g26_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFC700008200FFC"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g26_b5_n_0
    );
g26_b6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3E40003E"
    )
        port map (
      I0 => drawY(1),
      I1 => drawY(2),
      I2 => drawY(3),
      I3 => g0_b0_i_1_n_0,
      I4 => g0_b0_i_2_n_0,
      O => g26_b6_n_0
    );
g26_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0804000000000804"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g26_b7_n_0
    );
g27_b0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003800"
    )
        port map (
      I0 => drawY(1),
      I1 => drawY(2),
      I2 => drawY(3),
      I3 => g0_b0_i_1_n_0,
      I4 => g0_b0_i_2_n_0,
      O => g27_b0_n_0
    );
g27_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07C00FC00FE00000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g27_b1_n_0
    );
g27_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FE00FE000600800"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g27_b2_n_0
    );
g27_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"082000200FC00FFC"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g27_b3_n_0
    );
g27_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08200FC000600804"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g27_b5_n_0
    );
g27_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FE00FE00FE00000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g27_b6_n_0
    );
g27_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07C000200FE00000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g27_b7_n_0
    );
g28_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"044000C0402007C0"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g28_b1_n_0
    );
g28_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E6000E07FE00FE0"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g28_b2_n_0
    );
g28_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B2000207FC00820"
    )
        port map (
      I0 => drawY(0),
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g28_b3_n_0
    );
g28_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0920086048204820"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g28_b4_n_0
    );
g28_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"09A00FC008207FC0"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g28_b5_n_0
    );
g28_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CE00FE00FE07FE0"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g28_b6_n_0
    );
g28_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0440082007C04020"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g28_b7_n_0
    );
g29_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07E001E000000000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g29_b0_n_0
    );
g29_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FE003E008000400"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g29_b1_n_0
    );
g29_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0006000FE00C20"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g29_b2_n_0
    );
g29_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07000C0007E00820"
    )
        port map (
      I0 => drawY(0),
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g29_b3_n_0
    );
g29_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07000C0008000FFC"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g29_b4_n_0
    );
g29_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C000600080007F8"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g29_b5_n_0
    );
g29_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FE003E00FE00020"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g29_b6_n_0
    );
g29_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07E001E007E00020"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g29_b7_n_0
    );
g2_b0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => g0_b0_i_1_n_0,
      O => g2_b0_n_0
    );
g2_b1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06E718FF"
    )
        port map (
      I0 => drawY(1),
      I1 => drawY(2),
      I2 => drawY(3),
      I3 => g0_b0_i_1_n_0,
      I4 => g0_b0_i_2_n_0,
      O => g2_b1_n_0
    );
g2_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"078CF99F0660FE7F"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g2_b2_n_0
    );
g2_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FDCFBDF0420FC3F"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g2_b3_n_0
    );
g2_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0874FBDF0420FC3F"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g2_b4_n_0
    );
g2_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0860F99F0660FE7F"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g2_b5_n_0
    );
g2_b6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"38E718FF"
    )
        port map (
      I0 => drawY(1),
      I1 => drawY(2),
      I2 => drawY(3),
      I3 => g0_b0_i_1_n_0,
      I4 => g0_b0_i_2_n_0,
      O => g2_b6_n_0
    );
g2_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0780FFFF0000FFFF"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g2_b7_n_0
    );
g30_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000820"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g30_b0_n_0
    );
g30_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08040C201FE00C60"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g30_b1_n_0
    );
g30_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08040C603FE006C0"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g30_b2_n_0
    );
g30_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FBC08E068000380"
    )
        port map (
      I0 => drawY(0),
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g30_b3_n_0
    );
g30_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F809A048000380"
    )
        port map (
      I0 => drawY(0),
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g30_b4_n_0
    );
g30_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00400B20480006C0"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g30_b5_n_0
    );
g30_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00400E604FE00C60"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g30_b6_n_0
    );
g30_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000C6047E00820"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g30_b7_n_0
    );
g31_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0780000400400000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g31_b1_n_0
    );
g31_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07C0000C00400000"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g31_b2_n_0
    );
g31_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0460000807F80FBC"
    )
        port map (
      I0 => drawY(0),
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g31_b3_n_0
    );
g31_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0430000C0FBC0FBC"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g31_b4_n_0
    );
g31_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0460000408040000"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g31_b5_n_0
    );
g31_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07C0000C08040000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g31_b6_n_0
    );
g31_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0780000800000000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g31_b7_n_0
    );
g3_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A007FC001C0000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g3_b0_n_0
    );
g3_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A00FFC001C0278"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g3_b1_n_0
    );
g3_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01C00E14001402FC"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g3_b2_n_0
    );
g3_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F78001400140F84"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g3_b3_n_0
    );
g3_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F78001407FC0F84"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g3_b4_n_0
    );
g3_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01C00FFC0FFC02FC"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g3_b5_n_0
    );
g3_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A01FFC0E000278"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g3_b6_n_0
    );
g3_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A01C000C000000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g3_b7_n_0
    );
g4_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DFC01100FFE0040"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g4_b1_n_0
    );
g4_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DFC031807FC0040"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g4_b2_n_0
    );
g4_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000007FC03F800E0"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g4_b3_n_0
    );
g4_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000007FC01F001F0"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g4_b4_n_0
    );
g4_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DFC031800E003F8"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g4_b5_n_0
    );
g4_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DFC0110004007FC"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g4_b6_n_0
    );
g4_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400FFE"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g4_b7_n_0
    );
g5_b0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000003E"
    )
        port map (
      I0 => drawY(1),
      I1 => drawY(2),
      I2 => drawY(3),
      I3 => g0_b0_i_1_n_0,
      I4 => g0_b0_i_2_n_0,
      O => g5_b0_n_0
    );
g5_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"09100F0008C40FFC"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g5_b1_n_0
    );
g5_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B180F001DE60004"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g5_b2_n_0
    );
g5_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFC0F0017320FFC"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g5_b3_n_0
    );
g5_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFC0F0012120FFC"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g5_b4_n_0
    );
g5_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B180F00133A0044"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g5_b5_n_0
    );
g5_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"09100F0019EE007C"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g5_b6_n_0
    );
g5_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F0008C40038"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g5_b7_n_0
    );
g6_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080008002000010"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g6_b1_n_0
    );
g6_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008001C006000018"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g6_b2_n_0
    );
g6_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008003E00FFC0FFC"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g6_b3_n_0
    );
g6_b4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A00FFC"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_2_n_0,
      O => g6_b4_n_0
    );
g6_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03E0008006000018"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g6_b5_n_0
    );
g6_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01C0008002000010"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g6_b6_n_0
    );
g6_b7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_2_n_0,
      O => g6_b7_n_0
    );
g7_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g7_b0_n_0
    );
g7_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030060001C00200"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g7_b1_n_0
    );
g7_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0078003E00200"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g7_b2_n_0
    );
g7_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F007E000800200"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g7_b3_n_0
    );
g7_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F007F000800200"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g7_b4_n_0
    );
g7_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F007E003E00200"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g7_b5_n_0
    );
g7_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0078001C003C0"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g7_b6_n_0
    );
g7_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00300600008003C0"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g7_b7_n_0
    );
g8_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0220000E00000000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g8_b1_n_0
    );
g8_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF8001E00380000"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g8_b2_n_0
    );
g8_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF800000DFC0000"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g8_b3_n_0
    );
g8_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"022000000DFC0000"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g8_b4_n_0
    );
g8_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF8000E00000000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g8_b6_n_0
    );
g8_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0220000000000000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g8_b7_n_0
    );
g9_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000008400C300798"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g9_b1_n_0
    );
g9_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000FD80C600FCC"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g9_b2_n_0
    );
g9_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000007BC00C03847"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g9_b3_n_0
    );
g9_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000E08E401803847"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g9_b4_n_0
    );
g9_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001E087C03000844"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g9_b5_n_0
    );
g9_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00100FD806300C7C"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g9_b6_n_0
    );
g9_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000007800C300638"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => g0_b0_i_1_n_0,
      I5 => g0_b0_i_2_n_0,
      O => g9_b7_n_0
    );
\hc[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => drawX(0),
      O => hc(0)
    );
\hc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => drawX(0),
      I1 => drawX(1),
      O => hc(1)
    );
\hc[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => drawX(2),
      I1 => drawX(1),
      I2 => drawX(0),
      O => \hc[2]_i_1_n_0\
    );
\hc[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => drawX(3),
      I1 => drawX(1),
      I2 => drawX(0),
      I3 => drawX(2),
      O => hc(3)
    );
\hc[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => drawX(2),
      I1 => drawX(0),
      I2 => drawX(1),
      I3 => drawX(3),
      I4 => \^q\(0),
      O => hc(4)
    );
\hc[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8828"
    )
        port map (
      I0 => \hc[5]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \hc[7]_i_2_n_0\,
      O => hc(5)
    );
\hc[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF7FF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => drawX(6),
      O => \hc[5]_i_2_n_0\
    );
\hc[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => drawX(6),
      I1 => \hc[7]_i_2_n_0\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => hc(6)
    );
\hc[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6AAAAA"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => drawX(6),
      I3 => \hc[7]_i_2_n_0\,
      I4 => \^q\(0),
      O => \hc[7]_i_1_n_0\
    );
\hc[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => drawX(2),
      I1 => drawX(0),
      I2 => drawX(1),
      I3 => drawX(3),
      O => \hc[7]_i_2_n_0\
    );
\hc[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000009AAAAAAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \hc[8]_i_2_n_0\,
      I2 => drawX(6),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => vc,
      O => hc(8)
    );
\hc[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => drawX(3),
      I1 => drawX(1),
      I2 => drawX(0),
      I3 => drawX(2),
      I4 => \^q\(0),
      O => \hc[8]_i_2_n_0\
    );
\hc[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \hc[9]_i_2_n_0\,
      I1 => \^q\(4),
      I2 => vc,
      O => hc(9)
    );
\hc[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \hc[7]_i_2_n_0\,
      I3 => drawX(6),
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => \hc[9]_i_2_n_0\
    );
\hc_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => '1',
      CLR => rst,
      D => hc(0),
      Q => drawX(0)
    );
\hc_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => '1',
      CLR => rst,
      D => hc(1),
      Q => drawX(1)
    );
\hc_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => '1',
      CLR => rst,
      D => \hc[2]_i_1_n_0\,
      Q => drawX(2)
    );
\hc_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => '1',
      CLR => rst,
      D => hc(3),
      Q => drawX(3)
    );
\hc_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => '1',
      CLR => rst,
      D => hc(4),
      Q => \^q\(0)
    );
\hc_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => '1',
      CLR => rst,
      D => hc(5),
      Q => \^q\(1)
    );
\hc_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => '1',
      CLR => rst,
      D => hc(6),
      Q => drawX(6)
    );
\hc_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => '1',
      CLR => rst,
      D => \hc[7]_i_1_n_0\,
      Q => \^q\(2)
    );
\hc_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => '1',
      CLR => rst,
      D => hc(8),
      Q => \^q\(3)
    );
\hc_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => '1',
      CLR => rst,
      D => hc(9),
      Q => \^q\(4)
    );
hs_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF7DFF7F7"
    )
        port map (
      I0 => hs_i_2_n_0,
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => hs_i_3_n_0,
      I4 => \^q\(2),
      I5 => hs_i_4_n_0,
      O => p_0_in
    );
hs_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6FFFFFFF"
    )
        port map (
      I0 => \hc[7]_i_2_n_0\,
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => drawX(6),
      O => hs_i_2_n_0
    );
hs_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \hc[7]_i_2_n_0\,
      I2 => drawX(6),
      I3 => \^q\(1),
      O => hs_i_3_n_0
    );
hs_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D555575"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \hc[7]_i_2_n_0\,
      I3 => \^q\(1),
      I4 => drawX(6),
      O => hs_i_4_n_0
    );
hs_reg: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => '1',
      CLR => rst,
      D => p_0_in,
      Q => hsync
    );
\vc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => drawY(0),
      I1 => \vc[9]_i_5_n_0\,
      O => \vc[0]_i_1_n_0\
    );
\vc[0]_rep_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => drawY(0),
      I1 => \vc[9]_i_5_n_0\,
      O => \vc[0]_rep_i_1_n_0\
    );
\vc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => drawY(1),
      I1 => drawY(0),
      O => \vc[1]_i_1_n_0\
    );
\vc[1]_rep_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => drawY(1),
      I1 => drawY(0),
      O => \vc[1]_rep_i_1_n_0\
    );
\vc[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => \vc[9]_i_5_n_0\,
      O => \vc[2]_i_1_n_0\
    );
\vc[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15554000"
    )
        port map (
      I0 => \vc[9]_i_5_n_0\,
      I1 => drawY(1),
      I2 => drawY(0),
      I3 => drawY(2),
      I4 => drawY(3),
      O => \vc[3]_i_1_n_0\
    );
\vc[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^vc_reg[6]_0\(0),
      I1 => drawY(2),
      I2 => drawY(3),
      I3 => drawY(0),
      I4 => drawY(1),
      O => \vc[4]_i_1_n_0\
    );
\vc[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^vc_reg[6]_0\(0),
      I1 => drawY(2),
      I2 => drawY(3),
      I3 => drawY(0),
      I4 => drawY(1),
      I5 => \^vc_reg[6]_0\(1),
      O => \vc[5]_i_1_n_0\
    );
\vc[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF40000000"
    )
        port map (
      I0 => \vc[6]_i_2_n_0\,
      I1 => drawY(3),
      I2 => drawY(2),
      I3 => \^vc_reg[6]_0\(0),
      I4 => \^vc_reg[6]_0\(1),
      I5 => \^vc_reg[6]_0\(2),
      O => \vc[6]_i_1_n_0\
    );
\vc[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      O => \vc[6]_i_2_n_0\
    );
\vc[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => drawY(7),
      I1 => \^vc_reg[6]_0\(2),
      I2 => \vc[9]_i_4_n_0\,
      O => \vc[7]_i_1_n_0\
    );
\vc[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => drawY(8),
      I1 => drawY(7),
      I2 => \vc[9]_i_4_n_0\,
      I3 => \^vc_reg[6]_0\(2),
      O => \vc[8]_i_1_n_0\
    );
\vc[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F800000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => drawX(3),
      I2 => \^q\(1),
      I3 => \hc[5]_i_2_n_0\,
      I4 => \vc[9]_i_3_n_0\,
      I5 => drawX(2),
      O => vc
    );
\vc[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A6AAAAAA"
    )
        port map (
      I0 => drawY(9),
      I1 => \^vc_reg[6]_0\(2),
      I2 => \vc[9]_i_4_n_0\,
      I3 => drawY(7),
      I4 => drawY(8),
      I5 => \vc[9]_i_5_n_0\,
      O => \vc[9]_i_2_n_0\
    );
\vc[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => drawX(0),
      I1 => drawX(1),
      O => \vc[9]_i_3_n_0\
    );
\vc[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => drawY(1),
      I1 => drawY(0),
      I2 => drawY(3),
      I3 => drawY(2),
      I4 => \^vc_reg[6]_0\(0),
      I5 => \^vc_reg[6]_0\(1),
      O => \vc[9]_i_4_n_0\
    );
\vc[9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => drawY(9),
      I1 => drawY(3),
      I2 => drawY(1),
      I3 => \vc[9]_i_6_n_0\,
      I4 => \vc[9]_i_7_n_0\,
      O => \vc[9]_i_5_n_0\
    );
\vc[9]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^vc_reg[6]_0\(1),
      I1 => drawY(7),
      I2 => \^vc_reg[6]_0\(0),
      I3 => \^vc_reg[6]_0\(2),
      O => \vc[9]_i_6_n_0\
    );
\vc[9]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => drawY(1),
      I1 => drawY(0),
      I2 => drawY(2),
      I3 => drawY(8),
      O => \vc[9]_i_7_n_0\
    );
\vc_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => vc,
      CLR => rst,
      D => \vc[0]_i_1_n_0\,
      Q => drawY(0)
    );
\vc_reg[0]_rep\: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => vc,
      CLR => rst,
      D => \vc[0]_rep_i_1_n_0\,
      Q => \vc_reg[0]_rep_n_0\
    );
\vc_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => vc,
      CLR => rst,
      D => \vc[1]_i_1_n_0\,
      Q => drawY(1)
    );
\vc_reg[1]_rep\: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => vc,
      CLR => rst,
      D => \vc[1]_rep_i_1_n_0\,
      Q => \vc_reg[1]_rep_n_0\
    );
\vc_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => vc,
      CLR => rst,
      D => \vc[2]_i_1_n_0\,
      Q => drawY(2)
    );
\vc_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => vc,
      CLR => rst,
      D => \vc[3]_i_1_n_0\,
      Q => drawY(3)
    );
\vc_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => vc,
      CLR => rst,
      D => \vc[4]_i_1_n_0\,
      Q => \^vc_reg[6]_0\(0)
    );
\vc_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => vc,
      CLR => rst,
      D => \vc[5]_i_1_n_0\,
      Q => \^vc_reg[6]_0\(1)
    );
\vc_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => vc,
      CLR => rst,
      D => \vc[6]_i_1_n_0\,
      Q => \^vc_reg[6]_0\(2)
    );
\vc_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => vc,
      CLR => rst,
      D => \vc[7]_i_1_n_0\,
      Q => drawY(7)
    );
\vc_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => vc,
      CLR => rst,
      D => \vc[8]_i_1_n_0\,
      Q => drawY(8)
    );
\vc_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => vc,
      CLR => rst,
      D => \vc[9]_i_2_n_0\,
      Q => drawY(9)
    );
vga_to_hdmi_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEABFB02A2A808"
    )
        port map (
      I0 => \srl[39].srl16_i\,
      I1 => vga_to_hdmi_i_16_n_0,
      I2 => vga_to_hdmi_i_17_n_0,
      I3 => vga_to_hdmi_i_18_n_0,
      I4 => vga_to_hdmi_i_19_n_0,
      I5 => \srl[39].srl16_i_0\,
      O => blue(3)
    );
vga_to_hdmi_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEABFB02A2A808"
    )
        port map (
      I0 => \srl[38].srl16_i\,
      I1 => vga_to_hdmi_i_16_n_0,
      I2 => vga_to_hdmi_i_17_n_0,
      I3 => vga_to_hdmi_i_18_n_0,
      I4 => vga_to_hdmi_i_19_n_0,
      I5 => \srl[38].srl16_i_0\,
      O => blue(2)
    );
vga_to_hdmi_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEABFB02A2A808"
    )
        port map (
      I0 => \srl[37].srl16_i\,
      I1 => vga_to_hdmi_i_16_n_0,
      I2 => vga_to_hdmi_i_17_n_0,
      I3 => vga_to_hdmi_i_18_n_0,
      I4 => vga_to_hdmi_i_19_n_0,
      I5 => \srl[37].srl16_i_0\,
      O => blue(1)
    );
vga_to_hdmi_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEABFB02A2A808"
    )
        port map (
      I0 => \srl[36].srl16_i\,
      I1 => vga_to_hdmi_i_16_n_0,
      I2 => vga_to_hdmi_i_17_n_0,
      I3 => vga_to_hdmi_i_18_n_0,
      I4 => vga_to_hdmi_i_19_n_0,
      I5 => \srl[36].srl16_i_0\,
      O => blue(0)
    );
vga_to_hdmi_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007FFF"
    )
        port map (
      I0 => drawY(7),
      I1 => \^vc_reg[6]_0\(1),
      I2 => \^vc_reg[6]_0\(2),
      I3 => drawY(8),
      I4 => vga_to_hdmi_i_43_n_0,
      O => vde
    );
vga_to_hdmi_i_152: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(18),
      I1 => drawX(3),
      I2 => doutb(2),
      O => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\
    );
vga_to_hdmi_i_153: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(17),
      I1 => drawX(3),
      I2 => doutb(1),
      O => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\
    );
vga_to_hdmi_i_154: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(30),
      I1 => drawX(3),
      I2 => doutb(14),
      O => vga_to_hdmi_i_154_n_0
    );
vga_to_hdmi_i_155: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_174_n_0,
      I1 => vga_to_hdmi_i_175_n_0,
      O => vga_to_hdmi_i_155_n_0,
      S => vga_to_hdmi_i_173_n_0
    );
vga_to_hdmi_i_156: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_176_n_0,
      I1 => vga_to_hdmi_i_177_n_0,
      O => vga_to_hdmi_i_156_n_0,
      S => vga_to_hdmi_i_173_n_0
    );
vga_to_hdmi_i_157: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_178_n_0,
      I1 => vga_to_hdmi_i_179_n_0,
      O => vga_to_hdmi_i_157_n_0,
      S => vga_to_hdmi_i_173_n_0
    );
vga_to_hdmi_i_158: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_180_n_0,
      I1 => vga_to_hdmi_i_181_n_0,
      O => vga_to_hdmi_i_158_n_0,
      S => vga_to_hdmi_i_173_n_0
    );
vga_to_hdmi_i_159: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_182_n_0,
      I1 => vga_to_hdmi_i_183_n_0,
      O => vga_to_hdmi_i_159_n_0,
      S => vga_to_hdmi_i_173_n_0
    );
vga_to_hdmi_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05050303000F0F0F"
    )
        port map (
      I0 => vga_to_hdmi_i_50_n_0,
      I1 => \color_mapper_inst/data3\,
      I2 => vga_to_hdmi_i_52_n_0,
      I3 => \color_mapper_inst/data2\,
      I4 => drawX(1),
      I5 => drawX(0),
      O => vga_to_hdmi_i_16_n_0
    );
vga_to_hdmi_i_160: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_184_n_0,
      I1 => vga_to_hdmi_i_185_n_0,
      O => vga_to_hdmi_i_160_n_0,
      S => vga_to_hdmi_i_173_n_0
    );
vga_to_hdmi_i_161: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_186_n_0,
      I1 => vga_to_hdmi_i_187_n_0,
      O => vga_to_hdmi_i_161_n_0,
      S => vga_to_hdmi_i_173_n_0
    );
vga_to_hdmi_i_162: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_188_n_0,
      I1 => vga_to_hdmi_i_189_n_0,
      O => vga_to_hdmi_i_162_n_0,
      S => vga_to_hdmi_i_173_n_0
    );
vga_to_hdmi_i_163: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_190_n_0,
      I1 => vga_to_hdmi_i_191_n_0,
      O => vga_to_hdmi_i_163_n_0,
      S => vga_to_hdmi_i_173_n_0
    );
vga_to_hdmi_i_164: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_192_n_0,
      I1 => vga_to_hdmi_i_193_n_0,
      O => vga_to_hdmi_i_164_n_0,
      S => vga_to_hdmi_i_173_n_0
    );
vga_to_hdmi_i_165: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_194_n_0,
      I1 => vga_to_hdmi_i_195_n_0,
      O => vga_to_hdmi_i_165_n_0,
      S => vga_to_hdmi_i_173_n_0
    );
vga_to_hdmi_i_166: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_196_n_0,
      I1 => vga_to_hdmi_i_197_n_0,
      O => vga_to_hdmi_i_166_n_0,
      S => vga_to_hdmi_i_173_n_0
    );
vga_to_hdmi_i_167: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_198_n_0,
      I1 => vga_to_hdmi_i_199_n_0,
      O => vga_to_hdmi_i_167_n_0,
      S => vga_to_hdmi_i_173_n_0
    );
vga_to_hdmi_i_168: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_200_n_0,
      I1 => vga_to_hdmi_i_201_n_0,
      O => vga_to_hdmi_i_168_n_0,
      S => vga_to_hdmi_i_173_n_0
    );
vga_to_hdmi_i_169: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_202_n_0,
      I1 => vga_to_hdmi_i_203_n_0,
      O => vga_to_hdmi_i_169_n_0,
      S => vga_to_hdmi_i_173_n_0
    );
vga_to_hdmi_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => drawX(2),
      I1 => drawX(1),
      I2 => drawX(0),
      O => vga_to_hdmi_i_17_n_0
    );
vga_to_hdmi_i_170: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_204_n_0,
      I1 => vga_to_hdmi_i_205_n_0,
      O => vga_to_hdmi_i_170_n_0,
      S => vga_to_hdmi_i_173_n_0
    );
vga_to_hdmi_i_171: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(22),
      I1 => drawX(3),
      I2 => doutb(6),
      O => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\
    );
vga_to_hdmi_i_172: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(21),
      I1 => drawX(3),
      I2 => doutb(5),
      O => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\
    );
vga_to_hdmi_i_173: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(29),
      I1 => drawX(3),
      I2 => doutb(13),
      O => vga_to_hdmi_i_173_n_0
    );
vga_to_hdmi_i_174: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_206_n_0,
      I1 => vga_to_hdmi_i_207_n_0,
      I2 => vga_to_hdmi_i_208_n_0,
      I3 => vga_to_hdmi_i_209_n_0,
      I4 => vga_to_hdmi_i_210_n_0,
      I5 => vga_to_hdmi_i_211_n_0,
      O => vga_to_hdmi_i_174_n_0
    );
vga_to_hdmi_i_175: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002020200020"
    )
        port map (
      I0 => g10_b7_n_0,
      I1 => vga_to_hdmi_i_212_n_0,
      I2 => vga_to_hdmi_i_210_n_0,
      I3 => doutb(12),
      I4 => drawX(3),
      I5 => doutb(28),
      O => vga_to_hdmi_i_175_n_0
    );
vga_to_hdmi_i_176: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C0A000A000"
    )
        port map (
      I0 => vga_to_hdmi_i_213_n_0,
      I1 => g21_b0_n_0,
      I2 => vga_to_hdmi_i_208_n_0,
      I3 => vga_to_hdmi_i_210_n_0,
      I4 => g19_b0_n_0,
      I5 => vga_to_hdmi_i_212_n_0,
      O => vga_to_hdmi_i_176_n_0
    );
vga_to_hdmi_i_177: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC000C0A000A000"
    )
        port map (
      I0 => g30_b0_n_0,
      I1 => g29_b0_n_0,
      I2 => vga_to_hdmi_i_208_n_0,
      I3 => vga_to_hdmi_i_210_n_0,
      I4 => g27_b0_n_0,
      I5 => vga_to_hdmi_i_212_n_0,
      O => vga_to_hdmi_i_177_n_0
    );
vga_to_hdmi_i_178: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_214_n_0,
      I1 => vga_to_hdmi_i_215_n_0,
      I2 => vga_to_hdmi_i_208_n_0,
      I3 => vga_to_hdmi_i_216_n_0,
      I4 => vga_to_hdmi_i_210_n_0,
      I5 => vga_to_hdmi_i_217_n_0,
      O => vga_to_hdmi_i_178_n_0
    );
vga_to_hdmi_i_179: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_218_n_0,
      I1 => vga_to_hdmi_i_219_n_0,
      I2 => vga_to_hdmi_i_208_n_0,
      I3 => vga_to_hdmi_i_220_n_0,
      I4 => vga_to_hdmi_i_210_n_0,
      I5 => vga_to_hdmi_i_221_n_0,
      O => vga_to_hdmi_i_179_n_0
    );
vga_to_hdmi_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33550F0033550FFF"
    )
        port map (
      I0 => \color_mapper_inst/data7\,
      I1 => \color_mapper_inst/data5\,
      I2 => \color_mapper_inst/data6\,
      I3 => drawX(1),
      I4 => drawX(0),
      I5 => \color_mapper_inst/data4\,
      O => vga_to_hdmi_i_18_n_0
    );
vga_to_hdmi_i_180: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_222_n_0,
      I1 => vga_to_hdmi_i_223_n_0,
      I2 => vga_to_hdmi_i_208_n_0,
      I3 => vga_to_hdmi_i_224_n_0,
      I4 => vga_to_hdmi_i_210_n_0,
      I5 => vga_to_hdmi_i_225_n_0,
      O => vga_to_hdmi_i_180_n_0
    );
vga_to_hdmi_i_181: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_226_n_0,
      I1 => vga_to_hdmi_i_227_n_0,
      I2 => vga_to_hdmi_i_208_n_0,
      I3 => vga_to_hdmi_i_228_n_0,
      I4 => vga_to_hdmi_i_210_n_0,
      I5 => vga_to_hdmi_i_229_n_0,
      O => vga_to_hdmi_i_181_n_0
    );
vga_to_hdmi_i_182: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_230_n_0,
      I1 => vga_to_hdmi_i_231_n_0,
      I2 => vga_to_hdmi_i_208_n_0,
      I3 => vga_to_hdmi_i_232_n_0,
      I4 => vga_to_hdmi_i_210_n_0,
      I5 => vga_to_hdmi_i_233_n_0,
      O => vga_to_hdmi_i_182_n_0
    );
vga_to_hdmi_i_183: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_234_n_0,
      I1 => vga_to_hdmi_i_235_n_0,
      I2 => vga_to_hdmi_i_208_n_0,
      I3 => vga_to_hdmi_i_236_n_0,
      I4 => vga_to_hdmi_i_210_n_0,
      I5 => vga_to_hdmi_i_237_n_0,
      O => vga_to_hdmi_i_183_n_0
    );
vga_to_hdmi_i_184: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_238_n_0,
      I1 => vga_to_hdmi_i_239_n_0,
      I2 => vga_to_hdmi_i_208_n_0,
      I3 => vga_to_hdmi_i_240_n_0,
      I4 => vga_to_hdmi_i_210_n_0,
      I5 => vga_to_hdmi_i_241_n_0,
      O => vga_to_hdmi_i_184_n_0
    );
vga_to_hdmi_i_185: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_242_n_0,
      I1 => vga_to_hdmi_i_243_n_0,
      I2 => vga_to_hdmi_i_208_n_0,
      I3 => vga_to_hdmi_i_244_n_0,
      I4 => vga_to_hdmi_i_210_n_0,
      I5 => vga_to_hdmi_i_245_n_0,
      O => vga_to_hdmi_i_185_n_0
    );
vga_to_hdmi_i_186: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_246_n_0,
      I1 => vga_to_hdmi_i_247_n_0,
      I2 => vga_to_hdmi_i_208_n_0,
      I3 => vga_to_hdmi_i_248_n_0,
      I4 => vga_to_hdmi_i_210_n_0,
      I5 => vga_to_hdmi_i_249_n_0,
      O => vga_to_hdmi_i_186_n_0
    );
vga_to_hdmi_i_187: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_250_n_0,
      I1 => vga_to_hdmi_i_251_n_0,
      I2 => vga_to_hdmi_i_208_n_0,
      I3 => vga_to_hdmi_i_252_n_0,
      I4 => vga_to_hdmi_i_210_n_0,
      I5 => vga_to_hdmi_i_253_n_0,
      O => vga_to_hdmi_i_187_n_0
    );
vga_to_hdmi_i_188: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_254_n_0,
      I1 => vga_to_hdmi_i_255_n_0,
      I2 => vga_to_hdmi_i_208_n_0,
      I3 => vga_to_hdmi_i_256_n_0,
      I4 => vga_to_hdmi_i_210_n_0,
      I5 => vga_to_hdmi_i_257_n_0,
      O => vga_to_hdmi_i_188_n_0
    );
vga_to_hdmi_i_189: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_258_n_0,
      I1 => vga_to_hdmi_i_259_n_0,
      I2 => vga_to_hdmi_i_208_n_0,
      I3 => vga_to_hdmi_i_260_n_0,
      I4 => vga_to_hdmi_i_210_n_0,
      I5 => vga_to_hdmi_i_261_n_0,
      O => vga_to_hdmi_i_189_n_0
    );
vga_to_hdmi_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(31),
      I1 => drawX(3),
      I2 => doutb(15),
      O => vga_to_hdmi_i_19_n_0
    );
vga_to_hdmi_i_190: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_262_n_0,
      I1 => vga_to_hdmi_i_263_n_0,
      I2 => vga_to_hdmi_i_208_n_0,
      I3 => vga_to_hdmi_i_264_n_0,
      I4 => vga_to_hdmi_i_210_n_0,
      I5 => vga_to_hdmi_i_265_n_0,
      O => vga_to_hdmi_i_190_n_0
    );
vga_to_hdmi_i_191: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_266_n_0,
      I1 => vga_to_hdmi_i_267_n_0,
      I2 => vga_to_hdmi_i_208_n_0,
      I3 => vga_to_hdmi_i_268_n_0,
      I4 => vga_to_hdmi_i_210_n_0,
      I5 => vga_to_hdmi_i_269_n_0,
      O => vga_to_hdmi_i_191_n_0
    );
vga_to_hdmi_i_192: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_270_n_0,
      I1 => vga_to_hdmi_i_271_n_0,
      I2 => vga_to_hdmi_i_208_n_0,
      I3 => vga_to_hdmi_i_272_n_0,
      I4 => vga_to_hdmi_i_210_n_0,
      I5 => vga_to_hdmi_i_273_n_0,
      O => vga_to_hdmi_i_192_n_0
    );
vga_to_hdmi_i_193: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_274_n_0,
      I1 => vga_to_hdmi_i_275_n_0,
      I2 => vga_to_hdmi_i_208_n_0,
      I3 => vga_to_hdmi_i_276_n_0,
      I4 => vga_to_hdmi_i_210_n_0,
      I5 => vga_to_hdmi_i_277_n_0,
      O => vga_to_hdmi_i_193_n_0
    );
vga_to_hdmi_i_194: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_278_n_0,
      I1 => vga_to_hdmi_i_279_n_0,
      I2 => vga_to_hdmi_i_208_n_0,
      I3 => vga_to_hdmi_i_280_n_0,
      I4 => vga_to_hdmi_i_210_n_0,
      I5 => vga_to_hdmi_i_281_n_0,
      O => vga_to_hdmi_i_194_n_0
    );
vga_to_hdmi_i_195: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_282_n_0,
      I1 => vga_to_hdmi_i_283_n_0,
      I2 => vga_to_hdmi_i_208_n_0,
      I3 => vga_to_hdmi_i_284_n_0,
      I4 => vga_to_hdmi_i_210_n_0,
      I5 => vga_to_hdmi_i_285_n_0,
      O => vga_to_hdmi_i_195_n_0
    );
vga_to_hdmi_i_196: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_286_n_0,
      I1 => vga_to_hdmi_i_287_n_0,
      I2 => vga_to_hdmi_i_208_n_0,
      I3 => vga_to_hdmi_i_288_n_0,
      I4 => vga_to_hdmi_i_210_n_0,
      I5 => vga_to_hdmi_i_289_n_0,
      O => vga_to_hdmi_i_196_n_0
    );
vga_to_hdmi_i_197: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_290_n_0,
      I1 => vga_to_hdmi_i_291_n_0,
      I2 => vga_to_hdmi_i_208_n_0,
      I3 => vga_to_hdmi_i_292_n_0,
      I4 => vga_to_hdmi_i_210_n_0,
      I5 => vga_to_hdmi_i_293_n_0,
      O => vga_to_hdmi_i_197_n_0
    );
vga_to_hdmi_i_198: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_294_n_0,
      I1 => vga_to_hdmi_i_295_n_0,
      I2 => vga_to_hdmi_i_208_n_0,
      I3 => vga_to_hdmi_i_296_n_0,
      I4 => vga_to_hdmi_i_210_n_0,
      I5 => vga_to_hdmi_i_297_n_0,
      O => vga_to_hdmi_i_198_n_0
    );
vga_to_hdmi_i_199: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_298_n_0,
      I1 => vga_to_hdmi_i_299_n_0,
      I2 => vga_to_hdmi_i_208_n_0,
      I3 => vga_to_hdmi_i_300_n_0,
      I4 => vga_to_hdmi_i_210_n_0,
      I5 => vga_to_hdmi_i_301_n_0,
      O => vga_to_hdmi_i_199_n_0
    );
vga_to_hdmi_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEABFB02A2A808"
    )
        port map (
      I0 => \srl[23].srl16_i\,
      I1 => vga_to_hdmi_i_16_n_0,
      I2 => vga_to_hdmi_i_17_n_0,
      I3 => vga_to_hdmi_i_18_n_0,
      I4 => vga_to_hdmi_i_19_n_0,
      I5 => \srl[23].srl16_i_0\,
      O => red(3)
    );
vga_to_hdmi_i_200: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_302_n_0,
      I1 => vga_to_hdmi_i_303_n_0,
      I2 => vga_to_hdmi_i_208_n_0,
      I3 => vga_to_hdmi_i_304_n_0,
      I4 => vga_to_hdmi_i_210_n_0,
      I5 => vga_to_hdmi_i_305_n_0,
      O => vga_to_hdmi_i_200_n_0
    );
vga_to_hdmi_i_201: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_306_n_0,
      I1 => vga_to_hdmi_i_307_n_0,
      I2 => vga_to_hdmi_i_208_n_0,
      I3 => vga_to_hdmi_i_308_n_0,
      I4 => vga_to_hdmi_i_210_n_0,
      I5 => vga_to_hdmi_i_309_n_0,
      O => vga_to_hdmi_i_201_n_0
    );
vga_to_hdmi_i_202: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_310_n_0,
      I1 => vga_to_hdmi_i_311_n_0,
      I2 => vga_to_hdmi_i_208_n_0,
      I3 => vga_to_hdmi_i_312_n_0,
      I4 => vga_to_hdmi_i_210_n_0,
      I5 => vga_to_hdmi_i_313_n_0,
      O => vga_to_hdmi_i_202_n_0
    );
vga_to_hdmi_i_203: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_314_n_0,
      I1 => vga_to_hdmi_i_315_n_0,
      I2 => vga_to_hdmi_i_208_n_0,
      I3 => vga_to_hdmi_i_316_n_0,
      I4 => vga_to_hdmi_i_210_n_0,
      I5 => vga_to_hdmi_i_317_n_0,
      O => vga_to_hdmi_i_203_n_0
    );
vga_to_hdmi_i_204: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_318_n_0,
      I1 => vga_to_hdmi_i_319_n_0,
      I2 => vga_to_hdmi_i_208_n_0,
      I3 => vga_to_hdmi_i_320_n_0,
      I4 => vga_to_hdmi_i_210_n_0,
      I5 => vga_to_hdmi_i_321_n_0,
      O => vga_to_hdmi_i_204_n_0
    );
vga_to_hdmi_i_205: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_322_n_0,
      I1 => vga_to_hdmi_i_323_n_0,
      I2 => vga_to_hdmi_i_208_n_0,
      I3 => vga_to_hdmi_i_324_n_0,
      I4 => vga_to_hdmi_i_210_n_0,
      I5 => vga_to_hdmi_i_325_n_0,
      O => vga_to_hdmi_i_205_n_0
    );
vga_to_hdmi_i_206: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => doutb(10),
      I1 => drawX(3),
      I2 => doutb(26),
      I3 => g7_b0_n_0,
      O => vga_to_hdmi_i_206_n_0
    );
vga_to_hdmi_i_207: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => doutb(10),
      I1 => drawX(3),
      I2 => doutb(26),
      I3 => g5_b0_n_0,
      O => vga_to_hdmi_i_207_n_0
    );
vga_to_hdmi_i_208: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(28),
      I1 => drawX(3),
      I2 => doutb(12),
      O => vga_to_hdmi_i_208_n_0
    );
vga_to_hdmi_i_209: unisim.vcomponents.MUXF7
     port map (
      I0 => g2_b0_n_0,
      I1 => g3_b0_n_0,
      O => vga_to_hdmi_i_209_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_210: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(27),
      I1 => drawX(3),
      I2 => doutb(11),
      O => vga_to_hdmi_i_210_n_0
    );
vga_to_hdmi_i_211: unisim.vcomponents.MUXF7
     port map (
      I0 => g0_b0_n_0,
      I1 => g1_b0_n_0,
      O => vga_to_hdmi_i_211_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_212: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(26),
      I1 => drawX(3),
      I2 => doutb(10),
      O => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_213: unisim.vcomponents.MUXF7
     port map (
      I0 => g22_b0_n_0,
      I1 => g23_b0_n_0,
      O => vga_to_hdmi_i_213_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_214: unisim.vcomponents.MUXF7
     port map (
      I0 => g6_b2_n_0,
      I1 => g7_b2_n_0,
      O => vga_to_hdmi_i_214_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_215: unisim.vcomponents.MUXF7
     port map (
      I0 => g4_b2_n_0,
      I1 => g5_b2_n_0,
      O => vga_to_hdmi_i_215_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_216: unisim.vcomponents.MUXF7
     port map (
      I0 => g2_b2_n_0,
      I1 => g3_b2_n_0,
      O => vga_to_hdmi_i_216_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_217: unisim.vcomponents.MUXF7
     port map (
      I0 => g0_b2_n_0,
      I1 => g1_b2_n_0,
      O => vga_to_hdmi_i_217_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_218: unisim.vcomponents.MUXF7
     port map (
      I0 => g14_b2_n_0,
      I1 => g15_b2_n_0,
      O => vga_to_hdmi_i_218_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_219: unisim.vcomponents.MUXF7
     port map (
      I0 => g12_b2_n_0,
      I1 => g13_b2_n_0,
      O => vga_to_hdmi_i_219_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_220: unisim.vcomponents.MUXF7
     port map (
      I0 => g10_b2_n_0,
      I1 => g11_b2_n_0,
      O => vga_to_hdmi_i_220_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_221: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g9_b2_n_0,
      I1 => doutb(26),
      I2 => drawX(3),
      I3 => doutb(10),
      I4 => g8_b2_n_0,
      O => vga_to_hdmi_i_221_n_0
    );
vga_to_hdmi_i_222: unisim.vcomponents.MUXF7
     port map (
      I0 => g22_b2_n_0,
      I1 => g23_b2_n_0,
      O => vga_to_hdmi_i_222_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_223: unisim.vcomponents.MUXF7
     port map (
      I0 => g20_b2_n_0,
      I1 => g21_b2_n_0,
      O => vga_to_hdmi_i_223_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_224: unisim.vcomponents.MUXF7
     port map (
      I0 => g18_b2_n_0,
      I1 => g19_b2_n_0,
      O => vga_to_hdmi_i_224_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_225: unisim.vcomponents.MUXF7
     port map (
      I0 => g16_b2_n_0,
      I1 => g17_b2_n_0,
      O => vga_to_hdmi_i_225_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_226: unisim.vcomponents.MUXF7
     port map (
      I0 => g30_b2_n_0,
      I1 => g31_b2_n_0,
      O => vga_to_hdmi_i_226_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_227: unisim.vcomponents.MUXF7
     port map (
      I0 => g28_b2_n_0,
      I1 => g29_b2_n_0,
      O => vga_to_hdmi_i_227_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_228: unisim.vcomponents.MUXF7
     port map (
      I0 => g26_b2_n_0,
      I1 => g27_b2_n_0,
      O => vga_to_hdmi_i_228_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_229: unisim.vcomponents.MUXF7
     port map (
      I0 => g24_b2_n_0,
      I1 => g25_b2_n_0,
      O => vga_to_hdmi_i_229_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_230: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g7_b7_n_0,
      I1 => doutb(26),
      I2 => drawX(3),
      I3 => doutb(10),
      I4 => g6_b7_n_0,
      O => vga_to_hdmi_i_230_n_0
    );
vga_to_hdmi_i_231: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g5_b7_n_0,
      I1 => doutb(26),
      I2 => drawX(3),
      I3 => doutb(10),
      I4 => g4_b7_n_0,
      O => vga_to_hdmi_i_231_n_0
    );
vga_to_hdmi_i_232: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g3_b7_n_0,
      I1 => doutb(26),
      I2 => drawX(3),
      I3 => doutb(10),
      I4 => g2_b7_n_0,
      O => vga_to_hdmi_i_232_n_0
    );
vga_to_hdmi_i_233: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g1_b7_n_0,
      I1 => doutb(26),
      I2 => drawX(3),
      I3 => doutb(10),
      I4 => g0_b7_n_0,
      O => vga_to_hdmi_i_233_n_0
    );
vga_to_hdmi_i_234: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g15_b7_n_0,
      I1 => doutb(26),
      I2 => drawX(3),
      I3 => doutb(10),
      I4 => g14_b7_n_0,
      O => vga_to_hdmi_i_234_n_0
    );
vga_to_hdmi_i_235: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g13_b7_n_0,
      I1 => doutb(26),
      I2 => drawX(3),
      I3 => doutb(10),
      I4 => g12_b7_n_0,
      O => vga_to_hdmi_i_235_n_0
    );
vga_to_hdmi_i_236: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g11_b7_n_0,
      I1 => doutb(26),
      I2 => drawX(3),
      I3 => doutb(10),
      I4 => g10_b7_n_0,
      O => vga_to_hdmi_i_236_n_0
    );
vga_to_hdmi_i_237: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g9_b7_n_0,
      I1 => doutb(26),
      I2 => drawX(3),
      I3 => doutb(10),
      I4 => g8_b7_n_0,
      O => vga_to_hdmi_i_237_n_0
    );
vga_to_hdmi_i_238: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g23_b7_n_0,
      I1 => doutb(26),
      I2 => drawX(3),
      I3 => doutb(10),
      I4 => g22_b7_n_0,
      O => vga_to_hdmi_i_238_n_0
    );
vga_to_hdmi_i_239: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g21_b7_n_0,
      I1 => doutb(26),
      I2 => drawX(3),
      I3 => doutb(10),
      I4 => g20_b7_n_0,
      O => vga_to_hdmi_i_239_n_0
    );
vga_to_hdmi_i_240: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g19_b7_n_0,
      I1 => doutb(26),
      I2 => drawX(3),
      I3 => doutb(10),
      I4 => g18_b7_n_0,
      O => vga_to_hdmi_i_240_n_0
    );
vga_to_hdmi_i_241: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g17_b7_n_0,
      I1 => doutb(26),
      I2 => drawX(3),
      I3 => doutb(10),
      I4 => g16_b7_n_0,
      O => vga_to_hdmi_i_241_n_0
    );
vga_to_hdmi_i_242: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g31_b7_n_0,
      I1 => doutb(26),
      I2 => drawX(3),
      I3 => doutb(10),
      I4 => g30_b7_n_0,
      O => vga_to_hdmi_i_242_n_0
    );
vga_to_hdmi_i_243: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g29_b7_n_0,
      I1 => doutb(26),
      I2 => drawX(3),
      I3 => doutb(10),
      I4 => g28_b7_n_0,
      O => vga_to_hdmi_i_243_n_0
    );
vga_to_hdmi_i_244: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g27_b7_n_0,
      I1 => doutb(26),
      I2 => drawX(3),
      I3 => doutb(10),
      I4 => g26_b7_n_0,
      O => vga_to_hdmi_i_244_n_0
    );
vga_to_hdmi_i_245: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g25_b7_n_0,
      I1 => doutb(26),
      I2 => drawX(3),
      I3 => doutb(10),
      I4 => g24_b7_n_0,
      O => vga_to_hdmi_i_245_n_0
    );
vga_to_hdmi_i_246: unisim.vcomponents.MUXF7
     port map (
      I0 => g6_b1_n_0,
      I1 => g7_b1_n_0,
      O => vga_to_hdmi_i_246_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_247: unisim.vcomponents.MUXF7
     port map (
      I0 => g4_b1_n_0,
      I1 => g5_b1_n_0,
      O => vga_to_hdmi_i_247_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_248: unisim.vcomponents.MUXF7
     port map (
      I0 => g2_b1_n_0,
      I1 => g3_b1_n_0,
      O => vga_to_hdmi_i_248_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_249: unisim.vcomponents.MUXF7
     port map (
      I0 => g0_b1_n_0,
      I1 => g1_b1_n_0,
      O => vga_to_hdmi_i_249_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_250: unisim.vcomponents.MUXF7
     port map (
      I0 => g14_b1_n_0,
      I1 => g15_b1_n_0,
      O => vga_to_hdmi_i_250_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_251: unisim.vcomponents.MUXF7
     port map (
      I0 => g12_b1_n_0,
      I1 => g13_b1_n_0,
      O => vga_to_hdmi_i_251_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_252: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g11_b1_n_0,
      I1 => doutb(26),
      I2 => drawX(3),
      I3 => doutb(10),
      I4 => g10_b1_n_0,
      O => vga_to_hdmi_i_252_n_0
    );
vga_to_hdmi_i_253: unisim.vcomponents.MUXF7
     port map (
      I0 => g8_b1_n_0,
      I1 => g9_b1_n_0,
      O => vga_to_hdmi_i_253_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_254: unisim.vcomponents.MUXF7
     port map (
      I0 => g22_b1_n_0,
      I1 => g23_b1_n_0,
      O => vga_to_hdmi_i_254_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_255: unisim.vcomponents.MUXF7
     port map (
      I0 => g20_b1_n_0,
      I1 => g21_b1_n_0,
      O => vga_to_hdmi_i_255_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_256: unisim.vcomponents.MUXF7
     port map (
      I0 => g18_b1_n_0,
      I1 => g19_b1_n_0,
      O => vga_to_hdmi_i_256_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_257: unisim.vcomponents.MUXF7
     port map (
      I0 => g16_b1_n_0,
      I1 => g17_b1_n_0,
      O => vga_to_hdmi_i_257_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_258: unisim.vcomponents.MUXF7
     port map (
      I0 => g30_b1_n_0,
      I1 => g31_b1_n_0,
      O => vga_to_hdmi_i_258_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_259: unisim.vcomponents.MUXF7
     port map (
      I0 => g28_b1_n_0,
      I1 => g29_b1_n_0,
      O => vga_to_hdmi_i_259_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_260: unisim.vcomponents.MUXF7
     port map (
      I0 => g26_b1_n_0,
      I1 => g27_b1_n_0,
      O => vga_to_hdmi_i_260_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_261: unisim.vcomponents.MUXF7
     port map (
      I0 => g24_b1_n_0,
      I1 => g25_b1_n_0,
      O => vga_to_hdmi_i_261_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_262: unisim.vcomponents.MUXF7
     port map (
      I0 => g6_b6_n_0,
      I1 => g7_b6_n_0,
      O => vga_to_hdmi_i_262_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_263: unisim.vcomponents.MUXF7
     port map (
      I0 => g4_b6_n_0,
      I1 => g5_b6_n_0,
      O => vga_to_hdmi_i_263_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_264: unisim.vcomponents.MUXF7
     port map (
      I0 => g2_b6_n_0,
      I1 => g3_b6_n_0,
      O => vga_to_hdmi_i_264_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_265: unisim.vcomponents.MUXF7
     port map (
      I0 => g0_b6_n_0,
      I1 => g1_b6_n_0,
      O => vga_to_hdmi_i_265_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_266: unisim.vcomponents.MUXF7
     port map (
      I0 => g14_b6_n_0,
      I1 => g15_b6_n_0,
      O => vga_to_hdmi_i_266_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_267: unisim.vcomponents.MUXF7
     port map (
      I0 => g12_b6_n_0,
      I1 => g13_b6_n_0,
      O => vga_to_hdmi_i_267_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_268: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g11_b6_n_0,
      I1 => doutb(26),
      I2 => drawX(3),
      I3 => doutb(10),
      I4 => g10_b1_n_0,
      O => vga_to_hdmi_i_268_n_0
    );
vga_to_hdmi_i_269: unisim.vcomponents.MUXF7
     port map (
      I0 => g8_b6_n_0,
      I1 => g9_b6_n_0,
      O => vga_to_hdmi_i_269_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_270: unisim.vcomponents.MUXF7
     port map (
      I0 => g22_b6_n_0,
      I1 => g23_b6_n_0,
      O => vga_to_hdmi_i_270_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_271: unisim.vcomponents.MUXF7
     port map (
      I0 => g20_b6_n_0,
      I1 => g21_b6_n_0,
      O => vga_to_hdmi_i_271_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_272: unisim.vcomponents.MUXF7
     port map (
      I0 => g18_b6_n_0,
      I1 => g19_b6_n_0,
      O => vga_to_hdmi_i_272_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_273: unisim.vcomponents.MUXF7
     port map (
      I0 => g16_b6_n_0,
      I1 => g17_b6_n_0,
      O => vga_to_hdmi_i_273_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_274: unisim.vcomponents.MUXF7
     port map (
      I0 => g30_b6_n_0,
      I1 => g31_b6_n_0,
      O => vga_to_hdmi_i_274_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_275: unisim.vcomponents.MUXF7
     port map (
      I0 => g28_b6_n_0,
      I1 => g29_b6_n_0,
      O => vga_to_hdmi_i_275_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_276: unisim.vcomponents.MUXF7
     port map (
      I0 => g26_b6_n_0,
      I1 => g27_b6_n_0,
      O => vga_to_hdmi_i_276_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_277: unisim.vcomponents.MUXF7
     port map (
      I0 => g24_b6_n_0,
      I1 => g25_b6_n_0,
      O => vga_to_hdmi_i_277_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_278: unisim.vcomponents.MUXF7
     port map (
      I0 => g6_b4_n_0,
      I1 => g7_b4_n_0,
      O => vga_to_hdmi_i_278_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_279: unisim.vcomponents.MUXF7
     port map (
      I0 => g4_b4_n_0,
      I1 => g5_b4_n_0,
      O => vga_to_hdmi_i_279_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_280: unisim.vcomponents.MUXF7
     port map (
      I0 => g2_b4_n_0,
      I1 => g3_b4_n_0,
      O => vga_to_hdmi_i_280_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_281: unisim.vcomponents.MUXF7
     port map (
      I0 => g0_b4_n_0,
      I1 => g1_b4_n_0,
      O => vga_to_hdmi_i_281_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_282: unisim.vcomponents.MUXF7
     port map (
      I0 => g14_b4_n_0,
      I1 => g15_b4_n_0,
      O => vga_to_hdmi_i_282_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_283: unisim.vcomponents.MUXF7
     port map (
      I0 => g12_b4_n_0,
      I1 => g13_b4_n_0,
      O => vga_to_hdmi_i_283_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_284: unisim.vcomponents.MUXF7
     port map (
      I0 => g10_b4_n_0,
      I1 => g11_b4_n_0,
      O => vga_to_hdmi_i_284_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_285: unisim.vcomponents.MUXF7
     port map (
      I0 => g8_b4_n_0,
      I1 => g9_b4_n_0,
      O => vga_to_hdmi_i_285_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_286: unisim.vcomponents.MUXF7
     port map (
      I0 => g22_b4_n_0,
      I1 => g23_b4_n_0,
      O => vga_to_hdmi_i_286_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_287: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g21_b3_n_0,
      I1 => doutb(26),
      I2 => drawX(3),
      I3 => doutb(10),
      I4 => g20_b4_n_0,
      O => vga_to_hdmi_i_287_n_0
    );
vga_to_hdmi_i_288: unisim.vcomponents.MUXF7
     port map (
      I0 => g18_b4_n_0,
      I1 => g19_b4_n_0,
      O => vga_to_hdmi_i_288_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_289: unisim.vcomponents.MUXF7
     port map (
      I0 => g16_b4_n_0,
      I1 => g17_b4_n_0,
      O => vga_to_hdmi_i_289_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_290: unisim.vcomponents.MUXF7
     port map (
      I0 => g30_b4_n_0,
      I1 => g31_b4_n_0,
      O => vga_to_hdmi_i_290_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_291: unisim.vcomponents.MUXF7
     port map (
      I0 => g28_b4_n_0,
      I1 => g29_b4_n_0,
      O => vga_to_hdmi_i_291_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_292: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g27_b3_n_0,
      I1 => doutb(26),
      I2 => drawX(3),
      I3 => doutb(10),
      I4 => g26_b4_n_0,
      O => vga_to_hdmi_i_292_n_0
    );
vga_to_hdmi_i_293: unisim.vcomponents.MUXF7
     port map (
      I0 => g24_b4_n_0,
      I1 => g25_b4_n_0,
      O => vga_to_hdmi_i_293_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_294: unisim.vcomponents.MUXF7
     port map (
      I0 => g6_b5_n_0,
      I1 => g7_b5_n_0,
      O => vga_to_hdmi_i_294_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_295: unisim.vcomponents.MUXF7
     port map (
      I0 => g4_b5_n_0,
      I1 => g5_b5_n_0,
      O => vga_to_hdmi_i_295_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_296: unisim.vcomponents.MUXF7
     port map (
      I0 => g2_b5_n_0,
      I1 => g3_b5_n_0,
      O => vga_to_hdmi_i_296_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_297: unisim.vcomponents.MUXF7
     port map (
      I0 => g0_b5_n_0,
      I1 => g1_b5_n_0,
      O => vga_to_hdmi_i_297_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_298: unisim.vcomponents.MUXF7
     port map (
      I0 => g14_b5_n_0,
      I1 => g15_b5_n_0,
      O => vga_to_hdmi_i_298_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_299: unisim.vcomponents.MUXF7
     port map (
      I0 => g12_b5_n_0,
      I1 => g13_b5_n_0,
      O => vga_to_hdmi_i_299_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEABFB02A2A808"
    )
        port map (
      I0 => \srl[22].srl16_i\,
      I1 => vga_to_hdmi_i_16_n_0,
      I2 => vga_to_hdmi_i_17_n_0,
      I3 => vga_to_hdmi_i_18_n_0,
      I4 => vga_to_hdmi_i_19_n_0,
      I5 => \srl[22].srl16_i_0\,
      O => red(2)
    );
vga_to_hdmi_i_300: unisim.vcomponents.MUXF7
     port map (
      I0 => g10_b5_n_0,
      I1 => g11_b5_n_0,
      O => vga_to_hdmi_i_300_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_301: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g9_b5_n_0,
      I1 => doutb(26),
      I2 => drawX(3),
      I3 => doutb(10),
      I4 => g8_b2_n_0,
      O => vga_to_hdmi_i_301_n_0
    );
vga_to_hdmi_i_302: unisim.vcomponents.MUXF7
     port map (
      I0 => g22_b5_n_0,
      I1 => g23_b5_n_0,
      O => vga_to_hdmi_i_302_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_303: unisim.vcomponents.MUXF7
     port map (
      I0 => g20_b5_n_0,
      I1 => g21_b5_n_0,
      O => vga_to_hdmi_i_303_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_304: unisim.vcomponents.MUXF7
     port map (
      I0 => g18_b5_n_0,
      I1 => g19_b5_n_0,
      O => vga_to_hdmi_i_304_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_305: unisim.vcomponents.MUXF7
     port map (
      I0 => g16_b5_n_0,
      I1 => g17_b5_n_0,
      O => vga_to_hdmi_i_305_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_306: unisim.vcomponents.MUXF7
     port map (
      I0 => g30_b5_n_0,
      I1 => g31_b5_n_0,
      O => vga_to_hdmi_i_306_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_307: unisim.vcomponents.MUXF7
     port map (
      I0 => g28_b5_n_0,
      I1 => g29_b5_n_0,
      O => vga_to_hdmi_i_307_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_308: unisim.vcomponents.MUXF7
     port map (
      I0 => g26_b5_n_0,
      I1 => g27_b5_n_0,
      O => vga_to_hdmi_i_308_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_309: unisim.vcomponents.MUXF7
     port map (
      I0 => g24_b5_n_0,
      I1 => g25_b5_n_0,
      O => vga_to_hdmi_i_309_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_310: unisim.vcomponents.MUXF7
     port map (
      I0 => g6_b3_n_0,
      I1 => g7_b3_n_0,
      O => vga_to_hdmi_i_310_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_311: unisim.vcomponents.MUXF7
     port map (
      I0 => g4_b3_n_0,
      I1 => g5_b3_n_0,
      O => vga_to_hdmi_i_311_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_312: unisim.vcomponents.MUXF7
     port map (
      I0 => g2_b3_n_0,
      I1 => g3_b3_n_0,
      O => vga_to_hdmi_i_312_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_313: unisim.vcomponents.MUXF7
     port map (
      I0 => g0_b3_n_0,
      I1 => g1_b3_n_0,
      O => vga_to_hdmi_i_313_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_314: unisim.vcomponents.MUXF7
     port map (
      I0 => g14_b3_n_0,
      I1 => g15_b3_n_0,
      O => vga_to_hdmi_i_314_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_315: unisim.vcomponents.MUXF7
     port map (
      I0 => g12_b3_n_0,
      I1 => g13_b3_n_0,
      O => vga_to_hdmi_i_315_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_316: unisim.vcomponents.MUXF7
     port map (
      I0 => g10_b3_n_0,
      I1 => g11_b3_n_0,
      O => vga_to_hdmi_i_316_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_317: unisim.vcomponents.MUXF7
     port map (
      I0 => g8_b3_n_0,
      I1 => g9_b3_n_0,
      O => vga_to_hdmi_i_317_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_318: unisim.vcomponents.MUXF7
     port map (
      I0 => g22_b3_n_0,
      I1 => g23_b3_n_0,
      O => vga_to_hdmi_i_318_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_319: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g21_b3_n_0,
      I1 => doutb(26),
      I2 => drawX(3),
      I3 => doutb(10),
      I4 => g20_b3_n_0,
      O => vga_to_hdmi_i_319_n_0
    );
vga_to_hdmi_i_320: unisim.vcomponents.MUXF7
     port map (
      I0 => g18_b3_n_0,
      I1 => g19_b3_n_0,
      O => vga_to_hdmi_i_320_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_321: unisim.vcomponents.MUXF7
     port map (
      I0 => g16_b3_n_0,
      I1 => g17_b3_n_0,
      O => vga_to_hdmi_i_321_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_322: unisim.vcomponents.MUXF7
     port map (
      I0 => g30_b3_n_0,
      I1 => g31_b3_n_0,
      O => vga_to_hdmi_i_322_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_323: unisim.vcomponents.MUXF7
     port map (
      I0 => g28_b3_n_0,
      I1 => g29_b3_n_0,
      O => vga_to_hdmi_i_323_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_324: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g27_b3_n_0,
      I1 => doutb(26),
      I2 => drawX(3),
      I3 => doutb(10),
      I4 => g26_b3_n_0,
      O => vga_to_hdmi_i_324_n_0
    );
vga_to_hdmi_i_325: unisim.vcomponents.MUXF7
     port map (
      I0 => g24_b3_n_0,
      I1 => g25_b3_n_0,
      O => vga_to_hdmi_i_325_n_0,
      S => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEABFB02A2A808"
    )
        port map (
      I0 => \srl[21].srl16_i\,
      I1 => vga_to_hdmi_i_16_n_0,
      I2 => vga_to_hdmi_i_17_n_0,
      I3 => vga_to_hdmi_i_18_n_0,
      I4 => vga_to_hdmi_i_19_n_0,
      I5 => \srl[21].srl16_i_0\,
      O => red(1)
    );
vga_to_hdmi_i_43: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFC8"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => drawY(9),
      O => vga_to_hdmi_i_43_n_0
    );
vga_to_hdmi_i_46: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(19),
      I1 => drawX(3),
      I2 => doutb(3),
      O => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\
    );
vga_to_hdmi_i_47: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(16),
      I1 => drawX(3),
      I2 => doutb(0),
      O => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_6\
    );
vga_to_hdmi_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEABFB02A2A808"
    )
        port map (
      I0 => \srl[20].srl16_i\,
      I1 => vga_to_hdmi_i_16_n_0,
      I2 => vga_to_hdmi_i_17_n_0,
      I3 => vga_to_hdmi_i_18_n_0,
      I4 => vga_to_hdmi_i_19_n_0,
      I5 => \srl[20].srl16_i_0\,
      O => red(0)
    );
vga_to_hdmi_i_50: unisim.vcomponents.MUXF8
     port map (
      I0 => vga_to_hdmi_i_155_n_0,
      I1 => vga_to_hdmi_i_156_n_0,
      O => vga_to_hdmi_i_50_n_0,
      S => vga_to_hdmi_i_154_n_0
    );
vga_to_hdmi_i_51: unisim.vcomponents.MUXF8
     port map (
      I0 => vga_to_hdmi_i_157_n_0,
      I1 => vga_to_hdmi_i_158_n_0,
      O => \color_mapper_inst/data3\,
      S => vga_to_hdmi_i_154_n_0
    );
vga_to_hdmi_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEAE02A2"
    )
        port map (
      I0 => vga_to_hdmi_i_159_n_0,
      I1 => doutb(14),
      I2 => drawX(3),
      I3 => doutb(30),
      I4 => vga_to_hdmi_i_160_n_0,
      I5 => drawX(2),
      O => vga_to_hdmi_i_52_n_0
    );
vga_to_hdmi_i_53: unisim.vcomponents.MUXF8
     port map (
      I0 => vga_to_hdmi_i_161_n_0,
      I1 => vga_to_hdmi_i_162_n_0,
      O => \color_mapper_inst/data2\,
      S => vga_to_hdmi_i_154_n_0
    );
vga_to_hdmi_i_54: unisim.vcomponents.MUXF8
     port map (
      I0 => vga_to_hdmi_i_163_n_0,
      I1 => vga_to_hdmi_i_164_n_0,
      O => \color_mapper_inst/data7\,
      S => vga_to_hdmi_i_154_n_0
    );
vga_to_hdmi_i_55: unisim.vcomponents.MUXF8
     port map (
      I0 => vga_to_hdmi_i_165_n_0,
      I1 => vga_to_hdmi_i_166_n_0,
      O => \color_mapper_inst/data5\,
      S => vga_to_hdmi_i_154_n_0
    );
vga_to_hdmi_i_56: unisim.vcomponents.MUXF8
     port map (
      I0 => vga_to_hdmi_i_167_n_0,
      I1 => vga_to_hdmi_i_168_n_0,
      O => \color_mapper_inst/data6\,
      S => vga_to_hdmi_i_154_n_0
    );
vga_to_hdmi_i_57: unisim.vcomponents.MUXF8
     port map (
      I0 => vga_to_hdmi_i_169_n_0,
      I1 => vga_to_hdmi_i_170_n_0,
      O => \color_mapper_inst/data4\,
      S => vga_to_hdmi_i_154_n_0
    );
vga_to_hdmi_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEABFB02A2A808"
    )
        port map (
      I0 => \srl[31].srl16_i\,
      I1 => vga_to_hdmi_i_16_n_0,
      I2 => vga_to_hdmi_i_17_n_0,
      I3 => vga_to_hdmi_i_18_n_0,
      I4 => vga_to_hdmi_i_19_n_0,
      I5 => \srl[31].srl16_i_0\,
      O => green(3)
    );
vga_to_hdmi_i_60: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(20),
      I1 => drawX(3),
      I2 => doutb(4),
      O => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\
    );
vga_to_hdmi_i_61: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(23),
      I1 => drawX(3),
      I2 => doutb(7),
      O => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\
    );
vga_to_hdmi_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEABFB02A2A808"
    )
        port map (
      I0 => \srl[30].srl16_i\,
      I1 => vga_to_hdmi_i_16_n_0,
      I2 => vga_to_hdmi_i_17_n_0,
      I3 => vga_to_hdmi_i_18_n_0,
      I4 => vga_to_hdmi_i_19_n_0,
      I5 => \srl[30].srl16_i_0\,
      O => green(2)
    );
vga_to_hdmi_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEABFB02A2A808"
    )
        port map (
      I0 => \srl[29].srl16_i\,
      I1 => vga_to_hdmi_i_16_n_0,
      I2 => vga_to_hdmi_i_17_n_0,
      I3 => vga_to_hdmi_i_18_n_0,
      I4 => vga_to_hdmi_i_19_n_0,
      I5 => \srl[29].srl16_i_0\,
      O => green(1)
    );
vga_to_hdmi_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEABFB02A2A808"
    )
        port map (
      I0 => \srl[28].srl16_i\,
      I1 => vga_to_hdmi_i_16_n_0,
      I2 => vga_to_hdmi_i_17_n_0,
      I3 => vga_to_hdmi_i_18_n_0,
      I4 => vga_to_hdmi_i_19_n_0,
      I5 => \srl[28].srl16_i_0\,
      O => green(0)
    );
vs_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFBFFFFFFFF"
    )
        port map (
      I0 => vs_i_2_n_0,
      I1 => \^vc_reg[6]_0\(1),
      I2 => vs_i_3_n_0,
      I3 => \^vc_reg[6]_0\(0),
      I4 => vs_i_4_n_0,
      I5 => \^vc_reg[6]_0\(2),
      O => vs_i_1_n_0
    );
vs_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAAAAA"
    )
        port map (
      I0 => drawY(9),
      I1 => \^vc_reg[6]_0\(2),
      I2 => \vc[9]_i_4_n_0\,
      I3 => drawY(7),
      I4 => drawY(8),
      O => vs_i_2_n_0
    );
vs_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF9FFFFFFFFFFF"
    )
        port map (
      I0 => drawY(1),
      I1 => drawY(0),
      I2 => drawY(8),
      I3 => drawY(3),
      I4 => drawY(2),
      I5 => drawY(7),
      O => vs_i_3_n_0
    );
vs_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => drawY(1),
      I1 => drawY(0),
      I2 => drawY(3),
      I3 => drawY(2),
      O => vs_i_4_n_0
    );
vs_reg: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => '1',
      CLR => rst,
      D => vs_i_1_n_0,
      Q => vsync
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2022.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
VHPlDkoDlWlBfBMvPBmGYmaek3s9hXXhjF28kllYPnaNm3TSnzzpXHWHc8Ye9/2L2yiQfJ1hTWou
Ia/zeQ8h9/dtr6QB5YkyW4wlb/LbMgXb+DGIXPSllNl0IMsRQIcQDbcQm1bO/nlhb+2pjxiuaQrl
DbvxoDwPs7z3LunRxsg=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
lmIhoX8hXuc7tNV1sXY1K2/gXL7Y7Hq73qQF7+x03UWWTRd3uhGmVQtOMVbhIW+66UkWUHiD26zL
fzqGor8bgSNGpSFyS11k4TwLQT4OfAMGO8C9Qmmh4+VENBnpS9TW+wHzCv8oUwht7xYtYRZvOvYK
F3fMppz2sBkUd1lciw98ZE/UmNkhqBuMfIYF43j45DEJ55PBhOZNg91Ls4v3qBHyBAaYPFFoMry3
d5Fw1PZyFQSEOSSpwgyds2aN0g6oIwl7zm0LJrM9VDAOxBUE50hk+oHr4jj8J8UhHQJnlEHm1Idm
rvxKygNKRvfSpa90NYxZJFYgqnrMYg+19+9aZA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
VkyCjO2onoeZWEoYQ/4ue7X5mkHyTYVW9xjdoTsGS4GdP/Q64VaCZL/jr6R8DVDXPMnH7tRMrDpo
jpYBnyzSgOkfgqM+96ioC2fDyAaG4gYgGLmrBR6qK3/mxXwAZZX+GJ9R/eWXkc9h8xN+gsSSX6/M
jIQCgeT6q7PB4dWT6KY=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Iub91V+TnhVlZCSLu6iKmFjix71y6/l83OPTs8uewWvkE7WcqYxEKi9fonXEkzAtWzuKwEUqnOlN
VBsNJqPUdKcd22q523mrdt89mpdosWD+hvZdO7ELhJniY5u9h49FFkubpN2JiUTcIcKEYxVNlds4
wyvaYUqbPVH5v2ooJwDdimS4GVn9HerCOgPwfshvQDNlMTxLcYju4v8BHMc5Rub9Q/ihvpQU74v2
ouZ9XIwA+C6pBLwvaqS8jE7HXOokgqJilaX/W/t+KEgiFry/txRTMU9WMD7tCN7lcfjCydmS3Lq+
3u6Hsr0S8BwNjcaDpZDnBTygUJd4JSqREnk33w==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
U46EWFmKmpZGaWfyL+dokyQtJtaOYsa7HCW/+fdtw9/yHKTWFpmqKBZngBj5rPkNhtTDDCJkqsYj
tUXg1j4tgIBaCQn9B0q/aG+B3gPLrudp9hLL25mVbsfiTzdekiV2hJMmhuMoavKKPJHC6zyW7kZi
80er82OQy8h+Df/fe6TRjH9xEt3/b80tRKUMbxkLfnnkAyyf1KfOhB6/uyI4mwXuQR+DsAbzybKR
YtXpOiW72tGrXTFlzcwbHamWZefqsilVpBw6V5dh33vYKGx50xwWpj76maAkpQrOpB7zufeldJe4
W1UOEN84AZdRTLkVSxamWo/wp8nP9fiGS/ItRw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_07", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
qczgIJYpE/SzErzK7eWJBGcDFEzDLm8cKbwJbPXuM6YnJxx44W+E60R3war7K2QGFAkOoCDUtDC7
SghJGF32btaDLzeKm0tQ669sBtQmMIaBrlt7I9QBkNM8zN9GL92qxNC9o3UVWMOYy5BmH8nUPgcE
O6lRubeltlrTuDe7UJQ2nEPHcXjpUJJ8dxktyW+LovBy1OxW8g4GRAsmEJsoOEg0HuDdWcc4IshJ
PvwPJ7LblELAKsdkSt65y9VaklaEm7MlH4ImlgIa74TgRmutLUbWxM1QYhGE5rAzFhGU5i3RJOdx
L3N7GGGvLMW2z9NSHbIFX+/eNII9fNJ9nZbgLA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Ti1NUgDv8YPk90APMwfu/mRr38QYwAxZfv0T6zQ89YS55t2EquEGVqrEafYX6rTydLOw8le1Oucv
f2oERpSSSTih/ScZneSZmuPE/Zh2BU1Ajv0j+/+0uEWXU+5lLPbDJjnapTmJXih1MYPf0SHpZZmE
BKj2IEBI9MPZlh6bxpa5BWJnyPdAvHf+UNaMXU9+pmbtrzUVebql4mFJu45Z3+ehmFY4FBW3zXMF
44C4TlHACLwL3vHVMCVfeKhgdVDbpE+/IFhTStz7mZ9h9RKGanQcs6YDVM1R+2RKA1QT1fX4FiQc
1V+FGmrm1ujxmFGXwpfNKByVlfCY0oWhRJCYYQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
HuEXFK0NXt09xU2yxxjng1OLsT+ZEM4EhqBgpr9D2ljw2vDaMBrqEsRQTc2B9soDq3ewDduHJXBd
OGYxkPnoN6LhjULtB2nTgjcH6NxA4puZ1ZNcndDndVBo8rTW5W1OqHq6InAG0CqPpTIkuqz3ECPl
EysI++MCDfH6tIzlekxJFIJ1McJsTq5rFuLzMMcrmkBxgcayDpOcCFuzZzCczxmt/cCCIKmDybwT
OQXmOcLJoYLP4sFu6R9c6xO8i6p++crv2N3eIxZHKbek9xBBZqQM9EYuEtsbkqAs9XZpa16i5njR
BDFxTKcP6r7JgFALJE89AZhBbate5JXWp0v4ECZD18aEL17CipwcWPutNMdG1apzSPP5y59n7rMG
yxBPz1gKHc3Emkl4WcO0hjICxqmO6dMXoY8JvBSf6ry2l0sH9Ihr3Bq5WWmlhPHnoaNr5jl//vNe
KfToWtn97eoVSt1LnmXXnSpdigbHr0UIg8AdkpdkuNRaWdVicDdgSo49

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
mokwst2bn6UxD6V9UdIgCIG1QQ/d0FiJqYGOTI2eHPV6YElaLjnJ8DnQmZnGS95o3x93FDOoa58C
RwYsX1fVoVtXkj1LuZq0k7q9vEe4T8xMjpkeYtIHY9k0Xhy1Lq/xRlfzGAf9fvf9e+f4r7aR/Sb/
uCZxxugG5niTwLENY1n3NthYL0jvo8Fmdw4Qg0nTCGWlVCws+09K0g9/lx6I9EcuHHemcHO3fOZG
lMc4NaPNozKwnyDMoWUkwiVxyFEPFaQLNYqzjvR+CqrWfhFLo96JWhL+eaDoNuZoBVYQtNH5ZwBL
BoO27Pw10lgcReGlZBz3BLO7T4ddynCx0+eSnw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
PiP7AjOQqqouyQMoBQqgWIDhUSViq94rIvGiIJ/UKMDspM/yXw1caE8AhWHTjYckC4yLpPAz5P6s
1Z6flzDPrzVwg4e59X2cc4IMCHhedna0rDO804njcc6amRDTeLsMLTkWfvomB4xwszm2AgT+PRnB
WHd09ZUDVFjiBXT+Oa9AicgGJHrX3w823yBPuAa704kje/SzgtiDpcTU1eLmLhLW7LpEd9KIHd9s
ER7Uk9Orws0Kq9PMTqMX4hMn5K5mFakOeOURiEbUjdv5RiIJ2g/PlQXSItM8fHsBTQa6fOaJwQTI
vHwK3a8ZBHpfT1YH+n7wNiNUZwD4SFXm1QVx4g==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Ul5ZfTHJwMctaNhYRortUZizYMPYRef7uYqPSuMkxsArnxI/cjGh+KRMwzV86hyp/6TXSJIjm5ec
2wX2UONdPN+DOJ84jYC4JbgJQrPnTj7ioD8uLX/WlyPcQzyF5keqFgj5eR5s13FskVWCuAWf5m9w
mhFEKFjVXDAr7gVgAJh/hL8P6Psrnf+LGfiM8JhnDepsHEYykGlpD3fzru2BGgqHWqPqFMcnyVGl
vysaIXiJz/eYKvO8RGcgd3DJAM/wPm9A0m/DWcmSnczOgTjoqkHcBg2H5uJMLvufzmjImi6LYEqq
v04ESDEN31cSUzqUYcayvMFOnI/WNsWbFIa5+Q==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 73536)
`protect data_block
UMGeoZAhJbY+DkZZ028D5yzs6KT+IXvPqC2XBglegqY0s4dX2IuwIYmXUOfPJTokPmf8xId86vbi
IjEmJ7a1CIRz/hareqz2d5ixf/NIiFTYXrQR1o30dhCby3RsLX6hAy6wGrqdR9+0uj4fhvYBEnxp
5ensxdX5t1/Tl2ygmHGiJVLl4JTQWaR0QJS0W7SSfeUZwk2d2k9DlhtaJekqbrFdzZOuJFJaYNWH
szQbrzUEQIWSC021yXwX59h7AIdAu2ZrOEgK001dqAfS/Plfzi6OD9H1VnD+tbvWhkLETR8pMmN/
Sd4ikxTLI/zpIp4FMDO1hZ2EYYEJUOyUgBFTVJncz2L92PgMXupHWdW3aQ6PIBCd7fpyMI6CKFJl
2nUE9bgnRfB06lgONaGdJ0z2/Xv6ZjLGkJpMUqCgvzHUqiPSa8uCadKLeChNlf57GjN4EHz6696d
mp4K/NJKRSG7C0KWmFq7ZhH2gjiJhiQ/KfBGeMK4BNQd5mzFCJGePTp8ZLXVk/afeE2DdzbFpO5T
0SloPLqQf+topLOAQ90lJFjaIfx26zdTLhT53Dc8ll9l6peKEHsCcfVTYWx+Jfrov16bX4oM2erD
J389rJHLywqu8MC6Zis6s9EhdWLvsiQcX8Qtl8LV+qEFlxqxvysCs7eiYm4h0NtYxnDQdhBbf7Gv
Zp8NM3GUyOzaq7q3Vk/qMimVSluLXAH2CrNpMaJopgjwP3FcH5ihakg9dh2KSZ8H+yLHWscFPKSW
IqEaJ+Ltmbayzmds5WlrcefUUBTyFL1H9/oBvjWgjW2SvEIs7l9Wp3vxSqk2xiTxVtMS9MWvNzk+
r1QFFGODDhTHOmgE40NsyyJy8UeDqgL1dr1GYk7HbZx7wB8Mxre/baJ2MbjfF61ysH6eeizIshx1
4mAblspzzDE3F2KP8C7M6RyWOTaAzBuohVAJqwgNhGcdUcIeY3TVn2DoU+KE5HZ7vOcoIYcl9Rde
aNns4XQvCbAGRIw11WcGwJIe2xaNQdznJ6o6IDS3nDEGMMjnDuwR7+acelEMVEuTPRm10t+uuoOc
FAWsNdEXpKehXyl91cMlKFlp15EjQ1h7YjY/VAiTBjMOCKZScLQ/heokgX4B4izWFjUhHTtZDcwN
iOUUPg6UPQdm5HsFRXO7m/Xd7JXHW/7Nvbbis0QihTgA8WCbWqTCkz9IKNxgBHF5LmAqoyavKsFj
5dtPwcU/bFX/JKYxhe4eMDvfK6w8stnMxgqJnLaBsglhceKRZlrAWErD5zBxG9QjwBbHGqrk1LJH
4WwCDAlnpbYQb49gFhLWMJGcwepKgjY2Y7nSTfOV5wWd9Wx5K+eUWDzqjo0ITO6AkI3W0GxxL4ru
SEoeZqkgCXJ8SJAoCTMsD0WyKxY7mpa4V7ZUCxO9gbZc8CdW0A26iL2Ko9TJ1qexXvCXeksexC3d
pJSxjgzASgMcUYDS4xjs3gY0J7JxB7pQZZZco+a/Ex/B2WQnK1p3c5P4+aoOS3NcmA0VM9PsRaCP
8pkLRsZUnJV1VNFua3n4/FQspWpt4fDN5HHkrUdwDCKP9ISMezXgZfRh+hTdIcZU2RkjhGje+qzX
ViG4fvDoibqsLmKmvz4o2KiC6EaG4Db3icZItg2fFf1u4gRnl+ht2fBK4ff3ZTn70Z/KziUX4upb
+AMhyr2TTwDVKoCqCuEdDP3WMxYtE3g8rNYw+Wlaj40YOPn+2QCB8pyLK9GbtlaN9WLd+y1SxeC4
bN8srOpIbOJ3spjO1nuwugwU1C3MFHpiVHDVDNz/lnGao2xjvLiGSouMa8sMyV+2izfnihV6yRLd
hXOfrqtlcwCfUM85EuN+w+rkdNI1PiNA/wUJCXQ/6QLTp136sdqltV9YRC3OK1fdsODhpRFDoZqk
+b7GIgAQnc/LdSzw4BQQci1TLdcJEX62TGCGrofk1Orb2ydlx6UlxrmvB6bRCAm8NvTWwUZUeKJ9
VQbtG+eP5/vCmGi8atm4dJRNP+YpKcyr99TPiuHeYb5O6ne5pKheSsETgSTgQi8/MHMcTL/vO0Ky
arc0ItwTPW0M8XSoGrZPp3oIJ34f25252XHHw4YialJcYH4mcN0rYjLHtH7m7XGDGGdcyYnQB/nf
VfkrKwN6GlRd9cCHlmISCq7fbUwFi9YUgdumE8tIfe78wPLrFPITqlWrhqqvTLCqsOJCRLrPHtKo
nGozc1TwWb0tW2PfABV/jpi1ND/+bhmm2egbGRby8CctM9Ejilsl/V6N4KmP+W7ItYGsT6cbiO7o
gEZtM6l9YuSLb0bIBDbdFDqEvOMcl5K66apBzHZKsRDqogbZKv8QiBFPLRARcob3dGfVxl46hh0l
EOjG8+okvK458B16ctzogv9ucaK6Eqld7OxMbrqWWibYYEvcdLM8klRjS8rOQpVNQIA+RWMyf2Fm
+jOYUBmq6iGWcoPA4nKyCZud3R7eKF4yjosLHf3Wp8U9CVY8E4mA61YE9b+97ExiVwyheGQBuZjw
3bZmnzQH1+WFQeZFl6jl4dK9pm3xYe6m/mvdIIh8GC7VzPTVZsCkGw365Dc/43AaDeDGq7aGmuo4
vBYSUe7vGywnYPjAe4bwLnZvBv6i3sXoiCtmPhpKTTAJu7V1ORLlRhfAt2p9l9AOpK96UBAVGFu2
4Rsj22yHY2wuUL/JbnsME+XNhM5UAZkq/dHS5u3bTrjPfzgDw2tr4bz5i+GakONdUuRh+Uc12isu
a2Ivw7Un1U8TWLgGB8wKfHx7AHnZwywTnZ4f6xEF2M/VeGpsvWZ2nDBzGDt02h6jdjwTdoFFYlDT
Hl2i2tdi87pfuKHGfVhZVE77E6OhViADeM+rCD2epwjyM2HUoUiUnUZ8DP07D8wQJYM8q5HzG9GS
YlstufY6QqARRMDHyKyof0q3DhKDwNnl0Z55a1i329YCX+Y+GotABHRIUTy4bTUdeWi54b+fNbEC
/7xwsSjtf+T/k7ZdWZj4phiaRlVKhsOQZaxTbvFjWzTjhlfWbAxurd8tkWt5nXNXQR92W8375mB6
2ShB44Wm7Z1oBwORzRnd7VKQ6QBrvxUgkVW6Wk5zgENFT5PZUFf1RDJXQZIcwxps18uFQHnJ+Fsy
IBtI6gLYegSYMxMSnhtJBefaCmHn75fvEho+pCMBE55SVU30QBvC3wuSmIdM8FyXTYb6J1pEmM8D
L7ywBHNgpXBt0ariFHSdqKvya4F4rT7AkF5DZyeBMPB3Bjr9ozq5FEeFkkRJOqYXnUAjRdG416Ua
deGNfjbiQ1+jlLlUkRkWSE0awRhjSKVIACJs0hbgf7U8ZjD4DEIm+0eu5pB0kU8M2MUw/Y83R5Hp
r7NmCjqBQ3/4BdDlMh7MGv0Gc3vcD9RWcktxeOu0oOULiKYzO3zt81ZvhRmmE+axF9ZaabIwvoTN
ihOsrDgScGD+7+UEy9aCXwALnD/Q5iNz/zqN2p1RbLfMzPnSJ0X/Ye6pHiQ/ea2ZslJEJvqPnvC+
fNILBbQZQ0ATX5J2Lz7eWVDvnWzG7OMaT4d1i49q6pzQsxQuBKfM1nO4Q1g9ZtVe+BKNTtDuhca+
gKAviixDd8m+DiXdScT53YDCy04BeGt1e0WFWlkNtax1QRz9eL2AgiPaOBkLm/6Cyn81qhKPvYF4
FfMXjOd8RRUOQGO16dz4l1OR82UzGT+nLbtyperTjxGL8es+kSZDHQ/o/gZcgFTbHT2c4u3huWKf
giu9kmxOoU28hG8LVpiawt9XcsBB39pd+35vUww0+70dJGvLfvAE8kDogVMv6VxanSmOjM1ipC+g
wLHtast5WeaEtpO5Hte7dIHi0pJM+TEf7mgmeP2xATgcOpVZYGPsHIzHlVgvIlUnQQlXKng/g8pb
XhnD1nEOg/ZPSihyUtnpgxqCcRPgUcVqx/R/a3HR+8FDH/UP284oeLFPGGCm7EzlGd7vfmZa5oPn
d72eUXgnOSDI2VwA3GgGo2ABf4WUCiskqz2GlUjdrmwaI+YQSMUmzZ0K9u6oDSrz0SB1ftt2CgPP
TtdXn0/K1xAy89fjLgBvqWFyUoT2Br1AgATL0nINtqBs5L82fOQtslmDaoLUOZSHuO1ECPB16E8a
1C6feIKyKuSPlurQDX9ZJHaLQ6kToNHhlAaTCiyzgh6M5obsqAz6Owg69E+4UXO3eOkj+K/8F+TQ
mTg2FwxCNo6RytcTv8YCIy42MKbF7IH0VKMjoaXQxTsTWSX7rk1GfQIUITcpoknBmlAzcPPWZ/Gy
zOXLHTcQi24AVWYueEjJFP/DZchNDUvT7IDACW+Is6E1jg+ffdPIdAm6g+Xr7v+XyRSvXhTaTEAk
HeuopMYAPfJFQkaAUR75ACA0zid+cxKKPxzKATmNQAJimAF91P5VgG1fuEkomOnDij2Uq/+DGMls
h9lI8I10wZz5jYT9wW+5r+CHIpBHCEBw9ga6quRhY352ujvhrBl6s4QoEggRvm6tcVJ+GjMLkErj
vrKZNpgfpqIsqDx16iiB37MnidXPOUjpeUQQofUpbVS5WmKy2OOX4TRzBh958PO1+rf7YujpGk9t
dAHADvey1X/XT/SIH6iRJFssuj2hNu0BU1cSlqCc3fubM+XDsVIJ3ZKq3y1KIwPmXWRbwHq5B0vY
pwfGvX0h9ph7DVQOijPqG4YXK6DVE6uQ08USqeGhJSQqXFB4okPVP2Afcjx2EIMk9aTEeeYk2Bec
k96GvRgtlilGY3TpBCEnMssAWUWGbOnXZd0+KKC/Jm8setyfps7F5QMWogECgPv4XJuhBR3qcakD
Dmd3dtH4iVhE8z32vMkCRxvsKhp2p4/CbitGGVOEVQAPJkJWP6WZnUM7ivUlUZpuwSGGCLMq7Bmx
Qd73ybi+nnDuChZ0M6vGWWt+5bhiKd22+VR5lrqGW3qJl9jCfbDXmiPTEA5co6aHVRspr1nmGW/M
dyv1TtG86x1xbWl3nUfaWXQ/4pyHft+uGaUzuNsGXv8YnoJoYIwMosoig+4LoiuWBARhVGaN034q
LfX6A316MdmcHiC3v7ybpTbrKgp7AWR7ONB+r1V2jTssLnX0GY+anvl4OPfGgNWdfr0qal4DtDo4
EjpBYk4zgjNgR04u5Wgx+DOD6wbU5YAwqnR1fVFCOHpA/lbfJbM2Ret3XdJf4kjpobTBA/UIz02h
kOLDImtqTexM/ZO7htJZvIYErKQC6iy+Bjji+uoVIvNINQrXq3+BtKFUp6fhNVpBl+d5jXdDlYLB
8FnHnnGL6Esms1J21CGOvQi7DLXz5fX+oUAUhkJ/+M1aIWXCIXIWymweA0zMNhBFLDb7CLcjevpP
3oC2r0k92guuAeePYnn7Rmp2Q2JTrSl4MP7YN5MU+vlqX5V4i0W80WVombvDlvxa58OcTh6rz54v
WNUj9RkmftSuw1OTE7V0SKHA/6vGO1OuQjbhqkKvh+oMTIfyZJVtXgJ2B/W6RHQ/3v5OyZVS5zKp
k7rsAXxoyJ4zfRc2zcw3qWBtsUZGjquU/84yjHpGm7Eatm4QN2ubHg3Ix3jdPiluq3hFlXuWL5rH
stLZXSuHlD09epH5WBEJmbtKPmjqF8Bu5xCxVoypLAwznyZNbDJZa0xSxcAV3/fFI1UUaQyA7ggO
T4NLetnfuhzsod28iYUnLF+EQgSOaB5qXfA7VYun6fcwn57vnQZfgDJjUlLP0jH6Da9FMQu0dD/n
z8YS3Zj8DIKa8R0G84cEy+SSuOZKyLFW+9xsS9i8UtRXCnRnMMuwlgMQLWDkLxXNsgc5utCkWFyY
EED9NZQ+zES2fani47RrHIBEYz3J++SaSezgtK5D62bRlSUOdTig/P/8JezU5N+SU1KRPGRlnSSB
d1d0MeNYjAmJs0DnfRcEmFKVXRBiAVAUMfzROqgI0VDMblNPbfnjswCzlXAUzQE16R87gz4Zr1Dp
CHrENTnjKt+E8kFqt5FOB2Hw8DSp1cE9lEDN8/a/w5P6+x72jpnFyxu2fkjqAqvry8UrrPgjRlTA
VUvEU+jbmCKrim5YcKo98so+6qLkjOkGQT8WB/1Tgi0UBipCSJ4nyOgGf+t2TKYIRREfj06TllYV
yvxyeurrnyHJ/pqJznipIRK0laI3q42DdygkPf0e6gpJOdZ5QojpjnZUEPM7TfSoqL+T/2Zpb/9O
KNThKFfCG1KKcz9CCYfYB+6FwFZVjYt0udW0vCuMwi68xC4X+O0jH7zgaoENo/PlALA5Stidjh41
ej6KCyGnn7/CAvOLGXaWYIWa6jXZtvYvizCfh5fKS/oMAS5lxizQtsOyEF6KVqTcI0jXzVreWcFB
/a5inqKxCPl6JIzl8SI3UkhGyQJuo92qZrvYncvaG1s+xpgNNPuZIS1Kd5Lvrf7NgCwkq/iMUKD8
kWhD+JkHw38nOCyomAJH5kPM8SRsmC/QxuBCmfI0U767RKKpmxUIhaxiZIxMgOOCC2wF2w2UUG4U
IN3p9+NmEQBLD290u3b1adUbVt9Q4DQfi9OqzTFhbXBHzq7BKT0Ao9dPVEXPxlXOQi05hE3rOVGu
6PuRd5FAivvEJAKeWbwfUuk6P9otpdNashiMAVF6/hA2+YTyvZSSpQBV+uIKI+iaryI7wUFb9SXj
b959oqykcZHmN/W4Mmkl/4SaBy9tUoCsycOR+IiJxNOOpBS/5JMqZgLaDbXjI+WlELFApZ0yUPTi
emQPsF8XL1VgXyOOASxTo1OJz5Qtrf+yDU3BbAEXaZ/9goomLYFX0XIBlPMQRTXNLmnUdTss+Hyf
jhdHRXD4cAHGlxqrOeKKzMAXbW/YGumeXAbju4uGEF7DoSPgUdkf5sp4P4fPgmycguuukSaHdzPe
2QUd2dTfMs/jW59J5rMAj4Y4lACyD+M32crtgyqMwrdqactYmR5IkIfdl1F7cVpEvN909Cq14Ykz
MuD752DkqHcJwsFgPwjXMsRclu/ss7O3laiSSnxGgJeE1igk5YXnyMpiKyV9rAJ8ovt03uRNTvBc
GeI/LE0nZpmSSkY37Y9qMJA8yygDMb2jQEF28sq1JMeRTc7SQatEZGzYuCHIzOeSysjvUVfmLpTw
pOObe7Nez6lolW9tGaYOa37TFVq41h/inhohIlXQbrHkxq6nkWcvWxuLrE6kc/kceeGouOTAFzBr
XSwt3aSlF9p0ii4EYNeszZfAwo2DwM86zkZvgD6XiZ783CUzJYreFPMqh/ZBultxKeBVXUL1ME6L
qvuPGwxOuMmCxl+tszi3/AkvMGFncsmGEUHA6N1ZaTOJybDB5mnoz6YzSi4eI1kavumqMAZi073/
Un6HPsalR+6d7z/i7+QUb/lW4yD4rABcv2OJw+k8cMJWXk1/TBwrL6SQdgc2jMcygCxJGYxJJNSU
29/uO+yYFp9ppteG+aKn6rqZvb0WUh6XYS+6Q7vNPQdmkHTUoJFWi2z6JaHj78HFMkkbAFJAZ3k5
2TBjZaKeS6HQqu1ezLG9ue6a5B7PAikw1/xejDeW2OEq/QzxxDjrOO8zA0E7mtnRV+n+DTf+Ux4E
acap/5fViQhnl+7qT5pl27hj91qZBS2LErDStlzIOEFrIIUAnr2/g77Nli2TlArfAl4zRQo5nRx/
J91pU5sf7QLfv5YX0p2xH8/3U3gk9uKpmuu1LuigEJA6Fg0elrsjPhTkABNLr32LXaczwtDmZp48
kb5f031Z9WSWAQbJ+ty+DmhbJCPKDY+uYiyX/qWtFExddLil16sigPsOq05NDHIjTdUOjP9nK1UK
qc611VL1Hrxmb08BOpeed47nTAIYxjTjKOuW/EYstYweHwZbisugeIreRumL7eu4k45ciqHJMTnq
xkWkNurvEVRq7DBteLmiOj5KEhKXvnGj1Y/ow90c2288bgBOCBbJ5+XhhhCKCq9jOfgOrGmvImTl
Kq+xgX9ofnvLzkEt6TnLY41gphvHFLNkFXlleiapAmthrEcXG+gCJ7HVfdQRzBriIZCBpEPp0HMk
GKklJBFmXRwyqIMa4eiCPfPxJ53OepHgN2F2EFhEr/4OBGr2X8Y2wUq7cGefNukWiATRbVHZDb/v
/WoXG9H9XVtKaubB4vNCzebmKIra65Au/1GzcIP3InSf+XrTRHNs18SOEzt8UcW8LK/yxhMjbTrq
FxrJ4ZVtGXUQkhvGsHHDYLhe50CDjSyAdALytV0A8MhZR11zNh96Fw1sxBbh9OmeHhScoVo7YrnS
PguS649tg8vklhox0umHx5nshpMeKm9WR0Q3KaBfGWPATm3Z24LCsUI5nKTu7Auq14LUi4FWgyLr
c+hI+x1A73Gsd/x6CxkdfiUUkVTIrk6YIZJJaYYVp+H6dj3oJw8FjxETFntbnNZnczEJICK0x5Nm
UcoIUn2U4uOMvq9sMg7smBkstQBGCmDuafS0dn/oaaYpb0vGclKQVVhVluGQUxbD4Ov+c/kxsN+K
orNzbEexIMsMAe6i3VXkNVfguHQ1dR4UyXBuffFy64TDalcIJ8IgwCknnIKSulYvJjFt6Btjz6w6
dnnzCTzFntXben+SPGTgn9tXLHYisxpb/hm+pTdnvSfOc1lVg1tFN4frbBYb0sKutQMN32xcYgsY
Bz/U674YF5TVLUXSiZkD4NzedhI3nqxumH9Ov+4kOXCHad9FQ45XB8eSnPVMzXYW6CRR5e+MHxii
PbJaWpbJAWKArd7NI4+KqQBkpgkuzjZuu0qHMzi93p9UCCqxNZc4VkZlq6gdZ/aed9Aat1N4PV9m
SJKtDa13ikhp2bwN5dwvuQskcUo+Qx9ZgyEBky5mrydmSELpamgSTd1fwObT1+2fKKc+djzYUzkS
jRSrFVyerxkiO4SQzS4r04pvGlgGhiVe94riyNkH1sTWyr3AacpFP6HHTReOSHXMnProKp7/LJkK
exIb5d4FSq/nsuwxUjTbCJdVAwvSyph+76nelVd1hYZYHEtWxFnJPnlLpx5fC4A0Dk6tUsX/rtGT
tiQUpmqTppr9UQxpu1KuqgXl64jTw465tiMQnGxEneBI2cnP1PC9T/kmZo6+XgAG99UOnhXED/hU
oNo872XTTQ1C0h2KG4HyYhpAcD72yeM7bsXbUpB8EeaN6qa7SB1MX7QmOVGLGj30cjpP9xSZ71ch
gHwZ6rt9Ox3TWFFXCOXBHI2R3tyCSltHBxgshnKb6o2ZqR5JjZnfJRJQ+4+0D5E1wYg476VglmF5
LPbzz8H0nKBEIN+7PrE4D10alhqqPk47Nj8QcOSUUH6WHDEjbIVt69Ysxiay1uFgYfrVs+NH4g10
ywKrFuktnMMFNc7ho1oxI6jwIBUszkvwpsMEHDNusOgYuO5bVHER6wzyuKa6nGpxqsjNmAp4PT4M
/6rsAr8L2ZP7KqVHmhX9hYw2yRia2DfambbWh5Aun76V3bc7/BEK5bME5n2Cwnd/OKt3wpqzZlNK
nDOt/GL4uAuIevR72shKDu5G/tVw96jSTk1fciOq2dWPdn7eNvL+JvD0mpq/V/t9tI/YOVdzAs9b
6kwvsMg55AWIcqX48TUQDUf80h4wsBbwAAwwdkovG4pRveDbo/14FqyFSDYMCNiNy95e/pW+FeB2
p42Bb+xjw4+YmgfaQpxW/VImD0kl9D6Yl1YWpfq2rWwIrBnDkq1quQlTToLXBlOj5Oy14cIlZsaK
t0oaht81U7LO3yeFX+ht1WQnOjJ64SueTagU4CzY5ZLUUeSuIsitaw1hdRnF9zRi/hy4FC+wRTRh
KbiHNRV0n+nmE6copSBh425sDGhJJ0jV4gkWFVxOurGy9/4D4yMNiOlMvKn5Ye5cvdSYJKOdHv+Z
A8MyxI3qtesB38REiDxDozCyjJi7wMfiPhXd7IdLhuVpaS/AKHheJ+mlNYWkS/fEe+RurzBmcSY1
taX1gCPwdNOa5FecPwvadz04mIFWueOo30X6bGNVO9qqtP1RTRtZTNzTRdm7Z8iKypXFTimzF0Me
AQ/DUcGKZls/EQ2K4kurJAo8RTOVCxyFIVaFRgm/Mq7kETlvz3CrJWrwBQa93zMwmFE5+5sWDfrF
LFwsIQEhVxTz9yOw7qihORolSkOOUR09yuyMTghyUcZMUiWnYPrPXx4PXNfk4BUY8X9a1DHMEg73
qtjAjT7fDRPaHuP7qX9AkkCuScvvk/4R567AwMSD/2eMAAurYWqL7WMM0/AKk68oujERIjGfrPzg
/jtSrL0Dx6sCyRR/xUHalVPiL0dXnRN1xN7qw8xq/BYDmiA6jM0YRM6erlRW9ZXVqb3V4Fm7drTm
PJTXfr9ztV+UiOhYW+NY6QTgs6ln8fveTYU0SMbQ4vj9N9IYChBbYhuvIST0p3QUUSud8+HXSXcH
0lPmemqYpS9FpQZaSEliEu7X02JBZ4LQMlLEUxsz/2l+i8BSG5aszr5smjtRFlbgBSqn+Gq2hvBi
XwfjmKgMXVb4LqWuOTw8mPRZL0gFIf38/DQESuQLpFdijq6LG7EFDDwYdpHdCA1x7IebIC0wXR0r
UwvOTD/Q8o95w4iynSflFPMMTDeRZvnItjomfVbJRABfcBTiVxfbMhmIfbmnt41xdFJjIV4SR+9I
lS7tyY90tjpOz4Gm9LHy4PjmgGnVA/HpZGXPV/8DuWl3cywaDBoXWzL5PYi0GOBtD0e95pMZNfuf
5crQAzGp/FA3PeIn9tdlqHoXuh4IQnja6j+pbxBW5MY5jc79EJZIRPI8yK8tMIunHogNCEZUu40f
I2eW3UW4uHH7R+Yu0cMoIzTThHaBAs6HNzXrcR1ukaTAXz0BKYu3se3vMWinDbx9loPCHohfX6OW
o+cmB2aISsvTVqiAs02lvTlcT12TjxvpxZfm7Uc+UrXzhZBV8t+5+zMmdzI78/DtS4ughSSZ0ske
KG5+o2SdTCiE82ZQIxdbzvmGte0ggQO4JU9O6gTgCPdwf5r7d9pQGIqdvDMAuGFb6u/Nf0qNIB9u
CUu9Wpfw0ydpL2QnnUYV4prgHa0V5pMsTajFZctgfNq0hENN8fu4Wjur0pnug5Gpqv01rUOJKVA0
sLdBUVCYVoUSdWPz6WUaiPBt7GnG0aJwMlHbAe3kSaIlkdFnz7B1e5cD7BXqJg/cEr5NRQAV9FtL
V39m9aQAtBYprg9HuaXlCep58FAKzMyMAlObI8rxIP/j776zzRQSh94Dam3ou4PX6xF+LzqBTZPg
8el6CwK7y5RARGt1oKUUj+7Sh/gYEi//49GI4jcvCC87SR2CclVqzyQudHIj1TgNojJ22cfxeog1
tUuKiZHeQfcXsvBW7otiToTug8VU4uNJqdf6SoeJSBLqlRLC1WeL1pcsLu8v6xpnXem0IP1+trlc
4urs5Ffrw4JiresyrWVCeP1cKGVVfPSrKnvVt11dqlpicYivEDxyx9s71ThAXZD7X/545UA67KN9
jmZySYb9kB+o2nweumOAVzCSQjV61Y11QyCIEfytFOZADirsk7CTve0sDMyN53FnampWokjJKn8z
kXz3QHtJkkDGFL7UvQOg2Y/9KuHkzqJZGbZwV3k965t0j0ZJMv8z1SMl2BhScwbuRtQqBEgFbBi2
6totqeCDQE0KV9ROSHVZrGyy3ax+UjocaIvKWb4Q/bxI0El4QQWtbnk0AMODyyHVXK9fxkrR4z4c
/HDPQrhKn/x9BkAn1DZE7oOTuBE6a3B1xyvIN0hM0CDQ8lFYx4vobnzbZyyYgH9iAcOkKDmK25PL
DrUSu8oSGwyWMj2eKvAIFeEPkBY+BfM7sepHqHrNLjcza5u3Yj/pwQr45QEnaFZtwtL8HSfeEXqp
3clxz2idQEjCN10WpvytiJAZ7uQrc8VEMwR3zo2ORQgS/seBmnzMNuBYoSZ504v5bqjZU0B3QlU7
Wu9E48MGJEMLKyUDzZO98pRJL4c3lmfoAhRR1C9l4BGDjrOFTy1/uqTU0tp8+n/smKOhyomVkRAl
4ky/82aPVlx6UMwT+N9JekdJS/8z3uwkidKLUL0arSYRhrHFZkJc1Gbaok6gVkHKUdR1UVczw2Gk
Byk2LycO/waC1AEkFpEFY4U/fijXahab0eN+ynow7XC8UwMd+0G7LrvuLl0pActgRmpFaw+Odg6B
q4rdeXoc51kgpVXyAl9RQ4AfHseZoGSciQlLHAn70mAqGZH1VlijKwFcr1lHqaclPSEZBThieY4Q
nCzm6Ctybr/flxauy3zKTlb/yuvR1yyOu9vbbciOfIgJE38KtuIVeomMMNo26NHPdK70YTFspx2J
G1KdgtWznymCy0xpEO7HKuj5pLQo0+D7dBJ3Nrgyyl5tBji01PVHDsT0KrKLz9xOtn3AnmNJYmtc
vLdyx75e3mIhafyYejY5HMyOGgEAZ9I4c7ed5WmayvBKRkWgSzpSkRM+8pE3KXIQY3R5lMHxuyou
fsE54MXg1cKmlak4iU3zoyZa+F/i2burBMgeU3F6eQG3XXM9sj2Deo/+ABDOw9spUr6UfTQRni/0
7pqPsojUQgVUycIijVZSdAyUEJj/TezrbL/+D0JiAEKGWADgYDp/9Uh4jqktqLyx7rMihutK+6Fy
oeaTnWO9kr8uypbx26U2Pc65kXp+7oIQMZMyqPVgSF7bRQzyV/JSamPGmYZp84KpkMnPcLU1BHe2
ONBA5Z/+/S66MjeTsN0sfpUmud8zH0aHVMMSIm+wEXDt+qlbRugg0g9Kek1VEtXW4TpLpw2eucl8
aYQDaOCVgVviFXPzZO+jE6LFT8lLGXQRN0UvzpBPQbg/DiczeyvHXWiHf+v61GIUjGFzkikSuNOu
Jyb7FJFMMt5zf7AZs5kbufxVMWd2bxWOC+7E7/LUruHdioHVHp4f21GC5EwKCaHCQV3J/sG9Iyzp
qpGZYZaZaerEbc/anPkAtk7KIqPlRPly3WHUkuqJt3nQz0FbtldX998661UHIvbGtb69LkG3nsa+
J6lA9ZSvcjy5THpVdngLjjHozvU0uB3oGcv34kClzNHab4+9fsxP26MCeqxVF5EPHgSk32+HXJHe
H14z9/t0z+5lOr4MJ4fyTxcAsXV4q7eS5Q2ye3nWJrJEuAVix5VCN2TRKuCkzJYfnqUbYnfnN5lJ
6FE0RS6CpQvlv6F++13k+Ee14OI8QiNE3ZCA3ONjiObVkBb7mve0au4zVSX1B2/JVIQnlGRS6uvw
yQH9SIjz53r7Ad24/DOWEcfKdVrchU2Bu7ziRr2RA8T96i1i0it7h+SeIqmX0n1Jgtk55mi/g++M
we2m7UmZ/qd1u3GuufLcSItjkvYclKauUk1x2q5cXPcD+fRLR1Y5bqHeZLrNjYKlChpe3tlrLLRH
sMO4qVO/9ULsqbbpAtAy3dVIER5GY2ERq7t7YxH97j2wy8PEJ5hdDf0jF7Wuf9ppU4967JbQTOq4
cuCYvhVrjB9LxwfJ7U9oDQmGJ6DaH9wp1XmAW8t38/AiEs3//ji/sqWcg787woMhgh4848UkppxA
IL6okvLvPrvs8l60RB312GcdNR1r6q7RkKc4jX+NfC/6V4oG4DVXeYus0LAVd1puEYsKLxCIYFO2
92DowhYt+Ttwcbe7pLpdEIs09+faeUO7fWQWz5NCE+v9R1g2a7nnf7m1SPSOZCjbzd5OugVx/pw+
ZPn8jq8CqkCYDHNgmzoU23mQ/3AFoWv0CtsrbdPlSbkSZxPzIahkNGkeE1W8nnvnblMbKSTZH3p9
DFAxTSNVOTxAAO8G64v2punU3YT8Ks4Fff1EfshU+rsUd+t8oCUGUN8eLijjj5a9BI0clWjxV1t7
l0FdWqvg4hhBkZvqRXaEJDzwKptf9B7bHccFr1PRkPz6jCVKY6bZnUFOgQ/qWb/ep0MQZrKOs1vi
eRcnaEW4S0rVkfKhMXkIxEHfESNJ1Iqq8X+LIStnWjmVOZEbDEAUwDPD2rYNWUKLNJUbhN6E8bs2
TVVJ7qgfX3d59kKniTWmzC4zKcws7VIWSXkqYGx9temSGMQWVcXfeCEfJqEuhPlM6N3QJEjMXccJ
5zxycqUBoxaBE9wMx9I2CqAQ3yTf1HDOdyhgAZhstGKVHOOhLzcqte0bhWAs/ymS3Oanfz9x3KU/
e7XVSMjcLFk7BWkffr42Y6KZkpTogGkQG2FLTeb3JHFDYA3+PgRDutbZ8WyvCsUC0qSod1L86K4R
0Vgbcv1eDzhFQ2PFGU0fGNFS28pw3qUeF24Nh4BJzCLTeZx9SUZtR9maIMbp4+BJzgLT5x/udC/k
ydUhe8QTSmZjKdUmd6bvKsUJtyYO9+uVwnrNQflz+Nn/KGpT/+J2lZ/u4OZ1N2c/MLN/yBfTwN7g
areFWjPY7mOv1JyZqF4P+xcGVHDX8oJ3VBmDgKaUNAqgVWSfzjURJcZCuEeOdv5Ug8xSRBxFqy/G
h0wxl6LO2MRv+eDJu3yeAXNh1we4CSfcNzbf4/Usp1NWpJmr4zCwrw34ZPCgel16IAUgoriVk0zF
dBpc7DcdF3q0TKk7mEwzeey2D7Y2VdbIoQMjXtFqG1j/u7dJ+ZyJXTkwywAA3pRXAnjzzLYAZFd2
Hmw7Cq+QPW3P84n5qfZkRieRfvIgd56BjzBQ3pXt0vgBW0MzaPBOs4JoCQyUJBXc6S322HBEXw+c
G+WSY37S8pjaoelRIxpclZ7T8/uIULFwhgOW3E0N9PGkwQZ42lxbtc+fZhCvs0E18njUv1yAizlG
TEpfmipk98UACbAMO6pnXoo3WnfQOh+dxXg008hA77LQpJxHzHAF1Q5nKcXegLrI9oWY2r1K4JTI
driB5WSwIQ9OufONzs3698tyQUBKw6OJR4USRDC3MKyyKNicAhyTT5qPiSzgxKljUg4o8fDEK9fy
IisRCi00B2fSIYKuoKdtUx4uVX+sl9xED4wng5qe/02gcsM1RASdvN3Rrqg8w4p/t+4RdFgSzJ33
amoUBBykegtpPsuo5Fv0wQF201REvqJdvN9/1Zn19FSSSB5D/9P1Zpc+DaNdEyK4YgjOtT2qEZB1
/JtyYtRCavl5GR6lQaXxP7ZLdd/nRoA3L8CoukK6Zo6ydVsbfNpZs3D9wxllMYO+f9jU5Y/S4Rx3
g13K4RVDuqwwH7CSpACDHRr9Ho8sv6OAMWiallmoJ1c3l3LbZ3Dg4CZq3SNaAbwTD3AQzvKlzFBG
xJnZQAKjY7ieEYA4/Z99+LUxoLIkkiw2IXYBL+MYB/+1e3bd08dkXC3JrZhlhpE+YVr1t4NjJLXm
bQW+xw7t9T86DtimjU42Al1MRz7ANDvHx5YBArcPqwYH+3Z+XXSIo9vc+C2zLXnPvbQJpf9qi4gH
CczLB4QlP3lkyTvmph0jPCXWNBIgazHiR4rAOnkKJYOiICa/BbKSPiQth0TWmGOqHK2XcGMnf56d
CYzEFBZJe7Ud0p7LO+JTCRj6eyqPElSkc809NX1pTGHV2q6AJxez78rFNjbcZYDZtzh7AqQu5qtM
063vbjgO4QpeWYpIU73zFN4C9rwkhB14O7jsrr1Z31ca8U4s2WG9Zbuyu3HafF0N4kkSsF5Ivpu+
hqRoOdG+Hv+e+sdyrOGKo2wLdDqf3cj/ZCXM9oGoTDwWcCU/yvRJRVzjoeylethWBMKKIHxwJ9lR
plrapcCu0nNDTUp3bg4y3XUELEKyhNVvdKwOWEU2lQfK1BFHaCfF5xIO70epiB53MWNZAmUF33Tp
ldN32PlHjJFwAcPiZBf3pr8ZLjZo1OP7okq/YYORIY8FWho/mcVx2nZ/MRVx0ElKvh3KZQPMAF8r
3y++lAasygtW0Csy9wNvX6FMd+z5fltbCwmSAW/Zq+PgW+jXXADVmB2PfmDUeoLP9JLJ/gkFY3as
OBeLw2Eq4WnPeAtliLqBYRSlaph+T+MPGid/mz0qAgt2pQt8GBBwEBhekuu9Ff5xpWTlyFT2oUiQ
hmVakIXASNJq19HW7v7ytIfpfS0wpCc0nNv3gQpgoofefu6XvNw1gaz4XLoO7bOXvZgFvr6Is2L1
AQtkfMdMlsp0CvY47VGiDsHOnFK/UC4SpwWbSsATnP0rTVh+/0/PHcfhBqDktTDeAAYWL/Du4dM7
8lwlGjsnpz+I2MUX72ZtpxWoa0kEfZokX7Odid9r8nBDNnfMAw/qktOnKaNEVz268bK/NsGFpBwp
KRLUVpDwEcqGaIgV2nGhWOfKkDqtj/0wSqqlDUd0q9IhsXwN7MUhEOJ092e9DqmIyd8X6Kme48c3
OD4Iia11+9aKePIi6jtATrUeM4e4ElsueQIWrNWuGJMc4/u0H22p8eEuUxOpe3mqE54k9p3o/xL+
BEoxFS8WtNMfBZtrr5qqbMEPV8AhcNK6pb+gctbI/Bn4e5FyjbvECfW/ET53sN4MZhtZ2XcwgPPl
OEE5KLvRjtzee7Pn986rLNOgFHGv99xyYZEBty0GRWsEkqqassale2zGeYNz2Iculb/jtMJQgQvX
Wefzf5seP1l07zUZLZWUVshTMxUFbAraeXKsftDc6RscJLTz4EJpN6eLoMWtxxikSynEySB9NcRv
ORaEFBLrVWkiG8FJqW/meRD6NEsEUDwuPF2l1/yycJnETu+DjSk2P8RLFxtCA3pkaZxxQVm5bn8G
hwSXOLd9KtADhvKTaIiQU6VYQuI44jCnTpD9hN/q1cYwr9s9J7E9WAcx4n42sC209yLMm7xsreko
W8wOhQshDEKx6LNDRy7jZCkLa5GxmxFQZV1MjADWtIxf4IJ4eA2QrNBFaXvmDF/nF629zwzlnfJ4
3dmuXP4YvVqoRApRYkW5xOyw1WQ+FKZws75kOTS7DvMbk/y6G1a/+WkNDhOK36DbafAVBfubjWX6
i0nh+hHEMOpLUUZ797TMfTzzm+GWow4MDAuRdMlZ2ltJypS91wI9dS5d2DDqsnV0zVArKmvtiOxM
oIXmLCWH+8PNap9B3He/zAkwUCPsVaukSS9T+IhVvU7afMLVmkoXWe7mb+N5GU4ZcE7cv3dfMzYX
XqEEkkSQDdHJFzJNz2IG+LR16sJ8tJd/2QlzD8eRIbgsOPmoj6W2rmDI/RKK7c6ODLAQ7qCyw4Ts
BdH/EEFDwzknmYq6wgD3i7Ip4YpO6mhqjshfvZouJ7PvN1qCLrDp6djVlJ/cs4bX1SEgDeVUmugJ
97VvxBQJV0d4EKlcS6ge5Xo4HlInKMukSr9zex6cV8GJYeAiNuZajHM37oaawJ5I9LcFB+Y68Cqk
8GfAoYlO6k0+m079TAuN01mPQYwTBCcxRAKK+wQscBoYpHKXIzQfyWdGCQWS45fbzGRYx70YbFfM
MJ3Z5VbLAc5UX+8JyYk8UhY+ZckHfQq0HkYeTfVlm1GoEhQH5lWm+Sg4Y7yOjQyRBVZjawOWaWS/
YdfBgYOHBala+YOH7KeOJU/5mhrr/N4S3xAhbeRRDHYceTsFb423FmVy6cJFfNtalVAXl5j3MnYD
fxZehLtmqQpfouScqNHy85EcgZ6eaH3pY4cMT+VX/XQqYfNRog2b6W2PaNCJD4EcfYwkKRn7FITz
WPAk54ziHCJjulTc/DOZiCbyNGSJ3daId/OH/b0/nh3eFo8FTa+qCLTSCbHitNk1LVY7dZAfzgw2
nOlHCO02RvPvqQWaQFx3X0AKV/IOlaBJy+yTxPVq46bXo5wZCJb6cA7EF234zkwC9MYyvB0WivDz
f0KxWcF2q0aYQSAGj2b7X8ClJeOBBi72MYQSDHD3a/kyFX5cXDhnnmdqfiqADqyjjFN2FXgYuBzD
+SXAnBf4TqXjGfzfpRfllKVjtUR+wylJiiZfXW2BORtK+18CJvcFJgJk/kwCfje+LpmOf6iITDoc
l1mby4CrrKxyce9BGJ6Tub9tOmz56Zfb6Bq5VkgiypzC/Hbw3Rg/jIkaeQ767g+3YS7VgC5YpLwc
7zuO46fsE0nJReWj29fnVM0vuRbX1GvB0G+3ffG+zro0gTQK7ZSkcqULbWK7uAv36Z7ykgqkvLTQ
U7z6vz146phAaLWDh1iAwtKnffChp6n6q8SYXQpLfCiaxFRl6djZ27SfeXvDHWIZI4gVSN0wtQCy
x8O3XWU9VIsCKBcp5juibDDi2lzhV+lyIPtZpK3vn/yKQ7YuwgDwTd9yjDXQm4HPqNtfCKG2rbmY
43eyVLTrkltS2GRfmIgoN2DfBD+B9O8rOMRrszIu+j95VRNKHWNZdft1m1WnOfRTEPWDWi5LEPKf
iV9MwuMoem377lWcIV9ddQXMSbkxfGfvY5VhyjugQPt8aZz1w71XrltKAHMb/8LMaJEO39MQwhK6
OuGorHvq6eurd23Lqtcctsu3uoK+EuM8YCjNDUsCzQY2kE1QbVQ40QsmWg+1MuCNI0/cIOS/Odnz
/40URT046jcC9EYAnOzwyLGovoFa3st8O5txxhk3NP6YklW/5GHpmvlObshGwHIeTEN9O54M8ahC
PZt4KN9iUfViufQgVTEEEh67XBPE1HniS45vHj0rvEXGSoZrvW99/dEULGN5LGrO1CVg2K3p2tcz
wjAxZFdSHNvzASxh+U/Ettd2XJIQRoAN2u4Qx6oKszR9Pwum006jB1w6qmXO9AA85ASNyDBQECQc
Ci3mxCAsrag4H0mlW8DIuGPOCERssDh6tXIUqQGtQUaIC2hKF++7PilpdQ0QnPmLkshzFP1JpOu/
VcGU3pqEKBSJZd+Yi9Jzmllrp/7GNhAcMnCgaQiYnpzgCX1oB0sDFyobkefgqM8rIAOIkoBcCMyL
LSrOsYTERx9ifOTAsgnnH+lWRe0e+oQpWYzOZLaSXrVRdg1HbOmEDLvU3TBOIiV4+4G0aBhgnDsX
0zJA9yocOLi2crIlPp+O18ZvzYBIt+FHfv5VzvTXKkOYo2xMPS/YX97ZtrxprY0bnta6NMBhajJ8
Q4n514Sh6R4sq4JwIA/Lt7E9BV+Ulxh7sgh5C/ZT9phlGN44zZkmF9MWLdI6ElYcAPJiC+gliZzr
LOSICeJfDMphkjTZ89qXyub3h6lU4iHuFqXxJOUsUIMiuXTP9IEDV1uSXbGBfeV+69GnGcLv2fEq
aQChae6IGgkmf8gZhvzTI7qCfIF3XhHvz8rfSiGrX8HarL3ykuPpCT6Uzyh0gekcMzwNhXktakMk
xcjOlELrM4ELsp0fkoEbZ4JE4BkcQXfeKetr/d1EVRH97NDfNkPri7tGharn5m+9MOikeuxlXvJd
/4+TOrDIzIf1G0kwZGnZ/NaMzJHu/GbOGqR9MSx8dvVm4U0XBbX3atM2CCcbpJp9Ou3zl/UYD/Xh
uaTDFiLcqOJEmVy9EyGp9jrXl+9UuzkPuKH+uXh91ERU62nhz0Y0yX8/kGGC8OKLvJWdrnRyRVe+
3+jAIo6TsmwZKOqftbTMWLPpQwbXRQNT7QiGyBS3QdrHlngB3I2rivVlQK4IQjOuJWFdbzZ9QkDD
/AFU8sv2Mmxy/QrdgA0AokvL3nTySjMT+D8SXHXBfcJRQWCzj8sgYxezq1vIu8cx6rheEMBDLsnn
n6uZ0SG2RKXqPHm40sGclF/yJh0whvlgMbWKkcNHh0oqGRPffSPSERHC9cB36JZKAIqtPTimrhen
4LNy1r9NRcMOcbse4jZZjrvG6+vACGJA9VI9Ya6TE+QhtUHSJmcZD0s2dRtKRK1RCFmdEgpsRROq
L821d9HoscIULSrgElIIU3Eb2pziqFuYRMODNJ6cT9v3P2uYPUVV+rrHo8qg8jwJbk9nXAgCTBoh
Q/S8Eg15R8ax7XbvyRWwCx9COOyWtsh50e0/o95ikWE9Ei4NP3HZlFnhwrjX4fCqh12OTDNyIsbS
fItmTU7FXl9a7PSsX+a/VsFAmVlHsraN10i3lmkuJ50hF07quGZAJdR61hvm4ZdYHJSj3CbR2mMi
X3JiNVTrXM0YMegnHwLYYgdkxdPbssi+QZxJv5GhGK+akEED3aZP/XmBCLSH2f3LXhxSq7kQDodJ
H0Pz9wccrlV9y25PGZgkDIbQ2TvRQufdiVJn78cq0uautmfNs6vDFJo7wXAaJDdtQ+i3Pf1UZjc7
aSMZLx2cLteTXIRODAiEZKhFokO2bdiGOpsNjUJL9BpdWKfxDvuHG+TPr+abQma3bSi9QoSJtndh
K2RDMFXN/GFitKA+LKZinBPC4UZnI+/Sxllw4PM0v2aQjCTKYJh8Z32FwTUQ/CwLWfQ0DszPGFSQ
uB1VDM0InRZ6O6FKKYVMCVuw4AZvBpa5nHcJrOdVTIi+aOw6UdbpLVhJR4x6DtHEG4eybAYbKW75
juGs+Z+fVsJ59Wjh9lsgarxq5YAY9/CS1c8c+dfSEuSx3nFloVm1VUwAgI/AeL7Nr3R0zj3mscGr
RBniGA71C8tJ8QwWd2q9fA/EZN5zdPWZlkjec73SKU6bUH2Box78txci6w1lgw3YVCBIRkNLFq7d
nB3WdM5ShYaWYr52YM84cd8zjd5u2cSka1Rny3zTcRLokqhIcnlVkqx3yomq9bNhMp12nB1O5MHZ
qg2B32BWIsLxZbZML1GPM11CEynoxUQ442LvcYVPqn7ZP0tPbjWzwSIWACL9Vm2Dy3vs3q94rgqn
Qr9jcHrCu+r+K3zI5sEmhJNLojmPXYiXPBdd8rIgEDWo/BzzeJCR4KpUIA9N/oWwgQE9ESSevbLN
bzPKAe6XO5S9UxedZSreYNtfc9y/1KyvafDe4+xTMVmAdilUISpO/m+vIovO/9vkuxbVUxs28uad
IL0VEQSZ9YNz0mml854RxGzf3R18EoJ6iFnIuURh3RHVxZO9zGYP8umAqt6UtdYecNQna7oqo8bj
PrhbEFF4Mlfqav222VEDFbPT4Th8cZBoJzRXP9QY6FCks3jCSREo4NdqTKrJMzSBmuCtjtYcjdFV
RmSsN1snoZrK7uBWQPFdclDwzqez4vvc02kPaQFkbyvkBHK7RrbDcvgF3VRU/+XgKogW1vZRjxiJ
9a8H3odayHXhvWMgUy0czPzwtq0chO+amVPxNOTUQGiEkDOzY0T8pGV7Ec2dnmevw9R5BXF+Nwcs
pJQpMKm4nPY6d+WOjMfQXcCxdfEFJz+a6A5ltCQaoLmMXBKefMdiygEHhQKOu6kzzH7gUSqkhmpZ
78BZ/OM13x3xgKsgJSV1MKmY3WKCt/QmoWROuhlbv3qZbnKJDpJRZhqe8x9G4XGz/yIcqbeNOfYD
J1z1CabK7s/JkRMXJE1Z/DqAABahgfVVgtZtzDqPdNprLgbiCOy6wz+8rVs9RHBkGzED3ElShMPx
y2xdVcKA2Ylv4TNT5XH1k52FU3qkjCjNSEPav9xOO71ThnX7zk+Sb7DTt/NsFIZhPB9pissKacEs
u1ilKmhJe8iNqhQFonMxFOab8w4WYTf4qHrqW7jgIHsA6b8A/rgf0ULIfrM4fvf2VkkLTR3mu+J6
98P7gsoh2IkNsxFXslkbkZ8Mh+8G0WmePCzhC6doXyWJIhV2M4ZxdayRwTTPJoyHOEipFa9JltOA
SJeO8zUlNGbJ06r0CfuYNh4HRCrQZNSRqTzSUBmPUWiWjjkDJkYNQ5rULCVIsGtdVWZdVpBiam/e
lFf/3aqRmhlujr4TxLZRNGSrfB8YjSjwSkvrtxkGFyKouD0PLB/cinYcVc5gzyuhRilNAT9zzO+R
7wSIyJ7HH+JtWuWDiTdMCojm9egQ8t7sS7PNYDDRZEQHI8CGC9iEptXasdFbeVYSU7uN7HUUYGjb
76mItatgPd6gIJkoK16TPmZdyZkYbhd/dLuaKM3byUAIPxbt/x0ozWbnWQ8XIka36El8fL7i7caE
mI/BCG6A5XczUl+V9Qu+/uGcvHGFjR5WJTsOLtd9Cj66BTl2HdeNhl2L77Xzjh3Vk80ZsXaF+H5s
xVO5vuDDp2D10dMRI88y0VX7GQvvbHi06bB09i183BVf5Ws4YAHTNnx3gocZSKpizyrYCOMNw5a7
lSt78pC4LIEyXmTdNEAx2tGX7GZp4G/HQOmp1bxEMg8mjT4RSyoL2CSYl5ozP1IQa9da1SlIxu/d
FwspAuZYXxhR+telUIkHttVREMVWESJeWQVhCQrMG4Q/NjH3theJO+dooQfI58FRu2A5oseXK3ux
5i96StYBX4N8rcAA9AY2oUotmfWmjbg9IrmsGYLMT3TnlVJWQVJKF9RQBZehFNH3Gv/Z3nz68gIA
sbB+8OQiuSyVxc0cJT016rkPdeqBTaZTjwMCl82adwiwMmihNhxx1fh5noYckn5uRsiyV+TXhGq/
wZXELX9dRqd1MGl33/wmttw4+MX7hw4K1uDlJJUJ15vmQyKtIlAGGFnME6jUKdNS7Jfow8khfXtN
16Gz7eFJ04mnwXF/nlzmANEWzNpmBaecgNnXuN24FwUcmSQPdC+JuL467vKYL0GnvLXiUk15TDYW
G4EhFkeCTC8YKSFiat/3dyTKaUz8/CFR+3L7kWbcdG4mw1zCCdrGaW5+h3SPotpNzG/9xoZWvQ7f
UlNFRNrfij3RvziR89JcRELTzcdMohPDWxsCALzvZWmD7b/DRmybM0EH79Czc4w+2GCji2rCtgGb
gfxv+QerfT3pyARdqSVrthY3WGEVYQUkIMKqTSxZrTY7kYDJJ8mwhnBUXxKfFDDxH3Un5I63iFgm
CpoUKgIpcDd2Zy3UE2Pcv7lCCESRK3GB/vD2mgGOefpgwzagBHNfNdhyueMHPea3kKOCQMWjKy8b
76UF/xjiOjFhUQmV26xob0w3pa0/63Arq//WHmAtwXiBvY6b0zRdJyguoq+wyRVkpoP23cUw2lMU
9/WpFMBy5X1FCcZGdk31jlSqo5bK+PPFLEDIvCwiHlLWmnc2+TeaBMvGWQbcYBGYJbap9czrQOjk
Q6LaN0uOe1ohTlHDCqlUwEC4xpXxpN1sxQZ+MJOwEqo2XMMzUkjXR/ljxy8GGKRdVQyrfa9qz/zU
xjMSwAmzFT3g+5paEw6GDPs4Rn4eOAslh/1ofAVEMMGZTiYXOTZaL5PikEdTgz5se2Isw8i+o6z8
VfO9X+MY4qRaFL9c0mGu9yeW6AhbYhsGYGhFZ116ZW8CvWmUH6GQg/cc85fNgb56QIJdyaOHKdog
gdOJHuq2TkQHJ/I0RgXr83ilTyrqwF1VPxBjdDNwpR+e4tDObFERYg4AgL2vPGN75IOFWR+pdalo
KHFNKPx2jMEIUx3Ia1sBo5i/GLyarKOedxpW3MpyS65oilubgRUSpZoHVoq6+F2ipAtM+iIr1z5e
/qGMs+Fo44CXQlw/HMoj9KSQJk5WbtifB++vTFxB+GKE3D5wQQeJd/FU9hpeal/DmEtKsd+AouuG
kEydoaUS7Fhj5+7XVKVUcj6on70dbrTaA2njHZa4mMphXX9G/GE1CQFTIr+HXVb7y0DYo+98MQnf
DzDdOfgw6aWiTnBUcU3gu0kQQqIORXQ0NaboCd7HHADT+NdPTBE7n7o3SrQBjmmzYcPLEYkypQnZ
10E8va7wL5L5DiQsiKsb+lTvM3/ATfECxaCAvgB5yC9+J3EwXq/oykgASe/g9lVaef0AyhotdOyR
mMYSJnn2PVlX5BBuUysp3DTruLsIb0NHI+H7H0GNntXCUmrJZpqlOUE1OoPVl4MQfB/NmjJe35zs
rRidHjda+A/eAKPo8/codSdjCyCZxKqRlInnfOi7i+v6kSorCo9xWj0t09i8Rni20dEbPdGe9ysb
eZc27S3jxU7pJCR9Qhk1PcrFPNcXJZkVgZ/3mO46TSrmXtq+n7p8M9NcmhlQ1IIUQcAxgG0bDnqh
5jWoQrc0Dbia35fd1sE2CQQ09mJ6o8Wv3V3N+4H1c+5zk+HHLfiNAQv7uPjajwTg/cARCLwF1f6a
UUU/mgz44XKXaJfFwR7pQJdy2uBsw3wMYEaM25bH3lIrufe2tZkfwzlalPrXurLbz7pe0w+L5tyv
Soty2EbKyodPZrBmklQWjJ7kVw0uR26tixcBsaHth030z5SUmkZhvCJu7+qAK73hmUr//XGyd8Rq
+N+we9cSD3oYuWYGNGfbrFbSFDAKQ4+t14eeglphujN21PQoPxaf3ws87qx/A/ebndhxgdXUAJpg
ecmPPvzsCttN8QAh73vxPWRNKak+9ZmwR2bvzHplk7xrKipcjeY+mO2L+VtkSN42c1V9vc039U5W
d5AtOj4AnRfU/o1qXIr/RyX6xM4DAAYXF6wgC5qbHjyNWi+qDama5O0yAxsCKjk9cq5kU6TxI9Hm
XVdW/I85buvDcSmOaq4lxkGmW4VSBSKdxcIUGf6Dlv99+W7aFuE+yFj2j1MTGmvBkCQqVc0jZv5u
a1Yw+t9WgP28QXtc35r392Hr2UcgbCC8BybW3R5wcFW0qeMY9BF1dF4FXZ0gWxSL9lYmq6bhbla/
5I5kgdCgk8XRdAQmkwAzGU/HfRZhjiQI21TGT+nl74mIXFuyjFjVMVFIyU+rxtPa5nAAeSK7vJUk
kIMHuI1une7lCeIHOSjo/p1RBjvx/Na1nvdBDWB2Tj/pmGQgbMDyRmqvsgT76Meo0nKVZTbLLy4t
/fcXz7hrsi8+xeJ43Y3T+4osDTuzQF3aKS7dFSxrzbDPuz7OhsrNLvWXI5YDfydEyY1u1U6Fgz9/
4j0Qgos2wQ8O5OKvCBeRJd5a46Oat2t9ylfWD7HjEGsU/9yeLJruAxzVELQlxjHEWQPub94WLLP5
j1JsJwgl4PEnewHyDwfMRbdmhtyzfQyQrjIrXlyZbc2THr9AXoVrTBZQHCkgTa6fdo0tWzNUqg8m
mdlcTxuESsCP85klf8RQVTkmmU4FpMph/KuhBLU2yRxy2AILrRPstZs+OpjNgXRM7WwHEqyvk4n9
pKjikpzIVh5Oa0KuQXslwhJXCLPik9D9V+kpIOtwEJPQH7rXisAzGIWIqoPcJJb7DyH1ASvuJjOS
ABzvwACd68DaJq3t1XvPAGWKwy8Oz6g+YOkhLfJPyxdCKbH+XmoKF/kETiSJ13B8TVe8q+oK9BtT
OYPA5B1tQkNcETs3yhzg71Z2d+qOGn8ld6lLqY0Yq26a9MKgulvl5jPyTA8/6DdkMrIf7VEvENbR
2XT11u2rV8Pa/k0wvRe6d3T7XmaGpViRFYWzehpLmDu3Wdv4kRypqZ45mk6oiR4QgzH87cvNunAe
1yC3NsjgDOoag5E1600+Gx+EaXP+haqu5lD5xE/rQd4GnjZkN36yoz4LI61EPQhg3Nn/IdTKgvVC
m4nPrhZ80LnBcuQrsjDERvz9i5mVi5eN816u7XqQmM12ccqG8PXMQp/53IRC+IbXK9vCz3PxV0Vs
ioQoavvJRq+X4wQdeQD0l+Powi7ysZvOpSMYJgIOFKru6O8CLmQhDmyQ1AySP1iM/5aQ8feBH999
r772LSMRZ56W3RE3/D9/RsYByJSE3jtaCskOaDVl4ZA0nL7CccZgcgIM0QtA4HkSeZvW/1RWIam2
c46zwPBP3UnAZO7o2iYr2eOgNpvjLj4hzKESdhA5Nm2V6rgEhUfHECgVJgfxf4+PpNAeCMfBUlBJ
0yZtlN3snZHEPfk1EhVVIBGv3nXv8JnYgZKelPbrzNDAMqK9HNKAZdPZarxcRoW2RsgMZecdNibw
NZXjSXLlz//keH138D4zjPQ6GThuJ+xTUxRelC7nqDTprR+AeTbDUpxAxK8ZQeMf8Zmn9Bb12/XK
GlHN/RDmv4Ddtqh4DMxEzsgl2UJwdJQ3BQFgfKTKE+oQHK/vmV2X5IMx2LvGPpzRBvNIKjAgDy7v
dPxabM4YL275D2VcfMX7Y6gY4k9FATuxEqNhdZu7b243XFqyxXkuptfry0MkasIyK7tNABF6aRkW
1uh75z+ZS9LhA6Mc+wgUMqzEOy933Uudst9UjAanJsEOoobRLgeQoeqdwf+3vp/8Y3O7itbwDPmA
TphRepo40DIOCzNWQZj32mJYhnugNd8tYfIEOldHGHOybQNaoSu7MFJIMZ7QvZOTiq4TaYNlI41Q
ORnI4Wr5F1LOu0tJGO0yJB03gE3PBrn3n3GbLI/tX0FpYlwGN4T/dPdCf9Ejwkr30uuTPUh/Uk5e
cM3K3Eh5hht2jVbI+2GViWThftjoy6T49d5NxievXkII9bzFCxq7SjQabQFZzcgFmkdv7rBUnKZg
v/FECPx4DKICY5St/+HvlEx1FgzNZ1HFgqvzURkRUF0aM5ip0rEKjyUveQGC+4IOMKt9fva1nkxm
7/J9gKhaXVFJYjHGojW43OF+oM06RPBVKJUwDlAZcPKFiKtZ3cjjCkIeS0Puo0OAe8F6TUVwdbjj
TMPQwH5owHWFPKY4WNJFWHOoSCYXN3YwX0rxb+rMCv2j2ZRnWAhcbzfqE9orKVgb02XmI95bvzdj
CstspOJJY86/5TKDZ8eLHZkdxYDzCySxa7ROnEeJrXFT0GBeBvLg+iMDaZj8SHOWirLMbGZo4Vg6
wKoVpDAxiXL0YQ3uOjVxIF6L9VMAprc+ukMdiVQY+/7brFgMO+a7G4kepqSfKvO/gIXdhKE/9hB7
3HX6uUeue9d0Hi0Xqj+U2oFQVThcuTHRaLsKm1jBPZTVb+IYWfkvqqaGj2oGoM3K0usHEz51psk+
Xlrep4R0GfF9+/uz175Y+BcKvJ+8O2EnUhGFI4jn049SHuaRBUAnfRgSj3J0nYoByAsaoy2tF6tl
yyw57h6DsSO4+HnOzS3aMaa2I0xhoWx3LiYRhkchq4fxT3rrVPwwRQKUgVgHEk5FNSkjRVW2duj7
N5R0COyeak7MtOtba0eibywOUOucG8xxtw4jaP0n06C8mQu80B92HYtk3v3eNdKfcmrIZrF46P/9
2RkL6ZyCXkt1oaMN6aDVuYlZwCdFeQ0YXkqKnCqOZbSpyCRHwxOwo2gNTVFUufTLgKbVcmc8ZICD
9FTIKcPvEN6VyXAKcJMjHItAX8iXJKqugJy8zylOCVLYdLEWNPMwumCgJzSXt6LOe5a0n+eoF50K
BtYV03/x5kfnGnaQr+nI7IFsOZ4tlbpPSrENoU29nW0JykCUtysPRc5AemCYEwcQtT8Dyl48MRuH
ZpG1t8hU4WLkYgjv2bQjfcvbew6W9fhyKObZu+jYtxHvhlEwMjqS8upMBgp6iGwxht+wMWF0pZAP
y5/hMhD/lAkW1OK2wSMjlv3xsDQrUiUSXOJw1svd47bIUxI6IpokQxTNfkDPcFnOwpcAiKVuW1k3
Z44mKwBEIffRG5AVZyaHmribFUtRmMfx/iHHCTTolDpSHNN1VSb5NazxJuo+3qK5GK7K1ZtacapG
lD6gAxaNU1q6r3Cj5cuiW4yCZFARDBv0LVfdZTqCAsOUtadfBZK1qgssV8UZ+wSLO0ytdznw2XDc
mGHnLsVUXR/4/57po5e3jCBco9gSZDwgqbTQjqy1/IYAov7YqGbK/+8DgVqN/PefpAk0Rb4aDE2l
0f1c2LCUzQGsaKNWUK/FpCE+neySTynMdpZ8WzLTeLXV0AkJ7xxXAfloR8sK66137VhyCL2ZAksf
e9yKDuMDtVW95E857zAyaxGtTHpPWZ89mCLKUOZcCaNXlHl7TYDT86bnwxFKPYtHznSbTP646iA8
62xdt9IygNDiyC5ZCKKAguIgdmlpFhF9O5kmMoUKKhsNO1xoX3ydFeN3zaggr4Iz+OQYgRNGIW5g
/rdHqctI4x5907P98zEYIcGzM+WcGuKpPbexW48oydDEROhGvKvDop/mwLwPGGrCNJj12Dg7ut4z
LItu24mie/EhIab7nMALJFr3tkjTbZS9qKMGJuzuAi/OVyb5eGXdWJuBprnI9xr1Cv9bRtb6aFFg
nqJlXkaFIkkDFhtd+TEJ6XnKDl52fqynElLMNYADvnRvgpFRuoSinJCTmnGtCGA8ey5Lk7DKEI/g
Q+OonF87jBKBc51V0JjySuOq3GFEYpG0pnxOBJcmT2g2Gkc3ubqmP94CfaH6MpFVtuwglzaVimAs
h/SqyzH1boE1+jmU8L98BeDLVoElFutOkh7AhvK7shE9GqWS46EG7UPFNOOKTobV0abtI1Nx5v1S
zopSYoWfSz1oxCitpQKjqLpel1LQI5cfOOzDyOny+XQ9x4x8+G4RfbI+PhjHGcU+EpLCEn0BE0S8
FEmr9rRrwW6E8Nosy897XvnT0+RiUH9SEAFSFc9G1ClkOejZhd6ipxNoH83wG38ii1kFj7UqCP3f
YuF0DCHoLMAbEO7rel4tTQTsthPoN1YAdpi7/u+4GROyplGVPjVeBOWcXd739XVb9x+D7l2TiPcn
1L0pWPWh5EMIAV5M4M/0GO5sP6x01pQbAVi7gF2o/2fddIZmcLh154aCjFrxjKVOwsbHDnDgpcKW
4g5w5BS9c30y9mimTX3rFqmjLG5Zi+t0c2FFvJhErV12owAe1ahQScYzIhFNSLQ+ra+o3GCQn7o0
wAU7+7QAQKbgFI6XjoxzrPGeOQvRVOfYb4lzR7H9vnaUVD8H/TolRQpYDZ85rIAylz7Aa76V6IO8
NA8MoO2T9wGWQZTMZuv5UQFceAWlSI/lFn7lZAxG5TxZ03jC57pU+1Vd6pjJvIGZDDsidKpx586F
pWybbahEhBlwkREY0CubqZOmc0K+VASBioEuelW4rPyQPBeNtDDU1xWLYOiPXiSZ8lbRm+IhYRR8
PyFFPHmmuqaLJmm5J72ExThzIPGcXpsGjNvITn4TS5Vss6KxeEaieLyweMFL1Oa8BQvl6U/m6kAB
3/lMdCw1leZu6lb4IpUgzP7EMHBgt/ZXljTaIY/pJFAwQS1SoBO9N/IVNjWK7EksGZpT4lp3IPVq
ute62wFBPUXOrwJFSk+5+8Qm8Yb+vf2PLW+YVkiAwWDh57K/BR708n4EZUVIsHf/u6+UGf/PdQE0
EtFq3OMH1xn84bDkEvXYRdj0tRpcnM5+fL+aR2WiLIF+3vV5wx8hUGRgZOMczasm8MUwWoePcuFN
7Ql3DPvEtBpu9dcEGynDsrzrA1ZSg0WjJMvrsesBLV3xCkcbV2rcEStdP+vOK8Ru693OWxFPc1le
Ap4e1mzR1ZdlHCXArstr0b37QzFaaoq6WbHI41PJbUr4T6mkdBN+8T6cCamMZSTXHTLXdMS16/Oc
e554k0sllj1EQwZQJq1x/f4ORyiK4Zmv1yUisUqJE5lKUbdiR7hJMEYdOQuIlQ9n/z2S/IvclKCI
RfZHk4By2Xhztn6MB/R7BHYoZRSh3NHo34RKLPV5c3EJyxDCuqrtyncxE50JShuAySJpSAgEa2OI
i7D4Eg9OfDz/QHFpQGpHZNRcJ4bB/bTKgizXpTeOR7mAXQgvHY5963LWmY0GALA4jQ8wJPRw+LvE
ir8714C/Y0+jGunLn/FHpPchiQ+U46dvJZ1ozov9T2VVvJ2aTLwxous+a+cdgrcssBi8ycitYXFj
MQ7rMeLWwQR15H708Y23Ii/9BwJhWUkfQS+wSHjmmVRpiS2oegiJ30YgZs/8bSL2CsWO0xcuLHv2
pKQnc07hV4MQ4VraRukGdS3YG0/F9TNk0566+axKSgPqbsLLfhi4kPxHyohK5GfCppvaahmVR1kg
9qlIK2eQePefqIHMUVjJiC/KcUsxglWRPgCvC29HjvIlu1weBAejGtv9/FhLIc7HTOjEaYYsDNOg
NcucVSMgD+pwoj53rs/Ars7SZ30UUfsbuUKjNcpzuu1hrBB+IL/wBWQwLZU1aNNyOO1hPiFcz3vj
o2zAqqNEtCWoZjxstTxK7Ae6HVCNdGnLVdS6xzWBzqUZel4sxSJXknhfXShBPHPvOuIC1nocKxCr
ds5B/TC2N7aPNdLc5yFrWYfJ+j7Jcieg5B7W5sUiFf2Fj3RUKgf2qRWpOhpwSR1bdbWArRt+GT0o
1hwcQfzJ06eQtD+jOvc2mkjCrnRuckPHpR8jG75/ZzZcWtNDqxBXEOK3niy/P+c3vlFjmuKfsnzt
RxXQK/aJ2vwtWzZ4XtI7mBVZOHUCMTCfmjYf7dpB1sQTUCuzshUtf05r9ALOQx8mp5pTXktBs8Fg
yrh/DYnlGbetiyL9ErOjOBCkbLIyOZBSXbJYUPAO8NOvg1l3mEj7LE+gKmDCdvBhI5G/1zLC58Yf
FhBH3W724rMaJVG86q6MNj8UO1Z1ivysGHh6jH2VMpR2bkXAi1cEo2i9btV4aLfAi2q+qp3YTPMP
/CZnBy+dme2BzphydCcuhZyIJp+sSQCBZ75gZuYkDu4pfew6Z5cMwD0fckH0iPvqTiU3YbGmEwfw
E9nUwxQg9E3hPndKVplaHglrBOu4lRnpqWQ64PAsIwfPL426nP+F5oVV12vr4iGemr5kOOEFppL6
tztQDEqnAFYAtcEKWIywEqwlyVot4nlLJJ7XQkSJto9IGY1SobCX1Fu1J+J0XmB+j8bsdNr+QZfC
cFPl4CNZrNic3msQ0B0a078WazwNJMfQ6owF1Np3ztJiFYzDKVKMNiOz1HijophzJUInEWWoHMPF
9jLNiQFBNi/LXaENuM6+CHsQgS7nuwVaGJNTjjUoSmdIgNNA1xJUwLVu4kLQaexRQCE9Le6S3pNH
fNVx560hyyiYIy60nVFe0DtV17UGLH3mC1MKtnMBKpEWGyNaLC6jzstVEYcqXJPujehR9r1HWq6v
Byq89m8qXXmtp9ZCBuUnsT9/JuHO798ewmY72JGD8WwPQLuwMcy0RkLFbmPnN7YFAWyVzcrEPkeY
qH2CJCiwn5/s88lJKCDzUWQmttMP1JdDZJd3F9OO8+4NnqoF9z3FC9o1HDynuYLidXt7YBW8HiRn
EfygR3zoJrCXTM2PfI6596rm3HByRt+7mxZpGGGhQEJxMpC/2ATd5UbX8zlXlDb9n6aad4BRHkot
K3mc15CItIkHG+8eBx+1yIPBFfBB2r0dd4cjvXS/bLLT5M7gMfj7H+yEEuFg8XojuybEHBVOM93z
nAFdYg4yVZ8fCGuDm1pv5jOnBFmvVDMZkP/1zaGK7eprO30obCFh1pNP0t14rb7x9hrizjFN5t0Y
/E/DQniUda6T59r3xRKJHEHGEQN4HiMM1/Lo2jU7Yc9w3nZLmHLenjJ7VMBX4ur9A1lAKVcZzeHa
bp6/mW50BomawLj7q1/DHKiaaYQ7Btxfk/JbBbaRK1BnZmNzn9vE6CdP6q0DvUbE0G+oaIkkbHqQ
FZWOK/Xu7n009K1iEHWUnRlBbQ9YfRXFzHKqbieGlnNJeQGJS9CwqDJDl1hoxAqfjGVwD/Orxz3I
QZNXtmtNzcLi58EXSKlTLqV8Kffdn1jzCBTsqnrDuRZ+PlVisKSH2ZTdM5WfCmupQbiCqTXYUgdY
bn4mhCsZUXUMNY1r6KLKPwStee140buKXTgJMZSsHnjT57wULxmhwSuBhK1BZHfb5/1JWzwQ+pk2
G9O+WtJmH7jHVXiTW0lGcd+LJQ9DlrEkEef8NJFLH5H4xCUPgo96FaVFHtLHEtqab5ONvED6GI2z
LAjlGpqIDO+gWyzB9b0OnHjdrU1GgvmdFucReA4BY7FTCIYQnBt+PJrqtEZEtyg45PpiSVxFuWg2
WI9fXGK7icR/COEucTQnk3Q6Dnvq818MRt2GN/hoC2Kgs3cv5PZeWlt2xDTVRW5w2dJtAUpHH5hP
n+O6bvpQrNbX44ZF741lFPCc/yKAaq6GlNK4Yf1uqsH0w42IkgNmv3CkS3MXuzjUQbZWGDXmZib+
ozaxN3tcm154Y30Dq7MTzqCTow6kZHKdz8ZsUCqGbd+Dbe8SC+TtMxchgyGjpoTyOTLqxb5ceCpd
6bk/IcLoX1wit8FGpklw01aIIbNgapJ+Odtsf1NLW9JY9ChSpHI/2AN/eNSpQH7TzZzrGgOtco4N
1SDKbnjWEdVcd1RD9qLDgx9cINHotCBqW+asiGzfhQ+uwX3fYQA1h1imrkfEGtPAQ+MxyP8Zgter
NcCjjlK062OpURJ0XwPkazMaD0xnV6vn0icLE1oNijWX32/VpbsHzMshQPsqEpks6Ol5cKCWpQOd
Gpp31QIMVLV1zCHJ9/66+38vVOrj/T/ipZyau0k9RtVOkqPpBLUwHk6l6NU98nad/KunWN8zmEgy
l1rnqLiZLdR+u08CHjLLzWXcnrTTyQJkRqya1I8UZwzALkqL+dALjFUVJm5ccpDSTlAVaqGk99ik
CihYdu2QBOISi0Kp4iqoGxiWtKJkAvfpYv5dI1gQgeiykwVk+o2ZzdZAKecRimSVucpi9QrEw9W/
osZLbxIFi2X2CWpGJvdO3CSHKSKAA6ZFviaVJ1fKGKk9dvTjtrlII+QWmgPna7SiwuwP1iTFgTZ/
ouf0UZW3nd+bNmCzpHGZEl8rDWWOM5EpBRdkNDXGeonnfYKwgrX9eZnSuAsQPwLYWJ7gPRXNXG84
5uXDDPif3LbobwRrQaiH0M6sbWQO4cWzwYLc2MGvzDRJg6Aq3n+LLqbInOzScPMpmLeJBcpq3Z/j
/dEje6R3c8LHIF7voMAiYMuEpHcHDCJFEEhUeMK5C/ScxPnuAU0h7Rt6iuwJOVKefmutVUVTC6D4
BkgUHFUHXEP8pN5y748YX+MZCaiXgmx8qwVBjAb9A94m6VMKeltngayuGTc78os0yJb0NfWU8Xjs
OV8UHHlGBp34BvtzJn/RWgI5AL0u7Xvi9VULDKxa5cQrFbFmU/NQOC0Bui2VEHqIR4mArYU5obUQ
dGG6UEfzoYVHbfG2wLHZKhkQ5oq0M/tY0hBrRJh/QubllvmWfg+Y6HL7Jkvwt3K53FRXjUxcxymh
2/9EMXW1JFHez89Iz+GyISggxrGCl8sNgBVPmt7j68zweIQP+E/CD/1GL/W6TxwlepyorczYuefV
3VSF5M31aPfurommgzaUs+8L4vMq+VgU7qNE+RlCvJs2PXOsl1eX6hzLSKVM3MrgzxlY4g7KvYYO
DqmHmCHx869FhMTP93eJTfZ6acX+hHtbAssIwoAYHskuF+eSqqDvltEWWMa/Ldmzoch8LyyC2AJX
TUXGXY83aAaXIrPAj0FG91bYkyBHWeKF9f0MeJTNI3Bri22lVWTJhze35nbIfhjhNBZ3Gbrq1YEr
XFE2xnrniuFjOKs9i88f/BR6MKQ/7DOt5vkXh52EszQRHhIpgPETiEwY52LTdJa4xNYttx8nAISn
4lcOxSS5N2lpLrQxLMm3pafz2Pmqba2FuEEJUOcD+CtKUe5AtKSBpKvDFCqcD6HyLobnLKa71mTY
oon8sRjT/oWTxAso2RTourQssr5pCErjP2nnRTipbChfzg1afzphgHSt5fU7D5ECXYMqGG3mCcW/
eOBcrOpoalC9uE4+9OzQ+VoOZk87DNbt/v21lLzQcmZhnPemyTC9CT29dFlJmN3GK3PUx5dOqDMc
edha10IbjlLApbEBddMbSp0DMqN2T6bfUbQeJshiazycE2oq9WrWelWG+Q+QsIxkpsJ3QeWbZ84Z
hj8CAJK/hEEY6dy0GOwYaDFucTyuH8CbofmWk8V1tCDdn+H9YrHiY2a0nxZPDjkjXWld8dVmhYeH
TYokW2jugutQBydnFDo4SsSUoJrt5TLhXJVXlXQOeZt3bVF+ZcSskg/nJ68FYAvCozoH8hxG2/1P
hAvZeYgnO4Qs1iNLfJSPm2G4gULv9a45FyeQs8YS0laT/tXQPVscDgd921oayyHYfI4QyYjV0gok
5iwCCy1VlVu2edtEC5y5FoT4V/BFnB+HlL+T93oKV7ALo5NMZKqJdCyZD5TxVjhVyPAHxg91riis
3h1swmWffgZcauRY0XHCi+YROd5KPiEojSy/ohyHjv0+fRtfP9OtJZKKgs6oUHlfrafKn2EaMqAP
cuLnxbzB3Kp3IFkOI2VqN/YNaN3zgHsZnjskFRWxwgr50R/ieg1IoPUn5/94guyhKo+l5FVxvq//
QSxN4+ZurctFyTRw8aKPGhQfM/Vl+dSkwYoG3nHvJ+uw3UcyNQKCKJGi/pxPFyg5wjz8ZZqTx0r7
O747OxauUFYPgDDyRYfbE/SEy5g6E+KsQ9JT+ZmqicL7YWLGAuMSkkbGUvW3xbDE2FEEImcOHvmW
Qzpv/CGDiNLXhFfTnkcjsfmPVnOkP3MW4snFQ91UjUtfnpGyI74z/OY8p8+DTYy1OvypRUre0GTx
h932nqRy8jJzBwrdYOpkh3jOFjnrj7WS/jXbcSGnvDL7ukgww+EsC/fzesdsTDkqx5Mhg6dwWNOi
vwFGHsZQthEeXonWX2pum6pRTaBR5ZOmhp0VcMELeTdfTa+CQOQ5XwN0nRCL2LglolmRkko0LUKW
OYkbRWl04oqN5ENiKhOZsauLXpUNQ+0m6sfu2IH+cWuPfIQzS6LSggOqTSq7n1hy9Bl7fxMLbGGC
UjT5rn1FP84fIZ/ewsZ01vaAOKQrpB9WjzUVAH0ifFwdBVPkh0lJD/pGtjwjzcpUg00hB7vaYdNU
1e5A9nSoVZnZscLjFXH3MorOITAYGIrypoeT8V6NEmSBGiZM5ApGQhMbFD/Hye8gtMwL16aiCDBP
2Pjf4rFAhKHLygWsImFoVcj4o9Ta7yN0aRdbLKUYzjmYY1kW2E4SPpx/s5Id1ZRHbPHDnkXXSnlZ
ecU5ZYdP3zm1+N/TF78NmGVdR5pBeRV3yVRdn/c+R4jcRCo7aamTwoayctxgBsiMpmRPmtdhT0xb
a82ejSw/271LqafR2xxNc4z7w//UXrrvf3svN6jGdmNy3xWNtVROZW5lqaZdaAlyUQkv6Ks0kVHL
IUEhgrA9FErniEU5nh1CvDI2jl4cT0t67mxvE9PCoDPeyPaLOLVNvcQ4nl7geJCyIpTWDSptTUDQ
6nLOANrwjWa8uCUAIL5LCFBWuruhIkL396ayqx0ruHdxvOQtqObNnIgObEwn8KbMABWbBm5Qepia
GLyqdW2W5+/XMpf1Tvl8rY9bnxN2Y+PhoLg6ouHpiCCRLjVU8m/YgfQD29nv6yJW0w0VyQ9Bzwre
N2v9gmEfc3HKPw9b6u+NzoraIcl3JXcNT4FrWCp60++3a49pusLWjgClOP950RDjHJ89ZAoSi7DL
6yhvoCg1BwkQMyR5+UQlfnIt1uTA9rgeSvcLTn4iOWW8L3hH34hlgQyj5DAJ5p/Zia1BXB2sVgzH
8RnGl0LOaOq74tbR0co9F/c3Vt4R4Be+R9NtY4AqgpKvHydvVt4hncS9kff5vj4VVO4jgtA1iKZs
K2AfdOZtvgg9mG9KK7bBZsE5pzxBrnd3Dpi4AErIDzW/gxDDpoQBDbwH3+ZPnX93UAr1zKM2qBgX
1bcVWYwCmDW89xpsu7itAIDbdiDij7bBmzgLdZLxeiSXz2kAGx/HzzjowbH2FON7K9KoKl2MC0b/
pFxkD4orZypbK477jMj/as0d5CO+Im/PkCcR7n7o857tbRDkcxMrZ2ak3whOK7O4drG0lUFNUZ3I
TSTYXJ/PnMm08J5pqnJUdMDLmwFvNFQxI/BzlnnWjsEzYHmV8TtLPkl+pXtHCaRb+I/r9VFzApaF
mPGMYrw/3ZBIu6Ki4Co5cwuUujKNZwH5saM6zJeF/beBD6vDYPHp/FrhfUiitPeUKp0iVgmmqHsd
GFTDYZA0qIjckK0sA9HeHj4EB0jNxYysjvdWdoac5GlSfPRAlYanTnuMp6Cw2e56m0Np63s38RI/
FSJ3DkfL3aZFqdiAqq571HCcLaPFrOttoVvrQyq2oddp7t1UilC69Ccdks9GPdNA0q41iv2NFS6K
BbOLiDX4T8+U0Kf8e5LXnDsCS6knie7WMuYTaPVyXAgDDmJnecRfEl5rZPh1VHODlr923oNlDL1H
M5oyGKTUR8kRQA+0GhxV42ydVC6JT0wNh7pcQ2+zSyAQxaO4u4VieWSrNVBheMQN3T4g9e/S60qW
sEN6Tfq1iB34oxc1Lg87RUds/7PRVCkcHTYtuyxbL7YwtoV+Qj4is1WPcJF7JFQto/hxI5GtCDf8
8R/fg8a72KECAGyiuFPkzt8klZdPoZP/k13KMTA+Zn8wmrmVqULluc9olQ+uivuMgG+2zKY+9Y0J
RRFMiC6cVy/f5ME1GAzqB9KhZ1zsdeEdnGDDjpwRP+9gTm8HGSTXvToXh9grco2hOgNIl5CkFIOG
eZD9y2FTh0y6S3yECJgYg16FBLqd9+Wfz50JJjZ3afVt6zBR8kuksYby1Z6pYC9EgrY5dZzCXfzX
1pDnVO7maKvzZgs7Ywfq4GGh6frs2WGhN61rcBYKCV2x/WN0TkaIq76wJdBnKxhMhDjdXJ2XCLO7
a3QE2IAvM9bkPeHM0h320ARVv8z1/GFX6syrQTDE+fxoME05ZAVeuW3DneL9zFx+/jveinZ8B2Xa
NlAbN4jRpL5j4rU6qO0xfIeQ0kg98XFPs1u18Ciq+fmg+oGvakMx4riLjDt8V7n1Rt2heVa8M4W9
Ou4o/PIxbgbDiyJD6vGRxgwDsD+r1ZWcHCYPAvKJOjJ6sV+l7lM62VTg0HEnsY9YU/MFobXGMTFT
iWAs8rXcFwveFzMfiDVuVXR+hxEZy9EzDrZBYaiU4tUUPETTTxTOeWJPBvGsnvLM72E01BtRgC/A
9iv5kZpB3Zj9eYD+Z8WhOrUizhA+ZpIf5e058aBrPYxJlZnf2ksIcKn9y6JXIKwPfOabzVc6j/tZ
CpXqTw3jur/KDyZ+uCPD1QVNXQLnUOZXuEe+MnbGDO3Ow023tarxr4rY5kAPhZShdWmxQfXXveyu
5aIlapWGWMXfNARzAqitEinhA978JvTEddlXPFE9x4CXp/2vcbhfdbDfvOc7ueKuvnntB2pIX4dY
zvlvDNvnPiTUtquc0tUqs2DS87S4kPWdDusY+bltwa+Xs8LicXwa0G2776e4cQrdmV+sJSspUvqX
gDXh6iq3AViuNCOH1drz4/9QuIW0GGBo6JmZomGFrPj4dYqnRDmTDzxN5lKURk5nqeGVUJB938a7
Iwiuk2G23Ls56AH9Ki0cYc8QyQc5i2YcvsfL5mC4pPYbVEoZ9ZRcsnP9HR4UnddRQUCL2H659lO9
YZa6d5Ndr+losz1MUQO4RupMsVB+CYG1lN3Zhbp+kcu1h2cfN+uYWMhWmbAMQ/zJz+DPoPVXEdE6
ErzovBnRJYa4diA3cY6SDsHWWnfv42ZzPirw0Yf9ubD/wV7PSjT1/ofD+BWTvXvIdzZTaFNCoYlS
Usx5U8rW0M/7U+RM+cKeBRrYZ8bgjdVC9E+9dBUGC83sRM3mdLUvRr3t1pL5eE2NbCNFnBd5uIF3
hpePu/Nh5yClZhVZaKV44BR23gskPK1O5x1aClakNt4w597nMblHl6GyIF4BUVM7Au2Lau1pgrgz
+ZKNdswARQTmJNUZOsin9JVBCQXMo5Rhevt3fVs3jlcoA3AaNA/MLMlHlkSHqWc6Nigg/SVV1sWH
wPh2aBVpfWJwypLpAlaLHAtEQT4BLCP5JzY5evFtyG/QOY1TTleS+8DXPpYWIujePlTYjSbWmv8w
GCPrrTjtBBoGNDw5zR1T5yU6UCwKsmC7pbn0h06/3mRtHb1nUCsNguTGlzY9Oz7qbAnHlBdd7/Hg
mvUSZOHQIw7EcDWnEB1QUA7+8j5HGUYG6/PpiZPpcWb/+OujN7rPs4MDZVB6WiPKvutEvOtiaupm
c5J8y9c97eLCZU0wQpMSqqQN/dgiX5RH6X0MfjXciYtAPhAQ+7MIIGobQcBglyRaV1h0Uh5dYIbu
Ha6IV6+G5JdPcd+l3x7qv136Fd4sFaQ4ZwwjeiPXZnsQNPpqgxNbORs8LKZvl9Ew7SDBJCSqYO6D
+sAq7g26S5ovl3pmaCdhtu+TqScBJTYST+H46laBKebFp9OIaIrIG/ibXqIIePrIikMirHJaNHEi
r+8vDVJGiayxhBbKXW2ZrgnGONRWuhSijnQpHpoaVFmPxOGxsTsKiP54NH3KjFVkGS5dqdoCEge0
cD5nUw+Tv9fWfUl4RIssnSaaBsrxZv1HlVaeZPr0G3w8qxt9BV7m9F8dIeIIivj8oZ4eTmEmfVNV
4N7U+eq+pFUJZCLARnESfOOv3NpqZeuCVikTNsB64RemP1f+ARFDMT18LHvWKz+1u1IMW64leVwg
D1JMdsb3/X4ehurXtomFAt1cwfHpaTEKwnU5BBkQzYgKRENGhw0caA4bT9EhDTHra6BGB4Vp2R9g
/qPM/t3C6+Yiuu33w0+F78f5ZGWfJk6UvV1RVeAJXgfZB5b/x8byqVtHNV7MKsVBvRq1CtyWXe/0
oaOQz+R1c2uF2dmFyWcBt4DkYEPHwB/q99JsmaM8QTX8W4Glqd4YkhecC9jliRrvE4RXOAYq8zuE
6Gf9Oqxn59k634U1SmeEQDfdUo253KELLSKQmBQ4n4gBlrFbcKY3EyefbAHH4oRIZzrA2VSbYZEA
ApGzcE6PU+JmS6csIHZTk73USWjvbIES54hqmdBcbpS8q8X00/aeWx9bTsI+t4pMJU90axpYEDU4
ynvtN1kIC4mRyjPYnnQbEOGiJqmdo9zFJ+eIYNyAqRRRdn4wrcOl5IOnSRUiWRPZaLi8f5qXwP8f
0GvzdOmMyW1bOsZbJyb91IrAgDz6ter4v6/nRmgsmnFJxurWhOtlyvD0txG7us7F6pjdGURCVkkq
lvjPHIMISqaz7g7mZKFZB9ifL28NcswPPm3TKtcBsD55OUxJQKIs5IVYOl6lpTtIbbg25yI50lLg
bF31uCLaB+brYRv1T5bFL5sabAWwaenbgBLDKqDwH1NqaEqFwpkbczsUSuqx0gW+QlCt7DJ5J3TB
W/cNVhoXLzTWmLxST8g/fH7gqDfaBOuPT0mAwMc6seehNTQ6hdQtwT5oC/i1bsJw5HpjzC5b6n4I
vguM7P4oz6GwLhwMbb8/rz2V5scjgZEqR2NxF2c5LQ5sOwpfJ1hQytks/R6TeVlq4J0UjkY1zW0O
QoAEb0UIH81Hs/kKJ3A0wCcCbacvmjXeAKqM9G8dCkZxfmUgV2txOioUnLEF1kNZvF+VOtfUjda9
CnlUldOMG88s4FpZ4rSkhUApICIjVURFmKd29N6QWB+GOo714ozSs1+/cyYG3KWzyhM865S6s9sE
1yXZXGCG2A997LR6JXaGxHDwrtKZW55VsmaCF9S0E8+AWI2pyRsiQA6xTdhSJGAOPF1saNh/0x+a
n3i3g4N7JJMwAnIF4l2t6AgPqq0XinF0Ez+Lx8Jn6oKmxsnY3XjTFt56Mu5wYzZ4cWGl9bbpMXnK
oC9SCYukYtj/zMHYHq5cXixC7yv5raGXJ/WvQAKxa7IoHcaLZxD5NOatk7UtjFyWAHVs3lweaCxU
pb0eLKeWi5HeYVP78a0qNoVAW9T6Pgb9gJdzZEqR4IMBEyUu1QxlcOd+5tS41dkWoCIqUPPEyAxo
iDy3kCwdAqyGjEAF/yvRXD/aep3qP8rJk5+0kt2yvA7QXULPW603Yx7aAVj2t/Ur5Jt15EJSQyCd
kxMPaqLhRFNAy4FlIP8aeajF8wlUJCIaIitzZnwyC7tA9/K+xl0qUFAkiK2q+UppDjT6J+8+saO6
1pC5Gltt/F4MdpVm6lEMhOJwzDX1W3Y4SvcPls7GZqlDuAL5ET5GlK4rbc+0JDjyrtUyENGZNPVJ
Yd6Uez34AtF50wDSJC6jnFZgH84IGCBDf2v9s3n/8sjS7ebVx+qVpThQRH2ykgsHvf2X9bsSQjEu
PeWy29kVIlX7NhiXJIyZoFyFKiFbv+NgkE6iGxhMT+P3CJxsVrPJGMcz79hsjfwTaaWkZd7YICaO
KUr2jbg+dUh4nhobf1k6NQ8E+YCOPJQGPu+pj/EY/WPsLGsnLZABc8CDQgSlLkJ+PdRYKZzHEDTV
UviXQRGt/Y8UmfA0EFWb92SEBHqnVFhFIIRxSnP9h7E5j2IU+EEv/IgsQAOca/M85PWy/0ClOcCB
PX5e3ysuI07A8pg6aGIUIS6JctRr0dcFhdJ8y7JA1h3SXowN2oVLPc/U1OsjCn+R42IC1fP2Wcsq
ZCR07Fhk5Bd/Acmf7pj5Cz2pG/oyOKqyEscB+EadYRF6u6xO/y6RZYp+OXzXKHenf8D213I1z6pE
BRKjbhB7e/xPUwm0xQW+6W4ldVb5rhObdh/LlDUacW/wPn4zDFp5ZvDJNIZ2aGuADPdFq/ZFJp2m
rzDZWmV8Z1bYtyGLGeIZBotilFiWgBy8Oudykwdz1IU9j2LU3m08z4dkj2Nd4kv18fw56E8DxGQy
1VlDLRlkleyNv9rRLBIhuIk6xjrd5fL/SzBuFOG7Um3FfAsgpZsLrn5tbnbii4amNEw6+rQgWWTk
kc2OSnCabzjAbyYJ+dxS/DFgAL1Y+YIEPwBiiIzqTlPokaQkSPF7z6Z6BFpVS8OhBhFHxDZCVAJS
NDHJTgZUHMfYOd8Etx+g5dSPMzp8WLz5QS+6x/3036iGex92Q0w4yweIiiMlbTuSBIlR3uoVFzSb
P/F8xYBmtf2nxsbGrYW7KVxCsA9X7ugSlVWR75wLb6uiXMNjpgxmcHa4AD12LT4cS9OnV11dc7as
ObpuifFmPsN62ncqE6DQPVP3FnA1kQBj28OfEkNanyJX0EcnTX7FYTrm6cVi2IcJ5oKEoC/Zskij
TM765WDq44u7AdJrdvL9M20zH60H1wLHDaKErj6xXsr8l1jC37WXys9FmYe4d8WMF73sjry4kJz0
weTr2H29MUhfodYGD8AlHgVhkfI+Nobsj7RxBQRvIUlxDWrtzb7s7ZaHEstAItOPwto7vMG8phcw
BkRw23b65NV+s/FOTBFjQlxLppsknKaQ/WntFCMqgqIXeuSmM8xVH8vjNmgH8Xfy2FHBo4z3+K50
lU6NpKKCdvbEbFIJQXz7KKgHkOD3JCSh5bsav+/yVSWWa2FFJGuNte+PtCWha0ZkIn066Wzz1D3l
SHiZ40VG1Tta4GFYbMfcrltNiUbrwUDcRkeq6qSEzIco+5+caLMiKJYKOU2uGwe29XED0hQHknG8
oQHWaQZoVHA+O8ANnnB/bK635NxRD0bTjCLohzV1l6Zk2WVId1jsdmL6rxLdbK9XDLvCA2wKtAFW
5x4USfjOydlvLCpVRmfgWAKiDigdpyr6PGBt9UO4kSPwPYV8h755hp7Wp1HtiSfHxMA5Ml96y84t
k1PodqvHBa/hK7UZYEeqea7nw8D52e6JbhkPUcMWpVtkmnrZ0Dsgflz8lXL93gAEL9Rfplzb+XYB
YGCLcLAakv72HGotXie348/bTLihQ7LCmLjd4N839RMuHo9LUm53xv9r6zOX89tj9t+bDg5RspqH
/dBX5VV3cN5sC5xAwvb9+U8dsOtmZNJhn4CBT0DFGb5xZoQ7/vrSQ1iQGYKuiDnJNquzUt1Mndf/
TfPUam8jCwBkq1Swfl2ADcBi62ph4hODcuuPf6OXiQGJVCm63RKjcbkHymDaSlI0xU+j2aRHgYmL
29fJm2eCZgYVq6wOgtSZpm+WDK/nmykT160lWERDlIX2FalPXU5tQ4PP4mDc4zUOp5NE5lq9vQij
fEm435Mrd0vVE5xMDLWxvGL+TNAdeqviw7zM2sDrTFNnCEbTVQ9YhXnkAtT1vvY0Y7WL3gLT78rL
X9+Uizg5xPvyT8ZeYlLgVqaVFOIhQZyEgq5vzrJhai7fx1BlJ0BbUcTFLkIbYv98F5hGB5pamTa/
WGQP9quR//i8zxUzeDq8MwWXTzzHLpZyZkLFj8yJnq7EEyFyeynFdQ5F0hLoJQ70prL20nMGLXWp
QHuARoJdJJZttQoZ3sGOnz4WtA2W2WTTpJkN32RXr3gnieH7a1DZ4TYsijCIYtZPWKnTFkmhEOqI
U8PrTr1glavJk6WZu598/fw+Y1DcTozBmJJEw38/JZt8bTyKrzN+DymT2+WvB4UpeNKkdRqS4cEf
Y6UCgs/yflDGIzutFODdofUr0rI2pxuBUqFuomHhcxe8v7oyWzXS8jKHAOAsCsah91pRWqUmFRAs
2dPA436lFsd4wetfkdj12KauldhYhIQfza1APhu0TRFSfMGdfYfIT0CwnC9Zgy5y4i4wFxwkjOuH
n1CqqEFH99+Hfe2h+JjYA/3ewFrNTiwgLvANh/9G1uOEqFAwcRdqngjwuAQQ0IUKYzeA5J80Rxua
rZ5nGmcoxZJ4sIXPbLOtwJFrgIGsIAHCW6Hdocq7zLIij/8Mrc0LXuq2ey6PHNr/56wPKxvMTDz5
8D0C9Ji705EKXvAXI/x5/5Y75IC97YBmtw2GiC9rp1MZWN3RE614xXbq5M5HyRKbR9yMH0s+JHU/
YAZv7h6X6yVHjKqIntSNt4bX5rGeacmCJSmOLsBUI+welw50deKoEOT63wUq524Bd/YQsJxEU6Pc
HO2iCgh2bu2yd29oXfV7dZ/8OwUCxJTEFAbDw2W5IE3AzLwSqRTpq7UysBsUxNgCXaSOA8naM23y
UdiUUhoazVuXyXnaZiwUQCkvAySMxzsjjEuHmyjHFLBN+9V2ldb1RD/tAsEHB9Ucj28gIctuSZbM
NAT3EI9Vt2ILj0aw7ZKwmar9aM1sN7uhrOQH3fYc2TvTX2wuZOAHmWll+11oddHRxzcChcGXckmP
mjBUCgKdvnfH6/W6OXW0PEmsk2f14Bmi2vH53jIb+Dux+ZzHP6TMlCEYzmuTeI7XJr8MB1TJyDaq
8OW3WP//KbCQyapL1IHheS+IDepbeAhq9HA7RITtCQiIgDy+uAb4j28GgiRt8yW9yWjSfTpUWwYs
6W/92vTBBgo92sgo6/XURWVVEuL0Bbd38QtWXj0LPtrgYyCRer7lzJhTIw9e3k786PIijJKgBiIi
BMeUNnaD/Xz6Rn0ELq6gZkeqejPSU61/s0qMnGNQZA36bZjT8VBJkffCiBOywv8YEplKq7yECwmT
WxWtaTrM7SNtq9WyUoqzgbofvyQAie3Qc8tc8FqJyEpazqYeKavbrN9C2nWmsbQ274rQ3ZUl/RKg
HsjRXwzuJ1G9vv20bivYTA+d2Kk4AKvNwuuDiA9itswtpHqAI99zy1aQGME1LET9T8Jhoh4d/dVG
Gnl1o6yKw1LxGzI35paiN87sKMeRsWqWzASurRZQ8Rh/AZdGEV4eKFfuJQT8RpYmUrDhUIXaF+nL
cbdZ89trJErVI3W6ei2JkuQtvs1bp7GYVBCAtOdBfV+bDqLKIXocluiImJLGULaQaiSJC6tkQocF
8N8ALjn73jmyszcS8lDy9C5uU490r0c7TX2JLuaQzRXdda4VdNcwglyLtRY61UDTka3sI+S0P+CR
B5Grs3ipd15QBHrLHknN8yjouF61ixxfAJobhqrARSa4Yk/NXhYNcO1Jc0e90O8OudcnzFApypA6
a+DegK2TYSUedV+YJcMEiMURm6xcjiN6iiIF/x4J/srNhMJuxAvvNn2xrFz72h36D1T+bxdWBC5c
1399zEW9vpIUn5sFyre+48fWMMzZo3J4N9F8BLTdM5f0KfnZ2mduMcRM0vHn3l175wgYOTDexeSf
jC1UXkd9oqHq/hN7dQov001ZZ+itiYKS8TWc2UdRO//Yy7XILploio7b8q8nmaWcb5B4ZazjGkPW
RPj//YedU/qTsM6Hc2dVwk/8a99/mlXoBtOmvqLE8qIGvNpxAPL7o0JXiphCXhz1Jhozs5PmRfmr
wh3Ebsr8M+ZiftM61FDoJNEHYDsKTTCnTmE2xlxjbqJA/PSMnxRtGe83nBdhkldm1FBm+hoy70Uy
MS+2eF8ChlFvtl65wZ/4u7aC51KsItwQeShiKrjoJH93udKBtWFVEIjc1skaFcN3z6oSITrFVySN
0za8IVnjQBnysGsCj4/GCtnexU5oxgadLT5ejrmg5wWNONchR3BwaSa+k3iCcfJ4NQCh6NKZtrxK
Joadw8h7o91pGKoEN5ObuYK2IzB8LB+wT0kwzxg69mTYa8XDLkZeSJO4S5f4MNMg4YzcdNJ1Ai5i
5jPRE6zmu03xN3tLV2nIf4yx+3dfG3L9rdGKuVcFAkBOidyBhaAsdOMOCyFvlpOhUDDG80IKEIQK
gYqencIyRm1x3WSXcfPuECvkzFMRnwmSX20rEZqkuQifXQNWBCAXKGhK9co41sW7pqHt3mAU4B1r
auAWuDNU8eBmlnMiNpZfMhw6ltyfOCIqB/5r4NWoaehsZyt6wPV5FZkMkUl6e9duW7WoKHIE7qgR
K5y8Abp5HWWX+XSZdUUg+y1VQAqzQ7GqRjBKnyQT5+5mKcFBjlxWpSG8Ety1R9godPik+UPPIRJk
lkfHNBtygdvCS+pPhPB/37r88uUbVItG+nlBRsVOutUXOTBhsoN1Z05FOcsl/6HsbPHe51vZR6Ex
sRQnhhcagDIsEsQHPSQLGno70Vp/kLwSnW8UubW0ljxbMiEcv4r4uNFM9mrMDlyJLkg80TfdaJ/3
QZgAxPdwgyD95qwai6183S0qNtQhLdQELqE9P/5To04RKa1nxEZCh80tfFOFYAg+GLEZd/C50rFi
r/JqR15kVPSZPR85/kotH/fS7b4fgN7zBzOH6Nb5VbfZ79Z6GFp2dSgBGvz0iT801COuis1kV6DW
xqhdGDh2aAxetwoDel8hov7hXyZszHKBIrI41JreXRj4/OlwVrro18JnSV69m/iNsy6zRZ87zBRf
mBJ5/rVCjrJ1+B15Soj+/OB53ACMOLBy4Wbn2N97M0VSPSA6XtRo0edG33w7g6hMZBpZG14zJXWx
USjApVUfUV99nexX6JFabr3UL2D3tQd2Owo6s7A0y7dh9UmLJR14/cqP81LchYMhfW4PGvWcikSd
rZczJ4p+bDWMpvi2loqPbglUZzDYFUe9lUft07NCe9iirokwCI2SOM2oKpoM/ulCzJI1piHZ3tuI
jZBKOTlF1SMazIn9bTt3LUpQPcKnprhJBoEHqWEHO2GSk0qp9wQH393lLp2mReEtn1fo+1pkNeIR
SqoZpqMMGfvtkAHppJWjqar+AqZL6BbRXnRe2pf2hpEO+bMMDSrJTUU/v7KxZ3BidV99IkH0/Pcf
AdKuSv1YxybzjlP/h+D7+pFQNXv+VtcC+r5RfgZr9MVEucXXbYGoIO4Z79BVyvXVYVB4pO8F6xlk
HlvO0YhbJPLiZYW6za8byWXhRwfbELEKtysUnchuVrH3GZY0fBvJIpjgCtghOooefeGCUZB/sU1o
ksFlvtZUd2nIIvrQwlo5QnK9o5JlB3ITkeHqVXH1aNILCiLyTKIYaT25rSGN1swr1ZveJjbTBzw3
oyJG+24xFMFI/AGvZqov8OPnz91CkK5Ynu/2GwNeTSb1qcjN/ZEpqjVa9bZHPE/ybx05qzPzAvet
mDbJgEgwYVINV7CEKxoqxPXOh+hZP0sVaLfqSYbmqmWG/9V04yzyJYsATctF57HmHZFv0mRPFFY/
kfJxFauzIjGDw7pCK9HBlwdhysSm3iuFXDR9fZmaQ2ngr/EBw6TBlTCiiLgl6F4Op6XnNLYkQ4Nj
a0s+qKX6hRTeJ6QtVKmPyoE4WvYd/xxCoadHNLC0MNHgrFt6DChOUOHB6tVBBYnrA1TeR4rwnhV2
SIhUIAy3ySdUocG99gH4Oo0M2R2rxsVrU+EbNvPQ6UMED0Vcsk2ckIJyqRS4b3mvp8QKGTZoLe71
Z7ujXZyF/mouxDiptaBG85gRGoLTdwfj0/Lxw8RFo1oFooU1WD3jMQtJASTFmTVZZwe145EGlpma
rsSKMe60Ny1J5bxGdfFKBQNvZXWTCUtMusVKf401oWuDCpb1oLPpuEsuNrGlsmAxHicloS8uYB4w
sicIW2HRTgJEJWor1uTS2qUoXgGw3Qm9iCifMeDgOxgGqxSDyjbmCThEnWP/LJl3G4n/vvZuqNCd
vNKY9Nd6FJzCzmctnvQjklArciRAKddiZ6TB1InWb9/d23HBEhx5wtexu8UB366wuXdvUatPYXTO
5Ya2R9DcGCXXJgtPDOxyt3EFFVimGzS8pJtC0b6LvLD/sHbw8Ob+lWa/KOcd1iyswcaolFNc8LY7
OMFY1vMeCOgp5kHQr4APndfME5Agf05sGBVIj65ypTYb3q80PRANJueDcRcv9F0Q5ykOM2Ygrug2
4EWtctQ9T0qbv8v07WY69o4u2KMoR4el1tU2GGwXH7WPftNfYLkwtOVr2VVzDlW5eMsbnQcjTqcb
Djus/Ei2sIL2LCFyjBISiAvQiUC6EVwEJoZTh0sQM6w5YToohqUNs3PhZ2f9TR0hdFjiZdn+W57I
yheLNwNVzICXqJaGZp0lAWKmchP3Bvy1XtbwvXY8+KQbARaRAR9DFjgrVc58xx04q2QUsi8ZeW/r
x3WVkzfxPLqODC7jAzj8zvHHggm1kcUhrzRg2oYsMjFHStgirPLG8NESTsrB3e5ZUgigMArS/NMy
OtMNY5vO0rvCZljW5m37PqDOctVZxeyEnyVjZu+kcf4ecScDyt2sk97VW8FcD/pPLK7tsep63dHL
Yg/B9C2VBrEBIRa7EeXTBhQ6B9JnAQYEo7Rvn6f89T6R6hgXOVW8dM/wbe9ASULGEa1VnIZryKh9
THMdtJuCQlsu+AkRebE3Ubyn9ZsgAjoSECSHFYYH5ayHQTFdDArGIGIFuE0vO39Vl168OpKOwyed
i9ll1gjYdSyPgPbJatH768v+s0MBaV4y95t5IOVRcpRsdDxijPr7jwJlVxf3Ew3x4Wf/0lvspJaL
S4/dt6oy0yTXyLgv2Oc3xaAz/+Xs1yNzknEBV1yn1Oost8vtr0wSM1GeVuWq9x58Oy3MuyOIa/Aw
ixkKQ7b/4RJ9+lwahjUaKUf0KNMQfH4SXk9EErESogftdmT36TibBp3qJ+3LnHDS2g+q1+8koKzi
aNg2xa03/UNv1dCJWYNBPt8e7eMNBs83bdoTKwUq4kRSvXf4e/qPkjNhbsTFD/1zRwa1B4mlylYZ
PSuH3Q/Lgm9D3YPCRpVhiy/A5eGBK+CV8+I7TzoWs0gXDZTI+JrwYtVT907bRZSSr5Z+YrSW0VHE
zx24aqpMzAgqkgE1xbQ0tU/LxXOiNR7LdK92GYyPNXk9FM8xkBPEFgnwfDnSpgJcWwAMNMCD/iqb
fYC9PcSQLLHSc+fgiMfYxhxipjPSE/rNhwflGH1xBuSSptxSKaSlHPdfA0k5qRhkSivPcBeBtsYg
xW9FIGxZyTlUDwBCzq1qyqWdTTHCmTGfc++oqdtJ6qbgTzCA7DSbLwO6n65V2ZdFr2/YIRFKQ4Zs
MbQLmfKH86omWvFpzSfPEzutbm3uJjaNKq1qLHqO0p1wJ4z/cPIIcdeTl7+XvZbczNOg67BGACAT
50ZPWIhvzfhvKDnkbPL/lmPA443kaf56I3M96QFb/R4213IPRqhCF6JanTzO5JlvJBHk7QepQBjw
Yin3otxehnY7Q2mdAyFbO/37Uu+lCMClJg7C8fim5LbHgBcEaog1Moqu2Uvu9BfpdIByKtxC6OhK
o0qPfqZKKQ/tc2hgAl56I8j7PajZbaQDS90JZAA27lSyojBjjcM8M6MqMDbYNOEcNN00yYoNy0Jx
IEE01IFMsnhTZvNtwYZTtSk2fgvMe0OuWgJ72ZjbbJfr3TxNoiySYj8KqhEI8tdV/mdvieiIgn6S
OqfffrDZNE56X9EwQnuKnS4Dxzb7zV6HmAs+DCAIh+GjvaNfYiUwyCYbYXLE8pGXQHdcgCJ4CL5Z
F56QAl8q4zgw8LWTjD37EksFXdkDBIgneb4znm1Pezr8RCJedVj++MfHv0QgSqqBCiEOEbQnqXaE
LOpEvSCMeG52gNjusuRKJxZA+iwaZeYUAE6+U/TIpmycInryK/SZyuMs029ja/qObIG4HBsRRCGu
vwXghNBkz8+kV0zyTj9Jtqo9UtUOshpEmtP2Pl/RN+lSauwkf7Mb8U9NXMziwOHwegj7EmX65pog
AMEuRRzFlATppYFUZ/5rn4qMYV2Vjf6JUiJ+PH0a1zG9txlG3/6xBZdLd3leUtZCmWhfrts6iQzR
uaMADhPnLjPa1guzlpCkR4yWg0yet9rlsickqM65T6YyLXPdZ0VbxbuPCEVP9l8AFcr3C9kyevG6
ObTlWI2MWk35H7N2Fjsv+9y97FQwF4UeDXlV+snuP7gbDlmfNnzfQfinBgH9e4PIIpFwvlN6tXLz
UGiXNz8xQN5VL+MqZFyRcHr+pUCgvl7U6jStABd0PrJl1+3sWBRGnFp8TfkZJNSKDQ3aRQKXuSvN
jiHt6BKDCfqaba0vRJk8YB7EqbSx/SAvt7Gh3ZGgZ+ClY+N5avdIdthtBJvkVMA0blYTgu6bgXIy
p/VNtA9EHm8flYp1At3ivq/bD6bTz3xZFnHtIdppXAegCYGA1a9idNf7Vyo+VtxF90udB8Is/Gf9
GMHcWwWWBy4lN2GQ9gKqijE9KdrTnPu3QNfmGLhZdSyYiGyBPdEEKHGYdbzjQ7IskdfIO+ySywoQ
GIuzdbItDt7xW2ck1Ci8650a3+zNuVBBFJtdq7Yf5RAYQmUU0jddBpzPgqtck3a0D6QhkBuj3dqC
F2nmpuS8MihmQ32+ZXzGjEUJjYZkoPCpyvzoJRG7FOvxG8bP1awArY4jEKp4DAbCsYEB1xz6eHaN
mRZhLO+kKA4m2MxNP/HWQlaggZu5Grc3dSZlrXiVPetx+gxiP7usnRrbo9StwUpK4uskh0rzbDb2
cwJyyO7Xv4X31pigrW6DvINecXHQl44sqLBNy6BLtIidvgDM51W+tow/wv/jBLUYBekSeoi1zScb
GVqyE0tb5qGnNpD+3S7sMqkuz6f4fMJoHu296YUEYX9z0+eoEo6NTVO15DdolGjP8B7Gz7HNkY5I
XjUDsgTyhia9O3bdMkk0rTO7F7WwkUjhvIRDJ6K01mPZaXLgJDkUuytUw8TafKZotx/fIxP7k0uG
R5aZk6CplFS2q5rI4g48Wh+LtbVJLjeGtFFCotZ1vQmkrqJUtNhwSxCnBtP03f5I1HXN5kMomawS
WW2S8XyCY6SVC7rDV4g00NyJgnnEe2OUvRP+HuXbGg1/NzShn6qAUDXCBChJFcWFPjKdEyNg6lE7
9f2J8IjFiZyJQ8zbkf6YhpiiUsewpy+EyYuHIu8yBJ0r+0Ablv3yP7DeM2/tBgXFbN4hCFwPJYPa
ZxkxOPcnYGPTLGxGGuZMcbAhZYrXdt1FztI58Reax7k63rliAB1dNm71h094nq+CTz7t2PSHyTZN
bwvGgKC+zQo4fTgqJLdIef0pAhHiop2gXBWhqwI4uEVMuS+5saD1b8xTTU/J+IAbpqrr+uMcNEhl
M7QIyLWLjdL+DbQbJBlgWYQ4Xqvj2lg3Zv8ZN1VGCf0BmNg7YIywM4b07TBxoEncujkJGTKTn1KR
nA+hLgsnt2qnRbJfgOI8JoVC+v9jc/N4uy5xoefvVVRBZrsCxmi2UNQbv4IeLqVe6UkgscNwtnM3
oPCt0arKSmZGF5vc7H7zhwqe0To8Kd8MTiBmHeOAkO9JfiPWpsUMtIPU7lYCI1+GTn2brYAkZqmD
ELlFrFZl3lYsEWg7biAKZ5+6QQjIUag9nHem5DzCg0WuNXcBW9ugaFfxH1Q4i+7lDvTOqkm0n72E
qfs4QZLYZdp+Va4BURJU3+K2H6kRu781NfauM5KgNbwYZxFsLlybluV1mG5PbvzSAtGzbKURITyb
aTY4Xaa4AawJkxkxXezy+wHjaDSSMZs6Lvxl8/BnvJt/StRI4UEXenFEpR5xUQZ3DXsq0vJ/O8Fj
YHE61fA75pjWVBlYCmWZfNvlLS1IBDiun22whwlJcEmGe2rNpDHkI4TdAGDAdkXFYLzm3AC28RKW
xsjZKDtMpuSobW/0frK8K+RYmaYe0QVG4vuUTsv/ub+Idm6rLNsitfvJGY6opeBWqHwssFxldU1t
uRUN9hIHs7mVZxvgdrB4eHCv+vFc+341Bx1F5PPnk9X6LUoN4sIhJu0oI1v+4re7Jos8t5ySgjMo
/0TSMNqwabj7I+yUxLe45TlP4RTbC3x3xv32OP0eDHg8LEHMacq30q2l/LHYZC7KArDamAZq7D/0
jszEh7JAE3ZQ1I89xnkGUB5FPip/ysXPw0qBJIYJuGHmApY6m+dfSXqrtff/xTXUMnEV6FTu4HGF
pNTkE9huLlAjtvk8xuS9GeS+G+yDnrV8Zfhx5sU8ozIEvRqzt3lkiMzK8QFb8x6s6LesFqjE15iD
xPySxwscul8mwhFr6axpfhgpa6baOGD5IDVJeKp61ZDVNfWQVSwXUhrSuGGgWuki4wVy2h/TnOxz
dsCESfRl+hCooLpe4tsPFtICyBPwNDzDaVhzIdF0HhVFsD/+bXwwES5QlerO6mA5SkE89gWGGyRj
DYuHemZYWys7iOwU1B7xEuHBLvTK78JhGi7ovybmERphMiLtBgUSVz+u7ZvA9WCADsfcN9C+nYpY
xwXlJV0IpKfIi9FzujQo91d6ITrKrvmZvhrYKhZS5fVqML4T4ItlrDqbOODYwsl9rHn0gjeXKQc3
faOd1FbfD5KoP7GHiFSwQ62A0WsUp/aH9fIkp5jjAo3goFUqPajIiRC+tIvQ4z2O9c+PUcVF3m5g
z9DRH6V2Oy3e46yV692VVuHK1ZXl+LGY9DeMjYADSytCA0rCzZhpEOE494Uo7lPv+A1Ull/ALenA
PBpIRKArTIldL135FdElMqPBAuJarhvWXDg/rD/KBLcQHYGPlxHp1ZRKarm3B6Geyxy73sc4YjAp
WoxjcnsctR0e/D1wmDAiZ3bzQh8XnX4cnJSIteeBG/egaNaA5iLA2r9J402ybg81YB7JqS8UaHgJ
uRHdi3IBhGFJ17VFdqnidvmfJKdjZ0OKEb3ekCeu3gjxvkmigF8tRc6gAWnspRmwxPohxrNAMGpi
8VBhlWsjIAvTUjYWE8l8ER6KyaJpIOydreLdyYmFTmNt78KqiCGY3ERQbBHsDQ/p/BGoXYOv9M5k
OxSgY/6138QjKfANhA37piAoNLiX5sbyGgtfwPyojhEsgYwhykcIYbx4M8vWI5uX1D/PEXwryrKo
IY0APmndcDKXLI2CRaoVwHbuqerBuj7fJUO3niuN2RSZC/tAmLy3jj1JHxf3WGx8ibyCBWs2e0vr
Hw70Siiq6cM6JgzJgrKFRtZbu8+/hs1cbw3728ciqb9fYdmWAw1NXk2AvxGlE4HAUse+HtSpcGYz
oQOwj9aF57wackW/hnlU05S8M9jfFna8ZwpxSU+uAdpf1PVpR0pkzFv5FnF9Mrf0YTd1xql6Zod4
ttMSicYwGjH1RcJM/B4cFprAw0Lk7wbhDmdBkPEJFVUfk5AqBc32FwcAqXWr8K8BzfFq18X4ja3C
MNn5MrDEIE432Iog07hhxePW2mN4ictbUn8Io9sOscpLUeJNE5Q5IBULjxo/+CWAk2MMTRD3Dc/T
z50YXmTMpG7jnWiycdZ1QdU+KbbJT4ZfLnblwa7PTyBeJTUSdFU60mquYR6ekFeJpHpzVLZqztSR
jZ1OM/i+xFROYF3tuWceUIt1lT4v20+bifiG8TyRycTHUlMeyiTwg4lFaprADBe7MMs9ThddOkXt
IYk+5YYKWTtc2kIVc8qE4PI3vdilBksdTJ09fICz962pl16caKMx8DwpEyut3aEmSZwy9whGqJet
TTCfYnkgwgz4SgrRY696Ej4xndoekPcaNC69i8hLhMxOSIngFJF6hu0eDWo+ouZTKmcxjV3slQnm
E+cfHlVvFrcVSGxbn7RG3qyPsNRelX6nxLYxOjpUStxjDVhk3XhZekt5Yy1i+soCz1DIsvL229Bp
06PEqjzpHemd/H18tBbomhqa7X8dWXRvfbki6idrJ6i4yEAzdwLSSUJffTkkTET2d/p+5ynuEDm4
tmvmODrTFEszY+J8UzRLrTsNXJQRgxpEyyErRxNF1o3SlMJs0pWgfzPdU5PstHk1KbrE5nLFuaOx
ZJ4FMflxXi5Jo2k2y0uQnS77+UdmAmIgJiq3Mo7kezjheNWODBmdj+wNoOPh/o7QP795tVFOFTLZ
0F1WMG62dXfzFSkHLIa4ad+I+yFhWpiD5wZHT4F5GQHHQkFV2LDNo2kxvaUldm3EBRL0VwdrrTrJ
K9nVeC8XSAAeAo42wkChOKc4Rg1I3K0He3kWjZ+ad7+8ircyJC5w/p7NC1Tm6/eUkqziDrfN6/zm
o3xZr4PmBLeWVf+bxYnaFxjMHkjNZpj/8iSNX8GukUBRllohGJ9OQf7o5AhPmMzAAxhOcoUtdaLN
JK07dQSqMFZ5xaSzroovxiFWpooavgp/51BJI49BOWlgSaiDaAkvrbyG7IzR07WKpa/O7swCArDM
wZGToODvfk+1w2ICgREpo00yuptKEdZ6FGz/Ek41pKN8kRuqrgZy0AzpGXxPDu5Urr6zOPJTQWNr
82FpPqs6L+amGKHGN/QaHkX1GzoAZsreoilFYzLmw9EwMvW9Fofc3bro4fejMF3r8n/ptqdCTjac
Z7YilD2ZkHzwYGqoO605amYI6Ep280m/gX5ZQyfAlABiAR/bCtU09B7hAS6S/Y4Odg7cPw42eXid
MweqFM585hd4/AtPI2JrNi335TlW1UdyCmed83hzpz8v+ZW4b5stYmNSL9uqyuI0GiuApxgJVYkj
4sKNK0RMYQjCEijHm/j8ncAwRzZbkvNjiYcK1MBWHcczQi0RKkWzdXut2OR14NMmigo0psaDuSFw
ujugE7ne+MXehiRV5Pg5d7RGpT4NiyhEydt8UYi/Kbd31KSJscWgt7Mbl6KgWnt5Zen0v8bga6LN
CNh46GO4VKiAKAynK5Q6XLBSBb21M6zJlWVtbTBObwTdFiyGosF3CvESfQNcJXqm38prC9AywNnx
zscg79OInYS/GhM3sh0+/94WjmXU7+zOJeqpI1Vwyf5PsPjw48xe5EVAxwHp9yRFW94GM8T3745M
Z7jJ7FYQMtjgG+oDBieYGKrPqwjIe1WV11zk03jxmGTiQvvTgh9wRyW5wcZ00CfilwMFjYFKgrWq
82HFlXedhOIiAJBIGFG92k1lQr7hEYQS9aVDuOctK/w6LFS0NXIDndmz315OzicQXxaxT/Youy87
FtnVcRLpSVZq+WMpvPvcKc5DR+setaNBC+RK/zy6b6PYSSacYjleKCGrmpEVcm1YoEChltyokdAM
nzu8Bmfav7rV6yT3UzbDA/ewl3x7nvzDPT1LT7V1g+t5gWRzF3EctLusWPppbDdWGWhWm6hZYFYa
74gDMxD/Z/urrQhkL5FYFGAa5nzy/HcwloH83nulKxeMD3LqF73AiYHz9XNbEPo5N/DXYi/6bX3i
Zgj/O8VSKc1XTNvqyY5q47NeSS3oYR1CH9DOo+yYZ1w9bPvcViTAGUHNYAZ9a9If5i4Vwhu5DGou
nUxXsncukOAbOP/I2PlvUuqVBw1gAsogjK454Z3ScNHtmWMJ0fR5dRagimztmClfaUMF60jDk0Q8
gBM8pvQKG9aYd8q4i6rnX29ZHfUr8qOo5bYvspenFQD8QiMofdiY8QdUqSTnvZmPeUXKDJAQt/HH
YNUWk8wN+jmKl5yfErXLdeeS4xnXMOOLBXs1VB5hy09GjkKpjDCuiry1r/aGSt0LG5HH96XIvVtR
iqpxfrrWEXXGaQ68nr9dDPJymzmwSt3LNE5iwMEysQ5V/DVavhOcOrT+sjgtdiNgy9q+FnB9KxEQ
IXfJ/gHZTTSwYY/13TLQmPWbX3Nt+mKjerFXqpk546aIknNZPXRNuKTQ8FPMpbLfoVLGeZHCAwhb
9kJfp4S3JOB4NAlyvsY8lTm7LImVydyQ1TQoWR4GmaGvtk+DPyA69eUbG4FZpzL7Z75YGN7qeP8H
iowNMtvBP5MGOznWQ0zk4ZZ2vbQY+HzglXvtGkhH8MdDrI9fs9pICYlt1QORKWFEZELq81hQ3UEq
TAwTQ0QTgko7FsGrw9ROG3bOOUmrmcoE4Rd3vLYRzY3RbJyST9ENmYQFXNm5SSpcf6JJSkFr28js
qp+XYTthPkDCGWbeKuT2GSZtMat9qbQEMOoK/8RiakbkDkQyx20fov8InG8uWmjrYGkrauHHEDes
L1Jw84e4iV6Hz6Z5Rstw94iD7pIdb6KN+gNa7lTfKwmPQuINw0mXlCFlP8A4wGA1peP8OPj3LBmF
LVOsxX+5nzfuuSPSFLFWoKxhkaGtSHYmBGjeKMGXruJIptvscess1TtgZmsFsjPW0W2kzPHXCgis
IRWdkglJaIw+fPINBhQVgDmTyfXTRA1IHYKuwyzgk/YYOXJSTtvvxEHOm6l5Uz482i6PDLYau8ov
RdxldS/E6lyuV7S1E4/JbGeI25QaPTtsJyu0jIftI6SK5sNtx+eretTPMpyydQOjdXcuYCWsYJ2h
5QTvpeACMmjngTYC7y5sJWOLv6MBlzq0KeXIMr0fpqybJdMfvxiK0REtonGecV/gHf8Lrj2qiir2
eTlAjaWI0TqwtEg5tmFeED+3grHCqvyvOA+R0SAHDnR1SwZNum3ib+0uVWQkgsWsbkmZLUOln0up
+fyZfhsPs/dzgNnWnwSF3hHkPpK0Wv0b4Rlw3W1FJVbXEkmYLyDZWaMx5BTWOvUS8LcE/UK7lY72
BS0D5fRUFB4ZFpV2eg/9BPsNUiewRyK7Bt4Dqg2UMoIBKunlE70Y0MBJ9qErpQ6WRWmfB8Ktb3Dx
D9XiOdOilf9CCcEokm5U9q++hY/8UuoOQPbXY4l8dKV/zxuFzYCCtxrOeUV9Hnv/jytzutpfYYsu
MDY4h95xy5RR+9mgfkNszrFvV7R3J0PSOX0eEloo31vJ9oxSmLsic7ebFp0EwvsvUSyfX9jGI0Vx
FQZnWDyE3ujYdyLm554g14wRqWVDrTM7ygfmWnYpNpyUI5dEbhEW0b9pi3oSiaZkdAKC7y0/81+T
jOyAk0yLgqDaoU1eJw0q+KzbDn9NoWLfpJFlDfpltMnwM3K7ZmUSDWgUJAkC6eKdYGdWrep64BaO
NcmTXs1hFBcRuS7pKjxwQXp6mTkbGpjD3OdKNXG5c7BJL5c72NMwIhg92GETOE11CaalgXvFTvXd
eMr4XsEe5sGDHSeAM5Xh/gAYXp/RxC+c8iYNoC/+VJ44Pd1hPa9Be8f1SfNytryA0P2z1t/kUCj6
KSn98MQPb6ovp5e9Iz2lEXMX90yLDELDkSqGE5/LD94lVuiLrKDkyg0ldwXHAHBLRn5syPIvKnb8
a9n/TE95QCng89wq3dW6nM1eoB94S13vpQk4b6+x1fzC6nl38IS9IKrImA/EArXVpC50FcXGouGt
279HsUPTkcdHJgfuMlOIR6imUS+mD8w4zJKZGL5DayfMNzPRSxi/PzC+VkK+9ghX+5JglEPMPXma
MRTS/ScT9gFWBWcInA9XQeggnkGiscEmSEAY+HqnQnLgTVe+SkxdLT+ElsJhQrNMh31HjJv+yr0q
XG48ydwiyF8ii+ZrxNC3mJD3Gc9p5hzrnaZo7N7a/JljwmRtzO6dX6OmpPrHz8Bx4AeV/sDsn5hK
qqezgdX0vxOAULmhwzhqJbtlQTLNncarzwC12g21PNjBRlk6ORS3FiRM/xXliWBoivpUhywvm3Lr
cayTt67xCsAz1w6o5Fno//sLWhqwd/mZzVJcx/HSvgTQR2G0iMQVYMgXAqbmIsn/u6JiC1xGMiTF
69X1YSz4AJeeb3F+8chij+4lUvXY83WDc7ncPGwpzkWuFE5mmdBHe4vBBMIpX0IocTTePZlWf0qK
qHfULn8hFFqW2bEaH8ijo8ura1etNlSVwiCcAkelavK7RIvvgLVZ7uePJfP1QJDH/oQ6Kf6Oca32
xqX1lwmghHWo0OnqBgm3owKJaNqvDb16MGsj3vfh//MxEhgfH+hB6zp26gAZC/itIFJ7PD6Eywq+
2NivXcZ2kzjw5dw8hXeNjmFzhaA0ar+iNvaBHdm5PA/YIHqkEg0wyCowmDUecJ8XTBTI3DCk97xI
ebQq3UlyOHKVb6ON+tNgMAJNxA2KM8Tbdr99dNGseSOPlh2LZxQ5yAxfFABzRYIs/S9aAylRA6Y7
JZrD5yM7TYtPeyQekPVUCvJjiJAvS6QyPZvKsXrdKNNjfFyKZm4g6KkrUxU1OAXjOsZQL5nbfMUn
h1Tsdfx8aA+Be6pDrMnf1PZBXiAq+Ymzj4tu+ONjx3wpkq9/dvL9A465xMCw92PJd4Sm1t0ftJCa
IXGR+Srswv9h+GFyKsJPUxovYJPos4RsWJNeOS8O1+dhAm6S7bGOBmlrMcPav75lJ+nU+GUKwvz3
4LCOFTY1MqZKVKkOl5EdZbUKtVreCYJYfWgOlxB+bKXi0z93yL1mgERMVuN5uJoJw2c0DHcTgHsB
9K+i+h6vDYWVmAqMvKMsgIRsKLSGJVRlXMryYnBJDr1mRwoSR6lEPj5uEpuanh8b7wGmrS7ZMlDU
77n/Cs64OM37og7dkzfP35FE2xCnm9470F668HsSOv4bx1pDIKc0Rx5ukV9HKhC/vSejf7oB9FaB
X1XyFJd1JKlxYxpl/2rmwnZoB5PWpxhKwP8xaWzfzHN59JnmOV01qHyKccPI27B84kY0a91Ga61F
JuXBs3qO1szGzLFA1e/EoSghc8vylxxINWAccUDalCo4EgUBRrdAYKlPZePxy5Q8Q861zrTCdrI/
hWU42eIe2zjv5JK7lvBc6B/mjN5WvbWlhM9B2/nH3H/5ms8K05r+JX6WoDb85b+0kgCHSahnKgrb
E9L7Z4ShKk74CEGadGVlsWTrD5mtP2zoAEHd7UqgiRYR9Q9F04NfCiAcPS8c1u6/V6PtpGOi+P7d
PsN293Xu21kgpBfndDfhQN3C760f22bESOoGGI46d1hKbiHHSlRiZur0GsCdJO9kihrc8NZ214ue
v50noLErdVEj/5oJYFpHtQUQXL+Dm0PHoYRKvu+PJbsA9lAmpvARx2pMo9WJt/osuHEmOL85YiSS
c1l5/kfSjFWKx0lwoNkRL0xJ9P2+GGiLLVKA/BDntUGnzMqkmAkSniUQ2m7tDPhvZgf8LodNuM0W
CnZeRPv3NH0WYNwkiCsDubT0ylqeCMopzzh3e2duT/2aP+i3Zw6mK91epylMUOEJzruWCxpaHjaj
iCPZyO8HbnZCbY19yIBrT4SZIqjkHI7vZpGou+F4igwytse+GeFCLfaPwblstSmzu9FjDvp94Z8Q
ijMhaYtTob2izimgwvfaGyts45A+IvAUFhfwwvap6tWrqsAx+0uEcVJ3Fdt76TvdjZ77Ory8FGCg
in/5mX5ehZ8N8ekl/DubSUsoizNMckbG7cSPAdMW0maCdjXgFMP66KxPl2WOQi4a+krEc8rG45XK
ahZyVc1T6j1vrYDHiwHJnSqQvoi8GXF9Bf6GcJLFn5B7Ogr/ckcssLs5PAbV0CVHZAw/TDAOhdFP
zqISHyaW1xLP9KCdSr0PXRAs+ToB2im3FSnToeqfvKKoJZKAaDjJ64T+Pdcmit6sSjLULxq7Gvj1
ZhXJHgTFWYcTNp6ad/35JuW0sJ/ZtAuRnP/UKaHG9lHSpKgpbBFG7khjCHvzRXGAtCGLEMlueBKV
909nMh/Swj2bc6jgkDJ1q08MoFKeA2z24yq68/MtQe6zTCIDxkBIZzToG30yTUUn4g2TWi/l7mPl
Ibei3MSfyqcToj5NWNxM+k81bbMKn/IwOeKhf78g/3RSPxHzQPc+UmpkyQpL4mb4JVD3pUlMNxMh
yTkNzv+Awdh/NK4DSdLFGG4U+7/7iFt/uefLge0znttgfUFiYrdYIsXBJb4BHlIjW1QVJvs1CUne
9nLSUi+kOiJpgKNoffe1rb5dw+B9Dv4OX9LhkGh2dIenrd0Ri12DsTfw7RcmujFZQltNjj6nZvmA
fCBO+NN2XJ7EtdsA8UJ1WK8T8XApTOUchosXrYgzb3b1yF7OxAaoifcNXPrX7KxJa7PyH1+KVaFe
UJSlAh2kp2lPstM6sLUDG0z8tMQKRY/kz3XPrpIOQzXDhki0RcMnGtd5pvJ4G2H4PJgxK9omV80S
+uGB9p9bi2lDTCyeyEvpeUcHzHXROQgKfK3X7+q3oSVbZtSQrovRz4KNeGr5Rm556mebvc5QWvgA
+hGhw4RaCMbBsimkLFElJql4zCO3Yh6NeJL+5tCVM8xac/5gdbrN8bc8t5+MQd34jLE6AebzcVjJ
HGj/SUQeoKIDpQ6H29+3GWsFykh0AnCJDBBEit3hGh77fQhx0zDUfowrV6zHFJKX7Y6nsmGdlZW+
I+BdKWHSmTM5SGZBSliR1K1x7SHfX+wTvt2FKvyqFpJ66EW8W6TC5Z2B45gXIh1R4MMZX2F9OnYV
QlXaMBkBr/W5H5G+acaHhOTbAOD0a2r03xFTRRVUc1EWPzz/2IHYhQ5rktBOcFIaovz18jJoagOl
TgkisWOPPzL7jiSV/C4gv4Kb1aPb1C+5pH4yjOrYkkbiY/2D71FhualSVFgFVy1zzBnKx2or15Oh
s79x4xbmvEgfWUc3dSwN19HAmsW0lDGSi35XdbWnbSWzCsoqmyrmG3Nz51iBZe43kW6RA/NEPGmh
n618e9taLqFDa6s2J+QgQj/oqGhP8wKnyMADrVNufkAlgtcxX62e3YQAVwBdP4EcZ+EtHdalf1S8
256HZGMmLOJuSG+/jccH4m6Rk8AvundYmIwVtJVryAA0oS9aYLBlgcMFA++6iWLMmpxbPYeWCZae
Xlep1EM4jr+Zx4ofGJJJQ4NU/yYjay7IHX7Cg9ojgXIaRZfNt85w47AjNhufI5l5IdPJ02H9UEoO
l8hGq3fq3iajRdrbqNlpELAH2dNvxnr2M9ubYs42jWTuoCbSUO8uYGQdcrRZviSvpG0L6XznqlPv
ZCgzqw1j5qVwhgNKtfyugigSOIrPT0HMsshwMi1//4p94l285UbjacxlYDDF4Jz0TABnWt2OByXN
QEp+Y72bb0xZrOZVVP4VOsow/UQq2rszvUskCfljpGAqPXzG3/NwUgXDaZQJC5UAfwJg9Hdnxs/w
kvryTh3YytwyGpmGemEXto4C5bG+ddSXnNuuhGpjf8YJ3uEKZT720vJaq9hQ1Bq0o+N8NB8xaOVx
XfT6xuGIV2VC0QsAdxnZnh3RQ/l9JLXKfpGA/kz34TH7RmdVUXaxRbI6FmX8xK4nGdO+gfE5O9+X
2RFRJitbWDGgfpztjT6D0PtYfe5Pk6aafPLmXbsRu/Rvfh5seIvOcCluIwsFyzvbxo8Jt1lh/mZK
5Ma6sTCNK+p/zMMgTXSjP+UwVSfzMzFDlUypHMun0tCoypjFIHMo1aLivCX8z1iJk841+W8azHAi
1ivyaPmKp0GToNHplDUuEaHog1Qbft7kQDqIFNgHrRH5/lsuH53wNfrxwH+j0AgaqvRuEEuO05fv
3M1TPCyxuukkiHjzOWSBQCFjen16DLpFRwfqzKcQeKJxyQR0nMMy8CKEqYezhaBx9AWmNou05KTX
cqxIuqA2Uq1upZ68mUfx4xS6INAcEKu33lO2XE6X+4RZff2fYnqOeiM3YA58v+du86c9/vKHE4qu
vyPmbRKV7BfGicuU1TKdJKjzt7/l7+sQ3gSa1vzs7R+Z/y6ZW/gWzbstdKv0msnSglRKawZa2+B9
XoBCbwPRnaXyzc/HttvcNDW5+p0vfvs2uUnr8r0EQZQXA793a/UxezugIIk04WYXCLz7l9YkrYXx
O4icNKqCOGkdwxT1kIOu0rg8OIliMKBDOjy0UqzWGuy3YbW3j5dJqKZ/ua2eWrz2aoIhpBkjyyhl
/zPcATdrphs93Dv/1mEwlHDQc4fPHleNOmFh0PGrZNs4YzSLvcNAVp04Ce9Hwzi+T72kfZseoHxu
bAy8PIjM0HPWy4QKpC1rx1nxqiGA+/2Mll+FlpGDMYi0xljPr+zA0nHzojNRvhIeAT5m+OdvuBs6
eihfHcAli7APdPql0xRkLbuRXKNlcMVyGpeHmWN2K5gJOv+iWHMQLqXnVNt/cBnRAzWyxTuWNtKq
0Wug2pGAyUGQoKjt9IBJAkctEmvw6lOaCCgUKLH1EH65Io/BFJy5FnTfN9txYZ1rSH828nXHDw4q
mxfehwFjU2iSjhLU+4lHHYi83JPcYBmEsJ5vnKBo0xloCcNMRL/NvOoYl9fzBCAwGzcFfVLIBDKB
rsxpa51eyTsVhms5m7QMIP2dZNW4ImF9DA8hbhnPKi+dC5s6aM6/+A3fNHfsGxvYn/2PIR+5fQzq
6ye+vA60esi6XAo5m7NHrSnaw4Zw1yl79YO+f+c3AstEcT2l7k0De6MiKwSNsc19B5DSltny3o53
0dCG0bd/rNY7G1ijtWkUcpTQiKrXKFYOL5pyz1aqd/js1cz8H96ckkljbYTCcTWI6bxfbm+XD4J4
8ozFGqevqY0kcnW7fJEhv9fkpNyGTRTEJagjl7s75K3d95RtD1KiQcbZg5lDMle8OZSRiYRNHjri
uPGlk4EeJEdYXrtSysTw7fMJnGD0llJCOmAR5cMylogqf8u4GGMrj2FqkwU7Azc5ndk+uWyxQpF7
6qMKlKbgDX0VTf6rH8ezerrl22s0Zv2a9Mr/H19qIXSBT2cBkRvVusShhQxgVpXb0lTAYbwiFbu0
rsm6lrfhRhhWdREbmohkUdaZQiXngjroxhTt7Aciy99kQ3m5MPJgcuY5dCZflSvqmolWdgKV1Yu0
RkzmsE7ThjJbM4Ib3GUpyVn+y/trZu1dEbrLjKpGGSVehsqwMIi4T51TC78gMjyB+34Im4KsE1y9
YY4nwTHrMHGlQM72I/+wIp7Z2FBu2AmsWwsrVj75F+REuGBy21IqffqwoIe96K8l9IoPqS5/brOP
6q1UHhJcMIuAx7lz+/SSKgpejQCyvrrMgWpUwj2ONPCs3evXM+rz4WahFltuhmkWmCJ31bMW0pGx
1dV29gZYwE2/MTS417rAEVRN6wzDRkg/FCKKToZFFXrd6MqKqlh6ZN2b3GJNneufHN5/oThZfFeP
4+b+QFVZdUJrtvFX3kmQuZGXwBGWttZ+CHJufMEOHG0SYMxrbHECjTmfXlKPTfUBJ4wHx+YTPr9Q
OEzbmBnb7LmFRqQSQf3+tmTMP1Xkq2lFCyLASGBh/3fvJKd/ZoObI2Yj8go8crxaUhmQ+iLAjSoY
tIoiH7jP4s2CW5+YLcYHjVQZm0q0UsUz4LVSCE1dQDl1XHH79QlILG0KG6thgJ66Qf6sWNlo3Ppz
xnluUwIEKf3uT7nPMvWq5g888YbbvcNuIlZofW/JY5Bs/JioWfORSApZSLliTKvpDhMP2h0cRJEJ
fEkZhv7YhcpDUfDQQ0s1IgrH6DjhQrCisohlPj8IaxdCAHdnWM9VGoor2gfyBYh4jjPTii/uMMOs
ie6oxZ7QZm753JeSypPIC7Ua0nsfGmDTpHkQpKWnijzvZiwg3vqEwfRmgSyd1WsZxrCmKf7cSNKq
H33LzCQ2YD2EZXR4DjXJIGHqGVsxDNDvSnJDyeS8VWHbbgCSGtq3w8h1Sq3wY3MPARXrgii22+4h
318GcJxXoL3LOhLa5zHDgbOPj+JaeSmYtxDdXDf+Gr0LrhXS5iAkCqetpek8DQXxM2PEyYGLWl9j
gn6omXkqrKsOqsLjPASIOHIcrLMSNja3VUoCfCnZLgY8LasU3/8kwcPNHLW0jvPjzURjBXIWhCod
hfjEcd6IpJOBnoF6D3iOsn4rH8zEhsixQiNzVt+hRANePqC0jG4hyrLcr6D5lVlS/W5YAzMF69AX
Cq9oil7UQ1gbzX+/bKoUyPIagV3TOkKwaRpE+JfCZe7vRT76auUSa2pu2Va90XfH6r3qS5e3yLMs
WO67T3N3bvD8cswbk56nknFXW642r0TPNiOaq8UaclJ4xT6WbNoT3YTd4cJh1wsW/U1SLYODAQVh
rFCyhTHBKHbG5PERDysGbfsdxe9GY4FJXMw6sHA/ANStmzA3ydyrHBc+GKiMI28bfiymFCZhTHEo
rcUUYfE669URrpryZLaI835LOyiuY491yCDYW3D1rJnoDY2931+mUDZJgYfcimLz/pbJ/Ejd563y
6ZKAjSKwVyiaTTAuSQ976muQWAyvgXySlDmKbf/21r2vYPnqL7SDdbEeqJCczIZemt/h4E90Keyu
CLgnDW5pCm5OdPv7P5Hmfsqch8Y1oEwnuuGQbLxYqZrBv5Q7ABzqYWxRNL2akq5TjcAPL+4aq0S9
kkdxLJGc6I8Rh5r/Td/myZ+cVTpPfEOu35Kifv9OBXPmvbgFGT2GvjmdItXbeXUG76Qf0UyRT8TI
ABgBZNsyMyHZt17xcpnjmWa6s791WV8dPEX4HkkLcyZvNBvBrsem2Nff177uXw3dbSozSKY4KOht
gsfN3UoxjKoWTfLHT1sste8eo+idnGPiMX0Vt/1UEeNHlDrHhDbUQb4eh2KXHNWwdTOVMxfV8cgr
feVhzgJUBPifer4/Ey6gpZ0pMdvSs3bb4BBv4Zodoc+bi/EiG4QSWaXvEZh+bYrsVCXjZqzrqGSc
20wivdPOSm5SDbRBm2RbcIleSem1b/eSd0KbksQrBuZFHc+p8CRu8gcMCzPEVUnSAcaCjN461bMq
G4WftuA8DOj/dY5Hw2P4CKimZ2fD0C+k38xBaN1K0ftgEGm3jKGzIwMDTH/X2b4szPuYjlKy0Ssx
Xv/EubqOY/WIj5vJTgzCb9frm4aC7CsL//MyBEmVAa8HkYgRHlipzIRM2d6nhfFEwTSbAHHkOMh+
GiYE6UKwp7iDO1Q3V31qnNg61BCEDG3AQMw6Yd/Z+TXRdNaRJDHO11ijX/WlQB3pAJ+fD0yyZsj4
S0CiWwyiMEhZDjwzvCMZrK+YmPj7N+6HDJxhMMbFX6Uu1pWeWnBJlYy6SEi04ZIDbt2b3X1i0KV7
ISkLl4ICC3uGEAzn0psHilcPJN2yAgYKQLiwt+tUovuximPMrtS2es1/YQSR0MAOUHdpuQg6/obu
o6ogdDYuJb2fHiO/S1d8EAxuEf7Yk4ysPIbM0YE5bYJ2Z0GJ/chpwqcmHTP/TfUn5zfcKzyKVRnV
VEagYtluQ+uQM3VnFOuy3qN8BnzYQegsFe/YjtfULWk84sPCZQ2eW7GvQCPgyrELkmjTa9lkcBW1
E12cBjerN4ZDZofSjCmp36zrQPALPj/2rlYnDZ8qpxdESTb5CyBNiirGqafaPwoOYtbabOqXo2Ve
swMpvYkjkmQ/C6gI1nQHROraSFEj5sUrslzLc8vrhxs+BdzYuz5hjSRBXdBWSLTaWALYkDK+kSfi
iP21no8qzoUMu/S4+s4dpQ4lIHOCVXXoB93vwzsjGxRYMLN2z6xd5PuDCyu9wddsGcQhfYY4P7MN
hKS5QMV3jETT4jHivcnYozWDWI1i+i4EbmJw+2sMIbnyB8aTLJfT7v1G7EA0Y0i9E+vllKDD8p7X
V+O1xtAwiCtg705vvOp9Qax2geN6c2y/Dw9Y8gHcttL/s6KR9KOdhLsipgSn0lcybjr07FECudr7
NhkqDaBSnGnw7fi6SR6jHFiVT9QPqHJrddjknFTmIE9FXrIUCqsSSPVi75GfJumVMNFlpD+aXu/Q
+zDMUjPFOV1JR9frVmZ//MER4OrEZ6dO7AWQKQgchwLzlhbMU+6I9oFKpV+HZrnDLUc3XonHdyus
+EX+QG/CRdbVVPDGYay14o8o3STQE8qF7qzLCKzWEtM/e7iFOGDuUIcwSWsi1fNsXBBf6ahbgAeU
Oi73LGh2nys820ydGJtRohnrHYAlprfbz6F+vJP8XLKflaPSMxsTQ/UH3jqQszKOrwZ23O+IOnYM
WcP5sJMzOrecJrsgWDueb4QJ/BRI1n3UWTyY02osIwMv7e2MA5iWF2vz2dhweMrjMsEV5pWNNv1+
DYCiw1mjDdMu/L4lCpvPmlrLq5CJ2CPWK3zXlWXgc4Ygh6zVye9l5AJaUceXHpnEjnAHl9P9ruYf
VOEH7gTT9GRWq7XLFHPDNorH/tXmGLzku8Wfwid4NKFGqbphVPm5DQtpw+DBnXgM6cMWuADBD6/U
mtebz+AcVibEDg2RT86YCIB8vvoFR1oxHJp60EsIlaSPPv0BwuUwDx2H+VyLwsRwg0nhPhP27nCJ
6K+iZbMHuR+g4XmgV/DeSlkGfZrbqXTyxcH+MWVu7zffJJm+csUeLPQasdY6M6EZqfJD0m6DUSIt
LZK+eYHaT1ih4mn1fz7oa7ScNrM43YFaSYXGZwGPA6e6/3ldwnDbVM+Q9FXjaytyH+/HVAnBC6l1
vhR5vxnyyB5am0jhfFiZf8P7QRbp16EVAE/rlpKGeDOf0JEG/itZPvKr7giCsd3kxu4eIeYGQblv
z2NUoEH7cOoplXfQtEVaUZG+oLsbdr1hS+Mh3/JgYnLMhmwBMhdMwKV7z62pngttoNQ6W9J6GLxE
CYZqPNslA5Zaesc1c0KxfdWZy7exuXBqsantTPL6/tEPsSvxptRc3L7Tf2shEcK7ccBYFYfDLszO
DSyLSVXeCC9R6+J2puI0uC9v22UHg+MCNF1SuQ2Wr0cX1OG1/WSOPAOK6JswMVxx/vUfMqcQYy3P
o8ujswtJHyn7DBfvwh6l5St6xcrS0RPVlPqd3K2gar3lrQ6uJTXIimPqhCXWoGTZjI+IKzLu1o/m
IRoNdpZLiUuys++jsu2Cy0/30lAXoQu4BL44tqC/Jq349ed1yiBLGF5+ZzEolaXfT9GwBT1l4XE4
nt7h1TSnn0u1Ed/avP6Ytb3KN2sbYxYR4Li50jq1EojcH9FZMCre5CsEGJgw8s5TJA/MX2Pu1bqR
yKSzL7ce6K/iJdrbEeUT0zOoDuoiy4i11nDXHMEyFF25c4hwGJWiUV0XziI2rQql9EbZrWVIv/0w
N4EAfYaq9Qp/MNtgDRZoQAtWW7sK+bA9LbmGadcIRNRwkWk9PkEIiE/byZSS9mwq9dQdVvyU0ThS
5cVo5G8neXJy/MWQ3qz5mVS0cqJC0hDpRqzg2Co2K0+Jo1OI5nfc2RAnqYPY8bN5Vo61EstrxMb5
nEMILgvTOkxTNQOmYzdUsAUQutqM0sGCyWsYkuHHruMV8c0Ml0ekbtv0HL+6lGaTZDDUG0zjbJB/
bgnI97ceUO4UmtVFW6Jh6L8Y3QRMHE/HE5rlf9zcQZeLYMNtY3YgWqNah7SlxlcmqnfHEt/6pnEg
FTC7sOndWRDpSUxddeYCMmOXRtOahZYj1dD0uMsMhvOschaOhVZlu4ssMP+qKiE85xDfmcBmLm3N
UCtwLr7d+7WF236LpSNtddZkbWK1Tp+fE+gKt7n6b1nLXPSdD5z33LrkWOGswZQ5kBG0y9TFHnl3
w7BCqT29txk1BWkC4cC7pRkrJoHBnENSUr5R1BxYJv76sdsIna1Tikapmz+jBtb0q0FNHrGpfVRh
8oP8y/vFtriy8epsnE9x6QJEmQwAEIUlqFz+fhvfGND9j9YcAOQqHp1RGZDnz+15QVHHLrXINK2q
p218xJcs9tYinYWIrHXvmw068aCusdPAIAW84/QsszXo6QyWH7KDVHJc0EBykHZb250jgPyFiEln
u0aQ9jfa6ajP2DhfkrGFgIOOBLTWqXG05PkkYGnhYnvTvRYNH41N8qJeRAuhmmdXG5d7TjpKnKlD
Pc9q+QKcDT/2Bjyy1j9js1EB7LnKnNxLpLXTNExH4AoHJH7aq8EsBhEUNMyKbeLvBHh0MXyiL2cx
F9optraCiT7/YFqvQampz20zeTkwjl40nfE2aT/O+tdiIEu0XPesYGenG3VHxm90S0IEeVAaF57X
IQEJ+xrcj8g+uB9CKYlKrZTySd2M+vK2nYEVG4oVCOXgluFmKXEsKPOmc5a2lxEfeznwRsQ5XIHV
jBViNL4uYdemhGwimb0Z9tvds6s4Cdy087F+VxVZZqQaDTFw5+45RVYauEmpUjMpDbJTP4LNyiN8
wid6Ch1PZYOV3Vamg4w8usT4TzvZfUZMmgSrbC1C8a3HUhx/1MKl4Yia5KPaMXqmfWzffDkXytyt
X6iP982qQGakFYsyCIJejgYhWZJaIBLjFVAekD+uvYW0ZpaIcocAKA1GIS6bXiTZLnmDpgnPyvx0
bu8HWwHoH7enDVV/JZlenhhluS/+C5fZfI4r5Xfn9WKGYy7TCMOzCBqIcKzCzRrUfUFLdiECZIyT
6xVriiz0zQ0qwY0gwMj/MqTfMQgvwwZFvoAZB6DT9p0bWNX1FuVbQVhb76WyAZzwedCJJtNYojRr
dni972SlKsaQsnRkOuXbTviwvA6C3KEpr4vYahrG2De+uJstibTsVdfRvV9Rzl+K/kaV7GBT9yve
nCcEBhFE6ctZGoF3ndoeBoSLa+aLY3zi2WPPev+8W7NB/ZLxzZNswjIUyeOCgoeEW4E5ui8CJHw0
eMyMhNewkAnYjwpn2iCiunHOgLrMeRAc0XTU9QXyKDRcMkJNNObqKCXBCtPp/b1aMazxKneBm6dk
GIEtYhT03PBYDTahTpEFXG90xh42/Qxj6eGEVQSUTe1yi+xsYVIsPChDASuzAr77R/40OszmNyLr
TmrkO9CgMUb4jw2N6/b+rWnI6d28P/umOvkgYc0XDE8uRyyWiESmFim/3w3kB4rT3sroXw07+sAu
5boJdZFeLULr7aAUm1zQ3rUF9R3DydvPVQfR48ldXuQ8Pi/QEhTPSxYnv+7fcKcCAkuDmmj4lMTo
WGWaGwTqW/xtpA4AlBFL08nQdaqnpnr66QOhocvFaSLLUcojbvx9qnLdqYBBMkXQ4Fv1Fsc17AYj
Mxg0xsdg3Zgg9EDzUfMYKsZTR/zAQlmqIEU7qzs9z8da+rawp/19GevqpoTIoMnLgXaFBZgpAtiQ
ppY8Dp0To5wsmcY5uIpQm5FX65kD7GTtZNw7Bh4MGSMN/A/RMSYmVw9fzBCKBXJu68m9CYA2ixi1
DGDWKkdV4xoFjQ8uY4AFBlSga3GbyPTuIot1wbzsxDxp7m+XWTMOkHrCN/wVl46IESEJoSsORtMh
bxULvc3OWwQADdbGbS2MWbi7mXLSc/s6d9aAOvPYJixhMwC/wAQlU3nBZaUEUJn2gn+gfEEfxffj
dAChMaiTCGF0l4HukKUNlOzxUpRkm5mQ4lwVlh0dfPBSag+mniEL37Sk/0uS6ZktSKZ/B93qswaY
dgcHDMJ3plnT4K4xHK5eJbnj52OkRrZCm9gcrygvH9oirXWwyshW8C9wd4lKXxG3alb6oHS7nAJV
pS62G7WQ60bXAz1PSNAIkPW4N5ZnFgwwDFOXqEwhl5xxrWQpvsl8yuCcz+fn1SUgdzXeXxGw+esp
wF0JfUzJA/KwabHxYu8JZJSCyVghdX82Pje0z15DB3Gfjoepounv6ogwSn/kmQIL3T0jmdqd9Ohq
4bvi0EjRGTKxLCIQ4W4oxyB/1tBabSU6cU1yfTlUEUfGuPzuouBGsvl3xnLyfbXB+ttIZVaoANXa
YMd1tqWcjfH10/hZJXiwTV1MPPxl1GtRLpoLU1b4bwlVcfmZ+Tx2ku7KeipfeHpoEEKDZGDqGn2o
/z9lkKS6OizZVgjbOhD4znydCS/DewWf1Daq5XIxNymXc3D/Y020OQCa4vUuiwv3FSBHLfUa5NZI
5UMRjv7/qAq+x3rGMWRAzGAyj5l4+tvAsKWRnQYls7jCC8LtSxacnHkuvud8kqetjyfvLtSt/V0R
eayTwLB9alaDYFL8zf/MlzhyENdGXes5s8YZ0+b1UkoILV2bCzXil7Nhw8QCfv986jeUK+L/omzb
Gs3dAlp89CKEYW8rPt3Ikn9VplUs3fSOk/f8ukGevlgAXwG13Q/e939VwyebU20txGzJO5gKKp7w
rFvaElY0sBCmOsTgQnyf2avQJQNp2oVXHCg9AbfS+7tzfLYP80zQNvbUWyN3bmdVULf/4w1+VB1X
pMmAEg91TP591rTtOX6m2/5uWYjXfvR5VhGgg3V76z9aJ2xe1vQGXAdsF1Ikf0qsIihiq97JpumC
zqK0sRPWo8IYW5rxxL/HOjjA724PMH/2bfcf1Z1IzvoUZZf99CLvvGkWiXMdiuGztLZxkEk1o23M
iiCJ8wEXq/j9i/v+92+jZGyhBbf76mJMlNLuTXjL2TwWdU0dnjdQDdZOsnFZzExIw6FVmmX5EgQm
w2PADRNV6JfJtiOg0dU9Oe8lB0HgrR4F0sBN4MhnjpwlpICEFkdn7Z+A4FeLzOMfbKAbJ6NCiGfU
Um/BVAPVlIRXK2KxQ4LHkQJuPfN5uXI07GSQMn2cpszE33hiTNHd98d22vtQHUfRDBWs2K8L3JkW
RO9yCxG29K2p0UswYFR26GFeKUEunM/IH3pS75OIU1IIdwXYLN49+fNx8upB2BZSvSC5qf35jb0U
jCsHesfS0smVWzHkPC0icspgKigGsED/aK0+bJ9SB0W8GSHIKiyOA2dDW/u5WxbQ2dzpi/va8AqE
XThJTgw4PVSVALtBknOhCvfdoxRTuD/DmUoOG/Fq1YDK5mfv0MemQPQbPyCYlMht4Ht1uA0vmDMs
6CtwgfPtzfDHHHx2WX/ukIW5OYEveKFYF2Mt49ONnexlM9cyeLdLEOQn3/RAyJBB0ojKG4BS587Z
slswh5J8sq39x7ISXqCuwLm+cu/CyyNqBmASAQbFDeqmmwtpcKbTUpJrgBOUqj+X3HOE7N0bclAg
hMREUteYMkmXaK3T0af0JHuyqrKV5qGB+AuyBygmDeSdpDI/ltq4O6vbapEtnHS207Pv426faAgQ
uHf5P3696V5kgfB0PL7DeBJKIzBa3j+MA79gX89BXyjkPcMEVANaXuZY0aqTkq/6wY+zNjRmGkCx
njMySl4b6hdTdiu01ulNn1v7LCa30IOC4vCiN9iuPgPPSZFj0FlGaXIpF1FQHsTrXTdYLIRVPAnj
aHpKNWDH2dRQGRM4lAH6aug9KHiH4EHVev5po70KN3eH+OX7KMHQbKUB01mZpTi5VYrRW6T4xAiy
Z2Pb/0TFJsR0rsOLbqRsIidK+HR4MLuk3u/SwPdBXPXyGN9qENli3NHhAZ7hjzWrJw+lwTBJpZXq
lLJTb1BO9eJjrFv7W5UxIjGSXsrOgDCZd7KjDbbcA3E8JAbnTaQVZfknrSXZl3JGp8qAU0sj/aNa
doTA7ONeQcm4d3/cNFqWaQ0NDKZRg+a7FdIb9h2QVbGPgdSu7+MhVm+XR5vbG5LcKrSzBLEE+bR3
/BlbaV8+OHHf4q8blFcWgSvviG8ZPHE6lf4PWoAmRonhd0yQTqYnjaRrwEempNpWUEyjr1HhxaFT
jKPaS7UIsFIVbwE4N3xx1FQR+JLWo0LyLal+HlC4yQjettbzQpJruwbO/l7ZvJSVO/XvvbJdxoP+
Ac8/C+xpRoydrrwLNqyywNwHc7gOFaE5VzDgBatP8839LKXGRZ8nYxb9D7NomwHU1LyxQRNMgA9U
EE4o+16T9C9RsM0A1ysazSXIfFibkV9Pb5AcBlsFmioGfmU5APBC6xQxu+NU6gDOhW4+HUGgwsJY
IMS7CVsZTMODvxCVsvLnUgjIixYIBrCrE98Zyz7Z7zd+2VcAMUj7Zh+eKmtXqOiGc/JklPVpJXsF
EeKKTg4hH4osYUYlt+/pR9AfHFuB1Km+OuNu6J9m34Ow24FBb41G7a/V4dSTWEDJQgyKu/zqKpj6
FU0cL1Lxu0S4UY9lZ04jkp1/bsEvRKDNWFGE3SKZryGTDYKI/8OhCE8Rvl5sOPcZ386d2sdtoMwX
CIZSXP9ANQ/vcPFlS7aD1PzLkMkosOXyKOPQyAQTOpHhw5n3qk1VPI/kovhrHPbMf2mXsVEi6aba
CmNxlc/mdNeSbEaM1WYMQr6VY1Eo2ZIGjUnQKnr6Va5sSpuf8RIwQwGdu/63ZcvdqVlqFYquHQ5o
x2OtQvvUpkRFYAevIAeooYVMreNYTqy2ZfPVnNypOF5yl3hqxYqSUEhbr8N29LOK/PYfAqJ+Eu4l
1nGWL3TE1DvkYhv0u8aaikjSa7ANwE/+sfPQ75YuPLVPki/Gl6KrKzxcCOQuFUdF4Qxugzmp/0GU
qHWocmF4pn5oAi5KimGp4GyDh1ljFAihgsro/o9HnX1EQ7qE0ViZHYAxJIGb3V878NpQEqqiZwzk
JVtJel0F+ffoCmZAtZ6GwP+55z5c2iFK2kelQXE5Eojpn3vYm6gtxgAA2woMhbJDVtkrRNgN9fJ3
dEZmV2xRW960lep0OZarga1TK/qraIQOPUjB2R3gkKCO8/C+b1Pxi7+/+W5vUvPUdSaw9QWOgxiy
F51tAJVF23Ds/QnlKw8974fUVSnubZONpYAOmF7V2ioNq2ajCkBjaxCNfLdKQcDT8E3kSKhJKPKr
a+PmWuU4TwiTjv1hGOA+ixV7xvdrlcGF/OloYxBl+VwTdq2t3/6SmnYdJIu98zacDDNJfmaTOYXo
OPUfjSexByWAATsferdiwKeKnwULFBwSoaBTDnISA9Hzbb4wYtpPhz0GodVDORjDJQkXrDVtRyXZ
ytGTPloN0hQG/L5DY8y2jyjyIlX3KLpEQww4zyTJHUjX/j5eGbaSTxvO4OfdCyinEv3zZMdU3tXO
MM43GCkoi+w1uU22FpbMJfjCi5orRDLv1qLh6mSqL7iH6TvKaykN/M3TB6M5clD+4B33osEz76iW
8Y45cC8iYHmTKyl5OgPLrQ5JINf/YvMRiwCBFydYGPGlZ40MtDSHShI2A1VE3nDWPHLbRwpCtwN6
A3CFocYJ+u3fhdu3a+6iHJilNq18zNp3jGcZho1N75rKxtoBqLeYz2EW2IfklSI70glWJjxN7kf/
RA+a/Tv8uDG5K3VmigaBOAeMLjFEJVSAo8yH+qFEqRvCi9XOMAJ/fnzFoFa5XR7e3wfRYyHrpeIL
QqJN5vcOJ+x0wgYXDn0z4BPwblV3OvC47vv6+cM/8hd3765YoxzkkBBuztmoKhH+cy0fFoBNOyj1
CCjw9T0mspmxuyn6tpQxAo7O+779opJEovabslLt/GsD03Nq27/6yBbzNOJpD1nhp5JQM2v3K7+l
rNDhKWx69cTg+IzLCeAqzs6He0dqCYUZE6YvOUR9BfslFizc7dbG6E6y2XZgZwvaXXRZz8ik+2JT
KjvFiSZJsnGfESOXjL3LaZz9/HBTvgFIdaoCK0Cb+/rbAvQ8BqXd1tmBoLzj/fLCUc32sBdP/Vhl
6ukNQv9Z5sN0z/lpzEDIyie0TJJIc6YbQWMB/koI/8dQnPRq2VeDGOt5WzRMnrUxVm2dH6t6KwlX
iR/0Q4poNVYVZ8+wKXoPmmSYKW0+GjbqX1bnJaI/2pHkmSpCfIXwQ+b+ZINC+fhyR+bbSfbRK/J7
AKaEM4cTQt89AB4DuXGmJIjhNioEuw76sqaGZrGQqrPKrtyEEQHK4QHXtgQEoMC3jYEZPliLvYJs
a6y8fdfQBwZbi3lB3d62LSf7FWkvJuTz7soyXUSAnTJ6le6dLsXiZsC2tfoODjN5NaoS34nsap78
Ea/MKuYjU3WAEegOFzzouOYb2wJFx3Ac+bm9hweDlwL7Jj57uIzFkfUNJhbSiU3kXAG5ArNadd6e
2KKTs9vunbfDZyoVV2oI+vuogOuBgAoEzEtru2LEttVa1ZPSE9/3pAgm36Sw+PSO8hLav8oCxM8J
Oobk7W/5rrzUNqS72ps+xieUhd3u8Jyw4CqATrPA5boN/8oEzhyhoYgIi/rP2vECSuzK7jRCybMP
sMoW0hkUQYPPgTMZsYlaQv55OV7EGGSTar+KATXgaGE5ssq2zIl/+DFajYm7bm5f+e+gM6WlxdSh
/ZI6FkGKpkAeuuPwU7qymfBls9K/FX49MVP1LVR5wjA3ptwJSgA9Kil/28K4iMOQoC3l5tLXKlIf
rZMaSfgiTL2nfxlIjGMAtB+eC8bRshdQwveP7hBZKzoaOP3mpC1PwUi6ZH10ckmQAHZ58x8ARdmx
s02C4A3UIc1YspDSrnchUHnrmyQR5yScxEU2aQQnp3Jc1Lf5GdeEKmsC0GqnJMWkbIoQsGp9mRpF
d5PGy4p33pOWMsE5BfgQLgNgikzu4FqDYJlxmhKk5a4yR1NiEB/letvIKyLYt3a+0T/Fa45O0en9
62WhNemb3Kqtw0jVX15sj5AFNzj2bTyNaKOipncxcDtO+wUY+bkQznG0YjdviiTy/upMVdw9wUwf
9GEsyl7r/RWGSTeti9fs4QmhahU5lInK2cbDen2bIkVfMEGYQMS0QUk5aammuKu35k/4qc/k/SCI
zqryTVM+pRoiS1kYDtjqmv1hdVGOENVoLxboMOzjdk8MlT7cauN2mVPnVav8g1KA0MAx4aPxQ6iH
85uXAHCWKosdT/zLtJZOf2tMFFzlRt6kU2s7Fdd7hsXOmTJDLD3oAF15STIxfN/Lbnk5xkaz00ts
78SLbrUjkLcRGxK8viKrBgshc7yL+EgJRQdYsCfFc/EyNE9tCIAzhOzfWslM+L1jWgeOQepjppj1
2RSp4aVph9RSFygXQIHHF/DRBDXsWpepwDI44+AVs6USAQW0hOb6ANsr63YWRjweGZnTLiY4vFL/
NzNrBSq0OCiXJprxRvNJ2g8D2aUY10IEqeQ1RhoPIBu0tcIpTl4+fxauY0++X2NWXkP01eYM4q2h
YsiSqGtroEXf7Gth3ex+Ik8puvJAlPFVVeNkFxhyHcUktsCdyw09pFAtlaMKRB3HZxv74f4JhONH
WJVBYH0++Km4g9Eui9myQEc4VpYKmElHoSTfjK386U8ZbC87lPN+cuMnBUJHg897kugRRPAj7FfM
ReQcPVSPuYCbKZigFL6ubdfAsKdpYekzp+EYl4Z2MjXGOBAwOefMnHExBvSvmi+0wPy1eWFD9Gia
0Igs+LZExrOewZ3qjzbrHLopBh1mFtE4v5MIiQISEzCzD9a9wAhgf7Hj/ID6ARV1E2Zz4204IyCE
/RfKm2mEGlI0HzMX7FVREQwy2rpIjojjj9TwYhC1xgS/EKQ7QB3Rnposj14l+2f3aWcxCH7qmTCN
r6LE6W34ww/EJJU6NumKoUP/yShHTg8b0yZVkFQW+Qbu1Iicaic2RplMOwI6Z2sFJgJHgHcNk5/D
DDZauOuj3A03dmrbuDPtJE24D1jvw1J8UV0gCJm9qn81eEBM1tJVCxliJ7Vz/REzuo+C1EdTCBID
I1YzDdWJ7CYidOX8bm/6mvuTllkipvDatBZtIZX48PQAaA2Gh9shR/zfR+wGhAxjAG80wcSCJdiM
/JORgePDiwjHWBL/u56hMuLF3cQNwi1e31WRBJR6eOXt3wAA5Qg3cPYxVwK29jBhOEhQwNxjMjO/
Uz2jn4VJ14uTAA1sAe4f6pcA+KrAKQcxRaAWRgNM7jIeN4hVHJ6Oq5Kjv7XsE0CCCsJBM8p+drUb
5PN2/Nhe39hZM5vz+wrApK8bzy2x6MylHOp2Ks8JSKLjrSmIhbb7pZsfagZ4VYRRehvN65LpxJcB
7z+mCWi8KWxDTtsgQgJ+BnjgmH+yj03XN1+jYiZoU65cXGj1QphJINvR95QpXXXr0o82YjhxmYq9
kaVHtYVkCmXKE9+TSaAqXVEqE7ivactc3NXHaj3QtmaASwEAxOjpAB96ZxoaVwGmjgByDBepv02i
aV0etmXWsg2DzG00zMO7Fz/mVXD9EX1YyZe48pm1j3TH1ocqJfqQj7YvS1pZIljRD0Ud82dK0tF9
tGmQK5/1Y8VqHRPz05YDFMmp/R8lI0rgcIZQWwhsMhiK1AHDab7D57rzLRmq5U++iCkFOs+JzK+t
p0h2TrklxKfyOLPgVqdK+fNgfWFKR8pwwYGIU15vFj41BhKiXQy26eRUedOS938v1/gBWR9Qv++f
Z1ZO/q4hhq+nqgucCnhgI1ZNyECyv7EGs/X5AISIyCeilrFgqGo04F5Sk8WmtlW1GFYrDE5WnC2A
5OSMMGZwErftuhsWSIUqidilbo4rWpRSu/SoTA1gMmCsc1ayiVjiI+APdImVXh9R5Lrm/HrYBxLW
Obm7v4HxlzWqu7ZBZBAmSKtQCNkPpWt92lDndP/oevSZrDuN05s5GX/Mqd/cTFjWSjCocbtxV6M0
aw2qUHw92lpxp/MpkOTT+kEeWHlb5kRpLg44bLlPpxH1Ty6zLoeryf7mx3kQHsSUkqRKRNM/3zuA
Fm7NI/5LrbEpYH0KMer20LazsciJURWFaeSIFNajZQScxWXZWqxMDD9hOqk8EcfCapZ107lki5wC
jF01CSYToC4GthOi9Qmrwv9/tECdHVTIBtAtV61cEndIrZHz6ByZD6gs9ggn1wlv4NqovpQdN0k0
TCAkmxsTWdyRQTZP+aRzw15u6ByxKv7Pop88DQDIRZfZst6ti9RcLWgUhVezllzu4uEC1YUuyh+d
WVCJXAsglKwxKxCW/J0XgCcTvsngDo5UPlwDd3Gv42vhjXJ+tUpdSwXohiOxsCOqPTwBTWZZnLsx
Pc7H+R8jZljGfYn0Y7+7Wm+Cbvl/GZPvGRAar60ECoVmisIkOl6FuyAsrJpgpMu2aw6Sur3MjSX+
C7YyZjvDuso+qiu58rZT3qtGCC2Fc4ysgXV0y+lT5vRr43ax/gxTUxNyQ5xnXKeZUCZrL3qygxMx
OINjWxNGy80H1JMMATNLDHDvXU51tKD4VrTJd8SNaEISPY2KyWWcPvxtSllnEeIzhJ2ShhW//Ur6
K5SNaYBFX+zoWZlmnG3CjCNBfNrQKrZjf3Q3GpwAPny+A0pbMC0j0JDh0b5lPSFV5OritKNs86k6
bPtkLkcj5p2njb/zCL2p9WEwhYMw4IK6STZ69k3lx7T4398N7pnDoMafOTTRd+yR42WttwOUGpms
eOgmkXB24EIEkWdzFG3AXVgHvOLcvH9LVgrMn5PRBQwiqP9WnDqM4cojqNtGddJfQHbKeNdqwRlX
1Jh7VY/jPl5TqJNNXKd1G3GB3rD1fTnfim4dUL4WlWj1sfX/jcMdmxq/OlYfYt2UcWBkXMYyjgf9
PYoxfGIezXVNzJA6Ee1/xHCWVzZJigErBVjBYSAgsx0OhLLYIDySeUPmbz6WYWN73d7pDYRtFvMo
92I+/8/SUHgosnmXa5oKanqs+H+8OkC/EKmwvFChKNqmmxXblHwVRHR1WYW/RPX1D/uoaJZD3u1K
3z9hXibCc8VW5C5flJ5oYWxUaG1ir3Jt0Jsz72wI7tZ1rCzpePYZn3/v56Ien2rruIPHKlhu4T2M
eXwKsqz63PYGt8xoecE5aChKM4JWOk/g4+Z3uiizyKxQ5s2S1c/sV9DrfDgKxiWxwJBw30Iy6LEn
vWE7fWVHL+nKFAzMN87t8JUrYIjKwUcVW3uR+xxCmucvhe6N9Un5JtGIAt8TMHchF6ZfdvFEOsPX
5B6ffMJDItOHwmhtL8p4KykGoscmzl7S1TB2mGTPACz782e2giSvuV3c8eorXcBFAy8UTfjhmUdB
f4twecEloApY2MCtYgjYack7VSmj4tpJHeyKuSzsS/T1bNHZcYZzkQj7ROFoi0DTDhb76LtU5PCl
kEHnGevpJJarn/KjWWwyJ/xROF6eV1YrO0oYklTtjrylRUtspu7H1gctnq+cYc0ES+dnGbygX8ng
nbU9YoxWI0ccckk9ZDbPp+T/HnQw8Zk4szfJ3ZhURobi5z1LKiti844K82EUiqikpxjrogE3ndYf
P5tCe7bkzgAbqG1Odk/H1C9rNU0nzO6ltH5NOq/Mn5/MdgBZxbGcnZyVCRqlA1sDusTVwvkfvHuf
FqdxWX/vCN+ZdQgt2IMqTtUjwyFQgIOqcFfgDXkJzBLlmuMEwGHw8L3kWA2V+p5+4sxeNbwM38+j
qE+LgLuIl2ffkDmIMg5ptV0oyVs9NbHgR49riw83L1SY+5u9TQgeMPdq2QOREmMZWZs4B0k4PeIZ
5SJPYa+eW1gePCG3VwOf4I6NR34h9BP1GzAJsOLOgTWjxoA4J0S1X6Icskt5KNkDgjyivvi3wDiC
Suu16yU2QQhI3dRJIGtL6m5Wy59xG14a6Ws3R/876EBA96/h6M4+arreBHi/rrY0Tw+hHy0y6EPP
asy6P3MzoAPobK2FoP+cnVHFshuPhGgqXT41P/z0BEglpvVhCV9g130nsaeRJxjoKDr+WvVCcL+R
Q6P/KtZydX8zdIoSmhMY8VTfZr0ksBQMpFkOhnVS9JW1M1WGlDlPzbvvjgo0+FK/Sr0a5PWETyQs
xKBgGRyPPJa0nppzwdSH2xoNlhBM5xDLxqvzymxP34n40zV1gMvxr/pQkna3H2cSSZ4PtELdoyyf
stCU40yMf1MFS+eC/DBCmdtLnot8k/hhn+GNvGGQ/j1o6mNTo0H2gfrmNrMI9H5yxeYHbqYsg9eh
5v9G+JtacPRJBJ2+FmM1TppYmV63XqhPhzA9F4WfZdO7KVw2cqyQCAJ4S9E2ajB4sChbCsdSUws8
NoL0JdyhgcElerBE6tlu4Sl7iit9zgSzEjlnbh1iDQio2L1FTWEVUMysDXdNSN4FjQfWaBIB+MCx
qaoQ82EaQS3A1iJsDSFNXjcjcDsDsQZbtzZD9TIiO48QePEKe0RfzcXFmbBxmHYXN17aw2lMhF35
vTByOejQPsY+NG465Ju0CWgC/0gvKboCpzlYms1mbjoXNqwQqBifbUAFT+FhMFqjSsMODXqaZUDj
/pqn6jo+hT3gcOY5aNnWY0ZoDJgrTTnPdNMQWIe/QOFaDXTiasI4K23S6jC+2oOKLwQBBMZP6Q3Y
3vdPNPXOdvIIwTYnDcSaPJlQSy7pOVO5Jm7uz1SdE7fa8CHJniJ11M5+2dtgO+Zzp7htBEgQAtm9
ps5XJsDrPqRfzzFnkETaph/yde/ACr26eL8vhvA6NSH5dso5p28c2KPR4+BB/2lHeQC9eMnMx57s
fJ+K9M1Qmlq2cjYK9+xilqZzlI4QBo5mycIHvtN0lV2C87hBAaNuz1DG6XAfldmiw7SpfdXeF6xS
xyG/h4gi2eUAicK3IBV/hMi5qOqpSTgfIceg6LpNjNgKkFDXZ4l2lH6Aojle4V5PmVa15PrZ+M8f
xMJm3VZwUnc/RMxuzYjqI6InKn3gCLd5GJUgK7ImurqMcyUxCki7WVnBuNX0TLy5AjQb0suPDVhg
GEs3S0MSAyygGDNJC3MaBb55KaFQOfu93L95524UwQE9QQApKQma2nqTaiSbzGFctsE04bIw3Hdq
JKqmTR/anvcENQZfN2e03qNaXkFdUKs55F7rizvwglp9TgmC1OMrY2c/wogiVKSLARFHnZBjj+A/
IhcFkPAdFy0VE7fcA7RjVa9eXIIP7SR06ESaebryuORrlmS0Q/xJzyFcbfqrznJiSusSpLYwqs/u
yJ6oYJw9E7AIV93soman+ctj6meqSuLYWjfMEQ3J06gFAeZ1E7rsJw8xr+rncPVBXXs8Nz//Jyuh
3FDYBD7DKZnVJhMQkkfwiKpV6DUHOmrXEiEfCYLJKhxawzNPjTptQZsJbsevSDKLvcNThxHVZMzA
FHLXj5+gYlip3dTbPGtGfBNYGcu2AbtbDll7hb0A2V5jXnWLxei8IKFz8RhFQ6RtrC6Tq8RYALs3
dYMPrt7tFKydq8oktK+ZMpFsBUf8nMeSfC7LQbT4NUI2oN9E6wDYs7aTyekNR2kXM9JICqpnR/JK
UoKVaiDSkHmXB5MTDo15Mp7osdp8JPcojU2s0pBrXXxrLoRgK4mA0Pduoj2S8dbmHgP+QrbcH5L8
YC+q9jH9T7uyAKnsFCnLAcrZrDwgbpmGGypZKHYpzL2FBFRn9sOpOt8PRgwd+wmQt7XuE4zs4pRS
Lj8y5QnKin9nNbNfYuUbyr4n5Fo3hZG9AZdI4359DNCGLFsMI9jvCQvxqnWOypv0ot+hwNPBhc2S
0b0ReQVHCgHAHfQXdfuo9iMpLtEuECBh1vVUgBPW0ArcTVlL3slMpM0UgqTLcXtLhq1E1IVYKkwD
U/kwfvM13iwOax0QPxHg6ydcH4Sxo0nVne8Dq7lJIoNciE0iEbhd6GOKUM5G0Gx9HRnlHi3S0q/I
Vbeof7HiAqKbg67Vlg4sIQ1l4a2Qc6H6QMx3MW3bQzcImUVKt0pvRKnDg5kGdLDEuDfyrqDW7Ggp
SrpObM3J///xB3CBXaRUwYvgaB46I4qnumjycqe04og33oefnAJaAY0UJWoVR3MWpYG/Tbd4+EWg
x/cIr75sAcK7rjtA1Q8/+mbIYHxYVKX7aP5klx8b7vPAKoeqyKx/et3PpgMyUrceysKuxBS/rfug
lGm4n1i35uYAmY/r4WJC81oHHKZ06PrJLPZV34Gg2ZruX9rGiJoxFaX5/k131XelgK1BTuFvtwuV
WIaGgmeE2bOBK6ZqJSBFO+y49CPfPhlO9f+BjsDWUMGaRUZHfFnjnRuJUEDKbuiNFL8KX/7haewo
sDMk0uhLm4lBeHy5LTcd0BAT3DOgV/6IujCyu7qvhDc9nf+ro2aaYeHsIi4tKwM0Z6b2NraRhc10
MJvtHWyRinreaLb5RA4r31w4WnIxyZ1rDLcVlBAGEJdVYGisf83OyddzbjXM+f64lPY0xQ3BYIf1
pxCEip1vKsG3hrA2EXT8D9XDq3wYwx/4ZG0CfYRjxFFoPxu+Dwp4d1SQxzrEHZMJ/NL4+YyWSRil
cGumBzG07+3FvbTkS8kIO0l+1kIrHn26pldNRgmwbeWpybKihbYOd7TZwF/MTw9qXX1bkEN5pM9T
uqdz05qTwOR5r0+HrzHuNrMBBHyWJ+oYC3unibSQP2M8ger1GMKzX/dK0Co89UiKXyDB3OGc/D5m
WseI5lxAuDXC2bZsTewuSXD9DXCnNkphu3ofJm//8uC7qHq4L4dk1FukgNbI3zxEwblT7qHls7Yy
kDN8tUgMkzQtdYTuuiqba3H0zEjYeBwGFxVAI/5iAJiVf0mX6+TsvMTlsBVQRgxGVtvM10FtrSws
agTLVm6XuasD8eAUulDE0U8XNUM5uxZtYYcP4Y0LMLmX18AG/JbJxTW5NMIKg2QyBQxFwhyu8A5E
tHZJqpPobYNC4JcGKI67yfjt8oD+PJuL7PoQpSWTFaOmSobAiAcbfZXY9jlbf2Na/sd3PIuva/Xc
wBVMJ2AaVqkHKradwbdmJX+a9MVXudBsH/+9xlOgN6opNGO675wYSooAxIks8pkIw8Plrv89eQlj
Z+ojWwWHmPoXbXq8kdeka8zfN+u63CMrtYSNlMlMkZK/sGRbPcthQBko11ojulhjSmc0EJuPbELF
v0O3NEL7w8iPlZEc7Fwjt2MOqNw5b1fwMIvgjmImru49/x+Iu5x07pZxhO+0BAi4zqsQgDxtzlam
PsCTjIhDj95DERK3KkrG5ebJccp0+UcZUM1kzv6HfSAttcINrCUCkY3/hpMBJO9OsVq+WRHw79lE
Mga03sHGKqMq9PL8sOMFkbLEN4yheCYEebv/0e3FZxX6EX99gtpluO09HbdXFv4Thvix+bbvnC4h
1/WLQotxHUgk9lopc3IPlfjzZwwCL4xvT+UVW7Vih5472XuEjbaFuynDgPgyPFy9sWQM5/pOXDbD
LQhQ201lwqWbMaQqy8RnGyUGVFgm3GHNHcYEZXJzF2dn//tJKVg30Rep/64yzAMfbDTIO3PE0Iq0
0FLs2OIkolOwbTiPqbGQ5UzSxjcUxuBpllV0T11J/0RZFvb6bWPLYQiky86Xx6AqPLiSjEQLNU7e
caB+frOScQPQITDOOfpTr+BWmTzJ8c3UkJOTQQ7mAhD8QsY3UtjiRYtosxiYCw9bKl5NOLYu/3MX
Hy/M3G9ZO5X90kbae1qD7Gn2irhl3vLMDgMJe8sxovyGuGpuYLl5ASCF7QrJcDT6QobS51Qnrpu/
YDqpmK6Xlj2SuBKczmeZF5RGoj8QJ7XiIshJDf7Od/ZMdqQxKhjOa8OeoVdF2urGxn94+HQmi2tN
4zrRHzJqzK9PuBbbcn4sTaBa7IEWrn6UZfb+ti+y2cHauBpVrBEQFxaFn97Hy5OzaAWKg6OcoWci
S1hyEbl/FS2zO6OUtH+waa/87CRnEvee+6p35jPCgv9ZISXdbW7cNC1zIvJF18h2u8CqR5kTh2nz
KEAxiFVV+nIrcnhgrMGvHd6iVpb+W2zdrfN+SAdV4qqS2NoQsFQcuuhJlQxGRRpdQlWuUqbUafPG
qKfBwO9V6aybqbhGui1lgPYFqUfUWPG1PuU5sa1r6tD1MXTwLevNfk6bKml3u8JbskDzT26lrpq0
VgaDQuoOwgRqm6/4ulc99+U7KZRZGiv/H0KEdcvhOUAC8s0EbI3OasdC5oLHWYKBSY9TelVdamBL
1Qskb5yDl590f1yLQHiOYtu7UJZ5rkGe8oCqKc2DTrpPXptOvWpx2sS2H+Eo7pyTLVTLlSDbPmd6
qCQVfBPSSisR0T+uP9dYdcVUyPzZ80qT/6HpRQK/m1tcPOaZyTKoUkj6dkjLbtUpyXFC9084Jf/h
AVQMDS5N8dH+gzcSJGSYgOhWmb1vxA7OqnWELywrZpTmW+haMw2G38P2SAgdyBY/+p3b1zHT/C4F
qRwwoCjTYl8QweNXgeUFu/V1Pkvqi041wsoSPsuI3fwO5xOvV4v/gJxiTHosCOGAPm1yT6oqn3nZ
1ct2FuoOC4oDDPJy5zFEZcA1ETzntXgEiEDqkC0DD0BhJvUiTHq3YpBjpBFnpgkJQSU+lz/XwNOa
UvKH6lBOH2GjFU1MbM9t8Wfiro9DGNmu2jfxQQWTIB8tw66pTT6jbAAtfdw5DXJNb9M+Rps7ksfs
8Lq9a0h3xlnEX5AO1SpDlk/BjrTA7zq/rEGXCPmaPMY77Ap/jjx8pfjWRKRH5qQT+oC6UXIaVEyS
gaYTcOW/cMBmb5XcQwhWwgC4jI6qD+Kl3E+BE1xrKBpiL5qokRWyXmNOWaVIruzhH1Pe21+jaMtH
cnZCfmoSOPGaog9cXFm+V9iq9fiPkS687bdayybKzo+qqJlPwj9dS1ZeHfV5JdiW6xednNn6GsPj
BDYNoKPASSRzf4E9iUKmMGJPyR2ukI5wA7BxqsfXl/xHiO4aC2IYXvgref2fzT/NWkoVC1FaTABx
bERWV3fSRi/NMYf5n1ZLH1uNbCaZyL+IGvtceQRVayZuJKVoq/OoMe14S43W6FnTy/jjQnI0xS+Q
eejvB2E+ZSpz/1egABdvA8j8lDHV2nR19iV4bNh8BFU8KCqLOPuzGlgg20kbluBVzHtKYy9guhUd
XGvXdzS3RkKop5ScKkdxPn6+hCOhbyw4NOyF0G0MGG97mKaitCKDEHVytwn70P6R8MAe/l+zRzJZ
F1Nu7OkcOCPGgPx2yxtuhmkxitPHAeUN73LiATlEj2pL03eI09LuGFsoA+O6QOzweJRQN/xEur1c
CkmY0znTLHK4S7Ywo15RUmSkqbm+fB0SwgWEWR0X8HNHVnm4vyw/FlHB7psS2IqqHHTuK264B9Zs
to126i5qVnhA8AlcFT1stGsFxS1KKCEDDSYGd6jGALOWMByP3QuHv1I6PzxWR8yohb/nniTV4LyE
o0mdOIjaf4XlUZUueWvmTGJZazEyrjTj60DcWOopxG5SRO4yNaK/3Xz+VrKgZpA+NK11aT8GQt5M
rMR4qhrXBSXm8dwOLtAJONsWGxNmBNpe/6IY8js9vx+yIGQZk79sUlhFuENJP6Sj9pHPHBAz1yZB
5n1OXUBXaH/wAWRoYiDhaVm1oeArO1H0zMBR59Klmjn07lg/Qrt04WthL0bbS2+11OEMy+Li3q3+
KsMS/BXdqeDul/SPW710sYyYm+oKaN3eRv7HUd2sbqk2H2o0PgCD0yH/4etYm6/QyRbBcfiWUzud
WyijUPSPKHzI1KRihLOnE+LsVB/j8qqq1pg0U3kzIqNCuJTIJBzV7pRofDhw+k5qeq5ZO7AGiuNT
QLk3TYB3wT4r9T6Zd/hznqkhc8w7Hb8eQGs3d+1uYzBHZOHzkAbLb/qXadWlRdInPw4+Rhn2yE4r
lHgtUDaJdenQss2lFs60uAqNFsmDrm77rfPy8pPme4sLDpmeR9WeICod5TOZslHto8isl5/UuHhm
9pXyu/JkPIk5f9+l0Eh1C1Uq++61iYmw+t4M8uETF49nwVnKUcOkUkyt6HtPgM8RYHXspKV9UYay
V2WvFavdK+PO33GnH3v66egoMr5NrF/YoQcuc2+J3uK7IfkZUcp0xJmkHJUZcPDnFfldCE+94gbt
zzxXlQ3aIyduF0iTnbukePGsS0LslveKKV5pPEmcqqg7SVRkrNpKr+ZSofJz8xVkfstkR3AfZ/iF
p0SUUFhGeZETct1Y9K1w7M3k17zhlMXsWC1bgiWSp5NVGWRKS0DQ6H92t2C9Dlt9bFpNsulnj6ec
V3jJC056XQcrGCrIu6+OIgIRjb3ZpF9YbMwhpsRZL8AbuqAiB2EaM3dk2R797tpBR1Mfryu+fjgg
S6nTk7IFObkd0yHQCM5sgHxzrMZKX+gMLFpL8A9g8NHCLshhofP/3Xp4Kkf3F4K78eAkcdCfRQCd
XEQdDwBmHzGiXDb4rgRVpZhRrlZeqC31UKbAAS+dsg8JjSN9IYuVVi6iwbNl6l6Qdg0Qy/dey1Ir
3pnjpuGiN+WubtM5xFqj13DDsRDc4kn/H5/hSPjnA4KkUQHnL6sTx2A4aqHDTDsFslauyumos6OC
A+H2/D7aS+WpahrftdzVJ89AAtfDU80GxOwuTq4VScNthOFNriCA3buFZDhfahAt34NFK+4Hb8GL
sRhn9Gza9BYc0M2UGSL+gmg4IjZN6cS1oh2VVzIVydfnSbEmZuHXCXDfR/cHzTSlg/a7rChXQmH+
MDrPoU1/2hND8iNIIyCkoj6+k2urYnygmDD5nkbtDUHNNcXjwHngUN4oytuN6dGziDgXi74TuQHW
ZQ9z4TntM+HXUAWLPHJDiuarP/q3yfQY8s2lKteYgUm0cDPgYALPr2JU+W3i7MHCwMrlovYjHtjA
8NoK9vVY8Jbh3LCLQI9AQB0BshefmHywkVF3alaRe51B7xwJ9xi+Kysgf1p/F4XJxV1yYh67xxIL
jzKOEaQRrz8haq1Im+rKGPKVPNG/wpAArvoe5ec4xvPof4mw0Dc0E09wY8SWzyG2GR0Uc48SjaX6
Vpe/pxc02GgZTFzoDxd3UMPOIyemFxrWKggLYLZ3/WqSXVA/Ru2tYoau9+MULLxiamsRZziIH46v
zIAhzUJ44nXIbORKoNxEAH00yo3rJV97jjS15NIkzJ/YKjexMWRVSTi2q0WQWY8g9YY3jLzyVt2I
RjuhXFK1MEcdtNnEmd8Be9+yVmzKBcaNr2duTc7xXzwdQ9OnBZH637an106XnNdZqcyIccAu36on
0ftRv4mk5OSz91mc52YUsGmTwz7hzL5I/ic9V/o71AEEgQgpMQLlZ2F2R5HZNn5d3fSajPp9VF+w
AyTZ7Ln7FfabKzAqbknDXnY+EXFgcOIq9iNlm72teH6skqcSuZw36Su4qtrovxDXcC2J32R51qgi
XNEz43nAOLw0NDQ0wcbYuNzmSLQHVjfhGX9Udtl9wt9sEN2OFZHO/rfZnkTFSNTxPw6Hw4KAa7XK
H3ZYUWQYMThAfbmlbfGrMcywvms8BcIHDLPpF51p8nzbsbnPiKCRpqPPq+FYkz6RMgyeZCeXR0gy
/aIFvAdbE6gJO9eqW5HkwYSorYmDFAdkT9gsYWODUGgAZ6LoA601zQxN42Ung1fO91XKWpOwoFof
XhqTvihhbOYyj3NbBKPnPj/pIWP41AkYODxcChO/yPNxIJXElq+bYQvZT61FROq8hPYqlofau5cZ
tu0bXnbfzW0EG6uZS+Pa/9H6KSErzNRRWVtYDSqdMI5inlvxcOBYxJtbTQSTeVLGpysaGP8zBwW2
QJ5kXAQEvXscAtlUNqRp2fJNnnPsABPpg1kPHPW+4MJgm71rNcQv6Gvvf+pzuccvlwFw+wP7EyVK
gPUMkZ6DKnZ2bn+CBsCk6kFgH69GWNL5Gc3iQVCAXO12aQw2yKa3WjoXYXsEi8WLsiakZjk0TEfh
b23HO3I7iSy8X0t0Y/kdI1QrCcGllBHrdmhYGGj0Ckk8gvEtA7BnM+uHTs8zX/7Y6b7LfFe8HfEU
5GyVL+BHydVT0HPgZNKKAd6txLG7lJBCTobQokKCYI6hhc9PzSz8PRT+kYg8+Ry7t2V1wv+JwfnP
9YoC2BX09hTCpF1YAJr/TcqCYfwqVcafQcRLahBfm6BMAtqnwAOcKB/bsaoSM8pSgT4N9TF8wEqw
+ajwayIOsJRYsWMZ7pp8i7bhtsOCo8z3c1lzNnFo8GmK7CD6tE8UamSzNIQZboRSnjxlGGbym1al
gVhB8eu4EzrwNMuBj/a04dodtX/wW2bhG+Hck3Cdh1gQBvIxos/lZNb8D9Q7naAkqklMEpUa4ba9
GLSHjtsJ0lcD6eb6bCd4d4zemULtuEw+Qh5dFYfeazlMQHDRWBm62YxWhmCse1C/2Sz3m9+qiGHu
2rIX8BAvxFKarGp94wylqwMVaJYkxRy86isdTVoTkg0ZivNgzUA3AQismAZN9kv5R/J5aEyI0c6d
SiyBGDpmfx7H/W63eprDltuISrmbs0OZ0RMVxqK6QdGorCpnDpkr5BVER3Fm2K3OME6QF9r5C4Fz
S563JR1srbHC05c9rMSzxZJ4aHf0lRYIk+ZGKKSXoPNIWTq7NKmKY7p1vHP3azoMA+cCKxStTvnr
4UYnJjoIm4w0gE3ZillznTG0dbO0bDmdP8vGP3Tj5BgQO95IY5QpPpu1HNPRqLDOrWVvE/7Vxom1
t32VjesGOKYeqf9x3tynnmur4VhMIoZrvJTPSJ3d7oS0m9yfZp4W3/3kU6My3bR0jfTZ1E1AYr3l
FNzIhjMNwxzMVWJL4E9CU+Auzjh7kMlRCJQbqEeqiH8m+16XPgXSfChGysAAS/0NuJ8uJq4o9rWF
nfEo02bO8niCbZWPxanEz5/dhx8wTB3eVlpkF9LVBwiRwqgJd+h5ljOClYkYVpKR0Bf89LT8q+Bc
62bL0ZrA4pYdY5aBd2SmG4mqcPL8bScBvt1v9VasAkJDjV1zD53IbehvQCAvyuEKWOK7SmIe+A7r
aPjHBjHi0KLTBbiwTxxakxU9gN9g/bwlJGb0uuQQ43YEBR91HdQMn+VhvqR+kJZcBZdIUwcPOQUY
FFBE/Ton62EVw2r1D0qvnoOeC7QSOorq8Pj290y+uFr7KfzRM3RNz1ae2sxqmCvRtacBmXTBJ0zd
IVYyusCS2Dv0GgRfJaUHz14+PEcI897w9eEcHweH0TFbE1hTNxEOdl6PVBtf+JOBJTChELLbGv7N
d54AXq5u3eHVvBBR9WTOizPhxxNOBXWMv3EiJ8cEPYAwWmeSflG4FCymWpU+KDN2JRCo/loTMJe6
ONYmysTtQv9D6w3V00kF+5dkuP/vWrPtu/ZgMZDAlfMlEc5ElaeYacserP1TtZYn7DxI7kf8rNLk
NfHrFcKWrb5CWsWB/2UpOdv2EMiu9W1bNidb1Lkx3n7oCJa8U5bBzhVDKQhWek72wGC/9roy+a8C
PRKsEH6bFswHOlL5nPxvTN37J0KDWllz2K6gVWvKFRXeu4O3vNDrv6Oe6HRkoIRckyzEbto9LPxK
62Lly8ZDm2ekigQ480X+nIYJOZNabL4SHSdO7MRgPTnRQA/jTiiDGcdjbdxubtu433g2XUeI/XMK
l0QPYe+R1jY0b3RbntQEAVk957oPf8Y+n4IMpeSxtua+6aXhuEpiuCUOyv9NmTF+oR+YlB6mnwKh
jeWDU3QGCSi84IIaLziLwmzlHI9bE5L+g5XqU7u5NETk7U72L01oc362+kbxkWXxaFvf8axFpYY5
d/0pWTDxeqyJxE/26ommSEj5M6UkrCLAL7wy3YNCrhCpCHtXWedtkKTw/Oqm38SFrNzzN+4OMSgB
i4U/pApwSfKNsaToEs/0nZboJmLyecjorl6gE/jmpvfgvv+HVkImjG/yvclvSuBlOSys3FVY6c2q
mAw+YR57tueY7ZwK9Fz6gsYGIjJf0nabB/LLAaKQSyNBZ9qVVooDsJKy0IClaiNct01FAF+kzC5R
ld+vKJ9bAcqmhYXCksEzORlcQaiQPY6/k2Gu71H/GmEaWN+xAJ4aYP3U96K3XeIeEIs6dKRvMr7Y
r5Qb8jdbYhrun9GKadQ2WgS+ZyyrrwRYIuOEsDnWiky6VXtJ8v1psLJHaw6oa6bAzddpwgc33fsN
DSOBB7V5Hf3dMJpkm227aS/+aC/cz3l/w+Fx8unykyM5BZsQlLQwRnp/vqlmA3zrSKOlVzA37fBH
ADpOHAZkDASJpXB8fpxXq1bMQ9PYzUyE/gfxRUkGGLBZ7+dzCsDxslhGbsGNUU87BLfiW4je5PLm
CeW6oIBLI/+HV+Hxu26fsvlXS9sK7U2MUQVsyG4H2XP3JSMCChY9vbBUGpsEREjAZqoduEFppZnb
ObwkNk6HzGTVAl4Ywvs7q0+E4u3cI6axyxab3S2GEAcyWSozLuBEa0RRISbUQ5DDZt3xhmLMUtio
ACkw6Yuc/KVYot9FBkq46K94aWO9GmzKu9SaGdmQFd6isTN+ruqIESwOkrlaKId8xKa0mQM5rAya
wnhFu5THjSELWWRHHFv1W3psQqT3Yf3JQioviWEqUSF3V02Xm73589bOkhNVas2858vD5IIp04FM
327Kd008y5N7vUwyv1aVJW4GLJS8cu6vwA1CtS2cYBzgW/iSigPQMEYsBPQoT6PiBNHfYCG5Desu
xn8GcY+5A56KbFtgKRJN5LLJQrs7Arf45S8QuLOEq6/VcBjEOStKNrA1Ej263XwGYtIDcyy3SxYY
8IzfFIHXYr/V1byYI3ibLSFbXKrle4XnRwqV6W1hM91oGPbK+sDv6F0Fo8j8Y6Uvq5rXAN6+vbPv
DPE8HfDuAbiHNP0PeFxxIFr2p+w7Db8bycwfjrF5zzVtGSoyqvelSPXNjrKam35fANci6TIgEfFY
ifgFJ1HQQrsJohsqc2oMgF1gWgUlZo9z1PUqhxrO/MBz0hDfj2gY1FekeTOIuCKJ/1dhdzceskro
ZwwpAGOYGvFBulZCox/kMApzp78SZwSnVa8VI+hY/VuXNKMLkbKd9fCJI3oxbXBSAUsEmcdMehWw
HVcGuP4DTNWNBRRJGFq700EyvZvuOAskNikrE1jjfWnFrgFBoQwGYWajt5EQDYqI8uE9Kv0n/uRZ
jYLE4tGxxv21um83rGg5w2wgqyPGoFZ0QVjm1WdNzneKqHWeBJ6cRopMwzShdpb1/hBcW9fN7c2L
QalWv590MwmjGnmvZHTofDtZ3LVJj22hwsRs8hzfPHvixCVikRpLjk8WvDzetHV8Rsgnonu25TQ9
fW12MJfIVoFiattqQGEHHgAKqvi/ivRysUYzvsQAi21qTJxR4UZliNpIqMSbVHu0IaIyQQSE39UZ
rhnSXNGhnG/qdrAysGC6d+ZmRyfCbrevEhzpSKDvUmxyRA+dKIKvI0JW4ci6//s+2Zk5KBG+lXaG
WJ8FB1t8sd+H7dvq41xszz3oqyUu+LldNGTkSo3m4lN1dYH8GdhQ3mEzQnwt/k/EQLPi9S9DI5W3
q6U+24aeiTZWGdyFsiSci1nJxw2nNIpk4rEaB1j7YNt2fcaMHZnDNG5Ea9+z6/LXum1lAF7qGrYW
KxUbrkoFArFyTKlM8L0F7aOroHA4+gfzzFEAwpXIy5KkWxxP1xB5YIumRRK2A/mAl5llo30pT6lh
XhmubA9Ux9UC1fudbushQgoafFOZ9s6YPECDnDGIsN9Vldsh/ptSc45Z9hG4AHAprF7eCeYY9xRZ
yjLXUDo0A/vmmMF2Av8nnhz42MRcogcQj/H0X+VzcrrqygE3YcM2hrR718mrYi6a87K4DpAjQnYg
MGhC+aLUZozcr0J5uKL3S7nzeFqc0TEhgV2qeDrDNN2XxuxDH2fL4cd0j+X8WEUIEd5tMGEUEAe/
0ESCDTj+niUIRaL2CQ7YLUFFiIhM2CtkETqW9qfzMQPCT09GMRqKPziy7DI2H0MgwT5BDydH5dbv
619Ay7qh7Lq3Vm//OUDSErYvBCZ+/Nrh7RyrNsYYje00xjJUL/TaFBYNglvufJMDXnaciUgrq3t8
WyPB+gJjNLDWylGsOb7BQRp/b8ZuTZmxmy0n8HCuNiW2sxqKrkmixhZIxvRd39i8NZaPE43cEtvT
8hkdDxRvfU1IcKV1ZmVx7NtSNDHknOAF231Vsh/vk1HPmLDAOe2+5r27L/uWKjV6Q4L47ZhlGtWQ
NB4d1rYtn/rwUOBxpu8JEnsNguwLDcLMgcz4cm0GHXtxkyUupkBpO8BbJXNhdDo4gkhp2VOLtwaE
ZrSY7GSmAoQ6QyI1HcAXvaRDHVGn2HuA6qpOnZFHd4WEQc+cKvjVCb734QOVjtYg1fRiQqriQIEg
E4oQxHqjyQ6SLzhoQOkO2zVNEllSdUTrJFle1giySLTQkHxT5PsFStR+CFLVm/1iwM8S9Cq5G11L
K7wRYtn6ZReMkZ/0/wSUyib84SPML+Zg5bU38m/43SrrdivQstuNwAevztxsZz8MsNzSd71Czfrn
+DDPPVv3NBjaYWVXOZk0aHKWSL28L0wVwMpyjDG1am9WRKgelhytAna75bVSAHIhwVVNypuC10+V
VQD3HcYBOvm82z9myWOKQQpKb7rSU9PR4pQjLfvHk6kcnpuenu3FJCsn5m+dwVdTXUAArlnrSBQq
8UwhOCj8cmRKMOG4QiFgzXaMeR+YiOiaufHR4jk86jwbhSil1vJsM2G5lwd/yrUt8oYz7k8f1UJO
9Sej17+K4uToEzM/8apgF7kSYzb9HVDauqSVAyNojExeOA6bzIYgdZpJrkhLOIGWsHqvYdyndJIl
zHPkys9SBb0G78dJXs3uht0CgW17ye9Htg00Ru4v4VGfSeS7QurwqOn2GbxXxYliSRWd4FrWhU3H
1SYXFfvmJ0KyQ+nnJ2JwV5aEzlPOJpEFZN7l2AFfAZYeBlewU9vScgJ5g79LVBA9V9Kriru84gE6
C7Cs/nxTomnPtTF+fEiy7QjAhuLn4rEs5n3k6aNjAYuvdsXcv8CeoTaPr4Khey8/ijY5ec3CEvMr
+nCNdiFtCeF1QgoRcP/u2pIr8zMv3U5+HKnBSNj2m4SidqbLXFwJOfZO4gmvQFYids/pcI95nroQ
QyT51F5PJd4efgBiNhzVaQYNAgD+6mNcd/MSYDyzr7xp4Lw7L46ABfN6J0xoMpdnyaVVBhD2fNWU
iv5+Xs0+yavhKr3nHHZfwtoSZcw8vx03JVZqp40+yw4CAanBs1weGzI7MYvNWoZNQOZobZrppI+2
QdwPSBph4CqCbqkAJMfSu4xC4Q4r9U4xHGSiy7Nr3aP4FnMXCbKsOsNm/JmubE+E6FxbgaV+a+yt
I1lcm9c0x94ik+1C6FgjIFfBxV5IqFVF6C9k0cLN3VPeMj7RFgywBo6oQ5E/tLO3JSXYiM6zoNB1
lFRWf8Kv6gmNxQTHQ7vnwesRMY0AA7EtEk3Me9UkBt6xgYQOPX2Ty+RQirgQGPuWBMbA6N2pVHs7
hj+ZEHxC8UemuYoTBVlza2cVlRQ4nFmIsKpxgdDKiSIWa9ZIpqTrk6ajbXEcMTfUrvUp+SwXGaq9
FIYDjVsTtNU1EacZz2Qk7MnlpQHtEgwJz0cYVRW5yMu5vCt0YJ2areileHt9ZEo9/Y2Y0rlUSLk9
P7JuAM+t6LrM6I+n22eHRVxVxR4ThKV2V1B0B3SuFRvz2ufUrUUvxpn4HwhXTy3X+fuHq7/C5bFb
RxX0Rx5kbAlEQPoZUaUsr6BH1Xvrxhdkn6/l/05wj+976/lPjw3PrFtlaia50KpGdhx3r0eCWorn
eNWvmdX+wqpak9yGGsgr78NNCo0r4WkWb2ejeTWSwXEKRyiBNVGl+81uy/dZXUsfYbb5fiN/GHar
BNJIKEXb0uAFpAfpq9Y0cUicMAe1+p90bPlnJqWuAMUoQ9FnHYjNEU9IpWZdHp5NXJC6v8srptUr
PZ5A3ay6klcU+j4XLMwjL8UIzrLin5YtbUjCqzhv30aOTpa/S/wjC/rZczfWqCw2kzlkF3eJz8Zs
Rlt/NJkTe3hmykWwGqdZcpPafErlEX5hpHVvk2WGnZuZlFpZXsBaQ2owORC2cj4fBOqOrbMpzGEM
eBKQNdRvbaQywUaH/57OTD+/FGMbkhuAFs27LMEAZ8Vyfy1YTDm/iPlnFkwXMQb+DbS6dRbXHQOG
eRX0/WQT+taHw5ljPlGM2vGeVtn9fXXjSdUSG7aCbjgsKcvPjcEpXzu5tbcy4cmQjA1L03/T0Tsa
seIbdCPKKPdm8iRLWa4Sn8DZKMFACFo3qsAj4rsctZGgrr/16P7WWMNubjKhip3xFYGP5rfGF8v0
B+r7OH2hsrq2AOUJBlFCe2ZJMeIpkjno70abI4Gr5gaxx4vDaXTH6gGqi+Y7/OP7UMqppUC9sPBv
A/JwB5T2J3MoF1SNOXb/H43bqauK9GCf/k9zx9TY0MMtfe7tguwZ9TE/sIPYtGl8Ns/deZEVXbvG
o4VtlUg3YXaXeCb7rsdsFrbiAEN1SaX6XSpTJOvu1P81gzc3ISWDnpv5CrDDI3Qa5H6PxWbFj/9i
gTWRRgzmWlADkE0DgMrii6RW1Al4iETM6hHuYmmExzvbfeIF84VuEWH9VBFO+bNwsbfUl1cbKaNg
0cf8i9t6ayO85fjCJ1xbvStcRN+pAp9/59QvWikxb5TMXQDaqAEQ3T11zTkYHeblyFNmmpWo1AOY
XX0fywZIY8/g/LET+Bppd7owcYcwtn5FM07yFMJzzuykp7rk/gBMQJLoEUUXejd2q6iBi+DJ5Yt2
CEgWndky1ocv/OPCVn4EZyZvgYZRwB5ovfYGzfJt2c0HYu4sCpyjJfQx30i1PNHqUuiSzMJOSe6W
SWIdGmQfo2FGb2lb8aunHmQ8WdZiR1SGMJSgOPEPu/QBiV5koEF2oHt/ZuCkwg7fMeskQlfFV4BM
l+OWRTiOqspo081j0KZKOlwwtbfGTOlQ7U6RnvYDEhLQkuxlvAPmHsn4YNJxfpxxvMG6DECl47Br
gr+x2Pk0ZJGrK7/14txCiPy79WZaTGXyjeg6rRSlNwwpk8RIIxL0sszWe0vFVkxLdUEYVK/7ALkM
jY09VWUa63CglDOQe4hkBg7c/tF8R5jSiNZCVS4YGbC6kYDdYvuQtWbGN2nkg/xGveXVqgbHYsm/
TBI9xxdWZ45fqIQ0SfTEjmWb1fQL2Vkm4i+GJXCltUz1UMY236Urz8COReFueejb/MLnLRxfqdhW
ZMt2x9bqF6R/wD41Lk1IpdjQFcAxfwE9pVPusT9OdrBblw5rp20VxgHkdV9mq6BkgFvtWOBlrC69
Lfe0lgdR7Ze//Clhpv8TY/Y29JhoPzmnwM219KU8cgCbdtZT4Hy5arnIHFzKkoG4kleADIThOHgh
SbWPtrDEQSeozLD+1TmaoHhHnMnNSbGD3Nd1Vm0PjpQWO6/1T4CBHXhn6OWTqPEuLF7zjQbKEWbT
+CRiB4R4XLz6igGVGUO/0p/+i4ifdAeFn7JYTfDXTDLtVnw7sJsCZ6NbTw/3dzNYmTsI8oAoiy8j
+yxb/9R2Z/WI6jkBNPnft3CsUH2XQCMSOY2Byrz+p9YAwyM9pw4xZJizvygD76tJGhE9IOpX/H68
QPHkZTQ+/Wo1e3H2Wwvcd6hpr0jRuQzO+hwA46WJ3PyjxudmfiXTBn7+EmBCAEI5BeS7RW3rGN/3
s+F0KdX5Ef/ApV73e4c4pJIeAAxyJ1sqBctZMXWmpXRY7iZgT3h07vDafM20nxVQW420IVrHnYq6
555XyuseB8sP0td5VadF/dlgHIQUk3Et9nt+4wxW4T7vJogiaxuQAYS6N/JWkz/QMuvJx93gA2GB
Hj8aCAPWtte75nIzxf4eX1qPxSYyP3xK4yYp1PYOyfG9NnsjSwDXAPBmrlPthhnvFBWXlWB45gpb
tUACxLFOmmEzxUGtD850K9qsTTYLQjWy4Kx4ZwKTtA03bYXZM5jURDQPcFSKKB787lWnYQyL8BbO
Fwbi0MZ9Em49SQ2kpumkFZeoa6pWbhSUk4xdGqfYHXseFhqaE+FnBVkC09BGqlAyg2EePz91OzQr
eX1trTBPuX/xFEQRQa1un2cnF4ciaH8rKqvoF4KyCVIX9O/zORKMPCAbTKEy6I+w+swXr5ZBIK0P
gDYK/xE908WfBHQcrw8Yc09KD1MGRKxY2OvtNagqlfTHOmDjDFode1qJPKYLoUT2USdinbNaRb+2
SGUaxFjTpTF21GXk+29MkxoMGkZt+HYbnowzL9gmA5QRgPXjtsUuAA37Wx5hWGYqX8QcEJaqNLq1
bG2ScIiv9bdXm7YAV/16X1r8b1l6mXpaejoeflWo8zEgjtrFSKvBx9MaZv69zEaJJ0a54IyKUF3V
mwv43rnenl+iFg/xUrZx6IAogCjDAtO4JQycUwaYZ74V99qDuL3JfQ1Jj7ORckBZAVglX0DK9PP3
7iU5odP+C3lgjAcPlZzmBsZEklNqETvMF9Yd2K8ovbQLR+zQ1e41dK7zyjleXVY9yO39M6h6uHD3
L3exE0Lkdon1kaZ2LePaUB5BC39G1ca2UrS24JrNwxctGRIZ3Akgj+qzcw4kWTW47wr005t7Qzj7
mbynEpZF+ijqAthJVRHXaX/RGbqa/S5sYZVIG6WwkvdxG2RJ1gLXHEEJT4+rOTHn5LAWYELcVfIa
NAPxChhDa6+DaNYL6sxZ3Fhc00YnxODqDhXc3dF5zZIq9zpwqvr6qMutCmwD6z5nYrDH87tQ5c/p
WwYDOz7J9rTNQM2Gofqh3AuHZztYQCgcHdAVJLATii8RgNW4VniSAgBJJpmDHPAm8tY0isWXeOTq
X2t0qyJ9Gr7GQeEZLl8Pzma/vx4DcmyKkkHZ6JmnrkZ8VvZpWgfxLM6+qKAGtpL3wz7EAnGpiNp6
zsyjIe0p6nYYAUYkICpwQmTHq9pCNF6Wv5jdQ6hThL69KPqeL5f6yk6/ci/ck+k0Fb0wl+yJEGYU
evVJoZAdLywZ7XvKPDfWoSonzFN53ZKcwtT5Hiw+/yN+UZoS+TxlgnMyTpMuqw/zXXsVvOQE1FrY
jw1htG+SrYveCTEGKcv6VUuTaXGQgEJSpObkBeJA48o50f+DADWQwRwdpPGuk2/y9GrAReWHi/l6
BSDOClVb1VRsqWBvnOs+r7dnUH+AOmMLGmIlvXAE1/MK2V1tdVeU/S8GV3mG94OyoHMUqosbQj+8
ncy3Ob3Wm/MpSx/QzZX7D1VZFm1qIpeG7elHiLRl9AiLSYeEZo92dbqJhAiHSySeaoM32ydtdIkW
28ID6lAcQOWUOS9/T8/BZ+vgVAOw+9lQIJNjLiHoyAtUz5ab2t+D7fw2Fr/Bn9XFRrp3gvv8ddMA
hPMIOJzAAZqW302ZHGVnAMIwt6RPaR2pemtx6qQ9kJDjiFBcRI+oX7CYiAFlmYIAOK0IztVRXQ2f
HRJbkf3tfRSDgc2omL6M9qUg43a14Z8Ipank5lXs4rEFpZrf3Dmi4NCCJ0SWmtS9RGM+HFgc1QGP
4zgpKvwk5uJDRNcIZhSwX8axz2SX8pgII2AE1EjVtmbQ1j1//8Gp8K4yuZtYuwmZlYoWbCISMNic
n8eCF9jYojHbyFmQ6nVRWeTIsdAci+9pZo5Vr4/hpuuPh0T3oU2U7Oz09m+9nEhQsv9eld77vh2m
vXktBDC1NsBMXb2zgH4TLr2X62V8g7urGEIsjVCCNpnN0QkPMUCKcfOgMzOGj4DVubgsMspLV7jQ
6CQRtl2iKNcx4bpDAMvtPjUjcfR/xiG1aR8aRTK8WeuDghJgdE9WMZwOe8Ae1jRxZIrt1/a7vTzT
q+6FdwJxsLSLvePIMRFQ1ttEf4aajmbHqi2MhrPYrYcA5K6K25WnrtqwIxJ5rZ1d9J+20PdwETSR
3hPvdz1uojqqFMRivDTD5NSCFhfVXN7c/cRKe9v2s7sMfTNh1lG1t9ktH/17lwhogMqwnmqq06WO
IeYc7eWd6jlkk01lFnThe12WzP9vhXimBn7K7u0gX+d83aFV5d3b/59tWUcMJ9wNtR5ChrOrEI7/
auU2tbFGatBP908T8JgkHeAcVxY0z8Gi9PQtmWORIK1QjX4PM/79J6XFhi/84GKjvgrJhIuOZiPX
A64+6VDwvI4Kmq6Hc5wJX7zxpKkN2aKDWoczcxvXmky+zCK2M6jDKW/IKC7+b0qkhcXrgYLIYqTs
tlFvJf3vEzUfIJXIkHndbugc4kl4jCv7mZBCGHA8DF/VE2eTOxiseNVIOZ75/4fieg0Djwl+W1TU
9Ujwu+iMcaRqKIpyidhsq9TTBXOif6QDjKLAsH/S1e60QYVUBUdmfS/RJQJ+dCEuk03972jN63Dm
CwSruXgDyv6WsqyiSGRebg8jbouCxmRqlg8UXYCYM2vxR5VLkzxff3xRS3Cr688xPx6mafqkLCOV
NIkVnRmpdmrJanVd7GDzs0aICcYwtL0WNTByROZFqYCTnM05wx7tk2wIBsqul97zIAjTLmKFaY5a
8z4yb1dr+GbtmNRMbBc9EDNCs84QgWt/RkFzBoFh/kzNHT1GfSStdDfRmHruWvcs+A2Umzw4rnwm
PUVk+3sOuCncrCxM4LZ6RVmGr91I+u9SzQL0hwdLWA/+aApeHBAoxNXif92G0UuIIcJfsJvROTt8
V6fIzGnh8gLXD+AgrKv8GnTIfWdW6msUh4K1T5hej9TS3is4msSVyskin2j/sF4YJyQzvw5kJSdp
vTTx4aDWfM1scm+GwCqE6n14+T6Afrjsg6ROAbetY5E6cK1QP2R2QFJF7g//lX1PzuEYVzie5Kv/
+IHej5pe+E+xiWbpUv/u08rE7iA2VazlptTM660fZIdoPeanQiygmxHi8Nuk+Dcl+QrDS1TR3cEc
ooq0y97lk4OuN3OXWPsYQYK9IOquzVQH8cKCy7IvMpXVWeqqJlpe8rMMiU/M2rpQv74CgrW6AtNB
Icuw9x4zSH/MQJX3B3l88MR7wFp27a5zb4Kfo2JRdeVP8BJe3JLab5Gt4Vf623XbPjIwFCXeEnjt
lPu1FmI9LvicRJ6KrwQvdCZY4tF6fPdbhDge0KCMuXIUZJ3HEnbgonTnlT5+sDJb/MUaql6ysr2V
HhzODAxnBb/+lEuwZyajYoiQOkCF/7PFtGbzUgl1CA5SPfay8ARTPY+67yrpd5IoyNQDD8vdml5E
a5WKwOPW+qjG9XwCRpOHwu09iWeJkbLEEqe7E0TLFB3afbUoD8n3oAmPZj1LtU8A5hCXldzzft/8
2Hpz44fWVwKsm0YIHaFMFGI1PSMhFcIAKJbY7hO/z7R09xzznVYOpJJp2Y6F017Qg92tIs/h35Kx
RX5T4PvXtgXZOAwO8KoPDNG8PZ5qkBP5hQGHgCLBP19mKn9BcWjO0P3SnvcND5GEA5yI8kRW+YHF
6c0+nMwMFtsEI/BXWTs+T/x+wXCSioWwMlMohc6n5yv/VQjnq3+NvvlQjvOOkFEbxSCFVkZfozJB
Df+/ZVQKnw9u2Qjw/uQV4TTbrCRETFBfsJYXRMjQNajYOWBYEuKX63blXQJmyXvOwe/sV13DAbz1
j6yD/B3KKze7xvlP/0oWZSuJIOy7XZztZjuQT2rn4/Hp+XSovZDWyHscvm+au5/e5vj54ImHzNti
KKAwQVU06JbkPV2/1RShtpOV8bRZBhaloafsdARP9h3mmCO3B9espz4ecOwOMmzKFwbt6NXAvUlH
hkAErYaqVrfzcrB8o7MQzcl88+qH2+XmXi3C99cXEz2rBOeuPekNA8E8kWfC2zqX27VLHEuaKJ/r
0H95JZX61/wJFb2oZNSlbeakyJxUw+LX5NP4AcMOd+B91qloWH9RSxXL+B/KvjS3MlGi0VcGhsD/
syfvuhr6KYVJSQq4PVS1Fub4Mfplmg3tZsMB8birKWxcS7qdIM5ZcHbIQOndKYOH3kMU80BjL64y
CHuhvCXUuaYQ6ssomudmY3dnQeg6z0W9c2crT+ryeOq3U2fEX7dLArGgiuB5fvpwT34PwnvoyrIM
CxrKBVX1Pft8zADHOWGrTk7UlyPZVGDCXviFgAaMj6XyYXsr8GvwC61lpBX4fTv43Drmx3RatY7B
3PI/n+0rHjyvQZ+uq2TnipenPXS8xcmqtGncElxzBuBVtBW1J5dzOAFFUyZG5RCk5phfdExagE9C
yqEK9x7V36SCLnqBrL7UCVD0H7X5ANehVHXvUJVHB+IV+0G6HHwb5yhjuZZnsEIrFIowjjlmYr+L
rwcUb8QKqVlrwg7bJv2NsGCCmr7jo1M4zRQMyBGF7mnsi1uz904GlauMUTMAXE459lmw2X3oKCb6
dOdKWhE3O5sX2AksfC7wfwru1Cp7cYcAXyUAw+9t2hpYJGpZLs7HFnAMKjdsS5mUPzW8+w5c8o9H
APsr8GBOMe4cOTkibVCE+7bU9LwRzDyvIeSarJRmzvf2Oy2G6hY5LomVWWP3cVC/zlx6sFgljIg1
IL8q6vBAT76SnxGMoMPLLksppAk6YaXfxCBZURoiN7J9O8eq0DINnUz2YW6a/3Cr25xdeXEsOSfu
brKvoTr9cYyNNWzM7BQLrnAKVFmQhCVuNSU4U9wyDkjfjZJNB2deFcY2Y6j+lVxeAhU/yb0AMNik
jFcoN9/Ojq6QCU4EpPAcx1crBa+lO3cEkkFPS4M68riAAaoEjyA9I9nGJjnduJSnTwn0I7KuVzGJ
JrSpNb2iPDRKEBktWqU3AiZzWp/jlicyIf37Wnq+tZ936i/wG9nSDPu3codBsrbku5ntT945muSv
RURGNtXJU3jGBG/+z19CSvKixP080FGdPOKhdAb4VONJZ3mHo/TMBireN6IG3jtFZAneaoxjZq6v
sMzYnJ+kOTrm3v9Asc6tq7Q5wpeBCbuUQkw65awpFfQ4C+t4gX6f/NVfVlm3CBzS6Z9sZ/9yJnqh
rbRa1YmHcXP3/BBBULkWvuNBscfzV8vmSySTXRN+GeFLOTHoi/6PKm/4JPXD1bU8VtLIkyJKArb/
D/t7Pmsxo0JtgWCAUVSS3hxfihMKWJEAOsixM0qC9vSjy8kJFuKdb5UUl9fWofggLglLwW7NbOaX
IZr87eK96+xkEsZu/TMyjcq/FyQWkZrqWC57xCLW23xB82DdE9e+h57CMuNn2koCljtRA2bdDKSZ
WR3FrRUjtb4d+juuFeYvE1CZA76R65QVv33vJHpOM+3+fTQ0AWyXQrED0VHpj1rdYrt1249DlunS
HO5I5eGSKcw5AMy01HwHVpAjfjM9fzxJY+DS/7uNmhKnPhQJnCphOZIboIoy0Pj4tmE7CT83+oqb
hx9QjbPVSAEOaTliK0+fld+KLX4HBbRaTRovdphgeZtjFi74n+cEv5b4/bDWBLYytsaaUCaRKfS2
Zcxykr1OHpymjz8Jyu2rZ4AJ8C26hGZkazK1z87H67Foz2Rick390I9Bp6KL2uae4w49imIchDKn
aH1YzVi+JcZwbp7Qk+zkVfQn9ayHRcqAnPc1QMLqmzfvEtPwYS4dMteMEBZPiXMtkWsdvSFNgMy3
2EapKGvE6IKPj563Obs/Z77HPCuRcTLJko8HnD5kulFY8b9euMN44+xN1U/IZt7N6tgbF4TXCgdY
373PRxwU80HgpeyaPRV1XyWC1qwbOTBj+ejYgdCwMUqR+BUZD1aWbJovBGuSzrWk6/dC7+CN0lik
/8nOJs4qtwPWQFbE56vPGQ+tRrC8FLOF9cUb3LEaByJJW8krVQqYB5cqnvByo6cm2dtVpzB1Vmde
0LvQ8d6B3vXGCviPqBK5LcUHRe2dOZjvXZMI3dWqORbPeoQ4tEnYA6XBdsMLcQjZdfqpaew9W9MR
C/vQIgXSQPdjgoYKgb0ZY7uqMwcPf+tNWLEKxT+MkUzakr+Rhjs3Di/k121U+xu34VETYVEK/sxX
YQUl5IKNi4UihExrb3n9IUlMk2jQlC6NS3Xeaw1okSQ+wXyXXbJ4OeovA/slh8U2tbpkgguGD1Gl
7erTjUcaSBWpHxOvW42MM6Qn4EqbbbJl5Iq68968kNlpIVvS9kzPfodAJki5d8U03vntfE65zqGd
oUJplUUv
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mb_block_hdmi_dino_controller_0_0_clk_wiz_0 is
  port (
    clk_out1 : out STD_LOGIC;
    clk_out2 : out STD_LOGIC;
    reset : in STD_LOGIC;
    locked : out STD_LOGIC;
    clk_in1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mb_block_hdmi_dino_controller_0_0_clk_wiz_0 : entity is "clk_wiz_0";
end mb_block_hdmi_dino_controller_0_0_clk_wiz_0;

architecture STRUCTURE of mb_block_hdmi_dino_controller_0_0_clk_wiz_0 is
begin
inst: entity work.mb_block_hdmi_dino_controller_0_0_clk_wiz_0_clk_wiz
     port map (
      clk_in1 => clk_in1,
      clk_out1 => clk_out1,
      clk_out2 => clk_out2,
      locked => locked,
      reset => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mb_block_hdmi_dino_controller_0_0_hdmi_tx_v1_0 is
  port (
    TMDS_DATA_P : out STD_LOGIC_VECTOR ( 2 downto 0 );
    TMDS_DATA_N : out STD_LOGIC_VECTOR ( 2 downto 0 );
    TMDS_CLK_P : out STD_LOGIC;
    TMDS_CLK_N : out STD_LOGIC;
    data_i : in STD_LOGIC_VECTOR ( 14 downto 0 );
    pix_clk : in STD_LOGIC;
    pix_clkx5 : in STD_LOGIC;
    rst : in STD_LOGIC;
    pix_clk_locked : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mb_block_hdmi_dino_controller_0_0_hdmi_tx_v1_0 : entity is "hdmi_tx_v1_0";
end mb_block_hdmi_dino_controller_0_0_hdmi_tx_v1_0;

architecture STRUCTURE of mb_block_hdmi_dino_controller_0_0_hdmi_tx_v1_0 is
  signal TMDSINT_0 : STD_LOGIC;
  signal TMDSINT_1 : STD_LOGIC;
  signal TMDSINT_2 : STD_LOGIC;
  signal ade_reg : STD_LOGIC;
  signal ade_reg_qq : STD_LOGIC;
  signal aux0_dly : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal aux1_dly : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal aux2_dly : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal blue_dly : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal c0_reg : STD_LOGIC;
  signal encb_n_3 : STD_LOGIC;
  signal encb_n_4 : STD_LOGIC;
  signal encb_n_5 : STD_LOGIC;
  signal encb_n_6 : STD_LOGIC;
  signal encb_n_7 : STD_LOGIC;
  signal encb_n_8 : STD_LOGIC;
  signal encb_n_9 : STD_LOGIC;
  signal encg_n_1 : STD_LOGIC;
  signal encg_n_2 : STD_LOGIC;
  signal encg_n_3 : STD_LOGIC;
  signal green_dly : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal hsync_dly : STD_LOGIC;
  signal red_dly : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rst_i : STD_LOGIC;
  signal srldly_0_n_37 : STD_LOGIC;
  signal tmds_blue : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal tmds_green : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal tmds_red : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal tmdsclk : STD_LOGIC;
  signal vde_dly : STD_LOGIC;
  signal vde_reg : STD_LOGIC;
  signal vsync_dly : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of OBUFDS_B : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of OBUFDS_B : label is "DONT_CARE";
  attribute BOX_TYPE of OBUFDS_CLK : label is "PRIMITIVE";
  attribute CAPACITANCE of OBUFDS_CLK : label is "DONT_CARE";
  attribute BOX_TYPE of OBUFDS_G : label is "PRIMITIVE";
  attribute CAPACITANCE of OBUFDS_G : label is "DONT_CARE";
  attribute BOX_TYPE of OBUFDS_R : label is "PRIMITIVE";
  attribute CAPACITANCE of OBUFDS_R : label is "DONT_CARE";
begin
OBUFDS_B: unisim.vcomponents.OBUFDS
     port map (
      I => TMDSINT_0,
      O => TMDS_DATA_P(0),
      OB => TMDS_DATA_N(0)
    );
OBUFDS_CLK: unisim.vcomponents.OBUFDS
     port map (
      I => tmdsclk,
      O => TMDS_CLK_P,
      OB => TMDS_CLK_N
    );
OBUFDS_G: unisim.vcomponents.OBUFDS
     port map (
      I => TMDSINT_1,
      O => TMDS_DATA_P(1),
      OB => TMDS_DATA_N(1)
    );
OBUFDS_R: unisim.vcomponents.OBUFDS
     port map (
      I => TMDSINT_2,
      O => TMDS_DATA_P(2),
      OB => TMDS_DATA_N(2)
    );
encb: entity work.mb_block_hdmi_dino_controller_0_0_encode
     port map (
      AR(0) => rst_i,
      D(1) => encb_n_5,
      D(0) => encb_n_6,
      Q(9 downto 0) => tmds_blue(9 downto 0),
      ade_reg => ade_reg,
      ade_reg_qq => ade_reg_qq,
      ade_reg_qq_reg_0 => encb_n_3,
      ade_reg_reg_0 => encb_n_4,
      c0_reg => c0_reg,
      c0_reg_reg_0 => encb_n_7,
      c0_reg_reg_1 => encb_n_9,
      data_o(13 downto 6) => blue_dly(7 downto 0),
      data_o(5 downto 4) => aux0_dly(3 downto 2),
      data_o(3) => hsync_dly,
      data_o(2) => vsync_dly,
      data_o(1) => vde_dly,
      data_o(0) => srldly_0_n_37,
      \dout_reg[8]_0\ => encg_n_1,
      \dout_reg[9]_0\ => encg_n_2,
      \dout_reg[9]_1\ => encg_n_3,
      pix_clk => pix_clk,
      vde_reg => vde_reg,
      vde_reg_reg_0 => encb_n_8
    );
encg: entity work.\mb_block_hdmi_dino_controller_0_0_encode__parameterized0\
     port map (
      AR(0) => rst_i,
      D(1) => encb_n_5,
      D(0) => encb_n_6,
      Q(9 downto 0) => tmds_green(9 downto 0),
      ade_reg => ade_reg,
      ade_reg_qq => ade_reg_qq,
      \adin_reg_reg[1]_0\ => encg_n_3,
      c0_reg => c0_reg,
      data_i(0) => data_i(0),
      data_o(13 downto 6) => green_dly(7 downto 0),
      data_o(5 downto 2) => aux1_dly(3 downto 0),
      data_o(1) => vde_dly,
      data_o(0) => srldly_0_n_37,
      \dout_reg[0]_0\ => encb_n_8,
      \dout_reg[3]_0\ => encb_n_9,
      \dout_reg[4]_0\ => encb_n_7,
      pix_clk => pix_clk,
      \q_m_reg_reg[8]_0\ => encg_n_1,
      \q_m_reg_reg[8]_1\ => encg_n_2,
      vde_reg => vde_reg
    );
encr: entity work.\mb_block_hdmi_dino_controller_0_0_encode__parameterized1\
     port map (
      AR(0) => rst_i,
      Q(9 downto 0) => tmds_red(9 downto 0),
      ade_reg => ade_reg,
      data_o(12 downto 5) => red_dly(7 downto 0),
      data_o(4 downto 1) => aux2_dly(3 downto 0),
      data_o(0) => vde_dly,
      \dout_reg[0]_0\ => encb_n_4,
      \dout_reg[5]_0\ => encb_n_3,
      pix_clk => pix_clk,
      pix_clk_locked => pix_clk_locked,
      rst => rst,
      vde_reg => vde_reg
    );
serial_b: entity work.mb_block_hdmi_dino_controller_0_0_serdes_10_to_1
     port map (
      AR(0) => rst_i,
      datain(9 downto 0) => tmds_blue(9 downto 0),
      iob_data_out => TMDSINT_0,
      pix_clk => pix_clk,
      pix_clkx5 => pix_clkx5
    );
serial_clk: entity work.mb_block_hdmi_dino_controller_0_0_serdes_10_to_1_0
     port map (
      AR(0) => rst_i,
      iob_data_out => tmdsclk,
      pix_clk => pix_clk,
      pix_clkx5 => pix_clkx5
    );
serial_g: entity work.mb_block_hdmi_dino_controller_0_0_serdes_10_to_1_1
     port map (
      AR(0) => rst_i,
      datain(9 downto 0) => tmds_green(9 downto 0),
      iob_data_out => TMDSINT_1,
      pix_clk => pix_clk,
      pix_clkx5 => pix_clkx5
    );
serial_r: entity work.mb_block_hdmi_dino_controller_0_0_serdes_10_to_1_2
     port map (
      AR(0) => rst_i,
      datain(9 downto 0) => tmds_red(9 downto 0),
      iob_data_out => TMDSINT_2,
      pix_clk => pix_clk,
      pix_clkx5 => pix_clkx5
    );
srldly_0: entity work.mb_block_hdmi_dino_controller_0_0_srldelay
     port map (
      data_i(14 downto 0) => data_i(14 downto 0),
      data_o(37 downto 30) => blue_dly(7 downto 0),
      data_o(29 downto 22) => green_dly(7 downto 0),
      data_o(21 downto 14) => red_dly(7 downto 0),
      data_o(13 downto 12) => aux0_dly(3 downto 2),
      data_o(11 downto 8) => aux1_dly(3 downto 0),
      data_o(7 downto 4) => aux2_dly(3 downto 0),
      data_o(3) => hsync_dly,
      data_o(2) => vsync_dly,
      data_o(1) => vde_dly,
      data_o(0) => srldly_0_n_37,
      pix_clk => pix_clk
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2022.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
VHPlDkoDlWlBfBMvPBmGYmaek3s9hXXhjF28kllYPnaNm3TSnzzpXHWHc8Ye9/2L2yiQfJ1hTWou
Ia/zeQ8h9/dtr6QB5YkyW4wlb/LbMgXb+DGIXPSllNl0IMsRQIcQDbcQm1bO/nlhb+2pjxiuaQrl
DbvxoDwPs7z3LunRxsg=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
lmIhoX8hXuc7tNV1sXY1K2/gXL7Y7Hq73qQF7+x03UWWTRd3uhGmVQtOMVbhIW+66UkWUHiD26zL
fzqGor8bgSNGpSFyS11k4TwLQT4OfAMGO8C9Qmmh4+VENBnpS9TW+wHzCv8oUwht7xYtYRZvOvYK
F3fMppz2sBkUd1lciw98ZE/UmNkhqBuMfIYF43j45DEJ55PBhOZNg91Ls4v3qBHyBAaYPFFoMry3
d5Fw1PZyFQSEOSSpwgyds2aN0g6oIwl7zm0LJrM9VDAOxBUE50hk+oHr4jj8J8UhHQJnlEHm1Idm
rvxKygNKRvfSpa90NYxZJFYgqnrMYg+19+9aZA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
VkyCjO2onoeZWEoYQ/4ue7X5mkHyTYVW9xjdoTsGS4GdP/Q64VaCZL/jr6R8DVDXPMnH7tRMrDpo
jpYBnyzSgOkfgqM+96ioC2fDyAaG4gYgGLmrBR6qK3/mxXwAZZX+GJ9R/eWXkc9h8xN+gsSSX6/M
jIQCgeT6q7PB4dWT6KY=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Iub91V+TnhVlZCSLu6iKmFjix71y6/l83OPTs8uewWvkE7WcqYxEKi9fonXEkzAtWzuKwEUqnOlN
VBsNJqPUdKcd22q523mrdt89mpdosWD+hvZdO7ELhJniY5u9h49FFkubpN2JiUTcIcKEYxVNlds4
wyvaYUqbPVH5v2ooJwDdimS4GVn9HerCOgPwfshvQDNlMTxLcYju4v8BHMc5Rub9Q/ihvpQU74v2
ouZ9XIwA+C6pBLwvaqS8jE7HXOokgqJilaX/W/t+KEgiFry/txRTMU9WMD7tCN7lcfjCydmS3Lq+
3u6Hsr0S8BwNjcaDpZDnBTygUJd4JSqREnk33w==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
U46EWFmKmpZGaWfyL+dokyQtJtaOYsa7HCW/+fdtw9/yHKTWFpmqKBZngBj5rPkNhtTDDCJkqsYj
tUXg1j4tgIBaCQn9B0q/aG+B3gPLrudp9hLL25mVbsfiTzdekiV2hJMmhuMoavKKPJHC6zyW7kZi
80er82OQy8h+Df/fe6TRjH9xEt3/b80tRKUMbxkLfnnkAyyf1KfOhB6/uyI4mwXuQR+DsAbzybKR
YtXpOiW72tGrXTFlzcwbHamWZefqsilVpBw6V5dh33vYKGx50xwWpj76maAkpQrOpB7zufeldJe4
W1UOEN84AZdRTLkVSxamWo/wp8nP9fiGS/ItRw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_07", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
qczgIJYpE/SzErzK7eWJBGcDFEzDLm8cKbwJbPXuM6YnJxx44W+E60R3war7K2QGFAkOoCDUtDC7
SghJGF32btaDLzeKm0tQ669sBtQmMIaBrlt7I9QBkNM8zN9GL92qxNC9o3UVWMOYy5BmH8nUPgcE
O6lRubeltlrTuDe7UJQ2nEPHcXjpUJJ8dxktyW+LovBy1OxW8g4GRAsmEJsoOEg0HuDdWcc4IshJ
PvwPJ7LblELAKsdkSt65y9VaklaEm7MlH4ImlgIa74TgRmutLUbWxM1QYhGE5rAzFhGU5i3RJOdx
L3N7GGGvLMW2z9NSHbIFX+/eNII9fNJ9nZbgLA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Ti1NUgDv8YPk90APMwfu/mRr38QYwAxZfv0T6zQ89YS55t2EquEGVqrEafYX6rTydLOw8le1Oucv
f2oERpSSSTih/ScZneSZmuPE/Zh2BU1Ajv0j+/+0uEWXU+5lLPbDJjnapTmJXih1MYPf0SHpZZmE
BKj2IEBI9MPZlh6bxpa5BWJnyPdAvHf+UNaMXU9+pmbtrzUVebql4mFJu45Z3+ehmFY4FBW3zXMF
44C4TlHACLwL3vHVMCVfeKhgdVDbpE+/IFhTStz7mZ9h9RKGanQcs6YDVM1R+2RKA1QT1fX4FiQc
1V+FGmrm1ujxmFGXwpfNKByVlfCY0oWhRJCYYQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
HuEXFK0NXt09xU2yxxjng1OLsT+ZEM4EhqBgpr9D2ljw2vDaMBrqEsRQTc2B9soDq3ewDduHJXBd
OGYxkPnoN6LhjULtB2nTgjcH6NxA4puZ1ZNcndDndVBo8rTW5W1OqHq6InAG0CqPpTIkuqz3ECPl
EysI++MCDfH6tIzlekxJFIJ1McJsTq5rFuLzMMcrmkBxgcayDpOcCFuzZzCczxmt/cCCIKmDybwT
OQXmOcLJoYLP4sFu6R9c6xO8i6p++crv2N3eIxZHKbek9xBBZqQM9EYuEtsbkqAs9XZpa16i5njR
BDFxTKcP6r7JgFALJE89AZhBbate5JXWp0v4ECZD18aEL17CipwcWPutNMdG1apzSPP5y59n7rMG
yxBPz1gKHc3Emkl4WcO0hjICxqmO6dMXoY8JvBSf6ry2l0sH9Ihr3Bq5WWmlhPHnoaNr5jl//vNe
KfToWtn97eoVSt1LnmXXnSpdigbHr0UIg8AdkpdkuNRaWdVicDdgSo49

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
mokwst2bn6UxD6V9UdIgCIG1QQ/d0FiJqYGOTI2eHPV6YElaLjnJ8DnQmZnGS95o3x93FDOoa58C
RwYsX1fVoVtXkj1LuZq0k7q9vEe4T8xMjpkeYtIHY9k0Xhy1Lq/xRlfzGAf9fvf9e+f4r7aR/Sb/
uCZxxugG5niTwLENY1n3NthYL0jvo8Fmdw4Qg0nTCGWlVCws+09K0g9/lx6I9EcuHHemcHO3fOZG
lMc4NaPNozKwnyDMoWUkwiVxyFEPFaQLNYqzjvR+CqrWfhFLo96JWhL+eaDoNuZoBVYQtNH5ZwBL
BoO27Pw10lgcReGlZBz3BLO7T4ddynCx0+eSnw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
PiP7AjOQqqouyQMoBQqgWIDhUSViq94rIvGiIJ/UKMDspM/yXw1caE8AhWHTjYckC4yLpPAz5P6s
1Z6flzDPrzVwg4e59X2cc4IMCHhedna0rDO804njcc6amRDTeLsMLTkWfvomB4xwszm2AgT+PRnB
WHd09ZUDVFjiBXT+Oa9AicgGJHrX3w823yBPuAa704kje/SzgtiDpcTU1eLmLhLW7LpEd9KIHd9s
ER7Uk9Orws0Kq9PMTqMX4hMn5K5mFakOeOURiEbUjdv5RiIJ2g/PlQXSItM8fHsBTQa6fOaJwQTI
vHwK3a8ZBHpfT1YH+n7wNiNUZwD4SFXm1QVx4g==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Ul5ZfTHJwMctaNhYRortUZizYMPYRef7uYqPSuMkxsArnxI/cjGh+KRMwzV86hyp/6TXSJIjm5ec
2wX2UONdPN+DOJ84jYC4JbgJQrPnTj7ioD8uLX/WlyPcQzyF5keqFgj5eR5s13FskVWCuAWf5m9w
mhFEKFjVXDAr7gVgAJh/hL8P6Psrnf+LGfiM8JhnDepsHEYykGlpD3fzru2BGgqHWqPqFMcnyVGl
vysaIXiJz/eYKvO8RGcgd3DJAM/wPm9A0m/DWcmSnczOgTjoqkHcBg2H5uJMLvufzmjImi6LYEqq
v04ESDEN31cSUzqUYcayvMFOnI/WNsWbFIa5+Q==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 5088)
`protect data_block
UMGeoZAhJbY+DkZZ028D5yzs6KT+IXvPqC2XBglegqY0s4dX2IuwIYmXUOfPJTokPmf8xId86vbi
IjEmJ7a1CIRz/hareqz2d5ixf/NIiFTYXrQR1o30dhCby3RsLX6hAy6wGrqdR9+0uj4fhvYBEnxp
5ensxdX5t1/Tl2ygmHGiJVLl4JTQWaR0QJS0W7SSfeUZwk2d2k9DlhtaJekqbpJ9mjeK15SQkhrk
Q8kn8J1hwgFErbo0l0MXLhV+vUwHL955xmC3fxPfynSh+q3qhXsUWImjdX++WDIE1tIoTtPlNCYC
j/klkiL4+7CzWobNZZBlBjTF1OiKJrlB3hNupDkcI97cXOyXKIMRyW1MYdejFTlDSlLPyt2ap/sB
FOCCQ4oEZPkur1ZdFcaqeer80vUccsSMIeXGhyqFmNwgh1o0whNPfnMmaMk0+mUYRdX1ftkCPWYE
2VMbyUDBq4j9OZjHS5xXwp1GAyoeDsW/sHxzyh3iwLB3W69/dcNx+kqT5fRNwsrw6D0SVgDq8BY9
4wH9qzxDSV7cGxMAaARvX1uoponsAl8RTh/JGhzcvXqO9MiUfja8xDkUJCH9RxfIGhHKnwzILuXf
NT0iUGEyElHrmpQ6KzgWlyMHsgqK9LQBTjrUzTt+m0bwsY7VLEMavVXC7k8gA6nI7knWFFGcNa9v
YRrWdWfHohkyegl85ZtXemT85qXTI8tO5ornRS6rFezxMZhQ+hMLOjWUroBQ7dHrwYADShdveihq
bDqxF4r8nvzz0qVXxPqgrNKbTeI5XD2qMy3AADJpAYfJUMU2kxY0bvdTYrKgLMm/0LjsNdxkEXi+
eKkUx9Cow6lbKPflKTf3looQ1isKD/WpSddpQtSUKOJyvFKe8OoT9/EoeFEkfEYGtZozeYqhpp2i
+nJ6RGvt6PUQiSjLI7PO/iexQIm8kBujbv6r6LZxAYSOBSx5Ysj0zgf/l5Wlwx5mSFqrerYBotbP
tKDUuicuPGuzGwYGjOSujg1XBRB6fotm6G9dSEKEas3E3YWjRDmng21swfi8WRBuqfWJtBYdzKro
q9mmkzpJQn0m5EONsjweWF9gM4cSdiMLDSzkGITj1Kg5np+eA924u576HjTX/tUJZVKdg/YvVyCn
VMUzVIg0Y5JwwVEASfTf4c//K4oOUdC20W974iaAdW0alSjeSvawETlSch3931sf1/auh8nVLIHx
+6U1FzCqo0Apsd15GS+DYlpD+/3LfjY5Nw+VPS3wuAcu5HJThlGuHeRh0tZkH/NMPXJ0sCP28mdm
gRrRL4V1lw/r5lQYY5dA45QgsDSysUsrFHa5kD81vayxlE2mkcQTV11OCox1kv6t+hMMDTnQKCwe
/Uoewdnk1Huw/hcP5NOdtqVaNKIf4YmM/n/eE22HFTLJihtkymjWUQiuGQeGCbDJXHoTKx+wsdEh
BekKVmfkYNKCCwylJk0JNJmJTvat3BZH+ip4BRmQRlqEjKLrLG2yG1LN3MmBY+ixH14E/cHOLVFc
8vSF8qzXdmrs/RhElD64iIPQv/S1vy9wvy1hMRkaTXV0r0bXFQp/OdRr5+410/AznkkLTVtHLj4h
bpGYQCWDvGidiALc5N+2KNuUs0lCcJF/r31fnpWx6nWm/SzS4vEOQMi5HGcibyItQdZS8ALBmi16
y+iMzuV7vJjs9HYcRC3i3mldzlOZzQHbcxaKSS3dl303zcmmHnotSRTTc4CyeO54vwmfEy90Z5VD
zP20B2fpo9vB3Ls0b+SqbuswDoCWDc6Ngdh5I/wABpYBP9BBuUxBa305C7yqzN7zvqzGVu3N2hCv
OD4pmIt6bKrgD1IcHtwkJyZBI1eQj4lvCZB3aKlTMEBu0OMub/17r3d5kgRIgOkfYCLcf8OB1PXa
FaDDJWL6w0esR6x6z6vQ/OdD2pYgs3aTWlQ5tfHNw89sLnFFBPUFjFzWB/uiD+MTu7T2dhQLD6aJ
gCJRaqZLnjCLE3JNRCyGvuE8gGhWR1n1mZsogKl/CM6w1sBFOpcoMAtUx0PxsMEv+XkGnZpBst5M
gpihXlzMbbVie6w1q1Di5Tdulwh3coOJvU3HXB41Om6DvcCtKq8yJyfYnjH3qxhQCa9S2Tznof47
46oDw1VRZ0040xndmu1gg9tuj/4G8p2DIsd9lYuOl8QpwDKYO6JyNSAdrQVvZ7P2qtPf5NVcXpqK
6EkQdmTBxvmD6ux5rqiR8RBekduo3gj4sInSriCKVoyqXQ0qJSOGMEzuNAhA8EVeKnf1uQWLJdY3
Zu0Uw60I75j/C8oZXByjmVpon5DqStv3yJtYVspUWi1iMve3gcp/u47h49NZjD3mzJ07d+mJVf1E
0JJEOnqmpasUmFsoMIJLwRUoVPchv57TdVhrXDLsRT9zo0CqFSdQn4BQCTTMJW1hUYxwpXQ64KB6
WUhGKDOrzhy7XdpR26YLW4QURGV2PEdeN4HNNirWlWWoLJ2w3EUi71fwB4oj/bFTJtWV1a4OVfBM
z8Plcn+jzHGMJJUMH+i5swdkDohR5zSRc1rtfSAKga1exSIdH/xDwFVVC1mwELyjPxR3Atbdg5Qo
cpU+9K6sA2Qh6FdfURJHyOAg9VX2G8ZgtwDg2CCEXQ5PyeTHV2e2flUzed9t5xWuf7+S/54KjYHK
J1JF+powfaS8+2B3hvsCo4hXMXhihmJkaqS9GyNYAJYqnIeNPpYDI/qF+wAFYWgzeDi8KFyklijU
piBk0/Zigu6VGgzdIyY3wljMpdrLDemCAMAgGF842sTzsElO+E546y32UEYFfhFEtF4sEj89hE+y
kq8Vewmxo0MycrsPYgAfZiFC7EFJiCl21xSL1YJKEJmt+BVBXWWOtz67LuS/F3sJQ5cQ/95o0E3R
uAt7qNkU9IkZy0sTlDaMcBfeF3FuVTc4hsI9bqoNdUeYRYnWN1d4+7d/rQgTq/62J8pv+U6cH6sp
h7/UukgtPN1EGGV/ukxXZbIJe/KQPCu6VO7fNvVqrmfYdvgy1RTw6DdvK3pBZSNCPQAep6DtYo8M
121IqRv7iyWYifZxnBmciUj63pCzIDfrMWEF/hLW1kMuQJHGeFxrjN+eQc0D1zj1h9mgo2l9J74x
2pKk82Mg8Gash2PODy2XVBfKEOE7ASNeWNHuDNMzhn2bLi7Q9wnmyaIrOKF48r8UMJgEzbHMtx9I
vgoFK3f20A8JrjuQdvQlu3nJxmWCum1rLS9Q8kzVrgu2aeiyKqjLIiqINU3j5/v0q9/GyB+SHPJ8
1HWPXIJJyzNuIsgsGXU1m4qOgsCiILL+vPtJLUPBWEbNH7xeJZccdPQrz1HXPWCjJZzbnqd3Pzzz
1RTJXAeWDcy1ezQRrJ+zzF8VY/RUF9U0VGzZ5solFYrDIIojHHw8KohWbIjuKjTaxUEPjAaHJm/E
macYb/5UCZUpPGyL1VBYjT8mzLhOzIJeCWZvUdmIXzW4hcwcYBT0OhReTtTX38vhzAGCt31x7FiU
1gdB15g5ZknhgTlknvPCTzd5tRCS43jaE7Rxz/vYrEE+o3UzRotJJG+eyVDTiLeOROczVBRUApsq
ZsNFqo5rPCy/ORCUdFeB7OqeX/PTExmp0ZM4kvzyg1o9PbUv9auhNG4uBajOoRW3VYd/PqcSBI6R
e+RSQcuTlhTnGcxz7zqeBF4+mH3SVafGAyKmfj7HcZd3lVMKEv5tsK+y/dkJrWPKM0Dvf8Z6dOr9
6LXWPY7uVDzKQYC5my73SRf+fhuCCnEzHfT6xWZM4HoMmO6EK/C627QBXTV/P+JrEADB2M0t9RVy
h8lx4ntdBEzHFjpW5X5+iT3FNSu8n6RlMeaQuAlMzUeX6zQgMAhfqUK19RYltUL/KyEQOdARz10q
lvzjuQ1fwAkwXBGMDOXpieZFI5t36tYmBaj+nT1uyOSXZU1J5YFRMuxg8nnB97WISylOgOi0iX+H
/sJiA6GJIGpNtGJ5Jui95nJWLXg3iJnt/F1he2I0w5J/uQk5cvgj2HXElEDt5eIqLqM3KuU6vS40
qZCRpr2Me6m8dLNx/bz81Ycl8GohN6u4/MMMDo0RN5Y8otnpC9IdJ/99ulYrtYCEgUhwMEYcGGiI
kDYrxwhxjed/lgkm01D8wE1MwRjnSeEQrGo7sWWZlWh4BOrkW95gOHHBhuceM4Tm7tWpy3fFKv6B
nABmnUwBqJSBvF/kPVXbMdU/rgv6aEJhvJQike4kto/kLqwrNszWYhhvh7EHkpRhibKoUjsntTXI
vyPoHrRH9fRT7nhMCtjdxE8T0hqFJIhYP8NhQYIVKmnfABYu/QXyTIxfQzSmecSx7XAxShyByJsT
ewnhzRNBpK/PUkN0TW2MUxMAYyCQ/mS2e5WFx6szEJfx/IZHWFHS+Sl7xrkeqwVtIklPZgK5H6Iw
Su5x+NS8tr4SKc79w2t/8+wLlhdFr20DWZI+a3b3ZbdyGst4LJST/i5WDHbSa/1taHvIG/lolVbp
cd8I8KXux2vymS1wm3sUBnFU1ce9DKijCRlNL3QSzZQHk636wztnehw4ZZatklk3djFU/75dsPCf
70wDZ5qWchPCO9b6vb2EcuPRrxkUKQEihMJij9DstGJOI7X5gGUoBEY2M8RhuYZpalyzJtgJ2MZH
JNPn8kHc4wxBVpJR7ubq8AGmJOSWHfXwWIK14GsJq7DCALAz1wFjNDa+5SSFS3xq2VBF9Q+y7epd
gSzede/KK5XBvGuLz2R9/b1e5HucCSO3Hnz/xc0IQeqt4tVhkOXZG1NwCJfZ/DhW/Ht3cOV/7FqR
82Q0f+bRQvAPaA74P/LDoZUrUhTUjf8HUhsORFbZzsIfqD7ugg71odgNNEEWaR/qHA5RQ7P01QbE
ljjV/cqATHNwchPmL+rznxCyTeiBLUbXtd5ROGxSlyymTO0ZYDxuiFO5Dtprk1y57KWXqkL2gmWH
9bjDDuFpvusi6VaLanW/ikRU/E2Xqqo/2iDYnQzMcOPCAun+Z2VXwBIApdqylfW6IuiwOkmRK/kx
02jfRiiCBwdVIhT3NDjFbd3NKgqXv93cm4ZaRUa1pyMCyU6lEpJaFXNy2etokXN7e6DL1IcYmXvh
26/1kkiBda2mcr71kb21U1+jBkZz1vhwy0K6oWxwoC8qpbiPR8czZ8C7Tk/ncP9qVWaEc66dCsZS
R/t3CMA5PAuKk/Ft+oau4afpuWCWXMmxm67lWT0pwaWzPk9xzPBvGoSknaESVCI5Dc2vfaYG1DQu
quTlonzB1Oiil6Vj6Dg/A49hE0PHnv3mOtzxM4qCO+F5jeoSBrG1alnvFKKBekFaJJ1RT6eyiaIz
DPtAWzG6kW86Fz4cCET0yn41UW7oVSir88PirQO9wr2rt/U2GQs2uHrBjRklib/2ortyy3owZnKO
kSbHwWKUtRF7ZxhjiPVoATvfiZBZVB25ttPlIUFFhRniVLsc8cLAMRBhKgdLn+EGRM4JamwyPyzg
+rRwLc3HGmjyzhX8WY4uCDIH8uJ/wbwPipeWm9JnoVttXTyjwxAJXo6lOKkQXwLo71eUmfcmOes/
lvOa6c7HRbTAo/JKP4YEXhgKi2EBlG7EeUgHtJwCH4W+BU5s9Z6zxIxlIIW5ZhDzeqCu9YFh4TVp
MT97aGjJ5OM1OqNuQ23JCHV9+HS9dKGbkDL8gduFk0Wiw6On83Di396qKaQmpVc/eJR65DJ0kMAT
a9afnwsHlwKeUrPfOSke4ZPiLs8WcdnVVzNMOGPNlF87PHIiCcfGmtiit310RUn1U5k13sfXbjZ6
ecEp4lRFZuEWIDnbZIzv4ZgqfFi91GoiRWpkh5lv5UVVkHt0LElM1uRfijQ9KVCESvH5NH+C+Vhc
Uhq8FFh90dn1bqSES56gs8FZpDhBdIvwDWvxF4649ldU1l76dD65OVSD4iiGZ+8Rwx1OnvWqp10C
CRMEF2M5pU0DH+ZjeLNZev3aYC51wZ4y63wv63XI5zlO23jPucy++AiiflcoIBl/7jb6SwrnFQLb
LWeE98ONm1QiPLVISuIw1PujzWHfREMoeBwKOXPJapQDbzPANZvnTR4G1Xi6XWFs1h0YKmmJYy/D
be+euYbxoj/ZvgZfFiC8npRAavPM0ncWYP2H/19iJCPQHiK3qpMh1KABdsnZMccvan0i+Pl1Xatr
+q3ISgDQrOX5JXvyiw2yilKwaNMxEEeEwQ7BrLja25s2evvhl39f1NgeQQv/OvBS5XRw/R58xpOh
cTwdy6W17cHZHzWIvZGgvCjGtBweuZ0YOCLrfGMTMx7NTQZffjW1QjhiO/TMd/AhPXMVpl4usLIx
wt3HQ/gkbQ9Ak3oqeYW97OS51fx563fO51SXUvnLkL3d7YQDin02qghzOAzwLin4K+NvQa5QVNfg
rKsVbf8QXLXPs5bI+hhM/LUd2z6GLzBCI57BfmVtzZOY/A5EVcSI97MWvO4759FDaSFnH4XsTime
9zReZ9Qhqm7Pz7oDXTzv9gkYlQHif5rZuAGt6bpZBMlBTpUnWUsXxw42PO597a1+nuvFR/y2/clW
LLjT52/gjt+8rvmO+Mjj36AAb3CqPw5Viyi3A5kMFb3oghph5EG+BSN46y1S13cFsgR3zrCLIAR9
aunrerGN1ok4TIGJ9Gi/LgElJWQOd+1uf6zSSnmGN/CLwIX4l7VC/6vM3p1Gk8CdrBqRSZyyc9w+
4eppE9PeU/pJv2eK/jvgVucFUNtW4nzLlZOKu2E0to4C2zBh/BzZpDSwUCYqgCnNM1K/ry3+wO73
i6g7C2EYTj54ePTvy+vo
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mb_block_hdmi_dino_controller_0_0_hdmi_tx_0 is
  port (
    pix_clk : in STD_LOGIC;
    pix_clkx5 : in STD_LOGIC;
    pix_clk_locked : in STD_LOGIC;
    rst : in STD_LOGIC;
    red : in STD_LOGIC_VECTOR ( 3 downto 0 );
    green : in STD_LOGIC_VECTOR ( 3 downto 0 );
    blue : in STD_LOGIC_VECTOR ( 3 downto 0 );
    hsync : in STD_LOGIC;
    vsync : in STD_LOGIC;
    vde : in STD_LOGIC;
    aux0_din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    aux1_din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    aux2_din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ade : in STD_LOGIC;
    TMDS_CLK_P : out STD_LOGIC;
    TMDS_CLK_N : out STD_LOGIC;
    TMDS_DATA_P : out STD_LOGIC_VECTOR ( 2 downto 0 );
    TMDS_DATA_N : out STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of mb_block_hdmi_dino_controller_0_0_hdmi_tx_0 : entity is "hdmi_tx_0,hdmi_tx_v1_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of mb_block_hdmi_dino_controller_0_0_hdmi_tx_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of mb_block_hdmi_dino_controller_0_0_hdmi_tx_0 : entity is "package_project";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mb_block_hdmi_dino_controller_0_0_hdmi_tx_0 : entity is "hdmi_tx_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of mb_block_hdmi_dino_controller_0_0_hdmi_tx_0 : entity is "hdmi_tx_v1_0,Vivado 2022.2";
end mb_block_hdmi_dino_controller_0_0_hdmi_tx_0;

architecture STRUCTURE of mb_block_hdmi_dino_controller_0_0_hdmi_tx_0 is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of TMDS_CLK_N : signal is "xilinx.com:interface:hdmi:2.0 hdmi_tx TMDS_CLK_N";
  attribute X_INTERFACE_INFO of TMDS_CLK_P : signal is "xilinx.com:interface:hdmi:2.0 hdmi_tx TMDS_CLK_P";
  attribute X_INTERFACE_INFO of pix_clk : signal is "xilinx.com:signal:clock:1.0 pix_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of pix_clk : signal is "XIL_INTERFACENAME pix_clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of pix_clkx5 : signal is "xilinx.com:signal:clock:1.0 pix_clkx5 CLK";
  attribute X_INTERFACE_PARAMETER of pix_clkx5 : signal is "XIL_INTERFACENAME pix_clkx5, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of rst : signal is "xilinx.com:signal:reset:1.0 rst RST";
  attribute X_INTERFACE_PARAMETER of rst : signal is "XIL_INTERFACENAME rst, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of TMDS_DATA_N : signal is "xilinx.com:interface:hdmi:2.0 hdmi_tx TMDS_DATA_N";
  attribute X_INTERFACE_INFO of TMDS_DATA_P : signal is "xilinx.com:interface:hdmi:2.0 hdmi_tx TMDS_DATA_P";
begin
inst: entity work.mb_block_hdmi_dino_controller_0_0_hdmi_tx_v1_0
     port map (
      TMDS_CLK_N => TMDS_CLK_N,
      TMDS_CLK_P => TMDS_CLK_P,
      TMDS_DATA_N(2 downto 0) => TMDS_DATA_N(2 downto 0),
      TMDS_DATA_P(2 downto 0) => TMDS_DATA_P(2 downto 0),
      data_i(14 downto 11) => blue(3 downto 0),
      data_i(10 downto 7) => green(3 downto 0),
      data_i(6 downto 3) => red(3 downto 0),
      data_i(2) => hsync,
      data_i(1) => vsync,
      data_i(0) => vde,
      pix_clk => pix_clk,
      pix_clk_locked => pix_clk_locked,
      pix_clkx5 => pix_clkx5,
      rst => rst
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2022.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
VHPlDkoDlWlBfBMvPBmGYmaek3s9hXXhjF28kllYPnaNm3TSnzzpXHWHc8Ye9/2L2yiQfJ1hTWou
Ia/zeQ8h9/dtr6QB5YkyW4wlb/LbMgXb+DGIXPSllNl0IMsRQIcQDbcQm1bO/nlhb+2pjxiuaQrl
DbvxoDwPs7z3LunRxsg=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
lmIhoX8hXuc7tNV1sXY1K2/gXL7Y7Hq73qQF7+x03UWWTRd3uhGmVQtOMVbhIW+66UkWUHiD26zL
fzqGor8bgSNGpSFyS11k4TwLQT4OfAMGO8C9Qmmh4+VENBnpS9TW+wHzCv8oUwht7xYtYRZvOvYK
F3fMppz2sBkUd1lciw98ZE/UmNkhqBuMfIYF43j45DEJ55PBhOZNg91Ls4v3qBHyBAaYPFFoMry3
d5Fw1PZyFQSEOSSpwgyds2aN0g6oIwl7zm0LJrM9VDAOxBUE50hk+oHr4jj8J8UhHQJnlEHm1Idm
rvxKygNKRvfSpa90NYxZJFYgqnrMYg+19+9aZA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
VkyCjO2onoeZWEoYQ/4ue7X5mkHyTYVW9xjdoTsGS4GdP/Q64VaCZL/jr6R8DVDXPMnH7tRMrDpo
jpYBnyzSgOkfgqM+96ioC2fDyAaG4gYgGLmrBR6qK3/mxXwAZZX+GJ9R/eWXkc9h8xN+gsSSX6/M
jIQCgeT6q7PB4dWT6KY=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Iub91V+TnhVlZCSLu6iKmFjix71y6/l83OPTs8uewWvkE7WcqYxEKi9fonXEkzAtWzuKwEUqnOlN
VBsNJqPUdKcd22q523mrdt89mpdosWD+hvZdO7ELhJniY5u9h49FFkubpN2JiUTcIcKEYxVNlds4
wyvaYUqbPVH5v2ooJwDdimS4GVn9HerCOgPwfshvQDNlMTxLcYju4v8BHMc5Rub9Q/ihvpQU74v2
ouZ9XIwA+C6pBLwvaqS8jE7HXOokgqJilaX/W/t+KEgiFry/txRTMU9WMD7tCN7lcfjCydmS3Lq+
3u6Hsr0S8BwNjcaDpZDnBTygUJd4JSqREnk33w==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
U46EWFmKmpZGaWfyL+dokyQtJtaOYsa7HCW/+fdtw9/yHKTWFpmqKBZngBj5rPkNhtTDDCJkqsYj
tUXg1j4tgIBaCQn9B0q/aG+B3gPLrudp9hLL25mVbsfiTzdekiV2hJMmhuMoavKKPJHC6zyW7kZi
80er82OQy8h+Df/fe6TRjH9xEt3/b80tRKUMbxkLfnnkAyyf1KfOhB6/uyI4mwXuQR+DsAbzybKR
YtXpOiW72tGrXTFlzcwbHamWZefqsilVpBw6V5dh33vYKGx50xwWpj76maAkpQrOpB7zufeldJe4
W1UOEN84AZdRTLkVSxamWo/wp8nP9fiGS/ItRw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_07", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
qczgIJYpE/SzErzK7eWJBGcDFEzDLm8cKbwJbPXuM6YnJxx44W+E60R3war7K2QGFAkOoCDUtDC7
SghJGF32btaDLzeKm0tQ669sBtQmMIaBrlt7I9QBkNM8zN9GL92qxNC9o3UVWMOYy5BmH8nUPgcE
O6lRubeltlrTuDe7UJQ2nEPHcXjpUJJ8dxktyW+LovBy1OxW8g4GRAsmEJsoOEg0HuDdWcc4IshJ
PvwPJ7LblELAKsdkSt65y9VaklaEm7MlH4ImlgIa74TgRmutLUbWxM1QYhGE5rAzFhGU5i3RJOdx
L3N7GGGvLMW2z9NSHbIFX+/eNII9fNJ9nZbgLA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Ti1NUgDv8YPk90APMwfu/mRr38QYwAxZfv0T6zQ89YS55t2EquEGVqrEafYX6rTydLOw8le1Oucv
f2oERpSSSTih/ScZneSZmuPE/Zh2BU1Ajv0j+/+0uEWXU+5lLPbDJjnapTmJXih1MYPf0SHpZZmE
BKj2IEBI9MPZlh6bxpa5BWJnyPdAvHf+UNaMXU9+pmbtrzUVebql4mFJu45Z3+ehmFY4FBW3zXMF
44C4TlHACLwL3vHVMCVfeKhgdVDbpE+/IFhTStz7mZ9h9RKGanQcs6YDVM1R+2RKA1QT1fX4FiQc
1V+FGmrm1ujxmFGXwpfNKByVlfCY0oWhRJCYYQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
HuEXFK0NXt09xU2yxxjng1OLsT+ZEM4EhqBgpr9D2ljw2vDaMBrqEsRQTc2B9soDq3ewDduHJXBd
OGYxkPnoN6LhjULtB2nTgjcH6NxA4puZ1ZNcndDndVBo8rTW5W1OqHq6InAG0CqPpTIkuqz3ECPl
EysI++MCDfH6tIzlekxJFIJ1McJsTq5rFuLzMMcrmkBxgcayDpOcCFuzZzCczxmt/cCCIKmDybwT
OQXmOcLJoYLP4sFu6R9c6xO8i6p++crv2N3eIxZHKbek9xBBZqQM9EYuEtsbkqAs9XZpa16i5njR
BDFxTKcP6r7JgFALJE89AZhBbate5JXWp0v4ECZD18aEL17CipwcWPutNMdG1apzSPP5y59n7rMG
yxBPz1gKHc3Emkl4WcO0hjICxqmO6dMXoY8JvBSf6ry2l0sH9Ihr3Bq5WWmlhPHnoaNr5jl//vNe
KfToWtn97eoVSt1LnmXXnSpdigbHr0UIg8AdkpdkuNRaWdVicDdgSo49

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
mokwst2bn6UxD6V9UdIgCIG1QQ/d0FiJqYGOTI2eHPV6YElaLjnJ8DnQmZnGS95o3x93FDOoa58C
RwYsX1fVoVtXkj1LuZq0k7q9vEe4T8xMjpkeYtIHY9k0Xhy1Lq/xRlfzGAf9fvf9e+f4r7aR/Sb/
uCZxxugG5niTwLENY1n3NthYL0jvo8Fmdw4Qg0nTCGWlVCws+09K0g9/lx6I9EcuHHemcHO3fOZG
lMc4NaPNozKwnyDMoWUkwiVxyFEPFaQLNYqzjvR+CqrWfhFLo96JWhL+eaDoNuZoBVYQtNH5ZwBL
BoO27Pw10lgcReGlZBz3BLO7T4ddynCx0+eSnw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
PiP7AjOQqqouyQMoBQqgWIDhUSViq94rIvGiIJ/UKMDspM/yXw1caE8AhWHTjYckC4yLpPAz5P6s
1Z6flzDPrzVwg4e59X2cc4IMCHhedna0rDO804njcc6amRDTeLsMLTkWfvomB4xwszm2AgT+PRnB
WHd09ZUDVFjiBXT+Oa9AicgGJHrX3w823yBPuAa704kje/SzgtiDpcTU1eLmLhLW7LpEd9KIHd9s
ER7Uk9Orws0Kq9PMTqMX4hMn5K5mFakOeOURiEbUjdv5RiIJ2g/PlQXSItM8fHsBTQa6fOaJwQTI
vHwK3a8ZBHpfT1YH+n7wNiNUZwD4SFXm1QVx4g==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Ul5ZfTHJwMctaNhYRortUZizYMPYRef7uYqPSuMkxsArnxI/cjGh+KRMwzV86hyp/6TXSJIjm5ec
2wX2UONdPN+DOJ84jYC4JbgJQrPnTj7ioD8uLX/WlyPcQzyF5keqFgj5eR5s13FskVWCuAWf5m9w
mhFEKFjVXDAr7gVgAJh/hL8P6Psrnf+LGfiM8JhnDepsHEYykGlpD3fzru2BGgqHWqPqFMcnyVGl
vysaIXiJz/eYKvO8RGcgd3DJAM/wPm9A0m/DWcmSnczOgTjoqkHcBg2H5uJMLvufzmjImi6LYEqq
v04ESDEN31cSUzqUYcayvMFOnI/WNsWbFIa5+Q==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 22240)
`protect data_block
UMGeoZAhJbY+DkZZ028D5yzs6KT+IXvPqC2XBglegqY0s4dX2IuwIYmXUOfPJTokPmf8xId86vbi
IjEmJ7a1CIRz/hareqz2d5ixf/NIiFTYXrQR1o30dhCby3RsLX6hAy6wGrqdR9+0uj4fhvYBEnxp
5ensxdX5t1/Tl2ygmHGiJVLl4JTQWaR0QJS0W7SSxrTKgBtpnA2uQeqKjGb3ck2m1ylq6s950453
yfwAEcfC02pb8PYFye+SL8fV8Rgw2dDLxYWypT2CX/toa4SkxukcsOh+Mmmtv+3w9FVg+ZbTcQrF
IqcW3Nl1dum3uNYc+cLrsd7ucpTteoryzccgtMkphbj5H2jGLWU6NtlxGUlUZUBL8fJOv824XUOD
sZ3sNMhupMAIzLQfJNiU016jht2yFuSISyLVmXhws2OiT14+vqd/LMRF4XL3DFng+Zpl1MiYVs4C
OnTAnKQnS4wnfhH23+MroMr5e2Eup20y84/YeIo3KwLCR3q9CiVamjqHQ9BrulMzoV6LDFSOxTRC
J8n8pYdh4LK9E7dRTKo0eiRgnJHoUYNp4tDnjY/AQbQ1tF/PXFQlToEdPtev7U3k0TYllOo4DsjR
XxhJiVQvJg0xMAaEhmo5wSyEnwrMPxyYYvqiHRg+GAuF4xfouYCi/QpuLQoqm2yVlbN8OmG+HEXh
RTcU2jfckI+9BwhT1WBhnQHlzhMLnuK1CtWHDUWtSCzm9lLHCDf13lVHX1nig3H5trKFRD0+lc8W
RJEFgZnqxHUtNN3dC206x2700tILT2o4S/dtb149QdDuzw8z4JR7sp0loM7j/BKnMA/1Snsu2yQf
acfFKbQFct8Py9Ekb2TppsnTOwn/mglo7pIjIhiho4ZA+38jAU9LlSNAGBvRKSdPrgcYphNOSfJ1
SnYPo5wR0lNtPg2s8fy5ZrOfEDfgsoe9VtLKdVuDlyJ70VaGalNVAOiGfK9pgkrS7r+nR/TCD60Y
47QGQMVnryPn99zWHqc8pBBx4Jg2LGALenRZ3HrqABv9FfNGZqhltww2rgGnzRiDNPGCAp6xV7qH
hJuCtEQUUzpNMnhczLFAz1pjMpYTWcqMMB8DX5ElrkksVK1EFYxnGlhaL3lVb9Tm5DcpiCh0Ulhm
Q+vFFFfrhvbA7JBYD+MHMx950PVq2XJ2Id1OZfKbKkwiOnwBUD4zzj57ubT2eJSXX1xQvGS79qYs
66xC1uMusQPBC8r8QyJUOwd6yW/aXVWLxSlyRG6ZoS3sYgkPCvcpul/emmYhW+0t5VVsy1a2XCtV
OOeYTcWPbg3wFPoaZzhs2XE2+sLsi1fFXUxP73rCYp2j+TjYJ++U0Nhhwub9EbRLLuvmij62rbDT
BDVVCmdQ6cL68AGofIA+nz4aDFRzAysbQ/FVx+dcP+4/jeuNhtP4lirjKJsULpOyOoUuyq6YmNMa
ssNYeQxz/uHoLWN3RCDMaL8HOomdaIaj3OStOL5f+QfAJClObGj3Vuet1d90d/lStbsf1MUt8yDW
ViUIihvlD7juSVoVTRkkxsrVKfDdY2rJD0gaBb+Qvfcc6YvH2r346TCDPpD5Xd1nHLxGr5hYxu4E
JSoyqLOZYGBZZSVTT/KQd8WvVfu8Z+6H0sPMewPRW5JKnVAkJBF82bl6My3iyPEer/Tycqx9NEYz
C5iKi6zjzrjmIoV9wgAphO/He1bPDX4IvHIkW9O8bNYs6fqREw4+5gxXozs8Znlq4Wr2c48JrjDk
f1W67sc1Qb0H56lxv8bL1UF/F5ls5qSQZEdvX5S4sYAWfzYp0sydTgJRliLBPcqMWwWmPafrjVcm
OO1A/TPEOOKT9XSI+nJhDLpJUQa9erABxo4sn5apiJf48rIGyZi9BOyeCjd2AfLSR/rxWwrTI5xQ
9jIoOYiHlJwmSxIdeV8LVmbkCrCs6bqL1dijKonYsWJB48sJVoMwBAZsCYa5XeDodj7Uv1k5+j5A
zMwJriCOGi/x+Wtf+Mb87q2jS441wJGe117Yd4KxZhmkiJJRoo4kx2HlCtqYlK3inGqOAT2wroph
DmAWUx48xvPX304DLaSW2dcGgbl1kL7nav6TKzMMXlqy/U8EfJRYXdYUgp/XZTwi6le++3NoF7eS
kVaVE+nuyNiMF39OaomZBODb++gpSNJwHTAiDXnxPgHAi7CwGkUeRW9cDwm8qXhiXZ87SdUaDjkG
Ybu9bZnpPnQfjy4ZcIv6fZEBqLARv6XqydBDAFq9D5ez+uK4Q1j0hTnHDSfSkLA76GsMHDk5m4Mp
ygEET2/7SA9qcRH+GCW6EiDNbujv6d8BN4UlYH/q7tt+bNBuI/dVCTcFykR1YIsfjkdNjPBKo2zU
r+D/4B1wvW8/Hj1hPtHgA09BjqRO0ZbgaHx4JTUxft65fPjVKwIzFM9nJ9cnL3wNTRe5LmvsSagp
zqT/PqMbkYy9HHYXGfa2bSVo6eKnIm1Qkb3NWmGR1rOQa+2F9VS78jiePG9LL193em1r/h7F4Dr3
LIUKipE92iqHAHJS55ff0Zy/9CtQ0sPJ+iw/efIzrobkz51YESrCs+rg6+SmeoM9V6j4gEqXIJ3h
Ak6CA63gnvtio/5gzmU8jj78J/JMJ5hwYA2LTLa5mvjMepc7/77fDqWvBTJeAvvT1ZwslxTewZll
qVAu70kfkASxzXRHLv5SfBtMNdaRDjJHW1hv2odcVxy/vkmyX+X4lCuyRz3HNrT/pUi2TWIF/KGC
/nvDC5svJDCqhOfUxBgVju/taipXtg88sdwBH0GP/Qty4RyFygHxFAbJySILIbWw9MKXJB4zftSL
9YZopNlBNVWJABYAtBZRHDeHQvUQSf7pE/RfUBj/5y9SZAHAyTSeze7v0l/ApL+nkF16jaPUuonb
M2ImbrnFPCA9vLCFT8hepJxJflueSCjFvT6p/fYDut3EUl85SoNa0NUxvKn3Bpl7Paa1ilzNfmoW
jxWbrmKoCCV4BZXEJKVgadx/6FRdEDYF1F9N9yfI/zktEuR3iJ8GJQNvORuR+mLs9s0d9fOiFcAw
Fk2YdnZMbzN2ilPrJq3VyK1Ic7UrTNSj7YS1WIyMCFN7eVpWsUnQDZ6dj40ikdsCWMJPtgbCsj6T
UkiWFJH/uId4YdtM9lvRFV79VaN9srl1OjeQvPi+3W3qNPQ2BIyUf/MlmjE+332i9zvX9k/jR2DE
QivaI/aTel9IFAeEE6SD0wMzwUrcVJnfWjv8L5k7BF4WGSEysVhI3EMuxWxN+grDyaEpD3JwwLyV
xgKGA3MyJrH4P+vs5lgBh6XixSPOsRU5UvK6mHmOwRK059pEuGZnHl4MWt8Blna6lyEjfPa9VX+0
lmcWTkLVjS4pm4TPzDthnJb3xJbliQ4yMCYYQyJFCbdOxxQsvM3blZ+7ZoVjs7bwZWMgbripMo6w
L/abYzqXKKacDl5HB7OgMqYCnfhKIw1s56mNcmwllYt3YVl6PojGviaG6sc3z/rTGxN0RYSyCcWu
sG0blXm1Q+u2SlEjJIAb/oi9ljAhlpuDaXNV7h1MDL6GRIrmLGWeX0WANtju775VgByIs1/uOMaf
RwWDoWe2YKyPX1kvMsu3Qbe7a4DhQWBqQv+o9iuhEWRXr4QtlruCUaMODqTCTdDmTYeKf92U6xHc
RmcjheKHMkm/96dFh3b0b4GNWep8sHaMinPz97iYw8RXKTi43zQ0xl34W5QleAXU61uA3y6sH1a4
6Fq35BfY1iYeBZUODAWpdeTVGb7v+/yNDvS8LdbpncCIVqeFoEU3kmyVEMgY6EOUsbMD0QGsdWC5
YqtZcPqClg4sgkOtJGseOW3v24OZRzbji4qHzYD06ZmmgPbev+tN873o/bQj1bM9ZN+xt2QQ31+O
/HbPup3NVHfmiC1JRNFd6cowc4cHQw+dTQ7nFdM+nFS54dnbaAC0yLVxEsO1oT1zLI60A8p3DY9K
qmRi9NimsDfH/nt9XFDKaYDIxAn30kI8GYRy7GOcl7KlV0wnaWyWQ33+cCWzVOmPgaR4J+l1Cvco
YBM590AiT3E7VbpkrApVtIz9Gw98uxSFzB/vvctCjlvIjAS1Lcv+vdjXICKcX9E4GODdupisr29n
iYnzhLOdK34t47Bh0dDXxPAcH8PbhOVDwPF4nBanuhT/TdKWTebSf6IBBLfDwIIMnhr3bMeWNNsQ
xgKkZzirM4lDKf0daQqMBI8EBjrt+Z6rminKQ+y+vtqnsQhkNGUwROWDPCcE9LF825yFg9e2+tab
2R3fnqBnuc/3f/Ji99qzVLaMkQdpe/TwNW2gXg6BrFG5pdhXURa0C7IIdMbCaOygOAQrk0vT9IYe
Kdo6TwEFLho6puQo2kgzRdhZkUnwbHD1tNl7GyYUaIxLNBgCEPR/nuTdyzulwx/D7zX/nnR8HBh2
P2IiskLstK8wlftGUOQvCmCGVfHEUNokWS2eUkU4jRmtoC/T8XHUPNJGH0R2ow7WgI6NQ/Chf3mh
3F3l4+xow2vV8Mga1u308DEzugeH+fCDylRv4pARxK+L/bKb+ETQVBtLhTJ+KZuQQo4YOZcjMsgN
lVQgyVsSvs+rgzR90Ptp9vKfUqcMlj8hw/CbXLvIvI/3HouY+on8A+E3OVso/lL/Lc+7f1ibo+Wa
9dwFw682CV0NO7vB0BtJKyg+SswwEh+jX31f9WwZNiTZu3QjsGpdJWEII+TaJS5MRtg34ovlDz3q
/hJ8qd8YLmNe4BB3OqWdMV+V0daf18XBfNNoZFuivQX0XYfLKgEDBUN0mP8QLNCYqZDbl5J6rITg
RiqW0tdWcnh8OyiMVYZ5nIJHBjJaIu7zS7zvpKKfYs3BkYD2ONXqb+M9d/Tg3j6i7IhI09pMu1YK
GFUHN62mwn+LWKK2OTNHcfdcST8KD5uG1SaRk0davlHLiBLZhlXRZm4juqYIS3Q8mLhTy5VuzQua
niVOfFciOhTJnP8ojc3RUe0/k3aW0n0FpAROo1PUd67+yX0MMG+xFTIyfW+ZddT2eS9tS6KbTTOS
Ot/2z2xFuPX3rQXzzU7c9mLj+hZ+jQYgUhaTcL1/FvE/tdkDb7i45gUPGmetpiF+MC5zGuhGVsX0
S8iIcL8G8svpgoVUxZuYRDAaebUlf8Wg4lazOMQSP3NpclnCt+AgPIIxtqxFFywwNh97k7qxK4l/
U8T0Ybyh6SwBV3io0YpjkQyy9SmuUNqgI3a1Yx5uLGnb7cbPOv3nnNPZzSFviSyf8GUwZzsFeCsS
HZnWOR0Vcr5i14XvR+nt/vs08FwxZQFESy5b0VVGX3jwaZIcQh5XvG38NSJKJG+FygPVhvA4En09
0TFIpTX47k2LlYKs2B+tjqfk/Kr8b9aGFasmP9aBwfP0FrA19JCCGtd4NxqUk9ry/Oz+7CJkWN/N
PbTXMPJDSxo3s95noaUapHIDbC67JGeo1o/kQurNfL6cIe36traaW8DMYazM+fUwydSzx6rFOvdo
2s4EZBhX0+N37xFo45Fc8WRzbP/LNk2dtelmEtsPGVuzDRn+McCBHzkrMYS3yM67l26oP8fZFmly
plka16R+wjTbVV4/nh4+eN2lVtEjtluvLLc1QprhT657wgZphOmqTWEHD0usQd7O4BnZMa0EzdaO
raeBdfKJcsD/ty3n9Tp365/PZ6ZTr7k7maNSkJQtWZ51gFRaYV+t3mD0qP2tnnZkNCWNlDv5aKpk
yItMrSq96UrMaw+R/rqELP4+C/mN99DLhWmrxLHe7zVd82zrtLWb0GPQVlk1Q+28QFTwoAmIKvAs
ZMW/p9B4zDVJeOzl7VRvKVHLUEh6aE8XcdGFu9gxe+XdkcV4GuGK48wTrCNr5GHzK+f/DLJunSXk
0N66tCM8um9Ipnk6/xYFKrOkcwMJ8Gp+4lxLVewf9aDlzlLPqHJ7hpdBcoC0w7JDE6fRt8kMTMio
+oSrU1U59/7lUi4/ik9LA/Fo81ZHvMHaWCFBdjCSooaD7QkAaVtQgzhM3VGknZw1ws1krux3G8Ze
InmI4154G/96naQ/eUxYHIrsJzefC6TumyKDtnZQ8rkfvZDCdurugj0ijcwjiS3asSS0JbNcSQV6
wKYKdVHQrCdUAmQ+yz7fTpRwLHx3cy3IEK8SAQuaZ+ZhtYmOgGHUuE6RoE3IjLP2n/DZYVnoNJxt
3Z8fKWbbX+se9qP9PdtLjgjSa/Y/K2r2klaXjWws1vahNFQ/g06xAhx/w+A6OVdlZGq8Lom/wKUa
m5DGN/+3RtBOdNhFkvllq45WTv5aygcKHJ9af02kEQ1mwNczRN4jrVbpbFVseXRLpCAI3jB7inZ+
dqcIVuakBgV8oPfckJ3/wzQ7j87ossY3jLCbV/rxDR5ukjBA8VVJBH6Uh48vYmzCqHrcFct70G72
4RXIWw8K/Sp2zZz59qKtZwHGUqdQ4YUutVsgzU02/POSOCsiNN/WrYKlLQ5F6rgeIiusEVY39Jtf
KbhvkOdFZD4P/eKt3kMkn/6TbXTbc6VVABVa1LECRwzEeGNkEvmG0AYChateMpykU8yZAj4Sb3xZ
SouVr8zJwP1zUdce1d/zNNoKKZdA0J98qH02VKOuOpQVdAF4mhGlSuAVpB12ImN/Agus0kFn9EK6
ToQdsGVQr030piJDBvZbUWemgMg1SDNYXN8q6ViTFnRRceunG/iytLVQ5mj9KfU8+uv17Qib20ch
s2gfFjAD6FN7Bu5if8kUpSv8+YloS+wArGKEGsVtUgsiA37xuSVtOVKf2ytvbN/IpesAb8Ptc6Yi
AlzQwU7cH5frHlmyz0Uj1r6pf3YaLvZRyFCMq0B3tbEYp41hrGicQSH4YbvgJl6kLDAhPxv3lUX4
GEIU1lvL4whXRxyARaIRZrg0i1TrKL7DojcvVSdBl4Sr+d6endoUIYIERA8WXXTXNBI+3gXyPzdY
kR81WGvBDtgo9aZ0mHpx2y48lA2wQydPe8+KmY4WCs56S/v+657AoRjmDnCM6Uh6g6dAPVwEiqLp
LdRcfFTfqkNVq9VwyOc7is9xNu8wk2joytQXr/JBkoEb5MGAZpr0WNZsud6m3fO7fiWczMzTGDUa
uWGEvMvV2eiZBFrseKb5KsICvK53D02aYDDbEW0xTlJ+7rc7eYtj5MNQmac2erYY4WxahOGUkqGX
6KJPqWXs6Da4frhCrT6rGdmocW5RsRVgrOU2frmq3ezoevNOzbFwLp2nm6cD5JETRv9E5Fek105G
A2bRzGmC9lcU/7t//Mwq3DId68/9ZZcaFhlgt9jahZmFoWlUXHCbj2hl20Ucoa3ikhOtKU8+QsTo
XtZ7STKqGkLDM/Zo2GxbPXhFBJq+njF7IUvKjg1vZ1e9ZW2EFhE5PXt/9DboYuDDQKbfrx+g0VAk
kFh8fDQKp8NoQkcuAL9yuOnW4RUYH96jUyoK8ZtAMAbDASK07Y4dc+m9CWqBpU4e49tlu2W8OQOZ
tEwh4emRf9yzMyfTjXLBr1+aqeq0oO3sqKjjUmxxuxa0/siAPXKuUN1Wlw+9L4JEoGz9rQM+yLDt
P/Cs9m0HoP4Zf6SLiw5oc3ZIoWHtj52J37z8q5qJBfZ1ssx9L4wfayIcgm4lVEIP6rfL/neicU8e
HWH+t/IuS3sihXPTp8XO5HM8ewEJ10wo9BhzbsunL10HS49fVVICZx8dGNBDgNjqlUmBUWdJVcVx
xBwsmN/IMBoZaKlNlWtFRJcr9RbO0TkwFnhBfmI0hmOxvPsPODUedRY5oB26DQisKPBk2TYJGzlI
3J6BC78ghqL5LDjRAhLyZHjCXgp5K0huQNMz67jvh7M/6+kQzT+QiyR5FkaCxwiasnQp/wggzwWf
TJ1sFEHGtbIFMjPclUhz0/w3es1IFwojDG3gZyU+iQekbo7nMvQaxkF0TSMION0190Vqafvl5t59
Yb7VCl/s/gGzVIMoRO13hd5H03jida9X0gjAZlvWdmodScroOzfMTGMOcwupM+0XkjYnwPrkSSPc
j6m/twvTm2B52NSeA1nbCSQcVQPnf4rtGfP49Fq+r4bn9x6hCg6nmlfz/wvSI84t7WWoz8fBWT5U
gMlR/UX6vm0l1sTwagLYA/4n525968ZGJiNN7u+cu9WP1OX5zrP/I9/+NVEw4Dm9QkYbi9TYzH3M
9zOhKyxivf97eHNu9lrUlVArOj1KfVfPPKljAJnnQ+kK8rZFbO8i6CNx+XKNtLvqmkpm4sdXFsiF
iCpeXOuVC6TvNnPUXGI4GYZjF9h660Q84Qz9flWi+FBBpG3B4D8+udA6JG4kjStE5mwvj4qBGHQ6
H558+TXVvLxLaEBFx3k1WD8uplGDJ7BClcaxw+pDlcCRIUVot340NrcGtJg7PpW3rX75kjbsIgDM
vQrNtbY36yD3EVcbU2hI+BkS8j0x2ni6WErsoqVgw5hq/mlyc2eh3uvpo3fcHoHzD1HFC/T7FPzV
vcayp2BhZVBpQH1DnCger59QyXI6jXgUqetq388K6ytolXOD3blhuSl644IHxOUidXl0amMzmpJM
jBc/jp4/Jq7rkHitmI8gIpZt/R6KPl/+pvTM6PFgCfs3/2gRSQv2CdswO12uprh+XrizU5jWXKPF
FXTBK+EoTw8PellMANykPV3SEDWVkcc/P6MQdzp7+pQUpj5jF1VgiqiCWZIL2Evv493DXKZzIaeI
7ZejsUr8qUDqUrfGb69j8mgzyFiWG3YmCrvlrIUeOWJVFJaPDNMCEbJNEt102fxXCcdDhxZaCvfu
QV/6gOPumiyyryVFDMcmgIoK8QC2foU8zbYzepKZl15nWtn8wjIfOaeQI3/ZLDov+gUTrsMMurp1
KajEmiznhQYZOxzOanex6WFJ6Ou9wRLUYhKwUhmOLuAk5WOI+FkuIA12arSO1bt6KzGlEbbZsSQo
KLqJMPGUgeH1OdLZpAKCfgZgJrhOpPtEq3epG7W0kSAJJOIMaFUmU2oaPvT2R7kYdW0cbjhlJkf8
pliQOQaGDv0GCeb4l3YShdf0cezt6sFT+18le7Hs+lHvE4rIRmm2mY+tf2WtiV8GH2Qd3aYamzNj
9Ycd3Clx0ksXNY04Nd67sZhQJuM0RbpLmqBdI8ZzXvXyvygQoXHrvLpHbskvqtjVV5351HPNali2
yqCbmF49Cqu1ehMK37TLlapNTHr7Hm6Sglx09SHYGDC0+H+69uQq8cAF2Z42Bgx8ilrVvqWWvP1+
bGmR4u6FBAMK5uisrEbi3XGBf9LQxvIxfxDmR6p8WjQniqDP/cs8WyxGENkOu5iOTY5+Lkf5cItK
8SGYlv0fhdbQ0XJGT5cuXhy4+OynPnNUZVjTD3hhJjpcqt/z5AHlIDaC7i1riYUKrUKlOjf/9PaS
OOd/Jej5YLKFwz/kNkS2TCsfPf84Ou/hLgyfGGMRBwGWkJPUek04jAOk6zJWOI2REoJL7qj54b3W
eY20aMqV/Z1BUbdPnZ7NCWw5ymcdC7RX8s5z9HX4BItadIerS2JbRTSn/SMAiLfmNqITqTgYpQRh
7yBctQCrL1+513PMtbHCw5QOw420J5VtFTmPYZcpdjVrTceKDfjtwIj0y9xvu0Kx5HxzysgJWyY5
hHMzOjFPkps0AdD9fb7UMDi7DVnY3h5nrHuKaopIT/CjgHUSooIXSqFqN74xLBGe+F63hdA+WX8d
l0Gl3wWC8CZkfgJr35W6tkW2nd8tbNwODpGLUzg31Q+LAOahFzgJuMx4bhxI6B2V1qazaM9lMk9X
GAiQEZHJ1+H+HmdvJbfpAzz/J8noZ/wYhu09QqQ6bBTsjCEvqe9V71HMFwNbSRo+OR9WgfnllL42
5zNXtFgY+5++2JmRUFYSxJrXduG74AcjYyLBp3yK5IcRR1W4aD9D9uVkMstvKl1rUs7+SdWIsUWE
bByz2hRAR/mqes3qO1u8PRLX2UvJOob0Zxtayut803kW9ZUv/SK/YsW+B2UwI/Z3RpiByhtB9v36
W9iv+Z5UCN3HyVSsJ9OtySSDyoa+NlFUx+mP485U5s8+2AdRwfQ5QFvjBDuGZR5ATJL+N/JKCfe9
a3/fzD0KJAvCHO+GXDUeiW8YYj+aZWvHk+cvM0KNjtqZ4VfpW7REnQpCq+rTrPeZYsjcOZu4XJ6F
HQcVHf7fUzrqqz+BrsUacY+7KpgS04fskfBVIPi3sqMM59m0pyw93Spu/IP+f9RxnSRsZggqwPum
F3Qy1o34wAnTPFHAMo/WzzOstIWIANlc8eNPzHqZzZJ20DLM2oFXNtdHzahDH5YSy2oxP7YKM1OZ
dnC+AnpThn6zcx+jAGeO8rCVlOFwi3Qxsyt4keVGB/JYG8n++EPAB3yJq380ppahThV9hnSPEx5m
AWPgyndEpJlnIcwq42IeWy+YaYKnNJPf3r3LpC6WOAcPACsfWj7kApRpyDvZJHWWqaKxFEjjGi3R
YXNHYCSId9kMb/RhaHNL0L7jjdeWPud30UMFB74VDltDU0ncVrPIgQXlElvINuNjhADERt+YOI3j
VkhW8EFl3A0POvYlfO26XSHTvM0M1kbYBlPaYF4A5SMssOi09Vf+a+7W31lH1hN4F8M2ZwJHXUbz
0HHfqBd1nf7Qk6+rKoLW+YRZiUS/VklawhLO4shAIidjd0Ti1HyrmMs3IuIUaADPgZyHOOL5d6gf
lmfAWWtpto0zrLxrmOpMsxpEATJW4V/MEIWSrPLARIS/8leDRuMQBbNe8wugXC5Q1RciwvZCP8KX
8p72iLymfD1oF/3xSrPCeuk5cIh0pOt2R6qVIsU6HGjhfcdudDVkAY2a05eLK9ssYc1McVztySc9
jnZSX41VqUeRMOolY8SeR5ACiXlF1DVoU53ZrlYsoFyJJBjDA0twqh5fUNzn5Qawaw0q2niH3CJT
zugaYzQLDywZDK0HMJkH/UX5302FkzAjFB489RzY1+s+uYWMeD9zodBSPmQk1tqAmvDDoN5J6J2X
4eVwAyKG5t8besNhRakEuxOAXbXLeyKrlWuS90dn3pP+p0VmPBN1+yH5fqqGbiUKDBAaHOEEbWAZ
7b9oBe3tmBMPog8krwjkxcDJVer8ok+y3OW7movmi/gek7Rmr8XDoU6rVHs2hhrNu45knbwx0J4V
jUtHhYuemw33431NdU0Ji0dbNePW4U1QdXEx4yVDECpy55vFZ1SvlwRXDkzbn5dbaYRogXlpm5OD
OvuL8GRZrjKIfVQCrpHyhZzOLYBiaDNHYmxy9bvmYsRRI7yK44Q9qgPYW0Sz4ZEtTr+kmfIGeQs4
1AosCECjehYdjurQHJvyedLo37q69rZLDcr2ZvtMIQnB8oUbJW8V6CMiYB+p2kvC0Zloy6EglRTB
7oKgjrcnd7tOHLP097tQkLzvRdGZFU01WK1FwOZ/NTI3/nA4IZ9VdSgdc6aL+3Bnd3SC6zg2BwCj
mohmI3YwB7qUSv3bSo/rttmnEaQsrO2b5aUSwPbBKd0qo6k0SJS2sfjyS6P/u8/lwsGkbSQuYonO
rJaxcay1g5+sPzZm3CvJdmQjiuFvaaa21xoBVrgniYTKQOopcp4kV2VVOnBzvkQ29wVRw2c0Pqwd
nHAyJ0TiXBcl1Wx6SsCyE8ljHZ8F2cvZlRM0QFoZ87Lddm9i9wNSY2gIB/2hdO//AoUhiR7OMAbc
w/5zW7zZ+iWrIYWji0LiCBchf5Y8jLUnBvnFg7tD+1fS5jxm2/J7UaJn3iqBSNIhRAJ09kbFayuh
2G7xM/rMytcGG+rRkYjnVfi1Dt8T2fxb3egIRDrVtDpkl3Me+M9j8jUr7jpNcGQxHX4BZgHbetdj
GeAQcZb/nSWGnB8A4mwKkmIDL9ilQ76dG0dAgiZL8Mf/mjYN/ElXv0qudLEhLbvg8R/T/pXtAUmD
MU+jnWZMBYsMPNUk39X4nmc8xdzFjz61nl3fUlpdRr4pMZl41Hb5YPnhvW3U/11uvQO6bMuop4kP
370mXfHk6ZZkUBSzHhhPlpgec8kHoWMLzpiQinOvhBqAgZvTU3xbdWVUnsp201O3IJSTKeWTCRXA
NTkc1MEmr0fP+zmJXGiQoV0XEfkjkOVUM/oBumML0j5Gn1yw8IVFj/AQM5Y0/GVVAst5RNI7gGMq
xu4yM3B5MRslZXHr0O31r7T73lY4lfzmRtuWb69Ua3f8IEu7T1HH/q2o0yVztOeNz34/u9X0PfnG
ht4jXDYF7dXgz31ztMXV/dCLf41XcUlwytyu3TVmFHmOV4MWsVmSb2Annp7+als9LHq2nhS84rcL
4YI0vF7mayOhrhds06lM1W28Of4NAQc9pAd/JU3uP7/Wld14poeNNQRA0BA9Y+s8sSsrB/+mH+2j
pNgXV9P1ZZnI5vzfTfiQvIqvklWTgOoZX7ktbXV401wHakt0KtCwrKFp3aNq6mcfY49IayOCaMkx
n9WowNufmZeYlOceAfXq4u8F394PkVsGOL0d9WLU4vWb1obV39tHVDHQDVnO6RXXR0UiT158qUOL
4+jIUGzoCG786IvTFJYn4QFSh53RYeIYUORHZQop5dBbusxfz9+87BoBzVrmcvaacayINw98u9j+
U5U2grIMcMmw5tIPk3dcEgtxJYpB71LJS9nabSZsGbNlZdyKooIFThNxTi6z6OZBSFds+rp6NbcY
uJ/k3MuU8Z8fEXgr/G2/ImiXA/dr20C5s3Y/Z62TVGphhW94gcUF7436Wg/Kf9G/V32eHyh0DWYQ
x95Bt97cJl6ajAlxt7GPzsInVuvzyHrc3wggPEh1NhLh1PNiv5/SAVGoU3Z6dmkNDZpBmhbG1adp
rFg0TFLuUG1eXpmIXiuDsrH6djT6heedt21NB2irYdb7Ln8a/jykwDRPLp3zXt08f2wzS5j3wALu
sCGTrqUXlZIsuvkiRmV3Z1OdJCbHSdkYMlHX6p8QycHHtHOLWAqwOCRlwboGT9tE8t4OUlvOd/4h
JS1g6w7b63XsPHi6uUQLLsplGzOov6Ahuh8USD2eBXpzqUr4ek2hJouwZg5s6+hevrGRu1uZMB4t
WtvSJ7BmVau+6aRs94tW5ZLrawsML/sbWNDetc611Ls/AY6DXsdVcRwvo0lha4roQczm55m/WY+5
uenPUtZbcAq0xQV+u96dSrl7Hq0pl1vpH5saPNQbAdw7eVLo/4dU3zIwWU9mcnoiC7YWlB3kHTx/
cs5H3YqyypGnWbTISXuqyiZmRK2syIorWvNAdmDTIERuNPM6jawpA4dgmav08qPDW7ihKe01ZOcI
uC/mtQbFFvXBmSNTNFwWsgK0d4I6upHKMwncUeEok6HluepRRfprZ1zUMhhdBsJ+uwNv8jzvC0F7
skKYT3of+ufTMnJfD+Qkjj92WA6BH1uFuDj4j1zZTEeMLCcSxdGIm4PCYcvO86GKONq16taUCmWP
4pR3BElxsd5Gwm+ksfSWcpbzfgWaIR9sPG8/YkfSFZOePkUh5isG4MvUMeWwXTQmBvknqpuWV7xw
iNEa5DmGSfpfrpBBvg2bOy8G7G7XXhFEGCO5s1c7XK7Z7hdzi5EAKJAz+ASwAocdW50SkqLHWpAm
mZ/qH2bGQubK59h3pkRlcRGLe8hRf6b60a9b3yr8H2ChtKcGfuMy1h2J4deemAK3JMqFZ9cLRNhK
rH/MZte+4+rvBCd3KFrUu2FjLS/ywemJlX2IseToHg5YIRYJQ+mJMsgEVlb99oZ2Vkg0/e0raY/W
BpwH1DW1+bKyJGaa4pCJs7oQeVrLM2jO68VgUV1bEmoV+vEVsabBdTX4MuKT35LkLo8y4cJzf8Z7
kYG7AaB4iNF0c34Im8dAFSe2K1DEuuVX1bLvdI6leovpfDgale//4XzXBmtLENkmTQAXSxZnwOjs
f1aO3hpQtE4JPZQOq8AWD/u2UnJrlpbNAbOoPUPB9JuvtlrRQleI9vlkiK1SoBUWWDfA3ZmeRLda
n9a+i9S4lssrR4g3YI9pj8tb/yZyUJoyUEbPNFnpeX+S+mOFa9KwS1/3FXkd1/h92ZsxMual5TWe
k7eTJukD4/MeOqXGOM6M5G7/vODcTnkZO8rrj4FkmNjW42uOOlqWSqWZV+OfGlqniujNcQDtr7B3
DCai9ZMrtwgXrkF1zRd88gYzh4bzk1ExJ27ruXXYqWe3O2yMxNa1MLedRp8trRJHzsbhfqxvoDQX
dOY74vhtKb7N94ea7RtOPs4CVwsZjv24iYjDLD3NA9KB2v+2Y+OQVgNZ6dlami3tX80pDAh+mVZd
Uyd3gKZ3/tfbkbd+D9h0DheUXODAQNEApQ7cO+NTDmQSPEbXJmhmJ529m9N4wPB78hLd6PkvYyJO
/J1PZyUdXxUoancgvX5xno36f/J8owTpw6m9WOQ9vjYP86iXFmFFun7/qn2tPwJX8Zna+icuipeH
IQz+1WGpChUCraoO1R9jKF9w90vrQ+BpiG7IsNRGImOqmEjM45wp4Y/2k76uo568tiBudZrEnQtB
ZIPTbPZou+JrqBqOqZ4bX2pLkA6mvb2AmqpP9xRS0gYdfzvCm0nVgmgmG82KmWrgD9UORITvNUq9
7gR/mxUuVvbjtPFCxzi0VBwVYBtZNBaQAe5UIRHmH3FR3xbYBn+ioj2b5qhlTEqzWrLbiUaEu+1I
Uq2J3Byn1NA6feH4qjMu9Mqk6SQ1UmamKA4qhEeiFXLr6tqhoNGK76a5EKFNfKW3a0cvpuuMOdwT
ipuMtRZv0ou3B7dZBS02mxqfgA5td+CU1qcuUgqdaIYduo3/CFANrRU+SmLHh2u3PM2Uga3VP7hk
PGbEi4qzPr6yX5bec1iwgq1HUntU6pxikpwDqgkDOrhv8GWRnOG1gCYuVNWrh0e7L6Fb3YXh4yeL
wIXhfdsECbTz1k8S8ARyUwKqE8UxywL7usnQvHcWqKSwOgL4gabW6Q/kC2hwuiGpM3/+7vKMivJz
dRrLXNg97J7aPkRQhQ43fGhkkMEHN216hunLTKiJF6MeChZ1arJKQ1F8SV0UqmkS9dRGMtcysgya
eBt1MwAwRp38y0qd37l5ecTn+h5p9/ypbIBbrSMm98zZhCqCbI5+GR7r5avoxS/dHktK8xnsInxn
nPfyxiL9SKHTmnRHUgoITVIRDU/EetdIPnrTvNcunIUXNNoU7LTTgKXPx1GnmCcp6sTBEW0PnAMQ
OmnJjMqOZy9mvc1Gq+7O3w/pAc4JQ4LSUoxrhG66IlmgwNxP/Gl1BxnQ5u+6uAOhFdPvIvHmwasz
hRnT3M2JamAq5A8p3J8xiQFLYdgik7M00ocdDA3F2rEVPVaK5hBf/3M/uRkm/3KZILOf7LaZUmRJ
lE1w6DCSn2fSYWDw+U5m9oS4H0CLff/qloakBAezzxRVnVVFvilhUhjSORfG/IgRnX6GteZ+5CBy
Hza3HuZj/hZdMw2OejhOdtvtr4oCELCbmLatGr9HhUywhLyWohsXsIqfP8V6ZhakjvJz6nKwHp/e
kdfM1YvGGZNQLOi4izJ49dHmfZYLYair9K4P5SLP2AR74I/VwYZJ/N4lEaYyP8q1alSt88GJIBdR
t0Art3Ul8NtPObZfCs9ArayMYhBGl6048KcNhrWPEhn3HqKE23xUEYE7o+sfREraIMOM8n861j3i
USWA+kxPE0nhvUqmKDinNbyX2JxJq44Jdquvwm22fSI4l47IoKdzlLacJxdA2U0ynNNjh9RG76Gg
/xSEUjqIIi0uoH0LXrArszKGJS6yLDkYV+KFqtMC1VYhBwtKlqMSOfxjr+aEXIDIO+LRkkxU55aq
j6EREApw91qY6+y+ybKMFKbPzh/+1WfGZdWyX3thBmuM4VlT6U2LquZt1nYMkPtZAWjgWuZkBZ/9
SqLKqvoGp2YxsHsx7rCO9iitO+R+0KiWYPMvEiJx2+vFcOCx4dlcCFNepuEnSgwipmy4o/RHb4Pg
hTRf4QVyTEqbQR9qfAFuw2wgnJbqJU88gXPf5WeeXrHzoviPagSs3oAXjjT1ebn7NclEI8+C2t8J
VBn6jZ2TIVZwjN0iKTmshz1P/oewkg1bcFvb1gagRd60WlW3hKuvciTDnUUQqF2FNU2yKfrr/g93
ByqRGE0OpBhooG62idIPpM/4U3hMPywD+RhhlruPvjOohAPjEFLnAoeOVOAdLdcuRZ2VwebidcLm
0QGGPK1fdT1LUKRKfxqG1xfoUGX6Fa+OEqR0P1MxE7bk50fbtmnNO2SNdZUL4ig01Xl6LzXu7bsE
/T2n47e5CWrmNG1diyjK2D+obdBl/DGRZ/2NnIR7xoK6QG7wDUo7zH/pJWmK5dvrFkWKjEk2SA7W
aSB0ClIdHgCozunax9X1giHhNR5DPAWs/46Pq2vcOWcXxCBbYJr+TzpDQtHkOLwO/lDR0MZcpear
e7gi8UkRe/I/rNt366L1FzgUl0YazVrMSba+ZJNxiuyAmbnwXuR/PZyv4lQUg4kT8PK8xoPCB24J
vUbI356VhpA4z+h7VhSjUD8TqOvocta7WvQh8cvZ8svPMWAYiryL+QKEEmSPEamjiJT8HvrT8REm
/y1mWgTz7cVRqmZM7QUo1Vxt5Kjml+d588bZu+RAZ/JxV/1c5Woy+QOKGajCzRMT+DCo7/chK878
VREgaRz9qgCc0d0ga3a9wfHN83xJInbikw1NleMZEJElovF8r4LfHnUaIcEDOBp6MJrVtziRldTA
XyS8KLYZto+7C9Q/coaJf9ZEGw9XNtCoLxs1CIxfBasAPxDP1Uk1Jc+qeNuLKNUg6fbAAXVq/GT6
10Mth7ed7aex2p2zcitxK+3N+cd6001KCM9hk81ybh6SUshE5hUm4eBQEIg9qwy60w2Pa94wHkSU
W3jUqRp3HJk3OL5XKRLqqNLSS5Z1tw7BeHATBHK2fjryYIEc+d1N6X4NGaX0Peeb6wkHHnY6O2MR
17NqYfsYW7XlcInuIW4euoUliAgDnedxiBqKf1IqkSibR19du5h0nAvFPvBDOxCs3EMqUvtdZQhx
kq6MLnCEU1wufPJH0pqiBQfG7oy/2Ok/BUc0V0+oAyUBCJdOFJf9GIdULBZFAiSbCKsbMOb468tq
6H0QogkHqr3eXvMOa9ie4QA3ox1lKROEhjDGyYKY0E/xRITsExhbG4E3a6IMQU37YciqjSimmJoy
EYyVFxhv3BcjUDP7NYcahqdT6eGNgvREgiekPjnIWihxwBLJUIK5SmCgD/duoSBqY+8+uAcxyf9M
NNv/C0sSJ6miOz8oD84K4JXT+GAcQ+SNt3qDQyKxPAOqlD+ONNZ/RoQrUEFzNYwzc00NGGogIZ2A
tSe/xtjxbuh282WPTlyYL4ht9ud3qRusAuMLRpXyILBchR9Q6fcK4uSHNaaPAzqq9gTBUMLNZh2D
EXorrUGNyKZJdyDFwkV6oLbWyuksx3JK97sndncAMDbsBXmc8FLMAqNY8b+EhazdQO+8n7E9ZQnY
P8G9a5r/7+H6bJA9y7/Gu08pheGXhYwN6RuXXhuS3FPpZ2Mvwd3Pn9SLfJDY5aTzHH91RRjt71YE
lHmm5cMAhj4qpVe+9WzAWsuLPzoANbBdtMhiHnt0XSh6iVpoiAYU0f8SFJVRMh8nO9cRtoPhO+MD
3K3yJl6P32qCyxt8J8y4n7lTxWEN3D0oFhwc60U8I1SPexrw3DKWybBrBRCTnoxI9qmHJzViHo54
voLQSqpv4mSlQBDkF0WG1BnWp6one4KuAUauQe090ueMk7gEnCT0aVNiwSi5c3J81g/2OE9eYCNw
CcWbZUptXu28wIDv/4z77LX4pv7g5bozXJSkyMNvC80EnVd1LZ04yZqRZVbfZ6uGOiKeZLWj40jw
BVg282O2IyBIzNgqSpUZmryaa1sCw6fSRj6oGGYN1eVms4YgWzXJrWJibO/lMfPP8vBZPcH3zHdl
ookanKaIgTW9kT3FT0dTAoUjim+1yOrRLQH/QgCs4GpJsbYMlcgk7bIoedigWb44m9g3ySRAAcJH
j1dFWTMs+6Rl6m/kacW/bhsYkB+VOND7FDYCig73N6L47m2iKirojmdSDQx2MkLzkhGxI6R3GJuX
wv1gxqt4Wrqm1zJ7WAwlSej2JUyCWHoY1XUbXJd/gcZsCaH8P4iFG5YxQbtFrlVIaH4q3tXeeovW
4yR2AhWt9wAz4TeYSWR0ko3XIAdNowQH6GchBedty3gV3+4E4yKHqijCL82X1pyJ2KS7fZ5Rfcel
Y2nQq9FtmpC8TYMs9uRYbdvEJaanh+4fJGCPmwHi6U8IMx7ipHz0Wv7OnO+STbK0ixiOpmhbei5M
7WTogbHvMGyEMzdxuhTFTnFoNMLpMZV21llrpWw6e5AndFJKytbWEf4+hzPEjhfG7yO/qL4Sbhb8
FSeCXh2QjQjXfI4FNn0NPyqrPQIfXTGyt0lUNbv9iF8UppqqEXhjufKm7ILdj5wNFm3s5Od0zuTP
r8X20mzbrhjITGeAu+BXQYz1vYQPyeGLFfIk1ONdqyoEq/9boMZbrX2om3QhVQI9xOI4wDOWZK8R
zLbPSIAdAxcEyNnYPzTfZcxnuW0bdyEVP/CW0TDyNCpW7JoXZvas6amKQqEZ7m/n4wyKcfRtTPKw
OgKU9nPXbFxZdCLImxEF9AxXWjdzR+SWReFUX9SsFwdazNiIE7GIndm+ppWWCchD7v0zBiHeoIbV
CjDjp5Zi2LjCBWEXpzPbyrs+SL6H2z45U6N7Qh+mXdUIDbZajjGEanFQX+7clHCZ0goVnU2dwMA7
Iu9HUqnhKwGTOxJp+8gfdyzctpe4dvyvtUnj0Q2kdFqw9TBfUU8SJHh490pJTU+IQ9OTs5H/WoVV
THhsjnMDX7waeFSb/mwb8TPXKOykmi5iANNV771IUckk+QpyEKSTU/QSQrfCjoVLrayKZJ2iIcWu
Z9n5xL3aTKT5qM9uTwYTuH+7sSHkQnmcyL4qs6Vg/yfSnMb0/vBtEeRHqHcdfRLpDmWG+ElRd8FZ
rdooSONe7YNXK/4kIHXVvyHHZjU/1z+9dRK1ucWtEMXZSqUHb6lH2YrJ5A10NQX9+VW11Vl73GnI
PHvjsT7KL4Z+RBCtO90DocfFa6uAf/sqDLw24I7JSl6fKoKq9i5LM+qf2qNHUeGRkWlddA0KxOO1
MjynxCUrgymGwB+BMz2lO6mCr0WTf4+TfeXjC7JbROevNU85JrUvXF/egWFX4KHaUDL+51b3i33x
UdwaFeQWviiM2797lSjGA6aMlV6rRwZ1s/jDdcaC5ZB6WcUlaX9vhfUIKK9saLpzlTpQLV7jo8m9
Ba3CTXk3Bec+jKRzsC9SmCJhaDx5knDNwaI9vnK3riLyS6Emt2Vo4bLZNiWrY+63nzfQtTlHmN7A
yKrlg4VwjQaOXsD+w/3TSBs3hiSBZ028lZYzDcWIoq7/GvdWUSuudkxzOAxMYKJ2N24vkjO29U8u
c67r4Z8hMozEByDutztAx1hEaev9gy2kk69zMm6aSRqllx3fFlQpZSq03lCkxMoFZ9pqEMp311hR
MIt9Yjl3eFdpdZwcwRag+2eogbFMIraHSnpzm5AKaqUrRnpAocP397mRPqpj2jnngmVCqwjmla4o
LWeDJUMYeJWWTseSPvXnVecoURW7IBihq65vw1DVsMzkUcAFig57B3LntVOyGb1dEgiYCabWQAgn
BF2Li+y/Huix23mHVsBO8d4j/yIqkNNcBZNwitShQzCYEh/Dh350HspDzlC9yIPENawSc9b9eoWO
EEdNHyKrmA8Y8V1QyC2phsARiYH3j0Gf2FmMGdPbGt4XeVQl4NMWfxo2005MbzFEC986BthWg5rN
L6A34UctoPAGfj0Fau0alyHcqIhxqbbGm1hFS25bloXSXLbZVn8ogbkJSyzWeYZWl8lCO4Lz22w/
xQBjPpMMJFiL0uw///6OP8NybhCiUep+ChTVtbhobDZuf6vQ6unytBAyPNku3n+h2HVagLPxO7Yg
NezxSwbLBWnDyqGxDRxMkb/HsSdHZ93ZvDJbnoNvBP2EtHEsDXMjIngGICMH8kYuybMgwW3QmmA/
vDBtBkp4jelQRTcqh6J6N35Nwpqi8txhMujDMsLirQ3qhe2cVSBbegyvWzEy1BasKbVNE36ikGoj
D8opCVnmYaGxxKdF+IXBWYppsnk+vfERvxWzLETwVQ0pzCJrBAGiJhTZyscR2jgJUq1Nptw4xZwN
lGeOJNlzttFP/B1QDUTM9qnyWLEtRYyQHq6bkBE7irl7xanJ4uDMLuD+5DX+JX9DsH1cpkbZskoe
fukQxNIdPhYd1e6XEYm6GGcjRA2DxBp/+SKfxIhD83jIKNZEdzptH1hM9Ztw5q6cpDTpcC/Dq3lx
vm9YEBYOkDQLVCDlqXwQdw5c0tM46+3Jv3NXUdEGwIyIb9hgatWDKarxXrW/Kz6h14OiuwnV6vRW
6UQ5Yh2GwXHkVxcsl1zlfzIMO9HAKSMc/rd+AEk0l1EI52MXZJmwYmIAZRs65bGGb3XZM6+BvqPr
NlKb6dCuyIVXrvE9qTBHGc8HKEb1El3EHjSkQSgsH9h5zx2aTZ+ocXC/honiA16BJFQzHceFp4s1
TUrhhAom2E3OvA/TdufK6ROMz0TA5JsMDG2sRWFTbpCyJ4u+yPQtI6kgEwFhHTWZcq97vK172+af
D5Ah+yJqIxx3i4HmTGmeSZZY9mMEkiRMfTd6GuoGkpmwVmadSoSgNfK0xjBoE7v+TelS5nDPTpnO
KNnoGiapOiXdMHanz3RkZnePf0LrixPnWpRzHNgBS5GAUi+7+AKFHoloYCBa/qZb3O/wmDEzomhx
soSEVsIeb+aGWByUOHZqbOLXM1+nzxj2ra4rTe2p2ZHUa4OtbwRhiLjoP0X65mQ5IQA5dIdgLoXv
eC2WSJlY7ad4xlVuo9XqukarkPEn5TrkcZIDJjTtGjj9TFk338jGRUTjhcAqMnePC1jyprXbPTFC
H/DVbC2IsucFK6negpWEQiOtahCvkQiDMy3IBQuC+dS6h6hfwiE17nQ8Z6xIM7lUZDEVZ1HMYHCC
xh1Ji8SufDVGTzqXY9xy4bUt/Vccq7Q7BfLw3p528CUvVrT/Gu4KvaS5fOGyXE7AVQVJC7gtFeGm
B3bGvwVG+SeGezL7Lq9Szri3ph/geSdWwvF6URrRZym24DIzguyW3hdWvwq2pZgOOuJN6msVWc3Z
7OjxNWqZ7wKJ9FY7TwipMSGbP9YuC0zOpvev0wTJqRWm+Y7JFKTOxHhcq4cCh/H7E0xzEsVmlSd4
hnmDneyLhEw3ME2mukSHZVpG4eG+DtB3otcJq5vUEVxRsORvX1hrZGuzzFqra0iNi6J0ku+I1j+S
VG5WYF8Qp0MRrIctmVqkDZFlhKF3BjOfYHfayTC2s44m2WHqI+nqjycCj7K3KFDXS8SP6s8sXaDQ
7qwQCHUBhNrthGoFO1YrfJSqWb35uq/oNzUqcOggHYMescYwd/6LoIYCrxJJsLJdoVeJ0s/E/bDm
6NgOd12ID+isL6clfLGVC77QGh/H5s0rO2FcnpCDlH6O5JWZ80sr3LtZNiP+IyNYjeGBe+p1Zztp
K/ImGO4COb8i1gow2cqQ8EGZQ6Z3NCLH+xiIuqoZxRVuq+affR8dbzjqoppY4yOCzOjDGoiE6qFg
yoyUawp4bnhtxWM2D8ZyJcQbskCbh2Y94wfDlNbZDx8S9MSslFTe0aBcsZgT84mCfvHzLls0LiC4
aNmtEZNQ/f/guaXvViHlKEf0+8MpYQxq5nBN9LI5QUuUOBN0q0CjBdx10co256FGPElccdGbMsNp
TcVVWzydFAmHGnFmRPXBBgzcvvh3rtAkPAImpoDAl0Ps6lp72p6RK05YWUoGtdbxjyozb+oiLjZp
pO7dPhMeQgTTQRvCSsMRwX4SSxNkz5dvhi9AU2102WfUcTWGI4GNs6FIO+MGUyPKIFQEMMpcOyZd
m2xHWFsrJLoSZisZwO4aCm3qN/NZ7QEn2jg/beLm1+V5qvyJZaX/xsCHLxAmFrYJ56jHIM6GssoU
0t5fBhwgRXP3a5Co1FbZWi4HG0KP4Cw4PfdA5xQu31ZIjtakZM6GTZjaJD7rlZYznSea3+DIw22i
TiC2RUXKF62yrAjhG8Us/pO5upIC7k4c0Yz6bWDZU8ar9LVlcAwk5Vu1g2p2Mu5Eeflsa1PTf2Za
GjnavVKgtCR+frx7vgAE4Yd9vsTQT+oFngEMB9sWCB0VRqZIRTD2K1Jr7l7B9CiZt3rgabo7DOof
Qn8HZcCLclqK5Ym7vcVKM72Wp1j4cZ/u+3DUCcD9FKWMySZn87U3I3vJCLk7Y2cIHRBMN2/4QMgC
YDj9jPxFGwMbn2JN7BTXF6DsnJ8qGYTNdIXCJyUFf16840NVG+w1kn4tCLtdCIOmBEvhqQ8OofBP
EEWA75J3nzodRpZz078saTkyKa1oyiZC0iVGC9G4T+ujDH4aYH6mK1LpvNsxHbQpYRyvG6tQuowN
PAMIB6CfSA3zqrhWGLYY99yER8RWkZ4DSGntwHM9KzrkFj6qy/bPFvtQnxhdsMG/zs5bzChDdLVe
Ji/COoqgxeQMXszlE4RMuQdvY99lnwHSY2vrgZgiraM46Y1bvIXwvWfB1JsKhwPSNgQJZtsrm70f
hP6ifdvXaU/A7CpuPXBkjoSVYoMMaZv5yACLpLytzAMmhXTsX1ecWeS77iGtPO1ezkmOJHOI0BRx
GotjJhaphsg1mTlxYr4O6ZUMNsQ7ok288G0p5o/3wqwDAM3EBXYiO2Wz8ePxpAxbg5RLkZwwctjn
qhCc7RcLU8LqTgxLBAYpSaIWki32tVzWtpAx40FQ60L2hXU7qJs+u6HquICvpj4iEWzg6d+1ZlvI
H4AP7lX6kBs2Qwegt//r5gm2yoAdR4deIb30wGswykLCTWpGYjIjRMaWzyUruFA+Cm5FSzW9BBMr
90xSV7rshp81peTXbY0BNPrIJPZlHiTwNIsa1AabZ8ViTxDV5YA4hy8VVqq5XIthb+GlZtij1N5O
dnWulBMss/kCrqBUFPzbNXKKwQ8jK7kgkcIBTaRiv3DnOaIpP2/rlmMrePqvofKv6M0ROaqwH41G
uApFSjv1+4PEDaU/t6WILszLGpZWbwu2HjA9iWpS8STpHSvVvuLeOlkc2fTbSg+gEbIAfjH/gTS7
vwlQYp0+w5W/RGthQHYjeBXoq6tN6JV/t3DsP7RAWVre7UHtA24eV90DifVvxtf0NiB0cePd73qH
vdcMWJSDJuO0xjehwJGrcQ34fXiXkuKXqMkvJK3ba3gft3HkMlzXPKIichGcjcadrfHMhN6pEt/C
E3XOpqtyRSqWd6fSNmbwJVHZ3v1TlWz+g5sjf66coK7A786ftDrymop8/pmAs+fjL2ZIdWwnhHi6
Kw0TVzC4whEgbq7VawcNdjQtpUT5iYtXMp0bQw5PdMFhhR3YY8R9PHNVFJikJN5IqEi/SCOAwvaI
8CHsHiL2LDtb0n5o+VGHOJ7OQVg6Ft4asGD0eT7BHnwJkBDtUYIEQ63oSdseomAv2HJTSfFb/ZTm
HjNKEQmiZ3oV+Mzg4PG2AXqQoTWNGEvShTn5KQY3pEkhXCy55jXhL0c7omwoiJ35rWnn5JQAoYZj
f6ftpAfcm8MjGBquHVDpLtz29sOkQB+KUxGQJXZedKqXplTibjyiQ5P3tMP5y5QvslCjZ5CZg6ZO
j1+ZK43iP2cbG2euZlpHCEACwgoTpKhHA3R82zqiRxPMhvkn0Can8stL71pT5ubIsjRzN9N9oQ3Z
yiKr6kH1fy6IY5BHksEKJl7aI9AELPJ9guD5m/8Qv41eWUxOdzKV7ehSm8IWVjDQg8l9EjCrKB8M
JkjyUZqUseEE+ih4GNWkcSv9LiLOZKy6mjEOJK7Ue1y2cHWKvd4jQl1KX0cMCoSQ/Ito5+ok1Kh8
rT9ArYudYd7Iu0MCRm23Tnnnp1DbqpgBW99bpjLA3wpmuCp3BoYfcxKJZUaJ7KExXLgotM3dZBx1
utNxgp8Cw4Lrdagf/C2jjx0cuyepggCOqNNK/XigoUkotAeIIFfhDcaxFUhBzAuWVa6IPaqhshcb
MKTFxZ9pxfzcAHG+fHAbs0r6oWbe+zAqA06+rVIe1/b/anz5YTJbBsEp2MssjMvSsOUXSc65ZDHx
5+iozebXXgiqgv5+1IqXNCgZYnnwYykH/FHcfz/ZE/zrxtbsH8NZ+VHLTsGehQcenCfkGOkmMg46
FI86BnQ/VUeMp9hpHmWchR0iSJzRG2fJZJYSYuq9Bx3ra0M/FtidJS/mLfHjvAB9MuPjWEYJQ4mB
+BpCjJ7RM7P4RiA4jpVy6WK45XrEoGAdPwUI2h84FF5GBh4zcLQ+W6pk4400BVCc2LfmwCDHTUNc
aN7uIHX3FyIyU/86uigFGprOTRDbHM0q/Yl2jQzxAbvRnisV2nZ+t+Mm+qaX1m817QdI8Tz0r9kB
IP/eaAF7Ag7oeXTc5a/SlVMAAaCCG3PqBq/EomEYDuMtEGdKZ6z27g8ghdRgHNAeIKh0J0O6Rd1b
KYpGnppX+yfgaxUPQOH2/ZwQJn2mquswleF2FFdOkJNvVTuNvKjtU2iw/aiiHbsSWE7U5tLFEsUO
zDSnJOxBTJZ7qrNQwktcP6q8aGXBStkntmqpFQbX6XSmgp1t0NFhu1XFMxIhYy626hO1BuBL184h
4kwk0C4vMmOs3xn5QeLkLW2+ftU78S29PxGIrgz6seMiqMXjn+tW248ETsMh8WBTzt6IQs9fdINZ
PFY7CJeF1M1bl8WyoPv1zDlTTjagdDMA0G8GHHVfvW2TFmgE349iZbczfXq+JeO7zzKEkf93uDmD
sKzApGLp2n7iJaAV646M2K7mq2gJ5435tQVNVy6QCP2RPwwbuvFXP3rAKM8TUA4T2FZ3ff4eEzcB
KSOTioIZa0gaCSgTh5Q2D4os8ov27RrQPl6Z5ELSzRKcWLUIIc1AulnMExvw/VAvC9s7tCD/2Uht
hAyh5zjKUipMy7GPxhc9zizlohavnq5CU8ox0kwCgVdLsv8KpHndwD9kaINEd2vJjEBZmIEQS7uf
VjjRPKrALMYQWyy4Fo7qXcKz1r/uYkSglGrmJFFJeLY9PUxonvY7lBBXsCQQoZO3OrzsYvashwzD
l/YvfL7T3/EXsGONYLUy9/80AT8qG2Q2UM0Yiw/8TLcM2edMuh8U9cbgkmC66obl+nloqE/RWftL
rM/L5luXJJtRh5XGztdh9xmT0Y2ONJx/jha466yjVBKvhW9jO2wy2bRUODEXe0lVVtizkA63BVZc
mRAvJl9wnCLP185tG6aO4i5l36IwULhPKhIEbBtdH8Pt6PHfmuvgBj9Sd1X3NA+BjvsPAo7yWJv1
gwr3+SBMDbDEZ7oiicXV9UFqybUqiRS+49sVBBpFL+OgyGuu388cWtCgLd0WFxqyLqDflTso3MUA
LnKNmb6HecLOSxsA+FZ+LQVVWckdvk11o722MwNKDmmrLso4nVgjwFRv4EOpv+PtsFtE8SYsVkGl
Ir4mk/sbZcj67QHwOCnHKnOL0iPDUs/6TM64gDzEG5X+JX+6HH9UPSk+k6ZjuqKJkyVlYGkQjbkT
nxWqATV60YbUEwbzdvngnZC1IcuhoCPoipSYokeLAA017ojkk9mryEzIMz7eAvKjgoWtKCyGlG7F
XTEQ45w89UiI1zi+pJ3+0OcahqxFu8xFjg1uIMB74KmA37arxANZNiVtZfO9hrVWOQuB1JpXfOAf
PyaidnWKizbil1auWNnaFBZGIg9vVd9iNtkVSdNIp354JywN+e95OemYEnddt/6E0hv3Mfc4p0a2
vxujfVxv0MU8b2Qf+WsTaxtnzkuN6D3oq3UDx5tTopsHju/4RPUROH+Bcu5ZaAYoED1MzOu3SdKs
u36qZL4DntBNmE8pKq+0qyf78FKednMnzHwMop+kkYB5SfhjWN/LBN8s5QxCVOZlpD6Jb8LkoFRc
FMYGzOpmMOEZ1f6xyRXc6crWMat5NFNGIWcvZaGSnDAEZ3llCw2KWK79mJoGH9nPxkJm8Jyf18TX
UeE40XzXW36lfVoMN3+KWE3907z5gA+BPYe0M9TjykoNQxlJrpYhYfpHdCV08SZWXecsM5Zd5E9K
u6bB+1Q24k+zt/SncMFb0wWkomZZ6qZUTaaNvO4sseeqntccV+fNYDYWsKSAKZtZ6KN8zT/z8dYc
jE1RqrsjbiWsJmmaFZLEhDgTpEKQwF3gcbwS9U+uuMrwtU4zd7S4cJE+wqqV11ZbzN2zPkCh64aQ
x2WVAgmlSCAAXNRXOyXPeIeQzQYpeVR2uSAzZgN+JRyjnsh4x63YPCMRxIOuCtD88L8btdvAhwXP
+D0WLrt9AvXqEuzNBk15xOu6L6JSlsI6qnqbfNglqzewG9gQrOkvf9PDdS4AKsHmlPouHyZnSvFU
5Ng+TjTu7kAiQb/fDjKRCpvmyyzB4ff4GfKCZFOwSX7gDYGpW491p2eGc8sXq+sDvl62FB4upOMu
EsClbpUYaVSshocXr4+ycTSaPFbFASapP+oyDPm8dt4ks9ebWzMda21SQqTxDwTlrNQvfNXZvFIA
ca6jctUZoZ8KVoOSR8xtSnDqsdgy6R6lYHPMmdPD4f2aJvesXz87d9K+0MNYUh5rgIa7CxPf8mu5
BoEmPz66hH0cOOG4r/uvs3L8r8HzZlnHxtF5Kg1zrlRVpXb9ZSioZZvPa+hs98N2fu1NVThlryRV
FKEUszkLMrVN5kqfOb+PHUARuJyw+cNHFmnFXL3M/dGBipow+w6b9QmDpTWPmqQYyCApAVToBR+n
GqCuVW4kx+Sv8z11ROS61P5xpw70+nQj1H4Ic6jayHpNhL0gFh6GO0vMyd+Lur0K6sbeFN8F8mbM
hpOTPP1ffoxnnuFDXUOXeB0U857H6fp1FWTbswUH4RqhxdrnUfHjJf3mnN6LW5QKSKUfg8Ra4+PQ
EXTrEmOoMXbOYc8dPHshBbdDJZlQKqmsibMcrB1ouRTN2Vh3bRGoRSuDUwb+zxNhLIMW/eLDCIG4
2KC1q/Nfgw+OoE/dH/WzQ/VaYLBxsXxO7KMsw8ePNjKqrJSJ1rtzdLRHw3OxgDAvJP80lr06e1KP
5Jv1V7sGwibHnH3KTTYs+YOejwkbb8ZFip3/qXYgT/t7E1+I7Q8ZB33VvAQzqJd8n2GCiDxXpswJ
d57c4cdOQ1Cq2uFGfaAb/WvwoOaeUW3oe2y7JIJQJPYD/kKQ3ukRv+VHZRcd5OWLuTCWawIr0XDP
gIA+tEbr1BI9k+DSw9u/T0gKWOuThpc/4pgRfZXE/by0GfLa0sIqGv8ypTvalRkJ0Tj4plkkiRgP
ggNvwaFweUsDq9mUx+iD3bqICOYgSw1dd5h1xanQYTdDzwzEMCxCDcICoVq85NCMb++pPkjWfmd/
u4MDnsrL7Mc5O/fadJZ2e6JFpwPY1eLr98FUDpMw5pYYnMV/8H86yvmFmAjZ4HqoRK8WHKR9iG+h
8oPRN9C8M7NJbXVSyfwHNOcmwaD2TZPggHvsY3j6ZgqoPilH7C8TIxNroTObdD2ZOoPtkbpCV3++
nxeX/CQHaA5s8nLCcCyOymN5FDOtZMLYwE8hmbEGrXGg7j7W0q9W4KDUhLbbiLJhOO3WaIUz53Fc
/S8Fqg2uAbAKig98sjX7rl7fohEyS2z3DcmZP7g7KFEsHvMEoj2eLjeiaw3dwVVyMM+OH8bxCB3g
GWnXg6dfOq4tHn9ybjfXETLLqdSv+j03P8JmbI5xN81nOB0WwKS1HPGXvOZDL5PHomsgrfVQNetV
e/QsraBZsEFlnjot8IpibTdYxhqhN3AvmShAkXUtNvBDxkJmJsJDaY+xjqMt1daPAkh488EKVy7a
s5+dTbhLoupcOlu6yFne+5AGQ1P/idVB1zX+btaNLk0Va/WtNY+TEOCwDHH02FpihyxAKTRddFN9
d0d3oYN9H/0St8pvVfGHVGGF7dBkvNWrtsDqbfVD2PLmdJ91euy0tZqSG/LZRVKmo6ceyz2wb79e
ROcuk+MPCTQMJbiljgX84Skyby7DEKKMPHSOUrnV+WZTt2PA8EQoskmHUxHSiM49Fuvfzy/istF1
oDjnWrV/OqmjofGgVBlOTfvRKCwg1Y1ouQK2fnxAhUdvwQm7AfhsVIK9aaZUhkQ2mgU3Yeg865Vz
gLrt+7xhzucV8EzQJspV9rlCe0j+06AF+u6X5k8INQ3I9/XOhk6yTvfJ1WTsCSS0LZXfb6GESn4F
9DxJfud2i89ZlY3nQjDQ2N/3cSWX23RboaDkrJeuM6pYsWY+nLSNdSztW8mE3aACSko9l8Ksq2oQ
DLESXqWqvCGQMcmVfESQcKqfhUAe5f+uPtOpo2GHTm4pTTgLN8J/sml22jehw7DKcqrqDC7hBqBd
1hWcsPUATjYu4XXA0XIG+8TlGAz9kM59P6/aWG/Fkuv25j6aIakuZnXmPqSz8ibDimkwK/EZ5UrG
caA4VNECykDHaEAWdWRILUuM1zVYonnTDYBohteDUo168XHJsfZkVrlzxEHMSBPxWz+boKEGhOz+
3jf6fC4P8ui/M/TNK3evIZKpDEUfD5VPVEEYcLBz6u/1vphlsHEEFfIMrCi1JXPyLR1JxI0KTbQ9
2BaC3eBz+wyj4KeZ2DspSrKrLdz4a/7wLwmdt42Q8CciXUZxQxQIIL5zcSvTu8tplXyy7DSQ2fXf
9PVcJbmdX3aqZAAQ6QFGzaiMrE/qgWg3eWF1vXS5aJ3bh/6vLvVAdhsP6WXvBJbQ5QrwIWnjxKQx
019s9rX2N9C+JfefOnNDFG1Wlklc9nRauQZ5i1R6IlJaggdWHF390WODdFBa1WdWiGFwoosbAFza
mXipyDFHz+2qS5Fki3YnamHEDv49HY5x4+4oKOODRBbyJGVUzCkBkZwgs8sH8gGJabAcVI27KJ1e
mo4CLMYbkW3LRTBlEYqfmikCq69M5SbckX7K8p5SSxe8QQYMT5wZRFZOG4s8FPTx0hFXhA8Xm/Yw
OqwTrg7WVcfh97NfysMQ7Od537NejDgw/CK9ZiCUT/My7wMpE1sppmGoYPzQnEk99CKdaW2gOUMT
OlrB5gnI2J+/p4kUE1Vf+KKja3BQ9WM46h8mQjf7W8R8g4NdCrwAArKEB/PyXoZj8cy7Bs8PnJFM
OmrMlh0R2Gu4G76n5u2yhVUOe3tP6XHH7JRporviSsLfusnlzwkA0+wuZdtlcZv3nCzONgDHo7kf
vawgm99BaV48i2FAXW5IzKLqb28Di6pa9sMjk3+CPi6+Kuafk7N5n3ts/9PgWqaAhNg1d/dOmFtK
XX4UQ9UquG/Hv9vUA3cJC/DoL3NJ49RAOM8TMKIZEJSU8AQvxeUiLAbvkTmMguUwOIQCquIj6VBw
ILoKJ4vpxWUZZFGI9b/HH6//I+G2ZY5jZMtSuEfICoqA5NCCza7nmDdHSJJ+hYSMOPpqMybw11ih
AMB9qraNFdqSRL/uF4U4LZHe/B1GuCl+yJNf4sA9a2ucID0S9Lo9oOIacGa2PQOhqxSGFj8jhJzr
q3qzYUwyrl53zJjt6GInGWbJQ9zpuNMdgLlwgf/s6Rne5PhHoyz0QtQ0/fIvKvUFZmcwiuxfAlg7
9MqhKq+uUVRBnVQmU5atKnq3JWHlaZ4fevUnC5zaYH0vFNS4N0RFgVu9YQiSRXgYzUGQA0j4j/8t
tisqs8J015PzIA==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mb_block_hdmi_dino_controller_0_0_blk_mem_gen_0 is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 3 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 3 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of mb_block_hdmi_dino_controller_0_0_blk_mem_gen_0 : entity is "blk_mem_gen_0,blk_mem_gen_v8_4_5,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of mb_block_hdmi_dino_controller_0_0_blk_mem_gen_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mb_block_hdmi_dino_controller_0_0_blk_mem_gen_0 : entity is "blk_mem_gen_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of mb_block_hdmi_dino_controller_0_0_blk_mem_gen_0 : entity is "blk_mem_gen_v8_4_5,Vivado 2022.2";
end mb_block_hdmi_dino_controller_0_0_blk_mem_gen_0;

architecture STRUCTURE of mb_block_hdmi_dino_controller_0_0_blk_mem_gen_0 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 16;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 16;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 8;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "64";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     20.388004 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "spartan7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 1;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "blk_mem_gen_0.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "no_coe_file_loaded";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 0;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 2;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 65536;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 65536;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 32;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 32;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 1;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 1;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 4;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 4;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 65536;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 65536;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 32;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 32;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "spartan7";
  attribute DowngradeIPIdentifiedWarnings of U0 : label is "yes";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of clkb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB CLK";
  attribute X_INTERFACE_PARAMETER of clkb : signal is "XIL_INTERFACENAME BRAM_PORTB, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute X_INTERFACE_INFO of enb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB EN";
  attribute X_INTERFACE_INFO of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute X_INTERFACE_INFO of addrb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB ADDR";
  attribute X_INTERFACE_INFO of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute X_INTERFACE_INFO of dinb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB DIN";
  attribute X_INTERFACE_INFO of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
  attribute X_INTERFACE_INFO of doutb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB DOUT";
  attribute X_INTERFACE_INFO of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
  attribute X_INTERFACE_INFO of web : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB WE";
begin
U0: entity work.mb_block_hdmi_dino_controller_0_0_blk_mem_gen_v8_4_5
     port map (
      addra(15 downto 12) => B"0000",
      addra(11 downto 0) => addra(11 downto 0),
      addrb(15 downto 11) => B"00000",
      addrb(10 downto 0) => addrb(10 downto 0),
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(31 downto 0) => dina(31 downto 0),
      dinb(31 downto 0) => B"00000000000000000000000000000000",
      douta(31 downto 0) => douta(31 downto 0),
      doutb(31 downto 0) => doutb(31 downto 0),
      eccpipece => '0',
      ena => '1',
      enb => '1',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(15 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(15 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(15 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(15 downto 0),
      s_axi_rdata(31 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(31 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(3 downto 0) => B"0000",
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(3 downto 0) => wea(3 downto 0),
      web(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mb_block_hdmi_dino_controller_0_0_hdmi_dino_controller is
  port (
    axi_arready : out STD_LOGIC;
    axi_awready : out STD_LOGIC;
    axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    hdmi_clk_p : out STD_LOGIC;
    hdmi_clk_n : out STD_LOGIC;
    hdmi_tx_p : out STD_LOGIC_VECTOR ( 2 downto 0 );
    hdmi_tx_n : out STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_wready_reg : out STD_LOGIC;
    axi_rvalid : out STD_LOGIC;
    axi_bvalid_reg : out STD_LOGIC;
    axi_arvalid : in STD_LOGIC;
    axi_aclk : in STD_LOGIC;
    axi_awaddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_araddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_awvalid : in STD_LOGIC;
    axi_wvalid : in STD_LOGIC;
    axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aresetn : in STD_LOGIC;
    axi_bready : in STD_LOGIC;
    axi_rready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mb_block_hdmi_dino_controller_0_0_hdmi_dino_controller : entity is "hdmi_dino_controller";
end mb_block_hdmi_dino_controller_0_0_hdmi_dino_controller;

architecture STRUCTURE of mb_block_hdmi_dino_controller_0_0_hdmi_dino_controller is
  signal axi_bram_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_bram_wea : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal blue : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal bram_addr_a : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal bram_addr_b : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal clk_125MHz : STD_LOGIC;
  signal clk_25MHz : STD_LOGIC;
  signal color_mapper_inst_n_0 : STD_LOGIC;
  signal color_mapper_inst_n_1 : STD_LOGIC;
  signal color_mapper_inst_n_2 : STD_LOGIC;
  signal drawX : STD_LOGIC_VECTOR ( 9 downto 4 );
  signal drawY : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal green : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal hdmi_bram_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal hdmi_dino_controller_AXI_inst_n_22 : STD_LOGIC;
  signal hdmi_dino_controller_AXI_inst_n_23 : STD_LOGIC;
  signal hdmi_dino_controller_AXI_inst_n_24 : STD_LOGIC;
  signal hdmi_dino_controller_AXI_inst_n_25 : STD_LOGIC;
  signal hdmi_dino_controller_AXI_inst_n_26 : STD_LOGIC;
  signal hdmi_dino_controller_AXI_inst_n_27 : STD_LOGIC;
  signal hdmi_dino_controller_AXI_inst_n_28 : STD_LOGIC;
  signal hdmi_dino_controller_AXI_inst_n_29 : STD_LOGIC;
  signal hdmi_dino_controller_AXI_inst_n_30 : STD_LOGIC;
  signal hdmi_dino_controller_AXI_inst_n_31 : STD_LOGIC;
  signal hdmi_dino_controller_AXI_inst_n_32 : STD_LOGIC;
  signal hdmi_dino_controller_AXI_inst_n_33 : STD_LOGIC;
  signal hdmi_dino_controller_AXI_inst_n_34 : STD_LOGIC;
  signal hdmi_dino_controller_AXI_inst_n_35 : STD_LOGIC;
  signal hdmi_dino_controller_AXI_inst_n_36 : STD_LOGIC;
  signal hdmi_dino_controller_AXI_inst_n_37 : STD_LOGIC;
  signal hdmi_dino_controller_AXI_inst_n_38 : STD_LOGIC;
  signal hdmi_dino_controller_AXI_inst_n_39 : STD_LOGIC;
  signal hdmi_dino_controller_AXI_inst_n_40 : STD_LOGIC;
  signal hdmi_dino_controller_AXI_inst_n_41 : STD_LOGIC;
  signal hdmi_dino_controller_AXI_inst_n_42 : STD_LOGIC;
  signal hdmi_dino_controller_AXI_inst_n_43 : STD_LOGIC;
  signal hdmi_dino_controller_AXI_inst_n_44 : STD_LOGIC;
  signal hdmi_dino_controller_AXI_inst_n_45 : STD_LOGIC;
  signal hs : STD_LOGIC;
  signal locked : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  signal red : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal vde : STD_LOGIC;
  signal vga_n_32 : STD_LOGIC;
  signal vga_n_33 : STD_LOGIC;
  signal vga_n_34 : STD_LOGIC;
  signal vga_n_35 : STD_LOGIC;
  signal vga_n_36 : STD_LOGIC;
  signal vga_n_37 : STD_LOGIC;
  signal vga_n_38 : STD_LOGIC;
  signal vga_n_39 : STD_LOGIC;
  signal vs : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of blk_mem : label is "blk_mem_gen_0,blk_mem_gen_v8_4_5,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of blk_mem : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of blk_mem : label is "blk_mem_gen_v8_4_5,Vivado 2022.2";
  attribute CHECK_LICENSE_TYPE of vga_to_hdmi : label is "hdmi_tx_0,hdmi_tx_v1_0,{}";
  attribute DowngradeIPIdentifiedWarnings of vga_to_hdmi : label is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of vga_to_hdmi : label is "package_project";
  attribute X_CORE_INFO of vga_to_hdmi : label is "hdmi_tx_v1_0,Vivado 2022.2";
begin
blk_mem: entity work.mb_block_hdmi_dino_controller_0_0_blk_mem_gen_0
     port map (
      addra(15 downto 12) => B"0000",
      addra(11 downto 0) => bram_addr_a(11 downto 0),
      addrb(15 downto 11) => B"00000",
      addrb(10 downto 2) => bram_addr_b(10 downto 2),
      addrb(1 downto 0) => drawX(5 downto 4),
      clka => axi_aclk,
      clkb => '0',
      dina(31 downto 0) => axi_wdata(31 downto 0),
      dinb(31 downto 0) => B"00000000000000000000000000000000",
      douta(31 downto 0) => axi_bram_dout(31 downto 0),
      doutb(31 downto 0) => hdmi_bram_dout(31 downto 0),
      ena => '1',
      enb => '1',
      wea(3 downto 0) => axi_bram_wea(3 downto 0),
      web(3 downto 0) => B"0000"
    );
clk_wiz: entity work.mb_block_hdmi_dino_controller_0_0_clk_wiz_0
     port map (
      clk_in1 => axi_aclk,
      clk_out1 => clk_25MHz,
      clk_out2 => clk_125MHz,
      locked => locked,
      reset => \p_0_in__0\
    );
color_mapper_inst: entity work.mb_block_hdmi_dino_controller_0_0_Color_Mapper
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(2 downto 0) => drawX(9 downto 7),
      Q(2 downto 0) => drawY(6 downto 4),
      S(2) => color_mapper_inst_n_0,
      S(1) => color_mapper_inst_n_1,
      S(0) => color_mapper_inst_n_2
    );
hdmi_dino_controller_AXI_inst: entity work.mb_block_hdmi_dino_controller_0_0_hdmi_dino_controller_AXI
     port map (
      addra(11 downto 0) => bram_addr_a(11 downto 0),
      axi_aclk => axi_aclk,
      axi_araddr(11 downto 0) => axi_araddr(11 downto 0),
      axi_aresetn => axi_aresetn,
      axi_arready_reg_0 => axi_arready,
      axi_arvalid => axi_arvalid,
      axi_awaddr(11 downto 0) => axi_awaddr(11 downto 0),
      axi_awready_reg_0 => axi_awready,
      axi_awvalid => axi_awvalid,
      axi_bready => axi_bready,
      axi_bvalid_reg_0 => axi_bvalid_reg,
      axi_rdata(31 downto 0) => axi_rdata(31 downto 0),
      axi_rready => axi_rready,
      axi_rvalid => axi_rvalid,
      axi_wdata(31 downto 0) => axi_wdata(31 downto 0),
      axi_wready_reg_0 => axi_wready_reg,
      axi_wstrb(3 downto 0) => axi_wstrb(3 downto 0),
      axi_wvalid => axi_wvalid,
      \color_regs_reg[2][13]_0\ => hdmi_dino_controller_AXI_inst_n_22,
      \color_regs_reg[2][13]_1\ => hdmi_dino_controller_AXI_inst_n_34,
      \color_regs_reg[2][15]_0\ => hdmi_dino_controller_AXI_inst_n_24,
      \color_regs_reg[2][15]_1\ => hdmi_dino_controller_AXI_inst_n_36,
      \color_regs_reg[2][18]_0\ => hdmi_dino_controller_AXI_inst_n_39,
      \color_regs_reg[2][20]_0\ => hdmi_dino_controller_AXI_inst_n_29,
      \color_regs_reg[2][20]_1\ => hdmi_dino_controller_AXI_inst_n_41,
      \color_regs_reg[2][21]_0\ => hdmi_dino_controller_AXI_inst_n_42,
      \color_regs_reg[2][22]_0\ => hdmi_dino_controller_AXI_inst_n_43,
      \color_regs_reg[2][4]_0\ => hdmi_dino_controller_AXI_inst_n_25,
      \color_regs_reg[2][5]_0\ => hdmi_dino_controller_AXI_inst_n_26,
      \color_regs_reg[2][7]_0\ => hdmi_dino_controller_AXI_inst_n_28,
      \color_regs_reg[6][12]_0\ => hdmi_dino_controller_AXI_inst_n_33,
      \color_regs_reg[6][14]_0\ => hdmi_dino_controller_AXI_inst_n_23,
      \color_regs_reg[6][16]_0\ => hdmi_dino_controller_AXI_inst_n_37,
      \color_regs_reg[6][17]_0\ => hdmi_dino_controller_AXI_inst_n_38,
      \color_regs_reg[6][18]_0\ => hdmi_dino_controller_AXI_inst_n_27,
      \color_regs_reg[6][19]_0\ => hdmi_dino_controller_AXI_inst_n_40,
      \color_regs_reg[6][22]_0\ => hdmi_dino_controller_AXI_inst_n_31,
      \color_regs_reg[6][23]_0\ => hdmi_dino_controller_AXI_inst_n_32,
      \color_regs_reg[6][23]_1\ => hdmi_dino_controller_AXI_inst_n_44,
      \color_regs_reg[6][24]_0\ => hdmi_dino_controller_AXI_inst_n_45,
      \color_regs_reg[6][2]_0\ => hdmi_dino_controller_AXI_inst_n_35,
      \color_regs_reg[6][9]_0\ => hdmi_dino_controller_AXI_inst_n_30,
      douta(31 downto 0) => axi_bram_dout(31 downto 0),
      rst => \p_0_in__0\,
      \srl[36].srl16_i\ => vga_n_34,
      \srl[36].srl16_i_0\ => vga_n_35,
      \srl[36].srl16_i_1\ => vga_n_39,
      \srl[36].srl16_i_2\ => vga_n_38,
      vga_to_hdmi_i_15_0 => vga_n_36,
      vga_to_hdmi_i_15_1 => vga_n_37,
      vga_to_hdmi_i_20_0 => vga_n_32,
      vga_to_hdmi_i_20_1 => vga_n_33,
      wea(3 downto 0) => axi_bram_wea(3 downto 0)
    );
vga: entity work.mb_block_hdmi_dino_controller_0_0_vga_controller
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ => vga_n_32,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ => vga_n_33,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ => vga_n_34,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ => vga_n_35,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => vga_n_36,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => vga_n_37,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ => vga_n_38,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_6\ => vga_n_39,
      Q(4 downto 2) => drawX(9 downto 7),
      Q(1 downto 0) => drawX(5 downto 4),
      S(2) => color_mapper_inst_n_0,
      S(1) => color_mapper_inst_n_1,
      S(0) => color_mapper_inst_n_2,
      addrb(8 downto 0) => bram_addr_b(10 downto 2),
      blue(3 downto 0) => blue(3 downto 0),
      clk_out1 => clk_25MHz,
      doutb(31 downto 0) => hdmi_bram_dout(31 downto 0),
      green(3 downto 0) => green(3 downto 0),
      hsync => hs,
      red(3 downto 0) => red(3 downto 0),
      rst => \p_0_in__0\,
      \srl[20].srl16_i\ => hdmi_dino_controller_AXI_inst_n_42,
      \srl[20].srl16_i_0\ => hdmi_dino_controller_AXI_inst_n_30,
      \srl[21].srl16_i\ => hdmi_dino_controller_AXI_inst_n_43,
      \srl[21].srl16_i_0\ => hdmi_dino_controller_AXI_inst_n_31,
      \srl[22].srl16_i\ => hdmi_dino_controller_AXI_inst_n_44,
      \srl[22].srl16_i_0\ => hdmi_dino_controller_AXI_inst_n_32,
      \srl[23].srl16_i\ => hdmi_dino_controller_AXI_inst_n_45,
      \srl[23].srl16_i_0\ => hdmi_dino_controller_AXI_inst_n_33,
      \srl[28].srl16_i\ => hdmi_dino_controller_AXI_inst_n_38,
      \srl[28].srl16_i_0\ => hdmi_dino_controller_AXI_inst_n_26,
      \srl[29].srl16_i\ => hdmi_dino_controller_AXI_inst_n_39,
      \srl[29].srl16_i_0\ => hdmi_dino_controller_AXI_inst_n_27,
      \srl[30].srl16_i\ => hdmi_dino_controller_AXI_inst_n_40,
      \srl[30].srl16_i_0\ => hdmi_dino_controller_AXI_inst_n_28,
      \srl[31].srl16_i\ => hdmi_dino_controller_AXI_inst_n_41,
      \srl[31].srl16_i_0\ => hdmi_dino_controller_AXI_inst_n_29,
      \srl[36].srl16_i\ => hdmi_dino_controller_AXI_inst_n_34,
      \srl[36].srl16_i_0\ => hdmi_dino_controller_AXI_inst_n_22,
      \srl[37].srl16_i\ => hdmi_dino_controller_AXI_inst_n_35,
      \srl[37].srl16_i_0\ => hdmi_dino_controller_AXI_inst_n_23,
      \srl[38].srl16_i\ => hdmi_dino_controller_AXI_inst_n_36,
      \srl[38].srl16_i_0\ => hdmi_dino_controller_AXI_inst_n_24,
      \srl[39].srl16_i\ => hdmi_dino_controller_AXI_inst_n_37,
      \srl[39].srl16_i_0\ => hdmi_dino_controller_AXI_inst_n_25,
      \vc_reg[6]_0\(2 downto 0) => drawY(6 downto 4),
      vde => vde,
      vsync => vs
    );
vga_to_hdmi: entity work.mb_block_hdmi_dino_controller_0_0_hdmi_tx_0
     port map (
      TMDS_CLK_N => hdmi_clk_n,
      TMDS_CLK_P => hdmi_clk_p,
      TMDS_DATA_N(2 downto 0) => hdmi_tx_n(2 downto 0),
      TMDS_DATA_P(2 downto 0) => hdmi_tx_p(2 downto 0),
      ade => '0',
      aux0_din(3 downto 0) => B"0000",
      aux1_din(3 downto 0) => B"0000",
      aux2_din(3 downto 0) => B"0000",
      blue(3 downto 0) => blue(3 downto 0),
      green(3 downto 0) => green(3 downto 0),
      hsync => hs,
      pix_clk => clk_25MHz,
      pix_clk_locked => locked,
      pix_clkx5 => clk_125MHz,
      red(3 downto 0) => red(3 downto 0),
      rst => \p_0_in__0\,
      vde => vde,
      vsync => vs
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mb_block_hdmi_dino_controller_0_0 is
  port (
    hdmi_clk_n : out STD_LOGIC;
    hdmi_clk_p : out STD_LOGIC;
    hdmi_tx_n : out STD_LOGIC_VECTOR ( 2 downto 0 );
    hdmi_tx_p : out STD_LOGIC_VECTOR ( 2 downto 0 );
    keycode : in STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_aclk : in STD_LOGIC;
    axi_aresetn : in STD_LOGIC;
    axi_awaddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_awvalid : in STD_LOGIC;
    axi_awready : out STD_LOGIC;
    axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_wvalid : in STD_LOGIC;
    axi_wready : out STD_LOGIC;
    axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_bvalid : out STD_LOGIC;
    axi_bready : in STD_LOGIC;
    axi_araddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_arvalid : in STD_LOGIC;
    axi_arready : out STD_LOGIC;
    axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_rvalid : out STD_LOGIC;
    axi_rready : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of mb_block_hdmi_dino_controller_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of mb_block_hdmi_dino_controller_0_0 : entity is "mb_block_hdmi_dino_controller_0_0,hdmi_dino_controller,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of mb_block_hdmi_dino_controller_0_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of mb_block_hdmi_dino_controller_0_0 : entity is "hdmi_dino_controller,Vivado 2022.2";
end mb_block_hdmi_dino_controller_0_0;

architecture STRUCTURE of mb_block_hdmi_dino_controller_0_0 is
  signal \<const0>\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of axi_aclk : signal is "xilinx.com:signal:clock:1.0 AXI_CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of axi_aclk : signal is "XIL_INTERFACENAME AXI_CLK, ASSOCIATED_BUSIF AXI, ASSOCIATED_RESET axi_aresetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_aresetn : signal is "xilinx.com:signal:reset:1.0 AXI_RST RST";
  attribute X_INTERFACE_PARAMETER of axi_aresetn : signal is "XIL_INTERFACENAME AXI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_arready : signal is "xilinx.com:interface:aximm:1.0 AXI ARREADY";
  attribute X_INTERFACE_INFO of axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 AXI ARVALID";
  attribute X_INTERFACE_INFO of axi_awready : signal is "xilinx.com:interface:aximm:1.0 AXI AWREADY";
  attribute X_INTERFACE_INFO of axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 AXI AWVALID";
  attribute X_INTERFACE_INFO of axi_bready : signal is "xilinx.com:interface:aximm:1.0 AXI BREADY";
  attribute X_INTERFACE_INFO of axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 AXI BVALID";
  attribute X_INTERFACE_INFO of axi_rready : signal is "xilinx.com:interface:aximm:1.0 AXI RREADY";
  attribute X_INTERFACE_PARAMETER of axi_rready : signal is "XIL_INTERFACENAME AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 4, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 16, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 AXI RVALID";
  attribute X_INTERFACE_INFO of axi_wready : signal is "xilinx.com:interface:aximm:1.0 AXI WREADY";
  attribute X_INTERFACE_INFO of axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 AXI WVALID";
  attribute X_INTERFACE_INFO of hdmi_clk_n : signal is "xilinx.com:signal:clock:1.0 hdmi_clk_n CLK, xilinx.com:interface:hdmi:2.0 HDMI TMDS_CLK_N";
  attribute X_INTERFACE_PARAMETER of hdmi_clk_n : signal is "XIL_INTERFACENAME hdmi_clk_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of hdmi_clk_p : signal is "xilinx.com:signal:clock:1.0 hdmi_clk_p CLK, xilinx.com:interface:hdmi:2.0 HDMI TMDS_CLK_P";
  attribute X_INTERFACE_PARAMETER of hdmi_clk_p : signal is "XIL_INTERFACENAME hdmi_clk_p, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_araddr : signal is "xilinx.com:interface:aximm:1.0 AXI ARADDR";
  attribute X_INTERFACE_INFO of axi_arprot : signal is "xilinx.com:interface:aximm:1.0 AXI ARPROT";
  attribute X_INTERFACE_INFO of axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 AXI AWADDR";
  attribute X_INTERFACE_INFO of axi_awprot : signal is "xilinx.com:interface:aximm:1.0 AXI AWPROT";
  attribute X_INTERFACE_INFO of axi_bresp : signal is "xilinx.com:interface:aximm:1.0 AXI BRESP";
  attribute X_INTERFACE_INFO of axi_rdata : signal is "xilinx.com:interface:aximm:1.0 AXI RDATA";
  attribute X_INTERFACE_INFO of axi_rresp : signal is "xilinx.com:interface:aximm:1.0 AXI RRESP";
  attribute X_INTERFACE_INFO of axi_wdata : signal is "xilinx.com:interface:aximm:1.0 AXI WDATA";
  attribute X_INTERFACE_INFO of axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 AXI WSTRB";
  attribute X_INTERFACE_INFO of hdmi_tx_n : signal is "xilinx.com:interface:hdmi:2.0 HDMI TMDS_DATA_N";
  attribute X_INTERFACE_INFO of hdmi_tx_p : signal is "xilinx.com:interface:hdmi:2.0 HDMI TMDS_DATA_P";
begin
  axi_bresp(1) <= \<const0>\;
  axi_bresp(0) <= \<const0>\;
  axi_rresp(1) <= \<const0>\;
  axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.mb_block_hdmi_dino_controller_0_0_hdmi_dino_controller
     port map (
      axi_aclk => axi_aclk,
      axi_araddr(11 downto 0) => axi_araddr(13 downto 2),
      axi_aresetn => axi_aresetn,
      axi_arready => axi_arready,
      axi_arvalid => axi_arvalid,
      axi_awaddr(11 downto 0) => axi_awaddr(13 downto 2),
      axi_awready => axi_awready,
      axi_awvalid => axi_awvalid,
      axi_bready => axi_bready,
      axi_bvalid_reg => axi_bvalid,
      axi_rdata(31 downto 0) => axi_rdata(31 downto 0),
      axi_rready => axi_rready,
      axi_rvalid => axi_rvalid,
      axi_wdata(31 downto 0) => axi_wdata(31 downto 0),
      axi_wready_reg => axi_wready,
      axi_wstrb(3 downto 0) => axi_wstrb(3 downto 0),
      axi_wvalid => axi_wvalid,
      hdmi_clk_n => hdmi_clk_n,
      hdmi_clk_p => hdmi_clk_p,
      hdmi_tx_n(2 downto 0) => hdmi_tx_n(2 downto 0),
      hdmi_tx_p(2 downto 0) => hdmi_tx_p(2 downto 0)
    );
end STRUCTURE;
