{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604021196352 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604021196352 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 29 22:26:36 2020 " "Processing started: Thu Oct 29 22:26:36 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604021196352 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604021196352 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off relogio -c relogio " "Command: quartus_map --read_settings_files=on --write_settings_files=off relogio -c relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604021196352 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1604021196640 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1604021196640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file leds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leds-comportamento " "Found design unit 1: leds-comportamento" {  } { { "leds.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/leds.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604021204472 ""} { "Info" "ISGN_ENTITY_NAME" "1 leds " "Found entity 1: leds" {  } { { "leds.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/leds.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604021204472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604021204472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "but.vhd 2 1 " "Found 2 design units, including 1 entities, in source file but.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 but-comportamento " "Found design unit 1: but-comportamento" {  } { { "but.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/but.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604021204473 ""} { "Info" "ISGN_ENTITY_NAME" "1 but " "Found entity 1: but" {  } { { "but.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/but.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604021204473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604021204473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorGenerico_e_Interface_fast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorGenerico_e_Interface_fast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico_e_Interface_fast-interface " "Found design unit 1: divisorGenerico_e_Interface_fast-interface" {  } { { "divisorGenerico_e_Interface_fast.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/divisorGenerico_e_Interface_fast.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604021204473 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico_e_Interface_fast " "Found entity 1: divisorGenerico_e_Interface_fast" {  } { { "divisorGenerico_e_Interface_fast.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/divisorGenerico_e_Interface_fast.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604021204473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604021204473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sw-comportamento " "Found design unit 1: sw-comportamento" {  } { { "sw.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/sw.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604021204474 ""} { "Info" "ISGN_ENTITY_NAME" "1 sw " "Found entity 1: sw" {  } { { "sw.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/sw.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604021204474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604021204474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorGenerico_WRITE.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorGenerico_WRITE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico_WRITE-comportamento " "Found design unit 1: registradorGenerico_WRITE-comportamento" {  } { { "registradorGenerico_WRITE.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/registradorGenerico_WRITE.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604021204474 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico_WRITE " "Found entity 1: registradorGenerico_WRITE" {  } { { "registradorGenerico_WRITE.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/registradorGenerico_WRITE.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604021204474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604021204474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflopGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflopGenerico-comportamento " "Found design unit 1: flipflopGenerico-comportamento" {  } { { "flipflopGenerico.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/flipflopGenerico.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604021204474 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflopGenerico " "Found entity 1: flipflopGenerico" {  } { { "flipflopGenerico.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/flipflopGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604021204474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604021204474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorGenerico_e_Interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorGenerico_e_Interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico_e_Interface-interface " "Found design unit 1: divisorGenerico_e_Interface-interface" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/divisorGenerico_e_Interface.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604021204475 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico_e_Interface " "Found entity 1: divisorGenerico_e_Interface" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/divisorGenerico_e_Interface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604021204475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604021204475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UnidadeControle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UnidadeControle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeControle-comportamento " "Found design unit 1: UnidadeControle-comportamento" {  } { { "UnidadeControle.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/UnidadeControle.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604021204476 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControle " "Found entity 1: UnidadeControle" {  } { { "UnidadeControle.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/UnidadeControle.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604021204476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604021204476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TopLevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file TopLevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-funcionamento " "Found design unit 1: TopLevel-funcionamento" {  } { { "TopLevel.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/TopLevel.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604021204476 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/TopLevel.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604021204476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604021204476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaRam.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaRam.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "memoriaRam.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/memoriaRam.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604021204477 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRam.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/memoriaRam.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604021204477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604021204477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IO_TIMER.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IO_TIMER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IO_TIMER-comportamento " "Found design unit 1: IO_TIMER-comportamento" {  } { { "IO_TIMER.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/IO_TIMER.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604021204477 ""} { "Info" "ISGN_ENTITY_NAME" "1 IO_TIMER " "Found entity 1: IO_TIMER" {  } { { "IO_TIMER.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/IO_TIMER.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604021204477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604021204477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fluxo_de_dados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fluxo_de_dados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fluxo_de_dados-funcionamento " "Found design unit 1: fluxo_de_dados-funcionamento" {  } { { "fluxo_de_dados.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/fluxo_de_dados.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604021204478 ""} { "Info" "ISGN_ENTITY_NAME" "1 fluxo_de_dados " "Found entity 1: fluxo_de_dados" {  } { { "fluxo_de_dados.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/fluxo_de_dados.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604021204478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604021204478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico-divInteiro " "Found design unit 1: divisorGenerico-divInteiro" {  } { { "divisorGenerico.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/divisorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604021204478 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico " "Found entity 1: divisorGenerico" {  } { { "divisorGenerico.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/divisorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604021204478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604021204478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodificador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador-comportamento " "Found design unit 1: decodificador-comportamento" {  } { { "decodificador.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/decodificador.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604021204479 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Found entity 1: decodificador" {  } { { "decodificador.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/decodificador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604021204479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604021204479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CPU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-comportamento " "Found design unit 1: CPU-comportamento" {  } { { "CPU.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/CPU.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604021204480 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/CPU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604021204480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604021204480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorHex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorHex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7seg-comportamento " "Found design unit 1: conversorHex7seg-comportamento" {  } { { "conversorHex7seg.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/conversorHex7seg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604021204480 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7seg " "Found entity 1: conversorHex7seg" {  } { { "conversorHex7seg.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/conversorHex7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604021204480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604021204480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constants.vhd 1 0 " "Found 1 design units, including 0 entities, in source file constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constants " "Found design unit 1: constants" {  } { { "constants.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/constants.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604021204481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604021204481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoReg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoReg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoReg-comportamento " "Found design unit 1: bancoReg-comportamento" {  } { { "bancoReg.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/bancoReg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604021204482 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoReg " "Found entity 1: bancoReg" {  } { { "bancoReg.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/bancoReg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604021204482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604021204482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "memoriaROM.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/memoriaROM.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604021204482 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/memoriaROM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604021204482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604021204482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comportamento " "Found design unit 1: ULA-comportamento" {  } { { "ULA.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/ULA.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604021204483 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604021204483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604021204483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "somadorGenerico.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/somadorGenerico.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604021204483 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "somadorGenerico.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/somadorGenerico.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604021204483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604021204483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604021204484 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604021204484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604021204484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604021204484 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604021204484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604021204484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch-arch_name " "Found design unit 1: fetch-arch_name" {  } { { "fetch.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/fetch.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604021204485 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/fetch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604021204485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604021204485 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1604021204533 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "saida_ULA TopLevel.vhd(15) " "VHDL Signal Declaration warning at TopLevel.vhd(15): used implicit default value for signal \"saida_ULA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TopLevel.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/TopLevel.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1604021204535 "|TopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:Processador " "Elaborating entity \"CPU\" for hierarchy \"CPU:Processador\"" {  } { { "TopLevel.vhd" "Processador" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/TopLevel.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604021204547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fluxo_de_dados CPU:Processador\|fluxo_de_dados:FD " "Elaborating entity \"fluxo_de_dados\" for hierarchy \"CPU:Processador\|fluxo_de_dados:FD\"" {  } { { "CPU.vhd" "FD" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/CPU.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604021204548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch CPU:Processador\|fluxo_de_dados:FD\|fetch:FETCH " "Elaborating entity \"fetch\" for hierarchy \"CPU:Processador\|fluxo_de_dados:FD\|fetch:FETCH\"" {  } { { "fluxo_de_dados.vhd" "FETCH" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/fluxo_de_dados.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604021204549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 CPU:Processador\|fluxo_de_dados:FD\|fetch:FETCH\|muxGenerico2x1:MUX " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"CPU:Processador\|fluxo_de_dados:FD\|fetch:FETCH\|muxGenerico2x1:MUX\"" {  } { { "fetch.vhd" "MUX" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/fetch.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604021204551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico CPU:Processador\|fluxo_de_dados:FD\|fetch:FETCH\|registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"CPU:Processador\|fluxo_de_dados:FD\|fetch:FETCH\|registradorGenerico:PC\"" {  } { { "fetch.vhd" "PC" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/fetch.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604021204552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM CPU:Processador\|fluxo_de_dados:FD\|fetch:FETCH\|memoriaROM:ROM " "Elaborating entity \"memoriaROM\" for hierarchy \"CPU:Processador\|fluxo_de_dados:FD\|fetch:FETCH\|memoriaROM:ROM\"" {  } { { "fetch.vhd" "ROM" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/fetch.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604021204553 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "content memoriaROM.vhd(259) " "VHDL Signal Declaration warning at memoriaROM.vhd(259): used implicit default value for signal \"content\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "memoriaROM.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/memoriaROM.vhd" 259 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1604021204553 "|TopLevel|CPU:Processador|fluxo_de_dados:FD|fetch:FETCH|memoriaROM:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico CPU:Processador\|fluxo_de_dados:FD\|fetch:FETCH\|somadorGenerico:SOMA " "Elaborating entity \"somadorGenerico\" for hierarchy \"CPU:Processador\|fluxo_de_dados:FD\|fetch:FETCH\|somadorGenerico:SOMA\"" {  } { { "fetch.vhd" "SOMA" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/fetch.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604021204554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoReg CPU:Processador\|fluxo_de_dados:FD\|bancoReg:BancoReg " "Elaborating entity \"bancoReg\" for hierarchy \"CPU:Processador\|fluxo_de_dados:FD\|bancoReg:BancoReg\"" {  } { { "fluxo_de_dados.vhd" "BancoReg" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/fluxo_de_dados.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604021204556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA CPU:Processador\|fluxo_de_dados:FD\|ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"CPU:Processador\|fluxo_de_dados:FD\|ULA:ULA\"" {  } { { "fluxo_de_dados.vhd" "ULA" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/fluxo_de_dados.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604021204557 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "one ULA.vhd(27) " "VHDL Signal Declaration warning at ULA.vhd(27): used explicit default value for signal \"one\" because signal was never assigned a value" {  } { { "ULA.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/ULA.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1604021204557 "|TopLevel|CPU:Processador|fluxo_de_dados:FD|ULA:ULA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeControle CPU:Processador\|UnidadeControle:UC " "Elaborating entity \"UnidadeControle\" for hierarchy \"CPU:Processador\|UnidadeControle:UC\"" {  } { { "CPU.vhd" "UC" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/CPU.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604021204558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico_e_Interface divisorGenerico_e_Interface:TICTAC " "Elaborating entity \"divisorGenerico_e_Interface\" for hierarchy \"divisorGenerico_e_Interface:TICTAC\"" {  } { { "TopLevel.vhd" "TICTAC" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/TopLevel.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604021204559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico divisorGenerico_e_Interface:TICTAC\|divisorGenerico:baseTempo " "Elaborating entity \"divisorGenerico\" for hierarchy \"divisorGenerico_e_Interface:TICTAC\|divisorGenerico:baseTempo\"" {  } { { "divisorGenerico_e_Interface.vhd" "baseTempo" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/divisorGenerico_e_Interface.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604021204559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflopGenerico divisorGenerico_e_Interface:TICTAC\|flipflopGenerico:registraUmSegundo " "Elaborating entity \"flipflopGenerico\" for hierarchy \"divisorGenerico_e_Interface:TICTAC\|flipflopGenerico:registraUmSegundo\"" {  } { { "divisorGenerico_e_Interface.vhd" "registraUmSegundo" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/divisorGenerico_e_Interface.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604021204560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico_e_Interface_fast divisorGenerico_e_Interface_fast:TICTAC_fast " "Elaborating entity \"divisorGenerico_e_Interface_fast\" for hierarchy \"divisorGenerico_e_Interface_fast:TICTAC_fast\"" {  } { { "TopLevel.vhd" "TICTAC_fast" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/TopLevel.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604021204561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico divisorGenerico_e_Interface_fast:TICTAC_fast\|divisorGenerico:baseTempo " "Elaborating entity \"divisorGenerico\" for hierarchy \"divisorGenerico_e_Interface_fast:TICTAC_fast\|divisorGenerico:baseTempo\"" {  } { { "divisorGenerico_e_Interface_fast.vhd" "baseTempo" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/divisorGenerico_e_Interface_fast.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604021204561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico_WRITE registradorGenerico_WRITE:SEGU " "Elaborating entity \"registradorGenerico_WRITE\" for hierarchy \"registradorGenerico_WRITE:SEGU\"" {  } { { "TopLevel.vhd" "SEGU" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/TopLevel.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604021204562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7seg conversorHex7seg:showHEX0 " "Elaborating entity \"conversorHex7seg\" for hierarchy \"conversorHex7seg:showHEX0\"" {  } { { "TopLevel.vhd" "showHEX0" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/TopLevel.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604021204564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico_WRITE registradorGenerico_WRITE:ledReg " "Elaborating entity \"registradorGenerico_WRITE\" for hierarchy \"registradorGenerico_WRITE:ledReg\"" {  } { { "TopLevel.vhd" "ledReg" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/TopLevel.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604021204566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leds leds:writeLED " "Elaborating entity \"leds\" for hierarchy \"leds:writeLED\"" {  } { { "TopLevel.vhd" "writeLED" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/TopLevel.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604021204568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sw sw:swicthes " "Elaborating entity \"sw\" for hierarchy \"sw:swicthes\"" {  } { { "TopLevel.vhd" "swicthes" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/TopLevel.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604021204571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "but but:but " "Elaborating entity \"but\" for hierarchy \"but:but\"" {  } { { "TopLevel.vhd" "but" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/TopLevel.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604021204572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador decodificador:DECODER " "Elaborating entity \"decodificador\" for hierarchy \"decodificador:DECODER\"" {  } { { "TopLevel.vhd" "DECODER" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/TopLevel.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604021204573 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "CPU:Processador\|fluxo_de_dados:FD\|bancoReg:BancoReg\|registrador " "RAM logic \"CPU:Processador\|fluxo_de_dados:FD\|bancoReg:BancoReg\|registrador\" is uninferred due to asynchronous read logic" {  } { { "bancoReg.vhd" "registrador" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/bancoReg.vhd" 34 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1604021204886 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1604021204886 ""}
{ "Warning" "WMIO_MIO_MIF_DATA_TRUNCATION_HEAD" "initROM.mif " "Width of data items in \"initROM.mif\" is greater than the memory width. Truncating data items to fit in memory." {  } { { "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/initROM.mif" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/initROM.mif" 5 -1 0 } }  } 0 113018 "Width of data items in \"%1!s!\" is greater than the memory width. Truncating data items to fit in memory." 0 0 "Analysis & Synthesis" 0 -1 1604021204886 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "844 1024 0 1 1 " "844 out of 1024 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "180 1023 " "Addresses ranging from 180 to 1023 are not initialized" {  } { { "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/initROM.mif" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/initROM.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1604021204887 ""}  } { { "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/initROM.mif" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/initROM.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1604021204887 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "256 1024 /home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/initROM.mif " "Memory depth (256) in the design file differs from memory depth (1024) in the Memory Initialization File \"/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/initROM.mif\" -- truncated remaining initial content value to fit RAM" {  } {  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Analysis & Synthesis" 0 -1 1604021204887 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "divisorGenerico_e_Interface:TICTAC\|leituraUmSegundo\[0\] CPU:Processador\|fluxo_de_dados:FD\|muxGenerico2x1:MUX_ULA\|saida_MUX\[0\] " "Converted the fan-out from the tri-state buffer \"divisorGenerico_e_Interface:TICTAC\|leituraUmSegundo\[0\]\" to the node \"CPU:Processador\|fluxo_de_dados:FD\|muxGenerico2x1:MUX_ULA\|saida_MUX\[0\]\" into an OR gate" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/divisorGenerico_e_Interface.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1604021205406 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "divisorGenerico_e_Interface:TICTAC\|leituraUmSegundo\[1\] CPU:Processador\|fluxo_de_dados:FD\|muxGenerico2x1:MUX_ULA\|saida_MUX\[1\] " "Converted the fan-out from the tri-state buffer \"divisorGenerico_e_Interface:TICTAC\|leituraUmSegundo\[1\]\" to the node \"CPU:Processador\|fluxo_de_dados:FD\|muxGenerico2x1:MUX_ULA\|saida_MUX\[1\]\" into an OR gate" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/divisorGenerico_e_Interface.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1604021205406 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "divisorGenerico_e_Interface:TICTAC\|leituraUmSegundo\[2\] CPU:Processador\|fluxo_de_dados:FD\|muxGenerico2x1:MUX_ULA\|saida_MUX\[2\] " "Converted the fan-out from the tri-state buffer \"divisorGenerico_e_Interface:TICTAC\|leituraUmSegundo\[2\]\" to the node \"CPU:Processador\|fluxo_de_dados:FD\|muxGenerico2x1:MUX_ULA\|saida_MUX\[2\]\" into an OR gate" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/divisorGenerico_e_Interface.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1604021205406 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "divisorGenerico_e_Interface:TICTAC\|leituraUmSegundo\[3\] CPU:Processador\|fluxo_de_dados:FD\|muxGenerico2x1:MUX_ULA\|saida_MUX\[3\] " "Converted the fan-out from the tri-state buffer \"divisorGenerico_e_Interface:TICTAC\|leituraUmSegundo\[3\]\" to the node \"CPU:Processador\|fluxo_de_dados:FD\|muxGenerico2x1:MUX_ULA\|saida_MUX\[3\]\" into an OR gate" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/divisorGenerico_e_Interface.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1604021205406 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "divisorGenerico_e_Interface:TICTAC\|leituraUmSegundo\[4\] CPU:Processador\|fluxo_de_dados:FD\|muxGenerico2x1:MUX_ULA\|saida_MUX\[4\] " "Converted the fan-out from the tri-state buffer \"divisorGenerico_e_Interface:TICTAC\|leituraUmSegundo\[4\]\" to the node \"CPU:Processador\|fluxo_de_dados:FD\|muxGenerico2x1:MUX_ULA\|saida_MUX\[4\]\" into an OR gate" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/divisorGenerico_e_Interface.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1604021205406 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "divisorGenerico_e_Interface:TICTAC\|leituraUmSegundo\[5\] CPU:Processador\|fluxo_de_dados:FD\|muxGenerico2x1:MUX_ULA\|saida_MUX\[5\] " "Converted the fan-out from the tri-state buffer \"divisorGenerico_e_Interface:TICTAC\|leituraUmSegundo\[5\]\" to the node \"CPU:Processador\|fluxo_de_dados:FD\|muxGenerico2x1:MUX_ULA\|saida_MUX\[5\]\" into an OR gate" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/divisorGenerico_e_Interface.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1604021205406 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "divisorGenerico_e_Interface:TICTAC\|leituraUmSegundo\[6\] CPU:Processador\|fluxo_de_dados:FD\|muxGenerico2x1:MUX_ULA\|saida_MUX\[6\] " "Converted the fan-out from the tri-state buffer \"divisorGenerico_e_Interface:TICTAC\|leituraUmSegundo\[6\]\" to the node \"CPU:Processador\|fluxo_de_dados:FD\|muxGenerico2x1:MUX_ULA\|saida_MUX\[6\]\" into an OR gate" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/divisorGenerico_e_Interface.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1604021205406 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "divisorGenerico_e_Interface:TICTAC\|leituraUmSegundo\[7\] CPU:Processador\|fluxo_de_dados:FD\|muxGenerico2x1:MUX_ULA\|saida_MUX\[7\] " "Converted the fan-out from the tri-state buffer \"divisorGenerico_e_Interface:TICTAC\|leituraUmSegundo\[7\]\" to the node \"CPU:Processador\|fluxo_de_dados:FD\|muxGenerico2x1:MUX_ULA\|saida_MUX\[7\]\" into an OR gate" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/divisorGenerico_e_Interface.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1604021205406 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1604021205406 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "saida_ULA\[0\] GND " "Pin \"saida_ULA\[0\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/TopLevel.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604021205697 "|TopLevel|saida_ULA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_ULA\[1\] GND " "Pin \"saida_ULA\[1\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/TopLevel.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604021205697 "|TopLevel|saida_ULA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_ULA\[2\] GND " "Pin \"saida_ULA\[2\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/TopLevel.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604021205697 "|TopLevel|saida_ULA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_ULA\[3\] GND " "Pin \"saida_ULA\[3\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/TopLevel.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604021205697 "|TopLevel|saida_ULA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_ULA\[4\] GND " "Pin \"saida_ULA\[4\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/TopLevel.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604021205697 "|TopLevel|saida_ULA[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_ULA\[5\] GND " "Pin \"saida_ULA\[5\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/TopLevel.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604021205697 "|TopLevel|saida_ULA[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_ULA\[6\] GND " "Pin \"saida_ULA\[6\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/TopLevel.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604021205697 "|TopLevel|saida_ULA[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_ULA\[7\] GND " "Pin \"saida_ULA\[7\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/TopLevel.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604021205697 "|TopLevel|saida_ULA[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1604021205697 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1604021205807 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1604021208455 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604021208455 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "731 " "Implemented 731 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1604021208526 ""} { "Info" "ICUT_CUT_TM_OPINS" "110 " "Implemented 110 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1604021208526 ""} { "Info" "ICUT_CUT_TM_LCELLS" "608 " "Implemented 608 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1604021208526 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1604021208526 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "500 " "Peak virtual memory: 500 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604021208538 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 29 22:26:48 2020 " "Processing ended: Thu Oct 29 22:26:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604021208538 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604021208538 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604021208538 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604021208538 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1604021209362 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604021209363 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 29 22:26:49 2020 " "Processing started: Thu Oct 29 22:26:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604021209363 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1604021209363 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off relogio -c relogio " "Command: quartus_fit --read_settings_files=off --write_settings_files=off relogio -c relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1604021209363 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1604021209399 ""}
{ "Info" "0" "" "Project  = relogio" {  } {  } 0 0 "Project  = relogio" 0 0 "Fitter" 0 0 1604021209400 ""}
{ "Info" "0" "" "Revision = relogio" {  } {  } 0 0 "Revision = relogio" 0 0 "Fitter" 0 0 1604021209400 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1604021209551 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1604021209551 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "relogio 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"relogio\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1604021209557 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1604021209605 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1604021209605 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1604021209879 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1604021209900 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1604021209966 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "58 123 " "No exact pin location assignment(s) for 58 pins of 123 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1604021210159 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1604021215125 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 211 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 211 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1604021215285 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1604021215285 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604021215286 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1604021215295 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1604021215297 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1604021215299 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1604021215301 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1604021215301 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1604021215302 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "relogio.sdc " "Synopsys Design Constraints File file not found: 'relogio.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1604021216224 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1604021216225 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1604021216233 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1604021216234 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1604021216235 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1604021216286 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1604021216287 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1604021216287 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_RESET_N " "Node \"FPGA_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/iskandar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iskandar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FPGA_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604021216355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/iskandar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iskandar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604021216355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/iskandar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iskandar/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604021216355 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1604021216355 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604021216355 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1604021218884 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1604021219355 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604021221815 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1604021224602 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1604021226633 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604021226634 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1604021228136 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X33_Y0 X43_Y10 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10" {  } { { "loc" "" { Generic "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10"} { { 12 { 0 ""} 33 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1604021231633 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1604021231633 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1604021238415 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1604021238415 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604021238419 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.49 " "Total time spent on timing analysis during the Fitter is 1.49 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1604021240859 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1604021240882 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1604021241803 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1604021241804 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1604021242727 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604021246962 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1604021247181 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/output_files/relogio.fit.smsg " "Generated suppressed messages file /home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/output_files/relogio.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1604021247267 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1583 " "Peak virtual memory: 1583 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604021247867 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 29 22:27:27 2020 " "Processing ended: Thu Oct 29 22:27:27 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604021247867 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604021247867 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:11 " "Total CPU time (on all processors): 00:01:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604021247867 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1604021247867 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1604021248845 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604021248845 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 29 22:27:28 2020 " "Processing started: Thu Oct 29 22:27:28 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604021248845 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1604021248845 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off relogio -c relogio " "Command: quartus_asm --read_settings_files=off --write_settings_files=off relogio -c relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1604021248845 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1604021249487 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1604021252132 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "482 " "Peak virtual memory: 482 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604021252345 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 29 22:27:32 2020 " "Processing ended: Thu Oct 29 22:27:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604021252345 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604021252345 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604021252345 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1604021252345 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1604021252490 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1604021253233 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604021253233 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 29 22:27:33 2020 " "Processing started: Thu Oct 29 22:27:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604021253233 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1604021253233 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta relogio -c relogio " "Command: quartus_sta relogio -c relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1604021253233 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1604021253270 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1604021253814 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1604021253814 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604021253869 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604021253869 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "relogio.sdc " "Synopsys Design Constraints File file not found: 'relogio.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1604021254319 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1604021254319 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1604021254322 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisorGenerico_e_Interface:TICTAC\|divisorGenerico:baseTempo\|tick divisorGenerico_e_Interface:TICTAC\|divisorGenerico:baseTempo\|tick " "create_clock -period 1.000 -name divisorGenerico_e_Interface:TICTAC\|divisorGenerico:baseTempo\|tick divisorGenerico_e_Interface:TICTAC\|divisorGenerico:baseTempo\|tick" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1604021254322 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisorGenerico_e_Interface_fast:TICTAC_fast\|divisorGenerico:baseTempo\|tick divisorGenerico_e_Interface_fast:TICTAC_fast\|divisorGenerico:baseTempo\|tick " "create_clock -period 1.000 -name divisorGenerico_e_Interface_fast:TICTAC_fast\|divisorGenerico:baseTempo\|tick divisorGenerico_e_Interface_fast:TICTAC_fast\|divisorGenerico:baseTempo\|tick" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1604021254322 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1604021254322 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1604021254326 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1604021254326 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1604021254327 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1604021254334 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1604021254377 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1604021254377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.268 " "Worst-case setup slack is -9.268" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021254377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021254377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.268           -1669.927 CLOCK_50  " "   -9.268           -1669.927 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021254377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604021254377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.444 " "Worst-case hold slack is 0.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021254381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021254381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.444               0.000 CLOCK_50  " "    0.444               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021254381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604021254381 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.710 " "Worst-case recovery slack is -6.710" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021254383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021254383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.710              -6.710 divisorGenerico_e_Interface_fast:TICTAC_fast\|divisorGenerico:baseTempo\|tick  " "   -6.710              -6.710 divisorGenerico_e_Interface_fast:TICTAC_fast\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021254383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.634             -13.262 divisorGenerico_e_Interface:TICTAC\|divisorGenerico:baseTempo\|tick  " "   -6.634             -13.262 divisorGenerico_e_Interface:TICTAC\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021254383 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604021254383 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.537 " "Worst-case removal slack is 3.537" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021254385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021254385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.537               0.000 divisorGenerico_e_Interface:TICTAC\|divisorGenerico:baseTempo\|tick  " "    3.537               0.000 divisorGenerico_e_Interface:TICTAC\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021254385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.777               0.000 divisorGenerico_e_Interface_fast:TICTAC_fast\|divisorGenerico:baseTempo\|tick  " "    3.777               0.000 divisorGenerico_e_Interface_fast:TICTAC_fast\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021254385 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604021254385 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021254385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021254385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -184.592 CLOCK_50  " "   -0.538            -184.592 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021254385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -1.649 divisorGenerico_e_Interface:TICTAC\|divisorGenerico:baseTempo\|tick  " "   -0.538              -1.649 divisorGenerico_e_Interface:TICTAC\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021254385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.815 divisorGenerico_e_Interface_fast:TICTAC_fast\|divisorGenerico:baseTempo\|tick  " "   -0.538              -0.815 divisorGenerico_e_Interface_fast:TICTAC_fast\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021254385 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604021254385 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1604021254399 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1604021254443 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1604021255932 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1604021256031 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1604021256040 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1604021256040 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.212 " "Worst-case setup slack is -9.212" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021256041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021256041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.212           -1668.701 CLOCK_50  " "   -9.212           -1668.701 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021256041 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604021256041 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.306 " "Worst-case hold slack is 0.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021256044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021256044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 CLOCK_50  " "    0.306               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021256044 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604021256044 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.799 " "Worst-case recovery slack is -6.799" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021256045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021256045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.799              -6.799 divisorGenerico_e_Interface_fast:TICTAC_fast\|divisorGenerico:baseTempo\|tick  " "   -6.799              -6.799 divisorGenerico_e_Interface_fast:TICTAC_fast\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021256045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.755             -13.503 divisorGenerico_e_Interface:TICTAC\|divisorGenerico:baseTempo\|tick  " "   -6.755             -13.503 divisorGenerico_e_Interface:TICTAC\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021256045 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604021256045 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.694 " "Worst-case removal slack is 3.694" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021256047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021256047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.694               0.000 divisorGenerico_e_Interface:TICTAC\|divisorGenerico:baseTempo\|tick  " "    3.694               0.000 divisorGenerico_e_Interface:TICTAC\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021256047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.952               0.000 divisorGenerico_e_Interface_fast:TICTAC_fast\|divisorGenerico:baseTempo\|tick  " "    3.952               0.000 divisorGenerico_e_Interface_fast:TICTAC_fast\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021256047 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604021256047 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021256049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021256049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -187.020 CLOCK_50  " "   -0.538            -187.020 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021256049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -1.656 divisorGenerico_e_Interface:TICTAC\|divisorGenerico:baseTempo\|tick  " "   -0.538              -1.656 divisorGenerico_e_Interface:TICTAC\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021256049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.812 divisorGenerico_e_Interface_fast:TICTAC_fast\|divisorGenerico:baseTempo\|tick  " "   -0.538              -0.812 divisorGenerico_e_Interface_fast:TICTAC_fast\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021256049 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604021256049 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1604021256062 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1604021256214 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1604021257501 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1604021257605 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1604021257609 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1604021257609 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.530 " "Worst-case setup slack is -4.530" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021257609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021257609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.530            -770.888 CLOCK_50  " "   -4.530            -770.888 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021257609 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604021257609 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.137 " "Worst-case hold slack is -0.137" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021257612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021257612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.137              -0.467 CLOCK_50  " "   -0.137              -0.467 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021257612 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604021257612 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.286 " "Worst-case recovery slack is -3.286" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021257614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021257614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.286              -3.286 divisorGenerico_e_Interface_fast:TICTAC_fast\|divisorGenerico:baseTempo\|tick  " "   -3.286              -3.286 divisorGenerico_e_Interface_fast:TICTAC_fast\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021257614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.199              -6.396 divisorGenerico_e_Interface:TICTAC\|divisorGenerico:baseTempo\|tick  " "   -3.199              -6.396 divisorGenerico_e_Interface:TICTAC\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021257614 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604021257614 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.658 " "Worst-case removal slack is 1.658" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021257615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021257615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.658               0.000 divisorGenerico_e_Interface:TICTAC\|divisorGenerico:baseTempo\|tick  " "    1.658               0.000 divisorGenerico_e_Interface:TICTAC\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021257615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.764               0.000 divisorGenerico_e_Interface_fast:TICTAC_fast\|divisorGenerico:baseTempo\|tick  " "    1.764               0.000 divisorGenerico_e_Interface_fast:TICTAC_fast\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021257615 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604021257615 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.420 " "Worst-case minimum pulse width slack is -0.420" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021257616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021257616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.420             -23.600 CLOCK_50  " "   -0.420             -23.600 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021257616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 divisorGenerico_e_Interface:TICTAC\|divisorGenerico:baseTempo\|tick  " "    0.033               0.000 divisorGenerico_e_Interface:TICTAC\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021257616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.062               0.000 divisorGenerico_e_Interface_fast:TICTAC_fast\|divisorGenerico:baseTempo\|tick  " "    0.062               0.000 divisorGenerico_e_Interface_fast:TICTAC_fast\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021257616 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604021257616 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1604021257630 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1604021257810 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1604021257813 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1604021257813 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.026 " "Worst-case setup slack is -4.026" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021257814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021257814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.026            -681.365 CLOCK_50  " "   -4.026            -681.365 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021257814 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604021257814 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.301 " "Worst-case hold slack is -0.301" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021257817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021257817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.301              -3.023 CLOCK_50  " "   -0.301              -3.023 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021257817 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604021257817 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.012 " "Worst-case recovery slack is -3.012" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021257819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021257819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.012              -3.012 divisorGenerico_e_Interface_fast:TICTAC_fast\|divisorGenerico:baseTempo\|tick  " "   -3.012              -3.012 divisorGenerico_e_Interface_fast:TICTAC_fast\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021257819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.925              -5.848 divisorGenerico_e_Interface:TICTAC\|divisorGenerico:baseTempo\|tick  " "   -2.925              -5.848 divisorGenerico_e_Interface:TICTAC\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021257819 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604021257819 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.620 " "Worst-case removal slack is 1.620" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021257822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021257822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.620               0.000 divisorGenerico_e_Interface:TICTAC\|divisorGenerico:baseTempo\|tick  " "    1.620               0.000 divisorGenerico_e_Interface:TICTAC\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021257822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.722               0.000 divisorGenerico_e_Interface_fast:TICTAC_fast\|divisorGenerico:baseTempo\|tick  " "    1.722               0.000 divisorGenerico_e_Interface_fast:TICTAC_fast\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021257822 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604021257822 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.418 " "Worst-case minimum pulse width slack is -0.418" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021257822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021257822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.418             -23.529 CLOCK_50  " "   -0.418             -23.529 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021257822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.055               0.000 divisorGenerico_e_Interface:TICTAC\|divisorGenerico:baseTempo\|tick  " "    0.055               0.000 divisorGenerico_e_Interface:TICTAC\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021257822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 divisorGenerico_e_Interface_fast:TICTAC_fast\|divisorGenerico:baseTempo\|tick  " "    0.084               0.000 divisorGenerico_e_Interface_fast:TICTAC_fast\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604021257822 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604021257822 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1604021260139 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1604021260143 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "753 " "Peak virtual memory: 753 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604021260196 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 29 22:27:40 2020 " "Processing ended: Thu Oct 29 22:27:40 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604021260196 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604021260196 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604021260196 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1604021260196 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1604021261182 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604021261183 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 29 22:27:41 2020 " "Processing started: Thu Oct 29 22:27:41 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604021261183 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1604021261183 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off relogio -c relogio " "Command: quartus_eda --read_settings_files=off --write_settings_files=off relogio -c relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1604021261183 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1604021261883 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1604021261927 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "relogio.vo /home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/simulation/modelsim/ simulation " "Generated file relogio.vo in folder \"/home/iskandar/Documents/Insper/Des_Comp/RelogioDescomp/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1604021262218 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "696 " "Peak virtual memory: 696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604021262276 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 29 22:27:42 2020 " "Processing ended: Thu Oct 29 22:27:42 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604021262276 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604021262276 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604021262276 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1604021262276 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 45 s " "Quartus Prime Full Compilation was successful. 0 errors, 45 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1604021262415 ""}
