<!-- k = 6 -->
<!-- N = 10 -->
<!-- I = 33 -->
<!-- Fi = 6 -->
<!-- frac_level = 1 -->
<!-- ff = 2 -->
<architecture>
  <models>
    <model name="multiply">
    	<input_ports>
    		<port name="a"/>
    		<port name="b"/>
    	</input_ports>
    	<output_ports>
    		<port name="out"/>
    	</output_ports>
    </model>
    <model name="single_port_ram">
    	<input_ports>
    		<port name="we"/>
    		<!-- control -->
    		<port name="addr"/>
    		<!-- address lines -->
    		<port name="data"/>
    		<!-- data lines can be broken down into smaller bit widths minimum size 1 -->
    		<port name="clk" is_clock="1"/>
    		<!-- memories are often clocked -->
    	</input_ports>
    	<output_ports>
    		<port name="out"/>
    		<!-- output can be broken down into smaller bit widths minimum size 1 -->
    	</output_ports>
    </model>
    <model name="dual_port_ram">
    	<input_ports>
    		<port name="we1"/>
    		<!-- write enable -->
    		<port name="we2"/>
    		<!-- write enable -->
    		<port name="addr1"/>
    		<!-- address lines -->
    		<port name="addr2"/>
    		<!-- address lines -->
    		<port name="data1"/>
    		<!-- data lines can be broken down into smaller bit widths minimum size 1 -->
    		<port name="data2"/>
    		<!-- data lines can be broken down into smaller bit widths minimum size 1 -->
    		<port name="clk" is_clock="1"/>
    		<!-- memories are often clocked -->
    	</input_ports>
    	<output_ports>
    		<port name="out1"/>
    		<!-- output can be broken down into smaller bit widths minimum size 1 -->
    		<port name="out2"/>
    		<!-- output can be broken down into smaller bit widths minimum size 1 -->
    	</output_ports>
    </model>
  </models>
  <layout auto="1.0"/>
  <device>
    <sizing R_minW_nmos="8926" R_minW_pmos="16067" ipin_mux_trans_size="1.22226"/>
    <timing C_ipin_cblock="1.47e-15" T_ipin_cblock="7.247e-11"/>
    <area grid_logic_tile_area="53894"/>
    <chan_width_distr>
      <io width="1.0"/>
      <x distr="uniform" peak="1.0"/>
      <y distr="uniform" peak="1.0"/>
    </chan_width_distr>
    <switch_block type="wilton" fs="3"/>
  </device>
  <switchlist>
    <switch type="mux" name="0" R="551" Cin="7.7e-16" Cout="4e-15" Tdel="5.8e-11" mux_trans_size="2.63074" buf_size="27.645901"/>
  </switchlist>
  <segmentlist>
    <segment freq="1.0" length="4" type="unidir" Rmetal="101" Cmetal="2.25e-14">
      <mux name="0"/>
      <sb type="pattern">
        1 1 1 1 1
      </sb>
      <cb type="pattern">
        1 1 1 1
      </cb>
    </segment>
  </segmentlist>
  <complexblocklist>
    <pb_type name="io" capacity="8">
      <input name="outpad" num_pins="1"/>
      <output name="inpad" num_pins="1"/>
      <clock name="clock" num_pins="1"/>
    
      <!-- IOs can operate as either inputs or outputs.
    	     Delays below come from Ian Kuon. They are small, so they should be interpreted as
    	     the delays to and from registers in the I/O (and generally I/Os are registered 
    	     today and that is when you timing analyze them.
    	     -->
      <mode name="inpad">
        <pb_type name="inpad" blif_model=".input" num_pb="1">
          <output name="inpad" num_pins="1"/>
        </pb_type>
        <interconnect>
          <direct name="inpad" input="inpad.inpad" output="io.inpad">
            <delay_constant max="4.243e-11" in_port="inpad.inpad" out_port="io.inpad"/>
          </direct>
        </interconnect>
    
      </mode>
      <mode name="outpad">
        <pb_type name="outpad" blif_model=".output" num_pb="1">
          <input name="outpad" num_pins="1"/>
        </pb_type>
        <interconnect>
          <direct name="outpad" input="io.outpad" output="outpad.outpad">
            <delay_constant max="1.394e-11" in_port="io.outpad" out_port="outpad.outpad"/>
          </direct>
        </interconnect>
      </mode>
    
      <!-- Every input pin is driven by 15% of the tracks in a channel, every output pin is driven by 10% of the tracks in a channel -->
      <fc default_in_type="frac" default_in_val="0.15" default_out_type="frac" default_out_val="0.10"/>
    
      <!-- IOs go on the periphery of the FPGA, for consistency, 
              make it physically equivalent on all sides so that only one definition of I/Os is needed.
              If I do not make a physically equivalent definition, then I need to define 4 different I/Os, one for each side of the FPGA
            -->
      <pinlocations pattern="custom">
        <loc side="left">io.outpad io.inpad io.clock</loc>
        <loc side="top">io.outpad io.inpad io.clock</loc>
        <loc side="right">io.outpad io.inpad io.clock</loc>
        <loc side="bottom">io.outpad io.inpad io.clock</loc>
      </pinlocations>
    
      <!-- Place I/Os on the sides of the FPGA -->
      <gridlocations>
        <loc type="perimeter" priority="10"/>
      </gridlocations>
    
      <power method="ignore"/>			
    </pb_type>
    <pb_type name="clb">
      <input name="I" num_pins="33" equivalent="false"/>
      <output name="O" num_pins="20" equivalent="false"/>
      <clock name="clk" num_pins="1"/>
      <interconnect>
        <mux name="crossbar-0-0" input="clb.I[0] clb.I[1] clb.I[2] clb.I[3] clb.I[4] clb.I[5] clb.I[6] clb.I[7] clb.I[8]" output="ble[0].in[0]">
          <delay_constant max="9.5e-11" in_port="clb.I[0]" out_port="ble[0].in[0]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[1]" out_port="ble[0].in[0]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[2]" out_port="ble[0].in[0]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[3]" out_port="ble[0].in[0]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[4]" out_port="ble[0].in[0]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[5]" out_port="ble[0].in[0]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[6]" out_port="ble[0].in[0]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[7]" out_port="ble[0].in[0]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[8]" out_port="ble[0].in[0]"/>
        </mux>
        <mux name="crossbar-0-1" input="clb.I[9] clb.I[10] clb.I[11] clb.I[12] clb.I[13] clb.I[14] clb.I[15] clb.I[16] clb.I[17]" output="ble[0].in[1]">
          <delay_constant max="9.5e-11" in_port="clb.I[9]" out_port="ble[0].in[1]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[10]" out_port="ble[0].in[1]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[11]" out_port="ble[0].in[1]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[12]" out_port="ble[0].in[1]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[13]" out_port="ble[0].in[1]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[14]" out_port="ble[0].in[1]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[15]" out_port="ble[0].in[1]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[16]" out_port="ble[0].in[1]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[17]" out_port="ble[0].in[1]"/>
        </mux>
        <mux name="crossbar-0-2" input="clb.I[18] clb.I[19] clb.I[20] clb.I[21] clb.I[22] clb.I[23] clb.I[24] clb.I[25] clb.I[26]" output="ble[0].in[2]">
          <delay_constant max="9.5e-11" in_port="clb.I[18]" out_port="ble[0].in[2]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[19]" out_port="ble[0].in[2]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[20]" out_port="ble[0].in[2]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[21]" out_port="ble[0].in[2]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[22]" out_port="ble[0].in[2]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[23]" out_port="ble[0].in[2]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[24]" out_port="ble[0].in[2]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[25]" out_port="ble[0].in[2]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[26]" out_port="ble[0].in[2]"/>
        </mux>
        <mux name="crossbar-0-3" input="clb.I[27] clb.I[28] clb.I[29] clb.I[30] clb.I[31] clb.I[32] ble[0].out[1] ble[0].out[0] ble[1].out[1]" output="ble[0].in[3]">
          <delay_constant max="9.5e-11" in_port="clb.I[27]" out_port="ble[0].in[3]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[28]" out_port="ble[0].in[3]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[29]" out_port="ble[0].in[3]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[30]" out_port="ble[0].in[3]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[31]" out_port="ble[0].in[3]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[32]" out_port="ble[0].in[3]"/>
          <delay_constant max="7.5e-11" in_port="ble[0].out[1]" out_port="ble[0].in[3]"/>
          <delay_constant max="7.5e-11" in_port="ble[0].out[0]" out_port="ble[0].in[3]"/>
          <delay_constant max="7.5e-11" in_port="ble[1].out[1]" out_port="ble[0].in[3]"/>
        </mux>
        <mux name="crossbar-0-4" input="ble[1].out[0] ble[2].out[1] ble[2].out[0] ble[3].out[1] ble[3].out[0] ble[4].out[1] ble[4].out[0] ble[5].out[1] ble[5].out[0]" output="ble[0].in[4]">
          <delay_constant max="7.5e-11" in_port="ble[1].out[0]" out_port="ble[0].in[4]"/>
          <delay_constant max="7.5e-11" in_port="ble[2].out[1]" out_port="ble[0].in[4]"/>
          <delay_constant max="7.5e-11" in_port="ble[2].out[0]" out_port="ble[0].in[4]"/>
          <delay_constant max="7.5e-11" in_port="ble[3].out[1]" out_port="ble[0].in[4]"/>
          <delay_constant max="7.5e-11" in_port="ble[3].out[0]" out_port="ble[0].in[4]"/>
          <delay_constant max="7.5e-11" in_port="ble[4].out[1]" out_port="ble[0].in[4]"/>
          <delay_constant max="7.5e-11" in_port="ble[4].out[0]" out_port="ble[0].in[4]"/>
          <delay_constant max="7.5e-11" in_port="ble[5].out[1]" out_port="ble[0].in[4]"/>
          <delay_constant max="7.5e-11" in_port="ble[5].out[0]" out_port="ble[0].in[4]"/>
        </mux>
        <mux name="crossbar-0-5" input="ble[6].out[1] ble[6].out[0] ble[7].out[1] ble[7].out[0] ble[8].out[1] ble[8].out[0] ble[9].out[1] ble[9].out[0] clb.I[0]" output="ble[0].in[5]">
          <delay_constant max="7.5e-11" in_port="ble[6].out[1]" out_port="ble[0].in[5]"/>
          <delay_constant max="7.5e-11" in_port="ble[6].out[0]" out_port="ble[0].in[5]"/>
          <delay_constant max="7.5e-11" in_port="ble[7].out[1]" out_port="ble[0].in[5]"/>
          <delay_constant max="7.5e-11" in_port="ble[7].out[0]" out_port="ble[0].in[5]"/>
          <delay_constant max="7.5e-11" in_port="ble[8].out[1]" out_port="ble[0].in[5]"/>
          <delay_constant max="7.5e-11" in_port="ble[8].out[0]" out_port="ble[0].in[5]"/>
          <delay_constant max="7.5e-11" in_port="ble[9].out[1]" out_port="ble[0].in[5]"/>
          <delay_constant max="7.5e-11" in_port="ble[9].out[0]" out_port="ble[0].in[5]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[0]" out_port="ble[0].in[5]"/>
        </mux>
        <mux name="crossbar-1-0" input="clb.I[0] clb.I[2] clb.I[4] clb.I[6] clb.I[8] clb.I[10] clb.I[12] clb.I[14] clb.I[16]" output="ble[1].in[0]">
          <delay_constant max="9.5e-11" in_port="clb.I[0]" out_port="ble[1].in[0]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[2]" out_port="ble[1].in[0]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[4]" out_port="ble[1].in[0]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[6]" out_port="ble[1].in[0]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[8]" out_port="ble[1].in[0]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[10]" out_port="ble[1].in[0]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[12]" out_port="ble[1].in[0]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[14]" out_port="ble[1].in[0]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[16]" out_port="ble[1].in[0]"/>
        </mux>
        <mux name="crossbar-1-1" input="clb.I[18] clb.I[20] clb.I[22] clb.I[24] clb.I[26] clb.I[28] clb.I[30] clb.I[32] ble[0].out[0]" output="ble[1].in[1]">
          <delay_constant max="9.5e-11" in_port="clb.I[18]" out_port="ble[1].in[1]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[20]" out_port="ble[1].in[1]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[22]" out_port="ble[1].in[1]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[24]" out_port="ble[1].in[1]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[26]" out_port="ble[1].in[1]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[28]" out_port="ble[1].in[1]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[30]" out_port="ble[1].in[1]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[32]" out_port="ble[1].in[1]"/>
          <delay_constant max="7.5e-11" in_port="ble[0].out[0]" out_port="ble[1].in[1]"/>
        </mux>
        <mux name="crossbar-1-2" input="ble[1].out[0] ble[2].out[0] ble[3].out[0] ble[4].out[0] ble[5].out[0] ble[6].out[0] ble[7].out[0] ble[8].out[0] ble[9].out[0]" output="ble[1].in[2]">
          <delay_constant max="7.5e-11" in_port="ble[1].out[0]" out_port="ble[1].in[2]"/>
          <delay_constant max="7.5e-11" in_port="ble[2].out[0]" out_port="ble[1].in[2]"/>
          <delay_constant max="7.5e-11" in_port="ble[3].out[0]" out_port="ble[1].in[2]"/>
          <delay_constant max="7.5e-11" in_port="ble[4].out[0]" out_port="ble[1].in[2]"/>
          <delay_constant max="7.5e-11" in_port="ble[5].out[0]" out_port="ble[1].in[2]"/>
          <delay_constant max="7.5e-11" in_port="ble[6].out[0]" out_port="ble[1].in[2]"/>
          <delay_constant max="7.5e-11" in_port="ble[7].out[0]" out_port="ble[1].in[2]"/>
          <delay_constant max="7.5e-11" in_port="ble[8].out[0]" out_port="ble[1].in[2]"/>
          <delay_constant max="7.5e-11" in_port="ble[9].out[0]" out_port="ble[1].in[2]"/>
        </mux>
        <mux name="crossbar-1-3" input="clb.I[1] clb.I[3] clb.I[5] clb.I[7] clb.I[9] clb.I[11] clb.I[13] clb.I[15] clb.I[17]" output="ble[1].in[3]">
          <delay_constant max="9.5e-11" in_port="clb.I[1]" out_port="ble[1].in[3]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[3]" out_port="ble[1].in[3]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[5]" out_port="ble[1].in[3]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[7]" out_port="ble[1].in[3]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[9]" out_port="ble[1].in[3]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[11]" out_port="ble[1].in[3]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[13]" out_port="ble[1].in[3]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[15]" out_port="ble[1].in[3]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[17]" out_port="ble[1].in[3]"/>
        </mux>
        <mux name="crossbar-1-4" input="clb.I[19] clb.I[21] clb.I[23] clb.I[25] clb.I[27] clb.I[29] clb.I[31] ble[0].out[1] ble[1].out[1]" output="ble[1].in[4]">
          <delay_constant max="9.5e-11" in_port="clb.I[19]" out_port="ble[1].in[4]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[21]" out_port="ble[1].in[4]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[23]" out_port="ble[1].in[4]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[25]" out_port="ble[1].in[4]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[27]" out_port="ble[1].in[4]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[29]" out_port="ble[1].in[4]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[31]" out_port="ble[1].in[4]"/>
          <delay_constant max="7.5e-11" in_port="ble[0].out[1]" out_port="ble[1].in[4]"/>
          <delay_constant max="7.5e-11" in_port="ble[1].out[1]" out_port="ble[1].in[4]"/>
        </mux>
        <mux name="crossbar-1-5" input="ble[2].out[1] ble[3].out[1] ble[4].out[1] ble[5].out[1] ble[6].out[1] ble[7].out[1] ble[8].out[1] ble[9].out[1] clb.I[0]" output="ble[1].in[5]">
          <delay_constant max="7.5e-11" in_port="ble[2].out[1]" out_port="ble[1].in[5]"/>
          <delay_constant max="7.5e-11" in_port="ble[3].out[1]" out_port="ble[1].in[5]"/>
          <delay_constant max="7.5e-11" in_port="ble[4].out[1]" out_port="ble[1].in[5]"/>
          <delay_constant max="7.5e-11" in_port="ble[5].out[1]" out_port="ble[1].in[5]"/>
          <delay_constant max="7.5e-11" in_port="ble[6].out[1]" out_port="ble[1].in[5]"/>
          <delay_constant max="7.5e-11" in_port="ble[7].out[1]" out_port="ble[1].in[5]"/>
          <delay_constant max="7.5e-11" in_port="ble[8].out[1]" out_port="ble[1].in[5]"/>
          <delay_constant max="7.5e-11" in_port="ble[9].out[1]" out_port="ble[1].in[5]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[0]" out_port="ble[1].in[5]"/>
        </mux>
        <mux name="crossbar-2-0" input="clb.I[0] clb.I[3] clb.I[6] clb.I[9] clb.I[12] clb.I[15] clb.I[18] clb.I[21] clb.I[24]" output="ble[2].in[0]">
          <delay_constant max="9.5e-11" in_port="clb.I[0]" out_port="ble[2].in[0]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[3]" out_port="ble[2].in[0]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[6]" out_port="ble[2].in[0]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[9]" out_port="ble[2].in[0]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[12]" out_port="ble[2].in[0]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[15]" out_port="ble[2].in[0]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[18]" out_port="ble[2].in[0]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[21]" out_port="ble[2].in[0]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[24]" out_port="ble[2].in[0]"/>
        </mux>
        <mux name="crossbar-2-1" input="clb.I[27] clb.I[30] ble[0].out[1] ble[1].out[0] ble[3].out[1] ble[4].out[0] ble[6].out[1] ble[7].out[0] ble[9].out[1]" output="ble[2].in[1]">
          <delay_constant max="9.5e-11" in_port="clb.I[27]" out_port="ble[2].in[1]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[30]" out_port="ble[2].in[1]"/>
          <delay_constant max="7.5e-11" in_port="ble[0].out[1]" out_port="ble[2].in[1]"/>
          <delay_constant max="7.5e-11" in_port="ble[1].out[0]" out_port="ble[2].in[1]"/>
          <delay_constant max="7.5e-11" in_port="ble[3].out[1]" out_port="ble[2].in[1]"/>
          <delay_constant max="7.5e-11" in_port="ble[4].out[0]" out_port="ble[2].in[1]"/>
          <delay_constant max="7.5e-11" in_port="ble[6].out[1]" out_port="ble[2].in[1]"/>
          <delay_constant max="7.5e-11" in_port="ble[7].out[0]" out_port="ble[2].in[1]"/>
          <delay_constant max="7.5e-11" in_port="ble[9].out[1]" out_port="ble[2].in[1]"/>
        </mux>
        <mux name="crossbar-2-2" input="clb.I[1] clb.I[4] clb.I[7] clb.I[10] clb.I[13] clb.I[16] clb.I[19] clb.I[22] clb.I[25]" output="ble[2].in[2]">
          <delay_constant max="9.5e-11" in_port="clb.I[1]" out_port="ble[2].in[2]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[4]" out_port="ble[2].in[2]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[7]" out_port="ble[2].in[2]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[10]" out_port="ble[2].in[2]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[13]" out_port="ble[2].in[2]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[16]" out_port="ble[2].in[2]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[19]" out_port="ble[2].in[2]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[22]" out_port="ble[2].in[2]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[25]" out_port="ble[2].in[2]"/>
        </mux>
        <mux name="crossbar-2-3" input="clb.I[28] clb.I[31] ble[0].out[0] ble[2].out[1] ble[3].out[0] ble[5].out[1] ble[6].out[0] ble[8].out[1] ble[9].out[0]" output="ble[2].in[3]">
          <delay_constant max="9.5e-11" in_port="clb.I[28]" out_port="ble[2].in[3]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[31]" out_port="ble[2].in[3]"/>
          <delay_constant max="7.5e-11" in_port="ble[0].out[0]" out_port="ble[2].in[3]"/>
          <delay_constant max="7.5e-11" in_port="ble[2].out[1]" out_port="ble[2].in[3]"/>
          <delay_constant max="7.5e-11" in_port="ble[3].out[0]" out_port="ble[2].in[3]"/>
          <delay_constant max="7.5e-11" in_port="ble[5].out[1]" out_port="ble[2].in[3]"/>
          <delay_constant max="7.5e-11" in_port="ble[6].out[0]" out_port="ble[2].in[3]"/>
          <delay_constant max="7.5e-11" in_port="ble[8].out[1]" out_port="ble[2].in[3]"/>
          <delay_constant max="7.5e-11" in_port="ble[9].out[0]" out_port="ble[2].in[3]"/>
        </mux>
        <mux name="crossbar-2-4" input="clb.I[2] clb.I[5] clb.I[8] clb.I[11] clb.I[14] clb.I[17] clb.I[20] clb.I[23] clb.I[26]" output="ble[2].in[4]">
          <delay_constant max="9.5e-11" in_port="clb.I[2]" out_port="ble[2].in[4]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[5]" out_port="ble[2].in[4]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[8]" out_port="ble[2].in[4]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[11]" out_port="ble[2].in[4]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[14]" out_port="ble[2].in[4]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[17]" out_port="ble[2].in[4]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[20]" out_port="ble[2].in[4]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[23]" out_port="ble[2].in[4]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[26]" out_port="ble[2].in[4]"/>
        </mux>
        <mux name="crossbar-2-5" input="clb.I[29] clb.I[32] ble[1].out[1] ble[2].out[0] ble[4].out[1] ble[5].out[0] ble[7].out[1] ble[8].out[0] clb.I[0]" output="ble[2].in[5]">
          <delay_constant max="9.5e-11" in_port="clb.I[29]" out_port="ble[2].in[5]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[32]" out_port="ble[2].in[5]"/>
          <delay_constant max="7.5e-11" in_port="ble[1].out[1]" out_port="ble[2].in[5]"/>
          <delay_constant max="7.5e-11" in_port="ble[2].out[0]" out_port="ble[2].in[5]"/>
          <delay_constant max="7.5e-11" in_port="ble[4].out[1]" out_port="ble[2].in[5]"/>
          <delay_constant max="7.5e-11" in_port="ble[5].out[0]" out_port="ble[2].in[5]"/>
          <delay_constant max="7.5e-11" in_port="ble[7].out[1]" out_port="ble[2].in[5]"/>
          <delay_constant max="7.5e-11" in_port="ble[8].out[0]" out_port="ble[2].in[5]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[0]" out_port="ble[2].in[5]"/>
        </mux>
        <mux name="crossbar-3-0" input="clb.I[0] clb.I[4] clb.I[8] clb.I[12] clb.I[16] clb.I[20] clb.I[24] clb.I[28] clb.I[32]" output="ble[3].in[0]">
          <delay_constant max="9.5e-11" in_port="clb.I[0]" out_port="ble[3].in[0]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[4]" out_port="ble[3].in[0]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[8]" out_port="ble[3].in[0]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[12]" out_port="ble[3].in[0]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[16]" out_port="ble[3].in[0]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[20]" out_port="ble[3].in[0]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[24]" out_port="ble[3].in[0]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[28]" out_port="ble[3].in[0]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[32]" out_port="ble[3].in[0]"/>
        </mux>
        <mux name="crossbar-3-1" input="ble[1].out[0] ble[3].out[0] ble[5].out[0] ble[7].out[0] ble[9].out[0] clb.I[1] clb.I[5] clb.I[9] clb.I[13]" output="ble[3].in[1]">
          <delay_constant max="7.5e-11" in_port="ble[1].out[0]" out_port="ble[3].in[1]"/>
          <delay_constant max="7.5e-11" in_port="ble[3].out[0]" out_port="ble[3].in[1]"/>
          <delay_constant max="7.5e-11" in_port="ble[5].out[0]" out_port="ble[3].in[1]"/>
          <delay_constant max="7.5e-11" in_port="ble[7].out[0]" out_port="ble[3].in[1]"/>
          <delay_constant max="7.5e-11" in_port="ble[9].out[0]" out_port="ble[3].in[1]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[1]" out_port="ble[3].in[1]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[5]" out_port="ble[3].in[1]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[9]" out_port="ble[3].in[1]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[13]" out_port="ble[3].in[1]"/>
        </mux>
        <mux name="crossbar-3-2" input="clb.I[17] clb.I[21] clb.I[25] clb.I[29] ble[0].out[1] ble[2].out[1] ble[4].out[1] ble[6].out[1] ble[8].out[1]" output="ble[3].in[2]">
          <delay_constant max="9.5e-11" in_port="clb.I[17]" out_port="ble[3].in[2]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[21]" out_port="ble[3].in[2]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[25]" out_port="ble[3].in[2]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[29]" out_port="ble[3].in[2]"/>
          <delay_constant max="7.5e-11" in_port="ble[0].out[1]" out_port="ble[3].in[2]"/>
          <delay_constant max="7.5e-11" in_port="ble[2].out[1]" out_port="ble[3].in[2]"/>
          <delay_constant max="7.5e-11" in_port="ble[4].out[1]" out_port="ble[3].in[2]"/>
          <delay_constant max="7.5e-11" in_port="ble[6].out[1]" out_port="ble[3].in[2]"/>
          <delay_constant max="7.5e-11" in_port="ble[8].out[1]" out_port="ble[3].in[2]"/>
        </mux>
        <mux name="crossbar-3-3" input="clb.I[2] clb.I[6] clb.I[10] clb.I[14] clb.I[18] clb.I[22] clb.I[26] clb.I[30] ble[0].out[0]" output="ble[3].in[3]">
          <delay_constant max="9.5e-11" in_port="clb.I[2]" out_port="ble[3].in[3]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[6]" out_port="ble[3].in[3]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[10]" out_port="ble[3].in[3]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[14]" out_port="ble[3].in[3]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[18]" out_port="ble[3].in[3]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[22]" out_port="ble[3].in[3]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[26]" out_port="ble[3].in[3]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[30]" out_port="ble[3].in[3]"/>
          <delay_constant max="7.5e-11" in_port="ble[0].out[0]" out_port="ble[3].in[3]"/>
        </mux>
        <mux name="crossbar-3-4" input="ble[2].out[0] ble[4].out[0] ble[6].out[0] ble[8].out[0] clb.I[3] clb.I[7] clb.I[11] clb.I[15] clb.I[19]" output="ble[3].in[4]">
          <delay_constant max="7.5e-11" in_port="ble[2].out[0]" out_port="ble[3].in[4]"/>
          <delay_constant max="7.5e-11" in_port="ble[4].out[0]" out_port="ble[3].in[4]"/>
          <delay_constant max="7.5e-11" in_port="ble[6].out[0]" out_port="ble[3].in[4]"/>
          <delay_constant max="7.5e-11" in_port="ble[8].out[0]" out_port="ble[3].in[4]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[3]" out_port="ble[3].in[4]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[7]" out_port="ble[3].in[4]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[11]" out_port="ble[3].in[4]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[15]" out_port="ble[3].in[4]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[19]" out_port="ble[3].in[4]"/>
        </mux>
        <mux name="crossbar-3-5" input="clb.I[23] clb.I[27] clb.I[31] ble[1].out[1] ble[3].out[1] ble[5].out[1] ble[7].out[1] ble[9].out[1] clb.I[0]" output="ble[3].in[5]">
          <delay_constant max="9.5e-11" in_port="clb.I[23]" out_port="ble[3].in[5]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[27]" out_port="ble[3].in[5]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[31]" out_port="ble[3].in[5]"/>
          <delay_constant max="7.5e-11" in_port="ble[1].out[1]" out_port="ble[3].in[5]"/>
          <delay_constant max="7.5e-11" in_port="ble[3].out[1]" out_port="ble[3].in[5]"/>
          <delay_constant max="7.5e-11" in_port="ble[5].out[1]" out_port="ble[3].in[5]"/>
          <delay_constant max="7.5e-11" in_port="ble[7].out[1]" out_port="ble[3].in[5]"/>
          <delay_constant max="7.5e-11" in_port="ble[9].out[1]" out_port="ble[3].in[5]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[0]" out_port="ble[3].in[5]"/>
        </mux>
        <mux name="crossbar-4-0" input="clb.I[0] clb.I[5] clb.I[10] clb.I[15] clb.I[20] clb.I[25] clb.I[30] ble[1].out[1] ble[3].out[0]" output="ble[4].in[0]">
          <delay_constant max="9.5e-11" in_port="clb.I[0]" out_port="ble[4].in[0]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[5]" out_port="ble[4].in[0]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[10]" out_port="ble[4].in[0]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[15]" out_port="ble[4].in[0]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[20]" out_port="ble[4].in[0]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[25]" out_port="ble[4].in[0]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[30]" out_port="ble[4].in[0]"/>
          <delay_constant max="7.5e-11" in_port="ble[1].out[1]" out_port="ble[4].in[0]"/>
          <delay_constant max="7.5e-11" in_port="ble[3].out[0]" out_port="ble[4].in[0]"/>
        </mux>
        <mux name="crossbar-4-1" input="ble[6].out[1] ble[8].out[0] clb.I[1] clb.I[6] clb.I[11] clb.I[16] clb.I[21] clb.I[26] clb.I[31]" output="ble[4].in[1]">
          <delay_constant max="7.5e-11" in_port="ble[6].out[1]" out_port="ble[4].in[1]"/>
          <delay_constant max="7.5e-11" in_port="ble[8].out[0]" out_port="ble[4].in[1]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[1]" out_port="ble[4].in[1]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[6]" out_port="ble[4].in[1]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[11]" out_port="ble[4].in[1]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[16]" out_port="ble[4].in[1]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[21]" out_port="ble[4].in[1]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[26]" out_port="ble[4].in[1]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[31]" out_port="ble[4].in[1]"/>
        </mux>
        <mux name="crossbar-4-2" input="ble[1].out[0] ble[4].out[1] ble[6].out[0] ble[9].out[1] clb.I[2] clb.I[7] clb.I[12] clb.I[17] clb.I[22]" output="ble[4].in[2]">
          <delay_constant max="7.5e-11" in_port="ble[1].out[0]" out_port="ble[4].in[2]"/>
          <delay_constant max="7.5e-11" in_port="ble[4].out[1]" out_port="ble[4].in[2]"/>
          <delay_constant max="7.5e-11" in_port="ble[6].out[0]" out_port="ble[4].in[2]"/>
          <delay_constant max="7.5e-11" in_port="ble[9].out[1]" out_port="ble[4].in[2]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[2]" out_port="ble[4].in[2]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[7]" out_port="ble[4].in[2]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[12]" out_port="ble[4].in[2]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[17]" out_port="ble[4].in[2]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[22]" out_port="ble[4].in[2]"/>
        </mux>
        <mux name="crossbar-4-3" input="clb.I[27] clb.I[32] ble[2].out[1] ble[4].out[0] ble[7].out[1] ble[9].out[0] clb.I[3] clb.I[8] clb.I[13]" output="ble[4].in[3]">
          <delay_constant max="9.5e-11" in_port="clb.I[27]" out_port="ble[4].in[3]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[32]" out_port="ble[4].in[3]"/>
          <delay_constant max="7.5e-11" in_port="ble[2].out[1]" out_port="ble[4].in[3]"/>
          <delay_constant max="7.5e-11" in_port="ble[4].out[0]" out_port="ble[4].in[3]"/>
          <delay_constant max="7.5e-11" in_port="ble[7].out[1]" out_port="ble[4].in[3]"/>
          <delay_constant max="7.5e-11" in_port="ble[9].out[0]" out_port="ble[4].in[3]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[3]" out_port="ble[4].in[3]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[8]" out_port="ble[4].in[3]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[13]" out_port="ble[4].in[3]"/>
        </mux>
        <mux name="crossbar-4-4" input="clb.I[18] clb.I[23] clb.I[28] ble[0].out[1] ble[2].out[0] ble[5].out[1] ble[7].out[0] clb.I[4] clb.I[9]" output="ble[4].in[4]">
          <delay_constant max="9.5e-11" in_port="clb.I[18]" out_port="ble[4].in[4]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[23]" out_port="ble[4].in[4]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[28]" out_port="ble[4].in[4]"/>
          <delay_constant max="7.5e-11" in_port="ble[0].out[1]" out_port="ble[4].in[4]"/>
          <delay_constant max="7.5e-11" in_port="ble[2].out[0]" out_port="ble[4].in[4]"/>
          <delay_constant max="7.5e-11" in_port="ble[5].out[1]" out_port="ble[4].in[4]"/>
          <delay_constant max="7.5e-11" in_port="ble[7].out[0]" out_port="ble[4].in[4]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[4]" out_port="ble[4].in[4]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[9]" out_port="ble[4].in[4]"/>
        </mux>
        <mux name="crossbar-4-5" input="clb.I[14] clb.I[19] clb.I[24] clb.I[29] ble[0].out[0] ble[3].out[1] ble[5].out[0] ble[8].out[1] clb.I[0]" output="ble[4].in[5]">
          <delay_constant max="9.5e-11" in_port="clb.I[14]" out_port="ble[4].in[5]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[19]" out_port="ble[4].in[5]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[24]" out_port="ble[4].in[5]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[29]" out_port="ble[4].in[5]"/>
          <delay_constant max="7.5e-11" in_port="ble[0].out[0]" out_port="ble[4].in[5]"/>
          <delay_constant max="7.5e-11" in_port="ble[3].out[1]" out_port="ble[4].in[5]"/>
          <delay_constant max="7.5e-11" in_port="ble[5].out[0]" out_port="ble[4].in[5]"/>
          <delay_constant max="7.5e-11" in_port="ble[8].out[1]" out_port="ble[4].in[5]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[0]" out_port="ble[4].in[5]"/>
        </mux>
        <mux name="crossbar-5-0" input="clb.I[0] clb.I[6] clb.I[12] clb.I[18] clb.I[24] clb.I[30] ble[1].out[0] ble[4].out[0] ble[7].out[0]" output="ble[5].in[0]">
          <delay_constant max="9.5e-11" in_port="clb.I[0]" out_port="ble[5].in[0]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[6]" out_port="ble[5].in[0]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[12]" out_port="ble[5].in[0]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[18]" out_port="ble[5].in[0]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[24]" out_port="ble[5].in[0]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[30]" out_port="ble[5].in[0]"/>
          <delay_constant max="7.5e-11" in_port="ble[1].out[0]" out_port="ble[5].in[0]"/>
          <delay_constant max="7.5e-11" in_port="ble[4].out[0]" out_port="ble[5].in[0]"/>
          <delay_constant max="7.5e-11" in_port="ble[7].out[0]" out_port="ble[5].in[0]"/>
        </mux>
        <mux name="crossbar-5-1" input="clb.I[1] clb.I[7] clb.I[13] clb.I[19] clb.I[25] clb.I[31] ble[2].out[1] ble[5].out[1] ble[8].out[1]" output="ble[5].in[1]">
          <delay_constant max="9.5e-11" in_port="clb.I[1]" out_port="ble[5].in[1]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[7]" out_port="ble[5].in[1]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[13]" out_port="ble[5].in[1]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[19]" out_port="ble[5].in[1]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[25]" out_port="ble[5].in[1]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[31]" out_port="ble[5].in[1]"/>
          <delay_constant max="7.5e-11" in_port="ble[2].out[1]" out_port="ble[5].in[1]"/>
          <delay_constant max="7.5e-11" in_port="ble[5].out[1]" out_port="ble[5].in[1]"/>
          <delay_constant max="7.5e-11" in_port="ble[8].out[1]" out_port="ble[5].in[1]"/>
        </mux>
        <mux name="crossbar-5-2" input="clb.I[2] clb.I[8] clb.I[14] clb.I[20] clb.I[26] clb.I[32] ble[2].out[0] ble[5].out[0] ble[8].out[0]" output="ble[5].in[2]">
          <delay_constant max="9.5e-11" in_port="clb.I[2]" out_port="ble[5].in[2]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[8]" out_port="ble[5].in[2]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[14]" out_port="ble[5].in[2]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[20]" out_port="ble[5].in[2]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[26]" out_port="ble[5].in[2]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[32]" out_port="ble[5].in[2]"/>
          <delay_constant max="7.5e-11" in_port="ble[2].out[0]" out_port="ble[5].in[2]"/>
          <delay_constant max="7.5e-11" in_port="ble[5].out[0]" out_port="ble[5].in[2]"/>
          <delay_constant max="7.5e-11" in_port="ble[8].out[0]" out_port="ble[5].in[2]"/>
        </mux>
        <mux name="crossbar-5-3" input="clb.I[3] clb.I[9] clb.I[15] clb.I[21] clb.I[27] ble[0].out[1] ble[3].out[1] ble[6].out[1] ble[9].out[1]" output="ble[5].in[3]">
          <delay_constant max="9.5e-11" in_port="clb.I[3]" out_port="ble[5].in[3]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[9]" out_port="ble[5].in[3]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[15]" out_port="ble[5].in[3]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[21]" out_port="ble[5].in[3]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[27]" out_port="ble[5].in[3]"/>
          <delay_constant max="7.5e-11" in_port="ble[0].out[1]" out_port="ble[5].in[3]"/>
          <delay_constant max="7.5e-11" in_port="ble[3].out[1]" out_port="ble[5].in[3]"/>
          <delay_constant max="7.5e-11" in_port="ble[6].out[1]" out_port="ble[5].in[3]"/>
          <delay_constant max="7.5e-11" in_port="ble[9].out[1]" out_port="ble[5].in[3]"/>
        </mux>
        <mux name="crossbar-5-4" input="clb.I[4] clb.I[10] clb.I[16] clb.I[22] clb.I[28] ble[0].out[0] ble[3].out[0] ble[6].out[0] ble[9].out[0]" output="ble[5].in[4]">
          <delay_constant max="9.5e-11" in_port="clb.I[4]" out_port="ble[5].in[4]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[10]" out_port="ble[5].in[4]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[16]" out_port="ble[5].in[4]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[22]" out_port="ble[5].in[4]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[28]" out_port="ble[5].in[4]"/>
          <delay_constant max="7.5e-11" in_port="ble[0].out[0]" out_port="ble[5].in[4]"/>
          <delay_constant max="7.5e-11" in_port="ble[3].out[0]" out_port="ble[5].in[4]"/>
          <delay_constant max="7.5e-11" in_port="ble[6].out[0]" out_port="ble[5].in[4]"/>
          <delay_constant max="7.5e-11" in_port="ble[9].out[0]" out_port="ble[5].in[4]"/>
        </mux>
        <mux name="crossbar-5-5" input="clb.I[5] clb.I[11] clb.I[17] clb.I[23] clb.I[29] ble[1].out[1] ble[4].out[1] ble[7].out[1] clb.I[0]" output="ble[5].in[5]">
          <delay_constant max="9.5e-11" in_port="clb.I[5]" out_port="ble[5].in[5]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[11]" out_port="ble[5].in[5]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[17]" out_port="ble[5].in[5]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[23]" out_port="ble[5].in[5]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[29]" out_port="ble[5].in[5]"/>
          <delay_constant max="7.5e-11" in_port="ble[1].out[1]" out_port="ble[5].in[5]"/>
          <delay_constant max="7.5e-11" in_port="ble[4].out[1]" out_port="ble[5].in[5]"/>
          <delay_constant max="7.5e-11" in_port="ble[7].out[1]" out_port="ble[5].in[5]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[0]" out_port="ble[5].in[5]"/>
        </mux>
        <mux name="crossbar-6-0" input="clb.I[0] clb.I[7] clb.I[14] clb.I[21] clb.I[28] ble[1].out[1] ble[4].out[0] ble[8].out[1] clb.I[1]" output="ble[6].in[0]">
          <delay_constant max="9.5e-11" in_port="clb.I[0]" out_port="ble[6].in[0]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[7]" out_port="ble[6].in[0]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[14]" out_port="ble[6].in[0]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[21]" out_port="ble[6].in[0]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[28]" out_port="ble[6].in[0]"/>
          <delay_constant max="7.5e-11" in_port="ble[1].out[1]" out_port="ble[6].in[0]"/>
          <delay_constant max="7.5e-11" in_port="ble[4].out[0]" out_port="ble[6].in[0]"/>
          <delay_constant max="7.5e-11" in_port="ble[8].out[1]" out_port="ble[6].in[0]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[1]" out_port="ble[6].in[0]"/>
        </mux>
        <mux name="crossbar-6-1" input="clb.I[8] clb.I[15] clb.I[22] clb.I[29] ble[1].out[0] ble[5].out[1] ble[8].out[0] clb.I[2] clb.I[9]" output="ble[6].in[1]">
          <delay_constant max="9.5e-11" in_port="clb.I[8]" out_port="ble[6].in[1]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[15]" out_port="ble[6].in[1]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[22]" out_port="ble[6].in[1]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[29]" out_port="ble[6].in[1]"/>
          <delay_constant max="7.5e-11" in_port="ble[1].out[0]" out_port="ble[6].in[1]"/>
          <delay_constant max="7.5e-11" in_port="ble[5].out[1]" out_port="ble[6].in[1]"/>
          <delay_constant max="7.5e-11" in_port="ble[8].out[0]" out_port="ble[6].in[1]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[2]" out_port="ble[6].in[1]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[9]" out_port="ble[6].in[1]"/>
        </mux>
        <mux name="crossbar-6-2" input="clb.I[16] clb.I[23] clb.I[30] ble[2].out[1] ble[5].out[0] ble[9].out[1] clb.I[3] clb.I[10] clb.I[17]" output="ble[6].in[2]">
          <delay_constant max="9.5e-11" in_port="clb.I[16]" out_port="ble[6].in[2]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[23]" out_port="ble[6].in[2]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[30]" out_port="ble[6].in[2]"/>
          <delay_constant max="7.5e-11" in_port="ble[2].out[1]" out_port="ble[6].in[2]"/>
          <delay_constant max="7.5e-11" in_port="ble[5].out[0]" out_port="ble[6].in[2]"/>
          <delay_constant max="7.5e-11" in_port="ble[9].out[1]" out_port="ble[6].in[2]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[3]" out_port="ble[6].in[2]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[10]" out_port="ble[6].in[2]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[17]" out_port="ble[6].in[2]"/>
        </mux>
        <mux name="crossbar-6-3" input="clb.I[24] clb.I[31] ble[2].out[0] ble[6].out[1] ble[9].out[0] clb.I[4] clb.I[11] clb.I[18] clb.I[25]" output="ble[6].in[3]">
          <delay_constant max="9.5e-11" in_port="clb.I[24]" out_port="ble[6].in[3]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[31]" out_port="ble[6].in[3]"/>
          <delay_constant max="7.5e-11" in_port="ble[2].out[0]" out_port="ble[6].in[3]"/>
          <delay_constant max="7.5e-11" in_port="ble[6].out[1]" out_port="ble[6].in[3]"/>
          <delay_constant max="7.5e-11" in_port="ble[9].out[0]" out_port="ble[6].in[3]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[4]" out_port="ble[6].in[3]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[11]" out_port="ble[6].in[3]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[18]" out_port="ble[6].in[3]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[25]" out_port="ble[6].in[3]"/>
        </mux>
        <mux name="crossbar-6-4" input="clb.I[32] ble[3].out[1] ble[6].out[0] clb.I[5] clb.I[12] clb.I[19] clb.I[26] ble[0].out[1] ble[3].out[0]" output="ble[6].in[4]">
          <delay_constant max="9.5e-11" in_port="clb.I[32]" out_port="ble[6].in[4]"/>
          <delay_constant max="7.5e-11" in_port="ble[3].out[1]" out_port="ble[6].in[4]"/>
          <delay_constant max="7.5e-11" in_port="ble[6].out[0]" out_port="ble[6].in[4]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[5]" out_port="ble[6].in[4]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[12]" out_port="ble[6].in[4]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[19]" out_port="ble[6].in[4]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[26]" out_port="ble[6].in[4]"/>
          <delay_constant max="7.5e-11" in_port="ble[0].out[1]" out_port="ble[6].in[4]"/>
          <delay_constant max="7.5e-11" in_port="ble[3].out[0]" out_port="ble[6].in[4]"/>
        </mux>
        <mux name="crossbar-6-5" input="ble[7].out[1] clb.I[6] clb.I[13] clb.I[20] clb.I[27] ble[0].out[0] ble[4].out[1] ble[7].out[0] clb.I[0]" output="ble[6].in[5]">
          <delay_constant max="7.5e-11" in_port="ble[7].out[1]" out_port="ble[6].in[5]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[6]" out_port="ble[6].in[5]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[13]" out_port="ble[6].in[5]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[20]" out_port="ble[6].in[5]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[27]" out_port="ble[6].in[5]"/>
          <delay_constant max="7.5e-11" in_port="ble[0].out[0]" out_port="ble[6].in[5]"/>
          <delay_constant max="7.5e-11" in_port="ble[4].out[1]" out_port="ble[6].in[5]"/>
          <delay_constant max="7.5e-11" in_port="ble[7].out[0]" out_port="ble[6].in[5]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[0]" out_port="ble[6].in[5]"/>
        </mux>
        <mux name="crossbar-7-0" input="clb.I[0] clb.I[8] clb.I[16] clb.I[24] clb.I[32] ble[3].out[0] ble[7].out[0] clb.I[1] clb.I[9]" output="ble[7].in[0]">
          <delay_constant max="9.5e-11" in_port="clb.I[0]" out_port="ble[7].in[0]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[8]" out_port="ble[7].in[0]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[16]" out_port="ble[7].in[0]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[24]" out_port="ble[7].in[0]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[32]" out_port="ble[7].in[0]"/>
          <delay_constant max="7.5e-11" in_port="ble[3].out[0]" out_port="ble[7].in[0]"/>
          <delay_constant max="7.5e-11" in_port="ble[7].out[0]" out_port="ble[7].in[0]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[1]" out_port="ble[7].in[0]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[9]" out_port="ble[7].in[0]"/>
        </mux>
        <mux name="crossbar-7-1" input="clb.I[17] clb.I[25] ble[0].out[1] ble[4].out[1] ble[8].out[1] clb.I[2] clb.I[10] clb.I[18] clb.I[26]" output="ble[7].in[1]">
          <delay_constant max="9.5e-11" in_port="clb.I[17]" out_port="ble[7].in[1]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[25]" out_port="ble[7].in[1]"/>
          <delay_constant max="7.5e-11" in_port="ble[0].out[1]" out_port="ble[7].in[1]"/>
          <delay_constant max="7.5e-11" in_port="ble[4].out[1]" out_port="ble[7].in[1]"/>
          <delay_constant max="7.5e-11" in_port="ble[8].out[1]" out_port="ble[7].in[1]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[2]" out_port="ble[7].in[1]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[10]" out_port="ble[7].in[1]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[18]" out_port="ble[7].in[1]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[26]" out_port="ble[7].in[1]"/>
        </mux>
        <mux name="crossbar-7-2" input="ble[0].out[0] ble[4].out[0] ble[8].out[0] clb.I[3] clb.I[11] clb.I[19] clb.I[27] ble[1].out[1] ble[5].out[1]" output="ble[7].in[2]">
          <delay_constant max="7.5e-11" in_port="ble[0].out[0]" out_port="ble[7].in[2]"/>
          <delay_constant max="7.5e-11" in_port="ble[4].out[0]" out_port="ble[7].in[2]"/>
          <delay_constant max="7.5e-11" in_port="ble[8].out[0]" out_port="ble[7].in[2]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[3]" out_port="ble[7].in[2]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[11]" out_port="ble[7].in[2]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[19]" out_port="ble[7].in[2]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[27]" out_port="ble[7].in[2]"/>
          <delay_constant max="7.5e-11" in_port="ble[1].out[1]" out_port="ble[7].in[2]"/>
          <delay_constant max="7.5e-11" in_port="ble[5].out[1]" out_port="ble[7].in[2]"/>
        </mux>
        <mux name="crossbar-7-3" input="ble[9].out[1] clb.I[4] clb.I[12] clb.I[20] clb.I[28] ble[1].out[0] ble[5].out[0] ble[9].out[0] clb.I[5]" output="ble[7].in[3]">
          <delay_constant max="7.5e-11" in_port="ble[9].out[1]" out_port="ble[7].in[3]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[4]" out_port="ble[7].in[3]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[12]" out_port="ble[7].in[3]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[20]" out_port="ble[7].in[3]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[28]" out_port="ble[7].in[3]"/>
          <delay_constant max="7.5e-11" in_port="ble[1].out[0]" out_port="ble[7].in[3]"/>
          <delay_constant max="7.5e-11" in_port="ble[5].out[0]" out_port="ble[7].in[3]"/>
          <delay_constant max="7.5e-11" in_port="ble[9].out[0]" out_port="ble[7].in[3]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[5]" out_port="ble[7].in[3]"/>
        </mux>
        <mux name="crossbar-7-4" input="clb.I[13] clb.I[21] clb.I[29] ble[2].out[1] ble[6].out[1] clb.I[6] clb.I[14] clb.I[22] clb.I[30]" output="ble[7].in[4]">
          <delay_constant max="9.5e-11" in_port="clb.I[13]" out_port="ble[7].in[4]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[21]" out_port="ble[7].in[4]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[29]" out_port="ble[7].in[4]"/>
          <delay_constant max="7.5e-11" in_port="ble[2].out[1]" out_port="ble[7].in[4]"/>
          <delay_constant max="7.5e-11" in_port="ble[6].out[1]" out_port="ble[7].in[4]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[6]" out_port="ble[7].in[4]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[14]" out_port="ble[7].in[4]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[22]" out_port="ble[7].in[4]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[30]" out_port="ble[7].in[4]"/>
        </mux>
        <mux name="crossbar-7-5" input="ble[2].out[0] ble[6].out[0] clb.I[7] clb.I[15] clb.I[23] clb.I[31] ble[3].out[1] ble[7].out[1] clb.I[0]" output="ble[7].in[5]">
          <delay_constant max="7.5e-11" in_port="ble[2].out[0]" out_port="ble[7].in[5]"/>
          <delay_constant max="7.5e-11" in_port="ble[6].out[0]" out_port="ble[7].in[5]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[7]" out_port="ble[7].in[5]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[15]" out_port="ble[7].in[5]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[23]" out_port="ble[7].in[5]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[31]" out_port="ble[7].in[5]"/>
          <delay_constant max="7.5e-11" in_port="ble[3].out[1]" out_port="ble[7].in[5]"/>
          <delay_constant max="7.5e-11" in_port="ble[7].out[1]" out_port="ble[7].in[5]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[0]" out_port="ble[7].in[5]"/>
        </mux>
        <mux name="crossbar-8-0" input="clb.I[0] clb.I[9] clb.I[18] clb.I[27] ble[1].out[0] ble[6].out[1] clb.I[1] clb.I[10] clb.I[19]" output="ble[8].in[0]">
          <delay_constant max="9.5e-11" in_port="clb.I[0]" out_port="ble[8].in[0]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[9]" out_port="ble[8].in[0]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[18]" out_port="ble[8].in[0]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[27]" out_port="ble[8].in[0]"/>
          <delay_constant max="7.5e-11" in_port="ble[1].out[0]" out_port="ble[8].in[0]"/>
          <delay_constant max="7.5e-11" in_port="ble[6].out[1]" out_port="ble[8].in[0]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[1]" out_port="ble[8].in[0]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[10]" out_port="ble[8].in[0]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[19]" out_port="ble[8].in[0]"/>
        </mux>
        <mux name="crossbar-8-1" input="clb.I[28] ble[2].out[1] ble[6].out[0] clb.I[2] clb.I[11] clb.I[20] clb.I[29] ble[2].out[0] ble[7].out[1]" output="ble[8].in[1]">
          <delay_constant max="9.5e-11" in_port="clb.I[28]" out_port="ble[8].in[1]"/>
          <delay_constant max="7.5e-11" in_port="ble[2].out[1]" out_port="ble[8].in[1]"/>
          <delay_constant max="7.5e-11" in_port="ble[6].out[0]" out_port="ble[8].in[1]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[2]" out_port="ble[8].in[1]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[11]" out_port="ble[8].in[1]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[20]" out_port="ble[8].in[1]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[29]" out_port="ble[8].in[1]"/>
          <delay_constant max="7.5e-11" in_port="ble[2].out[0]" out_port="ble[8].in[1]"/>
          <delay_constant max="7.5e-11" in_port="ble[7].out[1]" out_port="ble[8].in[1]"/>
        </mux>
        <mux name="crossbar-8-2" input="clb.I[3] clb.I[12] clb.I[21] clb.I[30] ble[3].out[1] ble[7].out[0] clb.I[4] clb.I[13] clb.I[22]" output="ble[8].in[2]">
          <delay_constant max="9.5e-11" in_port="clb.I[3]" out_port="ble[8].in[2]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[12]" out_port="ble[8].in[2]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[21]" out_port="ble[8].in[2]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[30]" out_port="ble[8].in[2]"/>
          <delay_constant max="7.5e-11" in_port="ble[3].out[1]" out_port="ble[8].in[2]"/>
          <delay_constant max="7.5e-11" in_port="ble[7].out[0]" out_port="ble[8].in[2]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[4]" out_port="ble[8].in[2]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[13]" out_port="ble[8].in[2]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[22]" out_port="ble[8].in[2]"/>
        </mux>
        <mux name="crossbar-8-3" input="clb.I[31] ble[3].out[0] ble[8].out[1] clb.I[5] clb.I[14] clb.I[23] clb.I[32] ble[4].out[1] ble[8].out[0]" output="ble[8].in[3]">
          <delay_constant max="9.5e-11" in_port="clb.I[31]" out_port="ble[8].in[3]"/>
          <delay_constant max="7.5e-11" in_port="ble[3].out[0]" out_port="ble[8].in[3]"/>
          <delay_constant max="7.5e-11" in_port="ble[8].out[1]" out_port="ble[8].in[3]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[5]" out_port="ble[8].in[3]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[14]" out_port="ble[8].in[3]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[23]" out_port="ble[8].in[3]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[32]" out_port="ble[8].in[3]"/>
          <delay_constant max="7.5e-11" in_port="ble[4].out[1]" out_port="ble[8].in[3]"/>
          <delay_constant max="7.5e-11" in_port="ble[8].out[0]" out_port="ble[8].in[3]"/>
        </mux>
        <mux name="crossbar-8-4" input="clb.I[6] clb.I[15] clb.I[24] ble[0].out[1] ble[4].out[0] ble[9].out[1] clb.I[7] clb.I[16] clb.I[25]" output="ble[8].in[4]">
          <delay_constant max="9.5e-11" in_port="clb.I[6]" out_port="ble[8].in[4]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[15]" out_port="ble[8].in[4]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[24]" out_port="ble[8].in[4]"/>
          <delay_constant max="7.5e-11" in_port="ble[0].out[1]" out_port="ble[8].in[4]"/>
          <delay_constant max="7.5e-11" in_port="ble[4].out[0]" out_port="ble[8].in[4]"/>
          <delay_constant max="7.5e-11" in_port="ble[9].out[1]" out_port="ble[8].in[4]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[7]" out_port="ble[8].in[4]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[16]" out_port="ble[8].in[4]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[25]" out_port="ble[8].in[4]"/>
        </mux>
        <mux name="crossbar-8-5" input="ble[0].out[0] ble[5].out[1] ble[9].out[0] clb.I[8] clb.I[17] clb.I[26] ble[1].out[1] ble[5].out[0] clb.I[0]" output="ble[8].in[5]">
          <delay_constant max="7.5e-11" in_port="ble[0].out[0]" out_port="ble[8].in[5]"/>
          <delay_constant max="7.5e-11" in_port="ble[5].out[1]" out_port="ble[8].in[5]"/>
          <delay_constant max="7.5e-11" in_port="ble[9].out[0]" out_port="ble[8].in[5]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[8]" out_port="ble[8].in[5]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[17]" out_port="ble[8].in[5]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[26]" out_port="ble[8].in[5]"/>
          <delay_constant max="7.5e-11" in_port="ble[1].out[1]" out_port="ble[8].in[5]"/>
          <delay_constant max="7.5e-11" in_port="ble[5].out[0]" out_port="ble[8].in[5]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[0]" out_port="ble[8].in[5]"/>
        </mux>
        <mux name="crossbar-9-0" input="clb.I[0] clb.I[10] clb.I[20] clb.I[30] ble[3].out[0] ble[8].out[0] clb.I[1] clb.I[11] clb.I[21]" output="ble[9].in[0]">
          <delay_constant max="9.5e-11" in_port="clb.I[0]" out_port="ble[9].in[0]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[10]" out_port="ble[9].in[0]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[20]" out_port="ble[9].in[0]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[30]" out_port="ble[9].in[0]"/>
          <delay_constant max="7.5e-11" in_port="ble[3].out[0]" out_port="ble[9].in[0]"/>
          <delay_constant max="7.5e-11" in_port="ble[8].out[0]" out_port="ble[9].in[0]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[1]" out_port="ble[9].in[0]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[11]" out_port="ble[9].in[0]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[21]" out_port="ble[9].in[0]"/>
        </mux>
        <mux name="crossbar-9-1" input="clb.I[31] ble[4].out[1] ble[9].out[1] clb.I[2] clb.I[12] clb.I[22] clb.I[32] ble[4].out[0] ble[9].out[0]" output="ble[9].in[1]">
          <delay_constant max="9.5e-11" in_port="clb.I[31]" out_port="ble[9].in[1]"/>
          <delay_constant max="7.5e-11" in_port="ble[4].out[1]" out_port="ble[9].in[1]"/>
          <delay_constant max="7.5e-11" in_port="ble[9].out[1]" out_port="ble[9].in[1]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[2]" out_port="ble[9].in[1]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[12]" out_port="ble[9].in[1]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[22]" out_port="ble[9].in[1]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[32]" out_port="ble[9].in[1]"/>
          <delay_constant max="7.5e-11" in_port="ble[4].out[0]" out_port="ble[9].in[1]"/>
          <delay_constant max="7.5e-11" in_port="ble[9].out[0]" out_port="ble[9].in[1]"/>
        </mux>
        <mux name="crossbar-9-2" input="clb.I[3] clb.I[13] clb.I[23] ble[0].out[1] ble[5].out[1] clb.I[4] clb.I[14] clb.I[24] ble[0].out[0]" output="ble[9].in[2]">
          <delay_constant max="9.5e-11" in_port="clb.I[3]" out_port="ble[9].in[2]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[13]" out_port="ble[9].in[2]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[23]" out_port="ble[9].in[2]"/>
          <delay_constant max="7.5e-11" in_port="ble[0].out[1]" out_port="ble[9].in[2]"/>
          <delay_constant max="7.5e-11" in_port="ble[5].out[1]" out_port="ble[9].in[2]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[4]" out_port="ble[9].in[2]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[14]" out_port="ble[9].in[2]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[24]" out_port="ble[9].in[2]"/>
          <delay_constant max="7.5e-11" in_port="ble[0].out[0]" out_port="ble[9].in[2]"/>
        </mux>
        <mux name="crossbar-9-3" input="ble[5].out[0] clb.I[5] clb.I[15] clb.I[25] ble[1].out[1] ble[6].out[1] clb.I[6] clb.I[16] clb.I[26]" output="ble[9].in[3]">
          <delay_constant max="7.5e-11" in_port="ble[5].out[0]" out_port="ble[9].in[3]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[5]" out_port="ble[9].in[3]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[15]" out_port="ble[9].in[3]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[25]" out_port="ble[9].in[3]"/>
          <delay_constant max="7.5e-11" in_port="ble[1].out[1]" out_port="ble[9].in[3]"/>
          <delay_constant max="7.5e-11" in_port="ble[6].out[1]" out_port="ble[9].in[3]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[6]" out_port="ble[9].in[3]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[16]" out_port="ble[9].in[3]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[26]" out_port="ble[9].in[3]"/>
        </mux>
        <mux name="crossbar-9-4" input="ble[1].out[0] ble[6].out[0] clb.I[7] clb.I[17] clb.I[27] ble[2].out[1] ble[7].out[1] clb.I[8] clb.I[18]" output="ble[9].in[4]">
          <delay_constant max="7.5e-11" in_port="ble[1].out[0]" out_port="ble[9].in[4]"/>
          <delay_constant max="7.5e-11" in_port="ble[6].out[0]" out_port="ble[9].in[4]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[7]" out_port="ble[9].in[4]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[17]" out_port="ble[9].in[4]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[27]" out_port="ble[9].in[4]"/>
          <delay_constant max="7.5e-11" in_port="ble[2].out[1]" out_port="ble[9].in[4]"/>
          <delay_constant max="7.5e-11" in_port="ble[7].out[1]" out_port="ble[9].in[4]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[8]" out_port="ble[9].in[4]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[18]" out_port="ble[9].in[4]"/>
        </mux>
        <mux name="crossbar-9-5" input="clb.I[28] ble[2].out[0] ble[7].out[0] clb.I[9] clb.I[19] clb.I[29] ble[3].out[1] ble[8].out[1] clb.I[0]" output="ble[9].in[5]">
          <delay_constant max="9.5e-11" in_port="clb.I[28]" out_port="ble[9].in[5]"/>
          <delay_constant max="7.5e-11" in_port="ble[2].out[0]" out_port="ble[9].in[5]"/>
          <delay_constant max="7.5e-11" in_port="ble[7].out[0]" out_port="ble[9].in[5]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[9]" out_port="ble[9].in[5]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[19]" out_port="ble[9].in[5]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[29]" out_port="ble[9].in[5]"/>
          <delay_constant max="7.5e-11" in_port="ble[3].out[1]" out_port="ble[9].in[5]"/>
          <delay_constant max="7.5e-11" in_port="ble[8].out[1]" out_port="ble[9].in[5]"/>
          <delay_constant max="9.5e-11" in_port="clb.I[0]" out_port="ble[9].in[5]"/>
        </mux>
        <complete name="clks" input="clb.clk" output="ble[9:0].clk"/>
        <direct name="clbouts" input="ble[9:0].out" output="clb.O"/>
      </interconnect>
      <pb_type name="ble" num_pb="10">
        <input name="in" num_pins="6"/>
        <output name="out" num_pins="2"/>
        <clock name="clk" num_pins="1"/>
        <interconnect>
          <direct name="direct0" input="ble.in" output="soft_logic.in"/>
          <direct name="direct1" input="ble.clk" output="ff[0:0].clk"/>
          <direct name="direct2" input="ble.clk" output="ff[1:1].clk"/>
          <mux name="mux3" input="soft_logic.out[0:0]" output="ff[0:0].D">
            <pack_pattern name="bleF0" in_port="soft_logic.out[0:0]" out_port="ff[0:0].D"/>
            <pack_pattern name="bleF1A" in_port="soft_logic.out[0:0]" out_port="ff[0:0].D"/>
          </mux>
          <mux name="mux4" input="soft_logic.out[1:1]" output="ff[1:1].D">
            <pack_pattern name="bleF1B" in_port="soft_logic.out[1:1]" out_port="ff[1:1].D"/>
          </mux>
          <mux name="mux5" input="soft_logic.out[0:0] ff[0:0].Q" output="ble.out[0:0]">
            <delay_constant max="2.5e-11" in_port="soft_logic.out[0:0]" out_port="ble.out[0:0]"/>
            <delay_constant max="4.5e-11" in_port="ff[0:0].Q" out_port="ble.out[0:0]"/>
          </mux>
          <mux name="mux6" input="soft_logic.out[1:1] ff[1:1].Q" output="ble.out[1:1]">
            <delay_constant max="2.5e-11" in_port="soft_logic.out[1:1]" out_port="ble.out[1:1]"/>
            <delay_constant max="4.5e-11" in_port="ff[1:1].Q" out_port="ble.out[1:1]"/>
          </mux>
        </interconnect>
        <pb_type name="soft_logic" num_pb="1">
          <input name="in" num_pins="6"/>
          <output name="out" num_pins="2"/>
          <mode name="n2_lut5">
            <interconnect>
              <direct name="direct0" input="soft_logic.in[4:0]" output="lut5[0:0].in[4:0]"/>
              <direct name="direct1" input="soft_logic.in[5:1]" output="lut5[1:1].in[4:0]"/>
              <direct name="direct2" input="lut5[0:0].out" output="soft_logic.out[0:0]">
                <pack_pattern name="bleF1A" in_port="lut5[0:0].out" out_port="soft_logic.out[0:0]"/>
              </direct>
              <direct name="direct3" input="lut5[1:1].out" output="soft_logic.out[1:1]">
                <pack_pattern name="bleF1B" in_port="lut5[1:1].out" out_port="soft_logic.out[1:1]"/>
              </direct>
            </interconnect>
            <pb_type name="lut5" blif_model=".names" num_pb="2" class="lut">
              <input name="in" num_pins="5" port_class="lut_in"/>
              <output name="out" num_pins="1" port_class="lut_out"/>
              <delay_matrix type="max" in_port="lut5.in" out_port="lut5.out">
                2.35e-10
                2.35e-10
                2.35e-10
                2.35e-10
                2.35e-10
              </delay_matrix>
            </pb_type>
          </mode>
          <mode name="n1_lut6">
            <interconnect>
              <direct name="direct0" input="soft_logic.in[5:0]" output="lut6[0:0].in[5:0]"/>
              <direct name="direct1" input="lut6[0:0].out" output="soft_logic.out[0:0]">
                <pack_pattern name="bleF0" in_port="lut6[0:0].out" out_port="soft_logic.out[0:0]"/>
              </direct>
            </interconnect>
            <pb_type name="lut6" blif_model=".names" num_pb="1" class="lut">
              <input name="in" num_pins="6" port_class="lut_in"/>
              <output name="out" num_pins="1" port_class="lut_out"/>
              <delay_matrix type="max" in_port="lut6.in" out_port="lut6.out">
                2.61e-10
                2.61e-10
                2.61e-10
                2.61e-10
                2.61e-10
                2.61e-10
              </delay_matrix>
            </pb_type>
          </mode>
        </pb_type>
        <pb_type name="ff" blif_model=".latch" num_pb="2" class="flipflop">
          <input name="D" num_pins="1" port_class="D"/>
          <output name="Q" num_pins="1" port_class="Q"/>
          <clock name="clk" num_pins="1" port_class="clock"/>
          <T_setup value="6.6e-11" port="ff.D" clock="clk"/>
          <T_clock_to_Q max="1.24e-10" port="ff.Q" clock="clk"/>
        </pb_type>
      </pb_type>
      <fc default_in_type="frac" default_in_val="0.15" default_out_type="frac" default_out_val="0.1"/>
      <pinlocations pattern="spread"/>
      <gridlocations>
        <loc type="fill" priority="1"/>
      </gridlocations>
    </pb_type>
    <pb_type name="mult_36" height="4">
      <input name="a" num_pins="36"/>
      <input name="b" num_pins="36"/>
      <output name="out" num_pins="72"/>
    
      <mode name="two_divisible_mult_18x18">
        <pb_type name="divisible_mult_18x18" num_pb="2">
          <input name="a" num_pins="18"/>
          <input name="b" num_pins="18"/>
          <output name="out" num_pins="36"/>
    
          <!-- Model 9x9 delay and 18x18 delay as the same.  9x9 could be faster, but in Stratix IV
    	          isn't, presumably because the multiplier layout is really optimized for 18x18.
    		-->
          <mode name="two_mult_9x9">
            <pb_type name="mult_9x9_slice" num_pb="2">
              <input name="A_cfg" num_pins="9"/>
              <input name="B_cfg" num_pins="9"/>
              <output name="OUT_cfg" num_pins="18"/>
    
              <pb_type name="mult_9x9" blif_model=".subckt multiply" num_pb="1">
                <input name="a" num_pins="9"/>
                <input name="b" num_pins="9"/>
                <output name="out" num_pins="18"/>
                <delay_constant max="1.523e-9" in_port="mult_9x9.a" out_port="mult_9x9.out"/>
                <delay_constant max="1.523e-9" in_port="mult_9x9.b" out_port="mult_9x9.out"/>
              </pb_type>
    
              <interconnect>
                <direct name="a2a" input="mult_9x9_slice.A_cfg" output="mult_9x9.a">
                </direct>
                <direct name="b2b" input="mult_9x9_slice.B_cfg" output="mult_9x9.b">
                </direct>
                <direct name="out2out" input="mult_9x9.out" output="mult_9x9_slice.OUT_cfg">
                </direct>
              </interconnect>
              <power method="pin-toggle">
                <port name="A_cfg" energy_per_toggle="1.45e-12"/>
                <port name="B_cfg" energy_per_toggle="1.45e-12"/>
                <static_power power_per_instance="0.0"/>
              </power>
            </pb_type>
            <interconnect>
              <direct name="a2a" input="divisible_mult_18x18.a" output="mult_9x9_slice[1:0].A_cfg">
              </direct>
              <direct name="b2b" input="divisible_mult_18x18.b" output="mult_9x9_slice[1:0].B_cfg">
              </direct>
              <direct name="out2out" input="mult_9x9_slice[1:0].OUT_cfg" output="divisible_mult_18x18.out">
              </direct>
            </interconnect>
    
          </mode>
    
          <mode name="mult_18x18">
            <pb_type name="mult_18x18_slice" num_pb="1">
              <input name="A_cfg" num_pins="18"/>
              <input name="B_cfg" num_pins="18"/>
              <output name="OUT_cfg" num_pins="36"/>
    
              <pb_type name="mult_18x18" blif_model=".subckt multiply" num_pb="1" >
                <input name="a" num_pins="18"/>
                <input name="b" num_pins="18"/>
                <output name="out" num_pins="36"/>
                <delay_constant max="1.523e-9" in_port="mult_18x18.a" out_port="mult_18x18.out"/>
                <delay_constant max="1.523e-9" in_port="mult_18x18.b" out_port="mult_18x18.out"/>
              </pb_type>
    
              <interconnect>
                <direct name="a2a" input="mult_18x18_slice.A_cfg" output="mult_18x18.a">
                </direct>
                <direct name="b2b" input="mult_18x18_slice.B_cfg" output="mult_18x18.b">
                </direct>
                <direct name="out2out" input="mult_18x18.out" output="mult_18x18_slice.OUT_cfg">
                </direct>
              </interconnect>
              <power method="pin-toggle">
                <port name="A_cfg" energy_per_toggle="1.09e-12"/>
                <port name="B_cfg" energy_per_toggle="1.09e-12"/>
                <static_power power_per_instance="0.0"/>					
              </power>
            </pb_type>
            <interconnect>
              <direct name="a2a" input="divisible_mult_18x18.a" output="mult_18x18_slice.A_cfg">
              </direct>
              <direct name="b2b" input="divisible_mult_18x18.b" output="mult_18x18_slice.B_cfg">
              </direct>
              <direct name="out2out" input="mult_18x18_slice.OUT_cfg" output="divisible_mult_18x18.out">
              </direct>
            </interconnect>
          </mode>
    
          <power method="sum-of-children"/>
        </pb_type>
        <interconnect>
          <!-- Stratix IV input delay of 207ps is conservative for this architecture because this architecture does not have an input crossbar in the multiplier. 
    		   Subtract 72.5 ps delay, which is already in the connection block input mux, leading
                  -->
          <direct name="a2a" input="mult_36.a" output="divisible_mult_18x18[1:0].a">
            <delay_constant max="134e-12" in_port="mult_36.a" out_port="divisible_mult_18x18[1:0].a"/>
          </direct>
          <direct name="b2b" input="mult_36.b" output="divisible_mult_18x18[1:0].b">
            <delay_constant max="134e-12" in_port="mult_36.b" out_port="divisible_mult_18x18[1:0].b"/>
          </direct>
          <direct name="out2out" input="divisible_mult_18x18[1:0].out" output="mult_36.out">
            <delay_constant max="1.09e-9" in_port="divisible_mult_18x18[1:0].out" out_port="mult_36.out"/>
          </direct>
        </interconnect>
      </mode>
    
      <mode name="mult_36x36">
        <pb_type name="mult_36x36_slice" num_pb="1">
          <input name="A_cfg" num_pins="36"/>
          <input name="B_cfg" num_pins="36"/>
          <output name="OUT_cfg" num_pins="72"/>
    
          <pb_type name="mult_36x36" blif_model=".subckt multiply" num_pb="1">
            <input name="a" num_pins="36"/>
            <input name="b" num_pins="36"/>
            <output name="out" num_pins="72"/>
            <delay_constant max="1.523e-9" in_port="mult_36x36.a" out_port="mult_36x36.out"/>
            <delay_constant max="1.523e-9" in_port="mult_36x36.b" out_port="mult_36x36.out"/>
          </pb_type>
    
          <interconnect>
            <direct name="a2a" input="mult_36x36_slice.A_cfg" output="mult_36x36.a">
            </direct>
            <direct name="b2b" input="mult_36x36_slice.B_cfg" output="mult_36x36.b">
            </direct>
            <direct name="out2out" input="mult_36x36.out" output="mult_36x36_slice.OUT_cfg">
            </direct>
          </interconnect>
    
          <power method="pin-toggle">
            <port name="A_cfg" energy_per_toggle="2.13e-12"/>
            <port name="B_cfg" energy_per_toggle="2.13e-12"/>
            <static_power power_per_instance="0.0"/>
          </power>
        </pb_type>
        <interconnect>
          <!-- Stratix IV input delay of 207ps is conservative for this architecture because this architecture does not have an input crossbar in the multiplier. 
    		   Subtract 72.5 ps delay, which is already in the connection block input mux, leading
    		   to a 134 ps delay.
                  -->
          <direct name="a2a" input="mult_36.a" output="mult_36x36_slice.A_cfg">
            <delay_constant max="134e-12" in_port="mult_36.a" out_port="mult_36x36_slice.A_cfg"/>
          </direct>
          <direct name="b2b" input="mult_36.b" output="mult_36x36_slice.B_cfg">
            <delay_constant max="134e-12" in_port="mult_36.b" out_port="mult_36x36_slice.B_cfg"/>
          </direct>
          <direct name="out2out" input="mult_36x36_slice.OUT_cfg" output="mult_36.out">
            <delay_constant max="1.93e-9" in_port="mult_36x36_slice.OUT_cfg" out_port="mult_36.out"/>
          </direct>
        </interconnect>
    
      </mode>
    
      <fc default_in_type="frac" default_in_val="0.15" default_out_type="frac" default_out_val="0.10"/>
      <pinlocations pattern="spread"/>
    
      <!-- Place this multiplier block every 8 columns from (and including) the sixth column -->
      <gridlocations>
        <loc type="col" start="6" repeat="8" priority="2"/>
      </gridlocations>		  
      <power method="sum-of-children"/>
    </pb_type>
    <pb_type name="memory" height="6">
      <input name="addr1" num_pins="15"/>
      <input name="addr2" num_pins="15"/>
      <input name="data" num_pins="64"/>
      <input name="we1" num_pins="1"/>
      <input name="we2" num_pins="1"/>
      <output name="out" num_pins="64"/>
      <clock name="clk" num_pins="1"/>
    
      <!-- Specify single port mode first -->
      <mode name="mem_512x64_sp">
        <pb_type name="mem_512x64_sp" blif_model=".subckt single_port_ram" class="memory" num_pb="1">
          <input name="addr" num_pins="9" port_class="address"/>
          <input name="data" num_pins="64" port_class="data_in"/>
          <input name="we" num_pins="1" port_class="write_en"/>
          <output name="out" num_pins="64" port_class="data_out"/>
          <clock name="clk" num_pins="1" port_class="clock"/>
          <T_setup value="509e-12" port="mem_512x64_sp.addr" clock="clk"/>
          <T_setup value="509e-12" port="mem_512x64_sp.data" clock="clk"/>
          <T_setup value="509e-12" port="mem_512x64_sp.we" clock="clk"/>
          <T_clock_to_Q max="1.234e-9" port="mem_512x64_sp.out" clock="clk"/>
          <power method="pin-toggle">
            <port name="clk" energy_per_toggle="9.0e-12"/>					
            <static_power power_per_instance="0.0"/>
          </power>
        </pb_type>
        <interconnect>
          <direct name="address1" input="memory.addr1[8:0]" output="mem_512x64_sp.addr">
            <delay_constant max="132e-12" in_port="memory.addr1[8:0]" out_port="mem_512x64_sp.addr"/>
          </direct>
          <direct name="data1" input="memory.data[63:0]" output="mem_512x64_sp.data">
            <delay_constant max="132e-12" in_port="memory.data[63:0]" out_port="mem_512x64_sp.data"/>
          </direct>
          <direct name="writeen1" input="memory.we1" output="mem_512x64_sp.we">
            <delay_constant max="132e-12" in_port="memory.we1" out_port="mem_512x64_sp.we"/>
          </direct>
          <direct name="dataout1" input="mem_512x64_sp.out" output="memory.out[63:0]">
            <delay_constant max="40e-12" in_port="mem_512x64_sp.out" out_port="memory.out[63:0]"/>
          </direct>
          <direct name="clk" input="memory.clk" output="mem_512x64_sp.clk">
          </direct>
        </interconnect>
      </mode>
    
      <mode name="mem_1024x32_sp">
        <pb_type name="mem_1024x32_sp" blif_model=".subckt single_port_ram" class="memory" num_pb="1">
          <input name="addr" num_pins="10" port_class="address"/>
          <input name="data" num_pins="32" port_class="data_in"/>
          <input name="we" num_pins="1" port_class="write_en"/>
          <output name="out" num_pins="32" port_class="data_out"/>
          <clock name="clk" num_pins="1" port_class="clock"/>
          <T_setup value="509e-12" port="mem_1024x32_sp.addr" clock="clk"/>
          <T_setup value="509e-12" port="mem_1024x32_sp.data" clock="clk"/>
          <T_setup value="509e-12" port="mem_1024x32_sp.we" clock="clk"/>
          <T_clock_to_Q max="1.234e-9" port="mem_1024x32_sp.out" clock="clk"/>
          <power method="pin-toggle">
            <port name="clk" energy_per_toggle="9.0e-12"/>					
            <static_power power_per_instance="0.0"/>
          </power>
        </pb_type>
        <interconnect>
          <direct name="address1" input="memory.addr1[9:0]" output="mem_1024x32_sp.addr">
            <delay_constant max="132e-12" in_port="memory.addr1[9:0]" out_port="mem_1024x32_sp.addr"/>
          </direct>
          <direct name="data1" input="memory.data[31:0]" output="mem_1024x32_sp.data">
            <delay_constant max="132e-12" in_port="memory.data[31:0]" out_port="mem_1024x32_sp.data"/>
          </direct>
          <direct name="writeen1" input="memory.we1" output="mem_1024x32_sp.we">
            <delay_constant max="132e-12" in_port="memory.we1" out_port="mem_1024x32_sp.we"/>
          </direct>
          <direct name="dataout1" input="mem_1024x32_sp.out" output="memory.out[31:0]">
            <delay_constant max="40e-12" in_port="mem_1024x32_sp.out" out_port="memory.out[31:0]"/>
          </direct>
          <direct name="clk" input="memory.clk" output="mem_1024x32_sp.clk">
          </direct>
        </interconnect>
      </mode>
    
    
      <mode name="mem_2048x16_sp">
        <pb_type name="mem_2048x16_sp" blif_model=".subckt single_port_ram" class="memory" num_pb="1">
          <input name="addr" num_pins="11" port_class="address"/>
          <input name="data" num_pins="16" port_class="data_in"/>
          <input name="we" num_pins="1" port_class="write_en"/>
          <output name="out" num_pins="16" port_class="data_out"/>
          <clock name="clk" num_pins="1" port_class="clock"/>
          <T_setup value="509e-12" port="mem_2048x16_sp.addr" clock="clk"/>
          <T_setup value="509e-12" port="mem_2048x16_sp.data" clock="clk"/>
          <T_setup value="509e-12" port="mem_2048x16_sp.we" clock="clk"/>
          <T_clock_to_Q max="1.234e-9" port="mem_2048x16_sp.out" clock="clk"/>
          <power method="pin-toggle">
            <port name="clk" energy_per_toggle="9.0e-12"/>					
            <static_power power_per_instance="0.0"/>
          </power>
        </pb_type>
        <interconnect>
          <direct name="address1" input="memory.addr1[10:0]" output="mem_2048x16_sp.addr">
            <delay_constant max="132e-12" in_port="memory.addr1[10:0]" out_port="mem_2048x16_sp.addr"/>
          </direct>
          <direct name="data1" input="memory.data[15:0]" output="mem_2048x16_sp.data">
            <delay_constant max="132e-12" in_port="memory.data[15:0]" out_port="mem_2048x16_sp.data"/>
          </direct>
          <direct name="writeen1" input="memory.we1" output="mem_2048x16_sp.we">
            <delay_constant max="132e-12" in_port="memory.we1" out_port="mem_2048x16_sp.we"/>
          </direct>
          <direct name="dataout1" input="mem_2048x16_sp.out" output="memory.out[15:0]">
            <delay_constant max="40e-12" in_port="mem_2048x16_sp.out" out_port="memory.out[15:0]"/>
          </direct>
          <direct name="clk" input="memory.clk" output="mem_2048x16_sp.clk">
          </direct>
        </interconnect>
      </mode>
    
      <mode name="mem_4096x8_sp">
        <pb_type name="mem_4096x8_sp" blif_model=".subckt single_port_ram" class="memory" num_pb="1">
          <input name="addr" num_pins="12" port_class="address"/>
          <input name="data" num_pins="8" port_class="data_in"/>
          <input name="we" num_pins="1" port_class="write_en"/>
          <output name="out" num_pins="8" port_class="data_out"/>
          <clock name="clk" num_pins="1" port_class="clock"/>
          <T_setup value="509e-12" port="mem_4096x8_sp.addr" clock="clk"/>
          <T_setup value="509e-12" port="mem_4096x8_sp.data" clock="clk"/>
          <T_setup value="509e-12" port="mem_4096x8_sp.we" clock="clk"/>
          <T_clock_to_Q max="1.234e-9" port="mem_4096x8_sp.out" clock="clk"/>
          <power method="pin-toggle">
            <port name="clk" energy_per_toggle="9.0e-12"/>					
            <static_power power_per_instance="0.0"/>
          </power>
        </pb_type>
        <interconnect>
          <direct name="address1" input="memory.addr1[11:0]" output="mem_4096x8_sp.addr">
            <delay_constant max="132e-12" in_port="memory.addr1[11:0]" out_port="mem_4096x8_sp.addr"/>
          </direct>
          <direct name="data1" input="memory.data[7:0]" output="mem_4096x8_sp.data">
            <delay_constant max="132e-12" in_port="memory.data[7:0]" out_port="mem_4096x8_sp.data"/>
          </direct>
          <direct name="writeen1" input="memory.we1" output="mem_4096x8_sp.we">
            <delay_constant max="132e-12" in_port="memory.we1" out_port="mem_4096x8_sp.we"/>
          </direct>
          <direct name="dataout1" input="mem_4096x8_sp.out" output="memory.out[7:0]">
            <delay_constant max="40e-12" in_port="mem_4096x8_sp.out" out_port="memory.out[7:0]"/>
          </direct>
          <direct name="clk" input="memory.clk" output="mem_4096x8_sp.clk">
          </direct>
        </interconnect>
      </mode>
    
      <mode name="mem_8192x4_sp">
        <pb_type name="mem_8192x4_sp" blif_model=".subckt single_port_ram" class="memory" num_pb="1">
          <input name="addr" num_pins="13" port_class="address"/>
          <input name="data" num_pins="4" port_class="data_in"/>
          <input name="we" num_pins="1" port_class="write_en"/>
          <output name="out" num_pins="4" port_class="data_out"/>
          <clock name="clk" num_pins="1" port_class="clock"/>
          <T_setup value="509e-12" port="mem_8192x4_sp.addr" clock="clk"/>
          <T_setup value="509e-12" port="mem_8192x4_sp.data" clock="clk"/>
          <T_setup value="509e-12" port="mem_8192x4_sp.we" clock="clk"/>
          <T_clock_to_Q max="1.234e-9" port="mem_8192x4_sp.out" clock="clk"/>
          <power method="pin-toggle">
            <port name="clk" energy_per_toggle="9.0e-12"/>					
            <static_power power_per_instance="0.0"/>
          </power>
        </pb_type>
        <interconnect>
          <direct name="address1" input="memory.addr1[12:0]" output="mem_8192x4_sp.addr">
            <delay_constant max="132e-12" in_port="memory.addr1[12:0]" out_port="mem_8192x4_sp.addr"/>
          </direct>
          <direct name="data1" input="memory.data[3:0]" output="mem_8192x4_sp.data">
            <delay_constant max="132e-12" in_port="memory.data[3:0]" out_port="mem_8192x4_sp.data"/>
          </direct>
          <direct name="writeen1" input="memory.we1" output="mem_8192x4_sp.we">
            <delay_constant max="132e-12" in_port="memory.we1" out_port="mem_8192x4_sp.we"/>
          </direct>
          <direct name="dataout1" input="mem_8192x4_sp.out" output="memory.out[3:0]">
            <delay_constant max="40e-12" in_port="mem_8192x4_sp.out" out_port="memory.out[3:0]"/>
          </direct>
          <direct name="clk" input="memory.clk" output="mem_8192x4_sp.clk">
          </direct>
        </interconnect>
      </mode>
    
      <mode name="mem_16384x2_sp">
        <pb_type name="mem_16384x2_sp" blif_model=".subckt single_port_ram" class="memory" num_pb="1">
          <input name="addr" num_pins="14" port_class="address"/>
          <input name="data" num_pins="2" port_class="data_in"/>
          <input name="we" num_pins="1" port_class="write_en"/>
          <output name="out" num_pins="2" port_class="data_out"/>
          <clock name="clk" num_pins="1" port_class="clock"/>
          <T_setup value="509e-12" port="mem_16384x2_sp.addr" clock="clk"/>
          <T_setup value="509e-12" port="mem_16384x2_sp.data" clock="clk"/>
          <T_setup value="509e-12" port="mem_16384x2_sp.we" clock="clk"/>
          <T_clock_to_Q max="1.234e-9" port="mem_16384x2_sp.out" clock="clk"/>
          <power method="pin-toggle">
            <port name="clk" energy_per_toggle="9.0e-12"/>					
            <static_power power_per_instance="0.0"/>
          </power>
        </pb_type>
        <interconnect>
          <direct name="address1" input="memory.addr1[13:0]" output="mem_16384x2_sp.addr">
            <delay_constant max="132e-12" in_port="memory.addr1[13:0]" out_port="mem_16384x2_sp.addr"/>
          </direct>
          <direct name="data1" input="memory.data[1:0]" output="mem_16384x2_sp.data">
            <delay_constant max="132e-12" in_port="memory.data[1:0]" out_port="mem_16384x2_sp.data"/>
          </direct>
          <direct name="writeen1" input="memory.we1" output="mem_16384x2_sp.we">
            <delay_constant max="132e-12" in_port="memory.we1" out_port="mem_16384x2_sp.we"/>
          </direct>
          <direct name="dataout1" input="mem_16384x2_sp.out" output="memory.out[1:0]">
            <delay_constant max="40e-12" in_port="mem_16384x2_sp.out" out_port="memory.out[1:0]"/>
          </direct>
          <direct name="clk" input="memory.clk" output="mem_16384x2_sp.clk">
          </direct>
        </interconnect>
      </mode>  
    
      <mode name="mem_32768x1_sp">
        <pb_type name="mem_32768x1_sp" blif_model=".subckt single_port_ram" class="memory" num_pb="1">
          <input name="addr" num_pins="15" port_class="address"/>
          <input name="data" num_pins="1" port_class="data_in"/>
          <input name="we" num_pins="1" port_class="write_en"/>
          <output name="out" num_pins="1" port_class="data_out"/>
          <clock name="clk" num_pins="1" port_class="clock"/>
          <T_setup value="509e-12" port="mem_32768x1_sp.addr" clock="clk"/>
          <T_setup value="509e-12" port="mem_32768x1_sp.data" clock="clk"/>
          <T_setup value="509e-12" port="mem_32768x1_sp.we" clock="clk"/>
          <T_clock_to_Q max="1.234e-9" port="mem_32768x1_sp.out" clock="clk"/>
          <power method="pin-toggle">
            <port name="clk" energy_per_toggle="9.0e-12"/>					
            <static_power power_per_instance="0.0"/>
          </power>
        </pb_type>
        <interconnect>
          <direct name="address1" input="memory.addr1[14:0]" output="mem_32768x1_sp.addr">
            <delay_constant max="132e-12" in_port="memory.addr1[14:0]" out_port="mem_32768x1_sp.addr"/>
          </direct>
          <direct name="data1" input="memory.data[0:0]" output="mem_32768x1_sp.data">
            <delay_constant max="132e-12" in_port="memory.data[0:0]" out_port="mem_32768x1_sp.data"/>
          </direct>
          <direct name="writeen1" input="memory.we1" output="mem_32768x1_sp.we">
            <delay_constant max="132e-12" in_port="memory.we1" out_port="mem_32768x1_sp.we"/>
          </direct>
          <direct name="dataout1" input="mem_32768x1_sp.out" output="memory.out[0:0]">
            <delay_constant max="40e-12" in_port="mem_32768x1_sp.out" out_port="memory.out[0:0]"/>
          </direct>
          <direct name="clk" input="memory.clk" output="mem_32768x1_sp.clk">
          </direct>
        </interconnect>
      </mode> 
    
      <!-- Specify true dual port mode next -->
      <mode name="mem_1024x32_dp">
        <pb_type name="mem_1024x32_dp" blif_model=".subckt dual_port_ram" class="memory" num_pb="1">
          <input name="addr1" num_pins="10" port_class="address1"/>
          <input name="addr2" num_pins="10" port_class="address2"/>
          <input name="data1" num_pins="32" port_class="data_in1"/>
          <input name="data2" num_pins="32" port_class="data_in2"/>
          <input name="we1" num_pins="1" port_class="write_en1"/>
          <input name="we2" num_pins="1" port_class="write_en2"/>
          <output name="out1" num_pins="32" port_class="data_out1"/>
          <output name="out2" num_pins="32" port_class="data_out2"/>
          <clock name="clk" num_pins="1" port_class="clock"/>
          <T_setup value="509e-12" port="mem_1024x32_dp.addr1" clock="clk"/>
          <T_setup value="509e-12" port="mem_1024x32_dp.data1" clock="clk"/>
          <T_setup value="509e-12" port="mem_1024x32_dp.we1" clock="clk"/>
          <T_setup value="509e-12" port="mem_1024x32_dp.addr2" clock="clk"/>
          <T_setup value="509e-12" port="mem_1024x32_dp.data2" clock="clk"/>
          <T_setup value="509e-12" port="mem_1024x32_dp.we2" clock="clk"/>
          <T_clock_to_Q max="1.234e-9" port="mem_1024x32_dp.out1" clock="clk"/>
          <T_clock_to_Q max="1.234e-9" port="mem_1024x32_dp.out2" clock="clk"/>
          <power method="pin-toggle">
            <port name="clk" energy_per_toggle="17.9e-12"/>					
            <static_power power_per_instance="0.0"/>
          </power>
        </pb_type>
        <interconnect>
          <direct name="address1" input="memory.addr1[9:0]" output="mem_1024x32_dp.addr1">
            <delay_constant max="132e-12" in_port="memory.addr1[9:0]" out_port="mem_1024x32_dp.addr1"/>
          </direct>
          <direct name="address2" input="memory.addr2[9:0]" output="mem_1024x32_dp.addr2">
            <delay_constant max="132e-12" in_port="memory.addr2[9:0]" out_port="mem_1024x32_dp.addr2"/>
          </direct>
          <direct name="data1" input="memory.data[31:0]" output="mem_1024x32_dp.data1">
            <delay_constant max="132e-12" in_port="memory.data[31:0]" out_port="mem_1024x32_dp.data1"/>
          </direct>
          <direct name="data2" input="memory.data[63:32]" output="mem_1024x32_dp.data2">
            <delay_constant max="132e-12" in_port="memory.data[63:32]" out_port="mem_1024x32_dp.data2"/>
          </direct>
          <direct name="writeen1" input="memory.we1" output="mem_1024x32_dp.we1">
            <delay_constant max="132e-12" in_port="memory.we1" out_port="mem_1024x32_dp.we1"/>
          </direct>
          <direct name="writeen2" input="memory.we2" output="mem_1024x32_dp.we2">
            <delay_constant max="132e-12" in_port="memory.we2" out_port="mem_1024x32_dp.we2"/>
          </direct>
          <direct name="dataout1" input="mem_1024x32_dp.out1" output="memory.out[31:0]">
            <delay_constant max="40e-12" in_port="mem_1024x32_dp.out1" out_port="memory.out[31:0]"/>
          </direct>
          <direct name="dataout2" input="mem_1024x32_dp.out2" output="memory.out[63:32]">
            <delay_constant max="40e-12" in_port="mem_1024x32_dp.out2" out_port="memory.out[63:32]"/>
          </direct>
          <direct name="clk" input="memory.clk" output="mem_1024x32_dp.clk">
          </direct>
        </interconnect>
      </mode>
    
      <mode name="mem_2048x16_dp">
        <pb_type name="mem_2048x16_dp" blif_model=".subckt dual_port_ram" class="memory" num_pb="1">
          <input name="addr1" num_pins="11" port_class="address1"/>
          <input name="addr2" num_pins="11" port_class="address2"/>
          <input name="data1" num_pins="16" port_class="data_in1"/>
          <input name="data2" num_pins="16" port_class="data_in2"/>
          <input name="we1" num_pins="1" port_class="write_en1"/>
          <input name="we2" num_pins="1" port_class="write_en2"/>
          <output name="out1" num_pins="16" port_class="data_out1"/>
          <output name="out2" num_pins="16" port_class="data_out2"/>
          <clock name="clk" num_pins="1" port_class="clock"/>
          <T_setup value="509e-12" port="mem_2048x16_dp.addr1" clock="clk"/>
          <T_setup value="509e-12" port="mem_2048x16_dp.data1" clock="clk"/>
          <T_setup value="509e-12" port="mem_2048x16_dp.we1" clock="clk"/>
          <T_setup value="509e-12" port="mem_2048x16_dp.addr2" clock="clk"/>
          <T_setup value="509e-12" port="mem_2048x16_dp.data2" clock="clk"/>
          <T_setup value="509e-12" port="mem_2048x16_dp.we2" clock="clk"/>
          <T_clock_to_Q max="1.234e-9" port="mem_2048x16_dp.out1" clock="clk"/>
          <T_clock_to_Q max="1.234e-9" port="mem_2048x16_dp.out2" clock="clk"/>
          <power method="pin-toggle">
            <port name="clk" energy_per_toggle="17.9e-12"/>					
            <static_power power_per_instance="0.0"/>
          </power>
        </pb_type>
        <interconnect>
          <direct name="address1" input="memory.addr1[10:0]" output="mem_2048x16_dp.addr1">
            <delay_constant max="132e-12" in_port="memory.addr1[10:0]" out_port="mem_2048x16_dp.addr1"/>
          </direct>
          <direct name="address2" input="memory.addr2[10:0]" output="mem_2048x16_dp.addr2">
            <delay_constant max="132e-12" in_port="memory.addr2[10:0]" out_port="mem_2048x16_dp.addr2"/>
          </direct>
          <direct name="data1" input="memory.data[15:0]" output="mem_2048x16_dp.data1">
            <delay_constant max="132e-12" in_port="memory.data[15:0]" out_port="mem_2048x16_dp.data1"/>
          </direct>
          <direct name="data2" input="memory.data[31:16]" output="mem_2048x16_dp.data2">
            <delay_constant max="132e-12" in_port="memory.data[31:16]" out_port="mem_2048x16_dp.data2"/>
          </direct>
          <direct name="writeen1" input="memory.we1" output="mem_2048x16_dp.we1">
            <delay_constant max="132e-12" in_port="memory.we1" out_port="mem_2048x16_dp.we1"/>
          </direct>
          <direct name="writeen2" input="memory.we2" output="mem_2048x16_dp.we2">
            <delay_constant max="132e-12" in_port="memory.we2" out_port="mem_2048x16_dp.we2"/>
          </direct>
          <direct name="dataout1" input="mem_2048x16_dp.out1" output="memory.out[15:0]">
            <delay_constant max="40e-12" in_port="mem_2048x16_dp.out1" out_port="memory.out[15:0]"/>
          </direct>
          <direct name="dataout2" input="mem_2048x16_dp.out2" output="memory.out[31:16]">
            <delay_constant max="40e-12" in_port="mem_2048x16_dp.out2" out_port="memory.out[31:16]"/>
          </direct>
          <direct name="clk" input="memory.clk" output="mem_2048x16_dp.clk">
          </direct>
        </interconnect>
      </mode>
    
      <mode name="mem_2048x8_dp">
        <pb_type name="mem_2048x8_dp" blif_model=".subckt dual_port_ram" class="memory" num_pb="1">
          <input name="addr1" num_pins="12" port_class="address1"/>
          <input name="addr2" num_pins="12" port_class="address2"/>
          <input name="data1" num_pins="8" port_class="data_in1"/>
          <input name="data2" num_pins="8" port_class="data_in2"/>
          <input name="we1" num_pins="1" port_class="write_en1"/>
          <input name="we2" num_pins="1" port_class="write_en2"/>
          <output name="out1" num_pins="8" port_class="data_out1"/>
          <output name="out2" num_pins="8" port_class="data_out2"/>
          <clock name="clk" num_pins="1" port_class="clock"/>
          <T_setup value="509e-12" port="mem_2048x8_dp.addr1" clock="clk"/>
          <T_setup value="509e-12" port="mem_2048x8_dp.data1" clock="clk"/>
          <T_setup value="509e-12" port="mem_2048x8_dp.we1" clock="clk"/>
          <T_setup value="509e-12" port="mem_2048x8_dp.addr2" clock="clk"/>
          <T_setup value="509e-12" port="mem_2048x8_dp.data2" clock="clk"/>
          <T_setup value="509e-12" port="mem_2048x8_dp.we2" clock="clk"/>
          <T_clock_to_Q max="1.234e-9" port="mem_2048x8_dp.out1" clock="clk"/>
          <T_clock_to_Q max="1.234e-9" port="mem_2048x8_dp.out2" clock="clk"/>
          <power method="pin-toggle">
            <port name="clk" energy_per_toggle="17.9e-12"/>					
            <static_power power_per_instance="0.0"/>
          </power>
        </pb_type>
        <interconnect>
          <direct name="address1" input="memory.addr1[11:0]" output="mem_2048x8_dp.addr1">
            <delay_constant max="132e-12" in_port="memory.addr1[11:0]" out_port="mem_2048x8_dp.addr1"/>
          </direct>
          <direct name="address2" input="memory.addr2[11:0]" output="mem_2048x8_dp.addr2">
            <delay_constant max="132e-12" in_port="memory.addr2[11:0]" out_port="mem_2048x8_dp.addr2"/>
          </direct>
          <direct name="data1" input="memory.data[7:0]" output="mem_2048x8_dp.data1">
            <delay_constant max="132e-12" in_port="memory.data[7:0]" out_port="mem_2048x8_dp.data1"/>
          </direct>
          <direct name="data2" input="memory.data[15:8]" output="mem_2048x8_dp.data2">
            <delay_constant max="132e-12" in_port="memory.data[15:8]" out_port="mem_2048x8_dp.data2"/>
          </direct>
          <direct name="writeen1" input="memory.we1" output="mem_2048x8_dp.we1">
            <delay_constant max="132e-12" in_port="memory.we1" out_port="mem_2048x8_dp.we1"/>
          </direct>
          <direct name="writeen2" input="memory.we2" output="mem_2048x8_dp.we2">
            <delay_constant max="132e-12" in_port="memory.we2" out_port="mem_2048x8_dp.we2"/>
          </direct>
          <direct name="dataout1" input="mem_2048x8_dp.out1" output="memory.out[7:0]">
            <delay_constant max="40e-12" in_port="mem_2048x8_dp.out1" out_port="memory.out[7:0]"/>
          </direct>
          <direct name="dataout2" input="mem_2048x8_dp.out2" output="memory.out[15:8]">
            <delay_constant max="40e-12" in_port="mem_2048x8_dp.out2" out_port="memory.out[15:8]"/>
          </direct>
          <direct name="clk" input="memory.clk" output="mem_2048x8_dp.clk">
          </direct>
        </interconnect>
      </mode>
      <mode name="mem_8192x4_dp">
        <pb_type name="mem_8192x4_dp" blif_model=".subckt dual_port_ram" class="memory" num_pb="1">
          <input name="addr1" num_pins="13" port_class="address1"/>
          <input name="addr2" num_pins="13" port_class="address2"/>
          <input name="data1" num_pins="4" port_class="data_in1"/>
          <input name="data2" num_pins="4" port_class="data_in2"/>
          <input name="we1" num_pins="1" port_class="write_en1"/>
          <input name="we2" num_pins="1" port_class="write_en2"/>
          <output name="out1" num_pins="4" port_class="data_out1"/>
          <output name="out2" num_pins="4" port_class="data_out2"/>
          <clock name="clk" num_pins="1" port_class="clock"/>
          <T_setup value="509e-12" port="mem_8192x4_dp.addr1" clock="clk"/>
          <T_setup value="509e-12" port="mem_8192x4_dp.data1" clock="clk"/>
          <T_setup value="509e-12" port="mem_8192x4_dp.we1" clock="clk"/>
          <T_setup value="509e-12" port="mem_8192x4_dp.addr2" clock="clk"/>
          <T_setup value="509e-12" port="mem_8192x4_dp.data2" clock="clk"/>
          <T_setup value="509e-12" port="mem_8192x4_dp.we2" clock="clk"/>
          <T_clock_to_Q max="1.234e-9" port="mem_8192x4_dp.out1" clock="clk"/>
          <T_clock_to_Q max="1.234e-9" port="mem_8192x4_dp.out2" clock="clk"/>
          <power method="pin-toggle">
            <port name="clk" energy_per_toggle="17.9e-12"/>					
            <static_power power_per_instance="0.0"/>
          </power>
        </pb_type>
        <interconnect>
          <direct name="address1" input="memory.addr1[12:0]" output="mem_8192x4_dp.addr1">
            <delay_constant max="132e-12" in_port="memory.addr1[12:0]" out_port="mem_8192x4_dp.addr1"/>
          </direct>
          <direct name="address2" input="memory.addr2[12:0]" output="mem_8192x4_dp.addr2">
            <delay_constant max="132e-12" in_port="memory.addr2[12:0]" out_port="mem_8192x4_dp.addr2"/>
          </direct>
          <direct name="data1" input="memory.data[3:0]" output="mem_8192x4_dp.data1">
            <delay_constant max="132e-12" in_port="memory.data[3:0]" out_port="mem_8192x4_dp.data1"/>
          </direct>
          <direct name="data2" input="memory.data[7:4]" output="mem_8192x4_dp.data2">
            <delay_constant max="132e-12" in_port="memory.data[7:4]" out_port="mem_8192x4_dp.data2"/>
          </direct>
          <direct name="writeen1" input="memory.we1" output="mem_8192x4_dp.we1">
            <delay_constant max="132e-12" in_port="memory.we1" out_port="mem_8192x4_dp.we1"/>
          </direct>
          <direct name="writeen2" input="memory.we2" output="mem_8192x4_dp.we2">
            <delay_constant max="132e-12" in_port="memory.we2" out_port="mem_8192x4_dp.we2"/>
          </direct>
          <direct name="dataout1" input="mem_8192x4_dp.out1" output="memory.out[3:0]">
            <delay_constant max="40e-12" in_port="mem_8192x4_dp.out1" out_port="memory.out[3:0]"/>
          </direct>
          <direct name="dataout2" input="mem_8192x4_dp.out2" output="memory.out[7:4]">
            <delay_constant max="40e-12" in_port="mem_8192x4_dp.out2" out_port="memory.out[7:4]"/>
          </direct>
          <direct name="clk" input="memory.clk" output="mem_8192x4_dp.clk">
          </direct>
        </interconnect>
      </mode>
      <mode name="mem_16384x2_dp">
        <pb_type name="mem_16384x2_dp" blif_model=".subckt dual_port_ram" class="memory" num_pb="1">
          <input name="addr1" num_pins="14" port_class="address1"/>
          <input name="addr2" num_pins="14" port_class="address2"/>
          <input name="data1" num_pins="2" port_class="data_in1"/>
          <input name="data2" num_pins="2" port_class="data_in2"/>
          <input name="we1" num_pins="1" port_class="write_en1"/>
          <input name="we2" num_pins="1" port_class="write_en2"/>
          <output name="out1" num_pins="2" port_class="data_out1"/>
          <output name="out2" num_pins="2" port_class="data_out2"/>
          <clock name="clk" num_pins="1" port_class="clock"/>
          <T_setup value="509e-12" port="mem_16384x2_dp.addr1" clock="clk"/>
          <T_setup value="509e-12" port="mem_16384x2_dp.data1" clock="clk"/>
          <T_setup value="509e-12" port="mem_16384x2_dp.we1" clock="clk"/>
          <T_setup value="509e-12" port="mem_16384x2_dp.addr2" clock="clk"/>
          <T_setup value="509e-12" port="mem_16384x2_dp.data2" clock="clk"/>
          <T_setup value="509e-12" port="mem_16384x2_dp.we2" clock="clk"/>
          <T_clock_to_Q max="1.234e-9" port="mem_16384x2_dp.out1" clock="clk"/>
          <T_clock_to_Q max="1.234e-9" port="mem_16384x2_dp.out2" clock="clk"/>
          <power method="pin-toggle">
            <port name="clk" energy_per_toggle="17.9e-12"/>					
            <static_power power_per_instance="0.0"/>
          </power>
        </pb_type>
        <interconnect>
          <direct name="address1" input="memory.addr1[13:0]" output="mem_16384x2_dp.addr1">
            <delay_constant max="132e-12" in_port="memory.addr1[13:0]" out_port="mem_16384x2_dp.addr1"/>
          </direct>
          <direct name="address2" input="memory.addr2[13:0]" output="mem_16384x2_dp.addr2">
            <delay_constant max="132e-12" in_port="memory.addr2[13:0]" out_port="mem_16384x2_dp.addr2"/>
          </direct>
          <direct name="data1" input="memory.data[1:0]" output="mem_16384x2_dp.data1">
            <delay_constant max="132e-12" in_port="memory.data[1:0]" out_port="mem_16384x2_dp.data1"/>
          </direct>
          <direct name="data2" input="memory.data[3:2]" output="mem_16384x2_dp.data2">
            <delay_constant max="132e-12" in_port="memory.data[3:2]" out_port="mem_16384x2_dp.data2"/>
          </direct>
          <direct name="writeen1" input="memory.we1" output="mem_16384x2_dp.we1">
            <delay_constant max="132e-12" in_port="memory.we1" out_port="mem_16384x2_dp.we1"/>
          </direct>
          <direct name="writeen2" input="memory.we2" output="mem_16384x2_dp.we2">
            <delay_constant max="132e-12" in_port="memory.we2" out_port="mem_16384x2_dp.we2"/>
          </direct>
          <direct name="dataout1" input="mem_16384x2_dp.out1" output="memory.out[1:0]">
            <delay_constant max="40e-12" in_port="mem_16384x2_dp.out1" out_port="memory.out[1:0]"/>
          </direct>
          <direct name="dataout2" input="mem_16384x2_dp.out2" output="memory.out[3:2]">
            <delay_constant max="40e-12" in_port="mem_16384x2_dp.out2" out_port="memory.out[3:2]"/>
          </direct>
          <direct name="clk" input="memory.clk" output="mem_16384x2_dp.clk">
          </direct>
        </interconnect>
      </mode>
    
      <mode name="mem_32768x1_dp">
        <pb_type name="mem_32768x1_dp" blif_model=".subckt dual_port_ram" class="memory" num_pb="1">
          <input name="addr1" num_pins="15" port_class="address1"/>
          <input name="addr2" num_pins="15" port_class="address2"/>
          <input name="data1" num_pins="1" port_class="data_in1"/>
          <input name="data2" num_pins="1" port_class="data_in2"/>
          <input name="we1" num_pins="1" port_class="write_en1"/>
          <input name="we2" num_pins="1" port_class="write_en2"/>
          <output name="out1" num_pins="1" port_class="data_out1"/>
          <output name="out2" num_pins="1" port_class="data_out2"/>
          <clock name="clk" num_pins="1" port_class="clock"/>
          <T_setup value="509e-12" port="mem_32768x1_dp.addr1" clock="clk"/>
          <T_setup value="509e-12" port="mem_32768x1_dp.data1" clock="clk"/>
          <T_setup value="509e-12" port="mem_32768x1_dp.we1" clock="clk"/>
          <T_setup value="509e-12" port="mem_32768x1_dp.addr2" clock="clk"/>
          <T_setup value="509e-12" port="mem_32768x1_dp.data2" clock="clk"/>
          <T_setup value="509e-12" port="mem_32768x1_dp.we2" clock="clk"/>
          <T_clock_to_Q max="1.234e-9" port="mem_32768x1_dp.out1" clock="clk"/>
          <T_clock_to_Q max="1.234e-9" port="mem_32768x1_dp.out2" clock="clk"/>
          <power method="pin-toggle">
            <port name="clk" energy_per_toggle="17.9e-12"/>					
            <static_power power_per_instance="0.0"/>
          </power>
        </pb_type>
        <interconnect>
          <direct name="address1" input="memory.addr1[14:0]" output="mem_32768x1_dp.addr1">
            <delay_constant max="132e-12" in_port="memory.addr1[14:0]" out_port="mem_32768x1_dp.addr1"/>
          </direct>
          <direct name="address2" input="memory.addr2[14:0]" output="mem_32768x1_dp.addr2">
            <delay_constant max="132e-12" in_port="memory.addr2[14:0]" out_port="mem_32768x1_dp.addr2"/>
          </direct>
          <direct name="data1" input="memory.data[0:0]" output="mem_32768x1_dp.data1">
            <delay_constant max="132e-12" in_port="memory.data[0:0]" out_port="mem_32768x1_dp.data1"/>
          </direct>
          <direct name="data2" input="memory.data[1:1]" output="mem_32768x1_dp.data2">
            <delay_constant max="132e-12" in_port="memory.data[1:1]" out_port="mem_32768x1_dp.data2"/>
          </direct>
          <direct name="writeen1" input="memory.we1" output="mem_32768x1_dp.we1">
            <delay_constant max="132e-12" in_port="memory.we1" out_port="mem_32768x1_dp.we1"/>
          </direct>
          <direct name="writeen2" input="memory.we2" output="mem_32768x1_dp.we2">
            <delay_constant max="132e-12" in_port="memory.we2" out_port="mem_32768x1_dp.we2"/>
          </direct>
          <direct name="dataout1" input="mem_32768x1_dp.out1" output="memory.out[0:0]">
            <delay_constant max="40e-12" in_port="mem_32768x1_dp.out1" out_port="memory.out[0:0]"/>
          </direct>
          <direct name="dataout2" input="mem_32768x1_dp.out2" output="memory.out[1:1]">
            <delay_constant max="40e-12" in_port="mem_32768x1_dp.out2" out_port="memory.out[1:1]"/>
          </direct>
          <direct name="clk" input="memory.clk" output="mem_32768x1_dp.clk">
          </direct>
        </interconnect>
      </mode>
    
      <!-- Every input pin is driven by 15% of the tracks in a channel, every output pin is driven by 10% of the tracks in a channel -->
      <fc default_in_type="frac" default_in_val="0.15" default_out_type="frac" default_out_val="0.10"/>
      <pinlocations pattern="spread"/>
    
      <!-- Place this memory block every 8 columns from (and including) the second column -->
      <gridlocations>
        <loc type="col" start="2" repeat="8" priority="2"/>
      </gridlocations>
    
      <power method="sum-of-children"/>
    </pb_type>
  </complexblocklist>
  <power>
    <local_interconnect C_wire="2.5e-10"/>
  </power>
  <clocks>
    <clock buffer_size="auto" C_wire="2.5e-10"/>
  </clocks>
</architecture>
