<!doctype html>
<head>
<meta charset="utf-8">
<title>nios_eic</title>
<link rel="stylesheet" href="simics.css">
<script>function postUrl() {
    window.parent.postMessage({ content_url: window.location.href }, "*");
}
if (window.parent != null && window.parent != window) {
    postUrl();
    window.addEventListener("hashchange", function () {
        postUrl();
    });
} else {
    // Check if we are part of a Simics doc site and redirect if we are
    fetch("../simics-doc-site-marker", { method: "HEAD" }).then(response => {
        if (response.ok) {
            window.location = "..#" + window.location.href;
        } else {
            console.info("Not part of a Simics documentation site");
        }
    }).catch(error => {
        console.warn("Failed to check if this is a Simics documentation site:",
            error);
    });
}</script>
</head>
<div class="chain">
<a href="__rm_interface_nios_custom.html">nios_custom</a>
<a href="__rm_interface_pci_bridge.html">pci_bridge</a>
</div>
<div class="path">
<a href="index.html">API Reference Manual</a>
&nbsp;/&nbsp;
<a href="model-to-model-interfaces.html">4 Model-to-Model Interfaces</a>
&nbsp;/&nbsp;</div>
<h1 class="jdocu"><a class="not-numbered" name="__rm_interface_nios_eic">nios_eic</a></h1>
<p>

<a name="nios_eic"></a><a name="nios_eic_interface_t"></a></p><dl class="jdocu_di">
<dt class="jdocu_descitem">Description</dt><dd class="jdocu_descitem">The <code>nios_eic</code> must be implemented by devices that acts as
   Nios®
   External Interrupt Controllers. After the external IRQ signal in the CPU
   has been raised, the CPU will query the registered External Interrupt
   Controller for information about the current interrupt request. 
   When the CPU calls the <b><i>handled</i></b> function, it has finished 
   processing the request.
<p>
   The <b><i>handler</i></b> function should return the logical address of 
   the interrupt handler.
</p><p>
   The <b><i>level</i></b> should return the interrupt level.
</p><p>
   The <b><i>reg_set</i></b> should return the shadow register set number.
</p><p>
   The <b><i>nmi</i></b> should indicate if this is a non-maskable interrupt.
  </p><p>
   See Intel® Nios® II processor reference guide page 3-41 for further
   information.
</p><p>
   </p><pre class="jdocu_small">SIM_INTERFACE(nios_eic) {
        logical_address_t (*handler)(conf_object_t *NOTNULL obj);
        uint32 (*level)(conf_object_t *NOTNULL obj);
        uint32 (*reg_set)(conf_object_t *NOTNULL obj);
        bool (*nmi)(conf_object_t *NOTNULL obj);

        void (*handled)(conf_object_t *NOTNULL obj);
};

#define NIOS_EIC_INTERFACE "nios_eic"
</pre><p>
</p><p>
   
</p></dd>
<dt class="jdocu_descitem">Execution Context</dt><dd class="jdocu_descitem">Cell Context for all methods.
   
</dd>
</dl><p></p>
<div class="chain">
<a href="__rm_interface_nios_custom.html">nios_custom</a>
<a href="__rm_interface_pci_bridge.html">pci_bridge</a>
</div>