================================================================================ 
Commit: 2eff29ce0f0894be0dbacdba5babe2b1123e3e80 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 18 14:01:52 2021 +0530 
-------------------------------------------------------------------------------- 
Updated Doxygen files

-------------------------------------------------------------------------------- 
[Changed Files]
Doxygen/AlderLake_FSP_Integration_Guide.chm
Doxygen/AlderLake_FSP_Integration_Guide.pdf
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm

================================================================================ 
Commit: 83a51f9d52055c51b41156dd79fa81298949f49b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 18 13:37:47 2021 +0530 
-------------------------------------------------------------------------------- 
Dekel Recipe and nFTS value modification to address L0s Gen1 failures

Hsd-es-id: 16014535372
Original commit date: Wed Oct 13 10:05:20 2021 +0530
Change-Id: I63db688dacadb1dcffc268193c27776f1abeaeb0
Original commit hash: d7e5720b906e1eb61c98b53b359faff8e08ebd05

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieDekelRecipe.h

================================================================================ 
Commit: c8b24f9c65535718814bb2f7bfc355a444a8237c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 18 13:37:45 2021 +0530 
-------------------------------------------------------------------------------- 
Integrate ADLP GOP V1039

Hsd-es-id: N/A
Original commit date: Wed Oct 13 10:22:23 2021 +0530
Change-Id: I389c244cb862bce7c6da03f445b20c7d23942358
Original commit hash: 3df73ea7e756688c87126aeaf2d3cbc9404612e8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: f25ee734e468fcfda9ef43d66e72b88277cd110f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 18 13:37:44 2021 +0530 
-------------------------------------------------------------------------------- 
BluetoothHidDxe: Support added for HID Combo Device (Keyboard + Mouse Touchpad)

Current HID protocol implementation could only detect remote device as either HID Keyboard or HID Mouse.
When combo device is connected, it could only identify as HID Mouse and loop breaks.
To solve this HID device type enumeration is used as bit value and each bit represents one HID device.
New unique GUID added and HID protocol reused to identify as Keyboard + Mouse Touchpad.
New implementation is Macro based. Changes can be disbaled by undefining UEFI_COMBO_DEVICE_SUPPORTED.

Hsd-es-id: 22013963671
Original commit date: Wed Sep 15 08:33:51 2021 +0300
Change-Id: I8af6d0bb705872c3001bb46c04df4e8d78f45bac
Original commit hash: c8e025ba6cc213413bcf9caaa6c6fc875f26e4b2

-------------------------------------------------------------------------------- 
[Changed Files]
Features/BluetoothPkg/BluetoothHidDxe/BluetoothHidDxe.c
Features/BluetoothPkg/BluetoothHidDxe/BluetoothHidDxe.h
Features/BluetoothPkg/BluetoothHidDxe/BluetoothHidDxe.inf
Features/BluetoothPkg/BluetoothHidDxe/BluetoothHidProtocol.c
Features/BluetoothPkg/BluetoothPkg.dec
Features/BluetoothPkg/HidKbDxe/HidKbDxe.c
Features/BluetoothPkg/HidMouseDxe/ComponentName.c
Features/BluetoothPkg/HidMouseDxe/HidMouseDxe.c
Features/BluetoothPkg/HidMouseDxe/HidMouseDxe.inf
Features/BluetoothPkg/Include/Protocol/Hid.h

================================================================================ 
Commit: a044e4c0212f3a2ca11192b7e3ee3c6ccaaedd32 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 18 13:37:42 2021 +0530 
-------------------------------------------------------------------------------- 
CleintOneSiliconPkg/Pmc: ER debug mode should not be set when Energy reqorting is diabled.

Set the ER lock even when the energy reporting is disabled.

Hsd-es-id: 1509994401
Original commit date: Thu Oct 7 18:22:16 2021 +0530
Change-Id: Ib055ad165203f9cad4f4b9ca49a8d4cd8b5b3e36
Original commit hash: d6dc95cf2af7361570b84467738afe0a0015ca94

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLib.c

================================================================================ 
Commit: e5c299b32a9d0dc6c4bb58e9c9d6ce4ffcac91d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 18 13:37:40 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.231

(cherry picked from commit a3be807b8692b974b49747834108f0edbc2517f2)

Tue Oct 12 20:23:50 2021 +0000
Original commit date: Tue Oct 12 20:23:50 2021 +0000
Original commit hash: dd414541c514687fc48fdb6eae19b1ee83c5f3d2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 91ee7643f9253fd752a577633e8c96f7a78b1cc6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 18 13:37:39 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][15010083242][ADL-S ADL-P ADL-M | DDR5 DDR4 LP5 LP4] skip MrcWriteEqDsTraining.

[Feature Description]
1. Skip MrcWriteEqDsTraining per EV recommendation.

[Resolution]
1. Remove MrcWriteEqDsTraining from the call table.

[Impacted Area]
Tx Margin

[Register Impacted]
PHY

Hsd-es-id: 15010083242
Original commit date: Tue Oct 12 16:49:49 2021 +0800
Change-Id: I9169de1f6488b2dfb4e17b86b209618ca302b334
Original commit hash: 1f3896d6a1f74f3c76448b58bb6ef1a5fdac1856

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c

================================================================================ 
Commit: 9f6a37424cab0826334ad27686b71166d9454eaa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 18 13:37:36 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.230

(cherry picked from commit c2c7f37d5a09d868b99f4e617d5210514eb82c47)

Tue Oct 12 16:06:04 2021 +0000
Original commit date: Tue Oct 12 16:06:04 2021 +0000
Original commit hash: 28fe4de7a8c2e3f5f629ccb9ac6d9d8ed06e99ac

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f93504cb77bcb6cae0dfb2973cd5690d6a1627d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 18 13:37:34 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S | DDR4 | DDR5] Add new options to control SAGV threshold and duration

[Issue/Feature Description]
Developers find system always runs at high point when DMB (Dynamic Memory Boost)
is running, no matter if system is idle or busy.

[Resolution]

PCU uses very agressive Threshold 1%. OS might run background tasks
periodically and triggers 1% workload easily. System keeps running
at high point.
MRC need communicate with PCU to use threshold 30% (by factor) and
durition 1ms before starting heuristics down control.

MRC adds new BIOS menu options for that:
SagvSwitchFactorIA
SagvSwitchFactorGT
SagvSwitchFactorIO
SagvSwitchFactorStall
SagvHeuristicsUpControl
SagvHeuristicsDownControl

Currently, user can input the fields from BIOS menu.

Before MRC done, call mailbox to notify PCU about the config, only
when DMB is enabled.

Later on, we might add a new patch to implement the same support to
non-OC SAGV as long as SAGV is enabled.

Notice:
PCU need support mailbox SAGV_CONFIG_HANDLER's subcommand
CPU_MAILBOX_CMD_SAGV_CONFIG_HEURISTICS_SUBCOMMAND,
Param2:
  0~1: for DOWN/UP duration
  2~5: for FACTOR

[Impacted Platform]
ADL-S OverClock.

Hsd-es-id: 1309070270
Original commit date: Fri Oct 8 18:48:47 2021 +0800
Change-Id: I6a3571cf2f53cdcb7ae956b1d5def58d9f0490c4
Original commit hash: d16b47c7a1fe31dfaed2c7ee22c11f108a956053

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h

================================================================================ 
Commit: 8f9e17c039895a6365e9e5eb6eededa49366d726 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 18 13:37:31 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2422_00

Hsd-es-id: N/A
Original commit date: Tue Oct 12 08:48:51 2021 -0700
Change-Id: I3793a1d65e988d13a8cda41f7dcebb2f0b0917cf
Original commit hash: 753dc6dfae0757da0983b0d85bef6f3bb14a19cf

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7f1bb41a30a454f709db3815081eecbbff384a03 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 18 13:37:30 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.229

(cherry picked from commit e7f946f047edca85571b7c41ff17bf6a7e056ad1)

Tue Oct 12 13:41:46 2021 +0000
Original commit date: Tue Oct 12 13:41:46 2021 +0000
Original commit hash: 910ec76fa88f084434511dccb40ec7c8da20402a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3afe53a4796bf08da3c6cdf8effa1f5cbcfc9998 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 18 13:37:28 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[ise][16014716637][ADL-P ADL-M | LP4 LP5 DDR4 DDR5] BwSel Calibration algorithm update for low frequency calibration"

Changes:
  BwSel Calibration algorithm implementation from v0.0.2.201 causing DdrIO initialization failures on LP4.
  Hence reverting this change

[Impacted Area]
  ADL-P ADL-M | LP4 LP5 DDR4 DDR5

[Registers impacted]
  Phy

Hsd-es-id: N/A
Original commit date: Tue Oct 12 14:00:37 2021 +0530
Change-Id: I7139199a208a3f2bca6d2f2661b2e8cfa8d5cb3f
Original commit hash: a213c93c398089f18efe3c103795467eb74e3ca8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: c8d7cb4d39ce19d1fc1ec7afcabf78c329e6cad4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 18 13:37:26 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S] GT VR TDC Time Window (Tau) aligned to IA Tau

Several lines of description for the change.

Hsd-es-id: 16014911299
Original commit date: Mon Oct 11 19:43:18 2021 +0530
Change-Id: Ifc62939a9eaf7a68595a801100f75164376a1aa9
Original commit hash: cf2629bbd3ddaca0f01c0403fb4c365b69696bde

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: 6278a8d3fbdce12de3ff867d48fc1b727bb8a688 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 18 13:37:25 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][GCS] Over-ride default BIOS settings for ADL GCS Audio to function properly

Change the default setting of following items for ADL-P GCS and AEP only.
1. HDA Link = Disabled
2. SNDW #0  = Enabled

Hsd-es-id: 22013923554
Original commit date: Thu Sep 23 11:37:34 2021 +0800
Change-Id: I0055d5c9f5bcc83d1ee4447b73a84679bca1acc0
Original commit hash: 60431d99284fa6c3d2b0260050ab5b2d67f7c0f9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: c084a6e214e7eee9cc953309309bcef6c465e7af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 18 13:37:22 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.228

(cherry picked from commit ebc3f6eab396abc66fd9c71b3c9a24577849cac5)

Tue Oct 12 08:46:58 2021 +0000
Original commit date: Tue Oct 12 08:46:58 2021 +0000
Original commit hash: 717b72bb16965cc39be5e56b75ecf8597481db11

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: db37ed918d896b5a23320e430d932c5bf35956b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 18 13:37:20 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Oct 12 01:27:36 2021 -0700
Change-Id: I6accc2e202839131ba649b272dffab522d2121b3
Original commit hash: b3bdb9475ebca21d062e90f2cb5d41b36117f4c6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: d79686d74b3cbd2f18fe36144967ee13bc10d083 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 18 13:37:19 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S | DDR5] Reg32.Bits.pwr_good_io_type need keep default 0

[Issue/Feature Description]
On re-worked boards for OverClock, some memory modules with specific
PMIC models are installed and system fails at training.

Those PMIC don't want pwr_good_io_type to be initialized to 1.
     R32 [5]: PWR_GOOD_IO_TYPE
     PMIC PWR_GOOD Output Signal Type
     0 = Output Only
     1 = Input & Output

Otherwise, PMIC might power up VDD/VDDQ, then power down them
immediately. Later on, memory training fails.

[Resolution]
1) Keep Reg32.Bits.pwr_good_io_type to default 0.
2) Dump some PMIC register values for debug.
3) Per XMP spec owner's suggestion, don't reset voltage to the
smallest when switching step size 5mv=>10mv. There is an assumption
that step size reg is only a flag and wouldn't trigger voltage change
immediately. Real voltage change happens when voltage registers
are configured.

[Impacted Platform]
ADL DDR5 OC.

Hsd-es-id: 15010012525
Original commit date: Fri Sep 24 00:21:54 2021 +0800
Change-Id: I03b5d5b412574636d2969d97c2df0fb93a2d898b
Original commit hash: cc0d2de45554ca990b8978ba68cc6acb41da8563

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcPmic.c

================================================================================ 
Commit: 83ab82e76c6bfd0bd77b3b30511f8f4016a5cdda 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 18 13:37:17 2021 +0530 
-------------------------------------------------------------------------------- 
C1S/PeiVtdInitLib: Update flow for clearing DMA protection in VT-d Si RC

Background:
There is a corner case in which bit0 for IOP VT-d engine BAR can be cleared, then
BIOS is not able to clear PMR registers in ClearDmaProtectionSetByBootGuard.

Changes:
1. Added programming IOP VT-d BAR if it's not enabled before clearing PMR registers.
2. If VT-d or IOP VT-d engine are disabled in policy, then after clearing PMR
   registers BIOS must disable IOP VT-d engine (by programming IOP VT-d BAR with 0s).
3. Added clearing PHMBASE and PHMLIMIT registers.
4. Added dumping PMEN register before and after disabling PMRs.

Hsd-es-id: 14015261917
Original commit date: Tue Sep 28 11:06:24 2021 +0200
Change-Id: Ide9df1ad5e2a00561d2cb492ea17f632f5a71ba0
Original commit hash: a072e0d11e50b1e518e6348c73af60ee2f7062fa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/VtdRegs.h
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLibVer1.c

================================================================================ 
Commit: a82300b03b16410c9df990806762eb8ff6a2123d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 18 13:37:13 2021 +0530 
-------------------------------------------------------------------------------- 
ADL: update RP _S0W for storage D3 hot case

Previously, BIOS set RP S0W=0x3 when storage is set to D3hot. It's
not correct and would result OS auto-PEP treat it as D3cold and
override it

Hsd-es-id: 15010068391
Original commit date: Thu Sep 30 13:13:27 2021 +0800
Change-Id: Ie6f0b045637966c19b74aa60edcac0ff5530fdbf
Original commit hash: e3258d481d1bb86f9dcf97958eb1184ced6d9672

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpGenericPcieDeviceRtd3.asl
