Command: vcs -sverilog -full64 -debug_all -l vcslog.log -f vcslist
                         Chronologic VCS (TM)
       Version L-2016.06-SP2_Full64 -- Sun Nov 17 14:37:00 2019
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './TOP.v'
Parsing design file './Testbench_for_saif.v'
Top Level Modules:
       Testbench
TimeScale is 1 ns / 1 ps

Warning-[PCWM-W] Port connection width mismatch
./Testbench_for_saif.v, 15
"TOP top_instance( .clk (clk_tb),  .rst (rst_tb),  .increase (increase_tb),  .count (count_tb));"
  The following 3-bit expression is connected to 1-bit port "increase" of 
  module "TOP", instance "top_instance".
  Expression: increase_tb
  	use +lint=PCWM for more details

Starting vcs inline pass...
2 unique modules to generate
	However, due to incremental compilation, no re-compilation is necessary.
make[1]: Entering directory `/public/home/bks/asic_058/Desktop/xy/0.Demonstration/1_clock_gating_ok/csrc' \

rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -o .//../simv.daidir//_csrc0.so objs/amcQw_d.o 
rm -f _csrc0.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ \
-Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic     _3153_archive_1.so \
_prev_archive_1.so _csrc0.so  SIM_l.o  _csrc0.so     rmapats_mop.o rmapats.o rmar.o \
rmar_llvm_0_1.o rmar_llvm_0_0.o          /public/software/eda/synopsys/software/vcs-mx/L-2016.06-SP2/linux64/lib/libzerosoft_rt_stubs.so \
/public/software/eda/synopsys/software/vcs-mx/L-2016.06-SP2/linux64/lib/libvirsim.so \
/public/software/eda/synopsys/software/vcs-mx/L-2016.06-SP2/linux64/lib/liberrorinf.so \
/public/software/eda/synopsys/software/vcs-mx/L-2016.06-SP2/linux64/lib/libsnpsmalloc.so \
/public/software/eda/synopsys/software/vcs-mx/L-2016.06-SP2/linux64/lib/libvcsnew.so \
/public/software/eda/synopsys/software/vcs-mx/L-2016.06-SP2/linux64/lib/libsimprofile.so \
/public/software/eda/synopsys/software/vcs-mx/L-2016.06-SP2/linux64/lib/libuclinative.so \
-Wl,-whole-archive /public/software/eda/synopsys/software/vcs-mx/L-2016.06-SP2/linux64/lib/libvcsucli.so \
-Wl,-no-whole-archive          /public/software/eda/synopsys/software/vcs-mx/L-2016.06-SP2/linux64/lib/vcs_save_restore_new.o \
-ldl  -lc -lm -lpthread -ldl 
../simv up to date
make[1]: Leaving directory `/public/home/bks/asic_058/Desktop/xy/0.Demonstration/1_clock_gating_ok/csrc' \

CPU time: .286 seconds to compile + .413 seconds to elab + .210 seconds to link
