-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\test_RS_flipflop_statemachine\mpc_ip_dut.vhd
-- Created: 2022-08-29 16:54:38
-- 
-- Generated by MATLAB 9.10 and HDL Coder 3.18
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: mpc_ip_dut
-- Source Path: mpc_ip/mpc_ip_dut
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY mpc_ip_dut IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        dut_enable                        :   IN    std_logic;  -- ufix1
        In1                               :   IN    std_logic;  -- ufix1
        i_measure                         :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        ce_out                            :   OUT   std_logic;  -- ufix1
        Out1                              :   OUT   std_logic  -- ufix1
        );
END mpc_ip_dut;


ARCHITECTURE rtl OF mpc_ip_dut IS

  -- Component Declarations
  COMPONENT mpc_ip_src_mpc
    PORT( clk                             :   IN    std_logic;
          clk_enable                      :   IN    std_logic;
          reset                           :   IN    std_logic;
          In1                             :   IN    std_logic;  -- ufix1
          i_measure                       :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          ce_out                          :   OUT   std_logic;  -- ufix1
          Out1                            :   OUT   std_logic  -- ufix1
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : mpc_ip_src_mpc
    USE ENTITY work.mpc_ip_src_mpc(rtl);

  -- Signals
  SIGNAL enb                              : std_logic;
  SIGNAL In1_sig                          : std_logic;  -- ufix1
  SIGNAL ce_out_sig                       : std_logic;  -- ufix1
  SIGNAL Out1_sig                         : std_logic;  -- ufix1

BEGIN
  u_mpc_ip_src_mpc : mpc_ip_src_mpc
    PORT MAP( clk => clk,
              clk_enable => enb,
              reset => reset,
              In1 => In1_sig,  -- ufix1
              i_measure => i_measure,  -- sfix18_En15
              ce_out => ce_out_sig,  -- ufix1
              Out1 => Out1_sig  -- ufix1
              );

  In1_sig <= In1;

  enb <= dut_enable;

  ce_out <= ce_out_sig;

  Out1 <= Out1_sig;

END rtl;

