\hypertarget{group___s_p_i___i2_s___m_c_l_k___output}{}\section{S\+P\+I\+\_\+\+I2\+S\+\_\+\+M\+C\+L\+K\+\_\+\+Output}
\label{group___s_p_i___i2_s___m_c_l_k___output}\index{S\+P\+I\+\_\+\+I2\+S\+\_\+\+M\+C\+L\+K\+\_\+\+Output@{S\+P\+I\+\_\+\+I2\+S\+\_\+\+M\+C\+L\+K\+\_\+\+Output}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\hypertarget{group___s_p_i___i2_s___m_c_l_k___output_ga99713ee8c824f4d3bb25a9ce7bf5312a}{}\#define {\bfseries I2\+S\+\_\+\+M\+C\+L\+K\+Output\+\_\+\+Enable}~((uint16\+\_\+t)0x0200)\label{group___s_p_i___i2_s___m_c_l_k___output_ga99713ee8c824f4d3bb25a9ce7bf5312a}

\item 
\hypertarget{group___s_p_i___i2_s___m_c_l_k___output_gaea09824d7e6359924152277ed3661e7e}{}\#define {\bfseries I2\+S\+\_\+\+M\+C\+L\+K\+Output\+\_\+\+Disable}~((uint16\+\_\+t)0x0000)\label{group___s_p_i___i2_s___m_c_l_k___output_gaea09824d7e6359924152277ed3661e7e}

\item 
\#define {\bfseries I\+S\+\_\+\+I2\+S\+\_\+\+M\+C\+L\+K\+\_\+\+O\+U\+T\+P\+U\+T}(O\+U\+T\+P\+U\+T)
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\hypertarget{group___s_p_i___i2_s___m_c_l_k___output_ga829ae526d1d11f14592e881f800fbb8a}{}\index{S\+P\+I\+\_\+\+I2\+S\+\_\+\+M\+C\+L\+K\+\_\+\+Output@{S\+P\+I\+\_\+\+I2\+S\+\_\+\+M\+C\+L\+K\+\_\+\+Output}!I\+S\+\_\+\+I2\+S\+\_\+\+M\+C\+L\+K\+\_\+\+O\+U\+T\+P\+U\+T@{I\+S\+\_\+\+I2\+S\+\_\+\+M\+C\+L\+K\+\_\+\+O\+U\+T\+P\+U\+T}}
\index{I\+S\+\_\+\+I2\+S\+\_\+\+M\+C\+L\+K\+\_\+\+O\+U\+T\+P\+U\+T@{I\+S\+\_\+\+I2\+S\+\_\+\+M\+C\+L\+K\+\_\+\+O\+U\+T\+P\+U\+T}!S\+P\+I\+\_\+\+I2\+S\+\_\+\+M\+C\+L\+K\+\_\+\+Output@{S\+P\+I\+\_\+\+I2\+S\+\_\+\+M\+C\+L\+K\+\_\+\+Output}}
\subsubsection[{I\+S\+\_\+\+I2\+S\+\_\+\+M\+C\+L\+K\+\_\+\+O\+U\+T\+P\+U\+T}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+S\+\_\+\+I2\+S\+\_\+\+M\+C\+L\+K\+\_\+\+O\+U\+T\+P\+U\+T(
\begin{DoxyParamCaption}
\item[{}]{O\+U\+T\+P\+U\+T}
\end{DoxyParamCaption}
)}\label{group___s_p_i___i2_s___m_c_l_k___output_ga829ae526d1d11f14592e881f800fbb8a}
{\bfseries Value\+:}
\begin{DoxyCode}
(((OUTPUT) == I2S\_MCLKOutput\_Enable) || \(\backslash\)
                                    ((OUTPUT) == I2S\_MCLKOutput\_Disable))
\end{DoxyCode}
