
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.006397                       # Number of seconds simulated
sim_ticks                                  6397079000                       # Number of ticks simulated
final_tick                                 6397079000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  99175                       # Simulator instruction rate (inst/s)
host_op_rate                                   168513                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               26774007                       # Simulator tick rate (ticks/s)
host_mem_usage                                5310672                       # Number of bytes of host memory used
host_seconds                                   238.93                       # Real time elapsed on the host
sim_insts                                    23695687                       # Number of instructions simulated
sim_ops                                      40262694                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6397079000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst         1298944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           39360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.dcache.prefetcher       168000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.icache.prefetcher     11788096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::feature_extraction_datapath.cache.prefetcher         1216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           13295616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      1298944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1298944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         4032                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            4032                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            20296                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              615                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.dcache.prefetcher         2625                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.icache.prefetcher       184189                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::feature_extraction_datapath.cache.prefetcher           19                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              207744                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            63                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 63                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          203052675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            6152808                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.dcache.prefetcher     26261986                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.icache.prefetcher   1842731034                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::feature_extraction_datapath.cache.prefetcher       190087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2078388590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     203052675                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        203052675                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          630288                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               630288                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          630288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         203052675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           6152808                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.dcache.prefetcher     26261986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.icache.prefetcher   1842731034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::feature_extraction_datapath.cache.prefetcher       190087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2079018877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      207746                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         63                       # Number of write requests accepted
system.mem_ctrls.readBursts                    207746                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       63                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               13275328                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   20416                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    2176                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                13295744                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 4032                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    319                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              7558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3041                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3003                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                37                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                82                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            19924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            27799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            34787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            34379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            49211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               12                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    6397074507                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                207746                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   63                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   21016                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   22810                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   22032                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   19752                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   18031                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   14882                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   20354                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   15720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   11565                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   9021                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   6792                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   4793                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2815                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    555                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    275                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     75                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                     45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        21691                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    611.772256                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   494.881067                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   315.429047                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1128      5.20%      5.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2538     11.70%     16.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2242     10.34%     27.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1573      7.25%     34.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2588     11.93%     46.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3599     16.59%     63.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2224     10.25%     73.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          803      3.70%     76.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4996     23.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        21691                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            2                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean          75028                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean  16182.711145                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  103608.114007                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191            1     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::147456-155647            1     50.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             2                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            2                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             17                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.970563                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.414214                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1     50.00%     50.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1     50.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             2                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   8245105657                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             12134361907                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1037135000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     39749.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58499.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      2075.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2078.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    16.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       4.37                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      30.40                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   185726                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      29                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.54                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.03                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      30783.43                       # Average gap between requests
system.mem_ctrls.pageHitRate                    89.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 35100240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 18629655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               291240600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                  26100                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         231104640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            272133390                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              4958880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       973891740                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        69824640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        833309040                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             2730218925                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            426.791497                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           5787449408                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      2285000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      97766000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   3469819500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    181925106                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     509578592                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   2135704802                       # Time in different power states
system.mem_ctrls_1.actEnergy                119880600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 63687690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              1189781040                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 151380                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         230490000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            815993760                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              4938240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       493495170                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        10606560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        837483480                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             3766507920                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            588.785588                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           4594409110                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      1764243                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      97512000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   3484912500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     27624296                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1703382397                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   1081883564                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   6397079000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 7986864                       # Number of BP lookups
system.cpu.branchPred.condPredicted           7986864                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             82418                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              7774813                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   66263                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              11813                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         7774813                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            7267821                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           506992                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        55616                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6397079000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     7809348                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      457252                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          6934                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1317                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   6397079000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   6397079000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      655502                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           154                       # TLB misses on write requests
system.cpu.workload.numSyscalls                   782                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      6397079000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         12794159                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1395210                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       25563053                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     7986864                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            7334084                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       8425057                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  165216                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   59                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           388                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           31                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          113                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    655417                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 27939                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            9903466                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              4.413221                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.137446                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1524541     15.39%     15.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    97953      0.99%     16.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    79473      0.80%     17.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    93980      0.95%     18.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    72314      0.73%     18.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  7060477     71.29%     90.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    74667      0.75%     90.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    72784      0.73%     91.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   827277      8.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              9903466                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.624259                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.998025                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1307446                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                240815                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   8217793                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 54804                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  82608                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               43291290                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  82608                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1355263                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  220705                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          19076                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   8220876                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                  4938                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               42939865                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   400                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   1535                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   1155                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            50959510                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             117985328                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         53808970                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            345873                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              47982243                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  2977267                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               1443                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           1444                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     26341                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              7915976                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              566511                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             50380                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            20469                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   42204605                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                2724                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  41524391                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             15075                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1944634                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      2964146                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           1942                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       9903466                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         4.192915                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.847813                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1227897     12.40%     12.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              252568      2.55%     14.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              304479      3.07%     18.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              236288      2.39%     20.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              228680      2.31%     22.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             7212479     72.83%     95.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              200864      2.03%     97.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              149986      1.51%     99.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               90225      0.91%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         9903466                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   73152     80.00%     80.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     80.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     80.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   752      0.82%     80.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     80.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     80.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     80.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     80.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     80.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     80.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     80.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     80.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     80.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     80.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     80.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     80.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     80.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     80.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     80.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     80.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     80.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     80.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     80.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     80.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     80.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     80.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     80.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     80.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     80.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     80.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     80.83% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  12844     14.05%     94.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1774      1.94%     96.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                26      0.03%     96.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             2887      3.16%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             59248      0.14%      0.14% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              32979332     79.42%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 9715      0.02%     79.59% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 47979      0.12%     79.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              106278      0.26%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              7812413     18.81%     98.77% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              460980      1.11%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           32595      0.08%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          15851      0.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               41524391                       # Type of FU issued
system.cpu.iq.rate                           3.245574                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       91435                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.002202                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           92689201                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          43932826                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     41074231                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              369557                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             219393                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       180511                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               41369958                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  186620                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads            60335                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       280019                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         1114                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          272                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       167991                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          101                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            24                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  82608                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  218211                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   290                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            42207329                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              8959                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               7915976                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               566511                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               1831                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     32                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   235                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            272                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          19231                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        85900                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               105131                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              41344700                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               7807647                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            179691                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      8264385                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  7688787                       # Number of branches executed
system.cpu.iew.exec_stores                     456738                       # Number of stores executed
system.cpu.iew.exec_rate                     3.231529                       # Inst execution rate
system.cpu.iew.wb_sent                       41297677                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      41254742                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  32370767                       # num instructions producing a value
system.cpu.iew.wb_consumers                  42157466                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.224498                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.767854                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         1944575                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             782                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             82453                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      9604469                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     4.192079                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.917062                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1207553     12.57%     12.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       343060      3.57%     16.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       217660      2.27%     18.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       277600      2.89%     21.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       110484      1.15%     22.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      7072871     73.64%     96.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        57791      0.60%     96.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        41123      0.43%     97.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       276327      2.88%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      9604469                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             23695687                       # Number of instructions committed
system.cpu.commit.committedOps               40262694                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        8034477                       # Number of memory references committed
system.cpu.commit.loads                       7635957                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    7610981                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                     169097                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  40118499                       # Number of committed integer instructions.
system.cpu.commit.function_calls                44284                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        33557      0.08%      0.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         32039655     79.58%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            9692      0.02%     79.68% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            44191      0.11%     79.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         101122      0.25%     80.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     80.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     80.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     80.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     80.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     80.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     80.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.04% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         7607731     18.90%     98.94% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         383115      0.95%     99.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        28226      0.07%     99.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        15405      0.04%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          40262694                       # Class of committed instruction
system.cpu.commit.bw_lim_events                276327                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     51535398                       # The number of ROB reads
system.cpu.rob.rob_writes                    84717647                       # The number of ROB writes
system.cpu.timesIdled                           21102                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         2890693                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    23695687                       # Number of Instructions Simulated
system.cpu.committedOps                      40262694                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.539936                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.539936                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.852071                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.852071                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 51021306                       # number of integer regfile reads
system.cpu.int_regfile_writes                33058364                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    307463                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   148759                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  38375340                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 15919742                       # number of cc regfile writes
system.cpu.misc_regfile_reads                23660733                       # number of misc regfile reads
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   6397079000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.prefetcher.num_hwpf_issued     38050604                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfIdentified     65078656                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfBufferHit     26944670                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull           92                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage         45312                       # number of prefetches not generated due to page crossing
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6397079000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              3652                       # number of replacements
system.cpu.dcache.tags.tagsinuse           593.783325                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8138739                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4382                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1857.311502                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    92.279371                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.dcache.prefetcher   501.503954                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.090117                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.dcache.prefetcher     0.489750                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.579867                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          619                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          111                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          544                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          101                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.604492                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.108398                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          16285470                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         16285470                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6397079000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      7740271                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7740271                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       398464                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         398464                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       8138735                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          8138735                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      8138735                       # number of overall hits
system.cpu.dcache.overall_hits::total         8138735                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         1705                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1705                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data           56                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           56                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         1761                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1761                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         1761                       # number of overall misses
system.cpu.dcache.overall_misses::total          1761                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    151021000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    151021000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data      4543500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      4543500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    155564500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    155564500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    155564500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    155564500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      7741976                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7741976                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       398520                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       398520                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      8140496                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      8140496                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      8140496                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      8140496                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000220                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000220                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000141                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000141                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000216                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000216                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000216                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000216                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 88575.366569                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 88575.366569                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 81133.928571                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81133.928571                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 88338.727995                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 88338.727995                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 88338.727995                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 88338.727995                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          102                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           51                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           51                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           51                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              2795                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::writebacks           63                       # number of writebacks
system.cpu.dcache.writebacks::total                63                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         1001                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1001                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         1005                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1005                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         1005                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1005                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          704                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          704                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data           52                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::cpu.dcache.prefetcher         3726                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         3726                       # number of HardPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          756                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          756                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          756                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.dcache.prefetcher         3726                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4482                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     57419003                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     57419003                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      4445500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4445500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::cpu.dcache.prefetcher    280496351                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    280496351                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     61864503                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     61864503                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     61864503                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.dcache.prefetcher    280496351                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    342360854                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000091                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000091                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000130                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000130                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000093                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000093                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000093                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000551                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 81561.083807                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81561.083807                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 85490.384615                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85490.384615                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::cpu.dcache.prefetcher 75280.824208                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 75280.824208                       # average HardPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 81831.353175                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81831.353175                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 81831.353175                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.dcache.prefetcher 75280.824208                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76385.732709                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   6397079000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   6397079000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   6397079000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.prefetcher.num_hwpf_issued      4727522                       # number of hwpf issued
system.cpu.icache.prefetcher.pfIdentified      4979033                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfBufferHit       224144                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull         6691                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage        264303                       # number of prefetches not generated due to page crossing
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6397079000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            203969                       # number of replacements
system.cpu.icache.tags.tagsinuse           502.199052                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              619412                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            204481                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              3.029191                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle        3554478000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    60.875755                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.icache.prefetcher   441.323297                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.118898                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.icache.prefetcher     0.861960                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.980858                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022          449                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0          233                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::1           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::2           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::3          174                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.876953                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.123047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1515315                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1515315                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6397079000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       619412                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          619412                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        619412                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           619412                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       619412                       # number of overall hits
system.cpu.icache.overall_hits::total          619412                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        36005                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         36005                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        36005                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          36005                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        36005                       # number of overall misses
system.cpu.icache.overall_misses::total         36005                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   2534576500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2534576500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   2534576500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2534576500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   2534576500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2534576500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       655417                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       655417                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       655417                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       655417                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       655417                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       655417                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.054934                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.054934                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.054934                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.054934                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.054934                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.054934                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 70395.125677                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70395.125677                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 70395.125677                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70395.125677                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 70395.125677                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70395.125677                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1921                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                36                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    53.361111                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches            124769                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        15709                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        15709                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        15709                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        15709                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        15709                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        15709                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        20296                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        20296                       # number of ReadReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::cpu.icache.prefetcher       184191                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total       184191                       # number of HardPFReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        20296                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        20296                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        20296                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.icache.prefetcher       184191                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       204487                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   1824228500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1824228500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::cpu.icache.prefetcher  16607523048                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total  16607523048                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   1824228500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1824228500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   1824228500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.icache.prefetcher  16607523048                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  18431751548                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.030967                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.030967                       # mshr miss rate for ReadReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.030967                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.030967                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.030967                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.311995                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 89881.183484                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 89881.183484                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::cpu.icache.prefetcher 90164.682574                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 90164.682574                       # average HardPFReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 89881.183484                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 89881.183484                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 89881.183484                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.icache.prefetcher 90164.682574                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 90136.544367                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   6397079000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   6397079000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.feature_extraction_datapath.clk_domain.clock        10000                       # Clock period in ticks
system.feature_extraction_datapath.pwrStateResidencyTicks::UNDEFINED   6397079000                       # Cumulative time (in ticks) in various power states
system.feature_extraction_datapath.cache_queue_reads            0                       # Number of reads to the feature_extraction_datapath.cache_queue
system.feature_extraction_datapath.cache_queue_writes            0                       # Number of writes to the feature_extraction_datapath.cache_queue
system.feature_extraction_datapath.total_dcache_loads         4290                       # Total number of dcache loads
system.feature_extraction_datapath.total_dcache_stores          750                       # Total number of dcache stores.
system.feature_extraction_datapath.dcache_latency::samples         5040                       # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::mean 10583.452381                       # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::gmean 10273.345449                       # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::stdev  4142.823778                       # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::0-2047            0      0.00%      0.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::2048-4095            0      0.00%      0.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::4096-6143            0      0.00%      0.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::6144-8191            0      0.00%      0.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::8192-10239         4942     98.06%     98.06% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::10240-12287            0      0.00%     98.06% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::12288-14335            0      0.00%     98.06% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::14336-16383            0      0.00%     98.06% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::16384-18431            0      0.00%     98.06% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::18432-20479            0      0.00%     98.06% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::20480-22527            0      0.00%     98.06% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::22528-24575            0      0.00%     98.06% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::24576-26623            0      0.00%     98.06% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::26624-28671            0      0.00%     98.06% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::28672-30719            0      0.00%     98.06% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::30720-32767            0      0.00%     98.06% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::32768-34815            0      0.00%     98.06% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::34816-36863            0      0.00%     98.06% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::36864-38911            0      0.00%     98.06% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::38912-40959           98      1.94%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::40960-43007            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::43008-45055            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::45056-47103            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::47104-49151            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::49152-51199            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::51200-53247            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::53248-55295            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::55296-57343            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::57344-59391            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::59392-61439            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::total         5040                       # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_queue_time::samples         5040                       # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::mean 21128.968254                       # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::gmean 20323.627463                       # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::stdev 28501.909326                       # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::0-65535         5036     99.92%     99.92% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::65536-131071            0      0.00%     99.92% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::131072-196607            0      0.00%     99.92% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::196608-262143            0      0.00%     99.92% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::262144-327679            0      0.00%     99.92% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::327680-393215            0      0.00%     99.92% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::393216-458751            0      0.00%     99.92% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::458752-524287            0      0.00%     99.92% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::524288-589823            0      0.00%     99.92% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::589824-655359            0      0.00%     99.92% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::655360-720895            0      0.00%     99.92% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::720896-786431            0      0.00%     99.92% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::786432-851967            0      0.00%     99.92% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::851968-917503            0      0.00%     99.92% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::917504-983039            0      0.00%     99.92% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::983040-1.04858e+06            4      0.08%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.04858e+06-1.11411e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.11411e+06-1.17965e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.17965e+06-1.24518e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.24518e+06-1.31072e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.31072e+06-1.37626e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.37626e+06-1.44179e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.44179e+06-1.50733e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.50733e+06-1.57286e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.57286e+06-1.6384e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.6384e+06-1.70394e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.70394e+06-1.76947e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.76947e+06-1.83501e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.83501e+06-1.90054e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.90054e+06-1.96608e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::total         5040                       # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.total_acp_loads            0                       # Total number of ACP loads
system.feature_extraction_datapath.total_acp_stores            0                       # Total number of ACP stores.
system.feature_extraction_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::mean          nan                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::gmean          nan                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::stdev          nan                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::0            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::1            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::2            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::3            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::4            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::5            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::6            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::7            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::8            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::9            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::10            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::11            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::12            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::13            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::14            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::15            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::16            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::17            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::18            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::19            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::20            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::21            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::22            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::23            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::24            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::25            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::26            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::27            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::28            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::29            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::total            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::0            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::1            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::2            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::3            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::4            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::5            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::6            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::7            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::8            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::9            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::10            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::11            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::12            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::13            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::14            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::15            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::16            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::17            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::18            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::19            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::20            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::21            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::22            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::23            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::24            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::25            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::26            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::27            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::28            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::29            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.dma_setup_cycles            0                       # Total number of cycles spent on setting up DMA transfers.
system.feature_extraction_datapath.sim_cycles       349013                       # Total accelerator cycles
system.feature_extraction_datapath.tlb.hits         5040                       # TLB hits
system.feature_extraction_datapath.tlb.misses            4                       # TLB misses
system.feature_extraction_datapath.tlb.reads         5044                       # TLB reads
system.feature_extraction_datapath.tlb.updates            4                       # TLB updates
system.feature_extraction_datapath.tlb.hitRate     0.999207                       # TLB hit rate
system.feature_extraction_datapath.cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   6397079000                       # Cumulative time (in ticks) in various power states
system.feature_extraction_datapath.cache.prefetcher.num_hwpf_issued        33528                       # number of hwpf issued
system.feature_extraction_datapath.cache.prefetcher.pfIdentified        37848                       # number of prefetch candidates identified
system.feature_extraction_datapath.cache.prefetcher.pfBufferHit         3765                       # number of redundant prefetches already in prefetch queue
system.feature_extraction_datapath.cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped
system.feature_extraction_datapath.cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.feature_extraction_datapath.cache.prefetcher.pfSpanPage         2480                       # number of prefetches not generated due to page crossing
system.feature_extraction_datapath.cache.tags.pwrStateResidencyTicks::UNDEFINED   6397079000                       # Cumulative time (in ticks) in various power states
system.feature_extraction_datapath.cache.tags.replacements            0                       # number of replacements
system.feature_extraction_datapath.cache.tags.tagsinuse   206.408286                       # Cycle average of tags in use
system.feature_extraction_datapath.cache.tags.total_refs         5034                       # Total number of references to valid blocks.
system.feature_extraction_datapath.cache.tags.sampled_refs          214                       # Sample count of references to valid blocks.
system.feature_extraction_datapath.cache.tags.avg_refs    23.523364                       # Average number of references to valid blocks.
system.feature_extraction_datapath.cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.feature_extraction_datapath.cache.tags.occ_blocks::feature_extraction_datapath.cache     5.896365                       # Average occupied blocks per requestor
system.feature_extraction_datapath.cache.tags.occ_blocks::feature_extraction_datapath.cache.prefetcher   200.511921                       # Average occupied blocks per requestor
system.feature_extraction_datapath.cache.tags.occ_percent::feature_extraction_datapath.cache     0.011516                       # Average percentage of cache occupancy
system.feature_extraction_datapath.cache.tags.occ_percent::feature_extraction_datapath.cache.prefetcher     0.391625                       # Average percentage of cache occupancy
system.feature_extraction_datapath.cache.tags.occ_percent::total     0.403141                       # Average percentage of cache occupancy
system.feature_extraction_datapath.cache.tags.occ_task_id_blocks::1022          208                       # Occupied blocks per task id
system.feature_extraction_datapath.cache.tags.occ_task_id_blocks::1024            6                       # Occupied blocks per task id
system.feature_extraction_datapath.cache.tags.age_task_id_blocks_1022::3          208                       # Occupied blocks per task id
system.feature_extraction_datapath.cache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.feature_extraction_datapath.cache.tags.occ_task_id_percent::1022     0.406250                       # Percentage of cache occupancy per task id
system.feature_extraction_datapath.cache.tags.occ_task_id_percent::1024     0.011719                       # Percentage of cache occupancy per task id
system.feature_extraction_datapath.cache.tags.tag_accesses        20382                       # Number of tag accesses
system.feature_extraction_datapath.cache.tags.data_accesses        20382                       # Number of data accesses
system.feature_extraction_datapath.cache.pwrStateResidencyTicks::UNDEFINED   6397079000                       # Cumulative time (in ticks) in various power states
system.feature_extraction_datapath.cache.ReadReq_hits::feature_extraction_datapath.cache         4287                       # number of ReadReq hits
system.feature_extraction_datapath.cache.ReadReq_hits::total         4287                       # number of ReadReq hits
system.feature_extraction_datapath.cache.WriteReq_hits::feature_extraction_datapath.cache          655                       # number of WriteReq hits
system.feature_extraction_datapath.cache.WriteReq_hits::total          655                       # number of WriteReq hits
system.feature_extraction_datapath.cache.demand_hits::feature_extraction_datapath.cache         4942                       # number of demand (read+write) hits
system.feature_extraction_datapath.cache.demand_hits::total         4942                       # number of demand (read+write) hits
system.feature_extraction_datapath.cache.overall_hits::feature_extraction_datapath.cache         4942                       # number of overall hits
system.feature_extraction_datapath.cache.overall_hits::total         4942                       # number of overall hits
system.feature_extraction_datapath.cache.ReadReq_misses::feature_extraction_datapath.cache            3                       # number of ReadReq misses
system.feature_extraction_datapath.cache.ReadReq_misses::total            3                       # number of ReadReq misses
system.feature_extraction_datapath.cache.WriteReq_misses::feature_extraction_datapath.cache           96                       # number of WriteReq misses
system.feature_extraction_datapath.cache.WriteReq_misses::total           96                       # number of WriteReq misses
system.feature_extraction_datapath.cache.demand_misses::feature_extraction_datapath.cache           99                       # number of demand (read+write) misses
system.feature_extraction_datapath.cache.demand_misses::total           99                       # number of demand (read+write) misses
system.feature_extraction_datapath.cache.overall_misses::feature_extraction_datapath.cache           99                       # number of overall misses
system.feature_extraction_datapath.cache.overall_misses::total           99                       # number of overall misses
system.feature_extraction_datapath.cache.ReadReq_miss_latency::feature_extraction_datapath.cache       120000                       # number of ReadReq miss cycles
system.feature_extraction_datapath.cache.ReadReq_miss_latency::total       120000                       # number of ReadReq miss cycles
system.feature_extraction_datapath.cache.WriteReq_miss_latency::feature_extraction_datapath.cache      3840000                       # number of WriteReq miss cycles
system.feature_extraction_datapath.cache.WriteReq_miss_latency::total      3840000                       # number of WriteReq miss cycles
system.feature_extraction_datapath.cache.demand_miss_latency::feature_extraction_datapath.cache      3960000                       # number of demand (read+write) miss cycles
system.feature_extraction_datapath.cache.demand_miss_latency::total      3960000                       # number of demand (read+write) miss cycles
system.feature_extraction_datapath.cache.overall_miss_latency::feature_extraction_datapath.cache      3960000                       # number of overall miss cycles
system.feature_extraction_datapath.cache.overall_miss_latency::total      3960000                       # number of overall miss cycles
system.feature_extraction_datapath.cache.ReadReq_accesses::feature_extraction_datapath.cache         4290                       # number of ReadReq accesses(hits+misses)
system.feature_extraction_datapath.cache.ReadReq_accesses::total         4290                       # number of ReadReq accesses(hits+misses)
system.feature_extraction_datapath.cache.WriteReq_accesses::feature_extraction_datapath.cache          751                       # number of WriteReq accesses(hits+misses)
system.feature_extraction_datapath.cache.WriteReq_accesses::total          751                       # number of WriteReq accesses(hits+misses)
system.feature_extraction_datapath.cache.demand_accesses::feature_extraction_datapath.cache         5041                       # number of demand (read+write) accesses
system.feature_extraction_datapath.cache.demand_accesses::total         5041                       # number of demand (read+write) accesses
system.feature_extraction_datapath.cache.overall_accesses::feature_extraction_datapath.cache         5041                       # number of overall (read+write) accesses
system.feature_extraction_datapath.cache.overall_accesses::total         5041                       # number of overall (read+write) accesses
system.feature_extraction_datapath.cache.ReadReq_miss_rate::feature_extraction_datapath.cache     0.000699                       # miss rate for ReadReq accesses
system.feature_extraction_datapath.cache.ReadReq_miss_rate::total     0.000699                       # miss rate for ReadReq accesses
system.feature_extraction_datapath.cache.WriteReq_miss_rate::feature_extraction_datapath.cache     0.127830                       # miss rate for WriteReq accesses
system.feature_extraction_datapath.cache.WriteReq_miss_rate::total     0.127830                       # miss rate for WriteReq accesses
system.feature_extraction_datapath.cache.demand_miss_rate::feature_extraction_datapath.cache     0.019639                       # miss rate for demand accesses
system.feature_extraction_datapath.cache.demand_miss_rate::total     0.019639                       # miss rate for demand accesses
system.feature_extraction_datapath.cache.overall_miss_rate::feature_extraction_datapath.cache     0.019639                       # miss rate for overall accesses
system.feature_extraction_datapath.cache.overall_miss_rate::total     0.019639                       # miss rate for overall accesses
system.feature_extraction_datapath.cache.ReadReq_avg_miss_latency::feature_extraction_datapath.cache        40000                       # average ReadReq miss latency
system.feature_extraction_datapath.cache.ReadReq_avg_miss_latency::total        40000                       # average ReadReq miss latency
system.feature_extraction_datapath.cache.WriteReq_avg_miss_latency::feature_extraction_datapath.cache        40000                       # average WriteReq miss latency
system.feature_extraction_datapath.cache.WriteReq_avg_miss_latency::total        40000                       # average WriteReq miss latency
system.feature_extraction_datapath.cache.demand_avg_miss_latency::feature_extraction_datapath.cache        40000                       # average overall miss latency
system.feature_extraction_datapath.cache.demand_avg_miss_latency::total        40000                       # average overall miss latency
system.feature_extraction_datapath.cache.overall_avg_miss_latency::feature_extraction_datapath.cache        40000                       # average overall miss latency
system.feature_extraction_datapath.cache.overall_avg_miss_latency::total        40000                       # average overall miss latency
system.feature_extraction_datapath.cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.feature_extraction_datapath.cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.feature_extraction_datapath.cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.feature_extraction_datapath.cache.blocked::no_targets            0                       # number of cycles access was blocked
system.feature_extraction_datapath.cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.feature_extraction_datapath.cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.feature_extraction_datapath.cache.ReadReq_mshr_misses::feature_extraction_datapath.cache            3                       # number of ReadReq MSHR misses
system.feature_extraction_datapath.cache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.feature_extraction_datapath.cache.WriteReq_mshr_misses::feature_extraction_datapath.cache           96                       # number of WriteReq MSHR misses
system.feature_extraction_datapath.cache.WriteReq_mshr_misses::total           96                       # number of WriteReq MSHR misses
system.feature_extraction_datapath.cache.HardPFReq_mshr_misses::feature_extraction_datapath.cache.prefetcher          211                       # number of HardPFReq MSHR misses
system.feature_extraction_datapath.cache.HardPFReq_mshr_misses::total          211                       # number of HardPFReq MSHR misses
system.feature_extraction_datapath.cache.demand_mshr_misses::feature_extraction_datapath.cache           99                       # number of demand (read+write) MSHR misses
system.feature_extraction_datapath.cache.demand_mshr_misses::total           99                       # number of demand (read+write) MSHR misses
system.feature_extraction_datapath.cache.overall_mshr_misses::feature_extraction_datapath.cache           99                       # number of overall MSHR misses
system.feature_extraction_datapath.cache.overall_mshr_misses::feature_extraction_datapath.cache.prefetcher          211                       # number of overall MSHR misses
system.feature_extraction_datapath.cache.overall_mshr_misses::total          310                       # number of overall MSHR misses
system.feature_extraction_datapath.cache.ReadReq_mshr_miss_latency::feature_extraction_datapath.cache        63000                       # number of ReadReq MSHR miss cycles
system.feature_extraction_datapath.cache.ReadReq_mshr_miss_latency::total        63000                       # number of ReadReq MSHR miss cycles
system.feature_extraction_datapath.cache.WriteReq_mshr_miss_latency::feature_extraction_datapath.cache      2016000                       # number of WriteReq MSHR miss cycles
system.feature_extraction_datapath.cache.WriteReq_mshr_miss_latency::total      2016000                       # number of WriteReq MSHR miss cycles
system.feature_extraction_datapath.cache.HardPFReq_mshr_miss_latency::feature_extraction_datapath.cache.prefetcher      4415777                       # number of HardPFReq MSHR miss cycles
system.feature_extraction_datapath.cache.HardPFReq_mshr_miss_latency::total      4415777                       # number of HardPFReq MSHR miss cycles
system.feature_extraction_datapath.cache.demand_mshr_miss_latency::feature_extraction_datapath.cache      2079000                       # number of demand (read+write) MSHR miss cycles
system.feature_extraction_datapath.cache.demand_mshr_miss_latency::total      2079000                       # number of demand (read+write) MSHR miss cycles
system.feature_extraction_datapath.cache.overall_mshr_miss_latency::feature_extraction_datapath.cache      2079000                       # number of overall MSHR miss cycles
system.feature_extraction_datapath.cache.overall_mshr_miss_latency::feature_extraction_datapath.cache.prefetcher      4415777                       # number of overall MSHR miss cycles
system.feature_extraction_datapath.cache.overall_mshr_miss_latency::total      6494777                       # number of overall MSHR miss cycles
system.feature_extraction_datapath.cache.ReadReq_mshr_miss_rate::feature_extraction_datapath.cache     0.000699                       # mshr miss rate for ReadReq accesses
system.feature_extraction_datapath.cache.ReadReq_mshr_miss_rate::total     0.000699                       # mshr miss rate for ReadReq accesses
system.feature_extraction_datapath.cache.WriteReq_mshr_miss_rate::feature_extraction_datapath.cache     0.127830                       # mshr miss rate for WriteReq accesses
system.feature_extraction_datapath.cache.WriteReq_mshr_miss_rate::total     0.127830                       # mshr miss rate for WriteReq accesses
system.feature_extraction_datapath.cache.HardPFReq_mshr_miss_rate::feature_extraction_datapath.cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.feature_extraction_datapath.cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.feature_extraction_datapath.cache.demand_mshr_miss_rate::feature_extraction_datapath.cache     0.019639                       # mshr miss rate for demand accesses
system.feature_extraction_datapath.cache.demand_mshr_miss_rate::total     0.019639                       # mshr miss rate for demand accesses
system.feature_extraction_datapath.cache.overall_mshr_miss_rate::feature_extraction_datapath.cache     0.019639                       # mshr miss rate for overall accesses
system.feature_extraction_datapath.cache.overall_mshr_miss_rate::feature_extraction_datapath.cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.feature_extraction_datapath.cache.overall_mshr_miss_rate::total     0.061496                       # mshr miss rate for overall accesses
system.feature_extraction_datapath.cache.ReadReq_avg_mshr_miss_latency::feature_extraction_datapath.cache        21000                       # average ReadReq mshr miss latency
system.feature_extraction_datapath.cache.ReadReq_avg_mshr_miss_latency::total        21000                       # average ReadReq mshr miss latency
system.feature_extraction_datapath.cache.WriteReq_avg_mshr_miss_latency::feature_extraction_datapath.cache        21000                       # average WriteReq mshr miss latency
system.feature_extraction_datapath.cache.WriteReq_avg_mshr_miss_latency::total        21000                       # average WriteReq mshr miss latency
system.feature_extraction_datapath.cache.HardPFReq_avg_mshr_miss_latency::feature_extraction_datapath.cache.prefetcher 20927.853081                       # average HardPFReq mshr miss latency
system.feature_extraction_datapath.cache.HardPFReq_avg_mshr_miss_latency::total 20927.853081                       # average HardPFReq mshr miss latency
system.feature_extraction_datapath.cache.demand_avg_mshr_miss_latency::feature_extraction_datapath.cache        21000                       # average overall mshr miss latency
system.feature_extraction_datapath.cache.demand_avg_mshr_miss_latency::total        21000                       # average overall mshr miss latency
system.feature_extraction_datapath.cache.overall_avg_mshr_miss_latency::feature_extraction_datapath.cache        21000                       # average overall mshr miss latency
system.feature_extraction_datapath.cache.overall_avg_mshr_miss_latency::feature_extraction_datapath.cache.prefetcher 20927.853081                       # average overall mshr miss latency
system.feature_extraction_datapath.cache.overall_avg_mshr_miss_latency::total 20950.893548                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        416900                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       207920                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests         1294                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   6397079000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             209125                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           63                       # Transaction distribution
system.membus.trans_dist::CleanEvict           207558                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               96                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              93                       # Transaction distribution
system.membus.trans_dist::ReadExReq                52                       # Transaction distribution
system.membus.trans_dist::ReadExResp               52                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        209131                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       612937                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       612937                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        11374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        11374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.feature_extraction_datapath.cache.mem_side::system.mem_ctrls.port          329                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.feature_extraction_datapath.cache.mem_side::total          329                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 624640                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     13086784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     13086784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       211392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       211392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.feature_extraction_datapath.cache.mem_side::system.mem_ctrls.port         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.feature_extraction_datapath.cache.mem_side::total         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                13299392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1530                       # Total snoops (count)
system.membus.snoopTraffic                      91968                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            209279                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.007612                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.086913                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  207686     99.24%     99.24% # Request fanout histogram
system.membus.snoop_fanout::1                    1593      0.76%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              209279                       # Request fanout histogram
system.membus.reqLayer2.occupancy           457883681                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1043738572                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             16.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy           22852977                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer6.occupancy            1220505                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
