#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Dec 13 16:08:19 2023
# Process ID: 16380
# Current directory: C:/Users/Musa/test_project_6/test_project_6.runs/synth_1
# Command line: vivado.exe -log uart_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_top.tcl
# Log file: C:/Users/Musa/test_project_6/test_project_6.runs/synth_1/uart_top.vds
# Journal file: C:/Users/Musa/test_project_6/test_project_6.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source uart_top.tcl -notrace
Command: synth_design -top uart_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17520 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 892.152 ; gain = 234.543
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'uart_top' [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/uart_top.v:4]
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_baudrate bound to: 115200 - type: integer 
	Parameter ram_write bound to: 5'b00000 
	Parameter ram_read bound to: 5'b00001 
	Parameter fp_don bound to: 5'b00010 
	Parameter decimalvalue bound to: 5'b00011 
	Parameter combining bound to: 5'b00100 
	Parameter topla bound to: 5'b00101 
	Parameter cikar bound to: 5'b00110 
	Parameter carp bound to: 5'b00111 
	Parameter bol bound to: 5'b01000 
	Parameter sonuc_tx bound to: 5'b01001 
	Parameter transmitter bound to: 5'b01010 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/uart_top.v:134]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/uart_top.v:161]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/uart_top.v:200]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/uart_top.v:264]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/uart_top.v:370]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/uart_top.v:462]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/uart_top.v:486]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/uart_top.v:509]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/uart_top.v:534]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/uart_top.v:563]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/uart_top.v:636]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/uart_top.v:131]
INFO: [Synth 8-6157] synthesizing module 'ram' [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/ram.v:3]
	Parameter data_witdh bound to: 4'b1000 
	Parameter addr_witdh bound to: 4'b1011 
INFO: [Synth 8-6155] done synthesizing module 'ram' (1#1) [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/ram.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart_tx_t' [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/uart_tx_t.v:3]
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_baudrate bound to: 115200 - type: integer 
	Parameter CLKS_PER_BIT bound to: 868 - type: integer 
	Parameter s_IDLE bound to: 2'b00 
	Parameter s_TX_START_BIT bound to: 2'b01 
	Parameter s_TX_DATA_BITS bound to: 2'b10 
	Parameter s_TX_STOP_BIT bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/uart_tx_t.v:35]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx_t' (2#1) [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/uart_tx_t.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart_rx_t' [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/uart_rx_t.v:3]
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_baudrate bound to: 115200 - type: integer 
	Parameter CLKS_PER_BIT bound to: 868 - type: integer 
	Parameter s_IDLE bound to: 2'b00 
	Parameter s_RX_START_BIT bound to: 2'b01 
	Parameter s_RX_DATA_BITS bound to: 2'b10 
	Parameter s_RX_STOP_BIT bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/uart_rx_t.v:55]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx_t' (3#1) [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/uart_rx_t.v:3]
INFO: [Synth 8-6157] synthesizing module 'combinee' [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/combinee.v:3]
	Parameter IDLE bound to: 5'b00000 
	Parameter SEARCH_DOT_PLUS bound to: 5'b00001 
	Parameter SEARCH_SECOND_DOT bound to: 5'b00010 
	Parameter SEARCH_FF bound to: 5'b00011 
	Parameter COMPUTE_LEFT_FIRST bound to: 5'b00100 
	Parameter COMPUTE_LEFT_SECOND bound to: 5'b00101 
	Parameter COMPUTE_RIGHT_FIRST bound to: 5'b00110 
	Parameter COMPUTE_RIGHT_SECOND bound to: 5'b00111 
	Parameter PROCESS_DONE bound to: 5'b01000 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/combinee.v:79]
WARNING: [Synth 8-5788] Register left_first_data_out_reg in module combinee is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/combinee.v:160]
WARNING: [Synth 8-5788] Register left_second_data_out_reg in module combinee is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/combinee.v:161]
WARNING: [Synth 8-5788] Register right_first_data_out_reg in module combinee is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/combinee.v:162]
WARNING: [Synth 8-5788] Register right_second_data_out_reg in module combinee is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/combinee.v:163]
INFO: [Synth 8-6155] done synthesizing module 'combinee' (4#1) [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/combinee.v:3]
INFO: [Synth 8-6157] synthesizing module 'int_fp_don' [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/int_fp_don.v:5]
	Parameter n bound to: 32 - type: integer 
	Parameter e bound to: 8 - type: integer 
	Parameter m bound to: 23 - type: integer 
WARNING: [Synth 8-6090] variable 'x' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/int_fp_don.v:100]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/int_fp_don.v:33]
INFO: [Synth 8-6155] done synthesizing module 'int_fp_don' (5#1) [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/int_fp_don.v:5]
INFO: [Synth 8-6157] synthesizing module 'fp_bolme' [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/fp_bolme.v:3]
	Parameter n bound to: 32 - type: integer 
	Parameter e bound to: 8 - type: integer 
	Parameter m bound to: 23 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element ax_reg was removed.  [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/fp_bolme.v:28]
WARNING: [Synth 8-6014] Unused sequential element bx_reg was removed.  [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/fp_bolme.v:28]
WARNING: [Synth 8-6014] Unused sequential element say_dis_reg was removed.  [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/fp_bolme.v:29]
WARNING: [Synth 8-6014] Unused sequential element sa_reg was removed.  [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/fp_bolme.v:38]
WARNING: [Synth 8-6014] Unused sequential element sb_reg was removed.  [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/fp_bolme.v:39]
WARNING: [Synth 8-6014] Unused sequential element ea_reg was removed.  [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/fp_bolme.v:40]
WARNING: [Synth 8-6014] Unused sequential element eb_reg was removed.  [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/fp_bolme.v:41]
WARNING: [Synth 8-6014] Unused sequential element ma_reg was removed.  [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/fp_bolme.v:42]
WARNING: [Synth 8-6014] Unused sequential element mb_reg was removed.  [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/fp_bolme.v:43]
WARNING: [Synth 8-6014] Unused sequential element sycb_reg was removed.  [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/fp_bolme.v:63]
WARNING: [Synth 8-6014] Unused sequential element kalan_reg was removed.  [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/fp_bolme.v:87]
WARNING: [Synth 8-6014] Unused sequential element bias_reg was removed.  [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/fp_bolme.v:121]
WARNING: [Synth 8-6014] Unused sequential element say_ic2_reg was removed.  [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/fp_bolme.v:131]
INFO: [Synth 8-6155] done synthesizing module 'fp_bolme' (6#1) [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/fp_bolme.v:3]
INFO: [Synth 8-6157] synthesizing module 'fp_topla' [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/fp_topla.v:3]
	Parameter b bound to: 32 - type: integer 
	Parameter e bound to: 8 - type: integer 
	Parameter m bound to: 23 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/fp_topla.v:42]
WARNING: [Synth 8-6014] Unused sequential element x_reg was removed.  [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/fp_topla.v:36]
WARNING: [Synth 8-6014] Unused sequential element y_reg was removed.  [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/fp_topla.v:37]
WARNING: [Synth 8-6014] Unused sequential element uscikarmax_reg was removed.  [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/fp_topla.v:81]
WARNING: [Synth 8-6014] Unused sequential element uscikarmay_reg was removed.  [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/fp_topla.v:88]
WARNING: [Synth 8-6014] Unused sequential element B_reg was removed.  [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/fp_topla.v:102]
WARNING: [Synth 8-6014] Unused sequential element C_reg was removed.  [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/fp_topla.v:114]
WARNING: [Synth 8-6014] Unused sequential element Ntoplam_reg was removed.  [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/fp_topla.v:136]
WARNING: [Synth 8-6014] Unused sequential element sonus_reg was removed.  [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/fp_topla.v:142]
INFO: [Synth 8-6155] done synthesizing module 'fp_topla' (7#1) [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/fp_topla.v:3]
INFO: [Synth 8-6157] synthesizing module 'fp_carpma' [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/fp_carpma.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/fp_carpma.v:33]
WARNING: [Synth 8-6014] Unused sequential element say_x1_reg was removed.  [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/fp_carpma.v:39]
WARNING: [Synth 8-6014] Unused sequential element say_x2_reg was removed.  [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/fp_carpma.v:40]
WARNING: [Synth 8-6014] Unused sequential element sign_1_reg was removed.  [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/fp_carpma.v:41]
WARNING: [Synth 8-6014] Unused sequential element sign_2_reg was removed.  [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/fp_carpma.v:42]
WARNING: [Synth 8-6014] Unused sequential element exp_1_reg was removed.  [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/fp_carpma.v:43]
WARNING: [Synth 8-6014] Unused sequential element exp_2_reg was removed.  [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/fp_carpma.v:44]
INFO: [Synth 8-6155] done synthesizing module 'fp_carpma' (8#1) [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/fp_carpma.v:3]
INFO: [Synth 8-6157] synthesizing module 'fp_cikarma' [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/fp_cikarma.v:3]
	Parameter n bound to: 32 - type: integer 
	Parameter m bound to: 23 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/fp_cikarma.v:30]
WARNING: [Synth 8-6014] Unused sequential element man_reg was removed.  [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/fp_cikarma.v:24]
WARNING: [Synth 8-6014] Unused sequential element exp_fark_reg was removed.  [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/fp_cikarma.v:51]
WARNING: [Synth 8-6014] Unused sequential element elde_reg was removed.  [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/fp_cikarma.v:90]
INFO: [Synth 8-6155] done synthesizing module 'fp_cikarma' (9#1) [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/fp_cikarma.v:3]
INFO: [Synth 8-6157] synthesizing module 'fp_int_don' [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/fp_int_don.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/fp_int_don.v:29]
WARNING: [Synth 8-6014] Unused sequential element k1_reg was removed.  [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/fp_int_don.v:23]
WARNING: [Synth 8-6014] Unused sequential element E1_reg was removed.  [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/fp_int_don.v:24]
WARNING: [Synth 8-6014] Unused sequential element s2_reg was removed.  [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/fp_int_don.v:38]
INFO: [Synth 8-6155] done synthesizing module 'fp_int_don' (10#1) [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/fp_int_don.v:3]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/multiplier.v:3]
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (11#1) [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/multiplier.v:3]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/uart_top.v:653]
INFO: [Synth 8-6155] done synthesizing module 'uart_top' (12#1) [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/uart_top.v:4]
WARNING: [Synth 8-3331] design ram has unconnected port addr_in[7]
WARNING: [Synth 8-3331] design ram has unconnected port addr_in[6]
WARNING: [Synth 8-3331] design ram has unconnected port addr_in[5]
WARNING: [Synth 8-3331] design ram has unconnected port addr_in[4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 976.637 ; gain = 319.027
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 976.637 ; gain = 319.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 976.637 ; gain = 319.027
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 976.637 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Musa/test_project_6/test_project_6.srcs/constrs_1/new/uart_const.xdc]
Finished Parsing XDC File [C:/Users/Musa/test_project_6/test_project_6.srcs/constrs_1/new/uart_const.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Musa/test_project_6/test_project_6.srcs/constrs_1/new/uart_const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uart_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uart_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1104.758 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1104.758 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1104.758 ; gain = 447.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1104.758 ; gain = 447.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1104.758 ; gain = 447.148
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'r_durum_reg' in module 'uart_tx_t'
INFO: [Synth 8-5546] ROM "loop_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/fp_bolme.v:34]
INFO: [Synth 8-802] inferred FSM for state register 'durum_reg' in module 'fp_bolme'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/fp_topla.v:80]
INFO: [Synth 8-802] inferred FSM for state register 'durum_reg' in module 'fp_topla'
INFO: [Synth 8-802] inferred FSM for state register 'durum_reg' in module 'fp_carpma'
INFO: [Synth 8-802] inferred FSM for state register 'durum_reg' in module 'fp_cikarma'
INFO: [Synth 8-802] inferred FSM for state register 'durum_reg' in module 'fp_int_don'
WARNING: [Synth 8-3936] Found unconnected internal register 'sonuc_segment_int_reg' and it is trimmed from '32' to '8' bits. [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/uart_top.v:617]
WARNING: [Synth 8-3936] Found unconnected internal register 'int_sonuc_reg' and it is trimmed from '32' to '16' bits. [C:/Users/Musa/test_project_6/test_project_6.srcs/sources_1/new/uart_top.v:570]
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "state_1" is below threshold of ROM address width. It will be mapped to LUTs
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_IDLE |                               00 |                              000
          s_TX_START_BIT |                               01 |                              001
          s_TX_DATA_BITS |                               10 |                              010
           s_TX_STOP_BIT |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_durum_reg' using encoding 'sequential' in module 'uart_tx_t'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE3 |                              001 |                              001
                 iSTATE4 |                              010 |                              010
                 iSTATE6 |                              011 |                              011
                 iSTATE5 |                              100 |                              100
                 iSTATE0 |                              101 |                              101
                 iSTATE1 |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'durum_reg' using encoding 'sequential' in module 'fp_bolme'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                            00001 |                              000
                 iSTATE3 |                            00010 |                              001
                  iSTATE |                            00100 |                              010
                 iSTATE0 |                            01000 |                              011
                 iSTATE1 |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'durum_reg' using encoding 'one-hot' in module 'fp_topla'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                              000 |                             0000
                 iSTATE5 |                              001 |                             0001
                  iSTATE |                              010 |                             0010
                 iSTATE0 |                              011 |                             0011
                 iSTATE4 |                              100 |                             0100
                 iSTATE3 |                              101 |                             0101
                 iSTATE1 |                              110 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'durum_reg' using encoding 'sequential' in module 'fp_carpma'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                             0000 |                             0000
                 iSTATE2 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE0 |                             0011 |                             0011
                  iSTATE |                             0100 |                             0100
                 iSTATE7 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE4 |                             0111 |                             0111
                 iSTATE6 |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'durum_reg' using encoding 'sequential' in module 'fp_cikarma'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                           000001 |                             0000
                 iSTATE4 |                           000010 |                             0001
                  iSTATE |                           000100 |                             0010
                 iSTATE0 |                           001000 |                             0011
                 iSTATE1 |                           010000 |                             0100
                 iSTATE2 |                           100000 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'durum_reg' using encoding 'one-hot' in module 'fp_int_don'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1104.758 ; gain = 447.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 28    
	   3 Input     32 Bit       Adders := 4     
	   2 Input     25 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 2     
	   3 Input     24 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 11    
	   3 Input      8 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 72    
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 10    
	               23 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 17    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 25    
+---Multipliers : 
	                 4x32  Multipliers := 4     
+---RAMs : 
	               96 Bit         RAMs := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   7 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 71    
	   8 Input     32 Bit        Muxes := 8     
	   7 Input     32 Bit        Muxes := 6     
	   3 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 5     
	   9 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 8     
	  12 Input     32 Bit        Muxes := 9     
	   9 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 12    
	   7 Input     24 Bit        Muxes := 6     
	   5 Input     24 Bit        Muxes := 2     
	   9 Input     24 Bit        Muxes := 2     
	   6 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 8     
	   8 Input     23 Bit        Muxes := 1     
	   5 Input     23 Bit        Muxes := 1     
	   7 Input     23 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 1     
	   7 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 10    
	   4 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 4     
	   9 Input      8 Bit        Muxes := 3     
	   6 Input      8 Bit        Muxes := 3     
	  12 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 17    
	   4 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	  12 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 15    
	   8 Input      4 Bit        Muxes := 5     
	   9 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 24    
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 3     
	  12 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 29    
	   3 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 8     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 17    
	   2 Input      1 Bit        Muxes := 233   
	  10 Input      1 Bit        Muxes := 12    
	  11 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 41    
	   7 Input      1 Bit        Muxes := 23    
	   5 Input      1 Bit        Muxes := 8     
	   9 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 24    
	  12 Input      1 Bit        Muxes := 46    
	  19 Input      1 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 25    
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 7     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 35    
	   6 Input     32 Bit        Muxes := 5     
	  12 Input     32 Bit        Muxes := 9     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   6 Input      8 Bit        Muxes := 2     
	  12 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 16    
	   4 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	  12 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 8     
	   8 Input      4 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 14    
	   8 Input      3 Bit        Muxes := 3     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 21    
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 176   
	  12 Input      1 Bit        Muxes := 46    
	  19 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 31    
	   6 Input      1 Bit        Muxes := 19    
	  17 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               96 Bit         RAMs := 1     
Module uart_tx_t 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 1     
Module uart_rx_t 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 4     
Module combinee 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 9     
	   3 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 13    
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                 4x32  Multipliers := 4     
+---RAMs : 
	               96 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 14    
	  10 Input      1 Bit        Muxes := 12    
Module int_fp_don 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	               23 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 20    
	   8 Input     32 Bit        Muxes := 7     
	   2 Input     23 Bit        Muxes := 3     
	   8 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   8 Input      1 Bit        Muxes := 10    
Module fp_bolme 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     24 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	               24 Bit    Registers := 3     
	               23 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   7 Input     32 Bit        Muxes := 4     
	   2 Input     24 Bit        Muxes := 8     
	   7 Input     24 Bit        Muxes := 4     
	   2 Input     23 Bit        Muxes := 1     
	   7 Input      9 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 3     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 14    
Module fp_topla 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     25 Bit       Adders := 1     
	   3 Input     24 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               24 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 5     
	   2 Input     24 Bit        Muxes := 4     
	   5 Input     24 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 3     
	   5 Input     23 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   5 Input      1 Bit        Muxes := 8     
Module fp_carpma 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               24 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   7 Input     48 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   7 Input     24 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
	   7 Input     23 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 9     
Module fp_cikarma 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 2     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   9 Input     32 Bit        Muxes := 2     
	   9 Input     25 Bit        Muxes := 1     
	   9 Input     24 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 3     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 9     
Module fp_int_don 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 3     
	   6 Input     24 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
Module multiplier 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design combinee has unconnected port address[7]
WARNING: [Synth 8-3331] design combinee has unconnected port address[6]
WARNING: [Synth 8-3331] design combinee has unconnected port address[5]
WARNING: [Synth 8-3331] design combinee has unconnected port address[4]
INFO: [Synth 8-3886] merging instance 'fp_carpmax/man_1_reg[23]' (FDRE) to 'fp_carpmax/man_2_reg[23]'
INFO: [Synth 8-3886] merging instance 'multiplierx/point_reg_reg[3]' (FDC) to 'multiplierx/multiplier_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'multiplierx/point_reg_reg[2]' (FDC) to 'multiplierx/multiplier_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'multiplierx/multiplier_reg_reg[0]' (FDC) to 'multiplierx/multiplier_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'multiplierx/multiplier_reg_reg[4]' (FDC) to 'multiplierx/multiplier_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'multiplierx/multiplier_reg_reg[5]' (FDC) to 'multiplierx/multiplier_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'multiplierx/multiplier_reg_reg[7]' (FDC) to 'multiplierx/multiplier_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'multiplierx/multiplier_reg_reg[8]' (FDC) to 'multiplierx/multiplier_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'multiplierx/multiplier_reg_reg[10]' (FDC) to 'multiplierx/multiplier_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'multiplierx/multiplier_reg_reg[11]' (FDC) to 'multiplierx/multiplier_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'multiplierx/multiplier_reg_reg[12]' (FDC) to 'multiplierx/multiplier_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'multiplierx/multiplier_reg_reg[13]' (FDC) to 'multiplierx/multiplier_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'multiplierx/multiplier_reg_reg[14]' (FDC) to 'multiplierx/multiplier_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'multiplierx/multiplier_reg_reg[15]' (FDC) to 'multiplierx/multiplier_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'multiplierx/multiplier_reg_reg[16]' (FDC) to 'multiplierx/multiplier_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'multiplierx/multiplier_reg_reg[17]' (FDC) to 'multiplierx/multiplier_reg_reg[18]'
INFO: [Synth 8-3886] merging instance 'multiplierx/multiplier_reg_reg[18]' (FDC) to 'multiplierx/multiplier_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'multiplierx/multiplier_reg_reg[19]' (FDC) to 'multiplierx/multiplier_reg_reg[20]'
INFO: [Synth 8-3886] merging instance 'multiplierx/multiplier_reg_reg[20]' (FDC) to 'multiplierx/multiplier_reg_reg[21]'
INFO: [Synth 8-3886] merging instance 'multiplierx/multiplier_reg_reg[21]' (FDC) to 'multiplierx/multiplier_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'multiplierx/multiplier_reg_reg[22]' (FDC) to 'multiplierx/multiplier_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'multiplierx/multiplier_reg_reg[23]' (FDC) to 'multiplierx/multiplier_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'multiplierx/multiplier_reg_reg[24]' (FDC) to 'multiplierx/multiplier_reg_reg[25]'
INFO: [Synth 8-3886] merging instance 'multiplierx/multiplier_reg_reg[25]' (FDC) to 'multiplierx/multiplier_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'multiplierx/multiplier_reg_reg[26]' (FDC) to 'multiplierx/multiplier_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'multiplierx/multiplier_reg_reg[27]' (FDC) to 'multiplierx/multiplier_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'multiplierx/multiplier_reg_reg[28]' (FDC) to 'multiplierx/multiplier_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'multiplierx/multiplier_reg_reg[29]' (FDC) to 'multiplierx/multiplier_reg_reg[30]'
INFO: [Synth 8-3886] merging instance 'multiplierx/multiplier_reg_reg[30]' (FDC) to 'multiplierx/multiplier_reg_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multiplierx/\multiplier_reg_reg[31] )
INFO: [Synth 8-3886] merging instance 'combinee_top/counter_reg_rep[0]' (FDCE) to 'combinee_top/counter_reg[0]'
INFO: [Synth 8-3886] merging instance 'combinee_top/counter_reg_rep[1]' (FDCE) to 'combinee_top/counter_reg[1]'
INFO: [Synth 8-3886] merging instance 'combinee_top/counter_reg_rep[2]' (FDCE) to 'combinee_top/counter_reg[2]'
INFO: [Synth 8-3886] merging instance 'combinee_top/counter_reg_rep[3]' (FDCE) to 'combinee_top/counter_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decimal_value_top2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decimal_value_top1_reg[0] )
INFO: [Synth 8-3886] merging instance 'combinee_top/plus_position_reg_rep[0]' (FDPE) to 'combinee_top/plus_position_reg[0]'
INFO: [Synth 8-3886] merging instance 'combinee_top/plus_position_reg_rep[1]' (FDPE) to 'combinee_top/plus_position_reg[1]'
INFO: [Synth 8-3886] merging instance 'combinee_top/plus_position_reg_rep[2]' (FDPE) to 'combinee_top/plus_position_reg[2]'
INFO: [Synth 8-3886] merging instance 'combinee_top/plus_position_reg_rep[3]' (FDPE) to 'combinee_top/plus_position_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (combinee_top/\state_reg[4] )
INFO: [Synth 8-3886] merging instance 'state_1_reg[4]' (FDE) to 'state_1_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\state_1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\state_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_reg)
INFO: [Synth 8-3886] merging instance 'sonuc_point_poz_reg[30]' (FDE) to 'sonuc_point_poz_reg[0]'
INFO: [Synth 8-3886] merging instance 'sonuc_point_poz_reg[29]' (FDE) to 'sonuc_point_poz_reg[0]'
INFO: [Synth 8-3886] merging instance 'sonuc_point_poz_reg[28]' (FDE) to 'sonuc_point_poz_reg[0]'
INFO: [Synth 8-3886] merging instance 'sonuc_point_poz_reg[27]' (FDE) to 'sonuc_point_poz_reg[0]'
INFO: [Synth 8-3886] merging instance 'sonuc_point_poz_reg[26]' (FDE) to 'sonuc_point_poz_reg[0]'
INFO: [Synth 8-3886] merging instance 'sonuc_point_poz_reg[25]' (FDE) to 'sonuc_point_poz_reg[0]'
INFO: [Synth 8-3886] merging instance 'sonuc_point_poz_reg[24]' (FDE) to 'sonuc_point_poz_reg[0]'
INFO: [Synth 8-3886] merging instance 'sonuc_point_poz_reg[23]' (FDE) to 'sonuc_point_poz_reg[0]'
INFO: [Synth 8-3886] merging instance 'sonuc_point_poz_reg[22]' (FDE) to 'sonuc_point_poz_reg[0]'
INFO: [Synth 8-3886] merging instance 'sonuc_point_poz_reg[21]' (FDE) to 'sonuc_point_poz_reg[0]'
INFO: [Synth 8-3886] merging instance 'sonuc_point_poz_reg[20]' (FDE) to 'sonuc_point_poz_reg[0]'
INFO: [Synth 8-3886] merging instance 'sonuc_point_poz_reg[19]' (FDE) to 'sonuc_point_poz_reg[0]'
INFO: [Synth 8-3886] merging instance 'sonuc_point_poz_reg[18]' (FDE) to 'sonuc_point_poz_reg[0]'
INFO: [Synth 8-3886] merging instance 'sonuc_point_poz_reg[17]' (FDE) to 'sonuc_point_poz_reg[0]'
INFO: [Synth 8-3886] merging instance 'sonuc_point_poz_reg[16]' (FDE) to 'sonuc_point_poz_reg[0]'
INFO: [Synth 8-3886] merging instance 'sonuc_point_poz_reg[15]' (FDE) to 'sonuc_point_poz_reg[0]'
INFO: [Synth 8-3886] merging instance 'sonuc_point_poz_reg[14]' (FDE) to 'sonuc_point_poz_reg[0]'
INFO: [Synth 8-3886] merging instance 'sonuc_point_poz_reg[13]' (FDE) to 'sonuc_point_poz_reg[0]'
INFO: [Synth 8-3886] merging instance 'sonuc_point_poz_reg[12]' (FDE) to 'sonuc_point_poz_reg[0]'
INFO: [Synth 8-3886] merging instance 'sonuc_point_poz_reg[11]' (FDE) to 'sonuc_point_poz_reg[0]'
INFO: [Synth 8-3886] merging instance 'sonuc_point_poz_reg[10]' (FDE) to 'sonuc_point_poz_reg[0]'
INFO: [Synth 8-3886] merging instance 'sonuc_point_poz_reg[9]' (FDE) to 'sonuc_point_poz_reg[7]'
INFO: [Synth 8-3886] merging instance 'sonuc_point_poz_reg[8]' (FDE) to 'sonuc_point_poz_reg[7]'
INFO: [Synth 8-3886] merging instance 'sonuc_point_poz_reg[6]' (FDE) to 'sonuc_point_poz_reg[5]'
INFO: [Synth 8-3886] merging instance 'sonuc_point_poz_reg[4]' (FDE) to 'sonuc_point_poz_reg[0]'
INFO: [Synth 8-3886] merging instance 'sonuc_point_poz_reg[0]' (FDE) to 'sonuc_point_poz_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sonuc_point_poz_reg[31] )
INFO: [Synth 8-3886] merging instance 'fp_bolmex/durum2_reg[25]' (FDE) to 'fp_bolmex/durum2_reg[1]'
INFO: [Synth 8-3886] merging instance 'fp_bolmex/durum2_reg[24]' (FDE) to 'fp_bolmex/durum2_reg[1]'
INFO: [Synth 8-3886] merging instance 'fp_bolmex/durum2_reg[28]' (FDE) to 'fp_bolmex/durum2_reg[1]'
INFO: [Synth 8-3886] merging instance 'fp_bolmex/durum2_reg[27]' (FDE) to 'fp_bolmex/durum2_reg[1]'
INFO: [Synth 8-3886] merging instance 'fp_bolmex/durum2_reg[29]' (FDE) to 'fp_bolmex/durum2_reg[1]'
INFO: [Synth 8-3886] merging instance 'fp_bolmex/durum2_reg[26]' (FDE) to 'fp_bolmex/durum2_reg[1]'
INFO: [Synth 8-3886] merging instance 'fp_bolmex/durum2_reg[21]' (FDE) to 'fp_bolmex/durum2_reg[1]'
INFO: [Synth 8-3886] merging instance 'fp_bolmex/durum2_reg[18]' (FDE) to 'fp_bolmex/durum2_reg[1]'
INFO: [Synth 8-3886] merging instance 'fp_bolmex/durum2_reg[17]' (FDE) to 'fp_bolmex/durum2_reg[1]'
INFO: [Synth 8-3886] merging instance 'fp_bolmex/durum2_reg[14]' (FDE) to 'fp_bolmex/durum2_reg[1]'
INFO: [Synth 8-3886] merging instance 'fp_bolmex/durum2_reg[20]' (FDE) to 'fp_bolmex/durum2_reg[1]'
INFO: [Synth 8-3886] merging instance 'fp_bolmex/durum2_reg[19]' (FDE) to 'fp_bolmex/durum2_reg[1]'
INFO: [Synth 8-3886] merging instance 'fp_bolmex/durum2_reg[16]' (FDE) to 'fp_bolmex/durum2_reg[1]'
INFO: [Synth 8-3886] merging instance 'fp_bolmex/durum2_reg[15]' (FDE) to 'fp_bolmex/durum2_reg[1]'
INFO: [Synth 8-3886] merging instance 'fp_bolmex/durum2_reg[23]' (FDE) to 'fp_bolmex/durum2_reg[1]'
INFO: [Synth 8-3886] merging instance 'fp_bolmex/durum2_reg[12]' (FDE) to 'fp_bolmex/durum2_reg[1]'
INFO: [Synth 8-3886] merging instance 'fp_bolmex/durum2_reg[22]' (FDE) to 'fp_bolmex/durum2_reg[1]'
INFO: [Synth 8-3886] merging instance 'fp_bolmex/durum2_reg[13]' (FDE) to 'fp_bolmex/durum2_reg[1]'
INFO: [Synth 8-3886] merging instance 'fp_bolmex/durum2_reg[11]' (FDE) to 'fp_bolmex/durum2_reg[1]'
INFO: [Synth 8-3886] merging instance 'fp_bolmex/durum2_reg[7]' (FDE) to 'fp_bolmex/durum2_reg[1]'
INFO: [Synth 8-3886] merging instance 'fp_bolmex/durum2_reg[1]' (FDE) to 'fp_bolmex/durum2_reg[2]'
INFO: [Synth 8-3886] merging instance 'fp_bolmex/durum2_reg[10]' (FDE) to 'fp_bolmex/durum2_reg[2]'
INFO: [Synth 8-3886] merging instance 'fp_bolmex/durum2_reg[9]' (FDE) to 'fp_bolmex/durum2_reg[2]'
INFO: [Synth 8-3886] merging instance 'fp_bolmex/durum2_reg[8]' (FDE) to 'fp_bolmex/durum2_reg[2]'
INFO: [Synth 8-3886] merging instance 'fp_bolmex/durum2_reg[6]' (FDE) to 'fp_bolmex/durum2_reg[2]'
INFO: [Synth 8-3886] merging instance 'fp_bolmex/durum2_reg[3]' (FDE) to 'fp_bolmex/durum2_reg[2]'
INFO: [Synth 8-3886] merging instance 'fp_bolmex/durum2_reg[5]' (FDE) to 'fp_bolmex/durum2_reg[2]'
INFO: [Synth 8-3886] merging instance 'fp_bolmex/durum2_reg[4]' (FDE) to 'fp_bolmex/durum2_reg[2]'
INFO: [Synth 8-3886] merging instance 'fp_bolmex/durum2_reg[31]' (FDE) to 'fp_bolmex/durum2_reg[2]'
INFO: [Synth 8-3886] merging instance 'fp_bolmex/durum2_reg[2]' (FDE) to 'fp_bolmex/durum2_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_bolmex/\durum2_reg[30] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1104.758 ; gain = 447.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+-------------+-------------+-----------+----------------------+---------------+
|Module Name  | RTL Object  | Inference | Size (Depth x Width) | Primitives    | 
+-------------+-------------+-----------+----------------------+---------------+
|combinee_top | memory_reg  | Implied   | 16 x 8               | RAM32M x 4	   | 
|uart_top     | RAM/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8	 | 
+-------------+-------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1104.758 ; gain = 447.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1118.031 ; gain = 460.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+-------------+-------------+-----------+----------------------+---------------+
|Module Name  | RTL Object  | Inference | Size (Depth x Width) | Primitives    | 
+-------------+-------------+-----------+----------------------+---------------+
|combinee_top | memory_reg  | Implied   | 16 x 8               | RAM32M x 4	   | 
|uart_top     | RAM/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8	 | 
+-------------+-------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1164.695 ; gain = 507.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1169.512 ; gain = 511.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1169.512 ; gain = 511.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 1169.512 ; gain = 511.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 1169.512 ; gain = 511.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1169.512 ; gain = 511.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1169.512 ; gain = 511.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |   399|
|3     |LUT1     |   176|
|4     |LUT2     |   931|
|5     |LUT3     |   434|
|6     |LUT4     |   489|
|7     |LUT5     |   475|
|8     |LUT6     |  1016|
|9     |MUXF7    |    13|
|10    |MUXF8    |     1|
|11    |RAM16X1S |     8|
|12    |RAM32M   |     4|
|13    |FDCE     |   170|
|14    |FDPE     |   128|
|15    |FDRE     |  2382|
|16    |FDSE     |     4|
|17    |IBUF     |     3|
|18    |OBUF     |     2|
+------+---------+------+

Report Instance Areas: 
+------+-----------------+-----------+------+
|      |Instance         |Module     |Cells |
+------+-----------------+-----------+------+
|1     |top              |           |  6636|
|2     |  RAM            |ram        |    17|
|3     |  combinee_top   |combinee   |  1283|
|4     |  fp_bolmex      |fp_bolme   |   694|
|5     |  fp_carpmax     |fp_carpma  |   584|
|6     |  fp_cikarmax    |fp_cikarma |   694|
|7     |  fp_int_donx    |fp_int_don |   322|
|8     |  fp_toplama     |fp_topla   |   738|
|9     |  int_fp_don_top |int_fp_don |   683|
|10    |  multiplierx    |multiplier |    16|
|11    |  uart_rx_ram    |uart_rx_t  |    86|
|12    |  uart_tx_ram    |uart_tx_t  |    60|
+------+-----------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1169.512 ; gain = 511.902
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 1169.512 ; gain = 383.781
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1169.512 ; gain = 511.902
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1181.566 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 425 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1181.566 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
177 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 1181.566 ; gain = 813.562
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1181.566 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Musa/test_project_6/test_project_6.runs/synth_1/uart_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file uart_top_utilization_synth.rpt -pb uart_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 13 16:09:31 2023...
