verilog work "Reg_4bit.vf"
verilog work "Add_sub_4bit.vf"
verilog work "SIPO_reg.vf"
verilog work "Parity_gen.vf"
verilog work "nin_counter.vf"
verilog work "decade_counter_new.vf"
verilog work "bit10datareg_to_transmit.vf"
verilog work "usart_transmiter.vf"
verilog work "usart_receiver.vf"
verilog work "test_usart.vf"
verilog work "test_usart_1.v"
verilog work "bit_11.vf"
verilog work "decade_counter.vf"
verilog work "C:/Xilinx/14.2/ISE_DS/ISE//verilog/src/glbl.v"
