xpm_cdc.sv,systemverilog,xpm,../../../../../../Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../ipstatic"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../Xilinx/Vivado/2024.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../ipstatic"
pll_50MHz_clk_wiz.v,verilog,xil_defaultlib,../../../tbs_core_ethernet_board.gen/sources_1/ip/pll_50MHz/pll_50MHz_clk_wiz.v,incdir="../../ipstatic"
pll_50MHz.v,verilog,xil_defaultlib,../../../tbs_core_ethernet_board.gen/sources_1/ip/pll_50MHz/pll_50MHz.v,incdir="../../ipstatic"
TBSSimVals_p.vhd,vhdl,xil_defaultlib,../../../../../../Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/sim/vhdl/TBSSimVals_p.vhd,incdir="../../ipstatic"
AdaptiveCtrlSimVals_p.vhd,vhdl,xil_defaultlib,../../../../../../Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/adaptive_threshold_control/sim/vhdl/AdaptiveCtrlSimVals_p.vhd,incdir="../../ipstatic"
adaptive_std_p.vhd,vhdl,xil_defaultlib,../../../../../../Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/adaptive_threshold_control/Spike-Buffering/sim/vhdl/adaptive_std_p.vhd,incdir="../../ipstatic"
adaptive_std_p.vhd,vhdl,xil_defaultlib,../../../../../../Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/adaptive_threshold_control/Weyls-Discrepancy/sim/vhdl/adaptive_std_p.vhd,incdir="../../ipstatic"
adaptive_std_p.vhd,vhdl,xil_defaultlib,../../../../../../Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/adaptive_threshold_control/sim/vhdl/adaptive_std_p.vhd,incdir="../../ipstatic"
spike_shift_reg_ea.vhd,vhdl,xil_defaultlib,../../../../../../Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/adaptive_threshold_control/Spike-Buffering/rtl/spike_shift_reg_ea.vhd,incdir="../../ipstatic"
spike_2_thermocode_ea.vhd,vhdl,xil_defaultlib,../../../../../../Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/adaptive_threshold_control/Spike-2-Thermocode/rtl/spike_2_thermocode_ea.vhd,incdir="../../ipstatic"
priority_encoder_ea.vhd,vhdl,xil_defaultlib,../../../../../../Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/adaptive_threshold_control/Priority-Encoder/rtl/priority_encoder_ea.vhd,incdir="../../ipstatic"
weyls_discrepancy_ea.vhd,vhdl,xil_defaultlib,../../../../../../Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/adaptive_threshold_control/Weyls-Discrepancy/rtl/weyls_discrepancy_ea.vhd,incdir="../../ipstatic"
adaptive_threshold_control_ea.vhd,vhdl,xil_defaultlib,../../../../../../Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/adaptive_threshold_control/rtl/adaptive_threshold_control_ea.vhd,incdir="../../ipstatic"
address_ea.vhd,vhdl,xil_defaultlib,../../../../../../Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/address_ea.vhd,incdir="../../ipstatic"
analog_trigger_ea.vhd,vhdl,xil_defaultlib,../../../../../../Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/analog_trigger/rtl/analog_trigger_ea.vhd,incdir="../../ipstatic"
std_p.vhd,vhdl,xil_defaultlib,../../../../../../Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/std_p.vhd,incdir="../../ipstatic"
cyclicShift_ea.vhd,vhdl,xil_defaultlib,../../../../../../Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/cyclicShift_ea.vhd,incdir="../../ipstatic"
sync_chain_ea.vhd,vhdl,xil_defaultlib,../../../../../../Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/sync_chain/rtl/sync_chain_ea.vhd,incdir="../../ipstatic"
dac_control_ea.vhd,vhdl,xil_defaultlib,../../../../../../Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/dac_control/rtl/dac_control_ea.vhd,incdir="../../ipstatic"
debouncer_ea.vhd,vhdl,xil_defaultlib,../../../../../../Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/debouncer/rtl/debouncer_ea.vhd,incdir="../../ipstatic"
dual_ram_ea.vhd,vhdl,xil_defaultlib,../../../../../../Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/dual_ram_ea.vhd,incdir="../../ipstatic"
synchronizer_ea.vhd,vhdl,xil_defaultlib,../../../../../../Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/synchronizer_ea.vhd,incdir="../../ipstatic"
vector_synchronizer_ea.vhd,vhdl,xil_defaultlib,../../../../../../Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/vector_synchronizer_ea.vhd,incdir="../../ipstatic"
ram_strobeGenerator_ea.vhd,vhdl,xil_defaultlib,../../../../../../Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ram_strobeGenerator_ea.vhd,incdir="../../ipstatic"
ethernet_tx_storage_ea.vhd,vhdl,xil_defaultlib,../../../../../../Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_tx_storage_ea.vhd,incdir="../../ipstatic"
ethernet_tx_controller_ea.vhd,vhdl,xil_defaultlib,../../../../../../Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_tx_controller_ea.vhd,incdir="../../ipstatic"
ethernet_tx_ea.vhd,vhdl,xil_defaultlib,../../../../../../Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_tx_ea.vhd,incdir="../../ipstatic"
ethernet_rx_storage_ea.vhd,vhdl,xil_defaultlib,../../../../../../Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_rx_storage_ea.vhd,incdir="../../ipstatic"
ethernet_rx_controller_ea.vhd,vhdl,xil_defaultlib,../../../../../../Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_rx_controller_ea.vhd,incdir="../../ipstatic"
ethernet_rx_ea.vhd,vhdl,xil_defaultlib,../../../../../../Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_rx_ea.vhd,incdir="../../ipstatic"
ethernet_ea.vhd,vhdl,xil_defaultlib,../../../../../../Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_ea.vhd,incdir="../../ipstatic"
memory2uart_ea.vhd,vhdl,xil_defaultlib,../../../../../../Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/memory2uart/rtl/memory2uart_ea.vhd,incdir="../../ipstatic"
sc_noc_generator_ea.vhd,vhdl,xil_defaultlib,../../../../../../Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/sc_noc_generator/rtl/sc_noc_generator_ea.vhd,incdir="../../ipstatic"
spike_detector_ea.vhd,vhdl,xil_defaultlib,../../../../../../Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/spike_detector/rtl/spike_detector_ea.vhd,incdir="../../ipstatic"
spike_encoder_ea.vhd,vhdl,xil_defaultlib,../../../../../../Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/spike_encoder/rtl/spike_encoder_ea.vhd,incdir="../../ipstatic"
spike_memory_ea.vhd,vhdl,xil_defaultlib,../../../../../../Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/spike_memory/rtl/spike_memory_ea.vhd,incdir="../../ipstatic"
time_measurement_ea.vhd,vhdl,xil_defaultlib,../../../../../../Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/time_measurement/rtl/time_measurement_ea.vhd,incdir="../../ipstatic"
uart_tx_ea.vhd,vhdl,xil_defaultlib,../../../../../../Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/uart/rtl/uart_tx_ea.vhd,incdir="../../ipstatic"
uart_rx_ea.vhd,vhdl,xil_defaultlib,../../../../../../Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/uart/rtl/uart_rx_ea.vhd,incdir="../../ipstatic"
uart_ea.vhd,vhdl,xil_defaultlib,../../../../../../Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/uart/rtl/uart_ea.vhd,incdir="../../ipstatic"
tbs_core_ethernet_ea.vhd,vhdl,xil_defaultlib,../../../../../../Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/rtl/tbs_core_ethernet_ea.vhd,incdir="../../ipstatic"
tbs_core_ethernet_board.vhd,vhdl,xil_defaultlib,../../../../../../Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/rtl/vivado_board/tbs_core_ethernet_board.vhd,incdir="../../ipstatic"
glbl.v,Verilog,xil_defaultlib,glbl.v
