// Seed: 929222111
module module_0 (
    input logic id_0,
    input id_1,
    output id_2,
    output id_3,
    output id_4
    , id_5
);
  assign id_2 = 1;
  always @(posedge 1) begin
    id_3 <= 1;
  end
  assign id_4[1] = 1'b0;
endmodule
