Selecting top level module syn_identify_core
@N: CG364 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":3756:7:3756:22|Synthesizing module clock2_en_reg_en

	WIDTH=32'b00000000000000000000000000000101
   Generated name = clock2_en_reg_en_5s

@N: CG364 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":7228:7:7228:17|Synthesizing module b8_nR_ymqrG

	b7_nUTZIuY=32'b00000000000000000000000000001010
	b8_Nr4_94ip=32'b00000000000000000000000000000101
	b8_Nr4_a8Up=5'b00000
	b9_VNkO_AHpU=32'b00000000000000000000000000000000
	b17_9ik_ncH_A7mWMdHkl=32'b00000000000000000000000000000000
	b8_Wy0n_V19=5'b00001
	b8_Wy0n_V8l=32'b00000000000000000000000111111110
   Generated name = b8_nR_ymqrG_10s_5s_0_0s_0s_1_510

@N: CG364 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":3818:7:3818:16|Synthesizing module b7_OCByLXC

	b7_nUTZIuY=32'b00000000000000000000000000001010
	b13_Ocm0f_TkA86EZ=4'b0000
	b13_Ocm0f_A7A86Rv=4'b0001
	b13_Ocm0f_HiP76Rv=4'b0010
	b13_Ocm0f_p5BT6Rv=4'b0011
	b12_Ocm0f_Q7B8qG=4'b0100
	b17_Ocm0f_TkQcUqbQVN5=4'b1101
	b8_Nr4_94ip=32'b00000000000000000000000000000101
	b8_Nr4_a8Up=5'b00000
	b7_Nr4_Yh8=5'b00001
	b9_Nr4_YoSpQ=5'b00010
	b7_Nr4_aj9=5'b11101
	b22_Nr4_Yh8_K58DYdFN5_avNJ=5'b00100
	b22_Nr4_Yh8_K58DYdFN5_EK2w=5'b01000
	b17_Nr4_Yh8_CTNEmG_rg=5'b10000
	b9_Vz2n_4X6U=5'b00000
	b10_Vz2n_397o8=5'b00011
	b8_Vz2n_S6k=5'b00101
	b9_Vz2n_O64Y=5'b00001
	b11_Vz2n_1V6Qca=5'b00010
	b9_Vz2n_AT6B=5'b00100
	b8_Vz2n_48l=5'b01000
	b10_c70EHoH6Cp=10'b0000000010
   Generated name = b7_OCByLXC_Z1

@N: CG364 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":509:7:509:17|Synthesizing module b8_1LbcQDr1

@N: CG364 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":594:7:594:18|Synthesizing module b9_O2yyf_fG2

@N: CG364 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":601:7:601:26|Synthesizing module b16_CRGcTCua_eH4_sui

@N: CG364 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":941:7:941:21|Synthesizing module b11_PSyil9s1fkT

@N: CG364 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":549:7:549:14|Synthesizing module b5_nvmFL

	b5_2Rs0m=32'b00000000000000000000010101010101
   Generated name = b5_nvmFL_1365s

@N: CG364 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":3691:7:3691:16|Synthesizing module b7_PfFzrNY

@N: CG364 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":7404:7:7404:12|Synthesizing module b3_12m

@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":7473:15:7473:29|No assignment to b11_SLyy_NrGD_F
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":7474:15:7474:30|No assignment to b12_SLyy_NrGD_Fp
@N: CG364 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6981:7:6981:22|Synthesizing module b12_nvmFL_la1xyH

@N: CG364 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":7052:7:7052:16|Synthesizing module b7_PLF_6lN

@N: CG364 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":7117:7:7117:12|Synthesizing module b3_uKr

@N: CG364 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6334:7:6334:29|Synthesizing module b19_nczQ_DYg_YFaRM_oUoP

	b5_Dj4n7=32'b00000000000000000000000000100000
	b7_57Y994K=32'b00000000000000000000000000000001
   Generated name = b19_nczQ_DYg_YFaRM_oUoP_32s_1s

@N: CG364 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6334:7:6334:29|Synthesizing module b19_nczQ_DYg_YFaRM_oUoP

	b5_Dj4n7=32'b00000000000000000000000000011000
	b7_57Y994K=32'b00000000000000000000000000000001
   Generated name = b19_nczQ_DYg_YFaRM_oUoP_24s_1s

@N: CG364 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6097:7:6097:23|Synthesizing module b13_vFW_xNywD_EdR

	b10_oFTt_arxt4=32'b00000000000000000000000111001101
	b13_iLsGfWL_Gqyva=32'b00000000000000000000000000001010
	b5_ooG0m=32'b00000000000000000000010000000000
	b8_vFWZ3nCa=32'b00000000000000000000000000000000
   Generated name = b13_vFW_xNywD_EdR_461s_10s_1024s_0s

@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_0_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_1_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_2_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_3_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_4_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_5_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_6_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_7_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_8_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_9_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_10_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_11_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_12_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_13_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_14_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_15_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_16_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_17_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_18_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_19_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_20_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_21_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_22_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_23_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_24_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_25_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_26_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_27_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_28_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_29_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_30_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_31_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_32_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_33_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_34_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_35_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_36_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_37_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_38_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_39_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_40_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_41_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_42_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_43_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_44_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_45_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_46_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_47_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_48_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_49_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_50_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_51_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_52_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_53_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_54_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_55_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_56_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_57_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_58_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_59_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_60_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_61_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_62_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_63_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_64_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_65_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_66_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_67_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_68_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_69_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_70_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_71_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_72_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_73_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_74_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_75_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_76_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_77_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_78_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_79_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_80_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_81_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_82_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_83_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_84_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_85_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_86_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_87_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_88_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_89_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_90_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_91_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_92_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_93_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_94_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_95_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_96_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_97_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_98_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_99_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_100_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_101_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_102_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_103_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_104_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_105_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_106_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_107_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_108_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_109_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_110_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_111_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_112_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_113_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_114_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_115_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_116_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_117_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_118_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_119_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_120_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_121_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_122_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_123_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_124_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_125_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_126_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_127_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_128_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_129_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_130_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_131_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_132_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_133_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_134_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_135_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_136_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_137_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_138_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_139_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_140_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_141_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_142_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_143_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_144_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_145_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_146_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_147_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_148_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_149_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_150_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_151_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_152_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_153_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_154_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_155_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_156_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_157_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_158_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_159_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_160_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_161_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_162_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_163_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_164_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_165_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_166_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_167_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_168_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_169_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_170_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_171_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_172_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_173_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_174_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_175_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_176_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_177_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_178_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_179_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_180_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_181_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_182_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_183_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_184_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_185_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_186_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_187_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_188_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_189_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_190_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_191_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_192_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_193_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_194_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_195_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_196_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_197_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_198_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_199_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_200_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_201_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_202_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_203_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_204_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_205_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_206_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_207_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_208_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_209_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_210_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_211_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_212_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_213_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_214_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_215_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_216_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_217_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_218_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_219_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_220_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_221_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_222_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_223_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_224_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_225_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_226_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_227_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_228_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_229_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_230_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_231_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_232_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_233_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_234_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_235_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_236_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_237_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_238_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_239_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_240_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_241_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_242_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_243_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_244_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_245_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_246_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_247_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_248_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_249_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_250_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_251_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_252_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_253_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_254_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_255_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_256_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_257_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_258_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_259_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_260_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_261_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_262_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_263_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_264_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_265_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_266_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_267_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_268_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_269_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_270_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_271_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_272_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_273_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_274_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_275_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_276_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_277_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_278_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_279_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_280_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_281_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_282_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_283_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_284_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_285_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_286_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_287_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_288_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_289_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_290_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_291_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_292_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_293_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_294_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_295_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_296_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_297_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_298_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_299_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_300_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_301_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_302_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_303_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_304_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_305_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_306_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_307_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_308_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_309_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_310_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_311_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_312_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_313_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_314_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_315_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_316_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_317_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_318_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_319_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_320_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_321_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_322_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_323_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_324_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_325_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_326_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_327_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_328_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_329_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_330_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_331_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_332_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_333_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_334_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_335_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_336_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_337_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_338_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_339_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_340_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_341_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_342_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_343_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_344_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_345_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_346_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_347_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_348_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_349_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_350_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_351_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_352_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_353_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_354_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_355_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_356_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_357_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_358_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_359_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_360_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_361_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_362_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_363_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_364_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_365_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_366_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_367_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_368_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_369_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_370_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_371_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_372_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_373_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_374_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_375_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_376_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_377_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_378_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_379_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_380_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_381_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_382_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_383_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_384_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_385_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_386_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_387_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_388_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_389_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_390_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_391_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_392_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_393_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_394_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_395_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_396_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_397_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_398_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_399_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_400_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_401_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_402_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_403_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_404_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_405_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_406_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_407_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_408_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_409_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_410_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_411_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_412_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_413_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_414_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_415_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_416_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_417_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_418_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_419_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_420_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_421_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_422_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_423_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_424_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_425_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_426_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_427_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_428_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_429_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_430_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_431_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_432_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_433_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_434_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_435_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_436_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_437_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_438_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_439_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_440_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_441_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_442_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_443_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_444_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_445_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_446_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_447_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_448_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_449_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_450_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_451_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_452_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_453_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_454_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_455_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_456_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_457_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_458_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_459_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_460_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_461_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_462_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_463_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_464_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_465_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_466_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_467_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_468_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_469_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_470_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_471_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_472_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_473_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_474_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_475_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_476_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_477_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_478_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_479_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_480_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_481_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_482_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_483_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_484_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_485_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_486_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_487_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_488_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_489_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_490_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_491_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_492_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_493_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_494_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_495_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_496_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_497_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_498_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_499_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_500_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_501_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_502_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_503_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_504_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_505_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_506_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_507_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_508_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_509_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_510_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_511_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_512_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_513_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_514_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_515_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_516_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_517_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_518_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_519_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_520_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_521_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_522_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_523_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_524_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_525_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_526_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_527_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_528_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_529_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_530_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_531_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_532_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_533_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_534_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_535_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_536_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_537_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_538_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_539_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_540_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_541_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_542_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_543_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_544_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_545_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_546_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_547_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_548_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_549_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_550_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_551_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_552_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_553_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_554_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_555_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_556_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_557_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_558_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_559_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_560_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_561_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_562_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_563_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_564_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_565_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_566_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_567_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_568_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_569_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_570_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_571_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_572_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_573_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_574_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_575_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_576_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_577_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_578_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_579_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_580_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_581_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_582_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_583_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_584_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_585_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_586_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_587_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_588_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_589_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_590_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_591_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_592_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_593_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_594_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_595_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_596_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_597_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_598_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_599_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_600_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_601_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_602_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_603_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_604_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_605_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_606_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_607_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_608_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_609_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_610_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_611_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_612_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_613_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_614_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_615_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_616_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_617_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_618_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_619_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_620_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_621_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_622_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_623_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_624_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_625_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_626_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_627_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_628_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_629_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_630_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_631_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_632_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_633_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_634_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_635_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_636_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_637_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_638_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_639_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_640_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_641_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_642_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_643_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_644_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_645_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_646_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_647_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_648_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_649_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_650_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_651_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_652_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_653_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_654_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_655_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_656_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_657_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_658_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_659_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_660_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_661_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_662_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_663_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_664_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_665_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_666_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_667_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_668_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_669_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_670_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_671_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_672_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_673_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_674_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_675_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_676_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_677_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_678_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_679_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_680_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_681_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_682_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_683_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_684_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_685_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_686_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_687_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_688_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_689_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_690_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_691_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_692_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_693_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_694_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_695_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_696_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_697_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_698_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_699_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_700_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_701_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_702_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_703_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_704_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_705_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_706_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_707_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_708_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_709_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_710_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_711_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_712_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_713_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_714_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_715_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_716_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_717_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_718_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_719_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_720_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_721_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_722_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_723_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_724_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_725_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_726_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_727_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_728_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_729_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_730_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_731_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_732_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_733_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_734_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_735_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_736_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_737_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_738_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_739_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_740_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_741_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_742_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_743_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_744_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_745_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_746_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_747_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_748_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_749_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_750_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_751_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_752_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_753_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_754_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_755_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_756_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_757_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_758_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_759_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_760_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_761_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_762_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_763_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_764_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_765_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_766_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_767_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_768_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_769_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_770_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_771_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_772_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_773_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_774_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_775_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_776_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_777_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_778_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_779_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_780_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_781_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_782_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_783_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_784_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_785_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_786_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_787_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_788_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_789_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_790_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_791_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_792_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_793_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_794_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_795_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_796_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_797_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_798_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_799_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_800_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_801_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_802_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_803_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_804_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_805_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_806_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_807_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_808_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_809_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_810_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_811_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_812_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_813_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_814_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_815_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_816_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_817_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_818_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_819_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_820_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_821_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_822_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_823_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_824_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_825_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_826_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_827_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_828_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_829_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_830_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_831_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_832_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_833_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_834_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_835_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_836_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_837_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_838_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_839_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_840_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_841_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_842_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_843_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_844_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_845_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_846_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_847_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_848_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_849_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_850_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_851_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_852_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_853_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_854_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_855_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_856_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_857_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_858_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_859_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_860_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_861_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_862_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_863_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_864_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_865_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_866_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_867_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_868_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_869_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_870_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_871_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_872_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_873_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_874_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_875_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_876_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_877_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_878_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_879_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_880_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_881_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_882_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_883_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_884_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_885_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_886_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_887_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_888_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_889_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_890_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_891_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_892_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_893_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_894_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_895_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_896_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_897_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_898_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_899_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_900_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_901_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_902_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_903_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_904_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_905_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_906_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_907_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_908_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_909_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_910_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_911_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_912_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_913_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_914_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_915_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_916_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_917_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_918_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_919_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_920_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_921_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_922_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_923_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_924_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_925_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_926_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_927_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_928_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_929_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_930_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_931_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_932_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_933_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_934_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_935_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_936_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_937_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_938_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_939_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_940_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_941_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_942_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_943_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_944_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_945_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_946_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_947_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_948_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_949_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_950_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_951_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_952_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_953_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_954_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_955_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_956_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_957_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_958_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_959_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_960_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_961_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_962_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_963_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_964_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_965_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_966_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_967_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_968_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_969_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_970_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_971_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_972_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_973_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_974_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_975_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_976_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_977_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_978_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_979_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_980_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_981_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_982_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_983_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_984_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_985_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_986_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_987_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_988_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_989_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_990_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_991_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_992_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_993_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_994_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_995_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_996_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_997_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_998_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_999_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_1000_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_1001_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_1002_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_1003_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_1004_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_1005_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_1006_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_1007_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_1008_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_1009_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_1010_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_1011_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_1012_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_1013_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_1014_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_1015_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_1016_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_1017_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_1018_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_1019_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_1020_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_1021_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_1022_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6110:27:6110:38|No assignment to b9_SoW_TWsrw_1023_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_0_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_1_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_2_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_3_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_4_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_5_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_6_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_7_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_8_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_9_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_10_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_11_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_12_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_13_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_14_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_15_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_16_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_17_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_18_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_19_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_20_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_21_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_22_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_23_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_24_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_25_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_26_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_27_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_28_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_29_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_30_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_31_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_32_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_33_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_34_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_35_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_36_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_37_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_38_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_39_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_40_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_41_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_42_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_43_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_44_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_45_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_46_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_47_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_48_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_49_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_50_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_51_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_52_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_53_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_54_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_55_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_56_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_57_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_58_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_59_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_60_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_61_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_62_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_63_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_64_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_65_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_66_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_67_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_68_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_69_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_70_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_71_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_72_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_73_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_74_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_75_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_76_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_77_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_78_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_79_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_80_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_81_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_82_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_83_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_84_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_85_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_86_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_87_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_88_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_89_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_90_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_91_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_92_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_93_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_94_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_95_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_96_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_97_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_98_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_99_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_100_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_101_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_102_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_103_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_104_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_105_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_106_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_107_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_108_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_109_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_110_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_111_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_112_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_113_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_114_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_115_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_116_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_117_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_118_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_119_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_120_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_121_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_122_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_123_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_124_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_125_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_126_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_127_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_128_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_129_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_130_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_131_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_132_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_133_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_134_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_135_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_136_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_137_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_138_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_139_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_140_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_141_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_142_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_143_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_144_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_145_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_146_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_147_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_148_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_149_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_150_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_151_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_152_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_153_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_154_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_155_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_156_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_157_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_158_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_159_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_160_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_161_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_162_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_163_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_164_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_165_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_166_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_167_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_168_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_169_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_170_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_171_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_172_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_173_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_174_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_175_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_176_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_177_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_178_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_179_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_180_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_181_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_182_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_183_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_184_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_185_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_186_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_187_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_188_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_189_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_190_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_191_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_192_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_193_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_194_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_195_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_196_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_197_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_198_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_199_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_200_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_201_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_202_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_203_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_204_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_205_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_206_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_207_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_208_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_209_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_210_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_211_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_212_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_213_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_214_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_215_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_216_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_217_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_218_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_219_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_220_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_221_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_222_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_223_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_224_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_225_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_226_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_227_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_228_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_229_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_230_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_231_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_232_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_233_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_234_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_235_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_236_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_237_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_238_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_239_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_240_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_241_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_242_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_243_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_244_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_245_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_246_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_247_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_248_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_249_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_250_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_251_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_252_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_253_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_254_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_255_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_256_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_257_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_258_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_259_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_260_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_261_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_262_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_263_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_264_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_265_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_266_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_267_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_268_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_269_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_270_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_271_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_272_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_273_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_274_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_275_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_276_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_277_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_278_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_279_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_280_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_281_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_282_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_283_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_284_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_285_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_286_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_287_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_288_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_289_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_290_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_291_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_292_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_293_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_294_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_295_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_296_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_297_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_298_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_299_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_300_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_301_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_302_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_303_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_304_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_305_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_306_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_307_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_308_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_309_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_310_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_311_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_312_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_313_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_314_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_315_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_316_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_317_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_318_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_319_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_320_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_321_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_322_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_323_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_324_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_325_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_326_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_327_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_328_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_329_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_330_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_331_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_332_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_333_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_334_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_335_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_336_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_337_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_338_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_339_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_340_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_341_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_342_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_343_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_344_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_345_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_346_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_347_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_348_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_349_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_350_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_351_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_352_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_353_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_354_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_355_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_356_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_357_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_358_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_359_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_360_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_361_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_362_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_363_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_364_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_365_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_366_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_367_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_368_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_369_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_370_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_371_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_372_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_373_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_374_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_375_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_376_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_377_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_378_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_379_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_380_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_381_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_382_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_383_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_384_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_385_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_386_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_387_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_388_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_389_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_390_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_391_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_392_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_393_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_394_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_395_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_396_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_397_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_398_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_399_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_400_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_401_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_402_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_403_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_404_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_405_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_406_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_407_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_408_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_409_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_410_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_411_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_412_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_413_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_414_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_415_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_416_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_417_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_418_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_419_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_420_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_421_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_422_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_423_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_424_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_425_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_426_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_427_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_428_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_429_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_430_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_431_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_432_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_433_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_434_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_435_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_436_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_437_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_438_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_439_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_440_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_441_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_442_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_443_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_444_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_445_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_446_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_447_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_448_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_449_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_450_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_451_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_452_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_453_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_454_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_455_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_456_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_457_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_458_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_459_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_460_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_461_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_462_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_463_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_464_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_465_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_466_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_467_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_468_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_469_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_470_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_471_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_472_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_473_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_474_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_475_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_476_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_477_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_478_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_479_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_480_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_481_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_482_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_483_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_484_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_485_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_486_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_487_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_488_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_489_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_490_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_491_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_492_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_493_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_494_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_495_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_496_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_497_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_498_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_499_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_500_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_501_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_502_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_503_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_504_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_505_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_506_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_507_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_508_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_509_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_510_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_511_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_512_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_513_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_514_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_515_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_516_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_517_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_518_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_519_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_520_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_521_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_522_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_523_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_524_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_525_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_526_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_527_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_528_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_529_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_530_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_531_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_532_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_533_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_534_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_535_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_536_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_537_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_538_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_539_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_540_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_541_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_542_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_543_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_544_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_545_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_546_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_547_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_548_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_549_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_550_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_551_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_552_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_553_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_554_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_555_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_556_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_557_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_558_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_559_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_560_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_561_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_562_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_563_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_564_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_565_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_566_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_567_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_568_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_569_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_570_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_571_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_572_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_573_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_574_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_575_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_576_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_577_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_578_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_579_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_580_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_581_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_582_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_583_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_584_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_585_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_586_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_587_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_588_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_589_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_590_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_591_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_592_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_593_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_594_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_595_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_596_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_597_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_598_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_599_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_600_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_601_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_602_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_603_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_604_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_605_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_606_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_607_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_608_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_609_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_610_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_611_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_612_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_613_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_614_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_615_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_616_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_617_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_618_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_619_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_620_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_621_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_622_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_623_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_624_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_625_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_626_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_627_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_628_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_629_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_630_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_631_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_632_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_633_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_634_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_635_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_636_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_637_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_638_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_639_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_640_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_641_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_642_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_643_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_644_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_645_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_646_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_647_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_648_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_649_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_650_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_651_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_652_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_653_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_654_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_655_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_656_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_657_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_658_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_659_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_660_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_661_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_662_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_663_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_664_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_665_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_666_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_667_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_668_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_669_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_670_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_671_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_672_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_673_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_674_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_675_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_676_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_677_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_678_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_679_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_680_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_681_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_682_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_683_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_684_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_685_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_686_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_687_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_688_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_689_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_690_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_691_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_692_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_693_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_694_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_695_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_696_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_697_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_698_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_699_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_700_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_701_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_702_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_703_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_704_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_705_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_706_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_707_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_708_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_709_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_710_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_711_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_712_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_713_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_714_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_715_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_716_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_717_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_718_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_719_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_720_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_721_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_722_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_723_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_724_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_725_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_726_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_727_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_728_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_729_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_730_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_731_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_732_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_733_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_734_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_735_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_736_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_737_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_738_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_739_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_740_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_741_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_742_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_743_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_744_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_745_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_746_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_747_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_748_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_749_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_750_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_751_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_752_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_753_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_754_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_755_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_756_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_757_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_758_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_759_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_760_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_761_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_762_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_763_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_764_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_765_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_766_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_767_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_768_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_769_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_770_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_771_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_772_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_773_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_774_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_775_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_776_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_777_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_778_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_779_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_780_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_781_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_782_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_783_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_784_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_785_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_786_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_787_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_788_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_789_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_790_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_791_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_792_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_793_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_794_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_795_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_796_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_797_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_798_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_799_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_800_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_801_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_802_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_803_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_804_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_805_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_806_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_807_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_808_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_809_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_810_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_811_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_812_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_813_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_814_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_815_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_816_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_817_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_818_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_819_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_820_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_821_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_822_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_823_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_824_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_825_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_826_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_827_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_828_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_829_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_830_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_831_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_832_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_833_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_834_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_835_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_836_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_837_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_838_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_839_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_840_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_841_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_842_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_843_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_844_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_845_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_846_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_847_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_848_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_849_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_850_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_851_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_852_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_853_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_854_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_855_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_856_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_857_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_858_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_859_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_860_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_861_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_862_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_863_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_864_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_865_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_866_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_867_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_868_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_869_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_870_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_871_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_872_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_873_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_874_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_875_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_876_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_877_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_878_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_879_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_880_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_881_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_882_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_883_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_884_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_885_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_886_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_887_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_888_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_889_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_890_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_891_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_892_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_893_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_894_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_895_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_896_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_897_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_898_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_899_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_900_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_901_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_902_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_903_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_904_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_905_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_906_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_907_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_908_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_909_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_910_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_911_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_912_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_913_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_914_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_915_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_916_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_917_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_918_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_919_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_920_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_921_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_922_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_923_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_924_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_925_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_926_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_927_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_928_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_929_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_930_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_931_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_932_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_933_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_934_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_935_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_936_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_937_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_938_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_939_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_940_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_941_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_942_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_943_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_944_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_945_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_946_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_947_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_948_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_949_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_950_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_951_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_952_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_953_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_954_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_955_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_956_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_957_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_958_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_959_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_960_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_961_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_962_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_963_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_964_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_965_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_966_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_967_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_968_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_969_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_970_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_971_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_972_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_973_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_974_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_975_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_976_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_977_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_978_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_979_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_980_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_981_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_982_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_983_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_984_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_985_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_986_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_987_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_988_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_989_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_990_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_991_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_992_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_993_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_994_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_995_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_996_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_997_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_998_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_999_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_1000_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_1001_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_1002_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_1003_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_1004_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_1005_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_1006_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_1007_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_1008_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_1009_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_1010_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_1011_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_1012_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_1013_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_1014_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_1015_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_1016_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_1017_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_1018_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_1019_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_1020_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_1021_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_1022_
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6111:27:6111:37|No assignment to b8_SoW_rDf1_1023_
@N: CL134 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6136:3:6136:8|Found RAM b3_SoW, depth=1024, width=461
@N: CG364 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6149:7:6149:21|Synthesizing module b11_SoWyP0zEFKY

	b9_Vjx_R4Xlx=32'b00000000000000000000000111001101
	b7_crO_j2S=32'b00000000000000000000000000000000
	b9_crO_R4Xlx=32'b00000000000000000000000000000110
	b15_c70EHoH_rJ_KWLZ=32'b00000000000000000000000000000000
	b11_c70EHoH_BUD=32'b00000000000000000000000000000010
	b15_c70EHoH_BUD_Wvc=32'b00000000000000000000000000000010
	b14_6w28aATpE_eA21=32'b00000000000000000000000000000000
	b19_YkH9y3_loSD9iv_BZ6Y=32'b00000000000000000000000000000000
	b13_0jf_o6U5E_aDm=32'b00000000000000000000000000000010
	b12_0aYfj_dkCC7W=32'b00000000000000000000000000000000
   Generated name = b11_SoWyP0zEFKY_461s_0s_6s_0s_2s_2s_0s_0s_2s_0s

@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6182:27:6182:34|No assignment to b5_PRWcJ
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6183:27:6183:36|No assignment to b7_PRWcJ_l
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6185:8:6185:18|No assignment to b8_2S5I_CuY
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6186:8:6186:22|No assignment to b11_oRB_MqCD2_y
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6189:8:6189:19|No assignment to b9_PSyil9s_2
@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6190:9:6190:23|No assignment to wire b11_PSyil9s_8tZ

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6191:28:6191:39|No assignment to wire b9_ofmZd_rGt

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6192:9:6192:22|No assignment to wire b10_nZ5I_F_DbL

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6193:9:6193:47|No assignment to wire b12_oFTt_v5rb3b4

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6196:8:6196:19|No assignment to wire b9_db5G_vMEj

@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6198:7:6198:21|No assignment to b11_db5G_vMEj_y
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6211:11:6211:11|No assignment to i
@W: CL271 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6238:12:6238:17|Pruning bits 460 to 455 of genblk2.b5_oRB_C[460:0] -- not in use ...

@N: CG364 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":5622:7:5622:21|Synthesizing module b11_OFWNT9s_8tZ

	b9_Vjx_eo2lx=32'b00000000000000000000010000000000
	b9_Vjx_R4Xlx=32'b00000000000000000000000000000000
	b14_Vjx_c8XT_z6GeE=32'b00000000000000000000000000001010
	b15_Vjx_p21ii_NC2XC=32'b00000000000000000000000111000111
	b9_WjRr_jVdU=32'b01001001010010010100001101000101
	b8_Nz1_94ip=32'b00000000000000000000000000000001
	b7_crO_j2S=32'b00000000000000000000000000000000
	b9_crO_R4Xlx=32'b00000000000000000000000000000110
	b11_Nku_poqpEpq=32'b00000000000000000000000000000000
	b15_c70EHoH_rJ_KWLZ=32'b00000000000000000000000000000000
	b11_c70EHoH_BUD=32'b00000000000000000000000000000010
	b14_6w28aATpE_eA21=32'b00000000000000000000000000000000
	b19_YkH9y3_loSD9iv_BZ6Y=32'b00000000000000000000000000000000
	b10_4wIEYd_kN0=32'b00000000000000000000000000000000
	b11_9ik_qSTC7cU=32'b00000000000000000000000000000001
	b7_57Y994K=32'b00000000000000000000000000000001
	b9_VNkO_AHpU=32'b00000000000000000000000000000000
	b24_9ik_es87ISX_XJNC2m_z6RwK=32'b00000000000000000000000000000000
	b12_0aYfj_dkCC7W=32'b00000000000000000000000000000000
	b17_9ik_ncH_A7mWMdHkl=32'b00000000000000000000000000000000
	b17_Wy0n_8DC_JmqZ_tNy=32'b00000000000000000000000000100111
	b10_Wy0n_817zm=32'b00000000000000000000000000000000
	b17_Wy0n_3VdJTq_21OJY=32'b00000000000000000000010000000000
	b16_Vr2VqA64AQlf_vHB=32'b00000000000000000000000000000000
	b13_crO_94q_hSaSV=32'b00000000000000000000000111001101
	b11_9ik_ihB_A7m=32'b00000000000000000000000000000000
	b20_9ik_e697_J4K7vZs02CK=32'b00000000000000000000000000000000
	b7_ah_9e8H=6'b111000
	b14_Vl8gboH_z88SbG=6'b111001
   Generated name = b11_OFWNT9s_8tZ_Z2

@W: CS263 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6081:16:6081:34|Port-width mismatch for port b3_oRB. Formal has width 461, Actual 455
@W: CS263 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6083:18:6083:25|Port-width mismatch for port b5_ofmZd. Formal has width 461, Actual 455
@W: CL169 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":5959:2:5959:7|Pruning register b14_2_St6KCa_jHv_9[9:0] 

@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":5951:2:5951:7|Register bit b7_SZJ1fDs is always 0, optimizing ...
@N: CG364 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":7517:7:7517:10|Synthesizing module IICE

@W: CG781 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":7716:9:7716:14|Undriven input b7_OFWNT9L on instance b3_SoW, tying to 0
@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect

	w=32'b00000000000000000000000000000001
	tag=200'b01101100011001010110010001011111011010010110011101101100011011110110111101011111001100000010111001100110011000010110001001011111011000110110110001101011010111110011000100110110010011010100100001111010
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_1s_led_igloo_0.fab_clk_16MHz_5s_1

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect

	w=32'b00000000000000000000000000001111
	tag=112'b0110110001100101011001000101111101101001011001110110110001101111011011110101111100110000001011100100001001010111
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_15s_led_igloo_0.BW_5s_1

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect

	w=32'b00000000000000000000000000001111
	tag=144'b011011000110010101100100010111110110100101100111011011000110111101101111010111110011000000101110010000100101011101011111011011110111010101110100
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_15s_led_igloo_0.BW_out_5s_1

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect

	w=32'b00000000000000000000000000000001
	tag=176'b01101100011001010110010001011111011010010110011101101100011011110110111101011111001100000010111001010011010001010100111001010011010001010101111101000011010100110101111100110001
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_1s_led_igloo_0.SENSE_CS_1_5s_1

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect

	w=32'b00000000000000000000000000000010
	tag=168'b011011000110010101100100010111110110100101100111011011000110111101101111010111110011000000101110010100110100010101001110010100110100010101011111010001000100100101001110
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_2s_led_igloo_0.SENSE_DIN_5s_1

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect

	w=32'b00000000000000000000000000000010
	tag=176'b01101100011001010110010001011111011010010110011101101100011011110110111101011111001100000010111001010011010001010100111001010011010001010101111101000100010011110101010101010100
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_2s_led_igloo_0.SENSE_DOUT_5s_1

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect

	w=32'b00000000000000000000000000000001
	tag=160'b0110110001100101011001000101111101101001011001110110110001101111011011110101111100110000001011100110001101101100011010110101111101100100011000010110001100110001
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_1s_led_igloo_0.clk_dac1_5s_1

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect

	w=32'b00000000000000000000000000000001
	tag=160'b0110110001100101011001000101111101101001011001110110110001101111011011110101111100110000001011100110001101101100011010110101111101100100011000010110001100110010
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_1s_led_igloo_0.clk_dac2_5s_1

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect

	w=32'b00000000000000000000000000001001
	tag=152'b01101100011001010110010001011111011010010110011101101100011011110110111101011111001100000010111001100100011000010110001100110001010111110110010001100010
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_9s_led_igloo_0.dac1_db_5s_1

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect

	w=32'b00000000000000000000000000001001
	tag=168'b011011000110010101100100010111110110100101100111011011000110111101101111010111110011000000101110011001000110000101100011010111110110001101101111011101010110111001110100
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_9s_led_igloo_0.dac_count_5s_1

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect

	w=32'b00000000000000000000000001001000
	tag=168'b011011000110010101100100010111110110100101100111011011000110111101101111010111110011000000101110011001000110000101110100011000010101111100110010011000010110010001100011
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_72s_led_igloo_0.data_2adc_5s_1

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect

	w=32'b00000000000000000000000001101100
	tag=200'b01101100011001010110010001011111011010010110011101101100011011110110111101011111001100000010111001100100011000010111010001100001010111110110011001110010011011110110110101011111011000010110010001100011
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_108s_led_igloo_0.data_from_adc_5s_1

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect

	w=32'b00000000000000000000000000001000
	tag=152'b01101100011001010110010001011111011010010110011101101100011011110110111101011111001100000010111001100100011001000111001101011111011000110110111101110011
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s_led_igloo_0.dds_cos_5s_1

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect

	w=32'b00000000000000000000000000001000
	tag=152'b01101100011001010110010001011111011010010110011101101100011011110110111101011111001100000010111001100100011001000111001101011111011100110110100101101110
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s_led_igloo_0.dds_sin_5s_1

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect

	w=32'b00000000000000000000000000000001
	tag=192'b011011000110010101100100010111110110100101100111011011000110111101101111010111110011000000101110011001100110000101100010010111110110001101101100011010110101111100111000010011010100100001111010
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_1s_led_igloo_0.fab_clk_8MHz_5s_1

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect

	w=32'b00000000000000000000000000001111
	tag=176'b01101100011001010110010001011111011010010110011101101100011011110110111101011111001100000010111001100110011100000110011101100001010111110110001101101111011101010110111001110100
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_15s_led_igloo_0.fpga_count_5s_1

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect

	w=32'b00000000000000000000000000001111
	tag=192'b011011000110010101100100010111110110100101100111011011000110111101101111010111110011000000101110011001100111000001100111011000010101111101110011011010000110100101100110011101000101111100110010
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_15s_led_igloo_0.fpga_shift_2_5s_1

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect

	w=32'b00000000000000000000000000001000
	tag=192'b011011000110010101100100010111110110100101100111011011000110111101101111010111110011000000101110011001100111001001011111011000010110010001100011010111110110001101101111011101010110111001110100
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s_led_igloo_0.fr_adc_count_5s_1

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect

	w=32'b00000000000000000000000000001000
	tag=192'b011011000110010101100100010111110110100101100111011011000110111101101111010111110011000000101110011001100111001001011111011001000110000101100011010111110110001101101111011101010110111001110100
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s_led_igloo_0.fr_dac_count_5s_1

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect

	w=32'b00000000000000000000000000100000
	tag=128'b01101100011001010110010001011111011010010110011101101100011011110110111101011111001100000010111001100110011100100110010101110001
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_32s_led_igloo_0.freq_5s_1

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect

	w=32'b00000000000000000000000000000001
	tag=144'b011011000110010101100100010111110110100101100111011011000110111101101111010111110011000000101110011011110110001101101100011010110101111100110001
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_1s_led_igloo_0.oclk_1_5s_1

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect

	w=32'b00000000000000000000000000000010
	tag=168'b011011000110010101100100010111110110100101100111011011000110111101101111010111110011000000101110011100110110010001110110010111110110001101101111011101010110111001110100
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_2s_led_igloo_0.sdv_count_5s_1

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect

	w=32'b00000000000000000000000000010000
	tag=136'b0110110001100101011001000101111101101001011001110110110001101111011011110101111100110000001011100111010001100101011011010111000000110001
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_16s_led_igloo_0.temp1_5s_1

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect

	w=32'b00000000000000000000000000000001
	tag=168'b011011000110010101100100010111110110100101100111011011000110111101101111010111110011000000101110011101000110010101101101011100000011000101011111011000110111001101101110
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_1s_led_igloo_0.temp1_csn_5s_1

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect

	w=32'b00000000000000000000000000010000
	tag=136'b0110110001100101011001000101111101101001011001110110110001101111011011110101111100110000001011100111010001100101011011010111000000110010
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_16s_led_igloo_0.temp2_5s_1

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect

	w=32'b00000000000000000000000000000001
	tag=168'b011011000110010101100100010111110110100101100111011011000110111101101111010111110011000000101110011101000110010101101101011100000011001001011111011000110111001101101110
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_1s_led_igloo_0.temp2_csn_5s_1

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect

	w=32'b00000000000000000000000000010000
	tag=136'b0110110001100101011001000101111101101001011001110110110001101111011011110101111100110000001011100111010001100101011011010111000000110011
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_16s_led_igloo_0.temp3_5s_1

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect

	w=32'b00000000000000000000000000000001
	tag=168'b011011000110010101100100010111110110100101100111011011000110111101101111010111110011000000101110011101000110010101101101011100000011001101011111011000110111001101101110
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_1s_led_igloo_0.temp3_csn_5s_1

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect

	w=32'b00000000000000000000000000100000
	tag=176'b01101100011001010110010001011111011010010110011101101100011011110110111101011111001100000010111001110100011001010110110101110000010111110110001101101111011101010110111001110100
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_32s_led_igloo_0.temp_count_5s_1

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect

	w=32'b00000000000000000000000000000101
	tag=216'b011011000110010101100100010111110110100101100111011011000110111101101111010111110011000000101110011101000110010101101101011100000101111101100011011011110111010101101110011101000101111101100100011000010111010001100001
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_5s_led_igloo_0.temp_count_data_5s_1

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect

	w=32'b00000000000000000000000000000001
	tag=160'b0110110001100101011001000101111101101001011001110110110001101111011011110101111100110000001011100111010001100101011011010111000001011111011100110110001101101011
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_1s_led_igloo_0.temp_sck_5s_1

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect

	w=32'b00000000000000000000000000000001
	tag=152'b01101100011001010110010001011111011010010110011101101100011011110110111101011111001100000010111001110100011001010110110101110000010111110111001101101111
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_1s_led_igloo_0.temp_so_5s_1

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect

	w=32'b00000000000000000000000000100000
	tag=168'b011011000110010101100100010111110110100101100111011011000110111101101111010111110011000000101110011101000110100101101101011001010101111101110011011001010110111001110011
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_32s_led_igloo_0.time_sens_5s_1

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\igloo2.v":687:7:687:11|Synthesizing module UJTAG

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\igloo2.v":362:7:362:12|Synthesizing module CLKINT

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000001000
	tag=152'b01110101011010100111010001100001011001110101111101110111011100100110000101110000011100000110010101110010010111110111010101101001011100100110010101100111
   Generated name = syn_hyper_source_8s_ujtag_wrapper_uireg

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000000001
	tag=152'b01110101011010100111010001100001011001110101111101110111011100100110000101110000011100000110010101110010010111110111010101110010011100110111010001100010
   Generated name = syn_hyper_source_1s_ujtag_wrapper_urstb

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000000001
	tag=160'b0111010101101010011101000110000101100111010111110111011101110010011000010111000001110000011001010111001001011111011101010110010001110010011101010111000001100100
   Generated name = syn_hyper_source_1s_ujtag_wrapper_udrupd

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000000001
	tag=152'b01110101011010100111010001100001011001110101111101110111011100100110000101110000011100000110010101110010010111110111010101100100011100100110001101101011
   Generated name = syn_hyper_source_1s_ujtag_wrapper_udrck

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000000001
	tag=160'b0111010101101010011101000110000101100111010111110111011101110010011000010111000001110000011001010111001001011111011101010110010001110010011000110110000101110000
   Generated name = syn_hyper_source_1s_ujtag_wrapper_udrcap

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000000001
	tag=152'b01110101011010100111010001100001011001110101111101110111011100100110000101110000011100000110010101110010010111110111010101100100011100100111001101101000
   Generated name = syn_hyper_source_1s_ujtag_wrapper_udrsh

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000000001
	tag=144'b011101010110101001110100011000010110011101011111011101110111001001100001011100000111000001100101011100100101111101110101011101000110010001101001
   Generated name = syn_hyper_source_1s_ujtag_wrapper_utdi

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect

	w=32'b00000000000000000000000000000001
	tag=144'b011101010110101001110100011000010110011101011111011101110111001001100001011100000111000001100101011100100101111101110101011101000110010001101111
	dflt=32'b00000000000000000000000000000000
	mustconnect=1'b0
   Generated name = syn_hyper_connect_1s_ujtag_wrapper_utdo_0s_0

@N: CG364 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":89:7:89:20|Synthesizing module jtag_interface

@N: CG364 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":309:7:309:26|Synthesizing module b16_Rcmi_qlx9_yHpm7y

	b15_Ng27p_V9EG_BY6Z=32'b00000000000000000000000000000110
	b9_bw8_a4Kpz=32'b00000000000000000000000000000001
	b9_VNkO_AHpU=32'b00000000000000000000000000000000
	b17_9ik_ncH_A7mWMdHkl=32'b00000000000000000000000000000000
	b9_KDx_R4Xlx=32'b00000000000000000000000000001000
	b12_WjRr_o87k_7A=32'b00000000000000000000000000000000
	b12_WjRr_o87k_3C=32'b00000000000000000000000000000000
	b13_Ng27p_V9EG_DW=32'b00000000000000000000000000000001
	b13_Ng27p_V9EG_zY=32'b00000000000000000000000000000110
	b12_Vjxmck6TU_7A=32'b00000000000000000000000000000111
   Generated name = b16_Rcmi_qlx9_yHpm7y_6s_1s_0s_0s_8s_0s_0s_1s_6s_7s

@N: CG364 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":42:7:42:18|Synthesizing module b9_ORbIwXaEF

	b15_Vjxmck6TU_NC2XC=32'b00000000000000000000000000100000
	b15_Vjxmck6TU_kEZUZ=32'b10010100000111100111110011100010
	b9_VNkO_AHpU=32'b00000000000000000000000000000000
   Generated name = b9_ORbIwXaEF_32s_2485026018_0s

@N: CG364 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":398:7:398:16|Synthesizing module comm_block

@N: CG364 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":7738:7:7738:23|Synthesizing module syn_identify_core

@W: CL247 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":5684:34:5684:50|Input port bit 0 of b13_OFWNT9L_bx2TS[455:0] is unused

@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":5671:8:5671:13|Input b3_PLy is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":5673:8:5673:22|Input b11_nczQ_lzxWLb is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":5683:44:5683:53|Input b7_OFWNT9L is unused
@W: CL246 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6165:33:6165:38|Input port bits 460 to 455 of b3_oRB[460:0] are unused

@A: CL153 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6183:27:6183:36|*Unassigned bits of b7_PRWcJ_l[5:0] are referenced and tied to 0 -- simulation mismatch possible.
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6163:14:6163:23|Input b7_voSc3_u is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6164:14:6164:45|Input b6_nZ5I_F is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6166:33:6166:40|Input b5_ofmZd is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6167:14:6167:29|Input b12_3AmQIEra2_bd is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6168:14:6168:24|Input b8_ofmZd_YG is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":6170:14:6170:23|Input b7_PSyil9s is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":3709:9:3709:16|Input b5_voSc3 is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":3710:9:3710:16|Input b5_iSWcC is unused
@N: CL201 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":3928:2:3928:7|Trying to extract state machine for register b13_nAzGfFM_sLsv3
Extracted state machine for register b13_nAzGfFM_sLsv3
State machine has 6 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   1101
@W: CL249 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":3928:2:3928:7|Initial value is not supported on state machine b13_nAzGfFM_sLsv3
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v":7261:8:7261:17|Input b7_nFG0rDY is unused
