INFO-FLOW: Workspace C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/solution1 opened at Tue Nov 12 21:53:43 -0500 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Command       ap_source done; 0.122 sec.
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.252 sec.
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.107 sec.
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.343 sec.
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.371 sec.
Command     ap_source done; 0.374 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.927 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 6.995 sec.
Command ap_source done; error code: 1; 7.945 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/solution1 opened at Tue Nov 12 21:55:01 -0500 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.106 sec.
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.108 sec.
Command     ap_source done; 0.109 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.198 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 7.7 sec.
Command ap_source done; error code: 1; 7.904 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/solution1 opened at Tue Nov 12 21:58:28 -0500 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.106 sec.
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.108 sec.
Command     ap_source done; 0.108 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.195 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.602 sec.
Command ap_source done; error code: 1; 2.803 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/solution1 opened at Tue Nov 12 22:00:59 -0500 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.105 sec.
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.107 sec.
Command     ap_source done; 0.107 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.188 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 5.975 sec.
Command ap_source done; error code: 1; 6.168 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/solution1 opened at Tue Nov 12 22:03:34 -0500 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.106 sec.
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.108 sec.
Command     ap_source done; 0.108 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.191 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.565 sec.
Command ap_source done; error code: 1; 2.761 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/solution1 opened at Tue Nov 12 22:06:28 -0500 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.11 sec.
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.112 sec.
Command     ap_source done; 0.113 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.228 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.58 sec.
Command ap_source done; error code: 1; 2.813 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/solution1 opened at Tue Nov 12 22:08:06 -0500 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.106 sec.
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.108 sec.
Command     ap_source done; 0.108 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.187 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.528 sec.
Command ap_source done; error code: 1; 2.72 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/solution1 opened at Tue Nov 12 22:08:39 -0500 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.104 sec.
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.106 sec.
Command     ap_source done; 0.106 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.185 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.555 sec.
Command ap_source done; error code: 1; 2.745 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/solution1 opened at Tue Nov 12 22:12:33 -0500 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.108 sec.
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.19 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.5 sec.
Command ap_source done; error code: 1; 2.696 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/solution1 opened at Tue Nov 12 22:13:52 -0500 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.109 sec.
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.111 sec.
Command     ap_source done; 0.111 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.191 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.505 sec.
Command ap_source done; error code: 1; 2.705 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/solution1 opened at Tue Nov 12 22:16:12 -0500 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.105 sec.
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.107 sec.
Command     ap_source done; 0.107 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.19 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.536 sec.
Command ap_source done; error code: 1; 2.735 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/solution1 opened at Tue Nov 12 22:16:46 -0500 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.105 sec.
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.108 sec.
Command     ap_source done; 0.108 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.187 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.525 sec.
Command ap_source done; error code: 1; 2.717 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/solution1 opened at Tue Nov 12 22:17:43 -0500 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.105 sec.
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.107 sec.
Command     ap_source done; 0.107 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.188 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.459 sec.
Command ap_source done; error code: 1; 2.652 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/solution1 opened at Tue Nov 12 22:19:25 -0500 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.106 sec.
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.109 sec.
Command     ap_source done; 0.109 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.191 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.526 sec.
Command ap_source done; error code: 1; 2.722 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/solution1 opened at Tue Nov 12 22:21:30 -0500 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.107 sec.
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.108 sec.
Command     ap_source done; 0.109 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.192 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.948 sec.
Command ap_source done; error code: 1; 3.145 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/solution1 opened at Tue Nov 12 22:25:51 -0500 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.109 sec.
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.111 sec.
Command     ap_source done; 0.111 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.188 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 6.194 sec.
Command ap_source done; 6.387 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/solution1 opened at Tue Nov 12 22:27:40 -0500 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.103 sec.
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.106 sec.
Command     ap_source done; 0.106 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.184 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.338 sec.
Command ap_source done; 4.527 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/solution1 opened at Tue Nov 12 22:30:53 -0500 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.104 sec.
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.106 sec.
Command     ap_source done; 0.106 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.185 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.265 sec.
Command ap_source done; 4.454 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/solution1 opened at Tue Nov 12 22:31:09 -0500 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.105 sec.
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.108 sec.
Command     ap_source done; 0.108 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.188 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.386 sec.
Command ap_source done; 0.58 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/solution1 opened at Tue Nov 12 22:31:17 -0500 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.102 sec.
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.104 sec.
Command     ap_source done; 0.104 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.182 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.327 sec.
Command ap_source done; 0.513 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/solution1 opened at Tue Nov 12 22:42:02 -0500 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.109 sec.
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.111 sec.
Command     ap_source done; 0.111 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.2 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 6.287 sec.
Command ap_source done; error code: 1; 6.492 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/solution1 opened at Tue Nov 12 22:42:26 -0500 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.107 sec.
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.19 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 3.909 sec.
Command ap_source done; 4.104 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/solution1 opened at Fri Nov 15 17:25:03 -0500 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.209 sec.
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.267 sec.
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.29 sec.
Command     ap_source done; 0.293 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.745 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 8.988 sec.
Command ap_source done; 9.747 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/solution1 opened at Fri Nov 15 17:30:57 -0500 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.105 sec.
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.107 sec.
Command     ap_source done; 0.107 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.184 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.239 sec.
Command ap_source done; 4.432 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/solution1 opened at Fri Nov 15 17:31:20 -0500 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.103 sec.
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.106 sec.
Command     ap_source done; 0.106 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.185 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.192 sec.
Command ap_source done; 4.381 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/solution1 opened at Fri Nov 15 17:32:18 -0500 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.102 sec.
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.104 sec.
Command     ap_source done; 0.104 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.179 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.147 sec.
Command ap_source done; 4.331 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/solution1 opened at Fri Nov 15 17:33:04 -0500 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.106 sec.
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.109 sec.
Command     ap_source done; 0.109 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.188 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.209 sec.
Command ap_source done; 4.402 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/solution1 opened at Fri Nov 15 17:34:29 -0500 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.107 sec.
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.108 sec.
Command     ap_source done; 0.109 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.187 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.19 sec.
Command ap_source done; 4.382 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/solution1 opened at Fri Nov 15 17:38:25 -0500 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.104 sec.
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.107 sec.
Command     ap_source done; 0.107 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.187 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.158 sec.
Command ap_source done; 4.35 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/solution1 opened at Fri Nov 15 17:40:35 -0500 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.106 sec.
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.109 sec.
Command     ap_source done; 0.109 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.191 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.196 sec.
Command ap_source done; 4.393 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/solution1 opened at Fri Nov 15 17:41:23 -0500 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.104 sec.
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.106 sec.
Command     ap_source done; 0.106 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.183 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.51 sec.
Command ap_source done; error code: 1; 2.698 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/solution1 opened at Fri Nov 15 17:41:37 -0500 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.106 sec.
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.107 sec.
Command     ap_source done; 0.107 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.185 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.179 sec.
Command ap_source done; 4.369 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/solution1 opened at Fri Nov 15 17:42:14 -0500 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.103 sec.
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.105 sec.
Command     ap_source done; 0.105 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.181 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.192 sec.
Command ap_source done; 4.379 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/solution1 opened at Fri Nov 15 17:43:00 -0500 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.102 sec.
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.105 sec.
Command     ap_source done; 0.105 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.182 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.244 sec.
Command ap_source done; 4.431 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/solution1 opened at Fri Nov 15 17:43:37 -0500 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.103 sec.
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.106 sec.
Command     ap_source done; 0.106 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.184 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.241 sec.
Command ap_source done; 4.43 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/solution1 opened at Fri Nov 15 17:44:02 -0500 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.108 sec.
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.109 sec.
Command     ap_source done; 0.109 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.197 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.225 sec.
Command ap_source done; 4.427 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/solution1 opened at Fri Nov 15 17:44:59 -0500 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.118 sec.
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.121 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.204 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.237 sec.
Command ap_source done; 4.446 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/solution1 opened at Fri Nov 15 17:51:46 -0500 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.103 sec.
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.105 sec.
Command     ap_source done; 0.105 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.181 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.184 sec.
Command ap_source done; 4.369 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/solution1 opened at Fri Nov 15 17:59:06 -0500 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.104 sec.
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.105 sec.
Command     ap_source done; 0.105 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.181 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.211 sec.
Command ap_source done; 4.397 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/solution1 opened at Fri Nov 15 18:09:19 -0500 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.105 sec.
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.108 sec.
Command     ap_source done; 0.108 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.188 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 4.61 sec.
Command ap_source done; error code: 1; 4.803 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/solution1 opened at Fri Nov 15 18:09:54 -0500 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.103 sec.
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.104 sec.
Command     ap_source done; 0.104 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.18 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.234 sec.
Command ap_source done; 4.418 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/solution1 opened at Fri Nov 15 18:10:24 -0500 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.103 sec.
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.105 sec.
Command     ap_source done; 0.106 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.18 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.13 sec.
Command ap_source done; 4.314 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/solution1 opened at Fri Nov 15 18:16:07 -0500 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.107 sec.
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.109 sec.
Command     ap_source done; 0.109 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.191 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.24 sec.
Command ap_source done; 4.435 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/solution1 opened at Fri Nov 15 18:16:37 -0500 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.104 sec.
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.105 sec.
Command     ap_source done; 0.105 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.183 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.182 sec.
Command ap_source done; 4.373 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/solution1 opened at Fri Nov 15 18:16:47 -0500 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.119 sec.
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.122 sec.
Command     ap_source done; 0.122 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.203 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.354 sec.
Command ap_source done; 0.563 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/solution1 opened at Fri Nov 15 18:21:07 -0500 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.104 sec.
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.106 sec.
Command     ap_source done; 0.106 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.182 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.334 sec.
Command ap_source done; 4.52 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/solution1 opened at Fri Nov 15 18:22:03 -0500 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.102 sec.
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.105 sec.
Command     ap_source done; 0.105 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.182 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.155 sec.
Command ap_source done; 4.341 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/solution1 opened at Fri Nov 15 18:27:55 -0500 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.102 sec.
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.104 sec.
Command     ap_source done; 0.104 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.181 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.192 sec.
Command ap_source done; 4.377 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/solution1 opened at Fri Nov 15 18:29:09 -0500 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.102 sec.
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.105 sec.
Command     ap_source done; 0.105 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.18 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.143 sec.
Command ap_source done; 4.327 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/solution1 opened at Fri Nov 15 18:30:13 -0500 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.103 sec.
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.106 sec.
Command     ap_source done; 0.106 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.184 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.203 sec.
Command ap_source done; 4.391 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/solution1 opened at Fri Nov 15 18:36:57 -0500 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.103 sec.
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.104 sec.
Command     ap_source done; 0.105 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.181 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.467 sec.
Command ap_source done; 4.652 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/solution1 opened at Fri Nov 15 18:38:01 -0500 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.104 sec.
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.105 sec.
Command     ap_source done; 0.106 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.185 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.119 sec.
Command ap_source done; 4.309 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/solution1 opened at Fri Nov 15 23:30:12 -0500 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.105 sec.
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.108 sec.
Command     ap_source done; 0.108 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.206 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.267 sec.
Command ap_source done; 4.478 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/solution1 opened at Sat Nov 16 00:31:25 -0500 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.104 sec.
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.107 sec.
Command     ap_source done; 0.107 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.185 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 7.89 sec.
Command ap_source done; 8.08 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/solution1 opened at Sat Nov 16 00:32:57 -0500 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.104 sec.
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.105 sec.
Command     ap_source done; 0.105 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.187 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; 0.13 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 8.095 sec.
Command ap_source done; 8.286 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/solution1 opened at Sat Nov 16 00:41:05 -0500 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.109 sec.
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.111 sec.
Command     ap_source done; 0.111 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.19 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; 0.128 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.556 sec.
Command ap_source done; 4.751 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/solution1 opened at Sat Nov 16 00:48:56 -0500 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.105 sec.
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.106 sec.
Command     ap_source done; 0.106 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.185 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; 0.118 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.672 sec.
Command ap_source done; 4.862 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/solution1 opened at Sat Nov 16 00:54:34 -0500 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.107 sec.
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.108 sec.
Command     ap_source done; 0.109 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.187 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; 0.117 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.597 sec.
Command ap_source done; 4.788 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/solution1 opened at Sat Nov 16 00:56:38 -0500 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.103 sec.
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.106 sec.
Command     ap_source done; 0.106 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.184 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; 0.127 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.623 sec.
Command ap_source done; 4.813 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/solution1 opened at Sat Nov 16 01:02:26 -0500 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.104 sec.
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.106 sec.
Command     ap_source done; 0.106 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.182 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; 0.131 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.598 sec.
Command ap_source done; 4.787 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/solution1 opened at Sat Nov 16 01:10:08 -0500 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.104 sec.
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.105 sec.
Command     ap_source done; 0.105 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.182 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.h 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_tb.c 
Execute     is_encrypted C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     is_xip C:/Users/DanRW/AppData/Roaming/Xilinx/Vivado/AES_Strip/aes_kernel.c 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; 0.134 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.612 sec.
Command ap_source done; 4.799 sec.
Execute cleanup_all 
INFO-FLOW: Workspace B:/hls/hls/AES_Strip/solution1 opened at Sat Nov 16 01:42:31 -0500 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.105 sec.
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.107 sec.
Command     ap_source done; 0.107 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source B:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.186 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted B:/hls/hls/AES_Strip/aes_kernel.h 
Execute     is_xip B:/hls/hls/AES_Strip/aes_kernel.h 
Execute     is_encrypted B:/hls/hls/AES_Strip/aes_tb.c 
Execute     is_xip B:/hls/hls/AES_Strip/aes_tb.c 
Execute     is_encrypted B:/hls/hls/AES_Strip/aes_kernel.c 
Execute     is_xip B:/hls/hls/AES_Strip/aes_kernel.c 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; 0.213 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.497 sec.
Command ap_source done; 0.685 sec.
Execute cleanup_all 
