#Build: Fabric Compiler 2022.2-SP1-Lite, Build 132640, Aug 18 15:12 2023
#Install: D:\PDS_FPGA\PDS_2022.2-SP1-Lite\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22631
#Hostname: LAPTOP-M8RAEIUM
Generated by Fabric Compiler (version 2022.2-SP1-Lite build 132640) at Thu Aug 15 21:20:01 2024
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {adc2_es7243_sda} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {adc2_es7243_sda} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {dac2_es8156_sda} LOC=AB9 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {dac2_es8156_sda} LOC=AB9 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es7243_sda} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es7243_sda} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es8156_sda} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es8156_sda} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {hdmi_rx_sda} LOC=V20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/PDS_FPGA/Audio_test/device_map/voice_loop_test.pcf(line number: 7)] | Port hdmi_rx_sda has been placed at location V20, whose type is share pin.
Executing : def_port {hdmi_rx_sda} LOC=V20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_tx_sda} LOC=P18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {hdmi_tx_sda} LOC=P18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {adc2_es0_mclk} LOC=W12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {adc2_es0_mclk} LOC=W12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {adc2_es7243_scl} LOC=T12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {adc2_es7243_scl} LOC=T12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {dac2_es1_mclk} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {dac2_es1_mclk} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {dac2_es1_sdout} LOC=U8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {dac2_es1_sdout} LOC=U8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {dac2_es8156_scl} LOC=Y9 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {dac2_es8156_scl} LOC=Y9 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es0_mclk} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es0_mclk} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es1_mclk} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es1_mclk} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es1_sdout} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/PDS_FPGA/Audio_test/device_map/voice_loop_test.pcf(line number: 16)] | Port es1_sdout has been placed at location AB5, whose type is share pin.
Executing : def_port {es1_sdout} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es7243_scl} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es7243_scl} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es8156_scl} LOC=AA8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es8156_scl} LOC=AA8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {hdmi_rst_n} LOC=R17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {hdmi_rst_n} LOC=R17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_rx_scl} LOC=V19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/PDS_FPGA/Audio_test/device_map/voice_loop_test.pcf(line number: 20)] | Port hdmi_rx_scl has been placed at location V19, whose type is share pin.
Executing : def_port {hdmi_rx_scl} LOC=V19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_tx_data[0]} LOC=V21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {hdmi_tx_data[0]} LOC=V21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_tx_data[1]} LOC=V22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {hdmi_tx_data[1]} LOC=V22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_tx_data[2]} LOC=T21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/PDS_FPGA/Audio_test/device_map/voice_loop_test.pcf(line number: 23)] | Port hdmi_tx_data[2] has been placed at location T21, whose type is share pin.
Executing : def_port {hdmi_tx_data[2]} LOC=T21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_tx_data[3]} LOC=T22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {hdmi_tx_data[3]} LOC=T22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_tx_data[4]} LOC=R20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/PDS_FPGA/Audio_test/device_map/voice_loop_test.pcf(line number: 25)] | Port hdmi_tx_data[4] has been placed at location R20, whose type is share pin.
Executing : def_port {hdmi_tx_data[4]} LOC=R20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_tx_data[5]} LOC=R22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/PDS_FPGA/Audio_test/device_map/voice_loop_test.pcf(line number: 26)] | Port hdmi_tx_data[5] has been placed at location R22, whose type is share pin.
Executing : def_port {hdmi_tx_data[5]} LOC=R22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_tx_data[6]} LOC=R19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {hdmi_tx_data[6]} LOC=R19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_tx_data[7]} LOC=P19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {hdmi_tx_data[7]} LOC=P19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_tx_data[8]} LOC=M21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/PDS_FPGA/Audio_test/device_map/voice_loop_test.pcf(line number: 29)] | Port hdmi_tx_data[8] has been placed at location M21, whose type is share pin.
Executing : def_port {hdmi_tx_data[8]} LOC=M21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_tx_data[9]} LOC=M17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {hdmi_tx_data[9]} LOC=M17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_tx_data[10]} LOC=M18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {hdmi_tx_data[10]} LOC=M18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_tx_data[11]} LOC=M16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {hdmi_tx_data[11]} LOC=M16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_tx_data[12]} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {hdmi_tx_data[12]} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_tx_data[13]} LOC=L19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/PDS_FPGA/Audio_test/device_map/voice_loop_test.pcf(line number: 34)] | Port hdmi_tx_data[13] has been placed at location L19, whose type is share pin.
Executing : def_port {hdmi_tx_data[13]} LOC=L19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_tx_data[14]} LOC=K20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/PDS_FPGA/Audio_test/device_map/voice_loop_test.pcf(line number: 35)] | Port hdmi_tx_data[14] has been placed at location K20, whose type is share pin.
Executing : def_port {hdmi_tx_data[14]} LOC=K20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_tx_data[15]} LOC=L17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/PDS_FPGA/Audio_test/device_map/voice_loop_test.pcf(line number: 36)] | Port hdmi_tx_data[15] has been placed at location L17, whose type is share pin.
Executing : def_port {hdmi_tx_data[15]} LOC=L17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_tx_data[16]} LOC=K17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/PDS_FPGA/Audio_test/device_map/voice_loop_test.pcf(line number: 37)] | Port hdmi_tx_data[16] has been placed at location K17, whose type is share pin.
Executing : def_port {hdmi_tx_data[16]} LOC=K17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_tx_data[17]} LOC=N19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {hdmi_tx_data[17]} LOC=N19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_tx_data[18]} LOC=J22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {hdmi_tx_data[18]} LOC=J22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_tx_data[19]} LOC=J20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {hdmi_tx_data[19]} LOC=J20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_tx_data[20]} LOC=K22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {hdmi_tx_data[20]} LOC=K22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_tx_data[21]} LOC=H21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/PDS_FPGA/Audio_test/device_map/voice_loop_test.pcf(line number: 42)] | Port hdmi_tx_data[21] has been placed at location H21, whose type is share pin.
Executing : def_port {hdmi_tx_data[21]} LOC=H21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_tx_data[22]} LOC=H22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/PDS_FPGA/Audio_test/device_map/voice_loop_test.pcf(line number: 43)] | Port hdmi_tx_data[22] has been placed at location H22, whose type is share pin.
Executing : def_port {hdmi_tx_data[22]} LOC=H22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_tx_data[23]} LOC=H19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/PDS_FPGA/Audio_test/device_map/voice_loop_test.pcf(line number: 44)] | Port hdmi_tx_data[23] has been placed at location H19, whose type is share pin.
Executing : def_port {hdmi_tx_data[23]} LOC=H19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_tx_de} LOC=Y22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {hdmi_tx_de} LOC=Y22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_tx_hs} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {hdmi_tx_hs} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_tx_pix_clk} LOC=M22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/PDS_FPGA/Audio_test/device_map/voice_loop_test.pcf(line number: 47)] | Port hdmi_tx_pix_clk has been placed at location M22, whose type is share pin.
Executing : def_port {hdmi_tx_pix_clk} LOC=M22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_tx_scl} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {hdmi_tx_scl} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_tx_vs} LOC=W20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {hdmi_tx_vs} LOC=W20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[0]} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {led[0]} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[1]} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {led[1]} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[2]} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {led[2]} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[3]} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {led[3]} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[4]} LOC=C5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {led[4]} LOC=C5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[5]} LOC=A5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {led[5]} LOC=A5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {rdlh_link_up} LOC=F7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {rdlh_link_up} LOC=F7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {smlh_link_up} LOC=F8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {smlh_link_up} LOC=F8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {adc2_es0_alrck} LOC=T11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/PDS_FPGA/Audio_test/device_map/voice_loop_test.pcf(line number: 58)] Object 'adc2_es0_alrck' is dangling, which has no connection. it will be ignored.
Executing : def_port {adc2_es0_alrck} LOC=T11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {adc2_es0_dsclk} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/PDS_FPGA/Audio_test/device_map/voice_loop_test.pcf(line number: 59)] Object 'adc2_es0_dsclk' is dangling, which has no connection. it will be ignored.
Executing : def_port {adc2_es0_dsclk} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {adc2_es0_sdin} LOC=Y12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/PDS_FPGA/Audio_test/device_map/voice_loop_test.pcf(line number: 60)] Object 'adc2_es0_sdin' is dangling, which has no connection. it will be ignored.
Executing : def_port {adc2_es0_sdin} LOC=Y12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {dac2_es1_dlrc} LOC=T8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {dac2_es1_dlrc} LOC=T8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {dac2_es1_dsclk} LOC=U9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {dac2_es1_dsclk} LOC=U9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {dac2_es1_sdin} LOC=U10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/PDS_FPGA/Audio_test/device_map/voice_loop_test.pcf(line number: 63)] Object 'dac2_es1_sdin' is dangling, which has no connection. it will be ignored.
Executing : def_port {dac2_es1_sdin} LOC=U10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {es0_alrck} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es0_alrck} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es0_dsclk} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es0_dsclk} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es0_sdin} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es0_sdin} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es1_dlrc} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/PDS_FPGA/Audio_test/device_map/voice_loop_test.pcf(line number: 67)] | Port es1_dlrc has been placed at location Y5, whose type is share pin.
Executing : def_port {es1_dlrc} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es1_dsclk} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es1_dsclk} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es1_sdin} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/PDS_FPGA/Audio_test/device_map/voice_loop_test.pcf(line number: 69)] Object 'es1_sdin' is dangling, which has no connection. it will be ignored.
Executing : def_port {es1_sdin} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {hdmi_rx_data[0]} LOC=U14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/PDS_FPGA/Audio_test/device_map/voice_loop_test.pcf(line number: 70)] Object 'hdmi_rx_data[0]' is dangling, which has no connection. it will be ignored.
Executing : def_port {hdmi_rx_data[0]} LOC=U14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {hdmi_rx_data[1]} LOC=U15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/PDS_FPGA/Audio_test/device_map/voice_loop_test.pcf(line number: 71)] Object 'hdmi_rx_data[1]' is dangling, which has no connection. it will be ignored.
Executing : def_port {hdmi_rx_data[1]} LOC=U15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {hdmi_rx_data[2]} LOC=T15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/PDS_FPGA/Audio_test/device_map/voice_loop_test.pcf(line number: 72)] Object 'hdmi_rx_data[2]' is dangling, which has no connection. it will be ignored.
Executing : def_port {hdmi_rx_data[2]} LOC=T15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {hdmi_rx_data[3]} LOC=W15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/PDS_FPGA/Audio_test/device_map/voice_loop_test.pcf(line number: 73)] Object 'hdmi_rx_data[3]' is dangling, which has no connection. it will be ignored.
Executing : def_port {hdmi_rx_data[3]} LOC=W15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {hdmi_rx_data[4]} LOC=Y16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/PDS_FPGA/Audio_test/device_map/voice_loop_test.pcf(line number: 74)] Object 'hdmi_rx_data[4]' is dangling, which has no connection. it will be ignored.
Executing : def_port {hdmi_rx_data[4]} LOC=Y16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {hdmi_rx_data[5]} LOC=AB16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/PDS_FPGA/Audio_test/device_map/voice_loop_test.pcf(line number: 75)] Object 'hdmi_rx_data[5]' is dangling, which has no connection. it will be ignored.
Executing : def_port {hdmi_rx_data[5]} LOC=AB16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {hdmi_rx_data[6]} LOC=AA16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/PDS_FPGA/Audio_test/device_map/voice_loop_test.pcf(line number: 76)] Object 'hdmi_rx_data[6]' is dangling, which has no connection. it will be ignored.
Executing : def_port {hdmi_rx_data[6]} LOC=AA16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {hdmi_rx_data[7]} LOC=AB17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/PDS_FPGA/Audio_test/device_map/voice_loop_test.pcf(line number: 77)] Object 'hdmi_rx_data[7]' is dangling, which has no connection. it will be ignored.
Executing : def_port {hdmi_rx_data[7]} LOC=AB17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {hdmi_rx_data[8]} LOC=Y17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/PDS_FPGA/Audio_test/device_map/voice_loop_test.pcf(line number: 78)] Object 'hdmi_rx_data[8]' is dangling, which has no connection. it will be ignored.
Executing : def_port {hdmi_rx_data[8]} LOC=Y17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {hdmi_rx_data[9]} LOC=V17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/PDS_FPGA/Audio_test/device_map/voice_loop_test.pcf(line number: 79)] Object 'hdmi_rx_data[9]' is dangling, which has no connection. it will be ignored.
Executing : def_port {hdmi_rx_data[9]} LOC=V17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {hdmi_rx_data[10]} LOC=W18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/PDS_FPGA/Audio_test/device_map/voice_loop_test.pcf(line number: 80)] Object 'hdmi_rx_data[10]' is dangling, which has no connection. it will be ignored.
Executing : def_port {hdmi_rx_data[10]} LOC=W18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {hdmi_rx_data[11]} LOC=AB19 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/PDS_FPGA/Audio_test/device_map/voice_loop_test.pcf(line number: 81)] Object 'hdmi_rx_data[11]' is dangling, which has no connection. it will be ignored.
Executing : def_port {hdmi_rx_data[11]} LOC=AB19 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {hdmi_rx_data[12]} LOC=AA18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/PDS_FPGA/Audio_test/device_map/voice_loop_test.pcf(line number: 82)] Object 'hdmi_rx_data[12]' is dangling, which has no connection. it will be ignored.
Executing : def_port {hdmi_rx_data[12]} LOC=AA18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {hdmi_rx_data[13]} LOC=AB18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/PDS_FPGA/Audio_test/device_map/voice_loop_test.pcf(line number: 83)] Object 'hdmi_rx_data[13]' is dangling, which has no connection. it will be ignored.
Executing : def_port {hdmi_rx_data[13]} LOC=AB18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {hdmi_rx_data[14]} LOC=Y18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/PDS_FPGA/Audio_test/device_map/voice_loop_test.pcf(line number: 84)] Object 'hdmi_rx_data[14]' is dangling, which has no connection. it will be ignored.
Executing : def_port {hdmi_rx_data[14]} LOC=Y18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {hdmi_rx_data[15]} LOC=W17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/PDS_FPGA/Audio_test/device_map/voice_loop_test.pcf(line number: 85)] Object 'hdmi_rx_data[15]' is dangling, which has no connection. it will be ignored.
Executing : def_port {hdmi_rx_data[15]} LOC=W17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {hdmi_rx_data[16]} LOC=Y15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/PDS_FPGA/Audio_test/device_map/voice_loop_test.pcf(line number: 86)] Object 'hdmi_rx_data[16]' is dangling, which has no connection. it will be ignored.
Executing : def_port {hdmi_rx_data[16]} LOC=Y15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {hdmi_rx_data[17]} LOC=AB15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/PDS_FPGA/Audio_test/device_map/voice_loop_test.pcf(line number: 87)] Object 'hdmi_rx_data[17]' is dangling, which has no connection. it will be ignored.
Executing : def_port {hdmi_rx_data[17]} LOC=AB15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {hdmi_rx_data[18]} LOC=U16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/PDS_FPGA/Audio_test/device_map/voice_loop_test.pcf(line number: 88)] Object 'hdmi_rx_data[18]' is dangling, which has no connection. it will be ignored.
Executing : def_port {hdmi_rx_data[18]} LOC=U16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {hdmi_rx_data[19]} LOC=V15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/PDS_FPGA/Audio_test/device_map/voice_loop_test.pcf(line number: 89)] Object 'hdmi_rx_data[19]' is dangling, which has no connection. it will be ignored.
Executing : def_port {hdmi_rx_data[19]} LOC=V15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {hdmi_rx_data[20]} LOC=AA14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/PDS_FPGA/Audio_test/device_map/voice_loop_test.pcf(line number: 90)] Object 'hdmi_rx_data[20]' is dangling, which has no connection. it will be ignored.
Executing : def_port {hdmi_rx_data[20]} LOC=AA14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {hdmi_rx_data[21]} LOC=AB14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/PDS_FPGA/Audio_test/device_map/voice_loop_test.pcf(line number: 91)] Object 'hdmi_rx_data[21]' is dangling, which has no connection. it will be ignored.
Executing : def_port {hdmi_rx_data[21]} LOC=AB14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {hdmi_rx_data[22]} LOC=W14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/PDS_FPGA/Audio_test/device_map/voice_loop_test.pcf(line number: 92)] Object 'hdmi_rx_data[22]' is dangling, which has no connection. it will be ignored.
Executing : def_port {hdmi_rx_data[22]} LOC=W14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {hdmi_rx_data[23]} LOC=Y14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/PDS_FPGA/Audio_test/device_map/voice_loop_test.pcf(line number: 93)] Object 'hdmi_rx_data[23]' is dangling, which has no connection. it will be ignored.
Executing : def_port {hdmi_rx_data[23]} LOC=Y14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {hdmi_rx_de} LOC=U13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/PDS_FPGA/Audio_test/device_map/voice_loop_test.pcf(line number: 94)] Object 'hdmi_rx_de' is dangling, which has no connection. it will be ignored.
Executing : def_port {hdmi_rx_de} LOC=U13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {hdmi_rx_hs} LOC=V13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/PDS_FPGA/Audio_test/device_map/voice_loop_test.pcf(line number: 95)] Object 'hdmi_rx_hs' is dangling, which has no connection. it will be ignored.
Executing : def_port {hdmi_rx_hs} LOC=V13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {hdmi_rx_pix_clk} LOC=AA12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/PDS_FPGA/Audio_test/device_map/voice_loop_test.pcf(line number: 96)] Object 'hdmi_rx_pix_clk' is dangling, which has no connection. it will be ignored.
Executing : def_port {hdmi_rx_pix_clk} LOC=AA12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {hdmi_rx_vs} LOC=W13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/PDS_FPGA/Audio_test/device_map/voice_loop_test.pcf(line number: 97)] Object 'hdmi_rx_vs' is dangling, which has no connection. it will be ignored.
Executing : def_port {hdmi_rx_vs} LOC=W13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {key_on[0]} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/PDS_FPGA/Audio_test/device_map/voice_loop_test.pcf(line number: 98)] | Port key_on[0] has been placed at location K18, whose type is share pin.
Executing : def_port {key_on[0]} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key_on[1]} LOC=L15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {key_on[1]} LOC=L15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key_on[2]} LOC=J17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {key_on[2]} LOC=J17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key_on[3]} LOC=K16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {key_on[3]} LOC=K16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key_on[4]} LOC=J16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {key_on[4]} LOC=J16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key_on[5]} LOC=J19 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/PDS_FPGA/Audio_test/device_map/voice_loop_test.pcf(line number: 103)] | Port key_on[5] has been placed at location J19, whose type is share pin.
Executing : def_port {key_on[5]} LOC=J19 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key_on[6]} LOC=H20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/PDS_FPGA/Audio_test/device_map/voice_loop_test.pcf(line number: 104)] | Port key_on[6] has been placed at location H20, whose type is share pin.
Executing : def_port {key_on[6]} LOC=H20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key_rstn} LOC=H17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {key_rstn} LOC=H17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {lin_test} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/PDS_FPGA/Audio_test/device_map/voice_loop_test.pcf(line number: 106)] Object 'lin_test' is dangling, which has no connection. it will be ignored.
Executing : def_port {lin_test} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {lout_test} LOC=V7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/PDS_FPGA/Audio_test/device_map/voice_loop_test.pcf(line number: 107)] Object 'lout_test' is dangling, which has no connection. it will be ignored.
Executing : def_port {lout_test} LOC=V7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {pcie_perst_n} LOC=A19 VCCIO=3.3 IOSTANDARD=LVCMOS15 NONE=TRUE
C: ConstraintEditor-2002: [D:/PDS_FPGA/Audio_test/device_map/voice_loop_test.pcf(line number: 108)] | Port pcie_perst_n has been placed at location A19, whose type is share pin.
Executing : def_port {pcie_perst_n} LOC=A19 VCCIO=3.3 IOSTANDARD=LVCMOS15 NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
W: ConstraintEditor-4019: Port 'led[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'led[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'pclk_div2_led' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'pclk_led' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ref_led' unspecified I/O constraint.
Constraint check end.
I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
I: Infer CARRY group, base inst: U_MFCC_VQ/LBG_16X13_1/U_ipml_sdpram_LBG_16X13/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv, insts:2.
I: Infer CARRY group, base inst: U_MFCC_VQ/LBG_16X13_3/U_ipml_sdpram_LBG_16X13_3/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv, insts:2.
I: Infer CARRY group, base inst: U_MFCC_VQ/VQ_identifys1/VQ/LBG_frame_13/vblg14x12_1/U_ipml_sdpram_vblg14x12/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: U_MFCC_VQ/VQ_identifys1/VQ/LBG_frame_13/vblg14x12_3/U_ipml_sdpram_vblg14x12/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: U_MFCC_VQ/VQ_identifys1/VQ/LBG_frame_13/vblg14x12_5/U_ipml_sdpram_vblg14x12/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: U_MFCC_VQ/VQ_identifys1/VQ/LBG_frame_13/vblg14x12_7/U_ipml_sdpram_vblg14x12/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: U_MFCC_VQ/VQ_identifys1/VQ/LBG_frame_13/vblg14x12_9/U_ipml_sdpram_vblg14x12/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: U_MFCC_VQ/VQ_identifys1/VQ/LBG_frame_13/vblg14x12_11/U_ipml_sdpram_vblg14x12/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: U_MFCC_VQ/VQ_identifys1/VQ/LBG_frame_13/vblg14x12_13/U_ipml_sdpram_vblg14x12/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: U_MFCC_VQ/VQ_identifys1/VQ/LBG_frame_13/vblg14x12_15/U_ipml_sdpram_vblg14x12/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: U_MFCC_VQ/VQ_identifys1/VQ/MFCC_frame_13/MFCCS13_RAM14X12/U_ipml_sdpram_MFCCS13_RAM14X12/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/u_sin_rom/use_drm.u_sin_drm_rom/sin_rom_used_3/iGopDrm, insts:2.
I: Infer CARRY group, base inst: U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/u_sdpram0/use_drm.u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/u_sdpram1/use_drm.u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/u_sdpram1/use_drm.u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: U_MFCC_VQ/u_MFCC_DCT/MFCC_LOG_RAM18X24/U_ipml_sdpram_MFCC_LOG_RAM18X24/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: U_MFCC_VQ/u_VQ_LBG_XUNLIAN/VQ_classify/VQ/LBG_frame_13/vblg14x12_1/U_ipml_sdpram_vblg14x12/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: U_MFCC_VQ/u_VQ_LBG_XUNLIAN/VQ_classify/VQ/LBG_frame_13/vblg14x12_3/U_ipml_sdpram_vblg14x12/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: U_MFCC_VQ/u_VQ_LBG_XUNLIAN/VQ_classify/VQ/LBG_frame_13/vblg14x12_5/U_ipml_sdpram_vblg14x12/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: U_MFCC_VQ/u_VQ_LBG_XUNLIAN/VQ_classify/VQ/LBG_frame_13/vblg14x12_7/U_ipml_sdpram_vblg14x12/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: U_MFCC_VQ/u_VQ_LBG_XUNLIAN/VQ_classify/VQ/LBG_frame_13/vblg14x12_9/U_ipml_sdpram_vblg14x12/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: U_MFCC_VQ/u_VQ_LBG_XUNLIAN/VQ_classify/VQ/LBG_frame_13/vblg14x12_11/U_ipml_sdpram_vblg14x12/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: U_MFCC_VQ/u_VQ_LBG_XUNLIAN/VQ_classify/VQ/LBG_frame_13/vblg14x12_13/U_ipml_sdpram_vblg14x12/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: U_MFCC_VQ/u_VQ_LBG_XUNLIAN/VQ_classify/VQ/LBG_frame_13/vblg14x12_15/U_ipml_sdpram_vblg14x12/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: U_MFCC_VQ/u_VQ_LBG_XUNLIAN/VQ_classify/VQ/MFCC_frame_13/MFCCS13_RAM14X12/U_ipml_sdpram_MFCCS13_RAM14X12/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
Mapping instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain to SCANCHAIN_325_0.
Mapping instance u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst to HSST_88_340.
Phase 1.1 1st GP placement started.
Design Utilization : 86%.
First map gop timing takes 1.66 sec
Worst slack after clock region global placement is -7775
Wirelength after clock region global placement is 490084.
1st GP placement takes 24.72 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_108.
Mapping instance clkbufg_5/gopclkbufg to USCM_84_109.
Mapping instance clkbufg_4/gopclkbufg to USCM_84_110.
Mapping instance u_pll_hdmi/u_pll_e3/goppll to PLL_158_303.
Mapping instance clkbufg_6/gopclkbufg to USCM_84_112.
Mapping instance u_pll/u_pll_e3/goppll to PLL_158_179.
Mapping instance clkbufg_9/gopclkbufg to USCM_84_113.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_325_0 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_7/gopclkbufg to USCM_84_114.
Mapping instance clkbufg_8/gopclkbufg to USCM_84_111.
C: Place-2028: GLOBAL_CLOCK: the driver es1_dsclk_ibuf/opit_1 fixed at IOL_39_6 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_10/gopclkbufg to USCM_84_115.
C: Place-2028: GLOBAL_CLOCK: the driver dac2_es1_dsclk_ibuf/opit_1 fixed at IOL_95_6 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_11/gopclkbufg to USCM_84_116.
Clock placement takes 1.14 sec.

Pre global placement takes 26.88 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst ES7243E_reg_config.u_i2c_com.i2c_sdat_tri/opit_1 on IOL_151_5.
Placed fixed group with base inst ES7243E_reg_config2.u_i2c_com.i2c_sdat_tri/opit_1 on IOL_171_5.
Placed fixed group with base inst ES8156_reg_config.u_i2c_com.i2c_sdat_tri/opit_1 on IOL_119_5.
Placed fixed group with base inst ES8156_reg_config2.u_i2c_com.i2c_sdat_tri/opit_1 on IOL_131_5.
Placed fixed group with base inst adc2_es0_mclk_obuf/opit_1 on IOL_155_6.
Placed fixed group with base inst adc2_es7243_scl_obuf/opit_1 on IOL_171_6.
Placed fixed group with base inst dac2_es1_dlrc_ibuf/opit_1 on IOL_63_6.
Placed fixed group with base inst dac2_es1_dsclk_ibuf/opit_1 on IOL_95_6.
Placed fixed group with base inst dac2_es1_mclk_obuf/opit_1 on IOL_95_5.
Placed fixed group with base inst dac2_es1_sdout_obuf/opit_1 on IOL_63_5.
Placed fixed group with base inst dac2_es8156_scl_obuf/opit_1 on IOL_131_6.
Placed fixed group with base inst es0_alrck_ibuf/opit_1 on IOL_159_5.
Placed fixed group with base inst es0_dsclk_ibuf/opit_1 on IOL_159_6.
Placed fixed group with base inst es0_mclk_obuf/opit_1 on IOL_135_6.
Placed fixed group with base inst es0_sdin_ibuf/opit_1 on IOL_135_5.
Placed fixed group with base inst es1_dlrc_ibuf/opit_1 on IOL_35_6.
Placed fixed group with base inst es1_dsclk_ibuf/opit_1 on IOL_39_6.
Placed fixed group with base inst es1_mclk_obuf/opit_1 on IOL_39_5.
Placed fixed group with base inst es1_sdout_obuf/opit_1 on IOL_35_5.
Placed fixed group with base inst es7243_scl_obuf/opit_1 on IOL_151_6.
Placed fixed group with base inst es8156_scl_obuf/opit_1 on IOL_119_6.
Placed fixed group with base inst hdmi_rst_n/opit_1 on IOL_327_42.
Placed fixed group with base inst hdmi_rx_scl/opit_1 on IOL_327_26.
Placed fixed group with base inst hdmi_rx_sda/opit_1 on IOL_327_25.
Placed fixed group with base inst hdmi_tx_data_1[0]/opit_1 on IOL_327_150.
Placed fixed group with base inst hdmi_tx_data_1[1]/opit_1 on IOL_327_149.
Placed fixed group with base inst hdmi_tx_data_1[2]/opit_1 on IOL_327_166.
Placed fixed group with base inst hdmi_tx_data_1[3]/opit_1 on IOL_327_165.
Placed fixed group with base inst hdmi_tx_data_1[4]/opit_1 on IOL_327_170.
Placed fixed group with base inst hdmi_tx_data_1[5]/opit_1 on IOL_327_169.
Placed fixed group with base inst hdmi_tx_data_1[6]/opit_1 on IOL_327_137.
Placed fixed group with base inst hdmi_tx_data_1[7]/opit_1 on IOL_327_138.
Placed fixed group with base inst hdmi_tx_data_1[8]/opit_1 on IOL_327_202.
Placed fixed group with base inst hdmi_tx_data_1[9]/opit_1 on IOL_327_110.
Placed fixed group with base inst hdmi_tx_data_1[10]/opit_1 on IOL_327_109.
Placed fixed group with base inst hdmi_tx_data_1[11]/opit_1 on IOL_327_122.
Placed fixed group with base inst hdmi_tx_data_1[12]/opit_1 on IOL_327_121.
Placed fixed group with base inst hdmi_tx_data_1[13]/opit_1 on IOL_327_233.
Placed fixed group with base inst hdmi_tx_data_1[14]/opit_1 on IOL_327_234.
Placed fixed group with base inst hdmi_tx_data_1[15]/opit_1 on IOL_327_241.
Placed fixed group with base inst hdmi_tx_data_1[16]/opit_1 on IOL_327_242.
Placed fixed group with base inst hdmi_tx_data_1[17]/opit_1 on IOL_327_209.
Placed fixed group with base inst hdmi_tx_data_1[18]/opit_1 on IOL_327_229.
Placed fixed group with base inst hdmi_tx_data_1[19]/opit_1 on IOL_327_230.
Placed fixed group with base inst hdmi_tx_data_1[20]/opit_1 on IOL_327_213.
Placed fixed group with base inst hdmi_tx_data_1[21]/opit_1 on IOL_327_238.
Placed fixed group with base inst hdmi_tx_data_1[22]/opit_1 on IOL_327_237.
Placed fixed group with base inst hdmi_tx_data_1[23]/opit_1 on IOL_327_273.
Placed fixed group with base inst hdmi_tx_de_1/opit_1 on IOL_327_141.
Placed fixed group with base inst hdmi_tx_hs_1/opit_1 on IOL_327_142.
Placed fixed group with base inst hdmi_tx_pix_clk_obuf/opit_1 on IOL_327_201.
Placed fixed group with base inst hdmi_tx_scl/opit_1 on IOL_327_46.
Placed fixed group with base inst hdmi_tx_sda/opit_1 on IOL_327_45.
Placed fixed group with base inst hdmi_tx_vs_1/opit_1 on IOL_327_146.
Placed fixed group with base inst key_on_ibuf[0]/opit_1 on IOL_327_257.
Placed fixed group with base inst key_on_ibuf[1]/opit_1 on IOL_327_134.
Placed fixed group with base inst key_on_ibuf[2]/opit_1 on IOL_327_297.
Placed fixed group with base inst key_on_ibuf[3]/opit_1 on IOL_327_133.
Placed fixed group with base inst key_on_ibuf[4]/opit_1 on IOL_327_298.
Placed fixed group with base inst key_on_ibuf[5]/opit_1 on IOL_327_262.
Placed fixed group with base inst key_on_ibuf[6]/opit_1 on IOL_327_261.
Placed fixed group with base inst key_rstn_ibuf/opit_1 on IOL_327_365.
Placed fixed group with base inst led_obuf[0]/opit_1 on IOL_19_374.
Placed fixed group with base inst led_obuf[1]/opit_1 on IOL_19_373.
Placed fixed group with base inst led_obuf[2]/opit_1 on IOL_35_374.
Placed fixed group with base inst led_obuf[3]/opit_1 on IOL_35_373.
Placed fixed group with base inst led_obuf[4]/opit_1 on IOL_67_374.
Placed fixed group with base inst led_obuf[5]/opit_1 on IOL_67_373.
Placed fixed group with base inst pcie_perst_n_ibuf/opit_1 on IOL_315_373.
Placed fixed group with base inst rdlh_link_up_obuf/opit_1 on IOL_47_374.
Placed fixed group with base inst smlh_link_up_obuf/opit_1 on IOL_47_373.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_327_210.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_84_110.
Placed fixed instance clkbufg_5/gopclkbufg on USCM_84_109.
Placed fixed instance clkbufg_6/gopclkbufg on USCM_84_112.
Placed fixed instance clkbufg_7/gopclkbufg on USCM_84_114.
Placed fixed instance clkbufg_8/gopclkbufg on USCM_84_111.
Placed fixed instance clkbufg_9/gopclkbufg on USCM_84_113.
Placed fixed instance clkbufg_10/gopclkbufg on USCM_84_115.
Placed fixed instance clkbufg_11/gopclkbufg on USCM_84_116.
Placed fixed instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain on SCANCHAIN_325_0.
Placed fixed instance u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst on HSST_88_340.
Placed fixed instance u_pll/u_pll_e3/goppll on PLL_158_179.
Placed fixed instance u_pll_hdmi/u_pll_e3/goppll on PLL_158_303.
Placed fixed instance BKCL_auto_0 on BKCL_188_376.
Placed fixed instance BKCL_auto_1 on BKCL_328_184.
Placed fixed instance BKCL_auto_2 on BKCL_192_0.
Fixed placement takes 0.78 sec.

Phase 2.2 Process placement started.
Process placement takes 0.02 sec.

Phase 2.3 IO placement started.
IO placement takes 0.09 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack -20192.
	9 iterations finished.
	Final slack -6757.
Super clustering done.
Design Utilization : 86%.
Worst slack after global placement is -6318
2nd GP placement takes 24.41 sec.

Wirelength after global placement is 453029.
Global placement takes 25.34 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 544437.
Macro cell placement takes 0.53 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack -20192.
	1 iterations finished.
	Final slack -20192.
Super clustering done.
Design Utilization : 86%.
Worst slack after post global placement is -6864
3rd GP placement takes 23.59 sec.

Wirelength after post global placement is 584211.
Post global placement takes 24.14 sec.

Phase 4 Legalization started.
The average distance in LP is 7.295058.
Wirelength after legalization is 959806.
Legalization takes 19.94 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is -7635.
Replication placement takes 2.52 sec.

Wirelength after replication placement is 959806.
Phase 5.2 DP placement started.
Legalized cost -7635.000000.
I: Design instance u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[479]/opit_0_inv_L5Q place failed
The detailed placement ends at 20th iteration.
DP placement takes 72.20 sec.

Wirelength after detailed placement is 944229.
Timing-driven detailed placement takes 74.78 sec.

Worst slack is -3990, TNS after placement is -10849097.
Placement done.
Total placement takes 179.55 sec.
Finished placement.

Routing started.
Building routing graph takes 2.16 sec.
Worst slack is -3990, TNS before global route is -10849097.
Processing design graph takes 2.61 sec.
Total memory for routing:
	148.909426 M.
Total nets for routing : 50130.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 39 nets, it takes 0.38 sec.
Unrouted nets 84 at the end of iteration 0.
Unrouted nets 71 at the end of iteration 1.
Unrouted nets 63 at the end of iteration 2.
Unrouted nets 59 at the end of iteration 3.
Unrouted nets 50 at the end of iteration 4.
Unrouted nets 31 at the end of iteration 5.
Unrouted nets 27 at the end of iteration 6.
Unrouted nets 26 at the end of iteration 7.
Unrouted nets 26 at the end of iteration 8.
Unrouted nets 20 at the end of iteration 9.
Unrouted nets 2 at the end of iteration 10.
Unrouted nets 0 at the end of iteration 11.
Global Routing step 2 processed 237 nets, it takes 1.23 sec.
Unrouted nets 164 at the end of iteration 0.
Unrouted nets 127 at the end of iteration 1.
Unrouted nets 113 at the end of iteration 2.
Unrouted nets 88 at the end of iteration 3.
Unrouted nets 76 at the end of iteration 4.
Unrouted nets 73 at the end of iteration 5.
Unrouted nets 67 at the end of iteration 6.
Unrouted nets 53 at the end of iteration 7.
Unrouted nets 45 at the end of iteration 8.
Unrouted nets 37 at the end of iteration 9.
Unrouted nets 33 at the end of iteration 10.
Unrouted nets 29 at the end of iteration 11.
Unrouted nets 30 at the end of iteration 12.
Unrouted nets 33 at the end of iteration 13.
Unrouted nets 18 at the end of iteration 14.
Unrouted nets 8 at the end of iteration 15.
Unrouted nets 7 at the end of iteration 16.
Unrouted nets 9 at the end of iteration 17.
Unrouted nets 9 at the end of iteration 18.
Unrouted nets 3 at the end of iteration 19.
Unrouted nets 2 at the end of iteration 20.
Unrouted nets 2 at the end of iteration 21.
Unrouted nets 2 at the end of iteration 22.
Unrouted nets 3 at the end of iteration 23.
Unrouted nets 4 at the end of iteration 24.
Unrouted nets 2 at the end of iteration 25.
Unrouted nets 2 at the end of iteration 26.
Unrouted nets 2 at the end of iteration 27.
Unrouted nets 2 at the end of iteration 28.
Unrouted nets 2 at the end of iteration 29.
Unrouted nets 2 at the end of iteration 30.
Unrouted nets 1 at the end of iteration 31.
Unrouted nets 1 at the end of iteration 32.
Unrouted nets 2 at the end of iteration 33.
Unrouted nets 2 at the end of iteration 34.
Unrouted nets 1 at the end of iteration 35.
Unrouted nets 1 at the end of iteration 36.
Unrouted nets 1 at the end of iteration 37.
Unrouted nets 1 at the end of iteration 38.
Unrouted nets 1 at the end of iteration 39.
Unrouted nets 1 at the end of iteration 40.
Unrouted nets 1 at the end of iteration 41.
Unrouted nets 1 at the end of iteration 42.
Unrouted nets 1 at the end of iteration 43.
Unrouted nets 1 at the end of iteration 44.
Unrouted nets 1 at the end of iteration 45.
Unrouted nets 1 at the end of iteration 46.
Unrouted nets 1 at the end of iteration 47.
Unrouted nets 1 at the end of iteration 48.
Unrouted nets 1 at the end of iteration 49.
Unrouted nets 1 at the end of iteration 50.
Unrouted nets 1 at the end of iteration 51.
Unrouted nets 1 at the end of iteration 52.
Unrouted nets 1 at the end of iteration 53.
Unrouted nets 1 at the end of iteration 54.
Unrouted nets 1 at the end of iteration 55.
Unrouted nets 1 at the end of iteration 56.
Unrouted nets 1 at the end of iteration 57.
Unrouted nets 1 at the end of iteration 58.
Unrouted nets 1 at the end of iteration 59.
Unrouted nets 1 at the end of iteration 60.
Unrouted nets 1 at the end of iteration 61.
Unrouted nets 1 at the end of iteration 62.
Unrouted nets 1 at the end of iteration 63.
Unrouted nets 1 at the end of iteration 64.
Unrouted nets 1 at the end of iteration 65.
Unrouted nets 1 at the end of iteration 66.
Unrouted nets 1 at the end of iteration 67.
Unrouted nets 1 at the end of iteration 68.
Unrouted nets 1 at the end of iteration 69.
Unrouted nets 1 at the end of iteration 70.
Unrouted nets 1 at the end of iteration 71.
Unrouted nets 2 at the end of iteration 72.
Unrouted nets 0 at the end of iteration 73.
Global Routing step 3 processed 260 nets, it takes 44.08 sec.
Global routing takes 45.73 sec.
Total 59471 subnets.
    forward max bucket size 26645 , backward 10398.
        Unrouted nets 47829 at the end of iteration 0.
    route iteration 0, CPU time elapsed 40.078125 sec.
    forward max bucket size 25444 , backward 12233.
        Unrouted nets 43406 at the end of iteration 1.
    route iteration 1, CPU time elapsed 43.312500 sec.
    forward max bucket size 33281 , backward 13512.
        Unrouted nets 39905 at the end of iteration 2.
    route iteration 2, CPU time elapsed 69.000000 sec.
    forward max bucket size 24565 , backward 17194.
        Unrouted nets 37470 at the end of iteration 3.
    route iteration 3, CPU time elapsed 146.281250 sec.
