+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out2_SP_OV_clk_wiz_0_1 |SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CEP|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                       SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[31]/R|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                        SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[2]/R|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                        SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[9]/R|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                        SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[7]/R|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out2_SP_OV_clk_wiz_0_1 |SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CEP|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out2_SP_OV_clk_wiz_0_1 |SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_2/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CEP|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                        SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[3]/R|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                       SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[13]/R|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                       SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[14]/R|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                       SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[21]/R|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                               SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_clk_ctl_reg/S|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                       SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[24]/R|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                        SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[6]/R|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                       SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[26]/R|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                       SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[11]/R|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                       SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[12]/R|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                        SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[8]/R|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                       SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[10]/R|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                       SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[16]/R|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                       SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[17]/R|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                       SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[18]/R|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                       SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[15]/R|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                        SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[5]/R|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                       SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[19]/R|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                       SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[20]/R|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                        SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[1]/R|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                   SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_reg/S|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                       SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[22]/R|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                       SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[23]/R|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                        SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[0]/R|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                       SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[29]/R|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                       SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[25]/R|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                       SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[30]/R|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/IDAT_IND_reg/R|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                       SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[12]/R|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                               SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/ctr_clk_ctl_reg/S|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                       SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[13]/R|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                       SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[31]/R|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                       SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[10]/R|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                       SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[11]/R|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                   SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/ctr_rst_reg/S|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                        SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[0]/R|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                       SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[27]/R|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                       SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[28]/R|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                        SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[4]/R|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                       SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[21]/R|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                       SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[22]/R|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                       SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[23]/R|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/R|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                       SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[26]/R|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                        SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[8]/R|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                       SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[25]/R|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                       SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[24]/R|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                       SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[15]/R|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                       SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[16]/R|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                       SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[14]/R|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                       SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[19]/R|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                        SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[1]/R|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                       SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[17]/R|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                       SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[18]/R|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                        SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[9]/R|
| clk_out2_SP_OV_clk_wiz_0_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |                                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg/D|
|               clk_fpga_0 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                               SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[25]/CE|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                               SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[29]/CE|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                               SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[16]/CE|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[4]/CE|
|               clk_fpga_0 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[1]/CE|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[9]/CE|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                               SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[18]/CE|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                               SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[20]/CE|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                               SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[10]/CE|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                               SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[11]/CE|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[8]/CE|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                               SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[13]/CE|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[15]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[20]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                       SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/pipelined_count_reg[26]/R|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                       SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/pipelined_count_reg[29]/R|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                       SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/pipelined_count_reg[31]/R|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                       SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/pipelined_count_reg[28]/R|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                       SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/pipelined_count_reg[23]/R|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                       SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/pipelined_count_reg[30]/R|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                       SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/pipelined_count_reg[25]/R|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                       SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/pipelined_count_reg[24]/R|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[29]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out2_SP_OV_clk_wiz_0_1 |SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_3/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CEP|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[20]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[11]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[3]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[0]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[24]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[1]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[15]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[12]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[31]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[10]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                        SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/pipelined_count_reg[6]/R|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                        SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/pipelined_count_reg[7]/R|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                               SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_clk_ctl_reg/S|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                   SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/S|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                       SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/pipelined_count_reg[11]/R|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                       SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/pipelined_count_reg[10]/R|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                        SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/pipelined_count_reg[0]/R|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[5]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[9]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[17]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[18]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[10]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[14]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[9]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[15]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[21]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[13]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[11]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[12]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[10]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[4]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[22]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[16]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[12]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[6]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[7]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[27]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[24]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[26]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[7]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[8]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[15]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[16]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[11]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[13]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[19]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[21]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[30]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[8]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[28]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[4]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[27]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[6]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[17]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[0]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[3]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[9]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[0]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[19]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[25]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[1]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[2]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[20]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[28]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[1]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[19]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[8]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[22]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[8]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[5]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[29]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[7]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[18]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[27]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[31]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[26]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[14]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[0]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[17]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[3]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[18]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[9]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[29]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[26]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[13]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[2]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[30]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[3]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[18]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[14]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[5]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[16]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[22]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[7]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[23]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[4]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[30]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[11]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[5]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[19]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[10]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[24]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[22]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[29]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[20]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[13]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[25]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[23]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[26]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[6]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[28]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[6]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[21]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[23]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[31]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[25]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[14]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[25]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[24]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[27]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[2]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[30]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[1]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[2]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[31]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[17]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[16]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[12]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[4]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[28]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[23]/D|
|               clk_fpga_0 |clk_out2_SP_OV_clk_wiz_0_1 |                                SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[21]/D|
|               clk_fpga_0 |clk_out1_SP_OV_clk_wiz_1_1_1 |                                    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lwin_reg/D|
|               clk_fpga_0 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[34]/D|
|               clk_fpga_0 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[42]/D|
|               clk_fpga_0 |                 DDIV_CLK |                                  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/to_rst_reg/D|
|               clk_fpga_0 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/pipelined_dc_reg[21]/D|
|               clk_fpga_0 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[40]/D|
|               clk_fpga_0 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[12]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/disabled_reg/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/rstc_reg/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/rstc_reg/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/disabled_reg/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[13]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/EN_reg/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/EN_reg/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/disabled_reg/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/EN_reg/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[29]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[9]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/rstc_reg/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[45]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[14]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[47]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/filter_3/U0/c_out_p_reg/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[13]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/disabled_reg/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/EN_reg/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/rstc_reg/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[25]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[5]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[41]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[10]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[30]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/filter_2/U0/c_out_p_reg/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[9]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[46]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[28]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[44]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[14]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[37]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[12]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[26]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[6]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[21]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[5]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[42]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[24]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[45]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[47]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[29]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[40]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[10]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[29]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[8]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/filter_0/U0/c_out_p_reg/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[38]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[41]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[22]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[36]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[6]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[25]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[46]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[25]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[30]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[2]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[20]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[4]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[30]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[45]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[1]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[37]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[47]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[28]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_first_pipe/opt_has_pipe.first_q_reg[45]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[42]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[21]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[26]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[29]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/filter_1/U0/c_out_p_reg/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[47]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[34]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[26]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[41]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[2]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_first_pipe/opt_has_pipe.first_q_reg[46]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[47]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[24]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[21]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[46]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[18]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_first_pipe/opt_has_pipe.first_q_reg[41]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[38]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[45]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[44]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[47]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[44]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[25]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[44]/D|
|               clk_fpga_0 |                 DDIV_CLK |                                 SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_d0_reg[1]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[13]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[43]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[22]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[30]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[13]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[37]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_first_pipe/opt_has_pipe.first_q_reg[45]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[1]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[44]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_first_pipe/opt_has_pipe.first_q_reg[42]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[43]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[20]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[22]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[42]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_first_pipe/opt_has_pipe.first_q_reg[37]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[16]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[41]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[40]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[31]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[40]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[21]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[31]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[40]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[46]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[9]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_first_pipe/opt_has_pipe.first_q_reg[46]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[39]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[9]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[26]/D|
|               clk_fpga_0 |                 DDIV_CLK |                                 SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_d0_reg[0]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_first_pipe/opt_has_pipe.first_q_reg[41]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[14]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[40]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_first_pipe/opt_has_pipe.first_q_reg[38]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[39]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[5]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[34]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[14]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[38]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[28]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[37]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[36]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[12]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[27]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[28]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[27]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[42]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/D|
|               clk_fpga_0 |                 DDIV_CLK |                                 SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_d0_reg[3]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[36]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[5]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_first_pipe/opt_has_pipe.first_q_reg[42]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[22]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_first_pipe/opt_has_pipe.first_q_reg[37]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[10]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[45]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[36]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[10]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[18]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[24]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[8]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[23]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[24]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[23]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[46]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[35]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[38]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[10]|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[10]|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[8]|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[9]|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_first_pipe/opt_has_pipe.first_q_reg[38]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[11]|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[9]|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[5]|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[6]|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[7]|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[8]|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[7]|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[11]|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[7]|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[32]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[10]|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[6]|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[5]|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[4]|
|               clk_fpga_0 |                 DDIV_CLK |                                 SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_d0_reg[2]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[4]|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[41]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[6]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[9]|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[8]|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[5]|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[6]|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[9]|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[4]|
|               clk_fpga_0 |               clk_fpga_0 |SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[10]|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[5]|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_first_pipe/opt_has_pipe.first_q_reg[34]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[11]|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[8]|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[6]|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[7]|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[18]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[35]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[4]|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[34]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[18]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[6]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[20]/D|
|               clk_fpga_0 |               clk_fpga_0 |SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[4]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[20]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[42]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[37]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_first_pipe/opt_has_pipe.first_q_reg[33]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[19]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[33]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[34]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[19]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_first_pipe/opt_has_pipe.first_q_reg[34]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[38]/D|
| clk_out1_SP_OV_clk_wiz_1_1_1 |clk_out1_SP_OV_clk_wiz_1_1_1 |SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[2]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
