set a(0-1789) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(5,64) QUANTITY 1 NAME p:io_read(p:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-1785 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-17 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-2400 {}}} SUCCS {{258 0 0 0-1786 {}} {256 0 0 0-2400 {}}} CYCLES {}}
set a(0-1790) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(6,64) QUANTITY 1 NAME r:io_read(r:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-1785 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-18 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-2397 {}}} SUCCS {{130 0 0 0-1786 {}} {256 0 0 0-2397 {}}} CYCLES {}}
set a(0-1791) {AREA_SCORE {} NAME STAGE_LOOP:i:asn(STAGE_LOOP:i(3:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1785 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-19 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-1786 {}}} SUCCS {{259 0 0 0-1786 {}}} CYCLES {}}
set a(0-1792) {AREA_SCORE {} NAME STAGE_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-1786 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-20 LOC {0 1.0 1 0.9833734 1 0.9833734 1 0.9833734 1 0.9833734} PREDS {{774 0 0 0-2383 {}}} SUCCS {{259 0 0 0-1793 {}} {130 0 0 0-1787 {}} {256 0 0 0-2383 {}}} CYCLES {}}
set a(0-1793) {AREA_SCORE 9.60 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_shift_l(1,0,4,11) QUANTITY 1 NAME STAGE_LOOP:lshift TYPE SHIFTLEFT DELAY {0.27 ns} PAR 0-1786 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-21 LOC {1 0.0 1 0.9833734 1 0.9833734 1 0.9999999400641025 1 0.9999999400641025} PREDS {{259 0 0 0-1792 {}}} SUCCS {{258 0 0 0-1787 {}}} CYCLES {}}
set a(0-1794) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1786 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-22 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-1787 {}}} SUCCS {{259 0 0 0-1787 {}}} CYCLES {}}
set a(0-1795) {AREA_SCORE {} NAME COMP_LOOP:k:asn(COMP_LOOP:k(10:2)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1787 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-23 LOC {0 1.0 0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0 0-1788 {}}} SUCCS {{258 0 0 0-1788 {}}} CYCLES {}}
set a(0-1796) {AREA_SCORE {} NAME COMP_LOOP:asn(exit:COMP_LOOP.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1787 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-24 LOC {0 1.0 0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0 0-1788 {}}} SUCCS {{259 0 0 0-1788 {}}} CYCLES {}}
set a(0-1797) {AREA_SCORE {} NAME COMP_LOOP:tmp:asn(tmp#11.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-25 LOC {0 1.0 4 0.094375 4 0.094375 4 0.094375 109 0.167275125} PREDS {} SUCCS {{258 0 0 0-2326 {}}} CYCLES {}}
set a(0-1798) {AREA_SCORE {} NAME COMP_LOOP:tmp:asn(tmp#11.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-26 LOC {0 1.0 5 0.094375 5 0.094375 5 0.094375 109 0.167275125} PREDS {} SUCCS {{258 0 0 0-2326 {}}} CYCLES {}}
set a(0-1799) {AREA_SCORE {} NAME COMP_LOOP:tmp:asn(tmp#11.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-27 LOC {0 1.0 4 0.094375 4 0.094375 4 0.094375 109 0.167275125} PREDS {} SUCCS {{258 0 0 0-2326 {}}} CYCLES {}}
set a(0-1800) {AREA_SCORE {} NAME COMP_LOOP:tmp:asn(tmp#11.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-28 LOC {0 1.0 5 0.094375 5 0.094375 5 0.094375 109 0.167275125} PREDS {} SUCCS {{258 0 0 0-2326 {}}} CYCLES {}}
set a(0-1801) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#7.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-29 LOC {0 1.0 96 0.094375 96 0.094375 96 0.094375 96 0.5036969} PREDS {} SUCCS {{258 0 0 0-2291 {}}} CYCLES {}}
set a(0-1802) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#7.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-30 LOC {0 1.0 96 0.094375 96 0.094375 96 0.094375 96 0.5036969} PREDS {} SUCCS {{258 0 0 0-2291 {}}} CYCLES {}}
set a(0-1803) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#7.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-31 LOC {0 1.0 96 0.094375 96 0.094375 96 0.094375 96 0.5036969} PREDS {} SUCCS {{258 0 0 0-2291 {}}} CYCLES {}}
set a(0-1804) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#7.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-32 LOC {0 1.0 96 0.094375 96 0.094375 96 0.094375 96 0.5036969} PREDS {} SUCCS {{258 0 0 0-2291 {}}} CYCLES {}}
set a(0-1805) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#6.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-33 LOC {0 1.0 95 0.094375 95 0.094375 95 0.094375 96 0.5036969} PREDS {} SUCCS {{258 0 0 0-2259 {}}} CYCLES {}}
set a(0-1806) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#6.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-34 LOC {0 1.0 95 0.094375 95 0.094375 95 0.094375 96 0.5036969} PREDS {} SUCCS {{258 0 0 0-2259 {}}} CYCLES {}}
set a(0-1807) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#6.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-35 LOC {0 1.0 95 0.094375 95 0.094375 95 0.094375 96 0.5036969} PREDS {} SUCCS {{258 0 0 0-2259 {}}} CYCLES {}}
set a(0-1808) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#6.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-36 LOC {0 1.0 95 0.094375 95 0.094375 95 0.094375 96 0.5036969} PREDS {} SUCCS {{258 0 0 0-2259 {}}} CYCLES {}}
set a(0-1809) {AREA_SCORE {} NAME COMP_LOOP:tmp:asn(tmp#10.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-37 LOC {0 1.0 4 0.094375 4 0.094375 4 0.094375 79 0.182900125} PREDS {} SUCCS {{258 0 0 0-2186 {}}} CYCLES {}}
set a(0-1810) {AREA_SCORE {} NAME COMP_LOOP:tmp:asn(tmp#10.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-38 LOC {0 1.0 4 0.094375 4 0.094375 4 0.094375 79 0.182900125} PREDS {} SUCCS {{258 0 0 0-2186 {}}} CYCLES {}}
set a(0-1811) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#5.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-39 LOC {0 1.0 65 0.094375 65 0.094375 65 0.094375 66 0.5036969} PREDS {} SUCCS {{258 0 0 0-2167 {}}} CYCLES {}}
set a(0-1812) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#5.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-40 LOC {0 1.0 65 0.094375 65 0.094375 65 0.094375 66 0.5036969} PREDS {} SUCCS {{258 0 0 0-2167 {}}} CYCLES {}}
set a(0-1813) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#5.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-41 LOC {0 1.0 65 0.094375 65 0.094375 65 0.094375 66 0.5036969} PREDS {} SUCCS {{258 0 0 0-2167 {}}} CYCLES {}}
set a(0-1814) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#5.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-42 LOC {0 1.0 65 0.094375 65 0.094375 65 0.094375 66 0.5036969} PREDS {} SUCCS {{258 0 0 0-2167 {}}} CYCLES {}}
set a(0-1815) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#4.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-43 LOC {0 1.0 64 0.094375 64 0.094375 64 0.094375 66 0.5036969} PREDS {} SUCCS {{258 0 0 0-2135 {}}} CYCLES {}}
set a(0-1816) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#4.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-44 LOC {0 1.0 64 0.094375 64 0.094375 64 0.094375 66 0.5036969} PREDS {} SUCCS {{258 0 0 0-2135 {}}} CYCLES {}}
set a(0-1817) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#4.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-45 LOC {0 1.0 64 0.094375 64 0.094375 64 0.094375 66 0.5036969} PREDS {} SUCCS {{258 0 0 0-2135 {}}} CYCLES {}}
set a(0-1818) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#4.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-46 LOC {0 1.0 64 0.094375 64 0.094375 64 0.094375 66 0.5036969} PREDS {} SUCCS {{258 0 0 0-2135 {}}} CYCLES {}}
set a(0-1819) {AREA_SCORE {} NAME COMP_LOOP:tmp:asn(tmp#9.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-47 LOC {0 1.0 3 0.094375 3 0.094375 3 0.094375 49 0.167275125} PREDS {} SUCCS {{258 0 0 0-2057 {}}} CYCLES {}}
set a(0-1820) {AREA_SCORE {} NAME COMP_LOOP:tmp:asn(tmp#9.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-48 LOC {0 1.0 3 0.094375 3 0.094375 3 0.094375 49 0.167275125} PREDS {} SUCCS {{258 0 0 0-2057 {}}} CYCLES {}}
set a(0-1821) {AREA_SCORE {} NAME COMP_LOOP:tmp:asn(tmp#9.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-49 LOC {0 1.0 3 0.094375 3 0.094375 3 0.094375 49 0.167275125} PREDS {} SUCCS {{258 0 0 0-2057 {}}} CYCLES {}}
set a(0-1822) {AREA_SCORE {} NAME COMP_LOOP:tmp:asn(tmp#9.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-50 LOC {0 1.0 3 0.094375 3 0.094375 3 0.094375 49 0.167275125} PREDS {} SUCCS {{258 0 0 0-2057 {}}} CYCLES {}}
set a(0-1823) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#3.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-51 LOC {0 1.0 34 0.094375 34 0.094375 34 0.094375 36 0.5036969} PREDS {} SUCCS {{258 0 0 0-2021 {}}} CYCLES {}}
set a(0-1824) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#3.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-52 LOC {0 1.0 34 0.094375 34 0.094375 34 0.094375 36 0.5036969} PREDS {} SUCCS {{258 0 0 0-2021 {}}} CYCLES {}}
set a(0-1825) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#3.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-53 LOC {0 1.0 34 0.094375 34 0.094375 34 0.094375 36 0.5036969} PREDS {} SUCCS {{258 0 0 0-2021 {}}} CYCLES {}}
set a(0-1826) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#3.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-54 LOC {0 1.0 34 0.094375 34 0.094375 34 0.094375 36 0.5036969} PREDS {} SUCCS {{258 0 0 0-2021 {}}} CYCLES {}}
set a(0-1827) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#2.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-55 LOC {0 1.0 33 0.094375 33 0.094375 33 0.094375 36 0.5036969} PREDS {} SUCCS {{258 0 0 0-1989 {}}} CYCLES {}}
set a(0-1828) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#2.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-56 LOC {0 1.0 33 0.094375 33 0.094375 33 0.094375 36 0.5036969} PREDS {} SUCCS {{258 0 0 0-1989 {}}} CYCLES {}}
set a(0-1829) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#2.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-57 LOC {0 1.0 33 0.094375 33 0.094375 33 0.094375 36 0.5036969} PREDS {} SUCCS {{258 0 0 0-1989 {}}} CYCLES {}}
set a(0-1830) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#2.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-58 LOC {0 1.0 33 0.094375 33 0.094375 33 0.094375 36 0.5036969} PREDS {} SUCCS {{258 0 0 0-1989 {}}} CYCLES {}}
set a(0-1831) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#1.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-59 LOC {0 1.0 2 0.094375 2 0.094375 2 0.094375 6 0.5036969} PREDS {} SUCCS {{258 0 0 0-1907 {}}} CYCLES {}}
set a(0-1832) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#1.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-60 LOC {0 1.0 2 0.094375 2 0.094375 2 0.094375 6 0.5036969} PREDS {} SUCCS {{258 0 0 0-1907 {}}} CYCLES {}}
set a(0-1833) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#1.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-61 LOC {0 1.0 2 0.094375 2 0.094375 2 0.094375 6 0.5036969} PREDS {} SUCCS {{258 0 0 0-1907 {}}} CYCLES {}}
set a(0-1834) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#1.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-62 LOC {0 1.0 2 0.094375 2 0.094375 2 0.094375 6 0.5036969} PREDS {} SUCCS {{258 0 0 0-1907 {}}} CYCLES {}}
set a(0-1835) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-63 LOC {0 1.0 3 0.094375 3 0.094375 3 0.094375 6 0.5036969} PREDS {} SUCCS {{258 0 0 0-1875 {}}} CYCLES {}}
set a(0-1836) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-64 LOC {0 1.0 3 0.094375 3 0.094375 3 0.094375 6 0.5036969} PREDS {} SUCCS {{258 0 0 0-1875 {}}} CYCLES {}}
set a(0-1837) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-65 LOC {0 1.0 3 0.094375 3 0.094375 3 0.094375 6 0.5036969} PREDS {} SUCCS {{258 0 0 0-1875 {}}} CYCLES {}}
set a(0-1838) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-66 LOC {0 1.0 3 0.094375 3 0.094375 3 0.094375 6 0.5036969} PREDS {} SUCCS {{258 0 0 0-1875 {}}} CYCLES {}}
set a(0-1839) {AREA_SCORE {} NAME COMP_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-67 LOC {0 1.0 0 1.0 0 1.0 0 1.0 33 1.0} PREDS {{774 0 0 0-2368 {}}} SUCCS {{259 0 0 0-1840 {}} {256 0 0 0-2368 {}}} CYCLES {}}
set a(0-1840) {AREA_SCORE {} NAME COMP_LOOP-1:break(COMP_LOOP) TYPE TERMINATE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-68 LOC {0 1.0 0 1.0 0 1.0 33 1.0} PREDS {{259 0 0 0-1839 {}}} SUCCS {{128 0 0 0-1930 {}} {128 0 0 0-1932 {}} {128 0 0 0-1934 {}} {128 0 0 0-1936 {}} {128 0 0 0-1945 {}} {128 0 0 0-1946 {}} {128 0 0 0-1947 {}} {128 0 0 0-1948 {}} {128 0 0 0-1958 {}}} CYCLES {}}
set a(0-1841) {AREA_SCORE {} NAME COMP_LOOP:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-69 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.819192725} PREDS {} SUCCS {{259 0 0 0-1842 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1842) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(9-2) TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-70 LOC {0 1.0 1 0.0 1 0.0 5 0.819192725} PREDS {{259 0 0 0-1841 {}}} SUCCS {{258 0 0 0-1845 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1843) {AREA_SCORE {} NAME COMP_LOOP:k:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-71 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.819192725} PREDS {{774 0 0 0-2360 {}}} SUCCS {{259 0 0 0-1844 {}} {130 0 0 0-1958 {}} {256 0 0 0-2360 {}}} CYCLES {}}
set a(0-1844) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0) TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-72 LOC {0 1.0 1 0.0 1 0.0 5 0.819192725} PREDS {{259 0 0 0-1843 {}}} SUCCS {{259 0 0 0-1845 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1845) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(8,0,8,0,8) QUANTITY 1 NAME COMP_LOOP:acc TYPE ACCU DELAY {0.55 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-73 LOC {1 0.0 1 0.965635025 1 0.965635025 1 0.999999946474359 5 0.8535576464743589} PREDS {{259 0 0 0-1844 {}} {258 0 0 0-1842 {}}} SUCCS {{258 0 1.173 0-1849 {}} {258 0 1.173 0-1850 {}} {258 0 1.173 0-1851 {}} {258 0 1.173 0-1852 {}} {258 0 1.173 0-1945 {}} {258 0 1.173 0-1946 {}} {258 0 1.173 0-1947 {}} {258 0 1.173 0-1948 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1846) {AREA_SCORE {} NAME COMP_LOOP:asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-74 LOC {0 1.0 0 1.0 0 1.0 0 1.0 5 0.926875} PREDS {} SUCCS {{259 0 0 0-1847 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1847) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(1-0)#6 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-75 LOC {0 1.0 0 1.0 0 1.0 5 0.926875} PREDS {{259 0 0 0-1846 {}}} SUCCS {{259 0 0 0-1848 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1848) {AREA_SCORE {} NAME COMP_LOOP:switch TYPE SELECT PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-76 LOC {0 1.0 0 1.0 0 1.0 5 0.926875} PREDS {{259 0 0 0-1847 {}}} SUCCS {{146 0 0 0-1849 {}} {146 0 0 0-1850 {}} {146 0 0 0-1851 {}} {146 0 0 0-1852 {}}} CYCLES {}}
set a(0-1849) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@) TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-77 LOC {1 1.0 2 0.9415 2 1.0 3 0.09437493750000003 6 0.09437493750000003} PREDS {{146 0 0 0-1848 {}} {258 0 1.173 0-1845 {}} {774 0 1.173 0-2350 {}} {774 0 1.173 0-2335 {}} {774 0 1.173 0-2213 {}} {774 0 1.173 0-2195 {}} {774 0 1.173 0-2081 {}} {774 0 1.173 0-2066 {}} {774 0 1.173 0-1945 {}} {774 0 1.173 0-1930 {}}} SUCCS {{258 0 0 0-1875 {}} {256 0 0 0-1930 {}} {256 0 0 0-1945 {}} {130 0 0 0-1958 {}} {256 0 0 0-2066 {}} {256 0 0 0-2081 {}} {256 0 0 0-2195 {}} {256 0 0 0-2213 {}} {256 0 0 0-2335 {}} {256 0 0 0-2350 {}}} CYCLES {}}
set a(0-1850) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@) TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-78 LOC {1 1.0 2 0.9415 2 1.0 3 0.09437493750000003 6 0.09437493750000003} PREDS {{146 0 0 0-1848 {}} {258 0 1.173 0-1845 {}} {774 0 1.173 0-2352 {}} {774 0 1.173 0-2337 {}} {774 0 1.173 0-2215 {}} {774 0 1.173 0-2197 {}} {774 0 1.173 0-2083 {}} {774 0 1.173 0-2068 {}} {774 0 1.173 0-1946 {}} {774 0 1.173 0-1932 {}}} SUCCS {{258 0 0 0-1875 {}} {256 0 0 0-1932 {}} {256 0 0 0-1946 {}} {130 0 0 0-1958 {}} {256 0 0 0-2068 {}} {256 0 0 0-2083 {}} {256 0 0 0-2197 {}} {256 0 0 0-2215 {}} {256 0 0 0-2337 {}} {256 0 0 0-2352 {}}} CYCLES {}}
set a(0-1851) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@) TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-79 LOC {1 1.0 2 0.9415 2 1.0 3 0.09437493750000003 6 0.09437493750000003} PREDS {{146 0 0 0-1848 {}} {258 0 1.173 0-1845 {}} {774 0 1.173 0-2354 {}} {774 0 1.173 0-2339 {}} {774 0 1.173 0-2217 {}} {774 0 1.173 0-2199 {}} {774 0 1.173 0-2085 {}} {774 0 1.173 0-2070 {}} {774 0 1.173 0-1947 {}} {774 0 1.173 0-1934 {}}} SUCCS {{258 0 0 0-1875 {}} {256 0 0 0-1934 {}} {256 0 0 0-1947 {}} {130 0 0 0-1958 {}} {256 0 0 0-2070 {}} {256 0 0 0-2085 {}} {256 0 0 0-2199 {}} {256 0 0 0-2217 {}} {256 0 0 0-2339 {}} {256 0 0 0-2354 {}}} CYCLES {}}
set a(0-1852) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@) TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-80 LOC {1 1.0 2 0.9415 2 1.0 3 0.09437493750000003 6 0.09437493750000003} PREDS {{146 0 0 0-1848 {}} {258 0 1.173 0-1845 {}} {774 0 1.173 0-2356 {}} {774 0 1.173 0-2341 {}} {774 0 1.173 0-2219 {}} {774 0 1.173 0-2201 {}} {774 0 1.173 0-2087 {}} {774 0 1.173 0-2072 {}} {774 0 1.173 0-1948 {}} {774 0 1.173 0-1936 {}}} SUCCS {{258 0 0 0-1875 {}} {256 0 0 0-1936 {}} {256 0 0 0-1948 {}} {130 0 0 0-1958 {}} {256 0 0 0-2072 {}} {256 0 0 0-2087 {}} {256 0 0 0-2201 {}} {256 0 0 0-2219 {}} {256 0 0 0-2341 {}} {256 0 0 0-2356 {}}} CYCLES {}}
set a(0-1853) {AREA_SCORE {} NAME COMP_LOOP:asn#18 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-81 LOC {0 1.0 3 0.0 3 0.0 3 0.0 6 0.5036969} PREDS {} SUCCS {{259 0 0 0-1854 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1854) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(1-0)#7 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-82 LOC {0 1.0 3 0.0 3 0.0 6 0.5036969} PREDS {{259 0 0 0-1853 {}}} SUCCS {{258 0 0 0-1857 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1855) {AREA_SCORE {} NAME COMP_LOOP:asn#19 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-83 LOC {0 1.0 3 0.0 3 0.0 3 0.0 6 0.5036969} PREDS {} SUCCS {{259 0 0 0-1856 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1856) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(1-0)#8 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-84 LOC {0 1.0 3 0.0 3 0.0 6 0.5036969} PREDS {{259 0 0 0-1855 {}}} SUCCS {{259 0 0 0-1857 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1857) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor TYPE NOR PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-85 LOC {1 0.0 3 0.0 3 0.0 6 0.5036969} PREDS {{259 0 0 0-1856 {}} {258 0 0 0-1854 {}}} SUCCS {{258 0 0 0-1875 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1858) {AREA_SCORE {} NAME COMP_LOOP:asn#20 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-86 LOC {0 1.0 3 0.0 3 0.0 3 0.0 6 0.5036969} PREDS {} SUCCS {{259 0 0 0-1859 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1859) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(1-0)#9 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-87 LOC {0 1.0 3 0.0 3 0.0 6 0.5036969} PREDS {{259 0 0 0-1858 {}}} SUCCS {{258 0 0 0-1863 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1860) {AREA_SCORE {} NAME COMP_LOOP:asn#21 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-88 LOC {0 1.0 3 0.0 3 0.0 3 0.0 6 0.5036969} PREDS {} SUCCS {{259 0 0 0-1861 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1861) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(1-0)#10 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-89 LOC {0 1.0 3 0.0 3 0.0 6 0.5036969} PREDS {{259 0 0 0-1860 {}}} SUCCS {{259 0 0 0-1862 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1862) {AREA_SCORE {} NAME COMP_LOOP:not TYPE NOT PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-90 LOC {1 0.0 3 0.0 3 0.0 6 0.5036969} PREDS {{259 0 0 0-1861 {}}} SUCCS {{259 0 0 0-1863 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1863) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and TYPE AND PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-91 LOC {1 0.0 3 0.0 3 0.0 6 0.5036969} PREDS {{259 0 0 0-1862 {}} {258 0 0 0-1859 {}}} SUCCS {{258 0 0 0-1875 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1864) {AREA_SCORE {} NAME COMP_LOOP:asn#22 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-92 LOC {0 1.0 3 0.0 3 0.0 3 0.0 6 0.5036969} PREDS {} SUCCS {{259 0 0 0-1865 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1865) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(1-0)#11 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-93 LOC {0 1.0 3 0.0 3 0.0 6 0.5036969} PREDS {{259 0 0 0-1864 {}}} SUCCS {{258 0 0 0-1869 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1866) {AREA_SCORE {} NAME COMP_LOOP:asn#23 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-94 LOC {0 1.0 3 0.0 3 0.0 3 0.0 6 0.5036969} PREDS {} SUCCS {{259 0 0 0-1867 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1867) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(1-0)#12 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-95 LOC {0 1.0 3 0.0 3 0.0 6 0.5036969} PREDS {{259 0 0 0-1866 {}}} SUCCS {{259 0 0 0-1868 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1868) {AREA_SCORE {} NAME COMP_LOOP:not#19 TYPE NOT PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-96 LOC {1 0.0 3 0.0 3 0.0 6 0.5036969} PREDS {{259 0 0 0-1867 {}}} SUCCS {{259 0 0 0-1869 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1869) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#1 TYPE AND PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-97 LOC {1 0.0 3 0.0 3 0.0 6 0.5036969} PREDS {{259 0 0 0-1868 {}} {258 0 0 0-1865 {}}} SUCCS {{258 0 0 0-1875 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1870) {AREA_SCORE {} NAME COMP_LOOP:asn#24 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-98 LOC {0 1.0 3 0.0 3 0.0 3 0.0 6 0.5036969} PREDS {} SUCCS {{259 0 0 0-1871 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1871) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(1-0)#13 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-99 LOC {0 1.0 3 0.0 3 0.0 6 0.5036969} PREDS {{259 0 0 0-1870 {}}} SUCCS {{258 0 0 0-1874 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1872) {AREA_SCORE {} NAME COMP_LOOP:asn#25 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-100 LOC {0 1.0 3 0.0 3 0.0 3 0.0 6 0.5036969} PREDS {} SUCCS {{259 0 0 0-1873 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1873) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(1-0)#2 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-101 LOC {0 1.0 3 0.0 3 0.0 6 0.5036969} PREDS {{259 0 0 0-1872 {}}} SUCCS {{259 0 0 0-1874 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1874) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#2 TYPE AND PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-102 LOC {1 0.0 3 0.0 3 0.0 6 0.5036969} PREDS {{259 0 0 0-1873 {}} {258 0 0 0-1871 {}}} SUCCS {{259 0 0 0-1875 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1875) {AREA_SCORE 117.14 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,4) QUANTITY 10 NAME COMP_LOOP:mux1h#35 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-103 LOC {2 0.094375 3 0.5036969 3 0.5036969 3 0.5525750426282051 6 0.5525750426282051} PREDS {{259 0 0 0-1874 {}} {258 0 0 0-1869 {}} {258 0 0 0-1863 {}} {258 0 0 0-1857 {}} {258 0 0 0-1852 {}} {258 0 0 0-1851 {}} {258 0 0 0-1850 {}} {258 0 0 0-1849 {}} {258 0 0 0-1838 {}} {258 0 0 0-1837 {}} {258 0 0 0-1836 {}} {258 0 0 0-1835 {}}} SUCCS {{258 0 0 0-1909 {}} {258 0 0 0-1937 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1876) {AREA_SCORE {} NAME VEC_LOOP:j:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-104 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.8013682} PREDS {} SUCCS {{259 0 0 0-1877 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1877) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-105 LOC {0 1.0 1 0.0 1 0.0 5 0.8013682} PREDS {{259 0 0 0-1876 {}}} SUCCS {{258 0 0 0-1881 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1878) {AREA_SCORE {} NAME COMP_LOOP:k:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-106 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.8013682} PREDS {{774 0 0 0-2360 {}}} SUCCS {{259 0 0 0-1879 {}} {130 0 0 0-1958 {}} {256 0 0 0-2360 {}}} CYCLES {}}
set a(0-1879) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#1 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-107 LOC {0 1.0 1 0.0 1 0.0 5 0.8013682} PREDS {{259 0 0 0-1878 {}}} SUCCS {{259 0 0 0-1880 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1880) {AREA_SCORE {} NAME COMP_LOOP:conc#2 TYPE CONCATENATE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-108 LOC {0 1.0 1 0.8013682 1 0.8013682 5 0.8013682} PREDS {{259 0 0 0-1879 {}}} SUCCS {{259 0 0 0-1881 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1881) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add3(10,0,10,0,11,0,11) QUANTITY 4 NAME COMP_LOOP-1:acc#10 TYPE ACCU DELAY {0.84 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-109 LOC {1 0.0 1 0.8013682 1 0.8013682 1 0.8535576407051282 5 0.8535576407051282} PREDS {{259 0 0 0-1880 {}} {258 0 0 0-1877 {}}} SUCCS {{259 0 0 0-1882 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1882) {AREA_SCORE {} NAME COMP_LOOP-1:slc(COMP_LOOP:acc#10)(10-1) TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-110 LOC {1 0.0521895 1 0.8535577 1 0.8535577 5 0.8535577} PREDS {{259 0 0 0-1881 {}}} SUCCS {{259 0 0 0-1883 {}} {258 0 0 0-1885 {}} {258 0 0 0-1887 {}} {258 0 0 0-1889 {}} {258 0 0 0-1891 {}} {258 0 0 0-1893 {}} {258 0 0 0-1894 {}} {258 0 0 0-1896 {}} {258 0 0 0-1897 {}} {258 0 0 0-1900 {}} {258 0 0 0-1901 {}} {258 0 0 0-1904 {}} {258 0 0 0-1905 {}} {258 0 0 0-1927 {}} {258 0 0 0-1929 {}} {258 0 0 0-1931 {}} {258 0 0 0-1933 {}} {258 0 0 0-1935 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1883) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(1-0) TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-111 LOC {1 0.0521895 1 0.8535577 1 0.8535577 5 0.8535577} PREDS {{259 0 0 0-1882 {}}} SUCCS {{259 0 0 0-1884 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1884) {AREA_SCORE {} NAME COMP_LOOP:switch#1 TYPE SELECT PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-112 LOC {1 0.0521895 1 0.8535577 1 0.8535577 5 0.8535577} PREDS {{259 0 0 0-1883 {}}} SUCCS {{146 0 0 0-1885 {}} {146 0 0 0-1886 {}} {146 0 0 0-1887 {}} {146 0 0 0-1888 {}} {146 0 0 0-1889 {}} {146 0 0 0-1890 {}} {146 0 0 0-1891 {}} {146 0 0 0-1892 {}}} CYCLES {}}
set a(0-1885) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(9-2)#2 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-113 LOC {1 0.0521895 1 0.8535577 1 0.8535577 5 0.8535577} PREDS {{146 0 0 0-1884 {}} {258 0 0 0-1882 {}}} SUCCS {{259 0 1.173 0-1886 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1886) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#1 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-114 LOC {1 1.0 1 0.9415 1 1.0 2 0.09437493750000003 6 0.09437493750000003} PREDS {{259 0 1.173 0-1885 {}} {146 0 0 0-1884 {}} {774 0 1.173 0-2350 {}} {774 0 1.173 0-2335 {}} {774 0 1.173 0-2213 {}} {774 0 1.173 0-2195 {}} {774 0 1.173 0-2081 {}} {774 0 1.173 0-2066 {}} {774 0 1.173 0-1945 {}} {774 0 1.173 0-1930 {}}} SUCCS {{258 0 0 0-1907 {}} {256 0 0 0-1930 {}} {256 0 0 0-1945 {}} {130 0 0 0-1958 {}} {256 0 0 0-2066 {}} {256 0 0 0-2081 {}} {256 0 0 0-2195 {}} {256 0 0 0-2213 {}} {256 0 0 0-2335 {}} {256 0 0 0-2350 {}}} CYCLES {}}
set a(0-1887) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(9-2)#3 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-115 LOC {1 0.0521895 1 0.8535577 1 0.8535577 5 0.8535577} PREDS {{146 0 0 0-1884 {}} {258 0 0 0-1882 {}}} SUCCS {{259 0 1.173 0-1888 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1888) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#1 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-116 LOC {1 1.0 1 0.9415 1 1.0 2 0.09437493750000003 6 0.09437493750000003} PREDS {{259 0 1.173 0-1887 {}} {146 0 0 0-1884 {}} {774 0 1.173 0-2352 {}} {774 0 1.173 0-2337 {}} {774 0 1.173 0-2215 {}} {774 0 1.173 0-2197 {}} {774 0 1.173 0-2083 {}} {774 0 1.173 0-2068 {}} {774 0 1.173 0-1946 {}} {774 0 1.173 0-1932 {}}} SUCCS {{258 0 0 0-1907 {}} {256 0 0 0-1932 {}} {256 0 0 0-1946 {}} {130 0 0 0-1958 {}} {256 0 0 0-2068 {}} {256 0 0 0-2083 {}} {256 0 0 0-2197 {}} {256 0 0 0-2215 {}} {256 0 0 0-2337 {}} {256 0 0 0-2352 {}}} CYCLES {}}
set a(0-1889) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(9-2)#4 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-117 LOC {1 0.0521895 1 0.8535577 1 0.8535577 5 0.8535577} PREDS {{146 0 0 0-1884 {}} {258 0 0 0-1882 {}}} SUCCS {{259 0 1.173 0-1890 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1890) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#1 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-118 LOC {1 1.0 1 0.9415 1 1.0 2 0.09437493750000003 6 0.09437493750000003} PREDS {{259 0 1.173 0-1889 {}} {146 0 0 0-1884 {}} {774 0 1.173 0-2354 {}} {774 0 1.173 0-2339 {}} {774 0 1.173 0-2217 {}} {774 0 1.173 0-2199 {}} {774 0 1.173 0-2085 {}} {774 0 1.173 0-2070 {}} {774 0 1.173 0-1947 {}} {774 0 1.173 0-1934 {}}} SUCCS {{258 0 0 0-1907 {}} {256 0 0 0-1934 {}} {256 0 0 0-1947 {}} {130 0 0 0-1958 {}} {256 0 0 0-2070 {}} {256 0 0 0-2085 {}} {256 0 0 0-2199 {}} {256 0 0 0-2217 {}} {256 0 0 0-2339 {}} {256 0 0 0-2354 {}}} CYCLES {}}
set a(0-1891) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(9-2) TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-119 LOC {1 0.0521895 1 0.8535577 1 0.8535577 5 0.8535577} PREDS {{146 0 0 0-1884 {}} {258 0 0 0-1882 {}}} SUCCS {{259 0 1.173 0-1892 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1892) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#1 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-120 LOC {1 1.0 1 0.9415 1 1.0 2 0.09437493750000003 6 0.09437493750000003} PREDS {{259 0 1.173 0-1891 {}} {146 0 0 0-1884 {}} {774 0 1.173 0-2356 {}} {774 0 1.173 0-2341 {}} {774 0 1.173 0-2219 {}} {774 0 1.173 0-2201 {}} {774 0 1.173 0-2087 {}} {774 0 1.173 0-2072 {}} {774 0 1.173 0-1948 {}} {774 0 1.173 0-1936 {}}} SUCCS {{258 0 0 0-1907 {}} {256 0 0 0-1936 {}} {256 0 0 0-1948 {}} {130 0 0 0-1958 {}} {256 0 0 0-2072 {}} {256 0 0 0-2087 {}} {256 0 0 0-2201 {}} {256 0 0 0-2219 {}} {256 0 0 0-2341 {}} {256 0 0 0-2356 {}}} CYCLES {}}
set a(0-1893) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(1-0)#4 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-121 LOC {1 0.0521895 2 0.0 2 0.0 6 0.5036969} PREDS {{258 0 0 0-1882 {}}} SUCCS {{258 0 0 0-1895 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1894) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(1-0)#5 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-122 LOC {1 0.0521895 2 0.0 2 0.0 6 0.5036969} PREDS {{258 0 0 0-1882 {}}} SUCCS {{259 0 0 0-1895 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1895) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#1 TYPE NOR PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-123 LOC {1 0.0521895 2 0.0 2 0.0 6 0.5036969} PREDS {{259 0 0 0-1894 {}} {258 0 0 0-1893 {}}} SUCCS {{258 0 0 0-1907 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1896) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(1-0)#6 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-124 LOC {1 0.0521895 2 0.0 2 0.0 6 0.5036969} PREDS {{258 0 0 0-1882 {}}} SUCCS {{258 0 0 0-1899 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1897) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(1-0)#7 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-125 LOC {1 0.0521895 2 0.0 2 0.0 6 0.5036969} PREDS {{258 0 0 0-1882 {}}} SUCCS {{259 0 0 0-1898 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1898) {AREA_SCORE {} NAME COMP_LOOP:not#20 TYPE NOT PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-126 LOC {1 0.0521895 2 0.0 2 0.0 6 0.5036969} PREDS {{259 0 0 0-1897 {}}} SUCCS {{259 0 0 0-1899 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1899) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#3 TYPE AND PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-127 LOC {1 0.0521895 2 0.0 2 0.0 6 0.5036969} PREDS {{259 0 0 0-1898 {}} {258 0 0 0-1896 {}}} SUCCS {{258 0 0 0-1907 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1900) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(1-0)#8 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-128 LOC {1 0.0521895 2 0.0 2 0.0 6 0.5036969} PREDS {{258 0 0 0-1882 {}}} SUCCS {{258 0 0 0-1903 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1901) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(1-0)#9 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-129 LOC {1 0.0521895 2 0.0 2 0.0 6 0.5036969} PREDS {{258 0 0 0-1882 {}}} SUCCS {{259 0 0 0-1902 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1902) {AREA_SCORE {} NAME COMP_LOOP:not#21 TYPE NOT PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-130 LOC {1 0.0521895 2 0.0 2 0.0 6 0.5036969} PREDS {{259 0 0 0-1901 {}}} SUCCS {{259 0 0 0-1903 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1903) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#4 TYPE AND PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-131 LOC {1 0.0521895 2 0.0 2 0.0 6 0.5036969} PREDS {{259 0 0 0-1902 {}} {258 0 0 0-1900 {}}} SUCCS {{258 0 0 0-1907 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1904) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(1-0)#10 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-132 LOC {1 0.0521895 2 0.0 2 0.0 6 0.5036969} PREDS {{258 0 0 0-1882 {}}} SUCCS {{258 0 0 0-1906 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1905) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(1-0)#11 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-133 LOC {1 0.0521895 2 0.0 2 0.0 6 0.5036969} PREDS {{258 0 0 0-1882 {}}} SUCCS {{259 0 0 0-1906 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1906) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#5 TYPE AND PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-134 LOC {1 0.0521895 2 0.0 2 0.0 6 0.5036969} PREDS {{259 0 0 0-1905 {}} {258 0 0 0-1904 {}}} SUCCS {{259 0 0 0-1907 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1907) {AREA_SCORE 117.14 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,4) QUANTITY 10 NAME COMP_LOOP:mux1h#1 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-135 LOC {2 0.094375 2 0.9511217999999999 2 0.9511217999999999 2 0.999999942628205 6 0.5525750426282051} PREDS {{259 0 0 0-1906 {}} {258 0 0 0-1903 {}} {258 0 0 0-1899 {}} {258 0 0 0-1895 {}} {258 0 0 0-1892 {}} {258 0 0 0-1890 {}} {258 0 0 0-1888 {}} {258 0 0 0-1886 {}} {258 0 0 0-1834 {}} {258 0 0 0-1833 {}} {258 0 0 0-1832 {}} {258 0 0 0-1831 {}}} SUCCS {{259 0 0 0-1908 {}} {258 0 0 0-1937 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1908) {AREA_SCORE {} NAME COMP_LOOP-1:factor2:not TYPE NOT PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-136 LOC {2 0.1432532 3 0.5525751 3 0.5525751 6 0.5525751} PREDS {{259 0 0 0-1907 {}}} SUCCS {{259 0 0 0-1909 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1909) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 8 NAME COMP_LOOP-1:acc#6 TYPE ACCU DELAY {0.77 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-137 LOC {2 0.1432532 3 0.5525751 3 0.5525751 3 0.6009624573717949 6 0.6009624573717949} PREDS {{259 0 0 0-1908 {}} {258 0 0 0-1875 {}}} SUCCS {{259 0 0 0-1910 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1910) {AREA_SCORE {} NAME COMP_LOOP-1:modulo.base TYPE {C-CORE PORT} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-138 LOC {2 0.1916406 3 0.6009625 3 0.6009625 6 0.6009625} PREDS {{259 0 0 0-1909 {}} {128 0 0 0-1912 {}}} SUCCS {{258 0 0 0-1912 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1911) {AREA_SCORE {} NAME COMP_LOOP-1:modulo.m TYPE {C-CORE PORT} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-139 LOC {2 0.0 3 0.6009625 3 0.6009625 6 0.6009625} PREDS {{128 0 0 0-1912 {}}} SUCCS {{259 0 0 0-1912 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1912) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_7c916ad59326b02df02b1a80099f3e2761bb() QUANTITY 1 MULTICYCLE modulo_7c916ad59326b02df02b1a80099f3e2761bb() MINCLKPRD 14.34 NAME COMP_LOOP-1:modulo() TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-140 LOC {2 1.0 3 0.681 3 1.0 16 0.0064061875000001045 19 0.0064061875000001045} PREDS {{259 0 0 0-1911 {}} {258 0 0 0-1910 {}}} SUCCS {{128 0 0 0-1910 {}} {128 0 0 0-1911 {}} {259 0 0 0-1913 {}}} CYCLES {}}
set a(0-1913) {AREA_SCORE {} NAME COMP_LOOP-1:modulo.return TYPE {C-CORE PORT} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-141 LOC {15 0.006406225 16 0.21615332499999998 16 0.21615332499999998 19 0.21615332499999998} PREDS {{259 0 0 0-1912 {}}} SUCCS {{258 0 0 0-1922 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1914) {AREA_SCORE {} NAME STAGE_LOOP:i:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-142 LOC {0 1.0 1 0.183901725 1 0.183901725 1 0.183901725 18 0.716345625} PREDS {} SUCCS {{259 0 0 0-1915 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1915) {AREA_SCORE {} NAME COMP_LOOP-1:STAGE_LOOP:i:not#1 TYPE NOT PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-143 LOC {0 1.0 1 0.183901725 1 0.183901725 18 0.716345625} PREDS {{259 0 0 0-1914 {}}} SUCCS {{259 0 0 0-1916 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1916) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(4,0,4,0,4) QUANTITY 1 NAME COMP_LOOP-1:tmp:acc TYPE ACCU DELAY {0.25 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-144 LOC {1 0.0 1 0.183901725 1 0.183901725 1 0.19952666249999998 18 0.7319705625} PREDS {{259 0 0 0-1915 {}}} SUCCS {{259 0 0 0-1917 {}} {130 0 0 0-1958 {}} {258 0 0 0-2028 {}} {258 0 0 0-2174 {}}} CYCLES {}}
set a(0-1917) {AREA_SCORE 8.74 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_shift_l(1,0,4,10) QUANTITY 1 NAME COMP_LOOP-1:tmp:lshift TYPE SHIFTLEFT DELAY {0.27 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-145 LOC {1 0.015625 1 0.731970625 1 0.731970625 1 0.7485971650641026 18 0.7485971650641026} PREDS {{259 0 0 0-1916 {}}} SUCCS {{258 0 0 0-1920 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1918) {AREA_SCORE {} NAME COMP_LOOP:k:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-146 LOC {0 1.0 1 0.0 1 0.0 1 0.0 18 0.7485972249999999} PREDS {{774 0 0 0-2360 {}}} SUCCS {{259 0 0 0-1919 {}} {130 0 0 0-1958 {}} {256 0 0 0-2360 {}}} CYCLES {}}
set a(0-1919) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#2 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-147 LOC {0 1.0 1 0.0 1 0.0 18 0.7485972249999999} PREDS {{259 0 0 0-1918 {}}} SUCCS {{259 0 0 0-1920 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1920) {AREA_SCORE 667.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-1:tmp:mul TYPE MUL DELAY {2.07 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-148 LOC {1 0.0322516 1 0.7485972249999999 1 0.7485972249999999 1 0.8779967452436446 18 0.8779967452436446} PREDS {{259 0 0 0-1919 {}} {258 0 0 0-1917 {}}} SUCCS {{259 0 0.782 0-1921 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1921) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(13,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:tmp:read_mem(twiddle:rsc(0)(0).@) TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-149 LOC {1 1.0 1 0.9415 1 1.0 2 0.09437493750000003 19 0.09437493750000003} PREDS {{259 0 0.782 0-1920 {}}} SUCCS {{259 0 0 0-1922 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1922) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-1:mul TYPE MUL DELAY {12.54 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-150 LOC {15 0.006406225 16 0.21615332499999998 16 0.21615332499999998 16 0.9999999388496399 19 0.9999999388496399} PREDS {{259 0 0 0-1921 {}} {258 0 0 0-1913 {}}} SUCCS {{259 0 0 0-1923 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1923) {AREA_SCORE {} NAME COMP_LOOP-1:modulo.base#1 TYPE {C-CORE PORT} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-151 LOC {16 0.0 17 0.6009625 17 0.6009625 20 0.6009625} PREDS {{259 0 0 0-1922 {}} {128 0 0 0-1925 {}}} SUCCS {{258 0 0 0-1925 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1924) {AREA_SCORE {} NAME COMP_LOOP-1:modulo.m#1 TYPE {C-CORE PORT} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-152 LOC {16 0.0 17 0.6009625 17 0.6009625 20 0.6009625} PREDS {{128 0 0 0-1925 {}}} SUCCS {{259 0 0 0-1925 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1925) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_7c916ad59326b02df02b1a80099f3e2761bb() QUANTITY 1 MULTICYCLE modulo_7c916ad59326b02df02b1a80099f3e2761bb() MINCLKPRD 14.34 NAME COMP_LOOP-1:modulo()#1 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-153 LOC {16 1.0 17 0.681 17 1.0 30 0.0064061875000001045 33 0.0064061875000001045} PREDS {{259 0 0 0-1924 {}} {258 0 0 0-1923 {}}} SUCCS {{128 0 0 0-1923 {}} {128 0 0 0-1924 {}} {259 0 0 0-1926 {}}} CYCLES {}}
set a(0-1926) {AREA_SCORE {} NAME COMP_LOOP-1:modulo.return#1 TYPE {C-CORE PORT} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-154 LOC {29 0.006406225 30 0.8535577 30 0.8535577 33 0.8535577} PREDS {{259 0 0 0-1925 {}}} SUCCS {{258 0 1.173 0-1930 {}} {258 0 1.173 0-1932 {}} {258 0 1.173 0-1934 {}} {258 0 1.173 0-1936 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1927) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(1-0)#1 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-155 LOC {1 0.0521895 1 0.8535577 1 0.8535577 33 0.8535577} PREDS {{258 0 0 0-1882 {}}} SUCCS {{259 0 0 0-1928 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1928) {AREA_SCORE {} NAME COMP_LOOP:switch#8 TYPE SELECT PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-156 LOC {1 0.0521895 1 1.0 1 1.0 33 0.8535577} PREDS {{259 0 0 0-1927 {}}} SUCCS {{146 0 0 0-1929 {}} {130 0 0 0-1930 {}} {146 0 0 0-1931 {}} {130 0 0 0-1932 {}} {146 0 0 0-1933 {}} {130 0 0 0-1934 {}} {146 0 0 0-1935 {}} {130 0 0 0-1936 {}}} CYCLES {}}
set a(0-1929) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(9-2)#5 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-157 LOC {1 0.0521895 30 0.0 30 0.0 33 0.8535577} PREDS {{146 0 0 0-1928 {}} {258 0 0 0-1882 {}}} SUCCS {{259 0 1.173 0-1930 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1930) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-158 LOC {29 1.0 30 0.9415 30 1.0 31 0.006249937500000025 34 0.006249937500000025} PREDS {{774 0 0 0-1930 {}} {259 0 1.173 0-1929 {}} {130 0 0 0-1928 {}} {258 0 1.173 0-1926 {}} {256 0 0 0-1886 {}} {256 0 0 0-1849 {}} {128 0 0 0-1840 {}} {774 0 0 0-2350 {}} {774 0 0 0-2335 {}} {772 0 0 0-2270 {}} {772 0 0 0-2238 {}} {774 0 0 0-2213 {}} {774 0 0 0-2195 {}} {772 0 0 0-2146 {}} {772 0 0 0-2110 {}} {774 0 0 0-2081 {}} {774 0 0 0-2066 {}} {772 0 0 0-2000 {}} {772 0 0 0-1968 {}} {774 0 0 0-1945 {}}} SUCCS {{774 0 1.173 0-1849 {}} {774 0 1.173 0-1886 {}} {774 0 0 0-1930 {}} {258 0 0 0-1945 {}} {130 0 0 0-1958 {}} {258 0 1.173 0-1968 {}} {258 0 1.173 0-2000 {}} {258 0 0 0-2066 {}} {258 0 0 0-2081 {}} {258 0 1.173 0-2110 {}} {258 0 1.173 0-2146 {}} {258 0 0 0-2195 {}} {258 0 0 0-2213 {}} {258 0 1.173 0-2238 {}} {258 0 1.173 0-2270 {}} {258 0 0 0-2335 {}} {258 0 0 0-2350 {}}} CYCLES {}}
set a(0-1931) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(9-2)#6 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-159 LOC {1 0.0521895 30 0.0 30 0.0 33 0.8535577} PREDS {{146 0 0 0-1928 {}} {258 0 0 0-1882 {}}} SUCCS {{259 0 1.173 0-1932 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1932) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-160 LOC {29 1.0 30 0.9415 30 1.0 31 0.006249937500000025 34 0.006249937500000025} PREDS {{774 0 0 0-1932 {}} {259 0 1.173 0-1931 {}} {130 0 0 0-1928 {}} {258 0 1.173 0-1926 {}} {256 0 0 0-1888 {}} {256 0 0 0-1850 {}} {128 0 0 0-1840 {}} {774 0 0 0-2352 {}} {774 0 0 0-2337 {}} {772 0 0 0-2272 {}} {772 0 0 0-2240 {}} {774 0 0 0-2215 {}} {774 0 0 0-2197 {}} {772 0 0 0-2148 {}} {772 0 0 0-2112 {}} {774 0 0 0-2083 {}} {774 0 0 0-2068 {}} {772 0 0 0-2002 {}} {772 0 0 0-1970 {}} {774 0 0 0-1946 {}}} SUCCS {{774 0 1.173 0-1850 {}} {774 0 1.173 0-1888 {}} {774 0 0 0-1932 {}} {258 0 0 0-1946 {}} {130 0 0 0-1958 {}} {258 0 1.173 0-1970 {}} {258 0 1.173 0-2002 {}} {258 0 0 0-2068 {}} {258 0 0 0-2083 {}} {258 0 1.173 0-2112 {}} {258 0 1.173 0-2148 {}} {258 0 0 0-2197 {}} {258 0 0 0-2215 {}} {258 0 1.173 0-2240 {}} {258 0 1.173 0-2272 {}} {258 0 0 0-2337 {}} {258 0 0 0-2352 {}}} CYCLES {}}
set a(0-1933) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(9-2)#7 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-161 LOC {1 0.0521895 30 0.0 30 0.0 33 0.8535577} PREDS {{146 0 0 0-1928 {}} {258 0 0 0-1882 {}}} SUCCS {{259 0 1.173 0-1934 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1934) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-162 LOC {29 1.0 30 0.9415 30 1.0 31 0.006249937500000025 34 0.006249937500000025} PREDS {{774 0 0 0-1934 {}} {259 0 1.173 0-1933 {}} {130 0 0 0-1928 {}} {258 0 1.173 0-1926 {}} {256 0 0 0-1890 {}} {256 0 0 0-1851 {}} {128 0 0 0-1840 {}} {774 0 0 0-2354 {}} {774 0 0 0-2339 {}} {772 0 0 0-2274 {}} {772 0 0 0-2242 {}} {774 0 0 0-2217 {}} {774 0 0 0-2199 {}} {772 0 0 0-2150 {}} {772 0 0 0-2114 {}} {774 0 0 0-2085 {}} {774 0 0 0-2070 {}} {772 0 0 0-2004 {}} {772 0 0 0-1972 {}} {774 0 0 0-1947 {}}} SUCCS {{774 0 1.173 0-1851 {}} {774 0 1.173 0-1890 {}} {774 0 0 0-1934 {}} {258 0 0 0-1947 {}} {130 0 0 0-1958 {}} {258 0 1.173 0-1972 {}} {258 0 1.173 0-2004 {}} {258 0 0 0-2070 {}} {258 0 0 0-2085 {}} {258 0 1.173 0-2114 {}} {258 0 1.173 0-2150 {}} {258 0 0 0-2199 {}} {258 0 0 0-2217 {}} {258 0 1.173 0-2242 {}} {258 0 1.173 0-2274 {}} {258 0 0 0-2339 {}} {258 0 0 0-2354 {}}} CYCLES {}}
set a(0-1935) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(9-2)#1 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-163 LOC {1 0.0521895 30 0.0 30 0.0 33 0.8535577} PREDS {{146 0 0 0-1928 {}} {258 0 0 0-1882 {}}} SUCCS {{259 0 1.173 0-1936 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1936) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-164 LOC {29 1.0 30 0.9415 30 1.0 31 0.006249937500000025 34 0.006249937500000025} PREDS {{774 0 0 0-1936 {}} {259 0 1.173 0-1935 {}} {130 0 0 0-1928 {}} {258 0 1.173 0-1926 {}} {256 0 0 0-1892 {}} {256 0 0 0-1852 {}} {128 0 0 0-1840 {}} {774 0 0 0-2356 {}} {774 0 0 0-2341 {}} {772 0 0 0-2276 {}} {772 0 0 0-2244 {}} {774 0 0 0-2219 {}} {774 0 0 0-2201 {}} {772 0 0 0-2152 {}} {772 0 0 0-2116 {}} {774 0 0 0-2087 {}} {774 0 0 0-2072 {}} {772 0 0 0-2006 {}} {772 0 0 0-1974 {}} {774 0 0 0-1948 {}}} SUCCS {{774 0 1.173 0-1852 {}} {774 0 1.173 0-1892 {}} {774 0 0 0-1936 {}} {258 0 0 0-1948 {}} {130 0 0 0-1958 {}} {258 0 1.173 0-1974 {}} {258 0 1.173 0-2006 {}} {258 0 0 0-2072 {}} {258 0 0 0-2087 {}} {258 0 1.173 0-2116 {}} {258 0 1.173 0-2152 {}} {258 0 0 0-2201 {}} {258 0 0 0-2219 {}} {258 0 1.173 0-2244 {}} {258 0 1.173 0-2276 {}} {258 0 0 0-2341 {}} {258 0 0 0-2356 {}}} CYCLES {}}
set a(0-1937) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 8 NAME COMP_LOOP-1:acc#8 TYPE ACCU DELAY {0.77 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-165 LOC {2 0.1432532 3 0.9516125999999999 3 0.9516125999999999 3 0.9999999573717948 21 0.6009624573717949} PREDS {{258 0 0 0-1907 {}} {258 0 0 0-1875 {}}} SUCCS {{259 0 0 0-1938 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1938) {AREA_SCORE {} NAME COMP_LOOP-1:modulo.base#2 TYPE {C-CORE PORT} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-166 LOC {2 0.1916406 4 0.6009625 4 0.6009625 21 0.6009625} PREDS {{259 0 0 0-1937 {}} {128 0 0 0-1940 {}}} SUCCS {{258 0 0 0-1940 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1939) {AREA_SCORE {} NAME COMP_LOOP-1:modulo.m#2 TYPE {C-CORE PORT} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-167 LOC {2 0.0 4 0.6009625 4 0.6009625 21 0.6009625} PREDS {{128 0 0 0-1940 {}}} SUCCS {{259 0 0 0-1940 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1940) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_7c916ad59326b02df02b1a80099f3e2761bb() QUANTITY 1 MULTICYCLE modulo_7c916ad59326b02df02b1a80099f3e2761bb() MINCLKPRD 14.34 NAME COMP_LOOP-1:modulo()#2 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-168 LOC {2 1.0 4 0.681 4 1.0 17 0.0064061875000001045 34 0.0064061875000001045} PREDS {{259 0 0 0-1939 {}} {258 0 0 0-1938 {}}} SUCCS {{128 0 0 0-1938 {}} {128 0 0 0-1939 {}} {259 0 0 0-1941 {}}} CYCLES {}}
set a(0-1941) {AREA_SCORE {} NAME COMP_LOOP-1:modulo.return#2 TYPE {C-CORE PORT} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-169 LOC {15 0.006406225 17 1.0 17 1.0 34 0.8535577} PREDS {{259 0 0 0-1940 {}}} SUCCS {{258 0 1.173 0-1945 {}} {258 0 1.173 0-1946 {}} {258 0 1.173 0-1947 {}} {258 0 1.173 0-1948 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1942) {AREA_SCORE {} NAME COMP_LOOP:asn#26 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-170 LOC {0 1.0 0 1.0 0 1.0 0 1.0 34 0.926875} PREDS {} SUCCS {{259 0 0 0-1943 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1943) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(1-0)#3 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-171 LOC {0 1.0 0 1.0 0 1.0 34 0.926875} PREDS {{259 0 0 0-1942 {}}} SUCCS {{259 0 0 0-1944 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1944) {AREA_SCORE {} NAME COMP_LOOP:switch#9 TYPE SELECT PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-172 LOC {0 1.0 0 1.0 0 1.0 34 0.926875} PREDS {{259 0 0 0-1943 {}}} SUCCS {{131 0 0 0-1945 {}} {131 0 0 0-1946 {}} {131 0 0 0-1947 {}} {131 0 0 0-1948 {}}} CYCLES {}}
set a(0-1945) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-173 LOC {30 1.0 31 0.9415 31 1.0 32 0.006249937500000025 35 0.006249937500000025} PREDS {{774 0 0 0-1945 {}} {131 0 0 0-1944 {}} {258 0 1.173 0-1941 {}} {258 0 0 0-1930 {}} {256 0 0 0-1886 {}} {256 0 0 0-1849 {}} {258 0 1.173 0-1845 {}} {128 0 0 0-1840 {}} {774 0 0 0-2350 {}} {774 0 0 0-2335 {}} {772 0 0 0-2270 {}} {772 0 0 0-2238 {}} {774 0 0 0-2213 {}} {774 0 0 0-2195 {}} {772 0 0 0-2146 {}} {772 0 0 0-2110 {}} {774 0 0 0-2081 {}} {774 0 0 0-2066 {}} {772 0 0 0-2000 {}} {772 0 0 0-1968 {}}} SUCCS {{774 0 1.173 0-1849 {}} {774 0 1.173 0-1886 {}} {774 0 0 0-1930 {}} {774 0 0 0-1945 {}} {130 0 0 0-1958 {}} {258 0 1.173 0-1968 {}} {258 0 1.173 0-2000 {}} {258 0 0 0-2066 {}} {258 0 0 0-2081 {}} {258 0 1.173 0-2110 {}} {258 0 1.173 0-2146 {}} {258 0 0 0-2195 {}} {258 0 0 0-2213 {}} {258 0 1.173 0-2238 {}} {258 0 1.173 0-2270 {}} {258 0 0 0-2335 {}} {258 0 0 0-2350 {}}} CYCLES {}}
set a(0-1946) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-174 LOC {30 1.0 31 0.9415 31 1.0 32 0.006249937500000025 35 0.006249937500000025} PREDS {{774 0 0 0-1946 {}} {131 0 0 0-1944 {}} {258 0 1.173 0-1941 {}} {258 0 0 0-1932 {}} {256 0 0 0-1888 {}} {256 0 0 0-1850 {}} {258 0 1.173 0-1845 {}} {128 0 0 0-1840 {}} {774 0 0 0-2352 {}} {774 0 0 0-2337 {}} {772 0 0 0-2272 {}} {772 0 0 0-2240 {}} {774 0 0 0-2215 {}} {774 0 0 0-2197 {}} {772 0 0 0-2148 {}} {772 0 0 0-2112 {}} {774 0 0 0-2083 {}} {774 0 0 0-2068 {}} {772 0 0 0-2002 {}} {772 0 0 0-1970 {}}} SUCCS {{774 0 1.173 0-1850 {}} {774 0 1.173 0-1888 {}} {774 0 0 0-1932 {}} {774 0 0 0-1946 {}} {130 0 0 0-1958 {}} {258 0 1.173 0-1970 {}} {258 0 1.173 0-2002 {}} {258 0 0 0-2068 {}} {258 0 0 0-2083 {}} {258 0 1.173 0-2112 {}} {258 0 1.173 0-2148 {}} {258 0 0 0-2197 {}} {258 0 0 0-2215 {}} {258 0 1.173 0-2240 {}} {258 0 1.173 0-2272 {}} {258 0 0 0-2337 {}} {258 0 0 0-2352 {}}} CYCLES {}}
set a(0-1947) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-175 LOC {30 1.0 31 0.9415 31 1.0 32 0.006249937500000025 35 0.006249937500000025} PREDS {{774 0 0 0-1947 {}} {131 0 0 0-1944 {}} {258 0 1.173 0-1941 {}} {258 0 0 0-1934 {}} {256 0 0 0-1890 {}} {256 0 0 0-1851 {}} {258 0 1.173 0-1845 {}} {128 0 0 0-1840 {}} {774 0 0 0-2354 {}} {774 0 0 0-2339 {}} {772 0 0 0-2274 {}} {772 0 0 0-2242 {}} {774 0 0 0-2217 {}} {774 0 0 0-2199 {}} {772 0 0 0-2150 {}} {772 0 0 0-2114 {}} {774 0 0 0-2085 {}} {774 0 0 0-2070 {}} {772 0 0 0-2004 {}} {772 0 0 0-1972 {}}} SUCCS {{774 0 1.173 0-1851 {}} {774 0 1.173 0-1890 {}} {774 0 0 0-1934 {}} {774 0 0 0-1947 {}} {130 0 0 0-1958 {}} {258 0 1.173 0-1972 {}} {258 0 1.173 0-2004 {}} {258 0 0 0-2070 {}} {258 0 0 0-2085 {}} {258 0 1.173 0-2114 {}} {258 0 1.173 0-2150 {}} {258 0 0 0-2199 {}} {258 0 0 0-2217 {}} {258 0 1.173 0-2242 {}} {258 0 1.173 0-2274 {}} {258 0 0 0-2339 {}} {258 0 0 0-2354 {}}} CYCLES {}}
set a(0-1948) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-176 LOC {30 1.0 31 0.9415 31 1.0 32 0.006249937500000025 35 0.006249937500000025} PREDS {{774 0 0 0-1948 {}} {131 0 0 0-1944 {}} {258 0 1.173 0-1941 {}} {258 0 0 0-1936 {}} {256 0 0 0-1892 {}} {256 0 0 0-1852 {}} {258 0 1.173 0-1845 {}} {128 0 0 0-1840 {}} {774 0 0 0-2356 {}} {774 0 0 0-2341 {}} {772 0 0 0-2276 {}} {772 0 0 0-2244 {}} {774 0 0 0-2219 {}} {774 0 0 0-2201 {}} {772 0 0 0-2152 {}} {772 0 0 0-2116 {}} {774 0 0 0-2087 {}} {774 0 0 0-2072 {}} {772 0 0 0-2006 {}} {772 0 0 0-1974 {}}} SUCCS {{774 0 1.173 0-1852 {}} {774 0 1.173 0-1892 {}} {774 0 0 0-1936 {}} {774 0 0 0-1948 {}} {130 0 0 0-1958 {}} {258 0 1.173 0-1974 {}} {258 0 1.173 0-2006 {}} {258 0 0 0-2072 {}} {258 0 0 0-2087 {}} {258 0 1.173 0-2116 {}} {258 0 1.173 0-2152 {}} {258 0 0 0-2201 {}} {258 0 0 0-2219 {}} {258 0 1.173 0-2244 {}} {258 0 1.173 0-2276 {}} {258 0 0 0-2341 {}} {258 0 0 0-2356 {}}} CYCLES {}}
set a(0-1949) {AREA_SCORE {} NAME COMP_LOOP-2:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-177 LOC {0 1.0 1 0.9648838249999999 1 0.9648838249999999 63 0.9648838249999999} PREDS {} SUCCS {{259 0 0 0-1950 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1950) {AREA_SCORE {} NAME COMP_LOOP-2:not#3 TYPE NOT PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-178 LOC {0 1.0 1 0.9648838249999999 1 0.9648838249999999 63 0.9648838249999999} PREDS {{259 0 0 0-1949 {}}} SUCCS {{259 0 0 0-1951 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1951) {AREA_SCORE {} NAME COMP_LOOP-2:COMP_LOOP:conc TYPE CONCATENATE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-179 LOC {0 1.0 1 0.9648838249999999 1 0.9648838249999999 63 0.9648838249999999} PREDS {{259 0 0 0-1950 {}}} SUCCS {{258 0 0 0-1955 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1952) {AREA_SCORE {} NAME COMP_LOOP:k:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-180 LOC {0 1.0 1 0.0 1 0.0 1 0.0 63 0.9648838249999999} PREDS {{774 0 0 0-2360 {}}} SUCCS {{259 0 0 0-1953 {}} {130 0 0 0-1958 {}} {256 0 0 0-2360 {}}} CYCLES {}}
set a(0-1953) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#4 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-181 LOC {0 1.0 1 0.0 1 0.0 63 0.9648838249999999} PREDS {{259 0 0 0-1952 {}}} SUCCS {{259 0 0 0-1954 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1954) {AREA_SCORE {} NAME COMP_LOOP:conc#5 TYPE CONCATENATE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-182 LOC {0 1.0 1 0.9648838249999999 1 0.9648838249999999 63 0.9648838249999999} PREDS {{259 0 0 0-1953 {}}} SUCCS {{259 0 0 0-1955 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1955) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 2 NAME COMP_LOOP-2:acc TYPE ACCU DELAY {0.56 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-183 LOC {1 0.0 1 0.9648838249999999 1 0.9648838249999999 1 0.9999999483974358 63 0.9999999483974358} PREDS {{259 0 0 0-1954 {}} {258 0 0 0-1951 {}}} SUCCS {{259 0 0 0-1956 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1956) {AREA_SCORE {} NAME COMP_LOOP-2:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-184 LOC {1 0.035116175 1 1.0 1 1.0 63 1.0} PREDS {{259 0 0 0-1955 {}}} SUCCS {{259 0 0 0-1957 {}} {130 0 0 0-1958 {}}} CYCLES {}}
set a(0-1957) {AREA_SCORE {} NAME COMP_LOOP-2:not TYPE NOT PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-185 LOC {1 0.035116175 32 1.0 32 1.0 63 1.0} PREDS {{259 0 0 0-1956 {}}} SUCCS {{259 0 0 0-1958 {}}} CYCLES {}}
set a(0-1958) {AREA_SCORE {} NAME COMP_LOOP-2:break(COMP_LOOP) TYPE TERMINATE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-186 LOC {31 0.0062499999999999995 32 1.0 32 1.0 63 1.0} PREDS {{259 0 0 0-1957 {}} {130 0 0 0-1956 {}} {130 0 0 0-1955 {}} {130 0 0 0-1954 {}} {130 0 0 0-1953 {}} {130 0 0 0-1952 {}} {130 0 0 0-1951 {}} {130 0 0 0-1950 {}} {130 0 0 0-1949 {}} {130 0 0 0-1948 {}} {130 0 0 0-1947 {}} {130 0 0 0-1946 {}} {130 0 0 0-1945 {}} {130 0 0 0-1943 {}} {130 0 0 0-1942 {}} {130 0 0 0-1941 {}} {130 0 0 0-1939 {}} {130 0 0 0-1938 {}} {130 0 0 0-1937 {}} {130 0 0 0-1936 {}} {130 0 0 0-1935 {}} {130 0 0 0-1934 {}} {130 0 0 0-1933 {}} {130 0 0 0-1932 {}} {130 0 0 0-1931 {}} {130 0 0 0-1930 {}} {130 0 0 0-1929 {}} {130 0 0 0-1927 {}} {130 0 0 0-1926 {}} {130 0 0 0-1924 {}} {130 0 0 0-1923 {}} {130 0 0 0-1922 {}} {130 0 0 0-1921 {}} {130 0 0 0-1920 {}} {130 0 0 0-1919 {}} {130 0 0 0-1918 {}} {130 0 0 0-1917 {}} {130 0 0 0-1916 {}} {130 0 0 0-1915 {}} {130 0 0 0-1914 {}} {130 0 0 0-1913 {}} {130 0 0 0-1911 {}} {130 0 0 0-1910 {}} {130 0 0 0-1909 {}} {130 0 0 0-1908 {}} {130 0 0 0-1907 {}} {130 0 0 0-1906 {}} {130 0 0 0-1905 {}} {130 0 0 0-1904 {}} {130 0 0 0-1903 {}} {130 0 0 0-1902 {}} {130 0 0 0-1901 {}} {130 0 0 0-1900 {}} {130 0 0 0-1899 {}} {130 0 0 0-1898 {}} {130 0 0 0-1897 {}} {130 0 0 0-1896 {}} {130 0 0 0-1895 {}} {130 0 0 0-1894 {}} {130 0 0 0-1893 {}} {130 0 0 0-1892 {}} {130 0 0 0-1891 {}} {130 0 0 0-1890 {}} {130 0 0 0-1889 {}} {130 0 0 0-1888 {}} {130 0 0 0-1887 {}} {130 0 0 0-1886 {}} {130 0 0 0-1885 {}} {130 0 0 0-1883 {}} {130 0 0 0-1882 {}} {130 0 0 0-1881 {}} {130 0 0 0-1880 {}} {130 0 0 0-1879 {}} {130 0 0 0-1878 {}} {130 0 0 0-1877 {}} {130 0 0 0-1876 {}} {130 0 0 0-1875 {}} {130 0 0 0-1874 {}} {130 0 0 0-1873 {}} {130 0 0 0-1872 {}} {130 0 0 0-1871 {}} {130 0 0 0-1870 {}} {130 0 0 0-1869 {}} {130 0 0 0-1868 {}} {130 0 0 0-1867 {}} {130 0 0 0-1866 {}} {130 0 0 0-1865 {}} {130 0 0 0-1864 {}} {130 0 0 0-1863 {}} {130 0 0 0-1862 {}} {130 0 0 0-1861 {}} {130 0 0 0-1860 {}} {130 0 0 0-1859 {}} {130 0 0 0-1858 {}} {130 0 0 0-1857 {}} {130 0 0 0-1856 {}} {130 0 0 0-1855 {}} {130 0 0 0-1854 {}} {130 0 0 0-1853 {}} {130 0 0 0-1852 {}} {130 0 0 0-1851 {}} {130 0 0 0-1850 {}} {130 0 0 0-1849 {}} {130 0 0 0-1847 {}} {130 0 0 0-1846 {}} {130 0 0 0-1845 {}} {130 0 0 0-1844 {}} {130 0 0 0-1843 {}} {130 0 0 0-1842 {}} {130 0 0 0-1841 {}} {128 0 0 0-1840 {}}} SUCCS {{128 0 0 0-2066 {}} {128 0 0 0-2068 {}} {128 0 0 0-2070 {}} {128 0 0 0-2072 {}} {128 0 0 0-2081 {}} {128 0 0 0-2083 {}} {128 0 0 0-2085 {}} {128 0 0 0-2087 {}} {128 0 0 0-2097 {}}} CYCLES {}}
set a(0-1959) {AREA_SCORE {} NAME VEC_LOOP:j:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-187 LOC {0 1.0 1 0.0 1 0.0 1 0.0 35 0.818691925} PREDS {} SUCCS {{259 0 0 0-1960 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-1960) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0) TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-188 LOC {0 1.0 1 0.0 1 0.0 35 0.818691925} PREDS {{259 0 0 0-1959 {}}} SUCCS {{258 0 0 0-1964 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-1961) {AREA_SCORE {} NAME COMP_LOOP:k:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-189 LOC {0 1.0 1 0.0 1 0.0 1 0.0 35 0.818691925} PREDS {{774 0 0 0-2360 {}}} SUCCS {{259 0 0 0-1962 {}} {130 0 0 0-2097 {}} {256 0 0 0-2360 {}}} CYCLES {}}
set a(0-1962) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#5 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-190 LOC {0 1.0 1 0.0 1 0.0 35 0.818691925} PREDS {{259 0 0 0-1961 {}}} SUCCS {{259 0 0 0-1963 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-1963) {AREA_SCORE {} NAME COMP_LOOP:conc#6 TYPE CONCATENATE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-191 LOC {0 1.0 1 0.9651342249999999 1 0.9651342249999999 35 0.818691925} PREDS {{259 0 0 0-1962 {}}} SUCCS {{259 0 0 0-1964 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-1964) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 2 NAME COMP_LOOP-2:acc#1 TYPE ACCU DELAY {0.56 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-192 LOC {1 0.0 1 0.9651342249999999 1 0.9651342249999999 1 0.9999999477564101 35 0.8535576477564102} PREDS {{259 0 0 0-1963 {}} {258 0 0 0-1960 {}}} SUCCS {{259 0 0 0-1965 {}} {258 0 0 0-1967 {}} {258 0 0 0-1969 {}} {258 0 0 0-1971 {}} {258 0 0 0-1973 {}} {258 0 0 0-1975 {}} {258 0 0 0-1976 {}} {258 0 0 0-1978 {}} {258 0 0 0-1979 {}} {258 0 0 0-1982 {}} {258 0 0 0-1983 {}} {258 0 0 0-1986 {}} {258 0 0 0-1987 {}} {258 0 0 0-2078 {}} {258 0 0 0-2080 {}} {258 0 0 0-2082 {}} {258 0 0 0-2084 {}} {258 0 0 0-2086 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-1965) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(1-0) TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-193 LOC {1 0.034865775 1 1.0 1 1.0 35 0.8535577} PREDS {{259 0 0 0-1964 {}}} SUCCS {{259 0 0 0-1966 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-1966) {AREA_SCORE {} NAME COMP_LOOP:switch#2 TYPE SELECT PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-194 LOC {1 0.034865775 1 1.0 1 1.0 35 0.8535577} PREDS {{259 0 0 0-1965 {}}} SUCCS {{146 0 0 0-1967 {}} {146 0 0 0-1968 {}} {146 0 0 0-1969 {}} {146 0 0 0-1970 {}} {146 0 0 0-1971 {}} {146 0 0 0-1972 {}} {146 0 0 0-1973 {}} {146 0 0 0-1974 {}}} CYCLES {}}
set a(0-1967) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(9-2)#2 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-195 LOC {1 0.034865775 32 0.0 32 0.0 35 0.8535577} PREDS {{146 0 0 0-1966 {}} {258 0 0 0-1964 {}}} SUCCS {{259 0 1.173 0-1968 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-1968) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#2 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-196 LOC {31 1.0 32 0.9415 32 1.0 33 0.09437493750000003 36 0.09437493750000003} PREDS {{259 0 1.173 0-1967 {}} {146 0 0 0-1966 {}} {258 0 1.173 0-1945 {}} {258 0 1.173 0-1930 {}} {774 0 1.173 0-2350 {}} {774 0 1.173 0-2335 {}} {774 0 1.173 0-2213 {}} {774 0 1.173 0-2195 {}} {774 0 1.173 0-2081 {}} {774 0 1.173 0-2066 {}}} SUCCS {{772 0 0 0-1930 {}} {772 0 0 0-1945 {}} {258 0 0 0-1989 {}} {256 0 0 0-2066 {}} {256 0 0 0-2081 {}} {130 0 0 0-2097 {}} {256 0 0 0-2195 {}} {256 0 0 0-2213 {}} {256 0 0 0-2335 {}} {256 0 0 0-2350 {}}} CYCLES {}}
set a(0-1969) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(9-2)#3 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-197 LOC {1 0.034865775 32 0.0 32 0.0 35 0.8535577} PREDS {{146 0 0 0-1966 {}} {258 0 0 0-1964 {}}} SUCCS {{259 0 1.173 0-1970 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-1970) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#2 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-198 LOC {31 1.0 32 0.9415 32 1.0 33 0.09437493750000003 36 0.09437493750000003} PREDS {{259 0 1.173 0-1969 {}} {146 0 0 0-1966 {}} {258 0 1.173 0-1946 {}} {258 0 1.173 0-1932 {}} {774 0 1.173 0-2352 {}} {774 0 1.173 0-2337 {}} {774 0 1.173 0-2215 {}} {774 0 1.173 0-2197 {}} {774 0 1.173 0-2083 {}} {774 0 1.173 0-2068 {}}} SUCCS {{772 0 0 0-1932 {}} {772 0 0 0-1946 {}} {258 0 0 0-1989 {}} {256 0 0 0-2068 {}} {256 0 0 0-2083 {}} {130 0 0 0-2097 {}} {256 0 0 0-2197 {}} {256 0 0 0-2215 {}} {256 0 0 0-2337 {}} {256 0 0 0-2352 {}}} CYCLES {}}
set a(0-1971) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(9-2)#4 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-199 LOC {1 0.034865775 32 0.0 32 0.0 35 0.8535577} PREDS {{146 0 0 0-1966 {}} {258 0 0 0-1964 {}}} SUCCS {{259 0 1.173 0-1972 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-1972) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#2 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-200 LOC {31 1.0 32 0.9415 32 1.0 33 0.09437493750000003 36 0.09437493750000003} PREDS {{259 0 1.173 0-1971 {}} {146 0 0 0-1966 {}} {258 0 1.173 0-1947 {}} {258 0 1.173 0-1934 {}} {774 0 1.173 0-2354 {}} {774 0 1.173 0-2339 {}} {774 0 1.173 0-2217 {}} {774 0 1.173 0-2199 {}} {774 0 1.173 0-2085 {}} {774 0 1.173 0-2070 {}}} SUCCS {{772 0 0 0-1934 {}} {772 0 0 0-1947 {}} {258 0 0 0-1989 {}} {256 0 0 0-2070 {}} {256 0 0 0-2085 {}} {130 0 0 0-2097 {}} {256 0 0 0-2199 {}} {256 0 0 0-2217 {}} {256 0 0 0-2339 {}} {256 0 0 0-2354 {}}} CYCLES {}}
set a(0-1973) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(9-2) TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-201 LOC {1 0.034865775 32 0.0 32 0.0 35 0.8535577} PREDS {{146 0 0 0-1966 {}} {258 0 0 0-1964 {}}} SUCCS {{259 0 1.173 0-1974 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-1974) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#2 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-202 LOC {31 1.0 32 0.9415 32 1.0 33 0.09437493750000003 36 0.09437493750000003} PREDS {{259 0 1.173 0-1973 {}} {146 0 0 0-1966 {}} {258 0 1.173 0-1948 {}} {258 0 1.173 0-1936 {}} {774 0 1.173 0-2356 {}} {774 0 1.173 0-2341 {}} {774 0 1.173 0-2219 {}} {774 0 1.173 0-2201 {}} {774 0 1.173 0-2087 {}} {774 0 1.173 0-2072 {}}} SUCCS {{772 0 0 0-1936 {}} {772 0 0 0-1948 {}} {258 0 0 0-1989 {}} {256 0 0 0-2072 {}} {256 0 0 0-2087 {}} {130 0 0 0-2097 {}} {256 0 0 0-2201 {}} {256 0 0 0-2219 {}} {256 0 0 0-2341 {}} {256 0 0 0-2356 {}}} CYCLES {}}
set a(0-1975) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(1-0)#4 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-203 LOC {1 0.034865775 33 0.0 33 0.0 36 0.5036969} PREDS {{258 0 0 0-1964 {}}} SUCCS {{258 0 0 0-1977 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-1976) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(1-0)#5 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-204 LOC {1 0.034865775 33 0.0 33 0.0 36 0.5036969} PREDS {{258 0 0 0-1964 {}}} SUCCS {{259 0 0 0-1977 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-1977) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#4 TYPE NOR PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-205 LOC {1 0.034865775 33 0.0 33 0.0 36 0.5036969} PREDS {{259 0 0 0-1976 {}} {258 0 0 0-1975 {}}} SUCCS {{258 0 0 0-1989 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-1978) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(1-0)#6 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-206 LOC {1 0.034865775 33 0.0 33 0.0 36 0.5036969} PREDS {{258 0 0 0-1964 {}}} SUCCS {{258 0 0 0-1981 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-1979) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(1-0)#7 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-207 LOC {1 0.034865775 33 0.0 33 0.0 36 0.5036969} PREDS {{258 0 0 0-1964 {}}} SUCCS {{259 0 0 0-1980 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-1980) {AREA_SCORE {} NAME COMP_LOOP:not#26 TYPE NOT PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-208 LOC {1 0.034865775 33 0.0 33 0.0 36 0.5036969} PREDS {{259 0 0 0-1979 {}}} SUCCS {{259 0 0 0-1981 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-1981) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#12 TYPE AND PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-209 LOC {1 0.034865775 33 0.0 33 0.0 36 0.5036969} PREDS {{259 0 0 0-1980 {}} {258 0 0 0-1978 {}}} SUCCS {{258 0 0 0-1989 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-1982) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(1-0)#8 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-210 LOC {1 0.034865775 33 0.0 33 0.0 36 0.5036969} PREDS {{258 0 0 0-1964 {}}} SUCCS {{258 0 0 0-1985 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-1983) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(1-0)#9 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-211 LOC {1 0.034865775 33 0.0 33 0.0 36 0.5036969} PREDS {{258 0 0 0-1964 {}}} SUCCS {{259 0 0 0-1984 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-1984) {AREA_SCORE {} NAME COMP_LOOP:not#27 TYPE NOT PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-212 LOC {1 0.034865775 33 0.0 33 0.0 36 0.5036969} PREDS {{259 0 0 0-1983 {}}} SUCCS {{259 0 0 0-1985 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-1985) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#13 TYPE AND PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-213 LOC {1 0.034865775 33 0.0 33 0.0 36 0.5036969} PREDS {{259 0 0 0-1984 {}} {258 0 0 0-1982 {}}} SUCCS {{258 0 0 0-1989 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-1986) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(1-0)#10 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-214 LOC {1 0.034865775 33 0.0 33 0.0 36 0.5036969} PREDS {{258 0 0 0-1964 {}}} SUCCS {{258 0 0 0-1988 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-1987) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(1-0)#11 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-215 LOC {1 0.034865775 33 0.0 33 0.0 36 0.5036969} PREDS {{258 0 0 0-1964 {}}} SUCCS {{259 0 0 0-1988 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-1988) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#14 TYPE AND PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-216 LOC {1 0.034865775 33 0.0 33 0.0 36 0.5036969} PREDS {{259 0 0 0-1987 {}} {258 0 0 0-1986 {}}} SUCCS {{259 0 0 0-1989 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-1989) {AREA_SCORE 117.14 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,4) QUANTITY 10 NAME COMP_LOOP:mux1h#2 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-217 LOC {32 0.094375 33 0.9511217999999999 33 0.9511217999999999 33 0.999999942628205 36 0.5525750426282051} PREDS {{259 0 0 0-1988 {}} {258 0 0 0-1985 {}} {258 0 0 0-1981 {}} {258 0 0 0-1977 {}} {258 0 0 0-1974 {}} {258 0 0 0-1972 {}} {258 0 0 0-1970 {}} {258 0 0 0-1968 {}} {258 0 0 0-1830 {}} {258 0 0 0-1829 {}} {258 0 0 0-1828 {}} {258 0 0 0-1827 {}}} SUCCS {{258 0 0 0-2023 {}} {258 0 0 0-2073 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-1990) {AREA_SCORE {} NAME VEC_LOOP:j:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-218 LOC {0 1.0 1 0.0 1 0.0 1 0.0 35 0.8013682} PREDS {} SUCCS {{259 0 0 0-1991 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-1991) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-219 LOC {0 1.0 1 0.0 1 0.0 35 0.8013682} PREDS {{259 0 0 0-1990 {}}} SUCCS {{258 0 0 0-1995 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-1992) {AREA_SCORE {} NAME COMP_LOOP:k:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-220 LOC {0 1.0 1 0.0 1 0.0 1 0.0 35 0.8013682} PREDS {{774 0 0 0-2360 {}}} SUCCS {{259 0 0 0-1993 {}} {130 0 0 0-2097 {}} {256 0 0 0-2360 {}}} CYCLES {}}
set a(0-1993) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#6 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-221 LOC {0 1.0 1 0.0 1 0.0 35 0.8013682} PREDS {{259 0 0 0-1992 {}}} SUCCS {{259 0 0 0-1994 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-1994) {AREA_SCORE {} NAME COMP_LOOP:conc#7 TYPE CONCATENATE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-222 LOC {0 1.0 1 0.9478105 1 0.9478105 35 0.8013682} PREDS {{259 0 0 0-1993 {}}} SUCCS {{259 0 0 0-1995 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-1995) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add3(10,0,10,0,11,0,11) QUANTITY 4 NAME COMP_LOOP-2:acc#10 TYPE ACCU DELAY {0.84 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-223 LOC {1 0.0 1 0.9478105 1 0.9478105 1 0.9999999407051282 35 0.8535576407051282} PREDS {{259 0 0 0-1994 {}} {258 0 0 0-1991 {}}} SUCCS {{259 0 0 0-1996 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-1996) {AREA_SCORE {} NAME COMP_LOOP-2:slc(COMP_LOOP:acc#10)(10-1) TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-224 LOC {1 0.0521895 1 1.0 1 1.0 35 0.8535577} PREDS {{259 0 0 0-1995 {}}} SUCCS {{259 0 0 0-1997 {}} {258 0 0 0-1999 {}} {258 0 0 0-2001 {}} {258 0 0 0-2003 {}} {258 0 0 0-2005 {}} {258 0 0 0-2007 {}} {258 0 0 0-2008 {}} {258 0 0 0-2010 {}} {258 0 0 0-2011 {}} {258 0 0 0-2014 {}} {258 0 0 0-2015 {}} {258 0 0 0-2018 {}} {258 0 0 0-2019 {}} {258 0 0 0-2063 {}} {258 0 0 0-2065 {}} {258 0 0 0-2067 {}} {258 0 0 0-2069 {}} {258 0 0 0-2071 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-1997) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(1-0) TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-225 LOC {1 0.0521895 1 1.0 1 1.0 35 0.8535577} PREDS {{259 0 0 0-1996 {}}} SUCCS {{259 0 0 0-1998 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-1998) {AREA_SCORE {} NAME COMP_LOOP:switch#3 TYPE SELECT PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-226 LOC {1 0.0521895 1 1.0 1 1.0 35 0.8535577} PREDS {{259 0 0 0-1997 {}}} SUCCS {{146 0 0 0-1999 {}} {146 0 0 0-2000 {}} {146 0 0 0-2001 {}} {146 0 0 0-2002 {}} {146 0 0 0-2003 {}} {146 0 0 0-2004 {}} {146 0 0 0-2005 {}} {146 0 0 0-2006 {}}} CYCLES {}}
set a(0-1999) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(9-2)#2 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-227 LOC {1 0.0521895 33 0.0 33 0.0 35 0.8535577} PREDS {{146 0 0 0-1998 {}} {258 0 0 0-1996 {}}} SUCCS {{259 0 1.173 0-2000 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2000) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#3 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-228 LOC {31 1.0 33 0.9415 33 1.0 34 0.09437493750000003 36 0.09437493750000003} PREDS {{259 0 1.173 0-1999 {}} {146 0 0 0-1998 {}} {258 0 1.173 0-1945 {}} {258 0 1.173 0-1930 {}} {774 0 1.173 0-2350 {}} {774 0 1.173 0-2335 {}} {774 0 1.173 0-2213 {}} {774 0 1.173 0-2195 {}} {774 0 1.173 0-2081 {}} {774 0 1.173 0-2066 {}}} SUCCS {{772 0 0 0-1930 {}} {772 0 0 0-1945 {}} {258 0 0 0-2021 {}} {256 0 0 0-2066 {}} {256 0 0 0-2081 {}} {130 0 0 0-2097 {}} {256 0 0 0-2195 {}} {256 0 0 0-2213 {}} {256 0 0 0-2335 {}} {256 0 0 0-2350 {}}} CYCLES {}}
set a(0-2001) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(9-2)#3 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-229 LOC {1 0.0521895 33 0.0 33 0.0 35 0.8535577} PREDS {{146 0 0 0-1998 {}} {258 0 0 0-1996 {}}} SUCCS {{259 0 1.173 0-2002 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2002) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#3 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-230 LOC {31 1.0 33 0.9415 33 1.0 34 0.09437493750000003 36 0.09437493750000003} PREDS {{259 0 1.173 0-2001 {}} {146 0 0 0-1998 {}} {258 0 1.173 0-1946 {}} {258 0 1.173 0-1932 {}} {774 0 1.173 0-2352 {}} {774 0 1.173 0-2337 {}} {774 0 1.173 0-2215 {}} {774 0 1.173 0-2197 {}} {774 0 1.173 0-2083 {}} {774 0 1.173 0-2068 {}}} SUCCS {{772 0 0 0-1932 {}} {772 0 0 0-1946 {}} {258 0 0 0-2021 {}} {256 0 0 0-2068 {}} {256 0 0 0-2083 {}} {130 0 0 0-2097 {}} {256 0 0 0-2197 {}} {256 0 0 0-2215 {}} {256 0 0 0-2337 {}} {256 0 0 0-2352 {}}} CYCLES {}}
set a(0-2003) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(9-2)#4 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-231 LOC {1 0.0521895 33 0.0 33 0.0 35 0.8535577} PREDS {{146 0 0 0-1998 {}} {258 0 0 0-1996 {}}} SUCCS {{259 0 1.173 0-2004 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2004) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#3 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-232 LOC {31 1.0 33 0.9415 33 1.0 34 0.09437493750000003 36 0.09437493750000003} PREDS {{259 0 1.173 0-2003 {}} {146 0 0 0-1998 {}} {258 0 1.173 0-1947 {}} {258 0 1.173 0-1934 {}} {774 0 1.173 0-2354 {}} {774 0 1.173 0-2339 {}} {774 0 1.173 0-2217 {}} {774 0 1.173 0-2199 {}} {774 0 1.173 0-2085 {}} {774 0 1.173 0-2070 {}}} SUCCS {{772 0 0 0-1934 {}} {772 0 0 0-1947 {}} {258 0 0 0-2021 {}} {256 0 0 0-2070 {}} {256 0 0 0-2085 {}} {130 0 0 0-2097 {}} {256 0 0 0-2199 {}} {256 0 0 0-2217 {}} {256 0 0 0-2339 {}} {256 0 0 0-2354 {}}} CYCLES {}}
set a(0-2005) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(9-2) TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-233 LOC {1 0.0521895 33 0.0 33 0.0 35 0.8535577} PREDS {{146 0 0 0-1998 {}} {258 0 0 0-1996 {}}} SUCCS {{259 0 1.173 0-2006 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2006) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#3 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-234 LOC {31 1.0 33 0.9415 33 1.0 34 0.09437493750000003 36 0.09437493750000003} PREDS {{259 0 1.173 0-2005 {}} {146 0 0 0-1998 {}} {258 0 1.173 0-1948 {}} {258 0 1.173 0-1936 {}} {774 0 1.173 0-2356 {}} {774 0 1.173 0-2341 {}} {774 0 1.173 0-2219 {}} {774 0 1.173 0-2201 {}} {774 0 1.173 0-2087 {}} {774 0 1.173 0-2072 {}}} SUCCS {{772 0 0 0-1936 {}} {772 0 0 0-1948 {}} {258 0 0 0-2021 {}} {256 0 0 0-2072 {}} {256 0 0 0-2087 {}} {130 0 0 0-2097 {}} {256 0 0 0-2201 {}} {256 0 0 0-2219 {}} {256 0 0 0-2341 {}} {256 0 0 0-2356 {}}} CYCLES {}}
set a(0-2007) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(1-0)#4 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-235 LOC {1 0.0521895 34 0.0 34 0.0 36 0.5036969} PREDS {{258 0 0 0-1996 {}}} SUCCS {{258 0 0 0-2009 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2008) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(1-0)#5 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-236 LOC {1 0.0521895 34 0.0 34 0.0 36 0.5036969} PREDS {{258 0 0 0-1996 {}}} SUCCS {{259 0 0 0-2009 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2009) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#5 TYPE NOR PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-237 LOC {1 0.0521895 34 0.0 34 0.0 36 0.5036969} PREDS {{259 0 0 0-2008 {}} {258 0 0 0-2007 {}}} SUCCS {{258 0 0 0-2021 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2010) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(1-0)#6 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-238 LOC {1 0.0521895 34 0.0 34 0.0 36 0.5036969} PREDS {{258 0 0 0-1996 {}}} SUCCS {{258 0 0 0-2013 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2011) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(1-0)#7 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-239 LOC {1 0.0521895 34 0.0 34 0.0 36 0.5036969} PREDS {{258 0 0 0-1996 {}}} SUCCS {{259 0 0 0-2012 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2012) {AREA_SCORE {} NAME COMP_LOOP:not#28 TYPE NOT PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-240 LOC {1 0.0521895 34 0.0 34 0.0 36 0.5036969} PREDS {{259 0 0 0-2011 {}}} SUCCS {{259 0 0 0-2013 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2013) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#15 TYPE AND PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-241 LOC {1 0.0521895 34 0.0 34 0.0 36 0.5036969} PREDS {{259 0 0 0-2012 {}} {258 0 0 0-2010 {}}} SUCCS {{258 0 0 0-2021 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2014) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(1-0)#8 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-242 LOC {1 0.0521895 34 0.0 34 0.0 36 0.5036969} PREDS {{258 0 0 0-1996 {}}} SUCCS {{258 0 0 0-2017 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2015) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(1-0)#9 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-243 LOC {1 0.0521895 34 0.0 34 0.0 36 0.5036969} PREDS {{258 0 0 0-1996 {}}} SUCCS {{259 0 0 0-2016 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2016) {AREA_SCORE {} NAME COMP_LOOP:not#29 TYPE NOT PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-244 LOC {1 0.0521895 34 0.0 34 0.0 36 0.5036969} PREDS {{259 0 0 0-2015 {}}} SUCCS {{259 0 0 0-2017 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2017) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#16 TYPE AND PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-245 LOC {1 0.0521895 34 0.0 34 0.0 36 0.5036969} PREDS {{259 0 0 0-2016 {}} {258 0 0 0-2014 {}}} SUCCS {{258 0 0 0-2021 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2018) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(1-0)#10 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-246 LOC {1 0.0521895 34 0.0 34 0.0 36 0.5036969} PREDS {{258 0 0 0-1996 {}}} SUCCS {{258 0 0 0-2020 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2019) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(1-0)#11 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-247 LOC {1 0.0521895 34 0.0 34 0.0 36 0.5036969} PREDS {{258 0 0 0-1996 {}}} SUCCS {{259 0 0 0-2020 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2020) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#17 TYPE AND PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-248 LOC {1 0.0521895 34 0.0 34 0.0 36 0.5036969} PREDS {{259 0 0 0-2019 {}} {258 0 0 0-2018 {}}} SUCCS {{259 0 0 0-2021 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2021) {AREA_SCORE 117.14 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,4) QUANTITY 10 NAME COMP_LOOP:mux1h#3 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-249 LOC {32 0.094375 34 0.5036969 34 0.5036969 34 0.5525750426282051 36 0.5525750426282051} PREDS {{259 0 0 0-2020 {}} {258 0 0 0-2017 {}} {258 0 0 0-2013 {}} {258 0 0 0-2009 {}} {258 0 0 0-2006 {}} {258 0 0 0-2004 {}} {258 0 0 0-2002 {}} {258 0 0 0-2000 {}} {258 0 0 0-1826 {}} {258 0 0 0-1825 {}} {258 0 0 0-1824 {}} {258 0 0 0-1823 {}}} SUCCS {{259 0 0 0-2022 {}} {258 0 0 0-2073 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2022) {AREA_SCORE {} NAME COMP_LOOP-2:factor2:not TYPE NOT PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-250 LOC {32 0.1432532 34 0.5525751 34 0.5525751 36 0.5525751} PREDS {{259 0 0 0-2021 {}}} SUCCS {{259 0 0 0-2023 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2023) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 8 NAME COMP_LOOP-2:acc#6 TYPE ACCU DELAY {0.77 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-251 LOC {32 0.1432532 34 0.5525751 34 0.5525751 34 0.6009624573717949 36 0.6009624573717949} PREDS {{259 0 0 0-2022 {}} {258 0 0 0-1989 {}}} SUCCS {{259 0 0 0-2024 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2024) {AREA_SCORE {} NAME COMP_LOOP-2:modulo.base TYPE {C-CORE PORT} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-252 LOC {32 0.1916406 34 0.6009625 34 0.6009625 36 0.6009625} PREDS {{259 0 0 0-2023 {}} {128 0 0 0-2026 {}}} SUCCS {{258 0 0 0-2026 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2025) {AREA_SCORE {} NAME COMP_LOOP-2:modulo.m TYPE {C-CORE PORT} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-253 LOC {32 0.0 34 0.6009625 34 0.6009625 36 0.6009625} PREDS {{128 0 0 0-2026 {}}} SUCCS {{259 0 0 0-2026 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2026) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_7c916ad59326b02df02b1a80099f3e2761bb() QUANTITY 1 MULTICYCLE modulo_7c916ad59326b02df02b1a80099f3e2761bb() MINCLKPRD 14.34 NAME COMP_LOOP-2:modulo() TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-254 LOC {32 1.0 34 0.681 34 1.0 47 0.0064061875000001045 49 0.0064061875000001045} PREDS {{259 0 0 0-2025 {}} {258 0 0 0-2024 {}}} SUCCS {{128 0 0 0-2024 {}} {128 0 0 0-2025 {}} {259 0 0 0-2027 {}}} CYCLES {}}
set a(0-2027) {AREA_SCORE {} NAME COMP_LOOP-2:modulo.return TYPE {C-CORE PORT} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-255 LOC {45 0.006406225 47 0.21615332499999998 47 0.21615332499999998 49 0.21615332499999998} PREDS {{259 0 0 0-2026 {}}} SUCCS {{258 0 0 0-2058 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2028) {AREA_SCORE 8.74 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_shift_l(1,0,4,10) QUANTITY 1 NAME COMP_LOOP-2:tmp:lshift TYPE SHIFTLEFT DELAY {0.27 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-256 LOC {1 0.015625 2 0.077523525 2 0.077523525 2 0.09415006506410256 48 0.09415006506410256} PREDS {{258 0 0 0-1916 {}}} SUCCS {{258 0 0 0-2032 {}} {130 0 0 0-2097 {}} {258 0 0 0-2301 {}}} CYCLES {}}
set a(0-2029) {AREA_SCORE {} NAME COMP_LOOP:k:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-257 LOC {0 1.0 2 0.0 2 0.0 2 0.0 48 0.094150125} PREDS {{774 0 0 0-2360 {}}} SUCCS {{259 0 0 0-2030 {}} {130 0 0 0-2097 {}} {256 0 0 0-2360 {}}} CYCLES {}}
set a(0-2030) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#7 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-258 LOC {0 1.0 2 0.0 2 0.0 48 0.094150125} PREDS {{259 0 0 0-2029 {}}} SUCCS {{259 0 0 0-2031 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2031) {AREA_SCORE {} NAME COMP_LOOP:tmp:conc#1 TYPE CONCATENATE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-259 LOC {0 1.0 2 0.094150125 2 0.094150125 48 0.094150125} PREDS {{259 0 0 0-2030 {}}} SUCCS {{259 0 0 0-2032 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2032) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-2:tmp:mul TYPE MUL DELAY {12.54 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-260 LOC {1 0.0322516 2 0.094150125 2 0.094150125 2 0.8779967388496399 48 0.8779967388496399} PREDS {{259 0 0 0-2031 {}} {258 0 0 0-2028 {}}} SUCCS {{259 0 0 0-2033 {}} {258 0 0 0-2035 {}} {258 0 0 0-2037 {}} {258 0 0 0-2039 {}} {258 0 0 0-2041 {}} {258 0 0 0-2043 {}} {258 0 0 0-2044 {}} {258 0 0 0-2046 {}} {258 0 0 0-2047 {}} {258 0 0 0-2050 {}} {258 0 0 0-2051 {}} {258 0 0 0-2054 {}} {258 0 0 0-2055 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2033) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-2:tmp:mul.idiv)(1-0) TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-261 LOC {1 0.816098275 2 0.8779967999999999 2 0.8779967999999999 48 0.8779967999999999} PREDS {{259 0 0 0-2032 {}}} SUCCS {{259 0 0 0-2034 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2034) {AREA_SCORE {} NAME COMP_LOOP:tmp:switch#1 TYPE SELECT PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-262 LOC {1 0.816098275 2 0.8779967999999999 2 0.8779967999999999 48 0.8779967999999999} PREDS {{259 0 0 0-2033 {}}} SUCCS {{146 0 0 0-2035 {}} {146 0 0 0-2036 {}} {146 0 0 0-2037 {}} {146 0 0 0-2038 {}} {146 0 0 0-2039 {}} {146 0 0 0-2040 {}} {146 0 0 0-2041 {}} {146 0 0 0-2042 {}}} CYCLES {}}
set a(0-2035) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:slc(COMP_LOOP-2:tmp:mul.idiv)(9-2)#1 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-263 LOC {1 0.816098275 2 0.8779967999999999 2 0.8779967999999999 48 0.8779967999999999} PREDS {{146 0 0 0-2034 {}} {258 0 0 0-2032 {}}} SUCCS {{259 0 0.782 0-2036 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2036) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(13,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:tmp:read_mem(twiddle:rsc(0)(0).@)#1 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-264 LOC {1 1.0 2 0.9415 2 1.0 3 0.09437493750000003 49 0.09437493750000003} PREDS {{259 0 0.782 0-2035 {}} {146 0 0 0-2034 {}}} SUCCS {{258 0 0 0-2057 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2037) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:slc(COMP_LOOP-2:tmp:mul.idiv)(9-2)#2 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-265 LOC {1 0.816098275 2 0.8779967999999999 2 0.8779967999999999 48 0.9024359} PREDS {{146 0 0 0-2034 {}} {258 0 0 0-2032 {}}} SUCCS {{259 0 0.391 0-2038 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2038) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(14,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:tmp:read_mem(twiddle:rsc(0)(1).@)#1 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-266 LOC {1 1.0 2 0.9415 2 1.0 3 0.09437493750000003 49 0.09437493750000003} PREDS {{259 0 0.391 0-2037 {}} {146 0 0 0-2034 {}}} SUCCS {{258 0 0 0-2057 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2039) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:slc(COMP_LOOP-2:tmp:mul.idiv)(9-2)#3 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-267 LOC {1 0.816098275 2 0.8779967999999999 2 0.8779967999999999 48 0.88813995} PREDS {{146 0 0 0-2034 {}} {258 0 0 0-2032 {}}} SUCCS {{259 0 0.620 0-2040 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2040) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(15,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:tmp:read_mem(twiddle:rsc(0)(2).@)#1 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-268 LOC {1 1.0 2 0.9415 2 1.0 3 0.09437493750000003 49 0.09437493750000003} PREDS {{259 0 0.620 0-2039 {}} {146 0 0 0-2034 {}}} SUCCS {{258 0 0 0-2057 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2041) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:slc(COMP_LOOP-2:tmp:mul.idiv)(9-2) TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-269 LOC {1 0.816098275 2 0.8779967999999999 2 0.8779967999999999 48 0.9024359} PREDS {{146 0 0 0-2034 {}} {258 0 0 0-2032 {}}} SUCCS {{259 0 0.391 0-2042 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2042) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(16,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:tmp:read_mem(twiddle:rsc(0)(3).@)#1 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-270 LOC {1 1.0 2 0.9415 2 1.0 3 0.09437493750000003 49 0.09437493750000003} PREDS {{259 0 0.391 0-2041 {}} {146 0 0 0-2034 {}}} SUCCS {{258 0 0 0-2057 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2043) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-2:tmp:mul.idiv)(1-0)#2 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-271 LOC {1 0.816098275 3 0.0 3 0.0 49 0.167275125} PREDS {{258 0 0 0-2032 {}}} SUCCS {{258 0 0 0-2045 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2044) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-2:tmp:mul.idiv)(1-0)#3 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-272 LOC {1 0.816098275 3 0.0 3 0.0 49 0.167275125} PREDS {{258 0 0 0-2032 {}}} SUCCS {{259 0 0 0-2045 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2045) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:nor TYPE NOR PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-273 LOC {1 0.816098275 3 0.0 3 0.0 49 0.167275125} PREDS {{259 0 0 0-2044 {}} {258 0 0 0-2043 {}}} SUCCS {{258 0 0 0-2057 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2046) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-2:tmp:mul.idiv)(1-0)#4 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-274 LOC {1 0.816098275 3 0.0 3 0.0 49 0.167275125} PREDS {{258 0 0 0-2032 {}}} SUCCS {{258 0 0 0-2049 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2047) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-2:tmp:mul.idiv)(1-0)#5 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-275 LOC {1 0.816098275 3 0.0 3 0.0 49 0.167275125} PREDS {{258 0 0 0-2032 {}}} SUCCS {{259 0 0 0-2048 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2048) {AREA_SCORE {} NAME COMP_LOOP:tmp:not#2 TYPE NOT PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-276 LOC {1 0.816098275 3 0.0 3 0.0 49 0.167275125} PREDS {{259 0 0 0-2047 {}}} SUCCS {{259 0 0 0-2049 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2049) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:and TYPE AND PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-277 LOC {1 0.816098275 3 0.0 3 0.0 49 0.167275125} PREDS {{259 0 0 0-2048 {}} {258 0 0 0-2046 {}}} SUCCS {{258 0 0 0-2057 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2050) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-2:tmp:mul.idiv)(1-0)#6 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-278 LOC {1 0.816098275 3 0.0 3 0.0 49 0.167275125} PREDS {{258 0 0 0-2032 {}}} SUCCS {{258 0 0 0-2053 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2051) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-2:tmp:mul.idiv)(1-0)#7 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-279 LOC {1 0.816098275 3 0.0 3 0.0 49 0.167275125} PREDS {{258 0 0 0-2032 {}}} SUCCS {{259 0 0 0-2052 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2052) {AREA_SCORE {} NAME COMP_LOOP:tmp:not#3 TYPE NOT PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-280 LOC {1 0.816098275 3 0.0 3 0.0 49 0.167275125} PREDS {{259 0 0 0-2051 {}}} SUCCS {{259 0 0 0-2053 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2053) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:and#1 TYPE AND PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-281 LOC {1 0.816098275 3 0.0 3 0.0 49 0.167275125} PREDS {{259 0 0 0-2052 {}} {258 0 0 0-2050 {}}} SUCCS {{258 0 0 0-2057 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2054) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-2:tmp:mul.idiv)(1-0)#8 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-282 LOC {1 0.816098275 3 0.0 3 0.0 49 0.167275125} PREDS {{258 0 0 0-2032 {}}} SUCCS {{258 0 0 0-2056 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2055) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-2:tmp:mul.idiv)(1-0)#9 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-283 LOC {1 0.816098275 3 0.0 3 0.0 49 0.167275125} PREDS {{258 0 0 0-2032 {}}} SUCCS {{259 0 0 0-2056 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2056) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:and#2 TYPE AND PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-284 LOC {1 0.816098275 3 0.0 3 0.0 49 0.167275125} PREDS {{259 0 0 0-2055 {}} {258 0 0 0-2054 {}}} SUCCS {{259 0 0 0-2057 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2057) {AREA_SCORE 117.14 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,4) QUANTITY 10 NAME COMP_LOOP:tmp:mux1h TYPE MUX1HOT DELAY {0.78 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-285 LOC {2 0.094375 3 0.9511217999999999 3 0.9511217999999999 3 0.999999942628205 49 0.21615326762820514} PREDS {{259 0 0 0-2056 {}} {258 0 0 0-2053 {}} {258 0 0 0-2049 {}} {258 0 0 0-2045 {}} {258 0 0 0-2042 {}} {258 0 0 0-2040 {}} {258 0 0 0-2038 {}} {258 0 0 0-2036 {}} {258 0 0 0-1822 {}} {258 0 0 0-1821 {}} {258 0 0 0-1820 {}} {258 0 0 0-1819 {}}} SUCCS {{259 0 0 0-2058 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2058) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-2:mul TYPE MUL DELAY {12.54 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-286 LOC {45 0.006406225 47 0.21615332499999998 47 0.21615332499999998 47 0.9999999388496399 49 0.9999999388496399} PREDS {{259 0 0 0-2057 {}} {258 0 0 0-2027 {}}} SUCCS {{259 0 0 0-2059 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2059) {AREA_SCORE {} NAME COMP_LOOP-2:modulo.base#1 TYPE {C-CORE PORT} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-287 LOC {46 0.0 48 0.6009625 48 0.6009625 50 0.6009625} PREDS {{259 0 0 0-2058 {}} {128 0 0 0-2061 {}}} SUCCS {{258 0 0 0-2061 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2060) {AREA_SCORE {} NAME COMP_LOOP-2:modulo.m#1 TYPE {C-CORE PORT} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-288 LOC {46 0.0 48 0.6009625 48 0.6009625 50 0.6009625} PREDS {{128 0 0 0-2061 {}}} SUCCS {{259 0 0 0-2061 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2061) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_7c916ad59326b02df02b1a80099f3e2761bb() QUANTITY 1 MULTICYCLE modulo_7c916ad59326b02df02b1a80099f3e2761bb() MINCLKPRD 14.34 NAME COMP_LOOP-2:modulo()#1 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-289 LOC {46 1.0 48 0.681 48 1.0 61 0.0064061875000001045 63 0.0064061875000001045} PREDS {{259 0 0 0-2060 {}} {258 0 0 0-2059 {}}} SUCCS {{128 0 0 0-2059 {}} {128 0 0 0-2060 {}} {259 0 0 0-2062 {}}} CYCLES {}}
set a(0-2062) {AREA_SCORE {} NAME COMP_LOOP-2:modulo.return#1 TYPE {C-CORE PORT} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-290 LOC {59 0.006406225 61 0.8535577 61 0.8535577 63 0.8535577} PREDS {{259 0 0 0-2061 {}}} SUCCS {{258 0 1.173 0-2066 {}} {258 0 1.173 0-2068 {}} {258 0 1.173 0-2070 {}} {258 0 1.173 0-2072 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2063) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(1-0)#1 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-291 LOC {1 0.0521895 1 1.0 1 1.0 63 0.8535577} PREDS {{258 0 0 0-1996 {}}} SUCCS {{259 0 0 0-2064 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2064) {AREA_SCORE {} NAME COMP_LOOP:switch#10 TYPE SELECT PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-292 LOC {1 0.0521895 1 1.0 1 1.0 63 0.8535577} PREDS {{259 0 0 0-2063 {}}} SUCCS {{146 0 0 0-2065 {}} {130 0 0 0-2066 {}} {146 0 0 0-2067 {}} {130 0 0 0-2068 {}} {146 0 0 0-2069 {}} {130 0 0 0-2070 {}} {146 0 0 0-2071 {}} {130 0 0 0-2072 {}}} CYCLES {}}
set a(0-2065) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(9-2)#5 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-293 LOC {1 0.0521895 61 0.0 61 0.0 63 0.8535577} PREDS {{146 0 0 0-2064 {}} {258 0 0 0-1996 {}}} SUCCS {{259 0 1.173 0-2066 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2066) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-294 LOC {59 1.0 61 0.9415 61 1.0 62 0.006249937500000025 64 0.006249937500000025} PREDS {{774 0 0 0-2066 {}} {259 0 1.173 0-2065 {}} {130 0 0 0-2064 {}} {258 0 1.173 0-2062 {}} {256 0 0 0-2000 {}} {256 0 0 0-1968 {}} {128 0 0 0-1958 {}} {258 0 0 0-1945 {}} {258 0 0 0-1930 {}} {256 0 0 0-1886 {}} {256 0 0 0-1849 {}} {774 0 0 0-2350 {}} {774 0 0 0-2335 {}} {772 0 0 0-2270 {}} {772 0 0 0-2238 {}} {774 0 0 0-2213 {}} {774 0 0 0-2195 {}} {772 0 0 0-2146 {}} {772 0 0 0-2110 {}} {774 0 0 0-2081 {}}} SUCCS {{774 0 1.173 0-1849 {}} {774 0 1.173 0-1886 {}} {774 0 0 0-1930 {}} {774 0 0 0-1945 {}} {774 0 1.173 0-1968 {}} {774 0 1.173 0-2000 {}} {774 0 0 0-2066 {}} {258 0 0 0-2081 {}} {130 0 0 0-2097 {}} {258 0 1.173 0-2110 {}} {258 0 1.173 0-2146 {}} {258 0 0 0-2195 {}} {258 0 0 0-2213 {}} {258 0 1.173 0-2238 {}} {258 0 1.173 0-2270 {}} {258 0 0 0-2335 {}} {258 0 0 0-2350 {}}} CYCLES {}}
set a(0-2067) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(9-2)#6 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-295 LOC {1 0.0521895 61 0.0 61 0.0 63 0.8535577} PREDS {{146 0 0 0-2064 {}} {258 0 0 0-1996 {}}} SUCCS {{259 0 1.173 0-2068 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2068) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-296 LOC {59 1.0 61 0.9415 61 1.0 62 0.006249937500000025 64 0.006249937500000025} PREDS {{774 0 0 0-2068 {}} {259 0 1.173 0-2067 {}} {130 0 0 0-2064 {}} {258 0 1.173 0-2062 {}} {256 0 0 0-2002 {}} {256 0 0 0-1970 {}} {128 0 0 0-1958 {}} {258 0 0 0-1946 {}} {258 0 0 0-1932 {}} {256 0 0 0-1888 {}} {256 0 0 0-1850 {}} {774 0 0 0-2352 {}} {774 0 0 0-2337 {}} {772 0 0 0-2272 {}} {772 0 0 0-2240 {}} {774 0 0 0-2215 {}} {774 0 0 0-2197 {}} {772 0 0 0-2148 {}} {772 0 0 0-2112 {}} {774 0 0 0-2083 {}}} SUCCS {{774 0 1.173 0-1850 {}} {774 0 1.173 0-1888 {}} {774 0 0 0-1932 {}} {774 0 0 0-1946 {}} {774 0 1.173 0-1970 {}} {774 0 1.173 0-2002 {}} {774 0 0 0-2068 {}} {258 0 0 0-2083 {}} {130 0 0 0-2097 {}} {258 0 1.173 0-2112 {}} {258 0 1.173 0-2148 {}} {258 0 0 0-2197 {}} {258 0 0 0-2215 {}} {258 0 1.173 0-2240 {}} {258 0 1.173 0-2272 {}} {258 0 0 0-2337 {}} {258 0 0 0-2352 {}}} CYCLES {}}
set a(0-2069) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(9-2)#7 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-297 LOC {1 0.0521895 61 0.0 61 0.0 63 0.8535577} PREDS {{146 0 0 0-2064 {}} {258 0 0 0-1996 {}}} SUCCS {{259 0 1.173 0-2070 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2070) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-298 LOC {59 1.0 61 0.9415 61 1.0 62 0.006249937500000025 64 0.006249937500000025} PREDS {{774 0 0 0-2070 {}} {259 0 1.173 0-2069 {}} {130 0 0 0-2064 {}} {258 0 1.173 0-2062 {}} {256 0 0 0-2004 {}} {256 0 0 0-1972 {}} {128 0 0 0-1958 {}} {258 0 0 0-1947 {}} {258 0 0 0-1934 {}} {256 0 0 0-1890 {}} {256 0 0 0-1851 {}} {774 0 0 0-2354 {}} {774 0 0 0-2339 {}} {772 0 0 0-2274 {}} {772 0 0 0-2242 {}} {774 0 0 0-2217 {}} {774 0 0 0-2199 {}} {772 0 0 0-2150 {}} {772 0 0 0-2114 {}} {774 0 0 0-2085 {}}} SUCCS {{774 0 1.173 0-1851 {}} {774 0 1.173 0-1890 {}} {774 0 0 0-1934 {}} {774 0 0 0-1947 {}} {774 0 1.173 0-1972 {}} {774 0 1.173 0-2004 {}} {774 0 0 0-2070 {}} {258 0 0 0-2085 {}} {130 0 0 0-2097 {}} {258 0 1.173 0-2114 {}} {258 0 1.173 0-2150 {}} {258 0 0 0-2199 {}} {258 0 0 0-2217 {}} {258 0 1.173 0-2242 {}} {258 0 1.173 0-2274 {}} {258 0 0 0-2339 {}} {258 0 0 0-2354 {}}} CYCLES {}}
set a(0-2071) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(9-2)#1 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-299 LOC {1 0.0521895 61 0.0 61 0.0 63 0.8535577} PREDS {{146 0 0 0-2064 {}} {258 0 0 0-1996 {}}} SUCCS {{259 0 1.173 0-2072 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2072) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-300 LOC {59 1.0 61 0.9415 61 1.0 62 0.006249937500000025 64 0.006249937500000025} PREDS {{774 0 0 0-2072 {}} {259 0 1.173 0-2071 {}} {130 0 0 0-2064 {}} {258 0 1.173 0-2062 {}} {256 0 0 0-2006 {}} {256 0 0 0-1974 {}} {128 0 0 0-1958 {}} {258 0 0 0-1948 {}} {258 0 0 0-1936 {}} {256 0 0 0-1892 {}} {256 0 0 0-1852 {}} {774 0 0 0-2356 {}} {774 0 0 0-2341 {}} {772 0 0 0-2276 {}} {772 0 0 0-2244 {}} {774 0 0 0-2219 {}} {774 0 0 0-2201 {}} {772 0 0 0-2152 {}} {772 0 0 0-2116 {}} {774 0 0 0-2087 {}}} SUCCS {{774 0 1.173 0-1852 {}} {774 0 1.173 0-1892 {}} {774 0 0 0-1936 {}} {774 0 0 0-1948 {}} {774 0 1.173 0-1974 {}} {774 0 1.173 0-2006 {}} {774 0 0 0-2072 {}} {258 0 0 0-2087 {}} {130 0 0 0-2097 {}} {258 0 1.173 0-2116 {}} {258 0 1.173 0-2152 {}} {258 0 0 0-2201 {}} {258 0 0 0-2219 {}} {258 0 1.173 0-2244 {}} {258 0 1.173 0-2276 {}} {258 0 0 0-2341 {}} {258 0 0 0-2356 {}}} CYCLES {}}
set a(0-2073) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 8 NAME COMP_LOOP-2:acc#8 TYPE ACCU DELAY {0.77 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-301 LOC {32 0.1432532 34 0.9516125999999999 34 0.9516125999999999 34 0.9999999573717948 51 0.6009624573717949} PREDS {{258 0 0 0-2021 {}} {258 0 0 0-1989 {}}} SUCCS {{259 0 0 0-2074 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2074) {AREA_SCORE {} NAME COMP_LOOP-2:modulo.base#2 TYPE {C-CORE PORT} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-302 LOC {32 0.1916406 35 0.6009625 35 0.6009625 51 0.6009625} PREDS {{259 0 0 0-2073 {}} {128 0 0 0-2076 {}}} SUCCS {{258 0 0 0-2076 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2075) {AREA_SCORE {} NAME COMP_LOOP-2:modulo.m#2 TYPE {C-CORE PORT} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-303 LOC {32 0.0 35 0.6009625 35 0.6009625 51 0.6009625} PREDS {{128 0 0 0-2076 {}}} SUCCS {{259 0 0 0-2076 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2076) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_7c916ad59326b02df02b1a80099f3e2761bb() QUANTITY 1 MULTICYCLE modulo_7c916ad59326b02df02b1a80099f3e2761bb() MINCLKPRD 14.34 NAME COMP_LOOP-2:modulo()#2 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-304 LOC {32 1.0 35 0.681 35 1.0 48 0.0064061875000001045 64 0.0064061875000001045} PREDS {{259 0 0 0-2075 {}} {258 0 0 0-2074 {}}} SUCCS {{128 0 0 0-2074 {}} {128 0 0 0-2075 {}} {259 0 0 0-2077 {}}} CYCLES {}}
set a(0-2077) {AREA_SCORE {} NAME COMP_LOOP-2:modulo.return#2 TYPE {C-CORE PORT} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-305 LOC {45 0.006406225 48 1.0 48 1.0 64 0.8535577} PREDS {{259 0 0 0-2076 {}}} SUCCS {{258 0 1.173 0-2081 {}} {258 0 1.173 0-2083 {}} {258 0 1.173 0-2085 {}} {258 0 1.173 0-2087 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2078) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(1-0)#1 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-306 LOC {1 0.034865775 1 1.0 1 1.0 64 0.8535577} PREDS {{258 0 0 0-1964 {}}} SUCCS {{259 0 0 0-2079 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2079) {AREA_SCORE {} NAME COMP_LOOP:switch#11 TYPE SELECT PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-307 LOC {1 0.034865775 1 1.0 1 1.0 64 0.8535577} PREDS {{259 0 0 0-2078 {}}} SUCCS {{146 0 0 0-2080 {}} {130 0 0 0-2081 {}} {146 0 0 0-2082 {}} {130 0 0 0-2083 {}} {146 0 0 0-2084 {}} {130 0 0 0-2085 {}} {146 0 0 0-2086 {}} {130 0 0 0-2087 {}}} CYCLES {}}
set a(0-2080) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(9-2)#5 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-308 LOC {1 0.034865775 62 0.0 62 0.0 64 0.8535577} PREDS {{146 0 0 0-2079 {}} {258 0 0 0-1964 {}}} SUCCS {{259 0 1.173 0-2081 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2081) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-309 LOC {60 1.0 62 0.9415 62 1.0 63 0.006249937500000025 65 0.006249937500000025} PREDS {{774 0 0 0-2081 {}} {259 0 1.173 0-2080 {}} {130 0 0 0-2079 {}} {258 0 1.173 0-2077 {}} {258 0 0 0-2066 {}} {256 0 0 0-2000 {}} {256 0 0 0-1968 {}} {128 0 0 0-1958 {}} {258 0 0 0-1945 {}} {258 0 0 0-1930 {}} {256 0 0 0-1886 {}} {256 0 0 0-1849 {}} {774 0 0 0-2350 {}} {774 0 0 0-2335 {}} {772 0 0 0-2270 {}} {772 0 0 0-2238 {}} {774 0 0 0-2213 {}} {774 0 0 0-2195 {}} {772 0 0 0-2146 {}} {772 0 0 0-2110 {}}} SUCCS {{774 0 1.173 0-1849 {}} {774 0 1.173 0-1886 {}} {774 0 0 0-1930 {}} {774 0 0 0-1945 {}} {774 0 1.173 0-1968 {}} {774 0 1.173 0-2000 {}} {774 0 0 0-2066 {}} {774 0 0 0-2081 {}} {130 0 0 0-2097 {}} {258 0 1.173 0-2110 {}} {258 0 1.173 0-2146 {}} {258 0 0 0-2195 {}} {258 0 0 0-2213 {}} {258 0 1.173 0-2238 {}} {258 0 1.173 0-2270 {}} {258 0 0 0-2335 {}} {258 0 0 0-2350 {}}} CYCLES {}}
set a(0-2082) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(9-2)#6 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-310 LOC {1 0.034865775 62 0.0 62 0.0 64 0.8535577} PREDS {{146 0 0 0-2079 {}} {258 0 0 0-1964 {}}} SUCCS {{259 0 1.173 0-2083 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2083) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-311 LOC {60 1.0 62 0.9415 62 1.0 63 0.006249937500000025 65 0.006249937500000025} PREDS {{774 0 0 0-2083 {}} {259 0 1.173 0-2082 {}} {130 0 0 0-2079 {}} {258 0 1.173 0-2077 {}} {258 0 0 0-2068 {}} {256 0 0 0-2002 {}} {256 0 0 0-1970 {}} {128 0 0 0-1958 {}} {258 0 0 0-1946 {}} {258 0 0 0-1932 {}} {256 0 0 0-1888 {}} {256 0 0 0-1850 {}} {774 0 0 0-2352 {}} {774 0 0 0-2337 {}} {772 0 0 0-2272 {}} {772 0 0 0-2240 {}} {774 0 0 0-2215 {}} {774 0 0 0-2197 {}} {772 0 0 0-2148 {}} {772 0 0 0-2112 {}}} SUCCS {{774 0 1.173 0-1850 {}} {774 0 1.173 0-1888 {}} {774 0 0 0-1932 {}} {774 0 0 0-1946 {}} {774 0 1.173 0-1970 {}} {774 0 1.173 0-2002 {}} {774 0 0 0-2068 {}} {774 0 0 0-2083 {}} {130 0 0 0-2097 {}} {258 0 1.173 0-2112 {}} {258 0 1.173 0-2148 {}} {258 0 0 0-2197 {}} {258 0 0 0-2215 {}} {258 0 1.173 0-2240 {}} {258 0 1.173 0-2272 {}} {258 0 0 0-2337 {}} {258 0 0 0-2352 {}}} CYCLES {}}
set a(0-2084) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(9-2)#7 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-312 LOC {1 0.034865775 62 0.0 62 0.0 64 0.8535577} PREDS {{146 0 0 0-2079 {}} {258 0 0 0-1964 {}}} SUCCS {{259 0 1.173 0-2085 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2085) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-313 LOC {60 1.0 62 0.9415 62 1.0 63 0.006249937500000025 65 0.006249937500000025} PREDS {{774 0 0 0-2085 {}} {259 0 1.173 0-2084 {}} {130 0 0 0-2079 {}} {258 0 1.173 0-2077 {}} {258 0 0 0-2070 {}} {256 0 0 0-2004 {}} {256 0 0 0-1972 {}} {128 0 0 0-1958 {}} {258 0 0 0-1947 {}} {258 0 0 0-1934 {}} {256 0 0 0-1890 {}} {256 0 0 0-1851 {}} {774 0 0 0-2354 {}} {774 0 0 0-2339 {}} {772 0 0 0-2274 {}} {772 0 0 0-2242 {}} {774 0 0 0-2217 {}} {774 0 0 0-2199 {}} {772 0 0 0-2150 {}} {772 0 0 0-2114 {}}} SUCCS {{774 0 1.173 0-1851 {}} {774 0 1.173 0-1890 {}} {774 0 0 0-1934 {}} {774 0 0 0-1947 {}} {774 0 1.173 0-1972 {}} {774 0 1.173 0-2004 {}} {774 0 0 0-2070 {}} {774 0 0 0-2085 {}} {130 0 0 0-2097 {}} {258 0 1.173 0-2114 {}} {258 0 1.173 0-2150 {}} {258 0 0 0-2199 {}} {258 0 0 0-2217 {}} {258 0 1.173 0-2242 {}} {258 0 1.173 0-2274 {}} {258 0 0 0-2339 {}} {258 0 0 0-2354 {}}} CYCLES {}}
set a(0-2086) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(9-2)#1 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-314 LOC {1 0.034865775 62 0.0 62 0.0 64 0.8535577} PREDS {{146 0 0 0-2079 {}} {258 0 0 0-1964 {}}} SUCCS {{259 0 1.173 0-2087 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2087) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-315 LOC {60 1.0 62 0.9415 62 1.0 63 0.006249937500000025 65 0.006249937500000025} PREDS {{774 0 0 0-2087 {}} {259 0 1.173 0-2086 {}} {130 0 0 0-2079 {}} {258 0 1.173 0-2077 {}} {258 0 0 0-2072 {}} {256 0 0 0-2006 {}} {256 0 0 0-1974 {}} {128 0 0 0-1958 {}} {258 0 0 0-1948 {}} {258 0 0 0-1936 {}} {256 0 0 0-1892 {}} {256 0 0 0-1852 {}} {774 0 0 0-2356 {}} {774 0 0 0-2341 {}} {772 0 0 0-2276 {}} {772 0 0 0-2244 {}} {774 0 0 0-2219 {}} {774 0 0 0-2201 {}} {772 0 0 0-2152 {}} {772 0 0 0-2116 {}}} SUCCS {{774 0 1.173 0-1852 {}} {774 0 1.173 0-1892 {}} {774 0 0 0-1936 {}} {774 0 0 0-1948 {}} {774 0 1.173 0-1974 {}} {774 0 1.173 0-2006 {}} {774 0 0 0-2072 {}} {774 0 0 0-2087 {}} {130 0 0 0-2097 {}} {258 0 1.173 0-2116 {}} {258 0 1.173 0-2152 {}} {258 0 0 0-2201 {}} {258 0 0 0-2219 {}} {258 0 1.173 0-2244 {}} {258 0 1.173 0-2276 {}} {258 0 0 0-2341 {}} {258 0 0 0-2356 {}}} CYCLES {}}
set a(0-2088) {AREA_SCORE {} NAME COMP_LOOP-3:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-316 LOC {0 1.0 1 0.9648838249999999 1 0.9648838249999999 93 0.9648838249999999} PREDS {} SUCCS {{259 0 0 0-2089 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2089) {AREA_SCORE {} NAME COMP_LOOP-3:not#3 TYPE NOT PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-317 LOC {0 1.0 1 0.9648838249999999 1 0.9648838249999999 93 0.9648838249999999} PREDS {{259 0 0 0-2088 {}}} SUCCS {{259 0 0 0-2090 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2090) {AREA_SCORE {} NAME COMP_LOOP-3:COMP_LOOP:conc TYPE CONCATENATE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-318 LOC {0 1.0 1 0.9648838249999999 1 0.9648838249999999 93 0.9648838249999999} PREDS {{259 0 0 0-2089 {}}} SUCCS {{258 0 0 0-2094 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2091) {AREA_SCORE {} NAME COMP_LOOP:k:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-319 LOC {0 1.0 1 0.0 1 0.0 1 0.0 93 0.9648838249999999} PREDS {{774 0 0 0-2360 {}}} SUCCS {{259 0 0 0-2092 {}} {130 0 0 0-2097 {}} {256 0 0 0-2360 {}}} CYCLES {}}
set a(0-2092) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#8 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-320 LOC {0 1.0 1 0.0 1 0.0 93 0.9648838249999999} PREDS {{259 0 0 0-2091 {}}} SUCCS {{259 0 0 0-2093 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2093) {AREA_SCORE {} NAME COMP_LOOP:conc#10 TYPE CONCATENATE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-321 LOC {0 1.0 1 0.9648838249999999 1 0.9648838249999999 93 0.9648838249999999} PREDS {{259 0 0 0-2092 {}}} SUCCS {{259 0 0 0-2094 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2094) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 2 NAME COMP_LOOP-3:acc TYPE ACCU DELAY {0.56 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-322 LOC {1 0.0 1 0.9648838249999999 1 0.9648838249999999 1 0.9999999483974358 93 0.9999999483974358} PREDS {{259 0 0 0-2093 {}} {258 0 0 0-2090 {}}} SUCCS {{259 0 0 0-2095 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2095) {AREA_SCORE {} NAME COMP_LOOP-3:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-323 LOC {1 0.035116175 1 1.0 1 1.0 93 1.0} PREDS {{259 0 0 0-2094 {}}} SUCCS {{259 0 0 0-2096 {}} {130 0 0 0-2097 {}}} CYCLES {}}
set a(0-2096) {AREA_SCORE {} NAME COMP_LOOP-3:not TYPE NOT PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-324 LOC {1 0.035116175 63 1.0 63 1.0 93 1.0} PREDS {{259 0 0 0-2095 {}}} SUCCS {{259 0 0 0-2097 {}}} CYCLES {}}
set a(0-2097) {AREA_SCORE {} NAME COMP_LOOP-3:break(COMP_LOOP) TYPE TERMINATE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-325 LOC {61 0.0062499999999999995 63 1.0 63 1.0 93 1.0} PREDS {{259 0 0 0-2096 {}} {130 0 0 0-2095 {}} {130 0 0 0-2094 {}} {130 0 0 0-2093 {}} {130 0 0 0-2092 {}} {130 0 0 0-2091 {}} {130 0 0 0-2090 {}} {130 0 0 0-2089 {}} {130 0 0 0-2088 {}} {130 0 0 0-2087 {}} {130 0 0 0-2086 {}} {130 0 0 0-2085 {}} {130 0 0 0-2084 {}} {130 0 0 0-2083 {}} {130 0 0 0-2082 {}} {130 0 0 0-2081 {}} {130 0 0 0-2080 {}} {130 0 0 0-2078 {}} {130 0 0 0-2077 {}} {130 0 0 0-2075 {}} {130 0 0 0-2074 {}} {130 0 0 0-2073 {}} {130 0 0 0-2072 {}} {130 0 0 0-2071 {}} {130 0 0 0-2070 {}} {130 0 0 0-2069 {}} {130 0 0 0-2068 {}} {130 0 0 0-2067 {}} {130 0 0 0-2066 {}} {130 0 0 0-2065 {}} {130 0 0 0-2063 {}} {130 0 0 0-2062 {}} {130 0 0 0-2060 {}} {130 0 0 0-2059 {}} {130 0 0 0-2058 {}} {130 0 0 0-2057 {}} {130 0 0 0-2056 {}} {130 0 0 0-2055 {}} {130 0 0 0-2054 {}} {130 0 0 0-2053 {}} {130 0 0 0-2052 {}} {130 0 0 0-2051 {}} {130 0 0 0-2050 {}} {130 0 0 0-2049 {}} {130 0 0 0-2048 {}} {130 0 0 0-2047 {}} {130 0 0 0-2046 {}} {130 0 0 0-2045 {}} {130 0 0 0-2044 {}} {130 0 0 0-2043 {}} {130 0 0 0-2042 {}} {130 0 0 0-2041 {}} {130 0 0 0-2040 {}} {130 0 0 0-2039 {}} {130 0 0 0-2038 {}} {130 0 0 0-2037 {}} {130 0 0 0-2036 {}} {130 0 0 0-2035 {}} {130 0 0 0-2033 {}} {130 0 0 0-2032 {}} {130 0 0 0-2031 {}} {130 0 0 0-2030 {}} {130 0 0 0-2029 {}} {130 0 0 0-2028 {}} {130 0 0 0-2027 {}} {130 0 0 0-2025 {}} {130 0 0 0-2024 {}} {130 0 0 0-2023 {}} {130 0 0 0-2022 {}} {130 0 0 0-2021 {}} {130 0 0 0-2020 {}} {130 0 0 0-2019 {}} {130 0 0 0-2018 {}} {130 0 0 0-2017 {}} {130 0 0 0-2016 {}} {130 0 0 0-2015 {}} {130 0 0 0-2014 {}} {130 0 0 0-2013 {}} {130 0 0 0-2012 {}} {130 0 0 0-2011 {}} {130 0 0 0-2010 {}} {130 0 0 0-2009 {}} {130 0 0 0-2008 {}} {130 0 0 0-2007 {}} {130 0 0 0-2006 {}} {130 0 0 0-2005 {}} {130 0 0 0-2004 {}} {130 0 0 0-2003 {}} {130 0 0 0-2002 {}} {130 0 0 0-2001 {}} {130 0 0 0-2000 {}} {130 0 0 0-1999 {}} {130 0 0 0-1997 {}} {130 0 0 0-1996 {}} {130 0 0 0-1995 {}} {130 0 0 0-1994 {}} {130 0 0 0-1993 {}} {130 0 0 0-1992 {}} {130 0 0 0-1991 {}} {130 0 0 0-1990 {}} {130 0 0 0-1989 {}} {130 0 0 0-1988 {}} {130 0 0 0-1987 {}} {130 0 0 0-1986 {}} {130 0 0 0-1985 {}} {130 0 0 0-1984 {}} {130 0 0 0-1983 {}} {130 0 0 0-1982 {}} {130 0 0 0-1981 {}} {130 0 0 0-1980 {}} {130 0 0 0-1979 {}} {130 0 0 0-1978 {}} {130 0 0 0-1977 {}} {130 0 0 0-1976 {}} {130 0 0 0-1975 {}} {130 0 0 0-1974 {}} {130 0 0 0-1973 {}} {130 0 0 0-1972 {}} {130 0 0 0-1971 {}} {130 0 0 0-1970 {}} {130 0 0 0-1969 {}} {130 0 0 0-1968 {}} {130 0 0 0-1967 {}} {130 0 0 0-1965 {}} {130 0 0 0-1964 {}} {130 0 0 0-1963 {}} {130 0 0 0-1962 {}} {130 0 0 0-1961 {}} {130 0 0 0-1960 {}} {130 0 0 0-1959 {}} {128 0 0 0-1958 {}}} SUCCS {{128 0 0 0-2195 {}} {128 0 0 0-2197 {}} {128 0 0 0-2199 {}} {128 0 0 0-2201 {}} {128 0 0 0-2213 {}} {128 0 0 0-2215 {}} {128 0 0 0-2217 {}} {128 0 0 0-2219 {}} {128 0 0 0-2228 {}}} CYCLES {}}
set a(0-2098) {AREA_SCORE {} NAME COMP_LOOP:asn#27 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-326 LOC {0 1.0 1 0.0 1 0.0 1 0.0 65 0.818942325} PREDS {} SUCCS {{259 0 0 0-2099 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2099) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(9-1) TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-327 LOC {0 1.0 1 0.0 1 0.0 65 0.818942325} PREDS {{259 0 0 0-2098 {}}} SUCCS {{258 0 0 0-2103 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2100) {AREA_SCORE {} NAME COMP_LOOP:k:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-328 LOC {0 1.0 1 0.0 1 0.0 1 0.0 65 0.818942325} PREDS {{774 0 0 0-2360 {}}} SUCCS {{259 0 0 0-2101 {}} {130 0 0 0-2228 {}} {256 0 0 0-2360 {}}} CYCLES {}}
set a(0-2101) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#9 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-329 LOC {0 1.0 1 0.0 1 0.0 65 0.818942325} PREDS {{259 0 0 0-2100 {}}} SUCCS {{259 0 0 0-2102 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2102) {AREA_SCORE {} NAME COMP_LOOP:conc#11 TYPE CONCATENATE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-330 LOC {0 1.0 1 0.965384625 1 0.965384625 65 0.818942325} PREDS {{259 0 0 0-2101 {}}} SUCCS {{259 0 0 0-2103 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2103) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 2 NAME COMP_LOOP:acc#11 TYPE ACCU DELAY {0.55 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-331 LOC {1 0.0 1 0.965384625 1 0.965384625 1 0.9999999471153846 65 0.8535576471153846} PREDS {{259 0 0 0-2102 {}} {258 0 0 0-2099 {}}} SUCCS {{259 0 0 0-2104 {}} {258 0 0 0-2109 {}} {258 0 0 0-2111 {}} {258 0 0 0-2113 {}} {258 0 0 0-2115 {}} {258 0 0 0-2117 {}} {258 0 0 0-2123 {}} {258 0 0 0-2126 {}} {258 0 0 0-2131 {}} {258 0 0 0-2207 {}} {258 0 0 0-2212 {}} {258 0 0 0-2214 {}} {258 0 0 0-2216 {}} {258 0 0 0-2218 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2104) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#3.idiv(9:1))(0)#3 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-332 LOC {1 0.034615375 1 1.0 1 1.0 65 0.8535577} PREDS {{259 0 0 0-2103 {}}} SUCCS {{258 0 0 0-2107 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2105) {AREA_SCORE {} NAME COMP_LOOP:asn#28 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-333 LOC {0 1.0 1 0.0 1 0.0 1 0.0 65 0.8535577} PREDS {} SUCCS {{259 0 0 0-2106 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2106) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(0)#2 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-334 LOC {0 1.0 1 0.0 1 0.0 65 0.8535577} PREDS {{259 0 0 0-2105 {}}} SUCCS {{259 0 0 0-2107 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2107) {AREA_SCORE {} NAME COMP_LOOP:conc#37 TYPE CONCATENATE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-335 LOC {1 0.034615375 1 1.0 1 1.0 65 0.8535577} PREDS {{259 0 0 0-2106 {}} {258 0 0 0-2104 {}}} SUCCS {{259 0 0 0-2108 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2108) {AREA_SCORE {} NAME COMP_LOOP:switch#4 TYPE SELECT PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-336 LOC {1 0.034615375 1 1.0 1 1.0 65 0.8535577} PREDS {{259 0 0 0-2107 {}}} SUCCS {{146 0 0 0-2109 {}} {146 0 0 0-2110 {}} {146 0 0 0-2111 {}} {146 0 0 0-2112 {}} {146 0 0 0-2113 {}} {146 0 0 0-2114 {}} {146 0 0 0-2115 {}} {146 0 0 0-2116 {}}} CYCLES {}}
set a(0-2109) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#11.psp)(8-1)#2 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-337 LOC {1 0.034615375 63 0.0 63 0.0 65 0.8535577} PREDS {{146 0 0 0-2108 {}} {258 0 0 0-2103 {}}} SUCCS {{259 0 1.173 0-2110 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2110) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#4 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-338 LOC {61 1.0 63 0.9415 63 1.0 64 0.09437493750000003 66 0.09437493750000003} PREDS {{259 0 1.173 0-2109 {}} {146 0 0 0-2108 {}} {258 0 1.173 0-2081 {}} {258 0 1.173 0-2066 {}} {258 0 1.173 0-1945 {}} {258 0 1.173 0-1930 {}} {774 0 1.173 0-2350 {}} {774 0 1.173 0-2335 {}} {774 0 1.173 0-2213 {}} {774 0 1.173 0-2195 {}}} SUCCS {{772 0 0 0-1930 {}} {772 0 0 0-1945 {}} {772 0 0 0-2066 {}} {772 0 0 0-2081 {}} {258 0 0 0-2135 {}} {256 0 0 0-2195 {}} {256 0 0 0-2213 {}} {130 0 0 0-2228 {}} {256 0 0 0-2335 {}} {256 0 0 0-2350 {}}} CYCLES {}}
set a(0-2111) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#11.psp)(8-1)#3 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-339 LOC {1 0.034615375 63 0.0 63 0.0 65 0.8535577} PREDS {{146 0 0 0-2108 {}} {258 0 0 0-2103 {}}} SUCCS {{259 0 1.173 0-2112 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2112) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#4 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-340 LOC {61 1.0 63 0.9415 63 1.0 64 0.09437493750000003 66 0.09437493750000003} PREDS {{259 0 1.173 0-2111 {}} {146 0 0 0-2108 {}} {258 0 1.173 0-2083 {}} {258 0 1.173 0-2068 {}} {258 0 1.173 0-1946 {}} {258 0 1.173 0-1932 {}} {774 0 1.173 0-2352 {}} {774 0 1.173 0-2337 {}} {774 0 1.173 0-2215 {}} {774 0 1.173 0-2197 {}}} SUCCS {{772 0 0 0-1932 {}} {772 0 0 0-1946 {}} {772 0 0 0-2068 {}} {772 0 0 0-2083 {}} {258 0 0 0-2135 {}} {256 0 0 0-2197 {}} {256 0 0 0-2215 {}} {130 0 0 0-2228 {}} {256 0 0 0-2337 {}} {256 0 0 0-2352 {}}} CYCLES {}}
set a(0-2113) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#11.psp)(8-1)#4 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-341 LOC {1 0.034615375 63 0.0 63 0.0 65 0.8535577} PREDS {{146 0 0 0-2108 {}} {258 0 0 0-2103 {}}} SUCCS {{259 0 1.173 0-2114 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2114) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#4 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-342 LOC {61 1.0 63 0.9415 63 1.0 64 0.09437493750000003 66 0.09437493750000003} PREDS {{259 0 1.173 0-2113 {}} {146 0 0 0-2108 {}} {258 0 1.173 0-2085 {}} {258 0 1.173 0-2070 {}} {258 0 1.173 0-1947 {}} {258 0 1.173 0-1934 {}} {774 0 1.173 0-2354 {}} {774 0 1.173 0-2339 {}} {774 0 1.173 0-2217 {}} {774 0 1.173 0-2199 {}}} SUCCS {{772 0 0 0-1934 {}} {772 0 0 0-1947 {}} {772 0 0 0-2070 {}} {772 0 0 0-2085 {}} {258 0 0 0-2135 {}} {256 0 0 0-2199 {}} {256 0 0 0-2217 {}} {130 0 0 0-2228 {}} {256 0 0 0-2339 {}} {256 0 0 0-2354 {}}} CYCLES {}}
set a(0-2115) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#11.psp)(8-1) TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-343 LOC {1 0.034615375 63 0.0 63 0.0 65 0.8535577} PREDS {{146 0 0 0-2108 {}} {258 0 0 0-2103 {}}} SUCCS {{259 0 1.173 0-2116 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2116) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#4 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-344 LOC {61 1.0 63 0.9415 63 1.0 64 0.09437493750000003 66 0.09437493750000003} PREDS {{259 0 1.173 0-2115 {}} {146 0 0 0-2108 {}} {258 0 1.173 0-2087 {}} {258 0 1.173 0-2072 {}} {258 0 1.173 0-1948 {}} {258 0 1.173 0-1936 {}} {774 0 1.173 0-2356 {}} {774 0 1.173 0-2341 {}} {774 0 1.173 0-2219 {}} {774 0 1.173 0-2201 {}}} SUCCS {{772 0 0 0-1936 {}} {772 0 0 0-1948 {}} {772 0 0 0-2072 {}} {772 0 0 0-2087 {}} {258 0 0 0-2135 {}} {256 0 0 0-2201 {}} {256 0 0 0-2219 {}} {130 0 0 0-2228 {}} {256 0 0 0-2341 {}} {256 0 0 0-2356 {}}} CYCLES {}}
set a(0-2117) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#3.idiv(9:1))(0)#4 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-345 LOC {1 0.034615375 64 0.0 64 0.0 66 0.5036969} PREDS {{258 0 0 0-2103 {}}} SUCCS {{258 0 0 0-2120 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2118) {AREA_SCORE {} NAME COMP_LOOP:asn#29 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-346 LOC {0 1.0 64 0.0 64 0.0 64 0.0 66 0.5036969} PREDS {} SUCCS {{259 0 0 0-2119 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2119) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(0)#4 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-347 LOC {0 1.0 64 0.0 64 0.0 66 0.5036969} PREDS {{259 0 0 0-2118 {}}} SUCCS {{259 0 0 0-2120 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2120) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#8 TYPE NOR PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-348 LOC {1 0.034615375 64 0.0 64 0.0 66 0.5036969} PREDS {{259 0 0 0-2119 {}} {258 0 0 0-2117 {}}} SUCCS {{258 0 0 0-2135 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2121) {AREA_SCORE {} NAME COMP_LOOP:asn#30 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-349 LOC {0 1.0 64 0.0 64 0.0 64 0.0 66 0.5036969} PREDS {} SUCCS {{259 0 0 0-2122 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2122) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(0)#5 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-350 LOC {0 1.0 64 0.0 64 0.0 66 0.5036969} PREDS {{259 0 0 0-2121 {}}} SUCCS {{258 0 0 0-2125 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2123) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#3.idiv(9:1))(0)#7 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-351 LOC {1 0.034615375 64 0.0 64 0.0 66 0.5036969} PREDS {{258 0 0 0-2103 {}}} SUCCS {{259 0 0 0-2124 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2124) {AREA_SCORE {} NAME COMP_LOOP:not#34 TYPE NOT PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-352 LOC {1 0.034615375 64 0.0 64 0.0 66 0.5036969} PREDS {{259 0 0 0-2123 {}}} SUCCS {{259 0 0 0-2125 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2125) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#24 TYPE AND PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-353 LOC {1 0.034615375 64 0.0 64 0.0 66 0.5036969} PREDS {{259 0 0 0-2124 {}} {258 0 0 0-2122 {}}} SUCCS {{258 0 0 0-2135 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2126) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#3.idiv(9:1))(0)#8 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-354 LOC {1 0.034615375 64 0.0 64 0.0 66 0.5036969} PREDS {{258 0 0 0-2103 {}}} SUCCS {{258 0 0 0-2130 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2127) {AREA_SCORE {} NAME COMP_LOOP:asn#31 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-355 LOC {0 1.0 64 0.0 64 0.0 64 0.0 66 0.5036969} PREDS {} SUCCS {{259 0 0 0-2128 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2128) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(0)#8 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-356 LOC {0 1.0 64 0.0 64 0.0 66 0.5036969} PREDS {{259 0 0 0-2127 {}}} SUCCS {{259 0 0 0-2129 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2129) {AREA_SCORE {} NAME COMP_LOOP:not#35 TYPE NOT PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-357 LOC {1 0.0 64 0.0 64 0.0 66 0.5036969} PREDS {{259 0 0 0-2128 {}}} SUCCS {{259 0 0 0-2130 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2130) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#25 TYPE AND PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-358 LOC {1 0.034615375 64 0.0 64 0.0 66 0.5036969} PREDS {{259 0 0 0-2129 {}} {258 0 0 0-2126 {}}} SUCCS {{258 0 0 0-2135 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2131) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#3.idiv(9:1))(0)#10 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-359 LOC {1 0.034615375 64 0.0 64 0.0 66 0.5036969} PREDS {{258 0 0 0-2103 {}}} SUCCS {{258 0 0 0-2134 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2132) {AREA_SCORE {} NAME COMP_LOOP:asn#32 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-360 LOC {0 1.0 64 0.0 64 0.0 64 0.0 66 0.5036969} PREDS {} SUCCS {{259 0 0 0-2133 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2133) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(0)#1 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-361 LOC {0 1.0 64 0.0 64 0.0 66 0.5036969} PREDS {{259 0 0 0-2132 {}}} SUCCS {{259 0 0 0-2134 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2134) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#26 TYPE AND PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-362 LOC {1 0.034615375 64 0.0 64 0.0 66 0.5036969} PREDS {{259 0 0 0-2133 {}} {258 0 0 0-2131 {}}} SUCCS {{259 0 0 0-2135 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2135) {AREA_SCORE 117.14 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,4) QUANTITY 10 NAME COMP_LOOP:mux1h#4 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-363 LOC {62 0.094375 64 0.9511217999999999 64 0.9511217999999999 64 0.999999942628205 66 0.5525750426282051} PREDS {{259 0 0 0-2134 {}} {258 0 0 0-2130 {}} {258 0 0 0-2125 {}} {258 0 0 0-2120 {}} {258 0 0 0-2116 {}} {258 0 0 0-2114 {}} {258 0 0 0-2112 {}} {258 0 0 0-2110 {}} {258 0 0 0-1818 {}} {258 0 0 0-1817 {}} {258 0 0 0-1816 {}} {258 0 0 0-1815 {}}} SUCCS {{258 0 0 0-2169 {}} {258 0 0 0-2202 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2136) {AREA_SCORE {} NAME VEC_LOOP:j:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-364 LOC {0 1.0 1 0.0 1 0.0 1 0.0 65 0.8013682} PREDS {} SUCCS {{259 0 0 0-2137 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2137) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-365 LOC {0 1.0 1 0.0 1 0.0 65 0.8013682} PREDS {{259 0 0 0-2136 {}}} SUCCS {{258 0 0 0-2141 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2138) {AREA_SCORE {} NAME COMP_LOOP:k:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-366 LOC {0 1.0 1 0.0 1 0.0 1 0.0 65 0.8013682} PREDS {{774 0 0 0-2360 {}}} SUCCS {{259 0 0 0-2139 {}} {130 0 0 0-2228 {}} {256 0 0 0-2360 {}}} CYCLES {}}
set a(0-2139) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#10 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-367 LOC {0 1.0 1 0.0 1 0.0 65 0.8013682} PREDS {{259 0 0 0-2138 {}}} SUCCS {{259 0 0 0-2140 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2140) {AREA_SCORE {} NAME COMP_LOOP:conc#12 TYPE CONCATENATE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-368 LOC {0 1.0 1 0.9478105 1 0.9478105 65 0.8013682} PREDS {{259 0 0 0-2139 {}}} SUCCS {{259 0 0 0-2141 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2141) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add3(10,0,10,0,11,0,11) QUANTITY 4 NAME COMP_LOOP-3:acc#10 TYPE ACCU DELAY {0.84 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-369 LOC {1 0.0 1 0.9478105 1 0.9478105 1 0.9999999407051282 65 0.8535576407051282} PREDS {{259 0 0 0-2140 {}} {258 0 0 0-2137 {}}} SUCCS {{259 0 0 0-2142 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2142) {AREA_SCORE {} NAME COMP_LOOP-3:slc(COMP_LOOP:acc#10)(10-1) TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-370 LOC {1 0.0521895 1 1.0 1 1.0 65 0.8535577} PREDS {{259 0 0 0-2141 {}}} SUCCS {{259 0 0 0-2143 {}} {258 0 0 0-2145 {}} {258 0 0 0-2147 {}} {258 0 0 0-2149 {}} {258 0 0 0-2151 {}} {258 0 0 0-2153 {}} {258 0 0 0-2154 {}} {258 0 0 0-2156 {}} {258 0 0 0-2157 {}} {258 0 0 0-2160 {}} {258 0 0 0-2161 {}} {258 0 0 0-2164 {}} {258 0 0 0-2165 {}} {258 0 0 0-2192 {}} {258 0 0 0-2194 {}} {258 0 0 0-2196 {}} {258 0 0 0-2198 {}} {258 0 0 0-2200 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2143) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(1-0) TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-371 LOC {1 0.0521895 1 1.0 1 1.0 65 0.8535577} PREDS {{259 0 0 0-2142 {}}} SUCCS {{259 0 0 0-2144 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2144) {AREA_SCORE {} NAME COMP_LOOP:switch#5 TYPE SELECT PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-372 LOC {1 0.0521895 1 1.0 1 1.0 65 0.8535577} PREDS {{259 0 0 0-2143 {}}} SUCCS {{146 0 0 0-2145 {}} {146 0 0 0-2146 {}} {146 0 0 0-2147 {}} {146 0 0 0-2148 {}} {146 0 0 0-2149 {}} {146 0 0 0-2150 {}} {146 0 0 0-2151 {}} {146 0 0 0-2152 {}}} CYCLES {}}
set a(0-2145) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(9-2)#2 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-373 LOC {1 0.0521895 64 0.0 64 0.0 65 0.8535577} PREDS {{146 0 0 0-2144 {}} {258 0 0 0-2142 {}}} SUCCS {{259 0 1.173 0-2146 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2146) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#5 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-374 LOC {61 1.0 64 0.9415 64 1.0 65 0.09437493750000003 66 0.09437493750000003} PREDS {{259 0 1.173 0-2145 {}} {146 0 0 0-2144 {}} {258 0 1.173 0-2081 {}} {258 0 1.173 0-2066 {}} {258 0 1.173 0-1945 {}} {258 0 1.173 0-1930 {}} {774 0 1.173 0-2350 {}} {774 0 1.173 0-2335 {}} {774 0 1.173 0-2213 {}} {774 0 1.173 0-2195 {}}} SUCCS {{772 0 0 0-1930 {}} {772 0 0 0-1945 {}} {772 0 0 0-2066 {}} {772 0 0 0-2081 {}} {258 0 0 0-2167 {}} {256 0 0 0-2195 {}} {256 0 0 0-2213 {}} {130 0 0 0-2228 {}} {256 0 0 0-2335 {}} {256 0 0 0-2350 {}}} CYCLES {}}
set a(0-2147) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(9-2)#3 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-375 LOC {1 0.0521895 64 0.0 64 0.0 65 0.8535577} PREDS {{146 0 0 0-2144 {}} {258 0 0 0-2142 {}}} SUCCS {{259 0 1.173 0-2148 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2148) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#5 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-376 LOC {61 1.0 64 0.9415 64 1.0 65 0.09437493750000003 66 0.09437493750000003} PREDS {{259 0 1.173 0-2147 {}} {146 0 0 0-2144 {}} {258 0 1.173 0-2083 {}} {258 0 1.173 0-2068 {}} {258 0 1.173 0-1946 {}} {258 0 1.173 0-1932 {}} {774 0 1.173 0-2352 {}} {774 0 1.173 0-2337 {}} {774 0 1.173 0-2215 {}} {774 0 1.173 0-2197 {}}} SUCCS {{772 0 0 0-1932 {}} {772 0 0 0-1946 {}} {772 0 0 0-2068 {}} {772 0 0 0-2083 {}} {258 0 0 0-2167 {}} {256 0 0 0-2197 {}} {256 0 0 0-2215 {}} {130 0 0 0-2228 {}} {256 0 0 0-2337 {}} {256 0 0 0-2352 {}}} CYCLES {}}
set a(0-2149) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(9-2)#4 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-377 LOC {1 0.0521895 64 0.0 64 0.0 65 0.8535577} PREDS {{146 0 0 0-2144 {}} {258 0 0 0-2142 {}}} SUCCS {{259 0 1.173 0-2150 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2150) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#5 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-378 LOC {61 1.0 64 0.9415 64 1.0 65 0.09437493750000003 66 0.09437493750000003} PREDS {{259 0 1.173 0-2149 {}} {146 0 0 0-2144 {}} {258 0 1.173 0-2085 {}} {258 0 1.173 0-2070 {}} {258 0 1.173 0-1947 {}} {258 0 1.173 0-1934 {}} {774 0 1.173 0-2354 {}} {774 0 1.173 0-2339 {}} {774 0 1.173 0-2217 {}} {774 0 1.173 0-2199 {}}} SUCCS {{772 0 0 0-1934 {}} {772 0 0 0-1947 {}} {772 0 0 0-2070 {}} {772 0 0 0-2085 {}} {258 0 0 0-2167 {}} {256 0 0 0-2199 {}} {256 0 0 0-2217 {}} {130 0 0 0-2228 {}} {256 0 0 0-2339 {}} {256 0 0 0-2354 {}}} CYCLES {}}
set a(0-2151) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(9-2) TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-379 LOC {1 0.0521895 64 0.0 64 0.0 65 0.8535577} PREDS {{146 0 0 0-2144 {}} {258 0 0 0-2142 {}}} SUCCS {{259 0 1.173 0-2152 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2152) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#5 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-380 LOC {61 1.0 64 0.9415 64 1.0 65 0.09437493750000003 66 0.09437493750000003} PREDS {{259 0 1.173 0-2151 {}} {146 0 0 0-2144 {}} {258 0 1.173 0-2087 {}} {258 0 1.173 0-2072 {}} {258 0 1.173 0-1948 {}} {258 0 1.173 0-1936 {}} {774 0 1.173 0-2356 {}} {774 0 1.173 0-2341 {}} {774 0 1.173 0-2219 {}} {774 0 1.173 0-2201 {}}} SUCCS {{772 0 0 0-1936 {}} {772 0 0 0-1948 {}} {772 0 0 0-2072 {}} {772 0 0 0-2087 {}} {258 0 0 0-2167 {}} {256 0 0 0-2201 {}} {256 0 0 0-2219 {}} {130 0 0 0-2228 {}} {256 0 0 0-2341 {}} {256 0 0 0-2356 {}}} CYCLES {}}
set a(0-2153) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(1-0)#4 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-381 LOC {1 0.0521895 65 0.0 65 0.0 66 0.5036969} PREDS {{258 0 0 0-2142 {}}} SUCCS {{258 0 0 0-2155 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2154) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(1-0)#5 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-382 LOC {1 0.0521895 65 0.0 65 0.0 66 0.5036969} PREDS {{258 0 0 0-2142 {}}} SUCCS {{259 0 0 0-2155 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2155) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#9 TYPE NOR PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-383 LOC {1 0.0521895 65 0.0 65 0.0 66 0.5036969} PREDS {{259 0 0 0-2154 {}} {258 0 0 0-2153 {}}} SUCCS {{258 0 0 0-2167 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2156) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(1-0)#6 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-384 LOC {1 0.0521895 65 0.0 65 0.0 66 0.5036969} PREDS {{258 0 0 0-2142 {}}} SUCCS {{258 0 0 0-2159 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2157) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(1-0)#7 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-385 LOC {1 0.0521895 65 0.0 65 0.0 66 0.5036969} PREDS {{258 0 0 0-2142 {}}} SUCCS {{259 0 0 0-2158 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2158) {AREA_SCORE {} NAME COMP_LOOP:not#36 TYPE NOT PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-386 LOC {1 0.0521895 65 0.0 65 0.0 66 0.5036969} PREDS {{259 0 0 0-2157 {}}} SUCCS {{259 0 0 0-2159 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2159) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#27 TYPE AND PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-387 LOC {1 0.0521895 65 0.0 65 0.0 66 0.5036969} PREDS {{259 0 0 0-2158 {}} {258 0 0 0-2156 {}}} SUCCS {{258 0 0 0-2167 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2160) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(1-0)#8 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-388 LOC {1 0.0521895 65 0.0 65 0.0 66 0.5036969} PREDS {{258 0 0 0-2142 {}}} SUCCS {{258 0 0 0-2163 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2161) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(1-0)#9 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-389 LOC {1 0.0521895 65 0.0 65 0.0 66 0.5036969} PREDS {{258 0 0 0-2142 {}}} SUCCS {{259 0 0 0-2162 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2162) {AREA_SCORE {} NAME COMP_LOOP:not#37 TYPE NOT PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-390 LOC {1 0.0521895 65 0.0 65 0.0 66 0.5036969} PREDS {{259 0 0 0-2161 {}}} SUCCS {{259 0 0 0-2163 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2163) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#28 TYPE AND PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-391 LOC {1 0.0521895 65 0.0 65 0.0 66 0.5036969} PREDS {{259 0 0 0-2162 {}} {258 0 0 0-2160 {}}} SUCCS {{258 0 0 0-2167 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2164) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(1-0)#10 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-392 LOC {1 0.0521895 65 0.0 65 0.0 66 0.5036969} PREDS {{258 0 0 0-2142 {}}} SUCCS {{258 0 0 0-2166 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2165) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(1-0)#11 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-393 LOC {1 0.0521895 65 0.0 65 0.0 66 0.5036969} PREDS {{258 0 0 0-2142 {}}} SUCCS {{259 0 0 0-2166 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2166) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#29 TYPE AND PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-394 LOC {1 0.0521895 65 0.0 65 0.0 66 0.5036969} PREDS {{259 0 0 0-2165 {}} {258 0 0 0-2164 {}}} SUCCS {{259 0 0 0-2167 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2167) {AREA_SCORE 117.14 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,4) QUANTITY 10 NAME COMP_LOOP:mux1h#5 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-395 LOC {62 0.094375 65 0.5036969 65 0.5036969 65 0.5525750426282051 66 0.5525750426282051} PREDS {{259 0 0 0-2166 {}} {258 0 0 0-2163 {}} {258 0 0 0-2159 {}} {258 0 0 0-2155 {}} {258 0 0 0-2152 {}} {258 0 0 0-2150 {}} {258 0 0 0-2148 {}} {258 0 0 0-2146 {}} {258 0 0 0-1814 {}} {258 0 0 0-1813 {}} {258 0 0 0-1812 {}} {258 0 0 0-1811 {}}} SUCCS {{259 0 0 0-2168 {}} {258 0 0 0-2202 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2168) {AREA_SCORE {} NAME COMP_LOOP-3:factor2:not TYPE NOT PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-396 LOC {62 0.1432532 65 0.5525751 65 0.5525751 66 0.5525751} PREDS {{259 0 0 0-2167 {}}} SUCCS {{259 0 0 0-2169 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2169) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 8 NAME COMP_LOOP-3:acc#6 TYPE ACCU DELAY {0.77 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-397 LOC {62 0.1432532 65 0.5525751 65 0.5525751 65 0.6009624573717949 66 0.6009624573717949} PREDS {{259 0 0 0-2168 {}} {258 0 0 0-2135 {}}} SUCCS {{259 0 0 0-2170 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2170) {AREA_SCORE {} NAME COMP_LOOP-3:modulo.base TYPE {C-CORE PORT} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-398 LOC {62 0.1916406 65 0.6009625 65 0.6009625 66 0.6009625} PREDS {{259 0 0 0-2169 {}} {128 0 0 0-2172 {}}} SUCCS {{258 0 0 0-2172 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2171) {AREA_SCORE {} NAME COMP_LOOP-3:modulo.m TYPE {C-CORE PORT} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-399 LOC {62 0.0 65 0.6009625 65 0.6009625 66 0.6009625} PREDS {{128 0 0 0-2172 {}}} SUCCS {{259 0 0 0-2172 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2172) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_7c916ad59326b02df02b1a80099f3e2761bb() QUANTITY 1 MULTICYCLE modulo_7c916ad59326b02df02b1a80099f3e2761bb() MINCLKPRD 14.34 NAME COMP_LOOP-3:modulo() TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-400 LOC {62 1.0 65 0.681 65 1.0 78 0.0064061875000001045 79 0.0064061875000001045} PREDS {{259 0 0 0-2171 {}} {258 0 0 0-2170 {}}} SUCCS {{128 0 0 0-2170 {}} {128 0 0 0-2171 {}} {259 0 0 0-2173 {}}} CYCLES {}}
set a(0-2173) {AREA_SCORE {} NAME COMP_LOOP-3:modulo.return TYPE {C-CORE PORT} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-401 LOC {75 0.006406225 78 0.21615332499999998 78 0.21615332499999998 79 0.21615332499999998} PREDS {{259 0 0 0-2172 {}}} SUCCS {{258 0 0 0-2187 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2174) {AREA_SCORE 9.60 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_shift_l(1,0,4,11) QUANTITY 1 NAME COMP_LOOP-3:tmp:lshift TYPE SHIFTLEFT DELAY {0.27 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-402 LOC {1 0.015625 1 0.199526725 1 0.199526725 1 0.21615326506410254 78 0.09415006506410256} PREDS {{258 0 0 0-1916 {}}} SUCCS {{258 0 0 0-2178 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2175) {AREA_SCORE {} NAME COMP_LOOP:k:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-403 LOC {0 1.0 1 0.0 1 0.0 1 0.0 78 0.094150125} PREDS {{774 0 0 0-2360 {}}} SUCCS {{259 0 0 0-2176 {}} {130 0 0 0-2228 {}} {256 0 0 0-2360 {}}} CYCLES {}}
set a(0-2176) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#11 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-404 LOC {0 1.0 1 0.0 1 0.0 78 0.094150125} PREDS {{259 0 0 0-2175 {}}} SUCCS {{259 0 0 0-2177 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2177) {AREA_SCORE {} NAME COMP_LOOP:tmp:conc#2 TYPE CONCATENATE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-405 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 78 0.094150125} PREDS {{259 0 0 0-2176 {}}} SUCCS {{259 0 0 0-2178 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2178) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-3:tmp:mul TYPE MUL DELAY {12.54 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-406 LOC {1 0.0322516 1 0.21615332499999998 1 0.21615332499999998 1 0.9999999388496399 78 0.8779967388496399} PREDS {{259 0 0 0-2177 {}} {258 0 0 0-2174 {}}} SUCCS {{259 0 0 0-2179 {}} {258 0 0 0-2181 {}} {258 0 0 0-2183 {}} {258 0 0 0-2185 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2179) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-3:tmp:mul.idiv)(0)#2 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-407 LOC {1 0.816098275 1 1.0 1 1.0 78 0.8779967999999999} PREDS {{259 0 0 0-2178 {}}} SUCCS {{259 0 0 0-2180 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2180) {AREA_SCORE {} NAME COMP_LOOP:tmp:switch#2 TYPE SELECT PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-408 LOC {1 0.816098275 1 1.0 1 1.0 78 0.8779967999999999} PREDS {{259 0 0 0-2179 {}}} SUCCS {{146 0 0 0-2181 {}} {146 0 0 0-2182 {}} {146 0 0 0-2183 {}} {146 0 0 0-2184 {}}} CYCLES {}}
set a(0-2181) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-3:tmp:mul.idiv)(8-1)#1 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-409 LOC {1 0.816098275 3 0.0 3 0.0 78 0.8779967999999999} PREDS {{146 0 0 0-2180 {}} {258 0 0 0-2178 {}}} SUCCS {{259 0 0.782 0-2182 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2182) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(13,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:tmp:read_mem(twiddle:rsc(0)(0).@)#2 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-410 LOC {1 1.0 3 0.9415 3 1.0 4 0.09437493750000003 79 0.09437493750000003} PREDS {{259 0 0.782 0-2181 {}} {146 0 0 0-2180 {}}} SUCCS {{258 0 0 0-2186 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2183) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-3:tmp:mul.idiv)(8-1)#3 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-411 LOC {1 0.816098275 3 0.0 3 0.0 78 0.88813995} PREDS {{146 0 0 0-2180 {}} {258 0 0 0-2178 {}}} SUCCS {{259 0 0.620 0-2184 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2184) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(15,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:tmp:read_mem(twiddle:rsc(0)(2).@)#2 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-412 LOC {1 1.0 3 0.9415 3 1.0 4 0.09437493750000003 79 0.09437493750000003} PREDS {{259 0 0.620 0-2183 {}} {146 0 0 0-2180 {}}} SUCCS {{258 0 0 0-2186 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2185) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-3:tmp:mul.idiv)(0) TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-413 LOC {1 0.816098275 3 0.0 3 0.0 79 0.182900125} PREDS {{258 0 0 0-2178 {}}} SUCCS {{259 0 0 0-2186 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2186) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux(64,1,2) QUANTITY 1 NAME COMP_LOOP:tmp:mux TYPE MUX DELAY {0.53 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-414 LOC {2 0.094375 4 0.9667467999999999 4 0.9667467999999999 4 0.999999942628205 79 0.21615326762820514} PREDS {{259 0 0 0-2185 {}} {258 0 0 0-2184 {}} {258 0 0 0-2182 {}} {258 0 0 0-1810 {}} {258 0 0 0-1809 {}}} SUCCS {{259 0 0 0-2187 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2187) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-3:mul TYPE MUL DELAY {12.54 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-415 LOC {75 0.006406225 78 0.21615332499999998 78 0.21615332499999998 78 0.9999999388496399 79 0.9999999388496399} PREDS {{259 0 0 0-2186 {}} {258 0 0 0-2173 {}}} SUCCS {{259 0 0 0-2188 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2188) {AREA_SCORE {} NAME COMP_LOOP-3:modulo.base#1 TYPE {C-CORE PORT} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-416 LOC {76 0.0 79 0.6009625 79 0.6009625 80 0.6009625} PREDS {{259 0 0 0-2187 {}} {128 0 0 0-2190 {}}} SUCCS {{258 0 0 0-2190 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2189) {AREA_SCORE {} NAME COMP_LOOP-3:modulo.m#1 TYPE {C-CORE PORT} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-417 LOC {76 0.0 79 0.6009625 79 0.6009625 80 0.6009625} PREDS {{128 0 0 0-2190 {}}} SUCCS {{259 0 0 0-2190 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2190) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_7c916ad59326b02df02b1a80099f3e2761bb() QUANTITY 1 MULTICYCLE modulo_7c916ad59326b02df02b1a80099f3e2761bb() MINCLKPRD 14.34 NAME COMP_LOOP-3:modulo()#1 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-418 LOC {76 1.0 79 0.681 79 1.0 92 0.0064061875000001045 93 0.0064061875000001045} PREDS {{259 0 0 0-2189 {}} {258 0 0 0-2188 {}}} SUCCS {{128 0 0 0-2188 {}} {128 0 0 0-2189 {}} {259 0 0 0-2191 {}}} CYCLES {}}
set a(0-2191) {AREA_SCORE {} NAME COMP_LOOP-3:modulo.return#1 TYPE {C-CORE PORT} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-419 LOC {89 0.006406225 92 0.8535577 92 0.8535577 93 0.8535577} PREDS {{259 0 0 0-2190 {}}} SUCCS {{258 0 1.173 0-2195 {}} {258 0 1.173 0-2197 {}} {258 0 1.173 0-2199 {}} {258 0 1.173 0-2201 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2192) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(1-0)#1 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-420 LOC {1 0.0521895 1 1.0 1 1.0 93 0.8535577} PREDS {{258 0 0 0-2142 {}}} SUCCS {{259 0 0 0-2193 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2193) {AREA_SCORE {} NAME COMP_LOOP:switch#12 TYPE SELECT PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-421 LOC {1 0.0521895 1 1.0 1 1.0 93 0.8535577} PREDS {{259 0 0 0-2192 {}}} SUCCS {{146 0 0 0-2194 {}} {130 0 0 0-2195 {}} {146 0 0 0-2196 {}} {130 0 0 0-2197 {}} {146 0 0 0-2198 {}} {130 0 0 0-2199 {}} {146 0 0 0-2200 {}} {130 0 0 0-2201 {}}} CYCLES {}}
set a(0-2194) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(9-2)#5 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-422 LOC {1 0.0521895 92 0.0 92 0.0 93 0.8535577} PREDS {{146 0 0 0-2193 {}} {258 0 0 0-2142 {}}} SUCCS {{259 0 1.173 0-2195 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2195) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-423 LOC {89 1.0 92 0.9415 92 1.0 93 0.006249937500000025 94 0.006249937500000025} PREDS {{774 0 0 0-2195 {}} {259 0 1.173 0-2194 {}} {130 0 0 0-2193 {}} {258 0 1.173 0-2191 {}} {256 0 0 0-2146 {}} {256 0 0 0-2110 {}} {128 0 0 0-2097 {}} {258 0 0 0-2081 {}} {258 0 0 0-2066 {}} {256 0 0 0-2000 {}} {256 0 0 0-1968 {}} {258 0 0 0-1945 {}} {258 0 0 0-1930 {}} {256 0 0 0-1886 {}} {256 0 0 0-1849 {}} {774 0 0 0-2350 {}} {774 0 0 0-2335 {}} {772 0 0 0-2270 {}} {772 0 0 0-2238 {}} {774 0 0 0-2213 {}}} SUCCS {{774 0 1.173 0-1849 {}} {774 0 1.173 0-1886 {}} {774 0 0 0-1930 {}} {774 0 0 0-1945 {}} {774 0 1.173 0-1968 {}} {774 0 1.173 0-2000 {}} {774 0 0 0-2066 {}} {774 0 0 0-2081 {}} {774 0 1.173 0-2110 {}} {774 0 1.173 0-2146 {}} {774 0 0 0-2195 {}} {258 0 0 0-2213 {}} {130 0 0 0-2228 {}} {258 0 1.173 0-2238 {}} {258 0 1.173 0-2270 {}} {258 0 0 0-2335 {}} {258 0 0 0-2350 {}}} CYCLES {}}
set a(0-2196) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(9-2)#6 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-424 LOC {1 0.0521895 92 0.0 92 0.0 93 0.8535577} PREDS {{146 0 0 0-2193 {}} {258 0 0 0-2142 {}}} SUCCS {{259 0 1.173 0-2197 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2197) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-425 LOC {89 1.0 92 0.9415 92 1.0 93 0.006249937500000025 94 0.006249937500000025} PREDS {{774 0 0 0-2197 {}} {259 0 1.173 0-2196 {}} {130 0 0 0-2193 {}} {258 0 1.173 0-2191 {}} {256 0 0 0-2148 {}} {256 0 0 0-2112 {}} {128 0 0 0-2097 {}} {258 0 0 0-2083 {}} {258 0 0 0-2068 {}} {256 0 0 0-2002 {}} {256 0 0 0-1970 {}} {258 0 0 0-1946 {}} {258 0 0 0-1932 {}} {256 0 0 0-1888 {}} {256 0 0 0-1850 {}} {774 0 0 0-2352 {}} {774 0 0 0-2337 {}} {772 0 0 0-2272 {}} {772 0 0 0-2240 {}} {774 0 0 0-2215 {}}} SUCCS {{774 0 1.173 0-1850 {}} {774 0 1.173 0-1888 {}} {774 0 0 0-1932 {}} {774 0 0 0-1946 {}} {774 0 1.173 0-1970 {}} {774 0 1.173 0-2002 {}} {774 0 0 0-2068 {}} {774 0 0 0-2083 {}} {774 0 1.173 0-2112 {}} {774 0 1.173 0-2148 {}} {774 0 0 0-2197 {}} {258 0 0 0-2215 {}} {130 0 0 0-2228 {}} {258 0 1.173 0-2240 {}} {258 0 1.173 0-2272 {}} {258 0 0 0-2337 {}} {258 0 0 0-2352 {}}} CYCLES {}}
set a(0-2198) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(9-2)#7 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-426 LOC {1 0.0521895 92 0.0 92 0.0 93 0.8535577} PREDS {{146 0 0 0-2193 {}} {258 0 0 0-2142 {}}} SUCCS {{259 0 1.173 0-2199 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2199) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-427 LOC {89 1.0 92 0.9415 92 1.0 93 0.006249937500000025 94 0.006249937500000025} PREDS {{774 0 0 0-2199 {}} {259 0 1.173 0-2198 {}} {130 0 0 0-2193 {}} {258 0 1.173 0-2191 {}} {256 0 0 0-2150 {}} {256 0 0 0-2114 {}} {128 0 0 0-2097 {}} {258 0 0 0-2085 {}} {258 0 0 0-2070 {}} {256 0 0 0-2004 {}} {256 0 0 0-1972 {}} {258 0 0 0-1947 {}} {258 0 0 0-1934 {}} {256 0 0 0-1890 {}} {256 0 0 0-1851 {}} {774 0 0 0-2354 {}} {774 0 0 0-2339 {}} {772 0 0 0-2274 {}} {772 0 0 0-2242 {}} {774 0 0 0-2217 {}}} SUCCS {{774 0 1.173 0-1851 {}} {774 0 1.173 0-1890 {}} {774 0 0 0-1934 {}} {774 0 0 0-1947 {}} {774 0 1.173 0-1972 {}} {774 0 1.173 0-2004 {}} {774 0 0 0-2070 {}} {774 0 0 0-2085 {}} {774 0 1.173 0-2114 {}} {774 0 1.173 0-2150 {}} {774 0 0 0-2199 {}} {258 0 0 0-2217 {}} {130 0 0 0-2228 {}} {258 0 1.173 0-2242 {}} {258 0 1.173 0-2274 {}} {258 0 0 0-2339 {}} {258 0 0 0-2354 {}}} CYCLES {}}
set a(0-2200) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(9-2)#1 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-428 LOC {1 0.0521895 92 0.0 92 0.0 93 0.8535577} PREDS {{146 0 0 0-2193 {}} {258 0 0 0-2142 {}}} SUCCS {{259 0 1.173 0-2201 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2201) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-429 LOC {89 1.0 92 0.9415 92 1.0 93 0.006249937500000025 94 0.006249937500000025} PREDS {{774 0 0 0-2201 {}} {259 0 1.173 0-2200 {}} {130 0 0 0-2193 {}} {258 0 1.173 0-2191 {}} {256 0 0 0-2152 {}} {256 0 0 0-2116 {}} {128 0 0 0-2097 {}} {258 0 0 0-2087 {}} {258 0 0 0-2072 {}} {256 0 0 0-2006 {}} {256 0 0 0-1974 {}} {258 0 0 0-1948 {}} {258 0 0 0-1936 {}} {256 0 0 0-1892 {}} {256 0 0 0-1852 {}} {774 0 0 0-2356 {}} {774 0 0 0-2341 {}} {772 0 0 0-2276 {}} {772 0 0 0-2244 {}} {774 0 0 0-2219 {}}} SUCCS {{774 0 1.173 0-1852 {}} {774 0 1.173 0-1892 {}} {774 0 0 0-1936 {}} {774 0 0 0-1948 {}} {774 0 1.173 0-1974 {}} {774 0 1.173 0-2006 {}} {774 0 0 0-2072 {}} {774 0 0 0-2087 {}} {774 0 1.173 0-2116 {}} {774 0 1.173 0-2152 {}} {774 0 0 0-2201 {}} {258 0 0 0-2219 {}} {130 0 0 0-2228 {}} {258 0 1.173 0-2244 {}} {258 0 1.173 0-2276 {}} {258 0 0 0-2341 {}} {258 0 0 0-2356 {}}} CYCLES {}}
set a(0-2202) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 8 NAME COMP_LOOP-3:acc#8 TYPE ACCU DELAY {0.77 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-430 LOC {62 0.1432532 65 0.9516125999999999 65 0.9516125999999999 65 0.9999999573717948 81 0.6009624573717949} PREDS {{258 0 0 0-2167 {}} {258 0 0 0-2135 {}}} SUCCS {{259 0 0 0-2203 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2203) {AREA_SCORE {} NAME COMP_LOOP-3:modulo.base#2 TYPE {C-CORE PORT} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-431 LOC {62 0.1916406 66 0.6009625 66 0.6009625 81 0.6009625} PREDS {{259 0 0 0-2202 {}} {128 0 0 0-2205 {}}} SUCCS {{258 0 0 0-2205 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2204) {AREA_SCORE {} NAME COMP_LOOP-3:modulo.m#2 TYPE {C-CORE PORT} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-432 LOC {62 0.0 66 0.6009625 66 0.6009625 81 0.6009625} PREDS {{128 0 0 0-2205 {}}} SUCCS {{259 0 0 0-2205 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2205) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_7c916ad59326b02df02b1a80099f3e2761bb() QUANTITY 1 MULTICYCLE modulo_7c916ad59326b02df02b1a80099f3e2761bb() MINCLKPRD 14.34 NAME COMP_LOOP-3:modulo()#2 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-433 LOC {62 1.0 66 0.681 66 1.0 79 0.0064061875000001045 94 0.0064061875000001045} PREDS {{259 0 0 0-2204 {}} {258 0 0 0-2203 {}}} SUCCS {{128 0 0 0-2203 {}} {128 0 0 0-2204 {}} {259 0 0 0-2206 {}}} CYCLES {}}
set a(0-2206) {AREA_SCORE {} NAME COMP_LOOP-3:modulo.return#2 TYPE {C-CORE PORT} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-434 LOC {75 0.006406225 79 1.0 79 1.0 94 0.8535577} PREDS {{259 0 0 0-2205 {}}} SUCCS {{258 0 1.173 0-2213 {}} {258 0 1.173 0-2215 {}} {258 0 1.173 0-2217 {}} {258 0 1.173 0-2219 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2207) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#1.idiv(9:1))(0) TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-435 LOC {1 0.034615375 1 1.0 1 1.0 94 0.8535577} PREDS {{258 0 0 0-2103 {}}} SUCCS {{258 0 0 0-2210 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2208) {AREA_SCORE {} NAME COMP_LOOP:asn#33 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-436 LOC {0 1.0 1 0.0 1 0.0 1 0.0 94 0.8535577} PREDS {} SUCCS {{259 0 0 0-2209 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2209) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(0) TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-437 LOC {0 1.0 1 0.0 1 0.0 94 0.8535577} PREDS {{259 0 0 0-2208 {}}} SUCCS {{259 0 0 0-2210 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2210) {AREA_SCORE {} NAME COMP_LOOP:conc#35 TYPE CONCATENATE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-438 LOC {1 0.034615375 1 1.0 1 1.0 94 0.8535577} PREDS {{259 0 0 0-2209 {}} {258 0 0 0-2207 {}}} SUCCS {{259 0 0 0-2211 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2211) {AREA_SCORE {} NAME COMP_LOOP:switch#13 TYPE SELECT PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-439 LOC {1 0.034615375 1 1.0 1 1.0 94 0.8535577} PREDS {{259 0 0 0-2210 {}}} SUCCS {{146 0 0 0-2212 {}} {130 0 0 0-2213 {}} {146 0 0 0-2214 {}} {130 0 0 0-2215 {}} {146 0 0 0-2216 {}} {130 0 0 0-2217 {}} {146 0 0 0-2218 {}} {130 0 0 0-2219 {}}} CYCLES {}}
set a(0-2212) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#11.psp)(8-1)#5 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-440 LOC {1 0.034615375 93 0.0 93 0.0 94 0.8535577} PREDS {{146 0 0 0-2211 {}} {258 0 0 0-2103 {}}} SUCCS {{259 0 1.173 0-2213 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2213) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-441 LOC {90 1.0 93 0.9415 93 1.0 94 0.006249937500000025 95 0.006249937500000025} PREDS {{774 0 0 0-2213 {}} {259 0 1.173 0-2212 {}} {130 0 0 0-2211 {}} {258 0 1.173 0-2206 {}} {258 0 0 0-2195 {}} {256 0 0 0-2146 {}} {256 0 0 0-2110 {}} {128 0 0 0-2097 {}} {258 0 0 0-2081 {}} {258 0 0 0-2066 {}} {256 0 0 0-2000 {}} {256 0 0 0-1968 {}} {258 0 0 0-1945 {}} {258 0 0 0-1930 {}} {256 0 0 0-1886 {}} {256 0 0 0-1849 {}} {774 0 0 0-2350 {}} {774 0 0 0-2335 {}} {772 0 0 0-2270 {}} {772 0 0 0-2238 {}}} SUCCS {{774 0 1.173 0-1849 {}} {774 0 1.173 0-1886 {}} {774 0 0 0-1930 {}} {774 0 0 0-1945 {}} {774 0 1.173 0-1968 {}} {774 0 1.173 0-2000 {}} {774 0 0 0-2066 {}} {774 0 0 0-2081 {}} {774 0 1.173 0-2110 {}} {774 0 1.173 0-2146 {}} {774 0 0 0-2195 {}} {774 0 0 0-2213 {}} {130 0 0 0-2228 {}} {258 0 1.173 0-2238 {}} {258 0 1.173 0-2270 {}} {258 0 0 0-2335 {}} {258 0 0 0-2350 {}}} CYCLES {}}
set a(0-2214) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#11.psp)(8-1)#6 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-442 LOC {1 0.034615375 93 0.0 93 0.0 94 0.8535577} PREDS {{146 0 0 0-2211 {}} {258 0 0 0-2103 {}}} SUCCS {{259 0 1.173 0-2215 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2215) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-443 LOC {90 1.0 93 0.9415 93 1.0 94 0.006249937500000025 95 0.006249937500000025} PREDS {{774 0 0 0-2215 {}} {259 0 1.173 0-2214 {}} {130 0 0 0-2211 {}} {258 0 1.173 0-2206 {}} {258 0 0 0-2197 {}} {256 0 0 0-2148 {}} {256 0 0 0-2112 {}} {128 0 0 0-2097 {}} {258 0 0 0-2083 {}} {258 0 0 0-2068 {}} {256 0 0 0-2002 {}} {256 0 0 0-1970 {}} {258 0 0 0-1946 {}} {258 0 0 0-1932 {}} {256 0 0 0-1888 {}} {256 0 0 0-1850 {}} {774 0 0 0-2352 {}} {774 0 0 0-2337 {}} {772 0 0 0-2272 {}} {772 0 0 0-2240 {}}} SUCCS {{774 0 1.173 0-1850 {}} {774 0 1.173 0-1888 {}} {774 0 0 0-1932 {}} {774 0 0 0-1946 {}} {774 0 1.173 0-1970 {}} {774 0 1.173 0-2002 {}} {774 0 0 0-2068 {}} {774 0 0 0-2083 {}} {774 0 1.173 0-2112 {}} {774 0 1.173 0-2148 {}} {774 0 0 0-2197 {}} {774 0 0 0-2215 {}} {130 0 0 0-2228 {}} {258 0 1.173 0-2240 {}} {258 0 1.173 0-2272 {}} {258 0 0 0-2337 {}} {258 0 0 0-2352 {}}} CYCLES {}}
set a(0-2216) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#11.psp)(8-1)#7 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-444 LOC {1 0.034615375 93 0.0 93 0.0 94 0.8535577} PREDS {{146 0 0 0-2211 {}} {258 0 0 0-2103 {}}} SUCCS {{259 0 1.173 0-2217 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2217) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-445 LOC {90 1.0 93 0.9415 93 1.0 94 0.006249937500000025 95 0.006249937500000025} PREDS {{774 0 0 0-2217 {}} {259 0 1.173 0-2216 {}} {130 0 0 0-2211 {}} {258 0 1.173 0-2206 {}} {258 0 0 0-2199 {}} {256 0 0 0-2150 {}} {256 0 0 0-2114 {}} {128 0 0 0-2097 {}} {258 0 0 0-2085 {}} {258 0 0 0-2070 {}} {256 0 0 0-2004 {}} {256 0 0 0-1972 {}} {258 0 0 0-1947 {}} {258 0 0 0-1934 {}} {256 0 0 0-1890 {}} {256 0 0 0-1851 {}} {774 0 0 0-2354 {}} {774 0 0 0-2339 {}} {772 0 0 0-2274 {}} {772 0 0 0-2242 {}}} SUCCS {{774 0 1.173 0-1851 {}} {774 0 1.173 0-1890 {}} {774 0 0 0-1934 {}} {774 0 0 0-1947 {}} {774 0 1.173 0-1972 {}} {774 0 1.173 0-2004 {}} {774 0 0 0-2070 {}} {774 0 0 0-2085 {}} {774 0 1.173 0-2114 {}} {774 0 1.173 0-2150 {}} {774 0 0 0-2199 {}} {774 0 0 0-2217 {}} {130 0 0 0-2228 {}} {258 0 1.173 0-2242 {}} {258 0 1.173 0-2274 {}} {258 0 0 0-2339 {}} {258 0 0 0-2354 {}}} CYCLES {}}
set a(0-2218) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#11.psp)(8-1)#1 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-446 LOC {1 0.034615375 93 0.0 93 0.0 94 0.8535577} PREDS {{146 0 0 0-2211 {}} {258 0 0 0-2103 {}}} SUCCS {{259 0 1.173 0-2219 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2219) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-447 LOC {90 1.0 93 0.9415 93 1.0 94 0.006249937500000025 95 0.006249937500000025} PREDS {{774 0 0 0-2219 {}} {259 0 1.173 0-2218 {}} {130 0 0 0-2211 {}} {258 0 1.173 0-2206 {}} {258 0 0 0-2201 {}} {256 0 0 0-2152 {}} {256 0 0 0-2116 {}} {128 0 0 0-2097 {}} {258 0 0 0-2087 {}} {258 0 0 0-2072 {}} {256 0 0 0-2006 {}} {256 0 0 0-1974 {}} {258 0 0 0-1948 {}} {258 0 0 0-1936 {}} {256 0 0 0-1892 {}} {256 0 0 0-1852 {}} {774 0 0 0-2356 {}} {774 0 0 0-2341 {}} {772 0 0 0-2276 {}} {772 0 0 0-2244 {}}} SUCCS {{774 0 1.173 0-1852 {}} {774 0 1.173 0-1892 {}} {774 0 0 0-1936 {}} {774 0 0 0-1948 {}} {774 0 1.173 0-1974 {}} {774 0 1.173 0-2006 {}} {774 0 0 0-2072 {}} {774 0 0 0-2087 {}} {774 0 1.173 0-2116 {}} {774 0 1.173 0-2152 {}} {774 0 0 0-2201 {}} {774 0 0 0-2219 {}} {130 0 0 0-2228 {}} {258 0 1.173 0-2244 {}} {258 0 1.173 0-2276 {}} {258 0 0 0-2341 {}} {258 0 0 0-2356 {}}} CYCLES {}}
set a(0-2220) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(10-3) TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-448 LOC {0 1.0 1 0.965384625 1 0.965384625 123 0.965384625} PREDS {} SUCCS {{259 0 0 0-2221 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2221) {AREA_SCORE {} NAME COMP_LOOP-4:not#3 TYPE NOT PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-449 LOC {0 1.0 1 0.965384625 1 0.965384625 123 0.965384625} PREDS {{259 0 0 0-2220 {}}} SUCCS {{259 0 0 0-2222 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2222) {AREA_SCORE {} NAME COMP_LOOP-4:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-450 LOC {0 1.0 1 0.965384625 1 0.965384625 123 0.965384625} PREDS {{259 0 0 0-2221 {}}} SUCCS {{258 0 0 0-2225 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2223) {AREA_SCORE {} NAME COMP_LOOP:k:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-451 LOC {0 1.0 1 0.0 1 0.0 1 0.0 123 0.965384625} PREDS {{774 0 0 0-2360 {}}} SUCCS {{259 0 0 0-2224 {}} {130 0 0 0-2228 {}} {256 0 0 0-2360 {}}} CYCLES {}}
set a(0-2224) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#12 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-452 LOC {0 1.0 1 0.0 1 0.0 123 0.965384625} PREDS {{259 0 0 0-2223 {}}} SUCCS {{259 0 0 0-2225 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2225) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 2 NAME COMP_LOOP:acc#12 TYPE ACCU DELAY {0.55 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-453 LOC {1 0.0 1 0.965384625 1 0.965384625 1 0.9999999471153846 123 0.9999999471153846} PREDS {{259 0 0 0-2224 {}} {258 0 0 0-2222 {}}} SUCCS {{259 0 0 0-2226 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2226) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#12)(8) TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-454 LOC {1 0.034615375 1 1.0 1 1.0 123 1.0} PREDS {{259 0 0 0-2225 {}}} SUCCS {{259 0 0 0-2227 {}} {130 0 0 0-2228 {}}} CYCLES {}}
set a(0-2227) {AREA_SCORE {} NAME COMP_LOOP-4:not TYPE NOT PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-455 LOC {1 0.034615375 94 1.0 94 1.0 123 1.0} PREDS {{259 0 0 0-2226 {}}} SUCCS {{259 0 0 0-2228 {}}} CYCLES {}}
set a(0-2228) {AREA_SCORE {} NAME COMP_LOOP-4:break(COMP_LOOP) TYPE TERMINATE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-456 LOC {91 0.0062499999999999995 94 1.0 94 1.0 123 1.0} PREDS {{259 0 0 0-2227 {}} {130 0 0 0-2226 {}} {130 0 0 0-2225 {}} {130 0 0 0-2224 {}} {130 0 0 0-2223 {}} {130 0 0 0-2222 {}} {130 0 0 0-2221 {}} {130 0 0 0-2220 {}} {130 0 0 0-2219 {}} {130 0 0 0-2218 {}} {130 0 0 0-2217 {}} {130 0 0 0-2216 {}} {130 0 0 0-2215 {}} {130 0 0 0-2214 {}} {130 0 0 0-2213 {}} {130 0 0 0-2212 {}} {130 0 0 0-2210 {}} {130 0 0 0-2209 {}} {130 0 0 0-2208 {}} {130 0 0 0-2207 {}} {130 0 0 0-2206 {}} {130 0 0 0-2204 {}} {130 0 0 0-2203 {}} {130 0 0 0-2202 {}} {130 0 0 0-2201 {}} {130 0 0 0-2200 {}} {130 0 0 0-2199 {}} {130 0 0 0-2198 {}} {130 0 0 0-2197 {}} {130 0 0 0-2196 {}} {130 0 0 0-2195 {}} {130 0 0 0-2194 {}} {130 0 0 0-2192 {}} {130 0 0 0-2191 {}} {130 0 0 0-2189 {}} {130 0 0 0-2188 {}} {130 0 0 0-2187 {}} {130 0 0 0-2186 {}} {130 0 0 0-2185 {}} {130 0 0 0-2184 {}} {130 0 0 0-2183 {}} {130 0 0 0-2182 {}} {130 0 0 0-2181 {}} {130 0 0 0-2179 {}} {130 0 0 0-2178 {}} {130 0 0 0-2177 {}} {130 0 0 0-2176 {}} {130 0 0 0-2175 {}} {130 0 0 0-2174 {}} {130 0 0 0-2173 {}} {130 0 0 0-2171 {}} {130 0 0 0-2170 {}} {130 0 0 0-2169 {}} {130 0 0 0-2168 {}} {130 0 0 0-2167 {}} {130 0 0 0-2166 {}} {130 0 0 0-2165 {}} {130 0 0 0-2164 {}} {130 0 0 0-2163 {}} {130 0 0 0-2162 {}} {130 0 0 0-2161 {}} {130 0 0 0-2160 {}} {130 0 0 0-2159 {}} {130 0 0 0-2158 {}} {130 0 0 0-2157 {}} {130 0 0 0-2156 {}} {130 0 0 0-2155 {}} {130 0 0 0-2154 {}} {130 0 0 0-2153 {}} {130 0 0 0-2152 {}} {130 0 0 0-2151 {}} {130 0 0 0-2150 {}} {130 0 0 0-2149 {}} {130 0 0 0-2148 {}} {130 0 0 0-2147 {}} {130 0 0 0-2146 {}} {130 0 0 0-2145 {}} {130 0 0 0-2143 {}} {130 0 0 0-2142 {}} {130 0 0 0-2141 {}} {130 0 0 0-2140 {}} {130 0 0 0-2139 {}} {130 0 0 0-2138 {}} {130 0 0 0-2137 {}} {130 0 0 0-2136 {}} {130 0 0 0-2135 {}} {130 0 0 0-2134 {}} {130 0 0 0-2133 {}} {130 0 0 0-2132 {}} {130 0 0 0-2131 {}} {130 0 0 0-2130 {}} {130 0 0 0-2129 {}} {130 0 0 0-2128 {}} {130 0 0 0-2127 {}} {130 0 0 0-2126 {}} {130 0 0 0-2125 {}} {130 0 0 0-2124 {}} {130 0 0 0-2123 {}} {130 0 0 0-2122 {}} {130 0 0 0-2121 {}} {130 0 0 0-2120 {}} {130 0 0 0-2119 {}} {130 0 0 0-2118 {}} {130 0 0 0-2117 {}} {130 0 0 0-2116 {}} {130 0 0 0-2115 {}} {130 0 0 0-2114 {}} {130 0 0 0-2113 {}} {130 0 0 0-2112 {}} {130 0 0 0-2111 {}} {130 0 0 0-2110 {}} {130 0 0 0-2109 {}} {130 0 0 0-2107 {}} {130 0 0 0-2106 {}} {130 0 0 0-2105 {}} {130 0 0 0-2104 {}} {130 0 0 0-2103 {}} {130 0 0 0-2102 {}} {130 0 0 0-2101 {}} {130 0 0 0-2100 {}} {130 0 0 0-2099 {}} {130 0 0 0-2098 {}} {128 0 0 0-2097 {}}} SUCCS {{128 0 0 0-2335 {}} {128 0 0 0-2337 {}} {128 0 0 0-2339 {}} {128 0 0 0-2341 {}} {128 0 0 0-2350 {}} {128 0 0 0-2352 {}} {128 0 0 0-2354 {}} {128 0 0 0-2356 {}} {128 0 0 0-2360 {}} {128 0 0 0-2368 {}}} CYCLES {}}
set a(0-2229) {AREA_SCORE {} NAME VEC_LOOP:j:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-457 LOC {0 1.0 1 0.0 1 0.0 1 0.0 95 0.818691925} PREDS {} SUCCS {{259 0 0 0-2230 {}}} CYCLES {}}
set a(0-2230) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0) TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-458 LOC {0 1.0 1 0.0 1 0.0 95 0.818691925} PREDS {{259 0 0 0-2229 {}}} SUCCS {{258 0 0 0-2234 {}}} CYCLES {}}
set a(0-2231) {AREA_SCORE {} NAME COMP_LOOP:k:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-459 LOC {0 1.0 1 0.0 1 0.0 1 0.0 95 0.818691925} PREDS {{774 0 0 0-2360 {}}} SUCCS {{259 0 0 0-2232 {}} {256 0 0 0-2360 {}}} CYCLES {}}
set a(0-2232) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#13 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-460 LOC {0 1.0 1 0.0 1 0.0 95 0.818691925} PREDS {{259 0 0 0-2231 {}}} SUCCS {{259 0 0 0-2233 {}}} CYCLES {}}
set a(0-2233) {AREA_SCORE {} NAME COMP_LOOP:conc#16 TYPE CONCATENATE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-461 LOC {0 1.0 1 0.9651342249999999 1 0.9651342249999999 95 0.818691925} PREDS {{259 0 0 0-2232 {}}} SUCCS {{259 0 0 0-2234 {}}} CYCLES {}}
set a(0-2234) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 2 NAME COMP_LOOP-4:acc#1 TYPE ACCU DELAY {0.56 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-462 LOC {1 0.0 1 0.9651342249999999 1 0.9651342249999999 1 0.9999999477564101 95 0.8535576477564102} PREDS {{259 0 0 0-2233 {}} {258 0 0 0-2230 {}}} SUCCS {{259 0 0 0-2235 {}} {258 0 0 0-2237 {}} {258 0 0 0-2239 {}} {258 0 0 0-2241 {}} {258 0 0 0-2243 {}} {258 0 0 0-2245 {}} {258 0 0 0-2246 {}} {258 0 0 0-2248 {}} {258 0 0 0-2249 {}} {258 0 0 0-2252 {}} {258 0 0 0-2253 {}} {258 0 0 0-2256 {}} {258 0 0 0-2257 {}} {258 0 0 0-2347 {}} {258 0 0 0-2349 {}} {258 0 0 0-2351 {}} {258 0 0 0-2353 {}} {258 0 0 0-2355 {}}} CYCLES {}}
set a(0-2235) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(1-0) TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-463 LOC {1 0.034865775 1 1.0 1 1.0 95 0.8535577} PREDS {{259 0 0 0-2234 {}}} SUCCS {{259 0 0 0-2236 {}}} CYCLES {}}
set a(0-2236) {AREA_SCORE {} NAME COMP_LOOP:switch#6 TYPE SELECT PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-464 LOC {1 0.034865775 1 1.0 1 1.0 95 0.8535577} PREDS {{259 0 0 0-2235 {}}} SUCCS {{146 0 0 0-2237 {}} {146 0 0 0-2238 {}} {146 0 0 0-2239 {}} {146 0 0 0-2240 {}} {146 0 0 0-2241 {}} {146 0 0 0-2242 {}} {146 0 0 0-2243 {}} {146 0 0 0-2244 {}}} CYCLES {}}
set a(0-2237) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(9-2)#2 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-465 LOC {1 0.034865775 94 0.0 94 0.0 95 0.8535577} PREDS {{146 0 0 0-2236 {}} {258 0 0 0-2234 {}}} SUCCS {{259 0 1.173 0-2238 {}}} CYCLES {}}
set a(0-2238) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#6 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-466 LOC {91 1.0 94 0.9415 94 1.0 95 0.09437493750000003 96 0.09437493750000003} PREDS {{259 0 1.173 0-2237 {}} {146 0 0 0-2236 {}} {258 0 1.173 0-2213 {}} {258 0 1.173 0-2195 {}} {258 0 1.173 0-2081 {}} {258 0 1.173 0-2066 {}} {258 0 1.173 0-1945 {}} {258 0 1.173 0-1930 {}} {774 0 1.173 0-2350 {}} {774 0 1.173 0-2335 {}}} SUCCS {{772 0 0 0-1930 {}} {772 0 0 0-1945 {}} {772 0 0 0-2066 {}} {772 0 0 0-2081 {}} {772 0 0 0-2195 {}} {772 0 0 0-2213 {}} {258 0 0 0-2259 {}} {256 0 0 0-2335 {}} {256 0 0 0-2350 {}}} CYCLES {}}
set a(0-2239) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(9-2)#3 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-467 LOC {1 0.034865775 94 0.0 94 0.0 95 0.8535577} PREDS {{146 0 0 0-2236 {}} {258 0 0 0-2234 {}}} SUCCS {{259 0 1.173 0-2240 {}}} CYCLES {}}
set a(0-2240) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#6 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-468 LOC {91 1.0 94 0.9415 94 1.0 95 0.09437493750000003 96 0.09437493750000003} PREDS {{259 0 1.173 0-2239 {}} {146 0 0 0-2236 {}} {258 0 1.173 0-2215 {}} {258 0 1.173 0-2197 {}} {258 0 1.173 0-2083 {}} {258 0 1.173 0-2068 {}} {258 0 1.173 0-1946 {}} {258 0 1.173 0-1932 {}} {774 0 1.173 0-2352 {}} {774 0 1.173 0-2337 {}}} SUCCS {{772 0 0 0-1932 {}} {772 0 0 0-1946 {}} {772 0 0 0-2068 {}} {772 0 0 0-2083 {}} {772 0 0 0-2197 {}} {772 0 0 0-2215 {}} {258 0 0 0-2259 {}} {256 0 0 0-2337 {}} {256 0 0 0-2352 {}}} CYCLES {}}
set a(0-2241) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(9-2)#4 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-469 LOC {1 0.034865775 94 0.0 94 0.0 95 0.8535577} PREDS {{146 0 0 0-2236 {}} {258 0 0 0-2234 {}}} SUCCS {{259 0 1.173 0-2242 {}}} CYCLES {}}
set a(0-2242) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#6 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-470 LOC {91 1.0 94 0.9415 94 1.0 95 0.09437493750000003 96 0.09437493750000003} PREDS {{259 0 1.173 0-2241 {}} {146 0 0 0-2236 {}} {258 0 1.173 0-2217 {}} {258 0 1.173 0-2199 {}} {258 0 1.173 0-2085 {}} {258 0 1.173 0-2070 {}} {258 0 1.173 0-1947 {}} {258 0 1.173 0-1934 {}} {774 0 1.173 0-2354 {}} {774 0 1.173 0-2339 {}}} SUCCS {{772 0 0 0-1934 {}} {772 0 0 0-1947 {}} {772 0 0 0-2070 {}} {772 0 0 0-2085 {}} {772 0 0 0-2199 {}} {772 0 0 0-2217 {}} {258 0 0 0-2259 {}} {256 0 0 0-2339 {}} {256 0 0 0-2354 {}}} CYCLES {}}
set a(0-2243) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(9-2) TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-471 LOC {1 0.034865775 94 0.0 94 0.0 95 0.8535577} PREDS {{146 0 0 0-2236 {}} {258 0 0 0-2234 {}}} SUCCS {{259 0 1.173 0-2244 {}}} CYCLES {}}
set a(0-2244) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#6 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-472 LOC {91 1.0 94 0.9415 94 1.0 95 0.09437493750000003 96 0.09437493750000003} PREDS {{259 0 1.173 0-2243 {}} {146 0 0 0-2236 {}} {258 0 1.173 0-2219 {}} {258 0 1.173 0-2201 {}} {258 0 1.173 0-2087 {}} {258 0 1.173 0-2072 {}} {258 0 1.173 0-1948 {}} {258 0 1.173 0-1936 {}} {774 0 1.173 0-2356 {}} {774 0 1.173 0-2341 {}}} SUCCS {{772 0 0 0-1936 {}} {772 0 0 0-1948 {}} {772 0 0 0-2072 {}} {772 0 0 0-2087 {}} {772 0 0 0-2201 {}} {772 0 0 0-2219 {}} {258 0 0 0-2259 {}} {256 0 0 0-2341 {}} {256 0 0 0-2356 {}}} CYCLES {}}
set a(0-2245) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(1-0)#4 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-473 LOC {1 0.034865775 95 0.0 95 0.0 96 0.5036969} PREDS {{258 0 0 0-2234 {}}} SUCCS {{258 0 0 0-2247 {}}} CYCLES {}}
set a(0-2246) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(1-0)#5 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-474 LOC {1 0.034865775 95 0.0 95 0.0 96 0.5036969} PREDS {{258 0 0 0-2234 {}}} SUCCS {{259 0 0 0-2247 {}}} CYCLES {}}
set a(0-2247) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#12 TYPE NOR PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-475 LOC {1 0.034865775 95 0.0 95 0.0 96 0.5036969} PREDS {{259 0 0 0-2246 {}} {258 0 0 0-2245 {}}} SUCCS {{258 0 0 0-2259 {}}} CYCLES {}}
set a(0-2248) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(1-0)#6 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-476 LOC {1 0.034865775 95 0.0 95 0.0 96 0.5036969} PREDS {{258 0 0 0-2234 {}}} SUCCS {{258 0 0 0-2251 {}}} CYCLES {}}
set a(0-2249) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(1-0)#7 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-477 LOC {1 0.034865775 95 0.0 95 0.0 96 0.5036969} PREDS {{258 0 0 0-2234 {}}} SUCCS {{259 0 0 0-2250 {}}} CYCLES {}}
set a(0-2250) {AREA_SCORE {} NAME COMP_LOOP:not#42 TYPE NOT PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-478 LOC {1 0.034865775 95 0.0 95 0.0 96 0.5036969} PREDS {{259 0 0 0-2249 {}}} SUCCS {{259 0 0 0-2251 {}}} CYCLES {}}
set a(0-2251) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#36 TYPE AND PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-479 LOC {1 0.034865775 95 0.0 95 0.0 96 0.5036969} PREDS {{259 0 0 0-2250 {}} {258 0 0 0-2248 {}}} SUCCS {{258 0 0 0-2259 {}}} CYCLES {}}
set a(0-2252) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(1-0)#8 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-480 LOC {1 0.034865775 95 0.0 95 0.0 96 0.5036969} PREDS {{258 0 0 0-2234 {}}} SUCCS {{258 0 0 0-2255 {}}} CYCLES {}}
set a(0-2253) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(1-0)#9 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-481 LOC {1 0.034865775 95 0.0 95 0.0 96 0.5036969} PREDS {{258 0 0 0-2234 {}}} SUCCS {{259 0 0 0-2254 {}}} CYCLES {}}
set a(0-2254) {AREA_SCORE {} NAME COMP_LOOP:not#43 TYPE NOT PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-482 LOC {1 0.034865775 95 0.0 95 0.0 96 0.5036969} PREDS {{259 0 0 0-2253 {}}} SUCCS {{259 0 0 0-2255 {}}} CYCLES {}}
set a(0-2255) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#37 TYPE AND PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-483 LOC {1 0.034865775 95 0.0 95 0.0 96 0.5036969} PREDS {{259 0 0 0-2254 {}} {258 0 0 0-2252 {}}} SUCCS {{258 0 0 0-2259 {}}} CYCLES {}}
set a(0-2256) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(1-0)#10 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-484 LOC {1 0.034865775 95 0.0 95 0.0 96 0.5036969} PREDS {{258 0 0 0-2234 {}}} SUCCS {{258 0 0 0-2258 {}}} CYCLES {}}
set a(0-2257) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(1-0)#11 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-485 LOC {1 0.034865775 95 0.0 95 0.0 96 0.5036969} PREDS {{258 0 0 0-2234 {}}} SUCCS {{259 0 0 0-2258 {}}} CYCLES {}}
set a(0-2258) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#38 TYPE AND PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-486 LOC {1 0.034865775 95 0.0 95 0.0 96 0.5036969} PREDS {{259 0 0 0-2257 {}} {258 0 0 0-2256 {}}} SUCCS {{259 0 0 0-2259 {}}} CYCLES {}}
set a(0-2259) {AREA_SCORE 117.14 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,4) QUANTITY 10 NAME COMP_LOOP:mux1h#6 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-487 LOC {92 0.094375 95 0.9511217999999999 95 0.9511217999999999 95 0.999999942628205 96 0.5525750426282051} PREDS {{259 0 0 0-2258 {}} {258 0 0 0-2255 {}} {258 0 0 0-2251 {}} {258 0 0 0-2247 {}} {258 0 0 0-2244 {}} {258 0 0 0-2242 {}} {258 0 0 0-2240 {}} {258 0 0 0-2238 {}} {258 0 0 0-1808 {}} {258 0 0 0-1807 {}} {258 0 0 0-1806 {}} {258 0 0 0-1805 {}}} SUCCS {{258 0 0 0-2293 {}} {258 0 0 0-2342 {}}} CYCLES {}}
set a(0-2260) {AREA_SCORE {} NAME VEC_LOOP:j:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-488 LOC {0 1.0 1 0.0 1 0.0 1 0.0 95 0.8013682} PREDS {} SUCCS {{259 0 0 0-2261 {}}} CYCLES {}}
set a(0-2261) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-489 LOC {0 1.0 1 0.0 1 0.0 95 0.8013682} PREDS {{259 0 0 0-2260 {}}} SUCCS {{258 0 0 0-2265 {}}} CYCLES {}}
set a(0-2262) {AREA_SCORE {} NAME COMP_LOOP:k:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-490 LOC {0 1.0 1 0.0 1 0.0 1 0.0 95 0.8013682} PREDS {{774 0 0 0-2360 {}}} SUCCS {{259 0 0 0-2263 {}} {256 0 0 0-2360 {}}} CYCLES {}}
set a(0-2263) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#14 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-491 LOC {0 1.0 1 0.0 1 0.0 95 0.8013682} PREDS {{259 0 0 0-2262 {}}} SUCCS {{259 0 0 0-2264 {}}} CYCLES {}}
set a(0-2264) {AREA_SCORE {} NAME COMP_LOOP:conc#17 TYPE CONCATENATE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-492 LOC {0 1.0 1 0.9478105 1 0.9478105 95 0.8013682} PREDS {{259 0 0 0-2263 {}}} SUCCS {{259 0 0 0-2265 {}}} CYCLES {}}
set a(0-2265) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add3(10,0,10,0,11,0,11) QUANTITY 4 NAME COMP_LOOP-4:acc#10 TYPE ACCU DELAY {0.84 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-493 LOC {1 0.0 1 0.9478105 1 0.9478105 1 0.9999999407051282 95 0.8535576407051282} PREDS {{259 0 0 0-2264 {}} {258 0 0 0-2261 {}}} SUCCS {{259 0 0 0-2266 {}}} CYCLES {}}
set a(0-2266) {AREA_SCORE {} NAME COMP_LOOP-4:slc(COMP_LOOP:acc#10)(10-1) TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-494 LOC {1 0.0521895 1 1.0 1 1.0 95 0.8535577} PREDS {{259 0 0 0-2265 {}}} SUCCS {{259 0 0 0-2267 {}} {258 0 0 0-2269 {}} {258 0 0 0-2271 {}} {258 0 0 0-2273 {}} {258 0 0 0-2275 {}} {258 0 0 0-2277 {}} {258 0 0 0-2278 {}} {258 0 0 0-2280 {}} {258 0 0 0-2281 {}} {258 0 0 0-2284 {}} {258 0 0 0-2285 {}} {258 0 0 0-2288 {}} {258 0 0 0-2289 {}} {258 0 0 0-2332 {}} {258 0 0 0-2334 {}} {258 0 0 0-2336 {}} {258 0 0 0-2338 {}} {258 0 0 0-2340 {}}} CYCLES {}}
set a(0-2267) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(1-0) TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-495 LOC {1 0.0521895 1 1.0 1 1.0 95 0.8535577} PREDS {{259 0 0 0-2266 {}}} SUCCS {{259 0 0 0-2268 {}}} CYCLES {}}
set a(0-2268) {AREA_SCORE {} NAME COMP_LOOP:switch#7 TYPE SELECT PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-496 LOC {1 0.0521895 1 1.0 1 1.0 95 0.8535577} PREDS {{259 0 0 0-2267 {}}} SUCCS {{146 0 0 0-2269 {}} {146 0 0 0-2270 {}} {146 0 0 0-2271 {}} {146 0 0 0-2272 {}} {146 0 0 0-2273 {}} {146 0 0 0-2274 {}} {146 0 0 0-2275 {}} {146 0 0 0-2276 {}}} CYCLES {}}
set a(0-2269) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(9-2)#2 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-497 LOC {1 0.0521895 95 0.0 95 0.0 95 0.8535577} PREDS {{146 0 0 0-2268 {}} {258 0 0 0-2266 {}}} SUCCS {{259 0 1.173 0-2270 {}}} CYCLES {}}
set a(0-2270) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#7 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-498 LOC {91 1.0 95 0.9415 95 1.0 96 0.09437493750000003 96 0.09437493750000003} PREDS {{259 0 1.173 0-2269 {}} {146 0 0 0-2268 {}} {258 0 1.173 0-2213 {}} {258 0 1.173 0-2195 {}} {258 0 1.173 0-2081 {}} {258 0 1.173 0-2066 {}} {258 0 1.173 0-1945 {}} {258 0 1.173 0-1930 {}} {774 0 1.173 0-2350 {}} {774 0 1.173 0-2335 {}}} SUCCS {{772 0 0 0-1930 {}} {772 0 0 0-1945 {}} {772 0 0 0-2066 {}} {772 0 0 0-2081 {}} {772 0 0 0-2195 {}} {772 0 0 0-2213 {}} {258 0 0 0-2291 {}} {256 0 0 0-2335 {}} {256 0 0 0-2350 {}}} CYCLES {}}
set a(0-2271) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(9-2)#3 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-499 LOC {1 0.0521895 95 0.0 95 0.0 95 0.8535577} PREDS {{146 0 0 0-2268 {}} {258 0 0 0-2266 {}}} SUCCS {{259 0 1.173 0-2272 {}}} CYCLES {}}
set a(0-2272) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#7 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-500 LOC {91 1.0 95 0.9415 95 1.0 96 0.09437493750000003 96 0.09437493750000003} PREDS {{259 0 1.173 0-2271 {}} {146 0 0 0-2268 {}} {258 0 1.173 0-2215 {}} {258 0 1.173 0-2197 {}} {258 0 1.173 0-2083 {}} {258 0 1.173 0-2068 {}} {258 0 1.173 0-1946 {}} {258 0 1.173 0-1932 {}} {774 0 1.173 0-2352 {}} {774 0 1.173 0-2337 {}}} SUCCS {{772 0 0 0-1932 {}} {772 0 0 0-1946 {}} {772 0 0 0-2068 {}} {772 0 0 0-2083 {}} {772 0 0 0-2197 {}} {772 0 0 0-2215 {}} {258 0 0 0-2291 {}} {256 0 0 0-2337 {}} {256 0 0 0-2352 {}}} CYCLES {}}
set a(0-2273) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(9-2)#4 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-501 LOC {1 0.0521895 95 0.0 95 0.0 95 0.8535577} PREDS {{146 0 0 0-2268 {}} {258 0 0 0-2266 {}}} SUCCS {{259 0 1.173 0-2274 {}}} CYCLES {}}
set a(0-2274) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#7 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-502 LOC {91 1.0 95 0.9415 95 1.0 96 0.09437493750000003 96 0.09437493750000003} PREDS {{259 0 1.173 0-2273 {}} {146 0 0 0-2268 {}} {258 0 1.173 0-2217 {}} {258 0 1.173 0-2199 {}} {258 0 1.173 0-2085 {}} {258 0 1.173 0-2070 {}} {258 0 1.173 0-1947 {}} {258 0 1.173 0-1934 {}} {774 0 1.173 0-2354 {}} {774 0 1.173 0-2339 {}}} SUCCS {{772 0 0 0-1934 {}} {772 0 0 0-1947 {}} {772 0 0 0-2070 {}} {772 0 0 0-2085 {}} {772 0 0 0-2199 {}} {772 0 0 0-2217 {}} {258 0 0 0-2291 {}} {256 0 0 0-2339 {}} {256 0 0 0-2354 {}}} CYCLES {}}
set a(0-2275) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(9-2) TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-503 LOC {1 0.0521895 95 0.0 95 0.0 95 0.8535577} PREDS {{146 0 0 0-2268 {}} {258 0 0 0-2266 {}}} SUCCS {{259 0 1.173 0-2276 {}}} CYCLES {}}
set a(0-2276) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#7 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-504 LOC {91 1.0 95 0.9415 95 1.0 96 0.09437493750000003 96 0.09437493750000003} PREDS {{259 0 1.173 0-2275 {}} {146 0 0 0-2268 {}} {258 0 1.173 0-2219 {}} {258 0 1.173 0-2201 {}} {258 0 1.173 0-2087 {}} {258 0 1.173 0-2072 {}} {258 0 1.173 0-1948 {}} {258 0 1.173 0-1936 {}} {774 0 1.173 0-2356 {}} {774 0 1.173 0-2341 {}}} SUCCS {{772 0 0 0-1936 {}} {772 0 0 0-1948 {}} {772 0 0 0-2072 {}} {772 0 0 0-2087 {}} {772 0 0 0-2201 {}} {772 0 0 0-2219 {}} {258 0 0 0-2291 {}} {256 0 0 0-2341 {}} {256 0 0 0-2356 {}}} CYCLES {}}
set a(0-2277) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(1-0)#4 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-505 LOC {1 0.0521895 96 0.0 96 0.0 96 0.5036969} PREDS {{258 0 0 0-2266 {}}} SUCCS {{258 0 0 0-2279 {}}} CYCLES {}}
set a(0-2278) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(1-0)#5 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-506 LOC {1 0.0521895 96 0.0 96 0.0 96 0.5036969} PREDS {{258 0 0 0-2266 {}}} SUCCS {{259 0 0 0-2279 {}}} CYCLES {}}
set a(0-2279) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#13 TYPE NOR PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-507 LOC {1 0.0521895 96 0.0 96 0.0 96 0.5036969} PREDS {{259 0 0 0-2278 {}} {258 0 0 0-2277 {}}} SUCCS {{258 0 0 0-2291 {}}} CYCLES {}}
set a(0-2280) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(1-0)#6 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-508 LOC {1 0.0521895 96 0.0 96 0.0 96 0.5036969} PREDS {{258 0 0 0-2266 {}}} SUCCS {{258 0 0 0-2283 {}}} CYCLES {}}
set a(0-2281) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(1-0)#7 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-509 LOC {1 0.0521895 96 0.0 96 0.0 96 0.5036969} PREDS {{258 0 0 0-2266 {}}} SUCCS {{259 0 0 0-2282 {}}} CYCLES {}}
set a(0-2282) {AREA_SCORE {} NAME COMP_LOOP:not#44 TYPE NOT PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-510 LOC {1 0.0521895 96 0.0 96 0.0 96 0.5036969} PREDS {{259 0 0 0-2281 {}}} SUCCS {{259 0 0 0-2283 {}}} CYCLES {}}
set a(0-2283) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#39 TYPE AND PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-511 LOC {1 0.0521895 96 0.0 96 0.0 96 0.5036969} PREDS {{259 0 0 0-2282 {}} {258 0 0 0-2280 {}}} SUCCS {{258 0 0 0-2291 {}}} CYCLES {}}
set a(0-2284) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(1-0)#8 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-512 LOC {1 0.0521895 96 0.0 96 0.0 96 0.5036969} PREDS {{258 0 0 0-2266 {}}} SUCCS {{258 0 0 0-2287 {}}} CYCLES {}}
set a(0-2285) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(1-0)#9 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-513 LOC {1 0.0521895 96 0.0 96 0.0 96 0.5036969} PREDS {{258 0 0 0-2266 {}}} SUCCS {{259 0 0 0-2286 {}}} CYCLES {}}
set a(0-2286) {AREA_SCORE {} NAME COMP_LOOP:not#45 TYPE NOT PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-514 LOC {1 0.0521895 96 0.0 96 0.0 96 0.5036969} PREDS {{259 0 0 0-2285 {}}} SUCCS {{259 0 0 0-2287 {}}} CYCLES {}}
set a(0-2287) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#40 TYPE AND PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-515 LOC {1 0.0521895 96 0.0 96 0.0 96 0.5036969} PREDS {{259 0 0 0-2286 {}} {258 0 0 0-2284 {}}} SUCCS {{258 0 0 0-2291 {}}} CYCLES {}}
set a(0-2288) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(1-0)#10 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-516 LOC {1 0.0521895 96 0.0 96 0.0 96 0.5036969} PREDS {{258 0 0 0-2266 {}}} SUCCS {{258 0 0 0-2290 {}}} CYCLES {}}
set a(0-2289) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(1-0)#11 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-517 LOC {1 0.0521895 96 0.0 96 0.0 96 0.5036969} PREDS {{258 0 0 0-2266 {}}} SUCCS {{259 0 0 0-2290 {}}} CYCLES {}}
set a(0-2290) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#41 TYPE AND PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-518 LOC {1 0.0521895 96 0.0 96 0.0 96 0.5036969} PREDS {{259 0 0 0-2289 {}} {258 0 0 0-2288 {}}} SUCCS {{259 0 0 0-2291 {}}} CYCLES {}}
set a(0-2291) {AREA_SCORE 117.14 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,4) QUANTITY 10 NAME COMP_LOOP:mux1h#7 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-519 LOC {92 0.094375 96 0.5036969 96 0.5036969 96 0.5525750426282051 96 0.5525750426282051} PREDS {{259 0 0 0-2290 {}} {258 0 0 0-2287 {}} {258 0 0 0-2283 {}} {258 0 0 0-2279 {}} {258 0 0 0-2276 {}} {258 0 0 0-2274 {}} {258 0 0 0-2272 {}} {258 0 0 0-2270 {}} {258 0 0 0-1804 {}} {258 0 0 0-1803 {}} {258 0 0 0-1802 {}} {258 0 0 0-1801 {}}} SUCCS {{259 0 0 0-2292 {}} {258 0 0 0-2342 {}}} CYCLES {}}
set a(0-2292) {AREA_SCORE {} NAME COMP_LOOP-4:factor2:not TYPE NOT PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-520 LOC {92 0.1432532 96 0.5525751 96 0.5525751 96 0.5525751} PREDS {{259 0 0 0-2291 {}}} SUCCS {{259 0 0 0-2293 {}}} CYCLES {}}
set a(0-2293) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 8 NAME COMP_LOOP-4:acc#6 TYPE ACCU DELAY {0.77 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-521 LOC {92 0.1432532 96 0.5525751 96 0.5525751 96 0.6009624573717949 96 0.6009624573717949} PREDS {{259 0 0 0-2292 {}} {258 0 0 0-2259 {}}} SUCCS {{259 0 0 0-2294 {}}} CYCLES {}}
set a(0-2294) {AREA_SCORE {} NAME COMP_LOOP-4:modulo.base TYPE {C-CORE PORT} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-522 LOC {92 0.1916406 96 0.6009625 96 0.6009625 96 0.6009625} PREDS {{259 0 0 0-2293 {}} {128 0 0 0-2296 {}}} SUCCS {{258 0 0 0-2296 {}}} CYCLES {}}
set a(0-2295) {AREA_SCORE {} NAME COMP_LOOP-4:modulo.m TYPE {C-CORE PORT} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-523 LOC {92 0.0 96 0.6009625 96 0.6009625 96 0.6009625} PREDS {{128 0 0 0-2296 {}}} SUCCS {{259 0 0 0-2296 {}}} CYCLES {}}
set a(0-2296) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_7c916ad59326b02df02b1a80099f3e2761bb() QUANTITY 1 MULTICYCLE modulo_7c916ad59326b02df02b1a80099f3e2761bb() MINCLKPRD 14.34 NAME COMP_LOOP-4:modulo() TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-524 LOC {92 1.0 96 0.681 96 1.0 109 0.0064061875000001045 109 0.0064061875000001045} PREDS {{259 0 0 0-2295 {}} {258 0 0 0-2294 {}}} SUCCS {{128 0 0 0-2294 {}} {128 0 0 0-2295 {}} {259 0 0 0-2297 {}}} CYCLES {}}
set a(0-2297) {AREA_SCORE {} NAME COMP_LOOP-4:modulo.return TYPE {C-CORE PORT} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-525 LOC {105 0.006406225 109 0.21615332499999998 109 0.21615332499999998 109 0.21615332499999998} PREDS {{259 0 0 0-2296 {}}} SUCCS {{258 0 0 0-2327 {}}} CYCLES {}}
set a(0-2298) {AREA_SCORE {} NAME COMP_LOOP:k:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-526 LOC {0 1.0 2 0.0 2 0.0 2 0.0 108 0.094150125} PREDS {{774 0 0 0-2360 {}}} SUCCS {{259 0 0 0-2299 {}} {256 0 0 0-2360 {}}} CYCLES {}}
set a(0-2299) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#15 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-527 LOC {0 1.0 2 0.0 2 0.0 108 0.094150125} PREDS {{259 0 0 0-2298 {}}} SUCCS {{259 0 0 0-2300 {}}} CYCLES {}}
set a(0-2300) {AREA_SCORE {} NAME COMP_LOOP:tmp:conc#3 TYPE CONCATENATE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-528 LOC {0 1.0 3 0.11858922499999999 3 0.11858922499999999 108 0.094150125} PREDS {{259 0 0 0-2299 {}}} SUCCS {{259 0 0 0-2301 {}}} CYCLES {}}
set a(0-2301) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-4:tmp:mul TYPE MUL DELAY {12.54 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-529 LOC {1 0.0322516 3 0.11858922499999999 3 0.11858922499999999 3 0.90243583884964 108 0.8779967388496399} PREDS {{259 0 0 0-2300 {}} {258 0 0 0-2028 {}}} SUCCS {{259 0 0 0-2302 {}} {258 0 0 0-2304 {}} {258 0 0 0-2306 {}} {258 0 0 0-2308 {}} {258 0 0 0-2310 {}} {258 0 0 0-2312 {}} {258 0 0 0-2313 {}} {258 0 0 0-2315 {}} {258 0 0 0-2316 {}} {258 0 0 0-2319 {}} {258 0 0 0-2320 {}} {258 0 0 0-2323 {}} {258 0 0 0-2324 {}}} CYCLES {}}
set a(0-2302) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-4:tmp:mul.idiv)(1-0) TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-530 LOC {1 0.816098275 3 0.9024359 3 0.9024359 108 0.8779967999999999} PREDS {{259 0 0 0-2301 {}}} SUCCS {{259 0 0 0-2303 {}}} CYCLES {}}
set a(0-2303) {AREA_SCORE {} NAME COMP_LOOP:tmp:switch#3 TYPE SELECT PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-531 LOC {1 0.816098275 3 0.9024359 3 0.9024359 108 0.8779967999999999} PREDS {{259 0 0 0-2302 {}}} SUCCS {{146 0 0 0-2304 {}} {146 0 0 0-2305 {}} {146 0 0 0-2306 {}} {146 0 0 0-2307 {}} {146 0 0 0-2308 {}} {146 0 0 0-2309 {}} {146 0 0 0-2310 {}} {146 0 0 0-2311 {}}} CYCLES {}}
set a(0-2304) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:slc(COMP_LOOP-4:tmp:mul.idiv)(9-2)#1 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-532 LOC {1 0.816098275 4 0.0 4 0.0 108 0.8779967999999999} PREDS {{146 0 0 0-2303 {}} {258 0 0 0-2301 {}}} SUCCS {{259 0 0.782 0-2305 {}}} CYCLES {}}
set a(0-2305) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(13,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:tmp:read_mem(twiddle:rsc(0)(0).@)#3 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-533 LOC {1 1.0 4 0.9415 4 1.0 5 0.09437493750000003 109 0.09437493750000003} PREDS {{259 0 0.782 0-2304 {}} {146 0 0 0-2303 {}}} SUCCS {{258 0 0 0-2326 {}}} CYCLES {}}
set a(0-2306) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:slc(COMP_LOOP-4:tmp:mul.idiv)(9-2)#2 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-534 LOC {1 0.816098275 3 0.9024359 3 0.9024359 108 0.9024359} PREDS {{146 0 0 0-2303 {}} {258 0 0 0-2301 {}}} SUCCS {{259 0 0.391 0-2307 {}}} CYCLES {}}
set a(0-2307) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(14,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:tmp:read_mem(twiddle:rsc(0)(1).@)#3 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-535 LOC {1 1.0 3 0.9415 3 1.0 4 0.09437493750000003 109 0.09437493750000003} PREDS {{259 0 0.391 0-2306 {}} {146 0 0 0-2303 {}}} SUCCS {{258 0 0 0-2326 {}}} CYCLES {}}
set a(0-2308) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:slc(COMP_LOOP-4:tmp:mul.idiv)(9-2)#3 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-536 LOC {1 0.816098275 4 0.0 4 0.0 108 0.88813995} PREDS {{146 0 0 0-2303 {}} {258 0 0 0-2301 {}}} SUCCS {{259 0 0.620 0-2309 {}}} CYCLES {}}
set a(0-2309) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(15,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:tmp:read_mem(twiddle:rsc(0)(2).@)#3 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-537 LOC {1 1.0 4 0.9415 4 1.0 5 0.09437493750000003 109 0.09437493750000003} PREDS {{259 0 0.620 0-2308 {}} {146 0 0 0-2303 {}}} SUCCS {{258 0 0 0-2326 {}}} CYCLES {}}
set a(0-2310) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:slc(COMP_LOOP-4:tmp:mul.idiv)(9-2) TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-538 LOC {1 0.816098275 3 0.9024359 3 0.9024359 108 0.9024359} PREDS {{146 0 0 0-2303 {}} {258 0 0 0-2301 {}}} SUCCS {{259 0 0.391 0-2311 {}}} CYCLES {}}
set a(0-2311) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(16,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:tmp:read_mem(twiddle:rsc(0)(3).@)#3 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-539 LOC {1 1.0 3 0.9415 3 1.0 4 0.09437493750000003 109 0.09437493750000003} PREDS {{259 0 0.391 0-2310 {}} {146 0 0 0-2303 {}}} SUCCS {{258 0 0 0-2326 {}}} CYCLES {}}
set a(0-2312) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-4:tmp:mul.idiv)(1-0)#2 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-540 LOC {1 0.816098275 5 0.0 5 0.0 109 0.167275125} PREDS {{258 0 0 0-2301 {}}} SUCCS {{258 0 0 0-2314 {}}} CYCLES {}}
set a(0-2313) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-4:tmp:mul.idiv)(1-0)#3 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-541 LOC {1 0.816098275 5 0.0 5 0.0 109 0.167275125} PREDS {{258 0 0 0-2301 {}}} SUCCS {{259 0 0 0-2314 {}}} CYCLES {}}
set a(0-2314) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:nor#1 TYPE NOR PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-542 LOC {1 0.816098275 5 0.0 5 0.0 109 0.167275125} PREDS {{259 0 0 0-2313 {}} {258 0 0 0-2312 {}}} SUCCS {{258 0 0 0-2326 {}}} CYCLES {}}
set a(0-2315) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-4:tmp:mul.idiv)(1-0)#4 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-543 LOC {1 0.816098275 5 0.0 5 0.0 109 0.167275125} PREDS {{258 0 0 0-2301 {}}} SUCCS {{258 0 0 0-2318 {}}} CYCLES {}}
set a(0-2316) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-4:tmp:mul.idiv)(1-0)#5 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-544 LOC {1 0.816098275 5 0.0 5 0.0 109 0.167275125} PREDS {{258 0 0 0-2301 {}}} SUCCS {{259 0 0 0-2317 {}}} CYCLES {}}
set a(0-2317) {AREA_SCORE {} NAME COMP_LOOP:tmp:not#4 TYPE NOT PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-545 LOC {1 0.816098275 5 0.0 5 0.0 109 0.167275125} PREDS {{259 0 0 0-2316 {}}} SUCCS {{259 0 0 0-2318 {}}} CYCLES {}}
set a(0-2318) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:and#3 TYPE AND PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-546 LOC {1 0.816098275 5 0.0 5 0.0 109 0.167275125} PREDS {{259 0 0 0-2317 {}} {258 0 0 0-2315 {}}} SUCCS {{258 0 0 0-2326 {}}} CYCLES {}}
set a(0-2319) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-4:tmp:mul.idiv)(1-0)#6 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-547 LOC {1 0.816098275 5 0.0 5 0.0 109 0.167275125} PREDS {{258 0 0 0-2301 {}}} SUCCS {{258 0 0 0-2322 {}}} CYCLES {}}
set a(0-2320) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-4:tmp:mul.idiv)(1-0)#7 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-548 LOC {1 0.816098275 5 0.0 5 0.0 109 0.167275125} PREDS {{258 0 0 0-2301 {}}} SUCCS {{259 0 0 0-2321 {}}} CYCLES {}}
set a(0-2321) {AREA_SCORE {} NAME COMP_LOOP:tmp:not#5 TYPE NOT PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-549 LOC {1 0.816098275 5 0.0 5 0.0 109 0.167275125} PREDS {{259 0 0 0-2320 {}}} SUCCS {{259 0 0 0-2322 {}}} CYCLES {}}
set a(0-2322) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:and#4 TYPE AND PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-550 LOC {1 0.816098275 5 0.0 5 0.0 109 0.167275125} PREDS {{259 0 0 0-2321 {}} {258 0 0 0-2319 {}}} SUCCS {{258 0 0 0-2326 {}}} CYCLES {}}
set a(0-2323) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-4:tmp:mul.idiv)(1-0)#8 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-551 LOC {1 0.816098275 5 0.0 5 0.0 109 0.167275125} PREDS {{258 0 0 0-2301 {}}} SUCCS {{258 0 0 0-2325 {}}} CYCLES {}}
set a(0-2324) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-4:tmp:mul.idiv)(1-0)#9 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-552 LOC {1 0.816098275 5 0.0 5 0.0 109 0.167275125} PREDS {{258 0 0 0-2301 {}}} SUCCS {{259 0 0 0-2325 {}}} CYCLES {}}
set a(0-2325) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:and#5 TYPE AND PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-553 LOC {1 0.816098275 5 0.0 5 0.0 109 0.167275125} PREDS {{259 0 0 0-2324 {}} {258 0 0 0-2323 {}}} SUCCS {{259 0 0 0-2326 {}}} CYCLES {}}
set a(0-2326) {AREA_SCORE 117.14 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,4) QUANTITY 10 NAME COMP_LOOP:tmp:mux1h#1 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-554 LOC {2 0.094375 5 0.9511217999999999 5 0.9511217999999999 5 0.999999942628205 109 0.21615326762820514} PREDS {{259 0 0 0-2325 {}} {258 0 0 0-2322 {}} {258 0 0 0-2318 {}} {258 0 0 0-2314 {}} {258 0 0 0-2311 {}} {258 0 0 0-2309 {}} {258 0 0 0-2307 {}} {258 0 0 0-2305 {}} {258 0 0 0-1800 {}} {258 0 0 0-1799 {}} {258 0 0 0-1798 {}} {258 0 0 0-1797 {}}} SUCCS {{259 0 0 0-2327 {}}} CYCLES {}}
set a(0-2327) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-4:mul TYPE MUL DELAY {12.54 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-555 LOC {105 0.006406225 109 0.21615332499999998 109 0.21615332499999998 109 0.9999999388496399 109 0.9999999388496399} PREDS {{259 0 0 0-2326 {}} {258 0 0 0-2297 {}}} SUCCS {{259 0 0 0-2328 {}}} CYCLES {}}
set a(0-2328) {AREA_SCORE {} NAME COMP_LOOP-4:modulo.base#1 TYPE {C-CORE PORT} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-556 LOC {106 0.0 110 0.6009625 110 0.6009625 110 0.6009625} PREDS {{259 0 0 0-2327 {}} {128 0 0 0-2330 {}}} SUCCS {{258 0 0 0-2330 {}}} CYCLES {}}
set a(0-2329) {AREA_SCORE {} NAME COMP_LOOP-4:modulo.m#1 TYPE {C-CORE PORT} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-557 LOC {106 0.0 110 0.6009625 110 0.6009625 110 0.6009625} PREDS {{128 0 0 0-2330 {}}} SUCCS {{259 0 0 0-2330 {}}} CYCLES {}}
set a(0-2330) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_7c916ad59326b02df02b1a80099f3e2761bb() QUANTITY 1 MULTICYCLE modulo_7c916ad59326b02df02b1a80099f3e2761bb() MINCLKPRD 14.34 NAME COMP_LOOP-4:modulo()#1 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-558 LOC {106 1.0 110 0.681 110 1.0 123 0.0064061875000001045 123 0.0064061875000001045} PREDS {{259 0 0 0-2329 {}} {258 0 0 0-2328 {}}} SUCCS {{128 0 0 0-2328 {}} {128 0 0 0-2329 {}} {259 0 0 0-2331 {}}} CYCLES {}}
set a(0-2331) {AREA_SCORE {} NAME COMP_LOOP-4:modulo.return#1 TYPE {C-CORE PORT} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-559 LOC {119 0.006406225 123 0.8535577 123 0.8535577 123 0.8535577} PREDS {{259 0 0 0-2330 {}}} SUCCS {{258 0 1.173 0-2335 {}} {258 0 1.173 0-2337 {}} {258 0 1.173 0-2339 {}} {258 0 1.173 0-2341 {}}} CYCLES {}}
set a(0-2332) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(1-0)#1 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-560 LOC {1 0.0521895 1 1.0 1 1.0 123 0.8535577} PREDS {{258 0 0 0-2266 {}}} SUCCS {{259 0 0 0-2333 {}}} CYCLES {}}
set a(0-2333) {AREA_SCORE {} NAME COMP_LOOP:switch#14 TYPE SELECT PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-561 LOC {1 0.0521895 1 1.0 1 1.0 123 0.8535577} PREDS {{259 0 0 0-2332 {}}} SUCCS {{146 0 0 0-2334 {}} {130 0 0 0-2335 {}} {146 0 0 0-2336 {}} {130 0 0 0-2337 {}} {146 0 0 0-2338 {}} {130 0 0 0-2339 {}} {146 0 0 0-2340 {}} {130 0 0 0-2341 {}}} CYCLES {}}
set a(0-2334) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(9-2)#5 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-562 LOC {1 0.0521895 123 0.0 123 0.0 123 0.8535577} PREDS {{146 0 0 0-2333 {}} {258 0 0 0-2266 {}}} SUCCS {{259 0 1.173 0-2335 {}}} CYCLES {}}
set a(0-2335) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-563 LOC {119 1.0 123 0.9415 123 1.0 124 0.006249937500000025 124 0.006249937500000025} PREDS {{774 0 0 0-2335 {}} {259 0 1.173 0-2334 {}} {130 0 0 0-2333 {}} {258 0 1.173 0-2331 {}} {256 0 0 0-2270 {}} {256 0 0 0-2238 {}} {128 0 0 0-2228 {}} {258 0 0 0-2213 {}} {258 0 0 0-2195 {}} {256 0 0 0-2146 {}} {256 0 0 0-2110 {}} {258 0 0 0-2081 {}} {258 0 0 0-2066 {}} {256 0 0 0-2000 {}} {256 0 0 0-1968 {}} {258 0 0 0-1945 {}} {258 0 0 0-1930 {}} {256 0 0 0-1886 {}} {256 0 0 0-1849 {}} {774 0 0 0-2350 {}}} SUCCS {{774 0 1.173 0-1849 {}} {774 0 1.173 0-1886 {}} {774 0 0 0-1930 {}} {774 0 0 0-1945 {}} {774 0 1.173 0-1968 {}} {774 0 1.173 0-2000 {}} {774 0 0 0-2066 {}} {774 0 0 0-2081 {}} {774 0 1.173 0-2110 {}} {774 0 1.173 0-2146 {}} {774 0 0 0-2195 {}} {774 0 0 0-2213 {}} {774 0 1.173 0-2238 {}} {774 0 1.173 0-2270 {}} {774 0 0 0-2335 {}} {258 0 0 0-2350 {}}} CYCLES {}}
set a(0-2336) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(9-2)#6 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-564 LOC {1 0.0521895 123 0.0 123 0.0 123 0.8535577} PREDS {{146 0 0 0-2333 {}} {258 0 0 0-2266 {}}} SUCCS {{259 0 1.173 0-2337 {}}} CYCLES {}}
set a(0-2337) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-565 LOC {119 1.0 123 0.9415 123 1.0 124 0.006249937500000025 124 0.006249937500000025} PREDS {{774 0 0 0-2337 {}} {259 0 1.173 0-2336 {}} {130 0 0 0-2333 {}} {258 0 1.173 0-2331 {}} {256 0 0 0-2272 {}} {256 0 0 0-2240 {}} {128 0 0 0-2228 {}} {258 0 0 0-2215 {}} {258 0 0 0-2197 {}} {256 0 0 0-2148 {}} {256 0 0 0-2112 {}} {258 0 0 0-2083 {}} {258 0 0 0-2068 {}} {256 0 0 0-2002 {}} {256 0 0 0-1970 {}} {258 0 0 0-1946 {}} {258 0 0 0-1932 {}} {256 0 0 0-1888 {}} {256 0 0 0-1850 {}} {774 0 0 0-2352 {}}} SUCCS {{774 0 1.173 0-1850 {}} {774 0 1.173 0-1888 {}} {774 0 0 0-1932 {}} {774 0 0 0-1946 {}} {774 0 1.173 0-1970 {}} {774 0 1.173 0-2002 {}} {774 0 0 0-2068 {}} {774 0 0 0-2083 {}} {774 0 1.173 0-2112 {}} {774 0 1.173 0-2148 {}} {774 0 0 0-2197 {}} {774 0 0 0-2215 {}} {774 0 1.173 0-2240 {}} {774 0 1.173 0-2272 {}} {774 0 0 0-2337 {}} {258 0 0 0-2352 {}}} CYCLES {}}
set a(0-2338) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(9-2)#7 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-566 LOC {1 0.0521895 123 0.0 123 0.0 123 0.8535577} PREDS {{146 0 0 0-2333 {}} {258 0 0 0-2266 {}}} SUCCS {{259 0 1.173 0-2339 {}}} CYCLES {}}
set a(0-2339) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-567 LOC {119 1.0 123 0.9415 123 1.0 124 0.006249937500000025 124 0.006249937500000025} PREDS {{774 0 0 0-2339 {}} {259 0 1.173 0-2338 {}} {130 0 0 0-2333 {}} {258 0 1.173 0-2331 {}} {256 0 0 0-2274 {}} {256 0 0 0-2242 {}} {128 0 0 0-2228 {}} {258 0 0 0-2217 {}} {258 0 0 0-2199 {}} {256 0 0 0-2150 {}} {256 0 0 0-2114 {}} {258 0 0 0-2085 {}} {258 0 0 0-2070 {}} {256 0 0 0-2004 {}} {256 0 0 0-1972 {}} {258 0 0 0-1947 {}} {258 0 0 0-1934 {}} {256 0 0 0-1890 {}} {256 0 0 0-1851 {}} {774 0 0 0-2354 {}}} SUCCS {{774 0 1.173 0-1851 {}} {774 0 1.173 0-1890 {}} {774 0 0 0-1934 {}} {774 0 0 0-1947 {}} {774 0 1.173 0-1972 {}} {774 0 1.173 0-2004 {}} {774 0 0 0-2070 {}} {774 0 0 0-2085 {}} {774 0 1.173 0-2114 {}} {774 0 1.173 0-2150 {}} {774 0 0 0-2199 {}} {774 0 0 0-2217 {}} {774 0 1.173 0-2242 {}} {774 0 1.173 0-2274 {}} {774 0 0 0-2339 {}} {258 0 0 0-2354 {}}} CYCLES {}}
set a(0-2340) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(9-2)#1 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-568 LOC {1 0.0521895 123 0.0 123 0.0 123 0.8535577} PREDS {{146 0 0 0-2333 {}} {258 0 0 0-2266 {}}} SUCCS {{259 0 1.173 0-2341 {}}} CYCLES {}}
set a(0-2341) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-569 LOC {119 1.0 123 0.9415 123 1.0 124 0.006249937500000025 124 0.006249937500000025} PREDS {{774 0 0 0-2341 {}} {259 0 1.173 0-2340 {}} {130 0 0 0-2333 {}} {258 0 1.173 0-2331 {}} {256 0 0 0-2276 {}} {256 0 0 0-2244 {}} {128 0 0 0-2228 {}} {258 0 0 0-2219 {}} {258 0 0 0-2201 {}} {256 0 0 0-2152 {}} {256 0 0 0-2116 {}} {258 0 0 0-2087 {}} {258 0 0 0-2072 {}} {256 0 0 0-2006 {}} {256 0 0 0-1974 {}} {258 0 0 0-1948 {}} {258 0 0 0-1936 {}} {256 0 0 0-1892 {}} {256 0 0 0-1852 {}} {774 0 0 0-2356 {}}} SUCCS {{774 0 1.173 0-1852 {}} {774 0 1.173 0-1892 {}} {774 0 0 0-1936 {}} {774 0 0 0-1948 {}} {774 0 1.173 0-1974 {}} {774 0 1.173 0-2006 {}} {774 0 0 0-2072 {}} {774 0 0 0-2087 {}} {774 0 1.173 0-2116 {}} {774 0 1.173 0-2152 {}} {774 0 0 0-2201 {}} {774 0 0 0-2219 {}} {774 0 1.173 0-2244 {}} {774 0 1.173 0-2276 {}} {774 0 0 0-2341 {}} {258 0 0 0-2356 {}}} CYCLES {}}
set a(0-2342) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 8 NAME COMP_LOOP-4:acc#8 TYPE ACCU DELAY {0.77 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-570 LOC {92 0.1432532 96 0.9516125999999999 96 0.9516125999999999 96 0.9999999573717948 111 0.6009624573717949} PREDS {{258 0 0 0-2291 {}} {258 0 0 0-2259 {}}} SUCCS {{259 0 0 0-2343 {}}} CYCLES {}}
set a(0-2343) {AREA_SCORE {} NAME COMP_LOOP-4:modulo.base#2 TYPE {C-CORE PORT} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-571 LOC {92 0.1916406 97 0.6009625 97 0.6009625 111 0.6009625} PREDS {{259 0 0 0-2342 {}} {128 0 0 0-2345 {}}} SUCCS {{258 0 0 0-2345 {}}} CYCLES {}}
set a(0-2344) {AREA_SCORE {} NAME COMP_LOOP-4:modulo.m#2 TYPE {C-CORE PORT} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-572 LOC {92 0.0 97 0.6009625 97 0.6009625 111 0.6009625} PREDS {{128 0 0 0-2345 {}}} SUCCS {{259 0 0 0-2345 {}}} CYCLES {}}
set a(0-2345) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_7c916ad59326b02df02b1a80099f3e2761bb() QUANTITY 1 MULTICYCLE modulo_7c916ad59326b02df02b1a80099f3e2761bb() MINCLKPRD 14.34 NAME COMP_LOOP-4:modulo()#2 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-573 LOC {92 1.0 97 0.681 97 1.0 110 0.0064061875000001045 124 0.0064061875000001045} PREDS {{259 0 0 0-2344 {}} {258 0 0 0-2343 {}}} SUCCS {{128 0 0 0-2343 {}} {128 0 0 0-2344 {}} {259 0 0 0-2346 {}}} CYCLES {}}
set a(0-2346) {AREA_SCORE {} NAME COMP_LOOP-4:modulo.return#2 TYPE {C-CORE PORT} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-574 LOC {105 0.006406225 110 1.0 110 1.0 124 0.8535577} PREDS {{259 0 0 0-2345 {}}} SUCCS {{258 0 1.173 0-2350 {}} {258 0 1.173 0-2352 {}} {258 0 1.173 0-2354 {}} {258 0 1.173 0-2356 {}}} CYCLES {}}
set a(0-2347) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(1-0)#1 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-575 LOC {1 0.034865775 1 1.0 1 1.0 124 0.8535577} PREDS {{258 0 0 0-2234 {}}} SUCCS {{259 0 0 0-2348 {}}} CYCLES {}}
set a(0-2348) {AREA_SCORE {} NAME COMP_LOOP:switch#15 TYPE SELECT PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-576 LOC {1 0.034865775 1 1.0 1 1.0 124 0.8535577} PREDS {{259 0 0 0-2347 {}}} SUCCS {{146 0 0 0-2349 {}} {130 0 0 0-2350 {}} {146 0 0 0-2351 {}} {130 0 0 0-2352 {}} {146 0 0 0-2353 {}} {130 0 0 0-2354 {}} {146 0 0 0-2355 {}} {130 0 0 0-2356 {}}} CYCLES {}}
set a(0-2349) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(9-2)#5 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-577 LOC {1 0.034865775 124 0.0 124 0.0 124 0.8535577} PREDS {{146 0 0 0-2348 {}} {258 0 0 0-2234 {}}} SUCCS {{259 0 1.173 0-2350 {}}} CYCLES {}}
set a(0-2350) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-578 LOC {120 1.0 124 0.9415 124 1.0 125 0.006249937500000025 125 0.006249937500000025} PREDS {{774 0 0 0-2350 {}} {259 0 1.173 0-2349 {}} {130 0 0 0-2348 {}} {258 0 1.173 0-2346 {}} {258 0 0 0-2335 {}} {256 0 0 0-2270 {}} {256 0 0 0-2238 {}} {128 0 0 0-2228 {}} {258 0 0 0-2213 {}} {258 0 0 0-2195 {}} {256 0 0 0-2146 {}} {256 0 0 0-2110 {}} {258 0 0 0-2081 {}} {258 0 0 0-2066 {}} {256 0 0 0-2000 {}} {256 0 0 0-1968 {}} {258 0 0 0-1945 {}} {258 0 0 0-1930 {}} {256 0 0 0-1886 {}} {256 0 0 0-1849 {}}} SUCCS {{774 0 1.173 0-1849 {}} {774 0 1.173 0-1886 {}} {774 0 0 0-1930 {}} {774 0 0 0-1945 {}} {774 0 1.173 0-1968 {}} {774 0 1.173 0-2000 {}} {774 0 0 0-2066 {}} {774 0 0 0-2081 {}} {774 0 1.173 0-2110 {}} {774 0 1.173 0-2146 {}} {774 0 0 0-2195 {}} {774 0 0 0-2213 {}} {774 0 1.173 0-2238 {}} {774 0 1.173 0-2270 {}} {774 0 0 0-2335 {}} {774 0 0 0-2350 {}}} CYCLES {}}
set a(0-2351) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(9-2)#6 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-579 LOC {1 0.034865775 124 0.0 124 0.0 124 0.8535577} PREDS {{146 0 0 0-2348 {}} {258 0 0 0-2234 {}}} SUCCS {{259 0 1.173 0-2352 {}}} CYCLES {}}
set a(0-2352) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-580 LOC {120 1.0 124 0.9415 124 1.0 125 0.006249937500000025 125 0.006249937500000025} PREDS {{774 0 0 0-2352 {}} {259 0 1.173 0-2351 {}} {130 0 0 0-2348 {}} {258 0 1.173 0-2346 {}} {258 0 0 0-2337 {}} {256 0 0 0-2272 {}} {256 0 0 0-2240 {}} {128 0 0 0-2228 {}} {258 0 0 0-2215 {}} {258 0 0 0-2197 {}} {256 0 0 0-2148 {}} {256 0 0 0-2112 {}} {258 0 0 0-2083 {}} {258 0 0 0-2068 {}} {256 0 0 0-2002 {}} {256 0 0 0-1970 {}} {258 0 0 0-1946 {}} {258 0 0 0-1932 {}} {256 0 0 0-1888 {}} {256 0 0 0-1850 {}}} SUCCS {{774 0 1.173 0-1850 {}} {774 0 1.173 0-1888 {}} {774 0 0 0-1932 {}} {774 0 0 0-1946 {}} {774 0 1.173 0-1970 {}} {774 0 1.173 0-2002 {}} {774 0 0 0-2068 {}} {774 0 0 0-2083 {}} {774 0 1.173 0-2112 {}} {774 0 1.173 0-2148 {}} {774 0 0 0-2197 {}} {774 0 0 0-2215 {}} {774 0 1.173 0-2240 {}} {774 0 1.173 0-2272 {}} {774 0 0 0-2337 {}} {774 0 0 0-2352 {}}} CYCLES {}}
set a(0-2353) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(9-2)#7 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-581 LOC {1 0.034865775 124 0.0 124 0.0 124 0.8535577} PREDS {{146 0 0 0-2348 {}} {258 0 0 0-2234 {}}} SUCCS {{259 0 1.173 0-2354 {}}} CYCLES {}}
set a(0-2354) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-582 LOC {120 1.0 124 0.9415 124 1.0 125 0.006249937500000025 125 0.006249937500000025} PREDS {{774 0 0 0-2354 {}} {259 0 1.173 0-2353 {}} {130 0 0 0-2348 {}} {258 0 1.173 0-2346 {}} {258 0 0 0-2339 {}} {256 0 0 0-2274 {}} {256 0 0 0-2242 {}} {128 0 0 0-2228 {}} {258 0 0 0-2217 {}} {258 0 0 0-2199 {}} {256 0 0 0-2150 {}} {256 0 0 0-2114 {}} {258 0 0 0-2085 {}} {258 0 0 0-2070 {}} {256 0 0 0-2004 {}} {256 0 0 0-1972 {}} {258 0 0 0-1947 {}} {258 0 0 0-1934 {}} {256 0 0 0-1890 {}} {256 0 0 0-1851 {}}} SUCCS {{774 0 1.173 0-1851 {}} {774 0 1.173 0-1890 {}} {774 0 0 0-1934 {}} {774 0 0 0-1947 {}} {774 0 1.173 0-1972 {}} {774 0 1.173 0-2004 {}} {774 0 0 0-2070 {}} {774 0 0 0-2085 {}} {774 0 1.173 0-2114 {}} {774 0 1.173 0-2150 {}} {774 0 0 0-2199 {}} {774 0 0 0-2217 {}} {774 0 1.173 0-2242 {}} {774 0 1.173 0-2274 {}} {774 0 0 0-2339 {}} {774 0 0 0-2354 {}}} CYCLES {}}
set a(0-2355) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(9-2)#1 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-583 LOC {1 0.034865775 124 0.0 124 0.0 124 0.8535577} PREDS {{146 0 0 0-2348 {}} {258 0 0 0-2234 {}}} SUCCS {{259 0 1.173 0-2356 {}}} CYCLES {}}
set a(0-2356) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-584 LOC {120 1.0 124 0.9415 124 1.0 125 0.006249937500000025 125 0.006249937500000025} PREDS {{774 0 0 0-2356 {}} {259 0 1.173 0-2355 {}} {130 0 0 0-2348 {}} {258 0 1.173 0-2346 {}} {258 0 0 0-2341 {}} {256 0 0 0-2276 {}} {256 0 0 0-2244 {}} {128 0 0 0-2228 {}} {258 0 0 0-2219 {}} {258 0 0 0-2201 {}} {256 0 0 0-2152 {}} {256 0 0 0-2116 {}} {258 0 0 0-2087 {}} {258 0 0 0-2072 {}} {256 0 0 0-2006 {}} {256 0 0 0-1974 {}} {258 0 0 0-1948 {}} {258 0 0 0-1936 {}} {256 0 0 0-1892 {}} {256 0 0 0-1852 {}}} SUCCS {{774 0 1.173 0-1852 {}} {774 0 1.173 0-1892 {}} {774 0 0 0-1936 {}} {774 0 0 0-1948 {}} {774 0 1.173 0-1974 {}} {774 0 1.173 0-2006 {}} {774 0 0 0-2072 {}} {774 0 0 0-2087 {}} {774 0 1.173 0-2116 {}} {774 0 1.173 0-2152 {}} {774 0 0 0-2201 {}} {774 0 0 0-2219 {}} {774 0 1.173 0-2244 {}} {774 0 1.173 0-2276 {}} {774 0 0 0-2341 {}} {774 0 0 0-2356 {}}} CYCLES {}}
set a(0-2357) {AREA_SCORE {} NAME COMP_LOOP:k:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-585 LOC {0 1.0 1 0.0 1 0.0 1 0.0 125 0.93051885} PREDS {{774 0 0 0-2360 {}}} SUCCS {{259 0 0 0-2358 {}} {256 0 0 0-2360 {}}} CYCLES {}}
set a(0-2358) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#3 TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-586 LOC {0 1.0 1 0.0 1 0.0 125 0.93051885} PREDS {{259 0 0 0-2357 {}}} SUCCS {{259 0 0 0-2359 {}}} CYCLES {}}
set a(0-2359) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(8,0,2,1,9) QUANTITY 1 NAME COMP_LOOP:acc#13 TYPE ACCU DELAY {0.55 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-587 LOC {1 0.0 1 0.93051885 1 0.93051885 1 0.964883771474359 125 0.964883771474359} PREDS {{259 0 0 0-2358 {}}} SUCCS {{259 0 0 0-2360 {}} {258 0 0 0-2361 {}}} CYCLES {}}
set a(0-2360) {AREA_SCORE {} NAME COMP_LOOP:asn(COMP_LOOP:k(10:2).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-588 LOC {91 0.0 94 0.0 94 0.0 94 0.0 125 1.0} PREDS {{772 0 0 0-2360 {}} {259 0 0 0-2359 {}} {256 0 0 0-2357 {}} {256 0 0 0-2298 {}} {256 0 0 0-2262 {}} {256 0 0 0-2231 {}} {128 0 0 0-2228 {}} {256 0 0 0-2223 {}} {256 0 0 0-2175 {}} {256 0 0 0-2138 {}} {256 0 0 0-2100 {}} {256 0 0 0-2091 {}} {256 0 0 0-2029 {}} {256 0 0 0-1992 {}} {256 0 0 0-1961 {}} {256 0 0 0-1952 {}} {256 0 0 0-1918 {}} {256 0 0 0-1878 {}} {256 0 0 0-1843 {}}} SUCCS {{774 0 0 0-1843 {}} {774 0 0 0-1878 {}} {774 0 0 0-1918 {}} {774 0 0 0-1952 {}} {774 0 0 0-1961 {}} {774 0 0 0-1992 {}} {774 0 0 0-2029 {}} {774 0 0 0-2091 {}} {774 0 0 0-2100 {}} {774 0 0 0-2138 {}} {774 0 0 0-2175 {}} {774 0 0 0-2223 {}} {774 0 0 0-2231 {}} {774 0 0 0-2262 {}} {774 0 0 0-2298 {}} {774 0 0 0-2357 {}} {772 0 0 0-2360 {}}} CYCLES {}}
set a(0-2361) {AREA_SCORE {} NAME COMP_LOOP:conc TYPE CONCATENATE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-589 LOC {1 0.034364975 1 0.9648838249999999 1 0.9648838249999999 125 0.9648838249999999} PREDS {{258 0 0 0-2359 {}}} SUCCS {{258 0 0 0-2365 {}}} CYCLES {}}
set a(0-2362) {AREA_SCORE {} NAME COMP_LOOP-1:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-590 LOC {0 1.0 1 0.9648838249999999 1 0.9648838249999999 125 0.9648838249999999} PREDS {} SUCCS {{259 0 0 0-2363 {}}} CYCLES {}}
set a(0-2363) {AREA_SCORE {} NAME COMP_LOOP-1:not#3 TYPE NOT PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-591 LOC {0 1.0 1 0.9648838249999999 1 0.9648838249999999 125 0.9648838249999999} PREDS {{259 0 0 0-2362 {}}} SUCCS {{259 0 0 0-2364 {}}} CYCLES {}}
set a(0-2364) {AREA_SCORE {} NAME COMP_LOOP-1:COMP_LOOP:conc TYPE CONCATENATE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-592 LOC {0 1.0 1 0.9648838249999999 1 0.9648838249999999 125 0.9648838249999999} PREDS {{259 0 0 0-2363 {}}} SUCCS {{259 0 0 0-2365 {}}} CYCLES {}}
set a(0-2365) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(11,0,11,0,11) QUANTITY 1 NAME COMP_LOOP-1:acc TYPE ACCU DELAY {0.56 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-593 LOC {1 0.034364975 1 0.9648838249999999 1 0.9648838249999999 1 0.9999999483974358 125 0.9999999483974358} PREDS {{259 0 0 0-2364 {}} {258 0 0 0-2361 {}}} SUCCS {{259 0 0 0-2366 {}}} CYCLES {}}
set a(0-2366) {AREA_SCORE {} NAME COMP_LOOP-1:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-594 LOC {1 0.06948114999999999 1 1.0 1 1.0 125 1.0} PREDS {{259 0 0 0-2365 {}}} SUCCS {{259 0 0 0-2367 {}}} CYCLES {}}
set a(0-2367) {AREA_SCORE {} NAME COMP_LOOP-1:not TYPE NOT PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-595 LOC {1 0.06948114999999999 94 0.0 94 0.0 125 1.0} PREDS {{259 0 0 0-2366 {}}} SUCCS {{259 0 0 0-2368 {}}} CYCLES {}}
set a(0-2368) {AREA_SCORE {} NAME COMP_LOOP:asn#34 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1788 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-596 LOC {91 0.0 94 0.0 94 0.0 94 0.0 125 1.0} PREDS {{772 0 0 0-2368 {}} {259 0 0 0-2367 {}} {128 0 0 0-2228 {}} {256 0 0 0-1839 {}}} SUCCS {{774 0 0 0-1839 {}} {772 0 0 0-2368 {}}} CYCLES {}}
set a(0-1788) {CHI {0-1797 0-1798 0-1799 0-1800 0-1801 0-1802 0-1803 0-1804 0-1805 0-1806 0-1807 0-1808 0-1809 0-1810 0-1811 0-1812 0-1813 0-1814 0-1815 0-1816 0-1817 0-1818 0-1819 0-1820 0-1821 0-1822 0-1823 0-1824 0-1825 0-1826 0-1827 0-1828 0-1829 0-1830 0-1831 0-1832 0-1833 0-1834 0-1835 0-1836 0-1837 0-1838 0-1839 0-1840 0-1841 0-1842 0-1843 0-1844 0-1845 0-1846 0-1847 0-1848 0-1849 0-1850 0-1851 0-1852 0-1853 0-1854 0-1855 0-1856 0-1857 0-1858 0-1859 0-1860 0-1861 0-1862 0-1863 0-1864 0-1865 0-1866 0-1867 0-1868 0-1869 0-1870 0-1871 0-1872 0-1873 0-1874 0-1875 0-1876 0-1877 0-1878 0-1879 0-1880 0-1881 0-1882 0-1883 0-1884 0-1885 0-1886 0-1887 0-1888 0-1889 0-1890 0-1891 0-1892 0-1893 0-1894 0-1895 0-1896 0-1897 0-1898 0-1899 0-1900 0-1901 0-1902 0-1903 0-1904 0-1905 0-1906 0-1907 0-1908 0-1909 0-1910 0-1911 0-1912 0-1913 0-1914 0-1915 0-1916 0-1917 0-1918 0-1919 0-1920 0-1921 0-1922 0-1923 0-1924 0-1925 0-1926 0-1927 0-1928 0-1929 0-1930 0-1931 0-1932 0-1933 0-1934 0-1935 0-1936 0-1937 0-1938 0-1939 0-1940 0-1941 0-1942 0-1943 0-1944 0-1945 0-1946 0-1947 0-1948 0-1949 0-1950 0-1951 0-1952 0-1953 0-1954 0-1955 0-1956 0-1957 0-1958 0-1959 0-1960 0-1961 0-1962 0-1963 0-1964 0-1965 0-1966 0-1967 0-1968 0-1969 0-1970 0-1971 0-1972 0-1973 0-1974 0-1975 0-1976 0-1977 0-1978 0-1979 0-1980 0-1981 0-1982 0-1983 0-1984 0-1985 0-1986 0-1987 0-1988 0-1989 0-1990 0-1991 0-1992 0-1993 0-1994 0-1995 0-1996 0-1997 0-1998 0-1999 0-2000 0-2001 0-2002 0-2003 0-2004 0-2005 0-2006 0-2007 0-2008 0-2009 0-2010 0-2011 0-2012 0-2013 0-2014 0-2015 0-2016 0-2017 0-2018 0-2019 0-2020 0-2021 0-2022 0-2023 0-2024 0-2025 0-2026 0-2027 0-2028 0-2029 0-2030 0-2031 0-2032 0-2033 0-2034 0-2035 0-2036 0-2037 0-2038 0-2039 0-2040 0-2041 0-2042 0-2043 0-2044 0-2045 0-2046 0-2047 0-2048 0-2049 0-2050 0-2051 0-2052 0-2053 0-2054 0-2055 0-2056 0-2057 0-2058 0-2059 0-2060 0-2061 0-2062 0-2063 0-2064 0-2065 0-2066 0-2067 0-2068 0-2069 0-2070 0-2071 0-2072 0-2073 0-2074 0-2075 0-2076 0-2077 0-2078 0-2079 0-2080 0-2081 0-2082 0-2083 0-2084 0-2085 0-2086 0-2087 0-2088 0-2089 0-2090 0-2091 0-2092 0-2093 0-2094 0-2095 0-2096 0-2097 0-2098 0-2099 0-2100 0-2101 0-2102 0-2103 0-2104 0-2105 0-2106 0-2107 0-2108 0-2109 0-2110 0-2111 0-2112 0-2113 0-2114 0-2115 0-2116 0-2117 0-2118 0-2119 0-2120 0-2121 0-2122 0-2123 0-2124 0-2125 0-2126 0-2127 0-2128 0-2129 0-2130 0-2131 0-2132 0-2133 0-2134 0-2135 0-2136 0-2137 0-2138 0-2139 0-2140 0-2141 0-2142 0-2143 0-2144 0-2145 0-2146 0-2147 0-2148 0-2149 0-2150 0-2151 0-2152 0-2153 0-2154 0-2155 0-2156 0-2157 0-2158 0-2159 0-2160 0-2161 0-2162 0-2163 0-2164 0-2165 0-2166 0-2167 0-2168 0-2169 0-2170 0-2171 0-2172 0-2173 0-2174 0-2175 0-2176 0-2177 0-2178 0-2179 0-2180 0-2181 0-2182 0-2183 0-2184 0-2185 0-2186 0-2187 0-2188 0-2189 0-2190 0-2191 0-2192 0-2193 0-2194 0-2195 0-2196 0-2197 0-2198 0-2199 0-2200 0-2201 0-2202 0-2203 0-2204 0-2205 0-2206 0-2207 0-2208 0-2209 0-2210 0-2211 0-2212 0-2213 0-2214 0-2215 0-2216 0-2217 0-2218 0-2219 0-2220 0-2221 0-2222 0-2223 0-2224 0-2225 0-2226 0-2227 0-2228 0-2229 0-2230 0-2231 0-2232 0-2233 0-2234 0-2235 0-2236 0-2237 0-2238 0-2239 0-2240 0-2241 0-2242 0-2243 0-2244 0-2245 0-2246 0-2247 0-2248 0-2249 0-2250 0-2251 0-2252 0-2253 0-2254 0-2255 0-2256 0-2257 0-2258 0-2259 0-2260 0-2261 0-2262 0-2263 0-2264 0-2265 0-2266 0-2267 0-2268 0-2269 0-2270 0-2271 0-2272 0-2273 0-2274 0-2275 0-2276 0-2277 0-2278 0-2279 0-2280 0-2281 0-2282 0-2283 0-2284 0-2285 0-2286 0-2287 0-2288 0-2289 0-2290 0-2291 0-2292 0-2293 0-2294 0-2295 0-2296 0-2297 0-2298 0-2299 0-2300 0-2301 0-2302 0-2303 0-2304 0-2305 0-2306 0-2307 0-2308 0-2309 0-2310 0-2311 0-2312 0-2313 0-2314 0-2315 0-2316 0-2317 0-2318 0-2319 0-2320 0-2321 0-2322 0-2323 0-2324 0-2325 0-2326 0-2327 0-2328 0-2329 0-2330 0-2331 0-2332 0-2333 0-2334 0-2335 0-2336 0-2337 0-2338 0-2339 0-2340 0-2341 0-2342 0-2343 0-2344 0-2345 0-2346 0-2347 0-2348 0-2349 0-2350 0-2351 0-2352 0-2353 0-2354 0-2355 0-2356 0-2357 0-2358 0-2359 0-2360 0-2361 0-2362 0-2363 0-2364 0-2365 0-2366 0-2367 0-2368} ITERATIONS 257 RESET_LATENCY {0 ?} CSTEPS 125 UNROLL 4 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {321250 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 32125 TOTAL_CYCLES_IN 321250 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 321250 NAME COMP_LOOP TYPE LOOP DELAY {6425020.00 ns} PAR 0-1787 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-597 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{259 0 0 0-1796 {}} {258 0 0 0-1795 {}} {774 0 0 0-2374 {}}} SUCCS {{772 0 0 0-1795 {}} {772 0 0 0-1796 {}} {131 0 0 0-2369 {}} {130 0 0 0-2370 {}} {130 0 0 0-2371 {}} {130 0 0 0-2372 {}} {130 0 0 0-2373 {}} {256 0 0 0-2374 {}}} CYCLES {}}
set a(0-2369) {AREA_SCORE {} NAME VEC_LOOP:j:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1787 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-598 LOC {0 1.0 0 1.0 0 1.0 0 1.0 1 0.9648838249999999} PREDS {{131 0 0 0-1788 {}} {774 0 0 0-2374 {}}} SUCCS {{259 0 0 0-2370 {}} {130 0 0 0-2373 {}} {256 0 0 0-2374 {}}} CYCLES {}}
set a(0-2370) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-1787 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-599 LOC {0 1.0 0 1.0 0 1.0 1 0.9648838249999999} PREDS {{259 0 0 0-2369 {}} {130 0 0 0-1788 {}}} SUCCS {{259 0 0 0-2371 {}} {130 0 0 0-2373 {}}} CYCLES {}}
set a(0-2371) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 2 NAME VEC_LOOP:acc#1 TYPE ACCU DELAY {0.56 ns} PAR 0-1787 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-600 LOC {1 0.0 1 0.9648838249999999 1 0.9648838249999999 1 0.9999999483974358 1 0.9999999483974358} PREDS {{259 0 0 0-2370 {}} {130 0 0 0-1788 {}}} SUCCS {{259 0 0 0-2372 {}} {130 0 0 0-2373 {}} {258 0 0 0-2374 {}}} CYCLES {}}
set a(0-2372) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-1787 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-601 LOC {1 0.035116175 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-2371 {}} {130 0 0 0-1788 {}}} SUCCS {{259 0 0 0-2373 {}}} CYCLES {}}
set a(0-2373) {AREA_SCORE {} NAME VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-1787 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-602 LOC {1 0.035116175 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-2372 {}} {130 0 0 0-2371 {}} {130 0 0 0-2370 {}} {130 0 0 0-2369 {}} {130 0 0 0-1788 {}}} SUCCS {{129 0 0 0-2374 {}}} CYCLES {}}
set a(0-2374) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1787 LOC {1 0.035116175 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-2374 {}} {129 0 0 0-2373 {}} {258 0 0 0-2371 {}} {256 0 0 0-2369 {}} {256 0 0 0-1788 {}}} SUCCS {{774 0 0 0-1788 {}} {774 0 0 0-2369 {}} {772 0 0 0-2374 {}}} CYCLES {}}
set a(0-1787) {CHI {0-1795 0-1796 0-1788 0-2369 0-2370 0-2371 0-2372 0-2373 0-2374} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 1 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {321260 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 1 TOTAL_CYCLES_IN 10 TOTAL_CYCLES_UNDER 321250 TOTAL_CYCLES 321260 NAME VEC_LOOP TYPE LOOP DELAY {6425220.00 ns} PAR 0-1786 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-603 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-1794 {}} {258 0 0 0-1793 {}} {130 0 0 0-1792 {}} {774 0 0 0-2383 {}}} SUCCS {{772 0 0 0-1794 {}} {131 0 0 0-2375 {}} {130 0 0 0-2376 {}} {130 0 0 0-2377 {}} {130 0 0 0-2378 {}} {130 0 0 0-2379 {}} {130 0 0 0-2380 {}} {130 0 0 0-2381 {}} {130 0 0 0-2382 {}} {256 0 0 0-2383 {}}} CYCLES {}}
set a(0-2375) {AREA_SCORE {} NAME STAGE_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1786 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-604 LOC {1 1.0 2 0.9507612249999999 2 0.9507612249999999 2 0.9507612249999999 2 0.9507612249999999} PREDS {{131 0 0 0-1787 {}} {774 0 0 0-2383 {}}} SUCCS {{259 0 0 0-2376 {}} {130 0 0 0-2382 {}} {256 0 0 0-2383 {}}} CYCLES {}}
set a(0-2376) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(4,0,1,1,4) QUANTITY 1 NAME STAGE_LOOP:acc#1 TYPE ACCU DELAY {0.25 ns} PAR 0-1786 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-605 LOC {2 0.0 2 0.9507612249999999 2 0.9507612249999999 2 0.9663861625 2 0.9663861625} PREDS {{259 0 0 0-2375 {}} {130 0 0 0-1787 {}}} SUCCS {{259 0 0 0-2377 {}} {130 0 0 0-2382 {}} {258 0 0 0-2383 {}}} CYCLES {}}
set a(0-2377) {AREA_SCORE {} NAME STAGE_LOOP:i:not TYPE NOT PAR 0-1786 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-606 LOC {2 0.015625 2 0.9663862249999999 2 0.9663862249999999 2 0.9663862249999999} PREDS {{259 0 0 0-2376 {}} {130 0 0 0-1787 {}}} SUCCS {{259 0 0 0-2378 {}} {130 0 0 0-2382 {}}} CYCLES {}}
set a(0-2378) {AREA_SCORE {} NAME STAGE_LOOP:i:conc TYPE CONCATENATE PAR 0-1786 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-607 LOC {2 0.015625 2 0.9663862249999999 2 0.9663862249999999 2 0.9663862249999999} PREDS {{259 0 0 0-2377 {}} {130 0 0 0-1787 {}}} SUCCS {{259 0 0 0-2379 {}} {130 0 0 0-2382 {}}} CYCLES {}}
set a(0-2379) {AREA_SCORE 5.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(5,0,2,1,5) QUANTITY 1 NAME STAGE_LOOP:acc TYPE ACCU DELAY {0.54 ns} PAR 0-1786 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-608 LOC {2 0.015625 2 0.9663862249999999 2 0.9663862249999999 2 0.9999999445512819 2 0.9999999445512819} PREDS {{259 0 0 0-2378 {}} {130 0 0 0-1787 {}}} SUCCS {{259 0 0 0-2380 {}} {130 0 0 0-2382 {}}} CYCLES {}}
set a(0-2380) {AREA_SCORE {} NAME STAGE_LOOP:slc(STAGE_LOOP:acc)(4) TYPE READSLICE PAR 0-1786 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-609 LOC {2 0.049238775 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2379 {}} {130 0 0 0-1787 {}}} SUCCS {{259 0 0 0-2381 {}} {130 0 0 0-2382 {}}} CYCLES {}}
set a(0-2381) {AREA_SCORE {} NAME STAGE_LOOP:not TYPE NOT PAR 0-1786 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-610 LOC {2 0.049238775 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2380 {}} {130 0 0 0-1787 {}}} SUCCS {{259 0 0 0-2382 {}}} CYCLES {}}
set a(0-2382) {AREA_SCORE {} NAME STAGE_LOOP:break(STAGE_LOOP) TYPE TERMINATE PAR 0-1786 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-611 LOC {2 0.049238775 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2381 {}} {130 0 0 0-2380 {}} {130 0 0 0-2379 {}} {130 0 0 0-2378 {}} {130 0 0 0-2377 {}} {130 0 0 0-2376 {}} {130 0 0 0-2375 {}} {130 0 0 0-1787 {}}} SUCCS {{129 0 0 0-2383 {}}} CYCLES {}}
set a(0-2383) {AREA_SCORE {} NAME asn(STAGE_LOOP:i(3:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1786 LOC {2 0.015625 2 0.9663862249999999 2 0.9663862249999999 2 0.9663862249999999 2 1.0} PREDS {{772 0 0 0-2383 {}} {129 0 0 0-2382 {}} {258 0 0 0-2376 {}} {256 0 0 0-2375 {}} {256 0 0 0-1787 {}} {256 0 0 0-1792 {}}} SUCCS {{774 0 0 0-1792 {}} {774 0 0 0-1787 {}} {774 0 0 0-2375 {}} {772 0 0 0-2383 {}}} CYCLES {}}
set a(0-1786) {CHI {0-1792 0-1793 0-1794 0-1787 0-2375 0-2376 0-2377 0-2378 0-2379 0-2380 0-2381 0-2382 0-2383} ITERATIONS 10 RESET_LATENCY {0 ?} CSTEPS 2 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {321280 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 20 TOTAL_CYCLES_IN 20 TOTAL_CYCLES_UNDER 321260 TOTAL_CYCLES 321280 NAME STAGE_LOOP TYPE LOOP DELAY {6425620.00 ns} PAR 0-1785 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-612 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-1791 {}} {130 0 0 0-1790 {}} {258 0 0 0-1789 {}}} SUCCS {{772 0 0 0-1791 {}} {131 0 0 0-2384 {}} {130 0 0 0-2385 {}} {130 0 0 0-2386 {}} {130 0 0 0-2387 {}} {130 0 0 0-2388 {}} {130 0 0 0-2389 {}} {130 0 0 0-2390 {}} {130 0 0 0-2391 {}} {130 0 0 0-2392 {}} {130 0 0 0-2393 {}} {130 0 0 0-2394 {}} {130 0 0 0-2395 {}} {130 0 0 0-2396 {}} {130 0 0 0-2397 {}} {130 0 0 0-2398 {}} {130 0 0 0-2399 {}} {130 0 0 0-2400 {}} {130 0 0 0-2401 {}} {130 0 0 0-2402 {}} {130 0 0 0-2403 {}} {130 0 0 0-2404 {}} {130 0 0 0-2405 {}} {130 0 0 0-2406 {}} {130 0 0 0-2407 {}} {130 0 0 0-2408 {}} {130 0 0 0-2409 {}} {130 0 0 0-2410 {}} {130 0 0 0-2411 {}} {130 0 0 0-2412 {}} {130 0 0 0-2413 {}}} CYCLES {}}
set a(0-2384) {AREA_SCORE {} NAME CHN TYPE {C-CORE PORT} PAR 0-1785 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-613 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-1786 {}} {128 0 0 0-2385 {}}} SUCCS {{259 0 0 0-2385 {}}} CYCLES {}}
set a(0-2385) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 10 NAME twiddle:io_sync(twiddle:rsc.triosy(0)(0)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1785 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-614 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-2385 {}} {259 0 0 0-2384 {}} {130 0 0 0-1786 {}}} SUCCS {{128 0 0 0-2384 {}} {772 0 0 0-2385 {}} {259 0 0 0-2386 {}}} CYCLES {}}
set a(0-2386) {AREA_SCORE {} NAME DataInp TYPE {C-CORE PORT} PAR 0-1785 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-615 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2385 {}} {130 0 0 0-1786 {}}} SUCCS {} CYCLES {}}
set a(0-2387) {AREA_SCORE {} NAME CHN#1 TYPE {C-CORE PORT} PAR 0-1785 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-616 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1786 {}} {128 0 0 0-2388 {}}} SUCCS {{259 0 0 0-2388 {}}} CYCLES {}}
set a(0-2388) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 10 NAME twiddle:io_sync(twiddle:rsc.triosy(0)(1)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1785 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-617 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-2388 {}} {259 0 0 0-2387 {}} {130 0 0 0-1786 {}}} SUCCS {{128 0 0 0-2387 {}} {772 0 0 0-2388 {}} {259 0 0 0-2389 {}}} CYCLES {}}
set a(0-2389) {AREA_SCORE {} NAME DataInp#1 TYPE {C-CORE PORT} PAR 0-1785 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-618 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2388 {}} {130 0 0 0-1786 {}}} SUCCS {} CYCLES {}}
set a(0-2390) {AREA_SCORE {} NAME CHN#2 TYPE {C-CORE PORT} PAR 0-1785 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-619 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1786 {}} {128 0 0 0-2391 {}}} SUCCS {{259 0 0 0-2391 {}}} CYCLES {}}
set a(0-2391) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 10 NAME twiddle:io_sync(twiddle:rsc.triosy(0)(2)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1785 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-620 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-2391 {}} {259 0 0 0-2390 {}} {130 0 0 0-1786 {}}} SUCCS {{128 0 0 0-2390 {}} {772 0 0 0-2391 {}} {259 0 0 0-2392 {}}} CYCLES {}}
set a(0-2392) {AREA_SCORE {} NAME DataInp#2 TYPE {C-CORE PORT} PAR 0-1785 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-621 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2391 {}} {130 0 0 0-1786 {}}} SUCCS {} CYCLES {}}
set a(0-2393) {AREA_SCORE {} NAME CHN#3 TYPE {C-CORE PORT} PAR 0-1785 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-622 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1786 {}} {128 0 0 0-2394 {}}} SUCCS {{259 0 0 0-2394 {}}} CYCLES {}}
set a(0-2394) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 10 NAME twiddle:io_sync(twiddle:rsc.triosy(0)(3)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1785 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-623 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-2394 {}} {259 0 0 0-2393 {}} {130 0 0 0-1786 {}}} SUCCS {{128 0 0 0-2393 {}} {772 0 0 0-2394 {}} {259 0 0 0-2395 {}}} CYCLES {}}
set a(0-2395) {AREA_SCORE {} NAME DataInp#3 TYPE {C-CORE PORT} PAR 0-1785 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-624 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2394 {}} {130 0 0 0-1786 {}}} SUCCS {} CYCLES {}}
set a(0-2396) {AREA_SCORE {} NAME CHN#4 TYPE {C-CORE PORT} PAR 0-1785 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-625 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1786 {}} {128 0 0 0-2397 {}}} SUCCS {{259 0 0 0-2397 {}}} CYCLES {}}
set a(0-2397) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 10 NAME r:io_sync(r:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1785 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-626 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-2397 {}} {259 0 0 0-2396 {}} {130 0 0 0-1786 {}} {256 0 0 0-1790 {}}} SUCCS {{774 0 0 0-1790 {}} {128 0 0 0-2396 {}} {772 0 0 0-2397 {}} {259 0 0 0-2398 {}}} CYCLES {}}
set a(0-2398) {AREA_SCORE {} NAME DataInp#4 TYPE {C-CORE PORT} PAR 0-1785 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-627 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2397 {}} {130 0 0 0-1786 {}}} SUCCS {} CYCLES {}}
set a(0-2399) {AREA_SCORE {} NAME CHN#5 TYPE {C-CORE PORT} PAR 0-1785 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-628 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1786 {}} {128 0 0 0-2400 {}}} SUCCS {{259 0 0 0-2400 {}}} CYCLES {}}
set a(0-2400) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 10 NAME p:io_sync(p:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1785 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-629 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-2400 {}} {259 0 0 0-2399 {}} {130 0 0 0-1786 {}} {256 0 0 0-1789 {}}} SUCCS {{774 0 0 0-1789 {}} {128 0 0 0-2399 {}} {772 0 0 0-2400 {}} {259 0 0 0-2401 {}}} CYCLES {}}
set a(0-2401) {AREA_SCORE {} NAME DataInp#5 TYPE {C-CORE PORT} PAR 0-1785 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-630 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2400 {}} {130 0 0 0-1786 {}}} SUCCS {} CYCLES {}}
set a(0-2402) {AREA_SCORE {} NAME CHN#6 TYPE {C-CORE PORT} PAR 0-1785 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-631 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1786 {}} {128 0 0 0-2403 {}}} SUCCS {{259 0 0 0-2403 {}}} CYCLES {}}
set a(0-2403) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 10 NAME vec:io_sync(vec:rsc.triosy(0)(0)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1785 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-632 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-2403 {}} {259 0 0 0-2402 {}} {130 0 0 0-1786 {}}} SUCCS {{128 0 0 0-2402 {}} {772 0 0 0-2403 {}} {259 0 0 0-2404 {}}} CYCLES {}}
set a(0-2404) {AREA_SCORE {} NAME DataInp#6 TYPE {C-CORE PORT} PAR 0-1785 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-633 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2403 {}} {130 0 0 0-1786 {}}} SUCCS {} CYCLES {}}
set a(0-2405) {AREA_SCORE {} NAME CHN#7 TYPE {C-CORE PORT} PAR 0-1785 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-634 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1786 {}} {128 0 0 0-2406 {}}} SUCCS {{259 0 0 0-2406 {}}} CYCLES {}}
set a(0-2406) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 10 NAME vec:io_sync(vec:rsc.triosy(0)(1)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1785 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-635 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-2406 {}} {259 0 0 0-2405 {}} {130 0 0 0-1786 {}}} SUCCS {{128 0 0 0-2405 {}} {772 0 0 0-2406 {}} {259 0 0 0-2407 {}}} CYCLES {}}
set a(0-2407) {AREA_SCORE {} NAME DataInp#7 TYPE {C-CORE PORT} PAR 0-1785 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-636 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2406 {}} {130 0 0 0-1786 {}}} SUCCS {} CYCLES {}}
set a(0-2408) {AREA_SCORE {} NAME CHN#8 TYPE {C-CORE PORT} PAR 0-1785 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-637 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1786 {}} {128 0 0 0-2409 {}}} SUCCS {{259 0 0 0-2409 {}}} CYCLES {}}
set a(0-2409) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 10 NAME vec:io_sync(vec:rsc.triosy(0)(2)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1785 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-638 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-2409 {}} {259 0 0 0-2408 {}} {130 0 0 0-1786 {}}} SUCCS {{128 0 0 0-2408 {}} {772 0 0 0-2409 {}} {259 0 0 0-2410 {}}} CYCLES {}}
set a(0-2410) {AREA_SCORE {} NAME DataInp#8 TYPE {C-CORE PORT} PAR 0-1785 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-639 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2409 {}} {130 0 0 0-1786 {}}} SUCCS {} CYCLES {}}
set a(0-2411) {AREA_SCORE {} NAME CHN#9 TYPE {C-CORE PORT} PAR 0-1785 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-640 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1786 {}} {128 0 0 0-2412 {}}} SUCCS {{259 0 0 0-2412 {}}} CYCLES {}}
set a(0-2412) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 10 NAME vec:io_sync(vec:rsc.triosy(0)(3)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1785 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-641 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-2412 {}} {259 0 0 0-2411 {}} {130 0 0 0-1786 {}}} SUCCS {{128 0 0 0-2411 {}} {772 0 0 0-2412 {}} {259 0 0 0-2413 {}}} CYCLES {}}
set a(0-2413) {AREA_SCORE {} NAME DataInp#9 TYPE {C-CORE PORT} PAR 0-1785 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-642 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2412 {}} {130 0 0 0-1786 {}}} SUCCS {} CYCLES {}}
set a(0-1785) {CHI {0-1789 0-1790 0-1791 0-1786 0-2384 0-2385 0-2386 0-2387 0-2388 0-2389 0-2390 0-2391 0-2392 0-2393 0-2394 0-2395 0-2396 0-2397 0-2398 0-2399 0-2400 0-2401 0-2402 0-2403 0-2404 0-2405 0-2406 0-2407 0-2408 0-2409 0-2410 0-2411 0-2412 0-2413} ITERATIONS Infinite LATENCY {321277 ?} RESET_LATENCY {0 ?} CSTEPS 2 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {321282 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 2 TOTAL_CYCLES_IN 2 TOTAL_CYCLES_UNDER 321280 TOTAL_CYCLES 321282 NAME main TYPE LOOP DELAY {6425660.00 ns} PAR 0-1784 XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-643 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-1784) {CHI 0-1785 ITERATIONS Infinite LATENCY {321277 ?} RESET_LATENCY {0 ?} CSTEPS 0 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {321282 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 321282 TOTAL_CYCLES 321282 NAME core:rlp TYPE LOOP DELAY {6425660.00 ns} PAR {} XREFS 3950f89d-32bb-48c5-96ce-e917908df5e7-644 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-1784-TOTALCYCLES) {321282}
set a(0-1784-QMOD) {ccs_in(5,64) 0-1789 ccs_in(6,64) 0-1790 mgc_shift_l(1,0,4,11) {0-1793 0-2174} mgc_add(8,0,8,0,8) 0-1845 BLOCK_1R1W_RBW_rwport(9,8,64,256,256,64,1) {0-1849 0-1886 0-1930 0-1945 0-1968 0-2000 0-2066 0-2081 0-2110 0-2146 0-2195 0-2213 0-2238 0-2270 0-2335 0-2350} BLOCK_1R1W_RBW_rwport(10,8,64,256,256,64,1) {0-1850 0-1888 0-1932 0-1946 0-1970 0-2002 0-2068 0-2083 0-2112 0-2148 0-2197 0-2215 0-2240 0-2272 0-2337 0-2352} BLOCK_1R1W_RBW_rwport(11,8,64,256,256,64,1) {0-1851 0-1890 0-1934 0-1947 0-1972 0-2004 0-2070 0-2085 0-2114 0-2150 0-2199 0-2217 0-2242 0-2274 0-2339 0-2354} BLOCK_1R1W_RBW_rwport(12,8,64,256,256,64,1) {0-1852 0-1892 0-1936 0-1948 0-1974 0-2006 0-2072 0-2087 0-2116 0-2152 0-2201 0-2219 0-2244 0-2276 0-2341 0-2356} mgc_mux1hot(64,4) {0-1875 0-1907 0-1989 0-2021 0-2057 0-2135 0-2167 0-2259 0-2291 0-2326} mgc_add3(10,0,10,0,11,0,11) {0-1881 0-1995 0-2141 0-2265} mgc_add(64,0,64,0,64) {0-1909 0-1937 0-2023 0-2073 0-2169 0-2202 0-2293 0-2342} modulo_7c916ad59326b02df02b1a80099f3e2761bb() {0-1912 0-1925 0-1940 0-2026 0-2061 0-2076 0-2172 0-2190 0-2205 0-2296 0-2330 0-2345} mgc_add(4,0,4,0,4) 0-1916 mgc_shift_l(1,0,4,10) {0-1917 0-2028} mgc_mul(10,0,10,0,10) 0-1920 BLOCK_1R1W_RBW_rport(13,8,64,256,256,64,1) {0-1921 0-2036 0-2182 0-2305} mgc_mul(64,0,64,0,64) {0-1922 0-2032 0-2058 0-2178 0-2187 0-2301 0-2327} mgc_add(11,0,10,0,11) {0-1955 0-2094 0-2371} mgc_add(10,0,10,0,10) {0-1964 0-2234} BLOCK_1R1W_RBW_rport(14,8,64,256,256,64,1) {0-2038 0-2307} BLOCK_1R1W_RBW_rport(15,8,64,256,256,64,1) {0-2040 0-2184 0-2309} BLOCK_1R1W_RBW_rport(16,8,64,256,256,64,1) {0-2042 0-2311} mgc_add(9,0,9,0,9) {0-2103 0-2225} mgc_mux(64,1,2) 0-2186 mgc_add(8,0,2,1,9) 0-2359 mgc_add(11,0,11,0,11) 0-2365 mgc_add(4,0,1,1,4) 0-2376 mgc_add(5,0,2,1,5) 0-2379 mgc_io_sync(0) {0-2385 0-2388 0-2391 0-2394 0-2397 0-2400 0-2403 0-2406 0-2409 0-2412}}
set a(0-1784-PROC_NAME) {core}
set a(0-1784-HIER_NAME) {/inPlaceNTT_DIF/core}
set a(TOP_INDEX) {0}
set a(TOP) {0-1784}

