--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf nexys3.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2608 paths analyzed, 142 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.564ns.
--------------------------------------------------------------------------------

Paths for end point clock_controller/cnt_25mhz_29 (SLICE_X12Y34.SR), 63 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_controller/cnt_25mhz_0 (FF)
  Destination:          clock_controller/cnt_25mhz_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.508ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.431 - 0.452)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_controller/cnt_25mhz_0 to clock_controller/cnt_25mhz_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.AQ      Tcko                  0.408   clock_controller/cnt_25mhz<3>
                                                       clock_controller/cnt_25mhz_0
    SLICE_X14Y30.A1      net (fanout=2)        1.016   clock_controller/cnt_25mhz<0>
    SLICE_X14Y30.COUT    Topcya                0.379   clock_controller/Mcompar_n0000_cy<3>
                                                       clock_controller/Mcompar_n0000_lut<0>
                                                       clock_controller/Mcompar_n0000_cy<3>
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   clock_controller/Mcompar_n0000_cy<3>
    SLICE_X14Y31.CMUX    Tcinc                 0.284   clock_controller/Mcompar_n0000_cy<6>
                                                       clock_controller/Mcompar_n0000_cy<6>
    SLICE_X12Y34.SR      net (fanout=9)        0.963   clock_controller/Mcompar_n0000_cy<6>
    SLICE_X12Y34.CLK     Tsrck                 0.455   clock_controller/cnt_25mhz<31>
                                                       clock_controller/cnt_25mhz_29
    -------------------------------------------------  ---------------------------
    Total                                      3.508ns (1.526ns logic, 1.982ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_controller/cnt_25mhz_4 (FF)
  Destination:          clock_controller/cnt_25mhz_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.357ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.431 - 0.454)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_controller/cnt_25mhz_4 to clock_controller/cnt_25mhz_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y28.AQ      Tcko                  0.408   clock_controller/cnt_25mhz<7>
                                                       clock_controller/cnt_25mhz_4
    SLICE_X14Y30.A2      net (fanout=2)        0.858   clock_controller/cnt_25mhz<4>
    SLICE_X14Y30.COUT    Topcya                0.386   clock_controller/Mcompar_n0000_cy<3>
                                                       clock_controller/Mcompar_n0000_lutdi
                                                       clock_controller/Mcompar_n0000_cy<3>
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   clock_controller/Mcompar_n0000_cy<3>
    SLICE_X14Y31.CMUX    Tcinc                 0.284   clock_controller/Mcompar_n0000_cy<6>
                                                       clock_controller/Mcompar_n0000_cy<6>
    SLICE_X12Y34.SR      net (fanout=9)        0.963   clock_controller/Mcompar_n0000_cy<6>
    SLICE_X12Y34.CLK     Tsrck                 0.455   clock_controller/cnt_25mhz<31>
                                                       clock_controller/cnt_25mhz_29
    -------------------------------------------------  ---------------------------
    Total                                      3.357ns (1.533ns logic, 1.824ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_controller/cnt_25mhz_4 (FF)
  Destination:          clock_controller/cnt_25mhz_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.350ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.431 - 0.454)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_controller/cnt_25mhz_4 to clock_controller/cnt_25mhz_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y28.AQ      Tcko                  0.408   clock_controller/cnt_25mhz<7>
                                                       clock_controller/cnt_25mhz_4
    SLICE_X14Y30.A2      net (fanout=2)        0.858   clock_controller/cnt_25mhz<4>
    SLICE_X14Y30.COUT    Topcya                0.379   clock_controller/Mcompar_n0000_cy<3>
                                                       clock_controller/Mcompar_n0000_lut<0>
                                                       clock_controller/Mcompar_n0000_cy<3>
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   clock_controller/Mcompar_n0000_cy<3>
    SLICE_X14Y31.CMUX    Tcinc                 0.284   clock_controller/Mcompar_n0000_cy<6>
                                                       clock_controller/Mcompar_n0000_cy<6>
    SLICE_X12Y34.SR      net (fanout=9)        0.963   clock_controller/Mcompar_n0000_cy<6>
    SLICE_X12Y34.CLK     Tsrck                 0.455   clock_controller/cnt_25mhz<31>
                                                       clock_controller/cnt_25mhz_29
    -------------------------------------------------  ---------------------------
    Total                                      3.350ns (1.526ns logic, 1.824ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------

Paths for end point clock_controller/cnt_25mhz_28 (SLICE_X12Y34.SR), 63 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_controller/cnt_25mhz_0 (FF)
  Destination:          clock_controller/cnt_25mhz_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.497ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.431 - 0.452)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_controller/cnt_25mhz_0 to clock_controller/cnt_25mhz_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.AQ      Tcko                  0.408   clock_controller/cnt_25mhz<3>
                                                       clock_controller/cnt_25mhz_0
    SLICE_X14Y30.A1      net (fanout=2)        1.016   clock_controller/cnt_25mhz<0>
    SLICE_X14Y30.COUT    Topcya                0.379   clock_controller/Mcompar_n0000_cy<3>
                                                       clock_controller/Mcompar_n0000_lut<0>
                                                       clock_controller/Mcompar_n0000_cy<3>
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   clock_controller/Mcompar_n0000_cy<3>
    SLICE_X14Y31.CMUX    Tcinc                 0.284   clock_controller/Mcompar_n0000_cy<6>
                                                       clock_controller/Mcompar_n0000_cy<6>
    SLICE_X12Y34.SR      net (fanout=9)        0.963   clock_controller/Mcompar_n0000_cy<6>
    SLICE_X12Y34.CLK     Tsrck                 0.444   clock_controller/cnt_25mhz<31>
                                                       clock_controller/cnt_25mhz_28
    -------------------------------------------------  ---------------------------
    Total                                      3.497ns (1.515ns logic, 1.982ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_controller/cnt_25mhz_4 (FF)
  Destination:          clock_controller/cnt_25mhz_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.346ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.431 - 0.454)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_controller/cnt_25mhz_4 to clock_controller/cnt_25mhz_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y28.AQ      Tcko                  0.408   clock_controller/cnt_25mhz<7>
                                                       clock_controller/cnt_25mhz_4
    SLICE_X14Y30.A2      net (fanout=2)        0.858   clock_controller/cnt_25mhz<4>
    SLICE_X14Y30.COUT    Topcya                0.386   clock_controller/Mcompar_n0000_cy<3>
                                                       clock_controller/Mcompar_n0000_lutdi
                                                       clock_controller/Mcompar_n0000_cy<3>
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   clock_controller/Mcompar_n0000_cy<3>
    SLICE_X14Y31.CMUX    Tcinc                 0.284   clock_controller/Mcompar_n0000_cy<6>
                                                       clock_controller/Mcompar_n0000_cy<6>
    SLICE_X12Y34.SR      net (fanout=9)        0.963   clock_controller/Mcompar_n0000_cy<6>
    SLICE_X12Y34.CLK     Tsrck                 0.444   clock_controller/cnt_25mhz<31>
                                                       clock_controller/cnt_25mhz_28
    -------------------------------------------------  ---------------------------
    Total                                      3.346ns (1.522ns logic, 1.824ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.603ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_controller/cnt_25mhz_4 (FF)
  Destination:          clock_controller/cnt_25mhz_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.339ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.431 - 0.454)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_controller/cnt_25mhz_4 to clock_controller/cnt_25mhz_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y28.AQ      Tcko                  0.408   clock_controller/cnt_25mhz<7>
                                                       clock_controller/cnt_25mhz_4
    SLICE_X14Y30.A2      net (fanout=2)        0.858   clock_controller/cnt_25mhz<4>
    SLICE_X14Y30.COUT    Topcya                0.379   clock_controller/Mcompar_n0000_cy<3>
                                                       clock_controller/Mcompar_n0000_lut<0>
                                                       clock_controller/Mcompar_n0000_cy<3>
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   clock_controller/Mcompar_n0000_cy<3>
    SLICE_X14Y31.CMUX    Tcinc                 0.284   clock_controller/Mcompar_n0000_cy<6>
                                                       clock_controller/Mcompar_n0000_cy<6>
    SLICE_X12Y34.SR      net (fanout=9)        0.963   clock_controller/Mcompar_n0000_cy<6>
    SLICE_X12Y34.CLK     Tsrck                 0.444   clock_controller/cnt_25mhz<31>
                                                       clock_controller/cnt_25mhz_28
    -------------------------------------------------  ---------------------------
    Total                                      3.339ns (1.515ns logic, 1.824ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------

Paths for end point clock_controller/cnt_25mhz_30 (SLICE_X12Y34.SR), 63 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_controller/cnt_25mhz_0 (FF)
  Destination:          clock_controller/cnt_25mhz_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.474ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.431 - 0.452)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_controller/cnt_25mhz_0 to clock_controller/cnt_25mhz_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.AQ      Tcko                  0.408   clock_controller/cnt_25mhz<3>
                                                       clock_controller/cnt_25mhz_0
    SLICE_X14Y30.A1      net (fanout=2)        1.016   clock_controller/cnt_25mhz<0>
    SLICE_X14Y30.COUT    Topcya                0.379   clock_controller/Mcompar_n0000_cy<3>
                                                       clock_controller/Mcompar_n0000_lut<0>
                                                       clock_controller/Mcompar_n0000_cy<3>
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   clock_controller/Mcompar_n0000_cy<3>
    SLICE_X14Y31.CMUX    Tcinc                 0.284   clock_controller/Mcompar_n0000_cy<6>
                                                       clock_controller/Mcompar_n0000_cy<6>
    SLICE_X12Y34.SR      net (fanout=9)        0.963   clock_controller/Mcompar_n0000_cy<6>
    SLICE_X12Y34.CLK     Tsrck                 0.421   clock_controller/cnt_25mhz<31>
                                                       clock_controller/cnt_25mhz_30
    -------------------------------------------------  ---------------------------
    Total                                      3.474ns (1.492ns logic, 1.982ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_controller/cnt_25mhz_4 (FF)
  Destination:          clock_controller/cnt_25mhz_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.323ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.431 - 0.454)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_controller/cnt_25mhz_4 to clock_controller/cnt_25mhz_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y28.AQ      Tcko                  0.408   clock_controller/cnt_25mhz<7>
                                                       clock_controller/cnt_25mhz_4
    SLICE_X14Y30.A2      net (fanout=2)        0.858   clock_controller/cnt_25mhz<4>
    SLICE_X14Y30.COUT    Topcya                0.386   clock_controller/Mcompar_n0000_cy<3>
                                                       clock_controller/Mcompar_n0000_lutdi
                                                       clock_controller/Mcompar_n0000_cy<3>
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   clock_controller/Mcompar_n0000_cy<3>
    SLICE_X14Y31.CMUX    Tcinc                 0.284   clock_controller/Mcompar_n0000_cy<6>
                                                       clock_controller/Mcompar_n0000_cy<6>
    SLICE_X12Y34.SR      net (fanout=9)        0.963   clock_controller/Mcompar_n0000_cy<6>
    SLICE_X12Y34.CLK     Tsrck                 0.421   clock_controller/cnt_25mhz<31>
                                                       clock_controller/cnt_25mhz_30
    -------------------------------------------------  ---------------------------
    Total                                      3.323ns (1.499ns logic, 1.824ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_controller/cnt_25mhz_4 (FF)
  Destination:          clock_controller/cnt_25mhz_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.316ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.431 - 0.454)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_controller/cnt_25mhz_4 to clock_controller/cnt_25mhz_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y28.AQ      Tcko                  0.408   clock_controller/cnt_25mhz<7>
                                                       clock_controller/cnt_25mhz_4
    SLICE_X14Y30.A2      net (fanout=2)        0.858   clock_controller/cnt_25mhz<4>
    SLICE_X14Y30.COUT    Topcya                0.379   clock_controller/Mcompar_n0000_cy<3>
                                                       clock_controller/Mcompar_n0000_lut<0>
                                                       clock_controller/Mcompar_n0000_cy<3>
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   clock_controller/Mcompar_n0000_cy<3>
    SLICE_X14Y31.CMUX    Tcinc                 0.284   clock_controller/Mcompar_n0000_cy<6>
                                                       clock_controller/Mcompar_n0000_cy<6>
    SLICE_X12Y34.SR      net (fanout=9)        0.963   clock_controller/Mcompar_n0000_cy<6>
    SLICE_X12Y34.CLK     Tsrck                 0.421   clock_controller/cnt_25mhz<31>
                                                       clock_controller/cnt_25mhz_30
    -------------------------------------------------  ---------------------------
    Total                                      3.316ns (1.492ns logic, 1.824ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clock_controller/cnt_25mhz_31 (SLICE_X12Y34.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_controller/cnt_25mhz_31 (FF)
  Destination:          clock_controller/cnt_25mhz_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_controller/cnt_25mhz_31 to clock_controller/cnt_25mhz_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y34.DQ      Tcko                  0.200   clock_controller/cnt_25mhz<31>
                                                       clock_controller/cnt_25mhz_31
    SLICE_X12Y34.D6      net (fanout=2)        0.026   clock_controller/cnt_25mhz<31>
    SLICE_X12Y34.CLK     Tah         (-Th)    -0.237   clock_controller/cnt_25mhz<31>
                                                       clock_controller/cnt_25mhz<31>_rt
                                                       clock_controller/Mcount_cnt_25mhz_xor<31>
                                                       clock_controller/cnt_25mhz_31
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.437ns logic, 0.026ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point clock_controller/cnt_25mhz_13 (SLICE_X12Y30.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_controller/cnt_25mhz_13 (FF)
  Destination:          clock_controller/cnt_25mhz_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_controller/cnt_25mhz_13 to clock_controller/cnt_25mhz_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.BQ      Tcko                  0.200   clock_controller/cnt_25mhz<15>
                                                       clock_controller/cnt_25mhz_13
    SLICE_X12Y30.B5      net (fanout=2)        0.075   clock_controller/cnt_25mhz<13>
    SLICE_X12Y30.CLK     Tah         (-Th)    -0.234   clock_controller/cnt_25mhz<15>
                                                       clock_controller/cnt_25mhz<13>_rt
                                                       clock_controller/Mcount_cnt_25mhz_cy<15>
                                                       clock_controller/cnt_25mhz_13
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.434ns logic, 0.075ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------

Paths for end point clock_controller/cnt_25mhz_9 (SLICE_X12Y29.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.510ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_controller/cnt_25mhz_9 (FF)
  Destination:          clock_controller/cnt_25mhz_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.510ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_controller/cnt_25mhz_9 to clock_controller/cnt_25mhz_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.BQ      Tcko                  0.200   clock_controller/cnt_25mhz<11>
                                                       clock_controller/cnt_25mhz_9
    SLICE_X12Y29.B5      net (fanout=2)        0.076   clock_controller/cnt_25mhz<9>
    SLICE_X12Y29.CLK     Tah         (-Th)    -0.234   clock_controller/cnt_25mhz<11>
                                                       clock_controller/cnt_25mhz<9>_rt
                                                       clock_controller/Mcount_cnt_25mhz_cy<11>
                                                       clock_controller/cnt_25mhz_9
    -------------------------------------------------  ---------------------------
    Total                                      0.510ns (0.434ns logic, 0.076ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clock_controller/cnt_25mhz<3>/CLK
  Logical resource: clock_controller/cnt_25mhz_0/CK
  Location pin: SLICE_X12Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clock_controller/cnt_25mhz<3>/CLK
  Logical resource: clock_controller/cnt_25mhz_1/CK
  Location pin: SLICE_X12Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.564|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2608 paths, 0 nets, and 92 connections

Design statistics:
   Minimum period:   3.564ns{1}   (Maximum frequency: 280.584MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 26 18:20:41 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 219 MB



