Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Aug 13 16:45:16 2024
| Host         : DESKTOP-VQQPT2C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file dht11_test_top_timing_summary_routed.rpt -pb dht11_test_top_timing_summary_routed.pb -rpx dht11_test_top_timing_summary_routed.rpx -warn_on_violation
| Design       : dht11_test_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.590        0.000                      0                  237        0.176        0.000                      0                  237        4.500        0.000                       0                   140  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.590        0.000                      0                  237        0.176        0.000                      0                  237        4.500        0.000                       0                   140  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.590ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.590ns  (required time - arrival time)
  Source:                 dht/count_microsec_reg[12]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dht/next_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.186ns  (logic 1.079ns (25.774%)  route 3.107ns (74.226%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns = ( 10.142 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.621    10.142    dht/CLK
    SLICE_X1Y22          FDCE                                         r  dht/count_microsec_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDCE (Prop_fdce_C_Q)         0.459    10.601 r  dht/count_microsec_reg[12]/Q
                         net (fo=4, routed)           0.665    11.266    dht/count_microsec_reg[12]
    SLICE_X3Y21          LUT4 (Prop_lut4_I1_O)        0.124    11.390 r  dht/temp_data[0]_i_3/O
                         net (fo=3, routed)           0.673    12.062    dht/temp_data[0]_i_3_n_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I0_O)        0.124    12.186 r  dht/next_state[5]_i_10/O
                         net (fo=1, routed)           0.311    12.497    dht/next_state[5]_i_10_n_0
    SLICE_X4Y20          LUT4 (Prop_lut4_I0_O)        0.124    12.621 r  dht/next_state[5]_i_7/O
                         net (fo=10, routed)          0.480    13.101    dht/ed_dht/temperature_reg[0]
    SLICE_X2Y21          LUT2 (Prop_lut2_I0_O)        0.124    13.225 f  dht/ed_dht/next_state[5]_i_3/O
                         net (fo=9, routed)           0.657    13.882    dht/ed_dht/next_state[5]_i_3_n_0
    SLICE_X0Y20          LUT6 (Prop_lut6_I0_O)        0.124    14.006 r  dht/ed_dht/next_state[5]_i_1/O
                         net (fo=6, routed)           0.323    14.329    dht/next_state
    SLICE_X2Y20          FDPE                                         r  dht/next_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.508    14.849    dht/CLK
    SLICE_X2Y20          FDPE                                         r  dht/next_state_reg[0]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y20          FDPE (Setup_fdpe_C_CE)      -0.169    14.919    dht/next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                         -14.329    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.590ns  (required time - arrival time)
  Source:                 dht/count_microsec_reg[12]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dht/next_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.186ns  (logic 1.079ns (25.774%)  route 3.107ns (74.226%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns = ( 10.142 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.621    10.142    dht/CLK
    SLICE_X1Y22          FDCE                                         r  dht/count_microsec_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDCE (Prop_fdce_C_Q)         0.459    10.601 r  dht/count_microsec_reg[12]/Q
                         net (fo=4, routed)           0.665    11.266    dht/count_microsec_reg[12]
    SLICE_X3Y21          LUT4 (Prop_lut4_I1_O)        0.124    11.390 r  dht/temp_data[0]_i_3/O
                         net (fo=3, routed)           0.673    12.062    dht/temp_data[0]_i_3_n_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I0_O)        0.124    12.186 r  dht/next_state[5]_i_10/O
                         net (fo=1, routed)           0.311    12.497    dht/next_state[5]_i_10_n_0
    SLICE_X4Y20          LUT4 (Prop_lut4_I0_O)        0.124    12.621 r  dht/next_state[5]_i_7/O
                         net (fo=10, routed)          0.480    13.101    dht/ed_dht/temperature_reg[0]
    SLICE_X2Y21          LUT2 (Prop_lut2_I0_O)        0.124    13.225 f  dht/ed_dht/next_state[5]_i_3/O
                         net (fo=9, routed)           0.657    13.882    dht/ed_dht/next_state[5]_i_3_n_0
    SLICE_X0Y20          LUT6 (Prop_lut6_I0_O)        0.124    14.006 r  dht/ed_dht/next_state[5]_i_1/O
                         net (fo=6, routed)           0.323    14.329    dht/next_state
    SLICE_X2Y20          FDCE                                         r  dht/next_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.508    14.849    dht/CLK
    SLICE_X2Y20          FDCE                                         r  dht/next_state_reg[1]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y20          FDCE (Setup_fdce_C_CE)      -0.169    14.919    dht/next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                         -14.329    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.590ns  (required time - arrival time)
  Source:                 dht/count_microsec_reg[12]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dht/next_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.186ns  (logic 1.079ns (25.774%)  route 3.107ns (74.226%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns = ( 10.142 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.621    10.142    dht/CLK
    SLICE_X1Y22          FDCE                                         r  dht/count_microsec_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDCE (Prop_fdce_C_Q)         0.459    10.601 r  dht/count_microsec_reg[12]/Q
                         net (fo=4, routed)           0.665    11.266    dht/count_microsec_reg[12]
    SLICE_X3Y21          LUT4 (Prop_lut4_I1_O)        0.124    11.390 r  dht/temp_data[0]_i_3/O
                         net (fo=3, routed)           0.673    12.062    dht/temp_data[0]_i_3_n_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I0_O)        0.124    12.186 r  dht/next_state[5]_i_10/O
                         net (fo=1, routed)           0.311    12.497    dht/next_state[5]_i_10_n_0
    SLICE_X4Y20          LUT4 (Prop_lut4_I0_O)        0.124    12.621 r  dht/next_state[5]_i_7/O
                         net (fo=10, routed)          0.480    13.101    dht/ed_dht/temperature_reg[0]
    SLICE_X2Y21          LUT2 (Prop_lut2_I0_O)        0.124    13.225 f  dht/ed_dht/next_state[5]_i_3/O
                         net (fo=9, routed)           0.657    13.882    dht/ed_dht/next_state[5]_i_3_n_0
    SLICE_X0Y20          LUT6 (Prop_lut6_I0_O)        0.124    14.006 r  dht/ed_dht/next_state[5]_i_1/O
                         net (fo=6, routed)           0.323    14.329    dht/next_state
    SLICE_X2Y20          FDCE                                         r  dht/next_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.508    14.849    dht/CLK
    SLICE_X2Y20          FDCE                                         r  dht/next_state_reg[2]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y20          FDCE (Setup_fdce_C_CE)      -0.169    14.919    dht/next_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                         -14.329    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.590ns  (required time - arrival time)
  Source:                 dht/count_microsec_reg[12]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dht/next_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.186ns  (logic 1.079ns (25.774%)  route 3.107ns (74.226%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns = ( 10.142 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.621    10.142    dht/CLK
    SLICE_X1Y22          FDCE                                         r  dht/count_microsec_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDCE (Prop_fdce_C_Q)         0.459    10.601 r  dht/count_microsec_reg[12]/Q
                         net (fo=4, routed)           0.665    11.266    dht/count_microsec_reg[12]
    SLICE_X3Y21          LUT4 (Prop_lut4_I1_O)        0.124    11.390 r  dht/temp_data[0]_i_3/O
                         net (fo=3, routed)           0.673    12.062    dht/temp_data[0]_i_3_n_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I0_O)        0.124    12.186 r  dht/next_state[5]_i_10/O
                         net (fo=1, routed)           0.311    12.497    dht/next_state[5]_i_10_n_0
    SLICE_X4Y20          LUT4 (Prop_lut4_I0_O)        0.124    12.621 r  dht/next_state[5]_i_7/O
                         net (fo=10, routed)          0.480    13.101    dht/ed_dht/temperature_reg[0]
    SLICE_X2Y21          LUT2 (Prop_lut2_I0_O)        0.124    13.225 f  dht/ed_dht/next_state[5]_i_3/O
                         net (fo=9, routed)           0.657    13.882    dht/ed_dht/next_state[5]_i_3_n_0
    SLICE_X0Y20          LUT6 (Prop_lut6_I0_O)        0.124    14.006 r  dht/ed_dht/next_state[5]_i_1/O
                         net (fo=6, routed)           0.323    14.329    dht/next_state
    SLICE_X2Y20          FDCE                                         r  dht/next_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.508    14.849    dht/CLK
    SLICE_X2Y20          FDCE                                         r  dht/next_state_reg[3]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y20          FDCE (Setup_fdce_C_CE)      -0.169    14.919    dht/next_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                         -14.329    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.590ns  (required time - arrival time)
  Source:                 dht/count_microsec_reg[12]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dht/next_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.186ns  (logic 1.079ns (25.774%)  route 3.107ns (74.226%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns = ( 10.142 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.621    10.142    dht/CLK
    SLICE_X1Y22          FDCE                                         r  dht/count_microsec_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDCE (Prop_fdce_C_Q)         0.459    10.601 r  dht/count_microsec_reg[12]/Q
                         net (fo=4, routed)           0.665    11.266    dht/count_microsec_reg[12]
    SLICE_X3Y21          LUT4 (Prop_lut4_I1_O)        0.124    11.390 r  dht/temp_data[0]_i_3/O
                         net (fo=3, routed)           0.673    12.062    dht/temp_data[0]_i_3_n_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I0_O)        0.124    12.186 r  dht/next_state[5]_i_10/O
                         net (fo=1, routed)           0.311    12.497    dht/next_state[5]_i_10_n_0
    SLICE_X4Y20          LUT4 (Prop_lut4_I0_O)        0.124    12.621 r  dht/next_state[5]_i_7/O
                         net (fo=10, routed)          0.480    13.101    dht/ed_dht/temperature_reg[0]
    SLICE_X2Y21          LUT2 (Prop_lut2_I0_O)        0.124    13.225 f  dht/ed_dht/next_state[5]_i_3/O
                         net (fo=9, routed)           0.657    13.882    dht/ed_dht/next_state[5]_i_3_n_0
    SLICE_X0Y20          LUT6 (Prop_lut6_I0_O)        0.124    14.006 r  dht/ed_dht/next_state[5]_i_1/O
                         net (fo=6, routed)           0.323    14.329    dht/next_state
    SLICE_X2Y20          FDCE                                         r  dht/next_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.508    14.849    dht/CLK
    SLICE_X2Y20          FDCE                                         r  dht/next_state_reg[4]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y20          FDCE (Setup_fdce_C_CE)      -0.169    14.919    dht/next_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                         -14.329    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.590ns  (required time - arrival time)
  Source:                 dht/count_microsec_reg[12]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dht/next_state_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.186ns  (logic 1.079ns (25.774%)  route 3.107ns (74.226%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns = ( 10.142 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.621    10.142    dht/CLK
    SLICE_X1Y22          FDCE                                         r  dht/count_microsec_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDCE (Prop_fdce_C_Q)         0.459    10.601 r  dht/count_microsec_reg[12]/Q
                         net (fo=4, routed)           0.665    11.266    dht/count_microsec_reg[12]
    SLICE_X3Y21          LUT4 (Prop_lut4_I1_O)        0.124    11.390 r  dht/temp_data[0]_i_3/O
                         net (fo=3, routed)           0.673    12.062    dht/temp_data[0]_i_3_n_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I0_O)        0.124    12.186 r  dht/next_state[5]_i_10/O
                         net (fo=1, routed)           0.311    12.497    dht/next_state[5]_i_10_n_0
    SLICE_X4Y20          LUT4 (Prop_lut4_I0_O)        0.124    12.621 r  dht/next_state[5]_i_7/O
                         net (fo=10, routed)          0.480    13.101    dht/ed_dht/temperature_reg[0]
    SLICE_X2Y21          LUT2 (Prop_lut2_I0_O)        0.124    13.225 f  dht/ed_dht/next_state[5]_i_3/O
                         net (fo=9, routed)           0.657    13.882    dht/ed_dht/next_state[5]_i_3_n_0
    SLICE_X0Y20          LUT6 (Prop_lut6_I0_O)        0.124    14.006 r  dht/ed_dht/next_state[5]_i_1/O
                         net (fo=6, routed)           0.323    14.329    dht/next_state
    SLICE_X2Y20          FDCE                                         r  dht/next_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.508    14.849    dht/CLK
    SLICE_X2Y20          FDCE                                         r  dht/next_state_reg[5]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y20          FDCE (Setup_fdce_C_CE)      -0.169    14.919    dht/next_state_reg[5]
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                         -14.329    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.607ns  (required time - arrival time)
  Source:                 dht/count_microsec_reg[12]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dht/data_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.286ns  (logic 1.079ns (25.177%)  route 3.207ns (74.823%))
  Logic Levels:           5  (LUT2=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns = ( 10.142 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.621    10.142    dht/CLK
    SLICE_X1Y22          FDCE                                         r  dht/count_microsec_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDCE (Prop_fdce_C_Q)         0.459    10.601 f  dht/count_microsec_reg[12]/Q
                         net (fo=4, routed)           0.665    11.266    dht/count_microsec_reg[12]
    SLICE_X3Y21          LUT4 (Prop_lut4_I1_O)        0.124    11.390 f  dht/temp_data[0]_i_3/O
                         net (fo=3, routed)           0.673    12.062    dht/temp_data[0]_i_3_n_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I0_O)        0.124    12.186 f  dht/next_state[5]_i_10/O
                         net (fo=1, routed)           0.311    12.497    dht/next_state[5]_i_10_n_0
    SLICE_X4Y20          LUT4 (Prop_lut4_I0_O)        0.124    12.621 f  dht/next_state[5]_i_7/O
                         net (fo=10, routed)          0.480    13.101    dht/ed_dht/temperature_reg[0]
    SLICE_X2Y21          LUT2 (Prop_lut2_I0_O)        0.124    13.225 r  dht/ed_dht/next_state[5]_i_3/O
                         net (fo=9, routed)           0.601    13.826    dht/ed_dht/next_state[5]_i_3_n_0
    SLICE_X0Y18          LUT4 (Prop_lut4_I3_O)        0.124    13.950 r  dht/ed_dht/data_count[4]_i_1/O
                         net (fo=1, routed)           0.478    14.428    dht/ed_dht_n_2
    SLICE_X4Y17          FDCE                                         r  dht/data_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.509    14.850    dht/CLK
    SLICE_X4Y17          FDCE                                         r  dht/data_count_reg[4]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X4Y17          FDCE (Setup_fdce_C_D)       -0.040    15.035    dht/data_count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -14.428    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.616ns  (required time - arrival time)
  Source:                 dht/count_microsec_reg[20]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dht/humidity_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.111ns  (logic 1.079ns (26.246%)  route 3.032ns (73.754%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns = ( 10.139 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.618    10.139    dht/CLK
    SLICE_X1Y24          FDCE                                         r  dht/count_microsec_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.459    10.598 r  dht/count_microsec_reg[20]/Q
                         net (fo=3, routed)           0.970    11.568    dht/count_microsec_reg[20]
    SLICE_X2Y21          LUT5 (Prop_lut5_I2_O)        0.124    11.692 r  dht/next_state[5]_i_11/O
                         net (fo=3, routed)           0.185    11.877    dht/next_state[5]_i_11_n_0
    SLICE_X2Y21          LUT6 (Prop_lut6_I3_O)        0.124    12.001 r  dht/temp_data[0]_i_4/O
                         net (fo=2, routed)           0.455    12.455    dht/ed_dht/temp_data_reg[0]_1
    SLICE_X5Y19          LUT6 (Prop_lut6_I5_O)        0.124    12.579 r  dht/ed_dht/temp_data[0]_i_1/O
                         net (fo=3, routed)           0.593    13.172    dht/ed_dht/temp_data_reg[38][0]
    SLICE_X7Y20          LUT6 (Prop_lut6_I4_O)        0.124    13.296 f  dht/ed_dht/humidity[7]_i_3/O
                         net (fo=1, routed)           0.288    13.584    dht/ed_dht/humidity[7]_i_3_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I3_O)        0.124    13.708 r  dht/ed_dht/humidity[7]_i_1/O
                         net (fo=16, routed)          0.542    14.250    dht/ed_dht_n_63
    SLICE_X5Y20          FDRE                                         r  dht/humidity_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.506    14.847    dht/CLK
    SLICE_X5Y20          FDRE                                         r  dht/humidity_reg[4]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X5Y20          FDRE (Setup_fdre_C_CE)      -0.205    14.867    dht/humidity_reg[4]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                         -14.250    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.694ns  (required time - arrival time)
  Source:                 dht/count_microsec_reg[12]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dht/temp_data_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.050ns  (logic 0.955ns (23.582%)  route 3.095ns (76.418%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns = ( 10.142 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.621    10.142    dht/CLK
    SLICE_X1Y22          FDCE                                         r  dht/count_microsec_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDCE (Prop_fdce_C_Q)         0.459    10.601 f  dht/count_microsec_reg[12]/Q
                         net (fo=4, routed)           0.665    11.266    dht/count_microsec_reg[12]
    SLICE_X3Y21          LUT4 (Prop_lut4_I1_O)        0.124    11.390 f  dht/temp_data[0]_i_3/O
                         net (fo=3, routed)           0.673    12.062    dht/temp_data[0]_i_3_n_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I0_O)        0.124    12.186 f  dht/next_state[5]_i_10/O
                         net (fo=1, routed)           0.311    12.497    dht/next_state[5]_i_10_n_0
    SLICE_X4Y20          LUT4 (Prop_lut4_I0_O)        0.124    12.621 f  dht/next_state[5]_i_7/O
                         net (fo=10, routed)          0.557    13.178    dht/next_state[5]_i_7_n_0
    SLICE_X3Y20          LUT2 (Prop_lut2_I1_O)        0.124    13.302 r  dht/temp_data[39]_i_1/O
                         net (fo=40, routed)          0.890    14.192    dht/temp_data
    SLICE_X0Y17          FDCE                                         r  dht/temp_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.511    14.852    dht/CLK
    SLICE_X0Y17          FDCE                                         r  dht/temp_data_reg[10]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X0Y17          FDCE (Setup_fdce_C_CE)      -0.205    14.886    dht/temp_data_reg[10]
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                         -14.192    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.694ns  (required time - arrival time)
  Source:                 dht/count_microsec_reg[12]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dht/temp_data_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.050ns  (logic 0.955ns (23.582%)  route 3.095ns (76.418%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns = ( 10.142 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.621    10.142    dht/CLK
    SLICE_X1Y22          FDCE                                         r  dht/count_microsec_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDCE (Prop_fdce_C_Q)         0.459    10.601 f  dht/count_microsec_reg[12]/Q
                         net (fo=4, routed)           0.665    11.266    dht/count_microsec_reg[12]
    SLICE_X3Y21          LUT4 (Prop_lut4_I1_O)        0.124    11.390 f  dht/temp_data[0]_i_3/O
                         net (fo=3, routed)           0.673    12.062    dht/temp_data[0]_i_3_n_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I0_O)        0.124    12.186 f  dht/next_state[5]_i_10/O
                         net (fo=1, routed)           0.311    12.497    dht/next_state[5]_i_10_n_0
    SLICE_X4Y20          LUT4 (Prop_lut4_I0_O)        0.124    12.621 f  dht/next_state[5]_i_7/O
                         net (fo=10, routed)          0.557    13.178    dht/next_state[5]_i_7_n_0
    SLICE_X3Y20          LUT2 (Prop_lut2_I1_O)        0.124    13.302 r  dht/temp_data[39]_i_1/O
                         net (fo=40, routed)          0.890    14.192    dht/temp_data
    SLICE_X1Y17          FDCE                                         r  dht/temp_data_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.511    14.852    dht/CLK
    SLICE_X1Y17          FDCE                                         r  dht/temp_data_reg[18]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X1Y17          FDCE (Setup_fdce_C_CE)      -0.205    14.886    dht/temp_data_reg[18]
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                         -14.192    
  -------------------------------------------------------------------
                         slack                                  0.694    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 dht/temp_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dht/temp_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.005%)  route 0.124ns (39.995%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.586     1.469    dht/CLK
    SLICE_X4Y18          FDCE                                         r  dht/temp_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  dht/temp_data_reg[5]/Q
                         net (fo=3, routed)           0.124     1.734    dht/ed_dht/humidity_reg[7][5]
    SLICE_X6Y18          LUT6 (Prop_lut6_I0_O)        0.045     1.779 r  dht/ed_dht/temp_data[6]_i_1/O
                         net (fo=1, routed)           0.000     1.779    dht/ed_dht_n_40
    SLICE_X6Y18          FDCE                                         r  dht/temp_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.855     1.982    dht/CLK
    SLICE_X6Y18          FDCE                                         r  dht/temp_data_reg[6]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X6Y18          FDCE (Hold_fdce_C_D)         0.120     1.603    dht/temp_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 fnd/rc/clk_div_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd/rc/ed/ff_current_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.291%)  route 0.129ns (47.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.554     1.437    fnd/rc/CLK
    SLICE_X11Y23         FDRE                                         r  fnd/rc/clk_div_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  fnd/rc/clk_div_reg[16]/Q
                         net (fo=2, routed)           0.129     1.707    fnd/rc/ed/S[0]
    SLICE_X8Y23          FDCE                                         r  fnd/rc/ed/ff_current_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.821     1.948    fnd/rc/ed/CLK
    SLICE_X8Y23          FDCE                                         r  fnd/rc/ed/ff_current_reg/C
                         clock pessimism             -0.478     1.470    
    SLICE_X8Y23          FDCE (Hold_fdce_C_D)         0.059     1.529    fnd/rc/ed/ff_current_reg
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 dht/temp_data_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dht/temp_data_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.589     1.472    dht/CLK
    SLICE_X0Y17          FDCE                                         r  dht/temp_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  dht/temp_data_reg[26]/Q
                         net (fo=6, routed)           0.109     1.722    dht/ed_dht/humidity_reg[7][26]
    SLICE_X1Y17          LUT6 (Prop_lut6_I0_O)        0.045     1.767 r  dht/ed_dht/temp_data[27]_i_1/O
                         net (fo=1, routed)           0.000     1.767    dht/p_0_in_0[3]
    SLICE_X1Y17          FDCE                                         r  dht/temp_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.858     1.985    dht/CLK
    SLICE_X1Y17          FDCE                                         r  dht/temp_data_reg[27]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X1Y17          FDCE (Hold_fdce_C_D)         0.091     1.576    dht/temp_data_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 dht/temp_data_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dht/temp_data_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.563%)  route 0.121ns (39.437%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.585     1.468    dht/CLK
    SLICE_X4Y19          FDCE                                         r  dht/temp_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  dht/temp_data_reg[30]/Q
                         net (fo=4, routed)           0.121     1.730    dht/ed_dht/humidity_reg[7][30]
    SLICE_X5Y19          LUT6 (Prop_lut6_I0_O)        0.045     1.775 r  dht/ed_dht/temp_data[31]_i_1/O
                         net (fo=1, routed)           0.000     1.775    dht/p_0_in_0[7]
    SLICE_X5Y19          FDCE                                         r  dht/temp_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.854     1.981    dht/CLK
    SLICE_X5Y19          FDCE                                         r  dht/temp_data_reg[31]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X5Y19          FDCE (Hold_fdce_C_D)         0.091     1.572    dht/temp_data_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 dht/temp_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dht/temp_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.827%)  route 0.130ns (41.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.588     1.471    dht/CLK
    SLICE_X5Y16          FDCE                                         r  dht/temp_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  dht/temp_data_reg[3]/Q
                         net (fo=4, routed)           0.130     1.742    dht/ed_dht/humidity_reg[7][3]
    SLICE_X4Y16          LUT6 (Prop_lut6_I0_O)        0.045     1.787 r  dht/ed_dht/temp_data[4]_i_1/O
                         net (fo=1, routed)           0.000     1.787    dht/ed_dht_n_42
    SLICE_X4Y16          FDCE                                         r  dht/temp_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.857     1.984    dht/CLK
    SLICE_X4Y16          FDCE                                         r  dht/temp_data_reg[4]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X4Y16          FDCE (Hold_fdce_C_D)         0.091     1.575    dht/temp_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 dht/temp_data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dht/temp_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.341%)  route 0.144ns (43.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.589     1.472    dht/CLK
    SLICE_X0Y17          FDCE                                         r  dht/temp_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  dht/temp_data_reg[10]/Q
                         net (fo=6, routed)           0.144     1.757    dht/ed_dht/humidity_reg[7][10]
    SLICE_X1Y16          LUT6 (Prop_lut6_I0_O)        0.045     1.802 r  dht/ed_dht/temp_data[11]_i_1/O
                         net (fo=1, routed)           0.000     1.802    dht/p_0_in1_in[3]
    SLICE_X1Y16          FDCE                                         r  dht/temp_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.859     1.986    dht/CLK
    SLICE_X1Y16          FDCE                                         r  dht/temp_data_reg[11]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X1Y16          FDCE (Hold_fdce_C_D)         0.091     1.578    dht/temp_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 dht/temp_data_reg[38]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dht/temp_data_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.007%)  route 0.135ns (41.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.585     1.468    dht/CLK
    SLICE_X5Y19          FDCE                                         r  dht/temp_data_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  dht/temp_data_reg[38]/Q
                         net (fo=4, routed)           0.135     1.744    dht/ed_dht/humidity_reg[7][38]
    SLICE_X5Y19          LUT6 (Prop_lut6_I5_O)        0.045     1.789 r  dht/ed_dht/temp_data[38]_i_1/O
                         net (fo=3, routed)           0.000     1.789    dht/p_1_in[6]
    SLICE_X5Y19          FDCE                                         r  dht/temp_data_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.854     1.981    dht/CLK
    SLICE_X5Y19          FDCE                                         r  dht/temp_data_reg[38]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X5Y19          FDCE (Hold_fdce_C_D)         0.092     1.560    dht/temp_data_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 dht/temp_data_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dht/temp_data_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.806%)  route 0.180ns (49.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.589     1.472    dht/CLK
    SLICE_X1Y17          FDCE                                         r  dht/temp_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  dht/temp_data_reg[27]/Q
                         net (fo=6, routed)           0.180     1.793    dht/ed_dht/humidity_reg[7][27]
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.045     1.838 r  dht/ed_dht/temp_data[28]_i_1/O
                         net (fo=1, routed)           0.000     1.838    dht/p_0_in_0[4]
    SLICE_X2Y18          FDCE                                         r  dht/temp_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.857     1.984    dht/CLK
    SLICE_X2Y18          FDCE                                         r  dht/temp_data_reg[28]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X2Y18          FDCE (Hold_fdce_C_D)         0.120     1.605    dht/temp_data_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 dht/temp_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dht/temp_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.186%)  route 0.150ns (41.814%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.586     1.469    dht/CLK
    SLICE_X6Y18          FDCE                                         r  dht/temp_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDCE (Prop_fdce_C_Q)         0.164     1.633 r  dht/temp_data_reg[7]/Q
                         net (fo=5, routed)           0.150     1.783    dht/ed_dht/humidity_reg[7][7]
    SLICE_X6Y18          LUT6 (Prop_lut6_I5_O)        0.045     1.828 r  dht/ed_dht/temp_data[7]_i_1/O
                         net (fo=1, routed)           0.000     1.828    dht/ed_dht_n_39
    SLICE_X6Y18          FDCE                                         r  dht/temp_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.855     1.982    dht/CLK
    SLICE_X6Y18          FDCE                                         r  dht/temp_data_reg[7]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X6Y18          FDCE (Hold_fdce_C_D)         0.121     1.590    dht/temp_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 dht/microsec_clk/cnt_sysclk_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dht/microsec_clk/cnt_sysclk_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.378ns  (logic 0.236ns (62.377%)  route 0.142ns (37.623%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 6.992 - 5.000 ) 
    Source Clock Delay      (SCD):    1.477ns = ( 6.477 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.594     6.477    dht/microsec_clk/CLK
    SLICE_X3Y9           FDCE                                         r  dht/microsec_clk/cnt_sysclk_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDCE (Prop_fdce_C_Q)         0.146     6.623 f  dht/microsec_clk/cnt_sysclk_reg[6]/Q
                         net (fo=4, routed)           0.088     6.712    dht/microsec_clk/cnt_sysclk_reg[6]
    SLICE_X2Y9           LUT6 (Prop_lut6_I0_O)        0.045     6.757 f  dht/microsec_clk/cnt_sysclk[4]_i_2/O
                         net (fo=5, routed)           0.054     6.810    dht/microsec_clk/cnt_sysclk[4]_i_2_n_0
    SLICE_X2Y9           LUT6 (Prop_lut6_I0_O)        0.045     6.855 r  dht/microsec_clk/cnt_sysclk[4]_i_1/O
                         net (fo=1, routed)           0.000     6.855    dht/microsec_clk/p_0_in[4]
    SLICE_X2Y9           FDCE                                         r  dht/microsec_clk/cnt_sysclk_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.865     6.992    dht/microsec_clk/CLK
    SLICE_X2Y9           FDCE                                         r  dht/microsec_clk/cnt_sysclk_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.502     6.490    
    SLICE_X2Y9           FDCE (Hold_fdce_C_D)         0.125     6.615    dht/microsec_clk/cnt_sysclk_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.615    
                         arrival time                           6.855    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y21    dht/count_microsec_enable_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y19    dht/count_microsec_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y21    dht/count_microsec_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y21    dht/count_microsec_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y22    dht/count_microsec_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y22    dht/count_microsec_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y22    dht/count_microsec_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y22    dht/count_microsec_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y23    dht/count_microsec_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    dht/count_microsec_enable_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    dht/count_microsec_enable_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y22    dht/count_microsec_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y22    dht/count_microsec_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y22    dht/count_microsec_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y22    dht/count_microsec_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23    dht/count_microsec_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23    dht/count_microsec_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23    dht/count_microsec_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23    dht/count_microsec_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y19    dht/count_microsec_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y21    dht/count_microsec_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y21    dht/count_microsec_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y21    dht/count_microsec_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y21    dht/count_microsec_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y22    dht/count_microsec_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y22    dht/count_microsec_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y22    dht/count_microsec_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y22    dht/count_microsec_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23    dht/count_microsec_reg[16]/C



