/*
 * Copyright 2025 NXP
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

#ifndef _MCUX_CONFIG_H_
#define _MCUX_CONFIG_H_

#define CONFIG_MCUX_DEMO_PANEL_RK055AHD091_SUPPORT 1
#define CONFIG_MCUX_DEMO_PANEL_RK055IQH091_SUPPORT 1
#define CONFIG_MCUX_DEMO_PANEL_RK055MHD091A0_SUPPORT 1
#define CONFIG_MCUX_DEMO_PANEL_RASPI_7INCH_SUPPORT 1
#define CONFIG_CPU_CORTEX_M 1
#define CONFIG_FLASH_BASE_ADDRESS 0x30000000
#define CONFIG_FLASH_DEFAULT_APP_OFFSET 0x400
#define CONFIG_HAS_FLASH_LOAD_OFFSET 1
#define CONFIG_FLASH_LOAD_OFFSET 0x400
#define CONFIG_UART_RETRY_TIMES 0
#define CONFIG_MU_BUSY_POLL_COUNT 0
// #define CONFIG_STREAM_FLASH 0
// #define LIB_JPEG_USE_HW_ACCEL 0
// #define USE_PNGDEC_DRIVER 0
// #define CONFIG_BOOT_CUSTOM_DEVICE_SETUP 0

#endif /* _MCUX_CONFIG_H_ */
