.set rom_base,          0x00000000
.set gpio_base,         0x00010000
.set dram_base,         0x80000000
.set csr_base,          0x40000000
.set csr_top_base,      csr_base + 0x00
.set csr_bus_if_base,   csr_base + 0x10
.set csr_dma_base,      csr_base + 0x20

.set bus_if_cfg_reg,    csr_bus_if_base + 0x0
# Register setup:
# bits 7-0: refresh divider
# bit 8: refresh disable (if set)
# bit 10-9: DRAM bank size: 0 - 22 bits, 1 - 20 bits, 2 - 18 bits, 3 - 16 bits
# bit 11: DRAM bank swap: 0 - no swap, 1 - swap

.global _start

.text

_start:
    $pc <- dram_base
