{"vcs1":{"timestamp_begin":1677540673.791118129, "rt":0.35, "ut":0.14, "st":0.10}}
{"vcselab":{"timestamp_begin":1677540674.200073999, "rt":0.40, "ut":0.24, "st":0.10}}
{"link":{"timestamp_begin":1677540674.654420271, "rt":0.20, "ut":0.08, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1677540673.486878885}
{"VCS_COMP_START_TIME": 1677540673.486878885}
{"VCS_COMP_END_TIME": 1677540674.917119478}
{"VCS_USER_OPTIONS": "-sverilog -debug library.sv FSM.sv"}
{"vcs1": {"peak_mem": 337108}}
{"stitch_vcselab": {"peak_mem": 238980}}
