
*** Running vivado
    with args -log uc_system_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source uc_system_wrapper.tcl -notrace


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source uc_system_wrapper.tcl -notrace
Command: open_checkpoint D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/impl_1/uc_system_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 214.676 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 175 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/impl_1/.Xil/Vivado-10628-DESKTOP-3JQ772D/dcp3/uc_system_wrapper_board.xdc]
Finished Parsing XDC File [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/impl_1/.Xil/Vivado-10628-DESKTOP-3JQ772D/dcp3/uc_system_wrapper_board.xdc]
Parsing XDC File [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/impl_1/.Xil/Vivado-10628-DESKTOP-3JQ772D/dcp3/uc_system_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1158.992 ; gain = 573.641
Finished Parsing XDC File [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/impl_1/.Xil/Vivado-10628-DESKTOP-3JQ772D/dcp3/uc_system_wrapper_early.xdc]
Parsing XDC File [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/impl_1/.Xil/Vivado-10628-DESKTOP-3JQ772D/dcp3/uc_system_wrapper.xdc]
Finished Parsing XDC File [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/impl_1/.Xil/Vivado-10628-DESKTOP-3JQ772D/dcp3/uc_system_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1158.992 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1158.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 80 instances were transformed.
  LUT6_2 => LUT6_2 (LUT6, LUT5): 64 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 16 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.2 (64-bit) build 1909853
open_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1160.406 ; gain = 952.047
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t-csg324'
Begin power optimizations | Checksum: 18e5c8edd
INFO: [Pwropt 34-50] Optimizing power for module uc_system_wrapper ...
INFO: [Pwropt 34-207] Design is in partially-placed state. Running in partially-placed mode.
PSMgr Creation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 1338.516 ; gain = 10.594
INFO: [Pwropt 34-54] Flop output of uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int_reg[0] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int_reg[1] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int_reg[2] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int_reg[3] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int_reg[0] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_reg[0] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[1] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[2] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[46] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[47] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[48] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Write_ICache_i_reg does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_OE_reg[10] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_OE_reg[11] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_OE_reg[12] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_OE_reg[13] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_OE_reg[14] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_OE_reg[15] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_OE_reg[1] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_OE_reg[2] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_OE_reg[3] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_OE_reg[4] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_OE_reg[5] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_OE_reg[6] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_OE_reg[7] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_OE_reg[8] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_OE_reg[9] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/axi_timer/U0/TC_CORE_I/PWM_FF_I does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/BRAM_Interconnect_0/inst/s2_wrdata_bo_reg[16] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/BRAM_Interconnect_0/inst/s2_wrdata_bo_reg[17] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/BRAM_Interconnect_0/inst/s2_wrdata_bo_reg[18] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/BRAM_Interconnect_0/inst/s2_wrdata_bo_reg[19] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/BRAM_Interconnect_0/inst/s2_wrdata_bo_reg[20] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/BRAM_Interconnect_0/inst/s2_wrdata_bo_reg[21] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/BRAM_Interconnect_0/inst/s2_wrdata_bo_reg[22] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/BRAM_Interconnect_0/inst/s2_wrdata_bo_reg[23] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/BRAM_Interconnect_0/inst/s2_wrdata_bo_reg[24] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/BRAM_Interconnect_0/inst/s2_wrdata_bo_reg[25] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/BRAM_Interconnect_0/inst/s2_wrdata_bo_reg[26] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/BRAM_Interconnect_0/inst/s2_wrdata_bo_reg[27] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/BRAM_Interconnect_0/inst/s2_wrdata_bo_reg[28] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/BRAM_Interconnect_0/inst/s2_wrdata_bo_reg[29] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/BRAM_Interconnect_0/inst/s2_wrdata_bo_reg[30] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/BRAM_Interconnect_0/inst/s2_wrdata_bo_reg[31] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/BRAM_Interconnect_0/inst/s3_wrdata_bo_reg[16] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/BRAM_Interconnect_0/inst/s3_wrdata_bo_reg[17] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/BRAM_Interconnect_0/inst/s3_wrdata_bo_reg[18] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/BRAM_Interconnect_0/inst/s3_wrdata_bo_reg[19] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/BRAM_Interconnect_0/inst/s3_wrdata_bo_reg[20] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/BRAM_Interconnect_0/inst/s3_wrdata_bo_reg[21] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/BRAM_Interconnect_0/inst/s3_wrdata_bo_reg[22] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/BRAM_Interconnect_0/inst/s3_wrdata_bo_reg[23] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/BRAM_Interconnect_0/inst/s3_wrdata_bo_reg[24] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/BRAM_Interconnect_0/inst/s3_wrdata_bo_reg[25] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/BRAM_Interconnect_0/inst/s3_wrdata_bo_reg[26] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/BRAM_Interconnect_0/inst/s3_wrdata_bo_reg[27] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/BRAM_Interconnect_0/inst/s3_wrdata_bo_reg[28] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/BRAM_Interconnect_0/inst/s3_wrdata_bo_reg[29] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/BRAM_Interconnect_0/inst/s3_wrdata_bo_reg[30] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/BRAM_Interconnect_0/inst/s3_wrdata_bo_reg[31] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/Timer_0/inst/timer_val_bo_reg[15] does not fanout to any other flop but itself
Found 224 new always-off flops by back propagation
Pre-processing: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.396 . Memory (MB): peak = 1342.555 ; gain = 14.633
INFO: [Pwropt 34-9] Applying IDT optimizations ...
Running Vector-less Activity Propagation...
IDT: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.420 . Memory (MB): peak = 1342.555 ; gain = 0.000
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 62 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1347.457 ; gain = 4.902
Power optimization passes: Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1347.457 ; gain = 19.535

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.687 . Memory (MB): peak = 1347.457 ; gain = 0.000


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design uc_system_wrapper ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 170 accepted clusters 170

Number of Slice Registers augmented: 357 newly gated: 211 Total: 2270
Number of SRLs augmented: 0  newly gated: 0 Total: 95
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Number of Flops added for Enable Generation: 0

Flops dropped: 4/600 RAMS dropped: 0/0 Clusters dropped: 4/170 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 1d1c44fc4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1347.457 ; gain = 0.000
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 1d1c44fc4
Power optimization: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1347.457 ; gain = 186.676
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 0 bytes

Starting Logic Optimization Task

Phase 1 Retarget
WARNING: [Opt 31-155] Driverless net uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rddata_a[0] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[0].axi_rdata_int[0]_i_1
WARNING: [Opt 31-155] Driverless net uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rddata_a[10] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[10].axi_rdata_int[10]_i_1
WARNING: [Opt 31-155] Driverless net uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rddata_a[11] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[11].axi_rdata_int[11]_i_1
WARNING: [Opt 31-155] Driverless net uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rddata_a[12] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[12].axi_rdata_int[12]_i_1
WARNING: [Opt 31-155] Driverless net uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rddata_a[13] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[13].axi_rdata_int[13]_i_1
WARNING: [Opt 31-155] Driverless net uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rddata_a[14] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[14].axi_rdata_int[14]_i_1
WARNING: [Opt 31-155] Driverless net uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rddata_a[15] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[15].axi_rdata_int[15]_i_1
WARNING: [Opt 31-155] Driverless net uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rddata_a[16] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[16].axi_rdata_int[16]_i_1
WARNING: [Opt 31-155] Driverless net uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rddata_a[17] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[17].axi_rdata_int[17]_i_1
WARNING: [Opt 31-155] Driverless net uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rddata_a[18] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[18].axi_rdata_int[18]_i_1
WARNING: [Opt 31-155] Driverless net uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rddata_a[19] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[19].axi_rdata_int[19]_i_1
WARNING: [Opt 31-155] Driverless net uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rddata_a[1] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[1].axi_rdata_int[1]_i_1
WARNING: [Opt 31-155] Driverless net uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rddata_a[20] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[20].axi_rdata_int[20]_i_1
WARNING: [Opt 31-155] Driverless net uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rddata_a[21] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[21].axi_rdata_int[21]_i_1
WARNING: [Opt 31-155] Driverless net uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rddata_a[22] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[22].axi_rdata_int[22]_i_1
WARNING: [Opt 31-155] Driverless net uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rddata_a[23] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[23].axi_rdata_int[23]_i_1
WARNING: [Opt 31-155] Driverless net uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rddata_a[24] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[24].axi_rdata_int[24]_i_1
WARNING: [Opt 31-155] Driverless net uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rddata_a[25] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[25].axi_rdata_int[25]_i_1
WARNING: [Opt 31-155] Driverless net uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rddata_a[26] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[26].axi_rdata_int[26]_i_1
WARNING: [Opt 31-155] Driverless net uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rddata_a[27] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[27].axi_rdata_int[27]_i_1
WARNING: [Opt 31-155] Driverless net uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rddata_a[28] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[28].axi_rdata_int[28]_i_1
WARNING: [Opt 31-155] Driverless net uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rddata_a[29] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[29].axi_rdata_int[29]_i_1
WARNING: [Opt 31-155] Driverless net uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rddata_a[2] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[2].axi_rdata_int[2]_i_1
WARNING: [Opt 31-155] Driverless net uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rddata_a[30] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[30].axi_rdata_int[30]_i_1
WARNING: [Opt 31-155] Driverless net uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rddata_a[31] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_3
WARNING: [Opt 31-155] Driverless net uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rddata_a[3] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[3].axi_rdata_int[3]_i_1
WARNING: [Opt 31-155] Driverless net uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rddata_a[4] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[4].axi_rdata_int[4]_i_1
WARNING: [Opt 31-155] Driverless net uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rddata_a[5] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[5].axi_rdata_int[5]_i_1
WARNING: [Opt 31-155] Driverless net uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rddata_a[6] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[6].axi_rdata_int[6]_i_1
WARNING: [Opt 31-155] Driverless net uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rddata_a[7] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[7].axi_rdata_int[7]_i_1
WARNING: [Opt 31-155] Driverless net uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rddata_a[8] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[8].axi_rdata_int[8]_i_1
WARNING: [Opt 31-155] Driverless net uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rddata_a[9] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[9].axi_rdata_int[9]_i_1
INFO: [Opt 31-138] Pushed 7 inverter(s) to 66 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b866ad56

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.475 . Memory (MB): peak = 1347.457 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 14 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 1b866ad56

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.642 . Memory (MB): peak = 1347.457 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 3 Remap
Phase 3 Remap | Checksum: 16f7ade2a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1347.457 ; gain = 0.000
INFO: [Opt 31-389] Phase Remap created 169 cells and removed 222 cells
Ending Logic Optimization Task | Checksum: 16f7ade2a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1347.457 ; gain = 0.000
94 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1347.457 ; gain = 187.051
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1347.457 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/impl_1/uc_system_wrapper_pwropt.dcp' has been generated.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t-csg324'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
ERROR: [DRC NDRV-1] Driverless Nets: Bus Net uc_system_i/BRAM_Interconnect_0_rddara_bo[31:0] has undriven bits 0:31.
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 1 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-384] DRC checks failed. Netlist or placement errors exist in this design. Please correct these errors before proceeding.
100 Infos, 32 Warnings, 0 Critical Warnings and 2 Errors encountered.
place_design failed
ERROR: [Common 17-39] 'place_design' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Wed Dec 13 17:18:53 2017...
