{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1457747777976 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab06 EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"lab06\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1457747777991 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1457747778054 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1457747778054 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a0 clk0 VCC " "WYSIWYG primitive \"vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_h2s3.tdf" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/db/altsyncram_h2s3.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../vga_rom.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/vga_rom.vhd" 59 0 0 } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1457747778132 "|top_level|vga_rom:ROM|altsyncram:altsyncram_component|altsyncram_h2s3:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a1 clk0 VCC " "WYSIWYG primitive \"vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_h2s3.tdf" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/db/altsyncram_h2s3.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../vga_rom.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/vga_rom.vhd" 59 0 0 } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1457747778132 "|top_level|vga_rom:ROM|altsyncram:altsyncram_component|altsyncram_h2s3:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a2 clk0 VCC " "WYSIWYG primitive \"vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_h2s3.tdf" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/db/altsyncram_h2s3.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../vga_rom.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/vga_rom.vhd" 59 0 0 } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1457747778132 "|top_level|vga_rom:ROM|altsyncram:altsyncram_component|altsyncram_h2s3:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a3 clk0 VCC " "WYSIWYG primitive \"vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_h2s3.tdf" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/db/altsyncram_h2s3.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../vga_rom.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/vga_rom.vhd" 59 0 0 } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1457747778132 "|top_level|vga_rom:ROM|altsyncram:altsyncram_component|altsyncram_h2s3:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a4 clk0 VCC " "WYSIWYG primitive \"vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_h2s3.tdf" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/db/altsyncram_h2s3.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../vga_rom.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/vga_rom.vhd" 59 0 0 } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1457747778132 "|top_level|vga_rom:ROM|altsyncram:altsyncram_component|altsyncram_h2s3:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a5 clk0 VCC " "WYSIWYG primitive \"vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_h2s3.tdf" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/db/altsyncram_h2s3.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../vga_rom.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/vga_rom.vhd" 59 0 0 } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1457747778132 "|top_level|vga_rom:ROM|altsyncram:altsyncram_component|altsyncram_h2s3:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a6 clk0 VCC " "WYSIWYG primitive \"vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_h2s3.tdf" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/db/altsyncram_h2s3.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../vga_rom.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/vga_rom.vhd" 59 0 0 } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1457747778132 "|top_level|vga_rom:ROM|altsyncram:altsyncram_component|altsyncram_h2s3:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a7 clk0 VCC " "WYSIWYG primitive \"vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_h2s3.tdf" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/db/altsyncram_h2s3.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../vga_rom.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/vga_rom.vhd" 59 0 0 } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1457747778132 "|top_level|vga_rom:ROM|altsyncram:altsyncram_component|altsyncram_h2s3:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a8 clk0 VCC " "WYSIWYG primitive \"vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a8\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_h2s3.tdf" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/db/altsyncram_h2s3.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../vga_rom.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/vga_rom.vhd" 59 0 0 } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1457747778132 "|top_level|vga_rom:ROM|altsyncram:altsyncram_component|altsyncram_h2s3:auto_generated|ram_block1a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a9 clk0 VCC " "WYSIWYG primitive \"vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a9\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_h2s3.tdf" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/db/altsyncram_h2s3.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../vga_rom.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/vga_rom.vhd" 59 0 0 } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1457747778132 "|top_level|vga_rom:ROM|altsyncram:altsyncram_component|altsyncram_h2s3:auto_generated|ram_block1a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a10 clk0 VCC " "WYSIWYG primitive \"vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a10\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_h2s3.tdf" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/db/altsyncram_h2s3.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../vga_rom.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/vga_rom.vhd" 59 0 0 } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1457747778132 "|top_level|vga_rom:ROM|altsyncram:altsyncram_component|altsyncram_h2s3:auto_generated|ram_block1a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a11 clk0 VCC " "WYSIWYG primitive \"vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a11\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_h2s3.tdf" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/db/altsyncram_h2s3.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../vga_rom.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/vga_rom.vhd" 59 0 0 } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1457747778132 "|top_level|vga_rom:ROM|altsyncram:altsyncram_component|altsyncram_h2s3:auto_generated|ram_block1a11"}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1457747778147 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1457747778147 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1457747778428 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1457747778428 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1457747778428 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1457747778428 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 587 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1457747778428 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 589 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1457747778428 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 591 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1457747778428 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 593 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1457747778428 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1457747778428 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1457747778428 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1457747778428 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "19 19 " "No exact pin location assignment(s) for 19 pins of 19 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Horiz_Sync " "Pin Horiz_Sync not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Horiz_Sync } } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Horiz_Sync } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457747779333 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Vert_Sync " "Pin Vert_Sync not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Vert_Sync } } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Vert_Sync } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457747779333 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rgb\[0\] " "Pin rgb\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rgb[0] } } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457747779333 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rgb\[1\] " "Pin rgb\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rgb[1] } } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457747779333 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rgb\[2\] " "Pin rgb\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rgb[2] } } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457747779333 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rgb\[3\] " "Pin rgb\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rgb[3] } } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457747779333 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rgb\[4\] " "Pin rgb\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rgb[4] } } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457747779333 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rgb\[5\] " "Pin rgb\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rgb[5] } } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457747779333 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rgb\[6\] " "Pin rgb\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rgb[6] } } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457747779333 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rgb\[7\] " "Pin rgb\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rgb[7] } } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457747779333 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rgb\[8\] " "Pin rgb\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rgb[8] } } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457747779333 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rgb\[9\] " "Pin rgb\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rgb[9] } } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457747779333 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rgb\[10\] " "Pin rgb\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rgb[10] } } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457747779333 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rgb\[11\] " "Pin rgb\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rgb[11] } } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457747779333 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "button\[0\] " "Pin button\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { button[0] } } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { button[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457747779333 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "button\[1\] " "Pin button\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { button[1] } } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { button[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457747779333 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "button\[2\] " "Pin button\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { button[2] } } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { button[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457747779333 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Pin rst not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rst } } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457747779333 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk50MHz " "Pin clk50MHz not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { clk50MHz } } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk50MHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457747779333 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1457747779333 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab06.sdc " "Synopsys Design Constraints File file not found: 'lab06.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1457747779504 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1457747779504 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1457747779520 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1457747779520 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1457747779520 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50MHz~input (placed in PIN G2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node clk50MHz~input (placed in PIN G2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1457747779567 ""}  } { { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk50MHz~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 582 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1457747779567 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:P_CLK\|tmp  " "Automatically promoted node clk_div:P_CLK\|tmp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1457747779567 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:P_CLK\|tmp~0 " "Destination node clk_div:P_CLK\|tmp~0" {  } { { "../clk_div.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/clk_div.vhd" 23 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:P_CLK|tmp~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 278 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1457747779567 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1457747779567 ""}  } { { "../clk_div.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/clk_div.vhd" 23 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:P_CLK|tmp } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 164 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1457747779567 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN G1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node rst~input (placed in PIN G1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1457747779567 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:P_CLK\|counter\[1\] " "Destination node clk_div:P_CLK\|counter\[1\]" {  } { { "../clk_div.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/clk_div.vhd" 23 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:P_CLK|counter[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 162 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1457747779567 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:P_CLK\|counter\[2\] " "Destination node clk_div:P_CLK\|counter\[2\]" {  } { { "../clk_div.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/clk_div.vhd" 23 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:P_CLK|counter[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 161 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1457747779567 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:P_CLK\|counter\[3\] " "Destination node clk_div:P_CLK\|counter\[3\]" {  } { { "../clk_div.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/clk_div.vhd" 23 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:P_CLK|counter[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 160 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1457747779567 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:P_CLK\|counter\[4\] " "Destination node clk_div:P_CLK\|counter\[4\]" {  } { { "../clk_div.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/clk_div.vhd" 23 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:P_CLK|counter[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 159 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1457747779567 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:P_CLK\|counter\[5\] " "Destination node clk_div:P_CLK\|counter\[5\]" {  } { { "../clk_div.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/clk_div.vhd" 23 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:P_CLK|counter[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 158 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1457747779567 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:P_CLK\|counter\[6\] " "Destination node clk_div:P_CLK\|counter\[6\]" {  } { { "../clk_div.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/clk_div.vhd" 23 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:P_CLK|counter[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 157 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1457747779567 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:P_CLK\|counter\[7\] " "Destination node clk_div:P_CLK\|counter\[7\]" {  } { { "../clk_div.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/clk_div.vhd" 23 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:P_CLK|counter[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 156 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1457747779567 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:P_CLK\|counter\[8\] " "Destination node clk_div:P_CLK\|counter\[8\]" {  } { { "../clk_div.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/clk_div.vhd" 23 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:P_CLK|counter[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 155 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1457747779567 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:P_CLK\|counter\[9\] " "Destination node clk_div:P_CLK\|counter\[9\]" {  } { { "../clk_div.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/clk_div.vhd" 23 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:P_CLK|counter[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 154 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1457747779567 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:P_CLK\|counter\[10\] " "Destination node clk_div:P_CLK\|counter\[10\]" {  } { { "../clk_div.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/clk_div.vhd" 23 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:P_CLK|counter[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 153 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1457747779567 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1457747779567 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1457747779567 ""}  } { { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 581 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1457747779567 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1457747779738 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1457747779738 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1457747779738 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1457747779754 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1457747779754 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1457747779754 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1457747779754 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1457747779754 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1457747779926 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1457747779926 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1457747779926 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "17 unused 2.5V 3 14 0 " "Number of I/O pins in group: 17 (unused VREF, 2.5V VCCIO, 3 input, 14 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1457747779941 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1457747779941 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1457747779941 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 6 27 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1457747779941 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1457747779941 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1457747779941 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1457747779941 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1457747779941 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 43 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1457747779941 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1457747779941 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1457747779941 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1457747779941 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1457747779941 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1457747779972 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1457747780737 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1457747780846 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1457747780846 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1457747781829 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1457747781829 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1457747782032 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X21_Y20 X30_Y29 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29" {  } { { "loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} 21 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1457747782780 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1457747782780 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1457747785963 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1457747785963 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1457747785963 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.36 " "Total time spent on timing analysis during the Fitter is 0.36 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1457747785978 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1457747786025 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1457747786368 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1457747786400 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1457747786537 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1457747786943 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/output_files/lab06.fit.smsg " "Generated suppressed messages file C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/output_files/lab06.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1457747787863 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "905 " "Peak virtual memory: 905 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1457747788207 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 11 20:56:28 2016 " "Processing ended: Fri Mar 11 20:56:28 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1457747788207 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1457747788207 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1457747788207 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1457747788207 ""}
