Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Jan  9 10:14:25 2023
| Host         : LAPTOP-U9AIL25E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Principal_timing_summary_routed.rpt -pb Principal_timing_summary_routed.pb -rpx Principal_timing_summary_routed.rpx -warn_on_violation
| Design       : Principal
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                               Violations  
---------  ----------------  ----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell               141         
SYNTH-10   Warning           Wide multiplier                           3           
SYNTH-14   Warning           DSP cannot absorb non-zero init register  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (141)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (349)
5. checking no_input_delay (2)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (141)
--------------------------
 There are 122 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Inst_DECODER/aux_CLK_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (349)
--------------------------------------------------
 There are 349 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  369          inf        0.000                      0                  369           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           369 Endpoints
Min Delay           369 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_PSWRD_BOTON/segundos_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_PSWRD_BOTON/segundos_reg[28]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.189ns  (logic 7.863ns (59.618%)  route 5.326ns (40.382%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 FDRE=1 LUT2=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE                         0.000     0.000 r  Inst_PSWRD_BOTON/segundos_reg[2]/C
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_PSWRD_BOTON/segundos_reg[2]/Q
                         net (fo=3, routed)           0.844     1.300    Inst_PSWRD_BOTON/segundos_reg[2]
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      3.851     5.151 r  Inst_PSWRD_BOTON/segundos2__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.153    Inst_PSWRD_BOTON/segundos2__0_n_106
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     6.671 r  Inst_PSWRD_BOTON/segundos2__1/P[0]
                         net (fo=2, routed)           1.086     7.757    Inst_PSWRD_BOTON/segundos2__1_n_105
    SLICE_X12Y80         LUT2 (Prop_lut2_I0_O)        0.124     7.881 r  Inst_PSWRD_BOTON/segundos2_carry_i_3/O
                         net (fo=1, routed)           0.000     7.881    Inst_PSWRD_BOTON/segundos2_carry_i_3_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.414 r  Inst_PSWRD_BOTON/segundos2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.414    Inst_PSWRD_BOTON/segundos2_carry_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.531 r  Inst_PSWRD_BOTON/segundos2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.531    Inst_PSWRD_BOTON/segundos2_carry__0_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.648 r  Inst_PSWRD_BOTON/segundos2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.648    Inst_PSWRD_BOTON/segundos2_carry__1_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.963 f  Inst_PSWRD_BOTON/segundos2_carry__2/O[3]
                         net (fo=2, routed)           1.147    10.110    Inst_PSWRD_BOTON/segundos2_carry__2_n_4
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.307    10.417 r  Inst_PSWRD_BOTON/segundos1_carry__2_i_4/O
                         net (fo=1, routed)           0.000    10.417    Inst_PSWRD_BOTON/segundos1_carry__2_i_4_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.818 r  Inst_PSWRD_BOTON/segundos1_carry__2/CO[3]
                         net (fo=1, routed)           0.969    11.787    Inst_PSWRD_BOTON/segundos1_carry__2_n_0
    SLICE_X8Y81          LUT2 (Prop_lut2_I1_O)        0.124    11.911 r  Inst_PSWRD_BOTON/segundos2__1_i_1/O
                         net (fo=36, routed)          1.278    13.189    Inst_PSWRD_BOTON/tempo0
    SLICE_X11Y87         FDRE                                         r  Inst_PSWRD_BOTON/segundos_reg[28]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_PSWRD_BOTON/segundos_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_PSWRD_BOTON/segundos_reg[29]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.189ns  (logic 7.863ns (59.618%)  route 5.326ns (40.382%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 FDRE=1 LUT2=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE                         0.000     0.000 r  Inst_PSWRD_BOTON/segundos_reg[2]/C
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_PSWRD_BOTON/segundos_reg[2]/Q
                         net (fo=3, routed)           0.844     1.300    Inst_PSWRD_BOTON/segundos_reg[2]
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      3.851     5.151 r  Inst_PSWRD_BOTON/segundos2__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.153    Inst_PSWRD_BOTON/segundos2__0_n_106
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     6.671 r  Inst_PSWRD_BOTON/segundos2__1/P[0]
                         net (fo=2, routed)           1.086     7.757    Inst_PSWRD_BOTON/segundos2__1_n_105
    SLICE_X12Y80         LUT2 (Prop_lut2_I0_O)        0.124     7.881 r  Inst_PSWRD_BOTON/segundos2_carry_i_3/O
                         net (fo=1, routed)           0.000     7.881    Inst_PSWRD_BOTON/segundos2_carry_i_3_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.414 r  Inst_PSWRD_BOTON/segundos2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.414    Inst_PSWRD_BOTON/segundos2_carry_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.531 r  Inst_PSWRD_BOTON/segundos2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.531    Inst_PSWRD_BOTON/segundos2_carry__0_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.648 r  Inst_PSWRD_BOTON/segundos2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.648    Inst_PSWRD_BOTON/segundos2_carry__1_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.963 f  Inst_PSWRD_BOTON/segundos2_carry__2/O[3]
                         net (fo=2, routed)           1.147    10.110    Inst_PSWRD_BOTON/segundos2_carry__2_n_4
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.307    10.417 r  Inst_PSWRD_BOTON/segundos1_carry__2_i_4/O
                         net (fo=1, routed)           0.000    10.417    Inst_PSWRD_BOTON/segundos1_carry__2_i_4_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.818 r  Inst_PSWRD_BOTON/segundos1_carry__2/CO[3]
                         net (fo=1, routed)           0.969    11.787    Inst_PSWRD_BOTON/segundos1_carry__2_n_0
    SLICE_X8Y81          LUT2 (Prop_lut2_I1_O)        0.124    11.911 r  Inst_PSWRD_BOTON/segundos2__1_i_1/O
                         net (fo=36, routed)          1.278    13.189    Inst_PSWRD_BOTON/tempo0
    SLICE_X11Y87         FDRE                                         r  Inst_PSWRD_BOTON/segundos_reg[29]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_PSWRD_BOTON/segundos_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_PSWRD_BOTON/segundos_reg[30]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.189ns  (logic 7.863ns (59.618%)  route 5.326ns (40.382%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 FDRE=1 LUT2=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE                         0.000     0.000 r  Inst_PSWRD_BOTON/segundos_reg[2]/C
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_PSWRD_BOTON/segundos_reg[2]/Q
                         net (fo=3, routed)           0.844     1.300    Inst_PSWRD_BOTON/segundos_reg[2]
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      3.851     5.151 r  Inst_PSWRD_BOTON/segundos2__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.153    Inst_PSWRD_BOTON/segundos2__0_n_106
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     6.671 r  Inst_PSWRD_BOTON/segundos2__1/P[0]
                         net (fo=2, routed)           1.086     7.757    Inst_PSWRD_BOTON/segundos2__1_n_105
    SLICE_X12Y80         LUT2 (Prop_lut2_I0_O)        0.124     7.881 r  Inst_PSWRD_BOTON/segundos2_carry_i_3/O
                         net (fo=1, routed)           0.000     7.881    Inst_PSWRD_BOTON/segundos2_carry_i_3_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.414 r  Inst_PSWRD_BOTON/segundos2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.414    Inst_PSWRD_BOTON/segundos2_carry_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.531 r  Inst_PSWRD_BOTON/segundos2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.531    Inst_PSWRD_BOTON/segundos2_carry__0_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.648 r  Inst_PSWRD_BOTON/segundos2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.648    Inst_PSWRD_BOTON/segundos2_carry__1_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.963 f  Inst_PSWRD_BOTON/segundos2_carry__2/O[3]
                         net (fo=2, routed)           1.147    10.110    Inst_PSWRD_BOTON/segundos2_carry__2_n_4
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.307    10.417 r  Inst_PSWRD_BOTON/segundos1_carry__2_i_4/O
                         net (fo=1, routed)           0.000    10.417    Inst_PSWRD_BOTON/segundos1_carry__2_i_4_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.818 r  Inst_PSWRD_BOTON/segundos1_carry__2/CO[3]
                         net (fo=1, routed)           0.969    11.787    Inst_PSWRD_BOTON/segundos1_carry__2_n_0
    SLICE_X8Y81          LUT2 (Prop_lut2_I1_O)        0.124    11.911 r  Inst_PSWRD_BOTON/segundos2__1_i_1/O
                         net (fo=36, routed)          1.278    13.189    Inst_PSWRD_BOTON/tempo0
    SLICE_X11Y87         FDRE                                         r  Inst_PSWRD_BOTON/segundos_reg[30]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_PSWRD_BOTON/segundos_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_PSWRD_BOTON/segundos_reg[31]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.189ns  (logic 7.863ns (59.618%)  route 5.326ns (40.382%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 FDRE=1 LUT2=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE                         0.000     0.000 r  Inst_PSWRD_BOTON/segundos_reg[2]/C
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_PSWRD_BOTON/segundos_reg[2]/Q
                         net (fo=3, routed)           0.844     1.300    Inst_PSWRD_BOTON/segundos_reg[2]
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      3.851     5.151 r  Inst_PSWRD_BOTON/segundos2__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.153    Inst_PSWRD_BOTON/segundos2__0_n_106
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     6.671 r  Inst_PSWRD_BOTON/segundos2__1/P[0]
                         net (fo=2, routed)           1.086     7.757    Inst_PSWRD_BOTON/segundos2__1_n_105
    SLICE_X12Y80         LUT2 (Prop_lut2_I0_O)        0.124     7.881 r  Inst_PSWRD_BOTON/segundos2_carry_i_3/O
                         net (fo=1, routed)           0.000     7.881    Inst_PSWRD_BOTON/segundos2_carry_i_3_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.414 r  Inst_PSWRD_BOTON/segundos2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.414    Inst_PSWRD_BOTON/segundos2_carry_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.531 r  Inst_PSWRD_BOTON/segundos2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.531    Inst_PSWRD_BOTON/segundos2_carry__0_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.648 r  Inst_PSWRD_BOTON/segundos2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.648    Inst_PSWRD_BOTON/segundos2_carry__1_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.963 f  Inst_PSWRD_BOTON/segundos2_carry__2/O[3]
                         net (fo=2, routed)           1.147    10.110    Inst_PSWRD_BOTON/segundos2_carry__2_n_4
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.307    10.417 r  Inst_PSWRD_BOTON/segundos1_carry__2_i_4/O
                         net (fo=1, routed)           0.000    10.417    Inst_PSWRD_BOTON/segundos1_carry__2_i_4_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.818 r  Inst_PSWRD_BOTON/segundos1_carry__2/CO[3]
                         net (fo=1, routed)           0.969    11.787    Inst_PSWRD_BOTON/segundos1_carry__2_n_0
    SLICE_X8Y81          LUT2 (Prop_lut2_I1_O)        0.124    11.911 r  Inst_PSWRD_BOTON/segundos2__1_i_1/O
                         net (fo=36, routed)          1.278    13.189    Inst_PSWRD_BOTON/tempo0
    SLICE_X11Y87         FDRE                                         r  Inst_PSWRD_BOTON/segundos_reg[31]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_PSWRD_BOTON/segundos_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_PSWRD_BOTON/segundos2__1/CEB2
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.141ns  (logic 7.863ns (59.835%)  route 5.278ns (40.165%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 FDRE=1 LUT2=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE                         0.000     0.000 r  Inst_PSWRD_BOTON/segundos_reg[2]/C
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_PSWRD_BOTON/segundos_reg[2]/Q
                         net (fo=3, routed)           0.844     1.300    Inst_PSWRD_BOTON/segundos_reg[2]
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      3.851     5.151 r  Inst_PSWRD_BOTON/segundos2__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.153    Inst_PSWRD_BOTON/segundos2__0_n_106
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     6.671 r  Inst_PSWRD_BOTON/segundos2__1/P[0]
                         net (fo=2, routed)           1.086     7.757    Inst_PSWRD_BOTON/segundos2__1_n_105
    SLICE_X12Y80         LUT2 (Prop_lut2_I0_O)        0.124     7.881 r  Inst_PSWRD_BOTON/segundos2_carry_i_3/O
                         net (fo=1, routed)           0.000     7.881    Inst_PSWRD_BOTON/segundos2_carry_i_3_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.414 r  Inst_PSWRD_BOTON/segundos2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.414    Inst_PSWRD_BOTON/segundos2_carry_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.531 r  Inst_PSWRD_BOTON/segundos2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.531    Inst_PSWRD_BOTON/segundos2_carry__0_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.648 r  Inst_PSWRD_BOTON/segundos2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.648    Inst_PSWRD_BOTON/segundos2_carry__1_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.963 f  Inst_PSWRD_BOTON/segundos2_carry__2/O[3]
                         net (fo=2, routed)           1.147    10.110    Inst_PSWRD_BOTON/segundos2_carry__2_n_4
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.307    10.417 r  Inst_PSWRD_BOTON/segundos1_carry__2_i_4/O
                         net (fo=1, routed)           0.000    10.417    Inst_PSWRD_BOTON/segundos1_carry__2_i_4_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.818 r  Inst_PSWRD_BOTON/segundos1_carry__2/CO[3]
                         net (fo=1, routed)           0.969    11.787    Inst_PSWRD_BOTON/segundos1_carry__2_n_0
    SLICE_X8Y81          LUT2 (Prop_lut2_I1_O)        0.124    11.911 r  Inst_PSWRD_BOTON/segundos2__1_i_1/O
                         net (fo=36, routed)          1.230    13.141    Inst_PSWRD_BOTON/tempo0
    DSP48_X0Y34          DSP48E1                                      r  Inst_PSWRD_BOTON/segundos2__1/CEB2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_PSWRD_BOTON/segundos_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_PSWRD_BOTON/segundos_reg[24]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.048ns  (logic 7.863ns (60.261%)  route 5.185ns (39.739%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 FDRE=1 LUT2=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE                         0.000     0.000 r  Inst_PSWRD_BOTON/segundos_reg[2]/C
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_PSWRD_BOTON/segundos_reg[2]/Q
                         net (fo=3, routed)           0.844     1.300    Inst_PSWRD_BOTON/segundos_reg[2]
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      3.851     5.151 r  Inst_PSWRD_BOTON/segundos2__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.153    Inst_PSWRD_BOTON/segundos2__0_n_106
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     6.671 r  Inst_PSWRD_BOTON/segundos2__1/P[0]
                         net (fo=2, routed)           1.086     7.757    Inst_PSWRD_BOTON/segundos2__1_n_105
    SLICE_X12Y80         LUT2 (Prop_lut2_I0_O)        0.124     7.881 r  Inst_PSWRD_BOTON/segundos2_carry_i_3/O
                         net (fo=1, routed)           0.000     7.881    Inst_PSWRD_BOTON/segundos2_carry_i_3_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.414 r  Inst_PSWRD_BOTON/segundos2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.414    Inst_PSWRD_BOTON/segundos2_carry_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.531 r  Inst_PSWRD_BOTON/segundos2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.531    Inst_PSWRD_BOTON/segundos2_carry__0_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.648 r  Inst_PSWRD_BOTON/segundos2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.648    Inst_PSWRD_BOTON/segundos2_carry__1_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.963 f  Inst_PSWRD_BOTON/segundos2_carry__2/O[3]
                         net (fo=2, routed)           1.147    10.110    Inst_PSWRD_BOTON/segundos2_carry__2_n_4
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.307    10.417 r  Inst_PSWRD_BOTON/segundos1_carry__2_i_4/O
                         net (fo=1, routed)           0.000    10.417    Inst_PSWRD_BOTON/segundos1_carry__2_i_4_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.818 r  Inst_PSWRD_BOTON/segundos1_carry__2/CO[3]
                         net (fo=1, routed)           0.969    11.787    Inst_PSWRD_BOTON/segundos1_carry__2_n_0
    SLICE_X8Y81          LUT2 (Prop_lut2_I1_O)        0.124    11.911 r  Inst_PSWRD_BOTON/segundos2__1_i_1/O
                         net (fo=36, routed)          1.137    13.048    Inst_PSWRD_BOTON/tempo0
    SLICE_X11Y86         FDRE                                         r  Inst_PSWRD_BOTON/segundos_reg[24]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_PSWRD_BOTON/segundos_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_PSWRD_BOTON/segundos_reg[25]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.048ns  (logic 7.863ns (60.261%)  route 5.185ns (39.739%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 FDRE=1 LUT2=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE                         0.000     0.000 r  Inst_PSWRD_BOTON/segundos_reg[2]/C
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_PSWRD_BOTON/segundos_reg[2]/Q
                         net (fo=3, routed)           0.844     1.300    Inst_PSWRD_BOTON/segundos_reg[2]
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      3.851     5.151 r  Inst_PSWRD_BOTON/segundos2__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.153    Inst_PSWRD_BOTON/segundos2__0_n_106
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     6.671 r  Inst_PSWRD_BOTON/segundos2__1/P[0]
                         net (fo=2, routed)           1.086     7.757    Inst_PSWRD_BOTON/segundos2__1_n_105
    SLICE_X12Y80         LUT2 (Prop_lut2_I0_O)        0.124     7.881 r  Inst_PSWRD_BOTON/segundos2_carry_i_3/O
                         net (fo=1, routed)           0.000     7.881    Inst_PSWRD_BOTON/segundos2_carry_i_3_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.414 r  Inst_PSWRD_BOTON/segundos2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.414    Inst_PSWRD_BOTON/segundos2_carry_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.531 r  Inst_PSWRD_BOTON/segundos2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.531    Inst_PSWRD_BOTON/segundos2_carry__0_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.648 r  Inst_PSWRD_BOTON/segundos2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.648    Inst_PSWRD_BOTON/segundos2_carry__1_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.963 f  Inst_PSWRD_BOTON/segundos2_carry__2/O[3]
                         net (fo=2, routed)           1.147    10.110    Inst_PSWRD_BOTON/segundos2_carry__2_n_4
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.307    10.417 r  Inst_PSWRD_BOTON/segundos1_carry__2_i_4/O
                         net (fo=1, routed)           0.000    10.417    Inst_PSWRD_BOTON/segundos1_carry__2_i_4_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.818 r  Inst_PSWRD_BOTON/segundos1_carry__2/CO[3]
                         net (fo=1, routed)           0.969    11.787    Inst_PSWRD_BOTON/segundos1_carry__2_n_0
    SLICE_X8Y81          LUT2 (Prop_lut2_I1_O)        0.124    11.911 r  Inst_PSWRD_BOTON/segundos2__1_i_1/O
                         net (fo=36, routed)          1.137    13.048    Inst_PSWRD_BOTON/tempo0
    SLICE_X11Y86         FDRE                                         r  Inst_PSWRD_BOTON/segundos_reg[25]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_PSWRD_BOTON/segundos_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_PSWRD_BOTON/segundos_reg[26]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.048ns  (logic 7.863ns (60.261%)  route 5.185ns (39.739%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 FDRE=1 LUT2=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE                         0.000     0.000 r  Inst_PSWRD_BOTON/segundos_reg[2]/C
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_PSWRD_BOTON/segundos_reg[2]/Q
                         net (fo=3, routed)           0.844     1.300    Inst_PSWRD_BOTON/segundos_reg[2]
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      3.851     5.151 r  Inst_PSWRD_BOTON/segundos2__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.153    Inst_PSWRD_BOTON/segundos2__0_n_106
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     6.671 r  Inst_PSWRD_BOTON/segundos2__1/P[0]
                         net (fo=2, routed)           1.086     7.757    Inst_PSWRD_BOTON/segundos2__1_n_105
    SLICE_X12Y80         LUT2 (Prop_lut2_I0_O)        0.124     7.881 r  Inst_PSWRD_BOTON/segundos2_carry_i_3/O
                         net (fo=1, routed)           0.000     7.881    Inst_PSWRD_BOTON/segundos2_carry_i_3_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.414 r  Inst_PSWRD_BOTON/segundos2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.414    Inst_PSWRD_BOTON/segundos2_carry_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.531 r  Inst_PSWRD_BOTON/segundos2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.531    Inst_PSWRD_BOTON/segundos2_carry__0_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.648 r  Inst_PSWRD_BOTON/segundos2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.648    Inst_PSWRD_BOTON/segundos2_carry__1_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.963 f  Inst_PSWRD_BOTON/segundos2_carry__2/O[3]
                         net (fo=2, routed)           1.147    10.110    Inst_PSWRD_BOTON/segundos2_carry__2_n_4
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.307    10.417 r  Inst_PSWRD_BOTON/segundos1_carry__2_i_4/O
                         net (fo=1, routed)           0.000    10.417    Inst_PSWRD_BOTON/segundos1_carry__2_i_4_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.818 r  Inst_PSWRD_BOTON/segundos1_carry__2/CO[3]
                         net (fo=1, routed)           0.969    11.787    Inst_PSWRD_BOTON/segundos1_carry__2_n_0
    SLICE_X8Y81          LUT2 (Prop_lut2_I1_O)        0.124    11.911 r  Inst_PSWRD_BOTON/segundos2__1_i_1/O
                         net (fo=36, routed)          1.137    13.048    Inst_PSWRD_BOTON/tempo0
    SLICE_X11Y86         FDRE                                         r  Inst_PSWRD_BOTON/segundos_reg[26]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_PSWRD_BOTON/segundos_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_PSWRD_BOTON/segundos_reg[27]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.048ns  (logic 7.863ns (60.261%)  route 5.185ns (39.739%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 FDRE=1 LUT2=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE                         0.000     0.000 r  Inst_PSWRD_BOTON/segundos_reg[2]/C
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_PSWRD_BOTON/segundos_reg[2]/Q
                         net (fo=3, routed)           0.844     1.300    Inst_PSWRD_BOTON/segundos_reg[2]
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      3.851     5.151 r  Inst_PSWRD_BOTON/segundos2__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.153    Inst_PSWRD_BOTON/segundos2__0_n_106
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     6.671 r  Inst_PSWRD_BOTON/segundos2__1/P[0]
                         net (fo=2, routed)           1.086     7.757    Inst_PSWRD_BOTON/segundos2__1_n_105
    SLICE_X12Y80         LUT2 (Prop_lut2_I0_O)        0.124     7.881 r  Inst_PSWRD_BOTON/segundos2_carry_i_3/O
                         net (fo=1, routed)           0.000     7.881    Inst_PSWRD_BOTON/segundos2_carry_i_3_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.414 r  Inst_PSWRD_BOTON/segundos2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.414    Inst_PSWRD_BOTON/segundos2_carry_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.531 r  Inst_PSWRD_BOTON/segundos2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.531    Inst_PSWRD_BOTON/segundos2_carry__0_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.648 r  Inst_PSWRD_BOTON/segundos2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.648    Inst_PSWRD_BOTON/segundos2_carry__1_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.963 f  Inst_PSWRD_BOTON/segundos2_carry__2/O[3]
                         net (fo=2, routed)           1.147    10.110    Inst_PSWRD_BOTON/segundos2_carry__2_n_4
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.307    10.417 r  Inst_PSWRD_BOTON/segundos1_carry__2_i_4/O
                         net (fo=1, routed)           0.000    10.417    Inst_PSWRD_BOTON/segundos1_carry__2_i_4_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.818 r  Inst_PSWRD_BOTON/segundos1_carry__2/CO[3]
                         net (fo=1, routed)           0.969    11.787    Inst_PSWRD_BOTON/segundos1_carry__2_n_0
    SLICE_X8Y81          LUT2 (Prop_lut2_I1_O)        0.124    11.911 r  Inst_PSWRD_BOTON/segundos2__1_i_1/O
                         net (fo=36, routed)          1.137    13.048    Inst_PSWRD_BOTON/tempo0
    SLICE_X11Y86         FDRE                                         r  Inst_PSWRD_BOTON/segundos_reg[27]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_PSWRD_BOTON/segundos_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_PSWRD_BOTON/segundos_reg[20]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.888ns  (logic 7.863ns (61.012%)  route 5.025ns (38.988%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 FDRE=1 LUT2=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE                         0.000     0.000 r  Inst_PSWRD_BOTON/segundos_reg[2]/C
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_PSWRD_BOTON/segundos_reg[2]/Q
                         net (fo=3, routed)           0.844     1.300    Inst_PSWRD_BOTON/segundos_reg[2]
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      3.851     5.151 r  Inst_PSWRD_BOTON/segundos2__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.153    Inst_PSWRD_BOTON/segundos2__0_n_106
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     6.671 r  Inst_PSWRD_BOTON/segundos2__1/P[0]
                         net (fo=2, routed)           1.086     7.757    Inst_PSWRD_BOTON/segundos2__1_n_105
    SLICE_X12Y80         LUT2 (Prop_lut2_I0_O)        0.124     7.881 r  Inst_PSWRD_BOTON/segundos2_carry_i_3/O
                         net (fo=1, routed)           0.000     7.881    Inst_PSWRD_BOTON/segundos2_carry_i_3_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.414 r  Inst_PSWRD_BOTON/segundos2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.414    Inst_PSWRD_BOTON/segundos2_carry_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.531 r  Inst_PSWRD_BOTON/segundos2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.531    Inst_PSWRD_BOTON/segundos2_carry__0_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.648 r  Inst_PSWRD_BOTON/segundos2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.648    Inst_PSWRD_BOTON/segundos2_carry__1_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.963 f  Inst_PSWRD_BOTON/segundos2_carry__2/O[3]
                         net (fo=2, routed)           1.147    10.110    Inst_PSWRD_BOTON/segundos2_carry__2_n_4
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.307    10.417 r  Inst_PSWRD_BOTON/segundos1_carry__2_i_4/O
                         net (fo=1, routed)           0.000    10.417    Inst_PSWRD_BOTON/segundos1_carry__2_i_4_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.818 r  Inst_PSWRD_BOTON/segundos1_carry__2/CO[3]
                         net (fo=1, routed)           0.969    11.787    Inst_PSWRD_BOTON/segundos1_carry__2_n_0
    SLICE_X8Y81          LUT2 (Prop_lut2_I1_O)        0.124    11.911 r  Inst_PSWRD_BOTON/segundos2__1_i_1/O
                         net (fo=36, routed)          0.976    12.888    Inst_PSWRD_BOTON/tempo0
    SLICE_X11Y85         FDRE                                         r  Inst_PSWRD_BOTON/segundos_reg[20]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_estado_caja/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            Inst_estado_caja/FSM_onehot_current_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.141ns (58.047%)  route 0.102ns (41.953%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDPE                         0.000     0.000 r  Inst_estado_caja/FSM_onehot_current_state_reg[0]/C
    SLICE_X0Y95          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  Inst_estado_caja/FSM_onehot_current_state_reg[0]/Q
                         net (fo=4, routed)           0.102     0.243    Inst_estado_caja/Q[0]
    SLICE_X0Y95          FDCE                                         r  Inst_estado_caja/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_syncron/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_syncron/sreg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.141ns (51.107%)  route 0.135ns (48.893%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE                         0.000     0.000 r  Inst_syncron/sreg_reg[0]/C
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_syncron/sreg_reg[0]/Q
                         net (fo=2, routed)           0.135     0.276    Inst_syncron/sreg[0]
    SLICE_X0Y89          FDRE                                         r  Inst_syncron/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_PSWRD_BOTON/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_PSWRD_BOTON/numero_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.164ns (55.596%)  route 0.131ns (44.404%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE                         0.000     0.000 r  Inst_PSWRD_BOTON/cnt_reg[0]/C
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_PSWRD_BOTON/cnt_reg[0]/Q
                         net (fo=9, routed)           0.131     0.295    Inst_PSWRD_BOTON/cnt_reg[0]
    SLICE_X3Y81          FDRE                                         r  Inst_PSWRD_BOTON/numero_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_PSWRD_BOTON/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_PSWRD_BOTON/numero_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.164ns (52.134%)  route 0.151ns (47.866%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE                         0.000     0.000 r  Inst_PSWRD_BOTON/cnt_reg[1]/C
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_PSWRD_BOTON/cnt_reg[1]/Q
                         net (fo=10, routed)          0.151     0.315    Inst_PSWRD_BOTON/cnt_reg[1]
    SLICE_X3Y81          FDRE                                         r  Inst_PSWRD_BOTON/numero_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_estado_caja/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_estado_caja/FSM_onehot_current_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.227ns (70.768%)  route 0.094ns (29.232%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDCE                         0.000     0.000 r  Inst_estado_caja/FSM_onehot_current_state_reg[1]/C
    SLICE_X0Y95          FDCE (Prop_fdce_C_Q)         0.128     0.128 f  Inst_estado_caja/FSM_onehot_current_state_reg[1]/Q
                         net (fo=4, routed)           0.094     0.222    Inst_estado_caja/Q[1]
    SLICE_X0Y95          LUT4 (Prop_lut4_I3_O)        0.099     0.321 r  Inst_estado_caja/FSM_onehot_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.321    Inst_estado_caja/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X0Y95          FDPE                                         r  Inst_estado_caja/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_PSWRD_BOTON/numero_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_PSWRD_BOTON/FSM_onehot_current_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.186ns (57.216%)  route 0.139ns (42.784%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE                         0.000     0.000 r  Inst_PSWRD_BOTON/numero_reg[1]/C
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  Inst_PSWRD_BOTON/numero_reg[1]/Q
                         net (fo=4, routed)           0.139     0.280    Inst_PSWRD_BOTON/numero[1]
    SLICE_X2Y82          LUT6 (Prop_lut6_I1_O)        0.045     0.325 r  Inst_PSWRD_BOTON/FSM_onehot_current_state[4]_i_2/O
                         net (fo=1, routed)           0.000     0.325    Inst_PSWRD_BOTON/FSM_onehot_current_state[4]_i_2_n_0
    SLICE_X2Y82          FDCE                                         r  Inst_PSWRD_BOTON/FSM_onehot_current_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_syncron/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_syncron/sreg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.141ns (43.208%)  route 0.185ns (56.792%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE                         0.000     0.000 r  Inst_syncron/sreg_reg[1]/C
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_syncron/sreg_reg[1]/Q
                         net (fo=2, routed)           0.185     0.326    Inst_syncron/sreg[1]
    SLICE_X0Y89          FDRE                                         r  Inst_syncron/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_PSWRD_BOTON/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            Inst_PSWRD_BOTON/FSM_onehot_current_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.246ns (73.470%)  route 0.089ns (26.530%))
  Logic Levels:           2  (FDPE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDPE                         0.000     0.000 r  Inst_PSWRD_BOTON/FSM_onehot_current_state_reg[0]/C
    SLICE_X2Y82          FDPE (Prop_fdpe_C_Q)         0.148     0.148 r  Inst_PSWRD_BOTON/FSM_onehot_current_state_reg[0]/Q
                         net (fo=7, routed)           0.089     0.237    Inst_PSWRD_BOTON/FSM_onehot_current_state_reg_n_0_[0]
    SLICE_X2Y82          LUT2 (Prop_lut2_I0_O)        0.098     0.335 r  Inst_PSWRD_BOTON/FSM_onehot_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.335    Inst_PSWRD_BOTON/FSM_onehot_current_state[1]_i_1_n_0
    SLICE_X2Y82          FDCE                                         r  Inst_PSWRD_BOTON/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_PSWRD_BOTON/kkl_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_PSWRD_BOTON/kkl_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE                         0.000     0.000 r  Inst_PSWRD_BOTON/kkl_reg/C
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_PSWRD_BOTON/kkl_reg/Q
                         net (fo=2, routed)           0.167     0.308    Inst_PSWRD_BOTON/kkl
    SLICE_X3Y82          LUT3 (Prop_lut3_I2_O)        0.045     0.353 r  Inst_PSWRD_BOTON/kkl_i_1/O
                         net (fo=1, routed)           0.000     0.353    Inst_PSWRD_BOTON/kkl_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  Inst_PSWRD_BOTON/kkl_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_PSWRD_BOTON/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_PSWRD_BOTON/cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE                         0.000     0.000 r  Inst_PSWRD_BOTON/cnt_reg[3]/C
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  Inst_PSWRD_BOTON/cnt_reg[3]/Q
                         net (fo=12, routed)          0.168     0.309    Inst_PSWRD_BOTON/cnt_reg[3]
    SLICE_X3Y83          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  Inst_PSWRD_BOTON/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.354    Inst_PSWRD_BOTON/cnt[3]_i_1_n_0
    SLICE_X3Y83          FDRE                                         r  Inst_PSWRD_BOTON/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------





