module ALU (
output signed [31:0] alu_out,
output [31:0] beq_addr,
output mux_sel_ctrl,
input signed [31:0] rs_in, ex_dm_alu_out, 
input signed [31:0] rt_in,
input [1:0] fwd_ctrl_a, fwd_ctrl_b, 
input r_i_sel_ctrl, alu_ctrl, beq_in_1,
input [31:0] id_ex_inst, id_ex_pc_4_out,
input [15:0] sign_ext_in 
);

wire [31:0] rt_sign_ext_out, alu_ip_1, alu_ip_2, sign_ext_addr;
wire [1:0] alu_op_ctrl;
wire beq_in, beq_inst;

endmodule