$date
	Fri Jan 12 19:56:52 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module all_gates_tb $end
$var reg 1 ! A $end
$upscope $end
$scope module all_gates_tb $end
$var reg 1 " B $end
$upscope $end
$scope module all_gates_tb $end
$var wire 1 # OUT_NOT $end
$upscope $end
$scope module all_gates_tb $end
$var wire 1 $ OUT_AND $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
1#
0"
0!
$end
#10
1"
#20
0#
0"
1!
#30
1$
1"
#40
