/* *****************************************************************************
 * File: test.v
 * Author: Ofer Shacham
 * 
 * Description:
 * simple test bench for template
 * 
 *
 * Change bar:
 * -----------
 * Date          Author   Description
 * Apr 3, 2010  shacham  initial version
 *  
 * 
 * ****************************************************************************/

////////////////////////////// IMPORTANT MESSAGE: //////////////////////////////
// Note that programs are written using object oriented programming. They
// are closer to software than to hardware. There is therefore no real need
// in a genesis type parameterization.
////////////////////////////////////////////////////////////////////////////////
//; my $num_tracks = $self->get_top_param('num_tracks');
//; my $use_bs = parameter(NAME => 'use_bs', val => 0);
//; my $use_input_file = parameter(NAME => 'use_input_file', val=> 0);
//; my $config_bs = parameter(NAME => 'config_bs', val => '/horowitz/users/ajcars/CGRAGenerator/hardware/generator_z/top/ncsim_verif/cascade_reordered.bs', DOC => "Bitstream to configure CGRA");
//; my $input_file = parameter(NAME => 'input', val => '/horowitz/users/ajcars/CGRAGenerator/hardware/generator_z/top/ncsim_verif/cascade_input.raw', DOC => "Input image to use for test");
//; my $halide_out_file = parameter(NAME => 'halide_out', val => '/horowitz/users/ajcars/TestBenchGenerator/tests/conv_bw/conv_bw_halide_out.raw', DOC => "Output image to test against");
//; my $do_config_test = parameter(NAME => 'do_config_test', val => 1);
//; my $do_gc_op_test = parameter(NAME => 'do_gc_op_test', val => 0);
//; my $crop = 0;
program automatic `mname`(
	interface ifc,//JTAG Interface
	inout logic [`$num_tracks-1`:0] pads_S0,
	inout logic [`$num_tracks-1`:0] pads_S1,
	inout logic [`$num_tracks-1`:0] pads_S2,
	inout logic [`$num_tracks-1`:0] pads_S3
);
   parameter io_delay = 260;
   parameter io1bit_num_features=1;
   parameter io16bit_num_features=1;
   parameter mem_num_features=15;
   parameter pe_num_features=11;
   parameter low_sram_feature=3;
   parameter high_sram_feature=6;
   parameter gout_sel_feature = 10;
   parameter mem_low_sb_unq3_feature=0;
   parameter mem_high_sb_unq3_feature=0;
   parameter mem_low_sb_unq1_feature = 1;
   parameter mem_high_sb_unq1_feature = 1;
   parameter pe_low_sb_feature = 8;
   parameter pe_high_sb_feature = 9;
   // some variables to control the test
   //int                           seed;
   //int                           rnd0;
   logic [`$num_tracks-1`:0] in;
   logic [`$num_tracks-1`:0] out;
   logic [`$num_tracks-1`:0] gold_out;
   logic [`$num_tracks-1`:0] S1_in;
   logic [`$num_tracks-1`:0] S2_in;
   assign pads_S2 = S1_in;  
   int 				 fd;
   int 				 config_file;
   int				 input_file;
   int				 output_file;
   int				 halide_out;
   int 				 io1bit_IDs;
   int				 pe_IDs;
   int				 mem_IDs;
   logic [31:0]			 addr_array[3999:0];
   logic [31:0]			 data_array[3999:0];
   shortint			 id;
   int				 status;
   int				 i;
   int				 io_delay_count=0;
   int				 config_count=0;
   int 				 flag;
   int				 out_count=0;
   logic [31:0]			 config_data;
   logic [31:0]			 config_addr;
   logic [15:0]			 pads_in;
   // Instantiate a jtag driver
   //; my $jtag_drvr_obj = generate_base('JTAGDriver', 'jdrv');
   `$jtag_drvr_obj->instantiate`;
   jtag_regfile_trans_t jtag_config_trans;       
   logic [8:0][7:0] pe_regs= {8'h00,8'hE0,8'hE1,8'hF0,8'hF1,8'hF3,8'hF4,8'hF5,8'hFF};
   task run_test;
      begin
	 jdrv.ReadID(jtag_config_trans);
	//Begin CGRA configuration
	 // initialization of structs:
	 jtag_config_trans.domain = sc_domain;
	 jtag_config_trans.addr = 32'h0;
	 jtag_config_trans.data_out = 32'h1;
//;	if($do_config_test == 1) {
	 //CHECK EVERY ADDRESS IN EACH TILE TYPE
	 GC_op(write_stall,32'hF,32'h0);
	 $display("STALL");
	 $display("START ALL FEATURE TEST FOR EACH TILE TYPE");
	 //io1bit tile
	 status = $fscanf(io1bit_IDs,"%x", id);
	 write_config(id,8'h0,8'h0,32'h1);
	 //Now do mem_tile
	 status = $fscanf(mem_IDs,"%x", id);
	 for(int feat=0; feat<mem_num_features; feat++) begin
		//TEST EVERY SRAM ADDRESS
		if ((feat>=low_sram_feature) && (feat<=high_sram_feature))begin
			for(int addr = 0;addr<256;addr++)
				write_config(id,feat,addr,(feat-low_sram_feature+addr));
		end
		//TEST ALL SB REGISTERS
		else if((feat>=mem_low_sb_unq3_feature) && (feat<=mem_high_sb_unq3_feature))begin
			for(int addr = 0;addr<4;addr++)
				write_config(id,feat,addr,(id+feat-mem_low_sb_unq3_feature+addr));
		end
		else if((feat>=mem_low_sb_unq1_feature) && (feat<=mem_high_sb_unq1_feature))begin
			for(int addr = 0;addr<3;addr++)
				write_config(id,feat,addr,(id+feat-mem_low_sb_unq1_feature+addr));
		end
		else if(feat==gout_sel_feature)
			write_config(id,feat,8'h0,(id+feat)%4);
		else
			write_config(id,feat,8'h0,$urandom_range(15,65536));
         end
	 status = $fscanf(pe_IDs,"%x", id);
	 for(int feat=0; feat<pe_num_features; feat++) begin
		if(feat==0) begin
			for(int r=0;r<9;r++) begin
				if(pe_regs[r]=='hF3 | pe_regs[r]=='hF4 | pe_regs[r]=='hE1)
					write_config(id,feat,pe_regs[r],32'h1);
				else	
					write_config(id,feat,pe_regs[r],r);
			end
		end
		else if((feat>=pe_low_sb_feature) && (feat<=pe_high_sb_feature)) begin
			for(int addr = 0; addr < 3; addr++)
				write_config(id,feat,addr,(id+feat-pe_low_sb_feature+addr));
		end
		else if(feat==10)
			write_config(id,feat,8'h0,1);
		else if(feat!=1)
			write_config(id,feat,8'h0,(id+feat));
         end
	 
 
	 for(int i=0;i<config_count;i++)
		check_address(addr_array[i],data_array[i]);
	 $display("ALL FEATURE TESTING COMPLETE");
	 $display("\nBEGIN ALL TILE TESTING");
	 config_count = 0;
	 $display("\nWRITE TO FEATURE 0 IN ALL IO1BIT TILES");
	 status = $fscanf(io1bit_IDs,"%x",id);
	 while(status==1) begin 
	 	write_config(id,8'h0,8'h0,$urandom_range(0,3));
	 	status = $fscanf(io1bit_IDs,"%x",id);
	 end
	 $display("\nWRITE TO FEATURE 0 IN ALL MEM TILES");
	 status = $fscanf(mem_IDs, "%x",id);
	 while(status==1) begin
		write_config(id,8'h0,8'h0,$urandom_range(10000000,1));
		status = $fscanf(mem_IDs, "%x",id);
	 end
	 $display("\nWRITE TO FEATURE 2 IN ALL PE TILES");
	 status = $fscanf(pe_IDs,"%x",id);
	 while(status==1) begin
		write_config(id,8'h2,8'h0,$urandom_range(10000000,1));
		status = $fscanf(pe_IDs,"%x",id);
	 end
	 $display("\nREADING ALL CONFIG BACK");
	 for(int i=0;i<config_count;i++)
		check_address(addr_array[i],data_array[i]);
	 $display("\nREAD CONFIG BACK FROM ALL %d TILES",config_count); 
//; }
//; if($do_gc_op_test){
	$display("TESTING ALL GC OPS");
	$display("\nTESTING wr_A050");
	GC_op(wr_A050,0'h0,0'h0);
	if(jtag_config_trans.data_out!=32'hA050)
		$display("FAIL: Data out != 0xA050");
	else
		$display("PASS");

	$display("\nTEST R/W TO TST REG");
	GC_op(wr_TST,32'hABCD,32'h0);		
//; }

//; if($use_bs==1) {
	 @(posedge ifc.Clk);
	 jtag_config_trans.op = write_stall;
	 jtag_config_trans.data_in = 32'hF;
	 jdrv.Send(jtag_config_trans);
	 $display("STALL");
	 status = $fscanf(config_file,"%x %x", config_addr,config_data);
	 while( status==2 ) begin
		@(posedge ifc.Clk);
		$display("%x %x",config_addr,config_data);
		jtag_config_trans.data_in = config_data;
		jtag_config_trans.addr = config_addr;
		jtag_config_trans.op = write;
		jdrv.Send(jtag_config_trans);
		status = $fscanf(config_file,"%x %x", config_addr,config_data);
	 end
	 //SWITCH TO FAST CLK
	 $display("Finished Configuration!");
	 jtag_config_trans.op = switch_clk;
	 jtag_config_trans.data_in = 32'h1;
	 jdrv.Send(jtag_config_trans);
	 $display("SWITCH TO FAST CLK");

	 //UNSTALL
	 jtag_config_trans.op = write_stall;
	 jtag_config_trans.data_in = 32'h0;
	 jdrv.Send(jtag_config_trans);
	 $display("UNSTALL");
//; }
//; if($use_input_file == 1){
	 //NOW WE CAN APPLY THE INPUTS TO THE PADS
	 in[8:0] = $fgetc(input_file);
	 gold_out = 0;
	 out = 0;
	 while( in[8:0] != 9'h1FF )begin
		@(posedge ifc.Clk);
		S1_in[7:0] = in[7:0];
		S1_in[15-i] = 'h0;	
		@(negedge ifc.Clk);
		if(io_delay_count!=io_delay) 
			io_delay_count++;
		else begin
		if((out_count%64!=62) && (out_count%64!=63)) begin
			out[7:0] = pads_S0[7:0];
			$fwrite(output_file, "%c", out[7:0]);
			gold_out[7:0] = $fgetc(halide_out);
			if(out[7:0]!=gold_out[7:0]) begin
				$display("ERROR: Input: %d, CGRA out: %d, Halide out %d",in[7:0],out[7:0],gold_out[7:0]);
				$fwrite(fd, "ERROR: ");
			end
		end
			out_count++;
		end
		$fwrite(fd,"Input: %d, CGRA out: %d   Halide out: %d\n",in[7:0],out[7:0],gold_out[7:0]);
	 	in[8:0] = $fgetc(input_file);
	 end
	/* while (io_delay_count > 0) begin
		@(negedge ifc.Clk);
		io_delay_count--;
		out[7:0] = pads_S0[7:0];
		$fwrite(output_file,"%x",out[7:0]);
		gold_out[7:0] = $fgetc(halide_out);
		if(out[7:0]!=gold_out[7:0]) begin
			$display("ERROR: Input: %d, CGRA out: %d, Halide out %d",in[7:0],out[7:0],gold_out[7:0]);
			$fwrite(fd, "ERROR: ");
		end
		$fwrite(fd,"Input: %d, CGRA out: %d   Halide out: %d\n",in[7:0],out[7:0],gold_out[7:0]);
		
	 end*/
//; }
//; else {
	 for(int j=0; j<40; j++) begin
		@(posedge ifc.Clk);
		in = $urandom_range(65535,0);
                in = 0;
		S2_in[`$num_tracks-1`:0] = in[`$num_tracks-1`:0];	
	 end
//; }
      end
   endtask // run_test
   task write_config(input logic [15:0] tile_id, input logic [7:0] feature, input logic [7:0] register,input logic [31:0] data_in);
     begin
     jtag_config_trans.op = write;
     jtag_config_trans.addr = {register,feature,tile_id};
     jtag_config_trans.data_in = data_in;
     jtag_config_trans.done = 0;
     addr_array[config_count] = jtag_config_trans.addr;
     data_array[config_count] = jtag_config_trans.data_in;
     config_count++;
     jdrv.Send(jtag_config_trans);
     end
   endtask //write_config
   task read_config(input logic [15:0] tile_id, input logic [7:0] feature, input logic [7:0] register);
     begin
     jtag_config_trans.op = read;
     jtag_config_trans.addr = {register,feature,tile_id};
     jtag_config_trans.data_out = 0;
     jtag_config_trans.done = 0;
     jdrv.Send(jtag_config_trans);
     jtag_config_trans = jdrv.GetResult();
     end
   endtask //read_config
   task check_address(input logic [31:0] address, input logic [31:0] data_in);
     begin
     //@(posedge ifc.Clk);
     //write_config(tile_id,feature,register, data_in);
     @(posedge ifc.Clk);
     read_config(address[15:0],address[23:16],address[31:24]);
     $fdisplay(fd,"Address: %x, Data written: %x, Data read: %x",address,data_in,jtag_config_trans.data_out);
     if(jtag_config_trans.data_out != data_in) begin
       $display("ERROR in tile %x, feature %x, register %x. Data written: %x. Data read: %x.", address[15:0],
                 address[23:16], address[31:24],data_in,jtag_config_trans.data_out);
     end
     end
   endtask
   task GC_op(input regfile_op_t op, logic[31:0] data_in, logic[31:0] addr);
     begin
     @(posedge ifc.Clk);
     jtag_config_trans.op = op;
     jtag_config_trans.addr = addr;
     jtag_config_trans.data_in = data_in;
     jtag_config_trans.data_out = 0;
     jtag_config_trans.done = 0;
     jdrv.Send(jtag_config_trans);
     jtag_config_trans = jdrv.GetResult();
     end
   endtask 


   /****************************************************************************
    * Control the simulation
    * *************************************************************************/
   initial begin
      $display("%t:\t********************Loading Arguments***********************",$time);
      init_test;
      fd = $fopen("test.log","w");
//; if($use_bs == 1) {     
      config_file = $fopen("`$config_bs`","r");
      if(!config_file)
	$display("ERROR: Could not open `$config_bs`");	
//; } 
//; if($use_input_file == 1){
      input_file = $fopen("`$input_file`","r");
      if(!input_file)
	$display("ERROR: Could not open `$input_file`");
      halide_out = $fopen("`$halide_out_file`","r");
      if(!halide_out)
	$display("ERROR: Could not open `$halide_out_file`");
      output_file = $fopen("CGRA_out.raw","w");
//; }

      io1bit_IDs = $fopen("io1bit_IDs.txt","r");
      if(!io1bit_IDs)
	$display("ERROR: Could not open io1bit_ID file");
      
      pe_IDs = $fopen("pe_IDs.txt","r");
      if(!pe_IDs)
	$display("ERROR: Could not open pe_ID file");
      
      mem_IDs = $fopen("memory_IDs.txt","r");
      if(!mem_IDs)
	$display("ERROR: Could not open mem_ID file");

      $display("%t:\t*************************START*****************************",$time);
      @(negedge ifc.Reset);
      repeat (10) @(posedge ifc.Clk);
      run_test;
      repeat (10) @(posedge ifc.Clk);
      $display("%t:\t*************************FINISH****************************",$time);
      $fclose(fd);
      $finish(2);
   end
   
   
   task init_test();
      begin
	 // read user input
	 //ProcessArgs();
	 //rnd0 = $random(seed); // initial the random number generator
	 
	 // init the environment
	 jdrv = new(ifc);
	 jdrv.Zero();
	
 	 //ZERO out any inputs to the DUT
	 ifc.config_data_from_gc = '0;
	 repeat (2) @(posedge ifc.Clk); 
      end
   endtask // init_test
   
   /****************************************************************************
    * Other Tasks:
    * *************************************************************************/
/*
   task ProcessArgs;
      begin
         // if this is a "+wave" run, it must record all signals
         if ( $test$plusargs("wave") ) begin
            //         levels  instance
            $display("time=%10t Starting Wave Capture", $time);
            $vcdpluson(0,        top);
         end
         // if this is a "+memwave" run, it must record all memories
         if ( $test$plusargs("memwave") ) begin
            //         levels  instance
            $display("time=%10t Starting Memories Capture", $time);
            CaptureMemoriesOn();
         end
         // find the seed for this run
         if ( $test$plusargs("seed") ) begin
	    $value$plusargs("seed=%d", seed);
	 end else begin
            seed = 12345;
         end
	 $display("%t: Using seed %d",$time, seed);
      end
   endtask // ProcessArgs
   
   task CaptureMemoriesOn;
      begin
         $vcdplusmemon(0,        top);
      end
   endtask // CaptureMemoriesOn
   
   task CaptureMemoriesOff;
      begin
         $vcdplusmemoff(0,        top);
      end
   endtask // CaptureMemoriesOff
  */ 
endprogram : `mname`
  
