{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.6.11  2017-06-12 bk=1.3860 VDI=40 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace port DDR -pg 1 -y 590 -defaultsOSRD
preplace port uart_rtl -pg 1 -y 460 -defaultsOSRD
preplace port reset_rtl -pg 1 -y 800 -defaultsOSRD
preplace port sysclk -pg 1 -y 860 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 610 -defaultsOSRD
preplace portBus o_cts -pg 1 -y 660 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 6 -y 140 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 9 -y 660 -defaultsOSRD
preplace inst axi_intc_0 -pg 1 -lvl 3 -y 600 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 9 -y 270 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 7 -y 260 -defaultsOSRD
preplace inst microblaze_0_axi_periph -pg 1 -lvl 5 -y 220 -defaultsOSRD
preplace inst axi_cdma_0 -pg 1 -lvl 6 -y 350 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 2 -y 590 -defaultsOSRD
preplace inst mdm_1 -pg 1 -lvl 3 -y 750 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 4 -y 630 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 8 -y 470 -defaultsOSRD
preplace inst rst_clk_wiz_1_100M -pg 1 -lvl 2 -y 820 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 1 -y 860 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 8 -y 270 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 5 -y 640 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 8 -y 610 -defaultsOSRD
preplace netloc processing_system7_0_DDR 1 8 2 NJ 590 NJ
preplace netloc axi_intc_0_interrupt 1 3 1 N
preplace netloc axi_smc_M01_AXI 1 7 1 2580
preplace netloc axi_cdma_0_M_AXI 1 6 1 2280
preplace netloc microblaze_0_axi_periph_M04_AXI 1 5 2 N 250 NJ
preplace netloc axi_uartlite_0_interrupt 1 1 8 230 440 NJ 440 NJ 440 NJ 440 NJ 440 2300J 400 NJ 400 2990
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 8 1 NJ
preplace netloc microblaze_0_Clk 1 1 7 220 730 660 520 980 520 1490 510 1850 430 2290 370 2590
preplace netloc axi_smc_M00_AXI 1 7 1 N
preplace netloc microblaze_0_axi_periph_M03_AXI 1 5 1 1840
preplace netloc microblaze_0_axi_periph_M00_AXI 1 2 4 670 450 NJ 450 NJ 450 1820
preplace netloc microblaze_0_M_AXI_DP 1 4 1 1480
preplace netloc microblaze_0_ilmb_1 1 4 1 N
preplace netloc mdm_1_Interrupt 1 1 3 240 910 NJ 910 1000
preplace netloc sys_clock_1 1 0 1 NJ
preplace netloc microblaze_0_axi_periph_M05_AXI 1 5 1 1830
preplace netloc axi_cdma_0_cdma_introut 1 1 6 220 470 NJ 470 NJ 470 NJ 470 NJ 470 2240
preplace netloc axi_dma_0_s2mm_introut 1 1 6 260 490 NJ 490 NJ 490 NJ 490 NJ 490 2250
preplace netloc axi_dma_0_M_AXI_MM2S 1 6 1 2290
preplace netloc rst_clk_wiz_1_100M_interconnect_aresetn 1 2 3 630J 100 NJ 100 N
preplace netloc xlconcat_0_dout 1 2 1 650
preplace netloc xlconstant_0_dout 1 9 1 NJ
preplace netloc rst_clk_wiz_1_100M_bus_struct_reset 1 2 3 620J 820 NJ 820 1490
preplace netloc processing_system7_0_FIXED_IO 1 8 2 NJ 610 NJ
preplace netloc microblaze_0_axi_periph_M01_AXI 1 5 3 1830 10 NJ 10 2600J
preplace netloc axi_dma_0_mm2s_introut 1 1 6 250 480 NJ 480 NJ 480 NJ 480 NJ 480 2260
preplace netloc rst_clk_wiz_1_100M_peripheral_aresetn 1 2 6 640 500 NJ 500 1500 500 1860 270 2270 360 2610
preplace netloc rst_clk_wiz_1_100M_mb_reset 1 2 2 650 680 1000J
preplace netloc clk_wiz_1_locked 1 1 1 220
preplace netloc axi_uartlite_0_UART 1 8 2 NJ 460 NJ
preplace netloc axi_dma_0_M_AXI_S2MM 1 6 1 2270
preplace netloc microblaze_0_axi_periph_M02_AXI 1 2 4 680 460 NJ 460 NJ 460 1810
preplace netloc microblaze_0_dlmb_1 1 4 1 N
preplace netloc axi_dma_0_M_AXIS_MM2S 1 5 2 1860 30 2250
preplace netloc microblaze_0_debug 1 3 1 990
preplace netloc mdm_1_debug_sys_rst 1 1 3 260 920 NJ 920 980
preplace netloc reset_rtl_1 1 0 2 NJ 800 NJ
levelinfo -pg 1 0 120 440 830 1240 1670 2060 2440 2800 3100 3230 -top 0 -bot 930
",
}
{
   da_axi4_cnt: "18",
   da_board_cnt: "4",
   da_bram_cntlr_cnt: "1",
   da_clkrst_cnt: "3",
   da_mb_cnt: "1",
   da_ps7_cnt: "2",
}
