# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../project_crc24a.gen/sources_1/bd/design_1/ipshared/8fa1/hdl/verilog" \
"../../../../project_crc24a.srcs/sim_1/new/ds.v" \
"../../../../project_crc24a.srcs/sim_1/new/adas.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
