# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do WTM_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Lutas/OneDrive/Desktop/Class/ECE-550D/Homework/Lab_3 {C:/Users/Lutas/OneDrive/Desktop/Class/ECE-550D/Homework/Lab_3/WTM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:05:00 on Sep 15,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Lutas/OneDrive/Desktop/Class/ECE-550D/Homework/Lab_3" C:/Users/Lutas/OneDrive/Desktop/Class/ECE-550D/Homework/Lab_3/WTM.v 
# -- Compiling module WTM
# 
# Top level modules:
# 	WTM
# End time: 10:05:00 on Sep 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Lutas/OneDrive/Desktop/Class/ECE-550D/Homework/Lab_3 {C:/Users/Lutas/OneDrive/Desktop/Class/ECE-550D/Homework/Lab_3/FA.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:05:00 on Sep 15,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Lutas/OneDrive/Desktop/Class/ECE-550D/Homework/Lab_3" C:/Users/Lutas/OneDrive/Desktop/Class/ECE-550D/Homework/Lab_3/FA.v 
# -- Compiling module FA
# 
# Top level modules:
# 	FA
# End time: 10:05:00 on Sep 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Lutas/OneDrive/Desktop/Class/ECE-550D/Homework/Lab_3 {C:/Users/Lutas/OneDrive/Desktop/Class/ECE-550D/Homework/Lab_3/HA.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:05:01 on Sep 15,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Lutas/OneDrive/Desktop/Class/ECE-550D/Homework/Lab_3" C:/Users/Lutas/OneDrive/Desktop/Class/ECE-550D/Homework/Lab_3/HA.v 
# -- Compiling module HA
# 
# Top level modules:
# 	HA
# End time: 10:05:01 on Sep 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Lutas/OneDrive/Desktop/Class/ECE-550D/Homework/Lab_3 {C:/Users/Lutas/OneDrive/Desktop/Class/ECE-550D/Homework/Lab_3/WTM_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:05:01 on Sep 15,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Lutas/OneDrive/Desktop/Class/ECE-550D/Homework/Lab_3" C:/Users/Lutas/OneDrive/Desktop/Class/ECE-550D/Homework/Lab_3/WTM_tb.v 
# -- Compiling module WTM_tb
# 
# Top level modules:
# 	WTM_tb
# End time: 10:05:01 on Sep 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  WTM_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" WTM_tb 
# Start time: 10:05:02 on Sep 15,2023
# Loading work.WTM_tb
# Loading work.WTM
# Loading work.HA
# Loading work.FA
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                    0 simulation start
# ** Note: $stop    : C:/Users/Lutas/OneDrive/Desktop/Class/ECE-550D/Homework/Lab_3/WTM_tb.v(37)
#    Time: 100 ns  Iteration: 1  Instance: /WTM_tb
# Break in Module WTM_tb at C:/Users/Lutas/OneDrive/Desktop/Class/ECE-550D/Homework/Lab_3/WTM_tb.v line 37
# End time: 12:00:40 on Sep 15,2023, Elapsed time: 1:55:38
# Errors: 0, Warnings: 0
