#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x13f1b9bc0 .scope module, "cpu_run_tb" "cpu_run_tb" 2 3;
 .timescale -9 -12;
P_0x13f198c20 .param/l "ADDR_SIZE" 1 2 7, +C4<00000000000000000000000000000101>;
P_0x13f198c60 .param/l "END_PC" 1 2 9, +C4<00000000000000000000000000010110>;
P_0x13f198ca0 .param/l "PC_BITS" 1 2 8, +C4<00000000000000000000000000000101>;
P_0x13f198ce0 .param/l "REG_NUM" 1 2 6, +C4<00000000000000000000000000100000>;
P_0x13f198d20 .param/l "XLEN" 1 2 5, +C4<00000000000000000000000000100000>;
v0x13f1ea2f0_0 .var "clk", 0 0;
v0x13f1ea380_0 .var "curr_inst", 31 0;
v0x13f1ea410_0 .var/i "cycles", 31 0;
v0x13f1ea4a0_0 .var/i "i", 31 0;
v0x13f1ea530_0 .var "rst", 0 0;
S_0x13f1b98b0 .scope module, "dut" "cpu" 2 19, 3 3 0, S_0x13f1b9bc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
P_0x13f1b4340 .param/l "ADDR_SIZE" 0 3 6, +C4<00000000000000000000000000000101>;
P_0x13f1b4380 .param/l "PC_BITS" 0 3 7, +C4<00000000000000000000000000000101>;
P_0x13f1b43c0 .param/l "REG_NUM" 0 3 5, +C4<00000000000000000000000000100000>;
P_0x13f1b4400 .param/l "RESET_PC" 0 3 8, C4<00000>;
P_0x13f1b4440 .param/l "XLEN" 0 3 4, +C4<00000000000000000000000000100000>;
v0x13f1e7500_0 .net "D_BP_taken", 0 0, L_0x13f1eab50;  1 drivers
v0x13f1e49d0_0 .net "D_a", 31 0, L_0x13f1f13e0;  1 drivers
v0x13f1e7610_0 .net "D_a2", 31 0, L_0x13f1f1100;  1 drivers
v0x13f1e76e0_0 .net "D_addi", 0 0, L_0x13f1ec5c0;  1 drivers
v0x13f1e77b0_0 .net "D_alu_op", 3 0, L_0x13f1ee5e0;  1 drivers
v0x13f1e78c0_0 .net "D_b", 31 0, L_0x13f1f1340;  1 drivers
v0x13f1e7990_0 .net "D_b2", 31 0, L_0x13f1f11b0;  1 drivers
v0x13f1e7a60_0 .net "D_brn", 0 0, L_0x13f1ec4d0;  1 drivers
v0x13f1e7af0_0 .net "D_byt", 0 0, L_0x13f1ebff0;  1 drivers
v0x13f1e7c00_0 .net "D_imd", 10 0, L_0x13f1eb0a0;  1 drivers
v0x13f1e7c90_0 .net "D_inst", 31 0, v0x13f1e1010_0;  1 drivers
v0x13f1e7d60_0 .net "D_ld", 0 0, L_0x13f1ebc20;  1 drivers
v0x13f1e7df0_0 .net "D_mul", 0 0, L_0x13f1ec110;  1 drivers
v0x13f1e7ec0_0 .net "D_opc", 5 0, L_0x13f1eabe0;  1 drivers
v0x13f1e7f50_0 .net "D_pc", 4 0, v0x13f1e10c0_0;  1 drivers
v0x13f1e8020_0 .net "D_ra", 4 0, L_0x13f1ead40;  1 drivers
v0x13f1e80b0_0 .net "D_rb", 4 0, L_0x13f1eae60;  1 drivers
v0x13f1e8240_0 .net "D_rd", 4 0, L_0x13f1eaf80;  1 drivers
v0x13f1e82d0_0 .net "D_str", 0 0, L_0x13f1ebed0;  1 drivers
v0x13f1e8360_0 .net "D_we", 0 0, L_0x13f1ec3e0;  1 drivers
v0x13f1e83f0_0 .net "EX_BP_taken", 0 0, L_0x13f1f1d00;  1 drivers
v0x13f1e8480_0 .net "EX_D_bp", 1 0, L_0x13f1ef880;  1 drivers
v0x13f1e8510_0 .net "EX_a", 31 0, v0x13f1d9b80_0;  1 drivers
v0x13f1e85e0_0 .net "EX_a2", 31 0, L_0x13f1f1920;  1 drivers
v0x13f1e8670_0 .net "EX_alu_op", 3 0, L_0x13f1f1b70;  1 drivers
v0x13f1e8740_0 .net "EX_alu_out", 31 0, v0x13f16abd0_0;  1 drivers
v0x13f1e8850_0 .net "EX_b", 31 0, L_0x13f1f1a10;  1 drivers
v0x13f1e88e0_0 .net "EX_b2", 31 0, L_0x13f1f1a80;  1 drivers
v0x13f1e8970_0 .net "EX_brn", 0 0, L_0x13f1f1c10;  1 drivers
v0x13f1e8a00_0 .net "EX_byt", 0 0, L_0x13f1f1f50;  1 drivers
v0x13f1e8ad0_0 .net "EX_ld", 0 0, v0x13f1da120_0;  1 drivers
v0x13f1e8b60_0 .net "EX_mul", 0 0, v0x13f1da1b0_0;  1 drivers
v0x13f1e8c30_0 .net "EX_rd", 4 0, v0x13f1da240_0;  1 drivers
v0x13f1e8140_0 .net "EX_str", 0 0, L_0x13f1f1ec0;  1 drivers
v0x13f1e8ec0_0 .net "EX_taken", 0 0, v0x13f1605c0_0;  1 drivers
v0x13f1e8f50_0 .net "EX_true_taken", 0 0, v0x13f11f890_0;  1 drivers
v0x13f1e8fe0_0 .net "EX_we", 0 0, v0x13f1da390_0;  1 drivers
v0x13f1e9070_0 .net "F_BP_taken", 0 0, L_0x13f1f24f0;  1 drivers
v0x13f1e9140_0 .net "F_BP_target_pc", 4 0, L_0x13f1f2980;  1 drivers
v0x13f1e9210_0 .net "F_inst", 31 0, L_0x13f1ea9c0;  1 drivers
v0x13f1e92e0_0 .net "F_pc", 4 0, v0x13f1e4310_0;  1 drivers
v0x13f1e93f0_0 .net "MEM_D_bp", 1 0, L_0x13f1ef9c0;  1 drivers
v0x13f1e9480_0 .net "MEM_a2", 31 0, L_0x13f1f2ec0;  1 drivers
v0x13f1e9510_0 .net "MEM_alu_out", 31 0, v0x13f1dfdf0_0;  1 drivers
v0x13f1e95e0_0 .net "MEM_b2", 31 0, L_0x13f1f2e50;  1 drivers
v0x13f1e96b0_0 .net "MEM_byt", 0 0, v0x13f1dff50_0;  1 drivers
v0x13f1e9780_0 .net "MEM_data_mem", 31 0, L_0x13f1f3b80;  1 drivers
v0x13f1e9810_0 .net "MEM_ld", 0 0, v0x13f1dfff0_0;  1 drivers
v0x13f1e98e0_0 .net "MEM_rd", 4 0, v0x13f1e0090_0;  1 drivers
v0x13f1e9970_0 .net "MEM_str", 0 0, L_0x13f1f3140;  1 drivers
v0x13f1e9a40_0 .net "MEM_taken", 0 0, L_0x13f1e87d0;  1 drivers
v0x13f1e9ad0_0 .net "MEM_we", 0 0, v0x13f1e0280_0;  1 drivers
v0x13f1e9b60_0 .net "WB_D_bp", 1 0, L_0x13f1efaa0;  1 drivers
v0x13f1e9bf0_0 .net "WB_data_mem", 31 0, v0x13f1e25d0_0;  1 drivers
v0x13f1e9cc0_0 .net "WB_rd", 4 0, v0x13f1e26e0_0;  1 drivers
v0x13f1e9d50_0 .net "WB_we", 0 0, v0x13f1e2780_0;  1 drivers
L_0x130050010 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x13f1e9de0_0 .net/2u *"_ivl_0", 4 0, L_0x130050010;  1 drivers
v0x13f1e9e70_0 .net "clk", 0 0, v0x13f1ea2f0_0;  1 drivers
v0x13f1e9f00_0 .net "pc_plus_1", 4 0, L_0x13f1ea6c0;  1 drivers
v0x13f1e9f90_0 .net "rst", 0 0, v0x13f1ea530_0;  1 drivers
v0x13f1ea020_0 .net "stall_D", 0 0, L_0x13f1ef500;  1 drivers
L_0x13f1ea6c0 .arith/sum 5, v0x13f1e4310_0, L_0x130050010;
L_0x13f1ea760 .part v0x13f16abd0_0, 0, 5;
L_0x13f1f2b20 .part v0x13f1d9b80_0, 0, 5;
L_0x13f1f2c40 .part v0x13f16abd0_0, 0, 5;
S_0x13f199e40 .scope module, "u_Hazard_unit" "Hazard_unit" 3 131, 4 1 0, S_0x13f1b98b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "D_rd";
    .port_info 3 /INPUT 5 "D_ra";
    .port_info 4 /INPUT 5 "D_rb";
    .port_info 5 /INPUT 32 "EX_alu_out";
    .port_info 6 /INPUT 5 "EX_rd";
    .port_info 7 /INPUT 1 "EX_we";
    .port_info 8 /INPUT 1 "EX_ld";
    .port_info 9 /INPUT 1 "EX_mul";
    .port_info 10 /INPUT 5 "MEM_rd";
    .port_info 11 /INPUT 1 "MEM_we";
    .port_info 12 /INPUT 5 "WB_rd";
    .port_info 13 /INPUT 1 "WB_we";
    .port_info 14 /OUTPUT 1 "stall_D";
    .port_info 15 /OUTPUT 2 "EX_D_bp";
    .port_info 16 /OUTPUT 2 "MEM_D_bp";
    .port_info 17 /OUTPUT 2 "WB_D_bp";
P_0x13f12a590 .param/l "ADDR_SIZE" 0 4 3, +C4<00000000000000000000000000000101>;
P_0x13f12a5d0 .param/l "MUL_STALLS" 0 4 4, +C4<00000000000000000000000000000100>;
P_0x13f12a610 .param/l "XLEN" 0 4 2, +C4<00000000000000000000000000100000>;
L_0x13f1ee760 .functor AND 1, v0x13f1da1b0_0, L_0x13f1ee680, C4<1>, C4<1>;
L_0x13f1eea50 .functor AND 1, v0x13f1da390_0, L_0x13f1ee930, C4<1>, C4<1>;
L_0x13f1eebe0 .functor AND 1, v0x13f1da390_0, L_0x13f1eeb40, C4<1>, C4<1>;
L_0x13f1eed70 .functor AND 1, v0x13f1e0280_0, L_0x13f1eec50, C4<1>, C4<1>;
L_0x13f1eef00 .functor AND 1, v0x13f1e0280_0, L_0x13f1eee60, C4<1>, C4<1>;
L_0x13f1ef090 .functor AND 1, v0x13f1e2780_0, L_0x13f1eef70, C4<1>, C4<1>;
L_0x13f1ef220 .functor AND 1, v0x13f1e2780_0, L_0x13f1ef180, C4<1>, C4<1>;
L_0x13f1ef2d0 .functor OR 1, L_0x13f1eea50, L_0x13f1eebe0, C4<0>, C4<0>;
L_0x13f1ef3c0 .functor AND 1, v0x13f1da120_0, L_0x13f1ef2d0, C4<1>, C4<1>;
L_0x13f1ef500 .functor OR 1, L_0x13f1ef3c0, L_0x13f1ee810, C4<0>, C4<0>;
L_0x13f1ef6a0 .functor AND 1, L_0x13f1eea50, L_0x13f1ef5b0, C4<1>, C4<1>;
L_0x13f1ef810 .functor AND 1, L_0x13f1eebe0, L_0x13f1ef770, C4<1>, C4<1>;
v0x13f19b4d0_0 .net "D_ra", 4 0, L_0x13f1ead40;  alias, 1 drivers
v0x13f1bf3d0_0 .net "D_rb", 4 0, L_0x13f1eae60;  alias, 1 drivers
v0x13f1befd0_0 .net "D_rd", 4 0, L_0x13f1eaf80;  alias, 1 drivers
v0x13f1bf060_0 .net "EX_D_bp", 1 0, L_0x13f1ef880;  alias, 1 drivers
v0x13f1bec70_0 .net "EX_alu_out", 31 0, v0x13f16abd0_0;  alias, 1 drivers
v0x13f1bed00_0 .net "EX_ld", 0 0, v0x13f1da120_0;  alias, 1 drivers
v0x13f1be910_0 .net "EX_mul", 0 0, v0x13f1da1b0_0;  alias, 1 drivers
v0x13f1be9a0_0 .net "EX_rd", 4 0, v0x13f1da240_0;  alias, 1 drivers
v0x13f1be5b0_0 .net "EX_we", 0 0, v0x13f1da390_0;  alias, 1 drivers
v0x13f1be640_0 .net "MEM_D_bp", 1 0, L_0x13f1ef9c0;  alias, 1 drivers
v0x13f199740_0 .net "MEM_rd", 4 0, v0x13f1e0090_0;  alias, 1 drivers
v0x13f1997d0_0 .net "MEM_we", 0 0, v0x13f1e0280_0;  alias, 1 drivers
v0x13f1ce500_0 .net "WB_D_bp", 1 0, L_0x13f1efaa0;  alias, 1 drivers
v0x13f1ce590_0 .net "WB_rd", 4 0, v0x13f1e26e0_0;  alias, 1 drivers
v0x13f1ce620_0 .net "WB_we", 0 0, v0x13f1e2780_0;  alias, 1 drivers
L_0x1300509e8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x13f130ac0_0 .net/2u *"_ivl_0", 2 0, L_0x1300509e8;  1 drivers
v0x13f130b50_0 .net *"_ivl_10", 0 0, L_0x13f1ee930;  1 drivers
v0x13f130ce0_0 .net *"_ivl_14", 0 0, L_0x13f1eeb40;  1 drivers
v0x13f11ac00_0 .net *"_ivl_18", 0 0, L_0x13f1eec50;  1 drivers
v0x13f11ac90_0 .net *"_ivl_2", 0 0, L_0x13f1ee680;  1 drivers
v0x13f11ad20_0 .net *"_ivl_22", 0 0, L_0x13f1eee60;  1 drivers
v0x13f11adb0_0 .net *"_ivl_26", 0 0, L_0x13f1eef70;  1 drivers
v0x13f11ae40_0 .net *"_ivl_30", 0 0, L_0x13f1ef180;  1 drivers
v0x13f1415b0_0 .net *"_ivl_35", 0 0, L_0x13f1ef2d0;  1 drivers
v0x13f141640_0 .net *"_ivl_37", 0 0, L_0x13f1ef3c0;  1 drivers
v0x13f1416d0_0 .net *"_ivl_41", 0 0, L_0x13f1ef5b0;  1 drivers
v0x13f141760_0 .net *"_ivl_43", 0 0, L_0x13f1ef6a0;  1 drivers
v0x13f1417f0_0 .net *"_ivl_45", 0 0, L_0x13f1ef770;  1 drivers
v0x13f13b340_0 .net *"_ivl_47", 0 0, L_0x13f1ef810;  1 drivers
L_0x130050a30 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x13f13b3d0_0 .net/2u *"_ivl_6", 2 0, L_0x130050a30;  1 drivers
v0x13f13b460_0 .net "clk", 0 0, v0x13f1ea2f0_0;  alias, 1 drivers
v0x13f13b4f0_0 .net "ex_hit_ra", 0 0, L_0x13f1eea50;  1 drivers
v0x13f13b580_0 .net "ex_hit_rb", 0 0, L_0x13f1eebe0;  1 drivers
v0x13f130be0_0 .net "mem_hit_ra", 0 0, L_0x13f1eed70;  1 drivers
v0x13f13d0c0_0 .net "mem_hit_rb", 0 0, L_0x13f1eef00;  1 drivers
v0x13f144fb0_0 .var "mul_cnt", 2 0;
v0x13f145040_0 .net "mul_stall", 0 0, L_0x13f1ee810;  1 drivers
v0x13f1450d0_0 .net "mul_start", 0 0, L_0x13f1ee760;  1 drivers
v0x13f145160_0 .net "rst", 0 0, v0x13f1ea530_0;  alias, 1 drivers
v0x13f1451f0_0 .net "stall_D", 0 0, L_0x13f1ef500;  alias, 1 drivers
v0x13f127a70_0 .net "wb_hit_ra", 0 0, L_0x13f1ef090;  1 drivers
v0x13f127b00_0 .net "wb_hit_rb", 0 0, L_0x13f1ef220;  1 drivers
E_0x13f114010 .event posedge, v0x13f13b460_0;
L_0x13f1ee680 .cmp/eq 3, v0x13f144fb0_0, L_0x1300509e8;
L_0x13f1ee810 .cmp/ne 3, v0x13f144fb0_0, L_0x130050a30;
L_0x13f1ee930 .cmp/eq 5, v0x13f1da240_0, L_0x13f1ead40;
L_0x13f1eeb40 .cmp/eq 5, v0x13f1da240_0, L_0x13f1eae60;
L_0x13f1eec50 .cmp/eq 5, v0x13f1e0090_0, L_0x13f1ead40;
L_0x13f1eee60 .cmp/eq 5, v0x13f1e0090_0, L_0x13f1eae60;
L_0x13f1eef70 .cmp/eq 5, v0x13f1e26e0_0, L_0x13f1ead40;
L_0x13f1ef180 .cmp/eq 5, v0x13f1e26e0_0, L_0x13f1eae60;
L_0x13f1ef5b0 .reduce/nor v0x13f1da120_0;
L_0x13f1ef770 .reduce/nor v0x13f1da120_0;
L_0x13f1ef880 .concat [ 1 1 0 0], L_0x13f1ef810, L_0x13f1ef6a0;
L_0x13f1ef9c0 .concat [ 1 1 0 0], L_0x13f1eef00, L_0x13f1eed70;
L_0x13f1efaa0 .concat [ 1 1 0 0], L_0x13f1ef220, L_0x13f1ef090;
S_0x13f14ce50 .scope module, "u_alu" "alu" 3 283, 5 1 0, S_0x13f1b98b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "EX_a";
    .port_info 1 /INPUT 32 "EX_a2";
    .port_info 2 /INPUT 32 "EX_b";
    .port_info 3 /INPUT 32 "EX_b2";
    .port_info 4 /INPUT 4 "EX_alu_op";
    .port_info 5 /INPUT 1 "EX_brn";
    .port_info 6 /INPUT 1 "EX_BP_taken";
    .port_info 7 /OUTPUT 32 "EX_alu_out";
    .port_info 8 /OUTPUT 1 "EX_taken";
    .port_info 9 /OUTPUT 1 "EX_true_taken";
P_0x13f199860 .param/l "SHW" 1 5 15, +C4<00000000000000000000000000000101>;
P_0x13f1998a0 .param/l "XLEN" 0 5 1, +C4<00000000000000000000000000100000>;
v0x13f16a990_0 .net "EX_BP_taken", 0 0, L_0x13f1f1d00;  alias, 1 drivers
v0x13f16aa20_0 .net "EX_a", 31 0, v0x13f1d9b80_0;  alias, 1 drivers
v0x13f16aab0_0 .net "EX_a2", 31 0, L_0x13f1f1920;  alias, 1 drivers
v0x13f16ab40_0 .net "EX_alu_op", 3 0, L_0x13f1f1b70;  alias, 1 drivers
v0x13f16abd0_0 .var "EX_alu_out", 31 0;
v0x13f160410_0 .net "EX_b", 31 0, L_0x13f1f1a10;  alias, 1 drivers
v0x13f1604a0_0 .net "EX_b2", 31 0, L_0x13f1f1a80;  alias, 1 drivers
v0x13f160530_0 .net "EX_brn", 0 0, L_0x13f1f1c10;  alias, 1 drivers
v0x13f1605c0_0 .var "EX_taken", 0 0;
v0x13f11f890_0 .var "EX_true_taken", 0 0;
v0x13f11f920_0 .var "next_pc", 31 0;
E_0x13f127d10/0 .event anyedge, v0x13f160530_0, v0x13f16ab40_0, v0x13f16aab0_0, v0x13f1604a0_0;
E_0x13f127d10/1 .event anyedge, v0x13f11f890_0, v0x13f16aa20_0, v0x13f160410_0, v0x13f11f920_0;
E_0x13f127d10/2 .event anyedge, v0x13f16a990_0;
E_0x13f127d10 .event/or E_0x13f127d10/0, E_0x13f127d10/1, E_0x13f127d10/2;
S_0x13f1582a0 .scope module, "u_branch_buffer" "branch_buffer" 3 299, 6 2 0, S_0x13f1b98b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "F_pc";
    .port_info 3 /INPUT 1 "EX_brn";
    .port_info 4 /INPUT 5 "EX_pc";
    .port_info 5 /INPUT 5 "EX_alu_out";
    .port_info 6 /INPUT 1 "EX_true_taken";
    .port_info 7 /OUTPUT 5 "F_BP_target_pc";
    .port_info 8 /OUTPUT 1 "F_BP_taken";
P_0x13f11fa40 .param/l "DEPTH" 1 6 20, +C4<00000000000000000000000000001000>;
P_0x13f11fa80 .param/l "INDX" 1 6 21, +C4<00000000000000000000000000000011>;
L_0x13f1f24f0 .functor BUFZ 1, L_0x13f1f2370, C4<0>, C4<0>, C4<0>;
L_0x13f1f25a0 .functor AND 1, v0x13f1d7b10_0, L_0x13f1f2370, C4<1>, C4<1>;
v0x13f1d6d40_0 .net "EX_alu_out", 4 0, L_0x13f1f2c40;  1 drivers
v0x13f1d6dd0_0 .net "EX_brn", 0 0, L_0x13f1f1c10;  alias, 1 drivers
v0x13f1d6e60_0 .net "EX_pc", 4 0, L_0x13f1f2b20;  1 drivers
v0x13f1d6ef0_0 .net "EX_true_taken", 0 0, v0x13f11f890_0;  alias, 1 drivers
v0x13f1d6f80_0 .net "F_BP_taken", 0 0, L_0x13f1f24f0;  alias, 1 drivers
v0x13f1d7010_0 .net "F_BP_target_pc", 4 0, L_0x13f1f2980;  alias, 1 drivers
v0x13f1d70a0_0 .net "F_pc", 4 0, v0x13f1e4310_0;  alias, 1 drivers
v0x13f1d7150_0 .net *"_ivl_0", 0 0, L_0x13f1f21f0;  1 drivers
v0x13f1d7200_0 .net *"_ivl_13", 0 0, L_0x13f1f25a0;  1 drivers
v0x13f1d7310_0 .net *"_ivl_14", 4 0, L_0x13f1f2650;  1 drivers
v0x13f1d73b0_0 .net *"_ivl_16", 4 0, L_0x13f1f26f0;  1 drivers
L_0x130050cb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13f1d7460_0 .net *"_ivl_19", 1 0, L_0x130050cb8;  1 drivers
v0x13f1d7510_0 .net *"_ivl_2", 4 0, L_0x13f1f2290;  1 drivers
L_0x130050d00 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x13f1d75c0_0 .net/2u *"_ivl_20", 4 0, L_0x130050d00;  1 drivers
v0x13f1d7670_0 .net *"_ivl_22", 4 0, L_0x13f1f2880;  1 drivers
L_0x130050c28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13f1d7720_0 .net *"_ivl_5", 1 0, L_0x130050c28;  1 drivers
L_0x130050c70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13f1d77d0_0 .net/2u *"_ivl_6", 0 0, L_0x130050c70;  1 drivers
v0x13f1d7960_0 .net "clk", 0 0, v0x13f1ea2f0_0;  alias, 1 drivers
v0x13f1d79f0_0 .var "ex_hit", 0 0;
v0x13f1d7a80_0 .var "ex_hit_idx", 2 0;
v0x13f1d7b10_0 .var "f_hit", 0 0;
v0x13f1d7ba0_0 .var "f_hit_idx", 2 0;
v0x13f1d7c30_0 .var/i "i", 31 0;
v0x13f1d7cc0 .array "pc_buf", 7 0, 4 0;
v0x13f1d7e10_0 .net "rst", 0 0, v0x13f1ea530_0;  alias, 1 drivers
v0x13f1d7ec0 .array "taken_buf", 7 0, 0 0;
v0x13f1d7f50_0 .net "taken_on_hit", 0 0, L_0x13f1f2370;  1 drivers
v0x13f1d7fe0 .array "target_buf", 7 0, 4 0;
v0x13f1d7cc0_0 .array/port v0x13f1d7cc0, 0;
v0x13f1d7cc0_1 .array/port v0x13f1d7cc0, 1;
v0x13f1d7cc0_2 .array/port v0x13f1d7cc0, 2;
E_0x13f117d50/0 .event anyedge, v0x13f1d79f0_0, v0x13f1d7cc0_0, v0x13f1d7cc0_1, v0x13f1d7cc0_2;
v0x13f1d7cc0_3 .array/port v0x13f1d7cc0, 3;
v0x13f1d7cc0_4 .array/port v0x13f1d7cc0, 4;
v0x13f1d7cc0_5 .array/port v0x13f1d7cc0, 5;
v0x13f1d7cc0_6 .array/port v0x13f1d7cc0, 6;
E_0x13f117d50/1 .event anyedge, v0x13f1d7cc0_3, v0x13f1d7cc0_4, v0x13f1d7cc0_5, v0x13f1d7cc0_6;
v0x13f1d7cc0_7 .array/port v0x13f1d7cc0, 7;
E_0x13f117d50/2 .event anyedge, v0x13f1d7cc0_7, v0x13f1d6e60_0;
E_0x13f117d50 .event/or E_0x13f117d50/0, E_0x13f117d50/1, E_0x13f117d50/2;
E_0x13f117de0/0 .event anyedge, v0x13f1d7b10_0, v0x13f1d7cc0_0, v0x13f1d7cc0_1, v0x13f1d7cc0_2;
E_0x13f117de0/1 .event anyedge, v0x13f1d7cc0_3, v0x13f1d7cc0_4, v0x13f1d7cc0_5, v0x13f1d7cc0_6;
E_0x13f117de0/2 .event anyedge, v0x13f1d7cc0_7, v0x13f1d70a0_0;
E_0x13f117de0 .event/or E_0x13f117de0/0, E_0x13f117de0/1, E_0x13f117de0/2;
L_0x13f1f21f0 .array/port v0x13f1d7ec0, L_0x13f1f2290;
L_0x13f1f2290 .concat [ 3 2 0 0], v0x13f1d7ba0_0, L_0x130050c28;
L_0x13f1f2370 .functor MUXZ 1, L_0x130050c70, L_0x13f1f21f0, v0x13f1d7b10_0, C4<>;
L_0x13f1f2650 .array/port v0x13f1d7fe0, L_0x13f1f26f0;
L_0x13f1f26f0 .concat [ 3 2 0 0], v0x13f1d7ba0_0, L_0x130050cb8;
L_0x13f1f2880 .arith/sum 5, v0x13f1e4310_0, L_0x130050d00;
L_0x13f1f2980 .functor MUXZ 5, L_0x13f1f2880, L_0x13f1f2650, L_0x13f1f25a0, C4<>;
S_0x13f117e70 .scope autotask, "fifo_insert_new" "fifo_insert_new" 6 68, 6 68 0, S_0x13f1582a0;
 .timescale -9 -12;
v0x13f1d6cb0_0 .var/i "k", 31 0;
TD_cpu_run_tb.dut.u_branch_buffer.fifo_insert_new ;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x13f1d6cb0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x13f1d6cb0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x13f1d6cb0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x13f1d7cc0, 4;
    %ix/getv/s 3, v0x13f1d6cb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13f1d7cc0, 0, 4;
    %load/vec4 v0x13f1d6cb0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x13f1d7fe0, 4;
    %ix/getv/s 3, v0x13f1d6cb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13f1d7fe0, 0, 4;
    %load/vec4 v0x13f1d6cb0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x13f1d7ec0, 4;
    %ix/getv/s 3, v0x13f1d6cb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13f1d7ec0, 0, 4;
    %load/vec4 v0x13f1d6cb0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13f1d6cb0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0x13f1d6e60_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13f1d7cc0, 0, 4;
    %load/vec4 v0x13f1d6d40_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13f1d7fe0, 0, 4;
    %load/vec4 v0x13f1d6ef0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13f1d7ec0, 0, 4;
    %end;
S_0x13f1d8160 .scope module, "u_d_to_ex_reg" "d_to_ex_reg" 3 233, 7 1 0, S_0x13f1b98b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "D_a";
    .port_info 3 /INPUT 32 "D_a2";
    .port_info 4 /INPUT 32 "D_b";
    .port_info 5 /INPUT 32 "D_b2";
    .port_info 6 /INPUT 4 "D_alu_op";
    .port_info 7 /INPUT 1 "D_brn";
    .port_info 8 /INPUT 5 "D_rd";
    .port_info 9 /INPUT 1 "D_ld";
    .port_info 10 /INPUT 1 "D_str";
    .port_info 11 /INPUT 1 "D_byt";
    .port_info 12 /INPUT 1 "D_we";
    .port_info 13 /INPUT 1 "D_mul";
    .port_info 14 /INPUT 1 "D_BP_taken";
    .port_info 15 /INPUT 1 "stall_D";
    .port_info 16 /INPUT 1 "EX_taken";
    .port_info 17 /OUTPUT 32 "EX_a";
    .port_info 18 /OUTPUT 32 "EX_a2";
    .port_info 19 /OUTPUT 32 "EX_b";
    .port_info 20 /OUTPUT 32 "EX_b2";
    .port_info 21 /OUTPUT 4 "EX_alu_op";
    .port_info 22 /OUTPUT 5 "EX_rd";
    .port_info 23 /OUTPUT 1 "EX_ld";
    .port_info 24 /OUTPUT 1 "EX_str";
    .port_info 25 /OUTPUT 1 "EX_byt";
    .port_info 26 /OUTPUT 1 "EX_we";
    .port_info 27 /OUTPUT 1 "EX_brn";
    .port_info 28 /OUTPUT 1 "EX_BP_taken";
    .port_info 29 /OUTPUT 1 "EX_mul";
P_0x13f1d82d0 .param/l "XLEN" 0 7 2, +C4<00000000000000000000000000100000>;
L_0x13f1f1920 .functor BUFZ 32, v0x13f1d9af0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13f1f1a10 .functor BUFZ 32, v0x13f1d9d70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13f1f1a80 .functor BUFZ 32, v0x13f1d9cc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13f1f1b70 .functor BUFZ 4, v0x13f1d9c10_0, C4<0000>, C4<0000>, C4<0000>;
L_0x13f1f1c10 .functor BUFZ 1, v0x13f1da000_0, C4<0>, C4<0>, C4<0>;
L_0x13f1f1d00 .functor BUFZ 1, v0x13f1d9300_0, C4<0>, C4<0>, C4<0>;
L_0x13f1f1ec0 .functor BUFZ 1, v0x13f1da2f0_0, C4<0>, C4<0>, C4<0>;
L_0x13f1f1f50 .functor BUFZ 1, v0x13f1da090_0, C4<0>, C4<0>, C4<0>;
v0x13f1d87b0_0 .net "D_BP_taken", 0 0, L_0x13f1eab50;  alias, 1 drivers
v0x13f1d8860_0 .net "D_a", 31 0, L_0x13f1f13e0;  alias, 1 drivers
v0x13f1d8900_0 .net "D_a2", 31 0, L_0x13f1f1100;  alias, 1 drivers
v0x13f1d8990_0 .net "D_alu_op", 3 0, L_0x13f1ee5e0;  alias, 1 drivers
v0x13f1d8a20_0 .net "D_b", 31 0, L_0x13f1f1340;  alias, 1 drivers
v0x13f1d8af0_0 .net "D_b2", 31 0, L_0x13f1f11b0;  alias, 1 drivers
v0x13f1d8ba0_0 .net "D_brn", 0 0, L_0x13f1ec4d0;  alias, 1 drivers
v0x13f1d8c40_0 .net "D_byt", 0 0, L_0x13f1ebff0;  alias, 1 drivers
v0x13f1d8ce0_0 .net "D_ld", 0 0, L_0x13f1ebc20;  alias, 1 drivers
v0x13f1d8df0_0 .net "D_mul", 0 0, L_0x13f1ec110;  alias, 1 drivers
v0x13f1d8e80_0 .net "D_rd", 4 0, L_0x13f1eaf80;  alias, 1 drivers
v0x13f1d8f40_0 .net "D_str", 0 0, L_0x13f1ebed0;  alias, 1 drivers
v0x13f1d8fd0_0 .net "D_we", 0 0, L_0x13f1ec3e0;  alias, 1 drivers
v0x13f1d9060_0 .net "EX_BP_taken", 0 0, L_0x13f1f1d00;  alias, 1 drivers
v0x13f1d90f0_0 .net "EX_a", 31 0, v0x13f1d9b80_0;  alias, 1 drivers
v0x13f1d91a0_0 .net "EX_a2", 31 0, L_0x13f1f1920;  alias, 1 drivers
v0x13f1d9250_0 .net "EX_alu_op", 3 0, L_0x13f1f1b70;  alias, 1 drivers
v0x13f1d9400_0 .net "EX_b", 31 0, L_0x13f1f1a10;  alias, 1 drivers
v0x13f1d9490_0 .net "EX_b2", 31 0, L_0x13f1f1a80;  alias, 1 drivers
v0x13f1d9520_0 .net "EX_brn", 0 0, L_0x13f1f1c10;  alias, 1 drivers
v0x13f1d95b0_0 .net "EX_byt", 0 0, L_0x13f1f1f50;  alias, 1 drivers
v0x13f1d9640_0 .net "EX_ld", 0 0, v0x13f1da120_0;  alias, 1 drivers
v0x13f1d96d0_0 .net "EX_mul", 0 0, v0x13f1da1b0_0;  alias, 1 drivers
v0x13f1d9780_0 .net "EX_rd", 4 0, v0x13f1da240_0;  alias, 1 drivers
v0x13f1d9830_0 .net "EX_str", 0 0, L_0x13f1f1ec0;  alias, 1 drivers
v0x13f1d98c0_0 .net "EX_taken", 0 0, v0x13f1605c0_0;  alias, 1 drivers
v0x13f1d9970_0 .net "EX_we", 0 0, v0x13f1da390_0;  alias, 1 drivers
v0x13f1d9a20_0 .net "clk", 0 0, v0x13f1ea2f0_0;  alias, 1 drivers
v0x13f1d9af0_0 .var "ex_a2_r", 31 0;
v0x13f1d9b80_0 .var "ex_a_r", 31 0;
v0x13f1d9c10_0 .var "ex_alu_op_r", 3 0;
v0x13f1d9cc0_0 .var "ex_b2_r", 31 0;
v0x13f1d9d70_0 .var "ex_b_r", 31 0;
v0x13f1d9300_0 .var "ex_bp_taken_r", 0 0;
v0x13f1da000_0 .var "ex_brn_r", 0 0;
v0x13f1da090_0 .var "ex_byt_r", 0 0;
v0x13f1da120_0 .var "ex_ld_r", 0 0;
v0x13f1da1b0_0 .var "ex_mul_r", 0 0;
v0x13f1da240_0 .var "ex_rd_r", 4 0;
v0x13f1da2f0_0 .var "ex_str_r", 0 0;
v0x13f1da390_0 .var "ex_we_r", 0 0;
v0x13f1da430_0 .net "rst", 0 0, v0x13f1ea530_0;  alias, 1 drivers
v0x13f1da500_0 .net "stall_D", 0 0, L_0x13f1ef500;  alias, 1 drivers
S_0x13f1da830 .scope module, "u_decode" "decode" 3 104, 8 1 0, S_0x13f1b98b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "D_inst";
    .port_info 2 /OUTPUT 6 "D_opc";
    .port_info 3 /OUTPUT 5 "D_ra";
    .port_info 4 /OUTPUT 5 "D_rb";
    .port_info 5 /OUTPUT 5 "D_rd";
    .port_info 6 /OUTPUT 11 "D_imd";
    .port_info 7 /OUTPUT 1 "D_we";
    .port_info 8 /OUTPUT 4 "D_alu_op";
    .port_info 9 /OUTPUT 1 "D_ld";
    .port_info 10 /OUTPUT 1 "D_str";
    .port_info 11 /OUTPUT 1 "D_byt";
    .port_info 12 /OUTPUT 1 "D_brn";
    .port_info 13 /OUTPUT 1 "D_addi";
    .port_info 14 /OUTPUT 1 "D_mul";
P_0x14000a800 .param/l "OPC_ADD" 1 8 32, C4<000000>;
P_0x14000a840 .param/l "OPC_ADDI" 1 8 40, C4<001000>;
P_0x14000a880 .param/l "OPC_AND" 1 8 34, C4<000010>;
P_0x14000a8c0 .param/l "OPC_CTRL" 1 8 54, C4<001101>;
P_0x14000a900 .param/l "OPC_GT" 1 8 47, C4<001010>;
P_0x14000a940 .param/l "OPC_LOAD" 1 8 50, C4<01011>;
P_0x14000a980 .param/l "OPC_LT" 1 8 46, C4<001001>;
P_0x14000a9c0 .param/l "OPC_MUL" 1 8 56, C4<001110>;
P_0x14000aa00 .param/l "OPC_NOT" 1 8 37, C4<000101>;
P_0x14000aa40 .param/l "OPC_OR" 1 8 35, C4<000011>;
P_0x14000aa80 .param/l "OPC_SHL" 1 8 38, C4<000110>;
P_0x14000aac0 .param/l "OPC_SHR" 1 8 39, C4<000111>;
P_0x14000ab00 .param/l "OPC_STORE" 1 8 51, C4<01100>;
P_0x14000ab40 .param/l "OPC_SUB" 1 8 33, C4<000001>;
P_0x14000ab80 .param/l "OPC_XOR" 1 8 36, C4<000100>;
P_0x14000abc0 .param/l "RD_BEQ" 1 8 59, C4<00001>;
P_0x14000ac00 .param/l "RD_BGT" 1 8 61, C4<00011>;
P_0x14000ac40 .param/l "RD_BLT" 1 8 60, C4<00010>;
P_0x14000ac80 .param/l "RD_JMP" 1 8 58, C4<00000>;
P_0x14000acc0 .param/l "XLEN" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x13f1eb380 .functor AND 1, L_0x13f1eb240, L_0x13f1eb2e0, C4<1>, C4<1>;
L_0x13f1eb550 .functor AND 1, L_0x13f1eb240, L_0x13f1eb470, C4<1>, C4<1>;
L_0x13f1eb750 .functor AND 1, L_0x13f1eb240, L_0x13f1eb600, C4<1>, C4<1>;
L_0x13f1eb020 .functor AND 1, L_0x13f1eb240, L_0x13f1eb860, C4<1>, C4<1>;
L_0x13f1ebde0 .functor OR 1, L_0x13f1ec1b0, L_0x13f1ebc20, C4<0>, C4<0>;
L_0x13f1ec3e0 .functor OR 1, L_0x13f1ebde0, L_0x13f1ec110, C4<0>, C4<0>;
L_0x13f1ec4d0 .functor BUFZ 1, L_0x13f1eb240, C4<0>, C4<0>, C4<0>;
L_0x13f1ed2c0 .functor OR 1, L_0x13f1ed100, L_0x13f1eb750, C4<0>, C4<0>;
L_0x13f1ed430 .functor OR 1, L_0x13f1ed350, L_0x13f1eb020, C4<0>, C4<0>;
v0x13f1db160_0 .net "D_addi", 0 0, L_0x13f1ec5c0;  alias, 1 drivers
v0x13f1db210_0 .net "D_alu_op", 3 0, L_0x13f1ee5e0;  alias, 1 drivers
v0x13f1db2d0_0 .net "D_brn", 0 0, L_0x13f1ec4d0;  alias, 1 drivers
v0x13f1db3a0_0 .net "D_byt", 0 0, L_0x13f1ebff0;  alias, 1 drivers
v0x13f1db450_0 .net "D_imd", 10 0, L_0x13f1eb0a0;  alias, 1 drivers
v0x13f1db520_0 .net "D_inst", 31 0, v0x13f1e1010_0;  alias, 1 drivers
v0x13f1db5b0_0 .net "D_ld", 0 0, L_0x13f1ebc20;  alias, 1 drivers
v0x13f1db640_0 .net "D_mul", 0 0, L_0x13f1ec110;  alias, 1 drivers
v0x13f1db6f0_0 .net "D_opc", 5 0, L_0x13f1eabe0;  alias, 1 drivers
v0x13f1db800_0 .net "D_ra", 4 0, L_0x13f1ead40;  alias, 1 drivers
v0x13f1db8c0_0 .net "D_rb", 4 0, L_0x13f1eae60;  alias, 1 drivers
v0x13f1db950_0 .net "D_rd", 4 0, L_0x13f1eaf80;  alias, 1 drivers
v0x13f1dba20_0 .net "D_str", 0 0, L_0x13f1ebed0;  alias, 1 drivers
v0x13f1dbab0_0 .net "D_we", 0 0, L_0x13f1ec3e0;  alias, 1 drivers
L_0x1300500a0 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0x13f1dbb40_0 .net/2u *"_ivl_10", 5 0, L_0x1300500a0;  1 drivers
L_0x130050640 .functor BUFT 1, C4<000101>, C4<0>, C4<0>, C4<0>;
v0x13f1dbbd0_0 .net/2u *"_ivl_100", 5 0, L_0x130050640;  1 drivers
v0x13f1dbc80_0 .net *"_ivl_102", 0 0, L_0x13f1eccd0;  1 drivers
L_0x130050688 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x13f1dbe20_0 .net/2u *"_ivl_104", 3 0, L_0x130050688;  1 drivers
L_0x1300506d0 .functor BUFT 1, C4<000110>, C4<0>, C4<0>, C4<0>;
v0x13f1dbed0_0 .net/2u *"_ivl_106", 5 0, L_0x1300506d0;  1 drivers
v0x13f1dbf80_0 .net *"_ivl_108", 0 0, L_0x13f1ecd70;  1 drivers
L_0x130050718 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x13f1dc020_0 .net/2u *"_ivl_110", 3 0, L_0x130050718;  1 drivers
L_0x130050760 .functor BUFT 1, C4<000111>, C4<0>, C4<0>, C4<0>;
v0x13f1dc0d0_0 .net/2u *"_ivl_112", 5 0, L_0x130050760;  1 drivers
v0x13f1dc180_0 .net *"_ivl_114", 0 0, L_0x13f1ecc30;  1 drivers
L_0x1300507a8 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x13f1dc220_0 .net/2u *"_ivl_116", 3 0, L_0x1300507a8;  1 drivers
L_0x1300507f0 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x13f1dc2d0_0 .net/2u *"_ivl_118", 3 0, L_0x1300507f0;  1 drivers
L_0x130050838 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x13f1dc380_0 .net/2u *"_ivl_120", 5 0, L_0x130050838;  1 drivers
v0x13f1dc430_0 .net *"_ivl_122", 0 0, L_0x13f1ed100;  1 drivers
v0x13f1dc4d0_0 .net *"_ivl_125", 0 0, L_0x13f1ed2c0;  1 drivers
L_0x130050880 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x13f1dc570_0 .net/2u *"_ivl_126", 3 0, L_0x130050880;  1 drivers
L_0x1300508c8 .functor BUFT 1, C4<001010>, C4<0>, C4<0>, C4<0>;
v0x13f1dc620_0 .net/2u *"_ivl_128", 5 0, L_0x1300508c8;  1 drivers
v0x13f1dc6d0_0 .net *"_ivl_130", 0 0, L_0x13f1ed350;  1 drivers
v0x13f1dc770_0 .net *"_ivl_133", 0 0, L_0x13f1ed430;  1 drivers
L_0x130050910 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0x13f1dc810_0 .net/2u *"_ivl_134", 3 0, L_0x130050910;  1 drivers
L_0x130050958 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x13f1dbd30_0 .net/2u *"_ivl_136", 3 0, L_0x130050958;  1 drivers
L_0x1300509a0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x13f1dcaa0_0 .net/2u *"_ivl_138", 3 0, L_0x1300509a0;  1 drivers
L_0x1300500e8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x13f1dcb30_0 .net/2u *"_ivl_14", 4 0, L_0x1300500e8;  1 drivers
v0x13f1dcbd0_0 .net *"_ivl_140", 3 0, L_0x13f1ec840;  1 drivers
v0x13f1dcc80_0 .net *"_ivl_142", 3 0, L_0x13f1ed220;  1 drivers
v0x13f1dcd30_0 .net *"_ivl_144", 3 0, L_0x13f1ed920;  1 drivers
v0x13f1dcde0_0 .net *"_ivl_146", 3 0, L_0x13f1edac0;  1 drivers
v0x13f1dce90_0 .net *"_ivl_148", 3 0, L_0x13f1edba0;  1 drivers
v0x13f1dcf40_0 .net *"_ivl_150", 3 0, L_0x13f1edd50;  1 drivers
v0x13f1dcff0_0 .net *"_ivl_152", 3 0, L_0x13f1ede70;  1 drivers
v0x13f1dd0a0_0 .net *"_ivl_154", 3 0, L_0x13f1ee030;  1 drivers
v0x13f1dd150_0 .net *"_ivl_156", 3 0, L_0x13f1ee150;  1 drivers
v0x13f1dd200_0 .net *"_ivl_158", 3 0, L_0x13f1ee320;  1 drivers
v0x13f1dd2b0_0 .net *"_ivl_16", 0 0, L_0x13f1eb2e0;  1 drivers
v0x13f1dd350_0 .net *"_ivl_160", 3 0, L_0x13f1ee400;  1 drivers
L_0x130050130 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x13f1dd400_0 .net/2u *"_ivl_20", 4 0, L_0x130050130;  1 drivers
v0x13f1dd4b0_0 .net *"_ivl_22", 0 0, L_0x13f1eb470;  1 drivers
L_0x130050178 .functor BUFT 1, C4<00010>, C4<0>, C4<0>, C4<0>;
v0x13f1dd550_0 .net/2u *"_ivl_26", 4 0, L_0x130050178;  1 drivers
v0x13f1dd600_0 .net *"_ivl_28", 0 0, L_0x13f1eb600;  1 drivers
L_0x1300501c0 .functor BUFT 1, C4<00011>, C4<0>, C4<0>, C4<0>;
v0x13f1dd6a0_0 .net/2u *"_ivl_32", 4 0, L_0x1300501c0;  1 drivers
v0x13f1dd750_0 .net *"_ivl_34", 0 0, L_0x13f1eb860;  1 drivers
v0x13f1dd7f0_0 .net *"_ivl_39", 4 0, L_0x13f1ebaa0;  1 drivers
L_0x130050208 .functor BUFT 1, C4<01011>, C4<0>, C4<0>, C4<0>;
v0x13f1dd8a0_0 .net/2u *"_ivl_40", 4 0, L_0x130050208;  1 drivers
v0x13f1dd950_0 .net *"_ivl_45", 4 0, L_0x13f1ebd40;  1 drivers
L_0x130050250 .functor BUFT 1, C4<01100>, C4<0>, C4<0>, C4<0>;
v0x13f1dda00_0 .net/2u *"_ivl_46", 4 0, L_0x130050250;  1 drivers
L_0x130050298 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0x13f1ddab0_0 .net/2u *"_ivl_52", 5 0, L_0x130050298;  1 drivers
L_0x1300502e0 .functor BUFT 1, C4<001010>, C4<0>, C4<0>, C4<0>;
v0x13f1ddb60_0 .net/2u *"_ivl_56", 5 0, L_0x1300502e0;  1 drivers
v0x13f1ddc10_0 .net *"_ivl_58", 0 0, L_0x13f1ec1b0;  1 drivers
v0x13f1ddcb0_0 .net *"_ivl_61", 0 0, L_0x13f1ebde0;  1 drivers
L_0x130050328 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x13f1ddd50_0 .net/2u *"_ivl_66", 5 0, L_0x130050328;  1 drivers
L_0x130050370 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x13f1dde00_0 .net/2u *"_ivl_70", 5 0, L_0x130050370;  1 drivers
v0x13f1ddeb0_0 .net *"_ivl_72", 0 0, L_0x13f1ec660;  1 drivers
L_0x1300503b8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x13f1dc8b0_0 .net/2u *"_ivl_74", 3 0, L_0x1300503b8;  1 drivers
L_0x130050400 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v0x13f1dc960_0 .net/2u *"_ivl_76", 5 0, L_0x130050400;  1 drivers
v0x13f1dca10_0 .net *"_ivl_78", 0 0, L_0x13f1ec7a0;  1 drivers
L_0x130050448 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x13f1ddf50_0 .net/2u *"_ivl_80", 3 0, L_0x130050448;  1 drivers
L_0x130050490 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0x13f1de000_0 .net/2u *"_ivl_82", 5 0, L_0x130050490;  1 drivers
v0x13f1de0b0_0 .net *"_ivl_84", 0 0, L_0x13f1ec940;  1 drivers
L_0x1300504d8 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x13f1de150_0 .net/2u *"_ivl_86", 3 0, L_0x1300504d8;  1 drivers
L_0x130050520 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0x13f1de200_0 .net/2u *"_ivl_88", 5 0, L_0x130050520;  1 drivers
v0x13f1de2b0_0 .net *"_ivl_90", 0 0, L_0x13f1ec700;  1 drivers
L_0x130050568 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x13f1de350_0 .net/2u *"_ivl_92", 3 0, L_0x130050568;  1 drivers
L_0x1300505b0 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x13f1de400_0 .net/2u *"_ivl_94", 5 0, L_0x1300505b0;  1 drivers
v0x13f1de4b0_0 .net *"_ivl_96", 0 0, L_0x13f1ecb10;  1 drivers
L_0x1300505f8 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x13f1de550_0 .net/2u *"_ivl_98", 3 0, L_0x1300505f8;  1 drivers
v0x13f1de600_0 .net "clk", 0 0, v0x13f1ea2f0_0;  alias, 1 drivers
v0x13f1de690_0 .net "is_beq", 0 0, L_0x13f1eb550;  1 drivers
v0x13f1de730_0 .net "is_bgt", 0 0, L_0x13f1eb020;  1 drivers
v0x13f1de7d0_0 .net "is_blt", 0 0, L_0x13f1eb750;  1 drivers
v0x13f1de870_0 .net "is_ctrl", 0 0, L_0x13f1eb240;  1 drivers
v0x13f1de910_0 .net "is_jmp", 0 0, L_0x13f1eb380;  1 drivers
L_0x13f1eabe0 .part v0x13f1e1010_0, 26, 6;
L_0x13f1ead40 .part v0x13f1e1010_0, 21, 5;
L_0x13f1eae60 .part v0x13f1e1010_0, 16, 5;
L_0x13f1eaf80 .part v0x13f1e1010_0, 11, 5;
L_0x13f1eb0a0 .part v0x13f1e1010_0, 0, 11;
L_0x13f1eb240 .cmp/eq 6, L_0x13f1eabe0, L_0x1300500a0;
L_0x13f1eb2e0 .cmp/eq 5, L_0x13f1eaf80, L_0x1300500e8;
L_0x13f1eb470 .cmp/eq 5, L_0x13f1eaf80, L_0x130050130;
L_0x13f1eb600 .cmp/eq 5, L_0x13f1eaf80, L_0x130050178;
L_0x13f1eb860 .cmp/eq 5, L_0x13f1eaf80, L_0x1300501c0;
L_0x13f1ebaa0 .part L_0x13f1eabe0, 0, 5;
L_0x13f1ebc20 .cmp/eq 5, L_0x13f1ebaa0, L_0x130050208;
L_0x13f1ebd40 .part L_0x13f1eabe0, 0, 5;
L_0x13f1ebed0 .cmp/eq 5, L_0x13f1ebd40, L_0x130050250;
L_0x13f1ebff0 .part L_0x13f1eabe0, 5, 1;
L_0x13f1ec110 .cmp/eq 6, L_0x13f1eabe0, L_0x130050298;
L_0x13f1ec1b0 .cmp/ge 6, L_0x1300502e0, L_0x13f1eabe0;
L_0x13f1ec5c0 .cmp/eq 6, L_0x13f1eabe0, L_0x130050328;
L_0x13f1ec660 .cmp/eq 6, L_0x13f1eabe0, L_0x130050370;
L_0x13f1ec7a0 .cmp/eq 6, L_0x13f1eabe0, L_0x130050400;
L_0x13f1ec940 .cmp/eq 6, L_0x13f1eabe0, L_0x130050490;
L_0x13f1ec700 .cmp/eq 6, L_0x13f1eabe0, L_0x130050520;
L_0x13f1ecb10 .cmp/eq 6, L_0x13f1eabe0, L_0x1300505b0;
L_0x13f1eccd0 .cmp/eq 6, L_0x13f1eabe0, L_0x130050640;
L_0x13f1ecd70 .cmp/eq 6, L_0x13f1eabe0, L_0x1300506d0;
L_0x13f1ecc30 .cmp/eq 6, L_0x13f1eabe0, L_0x130050760;
L_0x13f1ed100 .cmp/eq 6, L_0x13f1eabe0, L_0x130050838;
L_0x13f1ed350 .cmp/eq 6, L_0x13f1eabe0, L_0x1300508c8;
L_0x13f1ec840 .functor MUXZ 4, L_0x1300509a0, L_0x130050958, L_0x13f1ec110, C4<>;
L_0x13f1ed220 .functor MUXZ 4, L_0x13f1ec840, L_0x130050910, L_0x13f1ed430, C4<>;
L_0x13f1ed920 .functor MUXZ 4, L_0x13f1ed220, L_0x130050880, L_0x13f1ed2c0, C4<>;
L_0x13f1edac0 .functor MUXZ 4, L_0x13f1ed920, L_0x1300507f0, L_0x13f1eb550, C4<>;
L_0x13f1edba0 .functor MUXZ 4, L_0x13f1edac0, L_0x1300507a8, L_0x13f1ecc30, C4<>;
L_0x13f1edd50 .functor MUXZ 4, L_0x13f1edba0, L_0x130050718, L_0x13f1ecd70, C4<>;
L_0x13f1ede70 .functor MUXZ 4, L_0x13f1edd50, L_0x130050688, L_0x13f1eccd0, C4<>;
L_0x13f1ee030 .functor MUXZ 4, L_0x13f1ede70, L_0x1300505f8, L_0x13f1ecb10, C4<>;
L_0x13f1ee150 .functor MUXZ 4, L_0x13f1ee030, L_0x130050568, L_0x13f1ec700, C4<>;
L_0x13f1ee320 .functor MUXZ 4, L_0x13f1ee150, L_0x1300504d8, L_0x13f1ec940, C4<>;
L_0x13f1ee400 .functor MUXZ 4, L_0x13f1ee320, L_0x130050448, L_0x13f1ec7a0, C4<>;
L_0x13f1ee5e0 .functor MUXZ 4, L_0x13f1ee400, L_0x1300503b8, L_0x13f1ec660, C4<>;
S_0x13f1deaa0 .scope module, "u_ex_to_mem_reg" "ex_to_mem_reg" 3 328, 9 1 0, S_0x13f1b98b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_alu_out";
    .port_info 3 /INPUT 1 "EX_taken";
    .port_info 4 /INPUT 32 "EX_b2";
    .port_info 5 /INPUT 32 "EX_a2";
    .port_info 6 /INPUT 5 "EX_rd";
    .port_info 7 /INPUT 1 "EX_we";
    .port_info 8 /INPUT 1 "EX_ld";
    .port_info 9 /INPUT 1 "EX_str";
    .port_info 10 /INPUT 1 "EX_byt";
    .port_info 11 /OUTPUT 32 "MEM_alu_out";
    .port_info 12 /OUTPUT 1 "MEM_taken";
    .port_info 13 /OUTPUT 32 "MEM_b2";
    .port_info 14 /OUTPUT 32 "MEM_a2";
    .port_info 15 /OUTPUT 5 "MEM_rd";
    .port_info 16 /OUTPUT 1 "MEM_we";
    .port_info 17 /OUTPUT 1 "MEM_ld";
    .port_info 18 /OUTPUT 1 "MEM_str";
    .port_info 19 /OUTPUT 1 "MEM_byt";
P_0x13f1dec60 .param/l "XLEN" 0 9 2, +C4<00000000000000000000000000100000>;
L_0x13f1e87d0 .functor BUFZ 1, v0x13f1e01e0_0, C4<0>, C4<0>, C4<0>;
L_0x13f1f2e50 .functor BUFZ 32, v0x13f1dfea0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13f1f2ec0 .functor BUFZ 32, v0x13f1dfd50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13f1f3140 .functor BUFZ 1, v0x13f1e0140_0, C4<0>, C4<0>, C4<0>;
v0x13f1def80_0 .net "EX_a2", 31 0, L_0x13f1f1920;  alias, 1 drivers
v0x13f1df070_0 .net "EX_alu_out", 31 0, v0x13f16abd0_0;  alias, 1 drivers
v0x13f1df100_0 .net "EX_b2", 31 0, L_0x13f1f1a80;  alias, 1 drivers
v0x13f1df1d0_0 .net "EX_byt", 0 0, L_0x13f1f1f50;  alias, 1 drivers
v0x13f1df260_0 .net "EX_ld", 0 0, v0x13f1da120_0;  alias, 1 drivers
v0x13f1df370_0 .net "EX_rd", 4 0, v0x13f1da240_0;  alias, 1 drivers
v0x13f1df440_0 .net "EX_str", 0 0, L_0x13f1f1ec0;  alias, 1 drivers
v0x13f1df4d0_0 .net "EX_taken", 0 0, v0x13f1605c0_0;  alias, 1 drivers
v0x13f1df5a0_0 .net "EX_we", 0 0, v0x13f1da390_0;  alias, 1 drivers
v0x13f1df6b0_0 .net "MEM_a2", 31 0, L_0x13f1f2ec0;  alias, 1 drivers
v0x13f1df740_0 .net "MEM_alu_out", 31 0, v0x13f1dfdf0_0;  alias, 1 drivers
v0x13f1df7d0_0 .net "MEM_b2", 31 0, L_0x13f1f2e50;  alias, 1 drivers
v0x13f1df860_0 .net "MEM_byt", 0 0, v0x13f1dff50_0;  alias, 1 drivers
v0x13f1df8f0_0 .net "MEM_ld", 0 0, v0x13f1dfff0_0;  alias, 1 drivers
v0x13f1df980_0 .net "MEM_rd", 4 0, v0x13f1e0090_0;  alias, 1 drivers
v0x13f1dfa10_0 .net "MEM_str", 0 0, L_0x13f1f3140;  alias, 1 drivers
v0x13f1dfaa0_0 .net "MEM_taken", 0 0, L_0x13f1e87d0;  alias, 1 drivers
v0x13f1dfc30_0 .net "MEM_we", 0 0, v0x13f1e0280_0;  alias, 1 drivers
v0x13f1dfcc0_0 .net "clk", 0 0, v0x13f1ea2f0_0;  alias, 1 drivers
v0x13f1dfd50_0 .var "mem_a2_r", 31 0;
v0x13f1dfdf0_0 .var "mem_alu_out_r", 31 0;
v0x13f1dfea0_0 .var "mem_b2_r", 31 0;
v0x13f1dff50_0 .var "mem_byt_r", 0 0;
v0x13f1dfff0_0 .var "mem_ld_r", 0 0;
v0x13f1e0090_0 .var "mem_rd_r", 4 0;
v0x13f1e0140_0 .var "mem_str_r", 0 0;
v0x13f1e01e0_0 .var "mem_taken_r", 0 0;
v0x13f1e0280_0 .var "mem_we_r", 0 0;
v0x13f1e0320_0 .net "rst", 0 0, v0x13f1ea530_0;  alias, 1 drivers
S_0x13f1e0590 .scope module, "u_f2d" "f_to_d_reg" 3 72, 10 1 0, S_0x13f1b98b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "F_pc";
    .port_info 3 /INPUT 32 "F_inst";
    .port_info 4 /INPUT 1 "F_BP_taken";
    .port_info 5 /INPUT 1 "stall_D";
    .port_info 6 /INPUT 1 "EX_taken";
    .port_info 7 /OUTPUT 5 "D_pc";
    .port_info 8 /OUTPUT 32 "D_inst";
    .port_info 9 /OUTPUT 1 "D_BP_taken";
P_0x13f1e0750 .param/l "NOP" 1 10 23, C4<00100000000000000000000000000000>;
P_0x13f1e0790 .param/l "PC_BITS" 0 10 3, +C4<00000000000000000000000000000101>;
P_0x13f1e07d0 .param/l "XLEN" 0 10 2, +C4<00000000000000000000000000100000>;
L_0x13f1eab50 .functor BUFZ 1, v0x13f1e0f00_0, C4<0>, C4<0>, C4<0>;
v0x13f1e0a10_0 .net "D_BP_taken", 0 0, L_0x13f1eab50;  alias, 1 drivers
v0x13f1e0ad0_0 .net "D_inst", 31 0, v0x13f1e1010_0;  alias, 1 drivers
v0x13f1e0b60_0 .net "D_pc", 4 0, v0x13f1e10c0_0;  alias, 1 drivers
v0x13f1e0bf0_0 .net "EX_taken", 0 0, v0x13f1605c0_0;  alias, 1 drivers
v0x13f1e0c80_0 .net "F_BP_taken", 0 0, L_0x13f1f24f0;  alias, 1 drivers
v0x13f1e0d10_0 .net "F_inst", 31 0, L_0x13f1ea9c0;  alias, 1 drivers
v0x13f1e0db0_0 .net "F_pc", 4 0, v0x13f1e4310_0;  alias, 1 drivers
v0x13f1e0e70_0 .net "clk", 0 0, v0x13f1ea2f0_0;  alias, 1 drivers
v0x13f1e0f00_0 .var "d_bp_taken", 0 0;
v0x13f1e1010_0 .var "d_inst", 31 0;
v0x13f1e10c0_0 .var "d_pc", 4 0;
v0x13f1e1170_0 .net "rst", 0 0, v0x13f1ea530_0;  alias, 1 drivers
v0x13f1e1280_0 .net "stall_D", 0 0, L_0x13f1ef500;  alias, 1 drivers
S_0x13f1e13c0 .scope module, "u_instruct_reg" "instruct_reg" 3 55, 11 1 0, S_0x13f1b98b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "F_pc";
    .port_info 2 /OUTPUT 32 "F_inst";
P_0x13f1e1530 .param/l "ADDR_SIZE" 0 11 1, +C4<00000000000000000000000000000101>;
P_0x13f1e1570 .param/l "REG_NUM" 0 11 1, +C4<00000000000000000000000000100000>;
P_0x13f1e15b0 .param/l "XLEN" 0 11 1, +C4<00000000000000000000000000100000>;
L_0x13f1ea9c0 .functor BUFZ 32, L_0x13f1ea800, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13f1e17e0_0 .net "F_inst", 31 0, L_0x13f1ea9c0;  alias, 1 drivers
v0x13f1e18b0_0 .net "F_pc", 4 0, v0x13f1e4310_0;  alias, 1 drivers
v0x13f1e1940_0 .net *"_ivl_0", 31 0, L_0x13f1ea800;  1 drivers
v0x13f1e19d0_0 .net *"_ivl_2", 6 0, L_0x13f1ea8a0;  1 drivers
L_0x130050058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13f1e1a60_0 .net *"_ivl_5", 1 0, L_0x130050058;  1 drivers
v0x13f1e1b40_0 .net "clk", 0 0, v0x13f1ea2f0_0;  alias, 1 drivers
v0x13f1e1bd0 .array "regs", 31 0, 31 0;
L_0x13f1ea800 .array/port v0x13f1e1bd0, L_0x13f1ea8a0;
L_0x13f1ea8a0 .concat [ 5 2 0 0], v0x13f1e4310_0, L_0x130050058;
S_0x13f1e1ca0 .scope module, "u_mem_to_wb_reg" "mem_to_wb_reg" 3 388, 12 1 0, S_0x13f1b98b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "MEM_data_mem";
    .port_info 3 /INPUT 5 "MEM_rd";
    .port_info 4 /INPUT 1 "MEM_we";
    .port_info 5 /OUTPUT 32 "WB_data_mem";
    .port_info 6 /OUTPUT 5 "WB_rd";
    .port_info 7 /OUTPUT 1 "WB_we";
P_0x13f1da9f0 .param/l "XLEN" 0 12 2, +C4<00000000000000000000000000100000>;
v0x13f1e20a0_0 .net "MEM_data_mem", 31 0, L_0x13f1f3b80;  alias, 1 drivers
v0x13f1e2160_0 .net "MEM_rd", 4 0, v0x13f1e0090_0;  alias, 1 drivers
v0x13f1e2200_0 .net "MEM_we", 0 0, v0x13f1e0280_0;  alias, 1 drivers
v0x13f1e2290_0 .net "WB_data_mem", 31 0, v0x13f1e25d0_0;  alias, 1 drivers
v0x13f1e2330_0 .net "WB_rd", 4 0, v0x13f1e26e0_0;  alias, 1 drivers
v0x13f1e2400_0 .net "WB_we", 0 0, v0x13f1e2780_0;  alias, 1 drivers
v0x13f1e24b0_0 .net "clk", 0 0, v0x13f1ea2f0_0;  alias, 1 drivers
v0x13f1e2540_0 .net "rst", 0 0, v0x13f1ea530_0;  alias, 1 drivers
v0x13f1e25d0_0 .var "wb_data_mem_r", 31 0;
v0x13f1e26e0_0 .var "wb_rd_r", 4 0;
v0x13f1e2780_0 .var "wb_we_r", 0 0;
S_0x13f1e28a0 .scope module, "u_memory" "memory" 3 368, 13 1 0, S_0x13f1b98b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "MEM_ld";
    .port_info 2 /INPUT 1 "MEM_str";
    .port_info 3 /INPUT 1 "MEM_byt";
    .port_info 4 /INPUT 32 "MEM_alu_out";
    .port_info 5 /INPUT 32 "MEM_b2";
    .port_info 6 /OUTPUT 32 "MEM_data_mem";
P_0x13f1e2a60 .param/l "ADDR_SIZE" 0 13 1, +C4<00000000000000000000000000000101>;
P_0x13f1e2aa0 .param/l "REG_NUM" 0 13 1, +C4<00000000000000000000000000100000>;
P_0x13f1e2ae0 .param/l "XLEN" 0 13 1, +C4<00000000000000000000000000100000>;
v0x13f1e2d70_0 .net "MEM_alu_out", 31 0, v0x13f1dfdf0_0;  alias, 1 drivers
v0x13f1e2e40_0 .net "MEM_b2", 31 0, L_0x13f1f2e50;  alias, 1 drivers
v0x13f1e2ed0_0 .net "MEM_byt", 0 0, v0x13f1dff50_0;  alias, 1 drivers
v0x13f1e2f60_0 .net "MEM_data_mem", 31 0, L_0x13f1f3b80;  alias, 1 drivers
v0x13f1e2ff0_0 .net "MEM_ld", 0 0, v0x13f1dfff0_0;  alias, 1 drivers
v0x13f1e30c0_0 .net "MEM_str", 0 0, L_0x13f1f3140;  alias, 1 drivers
v0x13f1e3170_0 .net *"_ivl_11", 7 0, L_0x13f1f35d0;  1 drivers
v0x13f1e3200_0 .net *"_ivl_12", 31 0, L_0x13f1f36b0;  1 drivers
v0x13f1e3290_0 .net *"_ivl_14", 31 0, L_0x13f1f3820;  1 drivers
v0x13f1e33b0_0 .net *"_ivl_16", 6 0, L_0x13f1f38c0;  1 drivers
L_0x130050dd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13f1e3460_0 .net *"_ivl_19", 1 0, L_0x130050dd8;  1 drivers
L_0x130050d48 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13f1e3510_0 .net/2u *"_ivl_2", 23 0, L_0x130050d48;  1 drivers
v0x13f1e35c0_0 .net *"_ivl_20", 31 0, L_0x13f1f3a20;  1 drivers
v0x13f1e3670_0 .net *"_ivl_4", 31 0, L_0x13f1f33d0;  1 drivers
v0x13f1e3720_0 .net *"_ivl_6", 6 0, L_0x13f1f3470;  1 drivers
L_0x130050d90 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13f1e37d0_0 .net *"_ivl_9", 1 0, L_0x130050d90;  1 drivers
v0x13f1e3880_0 .net "addr", 4 0, L_0x13f1f3290;  1 drivers
v0x13f1e3a10_0 .net "clk", 0 0, v0x13f1ea2f0_0;  alias, 1 drivers
v0x13f1e3ba0_0 .var/i "i", 31 0;
v0x13f1e3c30 .array "regs", 31 0, 31 0;
L_0x13f1f3290 .part v0x13f1dfdf0_0, 0, 5;
L_0x13f1f33d0 .array/port v0x13f1e3c30, L_0x13f1f3470;
L_0x13f1f3470 .concat [ 5 2 0 0], L_0x13f1f3290, L_0x130050d90;
L_0x13f1f35d0 .part L_0x13f1f33d0, 0, 8;
L_0x13f1f36b0 .concat [ 8 24 0 0], L_0x13f1f35d0, L_0x130050d48;
L_0x13f1f3820 .array/port v0x13f1e3c30, L_0x13f1f38c0;
L_0x13f1f38c0 .concat [ 5 2 0 0], L_0x13f1f3290, L_0x130050dd8;
L_0x13f1f3a20 .functor MUXZ 32, L_0x13f1f3820, L_0x13f1f36b0, v0x13f1dff50_0, C4<>;
L_0x13f1f3b80 .functor MUXZ 32, v0x13f1dfdf0_0, L_0x13f1f3a20, v0x13f1dfff0_0, C4<>;
S_0x13f1e3d00 .scope module, "u_pc" "pc" 3 40, 14 4 0, S_0x13f1b98b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "EX_taken";
    .port_info 3 /INPUT 5 "EX_alt_pc";
    .port_info 4 /INPUT 1 "stall_D";
    .port_info 5 /INPUT 5 "F_BP_target_pc";
    .port_info 6 /OUTPUT 5 "F_pc";
P_0x13f1e3e70 .param/l "RESET_PC" 0 14 6, C4<00000>;
P_0x13f1e3eb0 .param/l "XLEN" 0 14 5, +C4<00000000000000000000000000000101>;
v0x13f1e4100_0 .net "EX_alt_pc", 4 0, L_0x13f1ea760;  1 drivers
v0x13f1e41c0_0 .net "EX_taken", 0 0, v0x13f1605c0_0;  alias, 1 drivers
v0x13f1e4260_0 .net "F_BP_target_pc", 4 0, L_0x13f1f2980;  alias, 1 drivers
v0x13f1e4310_0 .var "F_pc", 4 0;
v0x13f1e43a0_0 .net "clk", 0 0, v0x13f1ea2f0_0;  alias, 1 drivers
v0x13f1e4470_0 .net "rst", 0 0, v0x13f1ea530_0;  alias, 1 drivers
v0x13f1e4500_0 .net "stall_D", 0 0, L_0x13f1ef500;  alias, 1 drivers
E_0x13f1e40a0 .event posedge, v0x13f145160_0, v0x13f13b460_0;
S_0x13f1e4610 .scope module, "u_regfile" "regfile" 3 178, 15 1 0, S_0x13f1b98b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "D_ra";
    .port_info 2 /INPUT 5 "D_rb";
    .port_info 3 /INPUT 11 "D_imd";
    .port_info 4 /INPUT 5 "D_pc";
    .port_info 5 /INPUT 1 "D_ld";
    .port_info 6 /INPUT 1 "D_str";
    .port_info 7 /INPUT 1 "D_brn";
    .port_info 8 /INPUT 1 "D_addi";
    .port_info 9 /INPUT 2 "EX_D_bp";
    .port_info 10 /INPUT 2 "MEM_D_bp";
    .port_info 11 /INPUT 2 "WB_D_bp";
    .port_info 12 /INPUT 32 "EX_alu_out";
    .port_info 13 /INPUT 32 "MEM_data_mem";
    .port_info 14 /INPUT 1 "WB_we";
    .port_info 15 /INPUT 5 "WB_rd";
    .port_info 16 /INPUT 32 "WB_data_mem";
    .port_info 17 /OUTPUT 32 "D_a";
    .port_info 18 /OUTPUT 32 "D_b";
    .port_info 19 /OUTPUT 32 "D_a2";
    .port_info 20 /OUTPUT 32 "D_b2";
P_0x13f1e47d0 .param/l "ADDR_SIZE" 0 15 4, +C4<00000000000000000000000000000101>;
P_0x13f1e4810 .param/l "REG_NUM" 0 15 3, +C4<00000000000000000000000000100000>;
P_0x13f1e4850 .param/l "XLEN" 0 15 2, +C4<00000000000000000000000000100000>;
L_0x13f1f00b0 .functor BUFZ 32, L_0x13f1efe70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13f1f03c0 .functor BUFZ 32, L_0x13f1f0120, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13f1f1100 .functor BUFZ 32, L_0x13f1f0a60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13f1f11b0 .functor BUFZ 32, L_0x13f1f1020, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13f1f0f90 .functor OR 1, L_0x13f1ebed0, L_0x13f1ebc20, C4<0>, C4<0>;
L_0x13f1f14c0 .functor OR 1, L_0x13f1f0f90, L_0x13f1ec5c0, C4<0>, C4<0>;
L_0x13f1f15f0 .functor OR 1, L_0x13f1f14c0, L_0x13f1ec4d0, C4<0>, C4<0>;
v0x13f1e4c80_0 .net "D_a", 31 0, L_0x13f1f13e0;  alias, 1 drivers
v0x13f1e4d50_0 .net "D_a2", 31 0, L_0x13f1f1100;  alias, 1 drivers
v0x13f1e4de0_0 .net "D_addi", 0 0, L_0x13f1ec5c0;  alias, 1 drivers
v0x13f1e4e70_0 .net "D_b", 31 0, L_0x13f1f1340;  alias, 1 drivers
v0x13f1e4f00_0 .net "D_b2", 31 0, L_0x13f1f11b0;  alias, 1 drivers
v0x13f1e4fd0_0 .net "D_brn", 0 0, L_0x13f1ec4d0;  alias, 1 drivers
v0x13f1e50a0_0 .net "D_imd", 10 0, L_0x13f1eb0a0;  alias, 1 drivers
v0x13f1e5130_0 .net "D_ld", 0 0, L_0x13f1ebc20;  alias, 1 drivers
v0x13f1e5200_0 .net "D_pc", 4 0, v0x13f1e10c0_0;  alias, 1 drivers
v0x13f1e5310_0 .net "D_ra", 4 0, L_0x13f1ead40;  alias, 1 drivers
v0x13f1e53a0_0 .net "D_rb", 4 0, L_0x13f1eae60;  alias, 1 drivers
v0x13f1e5470_0 .net "D_str", 0 0, L_0x13f1ebed0;  alias, 1 drivers
v0x13f1e5540_0 .net "EX_D_bp", 1 0, L_0x13f1ef880;  alias, 1 drivers
v0x13f1e55d0_0 .net "EX_alu_out", 31 0, v0x13f16abd0_0;  alias, 1 drivers
v0x13f1e5660_0 .net "MEM_D_bp", 1 0, L_0x13f1ef9c0;  alias, 1 drivers
v0x13f1e56f0_0 .net "MEM_data_mem", 31 0, L_0x13f1f3b80;  alias, 1 drivers
v0x13f1e57c0_0 .net "WB_D_bp", 1 0, L_0x13f1efaa0;  alias, 1 drivers
v0x13f1e5950_0 .net "WB_data_mem", 31 0, v0x13f1e25d0_0;  alias, 1 drivers
v0x13f1e59e0_0 .net "WB_rd", 4 0, v0x13f1e26e0_0;  alias, 1 drivers
v0x13f1e5a70_0 .net "WB_we", 0 0, v0x13f1e2780_0;  alias, 1 drivers
L_0x130050a78 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13f1e5b40_0 .net/2u *"_ivl_0", 20 0, L_0x130050a78;  1 drivers
v0x13f1e5bd0_0 .net *"_ivl_10", 6 0, L_0x13f1eff10;  1 drivers
L_0x130050b08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13f1e5c60_0 .net *"_ivl_13", 1 0, L_0x130050b08;  1 drivers
v0x13f1e5d10_0 .net *"_ivl_16", 31 0, L_0x13f1f0120;  1 drivers
v0x13f1e5dc0_0 .net *"_ivl_18", 6 0, L_0x13f1f01c0;  1 drivers
L_0x130050b50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13f1e5e70_0 .net *"_ivl_21", 1 0, L_0x130050b50;  1 drivers
v0x13f1e5f20_0 .net *"_ivl_25", 0 0, L_0x13f1f0430;  1 drivers
v0x13f1e5fd0_0 .net *"_ivl_27", 0 0, L_0x13f1f0550;  1 drivers
v0x13f1e6080_0 .net *"_ivl_29", 0 0, L_0x13f1f0690;  1 drivers
v0x13f1e6130_0 .net *"_ivl_30", 31 0, L_0x13f1f0800;  1 drivers
v0x13f1e61e0_0 .net *"_ivl_32", 31 0, L_0x13f1f08a0;  1 drivers
v0x13f1e6290_0 .net *"_ivl_37", 0 0, L_0x13f1f0b00;  1 drivers
v0x13f1e6340_0 .net *"_ivl_39", 0 0, L_0x13f1f0c10;  1 drivers
L_0x130050ac0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13f1e5870_0 .net/2u *"_ivl_4", 26 0, L_0x130050ac0;  1 drivers
v0x13f1e65d0_0 .net *"_ivl_41", 0 0, L_0x13f1f0cb0;  1 drivers
v0x13f1e6660_0 .net *"_ivl_42", 31 0, L_0x13f1f0dd0;  1 drivers
v0x13f1e6700_0 .net *"_ivl_44", 31 0, L_0x13f1f0ef0;  1 drivers
L_0x130050b98 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13f1e67b0_0 .net/2u *"_ivl_52", 26 0, L_0x130050b98;  1 drivers
v0x13f1e6860_0 .net *"_ivl_54", 31 0, L_0x13f1f1260;  1 drivers
v0x13f1e6910_0 .net *"_ivl_59", 0 0, L_0x13f1f0f90;  1 drivers
v0x13f1e69b0_0 .net *"_ivl_61", 0 0, L_0x13f1f14c0;  1 drivers
v0x13f1e6a50_0 .net *"_ivl_63", 0 0, L_0x13f1f15f0;  1 drivers
L_0x130050be0 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13f1e6af0_0 .net/2u *"_ivl_64", 20 0, L_0x130050be0;  1 drivers
v0x13f1e6ba0_0 .net *"_ivl_66", 31 0, L_0x13f1f16a0;  1 drivers
v0x13f1e6c50_0 .net *"_ivl_8", 31 0, L_0x13f1efe70;  1 drivers
v0x13f1e6d00_0 .net "clk", 0 0, v0x13f1ea2f0_0;  alias, 1 drivers
v0x13f1e6d90_0 .var/i "i", 31 0;
v0x13f1e6e40_0 .net "offset", 31 0, L_0x13f1efc30;  1 drivers
v0x13f1e6ef0_0 .net "pc_extended", 31 0, L_0x13f1efd50;  1 drivers
v0x13f1e6fa0_0 .net "ra_fwd", 31 0, L_0x13f1f0a60;  1 drivers
v0x13f1e7050_0 .net "ra_raw", 31 0, L_0x13f1f00b0;  1 drivers
v0x13f1e7100_0 .net "rb_fwd", 31 0, L_0x13f1f1020;  1 drivers
v0x13f1e71b0_0 .net "rb_raw", 31 0, L_0x13f1f03c0;  1 drivers
v0x13f1e7260 .array "regs", 31 0, 31 0;
L_0x13f1efc30 .concat [ 11 21 0 0], L_0x13f1eb0a0, L_0x130050a78;
L_0x13f1efd50 .concat [ 5 27 0 0], v0x13f1e10c0_0, L_0x130050ac0;
L_0x13f1efe70 .array/port v0x13f1e7260, L_0x13f1eff10;
L_0x13f1eff10 .concat [ 5 2 0 0], L_0x13f1ead40, L_0x130050b08;
L_0x13f1f0120 .array/port v0x13f1e7260, L_0x13f1f01c0;
L_0x13f1f01c0 .concat [ 5 2 0 0], L_0x13f1eae60, L_0x130050b50;
L_0x13f1f0430 .part L_0x13f1ef880, 1, 1;
L_0x13f1f0550 .part L_0x13f1ef9c0, 1, 1;
L_0x13f1f0690 .part L_0x13f1efaa0, 1, 1;
L_0x13f1f0800 .functor MUXZ 32, L_0x13f1f00b0, v0x13f1e25d0_0, L_0x13f1f0690, C4<>;
L_0x13f1f08a0 .functor MUXZ 32, L_0x13f1f0800, L_0x13f1f3b80, L_0x13f1f0550, C4<>;
L_0x13f1f0a60 .functor MUXZ 32, L_0x13f1f08a0, v0x13f16abd0_0, L_0x13f1f0430, C4<>;
L_0x13f1f0b00 .part L_0x13f1ef880, 0, 1;
L_0x13f1f0c10 .part L_0x13f1ef9c0, 0, 1;
L_0x13f1f0cb0 .part L_0x13f1efaa0, 0, 1;
L_0x13f1f0dd0 .functor MUXZ 32, L_0x13f1f03c0, v0x13f1e25d0_0, L_0x13f1f0cb0, C4<>;
L_0x13f1f0ef0 .functor MUXZ 32, L_0x13f1f0dd0, L_0x13f1f3b80, L_0x13f1f0c10, C4<>;
L_0x13f1f1020 .functor MUXZ 32, L_0x13f1f0ef0, v0x13f16abd0_0, L_0x13f1f0b00, C4<>;
L_0x13f1f1260 .concat [ 5 27 0 0], v0x13f1e10c0_0, L_0x130050b98;
L_0x13f1f13e0 .functor MUXZ 32, L_0x13f1f0a60, L_0x13f1f1260, L_0x13f1ec4d0, C4<>;
L_0x13f1f16a0 .concat [ 11 21 0 0], L_0x13f1eb0a0, L_0x130050be0;
L_0x13f1f1340 .functor MUXZ 32, L_0x13f1f1020, L_0x13f1f16a0, L_0x13f1f15f0, C4<>;
S_0x13f1ea130 .scope begin, "run_loop" "run_loop" 2 45, 2 45 0, S_0x13f1b9bc0;
 .timescale -9 -12;
    .scope S_0x13f1e3d00;
T_1 ;
    %wait E_0x13f1e40a0;
    %load/vec4 v0x13f1e4470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x13f1e4310_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x13f1e41c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x13f1e4100_0;
    %assign/vec4 v0x13f1e4310_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x13f1e4500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x13f1e4310_0;
    %assign/vec4 v0x13f1e4310_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x13f1e4260_0;
    %assign/vec4 v0x13f1e4310_0, 0;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x13f1e13c0;
T_2 ;
    %vpi_call 11 11 "$readmemh", "program.hex", v0x13f1e1bd0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x13f1e0590;
T_3 ;
    %wait E_0x13f114010;
    %load/vec4 v0x13f1e1170_0;
    %flag_set/vec4 8;
    %jmp/1 T_3.2, 8;
    %load/vec4 v0x13f1e0bf0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_3.2;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x13f1e10c0_0, 0;
    %pushi/vec4 536870912, 0, 32;
    %assign/vec4 v0x13f1e1010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13f1e0f00_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x13f1e1280_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.3, 8;
    %load/vec4 v0x13f1e0db0_0;
    %assign/vec4 v0x13f1e10c0_0, 0;
    %load/vec4 v0x13f1e0d10_0;
    %assign/vec4 v0x13f1e1010_0, 0;
    %load/vec4 v0x13f1e0c80_0;
    %assign/vec4 v0x13f1e0f00_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x13f199e40;
T_4 ;
    %wait E_0x13f114010;
    %load/vec4 v0x13f145160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x13f144fb0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x13f1450d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x13f144fb0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x13f144fb0_0;
    %cmpi/ne 0, 0, 3;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v0x13f144fb0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x13f144fb0_0, 0;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x13f1e4610;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13f1e6d90_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x13f1e6d90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x13f1e6d90_0;
    %store/vec4a v0x13f1e7260, 4, 0;
    %load/vec4 v0x13f1e6d90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13f1e6d90_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x13f1e4610;
T_6 ;
    %wait E_0x13f114010;
    %load/vec4 v0x13f1e5a70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.2, 9;
    %load/vec4 v0x13f1e59e0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x13f1e5950_0;
    %load/vec4 v0x13f1e59e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13f1e7260, 0, 4;
T_6.0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13f1e7260, 0, 4;
    %jmp T_6;
    .thread T_6;
    .scope S_0x13f1d8160;
T_7 ;
    %wait E_0x13f114010;
    %load/vec4 v0x13f1da430_0;
    %flag_set/vec4 8;
    %jmp/1 T_7.3, 8;
    %load/vec4 v0x13f1da500_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_7.3;
    %jmp/1 T_7.2, 8;
    %load/vec4 v0x13f1d98c0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_7.2;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13f1d9b80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13f1d9af0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13f1d9d70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13f1d9cc0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13f1d9c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13f1da000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13f1d9300_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x13f1da240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13f1da120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13f1da2f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13f1da090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13f1da390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13f1da1b0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x13f1d8860_0;
    %assign/vec4 v0x13f1d9b80_0, 0;
    %load/vec4 v0x13f1d8900_0;
    %assign/vec4 v0x13f1d9af0_0, 0;
    %load/vec4 v0x13f1d8a20_0;
    %assign/vec4 v0x13f1d9d70_0, 0;
    %load/vec4 v0x13f1d8af0_0;
    %assign/vec4 v0x13f1d9cc0_0, 0;
    %load/vec4 v0x13f1d8990_0;
    %assign/vec4 v0x13f1d9c10_0, 0;
    %load/vec4 v0x13f1d8ba0_0;
    %assign/vec4 v0x13f1da000_0, 0;
    %load/vec4 v0x13f1d87b0_0;
    %assign/vec4 v0x13f1d9300_0, 0;
    %load/vec4 v0x13f1d8e80_0;
    %assign/vec4 v0x13f1da240_0, 0;
    %load/vec4 v0x13f1d8ce0_0;
    %assign/vec4 v0x13f1da120_0, 0;
    %load/vec4 v0x13f1d8f40_0;
    %assign/vec4 v0x13f1da2f0_0, 0;
    %load/vec4 v0x13f1d8c40_0;
    %assign/vec4 v0x13f1da090_0, 0;
    %load/vec4 v0x13f1d8fd0_0;
    %assign/vec4 v0x13f1da390_0, 0;
    %load/vec4 v0x13f1d8df0_0;
    %assign/vec4 v0x13f1da1b0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x13f14ce50;
T_8 ;
    %wait E_0x13f127d10;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13f16abd0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13f1605c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13f11f890_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13f11f920_0, 0, 32;
    %load/vec4 v0x13f160530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x13f16ab40_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13f11f890_0, 0, 1;
    %jmp T_8.6;
T_8.2 ;
    %load/vec4 v0x13f16aab0_0;
    %load/vec4 v0x13f1604a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x13f11f890_0, 0, 1;
    %jmp T_8.6;
T_8.3 ;
    %load/vec4 v0x13f16aab0_0;
    %load/vec4 v0x13f1604a0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x13f11f890_0, 0, 1;
    %jmp T_8.6;
T_8.4 ;
    %load/vec4 v0x13f1604a0_0;
    %load/vec4 v0x13f16aab0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x13f11f890_0, 0, 1;
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
    %load/vec4 v0x13f11f890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.7, 8;
    %load/vec4 v0x13f16aa20_0;
    %load/vec4 v0x13f160410_0;
    %add;
    %store/vec4 v0x13f11f920_0, 0, 32;
    %jmp T_8.8;
T_8.7 ;
    %load/vec4 v0x13f16aa20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13f11f920_0, 0, 32;
T_8.8 ;
    %load/vec4 v0x13f11f920_0;
    %store/vec4 v0x13f16abd0_0, 0, 32;
    %load/vec4 v0x13f16a990_0;
    %load/vec4 v0x13f11f890_0;
    %xor;
    %store/vec4 v0x13f1605c0_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x13f16ab40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.17, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.18, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_8.19, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_8.20, 6;
    %load/vec4 v0x13f16aa20_0;
    %load/vec4 v0x13f160410_0;
    %add;
    %store/vec4 v0x13f16abd0_0, 0, 32;
    %jmp T_8.22;
T_8.9 ;
    %load/vec4 v0x13f16aa20_0;
    %load/vec4 v0x13f160410_0;
    %add;
    %store/vec4 v0x13f16abd0_0, 0, 32;
    %jmp T_8.22;
T_8.10 ;
    %load/vec4 v0x13f16aa20_0;
    %load/vec4 v0x13f160410_0;
    %sub;
    %store/vec4 v0x13f16abd0_0, 0, 32;
    %jmp T_8.22;
T_8.11 ;
    %load/vec4 v0x13f16aa20_0;
    %load/vec4 v0x13f160410_0;
    %and;
    %store/vec4 v0x13f16abd0_0, 0, 32;
    %jmp T_8.22;
T_8.12 ;
    %load/vec4 v0x13f16aa20_0;
    %load/vec4 v0x13f160410_0;
    %or;
    %store/vec4 v0x13f16abd0_0, 0, 32;
    %jmp T_8.22;
T_8.13 ;
    %load/vec4 v0x13f16aa20_0;
    %load/vec4 v0x13f160410_0;
    %xor;
    %store/vec4 v0x13f16abd0_0, 0, 32;
    %jmp T_8.22;
T_8.14 ;
    %load/vec4 v0x13f16aa20_0;
    %inv;
    %store/vec4 v0x13f16abd0_0, 0, 32;
    %jmp T_8.22;
T_8.15 ;
    %load/vec4 v0x13f16aa20_0;
    %load/vec4 v0x13f160410_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x13f16abd0_0, 0, 32;
    %jmp T_8.22;
T_8.16 ;
    %load/vec4 v0x13f16aa20_0;
    %load/vec4 v0x13f160410_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x13f16abd0_0, 0, 32;
    %jmp T_8.22;
T_8.17 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x13f16aa20_0;
    %load/vec4 v0x13f160410_0;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13f16abd0_0, 0, 32;
    %jmp T_8.22;
T_8.18 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x13f16aa20_0;
    %load/vec4 v0x13f160410_0;
    %cmp/u;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13f16abd0_0, 0, 32;
    %jmp T_8.22;
T_8.19 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x13f160410_0;
    %load/vec4 v0x13f16aa20_0;
    %cmp/u;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13f16abd0_0, 0, 32;
    %jmp T_8.22;
T_8.20 ;
    %load/vec4 v0x13f16aa20_0;
    %load/vec4 v0x13f160410_0;
    %mul;
    %store/vec4 v0x13f16abd0_0, 0, 32;
    %jmp T_8.22;
T_8.22 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13f1605c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13f11f890_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x13f1582a0;
T_9 ;
    %wait E_0x13f117de0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13f1d7b10_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x13f1d7ba0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13f1d7c30_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x13f1d7c30_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_9.1, 5;
    %load/vec4 v0x13f1d7b10_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.4, 9;
    %ix/getv/s 4, v0x13f1d7c30_0;
    %load/vec4a v0x13f1d7cc0, 4;
    %load/vec4 v0x13f1d70a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13f1d7b10_0, 0, 1;
    %load/vec4 v0x13f1d7c30_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x13f1d7ba0_0, 0, 3;
T_9.2 ;
    %load/vec4 v0x13f1d7c30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13f1d7c30_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x13f1582a0;
T_10 ;
    %wait E_0x13f117d50;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13f1d79f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x13f1d7a80_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13f1d7c30_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x13f1d7c30_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_10.1, 5;
    %load/vec4 v0x13f1d79f0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.4, 9;
    %ix/getv/s 4, v0x13f1d7c30_0;
    %load/vec4a v0x13f1d7cc0, 4;
    %load/vec4 v0x13f1d6e60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13f1d79f0_0, 0, 1;
    %load/vec4 v0x13f1d7c30_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x13f1d7a80_0, 0, 3;
T_10.2 ;
    %load/vec4 v0x13f1d7c30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13f1d7c30_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x13f1582a0;
T_11 ;
    %wait E_0x13f114010;
    %load/vec4 v0x13f1d7e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13f1d7c30_0, 0, 32;
T_11.2 ;
    %load/vec4 v0x13f1d7c30_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_11.3, 5;
    %pushi/vec4 0, 0, 5;
    %ix/getv/s 3, v0x13f1d7c30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13f1d7cc0, 0, 4;
    %pushi/vec4 0, 0, 5;
    %ix/getv/s 3, v0x13f1d7c30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13f1d7fe0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x13f1d7c30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13f1d7ec0, 0, 4;
    %load/vec4 v0x13f1d7c30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13f1d7c30_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x13f1d6dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x13f1d79f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x13f1d6ef0_0;
    %load/vec4 v0x13f1d7a80_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13f1d7ec0, 0, 4;
    %jmp T_11.7;
T_11.6 ;
    %alloc S_0x13f117e70;
    %fork TD_cpu_run_tb.dut.u_branch_buffer.fifo_insert_new, S_0x13f117e70;
    %join;
    %free S_0x13f117e70;
T_11.7 ;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x13f1deaa0;
T_12 ;
    %wait E_0x13f114010;
    %load/vec4 v0x13f1e0320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13f1dfdf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13f1e01e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13f1dfea0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13f1dfd50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x13f1e0090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13f1e0280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13f1dfff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13f1e0140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13f1dff50_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x13f1df070_0;
    %assign/vec4 v0x13f1dfdf0_0, 0;
    %load/vec4 v0x13f1df4d0_0;
    %assign/vec4 v0x13f1e01e0_0, 0;
    %load/vec4 v0x13f1df100_0;
    %assign/vec4 v0x13f1dfea0_0, 0;
    %load/vec4 v0x13f1def80_0;
    %assign/vec4 v0x13f1dfd50_0, 0;
    %load/vec4 v0x13f1df370_0;
    %assign/vec4 v0x13f1e0090_0, 0;
    %load/vec4 v0x13f1df5a0_0;
    %assign/vec4 v0x13f1e0280_0, 0;
    %load/vec4 v0x13f1df260_0;
    %assign/vec4 v0x13f1dfff0_0, 0;
    %load/vec4 v0x13f1df440_0;
    %assign/vec4 v0x13f1e0140_0, 0;
    %load/vec4 v0x13f1df1d0_0;
    %assign/vec4 v0x13f1dff50_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x13f1e28a0;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13f1e3ba0_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x13f1e3ba0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x13f1e3ba0_0;
    %store/vec4a v0x13f1e3c30, 4, 0;
    %load/vec4 v0x13f1e3ba0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13f1e3ba0_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %end;
    .thread T_13;
    .scope S_0x13f1e28a0;
T_14 ;
    %wait E_0x13f114010;
    %load/vec4 v0x13f1e30c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x13f1e2ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x13f1e2e40_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13f1e3880_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13f1e3c30, 0, 4;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x13f1e2e40_0;
    %load/vec4 v0x13f1e3880_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13f1e3c30, 0, 4;
T_14.3 ;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x13f1e1ca0;
T_15 ;
    %wait E_0x13f114010;
    %load/vec4 v0x13f1e2540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13f1e25d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x13f1e26e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13f1e2780_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x13f1e20a0_0;
    %assign/vec4 v0x13f1e25d0_0, 0;
    %load/vec4 v0x13f1e2160_0;
    %assign/vec4 v0x13f1e26e0_0, 0;
    %load/vec4 v0x13f1e2200_0;
    %assign/vec4 v0x13f1e2780_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x13f1b9bc0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13f1ea2f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13f1ea530_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x13f1b9bc0;
T_17 ;
    %delay 5000, 0;
    %load/vec4 v0x13f1ea2f0_0;
    %inv;
    %store/vec4 v0x13f1ea2f0_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0x13f1b9bc0;
T_18 ;
    %vpi_call 2 27 "$dumpfile", "cpu_run_tb.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x13f1b9bc0 {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x13f1b9bc0;
T_19 ;
    %vpi_call 2 36 "$display", "===========================================" {0 0 0};
    %vpi_call 2 37 "$display", "CPU RUN TB (Verilog-2005): start @ PC=0, stop at first NOP" {0 0 0};
    %vpi_call 2 38 "$display", "===========================================" {0 0 0};
    %pushi/vec4 3, 0, 32;
T_19.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_19.1, 5;
    %jmp/1 T_19.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x13f114010;
    %jmp T_19.0;
T_19.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13f1ea530_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13f1ea410_0, 0, 32;
    %fork t_1, S_0x13f1ea130;
    %jmp t_0;
    .scope S_0x13f1ea130;
t_1 ;
T_19.2 ;
    %wait E_0x13f114010;
    %load/vec4 v0x13f1ea410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13f1ea410_0, 0, 32;
    %load/vec4 v0x13f1e9210_0;
    %store/vec4 v0x13f1ea380_0, 0, 32;
    %vpi_call 2 53 "$display", "C%0d | F_pc=%0d F_inst=0x%08h | D_pc=%0d | EX_taken=%0b -> target=%0d | stall_D=%0b | TrueTaken=%0b", v0x13f1ea410_0, v0x13f1e92e0_0, v0x13f1ea380_0, v0x13f1e7f50_0, v0x13f1e8ec0_0, &PV<v0x13f1e8740_0, 0, 5>, v0x13f1ea020_0, v0x13f1e7500_0 {0 0 0};
    %load/vec4 v0x13f1e92e0_0;
    %cmpi/u 22, 0, 5;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_19.5, 5;
    %load/vec4 v0x13f1ea380_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_19.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.3, 8;
    %pushi/vec4 5, 0, 32;
T_19.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_19.7, 5;
    %jmp/1 T_19.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x13f114010;
    %jmp T_19.6;
T_19.7 ;
    %pop/vec4 1;
    %vpi_call 2 65 "$display", "---- End of program reached at PC=%0d after %0d cycles ----", v0x13f1e92e0_0, v0x13f1ea410_0 {0 0 0};
    %disable S_0x13f1ea130;
T_19.3 ;
    %load/vec4 v0x13f1ea410_0;
    %cmpi/s 2000, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_19.8, 5;
    %vpi_call 2 71 "$display", "** TIMEOUT: exceeded cycle limit, stopping." {0 0 0};
    %disable S_0x13f1ea130;
T_19.8 ;
    %jmp T_19.2;
    %end;
    .scope S_0x13f1b9bc0;
t_0 %join;
    %vpi_call 2 77 "$display", "\012==== REGISTER FILE DUMP ====" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13f1ea4a0_0, 0, 32;
T_19.10 ;
    %load/vec4 v0x13f1ea4a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_19.11, 5;
    %vpi_call 2 79 "$display", "x%0d = 0x%08h (%0d)", v0x13f1ea4a0_0, &A<v0x13f1e7260, v0x13f1ea4a0_0 >, &A<v0x13f1e7260, v0x13f1ea4a0_0 > {0 0 0};
    %load/vec4 v0x13f1ea4a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13f1ea4a0_0, 0, 32;
    %jmp T_19.10;
T_19.11 ;
    %vpi_call 2 81 "$display", "============================\012" {0 0 0};
    %vpi_call 2 83 "$finish" {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "tb_cpu.v";
    "cpu.v";
    "Extras/Hazard_unit.v";
    "Stages/alu.v";
    "Extras/Branch_Predictor.v";
    "pipeline_brakes/decode.v";
    "Stages/decode.v";
    "pipeline_brakes/execute.v";
    "pipeline_brakes/fetch.v";
    "Stages/instruct_reg.v";
    "pipeline_brakes/memory.v";
    "Stages/memory.v";
    "pc.v";
    "Stages/regfile.v";
