<p><a href="https://www.google.com.do/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwiV86TG15j9AhVJMEQIHdvICsYQFnoECAAQAg&usg=AOvVaw1xW9TF4LTb_tKe5Qyz_Mp1">Optimal Placement of Cores, Caches and Memory Controllers in Network On-Chip </a></p>
<p><a href="https://www.google.com.do/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwiV86TG15j9AhVJMEQIHdvICsYQFnoECAAQAg&usg=AOvVaw1xW9TF4LTb_tKe5Qyz_Mp1">Optimal Placement of Cores, Caches and Memory Controllers in Network On-Chip </a></p>
<p><a href="https://www.google.com.do/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwiV86TG15j9AhVJMEQIHdvICsYQFnoECAAQAg&usg=AOvVaw1xW9TF4LTb_tKe5Qyz_Mp1">Optimal Placement of Cores, Caches and Memory Controllers in Network On-Chip </a></p>
<p><a href="https://www.google.com.do/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwiV86TG15j9AhVJMEQIHdvICsYQFnoECAAQAg&usg=AOvVaw1xW9TF4LTb_tKe5Qyz_Mp1">Optimal Placement of Cores, Caches and Memory Controllers in Network On-Chip </a></p>
<p><a href="https://www.google.com.do/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwiV86TG15j9AhVJMEQIHdvICsYQFnoECAAQAg&usg=AOvVaw1xW9TF4LTb_tKe5Qyz_Mp1">Optimal Placement of Cores, Caches and Memory Controllers in Network On-Chip </a></p>
<p><a href="https://www.google.ga/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwinjMjw6Jj9AhU_HjQIHVNbBCwQFnoECAMQAg&usg=AOvVaw01ol0LbxzW9Itgzb-6eS4b">Optimal Placement of Cores, Caches and Memory Controllers in Network On-Chip </a></p>
<p><a href="https://www.google.ga/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwinjMjw6Jj9AhU_HjQIHVNbBCwQFnoECAMQAg&usg=AOvVaw01ol0LbxzW9Itgzb-6eS4b">Optimal Placement of Cores, Caches and Memory Controllers in Network On-Chip </a></p>
<p><a href="https://www.google.ga/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwinjMjw6Jj9AhU_HjQIHVNbBCwQFnoECAMQAg&usg=AOvVaw01ol0LbxzW9Itgzb-6eS4b">Optimal Placement of Cores, Caches and Memory Controllers in Network On-Chip </a></p>
<p><a href="https://www.google.ga/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwinjMjw6Jj9AhU_HjQIHVNbBCwQFnoECAMQAg&usg=AOvVaw01ol0LbxzW9Itgzb-6eS4b">Optimal Placement of Cores, Caches and Memory Controllers in Network On-Chip </a></p>
<p><a href="https://www.google.ga/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwinjMjw6Jj9AhU_HjQIHVNbBCwQFnoECAMQAg&usg=AOvVaw01ol0LbxzW9Itgzb-6eS4b">Optimal Placement of Cores, Caches and Memory Controllers in Network On-Chip </a></p>
