Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Sep  8 19:32:42 2024
| Host         : goossens-Precision-5530 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.342        0.000                      0                23647        0.048        0.000                      0                23647        3.750        0.000                       0                  8799  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.342        0.000                      0                23647        0.048        0.000                      0                23647        3.750        0.000                       0                  8799  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.342ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.342ns  (required time - arrival time)
  Source:                 design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/c_20_fu_1432_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_3_0_7/DIBDI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.013ns  (logic 1.894ns (21.013%)  route 7.119ns (78.987%))
  Logic Levels:           9  (LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.831 - 10.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8799, routed)        1.729     3.023    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/ap_clk
    SLICE_X73Y36         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/c_20_fu_1432_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y36         FDRE (Prop_fdre_C_Q)         0.456     3.479 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/c_20_fu_1432_reg[0]/Q
                         net (fo=14, routed)          0.663     4.142    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/c_20_fu_1432
    SLICE_X74Y36         LUT4 (Prop_lut4_I0_O)        0.124     4.266 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/or_ln144_reg_30851[0]_i_2/O
                         net (fo=4, routed)           0.894     5.159    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/or_ln144_reg_30851[0]_i_2_n_0
    SLICE_X75Y36         LUT5 (Prop_lut5_I0_O)        0.124     5.283 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/accessing_hart_reg_30855[0]_i_2/O
                         net (fo=2, routed)           0.572     5.855    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/accessing_hart_reg_30855[0]_i_2_n_0
    SLICE_X75Y35         LUT3 (Prop_lut3_I1_O)        0.124     5.979 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/accessing_hart_reg_30855[0]_i_1/O
                         net (fo=60, routed)          0.577     6.557    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/accessing_hart_reg_30855[0]_i_1_n_0
    SLICE_X77Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.681 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/m_state_is_full_9_reg_30877[0]_i_2/O
                         net (fo=19, routed)          0.718     7.399    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/m_state_is_full_9_reg_30877[0]_i_2_n_0
    SLICE_X78Y34         LUT6 (Prop_lut6_I2_O)        0.124     7.523 f  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/is_load_reg_30887[0]_i_3/O
                         net (fo=5, routed)           0.316     7.839    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/is_load_reg_30887[0]_i_3_n_0
    SLICE_X76Y34         LUT6 (Prop_lut6_I1_O)        0.124     7.963 f  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/mem_reg_0_0_0_i_21/O
                         net (fo=25, routed)          0.863     8.826    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/mem_reg_0_0_0_i_21_n_0
    SLICE_X78Y35         LUT3 (Prop_lut3_I1_O)        0.153     8.979 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/mem_reg_0_0_0_i_28/O
                         net (fo=40, routed)          1.630    10.609    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/mem_reg_0_0_0_i_28_n_0
    SLICE_X90Y51         LUT5 (Prop_lut5_I2_O)        0.327    10.936 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/mem_reg_3_0_7_i_6/O
                         net (fo=1, routed)           0.000    10.936    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/mem_reg_3_0_7_i_6_n_0
    SLICE_X90Y51         MUXF7 (Prop_muxf7_I1_O)      0.214    11.150 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/mem_reg_3_0_7_i_2/O
                         net (fo=1, routed)           0.886    12.036    design_1_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/p_1_in2_in[31]
    RAMB36_X5Y10         RAMB36E1                                     r  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_3_0_7/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8799, routed)        1.652    12.831    design_1_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/ap_clk
    RAMB36_X5Y10         RAMB36E1                                     r  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_3_0_7/CLKBWRCLK
                         clock pessimism              0.115    12.946    
                         clock uncertainty           -0.154    12.792    
    RAMB36_X5Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                     -0.414    12.378    design_1_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_3_0_7
  -------------------------------------------------------------------
                         required time                         12.378    
                         arrival time                         -12.036    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.357ns  (required time - arrival time)
  Source:                 design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/c_20_fu_1432_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_2_0_5/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.005ns  (logic 1.680ns (18.657%)  route 7.325ns (81.343%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 12.841 - 10.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8799, routed)        1.729     3.023    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/ap_clk
    SLICE_X73Y36         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/c_20_fu_1432_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y36         FDRE (Prop_fdre_C_Q)         0.456     3.479 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/c_20_fu_1432_reg[0]/Q
                         net (fo=14, routed)          0.663     4.142    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/c_20_fu_1432
    SLICE_X74Y36         LUT4 (Prop_lut4_I0_O)        0.124     4.266 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/or_ln144_reg_30851[0]_i_2/O
                         net (fo=4, routed)           0.894     5.159    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/or_ln144_reg_30851[0]_i_2_n_0
    SLICE_X75Y36         LUT5 (Prop_lut5_I0_O)        0.124     5.283 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/accessing_hart_reg_30855[0]_i_2/O
                         net (fo=2, routed)           0.572     5.855    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/accessing_hart_reg_30855[0]_i_2_n_0
    SLICE_X75Y35         LUT3 (Prop_lut3_I1_O)        0.124     5.979 f  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/accessing_hart_reg_30855[0]_i_1/O
                         net (fo=60, routed)          0.577     6.557    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/accessing_hart_reg_30855[0]_i_1_n_0
    SLICE_X77Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.681 f  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/m_state_is_full_9_reg_30877[0]_i_2/O
                         net (fo=19, routed)          0.718     7.399    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/m_state_is_full_9_reg_30877[0]_i_2_n_0
    SLICE_X78Y34         LUT6 (Prop_lut6_I2_O)        0.124     7.523 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/is_load_reg_30887[0]_i_3/O
                         net (fo=5, routed)           0.316     7.839    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/is_load_reg_30887[0]_i_3_n_0
    SLICE_X76Y34         LUT6 (Prop_lut6_I1_O)        0.124     7.963 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/mem_reg_0_0_0_i_21/O
                         net (fo=25, routed)          0.863     8.826    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/mem_reg_0_0_0_i_21_n_0
    SLICE_X78Y35         LUT3 (Prop_lut3_I1_O)        0.153     8.979 f  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/mem_reg_0_0_0_i_28/O
                         net (fo=40, routed)          1.173    10.153    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/mem_reg_0_0_0_i_28_n_0
    SLICE_X84Y27         LUT6 (Prop_lut6_I5_O)        0.327    10.480 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/mem_reg_2_0_5_i_3/O
                         net (fo=1, routed)           1.548    12.028    design_1_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_2_0_5_0[0]
    RAMB36_X5Y3          RAMB36E1                                     r  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_2_0_5/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8799, routed)        1.662    12.841    design_1_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/ap_clk
    RAMB36_X5Y3          RAMB36E1                                     r  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_2_0_5/CLKBWRCLK
                         clock pessimism              0.230    13.070    
                         clock uncertainty           -0.154    12.916    
    RAMB36_X5Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    12.384    design_1_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_2_0_5
  -------------------------------------------------------------------
                         required time                         12.384    
                         arrival time                         -12.028    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.372ns  (required time - arrival time)
  Source:                 design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/c_20_fu_1432_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_0_0_7/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.760ns  (logic 1.680ns (19.178%)  route 7.080ns (80.822%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 12.712 - 10.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8799, routed)        1.729     3.023    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/ap_clk
    SLICE_X73Y36         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/c_20_fu_1432_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y36         FDRE (Prop_fdre_C_Q)         0.456     3.479 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/c_20_fu_1432_reg[0]/Q
                         net (fo=14, routed)          0.663     4.142    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/c_20_fu_1432
    SLICE_X74Y36         LUT4 (Prop_lut4_I0_O)        0.124     4.266 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/or_ln144_reg_30851[0]_i_2/O
                         net (fo=4, routed)           0.894     5.159    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/or_ln144_reg_30851[0]_i_2_n_0
    SLICE_X75Y36         LUT5 (Prop_lut5_I0_O)        0.124     5.283 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/accessing_hart_reg_30855[0]_i_2/O
                         net (fo=2, routed)           0.572     5.855    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/accessing_hart_reg_30855[0]_i_2_n_0
    SLICE_X75Y35         LUT3 (Prop_lut3_I1_O)        0.124     5.979 f  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/accessing_hart_reg_30855[0]_i_1/O
                         net (fo=60, routed)          0.577     6.557    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/accessing_hart_reg_30855[0]_i_1_n_0
    SLICE_X77Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.681 f  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/m_state_is_full_9_reg_30877[0]_i_2/O
                         net (fo=19, routed)          0.718     7.399    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/m_state_is_full_9_reg_30877[0]_i_2_n_0
    SLICE_X78Y34         LUT6 (Prop_lut6_I2_O)        0.124     7.523 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/is_load_reg_30887[0]_i_3/O
                         net (fo=5, routed)           0.316     7.839    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/is_load_reg_30887[0]_i_3_n_0
    SLICE_X76Y34         LUT6 (Prop_lut6_I1_O)        0.124     7.963 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/mem_reg_0_0_0_i_21/O
                         net (fo=25, routed)          0.863     8.826    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/mem_reg_0_0_0_i_21_n_0
    SLICE_X78Y35         LUT3 (Prop_lut3_I1_O)        0.153     8.979 f  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/mem_reg_0_0_0_i_28/O
                         net (fo=40, routed)          1.270    10.249    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/mem_reg_0_0_0_i_28_n_0
    SLICE_X52Y34         LUT6 (Prop_lut6_I5_O)        0.327    10.576 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/mem_reg_0_0_7_i_3/O
                         net (fo=1, routed)           1.207    11.783    design_1_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_3_0_7_1[0]
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_0_0_7/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8799, routed)        1.533    12.712    design_1_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/ap_clk
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_0_0_7/CLKBWRCLK
                         clock pessimism              0.129    12.841    
                         clock uncertainty           -0.154    12.687    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    12.155    design_1_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_0_0_7
  -------------------------------------------------------------------
                         required time                         12.155    
                         arrival time                         -11.783    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.377ns  (required time - arrival time)
  Source:                 design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/c_20_fu_1432_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_3_0_7/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.860ns  (logic 1.680ns (18.961%)  route 7.180ns (81.039%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.831 - 10.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8799, routed)        1.729     3.023    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/ap_clk
    SLICE_X73Y36         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/c_20_fu_1432_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y36         FDRE (Prop_fdre_C_Q)         0.456     3.479 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/c_20_fu_1432_reg[0]/Q
                         net (fo=14, routed)          0.663     4.142    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/c_20_fu_1432
    SLICE_X74Y36         LUT4 (Prop_lut4_I0_O)        0.124     4.266 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/or_ln144_reg_30851[0]_i_2/O
                         net (fo=4, routed)           0.894     5.159    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/or_ln144_reg_30851[0]_i_2_n_0
    SLICE_X75Y36         LUT5 (Prop_lut5_I0_O)        0.124     5.283 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/accessing_hart_reg_30855[0]_i_2/O
                         net (fo=2, routed)           0.572     5.855    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/accessing_hart_reg_30855[0]_i_2_n_0
    SLICE_X75Y35         LUT3 (Prop_lut3_I1_O)        0.124     5.979 f  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/accessing_hart_reg_30855[0]_i_1/O
                         net (fo=60, routed)          0.577     6.557    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/accessing_hart_reg_30855[0]_i_1_n_0
    SLICE_X77Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.681 f  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/m_state_is_full_9_reg_30877[0]_i_2/O
                         net (fo=19, routed)          0.718     7.399    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/m_state_is_full_9_reg_30877[0]_i_2_n_0
    SLICE_X78Y34         LUT6 (Prop_lut6_I2_O)        0.124     7.523 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/is_load_reg_30887[0]_i_3/O
                         net (fo=5, routed)           0.316     7.839    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/is_load_reg_30887[0]_i_3_n_0
    SLICE_X76Y34         LUT6 (Prop_lut6_I1_O)        0.124     7.963 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/mem_reg_0_0_0_i_21/O
                         net (fo=25, routed)          0.863     8.826    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/mem_reg_0_0_0_i_21_n_0
    SLICE_X78Y35         LUT3 (Prop_lut3_I1_O)        0.153     8.979 f  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/mem_reg_0_0_0_i_28/O
                         net (fo=40, routed)          1.053    10.032    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/mem_reg_0_0_0_i_28_n_0
    SLICE_X84Y43         LUT6 (Prop_lut6_I5_O)        0.327    10.359 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/mem_reg_3_0_7_i_4/O
                         net (fo=1, routed)           1.524    11.883    design_1_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_3_0_7_1[3]
    RAMB36_X5Y10         RAMB36E1                                     r  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_3_0_7/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8799, routed)        1.652    12.831    design_1_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/ap_clk
    RAMB36_X5Y10         RAMB36E1                                     r  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_3_0_7/CLKBWRCLK
                         clock pessimism              0.115    12.946    
                         clock uncertainty           -0.154    12.792    
    RAMB36_X5Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    12.260    design_1_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_3_0_7
  -------------------------------------------------------------------
                         required time                         12.260    
                         arrival time                         -11.883    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.379ns  (required time - arrival time)
  Source:                 design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/conv_i32_i4116433_reg_30292_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/e_state_rv2_4_fu_928_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.300ns  (logic 2.173ns (23.365%)  route 7.127ns (76.635%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 12.713 - 10.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8799, routed)        1.729     3.023    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/ap_clk
    SLICE_X55Y49         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/conv_i32_i4116433_reg_30292_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.456     3.479 f  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/conv_i32_i4116433_reg_30292_reg[0]/Q
                         net (fo=5, routed)           0.591     4.070    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/conv_i32_i4116433_reg_30292[0]
    SLICE_X55Y49         LUT2 (Prop_lut2_I1_O)        0.153     4.223 f  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/i_state_is_full_3_reg_2821[0]_i_2/O
                         net (fo=140, routed)         0.844     5.067    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/i_state_is_full_3_reg_2821[0]_i_2_n_0
    SLICE_X49Y53         LUT4 (Prop_lut4_I2_O)        0.327     5.394 f  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/e_state_d_i_rs2_4_fu_948[0]_i_3/O
                         net (fo=8, routed)           0.771     6.166    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/e_state_d_i_rs2_4_fu_948[0]_i_3_n_0
    SLICE_X53Y57         LUT5 (Prop_lut5_I4_O)        0.118     6.284 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/e_state_rv2_4_fu_928[19]_i_42/O
                         net (fo=128, routed)         2.112     8.395    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/e_state_rv2_4_fu_928[19]_i_42_n_0
    SLICE_X86Y86         LUT6 (Prop_lut6_I4_O)        0.326     8.721 f  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/e_state_rv2_4_fu_928[18]_i_56/O
                         net (fo=1, routed)           0.000     8.721    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/e_state_rv2_4_fu_928[18]_i_56_n_0
    SLICE_X86Y86         MUXF7 (Prop_muxf7_I1_O)      0.247     8.968 f  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/e_state_rv2_4_fu_928_reg[18]_i_36/O
                         net (fo=1, routed)           0.855     9.823    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/e_state_rv2_4_fu_928_reg[18]_i_36_n_0
    SLICE_X87Y89         LUT6 (Prop_lut6_I5_O)        0.298    10.121 f  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/e_state_rv2_4_fu_928[18]_i_14/O
                         net (fo=1, routed)           0.568    10.689    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/e_state_rv2_4_fu_928[18]_i_14_n_0
    SLICE_X89Y85         LUT6 (Prop_lut6_I4_O)        0.124    10.813 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/e_state_rv2_4_fu_928[18]_i_4/O
                         net (fo=1, routed)           1.386    12.199    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/e_state_rv2_4_fu_928[18]_i_4_n_0
    SLICE_X65Y66         LUT6 (Prop_lut6_I3_O)        0.124    12.323 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/e_state_rv2_4_fu_928[18]_i_1/O
                         net (fo=1, routed)           0.000    12.323    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/i_to_e_rv2_1_fu_18661_p3[18]
    SLICE_X65Y66         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/e_state_rv2_4_fu_928_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8799, routed)        1.534    12.713    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/ap_clk
    SLICE_X65Y66         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/e_state_rv2_4_fu_928_reg[18]/C
                         clock pessimism              0.115    12.828    
                         clock uncertainty           -0.154    12.674    
    SLICE_X65Y66         FDRE (Setup_fdre_C_D)        0.029    12.703    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/e_state_rv2_4_fu_928_reg[18]
  -------------------------------------------------------------------
                         required time                         12.703    
                         arrival time                         -12.323    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.386ns  (required time - arrival time)
  Source:                 design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/c_20_fu_1432_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_0_5/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.982ns  (logic 1.680ns (18.703%)  route 7.302ns (81.297%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.848ns = ( 12.848 - 10.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8799, routed)        1.729     3.023    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/ap_clk
    SLICE_X73Y36         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/c_20_fu_1432_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y36         FDRE (Prop_fdre_C_Q)         0.456     3.479 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/c_20_fu_1432_reg[0]/Q
                         net (fo=14, routed)          0.663     4.142    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/c_20_fu_1432
    SLICE_X74Y36         LUT4 (Prop_lut4_I0_O)        0.124     4.266 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/or_ln144_reg_30851[0]_i_2/O
                         net (fo=4, routed)           0.894     5.159    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/or_ln144_reg_30851[0]_i_2_n_0
    SLICE_X75Y36         LUT5 (Prop_lut5_I0_O)        0.124     5.283 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/accessing_hart_reg_30855[0]_i_2/O
                         net (fo=2, routed)           0.572     5.855    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/accessing_hart_reg_30855[0]_i_2_n_0
    SLICE_X75Y35         LUT3 (Prop_lut3_I1_O)        0.124     5.979 f  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/accessing_hart_reg_30855[0]_i_1/O
                         net (fo=60, routed)          0.577     6.557    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/accessing_hart_reg_30855[0]_i_1_n_0
    SLICE_X77Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.681 f  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/m_state_is_full_9_reg_30877[0]_i_2/O
                         net (fo=19, routed)          0.718     7.399    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/m_state_is_full_9_reg_30877[0]_i_2_n_0
    SLICE_X78Y34         LUT6 (Prop_lut6_I2_O)        0.124     7.523 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/is_load_reg_30887[0]_i_3/O
                         net (fo=5, routed)           0.316     7.839    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/is_load_reg_30887[0]_i_3_n_0
    SLICE_X76Y34         LUT6 (Prop_lut6_I1_O)        0.124     7.963 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/mem_reg_0_0_0_i_21/O
                         net (fo=25, routed)          0.863     8.826    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/mem_reg_0_0_0_i_21_n_0
    SLICE_X78Y35         LUT3 (Prop_lut3_I1_O)        0.153     8.979 f  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/mem_reg_0_0_0_i_28/O
                         net (fo=40, routed)          1.133    10.112    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/mem_reg_0_0_0_i_28_n_0
    SLICE_X75Y42         LUT5 (Prop_lut5_I2_O)        0.327    10.439 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/mem_reg_1_0_5_i_3/O
                         net (fo=1, routed)           1.566    12.005    design_1_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_0_5_1[0]
    RAMB36_X5Y9          RAMB36E1                                     r  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_0_5/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8799, routed)        1.669    12.848    design_1_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/ap_clk
    RAMB36_X5Y9          RAMB36E1                                     r  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_0_5/CLKBWRCLK
                         clock pessimism              0.230    13.077    
                         clock uncertainty           -0.154    12.923    
    RAMB36_X5Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    12.391    design_1_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_0_5
  -------------------------------------------------------------------
                         required time                         12.391    
                         arrival time                         -12.005    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.397ns  (required time - arrival time)
  Source:                 design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/i_to_e_rv1_3_reg_29776_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.112ns  (logic 0.456ns (5.004%)  route 8.656ns (94.996%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8799, routed)        1.669     2.963    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/ap_clk
    SLICE_X35Y44         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.456     3.419 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/ap_CS_fsm_reg[1]/Q
                         net (fo=1413, routed)        8.656    12.075    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/ap_CS_fsm_pp0_stage1
    SLICE_X80Y66         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/i_to_e_rv1_3_reg_29776_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8799, routed)        1.538    12.717    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/ap_clk
    SLICE_X80Y66         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/i_to_e_rv1_3_reg_29776_reg[2]/C
                         clock pessimism              0.115    12.832    
                         clock uncertainty           -0.154    12.678    
    SLICE_X80Y66         FDRE (Setup_fdre_C_CE)      -0.205    12.473    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/i_to_e_rv1_3_reg_29776_reg[2]
  -------------------------------------------------------------------
                         required time                         12.473    
                         arrival time                         -12.075    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.414ns  (required time - arrival time)
  Source:                 design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/c_20_fu_1432_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_0_1/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.882ns  (logic 1.680ns (18.915%)  route 7.202ns (81.085%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.775ns = ( 12.775 - 10.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8799, routed)        1.729     3.023    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/ap_clk
    SLICE_X73Y36         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/c_20_fu_1432_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y36         FDRE (Prop_fdre_C_Q)         0.456     3.479 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/c_20_fu_1432_reg[0]/Q
                         net (fo=14, routed)          0.663     4.142    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/c_20_fu_1432
    SLICE_X74Y36         LUT4 (Prop_lut4_I0_O)        0.124     4.266 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/or_ln144_reg_30851[0]_i_2/O
                         net (fo=4, routed)           0.894     5.159    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/or_ln144_reg_30851[0]_i_2_n_0
    SLICE_X75Y36         LUT5 (Prop_lut5_I0_O)        0.124     5.283 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/accessing_hart_reg_30855[0]_i_2/O
                         net (fo=2, routed)           0.572     5.855    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/accessing_hart_reg_30855[0]_i_2_n_0
    SLICE_X75Y35         LUT3 (Prop_lut3_I1_O)        0.124     5.979 f  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/accessing_hart_reg_30855[0]_i_1/O
                         net (fo=60, routed)          0.577     6.557    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/accessing_hart_reg_30855[0]_i_1_n_0
    SLICE_X77Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.681 f  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/m_state_is_full_9_reg_30877[0]_i_2/O
                         net (fo=19, routed)          0.718     7.399    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/m_state_is_full_9_reg_30877[0]_i_2_n_0
    SLICE_X78Y34         LUT6 (Prop_lut6_I2_O)        0.124     7.523 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/is_load_reg_30887[0]_i_3/O
                         net (fo=5, routed)           0.316     7.839    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/is_load_reg_30887[0]_i_3_n_0
    SLICE_X76Y34         LUT6 (Prop_lut6_I1_O)        0.124     7.963 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/mem_reg_0_0_0_i_21/O
                         net (fo=25, routed)          0.863     8.826    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/mem_reg_0_0_0_i_21_n_0
    SLICE_X78Y35         LUT3 (Prop_lut3_I1_O)        0.153     8.979 f  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/mem_reg_0_0_0_i_28/O
                         net (fo=40, routed)          1.054    10.033    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/mem_reg_0_0_0_i_28_n_0
    SLICE_X70Y31         LUT5 (Prop_lut5_I2_O)        0.327    10.360 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/mem_reg_1_0_1_i_3/O
                         net (fo=1, routed)           1.544    11.905    design_1_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_0_1_1[0]
    RAMB36_X3Y1          RAMB36E1                                     r  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_0_1/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8799, routed)        1.596    12.775    design_1_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/ap_clk
    RAMB36_X3Y1          RAMB36E1                                     r  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_0_1/CLKBWRCLK
                         clock pessimism              0.230    13.004    
                         clock uncertainty           -0.154    12.850    
    RAMB36_X3Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    12.318    design_1_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_0_1
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -11.905    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.417ns  (required time - arrival time)
  Source:                 design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/c_20_fu_1432_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_0_0/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.815ns  (logic 1.680ns (19.058%)  route 7.135ns (80.942%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 12.826 - 10.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8799, routed)        1.729     3.023    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/ap_clk
    SLICE_X73Y36         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/c_20_fu_1432_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y36         FDRE (Prop_fdre_C_Q)         0.456     3.479 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/c_20_fu_1432_reg[0]/Q
                         net (fo=14, routed)          0.663     4.142    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/c_20_fu_1432
    SLICE_X74Y36         LUT4 (Prop_lut4_I0_O)        0.124     4.266 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/or_ln144_reg_30851[0]_i_2/O
                         net (fo=4, routed)           0.894     5.159    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/or_ln144_reg_30851[0]_i_2_n_0
    SLICE_X75Y36         LUT5 (Prop_lut5_I0_O)        0.124     5.283 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/accessing_hart_reg_30855[0]_i_2/O
                         net (fo=2, routed)           0.572     5.855    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/accessing_hart_reg_30855[0]_i_2_n_0
    SLICE_X75Y35         LUT3 (Prop_lut3_I1_O)        0.124     5.979 f  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/accessing_hart_reg_30855[0]_i_1/O
                         net (fo=60, routed)          0.577     6.557    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/accessing_hart_reg_30855[0]_i_1_n_0
    SLICE_X77Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.681 f  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/m_state_is_full_9_reg_30877[0]_i_2/O
                         net (fo=19, routed)          0.718     7.399    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/m_state_is_full_9_reg_30877[0]_i_2_n_0
    SLICE_X78Y34         LUT6 (Prop_lut6_I2_O)        0.124     7.523 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/is_load_reg_30887[0]_i_3/O
                         net (fo=5, routed)           0.316     7.839    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/is_load_reg_30887[0]_i_3_n_0
    SLICE_X76Y34         LUT6 (Prop_lut6_I1_O)        0.124     7.963 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/mem_reg_0_0_0_i_21/O
                         net (fo=25, routed)          0.863     8.826    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/mem_reg_0_0_0_i_21_n_0
    SLICE_X78Y35         LUT3 (Prop_lut3_I1_O)        0.153     8.979 f  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/mem_reg_0_0_0_i_28/O
                         net (fo=40, routed)          1.206    10.185    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/mem_reg_0_0_0_i_28_n_0
    SLICE_X85Y40         LUT5 (Prop_lut5_I2_O)        0.327    10.512 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/mem_reg_1_0_0_i_3/O
                         net (fo=1, routed)           1.326    11.838    design_1_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_0_0_1[0]
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_0_0/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8799, routed)        1.647    12.826    design_1_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/ap_clk
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_0_0/CLKBWRCLK
                         clock pessimism              0.115    12.941    
                         clock uncertainty           -0.154    12.787    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    12.255    design_1_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_0_0
  -------------------------------------------------------------------
                         required time                         12.255    
                         arrival time                         -11.838    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.472ns  (required time - arrival time)
  Source:                 design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/c_20_fu_1432_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_0_6/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.622ns  (logic 1.706ns (19.788%)  route 6.916ns (80.212%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.775ns = ( 12.775 - 10.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8799, routed)        1.729     3.023    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/ap_clk
    SLICE_X73Y36         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/c_20_fu_1432_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y36         FDRE (Prop_fdre_C_Q)         0.456     3.479 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/c_20_fu_1432_reg[0]/Q
                         net (fo=14, routed)          0.663     4.142    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/c_20_fu_1432
    SLICE_X74Y36         LUT4 (Prop_lut4_I0_O)        0.124     4.266 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/or_ln144_reg_30851[0]_i_2/O
                         net (fo=4, routed)           0.894     5.159    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/or_ln144_reg_30851[0]_i_2_n_0
    SLICE_X75Y36         LUT5 (Prop_lut5_I0_O)        0.124     5.283 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/accessing_hart_reg_30855[0]_i_2/O
                         net (fo=2, routed)           0.572     5.855    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/accessing_hart_reg_30855[0]_i_2_n_0
    SLICE_X75Y35         LUT3 (Prop_lut3_I1_O)        0.124     5.979 f  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/accessing_hart_reg_30855[0]_i_1/O
                         net (fo=60, routed)          0.577     6.557    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/accessing_hart_reg_30855[0]_i_1_n_0
    SLICE_X77Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.681 f  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/m_state_is_full_9_reg_30877[0]_i_2/O
                         net (fo=19, routed)          0.718     7.399    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/m_state_is_full_9_reg_30877[0]_i_2_n_0
    SLICE_X78Y34         LUT6 (Prop_lut6_I2_O)        0.124     7.523 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/is_load_reg_30887[0]_i_3/O
                         net (fo=5, routed)           0.316     7.839    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/is_load_reg_30887[0]_i_3_n_0
    SLICE_X76Y34         LUT6 (Prop_lut6_I1_O)        0.124     7.963 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/mem_reg_0_0_0_i_21/O
                         net (fo=25, routed)          0.863     8.826    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/mem_reg_0_0_0_i_21_n_0
    SLICE_X78Y35         LUT3 (Prop_lut3_I1_O)        0.153     8.979 f  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/mem_reg_0_0_0_i_28/O
                         net (fo=40, routed)          1.133    10.112    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/mem_reg_0_0_0_i_28_n_0
    SLICE_X75Y42         LUT5 (Prop_lut5_I2_O)        0.353    10.465 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/mem_reg_1_0_6_i_3/O
                         net (fo=1, routed)           1.179    11.645    design_1_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_0_6_1[0]
    RAMB36_X3Y9          RAMB36E1                                     r  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_0_6/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8799, routed)        1.596    12.775    design_1_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/ap_clk
    RAMB36_X3Y9          RAMB36E1                                     r  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_0_6/CLKBWRCLK
                         clock pessimism              0.230    13.004    
                         clock uncertainty           -0.154    12.850    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.734    12.116    design_1_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_0_6
  -------------------------------------------------------------------
                         required time                         12.116    
                         arrival time                         -11.645    
  -------------------------------------------------------------------
                         slack                                  0.472    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/i_state_d_i_rs1_9_reg_30239_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/i_state_d_i_rs1_2_fu_1104_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.046%)  route 0.217ns (56.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8799, routed)        0.552     0.888    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/ap_clk
    SLICE_X50Y53         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/i_state_d_i_rs1_9_reg_30239_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y53         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/i_state_d_i_rs1_9_reg_30239_reg[1]/Q
                         net (fo=2, routed)           0.217     1.269    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/i_state_d_i_rs1_9_reg_30239[1]
    SLICE_X44Y53         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/i_state_d_i_rs1_2_fu_1104_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8799, routed)        0.824     1.190    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/ap_clk
    SLICE_X44Y53         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/i_state_d_i_rs1_2_fu_1104_reg[1]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X44Y53         FDRE (Hold_fdre_C_D)         0.066     1.221    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/i_state_d_i_rs1_2_fu_1104_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.838%)  route 0.181ns (56.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8799, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/Q
                         net (fo=1, routed)           0.181     1.317    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[23]
    SLICE_X28Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8799, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X28Y99         FDRE (Hold_fdre_C_D)         0.066     1.242    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8799, routed)        0.575     0.911    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X30Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDRE (Prop_fdre_C_Q)         0.164     1.075 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.112     1.187    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X30Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8799, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.128ns (45.038%)  route 0.156ns (54.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8799, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.128     1.123 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/Q
                         net (fo=1, routed)           0.156     1.279    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[30]
    SLICE_X28Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8799, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X28Y99         FDRE (Hold_fdre_C_D)         0.017     1.193    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/m_state_address_2_fu_1392_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/m_state_address_6_reg_30816_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (42.012%)  route 0.257ns (57.988%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8799, routed)        0.558     0.894    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/ap_clk
    SLICE_X49Y37         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/m_state_address_2_fu_1392_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y37         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/m_state_address_2_fu_1392_reg[13]/Q
                         net (fo=1, routed)           0.257     1.291    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/m_state_address_2_fu_1392[13]
    SLICE_X51Y37         LUT5 (Prop_lut5_I4_O)        0.045     1.336 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/m_state_address_6_reg_30816[13]_i_1/O
                         net (fo=3, routed)           0.000     1.336    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/m_state_address_6_reg_30816[13]_i_1_n_0
    SLICE_X51Y37         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/m_state_address_6_reg_30816_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8799, routed)        0.821     1.187    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/ap_clk
    SLICE_X51Y37         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/m_state_address_6_reg_30816_reg[13]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X51Y37         FDRE (Hold_fdre_C_D)         0.092     1.244    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/m_state_address_6_reg_30816_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/f_state_fetch_pc_14_reg_29835_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/f_state_fetch_pc_4_fu_992_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8799, routed)        0.591     0.927    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/ap_clk
    SLICE_X21Y35         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/f_state_fetch_pc_14_reg_29835_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/f_state_fetch_pc_14_reg_29835_reg[5]/Q
                         net (fo=1, routed)           0.052     1.120    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/flow_control_loop_pipe_sequential_init_U/f_state_fetch_pc_4_fu_992_reg[14]_0[5]
    SLICE_X20Y35         LUT4 (Prop_lut4_I3_O)        0.045     1.165 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/flow_control_loop_pipe_sequential_init_U/f_state_fetch_pc_4_fu_992[5]_i_1/O
                         net (fo=1, routed)           0.000     1.165    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/flow_control_loop_pipe_sequential_init_U_n_192
    SLICE_X20Y35         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/f_state_fetch_pc_4_fu_992_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8799, routed)        0.859     1.225    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/ap_clk
    SLICE_X20Y35         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/f_state_fetch_pc_4_fu_992_reg[5]/C
                         clock pessimism             -0.285     0.940    
    SLICE_X20Y35         FDRE (Hold_fdre_C_D)         0.121     1.061    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/f_state_fetch_pc_4_fu_992_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/f_state_fetch_pc_16_reg_29855_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/f_state_fetch_pc_2_fu_984_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8799, routed)        0.592     0.928    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/ap_clk
    SLICE_X23Y37         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/f_state_fetch_pc_16_reg_29855_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y37         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/f_state_fetch_pc_16_reg_29855_reg[10]/Q
                         net (fo=1, routed)           0.054     1.123    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/flow_control_loop_pipe_sequential_init_U/f_state_fetch_pc_2_fu_984_reg[14]_0[10]
    SLICE_X22Y37         LUT4 (Prop_lut4_I3_O)        0.045     1.168 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/flow_control_loop_pipe_sequential_init_U/f_state_fetch_pc_2_fu_984[10]_i_1/O
                         net (fo=1, routed)           0.000     1.168    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/flow_control_loop_pipe_sequential_init_U_n_157
    SLICE_X22Y37         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/f_state_fetch_pc_2_fu_984_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8799, routed)        0.859     1.225    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/ap_clk
    SLICE_X22Y37         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/f_state_fetch_pc_2_fu_984_reg[10]/C
                         clock pessimism             -0.284     0.941    
    SLICE_X22Y37         FDRE (Hold_fdre_C_D)         0.121     1.062    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/f_state_fetch_pc_2_fu_984_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/m_state_address_fu_1384_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/m_state_address_7_reg_30826_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8799, routed)        0.580     0.916    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/ap_clk
    SLICE_X55Y38         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/m_state_address_fu_1384_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y38         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/m_state_address_fu_1384_reg[10]/Q
                         net (fo=1, routed)           0.054     1.111    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/m_state_address_fu_1384[10]
    SLICE_X54Y38         LUT5 (Prop_lut5_I4_O)        0.045     1.156 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/m_state_address_7_reg_30826[10]_i_1/O
                         net (fo=3, routed)           0.000     1.156    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/m_state_address_7_reg_30826[10]_i_1_n_0
    SLICE_X54Y38         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/m_state_address_7_reg_30826_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8799, routed)        0.848     1.214    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/ap_clk
    SLICE_X54Y38         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/m_state_address_7_reg_30826_reg[10]/C
                         clock pessimism             -0.285     0.929    
    SLICE_X54Y38         FDRE (Hold_fdre_C_D)         0.121     1.050    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/m_state_address_7_reg_30826_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/i_to_e_fetch_pc_3_reg_29786_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/e_state_fetch_pc_4_fu_960_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8799, routed)        0.556     0.892    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/ap_clk
    SLICE_X43Y32         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/i_to_e_fetch_pc_3_reg_29786_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/i_to_e_fetch_pc_3_reg_29786_reg[4]/Q
                         net (fo=1, routed)           0.056     1.089    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/i_to_e_fetch_pc_3_reg_29786[4]
    SLICE_X42Y32         LUT6 (Prop_lut6_I5_O)        0.045     1.134 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/e_state_fetch_pc_4_fu_960[4]_i_1/O
                         net (fo=1, routed)           0.000     1.134    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/i_to_e_fetch_pc_1_fu_18552_p3[4]
    SLICE_X42Y32         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/e_state_fetch_pc_4_fu_960_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8799, routed)        0.821     1.187    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/ap_clk
    SLICE_X42Y32         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/e_state_fetch_pc_4_fu_960_reg[4]/C
                         clock pessimism             -0.282     0.905    
    SLICE_X42Y32         FDRE (Hold_fdre_C_D)         0.120     1.025    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/e_state_fetch_pc_4_fu_960_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/d_state_instruction_8_reg_29929_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/d_state_instruction_1_fu_1036_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.536%)  route 0.056ns (28.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8799, routed)        0.549     0.885    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/ap_clk
    SLICE_X39Y24         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/d_state_instruction_8_reg_29929_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/d_state_instruction_8_reg_29929_reg[18]/Q
                         net (fo=1, routed)           0.056     1.082    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/d_state_instruction_8_reg_29929[18]
    SLICE_X38Y24         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/d_state_instruction_1_fu_1036_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8799, routed)        0.813     1.179    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/ap_clk
    SLICE_X38Y24         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/d_state_instruction_1_fu_1036_reg[18]/C
                         clock pessimism             -0.281     0.898    
    SLICE_X38Y24         FDRE (Hold_fdre_C_D)         0.075     0.973    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/d_state_instruction_1_fu_1036_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.973    
                         arrival time                           1.082    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y8   design_1_i/multihart_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y0   design_1_i/multihart_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y6   design_1_i/multihart_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y2   design_1_i/multihart_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y5   design_1_i/multihart_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y5   design_1_i/multihart_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y6   design_1_i/multihart_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y11  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y3   design_1_i/multihart_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y0   design_1_i/multihart_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_1/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y35  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y35  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y35  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y35  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y36  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_3_10_10/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y36  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_3_10_10/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y36  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_3_10_10/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y36  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_3_10_10/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y40  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_3_11_11/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y40  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_3_11_11/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y35  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y35  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y35  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y35  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y36  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_3_10_10/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y36  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_3_10_10/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y36  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_3_10_10/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y36  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_3_10_10/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y40  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_3_11_11/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y40  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_3_11_11/DP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.231ns  (logic 0.124ns (10.071%)  route 1.107ns (89.929%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.107     1.107    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X36Y94         LUT1 (Prop_lut1_I0_O)        0.124     1.231 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.231    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X36Y94         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8799, routed)        1.479     2.658    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X36Y94         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.500ns  (logic 0.045ns (8.996%)  route 0.455ns (91.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.455     0.455    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X36Y94         LUT1 (Prop_lut1_I0_O)        0.045     0.500 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.500    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X36Y94         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8799, routed)        0.824     1.190    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X36Y94         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





