ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.syntax unified
  16              		.file	"low_power.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.section	.text.IsrMcwdt,"ax",%progbits
  21              		.align	2
  22              		.global	IsrMcwdt
  23              		.thumb
  24              		.thumb_func
  25              		.type	IsrMcwdt, %function
  26              	IsrMcwdt:
  27              	.LFB632:
  28              		.file 1 "low_power.c"
   1:low_power.c   **** /******************************************************************************
   2:low_power.c   **** * File Name: low_power.c
   3:low_power.c   **** *
   4:low_power.c   **** * Version: 1.00
   5:low_power.c   **** *
   6:low_power.c   **** * Description: This file contains functions that make the system enter low
   7:low_power.c   **** *              power modes and turn off the status LEDs depending on the
   8:low_power.c   **** *              system level conditions
   9:low_power.c   **** *
  10:low_power.c   **** * Related Document: CE218135_BLE_Proximity.pdf
  11:low_power.c   **** *
  12:low_power.c   **** * Hardware Dependency: CY8CKIT-062-BLE PSoC 6 BLE Pioneer Kit
  13:low_power.c   **** *                      CY8CKIT-028-EPD E-INK Display Shield
  14:low_power.c   **** *
  15:low_power.c   **** ******************************************************************************
  16:low_power.c   **** * Copyright (2017), Cypress Semiconductor Corporation.
  17:low_power.c   **** ******************************************************************************
  18:low_power.c   **** * This software, including source code, documentation and related materials
  19:low_power.c   **** * ("Software") is owned by Cypress Semiconductor Corporation (Cypress) and is
  20:low_power.c   **** * protected by and subject to worldwide patent protection (United States and 
  21:low_power.c   **** * foreign), United States copyright laws and international treaty provisions. 
  22:low_power.c   **** * Cypress hereby grants to licensee a personal, non-exclusive, non-transferable
  23:low_power.c   **** * license to copy, use, modify, create derivative works of, and compile the 
  24:low_power.c   **** * Cypress source code and derivative works for the sole purpose of creating 
  25:low_power.c   **** * custom software in support of licensee product, such licensee product to be
  26:low_power.c   **** * used only in conjunction with Cypress's integrated circuit as specified in the
  27:low_power.c   **** * applicable agreement. Any reproduction, modification, translation, compilation,
  28:low_power.c   **** * or representation of this Software except as specified above is prohibited 
  29:low_power.c   **** * without the express written permission of Cypress.
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 2


  30:low_power.c   **** * 
  31:low_power.c   **** * Disclaimer: THIS SOFTWARE IS PROVIDED AS-IS, WITH NO WARRANTY OF ANY KIND, 
  32:low_power.c   **** * EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, NONINFRINGEMENT, IMPLIED 
  33:low_power.c   **** * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.
  34:low_power.c   **** * Cypress reserves the right to make changes to the Software without notice. 
  35:low_power.c   **** * Cypress does not assume any liability arising out of the application or use
  36:low_power.c   **** * of Software or any product or circuit described in the Software. Cypress does
  37:low_power.c   **** * not authorize its products for use as critical components in any products 
  38:low_power.c   **** * where a malfunction or failure may reasonably be expected to result in 
  39:low_power.c   **** * significant injury or death ("ACTIVE Risk Product"). By including Cypress's 
  40:low_power.c   **** * product in a ACTIVE Risk Product, the manufacturer of such system or application
  41:low_power.c   **** * assumes all risk of such use and in doing so indemnifies Cypress against all
  42:low_power.c   **** * liability. Use of this Software may be limited by and subject to the applicable
  43:low_power.c   **** * Cypress software license agreement.
  44:low_power.c   **** *****************************************************************************/
  45:low_power.c   **** /*******************************************************************************
  46:low_power.c   **** * This file contains functions that make the system enter low power modes and 
  47:low_power.c   **** * turn off the status LEDs depending on the system level conditions
  48:low_power.c   **** *******************************************************************************/
  49:low_power.c   **** 
  50:low_power.c   **** /* Header file includes */
  51:low_power.c   **** #include <project.h>
  52:low_power.c   **** #include "low_power.h"
  53:low_power.c   **** #include "ble_application.h"
  54:low_power.c   **** #include "proximity.h"
  55:low_power.c   **** #include "led.h"
  56:low_power.c   **** 
  57:low_power.c   **** /*******************************************************************************
  58:low_power.c   **** * Function Name: void IsrMcwdt(void)
  59:low_power.c   **** ********************************************************************************
  60:low_power.c   **** *
  61:low_power.c   **** * Summary:
  62:low_power.c   **** *  Interrupt service routine for the MCWDT interrupt
  63:low_power.c   **** *    
  64:low_power.c   **** *  Parameters:
  65:low_power.c   **** *  None
  66:low_power.c   **** *
  67:low_power.c   **** * Return:
  68:low_power.c   **** *  None
  69:low_power.c   **** *
  70:low_power.c   **** **********************************************************************************/
  71:low_power.c   **** void IsrMcwdt(void)
  72:low_power.c   **** {
  29              		.loc 1 72 0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 3, -8
  36              		.cfi_offset 14, -4
  37              	.LVL0:
  38              	.LBB38:
  39              	.LBB39:
  40              		.file 2 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/mcwdt/cy_mcwdt.h"
   1:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** /***************************************************************************//**
   2:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * \file cy_mcwdt.h
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 3


   3:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * \version 1.10.1
   4:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
   5:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * Provides an API declaration of the Cypress PDL 3.0 MCWDT driver
   6:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
   7:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** ********************************************************************************
   8:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * \copyright
   9:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * Copyright 2016-2018, Cypress Semiconductor Corporation.  All rights reserved.
  10:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * You may use this file only in accordance with the license, terms, conditions,
  11:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * disclaimers, and limitations in the end user license agreement accompanying
  12:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * the software package with which this file was provided.
  13:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *******************************************************************************/
  14:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
  15:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** /**
  16:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * \defgroup group_mcwdt Multi-Counter Watchdog (MCWDT)
  17:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * \{
  18:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * A MCWDT has two 16-bit counters and one 32-bit counter. 
  19:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * You can use this driver to create a free-running
  20:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * timer or generate periodic interrupts. The driver also
  21:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * includes support for the watchdog function to recover from CPU or
  22:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * firmware failures.
  23:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
  24:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * There are two primary use cases for MCWDT: generating periodic CPU interrupts;
  25:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * and implementing a free-running timer. Both have many applications in
  26:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * embedded systems:
  27:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * * Measuring time between events
  28:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * * Generating periodic events
  29:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * * Synchronizing actions
  30:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * * Real-time clocking
  31:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * * Polling
  32:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
  33:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * An additional use case is to implement a watchdog used for recovering from a CPU or
  34:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * firmware failure.
  35:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * 
  36:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * \section group_mcwdt_configuration Configuration Considerations
  37:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
  38:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * Each MCWDT may be configured for a particular product. 
  39:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * One MCWDT block can be associated with only one CPU during runtime. 
  40:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * A single MCWDT is not intended to be used by multiple CPUs simultaneously. 
  41:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * Each block contains three sub-counters, each of which can be configured for 
  42:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * various system utility functions - free running counter, periodic interrupts, 
  43:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * watchdog reset, or three interrupts followed by a watchdog reset.
  44:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * All counters are clocked by either LFCLK (nominal 32 kHz) or by a cascaded 
  45:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * counter.
  46:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * A simplified diagram of the MCWDT hardware is shown below:
  47:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * \image html mcwdt.png
  48:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * The frequency of the periodic interrupts can be configured using the Match 
  49:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * value with combining Clear on match option, which can be set individually 
  50:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * for each counter using Cy_MCWDT_SetClearOnMatch(). When the Clear on match option 
  51:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * is not set, the periodic interrupts of the C0 and C1 16-bit sub-counters occur 
  52:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * after 65535 counts and the match value defines the shift between interrupts 
  53:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * (see the figure below). The enabled Clear on match option 
  54:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * resets the counter when the interrupt occurs.
  55:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * \image html mcwdt_counters.png
  56:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * 32-bit sub-counter C2 does not have Clear on match option. 
  57:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * The interrupt of counter C2 occurs when the counts equal 
  58:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * 2<sup>Toggle bit</sup> value.
  59:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * \image html mcwdt_subcounters.png
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 4


  60:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * To set up an MCWDT, provide the configuration parameters in the 
  61:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * cy_stc_mcwdt_config_t structure. Then call  
  62:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * Cy_MCWDT_Init() to initialize the driver. 
  63:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * Call Cy_MCWDT_Enable() to enable all specified counters.
  64:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
  65:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * You can also set the mode of operation for any counter. If you choose
  66:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * interrupt mode, use Cy_MCWDT_SetInterruptMask() with the 
  67:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * parameter for the masks described in Macro Section. All counter interrupts 
  68:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * are OR'd together to from a single combined MCWDT interrupt.
  69:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * Additionally, enable the Global interrupts and initialize the referenced 
  70:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * interrupt by setting the priority and the interrupt vector using  
  71:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * \ref Cy_SysInt_Init() of the sysint driver.
  72:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * 
  73:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * The values of the MCWDT counters can be monitored using 
  74:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * Cy_MCWDT_GetCount().
  75:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
  76:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * \note In addition to the MCWDTs, each device has a separate watchdog timer
  77:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * (WDT) that can also be used to generate a watchdog reset or periodic
  78:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * interrupts. For more information on the WDT, see the appropriate section
  79:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * of the PDL.
  80:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
  81:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * \section group_mcwdt_more_information More Information
  82:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
  83:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * For more information on the MCWDT peripheral, refer to 
  84:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * the technical reference manual (TRM).
  85:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
  86:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * \section group_mcwdt_MISRA MISRA-C Compliance]
  87:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * The mcwdt driver does not have any specific deviations.
  88:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
  89:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * \section group_mcwdt_changelog Changelog
  90:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * <table class="doxtable">
  91:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *   <tr><th>Version</th><th>Changes</th><th>Reason for Change</th></tr>
  92:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *   <tr>
  93:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *     <td>1.10.1</td>
  94:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *     <td>Updated description of the \ref cy_stc_mcwdt_config_t structure type</td>
  95:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *     <td>Documentation update and clarification</td>
  96:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *   </tr>
  97:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *   <tr>
  98:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *     <td>1.10</td>
  99:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *     <td>Added input parameter validation to the API functions.<br>
 100:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *     Added API function GetCountCascaded()</td>
 101:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *     <td></td>
 102:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *   </tr>
 103:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *   <tr>
 104:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *     <td>1.0</td>
 105:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *     <td>Initial version</td>
 106:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *     <td></td>
 107:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *   </tr>
 108:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * </table>
 109:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 110:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * \defgroup group_mcwdt_macros Macros
 111:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * \defgroup group_mcwdt_functions Functions
 112:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * \defgroup group_mcwdt_data_structures Data Structures
 113:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * \defgroup group_mcwdt_enums Enumerated Types
 114:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** */
 115:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 116:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** #ifndef CY_MCWDT_H
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 5


 117:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** #define CY_MCWDT_H
 118:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 119:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** #if defined(__cplusplus)
 120:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** extern "C" {
 121:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** #endif
 122:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 123:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** #include <stdbool.h>
 124:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** #include <stddef.h>
 125:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** #include "cy_device_headers.h"
 126:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** #include "syslib/cy_syslib.h"
 127:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 128:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** #ifndef CY_IP_MXS40SRSS_MCWDT
 129:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     #error "The MCWDT driver is not supported on this device"
 130:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** #endif
 131:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 132:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** /**
 133:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * \addtogroup group_mcwdt_data_structures
 134:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * \{
 135:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** */
 136:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 137:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** /** The MCWDT component configuration structure. */
 138:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** typedef struct
 139:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** {
 140:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     uint16_t c0Match;        /**< The sub-counter#0 match comparison value, for interrupt or watchd
 141:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****                                   Range: 0 - 65535 for c0ClearOnMatch = 0 and 1 - 65535 for 
 142:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****                                   c0ClearOnMatch = 1. */
 143:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     uint16_t c1Match;        /**< The sub-counter#1 match comparison value, for interrupt or watchd
 144:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****                                   Range: 0 - 65535 for c1ClearOnMatch = 0 and 1 - 65535 for 
 145:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****                                   c1ClearOnMatch = 1. */
 146:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     uint8_t  c0Mode;         /**< The sub-counter#0 mode. It can have the following values: \ref CY
 147:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****                                   \ref CY_MCWDT_MODE_INT, \ref CY_MCWDT_MODE_RESET and \ref CY_MCWD
 148:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     uint8_t  c1Mode;         /**< The sub-counter#1 mode.  It can have the following values: \ref C
 149:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****                                   \ref CY_MCWDT_MODE_INT, \ref CY_MCWDT_MODE_RESET and \ref CY_MCWD
 150:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     uint8_t  c2ToggleBit;    /**< The sub-counter#2 Period / Toggle Bit value. 
 151:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****                                   Range: 0 - 31. */
 152:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     uint8_t  c2Mode;         /**< The sub-counter#2 mode. It can have the following values: \ref CY
 153:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****                                   and \ref CY_MCWDT_MODE_INT. */
 154:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     bool     c0ClearOnMatch; /**< The sub-counter#0 Clear On Match parameter enabled/disabled. */
 155:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     bool     c1ClearOnMatch; /**< The sub-counter#1 Clear On Match parameter enabled/disabled. */
 156:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     bool     c0c1Cascade;    /**< The sub-counter#1 is clocked by LFCLK or from sub-counter#0 casca
 157:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     bool     c1c2Cascade;    /**< The sub-counter#2 is clocked by LFCLK or from sub-counter#1 casca
 158:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** } cy_stc_mcwdt_config_t;
 159:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 160:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** /** \} group_mcwdt_data_structures */
 161:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 162:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** /**
 163:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * \addtogroup group_mcwdt_macros
 164:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * \{
 165:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** */
 166:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 167:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** /** Driver major version */
 168:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** #define CY_MCWDT_DRV_VERSION_MAJOR       1
 169:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 170:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** /** Driver minor version */
 171:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** #define CY_MCWDT_DRV_VERSION_MINOR       10
 172:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 173:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** /** \cond INTERNAL_MACROS */
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 6


 174:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 175:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** /***************************************
 176:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *        Registers Constants
 177:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** ***************************************/
 178:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 179:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** #define CY_MCWDT_LOCK_CLR0      (1u)
 180:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** #define CY_MCWDT_LOCK_CLR1      (2u)
 181:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** #define CY_MCWDT_LOCK_SET01     (3u)
 182:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 183:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** #define CY_MCWDT_BYTE_SHIFT     (8u)
 184:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** #define CY_MCWDT_C0C1_MODE_MASK (3u)
 185:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** #define CY_MCWDT_C2_MODE_MASK   (1u)
 186:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 187:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 188:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** /***************************************
 189:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *            API Constants
 190:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** ***************************************/
 191:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 192:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** #define CY_MCWDT_ALL_WDT_ENABLE_Msk (MCWDT_STRUCT_MCWDT_CTL_WDT_ENABLE0_Msk | MCWDT_STRUCT_MCWDT_CT
 193:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****                                   MCWDT_STRUCT_MCWDT_CTL_WDT_ENABLE2_Msk)
 194:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****                                   
 195:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** #define CY_MCWDT_CTR0_Pos (0u)
 196:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** #define CY_MCWDT_CTR1_Pos (1u)
 197:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** #define CY_MCWDT_CTR2_Pos (2u)
 198:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** #define CY_MCWDT_CTR_Pos  (0UL)
 199:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 200:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** #define CY_MCWDT_C2_MODE_MASK   (1u) 
 201:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****                                   
 202:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** /** \endcond */
 203:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 204:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** #define CY_MCWDT_ID       CY_PDL_DRV_ID(0x35u)                      /**< MCWDT PDL ID */
 205:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 206:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** #define CY_MCWDT_CTR0     (1UL << CY_MCWDT_CTR0_Pos)                /**< The sub-counter#0 mask. Th
 207:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****                                                                    that handle multiple counters, i
 208:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****                                                                    Cy_MCWDT_Disable(), Cy_MCWDT_Cle
 209:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** #define CY_MCWDT_CTR1     (1UL << CY_MCWDT_CTR1_Pos)                /**< The sub-counter#1 mask. Th
 210:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****                                                                    that handle multiple counters, i
 211:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****                                                                    Cy_MCWDT_Disable(), Cy_MCWDT_Cle
 212:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** #define CY_MCWDT_CTR2     (1UL << CY_MCWDT_CTR2_Pos)                /**< The sub-counter#2 mask. Th
 213:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****                                                                    that handle multiple counters, i
 214:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****                                                                    Cy_MCWDT_Disable(), Cy_MCWDT_Cle
 215:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** #define CY_MCWDT_CTR_Msk  (CY_MCWDT_CTR0 | CY_MCWDT_CTR1 | CY_MCWDT_CTR2) /**< The mask for all sub
 216:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****                                                                    that handle multiple counters, i
 217:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****                                                                    Cy_MCWDT_Disable(), Cy_MCWDT_Cle
 218:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 219:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** /** \} group_mcwdt_macros */
 220:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 221:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 222:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** /**
 223:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * \addtogroup group_mcwdt_enums
 224:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * \{
 225:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** */
 226:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 227:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** /** The mcwdt sub-counter identifiers. */
 228:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** typedef enum
 229:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** {
 230:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     CY_MCWDT_COUNTER0,  /**< Sub-counter#0 identifier. */
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 7


 231:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     CY_MCWDT_COUNTER1,  /**< Sub-counter#1 identifier. */
 232:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     CY_MCWDT_COUNTER2   /**< Sub-counter#2 identifier. */
 233:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** } cy_en_mcwdtctr_t;
 234:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 235:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** /** The mcwdt modes. */
 236:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** typedef enum
 237:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** {
 238:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     CY_MCWDT_MODE_NONE,      /**< The No action mode. It is used for Set/GetMode functions. */
 239:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     CY_MCWDT_MODE_INT,       /**< The Interrupt mode. It is used for Set/GetMode functions. */
 240:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     CY_MCWDT_MODE_RESET,     /**< The Reset mode. It is used for Set/GetMode functions. */
 241:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     CY_MCWDT_MODE_INT_RESET  /**< The Three interrupts then watchdog reset mode. It is used for 
 242:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****                                Set/GetMode functions. */
 243:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** } cy_en_mcwdtmode_t;
 244:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 245:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** /** The mcwdt cascading. */
 246:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** typedef enum
 247:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** {
 248:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     CY_MCWDT_CASCADE_NONE,  /**< The cascading is disabled. It is used for Set/GetCascade functions
 249:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     CY_MCWDT_CASCADE_C0C1,  /**< The sub-counter#1 is clocked by LFCLK or from sub-counter#0 cascad
 250:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****                               It is used for Set/GetCascade functions. */
 251:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     CY_MCWDT_CASCADE_C1C2,  /**< The sub-counter#2 is clocked by LFCLK or from sub-counter#1 cascad
 252:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****                               It is used for Set/GetCascade functions. */
 253:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     CY_MCWDT_CASCADE_BOTH   /**< The sub-counter#1 is clocked by LFCLK or from sub-counter#0 cascad
 254:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****                               and the sub-counter#2 is clocked by LFCLK or from sub-counter#1 casca
 255:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****                               It is used for Set/GetCascade functions. */
 256:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** } cy_en_mcwdtcascade_t;
 257:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 258:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** /** The MCWDT error codes. */
 259:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** typedef enum 
 260:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** {
 261:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     CY_MCWDT_SUCCESS = 0x00u,                                            /**< Successful */
 262:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     CY_MCWDT_BAD_PARAM = CY_MCWDT_ID | CY_PDL_STATUS_ERROR | 0x01u,     /**< One or more invalid pa
 263:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** } cy_en_mcwdt_status_t;
 264:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 265:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** /** \} group_mcwdt_enums */
 266:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 267:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 268:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** /** \cond PARAM_CHECK_MACROS */
 269:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 270:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** /** Parameter check macros */ 
 271:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** #define CY_MCWDT_IS_CNTS_MASK_VALID(counters)  (0U == ((counters) & (uint32_t)~CY_MCWDT_CTR_Msk)) 
 272:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****                                                
 273:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** #define CY_MCWDT_IS_CNT_NUM_VALID(counter)    ((CY_MCWDT_COUNTER0 == (counter)) || \
 274:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****                                                (CY_MCWDT_COUNTER1 == (counter)) || \
 275:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****                                                (CY_MCWDT_COUNTER2 == (counter)))
 276:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 277:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** #define CY_MCWDT_IS_MODE_VALID(mode)          ((CY_MCWDT_MODE_NONE == (mode)) || \
 278:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****                                                (CY_MCWDT_MODE_INT == (mode)) || \
 279:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****                                                (CY_MCWDT_MODE_RESET == (mode)) || \
 280:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****                                                (CY_MCWDT_MODE_INT_RESET == (mode)))
 281:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 282:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** #define CY_MCWDT_IS_ENABLE_VALID(enable)      (1UL >= (enable))
 283:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 284:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 285:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** #define CY_MCWDT_IS_CASCADE_VALID(cascade)    ((CY_MCWDT_CASCADE_NONE == (cascade)) || \
 286:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****                                                (CY_MCWDT_CASCADE_C0C1 == (cascade)) || \
 287:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****                                                (CY_MCWDT_CASCADE_C1C2 == (cascade)) || \
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 8


 288:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****                                                (CY_MCWDT_CASCADE_BOTH == (cascade)))
 289:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****                                                
 290:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** #define CY_MCWDT_IS_MATCH_VALID(clearOnMatch, match)  ((clearOnMatch) ? (1UL <= (match)) : true)
 291:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 292:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** #define CY_MCWDT_IS_BIT_VALID(bit)            (31UL >= (bit))                                      
 293:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 294:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****                                           
 295:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** /** \endcond */
 296:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 297:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 298:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** /*******************************************************************************
 299:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *        Function Prototypes
 300:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *******************************************************************************/
 301:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 302:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** /**
 303:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * \addtogroup group_mcwdt_functions
 304:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * \{
 305:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** */
 306:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** cy_en_mcwdt_status_t     Cy_MCWDT_Init(MCWDT_STRUCT_Type *base, cy_stc_mcwdt_config_t const *config
 307:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****                 void     Cy_MCWDT_DeInit(MCWDT_STRUCT_Type *base);
 308:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** __STATIC_INLINE void     Cy_MCWDT_Enable(MCWDT_STRUCT_Type *base, uint32_t counters, uint16_t waitU
 309:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** __STATIC_INLINE void     Cy_MCWDT_Disable(MCWDT_STRUCT_Type *base, uint32_t counters, uint16_t wait
 310:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** __STATIC_INLINE uint32_t Cy_MCWDT_GetEnabledStatus(MCWDT_STRUCT_Type const *base, cy_en_mcwdtctr_t 
 311:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** __STATIC_INLINE void     Cy_MCWDT_Lock(MCWDT_STRUCT_Type *base);
 312:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** __STATIC_INLINE void     Cy_MCWDT_Unlock(MCWDT_STRUCT_Type *base);
 313:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** __STATIC_INLINE uint32_t Cy_MCWDT_GetLockedStatus(MCWDT_STRUCT_Type const *base);
 314:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** __STATIC_INLINE void     Cy_MCWDT_SetMode(MCWDT_STRUCT_Type *base, cy_en_mcwdtctr_t counter, cy_en_
 315:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** __STATIC_INLINE cy_en_mcwdtmode_t Cy_MCWDT_GetMode(MCWDT_STRUCT_Type const *base, cy_en_mcwdtctr_t 
 316:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** __STATIC_INLINE void     Cy_MCWDT_SetClearOnMatch(MCWDT_STRUCT_Type *base, cy_en_mcwdtctr_t counter
 317:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** __STATIC_INLINE uint32_t Cy_MCWDT_GetClearOnMatch(MCWDT_STRUCT_Type const *base, cy_en_mcwdtctr_t c
 318:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** __STATIC_INLINE void     Cy_MCWDT_SetCascade(MCWDT_STRUCT_Type *base, cy_en_mcwdtcascade_t cascade)
 319:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** __STATIC_INLINE cy_en_mcwdtcascade_t Cy_MCWDT_GetCascade(MCWDT_STRUCT_Type const *base);
 320:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** __STATIC_INLINE void     Cy_MCWDT_SetMatch(MCWDT_STRUCT_Type *base, cy_en_mcwdtctr_t counter, uint3
 321:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** __STATIC_INLINE uint32_t Cy_MCWDT_GetMatch(MCWDT_STRUCT_Type const *base, cy_en_mcwdtctr_t counter)
 322:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** __STATIC_INLINE void     Cy_MCWDT_SetToggleBit(MCWDT_STRUCT_Type *base, uint32_t bit);
 323:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** __STATIC_INLINE uint32_t Cy_MCWDT_GetToggleBit(MCWDT_STRUCT_Type const *base);
 324:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** __STATIC_INLINE uint32_t Cy_MCWDT_GetCount(MCWDT_STRUCT_Type const *base, cy_en_mcwdtctr_t counter)
 325:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** __STATIC_INLINE void     Cy_MCWDT_ResetCounters(MCWDT_STRUCT_Type *base, uint32_t counters, uint16_
 326:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** __STATIC_INLINE uint32_t Cy_MCWDT_GetInterruptStatus(MCWDT_STRUCT_Type const *base);
 327:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** __STATIC_INLINE void     Cy_MCWDT_ClearInterrupt(MCWDT_STRUCT_Type *base, uint32_t counters);
 328:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** __STATIC_INLINE void     Cy_MCWDT_SetInterrupt(MCWDT_STRUCT_Type *base, uint32_t counters);
 329:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** __STATIC_INLINE uint32_t Cy_MCWDT_GetInterruptMask(MCWDT_STRUCT_Type const *base);
 330:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** __STATIC_INLINE void     Cy_MCWDT_SetInterruptMask(MCWDT_STRUCT_Type *base, uint32_t counters);
 331:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** __STATIC_INLINE uint32_t Cy_MCWDT_GetInterruptStatusMasked(MCWDT_STRUCT_Type const *base);
 332:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** uint32_t Cy_MCWDT_GetCountCascaded(MCWDT_STRUCT_Type const *base);
 333:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 334:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 335:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** /*******************************************************************************
 336:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * Function Name: Cy_MCWDT_Enable
 337:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** ****************************************************************************//**
 338:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 339:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  Enables all specified counters.
 340:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 341:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \param base
 342:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  The base pointer to a structure that describes registers.
 343:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 344:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \param counters
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 9


 345:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  OR of all counters to enable. See the \ref CY_MCWDT_CTR0, CY_MCWDT_CTR1, and
 346:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  CY_MCWDT_CTR2  macros.
 347:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 348:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \param waitUs
 349:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  The function waits for some delay in microseconds before returning, 
 350:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  because the counter begins counting after two lf_clk cycles pass. 
 351:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  The recommended value is 93 us.
 352:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \note
 353:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  Setting this parameter to a zero means No wait. In this case, it is
 354:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  the user's responsibility to check whether the selected counters were enabled 
 355:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  immediately after the function call. This can be done by the 
 356:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  Cy_MCWDT_GetEnabledStatus() API.
 357:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 358:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *******************************************************************************/
 359:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** __STATIC_INLINE void Cy_MCWDT_Enable(MCWDT_STRUCT_Type *base, uint32_t counters, uint16_t waitUs)
 360:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** {
 361:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     uint32_t enableCounters;
 362:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 363:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     CY_ASSERT_L2(CY_MCWDT_IS_CNTS_MASK_VALID(counters));
 364:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     
 365:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     /* Extract particular counters for enable */
 366:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     enableCounters = ((0UL != (counters & CY_MCWDT_CTR0)) ? MCWDT_STRUCT_MCWDT_CTL_WDT_ENABLE0_Msk 
 367:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****                      ((0UL != (counters & CY_MCWDT_CTR1)) ? MCWDT_STRUCT_MCWDT_CTL_WDT_ENABLE1_Msk 
 368:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****                      ((0UL != (counters & CY_MCWDT_CTR2)) ? MCWDT_STRUCT_MCWDT_CTL_WDT_ENABLE2_Msk 
 369:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 370:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     base->MCWDT_CTL |= enableCounters;
 371:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 372:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     Cy_SysLib_DelayUs(waitUs);
 373:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** }
 374:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 375:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 376:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** /*******************************************************************************
 377:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * Function Name: Cy_MCWDT_Disable
 378:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** ****************************************************************************//**
 379:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 380:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  Disables all specified counters.
 381:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 382:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \param base
 383:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  The base pointer to a structure describing registers.
 384:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 385:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \param counters
 386:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  OR of all counters to disable. See the \ref CY_MCWDT_CTR0, CY_MCWDT_CTR1, and
 387:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  CY_MCWDT_CTR2 macros.
 388:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 389:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \param waitUs
 390:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  The function waits for some delay in microseconds before returning, 
 391:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  because the counter stops counting after two lf_clk cycles pass. 
 392:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  The recommended value is 93 us.
 393:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \note
 394:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  Setting this parameter to a zero means No wait. In this case, it is 
 395:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  the user's responsibility to check whether the selected counters were disabled 
 396:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  immediately after the function call. This can be done by the 
 397:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  Cy_MCWDT_GetEnabledStatus() API.
 398:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 399:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *******************************************************************************/
 400:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** __STATIC_INLINE void Cy_MCWDT_Disable(MCWDT_STRUCT_Type *base, uint32_t counters, uint16_t waitUs)
 401:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** {
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 10


 402:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     uint32_t disableCounters;
 403:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 404:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     CY_ASSERT_L2(CY_MCWDT_IS_CNTS_MASK_VALID(counters));
 405:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     
 406:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     /* Extract particular counters for disable */
 407:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     disableCounters = ((0UL != (counters & CY_MCWDT_CTR0)) ? MCWDT_STRUCT_MCWDT_CTL_WDT_ENABLE0_Msk
 408:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****                       ((0UL != (counters & CY_MCWDT_CTR1)) ? MCWDT_STRUCT_MCWDT_CTL_WDT_ENABLE1_Msk
 409:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****                       ((0UL != (counters & CY_MCWDT_CTR2)) ? MCWDT_STRUCT_MCWDT_CTL_WDT_ENABLE2_Msk
 410:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 411:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     base->MCWDT_CTL &= ~disableCounters;
 412:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 413:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     Cy_SysLib_DelayUs(waitUs);
 414:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** }
 415:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 416:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 417:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** /*******************************************************************************
 418:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * Function Name: Cy_MCWDT_GetEnabledStatus
 419:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** ****************************************************************************//**
 420:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 421:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  Reports the enabled status of the specified counter.
 422:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 423:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \param base
 424:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  The base pointer to a structure that describes registers.
 425:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 426:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \param counter
 427:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  The number of the MCWDT counter. The valid range is [0-2].
 428:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 429:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \return
 430:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  The status of the MCWDT counter: 0 = disabled, 1 = enabled.
 431:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 432:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *******************************************************************************/
 433:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** __STATIC_INLINE uint32_t Cy_MCWDT_GetEnabledStatus(MCWDT_STRUCT_Type const *base, cy_en_mcwdtctr_t 
 434:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** {
 435:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     uint32_t status = 0u;
 436:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 437:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     CY_ASSERT_L3(CY_MCWDT_IS_CNT_NUM_VALID(counter));
 438:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     
 439:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     switch (counter)
 440:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     {
 441:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****         case CY_MCWDT_COUNTER0:
 442:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****             status = _FLD2VAL(MCWDT_STRUCT_MCWDT_CTL_WDT_ENABLED0, base->MCWDT_CTL);
 443:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****             break;
 444:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****         case CY_MCWDT_COUNTER1:
 445:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****             status = _FLD2VAL(MCWDT_STRUCT_MCWDT_CTL_WDT_ENABLED1, base->MCWDT_CTL);
 446:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****             break;
 447:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****         case CY_MCWDT_COUNTER2:
 448:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****             status = _FLD2VAL(MCWDT_STRUCT_MCWDT_CTL_WDT_ENABLED2, base->MCWDT_CTL);
 449:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****             break;
 450:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 451:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****         default:
 452:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****             CY_ASSERT(0u != 0u);
 453:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****         break;
 454:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     }
 455:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 456:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     return (status);
 457:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** }
 458:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 11


 459:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 460:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** /*******************************************************************************
 461:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * Function Name: Cy_MCWDT_Lock
 462:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** ****************************************************************************//**
 463:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 464:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  Locks out configuration changes to all MCWDT registers.
 465:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 466:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \param base
 467:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  The base pointer to a structure that describes registers.
 468:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 469:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *******************************************************************************/
 470:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** __STATIC_INLINE void Cy_MCWDT_Lock(MCWDT_STRUCT_Type *base)
 471:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** {
 472:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     uint32_t interruptState;
 473:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 474:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     interruptState = Cy_SysLib_EnterCriticalSection();
 475:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 476:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     base->MCWDT_LOCK = _CLR_SET_FLD32U(base->MCWDT_LOCK, MCWDT_STRUCT_MCWDT_LOCK_MCWDT_LOCK, (uint3
 477:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 478:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     Cy_SysLib_ExitCriticalSection(interruptState);
 479:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** }
 480:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 481:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 482:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** /*******************************************************************************
 483:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * Function Name: Cy_MCWDT_Unlock
 484:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** ****************************************************************************//**
 485:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 486:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  Unlocks the MCWDT configuration registers.
 487:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 488:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \param base
 489:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  The base pointer to a structure that describes registers.
 490:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 491:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *******************************************************************************/
 492:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** __STATIC_INLINE void Cy_MCWDT_Unlock(MCWDT_STRUCT_Type *base)
 493:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** {
 494:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     uint32_t interruptState;
 495:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 496:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     interruptState = Cy_SysLib_EnterCriticalSection();
 497:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 498:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     base->MCWDT_LOCK = _CLR_SET_FLD32U(base->MCWDT_LOCK, MCWDT_STRUCT_MCWDT_LOCK_MCWDT_LOCK, (uint3
 499:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     base->MCWDT_LOCK = _CLR_SET_FLD32U(base->MCWDT_LOCK, MCWDT_STRUCT_MCWDT_LOCK_MCWDT_LOCK, (uint3
 500:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 501:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     Cy_SysLib_ExitCriticalSection(interruptState);
 502:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** }
 503:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 504:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 505:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** /*******************************************************************************
 506:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * Function Name: Cy_MCWDT_GetLockStatus
 507:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** ****************************************************************************//**
 508:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 509:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  Reports the locked/unlocked state of the MCWDT.
 510:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 511:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \param base
 512:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  The base pointer to a structure that describes registers.
 513:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 514:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \return
 515:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  The state of the MCWDT counter: 0 = unlocked, 1 = locked.
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 12


 516:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 517:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *******************************************************************************/
 518:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** __STATIC_INLINE uint32_t Cy_MCWDT_GetLockedStatus(MCWDT_STRUCT_Type const *base)
 519:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** {
 520:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     return ((0UL != (base->MCWDT_LOCK & MCWDT_STRUCT_MCWDT_LOCK_MCWDT_LOCK_Msk)) ? 1UL : 0UL);
 521:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** }
 522:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 523:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 524:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** /*******************************************************************************
 525:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * Function Name: Cy_MCWDT_SetMode
 526:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** ****************************************************************************//**
 527:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 528:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  Sets the mode of the specified counter.
 529:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 530:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \param base
 531:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  The base pointer to a structure that describes registers.
 532:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 533:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \param counter
 534:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  The number of the WDT counter. The valid range is [0-2].
 535:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 536:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \param mode
 537:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  The mode of operation for the counter. See enum typedef cy_en_mcwdtmode_t.
 538:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 539:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \note
 540:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  The mode for Counter 2 can be set only to CY_MCWDT_MODE_NONE or CY_MCWDT_MODE_INT.
 541:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 542:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \note
 543:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  This API must not be called while the counters are running. 
 544:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  Prior to calling this API, the counter must be disabled.
 545:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 546:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *******************************************************************************/
 547:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** __STATIC_INLINE void Cy_MCWDT_SetMode(MCWDT_STRUCT_Type *base, cy_en_mcwdtctr_t counter, cy_en_mcwd
 548:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** {
 549:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     uint32_t mask, shift;
 550:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 551:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     CY_ASSERT_L3(CY_MCWDT_IS_CNT_NUM_VALID(counter));
 552:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     CY_ASSERT_L3(CY_MCWDT_IS_MODE_VALID(mode));
 553:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 554:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     shift = CY_MCWDT_BYTE_SHIFT * counter;
 555:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     mask = (counter == CY_MCWDT_COUNTER2) ? CY_MCWDT_C2_MODE_MASK : CY_MCWDT_C0C1_MODE_MASK;
 556:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     mask = mask << shift;
 557:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 558:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     base->MCWDT_CONFIG = (base->MCWDT_CONFIG & ~mask) | ((uint32_t) mode << shift);
 559:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** }
 560:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 561:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 562:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** /*******************************************************************************
 563:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * Function Name: Cy_MCWDT_GetMode
 564:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** ****************************************************************************//**
 565:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 566:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  Reports the mode of the  specified counter.
 567:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 568:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \param base
 569:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  The base pointer to a structure that describes registers.
 570:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 571:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \param counter
 572:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  The number of the WDT counter. The valid range is [0-2].
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 13


 573:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 574:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \return
 575:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  The current mode of the counter. See enum typedef cy_en_mcwdtmode_t.
 576:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 577:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *******************************************************************************/
 578:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** __STATIC_INLINE cy_en_mcwdtmode_t Cy_MCWDT_GetMode(MCWDT_STRUCT_Type const *base, cy_en_mcwdtctr_t 
 579:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** {
 580:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     uint32_t mode, mask;
 581:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 582:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     CY_ASSERT_L3(CY_MCWDT_IS_CNT_NUM_VALID(counter));
 583:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 584:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     mask = (counter == CY_MCWDT_COUNTER2) ? CY_MCWDT_C2_MODE_MASK : CY_MCWDT_C0C1_MODE_MASK;
 585:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     mode = (base->MCWDT_CONFIG >> (CY_MCWDT_BYTE_SHIFT * counter)) & mask;
 586:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 587:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     return ((cy_en_mcwdtmode_t) mode);
 588:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** }
 589:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 590:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 591:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** /*******************************************************************************
 592:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * Function Name: Cy_MCWDT_SetClearOnMatch
 593:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** ****************************************************************************//**
 594:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 595:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  Sets the Clear on match option for the specified counter.
 596:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 597:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \param base
 598:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  The base pointer to a structure that describes registers.
 599:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 600:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \param counter
 601:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *   The number of the WDT counter. The valid range is [0-1].
 602:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 603:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \note
 604:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  The match values are not supported by Counter 2.
 605:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 606:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \param enable
 607:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  Set 0 to disable; 1 to enable.
 608:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 609:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \note
 610:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  This API must not be called while the counters are running. 
 611:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  Prior to calling this API, the counter must be disabled.
 612:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 613:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *******************************************************************************/
 614:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** __STATIC_INLINE void Cy_MCWDT_SetClearOnMatch(MCWDT_STRUCT_Type *base, cy_en_mcwdtctr_t counter, ui
 615:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** {
 616:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     CY_ASSERT_L3(CY_MCWDT_IS_CNT_NUM_VALID(counter));
 617:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     CY_ASSERT_L2(CY_MCWDT_IS_ENABLE_VALID(enable));
 618:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 619:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     if (CY_MCWDT_COUNTER0 == counter)
 620:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     {
 621:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****         base->MCWDT_CONFIG = _CLR_SET_FLD32U(base->MCWDT_CONFIG, MCWDT_STRUCT_MCWDT_CONFIG_WDT_CLEA
 622:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     }
 623:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     else
 624:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     {
 625:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****         base->MCWDT_CONFIG = _CLR_SET_FLD32U(base->MCWDT_CONFIG, MCWDT_STRUCT_MCWDT_CONFIG_WDT_CLEA
 626:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     }
 627:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** }
 628:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 629:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 14


 630:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** /*******************************************************************************
 631:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * Function Name: Cy_MCWDT_GetClearOnMatch
 632:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** ****************************************************************************//**
 633:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 634:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  Reports the Clear on match setting for the specified counter.
 635:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 636:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \param base
 637:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  The base pointer to a structure that describes registers.
 638:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 639:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \param counter
 640:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  The number of the WDT counter. The valid range is [0-1].
 641:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 642:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \return
 643:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  The Clear on match status: 1 = enabled, 0 = disabled.
 644:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 645:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \note
 646:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  The match value is not supported by Counter 2.
 647:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 648:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *******************************************************************************/
 649:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** __STATIC_INLINE uint32_t Cy_MCWDT_GetClearOnMatch(MCWDT_STRUCT_Type const *base, cy_en_mcwdtctr_t c
 650:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** {
 651:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     uint32_t getClear;
 652:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 653:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     CY_ASSERT_L3(CY_MCWDT_IS_CNT_NUM_VALID(counter));
 654:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 655:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     if (CY_MCWDT_COUNTER0 == counter)
 656:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     {
 657:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****         getClear = _FLD2VAL(MCWDT_STRUCT_MCWDT_CONFIG_WDT_CLEAR0, base->MCWDT_CONFIG);
 658:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     }
 659:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     else
 660:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     {
 661:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****         getClear = _FLD2VAL(MCWDT_STRUCT_MCWDT_CONFIG_WDT_CLEAR1, base->MCWDT_CONFIG);
 662:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     }
 663:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 664:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     return (getClear);
 665:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** }
 666:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 667:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 668:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** /*******************************************************************************
 669:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * Function Name: Cy_MCWDT_SetCascade
 670:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** ****************************************************************************//**
 671:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 672:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  Sets all the counter cascade options.
 673:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 674:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \param base
 675:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  The base pointer to a structure that describes registers.
 676:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 677:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \param cascade
 678:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  Sets or clears each of the cascade options.
 679:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 680:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \note
 681:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  This API must not be called when the counters are running. 
 682:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  Prior to calling this API, the counter must be disabled.
 683:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 684:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *******************************************************************************/
 685:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** __STATIC_INLINE void Cy_MCWDT_SetCascade(MCWDT_STRUCT_Type *base, cy_en_mcwdtcascade_t cascade)
 686:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** {
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 15


 687:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     CY_ASSERT_L3(CY_MCWDT_IS_CASCADE_VALID(cascade));
 688:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     
 689:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     base->MCWDT_CONFIG = _CLR_SET_FLD32U(base->MCWDT_CONFIG, MCWDT_STRUCT_MCWDT_CONFIG_WDT_CASCADE0
 690:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****                                              (uint32_t) cascade);
 691:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     base->MCWDT_CONFIG = _CLR_SET_FLD32U(base->MCWDT_CONFIG, MCWDT_STRUCT_MCWDT_CONFIG_WDT_CASCADE1
 692:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****                                              ((uint32_t) cascade >> 1u));
 693:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** }
 694:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 695:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 696:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** /*******************************************************************************
 697:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * Function Name: Cy_MCWDT_GetCascade
 698:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** ****************************************************************************//**
 699:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 700:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  Reports all the counter cascade option settings.
 701:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 702:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \param base
 703:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  The base pointer to a structure that describes registers.
 704:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 705:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \return
 706:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  The current cascade option values.
 707:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 708:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *******************************************************************************/
 709:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** __STATIC_INLINE cy_en_mcwdtcascade_t Cy_MCWDT_GetCascade(MCWDT_STRUCT_Type const *base)
 710:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** {
 711:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     uint32_t cascade;
 712:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 713:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     cascade = (_FLD2VAL(MCWDT_STRUCT_MCWDT_CONFIG_WDT_CASCADE1_2, base->MCWDT_CONFIG) << 1u) |
 714:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****                _FLD2VAL(MCWDT_STRUCT_MCWDT_CONFIG_WDT_CASCADE0_1, base->MCWDT_CONFIG);
 715:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 716:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     return ((cy_en_mcwdtcascade_t) cascade);
 717:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** }
 718:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 719:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 720:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** /*******************************************************************************
 721:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * Function Name: Cy_MCWDT_SetMatch
 722:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** ****************************************************************************//**
 723:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 724:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  Sets the match comparison value for the specified counter (0 or 1).
 725:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 726:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \param base
 727:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  The base pointer to a structure that describes registers.
 728:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 729:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \param counter
 730:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *   The number of the WDT counter. The valid range is [0-1].
 731:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 732:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \param match
 733:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  The value to match against the counter. 
 734:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  The valid range is [0-65535] for c0ClearOnMatch (or c1ClearOnMatch) = 0 
 735:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  and [1-65535] for c0ClearOnMatch (or c1ClearOnMatch) = 1.
 736:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 737:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \note
 738:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  The match value is not supported by Counter 2.
 739:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 740:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \note
 741:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  Action on match is taken on the next increment after the counter value 
 742:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  equal to match value.
 743:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 16


 744:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \param waitUs
 745:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  The function waits for some delay in microseconds before returning, 
 746:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  because the match affects after two lf_clk cycles pass. The recommended 
 747:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  value is 93 us.
 748:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \note
 749:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  Setting this parameter to a zero means No wait. This must be taken
 750:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  into account when changing the match values on the running counters.
 751:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 752:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *******************************************************************************/
 753:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** __STATIC_INLINE void Cy_MCWDT_SetMatch(MCWDT_STRUCT_Type *base, cy_en_mcwdtctr_t counter, uint32_t 
 754:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** {
 755:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     CY_ASSERT_L3(CY_MCWDT_IS_CNT_NUM_VALID(counter));
 756:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     CY_ASSERT_L2(CY_MCWDT_IS_MATCH_VALID((CY_MCWDT_COUNTER0 == counter) ?  
 757:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****                                          ((base->MCWDT_CONFIG & MCWDT_STRUCT_MCWDT_CONFIG_WDT_CLEAR
 758:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****                                          ((base->MCWDT_CONFIG & MCWDT_STRUCT_MCWDT_CONFIG_WDT_CLEAR
 759:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****                                           match));
 760:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 761:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     base->MCWDT_MATCH = (counter == CY_MCWDT_COUNTER0) ?
 762:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****         _CLR_SET_FLD32U(base->MCWDT_MATCH, MCWDT_STRUCT_MCWDT_MATCH_WDT_MATCH0,
 763:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****                         (match & MCWDT_STRUCT_MCWDT_MATCH_WDT_MATCH0_Msk)) :
 764:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****         _CLR_SET_FLD32U(base->MCWDT_MATCH, MCWDT_STRUCT_MCWDT_MATCH_WDT_MATCH1,
 765:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****                         (match & MCWDT_STRUCT_MCWDT_MATCH_WDT_MATCH0_Msk));
 766:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 767:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     Cy_SysLib_DelayUs(waitUs);
 768:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** }
 769:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 770:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 771:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** /*******************************************************************************
 772:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * Function Name: Cy_MCWDT_GetMatch
 773:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** ****************************************************************************//**
 774:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 775:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  Reports the match comparison value for the specified counter (0 or 1).
 776:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 777:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \param base
 778:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  The base pointer to a structure that describes registers.
 779:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 780:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \param counter
 781:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  The number of the WDT counter. The valid range is [0-1].
 782:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 783:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \note
 784:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  The match values are not supported by Counter 2.
 785:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 786:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \return
 787:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  A 16-bit match value.
 788:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 789:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *******************************************************************************/
 790:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** __STATIC_INLINE uint32_t Cy_MCWDT_GetMatch(MCWDT_STRUCT_Type const *base, cy_en_mcwdtctr_t counter)
 791:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** {
 792:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     uint32_t match;
 793:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 794:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     CY_ASSERT_L3(CY_MCWDT_IS_CNT_NUM_VALID(counter));
 795:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 796:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     match = (counter == CY_MCWDT_COUNTER0) ? _FLD2VAL(MCWDT_STRUCT_MCWDT_MATCH_WDT_MATCH0, base->MC
 797:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****                                           _FLD2VAL(MCWDT_STRUCT_MCWDT_MATCH_WDT_MATCH1, base->MCWDT
 798:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 799:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     return (match);
 800:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** }
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 17


 801:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 802:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 803:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** /*******************************************************************************
 804:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * Function Name: Cy_MCWDT_SetToggleBit
 805:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** ****************************************************************************//**
 806:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 807:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  Sets a bit in Counter 2 to monitor for a toggle.
 808:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 809:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \param base
 810:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  The base pointer to a structure that describes registers.
 811:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 812:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \param bit
 813:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  The Counter 2 bit is set to monitor for a toggle. The valid range [0-31].
 814:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 815:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \note
 816:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  This API must not be called when counters are running.
 817:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  Prior to calling this API, the counter must be disabled.
 818:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 819:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *******************************************************************************/
 820:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** __STATIC_INLINE void Cy_MCWDT_SetToggleBit(MCWDT_STRUCT_Type *base, uint32_t bit)
 821:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** {
 822:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     CY_ASSERT_L2(CY_MCWDT_IS_BIT_VALID(bit));
 823:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     
 824:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     base->MCWDT_CONFIG = _CLR_SET_FLD32U(base->MCWDT_CONFIG, MCWDT_STRUCT_MCWDT_CONFIG_WDT_BITS2, b
 825:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** }
 826:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 827:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 828:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** /*******************************************************************************
 829:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * Function Name: Cy_MCWDT_GetToggleBit
 830:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** ****************************************************************************//**
 831:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 832:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  Reports which bit in Counter 2 is monitored for a toggle.
 833:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 834:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \param base
 835:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  The base pointer to a structure that describes registers.
 836:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 837:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \return
 838:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  The bit that is monitored (range 0 to 31).
 839:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 840:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *******************************************************************************/
 841:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** __STATIC_INLINE uint32_t Cy_MCWDT_GetToggleBit(MCWDT_STRUCT_Type const *base)
 842:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** {
 843:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     return (_FLD2VAL(MCWDT_STRUCT_MCWDT_CONFIG_WDT_BITS2, base->MCWDT_CONFIG));
 844:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** }
 845:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 846:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 847:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** /*******************************************************************************
 848:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * Function Name: Cy_MCWDT_GetCount
 849:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** ****************************************************************************//**
 850:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 851:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  Reports the current counter value of the specified counter.
 852:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 853:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \param base
 854:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  The base pointer to a structure that describes registers.
 855:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 856:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \param counter
 857:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  The number of the WDT counter. The valid range is [0-2].
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 18


 858:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 859:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \return
 860:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  A live counter value. Counters 0 and 1 are 16-bit counters and Counter 2 is
 861:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  a 32-bit counter.
 862:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 863:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *******************************************************************************/
 864:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** __STATIC_INLINE uint32_t Cy_MCWDT_GetCount(MCWDT_STRUCT_Type const *base, cy_en_mcwdtctr_t counter)
 865:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** {
 866:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     uint32_t countVal = 0u;
 867:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 868:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     CY_ASSERT_L3(CY_MCWDT_IS_CNT_NUM_VALID(counter));
 869:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     
 870:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     switch (counter)
 871:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     {
 872:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****         case CY_MCWDT_COUNTER0:
 873:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****             countVal = _FLD2VAL(MCWDT_STRUCT_MCWDT_CNTLOW_WDT_CTR0, base->MCWDT_CNTLOW);
 874:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****             break;
 875:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****         case CY_MCWDT_COUNTER1:
 876:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****             countVal = _FLD2VAL(MCWDT_STRUCT_MCWDT_CNTLOW_WDT_CTR1, base->MCWDT_CNTLOW);
 877:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****             break;
 878:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****         case CY_MCWDT_COUNTER2:
 879:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****             countVal = _FLD2VAL(MCWDT_STRUCT_MCWDT_CNTHIGH_WDT_CTR2, base->MCWDT_CNTHIGH);
 880:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****             break;
 881:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 882:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****         default:
 883:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****             CY_ASSERT(0u != 0u);
 884:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****         break;
 885:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     }
 886:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 887:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     return (countVal);
 888:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** }
 889:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 890:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 891:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** /*******************************************************************************
 892:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * Function Name: Cy_MCWDT_ResetCounters
 893:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** ****************************************************************************//**
 894:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 895:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  Resets all specified counters.
 896:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 897:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \param base
 898:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  The base pointer to a structure that describes registers.
 899:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 900:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \param counters
 901:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  OR of all counters to reset. See the \ref CY_MCWDT_CTR0, CY_MCWDT_CTR1, and
 902:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  CY_MCWDT_CTR2  macros.
 903:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 904:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \param waitUs
 905:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  The function waits for some delay in microseconds before returning, because 
 906:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  a reset occurs after one lf_clk cycle passes. The recommended value is 62 us.
 907:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \note This function resets the counters two times to prevent the case when 
 908:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  the Counter 1 is not reset when the counters are cascaded. The delay waitUs
 909:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  must be greater than 100 us when the counters are cascaded. 
 910:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  The total delay is greater than 2*waitUs because the function has 
 911:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  the delay after the first reset.
 912:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \note
 913:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  Setting this parameter to a zero means No wait. In this case, it is the 
 914:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  user's responsibility to check whether the selected counters were reset 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 19


 915:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  immediately after the function call. This can be done by the 
 916:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  Cy_MCWDT_GetCount() API.
 917:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 918:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *******************************************************************************/
 919:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** __STATIC_INLINE void Cy_MCWDT_ResetCounters(MCWDT_STRUCT_Type *base, uint32_t counters, uint16_t wa
 920:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** {
 921:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     uint32_t resetCounters;
 922:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 923:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     CY_ASSERT_L2(CY_MCWDT_IS_CNTS_MASK_VALID(counters));
 924:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     
 925:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     /* Extract particular counters for reset */
 926:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     resetCounters = ((0UL != (counters & CY_MCWDT_CTR0)) ? MCWDT_STRUCT_MCWDT_CTL_WDT_RESET0_Msk : 
 927:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****                     ((0UL != (counters & CY_MCWDT_CTR1)) ? MCWDT_STRUCT_MCWDT_CTL_WDT_RESET1_Msk : 
 928:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****                     ((0UL != (counters & CY_MCWDT_CTR2)) ? MCWDT_STRUCT_MCWDT_CTL_WDT_RESET2_Msk : 
 929:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 930:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     base->MCWDT_CTL |= resetCounters;
 931:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     
 932:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     Cy_SysLib_DelayUs(waitUs);
 933:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     
 934:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     base->MCWDT_CTL |= resetCounters;
 935:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     
 936:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     Cy_SysLib_DelayUs(waitUs);
 937:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** }
 938:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 939:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 940:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** /*******************************************************************************
 941:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * Function Name: Cy_MCWDT_GetInterruptStatus
 942:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** ****************************************************************************//**
 943:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 944:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  Reports the state of all MCWDT interrupts.
 945:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 946:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \param base
 947:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  The base pointer to a structure that describes registers.
 948:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 949:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \return
 950:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  The OR'd state of the interrupts. See the \ref CY_MCWDT_CTR0, CY_MCWDT_CTR1, and
 951:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  CY_MCWDT_CTR2 macros.
 952:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 953:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *******************************************************************************/
 954:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** __STATIC_INLINE uint32_t Cy_MCWDT_GetInterruptStatus(MCWDT_STRUCT_Type const *base)
 955:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** {
 956:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     return (base->MCWDT_INTR);
 957:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** }
 958:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 959:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 960:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** /*******************************************************************************
 961:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * Function Name: Cy_MCWDT_ClearInterrupt
 962:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** ****************************************************************************//**
 963:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 964:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  Clears all specified MCWDT interrupts.
 965:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 966:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  All the WDT interrupts must be cleared by the firmware; otherwise
 967:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  interrupts are generated continuously.
 968:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 969:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \param base
 970:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  The base pointer to a structure describes registers.
 971:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 20


 972:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \param counters
 973:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  OR of all interrupt sources to clear. See the \ref CY_MCWDT_CTR0, CY_MCWDT_CTR1, and
 974:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  CY_MCWDT_CTR2  macros.
 975:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 976:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *******************************************************************************/
 977:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** __STATIC_INLINE void Cy_MCWDT_ClearInterrupt(MCWDT_STRUCT_Type *base, uint32_t counters)
 978:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** {
 979:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     CY_ASSERT_L2(CY_MCWDT_IS_CNTS_MASK_VALID(counters));
 980:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     
 981:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     base->MCWDT_INTR = counters;
  41              		.loc 2 981 0
  42 0002 0B4B     		ldr	r3, .L4
  43 0004 0122     		movs	r2, #1
  44 0006 9A61     		str	r2, [r3, #24]
 982:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     (void) base->MCWDT_INTR;
  45              		.loc 2 982 0
  46 0008 9B69     		ldr	r3, [r3, #24]
  47              	.LVL1:
  48              	.LBE39:
  49              	.LBE38:
  73:low_power.c   ****     /* Clear the MCWDT interrupt */
  74:low_power.c   ****     Cy_MCWDT_ClearInterrupt(MCWDT_HW,CY_MCWDT_CTR0);
  75:low_power.c   ****     NVIC_ClearPendingIRQ(isr_MCWDT_cfg.intrSrc);  
  50              		.loc 1 75 0
  51 000a 0A4B     		ldr	r3, .L4+4
  52 000c B3F90030 		ldrsh	r3, [r3]
  53              	.LVL2:
  54              	.LBB40:
  55              	.LBB41:
  56              		.file 3 "Generated_Source\\PSoC6\\pdl\\cmsis/include/core_cm4.h"
   1:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**************************************************************************//**
   2:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @file     core_cm4.h
   3:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @version  V5.0.1
   5:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @date     30. January 2017
   6:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
   7:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*
   8:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
   9:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  10:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  12:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * You may obtain a copy of the License at
  15:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  16:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  18:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * limitations under the License.
  23:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  24:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  25:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  27:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 21


  28:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
  30:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  31:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  34:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include <stdint.h>
  35:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  36:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
  37:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  extern "C" {
  38:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
  39:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  40:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
  41:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  44:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  47:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  50:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  53:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  54:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  55:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
  56:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                 CMSIS definitions
  57:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
  58:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
  59:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup Cortex_M4
  60:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
  61:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  62:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  63:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*  CMSIS CM4 definitions */
  64:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  ( 5U)                                  /*!< [31:16] CMSIS HAL mai
  65:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   ( 0U)                                  /*!< [15:0]  CMSIS HAL sub
  66:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  67:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< CMSIS HAL version num
  68:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  69:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  70:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  71:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  72:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  73:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
  74:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined ( __CC_ARM )
  75:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  76:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  77:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
  78:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
  79:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  80:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
  81:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
  82:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
  83:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
  84:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 22


  85:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  86:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  87:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  88:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  89:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
  90:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
  91:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  92:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
  93:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
  94:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
  95:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
  96:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
  97:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  98:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __GNUC__ )
  99:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __ICCARM__ )
 111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __ARMVFP__
 112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __TASKING__ )
 135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __FPU_VFP__
 136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 23


 142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __CSMC__ )
 147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
 165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  extern "C" {
 176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* check device defines and use defaults */
 179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __CM4_REV
 181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __CM4_REV               0x0000U
 182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __FPU_PRESENT
 186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_PRESENT             0U
 187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __MPU_PRESENT
 191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __MPU_PRESENT             0U
 192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 24


 199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \li to specify the access to peripheral variables.
 212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
 214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
 217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* following defines should be used for structure members */
 223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group Cortex_M4 */
 228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
 232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                 Register Abstraction
 233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   Core Register contain:
 234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Register
 235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core NVIC Register
 236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SCB Register
 237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SysTick Register
 238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Debug Register
 239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core MPU Register
 240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core FPU Register
 241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
 242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
 246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
 249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Core Register type definitions.
 251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 25


 256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } APSR_Type;
 272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* APSR Register Definitions */
 274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } IPSR_Type;
 305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* IPSR Register Definitions */
 307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 26


 313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } xPSR_Type;
 333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* xPSR Register Definitions */
 335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 27


 370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } CONTROL_Type;
 380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* CONTROL Register Definitions */
 382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
 396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[24U];
 408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RSERVED1[24U];
 410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[24U];
 412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[24U];
 414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[56U];
 416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[644U];
 418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }  NVIC_Type;
 420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 28


 427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[5U];
 460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SCB_Type;
 462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB CPUID Register Definitions */
 464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 29


 484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB System Control Register Definitions */
 537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 30


 541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 31


 598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 32


 655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 675:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 676:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 677:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 678:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 680:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 682:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 683:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 684:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 685:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 686:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 687:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 688:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 689:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 690:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 691:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 692:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 693:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 694:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 695:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 696:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 697:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 698:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 699:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 700:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 701:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 702:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 703:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 704:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 705:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 706:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 707:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 708:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 709:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 710:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 711:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 33


 712:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 713:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 714:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 715:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 716:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 718:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 719:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 720:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 721:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 722:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SCnSCB_Type;
 723:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 724:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 725:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 726:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 727:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 728:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 729:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 730:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 731:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 732:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 733:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 734:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 735:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 736:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 737:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 738:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 739:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 740:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 741:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 742:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 743:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 744:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 745:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 746:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 747:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 748:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 749:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 750:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 751:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 752:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 753:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 754:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 755:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 756:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 757:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 758:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 759:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 760:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 761:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 762:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 763:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SysTick_Type;
 764:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 765:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 766:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 767:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 768:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 34


 769:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 770:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 771:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 772:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 773:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 774:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 775:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 776:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 777:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 778:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Reload Register Definitions */
 779:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 780:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 781:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 782:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Current Register Definitions */
 783:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 784:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 785:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 786:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 787:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 788:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 789:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 790:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 791:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 792:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 793:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 794:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 795:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 796:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 797:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 798:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 799:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 800:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 801:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 802:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 803:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 804:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 805:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 806:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 807:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 808:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 809:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 810:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 811:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  union
 812:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 813:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 814:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 815:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 816:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 817:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[864U];
 818:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 819:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[15U];
 820:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 821:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[15U];
 822:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 823:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[29U];
 824:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 825:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 35


 826:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 827:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[43U];
 828:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 829:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 830:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[6U];
 831:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 832:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 833:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 834:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 835:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 836:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 837:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 838:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 839:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 840:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 841:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 842:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 843:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } ITM_Type;
 844:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 845:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 846:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 847:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 848:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 849:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 850:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 851:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 852:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 853:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 854:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 855:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 856:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 857:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 858:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 859:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 860:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 861:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 862:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 863:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 864:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 865:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 866:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 867:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 868:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 869:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 870:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 871:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 872:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 873:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 874:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 875:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 876:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 877:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 878:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 879:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 880:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 881:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 882:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 36


 883:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 884:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 885:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 886:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 887:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 888:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 889:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 890:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 891:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 892:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 893:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 894:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 895:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 896:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 897:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 898:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 899:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 900:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 901:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 902:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 903:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 904:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 905:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 906:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 907:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 908:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 909:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 910:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 911:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 912:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 913:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 914:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 915:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 916:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 917:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 918:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 919:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 920:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 921:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 922:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 923:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 924:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 925:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 926:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 927:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 928:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 929:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[1U];
 930:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 931:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 932:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 933:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[1U];
 934:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 935:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 936:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 937:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } DWT_Type;
 938:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 939:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Control Register Definitions */
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 37


 940:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 941:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 942:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 943:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 944:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 945:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 946:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 947:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 948:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 949:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 950:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 951:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 952:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 953:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 954:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 955:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 956:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 957:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 958:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 959:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 960:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 961:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 962:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 963:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 964:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 965:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 966:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 967:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 968:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 969:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 970:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 971:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 972:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 973:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 974:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 975:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 976:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 977:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 978:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 979:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 980:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 981:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 982:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 983:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 984:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 985:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 986:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 987:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 988:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 989:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 990:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 991:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 992:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 993:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 994:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 995:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 996:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 38


 997:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 998:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 999:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1000:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1001:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1002:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1003:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1004:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1005:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1006:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1007:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1008:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1009:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1010:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1011:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1012:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1013:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1014:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1015:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1016:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1017:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1018:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1019:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1020:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1021:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1022:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1023:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1024:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1025:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1026:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1027:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1028:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1029:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1030:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1031:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1032:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1033:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1034:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1035:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1036:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1037:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1038:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1039:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1040:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1041:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1042:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1043:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1044:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1045:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1046:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1047:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1048:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1049:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1050:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1051:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1052:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1053:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 39


1054:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1055:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1056:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1057:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1058:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1059:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1060:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1061:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1062:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1063:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[2U];
1064:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1065:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[55U];
1066:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1067:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[131U];
1068:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1069:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1070:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1071:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[759U];
1072:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1073:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1074:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1075:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[1U];
1076:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1077:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1078:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1079:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[39U];
1080:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1081:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1082:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED7[8U];
1083:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1084:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1085:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } TPI_Type;
1086:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1087:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1088:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1089:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1090:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1091:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1092:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1093:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1094:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1095:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1096:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1097:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1098:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1099:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 40


1111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 41


1168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI DEVID Register Definitions */
1176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 42


1225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } MPU_Type;
1229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Type Register Definitions */
1231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Control Register Definitions */
1241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Number Register Definitions */
1251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 43


1282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
1312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } FPU_Type;
1318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 44


1339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 45


1396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } CoreDebug_Type;
1422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 46


1453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 47


1510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return           Masked and shifted value.
1522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return           Masked and shifted bit field value.
1530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Memory mapping of Core Hardware */
1544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
1566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 48


1567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} */
1571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
1575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                Hardware Abstraction Layer
1576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   Core Function Interface contains:
1577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core NVIC Functions
1578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SysTick Functions
1579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Debug Functions
1580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Register Access Functions
1581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
1582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
1600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
1602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
1620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
1622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 49


1624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Set Priority Grouping
1632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            Only values from 0..7 are used.
1635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            In case of a conflict between priority grouping and available
1636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t reg_value;
1642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Priority Grouping
1655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Enable Interrupt
1666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1675:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1676:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1677:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1678:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1680:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Interrupt Enable status
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 50


1681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1682:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1683:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1684:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             1  Interrupt is enabled.
1685:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1686:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1687:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1688:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1689:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1690:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1691:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1692:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1693:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   else
1694:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1695:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return(0U);
1696:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1697:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1698:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1699:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1700:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1701:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Disable Interrupt
1702:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1703:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1704:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1705:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1706:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1707:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1708:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1709:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1710:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1711:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __DSB();
1712:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __ISB();
1713:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1714:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1715:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1716:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1718:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Pending Interrupt
1719:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1720:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1721:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1722:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             1  Interrupt status is pending.
1723:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1724:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1725:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1726:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1727:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1728:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1729:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1730:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1731:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   else
1732:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1733:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return(0U);
1734:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1735:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1736:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1737:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 51


1738:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1739:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Set Pending Interrupt
1740:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1741:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1742:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1743:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1744:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1745:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1746:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1747:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1748:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1749:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1750:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1751:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1752:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1753:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1754:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Clear Pending Interrupt
1755:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1756:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1757:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1758:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1759:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1760:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1761:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
  57              		.loc 3 1761 0
  58 0010 002B     		cmp	r3, #0
  59 0012 09DB     		blt	.L2
1762:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1763:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
  60              		.loc 3 1763 0
  61 0014 5A09     		lsrs	r2, r3, #5
  62 0016 03F01F03 		and	r3, r3, #31
  63              	.LVL3:
  64 001a 0121     		movs	r1, #1
  65 001c 01FA03F3 		lsl	r3, r1, r3
  66 0020 6032     		adds	r2, r2, #96
  67 0022 0549     		ldr	r1, .L4+8
  68 0024 41F82230 		str	r3, [r1, r2, lsl #2]
  69              	.L2:
  70              	.LVL4:
  71              	.LBE41:
  72              	.LBE40:
  76:low_power.c   **** 
  77:low_power.c   ****     /* Update the status LEDs and turn them off if required */    
  78:low_power.c   ****     ServiceStatusLEDs();
  73              		.loc 1 78 0
  74 0028 FFF7FEFF 		bl	ServiceStatusLEDs
  75              	.LVL5:
  76 002c 08BD     		pop	{r3, pc}
  77              	.L5:
  78 002e 00BF     		.align	2
  79              	.L4:
  80 0030 00022640 		.word	1076232704
  81 0034 00000000 		.word	isr_MCWDT_cfg
  82 0038 00E100E0 		.word	-536813312
  83              		.cfi_endproc
  84              	.LFE632:
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 52


  85              		.size	IsrMcwdt, .-IsrMcwdt
  86              		.section	.text.isrGPIO,"ax",%progbits
  87              		.align	2
  88              		.global	isrGPIO
  89              		.thumb
  90              		.thumb_func
  91              		.type	isrGPIO, %function
  92              	isrGPIO:
  93              	.LFB633:
  79:low_power.c   **** }
  80:low_power.c   **** 
  81:low_power.c   **** /*******************************************************************************
  82:low_power.c   **** * Function Name: void isrGPIO(void)
  83:low_power.c   **** ********************************************************************************
  84:low_power.c   **** *
  85:low_power.c   **** * Summary:
  86:low_power.c   **** *  Interrupt service routine for the port interrupt triggered from isr_gpio.
  87:low_power.c   **** *    
  88:low_power.c   **** *  Parameters:
  89:low_power.c   **** *  None
  90:low_power.c   **** *
  91:low_power.c   **** * Return:
  92:low_power.c   **** *  None
  93:low_power.c   **** *
  94:low_power.c   **** **********************************************************************************/
  95:low_power.c   **** void isrGPIO(void)
  96:low_power.c   **** {
  94              		.loc 1 96 0
  95              		.cfi_startproc
  96              		@ args = 0, pretend = 0, frame = 0
  97              		@ frame_needed = 0, uses_anonymous_args = 0
  98 0000 08B5     		push	{r3, lr}
  99              		.cfi_def_cfa_offset 8
 100              		.cfi_offset 3, -8
 101              		.cfi_offset 14, -4
 102              	.LVL6:
 103              	.LBB42:
 104              	.LBB43:
 105              		.file 4 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/gpio/cy_gpio.h"
   1:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************************************************//**
   2:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \file cy_gpio.h
   3:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \version 1.10.1
   4:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
   5:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief
   6:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Provides an API declaration of the GPIO driver
   7:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
   8:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ********************************************************************************
   9:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \copyright
  10:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Copyright 2016-2018, Cypress Semiconductor Corporation. All rights reserved.
  11:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * You may use this file only in accordance with the license, terms, conditions,
  12:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * disclaimers, and limitations in the end user license agreement accompanying
  13:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * the software package with which this file was provided.
  14:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
  15:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
  16:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
  17:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio General Purpose Input Output (GPIO)
  18:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 53


  19:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The GPIO driver provides an API to configure and access device Input/Output pins.
  20:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * IO pins include all general purpose types such as GPIO, SIO, HSIO, AUXIO, and
  21:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * their variants.
  22:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  23:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Initialization can be performed either at the port level or by configuring the
  24:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * individual pins. For efficient use of code space, port
  25:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * configuration should be used in the field. Refer to the product device header files 
  26:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * for the list of supported ports and pins.
  27:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 
  28:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Single pin configuration is performed by using \ref Cy_GPIO_Pin_FastInit 
  29:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   (provide specific values) or \ref Cy_GPIO_Pin_Init (provide a filled
  30:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   cy_stc_gpio_pin_config_t structure).
  31:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - An entire port can be configured using \ref Cy_GPIO_Port_Init. Provide a filled 
  32:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   cy_stc_gpio_prt_config_t structure. The values in the structure are 
  33:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   bitfields representing the desired value for each pin in the port.
  34:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Pin configuration and management is based on the port address and pin number.
  35:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \ref Cy_GPIO_PortToAddr function can optionally be used to calculate the port
  36:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   address from the port number at run-time.
  37:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  38:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Once the pin/port initialization is complete, each pin can be accessed by 
  39:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * specifying the port (GPIO_PRT_Type) and the pin (0-7) in the provided API 
  40:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * functions.
  41:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  42:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_configuration Configuration Considerations
  43:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  44:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 1. Pin multiplexing is controlled through the High-Speed IO Matrix (HSIOM) selection.
  45:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    This allows the pin to connect to signal sources/sinks throughout the device,
  46:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    as defined by the pin HSIOM selection options (en_hsiom_sel_t).
  47:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 2. All pins are initialized to High-Z drive mode with HSIOM connected to CPU (SW
  48:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    control digital pin only) at Power-On-Reset(POR).
  49:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 3. Some API functions perform read-modify-write operations on shared port
  50:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    registers. These functions are not thread safe and care must be taken when
  51:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    called by the application.
  52:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  53:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Multiple pins on a port can be updated using direct port register writes with an
  54:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * appropriate port mask. An example is shown below, highlighting the different ways of 
  55:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * configuring Port 1 pins using,
  56:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 
  57:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Port output data register
  58:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Port output data set register
  59:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Port output data clear register
  60:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  61:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c Cy_GPIO_Snippet
  62:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  63:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_more_information More Information
  64:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  65:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Refer to the technical reference manual (TRM) and the device datasheet.
  66:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  67:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_MISRA MISRA-C Compliance]
  68:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * <table class="doxtable">
  69:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
  70:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>MISRA Rule</th>
  71:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>Rule Class (Required/Advisory)</th>
  72:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>Rule Description</th>
  73:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>Description of Deviation(s)</th>
  74:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
  75:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 54


  76:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>16.7</td>
  77:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A</td>
  78:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A pointer parameter in a function prototype should be declared as pointer 
  79:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         to const if the pointer is not used to modify the addressed object.</td>
  80:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>The objects pointed to by the base addresses of the GPIO port are not always modified.
  81:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         While a const qualifier can be used in select scenarios, it brings little benefit
  82:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         in adding this to the affected functions. </td>
  83:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
  84:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * </table>
  85:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  86:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_changelog Changelog
  87:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * <table class="doxtable">
  88:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr><th>Version</th><th>Changes</th><th>Reason for Change</th></tr>
  89:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
  90:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>1.10.1</td>
  91:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Updated description for the functions: \ref Cy_GPIO_GetInterruptStatus, 
  92:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         \ref Cy_GPIO_GetInterruptMask, \ref Cy_GPIO_GetInterruptStatusMasked.
  93:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         Minor documentation edits.
  94:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     </td>
  95:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Documentation update and clarification</td>
  96:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
  97:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
  98:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>1.10</td>
  99:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added input parameter validation to the API functions</td>
 100:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td></td>
 101:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 102:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 103:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>1.0</td>
 104:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Initial version</td>
 105:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td></td>
 106:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 107:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * </table>
 108:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 109:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_macros Macros
 110:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_functions Functions
 111:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 112:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_init       Initialization Functions
 113:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_gpio       GPIO Functions
 114:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_sio        SIO Functions
 115:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_interrupt  Port Interrupt Functions
 116:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \}
 117:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_data_structures Data Structures
 118:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_enums Enumerated Types
 119:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 120:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 121:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #if !defined(CY_GPIO_H)
 122:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_H
 123:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 124:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include <stddef.h>
 125:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include "syslib/cy_syslib.h"
 126:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include "cy_device_headers.h"
 127:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 128:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #if defined(__cplusplus)
 129:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** extern "C" {
 130:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #endif
 131:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 132:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \addtogroup group_gpio_macros
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 55


 133:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 134:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 135:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 136:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** Driver major version */
 137:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRV_VERSION_MAJOR       1
 138:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 139:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** Driver minor version */
 140:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRV_VERSION_MINOR       10
 141:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 142:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** GPIO driver ID */
 143:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_ID CY_PDL_DRV_ID(0x16u)
 144:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 145:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_macros */
 146:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 147:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 148:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 149:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *       Enumerations
 150:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 151:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 152:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_enums
 153:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 154:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 155:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 156:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 157:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * GPIO Driver error codes
 158:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 159:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef enum 
 160:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 161:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_SUCCESS   = 0x00u,                                    /**< Returned successful */
 162:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_BAD_PARAM = CY_GPIO_ID | CY_PDL_STATUS_ERROR | 0x01u, /**< Bad parameter was passed */
 163:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** } cy_en_gpio_status_t;
 164:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 165:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_enums */
 166:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 167:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 168:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 169:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *       Configuration Structures
 170:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 171:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 172:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 173:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_data_structures
 174:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 175:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 176:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 177:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** This structure is used to initialize a port of GPIO pins */
 178:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef struct {
 179:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t out;           /**< Initial output data for the IO pins in the port */
 180:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intrMask;      /**< Interrupt enable mask for the port interrupt */
 181:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intrCfg;       /**< Port pin interrupt edge detection configuration */
 182:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfg;           /**< Port pin drive modes and input buffer enable configuration */
 183:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfgIn;         /**< Port pin input buffer configuration */
 184:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfgOut;        /**< Port pin output buffer configuration */
 185:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfgSIO;        /**< Port SIO pins configuration */
 186:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t sel0Active;    /**< HSIOM selection for port pins 0,1,2,3 */
 187:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t sel1Active;    /**< HSIOM selection for port pins 4,5,6,7 */
 188:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** } cy_stc_gpio_prt_config_t;
 189:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 56


 190:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** This structure is used to initialize a single GPIO pin */
 191:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef struct {
 192:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t outVal;         /**< Pin output state */
 193:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t driveMode;      /**< Drive mode */
 194:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     en_hsiom_sel_t hsiom;   /**< HSIOM selection */
 195:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intEdge;        /**< Interrupt Edge type */
 196:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intMask;        /**< Interrupt enable mask */
 197:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vtrip;          /**< Input buffer voltage trip type */
 198:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t slewRate;       /**< Output buffer slew rate */
 199:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t driveSel;       /**< Drive strength */
 200:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vregEn;         /**< SIO pair output buffer mode */
 201:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t ibufMode;       /**< SIO pair input buffer mode */
 202:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vtripSel;       /**< SIO pair input buffer trip point */
 203:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vrefSel;        /**< SIO pair reference voltage for input buffer trip point */
 204:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vohSel;         /**< SIO pair regulated voltage output level */
 205:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** } cy_stc_gpio_pin_config_t;
 206:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 207:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_data_structures */
 208:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 209:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 210:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *        Constants
 211:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 212:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 213:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \cond INTERNAL */
 214:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 215:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* General Constants */
 216:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_HALF                       (4UL)      /**< Half-way point of a GPIO port */
 217:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_DEINIT                     (0UL)      /**< De-init value for port registers */
 218:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 219:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* GPIO Masks */
 220:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_HSIOM_MASK                     (0x1FUL)   /**< HSIOM selection mask */
 221:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_OUT_MASK                       (0x01UL)   /**< Single pin mask for OUT register */
 222:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IN_MASK                        (0x01UL)   /**< Single pin mask for IN register */
 223:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_DM_MASK                    (0x0FUL)   /**< Single pin mask for drive mode in CF
 224:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_IN_VTRIP_SEL_MASK          (0x01UL)   /**< Single pin mask for VTRIP selection 
 225:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_OUT_SLOW_MASK              (0x01UL)   /**< Single pin mask for slew rate in CFG
 226:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_OUT_DRIVE_SEL_MASK         (0x03UL)   /**< Single pin mask for drive strength i
 227:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_STATUS_MASK               (0x01UL)   /**< Single pin mask for interrupt status
 228:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_EN_MASK                   (0x01UL)   /**< Single pin mask for interrupt status
 229:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_MASKED_MASK               (0x01UL)   /**< Single pin mask for masked interrupt
 230:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_SET_MASK                  (0x01UL)   /**< Single pin mask for setting the inte
 231:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_EDGE_MASK                 (0x03UL)   /**< Single pin mask for interrupt edge t
 232:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_FLT_EDGE_MASK             (0x07UL)   /**< Single pin mask for setting filtered
 233:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 234:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* SIO Masks */
 235:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VREG_EN_MASK                   (0x01UL)   /**< Single SIO pin mask for voltage regu
 236:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IBUF_MASK                      (0x01UL)   /**< Single SIO pin mask for input buffer
 237:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IBUF_SHIFT                     (0x01UL)   /**< Single SIO pin shift for input buffe
 238:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_SEL_MASK                 (0x01UL)   /**< Single SIO pin mask for the input bu
 239:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_SEL_SHIFT                (0x02UL)   /**< Single SIO pin shift for the input b
 240:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VREF_SEL_MASK                  (0x03UL)   /**< Single SIO pin mask for voltage refe
 241:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VREF_SEL_SHIFT                 (0x03UL)   /**< Single SIO pin shift for voltage ref
 242:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VOH_SEL_MASK                   (0x07UL)   /**< Single SIO pin mask for VOH */
 243:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VOH_SEL_SHIFT                  (0x05UL)   /**< Single SIO pin shift for VOH */
 244:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 245:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Special mask for SIO pin pair setting */
 246:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SIO_ODD_PIN_MASK               (0x00FEUL) /**< SIO pin pair selection mask */
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 57


 247:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SIO_PIN_MASK                   (0x00FFUL) /**< SIO pin pair mask */
 248:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 249:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Offsets */
 250:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_HSIOM_OFFSET                   (3UL)      /**< Offset for HSIOM */
 251:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_MODE_OFFSET              (2UL)      /**< Offset for Drive mode */
 252:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INBUF_OFFSET                   (3UL)      /**< Offset for input buffer */
 253:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_OUT_DRIVE_OFFSET           (16UL)     /**< Offset for drive strength */
 254:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_CFG_OFFSET                (1UL)      /**< Offset for interrupt config */
 255:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_FILT_OFFSET               (18UL)     /**< Offset for filtered interrupt config
 256:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_SIO_OFFSET                 (2UL)      /**< Offset for SIO config */
 257:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 258:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Parameter validation constants */
 259:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PINS_MAX                       (8UL)      /**< Number of pins in the port */
 260:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_PINS_MASK                  (0x0000000FFUL)
 261:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_INTR_CFG_EDGE_SEL_MASK     (GPIO_PRT_INTR_CFG_EDGE0_SEL_Msk | \
 262:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE1_SEL_Msk | \
 263:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE2_SEL_Msk | \
 264:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE3_SEL_Msk | \
 265:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE4_SEL_Msk | \
 266:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE5_SEL_Msk | \
 267:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE6_SEL_Msk | \
 268:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE7_SEL_Msk)            
 269:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_INTR_CFG_RANGE_MASK        (CY_GPIO_PRT_INTR_CFG_EDGE_SEL_MASK | \
 270:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_FLT_EDGE_SEL_Msk | \
 271:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_FLT_SEL_Msk)
 272:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_INT_MASK_MASK              (0x0000001FFUL)
 273:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_SEL_ACTIVE_MASK            (0x1FFFFFFFUL)
 274:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 275:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Parameter validation macros */
 276:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_PIN_VALID(pinNum)           (CY_GPIO_PINS_MAX > (pinNum))
 277:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_FILTER_PIN_VALID(pinNum)    (CY_GPIO_PINS_MAX >= (pinNum))
 278:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_VALUE_VALID(outVal)         (1UL >= (outVal))
 279:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_DM_VALID(driveMode)         (0U == ((driveMode) & (uint32_t)~CY_GPIO_CFG_DM_MASK
 280:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 281:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_HSIOM_VALID(hsiom)          (0U == ((hsiom) & (uint32_t)~CY_GPIO_HSIOM_MASK))
 282:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 283:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_INT_EDGE_VALID(intEdge)     ((CY_GPIO_INTR_DISABLE  == (intEdge)) || \
 284:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_INTR_RISING   == (intEdge)) || \
 285:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_INTR_FALLING  == (intEdge)) || \
 286:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_INTR_BOTH     == (intEdge)))
 287:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 288:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_DRIVE_SEL_VALID(driveSel)   ((CY_GPIO_DRIVE_FULL    == (driveSel)) || \
 289:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_DRIVE_1_2     == (driveSel)) || \
 290:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_DRIVE_1_4     == (driveSel)) || \
 291:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_DRIVE_1_8     == (driveSel)))
 292:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 293:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_VREF_SEL_VALID(vrefSel)     ((CY_SIO_VREF_PINREF    == (vrefSel)) || \
 294:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VREF_1_2V      == (vrefSel)) || \
 295:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VREF_AMUX_A    == (vrefSel)) || \
 296:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VREF_AMUX_B    == (vrefSel)))
 297:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 298:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_VOH_SEL_VALID(vrefSel)      ((CY_SIO_VOH_1_00       == (vrefSel)) || \
 299:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_1_25       == (vrefSel)) || \
 300:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_1_49       == (vrefSel)) || \
 301:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_1_67       == (vrefSel)) || \
 302:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_2_08       == (vrefSel)) || \
 303:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_2_50       == (vrefSel)) || \
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 58


 304:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_2_78       == (vrefSel)) || \
 305:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_4_16       == (vrefSel)))
 306:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                    
 307:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_PIN_BIT_VALID(pinBit)       (0U == ((pinBit) & (uint32_t)~CY_GPIO_PRT_PINS_MASK)
 308:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_INTR_CFG_VALID(intrCfg)     (0U == ((intrCfg) & (uint32_t)~CY_GPIO_PRT_INTR_CFG_
 309:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_INTR_MASK_VALID(intrMask)   (0U == ((intrMask) & (uint32_t)~CY_GPIO_PRT_INT_MASK
 310:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_SEL_ACT_VALID(selActive)    (0U == ((selActive) & (uint32_t)~CY_GPIO_PRT_SEL_ACT
 311:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 312:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \endcond */
 313:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 314:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 315:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 316:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *        Function Constants
 317:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 318:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 319:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 320:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_macros
 321:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 322:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 323:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 324:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 325:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_driveModes Pin drive mode
 326:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 327:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the drive mode of the pin.
 328:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 329:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_ANALOG                      (0x00UL) /**< \brief Analog High-Z. Input buffer off
 330:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP_IN_OFF               (0x02UL) /**< \brief Resistive Pull-Up. Input buffer
 331:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLDOWN_IN_OFF             (0x03UL) /**< \brief Resistive Pull-Down. Input buff
 332:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESLOW_IN_OFF         (0x04UL) /**< \brief Open Drain, Drives Low. Input b
 333:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESHIGH_IN_OFF        (0x05UL) /**< \brief Open Drain, Drives High. Input 
 334:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_STRONG_IN_OFF               (0x06UL) /**< \brief Strong Drive. Input buffer off 
 335:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP_DOWN_IN_OFF          (0x07UL) /**< \brief Resistive Pull-Up/Down. Input b
 336:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_HIGHZ                       (0x08UL) /**< \brief Digital High-Z. Input buffer on
 337:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP                      (0x0AUL) /**< \brief Resistive Pull-Up. Input buffer
 338:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLDOWN                    (0x0BUL) /**< \brief Resistive Pull-Down. Input buff
 339:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESLOW                (0x0CUL) /**< \brief Open Drain, Drives Low. Input b
 340:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESHIGH               (0x0DUL) /**< \brief Open Drain, Drives High. Input 
 341:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_STRONG                      (0x0EUL) /**< \brief Strong Drive. Input buffer on *
 342:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP_DOWN                 (0x0FUL) /**< \brief Resistive Pull-Up/Down. Input b
 343:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 344:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 345:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 346:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_vtrip Voltage trip mode
 347:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 348:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the voltage trip type on the pin.
 349:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 350:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_CMOS                     (0x00UL) /**< \brief Input buffer compatible with CM
 351:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_TTL                      (0x01UL) /**< \brief Input buffer compatible with TT
 352:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 353:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 354:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 355:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_slewRate Slew Rate Mode
 356:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 357:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the slew rate of the pin.
 358:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 359:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SLEW_FAST                      (0x00UL) /**< \brief Fast slew rate */
 360:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SLEW_SLOW                      (0x01UL) /**< \brief Slow slew rate */
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 59


 361:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 362:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 363:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 364:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_driveStrength Pin drive strength
 365:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 366:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the drive strength of the pin.
 367:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 368:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_FULL                     (0x00UL) /**< \brief Full drive strength: Max drive 
 369:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_1_2                      (0x01UL) /**< \brief 1/2 drive strength: 1/2 drive c
 370:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_1_4                      (0x02UL) /**< \brief 1/4 drive strength: 1/4 drive c
 371:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_1_8                      (0x03UL) /**< \brief 1/8 drive strength: 1/8 drive c
 372:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 373:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 374:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 375:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_interruptTrigger Interrupt trigger type
 376:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 377:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the interrupt trigger type on the pin.
 378:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 379:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_DISABLE                   (0x00UL) /**< \brief Disable the pin interrupt gener
 380:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_RISING                    (0x01UL) /**< \brief Rising-Edge interrupt */
 381:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_FALLING                   (0x02UL) /**< \brief Falling-Edge interrupt */
 382:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_BOTH                      (0x03UL) /**< \brief Both-Edge interrupt */
 383:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 384:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 385:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 386:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVreg SIO output buffer mode
 387:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 388:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the SIO output buffer mode on the pin.
 389:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 390:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREG_UNREGULATED                (0x00UL) /**< \brief Unregulated output buffer */
 391:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREG_REGULATED                  (0x01UL) /**< \brief Regulated output buffer */
 392:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 393:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 394:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 395:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioIbuf SIO input buffer mode
 396:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 397:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the SIO input buffer mode on the pin.
 398:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 399:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_IBUF_SINGLEENDED                (0x00UL) /**< \brief Single ended input buffer */
 400:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_IBUF_DIFFERENTIAL               (0x01UL) /**< \brief Differential input buffer */
 401:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 402:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 403:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 404:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVtrip SIO input buffer trip-point
 405:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 406:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the SIO input buffer trip-point of the pin.
 407:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 408:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_CMOS                      (0x00UL) /**< \brief CMOS input buffer (single-ended
 409:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_TTL                       (0x01UL) /**< \brief TTL input buffer (single-ended)
 410:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_0_5VDDIO_0_5VOH           (0x00UL) /**< \brief 0.5xVddio or 0.5xVoh (different
 411:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_0_4VDDIO_1_0VREF          (0x01UL) /**< \brief 0.4xVddio or 0.4xVoh (different
 412:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 413:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 414:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 415:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVref SIO reference voltage for input buffer trip-point
 416:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 417:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the reference voltage of SIO input buffer trip-point.
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 60


 418:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 419:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_PINREF                     (0x00UL) /**< \brief Vref from analog pin */
 420:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_1_2V                       (0x01UL) /**< \brief Vref from internal 1.2V referen
 421:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_AMUX_A                     (0x02UL) /**< \brief Vref from AMUXBUS_A */
 422:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_AMUX_B                     (0x03UL) /**< \brief Vref from AMUXBUS_B */
 423:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 424:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 425:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 426:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVoh Regulated output voltage level (Voh) and input buffer trip-point of a
 427:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 428:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the Voh and input buffer trip-point of an SIO pair
 429:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 430:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_00                        (0x00UL) /**< \brief Voh = 1 x Reference */
 431:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_25                        (0x01UL) /**< \brief Voh = 1.25 x Reference */
 432:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_49                        (0x02UL) /**< \brief Voh = 1.49 x Reference */
 433:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_67                        (0x03UL) /**< \brief Voh = 1.67 x Reference */
 434:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_2_08                        (0x04UL) /**< \brief Voh = 2.08 x Reference */
 435:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_2_50                        (0x05UL) /**< \brief Voh = 2.50 x Reference */
 436:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_2_78                        (0x06UL) /**< \brief Voh = 2.78 x Reference */
 437:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_4_16                        (0x07UL) /**< \brief Voh = 4.16 x Reference */
 438:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 439:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 440:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_macros */
 441:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 442:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 443:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *        Function Prototypes
 444:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 445:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 446:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 447:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions
 448:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 449:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 450:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 451:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 452:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_init
 453:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 454:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 455:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 456:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** cy_en_gpio_status_t Cy_GPIO_Pin_Init(GPIO_PRT_Type* base, uint32_t pinNum, const cy_stc_gpio_pin_co
 457:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** cy_en_gpio_status_t Cy_GPIO_Port_Init(GPIO_PRT_Type* base, const cy_stc_gpio_prt_config_t *config);
 458:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** void Cy_GPIO_Pin_FastInit(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t driveMode, uint32_t outVal
 459:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** void Cy_GPIO_Port_Deinit(GPIO_PRT_Type* base);
 460:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum, en_hsiom_sel_t value);
 461:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE en_hsiom_sel_t Cy_GPIO_GetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum);
 462:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE GPIO_PRT_Type* Cy_GPIO_PortToAddr(uint32_t portNum);
 463:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 464:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_init */
 465:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 466:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 467:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_gpio
 468:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 469:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 470:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 471:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_Read(GPIO_PRT_Type* base, uint32_t pinNum);
 472:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Write(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 473:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_ReadOut(GPIO_PRT_Type* base, uint32_t pinNum);
 474:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Set(GPIO_PRT_Type* base, uint32_t pinNum);
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 61


 475:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Clr(GPIO_PRT_Type* base, uint32_t pinNum);
 476:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Inv(GPIO_PRT_Type* base, uint32_t pinNum);
 477:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 478:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum);
 479:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtrip(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 480:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtrip(GPIO_PRT_Type* base, uint32_t pinNum);
 481:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 482:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum);
 483:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 484:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum);
 485:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 486:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_gpio */
 487:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 488:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 489:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_sio
 490:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 491:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 492:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 493:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVregEn(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 494:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVregEn(GPIO_PRT_Type* base, uint32_t pinNum);
 495:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 496:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum);
 497:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 498:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum);
 499:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 500:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum);
 501:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVohSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 502:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVohSel(GPIO_PRT_Type* base, uint32_t pinNum);
 503:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 504:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_sio */
 505:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 506:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 507:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_interrupt
 508:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 509:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 510:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 511:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptStatus(GPIO_PRT_Type* base, uint32_t pinNum);
 512:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_ClearInterrupt(GPIO_PRT_Type* base, uint32_t pinNum);
 513:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetInterruptMask(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 514:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptMask(GPIO_PRT_Type* base, uint32_t pinNum);
 515:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptStatusMasked(GPIO_PRT_Type* base, uint32_t pinNum);
 516:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetSwInterrupt(GPIO_PRT_Type* base, uint32_t pinNum);
 517:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetInterruptEdge(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 518:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptEdge(GPIO_PRT_Type* base, uint32_t pinNum);
 519:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetFilter(GPIO_PRT_Type* base, uint32_t value);
 520:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetFilter(GPIO_PRT_Type* base);
 521:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 522:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #if (IOSS_GPIO_GPIO_PORT_NR_0_31 != 0) || defined (CY_DOXYGEN)
 523:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause0(void);
 524:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #endif /* (IOSS_GPIO_GPIO_PORT_NR_0_31 != 0) */
 525:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 526:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #if (IOSS_GPIO_GPIO_PORT_NR_32_63 != 0) || defined (CY_DOXYGEN)
 527:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause1(void);
 528:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #endif /* (IOSS_GPIO_GPIO_PORT_NR_32_63 != 0) */
 529:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 530:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #if (IOSS_GPIO_GPIO_PORT_NR_64_95 != 0) || defined (CY_DOXYGEN)
 531:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause2(void);
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 62


 532:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #endif /* (IOSS_GPIO_GPIO_PORT_NR_64_95 != 0) */
 533:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 534:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #if (IOSS_GPIO_GPIO_PORT_NR_96_127 != 0) || defined (CY_DOXYGEN)
 535:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause3(void);
 536:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #endif /* (IOSS_GPIO_GPIO_PORT_NR_96_127 != 0) */
 537:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 538:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_interrupt */
 539:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 540:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 541:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 542:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_init
 543:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 544:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 545:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 546:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 547:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetHSIOM
 548:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 549:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 550:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Configures the HSIOM connection to the pin.
 551:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 552:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Connects the specified High-Speed Input Output Multiplexer (HSIOM) selection
 553:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * to the pin.
 554:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 555:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 556:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 557:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 558:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 559:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 560:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 561:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
 562:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * HSIOM input selection
 563:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 564:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 565:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * void
 566:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 567:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
 568:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
 569:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
 570:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 571:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 572:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetHSIOM
 573:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 574:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 575:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum, en_hsiom_sel_t value)
 576:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 577:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t portNum;
 578:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
 579:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     HSIOM_PRT_Type* portAddrHSIOM;
 580:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 581:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 582:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_HSIOM_VALID(value));
 583:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 584:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portNum = ((uint32_t)(base) - GPIO_BASE) / GPIO_PRT_SECTION_SIZE;
 585:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portAddrHSIOM = (HSIOM_PRT_Type*)(HSIOM_BASE + (HSIOM_PRT_SECTION_SIZE * portNum));
 586:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 587:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(pinNum < CY_GPIO_PRT_HALF)
 588:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 63


 589:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         tempReg = portAddrHSIOM->PORT_SEL0 & ~(CY_GPIO_HSIOM_MASK << (pinNum << CY_GPIO_HSIOM_OFFSE
 590:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         portAddrHSIOM->PORT_SEL0 = tempReg | ((value & CY_GPIO_HSIOM_MASK) << (pinNum << CY_GPIO_HS
 591:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 592:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 593:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 594:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         pinNum -= CY_GPIO_PRT_HALF;
 595:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         tempReg = portAddrHSIOM->PORT_SEL1 & ~(CY_GPIO_HSIOM_MASK << (pinNum << CY_GPIO_HSIOM_OFFSE
 596:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         portAddrHSIOM->PORT_SEL1 = tempReg | ((value & CY_GPIO_HSIOM_MASK) << (pinNum << CY_GPIO_HS
 597:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 598:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 599:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 600:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 601:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 602:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetHSIOM
 603:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 604:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 605:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Returns the current HSIOM multiplexer connection to the pin.
 606:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 607:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 608:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 609:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 610:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 611:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 612:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 613:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 614:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * HSIOM input selection
 615:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 616:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 617:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetHSIOM
 618:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 619:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 620:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE en_hsiom_sel_t Cy_GPIO_GetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum)
 621:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 622:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t returnValue;
 623:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t portNum;
 624:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     HSIOM_PRT_Type* portAddrHSIOM;
 625:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 626:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 627:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 628:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portNum = ((uint32_t)(base) - GPIO_BASE) / GPIO_PRT_SECTION_SIZE;
 629:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portAddrHSIOM = (HSIOM_PRT_Type*)(HSIOM_BASE + (HSIOM_PRT_SECTION_SIZE * portNum));
 630:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 631:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(pinNum < CY_GPIO_PRT_HALF)
 632:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 633:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         returnValue = (portAddrHSIOM->PORT_SEL0 >> (pinNum << CY_GPIO_HSIOM_OFFSET)) & CY_GPIO_HSIO
 634:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 635:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 636:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 637:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         pinNum -= CY_GPIO_PRT_HALF;
 638:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         returnValue = (portAddrHSIOM->PORT_SEL1 >> (pinNum << CY_GPIO_HSIOM_OFFSET)) & CY_GPIO_HSIO
 639:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 640:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 641:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (en_hsiom_sel_t)returnValue;
 642:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 643:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 644:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 645:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 64


 646:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_PortToAddr
 647:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 648:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 649:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Retrieves the port address based on the given port number.
 650:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 651:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This is a helper function to calculate the port base address when given a port
 652:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * number. It is to be used when pin access needs to be calculated at runtime.
 653:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 654:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param portNum
 655:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Port number
 656:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 657:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 658:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Base address of the port register structure
 659:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 660:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 661:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_PortToAddr
 662:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 663:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 664:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE GPIO_PRT_Type* Cy_GPIO_PortToAddr(uint32_t portNum)
 665:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 666:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_Type* base;
 667:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 668:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(portNum < (uint32_t)IOSS_GPIO_GPIO_PORT_NR)
 669:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 670:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****          base = (GPIO_PRT_Type *)(GPIO_BASE + (GPIO_PRT_SECTION_SIZE * portNum));
 671:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 672:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 673:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 674:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         /* Error: Return default base address */
 675:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         base = (GPIO_PRT_Type *)(GPIO_BASE);
 676:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 677:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 678:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (base);
 679:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 680:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 681:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_init */
 682:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 683:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 684:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_gpio
 685:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 686:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 687:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 688:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 689:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Read
 690:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 691:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 692:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Reads the current logic level on the input buffer of the pin.
 693:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 694:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 695:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 696:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 697:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 698:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register.
 699:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Bit position 8 is the routed pin through the port glitch filter.
 700:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 701:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 702:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Logic level present on the pin
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 65


 703:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 704:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 705:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Read
 706:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 707:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 708:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_Read(GPIO_PRT_Type* base, uint32_t pinNum)
 709:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 710:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_FILTER_PIN_VALID(pinNum));
 711:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 712:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (base->IN >> (pinNum)) & CY_GPIO_IN_MASK;
 713:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 714:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 715:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 716:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 717:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Write
 718:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 719:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 720:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Write a logic 0 or logic 1 state to the output driver.
 721:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 722:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 723:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 724:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 725:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 726:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 727:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 728:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 729:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 730:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 731:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
 732:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Logic level to drive out on the pin
 733:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 734:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 735:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * void
 736:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 737:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 738:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Write
 739:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 740:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 741:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Write(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 742:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 743:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 744:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
 745:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 746:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     /* Thread-safe: Directly access the pin registers instead of base->OUT */
 747:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(0UL == value)
 748:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 749:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         base->OUT_CLR = CY_GPIO_OUT_MASK << pinNum;
 750:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 751:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 752:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 753:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         base->OUT_SET = CY_GPIO_OUT_MASK << pinNum;
 754:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 755:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 756:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 757:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 758:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 759:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_ReadOut
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 66


 760:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 761:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 762:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Reads the current logic level on the pin output driver.
 763:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 764:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 765:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 766:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 767:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 768:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 769:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 770:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 771:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Logic level on the pin output driver
 772:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 773:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 774:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_ReadOut
 775:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 776:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 777:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_ReadOut(GPIO_PRT_Type* base, uint32_t pinNum)
 778:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 779:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 780:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 781:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (base->OUT >> pinNum) & CY_GPIO_OUT_MASK;
 782:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 783:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 784:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 785:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 786:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Set
 787:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 788:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 789:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Set a pin output to logic state high.
 790:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 791:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 792:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 793:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 794:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 795:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 796:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 797:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 798:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 799:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 800:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 801:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * void
 802:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 803:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 804:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Set
 805:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 806:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 807:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Set(GPIO_PRT_Type* base, uint32_t pinNum)
 808:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 809:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 810:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 811:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     base->OUT_SET = CY_GPIO_OUT_MASK << pinNum;
 812:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 813:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 814:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 815:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 816:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Clr
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 67


 817:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 818:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 819:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Set a pin output to logic state Low.
 820:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 821:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 822:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 823:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 824:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 825:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 826:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 827:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 828:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 829:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 830:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 831:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * void
 832:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 833:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 834:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Clr
 835:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 836:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 837:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Clr(GPIO_PRT_Type* base, uint32_t pinNum)
 838:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 839:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 840:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 841:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     base->OUT_CLR = CY_GPIO_OUT_MASK << pinNum;
 842:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 843:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 844:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 845:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 846:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Inv
 847:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 848:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 849:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Set a pin output logic state to the inverse of the current output
 850:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * logic state.
 851:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 852:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 853:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 854:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 855:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 856:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 857:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 858:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 859:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 860:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 861:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 862:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * void
 863:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 864:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 865:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Inv
 866:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 867:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 868:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Inv(GPIO_PRT_Type* base, uint32_t pinNum)
 869:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 870:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 871:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 872:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     base->OUT_INV = CY_GPIO_OUT_MASK << pinNum;
 873:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 68


 874:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 875:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 876:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 877:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetDrivemode
 878:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 879:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 880:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Configures the pin output buffer drive mode and input buffer enable.
 881:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 882:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The output buffer drive mode and input buffer enable are combined into a single
 883:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * parameter. The drive mode controls the behavior of the pin in general.
 884:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Enabling the input buffer allows the digital pin state to be read but also
 885:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * contributes to extra current consumption.
 886:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 887:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 888:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 889:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 890:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 891:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 892:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 893:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
 894:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive mode. Options are detailed in \ref group_gpio_driveModes macros
 895:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 896:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 897:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * void
 898:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 899:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
 900:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
 901:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
 902:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 903:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 904:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDrivemode
 905:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 906:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 907:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 908:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 909:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
 910:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
 911:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 912:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 913:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_DM_VALID(value));
 914:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 915:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = pinNum << CY_GPIO_DRIVE_MODE_OFFSET;
 916:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (base->CFG & ~(CY_GPIO_CFG_DM_MASK << pinLoc));
 917:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     base->CFG = tempReg | ((value & CY_GPIO_CFG_DM_MASK) << pinLoc);
 918:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 919:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 920:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 921:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 922:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetDrivemode
 923:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 924:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 925:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Returns the pin output buffer drive mode and input buffer enable state.
 926:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 927:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 928:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 929:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 930:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 69


 931:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 932:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 933:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 934:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive mode. Options are detailed in \ref group_gpio_driveModes macros
 935:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 936:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 937:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDrivemode
 938:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 939:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 940:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum)
 941:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 942:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 943:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 944:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (base->CFG >> (pinNum << CY_GPIO_DRIVE_MODE_OFFSET)) & CY_GPIO_CFG_DM_MASK;
 945:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 946:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 947:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 948:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 949:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVtrip
 950:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 951:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 952:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Configures the GPIO pin input buffer voltage threshold mode.
 953:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 954:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 955:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 956:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 957:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 958:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 959:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 960:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
 961:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin voltage threshold mode. Options are detailed in \ref group_gpio_vtrip macros
 962:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 963:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 964:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * void
 965:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 966:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
 967:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
 968:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
 969:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 970:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 971:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtrip
 972:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 973:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 974:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtrip(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 975:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 976:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
 977:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 978:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 979:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
 980:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 981:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = base->CFG_IN & ~(CY_GPIO_CFG_IN_VTRIP_SEL_MASK << pinNum);
 982:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     base->CFG_IN = tempReg | ((value & CY_GPIO_CFG_IN_VTRIP_SEL_MASK) << pinNum);
 983:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 984:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 985:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 986:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 987:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVtrip
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 70


 988:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 989:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 990:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Returns the pin input buffer voltage threshold mode.
 991:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 992:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 993:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 994:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 995:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 996:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 997:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 998:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 999:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin voltage threshold mode. Options are detailed in \ref group_gpio_vtrip macros
1000:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1001:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1002:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtrip
1003:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1004:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1005:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtrip(GPIO_PRT_Type* base, uint32_t pinNum)
1006:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1007:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1008:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1009:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (base->CFG_IN >> pinNum) & CY_GPIO_CFG_IN_VTRIP_SEL_MASK;
1010:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1011:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1012:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1013:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1014:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetSlewRate
1015:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1016:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1017:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Configures the pin output buffer slew rate.
1018:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1019:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1020:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1021:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1022:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1023:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1024:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1025:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1026:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin slew rate. Options are detailed in \ref group_gpio_slewRate macros
1027:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1028:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1029:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * void
1030:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1031:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1032:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1033:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1034:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1035:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1036:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetSlewRate
1037:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1038:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1039:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1040:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1041:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1042:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1043:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1044:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 71


1045:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1046:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = base->CFG_OUT & ~(CY_GPIO_CFG_OUT_SLOW_MASK << pinNum);
1047:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     base->CFG_OUT = tempReg | ((value & CY_GPIO_CFG_OUT_SLOW_MASK) << pinNum);
1048:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1049:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1050:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1051:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1052:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetSlewRate
1053:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1054:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1055:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Returns the pin output buffer slew rate.
1056:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1057:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1058:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1059:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1060:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1061:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1062:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1063:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1064:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin slew rate. Options are detailed in \ref group_gpio_slewRate macros
1065:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1066:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1067:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetSlewRate
1068:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1069:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1070:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum)
1071:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1072:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1073:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1074:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (base->CFG_OUT >> pinNum) & CY_GPIO_CFG_OUT_SLOW_MASK;
1075:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1076:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1077:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1078:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1079:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetDriveSel
1080:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1081:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1082:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Configures the pin output buffer drive strength.
1083:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1084:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1085:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1086:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1087:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1088:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1089:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1090:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1091:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive strength. Options are detailed in \ref group_gpio_driveStrength macros
1092:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1093:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1094:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * void
1095:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1096:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1097:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1098:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1099:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1100:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1101:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDriveSel
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 72


1102:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1103:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1104:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1105:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1106:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1107:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1108:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1109:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1110:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_DRIVE_SEL_VALID(value));
1111:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1112:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = (uint32_t)(pinNum << 1u) + CY_GPIO_CFG_OUT_DRIVE_OFFSET;
1113:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = base->CFG_OUT & ~(CY_GPIO_CFG_OUT_DRIVE_SEL_MASK << pinLoc);
1114:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     base->CFG_OUT = tempReg | ((value & CY_GPIO_CFG_OUT_DRIVE_SEL_MASK) << pinLoc);
1115:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1116:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1117:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1118:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1119:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetDriveSel
1120:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1121:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1122:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Returns the pin output buffer drive strength.
1123:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1124:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1125:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1126:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1127:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1128:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1129:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1130:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1131:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive strength. Options are detailed in \ref group_gpio_driveStrength macros
1132:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1133:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1134:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDriveSel
1135:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1136:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1137:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum)
1138:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1139:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1140:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1141:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return ((base->CFG_OUT >> ((uint32_t)(pinNum << 1u) + CY_GPIO_CFG_OUT_DRIVE_OFFSET)) 
1142:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****             & CY_GPIO_CFG_OUT_DRIVE_SEL_MASK);
1143:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1144:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1145:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_gpio */
1146:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1147:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
1148:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_sio
1149:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
1150:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
1151:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1152:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1153:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVregEn
1154:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1155:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1156:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Configures the SIO pin pair output buffer regulation mode.
1157:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1158:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 73


1159:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1160:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1161:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1162:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1163:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1164:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1165:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1166:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1167:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair output buffer regulator mode. Options are detailed in \ref group_gpio_sioVreg macros
1168:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1169:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1170:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * void
1171:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1172:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1173:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1174:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1175:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1176:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1177:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVregEn
1178:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1179:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1180:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVregEn(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1181:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1182:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1183:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1184:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1185:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1186:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1187:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1188:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = (pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET;
1189:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = base->CFG_SIO & ~(CY_GPIO_VREG_EN_MASK << pinLoc);
1190:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     base->CFG_SIO = tempReg | ((value & CY_GPIO_VREG_EN_MASK) << pinLoc);
1191:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1192:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1193:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1194:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1195:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVregEn
1196:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1197:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1198:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Returns the SIO pin pair output buffer regulation mode.
1199:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1200:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1201:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1202:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1203:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1204:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1205:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1206:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1207:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1208:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1209:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair output buffer regulator mode. Options are detailed in \ref group_gpio_sioVreg macros
1210:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1211:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1212:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVregEn
1213:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1214:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1215:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVregEn(GPIO_PRT_Type* base, uint32_t pinNum)
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 74


1216:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1217:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1218:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1219:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (base->CFG_SIO >> ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET)) & CY_
1220:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1221:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1222:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1223:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1224:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetIbufMode
1225:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1226:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1227:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Configures the SIO pin pair input buffer mode.
1228:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1229:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1230:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1231:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1232:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1233:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1234:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1235:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1236:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1237:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1238:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer mode. Options are detailed in \ref group_gpio_sioIbuf macros
1239:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1240:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1241:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * void
1242:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1243:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1244:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1245:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1246:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1247:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1248:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetIbufMode
1249:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1250:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1251:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1252:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1253:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1254:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1255:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1256:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1257:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1258:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1259:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_IBUF_SHIFT;
1260:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (base->CFG_SIO & ~(CY_GPIO_IBUF_MASK << pinLoc));
1261:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     base->CFG_SIO = tempReg | ((value & CY_GPIO_IBUF_MASK) << pinLoc);
1262:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1263:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1264:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1265:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1266:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetIbufMode
1267:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1268:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1269:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Returns the SIO pin pair input buffer mode.
1270:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1271:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1272:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 75


1273:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1274:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1275:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1276:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1277:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1278:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1279:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1280:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer mode. Options are detailed in \ref group_gpio_sioIbuf macros
1281:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1282:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1283:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetIbufMode
1284:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1285:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1286:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum)
1287:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1288:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1289:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1290:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (base->CFG_SIO >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_
1291:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1292:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1293:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1294:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1295:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVtripSel
1296:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1297:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1298:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Configures the SIO pin pair input buffer trip point.
1299:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1300:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1301:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1302:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1303:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1304:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1305:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1306:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1307:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1308:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1309:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer trip point. Options are detailed in \ref group_gpio_sioVtrip macros
1310:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1311:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1312:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * void
1313:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1314:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1315:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1316:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1317:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1318:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1319:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtripSel
1320:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1321:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1322:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1323:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1324:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1325:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1326:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1327:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1328:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1329:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 76


1330:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_VTRIP_SEL_SH
1331:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (base->CFG_SIO & ~(CY_GPIO_VTRIP_SEL_MASK << pinLoc));
1332:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     base->CFG_SIO = tempReg | ((value & CY_GPIO_VTRIP_SEL_MASK) << pinLoc);
1333:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1334:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1335:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1336:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1337:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVtripSel
1338:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1339:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1340:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Returns the SIO pin pair input buffer trip point.
1341:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1342:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1343:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1344:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1345:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1346:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1347:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1348:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1349:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1350:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1351:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer trip point. Options are detailed in \ref group_gpio_sioVtrip macros
1352:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1353:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1354:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtripSel
1355:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1356:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1357:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum)
1358:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1359:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1360:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1361:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (base->CFG_SIO >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_
1362:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1363:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1364:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1365:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1366:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVrefSel
1367:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1368:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1369:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Configures the SIO reference voltage for the input buffer trip point.
1370:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1371:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1372:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1373:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1374:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1375:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1376:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1377:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1378:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1379:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1380:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVref macros
1381:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1382:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1383:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * void
1384:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1385:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1386:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 77


1387:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1388:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1389:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1390:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVrefSel
1391:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1392:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1393:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1394:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1395:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1396:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1397:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1398:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1399:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VREF_SEL_VALID(value));
1400:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1401:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_VREF_SEL_SHI
1402:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (base->CFG_SIO & ~(CY_GPIO_VREF_SEL_MASK << pinLoc));
1403:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     base->CFG_SIO = tempReg | ((value & CY_GPIO_VREF_SEL_MASK) << pinLoc);
1404:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1405:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1406:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1407:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1408:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVrefSel
1409:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1410:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1411:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Returns the SIO reference voltage for the input buffer trip point.
1412:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1413:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1414:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1415:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1416:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1417:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1418:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1419:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1420:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1421:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1422:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVref macros
1423:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1424:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1425:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVrefSel
1426:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1427:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1428:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum)
1429:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1430:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1431:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1432:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (base->CFG_SIO >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_
1433:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1434:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1435:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1436:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1437:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVohSel
1438:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1439:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1440:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Configures the regulated output reference multiplier for the SIO pin pair.
1441:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1442:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The regulated output reference controls both the output level of digital output
1443:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * pin and the input trip point of digital input pin in the SIO pair.
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 78


1444:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1445:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1446:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1447:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1448:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1449:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1450:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1451:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1452:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1453:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1454:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVoh macros
1455:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1456:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1457:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * void
1458:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1459:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1460:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1461:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1462:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1463:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1464:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVohSel
1465:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1466:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1467:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVohSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1468:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1469:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1470:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1471:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1472:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1473:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VOH_SEL_VALID(value));
1474:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1475:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_VOH_SEL_SHIF
1476:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (base->CFG_SIO & ~(CY_GPIO_VOH_SEL_MASK << pinLoc));
1477:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     base->CFG_SIO = tempReg | ((value & CY_GPIO_VOH_SEL_MASK) << pinLoc);
1478:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1479:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1480:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1481:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1482:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVohSel
1483:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1484:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1485:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Returns the regulated output reference multiplier for the SIO pin pair.
1486:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1487:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1488:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1489:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1490:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1491:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1492:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1493:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1494:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1495:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1496:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVoh macros
1497:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1498:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1499:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVohSel
1500:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 79


1501:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1502:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVohSel(GPIO_PRT_Type* base, uint32_t pinNum)
1503:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1504:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1505:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1506:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (base->CFG_SIO >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_
1507:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1508:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1509:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_sio */
1510:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1511:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
1512:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_interrupt
1513:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
1514:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
1515:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1516:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1517:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetInterruptStatus
1518:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1519:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1520:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Returns the current unmasked interrupt state of the pin.
1521:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1522:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The core processor's NVIC is triggered by the masked interrupt bits. This 
1523:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * function allows reading the unmasked interrupt state. Whether the bit
1524:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * positions actually trigger the interrupt are defined by the interrupt mask bits.
1525:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1526:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1527:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1528:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1529:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1530:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1531:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Bit position 8 is the routed pin through the port glitch filter.
1532:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1533:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1534:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 0 = Pin interrupt condition not detected
1535:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 1 = Pin interrupt condition detected
1536:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1537:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1538:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_GetInterruptStatus
1539:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1540:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1541:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptStatus(GPIO_PRT_Type* base, uint32_t pinNum)
1542:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1543:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_FILTER_PIN_VALID(pinNum));
1544:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1545:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (base->INTR >> pinNum) & CY_GPIO_INTR_STATUS_MASK;
1546:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1547:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1548:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1549:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1550:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_ClearInterrupt
1551:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1552:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1553:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Clears the triggered pin interrupt.
1554:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1555:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1556:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1557:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 80


1558:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1559:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1560:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Bit position 8 is the routed pin through the port glitch filter.
1561:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1562:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1563:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * void
1564:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1565:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1566:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_ClearInterrupt
1567:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1568:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1569:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_ClearInterrupt(GPIO_PRT_Type* base, uint32_t pinNum)
1570:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1571:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_FILTER_PIN_VALID(pinNum));
1572:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1573:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     /* Any INTR MMIO registers AHB clearing must be preceded with an AHB read access */
1574:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     (void)base->INTR;
 106              		.loc 4 1574 0
 107 0002 0B4B     		ldr	r3, .L9
 108 0004 5A69     		ldr	r2, [r3, #20]
1575:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1576:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     base->INTR = CY_GPIO_INTR_STATUS_MASK << pinNum;
 109              		.loc 4 1576 0
 110 0006 1022     		movs	r2, #16
 111 0008 5A61     		str	r2, [r3, #20]
1577:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1578:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     /* This read ensures that the initial write has been flushed out to the hardware */
1579:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     (void)base->INTR;
 112              		.loc 4 1579 0
 113 000a 5B69     		ldr	r3, [r3, #20]
 114              	.LVL7:
 115              	.LBE43:
 116              	.LBE42:
  97:low_power.c   ****     /* Clear the GPIO interrupt*/
  98:low_power.c   ****     Cy_GPIO_ClearInterrupt(Advertise_0_PORT,Advertise_0_NUM);
  99:low_power.c   ****     NVIC_ClearPendingIRQ(isr_gpio_cfg.intrSrc);  
 117              		.loc 1 99 0
 118 000c 094B     		ldr	r3, .L9+4
 119 000e B3F90030 		ldrsh	r3, [r3]
 120              	.LVL8:
 121              	.LBB44:
 122              	.LBB45:
1761:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 123              		.loc 3 1761 0
 124 0012 002B     		cmp	r3, #0
 125 0014 09DB     		blt	.L7
 126              		.loc 3 1763 0
 127 0016 5A09     		lsrs	r2, r3, #5
 128 0018 03F01F03 		and	r3, r3, #31
 129              	.LVL9:
 130 001c 0121     		movs	r1, #1
 131 001e 01FA03F3 		lsl	r3, r1, r3
 132 0022 6032     		adds	r2, r2, #96
 133 0024 0449     		ldr	r1, .L9+8
 134 0026 41F82230 		str	r3, [r1, r2, lsl #2]
 135              	.L7:
 136              	.LVL10:
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 81


 137              	.LBE45:
 138              	.LBE44:
 100:low_power.c   ****     
 101:low_power.c   ****     /* Restart BLE advertisement */
 102:low_power.c   ****     RestartBleAdvertisement();
 139              		.loc 1 102 0
 140 002a FFF7FEFF 		bl	RestartBleAdvertisement
 141              	.LVL11:
 142 002e 08BD     		pop	{r3, pc}
 143              	.L10:
 144              		.align	2
 145              	.L9:
 146 0030 00003240 		.word	1077018624
 147 0034 00000000 		.word	isr_gpio_cfg
 148 0038 00E100E0 		.word	-536813312
 149              		.cfi_endproc
 150              	.LFE633:
 151              		.size	isrGPIO, .-isrGPIO
 152              		.section	.text.InitLowPower,"ax",%progbits
 153              		.align	2
 154              		.global	InitLowPower
 155              		.thumb
 156              		.thumb_func
 157              		.type	InitLowPower, %function
 158              	InitLowPower:
 159              	.LFB634:
 103:low_power.c   **** }
 104:low_power.c   **** 
 105:low_power.c   **** /*******************************************************************************
 106:low_power.c   **** * Function Name: void InitLowPower(void)
 107:low_power.c   **** ********************************************************************************
 108:low_power.c   **** *
 109:low_power.c   **** * Summary:
 110:low_power.c   **** *  Initializes the components used for low power functions
 111:low_power.c   **** *    
 112:low_power.c   **** *  Parameters:
 113:low_power.c   **** *  None
 114:low_power.c   **** *
 115:low_power.c   **** * Return:
 116:low_power.c   **** *  None
 117:low_power.c   **** *
 118:low_power.c   **** **********************************************************************************/
 119:low_power.c   **** void InitLowPower(void)
 120:low_power.c   **** {
 160              		.loc 1 120 0
 161              		.cfi_startproc
 162              		@ args = 0, pretend = 0, frame = 0
 163              		@ frame_needed = 0, uses_anonymous_args = 0
 164 0000 10B5     		push	{r4, lr}
 165              		.cfi_def_cfa_offset 8
 166              		.cfi_offset 4, -8
 167              		.cfi_offset 14, -4
 121:low_power.c   ****     /* Start MCDWT Counter0 */
 122:low_power.c   ****     Cy_MCWDT_Init(MCWDT_HW, &MCWDT_config);
 168              		.loc 1 122 0
 169 0002 254C     		ldr	r4, .L17
 170 0004 2549     		ldr	r1, .L17+4
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 82


 171 0006 2046     		mov	r0, r4
 172 0008 FFF7FEFF 		bl	Cy_MCWDT_Init
 173              	.LVL12:
 174              	.LBB46:
 175              	.LBB47:
 983:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** }
 984:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 985:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 986:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** /*******************************************************************************
 987:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * Function Name: Cy_MCWDT_SetInterrupt
 988:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** ****************************************************************************//**
 989:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 990:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  Sets MCWDT interrupt sources in the interrupt request register.
 991:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 992:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \param base
 993:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  The base pointer to a structure that describes registers.
 994:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 995:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \param counters
 996:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  OR of all interrupt sources to set. See the \ref CY_MCWDT_CTR0, CY_MCWDT_CTR1, and
 997:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  CY_MCWDT_CTR2  macros.
 998:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
 999:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *******************************************************************************/
1000:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** __STATIC_INLINE void Cy_MCWDT_SetInterrupt(MCWDT_STRUCT_Type *base, uint32_t counters)
1001:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** {
1002:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     CY_ASSERT_L2(CY_MCWDT_IS_CNTS_MASK_VALID(counters));
1003:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
1004:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     base->MCWDT_INTR_SET = counters;
1005:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** }
1006:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
1007:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
1008:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** /*******************************************************************************
1009:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * Function Name: Cy_MCWDT_GetInterruptMask
1010:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** ****************************************************************************//**
1011:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
1012:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * Returns the CWDT interrupt mask register. This register specifies which bits
1013:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * from the MCWDT interrupt request register will trigger an interrupt event.
1014:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
1015:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \param base
1016:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  The base pointer to a structure that describes registers.
1017:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
1018:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \return
1019:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  The OR'd state of the interrupt masks. See the \ref CY_MCWDT_CTR0, CY_MCWDT_CTR1, and
1020:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  CY_MCWDT_CTR2  macros.
1021:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
1022:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *******************************************************************************/
1023:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** __STATIC_INLINE uint32_t Cy_MCWDT_GetInterruptMask(MCWDT_STRUCT_Type const *base)
1024:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** {
1025:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     return (base->MCWDT_INTR_MASK);
1026:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** }
1027:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
1028:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
1029:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** /*******************************************************************************
1030:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * Function Name: Cy_MCWDT_SetInterruptMask
1031:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** ****************************************************************************//**
1032:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
1033:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * Writes MCWDT interrupt mask register. This register configures which bits
1034:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** * from MCWDT interrupt request register will trigger an interrupt event.
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 83


1035:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
1036:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \param base
1037:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  The base pointer to a structure that describes registers.
1038:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
1039:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  \param counters
1040:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  OR of all interrupt masks to set. See \ref CY_MCWDT_CTR0, CY_MCWDT_CTR1, and
1041:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *  CY_MCWDT_CTR2  macros.
1042:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *
1043:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** *******************************************************************************/
1044:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** __STATIC_INLINE void Cy_MCWDT_SetInterruptMask(MCWDT_STRUCT_Type *base, uint32_t counters)
1045:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** {
1046:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     CY_ASSERT_L2(CY_MCWDT_IS_CNTS_MASK_VALID(counters));
1047:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     
1048:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h ****     base->MCWDT_INTR_MASK = counters;
 176              		.loc 2 1048 0
 177 000c 0123     		movs	r3, #1
 178 000e 2362     		str	r3, [r4, #32]
 179              	.LVL13:
 180              	.LBE47:
 181              	.LBE46:
 123:low_power.c   ****     /* Enable the interrupts for MCDWT Counter0 only */
 124:low_power.c   ****     Cy_MCWDT_SetInterruptMask(MCWDT_HW, CY_MCWDT_CTR0);
 125:low_power.c   ****     
 126:low_power.c   ****     /* Initialize and enable MCWDT interrupt */
 127:low_power.c   ****     Cy_SysInt_Init(&isr_MCWDT_cfg,IsrMcwdt);
 182              		.loc 1 127 0
 183 0010 234C     		ldr	r4, .L17+8
 184 0012 2449     		ldr	r1, .L17+12
 185 0014 2046     		mov	r0, r4
 186 0016 FFF7FEFF 		bl	Cy_SysInt_Init
 187              	.LVL14:
 128:low_power.c   ****     NVIC_ClearPendingIRQ(isr_MCWDT_cfg.intrSrc);
 188              		.loc 1 128 0
 189 001a B4F90030 		ldrsh	r3, [r4]
 190              	.LVL15:
 191              	.LBB48:
 192              	.LBB49:
1761:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 193              		.loc 3 1761 0
 194 001e 002B     		cmp	r3, #0
 195 0020 08DB     		blt	.L12
 196              		.loc 3 1763 0
 197 0022 5A09     		lsrs	r2, r3, #5
 198 0024 03F01F00 		and	r0, r3, #31
 199 0028 0121     		movs	r1, #1
 200 002a 8140     		lsls	r1, r1, r0
 201 002c 6032     		adds	r2, r2, #96
 202 002e 1E48     		ldr	r0, .L17+16
 203 0030 40F82210 		str	r1, [r0, r2, lsl #2]
 204              	.L12:
 205              	.LVL16:
 206              	.LBE49:
 207              	.LBE48:
 208              	.LBB50:
 209              	.LBB51:
1672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 210              		.loc 3 1672 0
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 84


 211 0034 002B     		cmp	r3, #0
 212 0036 08DB     		blt	.L13
1674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
 213              		.loc 3 1674 0
 214 0038 5909     		lsrs	r1, r3, #5
 215 003a 03F01F03 		and	r3, r3, #31
 216              	.LVL17:
 217 003e 0122     		movs	r2, #1
 218 0040 02FA03F3 		lsl	r3, r2, r3
 219 0044 184A     		ldr	r2, .L17+16
 220 0046 42F82130 		str	r3, [r2, r1, lsl #2]
 221              	.L13:
 222              	.LVL18:
 223              	.LBE51:
 224              	.LBE50:
 225              	.LBB52:
 226              	.LBB53:
 370:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 227              		.loc 2 370 0
 228 004a 134A     		ldr	r2, .L17
 229 004c 5369     		ldr	r3, [r2, #20]
 230 004e 43F00103 		orr	r3, r3, #1
 231 0052 5361     		str	r3, [r2, #20]
 372:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** }
 232              		.loc 2 372 0
 233 0054 0020     		movs	r0, #0
 234 0056 FFF7FEFF 		bl	Cy_SysLib_DelayUs
 235              	.LVL19:
 236              	.LBE53:
 237              	.LBE52:
 129:low_power.c   ****     NVIC_EnableIRQ((IRQn_Type)isr_MCWDT_cfg.intrSrc);
 130:low_power.c   ****     
 131:low_power.c   ****     /* Start MCDWT Counter0 */
 132:low_power.c   ****     Cy_MCWDT_Enable(MCWDT_HW, MCWDT_ENABLED_CTRS_MASK,0u);
 133:low_power.c   ****     
 134:low_power.c   ****     /* Initialize and enable the GPIO interrupt assigned to CM4 */
 135:low_power.c   ****     Cy_SysInt_Init(&isr_gpio_cfg,isrGPIO);
 238              		.loc 1 135 0
 239 005a 144C     		ldr	r4, .L17+20
 240 005c 1449     		ldr	r1, .L17+24
 241 005e 2046     		mov	r0, r4
 242 0060 FFF7FEFF 		bl	Cy_SysInt_Init
 243              	.LVL20:
 136:low_power.c   ****     NVIC_ClearPendingIRQ(isr_gpio_cfg.intrSrc);
 244              		.loc 1 136 0
 245 0064 B4F90030 		ldrsh	r3, [r4]
 246              	.LVL21:
 247              	.LBB54:
 248              	.LBB55:
1761:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 249              		.loc 3 1761 0
 250 0068 002B     		cmp	r3, #0
 251 006a 08DB     		blt	.L14
 252              		.loc 3 1763 0
 253 006c 5A09     		lsrs	r2, r3, #5
 254 006e 03F01F00 		and	r0, r3, #31
 255 0072 0121     		movs	r1, #1
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 85


 256 0074 8140     		lsls	r1, r1, r0
 257 0076 6032     		adds	r2, r2, #96
 258 0078 0B48     		ldr	r0, .L17+16
 259 007a 40F82210 		str	r1, [r0, r2, lsl #2]
 260              	.L14:
 261              	.LVL22:
 262              	.LBE55:
 263              	.LBE54:
 264              	.LBB56:
 265              	.LBB57:
1672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 266              		.loc 3 1672 0
 267 007e 002B     		cmp	r3, #0
 268 0080 08DB     		blt	.L11
1674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
 269              		.loc 3 1674 0
 270 0082 5909     		lsrs	r1, r3, #5
 271 0084 03F01F03 		and	r3, r3, #31
 272              	.LVL23:
 273 0088 0122     		movs	r2, #1
 274 008a 02FA03F3 		lsl	r3, r2, r3
 275 008e 064A     		ldr	r2, .L17+16
 276 0090 42F82130 		str	r3, [r2, r1, lsl #2]
 277              	.LVL24:
 278              	.L11:
 279 0094 10BD     		pop	{r4, pc}
 280              	.L18:
 281 0096 00BF     		.align	2
 282              	.L17:
 283 0098 00022640 		.word	1076232704
 284 009c 00000000 		.word	MCWDT_config
 285 00a0 00000000 		.word	isr_MCWDT_cfg
 286 00a4 00000000 		.word	IsrMcwdt
 287 00a8 00E100E0 		.word	-536813312
 288 00ac 00000000 		.word	isr_gpio_cfg
 289 00b0 00000000 		.word	isrGPIO
 290              	.LBE57:
 291              	.LBE56:
 292              		.cfi_endproc
 293              	.LFE634:
 294              		.size	InitLowPower, .-InitLowPower
 295              		.section	.text.HandleLowPowerMode,"ax",%progbits
 296              		.align	2
 297              		.global	HandleLowPowerMode
 298              		.thumb
 299              		.thumb_func
 300              		.type	HandleLowPowerMode, %function
 301              	HandleLowPowerMode:
 302              	.LFB635:
 137:low_power.c   ****     NVIC_EnableIRQ((IRQn_Type)isr_gpio_cfg.intrSrc);
 138:low_power.c   **** }
 139:low_power.c   **** 
 140:low_power.c   **** /*******************************************************************************
 141:low_power.c   **** * Function Name: void HandleLowPowerMode(void)
 142:low_power.c   **** ********************************************************************************
 143:low_power.c   **** *
 144:low_power.c   **** * Summary:
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 86


 145:low_power.c   **** *  Evaluates the status of the system and enters low power mode if the conditions
 146:low_power.c   **** *  permit
 147:low_power.c   **** *
 148:low_power.c   **** *  Parameters:
 149:low_power.c   **** *  None
 150:low_power.c   **** *
 151:low_power.c   **** * Return:
 152:low_power.c   **** *  None
 153:low_power.c   **** *
 154:low_power.c   **** **********************************************************************************/
 155:low_power.c   **** 
 156:low_power.c   **** void HandleLowPowerMode(void)
 157:low_power.c   **** {
 303              		.loc 1 157 0
 304              		.cfi_startproc
 305              		@ args = 0, pretend = 0, frame = 0
 306              		@ frame_needed = 0, uses_anonymous_args = 0
 307 0000 08B5     		push	{r3, lr}
 308              		.cfi_def_cfa_offset 8
 309              		.cfi_offset 3, -8
 310              		.cfi_offset 14, -4
 158:low_power.c   ****     /* Make sure that BLE and CapSense are ready to enter low power mode */
 159:low_power.c   ****     if((IsBleReadyForLowPowerMode() == true)&&
 311              		.loc 1 159 0
 312 0002 FFF7FEFF 		bl	IsBleReadyForLowPowerMode
 313              	.LVL25:
 314 0006 0028     		cmp	r0, #0
 315 0008 40D0     		beq	.L19
 160:low_power.c   ****        (IsCapSenseReadyForLowPowerMode()== true))
 316              		.loc 1 160 0 discriminator 1
 317 000a FFF7FEFF 		bl	IsCapSenseReadyForLowPowerMode
 318              	.LVL26:
 159:low_power.c   ****        (IsCapSenseReadyForLowPowerMode()== true))
 319              		.loc 1 159 0 discriminator 1
 320 000e 0028     		cmp	r0, #0
 321 0010 3CD0     		beq	.L19
 161:low_power.c   ****     {
 162:low_power.c   ****         /* Disable MCDWT Counter0 to prevent periodic wake-ups if none of the
 163:low_power.c   ****            status LEDs need periodic toggle */
 164:low_power.c   ****         if(IsLEDperiodicToggleActive() == false)
 322              		.loc 1 164 0
 323 0012 FFF7FEFF 		bl	IsLEDperiodicToggleActive
 324              	.LVL27:
 325 0016 C8B9     		cbnz	r0, .L21
 326              	.LVL28:
 327              	.LBB58:
 328              	.LBB59:
 411:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 329              		.loc 2 411 0
 330 0018 1D4A     		ldr	r2, .L24
 331 001a 5369     		ldr	r3, [r2, #20]
 332 001c 23F00103 		bic	r3, r3, #1
 333 0020 5361     		str	r3, [r2, #20]
 413:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** }
 334              		.loc 2 413 0
 335 0022 FFF7FEFF 		bl	Cy_SysLib_DelayUs
 336              	.LVL29:
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 87


 337              	.LBE59:
 338              	.LBE58:
 165:low_power.c   ****         {
 166:low_power.c   ****             Cy_MCWDT_Disable(MCWDT_HW, MCWDT_ENABLED_CTRS_MASK,0u);
 167:low_power.c   ****             NVIC_DisableIRQ((IRQn_Type)isr_MCWDT_cfg.intrSrc);
 339              		.loc 1 167 0
 340 0026 1B4B     		ldr	r3, .L24+4
 341 0028 B3F90030 		ldrsh	r3, [r3]
 342              	.LVL30:
 343              	.LBB60:
 344              	.LBB61:
1708:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 345              		.loc 3 1708 0
 346 002c 002B     		cmp	r3, #0
 347 002e 0DDB     		blt	.L21
1710:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __DSB();
 348              		.loc 3 1710 0
 349 0030 5A09     		lsrs	r2, r3, #5
 350 0032 03F01F03 		and	r3, r3, #31
 351              	.LVL31:
 352 0036 0121     		movs	r1, #1
 353 0038 01FA03F3 		lsl	r3, r1, r3
 354 003c 2032     		adds	r2, r2, #32
 355 003e 1649     		ldr	r1, .L24+8
 356 0040 41F82230 		str	r3, [r1, r2, lsl #2]
 357              	.LBB62:
 358              	.LBB63:
 359              		.file 5 "Generated_Source\\PSoC6\\pdl\\cmsis/include/cmsis_gcc.h"
   1:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**************************************************************************//**
   2:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @version  V5.0.1
   5:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @date     02. February 2017
   6:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  ******************************************************************************/
   7:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /*
   8:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  10:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  12:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  16:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  18:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * limitations under the License.
  23:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
  24:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  25:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  28:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic push
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 88


  30:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  34:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  35:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __ASM
  36:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __ASM                     __asm
  37:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  38:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __INLINE
  39:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __INLINE                  inline
  40:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  41:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  42:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __STATIC_INLINE           static inline
  43:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  44:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  45:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __NO_RETURN               __attribute__((noreturn))
  46:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  47:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __USED
  48:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __USED                    __attribute__((used))
  49:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  50:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __WEAK
  51:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __WEAK                    __attribute__((weak))
  52:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  53:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32
  54:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic push
  55:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wpacked"
  56:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wattributes"
  57:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  58:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic pop
  59:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)     (((struct T_UINT32 *)(x))->v)
  60:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  61:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __ALIGNED
  62:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __ALIGNED(x)              __attribute__((aligned(x)))
  63:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  64:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __PACKED
  65:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __PACKED                  __attribute__((packed, aligned(1)))
  66:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  67:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  68:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __PACKED_STRUCT           struct __attribute__((packed, aligned(1)))
  69:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  70:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  71:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  72:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  73:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  74:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  75:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   @{
  76:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
  77:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  78:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
  79:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  80:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  81:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
  82:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
  83:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __enable_irq(void)
  84:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
  85:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  86:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 89


  87:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  88:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  89:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
  90:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  91:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  92:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
  93:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
  94:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __disable_irq(void)
  95:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
  96:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  97:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
  98:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  99:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 100:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 101:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Control Register
 102:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 103:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Control Register value
 104:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 105:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_CONTROL(void)
 106:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 107:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 108:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 109:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 110:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 111:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 112:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 113:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 114:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 115:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 116:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 117:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 118:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               non-secure Control Register value
 119:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 120:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_CONTROL_NS(void)
 121:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 122:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 123:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 124:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 125:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 126:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 127:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 128:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 129:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 130:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 131:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Control Register
 132:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 133:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 134:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 135:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_CONTROL(uint32_t control)
 136:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 137:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 138:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 139:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 140:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 141:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 142:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 143:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 90


 144:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 145:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 146:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 147:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_CONTROL_NS(uint32_t control)
 148:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 149:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 150:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 151:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 152:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 153:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 154:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 155:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get IPSR Register
 156:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 157:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               IPSR Register value
 158:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 159:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_IPSR(void)
 160:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 161:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 162:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 163:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 164:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 165:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 166:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 167:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 168:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 169:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get APSR Register
 170:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 171:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               APSR Register value
 172:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 173:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_APSR(void)
 174:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 175:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 176:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 177:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 178:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 179:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 180:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 181:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 182:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 183:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get xPSR Register
 184:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 185:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               xPSR Register value
 186:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 187:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_xPSR(void)
 188:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 189:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 190:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 191:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 192:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 193:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 194:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 195:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 196:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 197:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 198:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 199:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               PSP Register value
 200:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 91


 201:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PSP(void)
 202:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 203:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 204:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 205:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 206:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 207:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 208:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 209:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 210:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 211:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 212:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 213:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 214:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               PSP Register value
 215:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 216:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PSP_NS(void)
 217:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 218:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 219:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 220:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 221:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 222:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 223:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 224:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 225:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 226:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 227:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 228:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 229:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 230:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 231:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 232:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 233:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 234:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 235:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 236:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 237:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 238:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 239:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 240:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 241:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 242:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 243:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 244:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 245:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 246:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 247:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 248:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 249:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 250:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 251:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 252:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 253:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               MSP Register value
 254:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 255:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_MSP(void)
 256:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 257:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 92


 258:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 259:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 260:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 261:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 262:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 263:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 264:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 265:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 266:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 267:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 268:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               MSP Register value
 269:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 270:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_MSP_NS(void)
 271:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 272:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 273:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 274:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 275:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 276:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 277:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 278:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 279:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 280:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 281:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 282:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 283:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 284:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 285:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 286:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 287:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 288:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 289:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 290:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 291:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 292:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 293:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 294:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 295:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 296:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 297:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 298:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 299:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 300:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 301:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 302:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 303:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 304:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 305:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Priority Mask
 306:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 307:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Priority Mask value
 308:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 309:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 310:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 311:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 312:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 313:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 314:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 93


 315:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 316:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 317:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 318:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 319:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 320:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 321:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 322:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Priority Mask value
 323:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 324:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PRIMASK_NS(void)
 325:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 326:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 327:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 328:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) );
 329:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 330:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 331:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 332:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 333:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 334:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 335:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Priority Mask
 336:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 337:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 338:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 339:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 340:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 341:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 342:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 343:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 344:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 345:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 346:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 347:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 348:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 349:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 350:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 351:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 352:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 353:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 354:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 355:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 356:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 357:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 358:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 359:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 360:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 361:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 362:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Enable FIQ
 363:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 364:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 365:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 366:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __enable_fault_irq(void)
 367:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 368:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 369:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 370:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 371:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 94


 372:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 373:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Disable FIQ
 374:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 375:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 376:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 377:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __disable_fault_irq(void)
 378:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 379:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 380:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 381:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 382:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 383:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 384:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Base Priority
 385:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 386:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Base Priority register value
 387:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 388:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_BASEPRI(void)
 389:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 390:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 391:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 392:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 393:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 394:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 395:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 396:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 397:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 398:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 399:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 400:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 401:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Base Priority register value
 402:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 403:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_BASEPRI_NS(void)
 404:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 405:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 406:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 407:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 408:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 409:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 410:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 411:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 412:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 413:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 414:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Base Priority
 415:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 416:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 417:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 418:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_BASEPRI(uint32_t basePri)
 419:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 420:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 421:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 422:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 423:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 424:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 425:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 426:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 427:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 428:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 95


 429:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 430:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 431:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 432:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 433:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 434:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 435:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 436:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 437:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 438:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 439:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 440:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 441:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 442:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 443:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t basePri)
 444:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 445:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 446:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 447:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 448:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 449:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 450:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Fault Mask
 451:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 452:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Fault Mask register value
 453:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 454:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 455:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 456:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 457:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 458:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 459:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 460:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 461:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 462:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 463:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 464:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 465:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 466:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 467:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Fault Mask register value
 468:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 469:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 470:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 471:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 472:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 473:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 474:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 475:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 476:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 477:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 478:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 479:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 480:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Fault Mask
 481:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 482:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 483:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 484:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 485:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 96


 486:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 487:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 488:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 489:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 490:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 491:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 492:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 493:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 494:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 495:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 496:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 497:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 498:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 499:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 500:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 501:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 502:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 503:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 504:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 505:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 506:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 507:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 508:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 509:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 510:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 511:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 512:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 513:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               PSPLIM Register value
 514:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 515:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PSPLIM(void)
 516:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 517:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 518:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 519:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 520:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 521:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 522:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 523:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 524:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 525:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 526:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 527:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 528:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 529:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               PSPLIM Register value
 530:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 531:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PSPLIM_NS(void)
 532:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 533:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 534:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 535:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 536:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 537:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 538:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 539:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 540:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 541:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 542:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 97


 543:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 544:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 545:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 546:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 547:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 548:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 549:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 550:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 551:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 552:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 553:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 554:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 555:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 556:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 557:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 558:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 559:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 560:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 561:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 562:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 563:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 564:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 565:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 566:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 567:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 568:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 569:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               MSPLIM Register value
 570:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 571:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_MSPLIM(void)
 572:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 573:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 574:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 575:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 576:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 577:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 578:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 579:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 580:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 581:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 582:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 583:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 584:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 585:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 586:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               MSPLIM Register value
 587:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 588:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_MSPLIM_NS(void)
 589:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 590:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 591:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 592:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 593:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 594:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 595:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 596:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 597:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 598:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 599:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 98


 600:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 601:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 602:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 603:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 604:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 605:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 606:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 607:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 608:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 609:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 610:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 611:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 612:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 613:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 614:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 615:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 616:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 617:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 618:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 619:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 620:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 621:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 622:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 623:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 624:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 625:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 626:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 627:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 628:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 629:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 630:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get FPSCR
 631:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 632:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 633:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 634:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_FPSCR(void)
 635:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 636:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 637:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 638:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 639:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 640:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 641:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 642:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 643:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****    return(0U);
 644:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 645:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 646:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 647:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 648:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 649:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set FPSCR
 650:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 651:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 652:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 653:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 654:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 655:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 656:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 99


 657:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 658:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 659:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)fpscr;
 660:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 661:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 662:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 663:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 664:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 665:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 666:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 667:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 668:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 669:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 670:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 671:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 672:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 673:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Access to dedicated instructions
 674:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   @{
 675:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** */
 676:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 677:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 678:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 679:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 680:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 681:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 682:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 683:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 684:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 685:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 686:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 687:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 688:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 689:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 690:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 691:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   No Operation
 692:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 693:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 694:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 695:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** //{
 696:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** //  __ASM volatile ("nop");
 697:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** //}
 698:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")       /* This implementation gen
 699:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 700:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 701:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 702:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 703:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 704:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 705:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** //{
 706:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** //  __ASM volatile ("wfi");
 707:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** //}
 708:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")       /* This implementation gen
 709:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 710:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 711:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 712:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Wait For Event
 713:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 100


 714:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 715:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 716:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
 717:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** //{
 718:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** //  __ASM volatile ("wfe");
 719:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** //}
 720:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")       /* This implementation gen
 721:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 722:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 723:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 724:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Send Event
 725:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 726:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 727:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 728:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** //{
 729:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** //  __ASM volatile ("sev");
 730:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** //}
 731:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")       /* This implementation gen
 732:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 733:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 734:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 735:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 736:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 737:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 738:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            after the instruction has been completed.
 739:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 740:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
 741:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 742:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 743:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 744:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 745:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 746:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 747:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 748:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 749:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 750:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 751:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
 752:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 753:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 360              		.loc 5 753 0
 361              		.syntax unified
 362              	@ 753 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 363 0044 BFF34F8F 		dsb 0xF
 364              	@ 0 "" 2
 365              		.thumb
 366              		.syntax unified
 367              	.LBE63:
 368              	.LBE62:
 369              	.LBB64:
 370              	.LBB65:
 742:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 371              		.loc 5 742 0
 372              		.syntax unified
 373              	@ 742 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 374 0048 BFF36F8F 		isb 0xF
 375              	@ 0 "" 2
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 101


 376              	.LVL32:
 377              		.thumb
 378              		.syntax unified
 379              	.L21:
 380              	.LBE65:
 381              	.LBE64:
 382              	.LBE61:
 383              	.LBE60:
 168:low_power.c   ****         }
 169:low_power.c   ****         /* Put the CapSense component to sleep */
 170:low_power.c   ****         CapSense_Sleep();
 384              		.loc 1 170 0
 385 004c FFF7FEFF 		bl	CapSense_Sleep
 386              	.LVL33:
 171:low_power.c   ****         
 172:low_power.c   ****         /* Enter Deep-sleep mode */
 173:low_power.c   ****         Cy_SysPm_DeepSleep(CY_SYSPM_WAIT_FOR_INTERRUPT);
 387              		.loc 1 173 0
 388 0050 0020     		movs	r0, #0
 389 0052 FFF7FEFF 		bl	Cy_SysPm_DeepSleep
 390              	.LVL34:
 174:low_power.c   ****         
 175:low_power.c   ****         /* Wakeup the CapSense component */
 176:low_power.c   ****         CapSense_Wakeup();
 391              		.loc 1 176 0
 392 0056 FFF7FEFF 		bl	CapSense_Wakeup
 393              	.LVL35:
 177:low_power.c   **** 
 178:low_power.c   ****         /* Re-enable MCDWT Counter0 */
 179:low_power.c   ****         if(IsLEDperiodicToggleActive() == false)
 394              		.loc 1 179 0
 395 005a FFF7FEFF 		bl	IsLEDperiodicToggleActive
 396              	.LVL36:
 397 005e A8B9     		cbnz	r0, .L19
 180:low_power.c   ****         {
 181:low_power.c   ****             NVIC_EnableIRQ((IRQn_Type)isr_MCWDT_cfg.intrSrc);
 398              		.loc 1 181 0
 399 0060 0C4B     		ldr	r3, .L24+4
 400 0062 B3F90030 		ldrsh	r3, [r3]
 401              	.LVL37:
 402              	.LBB66:
 403              	.LBB67:
1672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 404              		.loc 3 1672 0
 405 0066 002B     		cmp	r3, #0
 406 0068 08DB     		blt	.L22
1674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
 407              		.loc 3 1674 0
 408 006a 5909     		lsrs	r1, r3, #5
 409 006c 03F01F03 		and	r3, r3, #31
 410              	.LVL38:
 411 0070 0122     		movs	r2, #1
 412 0072 02FA03F3 		lsl	r3, r2, r3
 413 0076 084A     		ldr	r2, .L24+8
 414 0078 42F82130 		str	r3, [r2, r1, lsl #2]
 415              	.L22:
 416              	.LVL39:
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 102


 417              	.LBE67:
 418              	.LBE66:
 419              	.LBB68:
 420              	.LBB69:
 370:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** 
 421              		.loc 2 370 0
 422 007c 044A     		ldr	r2, .L24
 423 007e 5369     		ldr	r3, [r2, #20]
 424 0080 43F00103 		orr	r3, r3, #1
 425 0084 5361     		str	r3, [r2, #20]
 372:Generated_Source\PSoC6\pdl\drivers/peripheral/mcwdt/cy_mcwdt.h **** }
 426              		.loc 2 372 0
 427 0086 0020     		movs	r0, #0
 428 0088 FFF7FEFF 		bl	Cy_SysLib_DelayUs
 429              	.LVL40:
 430              	.L19:
 431 008c 08BD     		pop	{r3, pc}
 432              	.L25:
 433 008e 00BF     		.align	2
 434              	.L24:
 435 0090 00022640 		.word	1076232704
 436 0094 00000000 		.word	isr_MCWDT_cfg
 437 0098 00E100E0 		.word	-536813312
 438              	.LBE69:
 439              	.LBE68:
 440              		.cfi_endproc
 441              	.LFE635:
 442              		.size	HandleLowPowerMode, .-HandleLowPowerMode
 443              		.text
 444              	.Letext0:
 445              		.file 6 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/psoc63/include/cy8c6347bzi_bld53.h"
 446              		.file 7 "d:\\cypress creator\\psoc creator\\4.2\\psoc creator\\import\\gnu\\arm\\5.4.1\\arm-none-e
 447              		.file 8 "d:\\cypress creator\\psoc creator\\4.2\\psoc creator\\import\\gnu\\arm\\5.4.1\\arm-none-e
 448              		.file 9 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/ip/cyip_srss.h"
 449              		.file 10 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/ip/cyip_gpio.h"
 450              		.file 11 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/syslib/cy_syslib.h"
 451              		.file 12 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/sysint/cy_sysint.h"
 452              		.file 13 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/syspm/cy_syspm.h"
 453              		.file 14 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/tcpwm/cy_tcpwm_counter.h"
 454              		.file 15 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/scb/cy_scb_spi.h"
 455              		.file 16 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/scb/cy_scb_uart.h"
 456              		.file 17 "Generated_Source\\PSoC6\\pdl\\middleware/ble/cy_ble_stack_host_main.h"
 457              		.file 18 "Generated_Source\\PSoC6\\pdl\\middleware/ble/cy_ble_gap.h"
 458              		.file 19 "Generated_Source\\PSoC6/cyfitter_sysint_cfg.h"
 459              		.file 20 "Generated_Source\\PSoC6/MCWDT_PDL.h"
 460              		.file 21 "Generated_Source\\PSoC6/CY_EINK_SPIM.h"
 461              		.file 22 "Generated_Source\\PSoC6/CY_EINK_Timer.h"
 462              		.file 23 "Generated_Source\\PSoC6/Uart_Printf.h"
 463              		.file 24 "led.h"
 464              		.file 25 "ble_application.h"
 465              		.file 26 "proximity.h"
 466              		.file 27 "Generated_Source\\PSoC6/CapSense_Control.h"
 467              		.section	.debug_info,"",%progbits
 468              	.Ldebug_info0:
 469 0000 51170000 		.4byte	0x1751
 470 0004 0400     		.2byte	0x4
 471 0006 00000000 		.4byte	.Ldebug_abbrev0
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 103


 472 000a 04       		.byte	0x4
 473 000b 01       		.uleb128 0x1
 474 000c FE040000 		.4byte	.LASF413
 475 0010 0C       		.byte	0xc
 476 0011 101B0000 		.4byte	.LASF414
 477 0015 E9000000 		.4byte	.LASF415
 478 0019 00000000 		.4byte	.Ldebug_ranges0+0
 479 001d 00000000 		.4byte	0
 480 0021 00000000 		.4byte	.Ldebug_line0
 481 0025 02       		.uleb128 0x2
 482 0026 02       		.byte	0x2
 483 0027 E6030000 		.4byte	0x3e6
 484 002b 06       		.byte	0x6
 485 002c 24       		.byte	0x24
 486 002d E6030000 		.4byte	0x3e6
 487 0031 03       		.uleb128 0x3
 488 0032 5E1B0000 		.4byte	.LASF0
 489 0036 71       		.sleb128 -15
 490 0037 03       		.uleb128 0x3
 491 0038 55160000 		.4byte	.LASF1
 492 003c 72       		.sleb128 -14
 493 003d 03       		.uleb128 0x3
 494 003e F21A0000 		.4byte	.LASF2
 495 0042 73       		.sleb128 -13
 496 0043 03       		.uleb128 0x3
 497 0044 67060000 		.4byte	.LASF3
 498 0048 74       		.sleb128 -12
 499 0049 03       		.uleb128 0x3
 500 004a 66110000 		.4byte	.LASF4
 501 004e 75       		.sleb128 -11
 502 004f 03       		.uleb128 0x3
 503 0050 A4190000 		.4byte	.LASF5
 504 0054 76       		.sleb128 -10
 505 0055 03       		.uleb128 0x3
 506 0056 491A0000 		.4byte	.LASF6
 507 005a 7B       		.sleb128 -5
 508 005b 03       		.uleb128 0x3
 509 005c 92190000 		.4byte	.LASF7
 510 0060 7C       		.sleb128 -4
 511 0061 03       		.uleb128 0x3
 512 0062 E0040000 		.4byte	.LASF8
 513 0066 7E       		.sleb128 -2
 514 0067 03       		.uleb128 0x3
 515 0068 8D180000 		.4byte	.LASF9
 516 006c 7F       		.sleb128 -1
 517 006d 04       		.uleb128 0x4
 518 006e 241D0000 		.4byte	.LASF10
 519 0072 00       		.byte	0
 520 0073 04       		.uleb128 0x4
 521 0074 8F120000 		.4byte	.LASF11
 522 0078 01       		.byte	0x1
 523 0079 04       		.uleb128 0x4
 524 007a 6D030000 		.4byte	.LASF12
 525 007e 02       		.byte	0x2
 526 007f 04       		.uleb128 0x4
 527 0080 B3170000 		.4byte	.LASF13
 528 0084 03       		.byte	0x3
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 104


 529 0085 04       		.uleb128 0x4
 530 0086 6D0C0000 		.4byte	.LASF14
 531 008a 04       		.byte	0x4
 532 008b 04       		.uleb128 0x4
 533 008c A71C0000 		.4byte	.LASF15
 534 0090 05       		.byte	0x5
 535 0091 04       		.uleb128 0x4
 536 0092 160D0000 		.4byte	.LASF16
 537 0096 06       		.byte	0x6
 538 0097 04       		.uleb128 0x4
 539 0098 691D0000 		.4byte	.LASF17
 540 009c 07       		.byte	0x7
 541 009d 04       		.uleb128 0x4
 542 009e 66170000 		.4byte	.LASF18
 543 00a2 08       		.byte	0x8
 544 00a3 04       		.uleb128 0x4
 545 00a4 F60B0000 		.4byte	.LASF19
 546 00a8 09       		.byte	0x9
 547 00a9 04       		.uleb128 0x4
 548 00aa 890C0000 		.4byte	.LASF20
 549 00ae 0A       		.byte	0xa
 550 00af 04       		.uleb128 0x4
 551 00b0 81090000 		.4byte	.LASF21
 552 00b4 0B       		.byte	0xb
 553 00b5 04       		.uleb128 0x4
 554 00b6 A0150000 		.4byte	.LASF22
 555 00ba 0C       		.byte	0xc
 556 00bb 04       		.uleb128 0x4
 557 00bc 1C070000 		.4byte	.LASF23
 558 00c0 0D       		.byte	0xd
 559 00c1 04       		.uleb128 0x4
 560 00c2 06170000 		.4byte	.LASF24
 561 00c6 0E       		.byte	0xe
 562 00c7 04       		.uleb128 0x4
 563 00c8 C6030000 		.4byte	.LASF25
 564 00cc 0F       		.byte	0xf
 565 00cd 04       		.uleb128 0x4
 566 00ce 1C1B0000 		.4byte	.LASF26
 567 00d2 10       		.byte	0x10
 568 00d3 04       		.uleb128 0x4
 569 00d4 E50F0000 		.4byte	.LASF27
 570 00d8 11       		.byte	0x11
 571 00d9 04       		.uleb128 0x4
 572 00da 52060000 		.4byte	.LASF28
 573 00de 12       		.byte	0x12
 574 00df 04       		.uleb128 0x4
 575 00e0 A70F0000 		.4byte	.LASF29
 576 00e4 13       		.byte	0x13
 577 00e5 04       		.uleb128 0x4
 578 00e6 1B030000 		.4byte	.LASF30
 579 00ea 14       		.byte	0x14
 580 00eb 04       		.uleb128 0x4
 581 00ec EA1D0000 		.4byte	.LASF31
 582 00f0 15       		.byte	0x15
 583 00f1 04       		.uleb128 0x4
 584 00f2 69160000 		.4byte	.LASF32
 585 00f6 16       		.byte	0x16
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 105


 586 00f7 04       		.uleb128 0x4
 587 00f8 AE020000 		.4byte	.LASF33
 588 00fc 17       		.byte	0x17
 589 00fd 04       		.uleb128 0x4
 590 00fe CE190000 		.4byte	.LASF34
 591 0102 18       		.byte	0x18
 592 0103 04       		.uleb128 0x4
 593 0104 AF100000 		.4byte	.LASF35
 594 0108 19       		.byte	0x19
 595 0109 04       		.uleb128 0x4
 596 010a 6F140000 		.4byte	.LASF36
 597 010e 1A       		.byte	0x1a
 598 010f 04       		.uleb128 0x4
 599 0110 470A0000 		.4byte	.LASF37
 600 0114 1B       		.byte	0x1b
 601 0115 04       		.uleb128 0x4
 602 0116 9C1E0000 		.4byte	.LASF38
 603 011a 1C       		.byte	0x1c
 604 011b 04       		.uleb128 0x4
 605 011c F1010000 		.4byte	.LASF39
 606 0120 1D       		.byte	0x1d
 607 0121 04       		.uleb128 0x4
 608 0122 0B100000 		.4byte	.LASF40
 609 0126 1E       		.byte	0x1e
 610 0127 04       		.uleb128 0x4
 611 0128 F40D0000 		.4byte	.LASF41
 612 012c 1F       		.byte	0x1f
 613 012d 04       		.uleb128 0x4
 614 012e 93100000 		.4byte	.LASF42
 615 0132 20       		.byte	0x20
 616 0133 04       		.uleb128 0x4
 617 0134 26060000 		.4byte	.LASF43
 618 0138 21       		.byte	0x21
 619 0139 04       		.uleb128 0x4
 620 013a C31C0000 		.4byte	.LASF44
 621 013e 22       		.byte	0x22
 622 013f 04       		.uleb128 0x4
 623 0140 C60E0000 		.4byte	.LASF45
 624 0144 23       		.byte	0x23
 625 0145 04       		.uleb128 0x4
 626 0146 111A0000 		.4byte	.LASF46
 627 014a 24       		.byte	0x24
 628 014b 04       		.uleb128 0x4
 629 014c E9160000 		.4byte	.LASF47
 630 0150 25       		.byte	0x25
 631 0151 04       		.uleb128 0x4
 632 0152 85080000 		.4byte	.LASF48
 633 0156 26       		.byte	0x26
 634 0157 04       		.uleb128 0x4
 635 0158 341B0000 		.4byte	.LASF49
 636 015c 27       		.byte	0x27
 637 015d 04       		.uleb128 0x4
 638 015e 2C110000 		.4byte	.LASF50
 639 0162 28       		.byte	0x28
 640 0163 04       		.uleb128 0x4
 641 0164 1B090000 		.4byte	.LASF51
 642 0168 29       		.byte	0x29
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 106


 643 0169 04       		.uleb128 0x4
 644 016a E4110000 		.4byte	.LASF52
 645 016e 2A       		.byte	0x2a
 646 016f 04       		.uleb128 0x4
 647 0170 94170000 		.4byte	.LASF53
 648 0174 2B       		.byte	0x2b
 649 0175 04       		.uleb128 0x4
 650 0176 58010000 		.4byte	.LASF54
 651 017a 2C       		.byte	0x2c
 652 017b 04       		.uleb128 0x4
 653 017c 23170000 		.4byte	.LASF55
 654 0180 2D       		.byte	0x2d
 655 0181 04       		.uleb128 0x4
 656 0182 17110000 		.4byte	.LASF56
 657 0186 2E       		.byte	0x2e
 658 0187 04       		.uleb128 0x4
 659 0188 9B160000 		.4byte	.LASF57
 660 018c 2F       		.byte	0x2f
 661 018d 04       		.uleb128 0x4
 662 018e E21E0000 		.4byte	.LASF58
 663 0192 30       		.byte	0x30
 664 0193 04       		.uleb128 0x4
 665 0194 E41C0000 		.4byte	.LASF59
 666 0198 31       		.byte	0x31
 667 0199 04       		.uleb128 0x4
 668 019a 3E180000 		.4byte	.LASF60
 669 019e 32       		.byte	0x32
 670 019f 04       		.uleb128 0x4
 671 01a0 630A0000 		.4byte	.LASF61
 672 01a4 33       		.byte	0x33
 673 01a5 04       		.uleb128 0x4
 674 01a6 27010000 		.4byte	.LASF62
 675 01aa 34       		.byte	0x34
 676 01ab 04       		.uleb128 0x4
 677 01ac 73120000 		.4byte	.LASF63
 678 01b0 35       		.byte	0x35
 679 01b1 04       		.uleb128 0x4
 680 01b2 67070000 		.4byte	.LASF64
 681 01b6 36       		.byte	0x36
 682 01b7 04       		.uleb128 0x4
 683 01b8 BB1A0000 		.4byte	.LASF65
 684 01bc 37       		.byte	0x37
 685 01bd 04       		.uleb128 0x4
 686 01be 510C0000 		.4byte	.LASF66
 687 01c2 38       		.byte	0x38
 688 01c3 04       		.uleb128 0x4
 689 01c4 B4070000 		.4byte	.LASF67
 690 01c8 39       		.byte	0x39
 691 01c9 04       		.uleb128 0x4
 692 01ca A31B0000 		.4byte	.LASF68
 693 01ce 3A       		.byte	0x3a
 694 01cf 04       		.uleb128 0x4
 695 01d0 551A0000 		.4byte	.LASF69
 696 01d4 3B       		.byte	0x3b
 697 01d5 04       		.uleb128 0x4
 698 01d6 BE0B0000 		.4byte	.LASF70
 699 01da 3C       		.byte	0x3c
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 107


 700 01db 04       		.uleb128 0x4
 701 01dc 4C1D0000 		.4byte	.LASF71
 702 01e0 3D       		.byte	0x3d
 703 01e1 04       		.uleb128 0x4
 704 01e2 C0120000 		.4byte	.LASF72
 705 01e6 3E       		.byte	0x3e
 706 01e7 04       		.uleb128 0x4
 707 01e8 91030000 		.4byte	.LASF73
 708 01ec 3F       		.byte	0x3f
 709 01ed 04       		.uleb128 0x4
 710 01ee DE170000 		.4byte	.LASF74
 711 01f2 40       		.byte	0x40
 712 01f3 04       		.uleb128 0x4
 713 01f4 BA0C0000 		.4byte	.LASF75
 714 01f8 41       		.byte	0x41
 715 01f9 04       		.uleb128 0x4
 716 01fa 96040000 		.4byte	.LASF76
 717 01fe 42       		.byte	0x42
 718 01ff 04       		.uleb128 0x4
 719 0200 AD180000 		.4byte	.LASF77
 720 0204 43       		.byte	0x43
 721 0205 04       		.uleb128 0x4
 722 0206 510E0000 		.4byte	.LASF78
 723 020a 44       		.byte	0x44
 724 020b 04       		.uleb128 0x4
 725 020c 951D0000 		.4byte	.LASF79
 726 0210 45       		.byte	0x45
 727 0211 04       		.uleb128 0x4
 728 0212 E3120000 		.4byte	.LASF80
 729 0216 46       		.byte	0x46
 730 0217 04       		.uleb128 0x4
 731 0218 FC070000 		.4byte	.LASF81
 732 021c 47       		.byte	0x47
 733 021d 04       		.uleb128 0x4
 734 021e FB170000 		.4byte	.LASF82
 735 0222 48       		.byte	0x48
 736 0223 04       		.uleb128 0x4
 737 0224 690D0000 		.4byte	.LASF83
 738 0228 49       		.byte	0x49
 739 0229 04       		.uleb128 0x4
 740 022a 91010000 		.4byte	.LASF84
 741 022e 4A       		.byte	0x4a
 742 022f 04       		.uleb128 0x4
 743 0230 3C120000 		.4byte	.LASF85
 744 0234 4B       		.byte	0x4b
 745 0235 04       		.uleb128 0x4
 746 0236 2A130000 		.4byte	.LASF86
 747 023a 4C       		.byte	0x4c
 748 023b 04       		.uleb128 0x4
 749 023c 18080000 		.4byte	.LASF87
 750 0240 4D       		.byte	0x4d
 751 0241 04       		.uleb128 0x4
 752 0242 FA090000 		.4byte	.LASF88
 753 0246 4E       		.byte	0x4e
 754 0247 04       		.uleb128 0x4
 755 0248 850D0000 		.4byte	.LASF89
 756 024c 4F       		.byte	0x4f
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 108


 757 024d 04       		.uleb128 0x4
 758 024e D4010000 		.4byte	.LASF90
 759 0252 50       		.byte	0x50
 760 0253 04       		.uleb128 0x4
 761 0254 FC150000 		.4byte	.LASF91
 762 0258 51       		.byte	0x51
 763 0259 04       		.uleb128 0x4
 764 025a 28020000 		.4byte	.LASF92
 765 025e 52       		.byte	0x52
 766 025f 04       		.uleb128 0x4
 767 0260 FF1C0000 		.4byte	.LASF93
 768 0264 53       		.byte	0x53
 769 0265 04       		.uleb128 0x4
 770 0266 461E0000 		.4byte	.LASF94
 771 026a 54       		.byte	0x54
 772 026b 04       		.uleb128 0x4
 773 026c E30E0000 		.4byte	.LASF95
 774 0270 55       		.byte	0x55
 775 0271 04       		.uleb128 0x4
 776 0272 1C120000 		.4byte	.LASF96
 777 0276 56       		.byte	0x56
 778 0277 04       		.uleb128 0x4
 779 0278 621E0000 		.4byte	.LASF97
 780 027c 57       		.byte	0x57
 781 027d 04       		.uleb128 0x4
 782 027e F71E0000 		.4byte	.LASF98
 783 0282 58       		.byte	0x58
 784 0283 04       		.uleb128 0x4
 785 0284 4F140000 		.4byte	.LASF99
 786 0288 59       		.byte	0x59
 787 0289 04       		.uleb128 0x4
 788 028a 821E0000 		.4byte	.LASF100
 789 028e 5A       		.byte	0x5a
 790 028f 04       		.uleb128 0x4
 791 0290 ED100000 		.4byte	.LASF101
 792 0294 5B       		.byte	0x5b
 793 0295 04       		.uleb128 0x4
 794 0296 C6040000 		.4byte	.LASF102
 795 029a 5C       		.byte	0x5c
 796 029b 04       		.uleb128 0x4
 797 029c DB180000 		.4byte	.LASF103
 798 02a0 5D       		.byte	0x5d
 799 02a1 04       		.uleb128 0x4
 800 02a2 A00A0000 		.4byte	.LASF104
 801 02a6 5E       		.byte	0x5e
 802 02a7 04       		.uleb128 0x4
 803 02a8 D01D0000 		.4byte	.LASF105
 804 02ac 5F       		.byte	0x5f
 805 02ad 04       		.uleb128 0x4
 806 02ae 47130000 		.4byte	.LASF106
 807 02b2 60       		.byte	0x60
 808 02b3 04       		.uleb128 0x4
 809 02b4 1C040000 		.4byte	.LASF107
 810 02b8 61       		.byte	0x61
 811 02b9 04       		.uleb128 0x4
 812 02ba B4190000 		.4byte	.LASF108
 813 02be 62       		.byte	0x62
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 109


 814 02bf 04       		.uleb128 0x4
 815 02c0 420B0000 		.4byte	.LASF109
 816 02c4 63       		.byte	0x63
 817 02c5 04       		.uleb128 0x4
 818 02c6 171F0000 		.4byte	.LASF110
 819 02ca 64       		.byte	0x64
 820 02cb 04       		.uleb128 0x4
 821 02cc 8B140000 		.4byte	.LASF111
 822 02d0 65       		.byte	0x65
 823 02d1 04       		.uleb128 0x4
 824 02d2 30090000 		.4byte	.LASF112
 825 02d6 66       		.byte	0x66
 826 02d7 04       		.uleb128 0x4
 827 02d8 15190000 		.4byte	.LASF113
 828 02dc 67       		.byte	0x67
 829 02dd 04       		.uleb128 0x4
 830 02de 030F0000 		.4byte	.LASF114
 831 02e2 68       		.byte	0x68
 832 02e3 04       		.uleb128 0x4
 833 02e4 58020000 		.4byte	.LASF115
 834 02e8 69       		.byte	0x69
 835 02e9 04       		.uleb128 0x4
 836 02ea D3130000 		.4byte	.LASF116
 837 02ee 6A       		.byte	0x6a
 838 02ef 04       		.uleb128 0x4
 839 02f0 CA080000 		.4byte	.LASF117
 840 02f4 6B       		.byte	0x6b
 841 02f5 04       		.uleb128 0x4
 842 02f6 8C1C0000 		.4byte	.LASF118
 843 02fa 6C       		.byte	0x6c
 844 02fb 04       		.uleb128 0x4
 845 02fc AD130000 		.4byte	.LASF119
 846 0300 6D       		.byte	0x6d
 847 0301 04       		.uleb128 0x4
 848 0302 9E090000 		.4byte	.LASF120
 849 0306 6E       		.byte	0x6e
 850 0307 04       		.uleb128 0x4
 851 0308 2E1A0000 		.4byte	.LASF121
 852 030c 6F       		.byte	0x6f
 853 030d 04       		.uleb128 0x4
 854 030e DB0B0000 		.4byte	.LASF122
 855 0312 70       		.byte	0x70
 856 0313 04       		.uleb128 0x4
 857 0314 9F000000 		.4byte	.LASF123
 858 0318 71       		.byte	0x71
 859 0319 04       		.uleb128 0x4
 860 031a F9140000 		.4byte	.LASF124
 861 031e 72       		.byte	0x72
 862 031f 04       		.uleb128 0x4
 863 0320 C30F0000 		.4byte	.LASF125
 864 0324 73       		.byte	0x73
 865 0325 04       		.uleb128 0x4
 866 0326 77190000 		.4byte	.LASF126
 867 032a 74       		.byte	0x74
 868 032b 04       		.uleb128 0x4
 869 032c 5E0F0000 		.4byte	.LASF127
 870 0330 75       		.byte	0x75
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 110


 871 0331 04       		.uleb128 0x4
 872 0332 6A100000 		.4byte	.LASF128
 873 0336 76       		.byte	0x76
 874 0337 04       		.uleb128 0x4
 875 0338 EA030000 		.4byte	.LASF129
 876 033c 77       		.byte	0x77
 877 033d 04       		.uleb128 0x4
 878 033e 17180000 		.4byte	.LASF130
 879 0342 78       		.byte	0x78
 880 0343 04       		.uleb128 0x4
 881 0344 DF090000 		.4byte	.LASF131
 882 0348 79       		.byte	0x79
 883 0349 04       		.uleb128 0x4
 884 034a 281C0000 		.4byte	.LASF132
 885 034e 7A       		.byte	0x7a
 886 034f 04       		.uleb128 0x4
 887 0350 A8110000 		.4byte	.LASF133
 888 0354 7B       		.byte	0x7b
 889 0355 04       		.uleb128 0x4
 890 0356 C4060000 		.4byte	.LASF134
 891 035a 7C       		.byte	0x7c
 892 035b 04       		.uleb128 0x4
 893 035c 8D1B0000 		.4byte	.LASF135
 894 0360 7D       		.byte	0x7d
 895 0361 04       		.uleb128 0x4
 896 0362 5C0B0000 		.4byte	.LASF136
 897 0366 7E       		.byte	0x7e
 898 0367 04       		.uleb128 0x4
 899 0368 10000000 		.4byte	.LASF137
 900 036c 7F       		.byte	0x7f
 901 036d 04       		.uleb128 0x4
 902 036e A5140000 		.4byte	.LASF138
 903 0372 80       		.byte	0x80
 904 0373 04       		.uleb128 0x4
 905 0374 A70D0000 		.4byte	.LASF139
 906 0378 81       		.byte	0x81
 907 0379 04       		.uleb128 0x4
 908 037a 2F190000 		.4byte	.LASF140
 909 037e 82       		.byte	0x82
 910 037f 04       		.uleb128 0x4
 911 0380 1D0F0000 		.4byte	.LASF141
 912 0384 83       		.byte	0x83
 913 0385 04       		.uleb128 0x4
 914 0386 D2000000 		.4byte	.LASF142
 915 038a 84       		.byte	0x84
 916 038b 04       		.uleb128 0x4
 917 038c 300A0000 		.4byte	.LASF143
 918 0390 85       		.byte	0x85
 919 0391 04       		.uleb128 0x4
 920 0392 67180000 		.4byte	.LASF144
 921 0396 86       		.byte	0x86
 922 0397 04       		.uleb128 0x4
 923 0398 210E0000 		.4byte	.LASF145
 924 039c 87       		.byte	0x87
 925 039d 04       		.uleb128 0x4
 926 039e 05040000 		.4byte	.LASF146
 927 03a2 88       		.byte	0x88
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 111


 928 03a3 04       		.uleb128 0x4
 929 03a4 14150000 		.4byte	.LASF147
 930 03a8 89       		.byte	0x89
 931 03a9 04       		.uleb128 0x4
 932 03aa 101C0000 		.4byte	.LASF148
 933 03ae 8A       		.byte	0x8a
 934 03af 04       		.uleb128 0x4
 935 03b0 58120000 		.4byte	.LASF149
 936 03b4 8B       		.byte	0x8b
 937 03b5 04       		.uleb128 0x4
 938 03b6 A30B0000 		.4byte	.LASF150
 939 03ba 8C       		.byte	0x8c
 940 03bb 04       		.uleb128 0x4
 941 03bc 59090000 		.4byte	.LASF151
 942 03c0 8D       		.byte	0x8d
 943 03c1 04       		.uleb128 0x4
 944 03c2 BF160000 		.4byte	.LASF152
 945 03c6 8E       		.byte	0x8e
 946 03c7 04       		.uleb128 0x4
 947 03c8 CE110000 		.4byte	.LASF153
 948 03cc 8F       		.byte	0x8f
 949 03cd 04       		.uleb128 0x4
 950 03ce 35080000 		.4byte	.LASF154
 951 03d2 90       		.byte	0x90
 952 03d3 04       		.uleb128 0x4
 953 03d4 990E0000 		.4byte	.LASF155
 954 03d8 91       		.byte	0x91
 955 03d9 04       		.uleb128 0x4
 956 03da 290B0000 		.4byte	.LASF156
 957 03de 92       		.byte	0x92
 958 03df 04       		.uleb128 0x4
 959 03e0 100E0000 		.4byte	.LASF157
 960 03e4 F0       		.byte	0xf0
 961 03e5 00       		.byte	0
 962 03e6 05       		.uleb128 0x5
 963 03e7 02       		.byte	0x2
 964 03e8 05       		.byte	0x5
 965 03e9 12120000 		.4byte	.LASF158
 966 03ed 06       		.uleb128 0x6
 967 03ee 170A0000 		.4byte	.LASF160
 968 03f2 06       		.byte	0x6
 969 03f3 F4       		.byte	0xf4
 970 03f4 25000000 		.4byte	0x25
 971 03f8 05       		.uleb128 0x5
 972 03f9 01       		.byte	0x1
 973 03fa 06       		.byte	0x6
 974 03fb EC1B0000 		.4byte	.LASF159
 975 03ff 06       		.uleb128 0x6
 976 0400 8A170000 		.4byte	.LASF161
 977 0404 07       		.byte	0x7
 978 0405 1D       		.byte	0x1d
 979 0406 0A040000 		.4byte	0x40a
 980 040a 05       		.uleb128 0x5
 981 040b 01       		.byte	0x1
 982 040c 08       		.byte	0x8
 983 040d EB190000 		.4byte	.LASF162
 984 0411 06       		.uleb128 0x6
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 112


 985 0412 F9080000 		.4byte	.LASF163
 986 0416 07       		.byte	0x7
 987 0417 2B       		.byte	0x2b
 988 0418 1C040000 		.4byte	0x41c
 989 041c 05       		.uleb128 0x5
 990 041d 02       		.byte	0x2
 991 041e 07       		.byte	0x7
 992 041f ED130000 		.4byte	.LASF164
 993 0423 06       		.uleb128 0x6
 994 0424 A4020000 		.4byte	.LASF165
 995 0428 07       		.byte	0x7
 996 0429 3F       		.byte	0x3f
 997 042a 2E040000 		.4byte	0x42e
 998 042e 05       		.uleb128 0x5
 999 042f 04       		.byte	0x4
 1000 0430 05       		.byte	0x5
 1001 0431 F3150000 		.4byte	.LASF166
 1002 0435 06       		.uleb128 0x6
 1003 0436 C0140000 		.4byte	.LASF167
 1004 043a 07       		.byte	0x7
 1005 043b 41       		.byte	0x41
 1006 043c 40040000 		.4byte	0x440
 1007 0440 05       		.uleb128 0x5
 1008 0441 04       		.byte	0x4
 1009 0442 07       		.byte	0x7
 1010 0443 C9180000 		.4byte	.LASF168
 1011 0447 05       		.uleb128 0x5
 1012 0448 08       		.byte	0x8
 1013 0449 05       		.byte	0x5
 1014 044a 85100000 		.4byte	.LASF169
 1015 044e 05       		.uleb128 0x5
 1016 044f 08       		.byte	0x8
 1017 0450 07       		.byte	0x7
 1018 0451 64080000 		.4byte	.LASF170
 1019 0455 07       		.uleb128 0x7
 1020 0456 04       		.byte	0x4
 1021 0457 05       		.byte	0x5
 1022 0458 696E7400 		.ascii	"int\000"
 1023 045c 05       		.uleb128 0x5
 1024 045d 04       		.byte	0x4
 1025 045e 07       		.byte	0x7
 1026 045f 1B020000 		.4byte	.LASF171
 1027 0463 06       		.uleb128 0x6
 1028 0464 410F0000 		.4byte	.LASF172
 1029 0468 08       		.byte	0x8
 1030 0469 18       		.byte	0x18
 1031 046a FF030000 		.4byte	0x3ff
 1032 046e 06       		.uleb128 0x6
 1033 046f 2C140000 		.4byte	.LASF173
 1034 0473 08       		.byte	0x8
 1035 0474 24       		.byte	0x24
 1036 0475 11040000 		.4byte	0x411
 1037 0479 06       		.uleb128 0x6
 1038 047a 8D1D0000 		.4byte	.LASF174
 1039 047e 08       		.byte	0x8
 1040 047f 2C       		.byte	0x2c
 1041 0480 23040000 		.4byte	0x423
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 113


 1042 0484 06       		.uleb128 0x6
 1043 0485 EB060000 		.4byte	.LASF175
 1044 0489 08       		.byte	0x8
 1045 048a 30       		.byte	0x30
 1046 048b 35040000 		.4byte	0x435
 1047 048f 08       		.uleb128 0x8
 1048 0490 040E     		.2byte	0xe04
 1049 0492 03       		.byte	0x3
 1050 0493 9401     		.2byte	0x194
 1051 0495 4B050000 		.4byte	0x54b
 1052 0499 09       		.uleb128 0x9
 1053 049a 39070000 		.4byte	.LASF176
 1054 049e 03       		.byte	0x3
 1055 049f 9601     		.2byte	0x196
 1056 04a1 67050000 		.4byte	0x567
 1057 04a5 00       		.byte	0
 1058 04a6 09       		.uleb128 0x9
 1059 04a7 5A150000 		.4byte	.LASF177
 1060 04ab 03       		.byte	0x3
 1061 04ac 9701     		.2byte	0x197
 1062 04ae 6C050000 		.4byte	0x56c
 1063 04b2 20       		.byte	0x20
 1064 04b3 09       		.uleb128 0x9
 1065 04b4 ED1A0000 		.4byte	.LASF178
 1066 04b8 03       		.byte	0x3
 1067 04b9 9801     		.2byte	0x198
 1068 04bb 7C050000 		.4byte	0x57c
 1069 04bf 80       		.byte	0x80
 1070 04c0 09       		.uleb128 0x9
 1071 04c1 12090000 		.4byte	.LASF179
 1072 04c5 03       		.byte	0x3
 1073 04c6 9901     		.2byte	0x199
 1074 04c8 6C050000 		.4byte	0x56c
 1075 04cc A0       		.byte	0xa0
 1076 04cd 0A       		.uleb128 0xa
 1077 04ce DF1C0000 		.4byte	.LASF180
 1078 04d2 03       		.byte	0x3
 1079 04d3 9A01     		.2byte	0x19a
 1080 04d5 81050000 		.4byte	0x581
 1081 04d9 0001     		.2byte	0x100
 1082 04db 0A       		.uleb128 0xa
 1083 04dc 6E150000 		.4byte	.LASF181
 1084 04e0 03       		.byte	0x3
 1085 04e1 9B01     		.2byte	0x19b
 1086 04e3 6C050000 		.4byte	0x56c
 1087 04e7 2001     		.2byte	0x120
 1088 04e9 0A       		.uleb128 0xa
 1089 04ea BB120000 		.4byte	.LASF182
 1090 04ee 03       		.byte	0x3
 1091 04ef 9C01     		.2byte	0x19c
 1092 04f1 86050000 		.4byte	0x586
 1093 04f5 8001     		.2byte	0x180
 1094 04f7 0A       		.uleb128 0xa
 1095 04f8 78150000 		.4byte	.LASF183
 1096 04fc 03       		.byte	0x3
 1097 04fd 9D01     		.2byte	0x19d
 1098 04ff 6C050000 		.4byte	0x56c
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 114


 1099 0503 A001     		.2byte	0x1a0
 1100 0505 0A       		.uleb128 0xa
 1101 0506 011B0000 		.4byte	.LASF184
 1102 050a 03       		.byte	0x3
 1103 050b 9E01     		.2byte	0x19e
 1104 050d 8B050000 		.4byte	0x58b
 1105 0511 0002     		.2byte	0x200
 1106 0513 0A       		.uleb128 0xa
 1107 0514 82150000 		.4byte	.LASF185
 1108 0518 03       		.byte	0x3
 1109 0519 9F01     		.2byte	0x19f
 1110 051b 90050000 		.4byte	0x590
 1111 051f 2002     		.2byte	0x220
 1112 0521 0B       		.uleb128 0xb
 1113 0522 495000   		.ascii	"IP\000"
 1114 0525 03       		.byte	0x3
 1115 0526 A001     		.2byte	0x1a0
 1116 0528 B5050000 		.4byte	0x5b5
 1117 052c 0003     		.2byte	0x300
 1118 052e 0A       		.uleb128 0xa
 1119 052f 8C150000 		.4byte	.LASF186
 1120 0533 03       		.byte	0x3
 1121 0534 A101     		.2byte	0x1a1
 1122 0536 BA050000 		.4byte	0x5ba
 1123 053a F003     		.2byte	0x3f0
 1124 053c 0A       		.uleb128 0xa
 1125 053d BB140000 		.4byte	.LASF187
 1126 0541 03       		.byte	0x3
 1127 0542 A201     		.2byte	0x1a2
 1128 0544 62050000 		.4byte	0x562
 1129 0548 000E     		.2byte	0xe00
 1130 054a 00       		.byte	0
 1131 054b 0C       		.uleb128 0xc
 1132 054c 62050000 		.4byte	0x562
 1133 0550 5B050000 		.4byte	0x55b
 1134 0554 0D       		.uleb128 0xd
 1135 0555 5B050000 		.4byte	0x55b
 1136 0559 07       		.byte	0x7
 1137 055a 00       		.byte	0
 1138 055b 05       		.uleb128 0x5
 1139 055c 04       		.byte	0x4
 1140 055d 07       		.byte	0x7
 1141 055e 9A180000 		.4byte	.LASF188
 1142 0562 0E       		.uleb128 0xe
 1143 0563 84040000 		.4byte	0x484
 1144 0567 0E       		.uleb128 0xe
 1145 0568 4B050000 		.4byte	0x54b
 1146 056c 0C       		.uleb128 0xc
 1147 056d 84040000 		.4byte	0x484
 1148 0571 7C050000 		.4byte	0x57c
 1149 0575 0D       		.uleb128 0xd
 1150 0576 5B050000 		.4byte	0x55b
 1151 057a 17       		.byte	0x17
 1152 057b 00       		.byte	0
 1153 057c 0E       		.uleb128 0xe
 1154 057d 4B050000 		.4byte	0x54b
 1155 0581 0E       		.uleb128 0xe
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 115


 1156 0582 4B050000 		.4byte	0x54b
 1157 0586 0E       		.uleb128 0xe
 1158 0587 4B050000 		.4byte	0x54b
 1159 058b 0E       		.uleb128 0xe
 1160 058c 4B050000 		.4byte	0x54b
 1161 0590 0C       		.uleb128 0xc
 1162 0591 84040000 		.4byte	0x484
 1163 0595 A0050000 		.4byte	0x5a0
 1164 0599 0D       		.uleb128 0xd
 1165 059a 5B050000 		.4byte	0x55b
 1166 059e 37       		.byte	0x37
 1167 059f 00       		.byte	0
 1168 05a0 0C       		.uleb128 0xc
 1169 05a1 B0050000 		.4byte	0x5b0
 1170 05a5 B0050000 		.4byte	0x5b0
 1171 05a9 0D       		.uleb128 0xd
 1172 05aa 5B050000 		.4byte	0x55b
 1173 05ae EF       		.byte	0xef
 1174 05af 00       		.byte	0
 1175 05b0 0E       		.uleb128 0xe
 1176 05b1 63040000 		.4byte	0x463
 1177 05b5 0E       		.uleb128 0xe
 1178 05b6 A0050000 		.4byte	0x5a0
 1179 05ba 0C       		.uleb128 0xc
 1180 05bb 84040000 		.4byte	0x484
 1181 05bf CB050000 		.4byte	0x5cb
 1182 05c3 0F       		.uleb128 0xf
 1183 05c4 5B050000 		.4byte	0x55b
 1184 05c8 8302     		.2byte	0x283
 1185 05ca 00       		.byte	0
 1186 05cb 10       		.uleb128 0x10
 1187 05cc A9170000 		.4byte	.LASF189
 1188 05d0 03       		.byte	0x3
 1189 05d1 A301     		.2byte	0x1a3
 1190 05d3 8F040000 		.4byte	0x48f
 1191 05d7 11       		.uleb128 0x11
 1192 05d8 62050000 		.4byte	0x562
 1193 05dc 0C       		.uleb128 0xc
 1194 05dd D7050000 		.4byte	0x5d7
 1195 05e1 EC050000 		.4byte	0x5ec
 1196 05e5 0D       		.uleb128 0xd
 1197 05e6 5B050000 		.4byte	0x55b
 1198 05ea 01       		.byte	0x1
 1199 05eb 00       		.byte	0
 1200 05ec 0C       		.uleb128 0xc
 1201 05ed D7050000 		.4byte	0x5d7
 1202 05f1 FC050000 		.4byte	0x5fc
 1203 05f5 0D       		.uleb128 0xd
 1204 05f6 5B050000 		.4byte	0x55b
 1205 05fa 04       		.byte	0x4
 1206 05fb 00       		.byte	0
 1207 05fc 0C       		.uleb128 0xc
 1208 05fd D7050000 		.4byte	0x5d7
 1209 0601 0C060000 		.4byte	0x60c
 1210 0605 0D       		.uleb128 0xd
 1211 0606 5B050000 		.4byte	0x55b
 1212 060a 07       		.byte	0x7
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 116


 1213 060b 00       		.byte	0
 1214 060c 0C       		.uleb128 0xc
 1215 060d 62050000 		.4byte	0x562
 1216 0611 1C060000 		.4byte	0x61c
 1217 0615 0D       		.uleb128 0xd
 1218 0616 5B050000 		.4byte	0x55b
 1219 061a 0F       		.byte	0xf
 1220 061b 00       		.byte	0
 1221 061c 0C       		.uleb128 0xc
 1222 061d D7050000 		.4byte	0x5d7
 1223 0621 2C060000 		.4byte	0x62c
 1224 0625 0D       		.uleb128 0xd
 1225 0626 5B050000 		.4byte	0x55b
 1226 062a 2F       		.byte	0x2f
 1227 062b 00       		.byte	0
 1228 062c 0C       		.uleb128 0xc
 1229 062d D7050000 		.4byte	0x5d7
 1230 0631 3C060000 		.4byte	0x63c
 1231 0635 0D       		.uleb128 0xd
 1232 0636 5B050000 		.4byte	0x55b
 1233 063a 0F       		.byte	0xf
 1234 063b 00       		.byte	0
 1235 063c 0C       		.uleb128 0xc
 1236 063d D7050000 		.4byte	0x5d7
 1237 0641 4C060000 		.4byte	0x64c
 1238 0645 0D       		.uleb128 0xd
 1239 0646 5B050000 		.4byte	0x55b
 1240 064a 1A       		.byte	0x1a
 1241 064b 00       		.byte	0
 1242 064c 0C       		.uleb128 0xc
 1243 064d D7050000 		.4byte	0x5d7
 1244 0651 5C060000 		.4byte	0x65c
 1245 0655 0D       		.uleb128 0xd
 1246 0656 5B050000 		.4byte	0x55b
 1247 065a 1C       		.byte	0x1c
 1248 065b 00       		.byte	0
 1249 065c 12       		.uleb128 0x12
 1250 065d 40       		.byte	0x40
 1251 065e 09       		.byte	0x9
 1252 065f 22       		.byte	0x22
 1253 0660 F5060000 		.4byte	0x6f5
 1254 0664 13       		.uleb128 0x13
 1255 0665 37000000 		.4byte	.LASF190
 1256 0669 09       		.byte	0x9
 1257 066a 23       		.byte	0x23
 1258 066b D7050000 		.4byte	0x5d7
 1259 066f 00       		.byte	0
 1260 0670 13       		.uleb128 0x13
 1261 0671 5D100000 		.4byte	.LASF191
 1262 0675 09       		.byte	0x9
 1263 0676 24       		.byte	0x24
 1264 0677 62050000 		.4byte	0x562
 1265 067b 04       		.byte	0x4
 1266 067c 13       		.uleb128 0x13
 1267 067d A4060000 		.4byte	.LASF192
 1268 0681 09       		.byte	0x9
 1269 0682 25       		.byte	0x25
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 117


 1270 0683 62050000 		.4byte	0x562
 1271 0687 08       		.byte	0x8
 1272 0688 13       		.uleb128 0x13
 1273 0689 401D0000 		.4byte	.LASF193
 1274 068d 09       		.byte	0x9
 1275 068e 26       		.byte	0x26
 1276 068f 62050000 		.4byte	0x562
 1277 0693 0C       		.byte	0xc
 1278 0694 13       		.uleb128 0x13
 1279 0695 511B0000 		.4byte	.LASF194
 1280 0699 09       		.byte	0x9
 1281 069a 27       		.byte	0x27
 1282 069b 62050000 		.4byte	0x562
 1283 069f 10       		.byte	0x10
 1284 06a0 13       		.uleb128 0x13
 1285 06a1 061B0000 		.4byte	.LASF195
 1286 06a5 09       		.byte	0x9
 1287 06a6 28       		.byte	0x28
 1288 06a7 62050000 		.4byte	0x562
 1289 06ab 14       		.byte	0x14
 1290 06ac 13       		.uleb128 0x13
 1291 06ad DA100000 		.4byte	.LASF196
 1292 06b1 09       		.byte	0x9
 1293 06b2 29       		.byte	0x29
 1294 06b3 62050000 		.4byte	0x562
 1295 06b7 18       		.byte	0x18
 1296 06b8 13       		.uleb128 0x13
 1297 06b9 46170000 		.4byte	.LASF197
 1298 06bd 09       		.byte	0x9
 1299 06be 2A       		.byte	0x2a
 1300 06bf 62050000 		.4byte	0x562
 1301 06c3 1C       		.byte	0x1c
 1302 06c4 13       		.uleb128 0x13
 1303 06c5 F30A0000 		.4byte	.LASF198
 1304 06c9 09       		.byte	0x9
 1305 06ca 2B       		.byte	0x2b
 1306 06cb 62050000 		.4byte	0x562
 1307 06cf 20       		.byte	0x20
 1308 06d0 13       		.uleb128 0x13
 1309 06d1 4F070000 		.4byte	.LASF199
 1310 06d5 09       		.byte	0x9
 1311 06d6 2C       		.byte	0x2c
 1312 06d7 D7050000 		.4byte	0x5d7
 1313 06db 24       		.byte	0x24
 1314 06dc 13       		.uleb128 0x13
 1315 06dd C8130000 		.4byte	.LASF200
 1316 06e1 09       		.byte	0x9
 1317 06e2 2D       		.byte	0x2d
 1318 06e3 62050000 		.4byte	0x562
 1319 06e7 28       		.byte	0x28
 1320 06e8 13       		.uleb128 0x13
 1321 06e9 64150000 		.4byte	.LASF201
 1322 06ed 09       		.byte	0x9
 1323 06ee 2E       		.byte	0x2e
 1324 06ef FA060000 		.4byte	0x6fa
 1325 06f3 2C       		.byte	0x2c
 1326 06f4 00       		.byte	0
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 118


 1327 06f5 0E       		.uleb128 0xe
 1328 06f6 EC050000 		.4byte	0x5ec
 1329 06fa 11       		.uleb128 0x11
 1330 06fb F5060000 		.4byte	0x6f5
 1331 06ff 06       		.uleb128 0x6
 1332 0700 B2060000 		.4byte	.LASF202
 1333 0704 09       		.byte	0x9
 1334 0705 2F       		.byte	0x2f
 1335 0706 5C060000 		.4byte	0x65c
 1336 070a 14       		.uleb128 0x14
 1337 070b 30FF     		.2byte	0xff30
 1338 070d 09       		.byte	0x9
 1339 070e 34       		.byte	0x34
 1340 070f 7E0A0000 		.4byte	0xa7e
 1341 0713 13       		.uleb128 0x13
 1342 0714 7D060000 		.4byte	.LASF203
 1343 0718 09       		.byte	0x9
 1344 0719 35       		.byte	0x35
 1345 071a 62050000 		.4byte	0x562
 1346 071e 00       		.byte	0
 1347 071f 13       		.uleb128 0x13
 1348 0720 080D0000 		.4byte	.LASF204
 1349 0724 09       		.byte	0x9
 1350 0725 36       		.byte	0x36
 1351 0726 62050000 		.4byte	0x562
 1352 072a 04       		.byte	0x4
 1353 072b 13       		.uleb128 0x13
 1354 072c 820E0000 		.4byte	.LASF205
 1355 0730 09       		.byte	0x9
 1356 0731 37       		.byte	0x37
 1357 0732 62050000 		.4byte	0x562
 1358 0736 08       		.byte	0x8
 1359 0737 13       		.uleb128 0x13
 1360 0738 37000000 		.4byte	.LASF190
 1361 073c 09       		.byte	0x9
 1362 073d 38       		.byte	0x38
 1363 073e 830A0000 		.4byte	0xa83
 1364 0742 0C       		.byte	0xc
 1365 0743 13       		.uleb128 0x13
 1366 0744 8E160000 		.4byte	.LASF206
 1367 0748 09       		.byte	0x9
 1368 0749 39       		.byte	0x39
 1369 074a 62050000 		.4byte	0x562
 1370 074e 14       		.byte	0x14
 1371 074f 13       		.uleb128 0x13
 1372 0750 04090000 		.4byte	.LASF207
 1373 0754 09       		.byte	0x9
 1374 0755 3A       		.byte	0x3a
 1375 0756 62050000 		.4byte	0x562
 1376 075a 18       		.byte	0x18
 1377 075b 13       		.uleb128 0x13
 1378 075c 57190000 		.4byte	.LASF208
 1379 0760 09       		.byte	0x9
 1380 0761 3B       		.byte	0x3b
 1381 0762 D7050000 		.4byte	0x5d7
 1382 0766 1C       		.byte	0x1c
 1383 0767 13       		.uleb128 0x13
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 119


 1384 0768 64150000 		.4byte	.LASF201
 1385 076c 09       		.byte	0x9
 1386 076d 3C       		.byte	0x3c
 1387 076e 9D0A0000 		.4byte	0xa9d
 1388 0772 20       		.byte	0x20
 1389 0773 13       		.uleb128 0x13
 1390 0774 97060000 		.4byte	.LASF209
 1391 0778 09       		.byte	0x9
 1392 0779 3D       		.byte	0x3d
 1393 077a A20A0000 		.4byte	0xaa2
 1394 077e 80       		.byte	0x80
 1395 077f 13       		.uleb128 0x13
 1396 0780 6E150000 		.4byte	.LASF181
 1397 0784 09       		.byte	0x9
 1398 0785 3E       		.byte	0x3e
 1399 0786 AC0A0000 		.4byte	0xaac
 1400 078a C0       		.byte	0xc0
 1401 078b 15       		.uleb128 0x15
 1402 078c E3190000 		.4byte	.LASF210
 1403 0790 09       		.byte	0x9
 1404 0791 3F       		.byte	0x3f
 1405 0792 62050000 		.4byte	0x562
 1406 0796 8001     		.2byte	0x180
 1407 0798 15       		.uleb128 0x15
 1408 0799 FB0E0000 		.4byte	.LASF211
 1409 079d 09       		.byte	0x9
 1410 079e 40       		.byte	0x40
 1411 079f 62050000 		.4byte	0x562
 1412 07a3 8401     		.2byte	0x184
 1413 07a5 15       		.uleb128 0x15
 1414 07a6 960A0000 		.4byte	.LASF212
 1415 07aa 09       		.byte	0x9
 1416 07ab 41       		.byte	0x41
 1417 07ac 62050000 		.4byte	0x562
 1418 07b0 8801     		.2byte	0x188
 1419 07b2 15       		.uleb128 0x15
 1420 07b3 78150000 		.4byte	.LASF183
 1421 07b7 09       		.byte	0x9
 1422 07b8 42       		.byte	0x42
 1423 07b9 B60A0000 		.4byte	0xab6
 1424 07bd 8C01     		.2byte	0x18c
 1425 07bf 15       		.uleb128 0x15
 1426 07c0 D3160000 		.4byte	.LASF213
 1427 07c4 09       		.byte	0x9
 1428 07c5 43       		.byte	0x43
 1429 07c6 BB0A0000 		.4byte	0xabb
 1430 07ca 0002     		.2byte	0x200
 1431 07cc 15       		.uleb128 0x15
 1432 07cd 121E0000 		.4byte	.LASF214
 1433 07d1 09       		.byte	0x9
 1434 07d2 44       		.byte	0x44
 1435 07d3 CB0A0000 		.4byte	0xacb
 1436 07d7 0003     		.2byte	0x300
 1437 07d9 15       		.uleb128 0x15
 1438 07da E3150000 		.4byte	.LASF215
 1439 07de 09       		.byte	0x9
 1440 07df 45       		.byte	0x45
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 120


 1441 07e0 D00A0000 		.4byte	0xad0
 1442 07e4 4003     		.2byte	0x340
 1443 07e6 15       		.uleb128 0x15
 1444 07e7 E9140000 		.4byte	.LASF216
 1445 07eb 09       		.byte	0x9
 1446 07ec 46       		.byte	0x46
 1447 07ed D50A0000 		.4byte	0xad5
 1448 07f1 8003     		.2byte	0x380
 1449 07f3 15       		.uleb128 0x15
 1450 07f4 82150000 		.4byte	.LASF185
 1451 07f8 09       		.byte	0x9
 1452 07f9 47       		.byte	0x47
 1453 07fa EF0A0000 		.4byte	0xaef
 1454 07fe C003     		.2byte	0x3c0
 1455 0800 15       		.uleb128 0x15
 1456 0801 DF030000 		.4byte	.LASF217
 1457 0805 09       		.byte	0x9
 1458 0806 48       		.byte	0x48
 1459 0807 62050000 		.4byte	0x562
 1460 080b 0005     		.2byte	0x500
 1461 080d 15       		.uleb128 0x15
 1462 080e 490F0000 		.4byte	.LASF218
 1463 0812 09       		.byte	0x9
 1464 0813 49       		.byte	0x49
 1465 0814 62050000 		.4byte	0x562
 1466 0818 0405     		.2byte	0x504
 1467 081a 15       		.uleb128 0x15
 1468 081b 8C150000 		.4byte	.LASF186
 1469 081f 09       		.byte	0x9
 1470 0820 4A       		.byte	0x4a
 1471 0821 D7050000 		.4byte	0x5d7
 1472 0825 0805     		.2byte	0x508
 1473 0827 15       		.uleb128 0x15
 1474 0828 C7020000 		.4byte	.LASF219
 1475 082c 09       		.byte	0x9
 1476 082d 4B       		.byte	0x4b
 1477 082e 62050000 		.4byte	0x562
 1478 0832 0C05     		.2byte	0x50c
 1479 0834 15       		.uleb128 0x15
 1480 0835 380C0000 		.4byte	.LASF220
 1481 0839 09       		.byte	0x9
 1482 083a 4C       		.byte	0x4c
 1483 083b 62050000 		.4byte	0x562
 1484 083f 1005     		.2byte	0x510
 1485 0841 15       		.uleb128 0x15
 1486 0842 07110000 		.4byte	.LASF221
 1487 0846 09       		.byte	0x9
 1488 0847 4D       		.byte	0x4d
 1489 0848 62050000 		.4byte	0x562
 1490 084c 1405     		.2byte	0x514
 1491 084e 15       		.uleb128 0x15
 1492 084f 5D030000 		.4byte	.LASF222
 1493 0853 09       		.byte	0x9
 1494 0854 4E       		.byte	0x4e
 1495 0855 62050000 		.4byte	0x562
 1496 0859 1805     		.2byte	0x518
 1497 085b 15       		.uleb128 0x15
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 121


 1498 085c BA0A0000 		.4byte	.LASF223
 1499 0860 09       		.byte	0x9
 1500 0861 4F       		.byte	0x4f
 1501 0862 62050000 		.4byte	0x562
 1502 0866 1C05     		.2byte	0x51c
 1503 0868 15       		.uleb128 0x15
 1504 0869 C70A0000 		.4byte	.LASF224
 1505 086d 09       		.byte	0x9
 1506 086e 50       		.byte	0x50
 1507 086f D7050000 		.4byte	0x5d7
 1508 0873 2005     		.2byte	0x520
 1509 0875 15       		.uleb128 0x15
 1510 0876 96150000 		.4byte	.LASF225
 1511 087a 09       		.byte	0x9
 1512 087b 51       		.byte	0x51
 1513 087c F90A0000 		.4byte	0xaf9
 1514 0880 2405     		.2byte	0x524
 1515 0882 15       		.uleb128 0x15
 1516 0883 CB100000 		.4byte	.LASF226
 1517 0887 09       		.byte	0x9
 1518 0888 52       		.byte	0x52
 1519 0889 62050000 		.4byte	0x562
 1520 088d 2C05     		.2byte	0x52c
 1521 088f 15       		.uleb128 0x15
 1522 0890 CF170000 		.4byte	.LASF227
 1523 0894 09       		.byte	0x9
 1524 0895 53       		.byte	0x53
 1525 0896 D7050000 		.4byte	0x5d7
 1526 089a 3005     		.2byte	0x530
 1527 089c 15       		.uleb128 0x15
 1528 089d 7B080000 		.4byte	.LASF228
 1529 08a1 09       		.byte	0x9
 1530 08a2 54       		.byte	0x54
 1531 08a3 030B0000 		.4byte	0xb03
 1532 08a7 3405     		.2byte	0x534
 1533 08a9 15       		.uleb128 0x15
 1534 08aa AB120000 		.4byte	.LASF229
 1535 08ae 09       		.byte	0x9
 1536 08af 55       		.byte	0x55
 1537 08b0 62050000 		.4byte	0x562
 1538 08b4 3C05     		.2byte	0x53c
 1539 08b6 15       		.uleb128 0x15
 1540 08b7 BD150000 		.4byte	.LASF230
 1541 08bb 09       		.byte	0x9
 1542 08bc 56       		.byte	0x56
 1543 08bd 0D0B0000 		.4byte	0xb0d
 1544 08c1 4005     		.2byte	0x540
 1545 08c3 15       		.uleb128 0x15
 1546 08c4 B9090000 		.4byte	.LASF231
 1547 08c8 09       		.byte	0x9
 1548 08c9 57       		.byte	0x57
 1549 08ca 62050000 		.4byte	0x562
 1550 08ce 8005     		.2byte	0x580
 1551 08d0 15       		.uleb128 0x15
 1552 08d1 E3020000 		.4byte	.LASF232
 1553 08d5 09       		.byte	0x9
 1554 08d6 58       		.byte	0x58
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 122


 1555 08d7 62050000 		.4byte	0x562
 1556 08db 8405     		.2byte	0x584
 1557 08dd 15       		.uleb128 0x15
 1558 08de F3020000 		.4byte	.LASF233
 1559 08e2 09       		.byte	0x9
 1560 08e3 59       		.byte	0x59
 1561 08e4 62050000 		.4byte	0x562
 1562 08e8 8805     		.2byte	0x588
 1563 08ea 15       		.uleb128 0x15
 1564 08eb 860A0000 		.4byte	.LASF234
 1565 08ef 09       		.byte	0x9
 1566 08f0 5A       		.byte	0x5a
 1567 08f1 62050000 		.4byte	0x562
 1568 08f5 8C05     		.2byte	0x58c
 1569 08f7 15       		.uleb128 0x15
 1570 08f8 95020000 		.4byte	.LASF235
 1571 08fc 09       		.byte	0x9
 1572 08fd 5B       		.byte	0x5b
 1573 08fe 62050000 		.4byte	0x562
 1574 0902 9005     		.2byte	0x590
 1575 0904 15       		.uleb128 0x15
 1576 0905 C7150000 		.4byte	.LASF236
 1577 0909 09       		.byte	0x9
 1578 090a 5C       		.byte	0x5c
 1579 090b 170B0000 		.4byte	0xb17
 1580 090f 9405     		.2byte	0x594
 1581 0911 15       		.uleb128 0x15
 1582 0912 F9110000 		.4byte	.LASF237
 1583 0916 09       		.byte	0x9
 1584 0917 5D       		.byte	0x5d
 1585 0918 2C0B0000 		.4byte	0xb2c
 1586 091c 0006     		.2byte	0x600
 1587 091e 15       		.uleb128 0x15
 1588 091f 8F1A0000 		.4byte	.LASF238
 1589 0923 09       		.byte	0x9
 1590 0924 5E       		.byte	0x5e
 1591 0925 D7050000 		.4byte	0x5d7
 1592 0929 3C06     		.2byte	0x63c
 1593 092b 15       		.uleb128 0x15
 1594 092c 720B0000 		.4byte	.LASF239
 1595 0930 09       		.byte	0x9
 1596 0931 5F       		.byte	0x5f
 1597 0932 310B0000 		.4byte	0xb31
 1598 0936 4006     		.2byte	0x640
 1599 0938 15       		.uleb128 0x15
 1600 0939 9A1A0000 		.4byte	.LASF240
 1601 093d 09       		.byte	0x9
 1602 093e 60       		.byte	0x60
 1603 093f 4B0B0000 		.4byte	0xb4b
 1604 0943 7C06     		.2byte	0x67c
 1605 0945 15       		.uleb128 0x15
 1606 0946 37030000 		.4byte	.LASF241
 1607 094a 09       		.byte	0x9
 1608 094b 61       		.byte	0x61
 1609 094c 62050000 		.4byte	0x562
 1610 0950 0007     		.2byte	0x700
 1611 0952 15       		.uleb128 0x15
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 123


 1612 0953 330F0000 		.4byte	.LASF242
 1613 0957 09       		.byte	0x9
 1614 0958 62       		.byte	0x62
 1615 0959 62050000 		.4byte	0x562
 1616 095d 0407     		.2byte	0x704
 1617 095f 15       		.uleb128 0x15
 1618 0960 7B020000 		.4byte	.LASF243
 1619 0964 09       		.byte	0x9
 1620 0965 63       		.byte	0x63
 1621 0966 62050000 		.4byte	0x562
 1622 096a 0807     		.2byte	0x708
 1623 096c 15       		.uleb128 0x15
 1624 096d 7D160000 		.4byte	.LASF244
 1625 0971 09       		.byte	0x9
 1626 0972 64       		.byte	0x64
 1627 0973 D7050000 		.4byte	0x5d7
 1628 0977 0C07     		.2byte	0x70c
 1629 0979 15       		.uleb128 0x15
 1630 097a B1050000 		.4byte	.LASF245
 1631 097e 09       		.byte	0x9
 1632 097f 65       		.byte	0x65
 1633 0980 62050000 		.4byte	0x562
 1634 0984 1007     		.2byte	0x710
 1635 0986 15       		.uleb128 0x15
 1636 0987 A51A0000 		.4byte	.LASF246
 1637 098b 09       		.byte	0x9
 1638 098c 66       		.byte	0x66
 1639 098d 650B0000 		.4byte	0xb65
 1640 0991 1407     		.2byte	0x714
 1641 0993 15       		.uleb128 0x15
 1642 0994 A3180000 		.4byte	.LASF247
 1643 0998 09       		.byte	0x9
 1644 0999 67       		.byte	0x67
 1645 099a 62050000 		.4byte	0x562
 1646 099e 0008     		.2byte	0x800
 1647 09a0 15       		.uleb128 0x15
 1648 09a1 03060000 		.4byte	.LASF248
 1649 09a5 09       		.byte	0x9
 1650 09a6 68       		.byte	0x68
 1651 09a7 62050000 		.4byte	0x562
 1652 09ab 0408     		.2byte	0x804
 1653 09ad 15       		.uleb128 0x15
 1654 09ae B01A0000 		.4byte	.LASF249
 1655 09b2 09       		.byte	0x9
 1656 09b3 69       		.byte	0x69
 1657 09b4 800B0000 		.4byte	0xb80
 1658 09b8 0808     		.2byte	0x808
 1659 09ba 15       		.uleb128 0x15
 1660 09bb FF1B0000 		.4byte	.LASF250
 1661 09bf 09       		.byte	0x9
 1662 09c0 6A       		.byte	0x6a
 1663 09c1 62050000 		.4byte	0x562
 1664 09c5 007F     		.2byte	0x7f00
 1665 09c7 15       		.uleb128 0x15
 1666 09c8 B2040000 		.4byte	.LASF251
 1667 09cc 09       		.byte	0x9
 1668 09cd 6B       		.byte	0x6b
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 124


 1669 09ce 62050000 		.4byte	0x562
 1670 09d2 047F     		.2byte	0x7f04
 1671 09d4 15       		.uleb128 0x15
 1672 09d5 D70C0000 		.4byte	.LASF252
 1673 09d9 09       		.byte	0x9
 1674 09da 6C       		.byte	0x6c
 1675 09db 62050000 		.4byte	0x562
 1676 09df 087F     		.2byte	0x7f08
 1677 09e1 15       		.uleb128 0x15
 1678 09e2 8D000000 		.4byte	.LASF253
 1679 09e6 09       		.byte	0x9
 1680 09e7 6D       		.byte	0x6d
 1681 09e8 62050000 		.4byte	0x562
 1682 09ec 0C7F     		.2byte	0x7f0c
 1683 09ee 15       		.uleb128 0x15
 1684 09ef EE080000 		.4byte	.LASF254
 1685 09f3 09       		.byte	0x9
 1686 09f4 6E       		.byte	0x6e
 1687 09f5 8A0B0000 		.4byte	0xb8a
 1688 09f9 107F     		.2byte	0x7f10
 1689 09fb 15       		.uleb128 0x15
 1690 09fc 85060000 		.4byte	.LASF255
 1691 0a00 09       		.byte	0x9
 1692 0a01 6F       		.byte	0x6f
 1693 0a02 62050000 		.4byte	0x562
 1694 0a06 307F     		.2byte	0x7f30
 1695 0a08 15       		.uleb128 0x15
 1696 0a09 D71A0000 		.4byte	.LASF256
 1697 0a0d 09       		.byte	0x9
 1698 0a0e 70       		.byte	0x70
 1699 0a0f A50B0000 		.4byte	0xba5
 1700 0a13 347F     		.2byte	0x7f34
 1701 0a15 15       		.uleb128 0x15
 1702 0a16 53080000 		.4byte	.LASF257
 1703 0a1a 09       		.byte	0x9
 1704 0a1b 71       		.byte	0x71
 1705 0a1c 62050000 		.4byte	0x562
 1706 0a20 10FF     		.2byte	0xff10
 1707 0a22 15       		.uleb128 0x15
 1708 0a23 E21A0000 		.4byte	.LASF258
 1709 0a27 09       		.byte	0x9
 1710 0a28 72       		.byte	0x72
 1711 0a29 D7050000 		.4byte	0x5d7
 1712 0a2d 14FF     		.2byte	0xff14
 1713 0a2f 15       		.uleb128 0x15
 1714 0a30 3E1C0000 		.4byte	.LASF259
 1715 0a34 09       		.byte	0x9
 1716 0a35 73       		.byte	0x73
 1717 0a36 62050000 		.4byte	0x562
 1718 0a3a 18FF     		.2byte	0xff18
 1719 0a3c 15       		.uleb128 0x15
 1720 0a3d 701B0000 		.4byte	.LASF260
 1721 0a41 09       		.byte	0x9
 1722 0a42 74       		.byte	0x74
 1723 0a43 62050000 		.4byte	0x562
 1724 0a47 1CFF     		.2byte	0xff1c
 1725 0a49 15       		.uleb128 0x15
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 125


 1726 0a4a 49110000 		.4byte	.LASF261
 1727 0a4e 09       		.byte	0x9
 1728 0a4f 75       		.byte	0x75
 1729 0a50 62050000 		.4byte	0x562
 1730 0a54 20FF     		.2byte	0xff20
 1731 0a56 15       		.uleb128 0x15
 1732 0a57 43160000 		.4byte	.LASF262
 1733 0a5b 09       		.byte	0x9
 1734 0a5c 76       		.byte	0x76
 1735 0a5d 62050000 		.4byte	0x562
 1736 0a61 24FF     		.2byte	0xff24
 1737 0a63 15       		.uleb128 0x15
 1738 0a64 120C0000 		.4byte	.LASF263
 1739 0a68 09       		.byte	0x9
 1740 0a69 77       		.byte	0x77
 1741 0a6a 62050000 		.4byte	0x562
 1742 0a6e 28FF     		.2byte	0xff28
 1743 0a70 15       		.uleb128 0x15
 1744 0a71 250C0000 		.4byte	.LASF264
 1745 0a75 09       		.byte	0x9
 1746 0a76 78       		.byte	0x78
 1747 0a77 62050000 		.4byte	0x562
 1748 0a7b 2CFF     		.2byte	0xff2c
 1749 0a7d 00       		.byte	0
 1750 0a7e 0E       		.uleb128 0xe
 1751 0a7f DC050000 		.4byte	0x5dc
 1752 0a83 11       		.uleb128 0x11
 1753 0a84 7E0A0000 		.4byte	0xa7e
 1754 0a88 0C       		.uleb128 0xc
 1755 0a89 D7050000 		.4byte	0x5d7
 1756 0a8d 980A0000 		.4byte	0xa98
 1757 0a91 0D       		.uleb128 0xd
 1758 0a92 5B050000 		.4byte	0x55b
 1759 0a96 17       		.byte	0x17
 1760 0a97 00       		.byte	0
 1761 0a98 0E       		.uleb128 0xe
 1762 0a99 880A0000 		.4byte	0xa88
 1763 0a9d 11       		.uleb128 0x11
 1764 0a9e 980A0000 		.4byte	0xa98
 1765 0aa2 0E       		.uleb128 0xe
 1766 0aa3 0C060000 		.4byte	0x60c
 1767 0aa7 0E       		.uleb128 0xe
 1768 0aa8 1C060000 		.4byte	0x61c
 1769 0aac 11       		.uleb128 0x11
 1770 0aad A70A0000 		.4byte	0xaa7
 1771 0ab1 0E       		.uleb128 0xe
 1772 0ab2 4C060000 		.4byte	0x64c
 1773 0ab6 11       		.uleb128 0x11
 1774 0ab7 B10A0000 		.4byte	0xab1
 1775 0abb 0C       		.uleb128 0xc
 1776 0abc FF060000 		.4byte	0x6ff
 1777 0ac0 CB0A0000 		.4byte	0xacb
 1778 0ac4 0D       		.uleb128 0xd
 1779 0ac5 5B050000 		.4byte	0x55b
 1780 0ac9 03       		.byte	0x3
 1781 0aca 00       		.byte	0
 1782 0acb 0E       		.uleb128 0xe
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 126


 1783 0acc 0C060000 		.4byte	0x60c
 1784 0ad0 0E       		.uleb128 0xe
 1785 0ad1 0C060000 		.4byte	0x60c
 1786 0ad5 0E       		.uleb128 0xe
 1787 0ad6 0C060000 		.4byte	0x60c
 1788 0ada 0C       		.uleb128 0xc
 1789 0adb D7050000 		.4byte	0x5d7
 1790 0adf EA0A0000 		.4byte	0xaea
 1791 0ae3 0D       		.uleb128 0xd
 1792 0ae4 5B050000 		.4byte	0x55b
 1793 0ae8 4F       		.byte	0x4f
 1794 0ae9 00       		.byte	0
 1795 0aea 0E       		.uleb128 0xe
 1796 0aeb DA0A0000 		.4byte	0xada
 1797 0aef 11       		.uleb128 0x11
 1798 0af0 EA0A0000 		.4byte	0xaea
 1799 0af4 0E       		.uleb128 0xe
 1800 0af5 DC050000 		.4byte	0x5dc
 1801 0af9 11       		.uleb128 0x11
 1802 0afa F40A0000 		.4byte	0xaf4
 1803 0afe 0E       		.uleb128 0xe
 1804 0aff DC050000 		.4byte	0x5dc
 1805 0b03 11       		.uleb128 0x11
 1806 0b04 FE0A0000 		.4byte	0xafe
 1807 0b08 0E       		.uleb128 0xe
 1808 0b09 2C060000 		.4byte	0x62c
 1809 0b0d 11       		.uleb128 0x11
 1810 0b0e 080B0000 		.4byte	0xb08
 1811 0b12 0E       		.uleb128 0xe
 1812 0b13 3C060000 		.4byte	0x63c
 1813 0b17 11       		.uleb128 0x11
 1814 0b18 120B0000 		.4byte	0xb12
 1815 0b1c 0C       		.uleb128 0xc
 1816 0b1d 62050000 		.4byte	0x562
 1817 0b21 2C0B0000 		.4byte	0xb2c
 1818 0b25 0D       		.uleb128 0xd
 1819 0b26 5B050000 		.4byte	0x55b
 1820 0b2a 0E       		.byte	0xe
 1821 0b2b 00       		.byte	0
 1822 0b2c 0E       		.uleb128 0xe
 1823 0b2d 1C0B0000 		.4byte	0xb1c
 1824 0b31 0E       		.uleb128 0xe
 1825 0b32 1C0B0000 		.4byte	0xb1c
 1826 0b36 0C       		.uleb128 0xc
 1827 0b37 D7050000 		.4byte	0x5d7
 1828 0b3b 460B0000 		.4byte	0xb46
 1829 0b3f 0D       		.uleb128 0xd
 1830 0b40 5B050000 		.4byte	0x55b
 1831 0b44 20       		.byte	0x20
 1832 0b45 00       		.byte	0
 1833 0b46 0E       		.uleb128 0xe
 1834 0b47 360B0000 		.4byte	0xb36
 1835 0b4b 11       		.uleb128 0x11
 1836 0b4c 460B0000 		.4byte	0xb46
 1837 0b50 0C       		.uleb128 0xc
 1838 0b51 D7050000 		.4byte	0x5d7
 1839 0b55 600B0000 		.4byte	0xb60
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 127


 1840 0b59 0D       		.uleb128 0xd
 1841 0b5a 5B050000 		.4byte	0x55b
 1842 0b5e 3A       		.byte	0x3a
 1843 0b5f 00       		.byte	0
 1844 0b60 0E       		.uleb128 0xe
 1845 0b61 500B0000 		.4byte	0xb50
 1846 0b65 11       		.uleb128 0x11
 1847 0b66 600B0000 		.4byte	0xb60
 1848 0b6a 0C       		.uleb128 0xc
 1849 0b6b D7050000 		.4byte	0x5d7
 1850 0b6f 7B0B0000 		.4byte	0xb7b
 1851 0b73 0F       		.uleb128 0xf
 1852 0b74 5B050000 		.4byte	0x55b
 1853 0b78 BD1D     		.2byte	0x1dbd
 1854 0b7a 00       		.byte	0
 1855 0b7b 0E       		.uleb128 0xe
 1856 0b7c 6A0B0000 		.4byte	0xb6a
 1857 0b80 11       		.uleb128 0x11
 1858 0b81 7B0B0000 		.4byte	0xb7b
 1859 0b85 0E       		.uleb128 0xe
 1860 0b86 FC050000 		.4byte	0x5fc
 1861 0b8a 11       		.uleb128 0x11
 1862 0b8b 850B0000 		.4byte	0xb85
 1863 0b8f 0C       		.uleb128 0xc
 1864 0b90 D7050000 		.4byte	0x5d7
 1865 0b94 A00B0000 		.4byte	0xba0
 1866 0b98 0F       		.uleb128 0xf
 1867 0b99 5B050000 		.4byte	0x55b
 1868 0b9d F61F     		.2byte	0x1ff6
 1869 0b9f 00       		.byte	0
 1870 0ba0 0E       		.uleb128 0xe
 1871 0ba1 8F0B0000 		.4byte	0xb8f
 1872 0ba5 11       		.uleb128 0x11
 1873 0ba6 A00B0000 		.4byte	0xba0
 1874 0baa 06       		.uleb128 0x6
 1875 0bab BA000000 		.4byte	.LASF265
 1876 0baf 09       		.byte	0x9
 1877 0bb0 79       		.byte	0x79
 1878 0bb1 0A070000 		.4byte	0x70a
 1879 0bb5 12       		.uleb128 0x12
 1880 0bb6 80       		.byte	0x80
 1881 0bb7 0A       		.byte	0xa
 1882 0bb8 22       		.byte	0x22
 1883 0bb9 890C0000 		.4byte	0xc89
 1884 0bbd 16       		.uleb128 0x16
 1885 0bbe 4F555400 		.ascii	"OUT\000"
 1886 0bc2 0A       		.byte	0xa
 1887 0bc3 23       		.byte	0x23
 1888 0bc4 62050000 		.4byte	0x562
 1889 0bc8 00       		.byte	0
 1890 0bc9 13       		.uleb128 0x13
 1891 0bca E8070000 		.4byte	.LASF266
 1892 0bce 0A       		.byte	0xa
 1893 0bcf 24       		.byte	0x24
 1894 0bd0 62050000 		.4byte	0x562
 1895 0bd4 04       		.byte	0x4
 1896 0bd5 13       		.uleb128 0x13
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 128


 1897 0bd6 89030000 		.4byte	.LASF267
 1898 0bda 0A       		.byte	0xa
 1899 0bdb 25       		.byte	0x25
 1900 0bdc 62050000 		.4byte	0x562
 1901 0be0 08       		.byte	0x8
 1902 0be1 13       		.uleb128 0x13
 1903 0be2 82170000 		.4byte	.LASF268
 1904 0be6 0A       		.byte	0xa
 1905 0be7 26       		.byte	0x26
 1906 0be8 62050000 		.4byte	0x562
 1907 0bec 0C       		.byte	0xc
 1908 0bed 16       		.uleb128 0x16
 1909 0bee 494E00   		.ascii	"IN\000"
 1910 0bf1 0A       		.byte	0xa
 1911 0bf2 27       		.byte	0x27
 1912 0bf3 D7050000 		.4byte	0x5d7
 1913 0bf7 10       		.byte	0x10
 1914 0bf8 13       		.uleb128 0x13
 1915 0bf9 3E070000 		.4byte	.LASF269
 1916 0bfd 0A       		.byte	0xa
 1917 0bfe 28       		.byte	0x28
 1918 0bff 62050000 		.4byte	0x562
 1919 0c03 14       		.byte	0x14
 1920 0c04 13       		.uleb128 0x13
 1921 0c05 470C0000 		.4byte	.LASF270
 1922 0c09 0A       		.byte	0xa
 1923 0c0a 29       		.byte	0x29
 1924 0c0b 62050000 		.4byte	0x562
 1925 0c0f 18       		.byte	0x18
 1926 0c10 13       		.uleb128 0x13
 1927 0c11 32180000 		.4byte	.LASF271
 1928 0c15 0A       		.byte	0xa
 1929 0c16 2A       		.byte	0x2a
 1930 0c17 D7050000 		.4byte	0x5d7
 1931 0c1b 1C       		.byte	0x1c
 1932 0c1c 13       		.uleb128 0x13
 1933 0c1d 56040000 		.4byte	.LASF272
 1934 0c21 0A       		.byte	0xa
 1935 0c22 2B       		.byte	0x2b
 1936 0c23 62050000 		.4byte	0x562
 1937 0c27 20       		.byte	0x20
 1938 0c28 13       		.uleb128 0x13
 1939 0c29 E0160000 		.4byte	.LASF273
 1940 0c2d 0A       		.byte	0xa
 1941 0c2e 2C       		.byte	0x2c
 1942 0c2f 62050000 		.4byte	0x562
 1943 0c33 24       		.byte	0x24
 1944 0c34 16       		.uleb128 0x16
 1945 0c35 43464700 		.ascii	"CFG\000"
 1946 0c39 0A       		.byte	0xa
 1947 0c3a 2D       		.byte	0x2d
 1948 0c3b 62050000 		.4byte	0x562
 1949 0c3f 28       		.byte	0x28
 1950 0c40 13       		.uleb128 0x13
 1951 0c41 4B060000 		.4byte	.LASF274
 1952 0c45 0A       		.byte	0xa
 1953 0c46 2E       		.byte	0x2e
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 129


 1954 0c47 62050000 		.4byte	0x562
 1955 0c4b 2C       		.byte	0x2c
 1956 0c4c 13       		.uleb128 0x13
 1957 0c4d C8090000 		.4byte	.LASF275
 1958 0c51 0A       		.byte	0xa
 1959 0c52 2F       		.byte	0x2f
 1960 0c53 62050000 		.4byte	0x562
 1961 0c57 30       		.byte	0x30
 1962 0c58 13       		.uleb128 0x13
 1963 0c59 851D0000 		.4byte	.LASF276
 1964 0c5d 0A       		.byte	0xa
 1965 0c5e 30       		.byte	0x30
 1966 0c5f 62050000 		.4byte	0x562
 1967 0c63 34       		.byte	0x34
 1968 0c64 13       		.uleb128 0x13
 1969 0c65 37000000 		.4byte	.LASF190
 1970 0c69 0A       		.byte	0xa
 1971 0c6a 31       		.byte	0x31
 1972 0c6b D7050000 		.4byte	0x5d7
 1973 0c6f 38       		.byte	0x38
 1974 0c70 13       		.uleb128 0x13
 1975 0c71 38170000 		.4byte	.LASF277
 1976 0c75 0A       		.byte	0xa
 1977 0c76 32       		.byte	0x32
 1978 0c77 62050000 		.4byte	0x562
 1979 0c7b 3C       		.byte	0x3c
 1980 0c7c 13       		.uleb128 0x13
 1981 0c7d 64150000 		.4byte	.LASF201
 1982 0c81 0A       		.byte	0xa
 1983 0c82 33       		.byte	0x33
 1984 0c83 8E0C0000 		.4byte	0xc8e
 1985 0c87 40       		.byte	0x40
 1986 0c88 00       		.byte	0
 1987 0c89 0E       		.uleb128 0xe
 1988 0c8a 2C060000 		.4byte	0x62c
 1989 0c8e 11       		.uleb128 0x11
 1990 0c8f 890C0000 		.4byte	0xc89
 1991 0c93 06       		.uleb128 0x6
 1992 0c94 19160000 		.4byte	.LASF278
 1993 0c98 0A       		.byte	0xa
 1994 0c99 34       		.byte	0x34
 1995 0c9a B50B0000 		.4byte	0xbb5
 1996 0c9e 14       		.uleb128 0x14
 1997 0c9f 2440     		.2byte	0x4024
 1998 0ca1 0A       		.byte	0xa
 1999 0ca2 39       		.byte	0x39
 2000 0ca3 290D0000 		.4byte	0xd29
 2001 0ca7 16       		.uleb128 0x16
 2002 0ca8 50525400 		.ascii	"PRT\000"
 2003 0cac 0A       		.byte	0xa
 2004 0cad 3A       		.byte	0x3a
 2005 0cae 290D0000 		.4byte	0xd29
 2006 0cb2 00       		.byte	0
 2007 0cb3 15       		.uleb128 0x15
 2008 0cb4 4B000000 		.4byte	.LASF279
 2009 0cb8 0A       		.byte	0xa
 2010 0cb9 3B       		.byte	0x3b
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 130


 2011 0cba D7050000 		.4byte	0x5d7
 2012 0cbe 0040     		.2byte	0x4000
 2013 0cc0 15       		.uleb128 0x15
 2014 0cc1 57000000 		.4byte	.LASF280
 2015 0cc5 0A       		.byte	0xa
 2016 0cc6 3C       		.byte	0x3c
 2017 0cc7 D7050000 		.4byte	0x5d7
 2018 0ccb 0440     		.2byte	0x4004
 2019 0ccd 15       		.uleb128 0x15
 2020 0cce 63000000 		.4byte	.LASF281
 2021 0cd2 0A       		.byte	0xa
 2022 0cd3 3D       		.byte	0x3d
 2023 0cd4 D7050000 		.4byte	0x5d7
 2024 0cd8 0840     		.2byte	0x4008
 2025 0cda 15       		.uleb128 0x15
 2026 0cdb 9B0F0000 		.4byte	.LASF282
 2027 0cdf 0A       		.byte	0xa
 2028 0ce0 3E       		.byte	0x3e
 2029 0ce1 D7050000 		.4byte	0x5d7
 2030 0ce5 0C40     		.2byte	0x400c
 2031 0ce7 15       		.uleb128 0x15
 2032 0ce8 40000000 		.4byte	.LASF283
 2033 0cec 0A       		.byte	0xa
 2034 0ced 3F       		.byte	0x3f
 2035 0cee D7050000 		.4byte	0x5d7
 2036 0cf2 1040     		.2byte	0x4010
 2037 0cf4 15       		.uleb128 0x15
 2038 0cf5 030B0000 		.4byte	.LASF284
 2039 0cf9 0A       		.byte	0xa
 2040 0cfa 40       		.byte	0x40
 2041 0cfb 62050000 		.4byte	0x562
 2042 0cff 1440     		.2byte	0x4014
 2043 0d01 15       		.uleb128 0x15
 2044 0d02 BF1B0000 		.4byte	.LASF285
 2045 0d06 0A       		.byte	0xa
 2046 0d07 41       		.byte	0x41
 2047 0d08 62050000 		.4byte	0x562
 2048 0d0c 1840     		.2byte	0x4018
 2049 0d0e 15       		.uleb128 0x15
 2050 0d0f 67130000 		.4byte	.LASF286
 2051 0d13 0A       		.byte	0xa
 2052 0d14 42       		.byte	0x42
 2053 0d15 D7050000 		.4byte	0x5d7
 2054 0d19 1C40     		.2byte	0x401c
 2055 0d1b 15       		.uleb128 0x15
 2056 0d1c 3A140000 		.4byte	.LASF287
 2057 0d20 0A       		.byte	0xa
 2058 0d21 43       		.byte	0x43
 2059 0d22 62050000 		.4byte	0x562
 2060 0d26 2040     		.2byte	0x4020
 2061 0d28 00       		.byte	0
 2062 0d29 0C       		.uleb128 0xc
 2063 0d2a 930C0000 		.4byte	0xc93
 2064 0d2e 390D0000 		.4byte	0xd39
 2065 0d32 0D       		.uleb128 0xd
 2066 0d33 5B050000 		.4byte	0x55b
 2067 0d37 7F       		.byte	0x7f
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 131


 2068 0d38 00       		.byte	0
 2069 0d39 06       		.uleb128 0x6
 2070 0d3a 4F1C0000 		.4byte	.LASF288
 2071 0d3e 0A       		.byte	0xa
 2072 0d3f 44       		.byte	0x44
 2073 0d40 9E0C0000 		.4byte	0xc9e
 2074 0d44 05       		.uleb128 0x5
 2075 0d45 08       		.byte	0x8
 2076 0d46 04       		.byte	0x4
 2077 0d47 0A140000 		.4byte	.LASF289
 2078 0d4b 10       		.uleb128 0x10
 2079 0d4c 691B0000 		.4byte	.LASF290
 2080 0d50 0B       		.byte	0xb
 2081 0d51 C401     		.2byte	0x1c4
 2082 0d53 570D0000 		.4byte	0xd57
 2083 0d57 05       		.uleb128 0x5
 2084 0d58 01       		.byte	0x1
 2085 0d59 08       		.byte	0x8
 2086 0d5a A20D0000 		.4byte	.LASF291
 2087 0d5e 05       		.uleb128 0x5
 2088 0d5f 04       		.byte	0x4
 2089 0d60 04       		.byte	0x4
 2090 0d61 61070000 		.4byte	.LASF292
 2091 0d65 05       		.uleb128 0x5
 2092 0d66 08       		.byte	0x8
 2093 0d67 04       		.byte	0x4
 2094 0d68 1D1D0000 		.4byte	.LASF293
 2095 0d6c 12       		.uleb128 0x12
 2096 0d6d 08       		.byte	0x8
 2097 0d6e 0C       		.byte	0xc
 2098 0d6f EB       		.byte	0xeb
 2099 0d70 8D0D0000 		.4byte	0xd8d
 2100 0d74 13       		.uleb128 0x13
 2101 0d75 790F0000 		.4byte	.LASF294
 2102 0d79 0C       		.byte	0xc
 2103 0d7a EC       		.byte	0xec
 2104 0d7b ED030000 		.4byte	0x3ed
 2105 0d7f 00       		.byte	0
 2106 0d80 13       		.uleb128 0x13
 2107 0d81 5A180000 		.4byte	.LASF295
 2108 0d85 0C       		.byte	0xc
 2109 0d86 F0       		.byte	0xf0
 2110 0d87 84040000 		.4byte	0x484
 2111 0d8b 04       		.byte	0x4
 2112 0d8c 00       		.byte	0
 2113 0d8d 06       		.uleb128 0x6
 2114 0d8e B6010000 		.4byte	.LASF296
 2115 0d92 0C       		.byte	0xc
 2116 0d93 F1       		.byte	0xf1
 2117 0d94 6C0D0000 		.4byte	0xd6c
 2118 0d98 17       		.uleb128 0x17
 2119 0d99 01       		.byte	0x1
 2120 0d9a 0A040000 		.4byte	0x40a
 2121 0d9e 0D       		.byte	0xd
 2122 0d9f CE03     		.2byte	0x3ce
 2123 0da1 B20D0000 		.4byte	0xdb2
 2124 0da5 04       		.uleb128 0x4
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 132


 2125 0da6 3E150000 		.4byte	.LASF297
 2126 0daa 00       		.byte	0
 2127 0dab 04       		.uleb128 0x4
 2128 0dac 0E060000 		.4byte	.LASF298
 2129 0db0 01       		.byte	0x1
 2130 0db1 00       		.byte	0
 2131 0db2 18       		.uleb128 0x18
 2132 0db3 04       		.byte	0x4
 2133 0db4 05       		.uleb128 0x5
 2134 0db5 01       		.byte	0x1
 2135 0db6 02       		.byte	0x2
 2136 0db7 E60A0000 		.4byte	.LASF299
 2137 0dbb 12       		.uleb128 0x12
 2138 0dbc 0C       		.byte	0xc
 2139 0dbd 02       		.byte	0x2
 2140 0dbe 8A       		.byte	0x8a
 2141 0dbf 3C0E0000 		.4byte	0xe3c
 2142 0dc3 13       		.uleb128 0x13
 2143 0dc4 E5100000 		.4byte	.LASF300
 2144 0dc8 02       		.byte	0x2
 2145 0dc9 8C       		.byte	0x8c
 2146 0dca 6E040000 		.4byte	0x46e
 2147 0dce 00       		.byte	0
 2148 0dcf 13       		.uleb128 0x13
 2149 0dd0 8E040000 		.4byte	.LASF301
 2150 0dd4 02       		.byte	0x2
 2151 0dd5 8F       		.byte	0x8f
 2152 0dd6 6E040000 		.4byte	0x46e
 2153 0dda 02       		.byte	0x2
 2154 0ddb 13       		.uleb128 0x13
 2155 0ddc 4C080000 		.4byte	.LASF302
 2156 0de0 02       		.byte	0x2
 2157 0de1 92       		.byte	0x92
 2158 0de2 63040000 		.4byte	0x463
 2159 0de6 04       		.byte	0x4
 2160 0de7 13       		.uleb128 0x13
 2161 0de8 DE0F0000 		.4byte	.LASF303
 2162 0dec 02       		.byte	0x2
 2163 0ded 94       		.byte	0x94
 2164 0dee 63040000 		.4byte	0x463
 2165 0df2 05       		.byte	0x5
 2166 0df3 13       		.uleb128 0x13
 2167 0df4 5A110000 		.4byte	.LASF304
 2168 0df8 02       		.byte	0x2
 2169 0df9 96       		.byte	0x96
 2170 0dfa 63040000 		.4byte	0x463
 2171 0dfe 06       		.byte	0x6
 2172 0dff 13       		.uleb128 0x13
 2173 0e00 7F0A0000 		.4byte	.LASF305
 2174 0e04 02       		.byte	0x2
 2175 0e05 98       		.byte	0x98
 2176 0e06 63040000 		.4byte	0x463
 2177 0e0a 07       		.byte	0x7
 2178 0e0b 13       		.uleb128 0x13
 2179 0e0c 7E180000 		.4byte	.LASF306
 2180 0e10 02       		.byte	0x2
 2181 0e11 9A       		.byte	0x9a
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 133


 2182 0e12 B40D0000 		.4byte	0xdb4
 2183 0e16 08       		.byte	0x8
 2184 0e17 13       		.uleb128 0x13
 2185 0e18 210A0000 		.4byte	.LASF307
 2186 0e1c 02       		.byte	0x2
 2187 0e1d 9B       		.byte	0x9b
 2188 0e1e B40D0000 		.4byte	0xdb4
 2189 0e22 09       		.byte	0x9
 2190 0e23 13       		.uleb128 0x13
 2191 0e24 A1130000 		.4byte	.LASF308
 2192 0e28 02       		.byte	0x2
 2193 0e29 9C       		.byte	0x9c
 2194 0e2a B40D0000 		.4byte	0xdb4
 2195 0e2e 0A       		.byte	0xa
 2196 0e2f 13       		.uleb128 0x13
 2197 0e30 43070000 		.4byte	.LASF309
 2198 0e34 02       		.byte	0x2
 2199 0e35 9D       		.byte	0x9d
 2200 0e36 B40D0000 		.4byte	0xdb4
 2201 0e3a 0B       		.byte	0xb
 2202 0e3b 00       		.byte	0
 2203 0e3c 06       		.uleb128 0x6
 2204 0e3d 78040000 		.4byte	.LASF310
 2205 0e41 02       		.byte	0x2
 2206 0e42 9E       		.byte	0x9e
 2207 0e43 BB0D0000 		.4byte	0xdbb
 2208 0e47 19       		.uleb128 0x19
 2209 0e48 591C0000 		.4byte	.LASF332
 2210 0e4c 4C       		.byte	0x4c
 2211 0e4d 0E       		.byte	0xe
 2212 0e4e 2B       		.byte	0x2b
 2213 0e4f 380F0000 		.4byte	0xf38
 2214 0e53 13       		.uleb128 0x13
 2215 0e54 F81B0000 		.4byte	.LASF311
 2216 0e58 0E       		.byte	0xe
 2217 0e59 2D       		.byte	0x2d
 2218 0e5a 84040000 		.4byte	0x484
 2219 0e5e 00       		.byte	0
 2220 0e5f 13       		.uleb128 0x13
 2221 0e60 AF0E0000 		.4byte	.LASF312
 2222 0e64 0E       		.byte	0xe
 2223 0e65 2F       		.byte	0x2f
 2224 0e66 84040000 		.4byte	0x484
 2225 0e6a 04       		.byte	0x4
 2226 0e6b 13       		.uleb128 0x13
 2227 0e6c 47140000 		.4byte	.LASF313
 2228 0e70 0E       		.byte	0xe
 2229 0e71 30       		.byte	0x30
 2230 0e72 84040000 		.4byte	0x484
 2231 0e76 08       		.byte	0x8
 2232 0e77 13       		.uleb128 0x13
 2233 0e78 B0160000 		.4byte	.LASF314
 2234 0e7c 0E       		.byte	0xe
 2235 0e7d 31       		.byte	0x31
 2236 0e7e 84040000 		.4byte	0x484
 2237 0e82 0C       		.byte	0xc
 2238 0e83 13       		.uleb128 0x13
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 134


 2239 0e84 F4060000 		.4byte	.LASF315
 2240 0e88 0E       		.byte	0xe
 2241 0e89 33       		.byte	0x33
 2242 0e8a 84040000 		.4byte	0x484
 2243 0e8e 10       		.byte	0x10
 2244 0e8f 13       		.uleb128 0x13
 2245 0e90 EC040000 		.4byte	.LASF316
 2246 0e94 0E       		.byte	0xe
 2247 0e95 34       		.byte	0x34
 2248 0e96 84040000 		.4byte	0x484
 2249 0e9a 14       		.byte	0x14
 2250 0e9b 13       		.uleb128 0x13
 2251 0e9c F5040000 		.4byte	.LASF317
 2252 0ea0 0E       		.byte	0xe
 2253 0ea1 35       		.byte	0x35
 2254 0ea2 84040000 		.4byte	0x484
 2255 0ea6 18       		.byte	0x18
 2256 0ea7 13       		.uleb128 0x13
 2257 0ea8 D1150000 		.4byte	.LASF318
 2258 0eac 0E       		.byte	0xe
 2259 0ead 36       		.byte	0x36
 2260 0eae B40D0000 		.4byte	0xdb4
 2261 0eb2 1C       		.byte	0x1c
 2262 0eb3 13       		.uleb128 0x13
 2263 0eb4 DA060000 		.4byte	.LASF319
 2264 0eb8 0E       		.byte	0xe
 2265 0eb9 38       		.byte	0x38
 2266 0eba 84040000 		.4byte	0x484
 2267 0ebe 20       		.byte	0x20
 2268 0ebf 13       		.uleb128 0x13
 2269 0ec0 70090000 		.4byte	.LASF320
 2270 0ec4 0E       		.byte	0xe
 2271 0ec5 39       		.byte	0x39
 2272 0ec6 84040000 		.4byte	0x484
 2273 0eca 24       		.byte	0x24
 2274 0ecb 13       		.uleb128 0x13
 2275 0ecc 5C0D0000 		.4byte	.LASF321
 2276 0ed0 0E       		.byte	0xe
 2277 0ed1 3B       		.byte	0x3b
 2278 0ed2 84040000 		.4byte	0x484
 2279 0ed6 28       		.byte	0x28
 2280 0ed7 13       		.uleb128 0x13
 2281 0ed8 BE110000 		.4byte	.LASF322
 2282 0edc 0E       		.byte	0xe
 2283 0edd 3C       		.byte	0x3c
 2284 0ede 84040000 		.4byte	0x484
 2285 0ee2 2C       		.byte	0x2c
 2286 0ee3 13       		.uleb128 0x13
 2287 0ee4 F0070000 		.4byte	.LASF323
 2288 0ee8 0E       		.byte	0xe
 2289 0ee9 3E       		.byte	0x3e
 2290 0eea 84040000 		.4byte	0x484
 2291 0eee 30       		.byte	0x30
 2292 0eef 13       		.uleb128 0x13
 2293 0ef0 4A090000 		.4byte	.LASF324
 2294 0ef4 0E       		.byte	0xe
 2295 0ef5 3F       		.byte	0x3f
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 135


 2296 0ef6 84040000 		.4byte	0x484
 2297 0efa 34       		.byte	0x34
 2298 0efb 13       		.uleb128 0x13
 2299 0efc 8A020000 		.4byte	.LASF325
 2300 0f00 0E       		.byte	0xe
 2301 0f01 41       		.byte	0x41
 2302 0f02 84040000 		.4byte	0x484
 2303 0f06 38       		.byte	0x38
 2304 0f07 13       		.uleb128 0x13
 2305 0f08 C4000000 		.4byte	.LASF326
 2306 0f0c 0E       		.byte	0xe
 2307 0f0d 42       		.byte	0x42
 2308 0f0e 84040000 		.4byte	0x484
 2309 0f12 3C       		.byte	0x3c
 2310 0f13 13       		.uleb128 0x13
 2311 0f14 AE030000 		.4byte	.LASF327
 2312 0f18 0E       		.byte	0xe
 2313 0f19 44       		.byte	0x44
 2314 0f1a 84040000 		.4byte	0x484
 2315 0f1e 40       		.byte	0x40
 2316 0f1f 13       		.uleb128 0x13
 2317 0f20 34160000 		.4byte	.LASF328
 2318 0f24 0E       		.byte	0xe
 2319 0f25 45       		.byte	0x45
 2320 0f26 84040000 		.4byte	0x484
 2321 0f2a 44       		.byte	0x44
 2322 0f2b 13       		.uleb128 0x13
 2323 0f2c 8E0E0000 		.4byte	.LASF329
 2324 0f30 0E       		.byte	0xe
 2325 0f31 47       		.byte	0x47
 2326 0f32 84040000 		.4byte	0x484
 2327 0f36 48       		.byte	0x48
 2328 0f37 00       		.byte	0
 2329 0f38 06       		.uleb128 0x6
 2330 0f39 CB140000 		.4byte	.LASF330
 2331 0f3d 0E       		.byte	0xe
 2332 0f3e 48       		.byte	0x48
 2333 0f3f 470E0000 		.4byte	0xe47
 2334 0f43 1A       		.uleb128 0x1a
 2335 0f44 04       		.byte	0x4
 2336 0f45 490F0000 		.4byte	0xf49
 2337 0f49 1B       		.uleb128 0x1b
 2338 0f4a 540F0000 		.4byte	0xf54
 2339 0f4e 1C       		.uleb128 0x1c
 2340 0f4f 84040000 		.4byte	0x484
 2341 0f53 00       		.byte	0
 2342 0f54 10       		.uleb128 0x10
 2343 0f55 6F000000 		.4byte	.LASF331
 2344 0f59 0F       		.byte	0xf
 2345 0f5a BF01     		.2byte	0x1bf
 2346 0f5c 430F0000 		.4byte	0xf43
 2347 0f60 1D       		.uleb128 0x1d
 2348 0f61 781A0000 		.4byte	.LASF333
 2349 0f65 24       		.byte	0x24
 2350 0f66 0F       		.byte	0xf
 2351 0f67 4102     		.2byte	0x241
 2352 0f69 E30F0000 		.4byte	0xfe3
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 136


 2353 0f6d 09       		.uleb128 0x9
 2354 0f6e 570F0000 		.4byte	.LASF334
 2355 0f72 0F       		.byte	0xf
 2356 0f73 4402     		.2byte	0x244
 2357 0f75 62050000 		.4byte	0x562
 2358 0f79 00       		.byte	0
 2359 0f7a 09       		.uleb128 0x9
 2360 0f7b D9090000 		.4byte	.LASF335
 2361 0f7f 0F       		.byte	0xf
 2362 0f80 4602     		.2byte	0x246
 2363 0f82 B20D0000 		.4byte	0xdb2
 2364 0f86 04       		.byte	0x4
 2365 0f87 09       		.uleb128 0x9
 2366 0f88 E4080000 		.4byte	.LASF336
 2367 0f8c 0F       		.byte	0xf
 2368 0f8d 4702     		.2byte	0x247
 2369 0f8f 84040000 		.4byte	0x484
 2370 0f93 08       		.byte	0x8
 2371 0f94 09       		.uleb128 0x9
 2372 0f95 C1080000 		.4byte	.LASF337
 2373 0f99 0F       		.byte	0xf
 2374 0f9a 4802     		.2byte	0x248
 2375 0f9c 62050000 		.4byte	0x562
 2376 0fa0 0C       		.byte	0xc
 2377 0fa1 09       		.uleb128 0x9
 2378 0fa2 61130000 		.4byte	.LASF338
 2379 0fa6 0F       		.byte	0xf
 2380 0fa7 4A02     		.2byte	0x24a
 2381 0fa9 B20D0000 		.4byte	0xdb2
 2382 0fad 10       		.byte	0x10
 2383 0fae 09       		.uleb128 0x9
 2384 0faf 08120000 		.4byte	.LASF339
 2385 0fb3 0F       		.byte	0xf
 2386 0fb4 4B02     		.2byte	0x24b
 2387 0fb6 84040000 		.4byte	0x484
 2388 0fba 14       		.byte	0x14
 2389 0fbb 09       		.uleb128 0x9
 2390 0fbc 72020000 		.4byte	.LASF340
 2391 0fc0 0F       		.byte	0xf
 2392 0fc1 4C02     		.2byte	0x24c
 2393 0fc3 62050000 		.4byte	0x562
 2394 0fc7 18       		.byte	0x18
 2395 0fc8 09       		.uleb128 0x9
 2396 0fc9 D40A0000 		.4byte	.LASF341
 2397 0fcd 0F       		.byte	0xf
 2398 0fce 5202     		.2byte	0x252
 2399 0fd0 540F0000 		.4byte	0xf54
 2400 0fd4 1C       		.byte	0x1c
 2401 0fd5 09       		.uleb128 0x9
 2402 0fd6 F71C0000 		.4byte	.LASF342
 2403 0fda 0F       		.byte	0xf
 2404 0fdb 5502     		.2byte	0x255
 2405 0fdd 84040000 		.4byte	0x484
 2406 0fe1 20       		.byte	0x20
 2407 0fe2 00       		.byte	0
 2408 0fe3 10       		.uleb128 0x10
 2409 0fe4 81110000 		.4byte	.LASF343
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 137


 2410 0fe8 0F       		.byte	0xf
 2411 0fe9 5802     		.2byte	0x258
 2412 0feb 600F0000 		.4byte	0xf60
 2413 0fef 10       		.uleb128 0x10
 2414 0ff0 27100000 		.4byte	.LASF344
 2415 0ff4 10       		.byte	0x10
 2416 0ff5 AB01     		.2byte	0x1ab
 2417 0ff7 430F0000 		.4byte	0xf43
 2418 0ffb 1D       		.uleb128 0x1d
 2419 0ffc D0070000 		.4byte	.LASF345
 2420 1000 38       		.byte	0x38
 2421 1001 10       		.byte	0x10
 2422 1002 4702     		.2byte	0x247
 2423 1004 BF100000 		.4byte	0x10bf
 2424 1008 09       		.uleb128 0x9
 2425 1009 AD010000 		.4byte	.LASF346
 2426 100d 10       		.byte	0x10
 2427 100e 4A02     		.2byte	0x24a
 2428 1010 62050000 		.4byte	0x562
 2429 1014 00       		.byte	0
 2430 1015 09       		.uleb128 0x9
 2431 1016 42060000 		.4byte	.LASF347
 2432 101a 10       		.byte	0x10
 2433 101b 4B02     		.2byte	0x24b
 2434 101d 62050000 		.4byte	0x562
 2435 1021 04       		.byte	0x4
 2436 1022 09       		.uleb128 0x9
 2437 1023 00140000 		.4byte	.LASF348
 2438 1027 10       		.byte	0x10
 2439 1028 4D02     		.2byte	0x24d
 2440 102a B20D0000 		.4byte	0xdb2
 2441 102e 08       		.byte	0x8
 2442 102f 09       		.uleb128 0x9
 2443 1030 B8030000 		.4byte	.LASF349
 2444 1034 10       		.byte	0x10
 2445 1035 4E02     		.2byte	0x24e
 2446 1037 84040000 		.4byte	0x484
 2447 103b 0C       		.byte	0xc
 2448 103c 09       		.uleb128 0x9
 2449 103d 9A110000 		.4byte	.LASF350
 2450 1041 10       		.byte	0x10
 2451 1042 4F02     		.2byte	0x24f
 2452 1044 62050000 		.4byte	0x562
 2453 1048 10       		.byte	0x10
 2454 1049 09       		.uleb128 0x9
 2455 104a E60D0000 		.4byte	.LASF351
 2456 104e 10       		.byte	0x10
 2457 104f 5002     		.2byte	0x250
 2458 1051 62050000 		.4byte	0x562
 2459 1055 14       		.byte	0x14
 2460 1056 09       		.uleb128 0x9
 2461 1057 D9090000 		.4byte	.LASF335
 2462 105b 10       		.byte	0x10
 2463 105c 5202     		.2byte	0x252
 2464 105e B20D0000 		.4byte	0xdb2
 2465 1062 18       		.byte	0x18
 2466 1063 09       		.uleb128 0x9
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 138


 2467 1064 E4080000 		.4byte	.LASF336
 2468 1068 10       		.byte	0x10
 2469 1069 5302     		.2byte	0x253
 2470 106b 84040000 		.4byte	0x484
 2471 106f 1C       		.byte	0x1c
 2472 1070 09       		.uleb128 0x9
 2473 1071 C1080000 		.4byte	.LASF337
 2474 1075 10       		.byte	0x10
 2475 1076 5402     		.2byte	0x254
 2476 1078 62050000 		.4byte	0x562
 2477 107c 20       		.byte	0x20
 2478 107d 09       		.uleb128 0x9
 2479 107e 61130000 		.4byte	.LASF338
 2480 1082 10       		.byte	0x10
 2481 1083 5602     		.2byte	0x256
 2482 1085 B20D0000 		.4byte	0xdb2
 2483 1089 24       		.byte	0x24
 2484 108a 09       		.uleb128 0x9
 2485 108b 08120000 		.4byte	.LASF339
 2486 108f 10       		.byte	0x10
 2487 1090 5702     		.2byte	0x257
 2488 1092 84040000 		.4byte	0x484
 2489 1096 28       		.byte	0x28
 2490 1097 09       		.uleb128 0x9
 2491 1098 55170000 		.4byte	.LASF352
 2492 109c 10       		.byte	0x10
 2493 109d 5802     		.2byte	0x258
 2494 109f 62050000 		.4byte	0x562
 2495 10a3 2C       		.byte	0x2c
 2496 10a4 09       		.uleb128 0x9
 2497 10a5 D40A0000 		.4byte	.LASF341
 2498 10a9 10       		.byte	0x10
 2499 10aa 5D02     		.2byte	0x25d
 2500 10ac EF0F0000 		.4byte	0xfef
 2501 10b0 30       		.byte	0x30
 2502 10b1 09       		.uleb128 0x9
 2503 10b2 F71C0000 		.4byte	.LASF342
 2504 10b6 10       		.byte	0x10
 2505 10b7 6002     		.2byte	0x260
 2506 10b9 84040000 		.4byte	0x484
 2507 10bd 34       		.byte	0x34
 2508 10be 00       		.byte	0
 2509 10bf 10       		.uleb128 0x10
 2510 10c0 83070000 		.4byte	.LASF353
 2511 10c4 10       		.byte	0x10
 2512 10c5 6302     		.2byte	0x263
 2513 10c7 FB0F0000 		.4byte	0xffb
 2514 10cb 1E       		.uleb128 0x1e
 2515 10cc 02       		.byte	0x2
 2516 10cd 11       		.byte	0x11
 2517 10ce 5B01     		.2byte	0x15b
 2518 10d0 EF100000 		.4byte	0x10ef
 2519 10d4 09       		.uleb128 0x9
 2520 10d5 841B0000 		.4byte	.LASF354
 2521 10d9 11       		.byte	0x11
 2522 10da 6501     		.2byte	0x165
 2523 10dc 63040000 		.4byte	0x463
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 139


 2524 10e0 00       		.byte	0
 2525 10e1 09       		.uleb128 0x9
 2526 10e2 211E0000 		.4byte	.LASF355
 2527 10e6 11       		.byte	0x11
 2528 10e7 6901     		.2byte	0x169
 2529 10e9 63040000 		.4byte	0x463
 2530 10ed 01       		.byte	0x1
 2531 10ee 00       		.byte	0
 2532 10ef 10       		.uleb128 0x10
 2533 10f0 380E0000 		.4byte	.LASF356
 2534 10f4 11       		.byte	0x11
 2535 10f5 6B01     		.2byte	0x16b
 2536 10f7 CB100000 		.4byte	0x10cb
 2537 10fb 02       		.uleb128 0x2
 2538 10fc 01       		.byte	0x1
 2539 10fd 0A040000 		.4byte	0x40a
 2540 1101 12       		.byte	0x12
 2541 1102 7E       		.byte	0x7e
 2542 1103 20110000 		.4byte	0x1120
 2543 1107 04       		.uleb128 0x4
 2544 1108 5F040000 		.4byte	.LASF357
 2545 110c 00       		.byte	0
 2546 110d 04       		.uleb128 0x4
 2547 110e B11D0000 		.4byte	.LASF358
 2548 1112 01       		.byte	0x1
 2549 1113 04       		.uleb128 0x4
 2550 1114 0C0B0000 		.4byte	.LASF359
 2551 1118 02       		.byte	0x2
 2552 1119 04       		.uleb128 0x4
 2553 111a E80C0000 		.4byte	.LASF360
 2554 111e 03       		.byte	0x3
 2555 111f 00       		.byte	0
 2556 1120 06       		.uleb128 0x6
 2557 1121 16140000 		.4byte	.LASF361
 2558 1125 12       		.byte	0x12
 2559 1126 83       		.byte	0x83
 2560 1127 FB100000 		.4byte	0x10fb
 2561 112b 02       		.uleb128 0x2
 2562 112c 01       		.byte	0x1
 2563 112d 0A040000 		.4byte	0x40a
 2564 1131 12       		.byte	0x12
 2565 1132 87       		.byte	0x87
 2566 1133 68110000 		.4byte	0x1168
 2567 1137 04       		.uleb128 0x4
 2568 1138 271E0000 		.4byte	.LASF362
 2569 113c 00       		.byte	0
 2570 113d 04       		.uleb128 0x4
 2571 113e BF050000 		.4byte	.LASF363
 2572 1142 01       		.byte	0x1
 2573 1143 04       		.uleb128 0x4
 2574 1144 41030000 		.4byte	.LASF364
 2575 1148 02       		.byte	0x2
 2576 1149 04       		.uleb128 0x4
 2577 114a B81E0000 		.4byte	.LASF365
 2578 114e 03       		.byte	0x3
 2579 114f 04       		.uleb128 0x4
 2580 1150 77130000 		.4byte	.LASF366
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 140


 2581 1154 04       		.byte	0x4
 2582 1155 04       		.uleb128 0x4
 2583 1156 320D0000 		.4byte	.LASF367
 2584 115a 05       		.byte	0x5
 2585 115b 04       		.uleb128 0x4
 2586 115c FF120000 		.4byte	.LASF368
 2587 1160 06       		.byte	0x6
 2588 1161 04       		.uleb128 0x4
 2589 1162 6D010000 		.4byte	.LASF369
 2590 1166 07       		.byte	0x7
 2591 1167 00       		.byte	0
 2592 1168 06       		.uleb128 0x6
 2593 1169 46100000 		.4byte	.LASF370
 2594 116d 12       		.byte	0x12
 2595 116e 90       		.byte	0x90
 2596 116f 2B110000 		.4byte	0x112b
 2597 1173 11       		.uleb128 0x11
 2598 1174 8D0D0000 		.4byte	0xd8d
 2599 1178 1A       		.uleb128 0x1a
 2600 1179 04       		.byte	0x4
 2601 117a 930C0000 		.4byte	0xc93
 2602 117e 1F       		.uleb128 0x1f
 2603 117f DD120000 		.4byte	.LASF371
 2604 1183 05       		.byte	0x5
 2605 1184 E402     		.2byte	0x2e4
 2606 1186 03       		.byte	0x3
 2607 1187 1F       		.uleb128 0x1f
 2608 1188 36040000 		.4byte	.LASF372
 2609 118c 05       		.byte	0x5
 2610 118d EF02     		.2byte	0x2ef
 2611 118f 03       		.byte	0x3
 2612 1190 20       		.uleb128 0x20
 2613 1191 751C0000 		.4byte	.LASF373
 2614 1195 03       		.byte	0x3
 2615 1196 DF06     		.2byte	0x6df
 2616 1198 03       		.byte	0x3
 2617 1199 AA110000 		.4byte	0x11aa
 2618 119d 21       		.uleb128 0x21
 2619 119e 35140000 		.4byte	.LASF375
 2620 11a2 03       		.byte	0x3
 2621 11a3 DF06     		.2byte	0x6df
 2622 11a5 ED030000 		.4byte	0x3ed
 2623 11a9 00       		.byte	0
 2624 11aa 20       		.uleb128 0x20
 2625 11ab F9190000 		.4byte	.LASF374
 2626 11af 02       		.byte	0x2
 2627 11b0 D103     		.2byte	0x3d1
 2628 11b2 03       		.byte	0x3
 2629 11b3 D0110000 		.4byte	0x11d0
 2630 11b7 21       		.uleb128 0x21
 2631 11b8 AF070000 		.4byte	.LASF376
 2632 11bc 02       		.byte	0x2
 2633 11bd D103     		.2byte	0x3d1
 2634 11bf D0110000 		.4byte	0x11d0
 2635 11c3 21       		.uleb128 0x21
 2636 11c4 DD0A0000 		.4byte	.LASF377
 2637 11c8 02       		.byte	0x2
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 141


 2638 11c9 D103     		.2byte	0x3d1
 2639 11cb 84040000 		.4byte	0x484
 2640 11cf 00       		.byte	0
 2641 11d0 1A       		.uleb128 0x1a
 2642 11d1 04       		.byte	0x4
 2643 11d2 FF060000 		.4byte	0x6ff
 2644 11d6 20       		.uleb128 0x20
 2645 11d7 05070000 		.4byte	.LASF378
 2646 11db 04       		.byte	0x4
 2647 11dc 2106     		.2byte	0x621
 2648 11de 03       		.byte	0x3
 2649 11df FC110000 		.4byte	0x11fc
 2650 11e3 21       		.uleb128 0x21
 2651 11e4 AF070000 		.4byte	.LASF376
 2652 11e8 04       		.byte	0x4
 2653 11e9 2106     		.2byte	0x621
 2654 11eb 78110000 		.4byte	0x1178
 2655 11ef 21       		.uleb128 0x21
 2656 11f0 711A0000 		.4byte	.LASF379
 2657 11f4 04       		.byte	0x4
 2658 11f5 2106     		.2byte	0x621
 2659 11f7 84040000 		.4byte	0x484
 2660 11fb 00       		.byte	0
 2661 11fc 20       		.uleb128 0x20
 2662 11fd 66190000 		.4byte	.LASF380
 2663 1201 03       		.byte	0x3
 2664 1202 8606     		.2byte	0x686
 2665 1204 03       		.byte	0x3
 2666 1205 16120000 		.4byte	0x1216
 2667 1209 21       		.uleb128 0x21
 2668 120a 35140000 		.4byte	.LASF375
 2669 120e 03       		.byte	0x3
 2670 120f 8606     		.2byte	0x686
 2671 1211 ED030000 		.4byte	0x3ed
 2672 1215 00       		.byte	0
 2673 1216 20       		.uleb128 0x20
 2674 1217 B1080000 		.4byte	.LASF381
 2675 121b 02       		.byte	0x2
 2676 121c 6701     		.2byte	0x167
 2677 121e 03       		.byte	0x3
 2678 121f 54120000 		.4byte	0x1254
 2679 1223 21       		.uleb128 0x21
 2680 1224 AF070000 		.4byte	.LASF376
 2681 1228 02       		.byte	0x2
 2682 1229 6701     		.2byte	0x167
 2683 122b D0110000 		.4byte	0x11d0
 2684 122f 21       		.uleb128 0x21
 2685 1230 DD0A0000 		.4byte	.LASF377
 2686 1234 02       		.byte	0x2
 2687 1235 6701     		.2byte	0x167
 2688 1237 84040000 		.4byte	0x484
 2689 123b 21       		.uleb128 0x21
 2690 123c EC0A0000 		.4byte	.LASF382
 2691 1240 02       		.byte	0x2
 2692 1241 6701     		.2byte	0x167
 2693 1243 6E040000 		.4byte	0x46e
 2694 1247 22       		.uleb128 0x22
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 142


 2695 1248 06190000 		.4byte	.LASF386
 2696 124c 02       		.byte	0x2
 2697 124d 6901     		.2byte	0x169
 2698 124f 84040000 		.4byte	0x484
 2699 1253 00       		.byte	0
 2700 1254 20       		.uleb128 0x20
 2701 1255 BD0D0000 		.4byte	.LASF383
 2702 1259 02       		.byte	0x2
 2703 125a 1404     		.2byte	0x414
 2704 125c 03       		.byte	0x3
 2705 125d 7A120000 		.4byte	0x127a
 2706 1261 21       		.uleb128 0x21
 2707 1262 AF070000 		.4byte	.LASF376
 2708 1266 02       		.byte	0x2
 2709 1267 1404     		.2byte	0x414
 2710 1269 D0110000 		.4byte	0x11d0
 2711 126d 21       		.uleb128 0x21
 2712 126e DD0A0000 		.4byte	.LASF377
 2713 1272 02       		.byte	0x2
 2714 1273 1404     		.2byte	0x414
 2715 1275 84040000 		.4byte	0x484
 2716 1279 00       		.byte	0
 2717 127a 20       		.uleb128 0x20
 2718 127b 9D070000 		.4byte	.LASF384
 2719 127f 03       		.byte	0x3
 2720 1280 AA06     		.2byte	0x6aa
 2721 1282 03       		.byte	0x3
 2722 1283 94120000 		.4byte	0x1294
 2723 1287 21       		.uleb128 0x21
 2724 1288 35140000 		.4byte	.LASF375
 2725 128c 03       		.byte	0x3
 2726 128d AA06     		.2byte	0x6aa
 2727 128f ED030000 		.4byte	0x3ed
 2728 1293 00       		.byte	0
 2729 1294 20       		.uleb128 0x20
 2730 1295 F5180000 		.4byte	.LASF385
 2731 1299 02       		.byte	0x2
 2732 129a 9001     		.2byte	0x190
 2733 129c 03       		.byte	0x3
 2734 129d D2120000 		.4byte	0x12d2
 2735 12a1 21       		.uleb128 0x21
 2736 12a2 AF070000 		.4byte	.LASF376
 2737 12a6 02       		.byte	0x2
 2738 12a7 9001     		.2byte	0x190
 2739 12a9 D0110000 		.4byte	0x11d0
 2740 12ad 21       		.uleb128 0x21
 2741 12ae DD0A0000 		.4byte	.LASF377
 2742 12b2 02       		.byte	0x2
 2743 12b3 9001     		.2byte	0x190
 2744 12b5 84040000 		.4byte	0x484
 2745 12b9 21       		.uleb128 0x21
 2746 12ba EC0A0000 		.4byte	.LASF382
 2747 12be 02       		.byte	0x2
 2748 12bf 9001     		.2byte	0x190
 2749 12c1 6E040000 		.4byte	0x46e
 2750 12c5 22       		.uleb128 0x22
 2751 12c6 00000000 		.4byte	.LASF387
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 143


 2752 12ca 02       		.byte	0x2
 2753 12cb 9201     		.2byte	0x192
 2754 12cd 84040000 		.4byte	0x484
 2755 12d1 00       		.byte	0
 2756 12d2 23       		.uleb128 0x23
 2757 12d3 D0090000 		.4byte	.LASF388
 2758 12d7 01       		.byte	0x1
 2759 12d8 47       		.byte	0x47
 2760 12d9 00000000 		.4byte	.LFB632
 2761 12dd 3C000000 		.4byte	.LFE632-.LFB632
 2762 12e1 01       		.uleb128 0x1
 2763 12e2 9C       		.byte	0x9c
 2764 12e3 34130000 		.4byte	0x1334
 2765 12e7 24       		.uleb128 0x24
 2766 12e8 AA110000 		.4byte	0x11aa
 2767 12ec 02000000 		.4byte	.LBB38
 2768 12f0 08000000 		.4byte	.LBE38-.LBB38
 2769 12f4 01       		.byte	0x1
 2770 12f5 4A       		.byte	0x4a
 2771 12f6 0D130000 		.4byte	0x130d
 2772 12fa 25       		.uleb128 0x25
 2773 12fb C3110000 		.4byte	0x11c3
 2774 12ff 00000000 		.4byte	.LLST0
 2775 1303 25       		.uleb128 0x25
 2776 1304 B7110000 		.4byte	0x11b7
 2777 1308 14000000 		.4byte	.LLST1
 2778 130c 00       		.byte	0
 2779 130d 24       		.uleb128 0x24
 2780 130e 90110000 		.4byte	0x1190
 2781 1312 10000000 		.4byte	.LBB40
 2782 1316 18000000 		.4byte	.LBE40-.LBB40
 2783 131a 01       		.byte	0x1
 2784 131b 4B       		.byte	0x4b
 2785 131c 2A130000 		.4byte	0x132a
 2786 1320 25       		.uleb128 0x25
 2787 1321 9D110000 		.4byte	0x119d
 2788 1325 2C000000 		.4byte	.LLST2
 2789 1329 00       		.byte	0
 2790 132a 26       		.uleb128 0x26
 2791 132b 2C000000 		.4byte	.LVL5
 2792 132f D7160000 		.4byte	0x16d7
 2793 1333 00       		.byte	0
 2794 1334 23       		.uleb128 0x23
 2795 1335 BE0E0000 		.4byte	.LASF389
 2796 1339 01       		.byte	0x1
 2797 133a 5F       		.byte	0x5f
 2798 133b 00000000 		.4byte	.LFB633
 2799 133f 3C000000 		.4byte	.LFE633-.LFB633
 2800 1343 01       		.uleb128 0x1
 2801 1344 9C       		.byte	0x9c
 2802 1345 96130000 		.4byte	0x1396
 2803 1349 24       		.uleb128 0x24
 2804 134a D6110000 		.4byte	0x11d6
 2805 134e 02000000 		.4byte	.LBB42
 2806 1352 0A000000 		.4byte	.LBE42-.LBB42
 2807 1356 01       		.byte	0x1
 2808 1357 62       		.byte	0x62
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 144


 2809 1358 6F130000 		.4byte	0x136f
 2810 135c 25       		.uleb128 0x25
 2811 135d EF110000 		.4byte	0x11ef
 2812 1361 3F000000 		.4byte	.LLST3
 2813 1365 25       		.uleb128 0x25
 2814 1366 E3110000 		.4byte	0x11e3
 2815 136a 53000000 		.4byte	.LLST4
 2816 136e 00       		.byte	0
 2817 136f 24       		.uleb128 0x24
 2818 1370 90110000 		.4byte	0x1190
 2819 1374 12000000 		.4byte	.LBB44
 2820 1378 18000000 		.4byte	.LBE44-.LBB44
 2821 137c 01       		.byte	0x1
 2822 137d 63       		.byte	0x63
 2823 137e 8C130000 		.4byte	0x138c
 2824 1382 25       		.uleb128 0x25
 2825 1383 9D110000 		.4byte	0x119d
 2826 1387 6B000000 		.4byte	.LLST5
 2827 138b 00       		.byte	0
 2828 138c 26       		.uleb128 0x26
 2829 138d 2E000000 		.4byte	.LVL11
 2830 1391 E2160000 		.4byte	0x16e2
 2831 1395 00       		.byte	0
 2832 1396 23       		.uleb128 0x23
 2833 1397 74110000 		.4byte	.LASF390
 2834 139b 01       		.byte	0x1
 2835 139c 77       		.byte	0x77
 2836 139d 00000000 		.4byte	.LFB634
 2837 13a1 B4000000 		.4byte	.LFE634-.LFB634
 2838 13a5 01       		.uleb128 0x1
 2839 13a6 9C       		.byte	0x9c
 2840 13a7 E1140000 		.4byte	0x14e1
 2841 13ab 24       		.uleb128 0x24
 2842 13ac 54120000 		.4byte	0x1254
 2843 13b0 0C000000 		.4byte	.LBB46
 2844 13b4 04000000 		.4byte	.LBE46-.LBB46
 2845 13b8 01       		.byte	0x1
 2846 13b9 7C       		.byte	0x7c
 2847 13ba D1130000 		.4byte	0x13d1
 2848 13be 25       		.uleb128 0x25
 2849 13bf 6D120000 		.4byte	0x126d
 2850 13c3 7E000000 		.4byte	.LLST6
 2851 13c7 25       		.uleb128 0x25
 2852 13c8 61120000 		.4byte	0x1261
 2853 13cc 92000000 		.4byte	.LLST7
 2854 13d0 00       		.byte	0
 2855 13d1 24       		.uleb128 0x24
 2856 13d2 90110000 		.4byte	0x1190
 2857 13d6 1E000000 		.4byte	.LBB48
 2858 13da 16000000 		.4byte	.LBE48-.LBB48
 2859 13de 01       		.byte	0x1
 2860 13df 80       		.byte	0x80
 2861 13e0 EE130000 		.4byte	0x13ee
 2862 13e4 25       		.uleb128 0x25
 2863 13e5 9D110000 		.4byte	0x119d
 2864 13e9 AA000000 		.4byte	.LLST8
 2865 13ed 00       		.byte	0
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 145


 2866 13ee 24       		.uleb128 0x24
 2867 13ef FC110000 		.4byte	0x11fc
 2868 13f3 34000000 		.4byte	.LBB50
 2869 13f7 16000000 		.4byte	.LBE50-.LBB50
 2870 13fb 01       		.byte	0x1
 2871 13fc 81       		.byte	0x81
 2872 13fd 0B140000 		.4byte	0x140b
 2873 1401 25       		.uleb128 0x25
 2874 1402 09120000 		.4byte	0x1209
 2875 1406 BD000000 		.4byte	.LLST9
 2876 140a 00       		.byte	0
 2877 140b 24       		.uleb128 0x24
 2878 140c 16120000 		.4byte	0x1216
 2879 1410 4A000000 		.4byte	.LBB52
 2880 1414 10000000 		.4byte	.LBE52-.LBB52
 2881 1418 01       		.byte	0x1
 2882 1419 84       		.byte	0x84
 2883 141a 5C140000 		.4byte	0x145c
 2884 141e 25       		.uleb128 0x25
 2885 141f 3B120000 		.4byte	0x123b
 2886 1423 DC000000 		.4byte	.LLST10
 2887 1427 25       		.uleb128 0x25
 2888 1428 2F120000 		.4byte	0x122f
 2889 142c F0000000 		.4byte	.LLST11
 2890 1430 25       		.uleb128 0x25
 2891 1431 23120000 		.4byte	0x1223
 2892 1435 04010000 		.4byte	.LLST12
 2893 1439 27       		.uleb128 0x27
 2894 143a 4A000000 		.4byte	.LBB53
 2895 143e 10000000 		.4byte	.LBE53-.LBB53
 2896 1442 28       		.uleb128 0x28
 2897 1443 47120000 		.4byte	0x1247
 2898 1447 F0000000 		.4byte	.LLST11
 2899 144b 29       		.uleb128 0x29
 2900 144c 5A000000 		.4byte	.LVL19
 2901 1450 ED160000 		.4byte	0x16ed
 2902 1454 2A       		.uleb128 0x2a
 2903 1455 01       		.uleb128 0x1
 2904 1456 50       		.byte	0x50
 2905 1457 01       		.uleb128 0x1
 2906 1458 30       		.byte	0x30
 2907 1459 00       		.byte	0
 2908 145a 00       		.byte	0
 2909 145b 00       		.byte	0
 2910 145c 24       		.uleb128 0x24
 2911 145d 90110000 		.4byte	0x1190
 2912 1461 68000000 		.4byte	.LBB54
 2913 1465 16000000 		.4byte	.LBE54-.LBB54
 2914 1469 01       		.byte	0x1
 2915 146a 88       		.byte	0x88
 2916 146b 79140000 		.4byte	0x1479
 2917 146f 25       		.uleb128 0x25
 2918 1470 9D110000 		.4byte	0x119d
 2919 1474 1C010000 		.4byte	.LLST14
 2920 1478 00       		.byte	0
 2921 1479 24       		.uleb128 0x24
 2922 147a FC110000 		.4byte	0x11fc
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 146


 2923 147e 7E000000 		.4byte	.LBB56
 2924 1482 36000000 		.4byte	.LBE56-.LBB56
 2925 1486 01       		.byte	0x1
 2926 1487 89       		.byte	0x89
 2927 1488 96140000 		.4byte	0x1496
 2928 148c 25       		.uleb128 0x25
 2929 148d 09120000 		.4byte	0x1209
 2930 1491 2F010000 		.4byte	.LLST15
 2931 1495 00       		.byte	0
 2932 1496 2B       		.uleb128 0x2b
 2933 1497 0C000000 		.4byte	.LVL12
 2934 149b F9160000 		.4byte	0x16f9
 2935 149f AA140000 		.4byte	0x14aa
 2936 14a3 2A       		.uleb128 0x2a
 2937 14a4 01       		.uleb128 0x1
 2938 14a5 50       		.byte	0x50
 2939 14a6 02       		.uleb128 0x2
 2940 14a7 74       		.byte	0x74
 2941 14a8 00       		.sleb128 0
 2942 14a9 00       		.byte	0
 2943 14aa 2B       		.uleb128 0x2b
 2944 14ab 1A000000 		.4byte	.LVL14
 2945 14af 05170000 		.4byte	0x1705
 2946 14b3 C7140000 		.4byte	0x14c7
 2947 14b7 2A       		.uleb128 0x2a
 2948 14b8 01       		.uleb128 0x1
 2949 14b9 50       		.byte	0x50
 2950 14ba 02       		.uleb128 0x2
 2951 14bb 74       		.byte	0x74
 2952 14bc 00       		.sleb128 0
 2953 14bd 2A       		.uleb128 0x2a
 2954 14be 01       		.uleb128 0x1
 2955 14bf 51       		.byte	0x51
 2956 14c0 05       		.uleb128 0x5
 2957 14c1 03       		.byte	0x3
 2958 14c2 00000000 		.4byte	IsrMcwdt
 2959 14c6 00       		.byte	0
 2960 14c7 29       		.uleb128 0x29
 2961 14c8 64000000 		.4byte	.LVL20
 2962 14cc 05170000 		.4byte	0x1705
 2963 14d0 2A       		.uleb128 0x2a
 2964 14d1 01       		.uleb128 0x1
 2965 14d2 50       		.byte	0x50
 2966 14d3 02       		.uleb128 0x2
 2967 14d4 74       		.byte	0x74
 2968 14d5 00       		.sleb128 0
 2969 14d6 2A       		.uleb128 0x2a
 2970 14d7 01       		.uleb128 0x1
 2971 14d8 51       		.byte	0x51
 2972 14d9 05       		.uleb128 0x5
 2973 14da 03       		.byte	0x3
 2974 14db 00000000 		.4byte	isrGPIO
 2975 14df 00       		.byte	0
 2976 14e0 00       		.byte	0
 2977 14e1 23       		.uleb128 0x23
 2978 14e2 F0050000 		.4byte	.LASF391
 2979 14e6 01       		.byte	0x1
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 147


 2980 14e7 9C       		.byte	0x9c
 2981 14e8 00000000 		.4byte	.LFB635
 2982 14ec 9C000000 		.4byte	.LFE635-.LFB635
 2983 14f0 01       		.uleb128 0x1
 2984 14f1 9C       		.byte	0x9c
 2985 14f2 36160000 		.4byte	0x1636
 2986 14f6 24       		.uleb128 0x24
 2987 14f7 94120000 		.4byte	0x1294
 2988 14fb 18000000 		.4byte	.LBB58
 2989 14ff 0E000000 		.4byte	.LBE58-.LBB58
 2990 1503 01       		.byte	0x1
 2991 1504 A6       		.byte	0xa6
 2992 1505 41150000 		.4byte	0x1541
 2993 1509 25       		.uleb128 0x25
 2994 150a B9120000 		.4byte	0x12b9
 2995 150e 4E010000 		.4byte	.LLST16
 2996 1512 25       		.uleb128 0x25
 2997 1513 AD120000 		.4byte	0x12ad
 2998 1517 62010000 		.4byte	.LLST17
 2999 151b 25       		.uleb128 0x25
 3000 151c A1120000 		.4byte	0x12a1
 3001 1520 76010000 		.4byte	.LLST18
 3002 1524 27       		.uleb128 0x27
 3003 1525 18000000 		.4byte	.LBB59
 3004 1529 0E000000 		.4byte	.LBE59-.LBB59
 3005 152d 28       		.uleb128 0x28
 3006 152e C5120000 		.4byte	0x12c5
 3007 1532 62010000 		.4byte	.LLST17
 3008 1536 26       		.uleb128 0x26
 3009 1537 26000000 		.4byte	.LVL29
 3010 153b ED160000 		.4byte	0x16ed
 3011 153f 00       		.byte	0
 3012 1540 00       		.byte	0
 3013 1541 24       		.uleb128 0x24
 3014 1542 7A120000 		.4byte	0x127a
 3015 1546 2C000000 		.4byte	.LBB60
 3016 154a 20000000 		.4byte	.LBE60-.LBB60
 3017 154e 01       		.byte	0x1
 3018 154f A7       		.byte	0xa7
 3019 1550 7E150000 		.4byte	0x157e
 3020 1554 25       		.uleb128 0x25
 3021 1555 87120000 		.4byte	0x1287
 3022 1559 8E010000 		.4byte	.LLST20
 3023 155d 2C       		.uleb128 0x2c
 3024 155e 87110000 		.4byte	0x1187
 3025 1562 44000000 		.4byte	.LBB62
 3026 1566 04000000 		.4byte	.LBE62-.LBB62
 3027 156a 03       		.byte	0x3
 3028 156b AF06     		.2byte	0x6af
 3029 156d 2C       		.uleb128 0x2c
 3030 156e 7E110000 		.4byte	0x117e
 3031 1572 48000000 		.4byte	.LBB64
 3032 1576 04000000 		.4byte	.LBE64-.LBB64
 3033 157a 03       		.byte	0x3
 3034 157b B006     		.2byte	0x6b0
 3035 157d 00       		.byte	0
 3036 157e 24       		.uleb128 0x24
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 148


 3037 157f FC110000 		.4byte	0x11fc
 3038 1583 66000000 		.4byte	.LBB66
 3039 1587 16000000 		.4byte	.LBE66-.LBB66
 3040 158b 01       		.byte	0x1
 3041 158c B5       		.byte	0xb5
 3042 158d 9B150000 		.4byte	0x159b
 3043 1591 25       		.uleb128 0x25
 3044 1592 09120000 		.4byte	0x1209
 3045 1596 A1010000 		.4byte	.LLST21
 3046 159a 00       		.byte	0
 3047 159b 24       		.uleb128 0x24
 3048 159c 16120000 		.4byte	0x1216
 3049 15a0 7C000000 		.4byte	.LBB68
 3050 15a4 20000000 		.4byte	.LBE68-.LBB68
 3051 15a8 01       		.byte	0x1
 3052 15a9 B6       		.byte	0xb6
 3053 15aa EC150000 		.4byte	0x15ec
 3054 15ae 25       		.uleb128 0x25
 3055 15af 3B120000 		.4byte	0x123b
 3056 15b3 B4010000 		.4byte	.LLST22
 3057 15b7 25       		.uleb128 0x25
 3058 15b8 2F120000 		.4byte	0x122f
 3059 15bc C8010000 		.4byte	.LLST23
 3060 15c0 25       		.uleb128 0x25
 3061 15c1 23120000 		.4byte	0x1223
 3062 15c5 DC010000 		.4byte	.LLST24
 3063 15c9 27       		.uleb128 0x27
 3064 15ca 7C000000 		.4byte	.LBB69
 3065 15ce 20000000 		.4byte	.LBE69-.LBB69
 3066 15d2 28       		.uleb128 0x28
 3067 15d3 47120000 		.4byte	0x1247
 3068 15d7 C8010000 		.4byte	.LLST23
 3069 15db 29       		.uleb128 0x29
 3070 15dc 8C000000 		.4byte	.LVL40
 3071 15e0 ED160000 		.4byte	0x16ed
 3072 15e4 2A       		.uleb128 0x2a
 3073 15e5 01       		.uleb128 0x1
 3074 15e6 50       		.byte	0x50
 3075 15e7 01       		.uleb128 0x1
 3076 15e8 30       		.byte	0x30
 3077 15e9 00       		.byte	0
 3078 15ea 00       		.byte	0
 3079 15eb 00       		.byte	0
 3080 15ec 26       		.uleb128 0x26
 3081 15ed 06000000 		.4byte	.LVL25
 3082 15f1 11170000 		.4byte	0x1711
 3083 15f5 26       		.uleb128 0x26
 3084 15f6 0E000000 		.4byte	.LVL26
 3085 15fa 1C170000 		.4byte	0x171c
 3086 15fe 26       		.uleb128 0x26
 3087 15ff 16000000 		.4byte	.LVL27
 3088 1603 27170000 		.4byte	0x1727
 3089 1607 26       		.uleb128 0x26
 3090 1608 50000000 		.4byte	.LVL33
 3091 160c 32170000 		.4byte	0x1732
 3092 1610 2B       		.uleb128 0x2b
 3093 1611 56000000 		.4byte	.LVL34
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 149


 3094 1615 3D170000 		.4byte	0x173d
 3095 1619 23160000 		.4byte	0x1623
 3096 161d 2A       		.uleb128 0x2a
 3097 161e 01       		.uleb128 0x1
 3098 161f 50       		.byte	0x50
 3099 1620 01       		.uleb128 0x1
 3100 1621 30       		.byte	0x30
 3101 1622 00       		.byte	0
 3102 1623 26       		.uleb128 0x26
 3103 1624 5A000000 		.4byte	.LVL35
 3104 1628 49170000 		.4byte	0x1749
 3105 162c 26       		.uleb128 0x26
 3106 162d 5E000000 		.4byte	.LVL36
 3107 1631 27170000 		.4byte	0x1727
 3108 1635 00       		.byte	0
 3109 1636 2D       		.uleb128 0x2d
 3110 1637 27160000 		.4byte	.LASF392
 3111 163b 03       		.byte	0x3
 3112 163c EA07     		.2byte	0x7ea
 3113 163e 42160000 		.4byte	0x1642
 3114 1642 0E       		.uleb128 0xe
 3115 1643 79040000 		.4byte	0x479
 3116 1647 2D       		.uleb128 0x2d
 3117 1648 FB0F0000 		.4byte	.LASF393
 3118 164c 12       		.byte	0x12
 3119 164d 2202     		.2byte	0x222
 3120 164f 20110000 		.4byte	0x1120
 3121 1653 0C       		.uleb128 0xc
 3122 1654 EF100000 		.4byte	0x10ef
 3123 1658 63160000 		.4byte	0x1663
 3124 165c 0D       		.uleb128 0xd
 3125 165d 5B050000 		.4byte	0x55b
 3126 1661 00       		.byte	0
 3127 1662 00       		.byte	0
 3128 1663 2D       		.uleb128 0x2d
 3129 1664 46020000 		.4byte	.LASF394
 3130 1668 12       		.byte	0x12
 3131 1669 2C02     		.2byte	0x22c
 3132 166b 53160000 		.4byte	0x1653
 3133 166f 0C       		.uleb128 0xc
 3134 1670 68110000 		.4byte	0x1168
 3135 1674 7F160000 		.4byte	0x167f
 3136 1678 0D       		.uleb128 0xd
 3137 1679 5B050000 		.4byte	0x55b
 3138 167d 00       		.byte	0
 3139 167e 00       		.byte	0
 3140 167f 2D       		.uleb128 0x2d
 3141 1680 26000000 		.4byte	.LASF395
 3142 1684 12       		.byte	0x12
 3143 1685 2D02     		.2byte	0x22d
 3144 1687 6F160000 		.4byte	0x166f
 3145 168b 2E       		.uleb128 0x2e
 3146 168c 051E0000 		.4byte	.LASF396
 3147 1690 13       		.byte	0x13
 3148 1691 19       		.byte	0x19
 3149 1692 73110000 		.4byte	0x1173
 3150 1696 2E       		.uleb128 0x2e
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 150


 3151 1697 0D020000 		.4byte	.LASF397
 3152 169b 13       		.byte	0x13
 3153 169c 1C       		.byte	0x1c
 3154 169d 73110000 		.4byte	0x1173
 3155 16a1 2E       		.uleb128 0x2e
 3156 16a2 D6020000 		.4byte	.LASF398
 3157 16a6 14       		.byte	0x14
 3158 16a7 22       		.byte	0x22
 3159 16a8 AC160000 		.4byte	0x16ac
 3160 16ac 11       		.uleb128 0x11
 3161 16ad 3C0E0000 		.4byte	0xe3c
 3162 16b1 2E       		.uleb128 0x2e
 3163 16b2 43010000 		.4byte	.LASF399
 3164 16b6 15       		.byte	0x15
 3165 16b7 5E       		.byte	0x5e
 3166 16b8 E30F0000 		.4byte	0xfe3
 3167 16bc 2E       		.uleb128 0x2e
 3168 16bd 6D0E0000 		.4byte	.LASF400
 3169 16c1 16       		.byte	0x16
 3170 16c2 1F       		.byte	0x1f
 3171 16c3 C7160000 		.4byte	0x16c7
 3172 16c7 11       		.uleb128 0x11
 3173 16c8 380F0000 		.4byte	0xf38
 3174 16cc 2E       		.uleb128 0x2e
 3175 16cd A60C0000 		.4byte	.LASF401
 3176 16d1 17       		.byte	0x17
 3177 16d2 87       		.byte	0x87
 3178 16d3 BF100000 		.4byte	0x10bf
 3179 16d7 2F       		.uleb128 0x2f
 3180 16d8 810B0000 		.4byte	.LASF402
 3181 16dc 810B0000 		.4byte	.LASF402
 3182 16e0 18       		.byte	0x18
 3183 16e1 43       		.byte	0x43
 3184 16e2 2F       		.uleb128 0x2f
 3185 16e3 03030000 		.4byte	.LASF403
 3186 16e7 03030000 		.4byte	.LASF403
 3187 16eb 19       		.byte	0x19
 3188 16ec 44       		.byte	0x44
 3189 16ed 30       		.uleb128 0x30
 3190 16ee 45190000 		.4byte	.LASF404
 3191 16f2 45190000 		.4byte	.LASF404
 3192 16f6 0B       		.byte	0xb
 3193 16f7 2203     		.2byte	0x322
 3194 16f9 30       		.uleb128 0x30
 3195 16fa C6010000 		.4byte	.LASF405
 3196 16fe C6010000 		.4byte	.LASF405
 3197 1702 02       		.byte	0x2
 3198 1703 3201     		.2byte	0x132
 3199 1705 30       		.uleb128 0x30
 3200 1706 A2080000 		.4byte	.LASF406
 3201 170a A2080000 		.4byte	.LASF406
 3202 170e 0C       		.byte	0xc
 3203 170f 1B01     		.2byte	0x11b
 3204 1711 2F       		.uleb128 0x2f
 3205 1712 3C040000 		.4byte	.LASF407
 3206 1716 3C040000 		.4byte	.LASF407
 3207 171a 19       		.byte	0x19
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 151


 3208 171b 40       		.byte	0x40
 3209 171c 2F       		.uleb128 0x2f
 3210 171d CD1B0000 		.4byte	.LASF408
 3211 1721 CD1B0000 		.4byte	.LASF408
 3212 1725 1A       		.byte	0x1a
 3213 1726 4E       		.byte	0x4e
 3214 1727 2F       		.uleb128 0x2f
 3215 1728 810F0000 		.4byte	.LASF409
 3216 172c 810F0000 		.4byte	.LASF409
 3217 1730 18       		.byte	0x18
 3218 1731 46       		.byte	0x46
 3219 1732 2F       		.uleb128 0x2f
 3220 1733 D70D0000 		.4byte	.LASF410
 3221 1737 D70D0000 		.4byte	.LASF410
 3222 173b 1B       		.byte	0x1b
 3223 173c 41       		.byte	0x41
 3224 173d 30       		.uleb128 0x30
 3225 173e 2B150000 		.4byte	.LASF411
 3226 1742 2B150000 		.4byte	.LASF411
 3227 1746 0D       		.byte	0xd
 3228 1747 F004     		.2byte	0x4f0
 3229 1749 2F       		.uleb128 0x2f
 3230 174a 930B0000 		.4byte	.LASF412
 3231 174e 930B0000 		.4byte	.LASF412
 3232 1752 1B       		.byte	0x1b
 3233 1753 42       		.byte	0x42
 3234 1754 00       		.byte	0
 3235              		.section	.debug_abbrev,"",%progbits
 3236              	.Ldebug_abbrev0:
 3237 0000 01       		.uleb128 0x1
 3238 0001 11       		.uleb128 0x11
 3239 0002 01       		.byte	0x1
 3240 0003 25       		.uleb128 0x25
 3241 0004 0E       		.uleb128 0xe
 3242 0005 13       		.uleb128 0x13
 3243 0006 0B       		.uleb128 0xb
 3244 0007 03       		.uleb128 0x3
 3245 0008 0E       		.uleb128 0xe
 3246 0009 1B       		.uleb128 0x1b
 3247 000a 0E       		.uleb128 0xe
 3248 000b 55       		.uleb128 0x55
 3249 000c 17       		.uleb128 0x17
 3250 000d 11       		.uleb128 0x11
 3251 000e 01       		.uleb128 0x1
 3252 000f 10       		.uleb128 0x10
 3253 0010 17       		.uleb128 0x17
 3254 0011 00       		.byte	0
 3255 0012 00       		.byte	0
 3256 0013 02       		.uleb128 0x2
 3257 0014 04       		.uleb128 0x4
 3258 0015 01       		.byte	0x1
 3259 0016 0B       		.uleb128 0xb
 3260 0017 0B       		.uleb128 0xb
 3261 0018 49       		.uleb128 0x49
 3262 0019 13       		.uleb128 0x13
 3263 001a 3A       		.uleb128 0x3a
 3264 001b 0B       		.uleb128 0xb
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 152


 3265 001c 3B       		.uleb128 0x3b
 3266 001d 0B       		.uleb128 0xb
 3267 001e 01       		.uleb128 0x1
 3268 001f 13       		.uleb128 0x13
 3269 0020 00       		.byte	0
 3270 0021 00       		.byte	0
 3271 0022 03       		.uleb128 0x3
 3272 0023 28       		.uleb128 0x28
 3273 0024 00       		.byte	0
 3274 0025 03       		.uleb128 0x3
 3275 0026 0E       		.uleb128 0xe
 3276 0027 1C       		.uleb128 0x1c
 3277 0028 0D       		.uleb128 0xd
 3278 0029 00       		.byte	0
 3279 002a 00       		.byte	0
 3280 002b 04       		.uleb128 0x4
 3281 002c 28       		.uleb128 0x28
 3282 002d 00       		.byte	0
 3283 002e 03       		.uleb128 0x3
 3284 002f 0E       		.uleb128 0xe
 3285 0030 1C       		.uleb128 0x1c
 3286 0031 0B       		.uleb128 0xb
 3287 0032 00       		.byte	0
 3288 0033 00       		.byte	0
 3289 0034 05       		.uleb128 0x5
 3290 0035 24       		.uleb128 0x24
 3291 0036 00       		.byte	0
 3292 0037 0B       		.uleb128 0xb
 3293 0038 0B       		.uleb128 0xb
 3294 0039 3E       		.uleb128 0x3e
 3295 003a 0B       		.uleb128 0xb
 3296 003b 03       		.uleb128 0x3
 3297 003c 0E       		.uleb128 0xe
 3298 003d 00       		.byte	0
 3299 003e 00       		.byte	0
 3300 003f 06       		.uleb128 0x6
 3301 0040 16       		.uleb128 0x16
 3302 0041 00       		.byte	0
 3303 0042 03       		.uleb128 0x3
 3304 0043 0E       		.uleb128 0xe
 3305 0044 3A       		.uleb128 0x3a
 3306 0045 0B       		.uleb128 0xb
 3307 0046 3B       		.uleb128 0x3b
 3308 0047 0B       		.uleb128 0xb
 3309 0048 49       		.uleb128 0x49
 3310 0049 13       		.uleb128 0x13
 3311 004a 00       		.byte	0
 3312 004b 00       		.byte	0
 3313 004c 07       		.uleb128 0x7
 3314 004d 24       		.uleb128 0x24
 3315 004e 00       		.byte	0
 3316 004f 0B       		.uleb128 0xb
 3317 0050 0B       		.uleb128 0xb
 3318 0051 3E       		.uleb128 0x3e
 3319 0052 0B       		.uleb128 0xb
 3320 0053 03       		.uleb128 0x3
 3321 0054 08       		.uleb128 0x8
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 153


 3322 0055 00       		.byte	0
 3323 0056 00       		.byte	0
 3324 0057 08       		.uleb128 0x8
 3325 0058 13       		.uleb128 0x13
 3326 0059 01       		.byte	0x1
 3327 005a 0B       		.uleb128 0xb
 3328 005b 05       		.uleb128 0x5
 3329 005c 3A       		.uleb128 0x3a
 3330 005d 0B       		.uleb128 0xb
 3331 005e 3B       		.uleb128 0x3b
 3332 005f 05       		.uleb128 0x5
 3333 0060 01       		.uleb128 0x1
 3334 0061 13       		.uleb128 0x13
 3335 0062 00       		.byte	0
 3336 0063 00       		.byte	0
 3337 0064 09       		.uleb128 0x9
 3338 0065 0D       		.uleb128 0xd
 3339 0066 00       		.byte	0
 3340 0067 03       		.uleb128 0x3
 3341 0068 0E       		.uleb128 0xe
 3342 0069 3A       		.uleb128 0x3a
 3343 006a 0B       		.uleb128 0xb
 3344 006b 3B       		.uleb128 0x3b
 3345 006c 05       		.uleb128 0x5
 3346 006d 49       		.uleb128 0x49
 3347 006e 13       		.uleb128 0x13
 3348 006f 38       		.uleb128 0x38
 3349 0070 0B       		.uleb128 0xb
 3350 0071 00       		.byte	0
 3351 0072 00       		.byte	0
 3352 0073 0A       		.uleb128 0xa
 3353 0074 0D       		.uleb128 0xd
 3354 0075 00       		.byte	0
 3355 0076 03       		.uleb128 0x3
 3356 0077 0E       		.uleb128 0xe
 3357 0078 3A       		.uleb128 0x3a
 3358 0079 0B       		.uleb128 0xb
 3359 007a 3B       		.uleb128 0x3b
 3360 007b 05       		.uleb128 0x5
 3361 007c 49       		.uleb128 0x49
 3362 007d 13       		.uleb128 0x13
 3363 007e 38       		.uleb128 0x38
 3364 007f 05       		.uleb128 0x5
 3365 0080 00       		.byte	0
 3366 0081 00       		.byte	0
 3367 0082 0B       		.uleb128 0xb
 3368 0083 0D       		.uleb128 0xd
 3369 0084 00       		.byte	0
 3370 0085 03       		.uleb128 0x3
 3371 0086 08       		.uleb128 0x8
 3372 0087 3A       		.uleb128 0x3a
 3373 0088 0B       		.uleb128 0xb
 3374 0089 3B       		.uleb128 0x3b
 3375 008a 05       		.uleb128 0x5
 3376 008b 49       		.uleb128 0x49
 3377 008c 13       		.uleb128 0x13
 3378 008d 38       		.uleb128 0x38
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 154


 3379 008e 05       		.uleb128 0x5
 3380 008f 00       		.byte	0
 3381 0090 00       		.byte	0
 3382 0091 0C       		.uleb128 0xc
 3383 0092 01       		.uleb128 0x1
 3384 0093 01       		.byte	0x1
 3385 0094 49       		.uleb128 0x49
 3386 0095 13       		.uleb128 0x13
 3387 0096 01       		.uleb128 0x1
 3388 0097 13       		.uleb128 0x13
 3389 0098 00       		.byte	0
 3390 0099 00       		.byte	0
 3391 009a 0D       		.uleb128 0xd
 3392 009b 21       		.uleb128 0x21
 3393 009c 00       		.byte	0
 3394 009d 49       		.uleb128 0x49
 3395 009e 13       		.uleb128 0x13
 3396 009f 2F       		.uleb128 0x2f
 3397 00a0 0B       		.uleb128 0xb
 3398 00a1 00       		.byte	0
 3399 00a2 00       		.byte	0
 3400 00a3 0E       		.uleb128 0xe
 3401 00a4 35       		.uleb128 0x35
 3402 00a5 00       		.byte	0
 3403 00a6 49       		.uleb128 0x49
 3404 00a7 13       		.uleb128 0x13
 3405 00a8 00       		.byte	0
 3406 00a9 00       		.byte	0
 3407 00aa 0F       		.uleb128 0xf
 3408 00ab 21       		.uleb128 0x21
 3409 00ac 00       		.byte	0
 3410 00ad 49       		.uleb128 0x49
 3411 00ae 13       		.uleb128 0x13
 3412 00af 2F       		.uleb128 0x2f
 3413 00b0 05       		.uleb128 0x5
 3414 00b1 00       		.byte	0
 3415 00b2 00       		.byte	0
 3416 00b3 10       		.uleb128 0x10
 3417 00b4 16       		.uleb128 0x16
 3418 00b5 00       		.byte	0
 3419 00b6 03       		.uleb128 0x3
 3420 00b7 0E       		.uleb128 0xe
 3421 00b8 3A       		.uleb128 0x3a
 3422 00b9 0B       		.uleb128 0xb
 3423 00ba 3B       		.uleb128 0x3b
 3424 00bb 05       		.uleb128 0x5
 3425 00bc 49       		.uleb128 0x49
 3426 00bd 13       		.uleb128 0x13
 3427 00be 00       		.byte	0
 3428 00bf 00       		.byte	0
 3429 00c0 11       		.uleb128 0x11
 3430 00c1 26       		.uleb128 0x26
 3431 00c2 00       		.byte	0
 3432 00c3 49       		.uleb128 0x49
 3433 00c4 13       		.uleb128 0x13
 3434 00c5 00       		.byte	0
 3435 00c6 00       		.byte	0
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 155


 3436 00c7 12       		.uleb128 0x12
 3437 00c8 13       		.uleb128 0x13
 3438 00c9 01       		.byte	0x1
 3439 00ca 0B       		.uleb128 0xb
 3440 00cb 0B       		.uleb128 0xb
 3441 00cc 3A       		.uleb128 0x3a
 3442 00cd 0B       		.uleb128 0xb
 3443 00ce 3B       		.uleb128 0x3b
 3444 00cf 0B       		.uleb128 0xb
 3445 00d0 01       		.uleb128 0x1
 3446 00d1 13       		.uleb128 0x13
 3447 00d2 00       		.byte	0
 3448 00d3 00       		.byte	0
 3449 00d4 13       		.uleb128 0x13
 3450 00d5 0D       		.uleb128 0xd
 3451 00d6 00       		.byte	0
 3452 00d7 03       		.uleb128 0x3
 3453 00d8 0E       		.uleb128 0xe
 3454 00d9 3A       		.uleb128 0x3a
 3455 00da 0B       		.uleb128 0xb
 3456 00db 3B       		.uleb128 0x3b
 3457 00dc 0B       		.uleb128 0xb
 3458 00dd 49       		.uleb128 0x49
 3459 00de 13       		.uleb128 0x13
 3460 00df 38       		.uleb128 0x38
 3461 00e0 0B       		.uleb128 0xb
 3462 00e1 00       		.byte	0
 3463 00e2 00       		.byte	0
 3464 00e3 14       		.uleb128 0x14
 3465 00e4 13       		.uleb128 0x13
 3466 00e5 01       		.byte	0x1
 3467 00e6 0B       		.uleb128 0xb
 3468 00e7 05       		.uleb128 0x5
 3469 00e8 3A       		.uleb128 0x3a
 3470 00e9 0B       		.uleb128 0xb
 3471 00ea 3B       		.uleb128 0x3b
 3472 00eb 0B       		.uleb128 0xb
 3473 00ec 01       		.uleb128 0x1
 3474 00ed 13       		.uleb128 0x13
 3475 00ee 00       		.byte	0
 3476 00ef 00       		.byte	0
 3477 00f0 15       		.uleb128 0x15
 3478 00f1 0D       		.uleb128 0xd
 3479 00f2 00       		.byte	0
 3480 00f3 03       		.uleb128 0x3
 3481 00f4 0E       		.uleb128 0xe
 3482 00f5 3A       		.uleb128 0x3a
 3483 00f6 0B       		.uleb128 0xb
 3484 00f7 3B       		.uleb128 0x3b
 3485 00f8 0B       		.uleb128 0xb
 3486 00f9 49       		.uleb128 0x49
 3487 00fa 13       		.uleb128 0x13
 3488 00fb 38       		.uleb128 0x38
 3489 00fc 05       		.uleb128 0x5
 3490 00fd 00       		.byte	0
 3491 00fe 00       		.byte	0
 3492 00ff 16       		.uleb128 0x16
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 156


 3493 0100 0D       		.uleb128 0xd
 3494 0101 00       		.byte	0
 3495 0102 03       		.uleb128 0x3
 3496 0103 08       		.uleb128 0x8
 3497 0104 3A       		.uleb128 0x3a
 3498 0105 0B       		.uleb128 0xb
 3499 0106 3B       		.uleb128 0x3b
 3500 0107 0B       		.uleb128 0xb
 3501 0108 49       		.uleb128 0x49
 3502 0109 13       		.uleb128 0x13
 3503 010a 38       		.uleb128 0x38
 3504 010b 0B       		.uleb128 0xb
 3505 010c 00       		.byte	0
 3506 010d 00       		.byte	0
 3507 010e 17       		.uleb128 0x17
 3508 010f 04       		.uleb128 0x4
 3509 0110 01       		.byte	0x1
 3510 0111 0B       		.uleb128 0xb
 3511 0112 0B       		.uleb128 0xb
 3512 0113 49       		.uleb128 0x49
 3513 0114 13       		.uleb128 0x13
 3514 0115 3A       		.uleb128 0x3a
 3515 0116 0B       		.uleb128 0xb
 3516 0117 3B       		.uleb128 0x3b
 3517 0118 05       		.uleb128 0x5
 3518 0119 01       		.uleb128 0x1
 3519 011a 13       		.uleb128 0x13
 3520 011b 00       		.byte	0
 3521 011c 00       		.byte	0
 3522 011d 18       		.uleb128 0x18
 3523 011e 0F       		.uleb128 0xf
 3524 011f 00       		.byte	0
 3525 0120 0B       		.uleb128 0xb
 3526 0121 0B       		.uleb128 0xb
 3527 0122 00       		.byte	0
 3528 0123 00       		.byte	0
 3529 0124 19       		.uleb128 0x19
 3530 0125 13       		.uleb128 0x13
 3531 0126 01       		.byte	0x1
 3532 0127 03       		.uleb128 0x3
 3533 0128 0E       		.uleb128 0xe
 3534 0129 0B       		.uleb128 0xb
 3535 012a 0B       		.uleb128 0xb
 3536 012b 3A       		.uleb128 0x3a
 3537 012c 0B       		.uleb128 0xb
 3538 012d 3B       		.uleb128 0x3b
 3539 012e 0B       		.uleb128 0xb
 3540 012f 01       		.uleb128 0x1
 3541 0130 13       		.uleb128 0x13
 3542 0131 00       		.byte	0
 3543 0132 00       		.byte	0
 3544 0133 1A       		.uleb128 0x1a
 3545 0134 0F       		.uleb128 0xf
 3546 0135 00       		.byte	0
 3547 0136 0B       		.uleb128 0xb
 3548 0137 0B       		.uleb128 0xb
 3549 0138 49       		.uleb128 0x49
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 157


 3550 0139 13       		.uleb128 0x13
 3551 013a 00       		.byte	0
 3552 013b 00       		.byte	0
 3553 013c 1B       		.uleb128 0x1b
 3554 013d 15       		.uleb128 0x15
 3555 013e 01       		.byte	0x1
 3556 013f 27       		.uleb128 0x27
 3557 0140 19       		.uleb128 0x19
 3558 0141 01       		.uleb128 0x1
 3559 0142 13       		.uleb128 0x13
 3560 0143 00       		.byte	0
 3561 0144 00       		.byte	0
 3562 0145 1C       		.uleb128 0x1c
 3563 0146 05       		.uleb128 0x5
 3564 0147 00       		.byte	0
 3565 0148 49       		.uleb128 0x49
 3566 0149 13       		.uleb128 0x13
 3567 014a 00       		.byte	0
 3568 014b 00       		.byte	0
 3569 014c 1D       		.uleb128 0x1d
 3570 014d 13       		.uleb128 0x13
 3571 014e 01       		.byte	0x1
 3572 014f 03       		.uleb128 0x3
 3573 0150 0E       		.uleb128 0xe
 3574 0151 0B       		.uleb128 0xb
 3575 0152 0B       		.uleb128 0xb
 3576 0153 3A       		.uleb128 0x3a
 3577 0154 0B       		.uleb128 0xb
 3578 0155 3B       		.uleb128 0x3b
 3579 0156 05       		.uleb128 0x5
 3580 0157 01       		.uleb128 0x1
 3581 0158 13       		.uleb128 0x13
 3582 0159 00       		.byte	0
 3583 015a 00       		.byte	0
 3584 015b 1E       		.uleb128 0x1e
 3585 015c 13       		.uleb128 0x13
 3586 015d 01       		.byte	0x1
 3587 015e 0B       		.uleb128 0xb
 3588 015f 0B       		.uleb128 0xb
 3589 0160 3A       		.uleb128 0x3a
 3590 0161 0B       		.uleb128 0xb
 3591 0162 3B       		.uleb128 0x3b
 3592 0163 05       		.uleb128 0x5
 3593 0164 01       		.uleb128 0x1
 3594 0165 13       		.uleb128 0x13
 3595 0166 00       		.byte	0
 3596 0167 00       		.byte	0
 3597 0168 1F       		.uleb128 0x1f
 3598 0169 2E       		.uleb128 0x2e
 3599 016a 00       		.byte	0
 3600 016b 03       		.uleb128 0x3
 3601 016c 0E       		.uleb128 0xe
 3602 016d 3A       		.uleb128 0x3a
 3603 016e 0B       		.uleb128 0xb
 3604 016f 3B       		.uleb128 0x3b
 3605 0170 05       		.uleb128 0x5
 3606 0171 27       		.uleb128 0x27
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 158


 3607 0172 19       		.uleb128 0x19
 3608 0173 20       		.uleb128 0x20
 3609 0174 0B       		.uleb128 0xb
 3610 0175 00       		.byte	0
 3611 0176 00       		.byte	0
 3612 0177 20       		.uleb128 0x20
 3613 0178 2E       		.uleb128 0x2e
 3614 0179 01       		.byte	0x1
 3615 017a 03       		.uleb128 0x3
 3616 017b 0E       		.uleb128 0xe
 3617 017c 3A       		.uleb128 0x3a
 3618 017d 0B       		.uleb128 0xb
 3619 017e 3B       		.uleb128 0x3b
 3620 017f 05       		.uleb128 0x5
 3621 0180 27       		.uleb128 0x27
 3622 0181 19       		.uleb128 0x19
 3623 0182 20       		.uleb128 0x20
 3624 0183 0B       		.uleb128 0xb
 3625 0184 01       		.uleb128 0x1
 3626 0185 13       		.uleb128 0x13
 3627 0186 00       		.byte	0
 3628 0187 00       		.byte	0
 3629 0188 21       		.uleb128 0x21
 3630 0189 05       		.uleb128 0x5
 3631 018a 00       		.byte	0
 3632 018b 03       		.uleb128 0x3
 3633 018c 0E       		.uleb128 0xe
 3634 018d 3A       		.uleb128 0x3a
 3635 018e 0B       		.uleb128 0xb
 3636 018f 3B       		.uleb128 0x3b
 3637 0190 05       		.uleb128 0x5
 3638 0191 49       		.uleb128 0x49
 3639 0192 13       		.uleb128 0x13
 3640 0193 00       		.byte	0
 3641 0194 00       		.byte	0
 3642 0195 22       		.uleb128 0x22
 3643 0196 34       		.uleb128 0x34
 3644 0197 00       		.byte	0
 3645 0198 03       		.uleb128 0x3
 3646 0199 0E       		.uleb128 0xe
 3647 019a 3A       		.uleb128 0x3a
 3648 019b 0B       		.uleb128 0xb
 3649 019c 3B       		.uleb128 0x3b
 3650 019d 05       		.uleb128 0x5
 3651 019e 49       		.uleb128 0x49
 3652 019f 13       		.uleb128 0x13
 3653 01a0 00       		.byte	0
 3654 01a1 00       		.byte	0
 3655 01a2 23       		.uleb128 0x23
 3656 01a3 2E       		.uleb128 0x2e
 3657 01a4 01       		.byte	0x1
 3658 01a5 3F       		.uleb128 0x3f
 3659 01a6 19       		.uleb128 0x19
 3660 01a7 03       		.uleb128 0x3
 3661 01a8 0E       		.uleb128 0xe
 3662 01a9 3A       		.uleb128 0x3a
 3663 01aa 0B       		.uleb128 0xb
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 159


 3664 01ab 3B       		.uleb128 0x3b
 3665 01ac 0B       		.uleb128 0xb
 3666 01ad 27       		.uleb128 0x27
 3667 01ae 19       		.uleb128 0x19
 3668 01af 11       		.uleb128 0x11
 3669 01b0 01       		.uleb128 0x1
 3670 01b1 12       		.uleb128 0x12
 3671 01b2 06       		.uleb128 0x6
 3672 01b3 40       		.uleb128 0x40
 3673 01b4 18       		.uleb128 0x18
 3674 01b5 9742     		.uleb128 0x2117
 3675 01b7 19       		.uleb128 0x19
 3676 01b8 01       		.uleb128 0x1
 3677 01b9 13       		.uleb128 0x13
 3678 01ba 00       		.byte	0
 3679 01bb 00       		.byte	0
 3680 01bc 24       		.uleb128 0x24
 3681 01bd 1D       		.uleb128 0x1d
 3682 01be 01       		.byte	0x1
 3683 01bf 31       		.uleb128 0x31
 3684 01c0 13       		.uleb128 0x13
 3685 01c1 11       		.uleb128 0x11
 3686 01c2 01       		.uleb128 0x1
 3687 01c3 12       		.uleb128 0x12
 3688 01c4 06       		.uleb128 0x6
 3689 01c5 58       		.uleb128 0x58
 3690 01c6 0B       		.uleb128 0xb
 3691 01c7 59       		.uleb128 0x59
 3692 01c8 0B       		.uleb128 0xb
 3693 01c9 01       		.uleb128 0x1
 3694 01ca 13       		.uleb128 0x13
 3695 01cb 00       		.byte	0
 3696 01cc 00       		.byte	0
 3697 01cd 25       		.uleb128 0x25
 3698 01ce 05       		.uleb128 0x5
 3699 01cf 00       		.byte	0
 3700 01d0 31       		.uleb128 0x31
 3701 01d1 13       		.uleb128 0x13
 3702 01d2 02       		.uleb128 0x2
 3703 01d3 17       		.uleb128 0x17
 3704 01d4 00       		.byte	0
 3705 01d5 00       		.byte	0
 3706 01d6 26       		.uleb128 0x26
 3707 01d7 898201   		.uleb128 0x4109
 3708 01da 00       		.byte	0
 3709 01db 11       		.uleb128 0x11
 3710 01dc 01       		.uleb128 0x1
 3711 01dd 31       		.uleb128 0x31
 3712 01de 13       		.uleb128 0x13
 3713 01df 00       		.byte	0
 3714 01e0 00       		.byte	0
 3715 01e1 27       		.uleb128 0x27
 3716 01e2 0B       		.uleb128 0xb
 3717 01e3 01       		.byte	0x1
 3718 01e4 11       		.uleb128 0x11
 3719 01e5 01       		.uleb128 0x1
 3720 01e6 12       		.uleb128 0x12
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 160


 3721 01e7 06       		.uleb128 0x6
 3722 01e8 00       		.byte	0
 3723 01e9 00       		.byte	0
 3724 01ea 28       		.uleb128 0x28
 3725 01eb 34       		.uleb128 0x34
 3726 01ec 00       		.byte	0
 3727 01ed 31       		.uleb128 0x31
 3728 01ee 13       		.uleb128 0x13
 3729 01ef 02       		.uleb128 0x2
 3730 01f0 17       		.uleb128 0x17
 3731 01f1 00       		.byte	0
 3732 01f2 00       		.byte	0
 3733 01f3 29       		.uleb128 0x29
 3734 01f4 898201   		.uleb128 0x4109
 3735 01f7 01       		.byte	0x1
 3736 01f8 11       		.uleb128 0x11
 3737 01f9 01       		.uleb128 0x1
 3738 01fa 31       		.uleb128 0x31
 3739 01fb 13       		.uleb128 0x13
 3740 01fc 00       		.byte	0
 3741 01fd 00       		.byte	0
 3742 01fe 2A       		.uleb128 0x2a
 3743 01ff 8A8201   		.uleb128 0x410a
 3744 0202 00       		.byte	0
 3745 0203 02       		.uleb128 0x2
 3746 0204 18       		.uleb128 0x18
 3747 0205 9142     		.uleb128 0x2111
 3748 0207 18       		.uleb128 0x18
 3749 0208 00       		.byte	0
 3750 0209 00       		.byte	0
 3751 020a 2B       		.uleb128 0x2b
 3752 020b 898201   		.uleb128 0x4109
 3753 020e 01       		.byte	0x1
 3754 020f 11       		.uleb128 0x11
 3755 0210 01       		.uleb128 0x1
 3756 0211 31       		.uleb128 0x31
 3757 0212 13       		.uleb128 0x13
 3758 0213 01       		.uleb128 0x1
 3759 0214 13       		.uleb128 0x13
 3760 0215 00       		.byte	0
 3761 0216 00       		.byte	0
 3762 0217 2C       		.uleb128 0x2c
 3763 0218 1D       		.uleb128 0x1d
 3764 0219 00       		.byte	0
 3765 021a 31       		.uleb128 0x31
 3766 021b 13       		.uleb128 0x13
 3767 021c 11       		.uleb128 0x11
 3768 021d 01       		.uleb128 0x1
 3769 021e 12       		.uleb128 0x12
 3770 021f 06       		.uleb128 0x6
 3771 0220 58       		.uleb128 0x58
 3772 0221 0B       		.uleb128 0xb
 3773 0222 59       		.uleb128 0x59
 3774 0223 05       		.uleb128 0x5
 3775 0224 00       		.byte	0
 3776 0225 00       		.byte	0
 3777 0226 2D       		.uleb128 0x2d
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 161


 3778 0227 34       		.uleb128 0x34
 3779 0228 00       		.byte	0
 3780 0229 03       		.uleb128 0x3
 3781 022a 0E       		.uleb128 0xe
 3782 022b 3A       		.uleb128 0x3a
 3783 022c 0B       		.uleb128 0xb
 3784 022d 3B       		.uleb128 0x3b
 3785 022e 05       		.uleb128 0x5
 3786 022f 49       		.uleb128 0x49
 3787 0230 13       		.uleb128 0x13
 3788 0231 3F       		.uleb128 0x3f
 3789 0232 19       		.uleb128 0x19
 3790 0233 3C       		.uleb128 0x3c
 3791 0234 19       		.uleb128 0x19
 3792 0235 00       		.byte	0
 3793 0236 00       		.byte	0
 3794 0237 2E       		.uleb128 0x2e
 3795 0238 34       		.uleb128 0x34
 3796 0239 00       		.byte	0
 3797 023a 03       		.uleb128 0x3
 3798 023b 0E       		.uleb128 0xe
 3799 023c 3A       		.uleb128 0x3a
 3800 023d 0B       		.uleb128 0xb
 3801 023e 3B       		.uleb128 0x3b
 3802 023f 0B       		.uleb128 0xb
 3803 0240 49       		.uleb128 0x49
 3804 0241 13       		.uleb128 0x13
 3805 0242 3F       		.uleb128 0x3f
 3806 0243 19       		.uleb128 0x19
 3807 0244 3C       		.uleb128 0x3c
 3808 0245 19       		.uleb128 0x19
 3809 0246 00       		.byte	0
 3810 0247 00       		.byte	0
 3811 0248 2F       		.uleb128 0x2f
 3812 0249 2E       		.uleb128 0x2e
 3813 024a 00       		.byte	0
 3814 024b 3F       		.uleb128 0x3f
 3815 024c 19       		.uleb128 0x19
 3816 024d 3C       		.uleb128 0x3c
 3817 024e 19       		.uleb128 0x19
 3818 024f 6E       		.uleb128 0x6e
 3819 0250 0E       		.uleb128 0xe
 3820 0251 03       		.uleb128 0x3
 3821 0252 0E       		.uleb128 0xe
 3822 0253 3A       		.uleb128 0x3a
 3823 0254 0B       		.uleb128 0xb
 3824 0255 3B       		.uleb128 0x3b
 3825 0256 0B       		.uleb128 0xb
 3826 0257 00       		.byte	0
 3827 0258 00       		.byte	0
 3828 0259 30       		.uleb128 0x30
 3829 025a 2E       		.uleb128 0x2e
 3830 025b 00       		.byte	0
 3831 025c 3F       		.uleb128 0x3f
 3832 025d 19       		.uleb128 0x19
 3833 025e 3C       		.uleb128 0x3c
 3834 025f 19       		.uleb128 0x19
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 162


 3835 0260 6E       		.uleb128 0x6e
 3836 0261 0E       		.uleb128 0xe
 3837 0262 03       		.uleb128 0x3
 3838 0263 0E       		.uleb128 0xe
 3839 0264 3A       		.uleb128 0x3a
 3840 0265 0B       		.uleb128 0xb
 3841 0266 3B       		.uleb128 0x3b
 3842 0267 05       		.uleb128 0x5
 3843 0268 00       		.byte	0
 3844 0269 00       		.byte	0
 3845 026a 00       		.byte	0
 3846              		.section	.debug_loc,"",%progbits
 3847              	.Ldebug_loc0:
 3848              	.LLST0:
 3849 0000 02000000 		.4byte	.LVL0
 3850 0004 0A000000 		.4byte	.LVL1
 3851 0008 0200     		.2byte	0x2
 3852 000a 31       		.byte	0x31
 3853 000b 9F       		.byte	0x9f
 3854 000c 00000000 		.4byte	0
 3855 0010 00000000 		.4byte	0
 3856              	.LLST1:
 3857 0014 02000000 		.4byte	.LVL0
 3858 0018 0A000000 		.4byte	.LVL1
 3859 001c 0600     		.2byte	0x6
 3860 001e 0C       		.byte	0xc
 3861 001f 00022640 		.4byte	0x40260200
 3862 0023 9F       		.byte	0x9f
 3863 0024 00000000 		.4byte	0
 3864 0028 00000000 		.4byte	0
 3865              	.LLST2:
 3866 002c 10000000 		.4byte	.LVL2
 3867 0030 1A000000 		.4byte	.LVL3
 3868 0034 0100     		.2byte	0x1
 3869 0036 53       		.byte	0x53
 3870 0037 00000000 		.4byte	0
 3871 003b 00000000 		.4byte	0
 3872              	.LLST3:
 3873 003f 02000000 		.4byte	.LVL6
 3874 0043 0C000000 		.4byte	.LVL7
 3875 0047 0200     		.2byte	0x2
 3876 0049 34       		.byte	0x34
 3877 004a 9F       		.byte	0x9f
 3878 004b 00000000 		.4byte	0
 3879 004f 00000000 		.4byte	0
 3880              	.LLST4:
 3881 0053 02000000 		.4byte	.LVL6
 3882 0057 0C000000 		.4byte	.LVL7
 3883 005b 0600     		.2byte	0x6
 3884 005d 0C       		.byte	0xc
 3885 005e 00003240 		.4byte	0x40320000
 3886 0062 9F       		.byte	0x9f
 3887 0063 00000000 		.4byte	0
 3888 0067 00000000 		.4byte	0
 3889              	.LLST5:
 3890 006b 12000000 		.4byte	.LVL8
 3891 006f 1C000000 		.4byte	.LVL9
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 163


 3892 0073 0100     		.2byte	0x1
 3893 0075 53       		.byte	0x53
 3894 0076 00000000 		.4byte	0
 3895 007a 00000000 		.4byte	0
 3896              	.LLST6:
 3897 007e 0C000000 		.4byte	.LVL12
 3898 0082 10000000 		.4byte	.LVL13
 3899 0086 0200     		.2byte	0x2
 3900 0088 31       		.byte	0x31
 3901 0089 9F       		.byte	0x9f
 3902 008a 00000000 		.4byte	0
 3903 008e 00000000 		.4byte	0
 3904              	.LLST7:
 3905 0092 0C000000 		.4byte	.LVL12
 3906 0096 10000000 		.4byte	.LVL13
 3907 009a 0600     		.2byte	0x6
 3908 009c 0C       		.byte	0xc
 3909 009d 00022640 		.4byte	0x40260200
 3910 00a1 9F       		.byte	0x9f
 3911 00a2 00000000 		.4byte	0
 3912 00a6 00000000 		.4byte	0
 3913              	.LLST8:
 3914 00aa 1E000000 		.4byte	.LVL15
 3915 00ae 34000000 		.4byte	.LVL16
 3916 00b2 0100     		.2byte	0x1
 3917 00b4 53       		.byte	0x53
 3918 00b5 00000000 		.4byte	0
 3919 00b9 00000000 		.4byte	0
 3920              	.LLST9:
 3921 00bd 34000000 		.4byte	.LVL16
 3922 00c1 3E000000 		.4byte	.LVL17
 3923 00c5 0100     		.2byte	0x1
 3924 00c7 53       		.byte	0x53
 3925 00c8 3E000000 		.4byte	.LVL17
 3926 00cc 4A000000 		.4byte	.LVL18
 3927 00d0 0200     		.2byte	0x2
 3928 00d2 74       		.byte	0x74
 3929 00d3 00       		.sleb128 0
 3930 00d4 00000000 		.4byte	0
 3931 00d8 00000000 		.4byte	0
 3932              	.LLST10:
 3933 00dc 4A000000 		.4byte	.LVL18
 3934 00e0 5A000000 		.4byte	.LVL19
 3935 00e4 0200     		.2byte	0x2
 3936 00e6 30       		.byte	0x30
 3937 00e7 9F       		.byte	0x9f
 3938 00e8 00000000 		.4byte	0
 3939 00ec 00000000 		.4byte	0
 3940              	.LLST11:
 3941 00f0 4A000000 		.4byte	.LVL18
 3942 00f4 5A000000 		.4byte	.LVL19
 3943 00f8 0200     		.2byte	0x2
 3944 00fa 31       		.byte	0x31
 3945 00fb 9F       		.byte	0x9f
 3946 00fc 00000000 		.4byte	0
 3947 0100 00000000 		.4byte	0
 3948              	.LLST12:
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 164


 3949 0104 4A000000 		.4byte	.LVL18
 3950 0108 5A000000 		.4byte	.LVL19
 3951 010c 0600     		.2byte	0x6
 3952 010e 0C       		.byte	0xc
 3953 010f 00022640 		.4byte	0x40260200
 3954 0113 9F       		.byte	0x9f
 3955 0114 00000000 		.4byte	0
 3956 0118 00000000 		.4byte	0
 3957              	.LLST14:
 3958 011c 68000000 		.4byte	.LVL21
 3959 0120 7E000000 		.4byte	.LVL22
 3960 0124 0100     		.2byte	0x1
 3961 0126 53       		.byte	0x53
 3962 0127 00000000 		.4byte	0
 3963 012b 00000000 		.4byte	0
 3964              	.LLST15:
 3965 012f 7E000000 		.4byte	.LVL22
 3966 0133 88000000 		.4byte	.LVL23
 3967 0137 0100     		.2byte	0x1
 3968 0139 53       		.byte	0x53
 3969 013a 88000000 		.4byte	.LVL23
 3970 013e 94000000 		.4byte	.LVL24
 3971 0142 0200     		.2byte	0x2
 3972 0144 74       		.byte	0x74
 3973 0145 00       		.sleb128 0
 3974 0146 00000000 		.4byte	0
 3975 014a 00000000 		.4byte	0
 3976              	.LLST16:
 3977 014e 18000000 		.4byte	.LVL28
 3978 0152 26000000 		.4byte	.LVL29
 3979 0156 0200     		.2byte	0x2
 3980 0158 30       		.byte	0x30
 3981 0159 9F       		.byte	0x9f
 3982 015a 00000000 		.4byte	0
 3983 015e 00000000 		.4byte	0
 3984              	.LLST17:
 3985 0162 18000000 		.4byte	.LVL28
 3986 0166 26000000 		.4byte	.LVL29
 3987 016a 0200     		.2byte	0x2
 3988 016c 31       		.byte	0x31
 3989 016d 9F       		.byte	0x9f
 3990 016e 00000000 		.4byte	0
 3991 0172 00000000 		.4byte	0
 3992              	.LLST18:
 3993 0176 18000000 		.4byte	.LVL28
 3994 017a 26000000 		.4byte	.LVL29
 3995 017e 0600     		.2byte	0x6
 3996 0180 0C       		.byte	0xc
 3997 0181 00022640 		.4byte	0x40260200
 3998 0185 9F       		.byte	0x9f
 3999 0186 00000000 		.4byte	0
 4000 018a 00000000 		.4byte	0
 4001              	.LLST20:
 4002 018e 2C000000 		.4byte	.LVL30
 4003 0192 36000000 		.4byte	.LVL31
 4004 0196 0100     		.2byte	0x1
 4005 0198 53       		.byte	0x53
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 165


 4006 0199 00000000 		.4byte	0
 4007 019d 00000000 		.4byte	0
 4008              	.LLST21:
 4009 01a1 66000000 		.4byte	.LVL37
 4010 01a5 70000000 		.4byte	.LVL38
 4011 01a9 0100     		.2byte	0x1
 4012 01ab 53       		.byte	0x53
 4013 01ac 00000000 		.4byte	0
 4014 01b0 00000000 		.4byte	0
 4015              	.LLST22:
 4016 01b4 7C000000 		.4byte	.LVL39
 4017 01b8 8C000000 		.4byte	.LVL40
 4018 01bc 0200     		.2byte	0x2
 4019 01be 30       		.byte	0x30
 4020 01bf 9F       		.byte	0x9f
 4021 01c0 00000000 		.4byte	0
 4022 01c4 00000000 		.4byte	0
 4023              	.LLST23:
 4024 01c8 7C000000 		.4byte	.LVL39
 4025 01cc 8C000000 		.4byte	.LVL40
 4026 01d0 0200     		.2byte	0x2
 4027 01d2 31       		.byte	0x31
 4028 01d3 9F       		.byte	0x9f
 4029 01d4 00000000 		.4byte	0
 4030 01d8 00000000 		.4byte	0
 4031              	.LLST24:
 4032 01dc 7C000000 		.4byte	.LVL39
 4033 01e0 8C000000 		.4byte	.LVL40
 4034 01e4 0600     		.2byte	0x6
 4035 01e6 0C       		.byte	0xc
 4036 01e7 00022640 		.4byte	0x40260200
 4037 01eb 9F       		.byte	0x9f
 4038 01ec 00000000 		.4byte	0
 4039 01f0 00000000 		.4byte	0
 4040              		.section	.debug_aranges,"",%progbits
 4041 0000 34000000 		.4byte	0x34
 4042 0004 0200     		.2byte	0x2
 4043 0006 00000000 		.4byte	.Ldebug_info0
 4044 000a 04       		.byte	0x4
 4045 000b 00       		.byte	0
 4046 000c 0000     		.2byte	0
 4047 000e 0000     		.2byte	0
 4048 0010 00000000 		.4byte	.LFB632
 4049 0014 3C000000 		.4byte	.LFE632-.LFB632
 4050 0018 00000000 		.4byte	.LFB633
 4051 001c 3C000000 		.4byte	.LFE633-.LFB633
 4052 0020 00000000 		.4byte	.LFB634
 4053 0024 B4000000 		.4byte	.LFE634-.LFB634
 4054 0028 00000000 		.4byte	.LFB635
 4055 002c 9C000000 		.4byte	.LFE635-.LFB635
 4056 0030 00000000 		.4byte	0
 4057 0034 00000000 		.4byte	0
 4058              		.section	.debug_ranges,"",%progbits
 4059              	.Ldebug_ranges0:
 4060 0000 00000000 		.4byte	.LFB632
 4061 0004 3C000000 		.4byte	.LFE632
 4062 0008 00000000 		.4byte	.LFB633
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 166


 4063 000c 3C000000 		.4byte	.LFE633
 4064 0010 00000000 		.4byte	.LFB634
 4065 0014 B4000000 		.4byte	.LFE634
 4066 0018 00000000 		.4byte	.LFB635
 4067 001c 9C000000 		.4byte	.LFE635
 4068 0020 00000000 		.4byte	0
 4069 0024 00000000 		.4byte	0
 4070              		.section	.debug_line,"",%progbits
 4071              	.Ldebug_line0:
 4072 0000 CD050000 		.section	.debug_str,"MS",%progbits,1
 4072      0200DD04 
 4072      00000201 
 4072      FB0E0D00 
 4072      01010101 
 4073              	.LASF387:
 4074 0000 64697361 		.ascii	"disableCounters\000"
 4074      626C6543 
 4074      6F756E74 
 4074      65727300 
 4075              	.LASF137:
 4076 0010 7564625F 		.ascii	"udb_interrupts_5_IRQn\000"
 4076      696E7465 
 4076      72727570 
 4076      74735F35 
 4076      5F495251 
 4077              	.LASF395:
 4078 0026 63795F62 		.ascii	"cy_ble_connState\000"
 4078      6C655F63 
 4078      6F6E6E53 
 4078      74617465 
 4078      00
 4079              	.LASF190:
 4080 0037 52455345 		.ascii	"RESERVED\000"
 4080      52564544 
 4080      00
 4081              	.LASF283:
 4082 0040 5644445F 		.ascii	"VDD_ACTIVE\000"
 4082      41435449 
 4082      564500
 4083              	.LASF279:
 4084 004b 494E5452 		.ascii	"INTR_CAUSE0\000"
 4084      5F434155 
 4084      53453000 
 4085              	.LASF280:
 4086 0057 494E5452 		.ascii	"INTR_CAUSE1\000"
 4086      5F434155 
 4086      53453100 
 4087              	.LASF281:
 4088 0063 494E5452 		.ascii	"INTR_CAUSE2\000"
 4088      5F434155 
 4088      53453200 
 4089              	.LASF331:
 4090 006f 63795F63 		.ascii	"cy_cb_scb_spi_handle_events_t\000"
 4090      625F7363 
 4090      625F7370 
 4090      695F6861 
 4090      6E646C65 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 167


 4091              	.LASF253:
 4092 008d 434C4B5F 		.ascii	"CLK_TRIM_CCO_CTL2\000"
 4092      5452494D 
 4092      5F43434F 
 4092      5F43544C 
 4092      3200
 4093              	.LASF123:
 4094 009f 74637077 		.ascii	"tcpwm_1_interrupts_15_IRQn\000"
 4094      6D5F315F 
 4094      696E7465 
 4094      72727570 
 4094      74735F31 
 4095              	.LASF265:
 4096 00ba 53525353 		.ascii	"SRSS_Type\000"
 4096      5F547970 
 4096      6500
 4097              	.LASF326:
 4098 00c4 73746F70 		.ascii	"stopInputMode\000"
 4098      496E7075 
 4098      744D6F64 
 4098      6500
 4099              	.LASF142:
 4100 00d2 7564625F 		.ascii	"udb_interrupts_10_IRQn\000"
 4100      696E7465 
 4100      72727570 
 4100      74735F31 
 4100      305F4952 
 4101              	.LASF415:
 4102 00e9 433A5C55 		.ascii	"C:\\Users\\User\\Desktop\\SmartBottle_v0p1\\SmartBo"
 4102      73657273 
 4102      5C557365 
 4102      725C4465 
 4102      736B746F 
 4103 0117 74746C65 		.ascii	"ttle_v0p1.cydsn\000"
 4103      5F763070 
 4103      312E6379 
 4103      64736E00 
 4104              	.LASF62:
 4105 0127 63707573 		.ascii	"cpuss_interrupts_dw0_2_IRQn\000"
 4105      735F696E 
 4105      74657272 
 4105      75707473 
 4105      5F647730 
 4106              	.LASF399:
 4107 0143 43595F45 		.ascii	"CY_EINK_SPIM_context\000"
 4107      494E4B5F 
 4107      5350494D 
 4107      5F636F6E 
 4107      74657874 
 4108              	.LASF54:
 4109 0158 7363625F 		.ascii	"scb_3_interrupt_IRQn\000"
 4109      335F696E 
 4109      74657272 
 4109      7570745F 
 4109      4952516E 
 4110              	.LASF369:
 4111 016d 43595F42 		.ascii	"CY_BLE_CONN_STATE_CLIENT_DISCOVERED\000"
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 168


 4111      4C455F43 
 4111      4F4E4E5F 
 4111      53544154 
 4111      455F434C 
 4112              	.LASF84:
 4113 0191 63707573 		.ascii	"cpuss_interrupts_dw1_8_IRQn\000"
 4113      735F696E 
 4113      74657272 
 4113      75707473 
 4113      5F647731 
 4114              	.LASF346:
 4115 01ad 74785374 		.ascii	"txStatus\000"
 4115      61747573 
 4115      00
 4116              	.LASF296:
 4117 01b6 63795F73 		.ascii	"cy_stc_sysint_t\000"
 4117      74635F73 
 4117      7973696E 
 4117      745F7400 
 4118              	.LASF405:
 4119 01c6 43795F4D 		.ascii	"Cy_MCWDT_Init\000"
 4119      43574454 
 4119      5F496E69 
 4119      7400
 4120              	.LASF90:
 4121 01d4 63707573 		.ascii	"cpuss_interrupts_dw1_14_IRQn\000"
 4121      735F696E 
 4121      74657272 
 4121      75707473 
 4121      5F647731 
 4122              	.LASF39:
 4123 01f1 63707573 		.ascii	"cpuss_interrupts_ipc_4_IRQn\000"
 4123      735F696E 
 4123      74657272 
 4123      75707473 
 4123      5F697063 
 4124              	.LASF397:
 4125 020d 6973725F 		.ascii	"isr_MCWDT_cfg\000"
 4125      4D435744 
 4125      545F6366 
 4125      6700
 4126              	.LASF171:
 4127 021b 756E7369 		.ascii	"unsigned int\000"
 4127      676E6564 
 4127      20696E74 
 4127      00
 4128              	.LASF92:
 4129 0228 63707573 		.ascii	"cpuss_interrupts_fault_0_IRQn\000"
 4129      735F696E 
 4129      74657272 
 4129      75707473 
 4129      5F666175 
 4130              	.LASF394:
 4131 0246 63795F62 		.ascii	"cy_ble_connHandle\000"
 4131      6C655F63 
 4131      6F6E6E48 
 4131      616E646C 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 169


 4131      6500
 4132              	.LASF115:
 4133 0258 74637077 		.ascii	"tcpwm_1_interrupts_7_IRQn\000"
 4133      6D5F315F 
 4133      696E7465 
 4133      72727570 
 4133      74735F37 
 4134              	.LASF340:
 4135 0272 74784275 		.ascii	"txBufIdx\000"
 4135      66496478 
 4135      00
 4136              	.LASF243:
 4137 027b 53525353 		.ascii	"SRSS_INTR_MASK\000"
 4137      5F494E54 
 4137      525F4D41 
 4137      534B00
 4138              	.LASF325:
 4139 028a 73746172 		.ascii	"startInput\000"
 4139      74496E70 
 4139      757400
 4140              	.LASF235:
 4141 0295 434C4B5F 		.ascii	"CLK_FLL_STATUS\000"
 4141      464C4C5F 
 4141      53544154 
 4141      555300
 4142              	.LASF165:
 4143 02a4 5F5F696E 		.ascii	"__int32_t\000"
 4143      7433325F 
 4143      7400
 4144              	.LASF33:
 4145 02ae 70617373 		.ascii	"pass_interrupt_ctbs_IRQn\000"
 4145      5F696E74 
 4145      65727275 
 4145      70745F63 
 4145      7462735F 
 4146              	.LASF219:
 4147 02c7 434C4B5F 		.ascii	"CLK_ILO_CONFIG\000"
 4147      494C4F5F 
 4147      434F4E46 
 4147      494700
 4148              	.LASF398:
 4149 02d6 4D435744 		.ascii	"MCWDT_config\000"
 4149      545F636F 
 4149      6E666967 
 4149      00
 4150              	.LASF232:
 4151 02e3 434C4B5F 		.ascii	"CLK_FLL_CONFIG2\000"
 4151      464C4C5F 
 4151      434F4E46 
 4151      49473200 
 4152              	.LASF233:
 4153 02f3 434C4B5F 		.ascii	"CLK_FLL_CONFIG3\000"
 4153      464C4C5F 
 4153      434F4E46 
 4153      49473300 
 4154              	.LASF403:
 4155 0303 52657374 		.ascii	"RestartBleAdvertisement\000"
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 170


 4155      61727442 
 4155      6C654164 
 4155      76657274 
 4155      6973656D 
 4156              	.LASF30:
 4157 031b 73727373 		.ascii	"srss_interrupt_mcwdt_1_IRQn\000"
 4157      5F696E74 
 4157      65727275 
 4157      70745F6D 
 4157      63776474 
 4158              	.LASF241:
 4159 0337 53525353 		.ascii	"SRSS_INTR\000"
 4159      5F494E54 
 4159      5200
 4160              	.LASF364:
 4161 0341 43595F42 		.ascii	"CY_BLE_CONN_STATE_CONNECTED\000"
 4161      4C455F43 
 4161      4F4E4E5F 
 4161      53544154 
 4161      455F434F 
 4162              	.LASF222:
 4163 035d 434C4B5F 		.ascii	"CLK_OUTPUT_SLOW\000"
 4163      4F555450 
 4163      55545F53 
 4163      4C4F5700 
 4164              	.LASF12:
 4165 036d 696F7373 		.ascii	"ioss_interrupts_gpio_2_IRQn\000"
 4165      5F696E74 
 4165      65727275 
 4165      7074735F 
 4165      6770696F 
 4166              	.LASF267:
 4167 0389 4F55545F 		.ascii	"OUT_SET\000"
 4167      53455400 
 4168              	.LASF73:
 4169 0391 63707573 		.ascii	"cpuss_interrupts_dw0_13_IRQn\000"
 4169      735F696E 
 4169      74657272 
 4169      75707473 
 4169      5F647730 
 4170              	.LASF327:
 4171 03ae 73746F70 		.ascii	"stopInput\000"
 4171      496E7075 
 4171      7400
 4172              	.LASF349:
 4173 03b8 72785269 		.ascii	"rxRingBufSize\000"
 4173      6E674275 
 4173      6653697A 
 4173      6500
 4174              	.LASF25:
 4175 03c6 696F7373 		.ascii	"ioss_interrupt_gpio_IRQn\000"
 4175      5F696E74 
 4175      65727275 
 4175      70745F67 
 4175      70696F5F 
 4176              	.LASF217:
 4177 03df 434C4B5F 		.ascii	"CLK_SELECT\000"
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 171


 4177      53454C45 
 4177      435400
 4178              	.LASF129:
 4179 03ea 74637077 		.ascii	"tcpwm_1_interrupts_21_IRQn\000"
 4179      6D5F315F 
 4179      696E7465 
 4179      72727570 
 4179      74735F32 
 4180              	.LASF146:
 4181 0405 7564625F 		.ascii	"udb_interrupts_14_IRQn\000"
 4181      696E7465 
 4181      72727570 
 4181      74735F31 
 4181      345F4952 
 4182              	.LASF107:
 4183 041c 74637077 		.ascii	"tcpwm_0_interrupts_7_IRQn\000"
 4183      6D5F305F 
 4183      696E7465 
 4183      72727570 
 4183      74735F37 
 4184              	.LASF372:
 4185 0436 5F5F4453 		.ascii	"__DSB\000"
 4185      4200
 4186              	.LASF407:
 4187 043c 4973426C 		.ascii	"IsBleReadyForLowPowerMode\000"
 4187      65526561 
 4187      6479466F 
 4187      724C6F77 
 4187      506F7765 
 4188              	.LASF272:
 4189 0456 494E5452 		.ascii	"INTR_SET\000"
 4189      5F534554 
 4189      00
 4190              	.LASF357:
 4191 045f 43595F42 		.ascii	"CY_BLE_ADV_STATE_STOPPED\000"
 4191      4C455F41 
 4191      44565F53 
 4191      54415445 
 4191      5F53544F 
 4192              	.LASF310:
 4193 0478 63795F73 		.ascii	"cy_stc_mcwdt_config_t\000"
 4193      74635F6D 
 4193      63776474 
 4193      5F636F6E 
 4193      6669675F 
 4194              	.LASF301:
 4195 048e 63314D61 		.ascii	"c1Match\000"
 4195      74636800 
 4196              	.LASF76:
 4197 0496 63707573 		.ascii	"cpuss_interrupts_dw1_0_IRQn\000"
 4197      735F696E 
 4197      74657272 
 4197      75707473 
 4197      5F647731 
 4198              	.LASF251:
 4199 04b2 5057525F 		.ascii	"PWR_TRIM_BODOVP_CTL\000"
 4199      5452494D 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 172


 4199      5F424F44 
 4199      4F56505F 
 4199      43544C00 
 4200              	.LASF102:
 4201 04c6 74637077 		.ascii	"tcpwm_0_interrupts_2_IRQn\000"
 4201      6D5F305F 
 4201      696E7465 
 4201      72727570 
 4201      74735F32 
 4202              	.LASF8:
 4203 04e0 50656E64 		.ascii	"PendSV_IRQn\000"
 4203      53565F49 
 4203      52516E00 
 4204              	.LASF316:
 4205 04ec 636F6D70 		.ascii	"compare0\000"
 4205      61726530 
 4205      00
 4206              	.LASF317:
 4207 04f5 636F6D70 		.ascii	"compare1\000"
 4207      61726531 
 4207      00
 4208              	.LASF413:
 4209 04fe 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 4209      43313120 
 4209      352E342E 
 4209      31203230 
 4209      31363036 
 4210 0531 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m4 -mfloat-abi=s"
 4210      20726576 
 4210      6973696F 
 4210      6E203233 
 4210      37373135 
 4211 0564 6F667466 		.ascii	"oftfp -mfpu=fpv4-sp-d16 -mthumb -g -Og -ffunction-s"
 4211      70202D6D 
 4211      6670753D 
 4211      66707634 
 4211      2D73702D 
 4212 0597 65637469 		.ascii	"ections -ffat-lto-objects\000"
 4212      6F6E7320 
 4212      2D666661 
 4212      742D6C74 
 4212      6F2D6F62 
 4213              	.LASF245:
 4214 05b1 53525353 		.ascii	"SRSS_INTR_CFG\000"
 4214      5F494E54 
 4214      525F4346 
 4214      4700
 4215              	.LASF363:
 4216 05bf 43595F42 		.ascii	"CY_BLE_CONN_STATE_CLIENT_DISCONNECTED_DISCOVERED\000"
 4216      4C455F43 
 4216      4F4E4E5F 
 4216      53544154 
 4216      455F434C 
 4217              	.LASF391:
 4218 05f0 48616E64 		.ascii	"HandleLowPowerMode\000"
 4218      6C654C6F 
 4218      77506F77 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 173


 4218      65724D6F 
 4218      646500
 4219              	.LASF248:
 4220 0603 5245535F 		.ascii	"RES_CAUSE2\000"
 4220      43415553 
 4220      453200
 4221              	.LASF298:
 4222 060e 43595F53 		.ascii	"CY_SYSPM_WAIT_FOR_EVENT\000"
 4222      5953504D 
 4222      5F574149 
 4222      545F464F 
 4222      525F4556 
 4223              	.LASF43:
 4224 0626 63707573 		.ascii	"cpuss_interrupts_ipc_8_IRQn\000"
 4224      735F696E 
 4224      74657272 
 4224      75707473 
 4224      5F697063 
 4225              	.LASF347:
 4226 0642 72785374 		.ascii	"rxStatus\000"
 4226      61747573 
 4226      00
 4227              	.LASF274:
 4228 064b 4346475F 		.ascii	"CFG_IN\000"
 4228      494E00
 4229              	.LASF28:
 4230 0652 7363625F 		.ascii	"scb_8_interrupt_IRQn\000"
 4230      385F696E 
 4230      74657272 
 4230      7570745F 
 4230      4952516E 
 4231              	.LASF3:
 4232 0667 4D656D6F 		.ascii	"MemoryManagement_IRQn\000"
 4232      72794D61 
 4232      6E616765 
 4232      6D656E74 
 4232      5F495251 
 4233              	.LASF203:
 4234 067d 5057525F 		.ascii	"PWR_CTL\000"
 4234      43544C00 
 4235              	.LASF255:
 4236 0685 5057525F 		.ascii	"PWR_TRIM_WAKE_CTL\000"
 4236      5452494D 
 4236      5F57414B 
 4236      455F4354 
 4236      4C00
 4237              	.LASF209:
 4238 0697 5057525F 		.ascii	"PWR_HIB_DATA\000"
 4238      4849425F 
 4238      44415441 
 4238      00
 4239              	.LASF192:
 4240 06a4 4D435744 		.ascii	"MCWDT_CNTHIGH\000"
 4240      545F434E 
 4240      54484947 
 4240      4800
 4241              	.LASF202:
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 174


 4242 06b2 4D435744 		.ascii	"MCWDT_STRUCT_Type\000"
 4242      545F5354 
 4242      52554354 
 4242      5F547970 
 4242      6500
 4243              	.LASF134:
 4244 06c4 7564625F 		.ascii	"udb_interrupts_2_IRQn\000"
 4244      696E7465 
 4244      72727570 
 4244      74735F32 
 4244      5F495251 
 4245              	.LASF319:
 4246 06da 696E7465 		.ascii	"interruptSources\000"
 4246      72727570 
 4246      74536F75 
 4246      72636573 
 4246      00
 4247              	.LASF175:
 4248 06eb 75696E74 		.ascii	"uint32_t\000"
 4248      33325F74 
 4248      00
 4249              	.LASF315:
 4250 06f4 636F6D70 		.ascii	"compareOrCapture\000"
 4250      6172654F 
 4250      72436170 
 4250      74757265 
 4250      00
 4251              	.LASF378:
 4252 0705 43795F47 		.ascii	"Cy_GPIO_ClearInterrupt\000"
 4252      50494F5F 
 4252      436C6561 
 4252      72496E74 
 4252      65727275 
 4253              	.LASF23:
 4254 071c 696F7373 		.ascii	"ioss_interrupts_gpio_13_IRQn\000"
 4254      5F696E74 
 4254      65727275 
 4254      7074735F 
 4254      6770696F 
 4255              	.LASF176:
 4256 0739 49534552 		.ascii	"ISER\000"
 4256      00
 4257              	.LASF269:
 4258 073e 494E5452 		.ascii	"INTR\000"
 4258      00
 4259              	.LASF309:
 4260 0743 63316332 		.ascii	"c1c2Cascade\000"
 4260      43617363 
 4260      61646500 
 4261              	.LASF199:
 4262 074f 4D435744 		.ascii	"MCWDT_INTR_MASKED\000"
 4262      545F494E 
 4262      54525F4D 
 4262      41534B45 
 4262      4400
 4263              	.LASF292:
 4264 0761 666C6F61 		.ascii	"float\000"
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 175


 4264      7400
 4265              	.LASF64:
 4266 0767 63707573 		.ascii	"cpuss_interrupts_dw0_4_IRQn\000"
 4266      735F696E 
 4266      74657272 
 4266      75707473 
 4266      5F647730 
 4267              	.LASF353:
 4268 0783 63795F73 		.ascii	"cy_stc_scb_uart_context_t\000"
 4268      74635F73 
 4268      63625F75 
 4268      6172745F 
 4268      636F6E74 
 4269              	.LASF384:
 4270 079d 5F5F4E56 		.ascii	"__NVIC_DisableIRQ\000"
 4270      49435F44 
 4270      69736162 
 4270      6C654952 
 4270      5100
 4271              	.LASF376:
 4272 07af 62617365 		.ascii	"base\000"
 4272      00
 4273              	.LASF67:
 4274 07b4 63707573 		.ascii	"cpuss_interrupts_dw0_7_IRQn\000"
 4274      735F696E 
 4274      74657272 
 4274      75707473 
 4274      5F647730 
 4275              	.LASF345:
 4276 07d0 63795F73 		.ascii	"cy_stc_scb_uart_context\000"
 4276      74635F73 
 4276      63625F75 
 4276      6172745F 
 4276      636F6E74 
 4277              	.LASF266:
 4278 07e8 4F55545F 		.ascii	"OUT_CLR\000"
 4278      434C5200 
 4279              	.LASF323:
 4280 07f0 72656C6F 		.ascii	"reloadInput\000"
 4280      6164496E 
 4280      70757400 
 4281              	.LASF81:
 4282 07fc 63707573 		.ascii	"cpuss_interrupts_dw1_5_IRQn\000"
 4282      735F696E 
 4282      74657272 
 4282      75707473 
 4282      5F647731 
 4283              	.LASF87:
 4284 0818 63707573 		.ascii	"cpuss_interrupts_dw1_11_IRQn\000"
 4284      735F696E 
 4284      74657272 
 4284      75707473 
 4284      5F647731 
 4285              	.LASF154:
 4286 0835 7573625F 		.ascii	"usb_interrupt_med_IRQn\000"
 4286      696E7465 
 4286      72727570 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 176


 4286      745F6D65 
 4286      645F4952 
 4287              	.LASF302:
 4288 084c 63304D6F 		.ascii	"c0Mode\000"
 4288      646500
 4289              	.LASF257:
 4290 0853 5057525F 		.ascii	"PWR_TRIM_LVD_CTL\000"
 4290      5452494D 
 4290      5F4C5644 
 4290      5F43544C 
 4290      00
 4291              	.LASF170:
 4292 0864 6C6F6E67 		.ascii	"long long unsigned int\000"
 4292      206C6F6E 
 4292      6720756E 
 4292      7369676E 
 4292      65642069 
 4293              	.LASF228:
 4294 087b 52455345 		.ascii	"RESERVED7\000"
 4294      52564544 
 4294      3700
 4295              	.LASF48:
 4296 0885 63707573 		.ascii	"cpuss_interrupts_ipc_13_IRQn\000"
 4296      735F696E 
 4296      74657272 
 4296      75707473 
 4296      5F697063 
 4297              	.LASF406:
 4298 08a2 43795F53 		.ascii	"Cy_SysInt_Init\000"
 4298      7973496E 
 4298      745F496E 
 4298      697400
 4299              	.LASF381:
 4300 08b1 43795F4D 		.ascii	"Cy_MCWDT_Enable\000"
 4300      43574454 
 4300      5F456E61 
 4300      626C6500 
 4301              	.LASF337:
 4302 08c1 72784275 		.ascii	"rxBufIdx\000"
 4302      66496478 
 4302      00
 4303              	.LASF117:
 4304 08ca 74637077 		.ascii	"tcpwm_1_interrupts_9_IRQn\000"
 4304      6D5F315F 
 4304      696E7465 
 4304      72727570 
 4304      74735F39 
 4305              	.LASF336:
 4306 08e4 72784275 		.ascii	"rxBufSize\000"
 4306      6653697A 
 4306      6500
 4307              	.LASF254:
 4308 08ee 52455345 		.ascii	"RESERVED14\000"
 4308      52564544 
 4308      313400
 4309              	.LASF163:
 4310 08f9 5F5F7569 		.ascii	"__uint16_t\000"
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 177


 4310      6E743136 
 4310      5F7400
 4311              	.LASF207:
 4312 0904 5057525F 		.ascii	"PWR_BUCK_CTL2\000"
 4312      4255434B 
 4312      5F43544C 
 4312      3200
 4313              	.LASF179:
 4314 0912 52534552 		.ascii	"RSERVED1\000"
 4314      56454431 
 4314      00
 4315              	.LASF51:
 4316 091b 7363625F 		.ascii	"scb_0_interrupt_IRQn\000"
 4316      305F696E 
 4316      74657272 
 4316      7570745F 
 4316      4952516E 
 4317              	.LASF112:
 4318 0930 74637077 		.ascii	"tcpwm_1_interrupts_4_IRQn\000"
 4318      6D5F315F 
 4318      696E7465 
 4318      72727570 
 4318      74735F34 
 4319              	.LASF324:
 4320 094a 73746172 		.ascii	"startInputMode\000"
 4320      74496E70 
 4320      75744D6F 
 4320      646500
 4321              	.LASF151:
 4322 0959 70726F66 		.ascii	"profile_interrupt_IRQn\000"
 4322      696C655F 
 4322      696E7465 
 4322      72727570 
 4322      745F4952 
 4323              	.LASF320:
 4324 0970 63617074 		.ascii	"captureInputMode\000"
 4324      75726549 
 4324      6E707574 
 4324      4D6F6465 
 4324      00
 4325              	.LASF21:
 4326 0981 696F7373 		.ascii	"ioss_interrupts_gpio_11_IRQn\000"
 4326      5F696E74 
 4326      65727275 
 4326      7074735F 
 4326      6770696F 
 4327              	.LASF120:
 4328 099e 74637077 		.ascii	"tcpwm_1_interrupts_12_IRQn\000"
 4328      6D5F315F 
 4328      696E7465 
 4328      72727570 
 4328      74735F31 
 4329              	.LASF231:
 4330 09b9 434C4B5F 		.ascii	"CLK_FLL_CONFIG\000"
 4330      464C4C5F 
 4330      434F4E46 
 4330      494700
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 178


 4331              	.LASF275:
 4332 09c8 4346475F 		.ascii	"CFG_OUT\000"
 4332      4F555400 
 4333              	.LASF388:
 4334 09d0 4973724D 		.ascii	"IsrMcwdt\000"
 4334      63776474 
 4334      00
 4335              	.LASF335:
 4336 09d9 72784275 		.ascii	"rxBuf\000"
 4336      6600
 4337              	.LASF131:
 4338 09df 74637077 		.ascii	"tcpwm_1_interrupts_23_IRQn\000"
 4338      6D5F315F 
 4338      696E7465 
 4338      72727570 
 4338      74735F32 
 4339              	.LASF88:
 4340 09fa 63707573 		.ascii	"cpuss_interrupts_dw1_12_IRQn\000"
 4340      735F696E 
 4340      74657272 
 4340      75707473 
 4340      5F647731 
 4341              	.LASF160:
 4342 0a17 4952516E 		.ascii	"IRQn_Type\000"
 4342      5F547970 
 4342      6500
 4343              	.LASF307:
 4344 0a21 6331436C 		.ascii	"c1ClearOnMatch\000"
 4344      6561724F 
 4344      6E4D6174 
 4344      636800
 4345              	.LASF143:
 4346 0a30 7564625F 		.ascii	"udb_interrupts_11_IRQn\000"
 4346      696E7465 
 4346      72727570 
 4346      74735F31 
 4346      315F4952 
 4347              	.LASF37:
 4348 0a47 63707573 		.ascii	"cpuss_interrupts_ipc_2_IRQn\000"
 4348      735F696E 
 4348      74657272 
 4348      75707473 
 4348      5F697063 
 4349              	.LASF61:
 4350 0a63 63707573 		.ascii	"cpuss_interrupts_dw0_1_IRQn\000"
 4350      735F696E 
 4350      74657272 
 4350      75707473 
 4350      5F647730 
 4351              	.LASF305:
 4352 0a7f 63324D6F 		.ascii	"c2Mode\000"
 4352      646500
 4353              	.LASF234:
 4354 0a86 434C4B5F 		.ascii	"CLK_FLL_CONFIG4\000"
 4354      464C4C5F 
 4354      434F4E46 
 4354      49473400 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 179


 4355              	.LASF212:
 4356 0a96 5744545F 		.ascii	"WDT_MATCH\000"
 4356      4D415443 
 4356      4800
 4357              	.LASF104:
 4358 0aa0 74637077 		.ascii	"tcpwm_0_interrupts_4_IRQn\000"
 4358      6D5F305F 
 4358      696E7465 
 4358      72727570 
 4358      74735F34 
 4359              	.LASF223:
 4360 0aba 434C4B5F 		.ascii	"CLK_CAL_CNT1\000"
 4360      43414C5F 
 4360      434E5431 
 4360      00
 4361              	.LASF224:
 4362 0ac7 434C4B5F 		.ascii	"CLK_CAL_CNT2\000"
 4362      43414C5F 
 4362      434E5432 
 4362      00
 4363              	.LASF341:
 4364 0ad4 63624576 		.ascii	"cbEvents\000"
 4364      656E7473 
 4364      00
 4365              	.LASF377:
 4366 0add 636F756E 		.ascii	"counters\000"
 4366      74657273 
 4366      00
 4367              	.LASF299:
 4368 0ae6 5F426F6F 		.ascii	"_Bool\000"
 4368      6C00
 4369              	.LASF382:
 4370 0aec 77616974 		.ascii	"waitUs\000"
 4370      557300
 4371              	.LASF198:
 4372 0af3 4D435744 		.ascii	"MCWDT_INTR_MASK\000"
 4372      545F494E 
 4372      54525F4D 
 4372      41534B00 
 4373              	.LASF284:
 4374 0b03 5644445F 		.ascii	"VDD_INTR\000"
 4374      494E5452 
 4374      00
 4375              	.LASF359:
 4376 0b0c 43595F42 		.ascii	"CY_BLE_ADV_STATE_ADVERTISING\000"
 4376      4C455F41 
 4376      44565F53 
 4376      54415445 
 4376      5F414456 
 4377              	.LASF156:
 4378 0b29 70617373 		.ascii	"pass_interrupt_dacs_IRQn\000"
 4378      5F696E74 
 4378      65727275 
 4378      70745F64 
 4378      6163735F 
 4379              	.LASF109:
 4380 0b42 74637077 		.ascii	"tcpwm_1_interrupts_1_IRQn\000"
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 180


 4380      6D5F315F 
 4380      696E7465 
 4380      72727570 
 4380      74735F31 
 4381              	.LASF136:
 4382 0b5c 7564625F 		.ascii	"udb_interrupts_4_IRQn\000"
 4382      696E7465 
 4382      72727570 
 4382      74735F34 
 4382      5F495251 
 4383              	.LASF239:
 4384 0b72 434C4B5F 		.ascii	"CLK_PLL_STATUS\000"
 4384      504C4C5F 
 4384      53544154 
 4384      555300
 4385              	.LASF402:
 4386 0b81 53657276 		.ascii	"ServiceStatusLEDs\000"
 4386      69636553 
 4386      74617475 
 4386      734C4544 
 4386      7300
 4387              	.LASF412:
 4388 0b93 43617053 		.ascii	"CapSense_Wakeup\000"
 4388      656E7365 
 4388      5F57616B 
 4388      65757000 
 4389              	.LASF150:
 4390 0ba3 61756469 		.ascii	"audioss_interrupt_pdm_IRQn\000"
 4390      6F73735F 
 4390      696E7465 
 4390      72727570 
 4390      745F7064 
 4391              	.LASF70:
 4392 0bbe 63707573 		.ascii	"cpuss_interrupts_dw0_10_IRQn\000"
 4392      735F696E 
 4392      74657272 
 4392      75707473 
 4392      5F647730 
 4393              	.LASF122:
 4394 0bdb 74637077 		.ascii	"tcpwm_1_interrupts_14_IRQn\000"
 4394      6D5F315F 
 4394      696E7465 
 4394      72727570 
 4394      74735F31 
 4395              	.LASF19:
 4396 0bf6 696F7373 		.ascii	"ioss_interrupts_gpio_9_IRQn\000"
 4396      5F696E74 
 4396      65727275 
 4396      7074735F 
 4396      6770696F 
 4397              	.LASF263:
 4398 0c12 434C4B5F 		.ascii	"CLK_TRIM_PILO_CTL2\000"
 4398      5452494D 
 4398      5F50494C 
 4398      4F5F4354 
 4398      4C3200
 4399              	.LASF264:
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 181


 4400 0c25 434C4B5F 		.ascii	"CLK_TRIM_PILO_CTL3\000"
 4400      5452494D 
 4400      5F50494C 
 4400      4F5F4354 
 4400      4C3300
 4401              	.LASF220:
 4402 0c38 434C4B5F 		.ascii	"CLK_IMO_CONFIG\000"
 4402      494D4F5F 
 4402      434F4E46 
 4402      494700
 4403              	.LASF270:
 4404 0c47 494E5452 		.ascii	"INTR_MASK\000"
 4404      5F4D4153 
 4404      4B00
 4405              	.LASF66:
 4406 0c51 63707573 		.ascii	"cpuss_interrupts_dw0_6_IRQn\000"
 4406      735F696E 
 4406      74657272 
 4406      75707473 
 4406      5F647730 
 4407              	.LASF14:
 4408 0c6d 696F7373 		.ascii	"ioss_interrupts_gpio_4_IRQn\000"
 4408      5F696E74 
 4408      65727275 
 4408      7074735F 
 4408      6770696F 
 4409              	.LASF20:
 4410 0c89 696F7373 		.ascii	"ioss_interrupts_gpio_10_IRQn\000"
 4410      5F696E74 
 4410      65727275 
 4410      7074735F 
 4410      6770696F 
 4411              	.LASF401:
 4412 0ca6 55617274 		.ascii	"Uart_Printf_context\000"
 4412      5F507269 
 4412      6E74665F 
 4412      636F6E74 
 4412      65787400 
 4413              	.LASF75:
 4414 0cba 63707573 		.ascii	"cpuss_interrupts_dw0_15_IRQn\000"
 4414      735F696E 
 4414      74657272 
 4414      75707473 
 4414      5F647730 
 4415              	.LASF252:
 4416 0cd7 434C4B5F 		.ascii	"CLK_TRIM_CCO_CTL\000"
 4416      5452494D 
 4416      5F43434F 
 4416      5F43544C 
 4416      00
 4417              	.LASF360:
 4418 0ce8 43595F42 		.ascii	"CY_BLE_ADV_STATE_STOP_INITIATED\000"
 4418      4C455F41 
 4418      44565F53 
 4418      54415445 
 4418      5F53544F 
 4419              	.LASF204:
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 182


 4420 0d08 5057525F 		.ascii	"PWR_HIBERNATE\000"
 4420      48494245 
 4420      524E4154 
 4420      4500
 4421              	.LASF16:
 4422 0d16 696F7373 		.ascii	"ioss_interrupts_gpio_6_IRQn\000"
 4422      5F696E74 
 4422      65727275 
 4422      7074735F 
 4422      6770696F 
 4423              	.LASF367:
 4424 0d32 43595F42 		.ascii	"CY_BLE_CONN_STATE_CLIENT_CHAR_DISCOVERING\000"
 4424      4C455F43 
 4424      4F4E4E5F 
 4424      53544154 
 4424      455F434C 
 4425              	.LASF321:
 4426 0d5c 63617074 		.ascii	"captureInput\000"
 4426      75726549 
 4426      6E707574 
 4426      00
 4427              	.LASF83:
 4428 0d69 63707573 		.ascii	"cpuss_interrupts_dw1_7_IRQn\000"
 4428      735F696E 
 4428      74657272 
 4428      75707473 
 4428      5F647731 
 4429              	.LASF89:
 4430 0d85 63707573 		.ascii	"cpuss_interrupts_dw1_13_IRQn\000"
 4430      735F696E 
 4430      74657272 
 4430      75707473 
 4430      5F647731 
 4431              	.LASF291:
 4432 0da2 63686172 		.ascii	"char\000"
 4432      00
 4433              	.LASF139:
 4434 0da7 7564625F 		.ascii	"udb_interrupts_7_IRQn\000"
 4434      696E7465 
 4434      72727570 
 4434      74735F37 
 4434      5F495251 
 4435              	.LASF383:
 4436 0dbd 43795F4D 		.ascii	"Cy_MCWDT_SetInterruptMask\000"
 4436      43574454 
 4436      5F536574 
 4436      496E7465 
 4436      72727570 
 4437              	.LASF410:
 4438 0dd7 43617053 		.ascii	"CapSense_Sleep\000"
 4438      656E7365 
 4438      5F536C65 
 4438      657000
 4439              	.LASF351:
 4440 0de6 72785269 		.ascii	"rxRingBufTail\000"
 4440      6E674275 
 4440      66546169 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 183


 4440      6C00
 4441              	.LASF41:
 4442 0df4 63707573 		.ascii	"cpuss_interrupts_ipc_6_IRQn\000"
 4442      735F696E 
 4442      74657272 
 4442      75707473 
 4442      5F697063 
 4443              	.LASF157:
 4444 0e10 756E636F 		.ascii	"unconnected_IRQn\000"
 4444      6E6E6563 
 4444      7465645F 
 4444      4952516E 
 4444      00
 4445              	.LASF145:
 4446 0e21 7564625F 		.ascii	"udb_interrupts_13_IRQn\000"
 4446      696E7465 
 4446      72727570 
 4446      74735F31 
 4446      335F4952 
 4447              	.LASF356:
 4448 0e38 63795F73 		.ascii	"cy_stc_ble_conn_handle_t\000"
 4448      74635F62 
 4448      6C655F63 
 4448      6F6E6E5F 
 4448      68616E64 
 4449              	.LASF78:
 4450 0e51 63707573 		.ascii	"cpuss_interrupts_dw1_2_IRQn\000"
 4450      735F696E 
 4450      74657272 
 4450      75707473 
 4450      5F647731 
 4451              	.LASF400:
 4452 0e6d 43595F45 		.ascii	"CY_EINK_Timer_config\000"
 4452      494E4B5F 
 4452      54696D65 
 4452      725F636F 
 4452      6E666967 
 4453              	.LASF205:
 4454 0e82 5057525F 		.ascii	"PWR_LVD_CTL\000"
 4454      4C56445F 
 4454      43544C00 
 4455              	.LASF329:
 4456 0e8e 636F756E 		.ascii	"countInput\000"
 4456      74496E70 
 4456      757400
 4457              	.LASF155:
 4458 0e99 7573625F 		.ascii	"usb_interrupt_lo_IRQn\000"
 4458      696E7465 
 4458      72727570 
 4458      745F6C6F 
 4458      5F495251 
 4459              	.LASF312:
 4460 0eaf 636C6F63 		.ascii	"clockPrescaler\000"
 4460      6B507265 
 4460      7363616C 
 4460      657200
 4461              	.LASF389:
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 184


 4462 0ebe 69737247 		.ascii	"isrGPIO\000"
 4462      50494F00 
 4463              	.LASF45:
 4464 0ec6 63707573 		.ascii	"cpuss_interrupts_ipc_10_IRQn\000"
 4464      735F696E 
 4464      74657272 
 4464      75707473 
 4464      5F697063 
 4465              	.LASF95:
 4466 0ee3 63707573 		.ascii	"cpuss_interrupt_fm_IRQn\000"
 4466      735F696E 
 4466      74657272 
 4466      7570745F 
 4466      666D5F49 
 4467              	.LASF211:
 4468 0efb 5744545F 		.ascii	"WDT_CNT\000"
 4468      434E5400 
 4469              	.LASF114:
 4470 0f03 74637077 		.ascii	"tcpwm_1_interrupts_6_IRQn\000"
 4470      6D5F315F 
 4470      696E7465 
 4470      72727570 
 4470      74735F36 
 4471              	.LASF141:
 4472 0f1d 7564625F 		.ascii	"udb_interrupts_9_IRQn\000"
 4472      696E7465 
 4472      72727570 
 4472      74735F39 
 4472      5F495251 
 4473              	.LASF242:
 4474 0f33 53525353 		.ascii	"SRSS_INTR_SET\000"
 4474      5F494E54 
 4474      525F5345 
 4474      5400
 4475              	.LASF172:
 4476 0f41 75696E74 		.ascii	"uint8_t\000"
 4476      385F7400 
 4477              	.LASF218:
 4478 0f49 434C4B5F 		.ascii	"CLK_TIMER_CTL\000"
 4478      54494D45 
 4478      525F4354 
 4478      4C00
 4479              	.LASF334:
 4480 0f57 73746174 		.ascii	"status\000"
 4480      757300
 4481              	.LASF127:
 4482 0f5e 74637077 		.ascii	"tcpwm_1_interrupts_19_IRQn\000"
 4482      6D5F315F 
 4482      696E7465 
 4482      72727570 
 4482      74735F31 
 4483              	.LASF294:
 4484 0f79 696E7472 		.ascii	"intrSrc\000"
 4484      53726300 
 4485              	.LASF409:
 4486 0f81 49734C45 		.ascii	"IsLEDperiodicToggleActive\000"
 4486      44706572 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 185


 4486      696F6469 
 4486      63546F67 
 4486      676C6541 
 4487              	.LASF282:
 4488 0f9b 494E5452 		.ascii	"INTR_CAUSE3\000"
 4488      5F434155 
 4488      53453300 
 4489              	.LASF29:
 4490 0fa7 73727373 		.ascii	"srss_interrupt_mcwdt_0_IRQn\000"
 4490      5F696E74 
 4490      65727275 
 4490      70745F6D 
 4490      63776474 
 4491              	.LASF125:
 4492 0fc3 74637077 		.ascii	"tcpwm_1_interrupts_17_IRQn\000"
 4492      6D5F315F 
 4492      696E7465 
 4492      72727570 
 4492      74735F31 
 4493              	.LASF303:
 4494 0fde 63314D6F 		.ascii	"c1Mode\000"
 4494      646500
 4495              	.LASF27:
 4496 0fe5 6C70636F 		.ascii	"lpcomp_interrupt_IRQn\000"
 4496      6D705F69 
 4496      6E746572 
 4496      72757074 
 4496      5F495251 
 4497              	.LASF393:
 4498 0ffb 63795F62 		.ascii	"cy_ble_advState\000"
 4498      6C655F61 
 4498      64765374 
 4498      61746500 
 4499              	.LASF40:
 4500 100b 63707573 		.ascii	"cpuss_interrupts_ipc_5_IRQn\000"
 4500      735F696E 
 4500      74657272 
 4500      75707473 
 4500      5F697063 
 4501              	.LASF344:
 4502 1027 63795F63 		.ascii	"cy_cb_scb_uart_handle_events_t\000"
 4502      625F7363 
 4502      625F7561 
 4502      72745F68 
 4502      616E646C 
 4503              	.LASF370:
 4504 1046 63795F65 		.ascii	"cy_en_ble_conn_state_t\000"
 4504      6E5F626C 
 4504      655F636F 
 4504      6E6E5F73 
 4504      74617465 
 4505              	.LASF191:
 4506 105d 4D435744 		.ascii	"MCWDT_CNTLOW\000"
 4506      545F434E 
 4506      544C4F57 
 4506      00
 4507              	.LASF128:
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 186


 4508 106a 74637077 		.ascii	"tcpwm_1_interrupts_20_IRQn\000"
 4508      6D5F315F 
 4508      696E7465 
 4508      72727570 
 4508      74735F32 
 4509              	.LASF169:
 4510 1085 6C6F6E67 		.ascii	"long long int\000"
 4510      206C6F6E 
 4510      6720696E 
 4510      7400
 4511              	.LASF42:
 4512 1093 63707573 		.ascii	"cpuss_interrupts_ipc_7_IRQn\000"
 4512      735F696E 
 4512      74657272 
 4512      75707473 
 4512      5F697063 
 4513              	.LASF35:
 4514 10af 63707573 		.ascii	"cpuss_interrupts_ipc_0_IRQn\000"
 4514      735F696E 
 4514      74657272 
 4514      75707473 
 4514      5F697063 
 4515              	.LASF226:
 4516 10cb 434C4B5F 		.ascii	"CLK_ECO_CONFIG\000"
 4516      45434F5F 
 4516      434F4E46 
 4516      494700
 4517              	.LASF196:
 4518 10da 4D435744 		.ascii	"MCWDT_INTR\000"
 4518      545F494E 
 4518      545200
 4519              	.LASF300:
 4520 10e5 63304D61 		.ascii	"c0Match\000"
 4520      74636800 
 4521              	.LASF101:
 4522 10ed 74637077 		.ascii	"tcpwm_0_interrupts_1_IRQn\000"
 4522      6D5F305F 
 4522      696E7465 
 4522      72727570 
 4522      74735F31 
 4523              	.LASF221:
 4524 1107 434C4B5F 		.ascii	"CLK_OUTPUT_FAST\000"
 4524      4F555450 
 4524      55545F46 
 4524      41535400 
 4525              	.LASF56:
 4526 1117 7363625F 		.ascii	"scb_5_interrupt_IRQn\000"
 4526      355F696E 
 4526      74657272 
 4526      7570745F 
 4526      4952516E 
 4527              	.LASF50:
 4528 112c 63707573 		.ascii	"cpuss_interrupts_ipc_15_IRQn\000"
 4528      735F696E 
 4528      74657272 
 4528      75707473 
 4528      5F697063 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 187


 4529              	.LASF261:
 4530 1149 434C4B5F 		.ascii	"CLK_TRIM_ECO_CTL\000"
 4530      5452494D 
 4530      5F45434F 
 4530      5F43544C 
 4530      00
 4531              	.LASF304:
 4532 115a 6332546F 		.ascii	"c2ToggleBit\000"
 4532      67676C65 
 4532      42697400 
 4533              	.LASF4:
 4534 1166 42757346 		.ascii	"BusFault_IRQn\000"
 4534      61756C74 
 4534      5F495251 
 4534      6E00
 4535              	.LASF390:
 4536 1174 496E6974 		.ascii	"InitLowPower\000"
 4536      4C6F7750 
 4536      6F776572 
 4536      00
 4537              	.LASF343:
 4538 1181 63795F73 		.ascii	"cy_stc_scb_spi_context_t\000"
 4538      74635F73 
 4538      63625F73 
 4538      70695F63 
 4538      6F6E7465 
 4539              	.LASF350:
 4540 119a 72785269 		.ascii	"rxRingBufHead\000"
 4540      6E674275 
 4540      66486561 
 4540      6400
 4541              	.LASF133:
 4542 11a8 7564625F 		.ascii	"udb_interrupts_1_IRQn\000"
 4542      696E7465 
 4542      72727570 
 4542      74735F31 
 4542      5F495251 
 4543              	.LASF322:
 4544 11be 72656C6F 		.ascii	"reloadInputMode\000"
 4544      6164496E 
 4544      7075744D 
 4544      6F646500 
 4545              	.LASF153:
 4546 11ce 7573625F 		.ascii	"usb_interrupt_hi_IRQn\000"
 4546      696E7465 
 4546      72727570 
 4546      745F6869 
 4546      5F495251 
 4547              	.LASF52:
 4548 11e4 7363625F 		.ascii	"scb_1_interrupt_IRQn\000"
 4548      315F696E 
 4548      74657272 
 4548      7570745F 
 4548      4952516E 
 4549              	.LASF237:
 4550 11f9 434C4B5F 		.ascii	"CLK_PLL_CONFIG\000"
 4550      504C4C5F 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 188


 4550      434F4E46 
 4550      494700
 4551              	.LASF339:
 4552 1208 74784275 		.ascii	"txBufSize\000"
 4552      6653697A 
 4552      6500
 4553              	.LASF158:
 4554 1212 73686F72 		.ascii	"short int\000"
 4554      7420696E 
 4554      7400
 4555              	.LASF96:
 4556 121c 63707573 		.ascii	"cpuss_interrupts_cm0_cti_0_IRQn\000"
 4556      735F696E 
 4556      74657272 
 4556      75707473 
 4556      5F636D30 
 4557              	.LASF85:
 4558 123c 63707573 		.ascii	"cpuss_interrupts_dw1_9_IRQn\000"
 4558      735F696E 
 4558      74657272 
 4558      75707473 
 4558      5F647731 
 4559              	.LASF149:
 4560 1258 61756469 		.ascii	"audioss_interrupt_i2s_IRQn\000"
 4560      6F73735F 
 4560      696E7465 
 4560      72727570 
 4560      745F6932 
 4561              	.LASF63:
 4562 1273 63707573 		.ascii	"cpuss_interrupts_dw0_3_IRQn\000"
 4562      735F696E 
 4562      74657272 
 4562      75707473 
 4562      5F647730 
 4563              	.LASF11:
 4564 128f 696F7373 		.ascii	"ioss_interrupts_gpio_1_IRQn\000"
 4564      5F696E74 
 4564      65727275 
 4564      7074735F 
 4564      6770696F 
 4565              	.LASF229:
 4566 12ab 434C4B5F 		.ascii	"CLK_PILO_CONFIG\000"
 4566      50494C4F 
 4566      5F434F4E 
 4566      46494700 
 4567              	.LASF182:
 4568 12bb 49435052 		.ascii	"ICPR\000"
 4568      00
 4569              	.LASF72:
 4570 12c0 63707573 		.ascii	"cpuss_interrupts_dw0_12_IRQn\000"
 4570      735F696E 
 4570      74657272 
 4570      75707473 
 4570      5F647730 
 4571              	.LASF371:
 4572 12dd 5F5F4953 		.ascii	"__ISB\000"
 4572      4200
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 189


 4573              	.LASF80:
 4574 12e3 63707573 		.ascii	"cpuss_interrupts_dw1_4_IRQn\000"
 4574      735F696E 
 4574      74657272 
 4574      75707473 
 4574      5F647731 
 4575              	.LASF368:
 4576 12ff 43595F42 		.ascii	"CY_BLE_CONN_STATE_CLIENT_DESCR_DISCOVERING\000"
 4576      4C455F43 
 4576      4F4E4E5F 
 4576      53544154 
 4576      455F434C 
 4577              	.LASF86:
 4578 132a 63707573 		.ascii	"cpuss_interrupts_dw1_10_IRQn\000"
 4578      735F696E 
 4578      74657272 
 4578      75707473 
 4578      5F647731 
 4579              	.LASF106:
 4580 1347 74637077 		.ascii	"tcpwm_0_interrupts_6_IRQn\000"
 4580      6D5F305F 
 4580      696E7465 
 4580      72727570 
 4580      74735F36 
 4581              	.LASF338:
 4582 1361 74784275 		.ascii	"txBuf\000"
 4582      6600
 4583              	.LASF286:
 4584 1367 5644445F 		.ascii	"VDD_INTR_MASKED\000"
 4584      494E5452 
 4584      5F4D4153 
 4584      4B454400 
 4585              	.LASF366:
 4586 1377 43595F42 		.ascii	"CY_BLE_CONN_STATE_CLIENT_INCL_DISCOVERING\000"
 4586      4C455F43 
 4586      4F4E4E5F 
 4586      53544154 
 4586      455F434C 
 4587              	.LASF308:
 4588 13a1 63306331 		.ascii	"c0c1Cascade\000"
 4588      43617363 
 4588      61646500 
 4589              	.LASF119:
 4590 13ad 74637077 		.ascii	"tcpwm_1_interrupts_11_IRQn\000"
 4590      6D5F315F 
 4590      696E7465 
 4590      72727570 
 4590      74735F31 
 4591              	.LASF200:
 4592 13c8 4D435744 		.ascii	"MCWDT_LOCK\000"
 4592      545F4C4F 
 4592      434B00
 4593              	.LASF116:
 4594 13d3 74637077 		.ascii	"tcpwm_1_interrupts_8_IRQn\000"
 4594      6D5F315F 
 4594      696E7465 
 4594      72727570 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 190


 4594      74735F38 
 4595              	.LASF164:
 4596 13ed 73686F72 		.ascii	"short unsigned int\000"
 4596      7420756E 
 4596      7369676E 
 4596      65642069 
 4596      6E7400
 4597              	.LASF348:
 4598 1400 72785269 		.ascii	"rxRingBuf\000"
 4598      6E674275 
 4598      6600
 4599              	.LASF289:
 4600 140a 6C6F6E67 		.ascii	"long double\000"
 4600      20646F75 
 4600      626C6500 
 4601              	.LASF361:
 4602 1416 63795F65 		.ascii	"cy_en_ble_adv_state_t\000"
 4602      6E5F626C 
 4602      655F6164 
 4602      765F7374 
 4602      6174655F 
 4603              	.LASF173:
 4604 142c 75696E74 		.ascii	"uint16_t\000"
 4604      31365F74 
 4604      00
 4605              	.LASF375:
 4606 1435 4952516E 		.ascii	"IRQn\000"
 4606      00
 4607              	.LASF287:
 4608 143a 5644445F 		.ascii	"VDD_INTR_SET\000"
 4608      494E5452 
 4608      5F534554 
 4608      00
 4609              	.LASF313:
 4610 1447 72756E4D 		.ascii	"runMode\000"
 4610      6F646500 
 4611              	.LASF99:
 4612 144f 63707573 		.ascii	"cpuss_interrupts_cm4_cti_1_IRQn\000"
 4612      735F696E 
 4612      74657272 
 4612      75707473 
 4612      5F636D34 
 4613              	.LASF36:
 4614 146f 63707573 		.ascii	"cpuss_interrupts_ipc_1_IRQn\000"
 4614      735F696E 
 4614      74657272 
 4614      75707473 
 4614      5F697063 
 4615              	.LASF111:
 4616 148b 74637077 		.ascii	"tcpwm_1_interrupts_3_IRQn\000"
 4616      6D5F315F 
 4616      696E7465 
 4616      72727570 
 4616      74735F33 
 4617              	.LASF138:
 4618 14a5 7564625F 		.ascii	"udb_interrupts_6_IRQn\000"
 4618      696E7465 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 191


 4618      72727570 
 4618      74735F36 
 4618      5F495251 
 4619              	.LASF187:
 4620 14bb 53544952 		.ascii	"STIR\000"
 4620      00
 4621              	.LASF167:
 4622 14c0 5F5F7569 		.ascii	"__uint32_t\000"
 4622      6E743332 
 4622      5F7400
 4623              	.LASF330:
 4624 14cb 63795F73 		.ascii	"cy_stc_tcpwm_counter_config_t\000"
 4624      74635F74 
 4624      6370776D 
 4624      5F636F75 
 4624      6E746572 
 4625              	.LASF216:
 4626 14e9 434C4B5F 		.ascii	"CLK_ROOT_SELECT\000"
 4626      524F4F54 
 4626      5F53454C 
 4626      45435400 
 4627              	.LASF124:
 4628 14f9 74637077 		.ascii	"tcpwm_1_interrupts_16_IRQn\000"
 4628      6D5F315F 
 4628      696E7465 
 4628      72727570 
 4628      74735F31 
 4629              	.LASF147:
 4630 1514 7564625F 		.ascii	"udb_interrupts_15_IRQn\000"
 4630      696E7465 
 4630      72727570 
 4630      74735F31 
 4630      355F4952 
 4631              	.LASF411:
 4632 152b 43795F53 		.ascii	"Cy_SysPm_DeepSleep\000"
 4632      7973506D 
 4632      5F446565 
 4632      70536C65 
 4632      657000
 4633              	.LASF297:
 4634 153e 43595F53 		.ascii	"CY_SYSPM_WAIT_FOR_INTERRUPT\000"
 4634      5953504D 
 4634      5F574149 
 4634      545F464F 
 4634      525F494E 
 4635              	.LASF177:
 4636 155a 52455345 		.ascii	"RESERVED0\000"
 4636      52564544 
 4636      3000
 4637              	.LASF201:
 4638 1564 52455345 		.ascii	"RESERVED1\000"
 4638      52564544 
 4638      3100
 4639              	.LASF181:
 4640 156e 52455345 		.ascii	"RESERVED2\000"
 4640      52564544 
 4640      3200
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 192


 4641              	.LASF183:
 4642 1578 52455345 		.ascii	"RESERVED3\000"
 4642      52564544 
 4642      3300
 4643              	.LASF185:
 4644 1582 52455345 		.ascii	"RESERVED4\000"
 4644      52564544 
 4644      3400
 4645              	.LASF186:
 4646 158c 52455345 		.ascii	"RESERVED5\000"
 4646      52564544 
 4646      3500
 4647              	.LASF225:
 4648 1596 52455345 		.ascii	"RESERVED6\000"
 4648      52564544 
 4648      3600
 4649              	.LASF22:
 4650 15a0 696F7373 		.ascii	"ioss_interrupts_gpio_12_IRQn\000"
 4650      5F696E74 
 4650      65727275 
 4650      7074735F 
 4650      6770696F 
 4651              	.LASF230:
 4652 15bd 52455345 		.ascii	"RESERVED8\000"
 4652      52564544 
 4652      3800
 4653              	.LASF236:
 4654 15c7 52455345 		.ascii	"RESERVED9\000"
 4654      52564544 
 4654      3900
 4655              	.LASF318:
 4656 15d1 656E6162 		.ascii	"enableCompareSwap\000"
 4656      6C65436F 
 4656      6D706172 
 4656      65537761 
 4656      7000
 4657              	.LASF215:
 4658 15e3 434C4B5F 		.ascii	"CLK_PATH_SELECT\000"
 4658      50415448 
 4658      5F53454C 
 4658      45435400 
 4659              	.LASF166:
 4660 15f3 6C6F6E67 		.ascii	"long int\000"
 4660      20696E74 
 4660      00
 4661              	.LASF91:
 4662 15fc 63707573 		.ascii	"cpuss_interrupts_dw1_15_IRQn\000"
 4662      735F696E 
 4662      74657272 
 4662      75707473 
 4662      5F647731 
 4663              	.LASF278:
 4664 1619 4750494F 		.ascii	"GPIO_PRT_Type\000"
 4664      5F505254 
 4664      5F547970 
 4664      6500
 4665              	.LASF392:
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 193


 4666 1627 49544D5F 		.ascii	"ITM_RxBuffer\000"
 4666      52784275 
 4666      66666572 
 4666      00
 4667              	.LASF328:
 4668 1634 636F756E 		.ascii	"countInputMode\000"
 4668      74496E70 
 4668      75744D6F 
 4668      646500
 4669              	.LASF262:
 4670 1643 434C4B5F 		.ascii	"CLK_TRIM_PILO_CTL\000"
 4670      5452494D 
 4670      5F50494C 
 4670      4F5F4354 
 4670      4C00
 4671              	.LASF1:
 4672 1655 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
 4672      61736B61 
 4672      626C6549 
 4672      6E745F49 
 4672      52516E00 
 4673              	.LASF32:
 4674 1669 73727373 		.ascii	"srss_interrupt_IRQn\000"
 4674      5F696E74 
 4674      65727275 
 4674      70745F49 
 4674      52516E00 
 4675              	.LASF244:
 4676 167d 53525353 		.ascii	"SRSS_INTR_MASKED\000"
 4676      5F494E54 
 4676      525F4D41 
 4676      534B4544 
 4676      00
 4677              	.LASF206:
 4678 168e 5057525F 		.ascii	"PWR_BUCK_CTL\000"
 4678      4255434B 
 4678      5F43544C 
 4678      00
 4679              	.LASF57:
 4680 169b 7363625F 		.ascii	"scb_6_interrupt_IRQn\000"
 4680      365F696E 
 4680      74657272 
 4680      7570745F 
 4680      4952516E 
 4681              	.LASF314:
 4682 16b0 636F756E 		.ascii	"countDirection\000"
 4682      74446972 
 4682      65637469 
 4682      6F6E00
 4683              	.LASF152:
 4684 16bf 736D6966 		.ascii	"smif_interrupt_IRQn\000"
 4684      5F696E74 
 4684      65727275 
 4684      70745F49 
 4684      52516E00 
 4685              	.LASF213:
 4686 16d3 4D435744 		.ascii	"MCWDT_STRUCT\000"
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 194


 4686      545F5354 
 4686      52554354 
 4686      00
 4687              	.LASF273:
 4688 16e0 494E5452 		.ascii	"INTR_CFG\000"
 4688      5F434647 
 4688      00
 4689              	.LASF47:
 4690 16e9 63707573 		.ascii	"cpuss_interrupts_ipc_12_IRQn\000"
 4690      735F696E 
 4690      74657272 
 4690      75707473 
 4690      5F697063 
 4691              	.LASF24:
 4692 1706 696F7373 		.ascii	"ioss_interrupts_gpio_14_IRQn\000"
 4692      5F696E74 
 4692      65727275 
 4692      7074735F 
 4692      6770696F 
 4693              	.LASF55:
 4694 1723 7363625F 		.ascii	"scb_4_interrupt_IRQn\000"
 4694      345F696E 
 4694      74657272 
 4694      7570745F 
 4694      4952516E 
 4695              	.LASF277:
 4696 1738 4346475F 		.ascii	"CFG_IN_GPIO5V\000"
 4696      494E5F47 
 4696      50494F35 
 4696      5600
 4697              	.LASF197:
 4698 1746 4D435744 		.ascii	"MCWDT_INTR_SET\000"
 4698      545F494E 
 4698      54525F53 
 4698      455400
 4699              	.LASF352:
 4700 1755 74784C65 		.ascii	"txLeftToTransmit\000"
 4700      6674546F 
 4700      5472616E 
 4700      736D6974 
 4700      00
 4701              	.LASF18:
 4702 1766 696F7373 		.ascii	"ioss_interrupts_gpio_8_IRQn\000"
 4702      5F696E74 
 4702      65727275 
 4702      7074735F 
 4702      6770696F 
 4703              	.LASF268:
 4704 1782 4F55545F 		.ascii	"OUT_INV\000"
 4704      494E5600 
 4705              	.LASF161:
 4706 178a 5F5F7569 		.ascii	"__uint8_t\000"
 4706      6E74385F 
 4706      7400
 4707              	.LASF53:
 4708 1794 7363625F 		.ascii	"scb_2_interrupt_IRQn\000"
 4708      325F696E 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 195


 4708      74657272 
 4708      7570745F 
 4708      4952516E 
 4709              	.LASF189:
 4710 17a9 4E564943 		.ascii	"NVIC_Type\000"
 4710      5F547970 
 4710      6500
 4711              	.LASF13:
 4712 17b3 696F7373 		.ascii	"ioss_interrupts_gpio_3_IRQn\000"
 4712      5F696E74 
 4712      65727275 
 4712      7074735F 
 4712      6770696F 
 4713              	.LASF227:
 4714 17cf 434C4B5F 		.ascii	"CLK_ECO_STATUS\000"
 4714      45434F5F 
 4714      53544154 
 4714      555300
 4715              	.LASF74:
 4716 17de 63707573 		.ascii	"cpuss_interrupts_dw0_14_IRQn\000"
 4716      735F696E 
 4716      74657272 
 4716      75707473 
 4716      5F647730 
 4717              	.LASF82:
 4718 17fb 63707573 		.ascii	"cpuss_interrupts_dw1_6_IRQn\000"
 4718      735F696E 
 4718      74657272 
 4718      75707473 
 4718      5F647731 
 4719              	.LASF130:
 4720 1817 74637077 		.ascii	"tcpwm_1_interrupts_22_IRQn\000"
 4720      6D5F315F 
 4720      696E7465 
 4720      72727570 
 4720      74735F32 
 4721              	.LASF271:
 4722 1832 494E5452 		.ascii	"INTR_MASKED\000"
 4722      5F4D4153 
 4722      4B454400 
 4723              	.LASF60:
 4724 183e 63707573 		.ascii	"cpuss_interrupts_dw0_0_IRQn\000"
 4724      735F696E 
 4724      74657272 
 4724      75707473 
 4724      5F647730 
 4725              	.LASF295:
 4726 185a 696E7472 		.ascii	"intrPriority\000"
 4726      5072696F 
 4726      72697479 
 4726      00
 4727              	.LASF144:
 4728 1867 7564625F 		.ascii	"udb_interrupts_12_IRQn\000"
 4728      696E7465 
 4728      72727570 
 4728      74735F31 
 4728      325F4952 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 196


 4729              	.LASF306:
 4730 187e 6330436C 		.ascii	"c0ClearOnMatch\000"
 4730      6561724F 
 4730      6E4D6174 
 4730      636800
 4731              	.LASF9:
 4732 188d 53797354 		.ascii	"SysTick_IRQn\000"
 4732      69636B5F 
 4732      4952516E 
 4732      00
 4733              	.LASF188:
 4734 189a 73697A65 		.ascii	"sizetype\000"
 4734      74797065 
 4734      00
 4735              	.LASF247:
 4736 18a3 5245535F 		.ascii	"RES_CAUSE\000"
 4736      43415553 
 4736      4500
 4737              	.LASF77:
 4738 18ad 63707573 		.ascii	"cpuss_interrupts_dw1_1_IRQn\000"
 4738      735F696E 
 4738      74657272 
 4738      75707473 
 4738      5F647731 
 4739              	.LASF168:
 4740 18c9 6C6F6E67 		.ascii	"long unsigned int\000"
 4740      20756E73 
 4740      69676E65 
 4740      6420696E 
 4740      7400
 4741              	.LASF103:
 4742 18db 74637077 		.ascii	"tcpwm_0_interrupts_3_IRQn\000"
 4742      6D5F305F 
 4742      696E7465 
 4742      72727570 
 4742      74735F33 
 4743              	.LASF385:
 4744 18f5 43795F4D 		.ascii	"Cy_MCWDT_Disable\000"
 4744      43574454 
 4744      5F446973 
 4744      61626C65 
 4744      00
 4745              	.LASF386:
 4746 1906 656E6162 		.ascii	"enableCounters\000"
 4746      6C65436F 
 4746      756E7465 
 4746      727300
 4747              	.LASF113:
 4748 1915 74637077 		.ascii	"tcpwm_1_interrupts_5_IRQn\000"
 4748      6D5F315F 
 4748      696E7465 
 4748      72727570 
 4748      74735F35 
 4749              	.LASF140:
 4750 192f 7564625F 		.ascii	"udb_interrupts_8_IRQn\000"
 4750      696E7465 
 4750      72727570 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 197


 4750      74735F38 
 4750      5F495251 
 4751              	.LASF404:
 4752 1945 43795F53 		.ascii	"Cy_SysLib_DelayUs\000"
 4752      79734C69 
 4752      625F4465 
 4752      6C617955 
 4752      7300
 4753              	.LASF208:
 4754 1957 5057525F 		.ascii	"PWR_LVD_STATUS\000"
 4754      4C56445F 
 4754      53544154 
 4754      555300
 4755              	.LASF380:
 4756 1966 5F5F4E56 		.ascii	"__NVIC_EnableIRQ\000"
 4756      49435F45 
 4756      6E61626C 
 4756      65495251 
 4756      00
 4757              	.LASF126:
 4758 1977 74637077 		.ascii	"tcpwm_1_interrupts_18_IRQn\000"
 4758      6D5F315F 
 4758      696E7465 
 4758      72727570 
 4758      74735F31 
 4759              	.LASF7:
 4760 1992 44656275 		.ascii	"DebugMonitor_IRQn\000"
 4760      674D6F6E 
 4760      69746F72 
 4760      5F495251 
 4760      6E00
 4761              	.LASF5:
 4762 19a4 55736167 		.ascii	"UsageFault_IRQn\000"
 4762      65466175 
 4762      6C745F49 
 4762      52516E00 
 4763              	.LASF108:
 4764 19b4 74637077 		.ascii	"tcpwm_1_interrupts_0_IRQn\000"
 4764      6D5F315F 
 4764      696E7465 
 4764      72727570 
 4764      74735F30 
 4765              	.LASF34:
 4766 19ce 626C6573 		.ascii	"bless_interrupt_IRQn\000"
 4766      735F696E 
 4766      74657272 
 4766      7570745F 
 4766      4952516E 
 4767              	.LASF210:
 4768 19e3 5744545F 		.ascii	"WDT_CTL\000"
 4768      43544C00 
 4769              	.LASF162:
 4770 19eb 756E7369 		.ascii	"unsigned char\000"
 4770      676E6564 
 4770      20636861 
 4770      7200
 4771              	.LASF374:
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 198


 4772 19f9 43795F4D 		.ascii	"Cy_MCWDT_ClearInterrupt\000"
 4772      43574454 
 4772      5F436C65 
 4772      6172496E 
 4772      74657272 
 4773              	.LASF46:
 4774 1a11 63707573 		.ascii	"cpuss_interrupts_ipc_11_IRQn\000"
 4774      735F696E 
 4774      74657272 
 4774      75707473 
 4774      5F697063 
 4775              	.LASF121:
 4776 1a2e 74637077 		.ascii	"tcpwm_1_interrupts_13_IRQn\000"
 4776      6D5F315F 
 4776      696E7465 
 4776      72727570 
 4776      74735F31 
 4777              	.LASF6:
 4778 1a49 53564361 		.ascii	"SVCall_IRQn\000"
 4778      6C6C5F49 
 4778      52516E00 
 4779              	.LASF69:
 4780 1a55 63707573 		.ascii	"cpuss_interrupts_dw0_9_IRQn\000"
 4780      735F696E 
 4780      74657272 
 4780      75707473 
 4780      5F647730 
 4781              	.LASF379:
 4782 1a71 70696E4E 		.ascii	"pinNum\000"
 4782      756D00
 4783              	.LASF333:
 4784 1a78 63795F73 		.ascii	"cy_stc_scb_spi_context\000"
 4784      74635F73 
 4784      63625F73 
 4784      70695F63 
 4784      6F6E7465 
 4785              	.LASF238:
 4786 1a8f 52455345 		.ascii	"RESERVED10\000"
 4786      52564544 
 4786      313000
 4787              	.LASF240:
 4788 1a9a 52455345 		.ascii	"RESERVED11\000"
 4788      52564544 
 4788      313100
 4789              	.LASF246:
 4790 1aa5 52455345 		.ascii	"RESERVED12\000"
 4790      52564544 
 4790      313200
 4791              	.LASF249:
 4792 1ab0 52455345 		.ascii	"RESERVED13\000"
 4792      52564544 
 4792      313300
 4793              	.LASF65:
 4794 1abb 63707573 		.ascii	"cpuss_interrupts_dw0_5_IRQn\000"
 4794      735F696E 
 4794      74657272 
 4794      75707473 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 199


 4794      5F647730 
 4795              	.LASF256:
 4796 1ad7 52455345 		.ascii	"RESERVED15\000"
 4796      52564544 
 4796      313500
 4797              	.LASF258:
 4798 1ae2 52455345 		.ascii	"RESERVED16\000"
 4798      52564544 
 4798      313600
 4799              	.LASF178:
 4800 1aed 49434552 		.ascii	"ICER\000"
 4800      00
 4801              	.LASF2:
 4802 1af2 48617264 		.ascii	"HardFault_IRQn\000"
 4802      4661756C 
 4802      745F4952 
 4802      516E00
 4803              	.LASF184:
 4804 1b01 49414252 		.ascii	"IABR\000"
 4804      00
 4805              	.LASF195:
 4806 1b06 4D435744 		.ascii	"MCWDT_CTL\000"
 4806      545F4354 
 4806      4C00
 4807              	.LASF414:
 4808 1b10 6C6F775F 		.ascii	"low_power.c\000"
 4808      706F7765 
 4808      722E6300 
 4809              	.LASF26:
 4810 1b1c 696F7373 		.ascii	"ioss_interrupt_vdd_IRQn\000"
 4810      5F696E74 
 4810      65727275 
 4810      70745F76 
 4810      64645F49 
 4811              	.LASF49:
 4812 1b34 63707573 		.ascii	"cpuss_interrupts_ipc_14_IRQn\000"
 4812      735F696E 
 4812      74657272 
 4812      75707473 
 4812      5F697063 
 4813              	.LASF194:
 4814 1b51 4D435744 		.ascii	"MCWDT_CONFIG\000"
 4814      545F434F 
 4814      4E464947 
 4814      00
 4815              	.LASF0:
 4816 1b5e 52657365 		.ascii	"Reset_IRQn\000"
 4816      745F4952 
 4816      516E00
 4817              	.LASF290:
 4818 1b69 63686172 		.ascii	"char_t\000"
 4818      5F7400
 4819              	.LASF260:
 4820 1b70 5057525F 		.ascii	"PWR_TRIM_PWRSYS_CTL\000"
 4820      5452494D 
 4820      5F505752 
 4820      5359535F 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 200


 4820      43544C00 
 4821              	.LASF354:
 4822 1b84 62644861 		.ascii	"bdHandle\000"
 4822      6E646C65 
 4822      00
 4823              	.LASF135:
 4824 1b8d 7564625F 		.ascii	"udb_interrupts_3_IRQn\000"
 4824      696E7465 
 4824      72727570 
 4824      74735F33 
 4824      5F495251 
 4825              	.LASF68:
 4826 1ba3 63707573 		.ascii	"cpuss_interrupts_dw0_8_IRQn\000"
 4826      735F696E 
 4826      74657272 
 4826      75707473 
 4826      5F647730 
 4827              	.LASF285:
 4828 1bbf 5644445F 		.ascii	"VDD_INTR_MASK\000"
 4828      494E5452 
 4828      5F4D4153 
 4828      4B00
 4829              	.LASF408:
 4830 1bcd 49734361 		.ascii	"IsCapSenseReadyForLowPowerMode\000"
 4830      7053656E 
 4830      73655265 
 4830      61647946 
 4830      6F724C6F 
 4831              	.LASF159:
 4832 1bec 7369676E 		.ascii	"signed char\000"
 4832      65642063 
 4832      68617200 
 4833              	.LASF311:
 4834 1bf8 70657269 		.ascii	"period\000"
 4834      6F6400
 4835              	.LASF250:
 4836 1bff 5057525F 		.ascii	"PWR_TRIM_REF_CTL\000"
 4836      5452494D 
 4836      5F524546 
 4836      5F43544C 
 4836      00
 4837              	.LASF148:
 4838 1c10 70617373 		.ascii	"pass_interrupt_sar_IRQn\000"
 4838      5F696E74 
 4838      65727275 
 4838      70745F73 
 4838      61725F49 
 4839              	.LASF132:
 4840 1c28 7564625F 		.ascii	"udb_interrupts_0_IRQn\000"
 4840      696E7465 
 4840      72727570 
 4840      74735F30 
 4840      5F495251 
 4841              	.LASF259:
 4842 1c3e 434C4B5F 		.ascii	"CLK_TRIM_ILO_CTL\000"
 4842      5452494D 
 4842      5F494C4F 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 201


 4842      5F43544C 
 4842      00
 4843              	.LASF288:
 4844 1c4f 4750494F 		.ascii	"GPIO_Type\000"
 4844      5F547970 
 4844      6500
 4845              	.LASF332:
 4846 1c59 63795F73 		.ascii	"cy_stc_tcpwm_counter_config\000"
 4846      74635F74 
 4846      6370776D 
 4846      5F636F75 
 4846      6E746572 
 4847              	.LASF373:
 4848 1c75 5F5F4E56 		.ascii	"__NVIC_ClearPendingIRQ\000"
 4848      49435F43 
 4848      6C656172 
 4848      50656E64 
 4848      696E6749 
 4849              	.LASF118:
 4850 1c8c 74637077 		.ascii	"tcpwm_1_interrupts_10_IRQn\000"
 4850      6D5F315F 
 4850      696E7465 
 4850      72727570 
 4850      74735F31 
 4851              	.LASF15:
 4852 1ca7 696F7373 		.ascii	"ioss_interrupts_gpio_5_IRQn\000"
 4852      5F696E74 
 4852      65727275 
 4852      7074735F 
 4852      6770696F 
 4853              	.LASF44:
 4854 1cc3 63707573 		.ascii	"cpuss_interrupts_ipc_9_IRQn\000"
 4854      735F696E 
 4854      74657272 
 4854      75707473 
 4854      5F697063 
 4855              	.LASF180:
 4856 1cdf 49535052 		.ascii	"ISPR\000"
 4856      00
 4857              	.LASF59:
 4858 1ce4 6373645F 		.ascii	"csd_interrupt_IRQn\000"
 4858      696E7465 
 4858      72727570 
 4858      745F4952 
 4858      516E00
 4859              	.LASF342:
 4860 1cf7 696E6974 		.ascii	"initKey\000"
 4860      4B657900 
 4861              	.LASF93:
 4862 1cff 63707573 		.ascii	"cpuss_interrupts_fault_1_IRQn\000"
 4862      735F696E 
 4862      74657272 
 4862      75707473 
 4862      5F666175 
 4863              	.LASF293:
 4864 1d1d 646F7562 		.ascii	"double\000"
 4864      6C6500
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 202


 4865              	.LASF10:
 4866 1d24 696F7373 		.ascii	"ioss_interrupts_gpio_0_IRQn\000"
 4866      5F696E74 
 4866      65727275 
 4866      7074735F 
 4866      6770696F 
 4867              	.LASF193:
 4868 1d40 4D435744 		.ascii	"MCWDT_MATCH\000"
 4868      545F4D41 
 4868      54434800 
 4869              	.LASF71:
 4870 1d4c 63707573 		.ascii	"cpuss_interrupts_dw0_11_IRQn\000"
 4870      735F696E 
 4870      74657272 
 4870      75707473 
 4870      5F647730 
 4871              	.LASF17:
 4872 1d69 696F7373 		.ascii	"ioss_interrupts_gpio_7_IRQn\000"
 4872      5F696E74 
 4872      65727275 
 4872      7074735F 
 4872      6770696F 
 4873              	.LASF276:
 4874 1d85 4346475F 		.ascii	"CFG_SIO\000"
 4874      53494F00 
 4875              	.LASF174:
 4876 1d8d 696E7433 		.ascii	"int32_t\000"
 4876      325F7400 
 4877              	.LASF79:
 4878 1d95 63707573 		.ascii	"cpuss_interrupts_dw1_3_IRQn\000"
 4878      735F696E 
 4878      74657272 
 4878      75707473 
 4878      5F647731 
 4879              	.LASF358:
 4880 1db1 43595F42 		.ascii	"CY_BLE_ADV_STATE_ADV_INITIATED\000"
 4880      4C455F41 
 4880      44565F53 
 4880      54415445 
 4880      5F414456 
 4881              	.LASF105:
 4882 1dd0 74637077 		.ascii	"tcpwm_0_interrupts_5_IRQn\000"
 4882      6D5F305F 
 4882      696E7465 
 4882      72727570 
 4882      74735F35 
 4883              	.LASF31:
 4884 1dea 73727373 		.ascii	"srss_interrupt_backup_IRQn\000"
 4884      5F696E74 
 4884      65727275 
 4884      70745F62 
 4884      61636B75 
 4885              	.LASF396:
 4886 1e05 6973725F 		.ascii	"isr_gpio_cfg\000"
 4886      6770696F 
 4886      5F636667 
 4886      00
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 203


 4887              	.LASF214:
 4888 1e12 434C4B5F 		.ascii	"CLK_DSI_SELECT\000"
 4888      4453495F 
 4888      53454C45 
 4888      435400
 4889              	.LASF355:
 4890 1e21 61747449 		.ascii	"attId\000"
 4890      6400
 4891              	.LASF362:
 4892 1e27 43595F42 		.ascii	"CY_BLE_CONN_STATE_DISCONNECTED\000"
 4892      4C455F43 
 4892      4F4E4E5F 
 4892      53544154 
 4892      455F4449 
 4893              	.LASF94:
 4894 1e46 63707573 		.ascii	"cpuss_interrupt_crypto_IRQn\000"
 4894      735F696E 
 4894      74657272 
 4894      7570745F 
 4894      63727970 
 4895              	.LASF97:
 4896 1e62 63707573 		.ascii	"cpuss_interrupts_cm0_cti_1_IRQn\000"
 4896      735F696E 
 4896      74657272 
 4896      75707473 
 4896      5F636D30 
 4897              	.LASF100:
 4898 1e82 74637077 		.ascii	"tcpwm_0_interrupts_0_IRQn\000"
 4898      6D5F305F 
 4898      696E7465 
 4898      72727570 
 4898      74735F30 
 4899              	.LASF38:
 4900 1e9c 63707573 		.ascii	"cpuss_interrupts_ipc_3_IRQn\000"
 4900      735F696E 
 4900      74657272 
 4900      75707473 
 4900      5F697063 
 4901              	.LASF365:
 4902 1eb8 43595F42 		.ascii	"CY_BLE_CONN_STATE_CLIENT_SRVC_DISCOVERING\000"
 4902      4C455F43 
 4902      4F4E4E5F 
 4902      53544154 
 4902      455F434C 
 4903              	.LASF58:
 4904 1ee2 7363625F 		.ascii	"scb_7_interrupt_IRQn\000"
 4904      375F696E 
 4904      74657272 
 4904      7570745F 
 4904      4952516E 
 4905              	.LASF98:
 4906 1ef7 63707573 		.ascii	"cpuss_interrupts_cm4_cti_0_IRQn\000"
 4906      735F696E 
 4906      74657272 
 4906      75707473 
 4906      5F636D34 
 4907              	.LASF110:
ARM GAS  C:\Users\User\AppData\Local\Temp\ccmJzRCs.s 			page 204


 4908 1f17 74637077 		.ascii	"tcpwm_1_interrupts_2_IRQn\000"
 4908      6D5F315F 
 4908      696E7465 
 4908      72727570 
 4908      74735F32 
 4909              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
