rtl/verilog/ahb3/mpsoc_ahb3_peripheral_bridge.sv
rtl/verilog/ahb3/mpsoc_ahb3_uart.sv
rtl/verilog/ahb3/mpsoc_uart_fifo.sv
rtl/verilog/ahb3/mpsoc_uart_interrupt.sv
rtl/verilog/ahb3/mpsoc_uart_rx.sv
rtl/verilog/ahb3/mpsoc_uart_tx.sv

rtl/verilog/wb/mpsoc_wb_raminfr.v
rtl/verilog/wb/mpsoc_wb_uart.v
rtl/verilog/wb/mpsoc_wb_uart_peripheral_bridge.v
rtl/verilog/wb/mpsoc_wb_uart_receiver.v
rtl/verilog/wb/mpsoc_wb_uart_regs.v
rtl/verilog/wb/mpsoc_wb_uart_rfifo.v
rtl/verilog/wb/mpsoc_wb_uart_sync_flops.v
rtl/verilog/wb/mpsoc_wb_uart_tfifo.v
rtl/verilog/wb/mpsoc_wb_uart_transmitter.v

bench/verilog/regression/mpsoc_msi_testbench.sv
