[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/PortExpr/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 37
LIB: work
FILE: ${SURELOG_DIR}/tests/PortExpr/dut.sv
n<> u<36> t<Top_level_rule> c<1> l<1:1> el<7:1>
  n<> u<1> t<Null_rule> p<36> s<35> l<1:1>
  n<> u<35> t<Source_text> p<36> c<34> l<1:1> el<6:10>
    n<> u<34> t<Description> p<35> c<33> l<1:1> el<6:10>
      n<> u<33> t<Module_declaration> p<34> c<17> l<1:1> el<6:10>
        n<> u<17> t<Module_nonansi_header> p<33> c<2> s<24> l<1:1> el<2:38>
          n<module> u<2> t<Module_keyword> p<17> s<3> l<1:1> el<1:7>
          n<top> u<3> t<STRING_CONST> p<17> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<17> s<16> l<2:3> el<2:3>
          n<> u<16> t<Port_list> p<17> c<15> l<2:3> el<2:37>
            n<> u<15> t<Port> p<16> c<5> l<2:4> el<2:36>
              n<op> u<5> t<STRING_CONST> p<15> s<14> l<2:5> el<2:7>
              n<> u<14> t<Port_expression> p<15> c<9> l<2:8> el<2:35>
                n<> u<9> t<Port_reference> p<14> c<6> s<13> l<2:9> el<2:21>
                  n<op[79]> u<6> t<STRING_CONST> p<9> s<8> l<2:9> el<2:21>
                  n<> u<8> t<Constant_select> p<9> c<7> l<2:21> el<2:21>
                    n<> u<7> t<Constant_bit_select> p<8> l<2:21> el<2:21>
                n<> u<13> t<Port_reference> p<14> c<10> l<2:22> el<2:34>
                  n<op[78]> u<10> t<STRING_CONST> p<13> s<12> l<2:22> el<2:34>
                  n<> u<12> t<Constant_select> p<13> c<11> l<2:34> el<2:34>
                    n<> u<11> t<Constant_bit_select> p<12> l<2:34> el<2:34>
        n<> u<24> t<Module_item> p<33> c<23> s<31> l<4:4> el<4:24>
          n<> u<23> t<Port_declaration> p<24> c<22> l<4:4> el<4:23>
            n<> u<22> t<Output_declaration> p<23> c<19> l<4:4> el<4:23>
              n<> u<19> t<Net_port_type> p<22> c<18> s<21> l<4:11> el<4:11>
                n<> u<18> t<Data_type_or_implicit> p<19> l<4:11> el<4:11>
              n<> u<21> t<Port_identifier_list> p<22> c<20> l<4:11> el<4:23>
                n<op[79]> u<20> t<STRING_CONST> p<21> l<4:11> el<4:23>
        n<> u<31> t<Module_item> p<33> c<30> s<32> l<5:4> el<5:24>
          n<> u<30> t<Port_declaration> p<31> c<29> l<5:4> el<5:23>
            n<> u<29> t<Output_declaration> p<30> c<26> l<5:4> el<5:23>
              n<> u<26> t<Net_port_type> p<29> c<25> s<28> l<5:11> el<5:11>
                n<> u<25> t<Data_type_or_implicit> p<26> l<5:11> el<5:11>
              n<> u<28> t<Port_identifier_list> p<29> c<27> l<5:11> el<5:23>
                n<op[78]> u<27> t<STRING_CONST> p<28> l<5:11> el<5:23>
        n<> u<32> t<ENDMODULE> p<33> l<6:1> el<6:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/PortExpr/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/PortExpr/dut.sv:1:1: Compile module "work@top".
[NTE:CP0309] ${SURELOG_DIR}/tests/PortExpr/dut.sv:4:11: Implicit port type (wire) for "op[79]",
there are 1 more instances of this message.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Design                                                 1
LogicNet                                               3
Module                                                 1
Port                                                   3
SourceFile                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PortExpr/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/PortExpr/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PortExpr/dut.sv, line:1:1, endln:6:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiImportTypespec:
  \_LogicNet: (work@top.op[79]), line:4:11, endln:4:23
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PortExpr/dut.sv, line:1:1, endln:6:10
    |vpiName:op[79]
    |vpiFullName:work@top.op[79]
  |vpiImportTypespec:
  \_LogicNet: (work@top.op[78]), line:5:11, endln:5:23
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PortExpr/dut.sv, line:1:1, endln:6:10
    |vpiName:op[78]
    |vpiFullName:work@top.op[78]
  |vpiImportTypespec:
  \_LogicNet: (work@top), line:2:4, endln:2:36
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PortExpr/dut.sv, line:1:1, endln:6:10
    |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_LogicNet: (work@top.op[79]), line:4:11, endln:4:23
  |vpiNet:
  \_LogicNet: (work@top.op[78]), line:5:11, endln:5:23
  |vpiNet:
  \_LogicNet: (work@top), line:2:4, endln:2:36
  |vpiPort:
  \_Port: , line:2:4, endln:2:36
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PortExpr/dut.sv, line:1:1, endln:6:10
    |vpiDirection:3
  |vpiPort:
  \_Port: (op[79]), line:4:11, endln:4:23
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PortExpr/dut.sv, line:1:1, endln:6:10
    |vpiName:op[79]
    |vpiDirection:2
  |vpiPort:
  \_Port: (op[78]), line:5:11, endln:5:23
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PortExpr/dut.sv, line:1:1, endln:6:10
    |vpiName:op[78]
    |vpiDirection:2
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 1
