
-- FILE timer0_9H.vhd
-- AUTOR: Marcos Moecke
-- DATA: 16 out 2019
-- ?? Elementos logicos com Cyclone I

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity timer0_9H is
port (
clk_1sec : in std_logic;
rst : in std_logic;
ssd_out : out std_logic_vector (6 downto 0));
end entity;

architecture ifsc_comp_v1 of timer0_9H is
-- declaracao dos sinais
signal bin0_9 : std_logic_vector (3 downto 0);
signal tipo_s : std_logic;
-- declaracao dos componentes
component bin2ssd is
port (
tipo : in std_logic;
bin : in std_logic_vector (3 downto 0);
ssd : out std_logic_vector (6 downto 0));
end component;
component conta_up is
generic (Nbit : natural := 4; Ncount : natural := 10);
port (
rst : in std_logic;
clk : in std_logic;
q : out std_logic_vector (Nbit-1 downto 0));
end component;
begin
tipo_s <= '0';
C1: bin2ssd port map (tipo_s, bin0_9,ssd_out);
-- C1: bin2ssd
C2: conta_up
generic map (Nbit => 4, Ncount => 10)
port map (
rst => rst,
clk => clk_1sec,
q => bin0_9);

-- port map (
-- tipo => tipo_s,
-- bin => bin0_9,
-- ssd => ssd_out);

end architecture;