
file `alu.mlir` is taken from outputs of https://github.com/YAGRIT/flow
SystemVerilog sources are taken from https://github.com/YAGRIT/risc-v/tree/dev/core

`encoder` is generated with AI
