// Seed: 2452348454
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  id_3(
      .id_0(id_1 - 1),
      .id_1(1 == id_1),
      .sum(1),
      .id_2(1),
      .id_3(id_2),
      .id_4(1'h0 == id_2),
      .id_5(1 == id_2),
      .id_6(1),
      .id_7(id_2),
      .sum(id_1)
  );
  assign id_3 = id_3;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_6;
  module_0(
      id_3, id_1
  );
endmodule
