git clone --depth 1 --no-tags https://github.com/skyroger2/PS2.git f:/verilog_sva_gh_scraper/data/full_repos/89246108
git clone --depth 1 --no-tags https://github.com/nikhilghanathe/HLS-for-EMTF.git f:/verilog_sva_gh_scraper/data/full_repos/87970425
git clone --depth 1 --no-tags https://github.com/VenkatKS/VeriSnek.git f:/verilog_sva_gh_scraper/data/full_repos/91870336
git clone --depth 1 --no-tags https://github.com/Alhambra-bits/Lattuino-collection.git f:/verilog_sva_gh_scraper/data/full_repos/91301658
git clone --depth 1 --no-tags https://github.com/spesnova717/pci_express.git f:/verilog_sva_gh_scraper/data/full_repos/92521953
git clone --depth 1 --no-tags https://github.com/himingway/Digital_Clock.git f:/verilog_sva_gh_scraper/data/full_repos/90349637
git clone --depth 1 --no-tags https://github.com/panjingyu/face-detection-on-basys3.git f:/verilog_sva_gh_scraper/data/full_repos/91189997
git clone --depth 1 --no-tags https://github.com/nalexopo/5bit-base-3bit-exponent-to-16-bit-ouput.git f:/verilog_sva_gh_scraper/data/full_repos/87255379
git clone --depth 1 --no-tags https://github.com/SmartHypercube/mips_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/91961330
git clone --depth 1 --no-tags https://github.com/viktor-prutyanov/ivtest.git f:/verilog_sva_gh_scraper/data/full_repos/87856083
git clone --depth 1 --no-tags https://github.com/KoreyChen/LidarFrameView_11.0.git f:/verilog_sva_gh_scraper/data/full_repos/91971485
git clone --depth 1 --no-tags https://github.com/zhiyb/SVADC.git f:/verilog_sva_gh_scraper/data/full_repos/88213269
git clone --depth 1 --no-tags https://github.com/liuspencersjtu/MotionEstimation.git f:/verilog_sva_gh_scraper/data/full_repos/88354465
git clone --depth 1 --no-tags https://github.com/PHANTOM-Platform/PHANTOM-FPGA-Linux.git f:/verilog_sva_gh_scraper/data/full_repos/91684990
git clone --depth 1 --no-tags https://github.com/imichelle97/Computer-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/93349348
git clone --depth 1 --no-tags https://github.com/lyuyangly/PlasmaMIPS_SOPC.git f:/verilog_sva_gh_scraper/data/full_repos/93323304
git clone --depth 1 --no-tags https://github.com/GiovanniScotti/mor1kx-Write-Back-Cache.git f:/verilog_sva_gh_scraper/data/full_repos/87336135
git clone --depth 1 --no-tags https://github.com/bobbysikora/mimasv2.git f:/verilog_sva_gh_scraper/data/full_repos/90560103
git clone --depth 1 --no-tags https://github.com/kmd178/Embedded_Systems_lab4_multiplicator.git f:/verilog_sva_gh_scraper/data/full_repos/89954189
git clone --depth 1 --no-tags https://github.com/albert18711/CA_final_project.git f:/verilog_sva_gh_scraper/data/full_repos/93825882
git clone --depth 1 --no-tags https://github.com/zurl/MagicTower.git f:/verilog_sva_gh_scraper/data/full_repos/93989071
git clone --depth 1 --no-tags https://github.com/andrea4g/DLX.git f:/verilog_sva_gh_scraper/data/full_repos/89079459
git clone --depth 1 --no-tags https://github.com/ovalcode/c64verilog.git f:/verilog_sva_gh_scraper/data/full_repos/90480753
git clone --depth 1 --no-tags https://github.com/mattwong949/CSM152A-Winter-2017.git f:/verilog_sva_gh_scraper/data/full_repos/89207408
git clone --depth 1 --no-tags https://github.com/jless97/UCLA-S17-CSM152A-Introductory-Digital-Design-Laboratory.git f:/verilog_sva_gh_scraper/data/full_repos/90509900
git clone --depth 1 --no-tags https://github.com/slbelden/Basys3_Stopwatch.git f:/verilog_sva_gh_scraper/data/full_repos/88662692
git clone --depth 1 --no-tags https://github.com/KevinUTAT/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/89287786
git clone --depth 1 --no-tags https://github.com/ycoroneos/Floating-DSP.git f:/verilog_sva_gh_scraper/data/full_repos/91741189
git clone --depth 1 --no-tags https://github.com/primercuervo/stringless_guitar.git f:/verilog_sva_gh_scraper/data/full_repos/89810125
git clone --depth 1 --no-tags https://github.com/hannahvsawiuk/CPEN-211.git f:/verilog_sva_gh_scraper/data/full_repos/90083996
git clone --depth 1 --no-tags https://github.com/hildebrandmw/deductive-sim.git f:/verilog_sva_gh_scraper/data/full_repos/92442205
git clone --depth 1 --no-tags https://github.com/FireFly1566/FPGA_AX301.git f:/verilog_sva_gh_scraper/data/full_repos/92561358
git clone --depth 1 --no-tags https://github.com/LogicJake/Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/92519654
git clone --depth 1 --no-tags https://github.com/ydengxue/CacheControllerDemo.git f:/verilog_sva_gh_scraper/data/full_repos/88423300
git clone --depth 1 --no-tags https://github.com/vadakkodan/Counter_XILINX_FPGA_Seven_Segment.git f:/verilog_sva_gh_scraper/data/full_repos/87909979
git clone --depth 1 --no-tags https://github.com/homerflander/One-Time-Pad-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/94250650
git clone --depth 1 --no-tags https://github.com/ydengxue/SPIMaster.git f:/verilog_sva_gh_scraper/data/full_repos/88428919
git clone --depth 1 --no-tags https://github.com/khrd/verilogHDL_DE0.git f:/verilog_sva_gh_scraper/data/full_repos/91569770
git clone --depth 1 --no-tags https://github.com/StevenVentura/ADDFinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/89087981
git clone --depth 1 --no-tags https://github.com/GorosVi/NetTester.git f:/verilog_sva_gh_scraper/data/full_repos/93413349
git clone --depth 1 --no-tags https://github.com/SPAN-WashU/Sitara.git f:/verilog_sva_gh_scraper/data/full_repos/87955568
git clone --depth 1 --no-tags https://github.com/GustavoOS/ARMAria.git f:/verilog_sva_gh_scraper/data/full_repos/93316915
git clone --depth 1 --no-tags https://github.com/secworks/blabla.git f:/verilog_sva_gh_scraper/data/full_repos/87735149
git clone --depth 1 --no-tags https://github.com/brunoogata/CatCORE-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/87254277
git clone --depth 1 --no-tags https://github.com/m13253/sbmips.git f:/verilog_sva_gh_scraper/data/full_repos/92018771
git clone --depth 1 --no-tags https://github.com/formigoni-ufv/OC1_MIPS_Processador.git f:/verilog_sva_gh_scraper/data/full_repos/92528448
git clone --depth 1 --no-tags https://github.com/Thzn/RISC-microprocessor-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/94228923
git clone --depth 1 --no-tags https://github.com/hsjing/AWAKE-bpm.git f:/verilog_sva_gh_scraper/data/full_repos/91031796
git clone --depth 1 --no-tags https://github.com/cindychip/CS250_syn_report.git f:/verilog_sva_gh_scraper/data/full_repos/90282337
git clone --depth 1 --no-tags https://github.com/stffrdhrn/dram_tester.git f:/verilog_sva_gh_scraper/data/full_repos/91136793
git clone --depth 1 --no-tags https://github.com/antoinemadec/test.git f:/verilog_sva_gh_scraper/data/full_repos/93432340
git clone --depth 1 --no-tags https://github.com/djole995/FBless_2D_GPU.git f:/verilog_sva_gh_scraper/data/full_repos/90838341
git clone --depth 1 --no-tags https://github.com/AroshikaFernando/Single-Cycle-ARM-processor.git f:/verilog_sva_gh_scraper/data/full_repos/90113545
git clone --depth 1 --no-tags https://github.com/CloudyPadmal/Processor.git f:/verilog_sva_gh_scraper/data/full_repos/90706005
git clone --depth 1 --no-tags https://github.com/viktor-prutyanov/vga-uart-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/90654624
git clone --depth 1 --no-tags https://github.com/jardelufc/CM0XilinxBasys3DesignKit.git f:/verilog_sva_gh_scraper/data/full_repos/94122033
git clone --depth 1 --no-tags https://github.com/jianjieluo/2017-SYSU-ECOP.git f:/verilog_sva_gh_scraper/data/full_repos/92796975
git clone --depth 1 --no-tags https://github.com/ChengzhiCU/pipeline_MIPScpu.git f:/verilog_sva_gh_scraper/data/full_repos/91690738
git clone --depth 1 --no-tags https://github.com/rsanchez-dv/CECS_341_Computer_Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/88303367
git clone --depth 1 --no-tags https://github.com/AndreiHanu/THGEM-Camera-DAQ.git f:/verilog_sva_gh_scraper/data/full_repos/92937594
git clone --depth 1 --no-tags https://github.com/jdmansour/kc705-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/94090016
git clone --depth 1 --no-tags https://github.com/florix/DLX.git f:/verilog_sva_gh_scraper/data/full_repos/90985240
git clone --depth 1 --no-tags https://github.com/swarna-j/MD5.git f:/verilog_sva_gh_scraper/data/full_repos/91570974
git clone --depth 1 --no-tags https://github.com/willh99/Verilog-Demos.git f:/verilog_sva_gh_scraper/data/full_repos/87469183
git clone --depth 1 --no-tags https://github.com/jdvalera/zybo-wifi.git f:/verilog_sva_gh_scraper/data/full_repos/91400744
git clone --depth 1 --no-tags https://github.com/mizator/Logterv_Counter.git f:/verilog_sva_gh_scraper/data/full_repos/91967910
git clone --depth 1 --no-tags https://github.com/YanB25/MyCPU.git f:/verilog_sva_gh_scraper/data/full_repos/91712433
git clone --depth 1 --no-tags https://github.com/hangryusprime/Zybo_xc7z010_LED_Blinker.git f:/verilog_sva_gh_scraper/data/full_repos/92993227
git clone --depth 1 --no-tags https://github.com/LokiZhangC/VisionerTech_VMG-PROV_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/93739333
git clone --depth 1 --no-tags https://github.com/mvssarath/Synthesis-of-Different-types-of-adders-in-VHDL.git f:/verilog_sva_gh_scraper/data/full_repos/91368662
git clone --depth 1 --no-tags https://github.com/yuri-panchul/2017-novosibirsk.git f:/verilog_sva_gh_scraper/data/full_repos/91006831
git clone --depth 1 --no-tags https://github.com/bzhmaddog/lcdDMD.git f:/verilog_sva_gh_scraper/data/full_repos/87707285
git clone --depth 1 --no-tags https://github.com/bluecmd/mandelbrot.git f:/verilog_sva_gh_scraper/data/full_repos/87456876
git clone --depth 1 --no-tags https://github.com/osecpu/fpga.git f:/verilog_sva_gh_scraper/data/full_repos/88350538
git clone --depth 1 --no-tags https://github.com/dbeatrice353/Vehicle.git f:/verilog_sva_gh_scraper/data/full_repos/91993565
git clone --depth 1 --no-tags https://github.com/jamessafko/Verilog_to_Benchmark.git f:/verilog_sva_gh_scraper/data/full_repos/93080439
git clone --depth 1 --no-tags https://github.com/timnkwong/MIPS_pipeline_processor.git f:/verilog_sva_gh_scraper/data/full_repos/93980168
git clone --depth 1 --no-tags https://github.com/leviathanch/picorv.git f:/verilog_sva_gh_scraper/data/full_repos/93486429
git clone --depth 1 --no-tags https://github.com/JarryShaw/DigitLock-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/90033582
git clone --depth 1 --no-tags https://github.com/JNZhao/FPGA-Football-Shooting-Game.git f:/verilog_sva_gh_scraper/data/full_repos/90225390
git clone --depth 1 --no-tags https://github.com/wxShen/Single_Cycle_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/92262860
git clone --depth 1 --no-tags https://github.com/lyuyangly/MB_LITE_SOPC.git f:/verilog_sva_gh_scraper/data/full_repos/93322620
git clone --depth 1 --no-tags https://github.com/PrakashLuu/mesi_verification.git f:/verilog_sva_gh_scraper/data/full_repos/89868365
git clone --depth 1 --no-tags https://github.com/Datar93/32-point-Inverse-Fast-Fourier-Transform.git f:/verilog_sva_gh_scraper/data/full_repos/93659370
git clone --depth 1 --no-tags https://github.com/jibinbabu/Coding_Project_Verilog_HDl_QAM.git f:/verilog_sva_gh_scraper/data/full_repos/93189098
git clone --depth 1 --no-tags https://github.com/nalexopo/16-bit-to-4-digit-7-seg-led-driver.git f:/verilog_sva_gh_scraper/data/full_repos/87257637
git clone --depth 1 --no-tags https://github.com/sgeorge6/Floating-Point-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/88180227
git clone --depth 1 --no-tags https://github.com/snaulh/testbench_filter_system_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/89727620
git clone --depth 1 --no-tags https://github.com/eltinian/i2c-flash-memory-model.git f:/verilog_sva_gh_scraper/data/full_repos/89654288
git clone --depth 1 --no-tags https://github.com/victor-lucio/LucioCore-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/89798154
git clone --depth 1 --no-tags https://github.com/LeafyWang/CPU-Design.git f:/verilog_sva_gh_scraper/data/full_repos/93514991
git clone --depth 1 --no-tags https://github.com/GreenNeedle/tANS.git f:/verilog_sva_gh_scraper/data/full_repos/89909365
git clone --depth 1 --no-tags https://github.com/ProdigiousMelon/Verilog-SingleCyle-pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/87829069
git clone --depth 1 --no-tags https://github.com/nrndda/anvyl_picorv32.git f:/verilog_sva_gh_scraper/data/full_repos/88990673
git clone --depth 1 --no-tags https://github.com/HovanesBakchagyan/FSM_Calculator.git f:/verilog_sva_gh_scraper/data/full_repos/90054810
git clone --depth 1 --no-tags https://github.com/jaaguzmanro/piano.git f:/verilog_sva_gh_scraper/data/full_repos/91985180
git clone --depth 1 --no-tags https://github.com/erikv85/fpga-project.git f:/verilog_sva_gh_scraper/data/full_repos/91481003
git clone --depth 1 --no-tags https://github.com/griffinurton/EE480Project4.git f:/verilog_sva_gh_scraper/data/full_repos/89282782
git clone --depth 1 --no-tags https://github.com/KoreyChen/DAC7512_Q11.git f:/verilog_sva_gh_scraper/data/full_repos/92385674
git clone --depth 1 --no-tags https://github.com/ashuihui/Fpga_study.git f:/verilog_sva_gh_scraper/data/full_repos/92476389
