{"vcs1":{"timestamp_begin":1680306957.808273420, "rt":0.87, "ut":0.29, "st":0.16}}
{"vcselab":{"timestamp_begin":1680306958.708800009, "rt":0.98, "ut":0.21, "st":0.11}}
{"link":{"timestamp_begin":1680306959.712462859, "rt":0.24, "ut":0.07, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680306957.518624967}
{"VCS_COMP_START_TIME": 1680306957.518624967}
{"VCS_COMP_END_TIME": 1680306961.826270780}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv"}
{"vcs1": {"peak_mem": 339920}}
{"stitch_vcselab": {"peak_mem": 239012}}
