// Seed: 879868835
module module_0 (
    input supply0 id_0,
    output supply1 id_1
    , id_5,
    output supply0 id_2,
    output wand id_3
);
  generate
    assign id_2 = id_5;
  endgenerate
endmodule
module module_1 (
    input wor id_0,
    output logic id_1,
    output supply0 id_2,
    input wand id_3,
    input wor id_4,
    output logic id_5,
    output tri1 id_6
    , id_22,
    input supply0 id_7,
    input supply1 id_8,
    input wire id_9,
    input supply1 id_10,
    input wand id_11,
    input supply0 id_12,
    output tri1 id_13,
    output uwire id_14,
    input wire id_15,
    output logic id_16,
    output tri0 id_17,
    input uwire id_18,
    output wor id_19,
    input uwire id_20
);
  initial begin : LABEL_0
    id_5 <= -1 == id_0;
    if (1 & -1) begin : LABEL_1
      for (id_5 = id_22; 1; id_19++) begin : LABEL_2
        if ((1))
          if (~1) id_1 = 1 & 1'h0 != 1;
          else id_16 <= 1;
      end
    end
  end
  logic [1  ==  -1 : -1] id_23;
  wire id_24;
  wire id_25;
  module_0 modCall_1 (
      id_20,
      id_6,
      id_2,
      id_19
  );
  wire id_26;
endmodule
