

================================================================
== Vivado HLS Report for 'SubArray2D'
================================================================
* Date:           Wed Dec  5 18:29:48 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        SIFT
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.712|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |    1|  66305|    1|  66305|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-------+----------+-----------+-----------+---------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  |   Trip  |          |
        |  Loop Name  | min |  max  |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------+-----+-------+----------+-----------+-----------+---------+----------+
        |- Loop 1     |    0|  66304|  3 ~ 259 |          -|          -| 0 ~ 256 |    no    |
        | + Loop 1.1  |    0|    256|         2|          1|          1| 0 ~ 256 |    yes   |
        +-------------+-----+-------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_s)
3 --> 
	5  / (!tmp_818)
	4  / (tmp_818)
4 --> 
	3  / true
5 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.97>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%src1_val_V_offset_re = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %src1_val_V_offset)"   --->   Operation 6 'read' 'src1_val_V_offset_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%src0_cols_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %src0_cols_read)"   --->   Operation 7 'read' 'src0_cols_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%src0_rows_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %src0_rows_read)"   --->   Operation 8 'read' 'src0_rows_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%src0_val_V_offset_re = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %src0_val_V_offset)"   --->   Operation 9 'read' 'src0_val_V_offset_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.97ns)   --->   "br label %._crit_edge11" [./type.h:456]   --->   Operation 10 'br' <Predicate = true> <Delay = 0.97>

State 2 <SV = 1> <Delay = 1.55>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i = phi i31 [ 0, %._crit_edge ], [ %i_21, %._crit_edge11.loopexit ]"   --->   Operation 11 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i_cast = zext i31 %i to i32" [./type.h:459]   --->   Operation 12 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.31ns)   --->   "%tmp_s = icmp slt i32 %i_cast, %src0_rows_read_1" [./type.h:459]   --->   Operation 13 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 256, i64 0)"   --->   Operation 14 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.55ns)   --->   "%i_21 = add i31 %i, 1" [./type.h:459]   --->   Operation 15 'add' 'i_21' <Predicate = true> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader.preheader, label %2" [./type.h:459]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_1644 = trunc i31 %i to i10" [./type.h:459]   --->   Operation 17 'trunc' 'tmp_1644' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_336_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_1644, i8 0)" [./type.h:460]   --->   Operation 18 'bitconcatenate' 'tmp_336_cast' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.97ns)   --->   "br label %.preheader" [./type.h:460]   --->   Operation 19 'br' <Predicate = (tmp_s)> <Delay = 0.97>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i32, i32 } undef, i32 %src0_rows_read_1, 0" [./type.h:466]   --->   Operation 20 'insertvalue' 'mrv' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i32, i32 } %mrv, i32 %src0_cols_read_1, 1" [./type.h:466]   --->   Operation 21 'insertvalue' 'mrv_1' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "ret { i32, i32 } %mrv_1" [./type.h:466]   --->   Operation 22 'ret' <Predicate = (!tmp_s)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.28>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%j = phi i31 [ %j_7, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 23 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%j_cast = zext i31 %j to i32" [./type.h:460]   --->   Operation 24 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.31ns)   --->   "%tmp_818 = icmp slt i32 %j_cast, %src0_cols_read_1" [./type.h:460]   --->   Operation 25 'icmp' 'tmp_818' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 256, i64 0)"   --->   Operation 26 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.55ns)   --->   "%j_7 = add i31 %j, 1" [./type.h:460]   --->   Operation 27 'add' 'j_7' <Predicate = true> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %tmp_818, label %0, label %._crit_edge11.loopexit" [./type.h:460]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_1645 = trunc i31 %j to i18" [./type.h:460]   --->   Operation 29 'trunc' 'tmp_1645' <Predicate = (tmp_818)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.28ns)   --->   "%tmp_337 = add i18 %tmp_336_cast, %tmp_1645" [./type.h:460]   --->   Operation 30 'add' 'tmp_337' <Predicate = (tmp_818)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_337_cast = zext i18 %tmp_337 to i64" [./type.h:460]   --->   Operation 31 'zext' 'tmp_337_cast' <Predicate = (tmp_818)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%src0_1_val_V_addr = getelementptr [65536 x i26]* %src0_1_val_V, i64 0, i64 %tmp_337_cast" [./type.h:460]   --->   Operation 32 'getelementptr' 'src0_1_val_V_addr' <Predicate = (tmp_818)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%src0_2_val_V_addr = getelementptr [65536 x i26]* %src0_2_val_V, i64 0, i64 %tmp_337_cast" [./type.h:460]   --->   Operation 33 'getelementptr' 'src0_2_val_V_addr' <Predicate = (tmp_818)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%src0_3_val_V_addr = getelementptr [65536 x i26]* %src0_3_val_V, i64 0, i64 %tmp_337_cast" [./type.h:460]   --->   Operation 34 'getelementptr' 'src0_3_val_V_addr' <Predicate = (tmp_818)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%src0_4_val_V_addr = getelementptr [65536 x i26]* %src0_4_val_V, i64 0, i64 %tmp_337_cast" [./type.h:460]   --->   Operation 35 'getelementptr' 'src0_4_val_V_addr' <Predicate = (tmp_818)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%src0_5_val_V_addr = getelementptr [65536 x i26]* %src0_5_val_V, i64 0, i64 %tmp_337_cast" [./type.h:460]   --->   Operation 36 'getelementptr' 'src0_5_val_V_addr' <Predicate = (tmp_818)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%src1_0_val_V_addr = getelementptr [65536 x i32]* %src1_0_val_V, i64 0, i64 %tmp_337_cast" [./type.h:460]   --->   Operation 37 'getelementptr' 'src1_0_val_V_addr' <Predicate = (tmp_818)> <Delay = 0.00>
ST_3 : Operation 38 [2/2] (1.99ns)   --->   "%src0_1_val_V_load = load i26* %src0_1_val_V_addr, align 4" [./type.h:460]   --->   Operation 38 'load' 'src0_1_val_V_load' <Predicate = (tmp_818)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_3 : Operation 39 [2/2] (1.99ns)   --->   "%src0_2_val_V_load = load i26* %src0_2_val_V_addr, align 4" [./type.h:460]   --->   Operation 39 'load' 'src0_2_val_V_load' <Predicate = (tmp_818)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_3 : Operation 40 [2/2] (1.99ns)   --->   "%src0_3_val_V_load = load i26* %src0_3_val_V_addr, align 4" [./type.h:460]   --->   Operation 40 'load' 'src0_3_val_V_load' <Predicate = (tmp_818)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_3 : Operation 41 [2/2] (1.99ns)   --->   "%src0_4_val_V_load = load i26* %src0_4_val_V_addr, align 4" [./type.h:460]   --->   Operation 41 'load' 'src0_4_val_V_load' <Predicate = (tmp_818)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_3 : Operation 42 [2/2] (1.99ns)   --->   "%src0_5_val_V_load = load i26* %src0_5_val_V_addr, align 4" [./type.h:460]   --->   Operation 42 'load' 'src0_5_val_V_load' <Predicate = (tmp_818)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_3 : Operation 43 [2/2] (1.99ns)   --->   "%src1_0_val_V_load = load i32* %src1_0_val_V_addr, align 4" [./type.h:460]   --->   Operation 43 'load' 'src1_0_val_V_load' <Predicate = (tmp_818)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 4 <SV = 3> <Delay = 6.71>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str64)" [./type.h:460]   --->   Operation 44 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./type.h:462]   --->   Operation 45 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%dst_0_val_V_addr = getelementptr [65536 x i32]* %dst_0_val_V, i64 0, i64 %tmp_337_cast" [./type.h:463]   --->   Operation 46 'getelementptr' 'dst_0_val_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%dst_1_val_V_addr = getelementptr [65536 x i32]* %dst_1_val_V, i64 0, i64 %tmp_337_cast" [./type.h:463]   --->   Operation 47 'getelementptr' 'dst_1_val_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%dst_2_val_V_addr = getelementptr [65536 x i32]* %dst_2_val_V, i64 0, i64 %tmp_337_cast" [./type.h:463]   --->   Operation 48 'getelementptr' 'dst_2_val_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%dst_3_val_V_addr = getelementptr [65536 x i32]* %dst_3_val_V, i64 0, i64 %tmp_337_cast" [./type.h:463]   --->   Operation 49 'getelementptr' 'dst_3_val_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%dst_4_val_V_addr = getelementptr [65536 x i32]* %dst_4_val_V, i64 0, i64 %tmp_337_cast" [./type.h:463]   --->   Operation 50 'getelementptr' 'dst_4_val_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/2] (1.99ns)   --->   "%src0_1_val_V_load = load i26* %src0_1_val_V_addr, align 4" [./type.h:460]   --->   Operation 51 'load' 'src0_1_val_V_load' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%extLd = sext i26 %src0_1_val_V_load to i32" [./type.h:460]   --->   Operation 52 'sext' 'extLd' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/2] (1.99ns)   --->   "%src0_2_val_V_load = load i26* %src0_2_val_V_addr, align 4" [./type.h:460]   --->   Operation 53 'load' 'src0_2_val_V_load' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%extLd39 = sext i26 %src0_2_val_V_load to i32" [./type.h:460]   --->   Operation 54 'sext' 'extLd39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/2] (1.99ns)   --->   "%src0_3_val_V_load = load i26* %src0_3_val_V_addr, align 4" [./type.h:460]   --->   Operation 55 'load' 'src0_3_val_V_load' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%extLd40 = sext i26 %src0_3_val_V_load to i32" [./type.h:460]   --->   Operation 56 'sext' 'extLd40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/2] (1.99ns)   --->   "%src0_4_val_V_load = load i26* %src0_4_val_V_addr, align 4" [./type.h:460]   --->   Operation 57 'load' 'src0_4_val_V_load' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%extLd41 = sext i26 %src0_4_val_V_load to i32" [./type.h:460]   --->   Operation 58 'sext' 'extLd41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/2] (1.99ns)   --->   "%src0_5_val_V_load = load i26* %src0_5_val_V_addr, align 4" [./type.h:460]   --->   Operation 59 'load' 'src0_5_val_V_load' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%extLd42 = sext i26 %src0_5_val_V_load to i32" [./type.h:460]   --->   Operation 60 'sext' 'extLd42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (1.13ns)   --->   "%p_Val2_s = call i32 @_ssdm_op_Mux.ap_auto.6i32.i3(i32 undef, i32 %extLd, i32 %extLd39, i32 %extLd40, i32 %extLd41, i32 %extLd42, i3 %src0_val_V_offset_re)" [./type.h:460]   --->   Operation 61 'mux' 'p_Val2_s' <Predicate = true> <Delay = 1.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/2] (1.99ns)   --->   "%src1_0_val_V_load = load i32* %src1_0_val_V_addr, align 4" [./type.h:460]   --->   Operation 62 'load' 'src1_0_val_V_load' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_4 : Operation 63 [1/1] (1.13ns)   --->   "%p_Val2_191 = call i32 @_ssdm_op_Mux.ap_auto.6i32.i3(i32 %src1_0_val_V_load, i32 %extLd, i32 %extLd39, i32 %extLd40, i32 %extLd41, i32 undef, i3 %src1_val_V_offset_re)" [./type.h:460]   --->   Operation 63 'mux' 'p_Val2_191' <Predicate = true> <Delay = 1.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (1.57ns)   --->   "%p_Val2_s_872 = sub i32 %p_Val2_s, %p_Val2_191" [./type.h:463]   --->   Operation 64 'sub' 'p_Val2_s_872' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.82ns)   --->   "switch i3 %src1_val_V_offset_re, label %branch4 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
  ]" [./type.h:463]   --->   Operation 65 'switch' <Predicate = true> <Delay = 0.82>
ST_4 : Operation 66 [1/1] (1.99ns)   --->   "store i32 %p_Val2_s_872, i32* %dst_3_val_V_addr, align 4" [./type.h:463]   --->   Operation 66 'store' <Predicate = (src1_val_V_offset_re == 3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "br label %1" [./type.h:463]   --->   Operation 67 'br' <Predicate = (src1_val_V_offset_re == 3)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (1.99ns)   --->   "store i32 %p_Val2_s_872, i32* %dst_2_val_V_addr, align 4" [./type.h:463]   --->   Operation 68 'store' <Predicate = (src1_val_V_offset_re == 2)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "br label %1" [./type.h:463]   --->   Operation 69 'br' <Predicate = (src1_val_V_offset_re == 2)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (1.99ns)   --->   "store i32 %p_Val2_s_872, i32* %dst_1_val_V_addr, align 4" [./type.h:463]   --->   Operation 70 'store' <Predicate = (src1_val_V_offset_re == 1)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "br label %1" [./type.h:463]   --->   Operation 71 'br' <Predicate = (src1_val_V_offset_re == 1)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (1.99ns)   --->   "store i32 %p_Val2_s_872, i32* %dst_0_val_V_addr, align 4" [./type.h:463]   --->   Operation 72 'store' <Predicate = (src1_val_V_offset_re == 0)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "br label %1" [./type.h:463]   --->   Operation 73 'br' <Predicate = (src1_val_V_offset_re == 0)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (1.99ns)   --->   "store i32 %p_Val2_s_872, i32* %dst_4_val_V_addr, align 4" [./type.h:463]   --->   Operation 74 'store' <Predicate = (src1_val_V_offset_re != 0 & src1_val_V_offset_re != 1 & src1_val_V_offset_re != 2 & src1_val_V_offset_re != 3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "br label %1" [./type.h:463]   --->   Operation 75 'br' <Predicate = (src1_val_V_offset_re != 0 & src1_val_V_offset_re != 1 & src1_val_V_offset_re != 2 & src1_val_V_offset_re != 3)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str64, i32 %tmp)" [./type.h:464]   --->   Operation 76 'specregionend' 'empty' <Predicate = (tmp_818)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "br label %.preheader" [./type.h:460]   --->   Operation 77 'br' <Predicate = (tmp_818)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "br label %._crit_edge11"   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src0_1_val_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ src0_2_val_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ src0_3_val_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ src0_4_val_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ src0_5_val_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ src0_val_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src0_rows_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src0_cols_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src1_0_val_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ src1_val_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dst_0_val_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dst_1_val_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dst_2_val_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dst_3_val_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dst_4_val_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
src1_val_V_offset_re (read             ) [ 001111]
src0_cols_read_1     (read             ) [ 001111]
src0_rows_read_1     (read             ) [ 001111]
src0_val_V_offset_re (read             ) [ 001111]
StgValue_10          (br               ) [ 011111]
i                    (phi              ) [ 001000]
i_cast               (zext             ) [ 000000]
tmp_s                (icmp             ) [ 001111]
StgValue_14          (speclooptripcount) [ 000000]
i_21                 (add              ) [ 011111]
StgValue_16          (br               ) [ 000000]
tmp_1644             (trunc            ) [ 000000]
tmp_336_cast         (bitconcatenate   ) [ 000110]
StgValue_19          (br               ) [ 001111]
mrv                  (insertvalue      ) [ 000000]
mrv_1                (insertvalue      ) [ 000000]
StgValue_22          (ret              ) [ 000000]
j                    (phi              ) [ 000100]
j_cast               (zext             ) [ 000000]
tmp_818              (icmp             ) [ 001111]
StgValue_26          (speclooptripcount) [ 000000]
j_7                  (add              ) [ 001111]
StgValue_28          (br               ) [ 000000]
tmp_1645             (trunc            ) [ 000000]
tmp_337              (add              ) [ 000000]
tmp_337_cast         (zext             ) [ 000110]
src0_1_val_V_addr    (getelementptr    ) [ 000110]
src0_2_val_V_addr    (getelementptr    ) [ 000110]
src0_3_val_V_addr    (getelementptr    ) [ 000110]
src0_4_val_V_addr    (getelementptr    ) [ 000110]
src0_5_val_V_addr    (getelementptr    ) [ 000110]
src1_0_val_V_addr    (getelementptr    ) [ 000110]
tmp                  (specregionbegin  ) [ 000000]
StgValue_45          (specpipeline     ) [ 000000]
dst_0_val_V_addr     (getelementptr    ) [ 000000]
dst_1_val_V_addr     (getelementptr    ) [ 000000]
dst_2_val_V_addr     (getelementptr    ) [ 000000]
dst_3_val_V_addr     (getelementptr    ) [ 000000]
dst_4_val_V_addr     (getelementptr    ) [ 000000]
src0_1_val_V_load    (load             ) [ 000000]
extLd                (sext             ) [ 000000]
src0_2_val_V_load    (load             ) [ 000000]
extLd39              (sext             ) [ 000000]
src0_3_val_V_load    (load             ) [ 000000]
extLd40              (sext             ) [ 000000]
src0_4_val_V_load    (load             ) [ 000000]
extLd41              (sext             ) [ 000000]
src0_5_val_V_load    (load             ) [ 000000]
extLd42              (sext             ) [ 000000]
p_Val2_s             (mux              ) [ 000000]
src1_0_val_V_load    (load             ) [ 000000]
p_Val2_191           (mux              ) [ 000000]
p_Val2_s_872         (sub              ) [ 000000]
StgValue_65          (switch           ) [ 000000]
StgValue_66          (store            ) [ 000000]
StgValue_67          (br               ) [ 000000]
StgValue_68          (store            ) [ 000000]
StgValue_69          (br               ) [ 000000]
StgValue_70          (store            ) [ 000000]
StgValue_71          (br               ) [ 000000]
StgValue_72          (store            ) [ 000000]
StgValue_73          (br               ) [ 000000]
StgValue_74          (store            ) [ 000000]
StgValue_75          (br               ) [ 000000]
empty                (specregionend    ) [ 000000]
StgValue_77          (br               ) [ 001111]
StgValue_78          (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src0_1_val_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src0_1_val_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src0_2_val_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src0_2_val_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src0_3_val_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src0_3_val_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="src0_4_val_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src0_4_val_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="src0_5_val_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src0_5_val_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="src0_val_V_offset">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src0_val_V_offset"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="src0_rows_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src0_rows_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="src0_cols_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src0_cols_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="src1_0_val_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src1_0_val_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="src1_val_V_offset">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src1_val_V_offset"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dst_0_val_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_0_val_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="dst_1_val_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_1_val_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="dst_2_val_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_2_val_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="dst_3_val_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_3_val_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="dst_4_val_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_4_val_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i10.i8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str64"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.6i32.i3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="src1_val_V_offset_re_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="3" slack="0"/>
<pin id="78" dir="0" index="1" bw="3" slack="0"/>
<pin id="79" dir="1" index="2" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src1_val_V_offset_re/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="src0_cols_read_1_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src0_cols_read_1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="src0_rows_read_1_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src0_rows_read_1/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="src0_val_V_offset_re_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="3" slack="0"/>
<pin id="96" dir="0" index="1" bw="3" slack="0"/>
<pin id="97" dir="1" index="2" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src0_val_V_offset_re/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="src0_1_val_V_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="26" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="18" slack="0"/>
<pin id="104" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src0_1_val_V_addr/3 "/>
</bind>
</comp>

<comp id="107" class="1004" name="src0_2_val_V_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="26" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="18" slack="0"/>
<pin id="111" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src0_2_val_V_addr/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="src0_3_val_V_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="26" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="18" slack="0"/>
<pin id="118" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src0_3_val_V_addr/3 "/>
</bind>
</comp>

<comp id="121" class="1004" name="src0_4_val_V_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="26" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="18" slack="0"/>
<pin id="125" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src0_4_val_V_addr/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="src0_5_val_V_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="26" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="18" slack="0"/>
<pin id="132" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src0_5_val_V_addr/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="src1_0_val_V_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="18" slack="0"/>
<pin id="139" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src1_0_val_V_addr/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="16" slack="0"/>
<pin id="144" dir="0" index="1" bw="26" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src0_1_val_V_load/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="16" slack="0"/>
<pin id="150" dir="0" index="1" bw="26" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src0_2_val_V_load/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="16" slack="0"/>
<pin id="156" dir="0" index="1" bw="26" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src0_3_val_V_load/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="0"/>
<pin id="162" dir="0" index="1" bw="26" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src0_4_val_V_load/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="0"/>
<pin id="168" dir="0" index="1" bw="26" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src0_5_val_V_load/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src1_0_val_V_load/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="dst_0_val_V_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="18" slack="1"/>
<pin id="182" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_0_val_V_addr/4 "/>
</bind>
</comp>

<comp id="185" class="1004" name="dst_1_val_V_addr_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="18" slack="1"/>
<pin id="189" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_1_val_V_addr/4 "/>
</bind>
</comp>

<comp id="192" class="1004" name="dst_2_val_V_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="18" slack="1"/>
<pin id="196" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_2_val_V_addr/4 "/>
</bind>
</comp>

<comp id="199" class="1004" name="dst_3_val_V_addr_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="18" slack="1"/>
<pin id="203" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_3_val_V_addr/4 "/>
</bind>
</comp>

<comp id="206" class="1004" name="dst_4_val_V_addr_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="18" slack="1"/>
<pin id="210" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_4_val_V_addr/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="StgValue_66_access_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="16" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="0"/>
<pin id="216" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_66/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="StgValue_68_access_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="16" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="0"/>
<pin id="222" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_68/4 "/>
</bind>
</comp>

<comp id="225" class="1004" name="StgValue_70_access_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="16" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="0"/>
<pin id="228" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_70/4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="StgValue_72_access_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="16" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="0"/>
<pin id="234" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_72/4 "/>
</bind>
</comp>

<comp id="237" class="1004" name="StgValue_74_access_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="16" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="0"/>
<pin id="240" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_74/4 "/>
</bind>
</comp>

<comp id="243" class="1005" name="i_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="31" slack="1"/>
<pin id="245" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="i_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="1"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="31" slack="0"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="254" class="1005" name="j_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="31" slack="1"/>
<pin id="256" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="j_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="31" slack="0"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="1" slack="1"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="i_cast_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="31" slack="0"/>
<pin id="267" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_s_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="31" slack="0"/>
<pin id="271" dir="0" index="1" bw="32" slack="1"/>
<pin id="272" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="i_21_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="31" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_21/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_1644_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="31" slack="0"/>
<pin id="282" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1644/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_336_cast_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="18" slack="0"/>
<pin id="286" dir="0" index="1" bw="10" slack="0"/>
<pin id="287" dir="0" index="2" bw="1" slack="0"/>
<pin id="288" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_336_cast/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="mrv_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="64" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="1"/>
<pin id="295" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="mrv_1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="64" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="1"/>
<pin id="300" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="j_cast_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="31" slack="0"/>
<pin id="304" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_818_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="31" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="2"/>
<pin id="309" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_818/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="j_7_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="31" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_7/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_1645_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="31" slack="0"/>
<pin id="319" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1645/3 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_337_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="18" slack="1"/>
<pin id="323" dir="0" index="1" bw="18" slack="0"/>
<pin id="324" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_337/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_337_cast_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="18" slack="0"/>
<pin id="328" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_337_cast/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="extLd_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="26" slack="0"/>
<pin id="338" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="extLd/4 "/>
</bind>
</comp>

<comp id="340" class="1004" name="extLd39_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="26" slack="0"/>
<pin id="342" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="extLd39/4 "/>
</bind>
</comp>

<comp id="344" class="1004" name="extLd40_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="26" slack="0"/>
<pin id="346" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="extLd40/4 "/>
</bind>
</comp>

<comp id="348" class="1004" name="extLd41_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="26" slack="0"/>
<pin id="350" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="extLd41/4 "/>
</bind>
</comp>

<comp id="352" class="1004" name="extLd42_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="26" slack="0"/>
<pin id="354" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="extLd42/4 "/>
</bind>
</comp>

<comp id="356" class="1004" name="p_Val2_s_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="0" index="2" bw="26" slack="0"/>
<pin id="360" dir="0" index="3" bw="26" slack="0"/>
<pin id="361" dir="0" index="4" bw="26" slack="0"/>
<pin id="362" dir="0" index="5" bw="26" slack="0"/>
<pin id="363" dir="0" index="6" bw="26" slack="0"/>
<pin id="364" dir="0" index="7" bw="3" slack="3"/>
<pin id="365" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="p_Val2_s/4 "/>
</bind>
</comp>

<comp id="373" class="1004" name="p_Val2_191_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="0"/>
<pin id="375" dir="0" index="1" bw="32" slack="0"/>
<pin id="376" dir="0" index="2" bw="26" slack="0"/>
<pin id="377" dir="0" index="3" bw="26" slack="0"/>
<pin id="378" dir="0" index="4" bw="26" slack="0"/>
<pin id="379" dir="0" index="5" bw="26" slack="0"/>
<pin id="380" dir="0" index="6" bw="1" slack="0"/>
<pin id="381" dir="0" index="7" bw="3" slack="3"/>
<pin id="382" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="p_Val2_191/4 "/>
</bind>
</comp>

<comp id="390" class="1004" name="p_Val2_s_872_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="0"/>
<pin id="393" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_s_872/4 "/>
</bind>
</comp>

<comp id="401" class="1005" name="src1_val_V_offset_re_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="3" slack="3"/>
<pin id="403" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="src1_val_V_offset_re "/>
</bind>
</comp>

<comp id="406" class="1005" name="src0_cols_read_1_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="1"/>
<pin id="408" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src0_cols_read_1 "/>
</bind>
</comp>

<comp id="412" class="1005" name="src0_rows_read_1_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="1"/>
<pin id="414" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src0_rows_read_1 "/>
</bind>
</comp>

<comp id="418" class="1005" name="src0_val_V_offset_re_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="3" slack="3"/>
<pin id="420" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="src0_val_V_offset_re "/>
</bind>
</comp>

<comp id="423" class="1005" name="tmp_s_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="1"/>
<pin id="425" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="427" class="1005" name="i_21_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="31" slack="0"/>
<pin id="429" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_21 "/>
</bind>
</comp>

<comp id="432" class="1005" name="tmp_336_cast_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="18" slack="1"/>
<pin id="434" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_336_cast "/>
</bind>
</comp>

<comp id="437" class="1005" name="tmp_818_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="1"/>
<pin id="439" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_818 "/>
</bind>
</comp>

<comp id="441" class="1005" name="j_7_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="31" slack="0"/>
<pin id="443" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j_7 "/>
</bind>
</comp>

<comp id="446" class="1005" name="tmp_337_cast_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="64" slack="1"/>
<pin id="448" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_337_cast "/>
</bind>
</comp>

<comp id="455" class="1005" name="src0_1_val_V_addr_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="16" slack="1"/>
<pin id="457" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="src0_1_val_V_addr "/>
</bind>
</comp>

<comp id="460" class="1005" name="src0_2_val_V_addr_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="16" slack="1"/>
<pin id="462" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="src0_2_val_V_addr "/>
</bind>
</comp>

<comp id="465" class="1005" name="src0_3_val_V_addr_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="16" slack="1"/>
<pin id="467" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="src0_3_val_V_addr "/>
</bind>
</comp>

<comp id="470" class="1005" name="src0_4_val_V_addr_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="16" slack="1"/>
<pin id="472" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="src0_4_val_V_addr "/>
</bind>
</comp>

<comp id="475" class="1005" name="src0_5_val_V_addr_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="16" slack="1"/>
<pin id="477" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="src0_5_val_V_addr "/>
</bind>
</comp>

<comp id="480" class="1005" name="src1_0_val_V_addr_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="16" slack="1"/>
<pin id="482" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="src1_0_val_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="80"><net_src comp="30" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="18" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="32" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="14" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="32" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="30" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="38" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="2" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="38" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="38" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="6" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="38" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="38" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="16" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="38" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="100" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="153"><net_src comp="107" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="159"><net_src comp="114" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="165"><net_src comp="121" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="128" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="177"><net_src comp="135" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="183"><net_src comp="20" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="38" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="22" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="38" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="24" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="38" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="26" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="38" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="211"><net_src comp="28" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="38" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="199" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="224"><net_src comp="192" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="230"><net_src comp="185" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="236"><net_src comp="178" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="242"><net_src comp="206" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="34" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="243" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="34" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="254" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="268"><net_src comp="247" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="273"><net_src comp="265" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="278"><net_src comp="247" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="42" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="283"><net_src comp="247" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="289"><net_src comp="44" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="280" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="46" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="296"><net_src comp="48" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="301"><net_src comp="292" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="305"><net_src comp="258" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="310"><net_src comp="302" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="315"><net_src comp="258" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="42" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="320"><net_src comp="258" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="325"><net_src comp="317" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="329"><net_src comp="321" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="331"><net_src comp="326" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="332"><net_src comp="326" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="333"><net_src comp="326" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="334"><net_src comp="326" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="335"><net_src comp="326" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="339"><net_src comp="142" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="148" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="154" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="160" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="166" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="366"><net_src comp="62" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="367"><net_src comp="64" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="368"><net_src comp="336" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="369"><net_src comp="340" pin="1"/><net_sink comp="356" pin=3"/></net>

<net id="370"><net_src comp="344" pin="1"/><net_sink comp="356" pin=4"/></net>

<net id="371"><net_src comp="348" pin="1"/><net_sink comp="356" pin=5"/></net>

<net id="372"><net_src comp="352" pin="1"/><net_sink comp="356" pin=6"/></net>

<net id="383"><net_src comp="62" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="384"><net_src comp="172" pin="3"/><net_sink comp="373" pin=1"/></net>

<net id="385"><net_src comp="336" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="386"><net_src comp="340" pin="1"/><net_sink comp="373" pin=3"/></net>

<net id="387"><net_src comp="344" pin="1"/><net_sink comp="373" pin=4"/></net>

<net id="388"><net_src comp="348" pin="1"/><net_sink comp="373" pin=5"/></net>

<net id="389"><net_src comp="64" pin="0"/><net_sink comp="373" pin=6"/></net>

<net id="394"><net_src comp="356" pin="8"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="373" pin="8"/><net_sink comp="390" pin=1"/></net>

<net id="396"><net_src comp="390" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="397"><net_src comp="390" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="398"><net_src comp="390" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="399"><net_src comp="390" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="400"><net_src comp="390" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="404"><net_src comp="76" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="373" pin=7"/></net>

<net id="409"><net_src comp="82" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="411"><net_src comp="406" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="415"><net_src comp="88" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="417"><net_src comp="412" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="421"><net_src comp="94" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="356" pin=7"/></net>

<net id="426"><net_src comp="269" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="430"><net_src comp="274" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="435"><net_src comp="284" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="440"><net_src comp="306" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="311" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="449"><net_src comp="326" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="451"><net_src comp="446" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="452"><net_src comp="446" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="453"><net_src comp="446" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="454"><net_src comp="446" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="458"><net_src comp="100" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="463"><net_src comp="107" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="468"><net_src comp="114" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="473"><net_src comp="121" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="478"><net_src comp="128" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="483"><net_src comp="135" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="172" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst_0_val_V | {4 }
	Port: dst_1_val_V | {4 }
	Port: dst_2_val_V | {4 }
	Port: dst_3_val_V | {4 }
	Port: dst_4_val_V | {4 }
 - Input state : 
	Port: SubArray2D : src0_1_val_V | {3 4 }
	Port: SubArray2D : src0_2_val_V | {3 4 }
	Port: SubArray2D : src0_3_val_V | {3 4 }
	Port: SubArray2D : src0_4_val_V | {3 4 }
	Port: SubArray2D : src0_5_val_V | {3 4 }
	Port: SubArray2D : src0_val_V_offset | {1 }
	Port: SubArray2D : src0_rows_read | {1 }
	Port: SubArray2D : src0_cols_read | {1 }
	Port: SubArray2D : src1_0_val_V | {3 4 }
	Port: SubArray2D : src1_val_V_offset | {1 }
  - Chain level:
	State 1
	State 2
		i_cast : 1
		tmp_s : 2
		i_21 : 1
		StgValue_16 : 3
		tmp_1644 : 1
		tmp_336_cast : 2
		mrv_1 : 1
		StgValue_22 : 2
	State 3
		j_cast : 1
		tmp_818 : 2
		j_7 : 1
		StgValue_28 : 3
		tmp_1645 : 1
		tmp_337 : 2
		tmp_337_cast : 3
		src0_1_val_V_addr : 4
		src0_2_val_V_addr : 4
		src0_3_val_V_addr : 4
		src0_4_val_V_addr : 4
		src0_5_val_V_addr : 4
		src1_0_val_V_addr : 4
		src0_1_val_V_load : 5
		src0_2_val_V_load : 5
		src0_3_val_V_load : 5
		src0_4_val_V_load : 5
		src0_5_val_V_load : 5
		src1_0_val_V_load : 5
	State 4
		extLd : 1
		extLd39 : 1
		extLd40 : 1
		extLd41 : 1
		extLd42 : 1
		p_Val2_s : 2
		p_Val2_191 : 2
		p_Val2_s_872 : 3
		StgValue_66 : 4
		StgValue_68 : 4
		StgValue_70 : 4
		StgValue_72 : 4
		StgValue_74 : 4
		empty : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|          |           i_21_fu_274           |    0    |    38   |
|    add   |            j_7_fu_311           |    0    |    38   |
|          |          tmp_337_fu_321         |    0    |    25   |
|----------|---------------------------------|---------|---------|
|    mux   |         p_Val2_s_fu_356         |    0    |    33   |
|          |        p_Val2_191_fu_373        |    0    |    33   |
|----------|---------------------------------|---------|---------|
|    sub   |       p_Val2_s_872_fu_390       |    0    |    39   |
|----------|---------------------------------|---------|---------|
|   icmp   |           tmp_s_fu_269          |    0    |    18   |
|          |          tmp_818_fu_306         |    0    |    18   |
|----------|---------------------------------|---------|---------|
|          | src1_val_V_offset_re_read_fu_76 |    0    |    0    |
|   read   |   src0_cols_read_1_read_fu_82   |    0    |    0    |
|          |   src0_rows_read_1_read_fu_88   |    0    |    0    |
|          | src0_val_V_offset_re_read_fu_94 |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |          i_cast_fu_265          |    0    |    0    |
|   zext   |          j_cast_fu_302          |    0    |    0    |
|          |       tmp_337_cast_fu_326       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   trunc  |         tmp_1644_fu_280         |    0    |    0    |
|          |         tmp_1645_fu_317         |    0    |    0    |
|----------|---------------------------------|---------|---------|
|bitconcatenate|       tmp_336_cast_fu_284       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|insertvalue|            mrv_fu_292           |    0    |    0    |
|          |           mrv_1_fu_297          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |           extLd_fu_336          |    0    |    0    |
|          |          extLd39_fu_340         |    0    |    0    |
|   sext   |          extLd40_fu_344         |    0    |    0    |
|          |          extLd41_fu_348         |    0    |    0    |
|          |          extLd42_fu_352         |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |   242   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|        i_21_reg_427        |   31   |
|          i_reg_243         |   31   |
|         j_7_reg_441        |   31   |
|          j_reg_254         |   31   |
|  src0_1_val_V_addr_reg_455 |   16   |
|  src0_2_val_V_addr_reg_460 |   16   |
|  src0_3_val_V_addr_reg_465 |   16   |
|  src0_4_val_V_addr_reg_470 |   16   |
|  src0_5_val_V_addr_reg_475 |   16   |
|  src0_cols_read_1_reg_406  |   32   |
|  src0_rows_read_1_reg_412  |   32   |
|src0_val_V_offset_re_reg_418|    3   |
|  src1_0_val_V_addr_reg_480 |   16   |
|src1_val_V_offset_re_reg_401|    3   |
|    tmp_336_cast_reg_432    |   18   |
|    tmp_337_cast_reg_446    |   64   |
|       tmp_818_reg_437      |    1   |
|        tmp_s_reg_423       |    1   |
+----------------------------+--------+
|            Total           |   374  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_142 |  p0  |   2  |  16  |   32   ||    9    |
| grp_access_fu_148 |  p0  |   2  |  16  |   32   ||    9    |
| grp_access_fu_154 |  p0  |   2  |  16  |   32   ||    9    |
| grp_access_fu_160 |  p0  |   2  |  16  |   32   ||    9    |
| grp_access_fu_166 |  p0  |   2  |  16  |   32   ||    9    |
| grp_access_fu_172 |  p0  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   192  ||  5.868  ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   242  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   54   |
|  Register |    -   |   374  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   374  |   296  |
+-----------+--------+--------+--------+
