
---------- Begin Simulation Statistics ----------
final_tick                               1224164442000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  65956                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702480                       # Number of bytes of host memory used
host_op_rate                                    66149                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 21781.88                       # Real time elapsed on the host
host_tick_rate                               56201042                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436639899                       # Number of instructions simulated
sim_ops                                    1440843669                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.224164                       # Number of seconds simulated
sim_ticks                                1224164442000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.917494                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              179203397                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           206176443                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         14004387                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        277785662                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          23475237                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       24155114                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          679877                       # Number of indirect misses.
system.cpu0.branchPred.lookups              352549887                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2187765                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100298                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9017571                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329548630                       # Number of branches committed
system.cpu0.commit.bw_lim_events             46703913                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309817                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       82300748                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316564589                       # Number of instructions committed
system.cpu0.commit.committedOps            1318668181                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2284147849                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.577313                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.427264                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1698860429     74.38%     74.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    332013130     14.54%     88.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     82964145      3.63%     92.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     80794979      3.54%     96.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     27069229      1.19%     97.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4313130      0.19%     97.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      5134304      0.22%     97.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      6294590      0.28%     97.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     46703913      2.04%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2284147849                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143969                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273936062                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405173791                       # Number of loads committed
system.cpu0.commit.membars                    4203759                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203768      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742072211     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831810      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099839      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407274077     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151186411     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318668181                       # Class of committed instruction
system.cpu0.commit.refs                     558460523                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316564589                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318668181                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.853911                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.853911                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            442685331                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5038198                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           176988735                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1421764044                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               842962492                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                999528221                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9029196                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             12627300                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6984428                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  352549887                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                257719859                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1452424859                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5039582                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          223                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1442814138                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  34                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          101                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               28032056                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.144441                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         834748423                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         202678634                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.591125                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2301189668                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.627901                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.865680                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1257166753     54.63%     54.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               780254562     33.91%     88.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               161567120      7.02%     95.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                81076423      3.52%     99.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                11867098      0.52%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6833780      0.30%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  312536      0.01%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2101813      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    9583      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2301189668                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      33                       # number of floating regfile writes
system.cpu0.idleCycles                      139603818                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9136601                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               340178517                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.570148                       # Inst execution rate
system.cpu0.iew.exec_refs                   603014490                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 161305034                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              365751455                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            440010220                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106481                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4349629                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           162577171                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1400918703                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            441709456                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7003170                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1391612378                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1681645                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              8329972                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9029196                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             12627757                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       188225                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        26173659                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        35555                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        11460                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      6741994                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     34836429                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9290439                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         11460                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       742750                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8393851                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                616915147                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1379587211                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.857231                       # average fanout of values written-back
system.cpu0.iew.wb_producers                528838813                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.565221                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1380301697                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1708221508                       # number of integer regfile reads
system.cpu0.int_regfile_writes              888590799                       # number of integer regfile writes
system.cpu0.ipc                              0.539400                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.539400                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205656      0.30%      0.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            775167947     55.42%     55.72% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11833878      0.85%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100435      0.15%     56.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     56.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     56.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     56.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.72% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           445257087     31.84%     88.56% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          160050478     11.44%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             15      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1398615549                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     71                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                139                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           67                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                69                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2968352                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002122                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 590860     19.91%     19.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     19.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1907019     64.25%     84.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               470470     15.85%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1397378174                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5101639159                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1379587144                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1483179679                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1394608274                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1398615549                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310429                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       82250518                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           250181                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           612                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     19905644                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2301189668                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.607779                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.820708                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1283383524     55.77%     55.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          714511699     31.05%     86.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          251404558     10.92%     97.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           36915901      1.60%     99.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            9311594      0.40%     99.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1599432      0.07%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3336274      0.14%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             527637      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             199049      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2301189668                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.573017                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         16850212                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2783273                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           440010220                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          162577171                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1912                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      2440793486                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7535676                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              393899692                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845206672                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14608289                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               854895726                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              11467243                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                28059                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1735349521                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1413650184                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          914814278                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                992749368                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              22987849                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9029196                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             50184987                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                69607601                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1735349465                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        430699                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5913                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 32460846                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5912                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3638388685                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2819011433                       # The number of ROB writes
system.cpu0.timesIdled                       21101781                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1868                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.657379                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               20912886                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            23068046                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2799558                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         30943340                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1057978                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1079588                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           21610                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35564752                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        48423                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2099998                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1984273                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28121146                       # Number of branches committed
system.cpu1.commit.bw_lim_events              4245036                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300675                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       17073049                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120075310                       # Number of instructions committed
system.cpu1.commit.committedOps             122175488                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    465139324                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.262664                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.043493                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    417001601     89.65%     89.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     23444254      5.04%     94.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8171237      1.76%     96.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6982830      1.50%     97.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1881738      0.40%     98.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       873770      0.19%     98.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2187826      0.47%     99.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       351032      0.08%     99.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      4245036      0.91%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    465139324                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1798243                       # Number of function calls committed.
system.cpu1.commit.int_insts                116612469                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30177488                       # Number of loads committed
system.cpu1.commit.membars                    4200114                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200114      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76674469     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32277486     26.42%     92.61% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9023275      7.39%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122175488                       # Class of committed instruction
system.cpu1.commit.refs                      41300773                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120075310                       # Number of Instructions Simulated
system.cpu1.committedOps                    122175488                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.908286                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.908286                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            368631221                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               861888                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            19924716                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             145772507                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                26077552                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 66780045                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1986103                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2007765                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5116985                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35564752                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 22964936                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    440275455                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               290856                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     151001464                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   8                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           36                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                5602788                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.075784                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          25515013                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          21970864                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.321767                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         468591906                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.326728                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.760267                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               371524558     79.29%     79.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                61998980     13.23%     92.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                19085220      4.07%     96.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12420534      2.65%     99.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2621484      0.56%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  462562      0.10%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  477886      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     553      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     129      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           468591906                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         696802                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2102932                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30696239                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.285527                       # Inst execution rate
system.cpu1.iew.exec_refs                    45572242                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11496274                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              308969955                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             34681035                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100639                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1946979                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11828933                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          139200897                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             34075968                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1844002                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            133994745                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1555210                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              5788807                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1986103                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              9879576                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        91647                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1015893                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        28237                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2430                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        14374                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4503547                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       705648                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2430                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       541180                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1561752                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 78106755                       # num instructions consuming a value
system.cpu1.iew.wb_count                    132660831                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.847602                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 66203417                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.282685                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     132726071                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               169959276                       # number of integer regfile reads
system.cpu1.int_regfile_writes               89454969                       # number of integer regfile writes
system.cpu1.ipc                              0.255867                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.255867                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200231      3.09%      3.09% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85533964     62.97%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  49      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            36633550     26.97%     93.03% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9470851      6.97%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             135838747                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2911115                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.021431                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 654409     22.48%     22.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     22.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     22.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     22.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     22.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     22.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     22.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     22.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     22.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     22.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     22.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     22.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     22.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     22.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     22.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     22.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     22.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     22.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     22.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     22.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     22.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     22.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     22.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     22.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     22.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     22.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     22.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     22.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     22.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     22.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     22.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     22.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     22.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     22.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     22.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     22.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     22.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     22.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     22.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     22.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     22.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     22.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     22.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1805719     62.03%     84.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               450984     15.49%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             134549616                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         743412527                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    132660819                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        156228167                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 132900051                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                135838747                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6300846                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       17025408                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           232039                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           171                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6914194                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    468591906                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.289887                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.782040                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          386743004     82.53%     82.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           50624235     10.80%     93.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           19066675      4.07%     97.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6119604      1.31%     98.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3725196      0.79%     99.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             795672      0.17%     99.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             916515      0.20%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             463924      0.10%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             137081      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      468591906                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.289457                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13737903                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1372837                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            34681035                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11828933                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    111                       # number of misc regfile reads
system.cpu1.numCycles                       469288708                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1979033529                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              333919994                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81695680                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              14146490                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                29578414                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4168719                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                40523                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            182464307                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             143588797                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           96619450                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 66894208                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              17244142                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1986103                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             36190253                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                14923770                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       182464295                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         22934                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               603                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 30229008                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           604                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   600142526                       # The number of ROB reads
system.cpu1.rob.rob_writes                  281959892                       # The number of ROB writes
system.cpu1.timesIdled                          50112                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         10156884                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 4199                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            10227050                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                238068                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     13423662                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      26775100                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       536329                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        99777                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     76077014                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5797065                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    152153546                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5896842                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1224164442000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           10482605                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3800477                       # Transaction distribution
system.membus.trans_dist::CleanEvict          9550844                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              389                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            278                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2940106                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2940095                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      10482605                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           401                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     40197800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               40197800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1102283328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1102283328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              565                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          13423779                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13423779    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13423779                       # Request fanout histogram
system.membus.respLayer1.occupancy        69537818381                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         45475826431                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1224164442000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1224164442000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1224164442000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1224164442000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1224164442000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1224164442000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1224164442000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1224164442000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1224164442000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1224164442000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 18                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            9                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    418649166.666667                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   650656648.358650                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        96500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1516501000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              9                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1220396599500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3767842500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1224164442000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    226308557                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       226308557                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    226308557                       # number of overall hits
system.cpu0.icache.overall_hits::total      226308557                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     31411302                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      31411302                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     31411302                       # number of overall misses
system.cpu0.icache.overall_misses::total     31411302                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 417452613495                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 417452613495                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 417452613495                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 417452613495                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    257719859                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    257719859                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    257719859                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    257719859                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.121882                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.121882                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.121882                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.121882                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13289.885707                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13289.885707                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13289.885707                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13289.885707                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3915                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               80                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    48.937500                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     29600491                       # number of writebacks
system.cpu0.icache.writebacks::total         29600491                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1810776                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1810776                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1810776                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1810776                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     29600526                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     29600526                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     29600526                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     29600526                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 372577430996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 372577430996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 372577430996                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 372577430996                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.114855                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.114855                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.114855                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.114855                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12586.851700                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12586.851700                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12586.851700                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12586.851700                       # average overall mshr miss latency
system.cpu0.icache.replacements              29600491                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    226308557                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      226308557                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     31411302                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     31411302                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 417452613495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 417452613495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    257719859                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    257719859                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.121882                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.121882                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13289.885707                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13289.885707                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1810776                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1810776                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     29600526                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     29600526                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 372577430996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 372577430996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.114855                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.114855                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12586.851700                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12586.851700                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1224164442000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999964                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          255908799                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         29600491                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.645424                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999964                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        545040241                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       545040241                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1224164442000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    481396807                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       481396807                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    481396807                       # number of overall hits
system.cpu0.dcache.overall_hits::total      481396807                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     77954834                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      77954834                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     77954834                       # number of overall misses
system.cpu0.dcache.overall_misses::total     77954834                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1735450210945                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1735450210945                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1735450210945                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1735450210945                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    559351641                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    559351641                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    559351641                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    559351641                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.139366                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.139366                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.139366                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.139366                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 22262.252665                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 22262.252665                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 22262.252665                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 22262.252665                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     11766291                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       260286                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           218274                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3378                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    53.906058                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    77.053286                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     43435239                       # number of writebacks
system.cpu0.dcache.writebacks::total         43435239                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     35432797                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     35432797                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     35432797                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     35432797                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     42522037                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     42522037                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     42522037                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     42522037                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 709446630613                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 709446630613                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 709446630613                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 709446630613                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.076020                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.076020                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.076020                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.076020                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16684.210839                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16684.210839                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16684.210839                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16684.210839                       # average overall mshr miss latency
system.cpu0.dcache.replacements              43435239                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    349291749                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      349291749                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     58877341                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     58877341                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1089410374000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1089410374000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    408169090                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    408169090                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.144247                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.144247                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 18503.049824                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 18503.049824                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     21727233                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     21727233                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     37150108                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     37150108                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 548499482500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 548499482500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.091016                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.091016                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14764.411519                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14764.411519                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    132105058                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     132105058                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     19077493                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     19077493                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 646039836945                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 646039836945                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151182551                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151182551                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.126188                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.126188                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 33863.979766                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 33863.979766                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     13705564                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     13705564                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      5371929                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      5371929                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 160947148113                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 160947148113                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.035533                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.035533                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 29960.773516                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 29960.773516                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2150                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2150                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1802                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1802                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    147777000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    147777000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3952                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3952                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.455972                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.455972                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 82007.214206                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 82007.214206                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1786                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1786                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1005000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1005000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004049                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004049                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 62812.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 62812.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3747                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3747                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          136                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          136                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       606000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       606000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3883                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3883                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.035024                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.035024                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4455.882353                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4455.882353                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          133                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          133                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       473000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       473000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.034252                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.034252                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3556.390977                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3556.390977                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1186137                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1186137                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       914161                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       914161                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  93694415500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  93694415500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100298                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100298                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.435253                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.435253                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 102492.247536                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 102492.247536                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       914161                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       914161                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  92780254500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  92780254500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.435253                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.435253                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 101492.247536                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 101492.247536                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1224164442000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999325                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          526024001                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         43435902                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.110351                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           299500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999325                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999979                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999979                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1166355482                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1166355482                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1224164442000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            29418019                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            40412262                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               60960                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              950933                       # number of demand (read+write) hits
system.l2.demand_hits::total                 70842174                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           29418019                       # number of overall hits
system.l2.overall_hits::.cpu0.data           40412262                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              60960                       # number of overall hits
system.l2.overall_hits::.cpu1.data             950933                       # number of overall hits
system.l2.overall_hits::total                70842174                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            182506                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3022195                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2819                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2025039                       # number of demand (read+write) misses
system.l2.demand_misses::total                5232559                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           182506                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3022195                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2819                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2025039                       # number of overall misses
system.l2.overall_misses::total               5232559                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  15365831000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 295493079000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    257114500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 212295765500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     523411790000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  15365831000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 295493079000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    257114500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 212295765500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    523411790000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        29600525                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        43434457                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           63779                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2975972                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             76074733                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       29600525                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       43434457                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          63779                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2975972                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            76074733                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.006166                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.069581                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.044200                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.680463                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.068782                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.006166                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.069581                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.044200                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.680463                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.068782                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84193.566239                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 97774.325945                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91207.697765                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104835.396010                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100029.792306                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84193.566239                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 97774.325945                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91207.697765                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104835.396010                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100029.792306                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   7823078                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3800477                       # number of writebacks
system.l2.writebacks::total                   3800477                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             66                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         458747                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             35                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         273842                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              732690                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            66                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        458747                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            35                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        273842                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             732690                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       182440                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2563448                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2784                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1751197                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4499869                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       182440                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2563448                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2784                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1751197                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      9083797                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         13583666                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  13537277500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 234784815000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    227314500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 170909039000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 419458446000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  13537277500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 234784815000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    227314500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 170909039000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 752231900521                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1171690346521                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.006163                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.059019                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.043651                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.588445                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.059151                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.006163                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.059019                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.043651                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.588445                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.178557                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74201.257948                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 91589.458807                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81650.323276                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 97595.552642                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93215.701613                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74201.257948                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 91589.458807                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81650.323276                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 97595.552642                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 82810.294035                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86257.299504                       # average overall mshr miss latency
system.l2.replacements                       19036977                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     10548023                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         10548023                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     10548023                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     10548023                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     64993880                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         64993880                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     64993880                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     64993880                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      9083797                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        9083797                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 752231900521                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 752231900521                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 82810.294035                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 82810.294035                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   12                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            76                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 83                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       180500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       180500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           87                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               95                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.873563                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.875000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.873684                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         2375                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2174.698795                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           76                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            83                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1527500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       142000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1669500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.873563                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.875000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.873684                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20098.684211                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20285.714286                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20114.457831                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           28                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               30                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             35                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.875000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.857143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           28                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           30                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        40000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       568000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       608000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.875000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.857143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20285.714286                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20266.666667                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4331380                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           300343                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4631723                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1953397                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1395253                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3348650                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 197692634000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 149497187000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  347189821000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      6284777                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1695596                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7980373                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.310814                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.822869                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.419611                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 101204.534460                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 107147.009897                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103680.534245                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       282753                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       168953                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           451706                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1670644                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1226300                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2896944                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 157977553000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 122119815000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 280097368000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.265824                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.723227                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.363009                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 94560.871736                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 99583.963957                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 96687.187602                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      29418019                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         60960                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           29478979                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       182506                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2819                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           185325                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  15365831000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    257114500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  15622945500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     29600525                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        63779                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       29664304                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.006166                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.044200                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.006247                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84193.566239                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91207.697765                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84300.259004                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           66                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           35                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           101                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       182440                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2784                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       185224                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  13537277500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    227314500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  13764592000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.006163                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.043651                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.006244                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74201.257948                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81650.323276                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74313.220749                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     36080882                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       650590                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          36731472                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1068798                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       629786                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1698584                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  97800445000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  62798578500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 160599023500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     37149680                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1280376                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      38430056                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.028770                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.491876                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.044199                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 91505.078602                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 99714.154491                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94548.767385                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       175994                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       104889                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       280883                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       892804                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       524897                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1417701                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  76807262000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  48789224000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 125596486000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.024033                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.409955                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.036890                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 86029.253901                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 92950.091161                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88591.660724                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          159                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           96                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               255                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          432                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          190                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             622                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      8728000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      5250999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     13978999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          591                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          286                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           877                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.730964                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.664336                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.709236                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 20203.703704                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 27636.836842                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 22474.274920                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          143                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           84                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          227                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          289                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          106                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          395                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      5739495                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      2105499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      7844994                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.489002                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.370629                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.450399                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19859.844291                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19863.198113                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19860.744304                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1224164442000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1224164442000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999955                       # Cycle average of tags in use
system.l2.tags.total_refs                   159727564                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  19037453                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.390175                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.325320                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.840330                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.151240                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.061723                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.282390                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    21.338953                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.442583                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.028755                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.174238                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000964                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.020037                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.333421                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            31                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.484375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.515625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1231978669                       # Number of tag accesses
system.l2.tags.data_accesses               1231978669                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1224164442000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      11676224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     165577920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        178176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     113422272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    568198208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          859052800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     11676224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       178176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      11854400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    243230528                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       243230528                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         182441                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2587155                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2784                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1772223                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      8878097                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            13422700                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3800477                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3800477                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          9538117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        135257907                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           145549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         92652807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    464151864                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             701746245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      9538117                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       145549                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          9683666                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      198691058                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            198691058                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      198691058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         9538117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       135257907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          145549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        92652807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    464151864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            900437303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3726684.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    182441.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2505753.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2784.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1755231.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   8872870.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004122120750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       229639                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       229639                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            25346148                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3509095                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    13422700                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3800477                       # Number of write requests accepted
system.mem_ctrls.readBursts                  13422700                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3800477                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 103621                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 73793                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            766844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            770907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            807680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1171821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            962475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            935873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            796819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            765212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            901055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            762287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           790636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           765044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           799911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           776334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           771600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           774581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            233274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            232553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            228360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            229720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            232661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            232777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            231580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            229362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            241451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            231925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           234970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           233367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           234339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           233138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           233328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           233849                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.99                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 453784049631                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                66595395000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            703516780881                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34070.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52820.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  9948045                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1740765                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.69                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.71                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              13422700                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3800477                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2670898                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2771532                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2965411                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1657718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1384230                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1034853                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  299280                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  221338                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  153398                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   60299                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  40616                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  26830                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  13469                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   9916                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   5829                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   3289                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  19508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  21076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  83731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 160145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 208420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 232918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 242113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 243974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 245028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 248597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 253395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 263403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 256065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 251503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 245498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 239185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 237150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 239179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  10698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5356915                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    203.647934                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   151.101893                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   199.622724                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1796879     33.54%     33.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2544642     47.50%     81.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       462776      8.64%     89.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       218146      4.07%     93.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        60971      1.14%     94.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        31225      0.58%     95.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        27111      0.51%     95.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        20033      0.37%     96.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       195132      3.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5356915                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       229639                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      57.999438                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     51.149566                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    298.256324                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       229634    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        229639                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       229639                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.228315                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.213466                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.727943                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           206443     89.90%     89.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2007      0.87%     90.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            15375      6.70%     97.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4320      1.88%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1032      0.45%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              273      0.12%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              107      0.05%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               79      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        229639                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              852421056                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6631744                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238505856                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               859052800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            243230528                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       696.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       194.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    701.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    198.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.52                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1224164327000                       # Total gap between requests
system.mem_ctrls.avgGap                      71076.57                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     11676224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    160368192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       178176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    112334784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    567863680                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238505856                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 9538117.265458034351                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 131002164.821905523539                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 145549.073218383855                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 91764455.939000397921                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 463878593.853161454201                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 194831550.253442168236                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       182441                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2587155                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2784                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1772223                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      8878097                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3800477                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   5999774515                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 128342610976                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    110740117                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  97528872521                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 471534782752                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 29260694569667                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32886.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     49607.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39777.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     55031.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     53112.15                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7699216.33                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    68.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          18726963360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           9953605695                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         45277938720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9794635740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     96634315440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     237464309640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     270109200960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       687960969555                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        561.984114                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 699462186573                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  40877460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 483824795427                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          19521466860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          10375886730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         49820285340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9658498140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     96634315440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     382925070900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     147615928320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       716551451730                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        585.339214                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 379470407599                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  40877460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 803816574401                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                175                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           88                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean     11240453375                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   57202421501.447487                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           84     95.45%     95.45% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.14%     96.59% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.14%     97.73% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.14%     98.86% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.14%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        21000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 474334753500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             88                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   235004545000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 989159897000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1224164442000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     22891094                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        22891094                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     22891094                       # number of overall hits
system.cpu1.icache.overall_hits::total       22891094                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        73842                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         73842                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        73842                       # number of overall misses
system.cpu1.icache.overall_misses::total        73842                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1201299500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1201299500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1201299500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1201299500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     22964936                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     22964936                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     22964936                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     22964936                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003215                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003215                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003215                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003215                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 16268.512500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 16268.512500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 16268.512500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 16268.512500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        63747                       # number of writebacks
system.cpu1.icache.writebacks::total            63747                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        10063                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        10063                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        10063                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        10063                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        63779                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        63779                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        63779                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        63779                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1037605500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1037605500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1037605500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1037605500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002777                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002777                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002777                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002777                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 16268.764013                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 16268.764013                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 16268.764013                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 16268.764013                       # average overall mshr miss latency
system.cpu1.icache.replacements                 63747                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     22891094                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       22891094                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        73842                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        73842                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1201299500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1201299500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     22964936                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     22964936                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003215                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003215                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 16268.512500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 16268.512500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        10063                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        10063                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        63779                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        63779                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1037605500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1037605500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002777                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002777                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 16268.764013                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 16268.764013                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1224164442000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.218625                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20876946                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            63747                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           327.496918                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        360337500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.218625                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975582                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975582                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         45993651                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        45993651                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1224164442000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     32486061                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        32486061                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     32486061                       # number of overall hits
system.cpu1.dcache.overall_hits::total       32486061                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9249758                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9249758                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9249758                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9249758                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 700525196811                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 700525196811                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 700525196811                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 700525196811                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41735819                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41735819                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41735819                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41735819                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.221626                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.221626                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.221626                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.221626                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 75734.435086                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 75734.435086                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 75734.435086                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 75734.435086                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6304279                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       265764                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           100702                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3537                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    62.603315                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    75.138253                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2976084                       # number of writebacks
system.cpu1.dcache.writebacks::total          2976084                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7048115                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7048115                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7048115                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7048115                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2201643                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2201643                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2201643                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2201643                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 153299065006                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 153299065006                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 153299065006                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 153299065006                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.052752                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.052752                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.052752                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.052752                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 69629.392688                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 69629.392688                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 69629.392688                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 69629.392688                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2976084                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     27265306                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       27265306                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5447678                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5447678                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 355052712000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 355052712000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32712984                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32712984                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.166530                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.166530                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 65175.054766                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 65175.054766                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4166876                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4166876                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1280802                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1280802                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  73096759000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  73096759000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.039153                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.039153                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 57071.084367                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 57071.084367                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5220755                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5220755                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3802080                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3802080                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 345472484811                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 345472484811                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9022835                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9022835                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.421384                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.421384                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 90864.075667                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 90864.075667                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2881239                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2881239                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       920841                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       920841                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  80202306006                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  80202306006                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.102057                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.102057                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 87096.801735                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 87096.801735                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          313                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          313                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          159                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          159                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4267500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4267500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          472                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          472                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.336864                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.336864                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 26839.622642                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 26839.622642                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          153                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          153                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            6                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        48500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        48500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.012712                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.012712                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  8083.333333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8083.333333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          298                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          298                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          150                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          150                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1449000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1449000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          448                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          448                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.334821                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.334821                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data         9660                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         9660                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          150                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          150                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1299000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1299000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.334821                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.334821                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data         8660                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         8660                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1324464                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1324464                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       775534                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       775534                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  77001843000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  77001843000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2099998                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2099998                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.369302                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.369302                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 99288.803586                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 99288.803586                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       775534                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       775534                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  76226309000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  76226309000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.369302                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.369302                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 98288.803586                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 98288.803586                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1224164442000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.310139                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           36787557                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2977031                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.357129                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        360349000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.310139                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.947192                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.947192                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         90650536                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        90650536                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1224164442000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          68095205                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     14348500                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     65527538                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        15236500                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         13870405                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             401                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           283                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            684                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7981216                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7981216                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      29664304                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     38430903                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          877                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          877                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     88801539                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    130306725                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       191305                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8929715                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             228229284                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3788864896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5559660608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      8161664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    380931584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9737618752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        32909627                       # Total snoops (count)
system.tol2bus.snoopTraffic                 243338752                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        108985367                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.059956                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.241232                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              102550812     94.10%     94.10% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6334758      5.81%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  99797      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          108985367                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       152152334998                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       65159498511                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       44435728953                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4467391594                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          95789748                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               4670375919500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59709                       # Simulator instruction rate (inst/s)
host_mem_usage                                 704200                       # Number of bytes of host memory used
host_op_rate                                    59774                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 82828.66                       # Real time elapsed on the host
host_tick_rate                               41606509                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4945656100                       # Number of instructions simulated
sim_ops                                    4951040193                       # Number of ops (including micro ops) simulated
sim_seconds                                  3.446211                       # Number of seconds simulated
sim_ticks                                3446211477500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.509536                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              414919149                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           416964208                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         51376888                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        504166945                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1022815                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1033481                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           10666                       # Number of indirect misses.
system.cpu0.branchPred.lookups              536690022                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         7542                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        592014                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         51366841                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 224564427                       # Number of branches committed
system.cpu0.commit.bw_lim_events            101052942                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1780358                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts     1136525445                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1759887202                       # Number of instructions committed
system.cpu0.commit.committedOps            1760479342                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   6694783355                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.262963                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.219939                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   6232552646     93.10%     93.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    163930050      2.45%     95.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     61571484      0.92%     96.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     33685547      0.50%     96.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     27019073      0.40%     97.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     18069767      0.27%     97.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     32811902      0.49%     98.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     24089944      0.36%     98.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8    101052942      1.51%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   6694783355                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 666694197                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1821953                       # Number of function calls committed.
system.cpu0.commit.int_insts               1403339859                       # Number of committed integer instructions.
system.cpu0.commit.loads                    445011736                       # Number of loads committed
system.cpu0.commit.membars                    1182214                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1182793      0.07%      0.07% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       813499442     46.21%     46.28% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6951      0.00%     46.28% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             990      0.00%     46.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd     205616819     11.68%     57.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           562      0.00%     57.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt     112714079      6.40%     64.36% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult     26882688      1.53%     65.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     65.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv      37484353      2.13%     68.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc     37614367      2.14%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      277729491     15.78%     85.93% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1365478      0.08%     86.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead    167874259      9.54%     95.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     78507070      4.46%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1760479342                       # Class of committed instruction
system.cpu0.commit.refs                     525476298                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1759887202                       # Number of Instructions Simulated
system.cpu0.committedOps                   1760479342                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.912253                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.912253                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           5406598038                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                10166                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           329747774                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            3306110548                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               292026048                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                992054793                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              57189070                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                15887                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles            129547404                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  536690022                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                278243279                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   6524092042                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4847360                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          170                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    4096168670                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  34                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          111                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles              114398266                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.077949                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         296123863                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         415941964                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.594930                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        6877415353                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.595755                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.260885                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              4708802628     68.47%     68.47% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1489454244     21.66%     90.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               129014570      1.88%     92.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               313605874      4.56%     96.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                26451530      0.38%     96.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3213827      0.05%     96.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6               161042514      2.34%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                45821200      0.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    8966      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          6877415353                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                784501709                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               662554531                       # number of floating regfile writes
system.cpu0.idleCycles                        7708765                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            57973752                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               324412844                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.387560                       # Inst execution rate
system.cpu0.iew.exec_refs                  1080467410                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  85577535                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             2913828901                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            742310744                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            898411                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         66675380                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           111181904                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2892557496                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            994889875                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         54786484                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2668400489                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              29608325                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            625876843                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              57189070                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            681948515                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     60455478                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         1183307                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          129                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation      6333567                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    297299008                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     30717342                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents       6333567                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect     25826014                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      32147738                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1768229713                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2197487427                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.764609                       # average fanout of values written-back
system.cpu0.iew.wb_producers               1352005207                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.319165                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2211214627                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2714300194                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1140080578                       # number of integer regfile writes
system.cpu0.ipc                              0.255607                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.255607                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1184487      0.04%      0.04% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1138884967     41.82%     41.87% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7285      0.00%     41.87% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1001      0.00%     41.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd          224632444      8.25%     50.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                574      0.00%     50.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt          155040934      5.69%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult          27233915      1.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv           37484353      1.38%     58.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc          41342709      1.52%     59.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     59.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     59.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     59.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     59.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     59.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     59.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     59.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     59.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     59.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     59.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     59.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     59.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     59.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     59.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     59.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     59.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     59.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     59.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     59.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     59.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     59.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     59.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     59.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     59.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     59.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     59.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     59.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     59.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     59.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     59.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     59.70% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           688709651     25.29%     84.99% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1376061      0.05%     85.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      323522493     11.88%     96.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      83766098      3.08%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2723186972                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses             1102537956                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads         2000456279                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    745514920                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes        1538954917                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  273886590                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.100576                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                5809781      2.12%      2.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      2.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      2.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                59396      0.02%      2.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      2.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt               467112      0.17%      2.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                3355      0.00%      2.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      2.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv            190728114     69.64%     71.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc              323327      0.12%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              58556565     21.38%     93.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 5808      0.00%     93.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         17902442      6.54%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite           30690      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1893351119                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads       10626401180                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1451972507                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2492012545                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2889877332                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2723186972                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2680164                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined     1132078157                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued         29181571                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        899806                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    979246887                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   6877415353                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.395961                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.048508                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         5621890127     81.74%     81.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          594623602      8.65%     90.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          266747193      3.88%     94.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          147867065      2.15%     96.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4          147730115      2.15%     98.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           58651762      0.85%     99.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           21040314      0.31%     99.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            9874765      0.14%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            8990410      0.13%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     6877415353                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.395517                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         62096079                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        40517484                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           742310744                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          111181904                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              808458427                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             420312868                       # number of misc regfile writes
system.cpu0.numCycles                      6885124118                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7298958                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             4580467872                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1456069845                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             236124375                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               371399492                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             633214273                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents             49810691                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           4387900691                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            3114380418                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         2600549907                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                990703057                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              14689327                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              57189070                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            877269265                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps              1144480067                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups       1362963751                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      3024936940                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        386597                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              7141                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                680099878                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          7128                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  9490512276                       # The number of ROB reads
system.cpu0.rob.rob_writes                 5977168910                       # The number of ROB writes
system.cpu0.timesIdled                          93850                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1647                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.512845                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              412064558                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           414081778                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         51001583                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        500641551                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1003876                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1006730                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            2854                       # Number of indirect misses.
system.cpu1.branchPred.lookups              532919959                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1562                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        586687                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         50996244                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 223008887                       # Number of branches committed
system.cpu1.commit.bw_lim_events            100370121                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1766127                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts     1128720905                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts          1749128999                       # Number of instructions committed
system.cpu1.commit.committedOps            1749717182                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   6701371390                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.261098                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.215726                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   6242312183     93.15%     93.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    162279177      2.42%     95.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     61113437      0.91%     96.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     33760300      0.50%     96.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4     27201009      0.41%     97.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5     17927018      0.27%     97.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     32326878      0.48%     98.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7     24081267      0.36%     98.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8    100370121      1.50%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   6701371390                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 662872210                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1773615                       # Number of function calls committed.
system.cpu1.commit.int_insts               1394925756                       # Number of committed integer instructions.
system.cpu1.commit.loads                    442266789                       # Number of loads committed
system.cpu1.commit.membars                    1174012                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1174012      0.07%      0.07% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       808447393     46.20%     46.27% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            544      0.00%     46.27% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             384      0.00%     46.27% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd     204065261     11.66%     57.93% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     57.93% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt     112193272      6.41%     64.35% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult     26687136      1.53%     65.87% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     65.87% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv      37484128      2.14%     68.01% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc     37354308      2.13%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      276011983     15.77%     85.92% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1210656      0.07%     85.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead    166841493      9.54%     95.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     78246612      4.47%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total       1749717182                       # Class of committed instruction
system.cpu1.commit.refs                     522310744                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                 1749128999                       # Number of Instructions Simulated
system.cpu1.committedOps                   1749717182                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.935949                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.935949                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           5424762378                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 5370                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           327561067                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts            3284646584                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               288505556                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                983651273                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              56781011                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                11540                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles            129065943                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  532919959                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                276354366                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   6533495460                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              4811113                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    4068867185                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles              113572700                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.077409                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         292484351                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         413068434                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.591020                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        6882766161                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.591324                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.257155                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              4728656872     68.70%     68.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1              1479114609     21.49%     90.19% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               128652825      1.87%     92.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3               311450905      4.53%     96.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                26236907      0.38%     96.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 3199632      0.05%     97.01% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6               159954646      2.32%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                45497594      0.66%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    2171      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          6882766161                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                780251508                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               659152423                       # number of floating regfile writes
system.cpu1.idleCycles                        1716245                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            57572012                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               322039836                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.384931                       # Inst execution rate
system.cpu1.iew.exec_refs                  1072018285                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  85133521                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             2939035211                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            737534755                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            893184                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         66325977                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts           110556984                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts         2874044030                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            986884764                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         54395646                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           2650051317                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              29975749                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            621642850                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              56781011                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            678166127                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     59806763                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1167121                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation      6292424                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads    295267966                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores     30513029                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents       6292424                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect     25645975                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect      31926037                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers               1757003770                       # num instructions consuming a value
system.cpu1.iew.wb_count                   2183750180                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.764930                       # average fanout of values written-back
system.cpu1.iew.wb_producers               1343985536                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.317199                       # insts written-back per cycle
system.cpu1.iew.wb_sent                    2197376798                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              2694939099                       # number of integer regfile reads
system.cpu1.int_regfile_writes             1132437575                       # number of integer regfile writes
system.cpu1.ipc                              0.254068                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.254068                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1175260      0.04%      0.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu           1131307119     41.83%     41.87% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 553      0.00%     41.87% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  384      0.00%     41.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd          223132885      8.25%     50.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     50.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt          154376533      5.71%     55.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult          27035108      1.00%     56.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     56.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv           37484128      1.39%     58.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc          41151510      1.52%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     59.74% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           682699647     25.24%     84.98% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1213448      0.04%     85.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      321383251     11.88%     96.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      83487137      3.09%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            2704446963                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses             1097592809                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads         1990488476                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    741826221                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes        1529328088                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  273266320                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.101043                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                5743238      2.10%      2.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      2.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      2.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                62514      0.02%      2.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      2.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt               486777      0.18%      2.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                3372      0.00%      2.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      2.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv            190803965     69.82%     72.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc              330480      0.12%     72.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     72.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     72.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     72.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     72.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     72.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     72.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     72.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     72.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     72.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     72.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     72.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     72.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     72.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     72.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     72.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     72.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     72.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     72.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     72.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     72.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     72.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     72.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     72.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     72.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     72.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     72.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     72.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     72.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     72.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     72.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     72.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     72.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     72.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     72.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     72.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              57980744     21.22%     93.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   81      0.00%     93.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         17824335      6.52%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite           30814      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses            1878945214                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads       10603334793                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses   1441923959                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       2475333386                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                2871376816                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               2704446963                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2667214                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined     1124326848                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued         28896862                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        901087                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    972397865                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   6882766161                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.392930                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.045024                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         5635837854     81.88%     81.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          590442599      8.58%     90.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          265027081      3.85%     94.31% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3          147156292      2.14%     96.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4          146362846      2.13%     98.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           58304373      0.85%     99.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           20867442      0.30%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            9837967      0.14%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            8929707      0.13%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     6882766161                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.392832                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         61679542                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores        40226140                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           737534755                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores          110556984                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              804223252                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             417784105                       # number of misc regfile writes
system.cpu1.numCycles                      6884482406                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                     7833420                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             4599684120                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps           1447260433                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             235352296                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               367402181                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             632123364                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents             49402469                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           4359423315                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts            3094284767                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands         2583837721                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                982491185                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              14848322                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              56781011                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            876122486                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps              1136577288                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups       1354200696                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups      3005222619                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        285178                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              6355                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                678253592                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          6351                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  9479221034                       # The number of ROB reads
system.cpu1.rob.rob_writes                 5938797574                       # The number of ROB writes
system.cpu1.timesIdled                          18491                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued        332316936                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               351752                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           334638648                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                995                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               7975748                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    479989408                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     957209868                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      8015141                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      2133633                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    199115690                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    174959848                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    398085956                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      177093481                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3446211477500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          475727488                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     11303597                       # Transaction distribution
system.membus.trans_dist::WritebackClean         5161                       # Transaction distribution
system.membus.trans_dist::CleanEvict        465928737                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           781752                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           2885                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3460244                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3455930                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     475727492                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port   1436393286                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total             1436393286                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  31391499264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             31391499264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           566254                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         479972373                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               479972373    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           479972373                       # Request fanout histogram
system.membus.respLayer1.occupancy       2454415142332                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             71.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        1133377520317                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              32.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   3446211477500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 3446211477500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 3446211477500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 3446211477500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3446211477500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   3446211477500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 3446211477500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 3446211477500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 3446211477500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3446211477500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                864                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          432                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    8448368.055556                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   10461494.570991                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          432    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        16000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     36749000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            432                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   3442561782500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3649695000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 3446211477500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    278142763                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       278142763                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    278142763                       # number of overall hits
system.cpu0.icache.overall_hits::total      278142763                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       100516                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        100516                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       100516                       # number of overall misses
system.cpu0.icache.overall_misses::total       100516                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   6340000494                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6340000494                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   6340000494                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6340000494                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    278243279                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    278243279                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    278243279                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    278243279                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000361                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000361                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000361                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000361                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 63074.540312                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 63074.540312                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 63074.540312                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 63074.540312                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         6183                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              127                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    48.685039                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        90166                       # number of writebacks
system.cpu0.icache.writebacks::total            90166                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        10351                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        10351                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        10351                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        10351                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        90165                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        90165                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        90165                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        90165                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5733258494                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5733258494                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5733258494                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5733258494                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000324                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000324                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000324                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000324                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 63586.297277                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 63586.297277                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 63586.297277                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 63586.297277                       # average overall mshr miss latency
system.cpu0.icache.replacements                 90166                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    278142763                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      278142763                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       100516                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       100516                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   6340000494                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6340000494                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    278243279                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    278243279                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000361                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000361                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 63074.540312                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 63074.540312                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        10351                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        10351                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        90165                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        90165                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5733258494                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5733258494                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000324                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000324                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 63586.297277                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 63586.297277                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 3446211477500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          278233210                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            90198                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3084.693785                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        556576724                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       556576724                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 3446211477500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    412314589                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       412314589                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    412314589                       # number of overall hits
system.cpu0.dcache.overall_hits::total      412314589                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    255532066                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     255532066                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    255532066                       # number of overall misses
system.cpu0.dcache.overall_misses::total    255532066                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 22074517632484                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 22074517632484                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 22074517632484                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 22074517632484                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    667846655                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    667846655                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    667846655                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    667846655                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.382621                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.382621                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.382621                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.382621                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 86386.487528                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 86386.487528                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 86386.487528                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 86386.487528                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   3937297806                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1832151                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         62565092                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          29783                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    62.931224                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    61.516671                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     98956789                       # number of writebacks
system.cpu0.dcache.writebacks::total         98956789                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data    156172477                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total    156172477                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data    156172477                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total    156172477                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     99359589                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     99359589                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     99359589                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     99359589                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 10960056374912                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 10960056374912                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 10960056374912                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 10960056374912                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.148776                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.148776                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.148776                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.148776                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 110306.981794                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 110306.981794                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 110306.981794                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 110306.981794                       # average overall mshr miss latency
system.cpu0.dcache.replacements              98956548                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    358999520                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      358999520                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    228978491                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    228978491                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 20223171080500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 20223171080500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    587978011                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    587978011                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.389434                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.389434                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 88319.086182                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 88319.086182                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data    133796792                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total    133796792                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     95181699                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     95181699                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 10706334249000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 10706334249000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.161880                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.161880                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 112483.117674                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 112483.117674                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     53315069                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      53315069                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     26553575                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     26553575                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 1851346551984                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1851346551984                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     79868644                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     79868644                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.332466                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.332466                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 69721.178861                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 69721.178861                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     22375685                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     22375685                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4177890                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4177890                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 253722125912                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 253722125912                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.052310                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.052310                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 60729.728622                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 60729.728622                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3183                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3183                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1092                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1092                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     44609500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     44609500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4275                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4275                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.255439                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.255439                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 40851.190476                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 40851.190476                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1053                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1053                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           39                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           39                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       660500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       660500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.009123                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.009123                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 16935.897436                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16935.897436                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2627                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2627                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1260                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1260                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      6468500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      6468500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3887                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3887                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.324157                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.324157                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5133.730159                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5133.730159                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1260                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1260                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      5208500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      5208500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.324157                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.324157                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4133.730159                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4133.730159                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         3167                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           3167                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       588847                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       588847                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  10503720999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  10503720999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       592014                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       592014                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.994650                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.994650                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 17837.776195                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 17837.776195                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       588847                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       588847                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   9914873999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   9914873999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.994650                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.994650                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 16837.776195                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 16837.776195                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3446211477500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.948727                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          512516673                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         99594403                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.146039                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.948727                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998398                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998398                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1436488033                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1436488033                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3446211477500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               32324                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            13200301                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                5455                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            13155120                       # number of demand (read+write) hits
system.l2.demand_hits::total                 26393200                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              32324                       # number of overall hits
system.l2.overall_hits::.cpu0.data           13200301                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               5455                       # number of overall hits
system.l2.overall_hits::.cpu1.data           13155120                       # number of overall hits
system.l2.overall_hits::total                26393200                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             57840                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          85767053                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             14388                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          85462753                       # number of demand (read+write) misses
system.l2.demand_misses::total              171302034                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            57840                       # number of overall misses
system.l2.overall_misses::.cpu0.data         85767053                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            14388                       # number of overall misses
system.l2.overall_misses::.cpu1.data         85462753                       # number of overall misses
system.l2.overall_misses::total             171302034                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5243157500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 10620970794983                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1296481000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 10603152040860                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     21230662474343                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5243157500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 10620970794983                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1296481000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 10603152040860                       # number of overall miss cycles
system.l2.overall_miss_latency::total    21230662474343                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           90164                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        98967354                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           19843                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        98617873                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            197695234                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          90164                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       98967354                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          19843                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       98617873                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           197695234                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.641498                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.866620                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.725092                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.866605                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.866496                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.641498                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.866620                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.725092                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.866605                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.866496                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 90649.334371                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 123835.090789                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90108.493189                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 124067.522618                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 123937.013348                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 90649.334371                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 123835.090789                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90108.493189                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 124067.522618                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 123937.013348                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           83573476                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   4553942                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      18.351897                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                 302141274                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks            11303594                       # number of writebacks
system.l2.writebacks::total                  11303594                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            302                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        2252163                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            245                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data        2262729                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             4515439                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           302                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       2252163                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           245                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data       2262729                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            4515439                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        57538                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     83514890                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        14143                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     83200024                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         166786595                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        57538                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     83514890                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        14143                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     83200024                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher    319468593                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        486255188                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4647110505                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 9645070507092                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1144114000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 9632742565404                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 19283604297001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4647110505                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 9645070507092                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1144114000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 9632742565404                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 31935724515137                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 51219328812138                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.638148                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.843863                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.712745                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.843661                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.843655                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.638148                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.843863                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.712745                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.843661                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.459620                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 80765.937381                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 115489.232005                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80896.132362                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 115778.122437                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 115618.430228                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 80765.937381                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 115489.232005                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80896.132362                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 115778.122437                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 99965.145917                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105334.256736                       # average overall mshr miss latency
system.l2.replacements                      646716768                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     14408369                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         14408369                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            3                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              3                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks     14408372                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     14408372                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            3                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            3                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks    176892423                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        176892423                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks         5161                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total           5161                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks    176897584                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    176897584                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000029                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000029                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks         5161                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total         5161                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000029                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000029                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher    319468593                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total      319468593                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 31935724515137                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 31935724515137                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 99965.145917                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 99965.145917                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data           22265                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data           22391                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                44656                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data        112940                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data        110202                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             223142                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    795313498                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    827425497                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total   1622738995                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data       135205                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data       132593                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           267798                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.835324                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.831130                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.833247                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7041.911617                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  7508.262073                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7272.225735                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data         8340                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data         8699                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total           17039                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data       104600                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data       101503                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        206103                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data   2573402805                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data   2527913818                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   5101316623                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.773640                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.765523                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.769621                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 24602.321272                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 24904.818754                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 24751.297279                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            55                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           102                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                157                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           32                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           49                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               81                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       269000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       903000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1172000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           87                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          151                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            238                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.367816                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.324503                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.340336                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  8406.250000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 18428.571429                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 14469.135802                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           32                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           46                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           78                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       641000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1162000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1803000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.367816                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.304636                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.327731                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20031.250000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 25260.869565                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 23115.384615                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2109259                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data          2163218                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4272477                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2058574                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1974745                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4033319                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 223823344803                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 223377995330                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  447201340133                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4167833                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      4137963                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8305796                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.493920                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.477226                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.485603                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 108727.373805                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 113117.387475                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 110876.759347                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       288576                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       289734                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           578310                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1769998                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1685011                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3455009                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 188470969307                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 188986002336                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 377456971643                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.424681                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.407208                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.415976                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 106480.893937                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 112157.132705                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 109249.200695                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         32324                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          5455                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              37779                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        57840                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        14388                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            72228                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5243157500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1296481000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6539638500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        90164                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        19843                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         110007                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.641498                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.725092                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.656576                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 90649.334371                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90108.493189                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90541.597441                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          302                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          245                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           547                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        57538                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        14143                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        71681                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4647110505                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1144114000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5791224505                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.638148                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.712745                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.651604                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 80765.937381                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80896.132362                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80791.625466                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     11091042                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     10991902                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          22082944                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     83708479                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     83488008                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       167196487                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 10397147450180                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 10379774045530                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 20776921495710                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     94799521                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     94479910                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     189279431                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.883005                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.883659                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.883332                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 124206.622488                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 124326.526578                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 124266.495478                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      1963587                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data      1972995                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      3936582                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     81744892                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     81515013                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    163259905                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 9456599537785                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 9443756563068                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 18900356100853                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.862292                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.862776                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.862534                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 115684.286888                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 115852.972545                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 115768.510957                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 3446211477500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3446211477500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   697012401                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 646716832                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.077771                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      19.676794                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.004741                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.756441                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.001520                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        8.421285                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    27.139219                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.307450                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000074                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.136819                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.131583                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.424050                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            42                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.656250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.343750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                3760915592                       # Number of tag accesses
system.l2.tags.data_accesses               3760915592                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3446211477500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3682368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    5347638336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        905152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    5328417408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher  19987095552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        30667738816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3682368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       905152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4587520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    723430208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       723430208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          57537                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       83556849                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          14143                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       83256522                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher    312298368                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           479183419                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     11303597                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           11303597                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1068526                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1551744102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           262651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1546166694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   5799729843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            8898971818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1068526                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       262651                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1331178                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      209920434                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            209920434                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      209920434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1068526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1551744102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          262651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1546166694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   5799729843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           9108892251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   9959578.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     57535.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  82823195.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     14143.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  82586293.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples 311422113.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000217075750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       620279                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       620279                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           530498478                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            9413812                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   479183422                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   11308758                       # Number of write requests accepted
system.mem_ctrls.readBursts                 479183422                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 11308758                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                2280143                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1349180                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          27475674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          27810199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          29824737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3          31214187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          31648826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          31754574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          31214580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          30753833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          30089570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          29252760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         29324189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         30866125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         28775025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         29460417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         28734125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         28704458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            615781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            614062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            591276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            626575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            635173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            640492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            615920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            615972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            659379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            616445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           646282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           617244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           616219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           615773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           616564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           616420                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      11.60                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.03                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 25393916972320                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               2384516395000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            34335853453570                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     53247.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                71997.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                350863494                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 9282482                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.57                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.20                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             479183422                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             11308758                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3983133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 5867921                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 8490889                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                11777063                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                15150514                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                18466844                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                21511801                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                24612369                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                27931371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                32682281                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               56266016                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11              112833056                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12               80115098                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13               22408930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14               15914829                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                9785651                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                5856139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                2650580                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 503824                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  94970                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   9313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 293693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 456861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 547916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 598252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 626933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 644272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 653320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 659237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 663883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 674152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 658056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 651825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 648670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 645978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 645180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 646289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 141637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  52810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  20469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   8314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples    126716876                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    245.896378                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   212.275843                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   169.235845                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      6709883      5.30%      5.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     91541270     72.24%     77.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      6425767      5.07%     82.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511     13365415     10.55%     93.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      3465085      2.73%     95.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       825471      0.65%     96.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895      1032915      0.82%     97.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       553374      0.44%     97.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      2797696      2.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total    126716876                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       620279                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     768.852744                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    318.207181                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    755.832891                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        320843     51.73%     51.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         3607      0.58%     52.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767         5724      0.92%     53.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023        19660      3.17%     56.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279        53594      8.64%     65.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535        80670     13.01%     78.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791        71582     11.54%     89.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047        41828      6.74%     96.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303        16596      2.68%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559         4694      0.76%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815         1081      0.17%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071          204      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327           69      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583           58      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839           39      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095           25      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        620279                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       620279                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.056608                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.052689                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.375384                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           602986     97.21%     97.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             5951      0.96%     98.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6986      1.13%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2818      0.45%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1079      0.17%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              344      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              106      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        620279                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            30521809856                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               145929152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               637412928                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             30667739008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            723760512                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      8856.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       184.96                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   8898.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    210.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        70.64                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    69.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  3446211579000                       # Total gap between requests
system.mem_ctrls.avgGap                       7026.03                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3682240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   5300684480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       905152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   5285522752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher  19931015232                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    637412928                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1068489.274103173520                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1538119327.443392515182                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 262651.321867405612                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1533719792.447067022324                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 5783456808.187129020691                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 184960479.692442208529                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        57538                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     83556849                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        14143                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     83256522                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher    312298370                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     11308758                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2257904114                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 6153002093652                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    554636636                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 6152583618511                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 22027455200657                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 86454245116665                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     39241.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     73638.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39216.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     73899.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     70533.37                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7644893.02                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         447171481260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         237677275110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        1679375616660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        26122581720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     272040893280.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1558281102720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      11108489280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       4231777440030                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1227.950597                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   9806778762                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 115076520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 3321328178738                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         457587041940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         243213269310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        1725713773980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        25866410220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     272040893280.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1560401031900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       9323285760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       4294145706390                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1246.048228                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5352776755                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 115076520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 3325782180745                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1104                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          553                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7180019.891501                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   8585767.481688                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          553    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        11000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     56889500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            553                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   3442240926500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   3970551000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 3446211477500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    276332050                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       276332050                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    276332050                       # number of overall hits
system.cpu1.icache.overall_hits::total      276332050                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        22316                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         22316                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        22316                       # number of overall misses
system.cpu1.icache.overall_misses::total        22316                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1565743000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1565743000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1565743000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1565743000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    276354366                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    276354366                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    276354366                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    276354366                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000081                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000081                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000081                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000081                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 70162.349883                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 70162.349883                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 70162.349883                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 70162.349883                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          186                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          186                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        19843                       # number of writebacks
system.cpu1.icache.writebacks::total            19843                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2473                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2473                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2473                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2473                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        19843                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        19843                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        19843                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        19843                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1388086500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1388086500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1388086500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1388086500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000072                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000072                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000072                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000072                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 69953.459658                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 69953.459658                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 69953.459658                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 69953.459658                       # average overall mshr miss latency
system.cpu1.icache.replacements                 19843                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    276332050                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      276332050                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        22316                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        22316                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1565743000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1565743000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    276354366                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    276354366                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000081                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000081                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 70162.349883                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 70162.349883                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2473                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2473                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        19843                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        19843                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1388086500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1388086500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 69953.459658                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 69953.459658                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 3446211477500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          278429820                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            19875                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         14009.047547                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        552728575                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       552728575                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 3446211477500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    408467408                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       408467408                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    408467408                       # number of overall hits
system.cpu1.dcache.overall_hits::total      408467408                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    254995369                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     254995369                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    254995369                       # number of overall misses
system.cpu1.dcache.overall_misses::total    254995369                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 22126662557657                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 22126662557657                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 22126662557657                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 22126662557657                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    663462777                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    663462777                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    663462777                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    663462777                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.384340                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.384340                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.384340                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.384340                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 86772.801578                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 86772.801578                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 86772.801578                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 86772.801578                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   3913461907                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1790335                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         61893574                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          29418                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    63.228889                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    60.858488                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     98589107                       # number of writebacks
system.cpu1.dcache.writebacks::total         98589107                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data    155989684                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total    155989684                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data    155989684                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total    155989684                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     99005685                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     99005685                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     99005685                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     99005685                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 10941804188828                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 10941804188828                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 10941804188828                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 10941804188828                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.149226                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.149226                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.149226                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.149226                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 110516.928284                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 110516.928284                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 110516.928284                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 110516.928284                       # average overall mshr miss latency
system.cpu1.dcache.replacements              98589015                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    356006840                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      356006840                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    228002849                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    228002849                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 20218241031500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 20218241031500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    584009689                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    584009689                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.390409                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.390409                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 88675.387699                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 88675.387699                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data    133142885                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total    133142885                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     94859964                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     94859964                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 10687902802000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 10687902802000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.162429                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.162429                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 112670.323193                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 112670.323193                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     52460568                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      52460568                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     26992520                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     26992520                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 1908421526157                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 1908421526157                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     79453088                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     79453088                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.339729                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.339729                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 70701.865782                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 70701.865782                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data     22846799                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total     22846799                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      4145721                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      4145721                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 253901386828                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 253901386828                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.052178                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.052178                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 61244.205008                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 61244.205008                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         3782                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         3782                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          879                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          879                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     37612500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     37612500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         4661                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         4661                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.188586                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.188586                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 42790.102389                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 42790.102389                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          730                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          730                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          149                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          149                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      1628500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1628500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.031967                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.031967                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 10929.530201                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10929.530201                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         2259                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2259                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1785                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1785                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      9737000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      9737000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         4044                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         4044                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.441395                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.441395                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5454.901961                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5454.901961                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1783                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1783                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      7954000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      7954000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.440900                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.440900                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4461.020752                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4461.020752                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         2028                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           2028                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       584659                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       584659                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  10470731000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  10470731000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       586687                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       586687                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.996543                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.996543                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 17909.124806                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 17909.124806                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       584658                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       584658                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   9886072000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   9886072000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.996542                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.996542                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 16909.153727                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 16909.153727                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3446211477500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.939501                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          508301930                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         99238787                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.122009                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.939501                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998109                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998109                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       1427355094                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      1427355094                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3446211477500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         190156679                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     25711966                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    183246396                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       635414370                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        510326621                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             940                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          826933                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          3043                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         829976                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8786790                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8786790                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        110009                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    190046671                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       270496                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    298071732                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        59529                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    296990666                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             595392423                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     11541120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side  12667136512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2539904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side  12621242688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            25302460224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                      1158855701                       # Total snoops (count)
system.tol2bus.snoopTraffic                 803377280                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples       1357088082                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.138744                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.350198                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0             1170934279     86.28%     86.28% # Request fanout histogram
system.tol2bus.snoop_fanout::1              184020169     13.56%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::2                2133633      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total         1357088082                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       397023916407                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      149787587672                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         135407183                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy      149240764349                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          29897733                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy          1410851                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
