#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Wed Apr 25 22:41:41 2018
# Process ID: 30988
# Current directory: H:/dev/CSASA/bch_fpga_2/bch_fpga_2.runs/impl_1
# Command line: vivado.exe -log system_axo_axi_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source system_axo_axi_wrapper.tcl -notrace
# Log file: H:/dev/CSASA/bch_fpga_2/bch_fpga_2.runs/impl_1/system_axo_axi_wrapper.vdi
# Journal file: H:/dev/CSASA/bch_fpga_2/bch_fpga_2.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source system_axo_axi_wrapper.tcl -notrace
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2017.3/data/boards/board_files/zybo-z7-10/board.xml, Invalid xml file C:/Xilinx/Vivado/2017.3/data/boards/board_files/zybo-z7-10/board.xml: equal sign expected
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/dev/CSASA/ip/ANDXOR_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 281.301 ; gain = 34.953
Command: link_design -top system_axo_axi_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'h:/dev/CSASA/bch_fpga_2/bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ip/system_axo_axi_ANDXOR_0_1/system_axo_axi_ANDXOR_0_1.dcp' for cell 'system_axo_axi_i/ANDXOR_0'
INFO: [Project 1-454] Reading design checkpoint 'h:/dev/CSASA/bch_fpga_2/bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ip/system_axo_axi_axi_bram_ctrl_0_0/system_axo_axi_axi_bram_ctrl_0_0.dcp' for cell 'system_axo_axi_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'h:/dev/CSASA/bch_fpga_2/bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ip/system_axo_axi_axi_bram_ctrl_0_bram_2/system_axo_axi_axi_bram_ctrl_0_bram_2.dcp' for cell 'system_axo_axi_i/axi_bram_ctrl_0_bram'
INFO: [Project 1-454] Reading design checkpoint 'h:/dev/CSASA/bch_fpga_2/bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ip/system_axo_axi_axi_smc_1/system_axo_axi_axi_smc_1.dcp' for cell 'system_axo_axi_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'h:/dev/CSASA/bch_fpga_2/bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ip/system_axo_axi_processing_system7_0_0/system_axo_axi_processing_system7_0_0.dcp' for cell 'system_axo_axi_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'h:/dev/CSASA/bch_fpga_2/bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ip/system_axo_axi_rst_ps7_0_50M_1/system_axo_axi_rst_ps7_0_50M_1.dcp' for cell 'system_axo_axi_i/rst_ps7_0_50M'
INFO: [Netlist 29-17] Analyzing 155 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [h:/dev/CSASA/bch_fpga_2/bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ip/system_axo_axi_processing_system7_0_0/system_axo_axi_processing_system7_0_0.xdc] for cell 'system_axo_axi_i/processing_system7_0/inst'
Finished Parsing XDC File [h:/dev/CSASA/bch_fpga_2/bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ip/system_axo_axi_processing_system7_0_0/system_axo_axi_processing_system7_0_0.xdc] for cell 'system_axo_axi_i/processing_system7_0/inst'
Parsing XDC File [h:/dev/CSASA/bch_fpga_2/bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ip/system_axo_axi_axi_smc_1/bd_0/ip/ip_1/bd_470a_psr_aclk_0_board.xdc] for cell 'system_axo_axi_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [h:/dev/CSASA/bch_fpga_2/bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ip/system_axo_axi_axi_smc_1/bd_0/ip/ip_1/bd_470a_psr_aclk_0_board.xdc] for cell 'system_axo_axi_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [h:/dev/CSASA/bch_fpga_2/bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ip/system_axo_axi_axi_smc_1/bd_0/ip/ip_1/bd_470a_psr_aclk_0.xdc] for cell 'system_axo_axi_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [h:/dev/CSASA/bch_fpga_2/bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ip/system_axo_axi_axi_smc_1/bd_0/ip/ip_1/bd_470a_psr_aclk_0.xdc] for cell 'system_axo_axi_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [h:/dev/CSASA/bch_fpga_2/bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ip/system_axo_axi_rst_ps7_0_50M_1/system_axo_axi_rst_ps7_0_50M_1_board.xdc] for cell 'system_axo_axi_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [h:/dev/CSASA/bch_fpga_2/bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ip/system_axo_axi_rst_ps7_0_50M_1/system_axo_axi_rst_ps7_0_50M_1_board.xdc] for cell 'system_axo_axi_i/rst_ps7_0_50M/U0'
Parsing XDC File [h:/dev/CSASA/bch_fpga_2/bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ip/system_axo_axi_rst_ps7_0_50M_1/system_axo_axi_rst_ps7_0_50M_1.xdc] for cell 'system_axo_axi_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [h:/dev/CSASA/bch_fpga_2/bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ip/system_axo_axi_rst_ps7_0_50M_1/system_axo_axi_rst_ps7_0_50M_1.xdc] for cell 'system_axo_axi_i/rst_ps7_0_50M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'system_axo_axi_wrapper'...
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 92 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 92 instances

16 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 624.656 ; gain = 343.355
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.576 . Memory (MB): peak = 630.230 ; gain = 5.574
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 23 inverter(s) to 132 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 25accd1d4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.880 . Memory (MB): peak = 1085.363 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 26 cells and removed 93 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 24af3dac4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1085.363 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 28 cells and removed 317 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 217d80714

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1085.363 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 730 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 217d80714

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1085.363 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 217d80714

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1085.363 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1085.363 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1a54f7701

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1085.363 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=13.734 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 21e4c532a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1270.910 ; gain = 0.000
Ending Power Optimization Task | Checksum: 21e4c532a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1270.910 ; gain = 185.547
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1270.910 ; gain = 646.254
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.725 . Memory (MB): peak = 1270.910 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'H:/dev/CSASA/bch_fpga_2/bch_fpga_2.runs/impl_1/system_axo_axi_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file system_axo_axi_wrapper_drc_opted.rpt -pb System_wrapper_drc_opted.pb -rpx System_wrapper_drc_opted.rpx
Command: report_drc -file system_axo_axi_wrapper_drc_opted.rpt -pb System_wrapper_drc_opted.pb -rpx System_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file H:/dev/CSASA/bch_fpga_2/bch_fpga_2.runs/impl_1/system_axo_axi_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1270.910 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 14f22e885

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1270.910 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1270.910 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 169f60545

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1270.910 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 200898846

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1270.910 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 200898846

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1270.910 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 200898846

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1270.910 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: a864e1f2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1270.910 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: a864e1f2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1270.910 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: ee59460c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1270.910 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b354fc46

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1270.910 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 150031ae7

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1270.910 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 17f950c01

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1270.910 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 12308f439

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 1270.910 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 12308f439

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 1270.910 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 12308f439

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 1270.910 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 194d02da2

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 194d02da2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 1270.910 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=12.916. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1ec2f1ee7

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 1270.910 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1ec2f1ee7

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1270.910 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ec2f1ee7

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1270.910 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1ec2f1ee7

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1270.910 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1d9102932

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1270.910 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d9102932

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1270.910 ; gain = 0.000
Ending Placer Task | Checksum: 11463f742

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1270.910 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1270.910 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1270.910 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'H:/dev/CSASA/bch_fpga_2/bch_fpga_2.runs/impl_1/system_axo_axi_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1270.910 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file system_axo_axi_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1270.910 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file system_axo_axi_wrapper_utilization_placed.rpt -pb System_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.108 . Memory (MB): peak = 1270.910 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -file system_axo_axi_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1270.910 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 703e77a0 ConstDB: 0 ShapeSum: a4257fa2 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 116a41f2a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1270.910 ; gain = 0.000
Post Restoration Checksum: NetGraph: 93d2bc5a NumContArr: 82d162d0 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 116a41f2a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1270.910 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 116a41f2a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1270.910 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 116a41f2a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1270.910 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2251d76c4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1270.910 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.171 | TNS=0.000  | WHS=-0.295 | THS=-365.258|

Phase 2 Router Initialization | Checksum: 2863fcb73

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1270.910 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1c76cd5d1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1270.910 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 698
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.698 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1644bfc82

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 1270.910 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.698 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1f6b221e0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 1270.910 ; gain = 0.000

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.698 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 203ffc08e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1270.910 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 203ffc08e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1270.910 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 203ffc08e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1270.910 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 203ffc08e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1270.910 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 203ffc08e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1270.910 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 21c138bc9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1270.910 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.813 | TNS=0.000  | WHS=0.025  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1cbbde1b0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1270.910 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 1cbbde1b0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1270.910 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.97734 %
  Global Horizontal Routing Utilization  = 4.11696 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 16841cc58

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1270.910 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16841cc58

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1270.910 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 126a0e3e0

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 1270.910 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=11.813 | TNS=0.000  | WHS=0.025  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 126a0e3e0

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 1270.910 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 1270.910 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 1270.910 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1270.910 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'H:/dev/CSASA/bch_fpga_2/bch_fpga_2.runs/impl_1/system_axo_axi_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1270.910 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file system_axo_axi_wrapper_drc_routed.rpt -pb System_wrapper_drc_routed.pb -rpx System_wrapper_drc_routed.rpx
Command: report_drc -file system_axo_axi_wrapper_drc_routed.rpt -pb System_wrapper_drc_routed.pb -rpx System_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file H:/dev/CSASA/bch_fpga_2/bch_fpga_2.runs/impl_1/system_axo_axi_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file system_axo_axi_wrapper_methodology_drc_routed.rpt -pb System_wrapper_methodology_drc_routed.pb -rpx System_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file system_axo_axi_wrapper_methodology_drc_routed.rpt -pb System_wrapper_methodology_drc_routed.pb -rpx System_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file H:/dev/CSASA/bch_fpga_2/bch_fpga_2.runs/impl_1/system_axo_axi_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file system_axo_axi_wrapper_power_routed.rpt -pb System_wrapper_power_summary_routed.pb -rpx System_wrapper_power_routed.rpx
Command: report_power -file system_axo_axi_wrapper_power_routed.rpt -pb System_wrapper_power_summary_routed.pb -rpx System_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
87 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file system_axo_axi_wrapper_route_status.rpt -pb System_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -file system_axo_axi_wrapper_timing_summary_routed.rpt -warn_on_violation  -rpx System_wrapper_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_axo_axi_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_axo_axi_wrapper_clock_utilization_routed.rpt
INFO: [Common 17-206] Exiting Vivado at Wed Apr 25 22:43:44 2018...
