Time resolution is 1 ps
$finish called at time : 115 ns : File "C:/FPGA_lab/lab/mealy_overlapping/mealy_overlapping.srcs/sim_1/new/tb.v" Line 42
