<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Hardware Abstraction Layer (HAL)</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen_style.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="http://www.cypress.com/"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Hardware Abstraction Layer (HAL)</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__group__hal__impl__pin__package__ccg7s__40__qfn.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">CCG7S 40-QFN<div class="ingroups"><a class="el" href="group__group__hal__impl.html">CAT2 (PMG/PSoCâ„¢ 4) Implementation Specific</a> &raquo; <a class="el" href="group__group__hal__impl__pin__package.html">Pins</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">General Description</h2>
<p>Pin definitions and connections specific to the CCG7S 40-QFN package. </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:structcyhal__resource__pin__mapping__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a></td></tr>
<tr class="memdesc:structcyhal__resource__pin__mapping__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">Represents an association between a pin and a resource.  <a href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">More...</a><br /></td></tr>
<tr class="separator:structcyhal__resource__pin__mapping__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gadbcb21726bedc8b2e4f1bb2e0235035d"><td class="memItemLeft" align="right" valign="top"><a id="gadbcb21726bedc8b2e4f1bb2e0235035d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#gadbcb21726bedc8b2e4f1bb2e0235035d">CYHAL_GET_GPIO</a>(port,  pin)&#160;&#160;&#160;((((uint8_t)(port)) &lt;&lt; 3U) + ((uint8_t)(pin)))</td></tr>
<tr class="memdesc:gadbcb21726bedc8b2e4f1bb2e0235035d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets a pin definition from the provided port and pin numbers. <br /></td></tr>
<tr class="separator:gadbcb21726bedc8b2e4f1bb2e0235035d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0af2ee8c5a2a2e6661962b368d1f2ba"><td class="memItemLeft" align="right" valign="top"><a id="gae0af2ee8c5a2a2e6661962b368d1f2ba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#gae0af2ee8c5a2a2e6661962b368d1f2ba">CYHAL_GET_PIN</a>(pin)&#160;&#160;&#160;((uint8_t)(((uint8_t)pin) &amp; 0x07U))</td></tr>
<tr class="memdesc:gae0af2ee8c5a2a2e6661962b368d1f2ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro that, given a gpio, will extract the pin number. <br /></td></tr>
<tr class="separator:gae0af2ee8c5a2a2e6661962b368d1f2ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga015f256578abd5638668ff19b9dc89d5"><td class="memItemLeft" align="right" valign="top"><a id="ga015f256578abd5638668ff19b9dc89d5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga015f256578abd5638668ff19b9dc89d5">CYHAL_GET_PORT</a>(pin)&#160;&#160;&#160;((uint8_t)((((uint8_t)pin) &gt;&gt; 3U) &amp; 0x1FU))</td></tr>
<tr class="memdesc:ga015f256578abd5638668ff19b9dc89d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro that, given a gpio, will extract the port number. <br /></td></tr>
<tr class="separator:ga015f256578abd5638668ff19b9dc89d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f1e57c337249f128bb40cb56aef119d"><td class="memItemLeft" align="right" valign="top"><a id="ga8f1e57c337249f128bb40cb56aef119d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga8f1e57c337249f128bb40cb56aef119d">CYHAL_PIN_MAP_DRIVE_MODE_PASS_DSI_SAR_DATA</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga8f1e57c337249f128bb40cb56aef119d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for pass_dsi_sar_data. <br /></td></tr>
<tr class="separator:ga8f1e57c337249f128bb40cb56aef119d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5d956a5ef1727ffe6af0c4e9b987742"><td class="memItemLeft" align="right" valign="top"><a id="gad5d956a5ef1727ffe6af0c4e9b987742"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#gad5d956a5ef1727ffe6af0c4e9b987742">CYHAL_PIN_MAP_DRIVE_MODE_PASS_DSI_SAR_DATA_VALID</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gad5d956a5ef1727ffe6af0c4e9b987742"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for pass_dsi_sar_data_valid. <br /></td></tr>
<tr class="separator:gad5d956a5ef1727ffe6af0c4e9b987742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5f6cabd257d78e6ba2680b3c7d0a8a1"><td class="memItemLeft" align="right" valign="top"><a id="gaf5f6cabd257d78e6ba2680b3c7d0a8a1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#gaf5f6cabd257d78e6ba2680b3c7d0a8a1">CYHAL_PIN_MAP_DRIVE_MODE_PASS_DSI_SAR_SAMPLE_DONE</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gaf5f6cabd257d78e6ba2680b3c7d0a8a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for pass_dsi_sar_sample_done. <br /></td></tr>
<tr class="separator:gaf5f6cabd257d78e6ba2680b3c7d0a8a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19718a5299b2fd94367be319f480bee2"><td class="memItemLeft" align="right" valign="top"><a id="ga19718a5299b2fd94367be319f480bee2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga19718a5299b2fd94367be319f480bee2">CYHAL_PIN_MAP_DRIVE_MODE_PASS_SAR_EXT_VREF0</a>&#160;&#160;&#160;(CY_GPIO_DM_ANALOG)</td></tr>
<tr class="memdesc:ga19718a5299b2fd94367be319f480bee2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for pass_sar_ext_vref0. <br /></td></tr>
<tr class="separator:ga19718a5299b2fd94367be319f480bee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad483efc127fd4b98245c7e50b6fb887f"><td class="memItemLeft" align="right" valign="top"><a id="gad483efc127fd4b98245c7e50b6fb887f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#gad483efc127fd4b98245c7e50b6fb887f">CYHAL_PIN_MAP_DRIVE_MODE_PASS_SAR_EXT_VREF1</a>&#160;&#160;&#160;(CY_GPIO_DM_ANALOG)</td></tr>
<tr class="memdesc:gad483efc127fd4b98245c7e50b6fb887f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for pass_sar_ext_vref1. <br /></td></tr>
<tr class="separator:gad483efc127fd4b98245c7e50b6fb887f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4a0b9678341c62534d22b954a825e8a"><td class="memItemLeft" align="right" valign="top"><a id="gaa4a0b9678341c62534d22b954a825e8a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#gaa4a0b9678341c62534d22b954a825e8a">CYHAL_PIN_MAP_DRIVE_MODE_PASS_SARMUX_PADS</a>&#160;&#160;&#160;(CY_GPIO_DM_ANALOG)</td></tr>
<tr class="memdesc:gaa4a0b9678341c62534d22b954a825e8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for pass_sarmux_pads. <br /></td></tr>
<tr class="separator:gaa4a0b9678341c62534d22b954a825e8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98d9c1b248e811afa724ed240b1d894f"><td class="memItemLeft" align="right" valign="top"><a id="ga98d9c1b248e811afa724ed240b1d894f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga98d9c1b248e811afa724ed240b1d894f">CYHAL_PIN_MAP_DRIVE_MODE_PASS_TR_SAR_OUT</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga98d9c1b248e811afa724ed240b1d894f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for pass_tr_sar_out. <br /></td></tr>
<tr class="separator:ga98d9c1b248e811afa724ed240b1d894f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa02073e8f6e8a250aeb851a5976eb92c"><td class="memItemLeft" align="right" valign="top"><a id="gaa02073e8f6e8a250aeb851a5976eb92c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#gaa02073e8f6e8a250aeb851a5976eb92c">CYHAL_PIN_MAP_DRIVE_MODE_SCB_I2C_SCL</a>&#160;&#160;&#160;(CY_GPIO_DM_OD_DRIVESLOW)</td></tr>
<tr class="memdesc:gaa02073e8f6e8a250aeb851a5976eb92c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_i2c_scl. <br /></td></tr>
<tr class="separator:gaa02073e8f6e8a250aeb851a5976eb92c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf36de7401e064efcc2b803c835bbd94f"><td class="memItemLeft" align="right" valign="top"><a id="gaf36de7401e064efcc2b803c835bbd94f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#gaf36de7401e064efcc2b803c835bbd94f">CYHAL_PIN_MAP_DRIVE_MODE_SCB_I2C_SDA</a>&#160;&#160;&#160;(CY_GPIO_DM_OD_DRIVESLOW)</td></tr>
<tr class="memdesc:gaf36de7401e064efcc2b803c835bbd94f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_i2c_sda. <br /></td></tr>
<tr class="separator:gaf36de7401e064efcc2b803c835bbd94f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa74b19db04790a5988f287e7b343f599"><td class="memItemLeft" align="right" valign="top"><a id="gaa74b19db04790a5988f287e7b343f599"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#gaa74b19db04790a5988f287e7b343f599">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_M_CLK</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gaa74b19db04790a5988f287e7b343f599"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_clk. <br /></td></tr>
<tr class="separator:gaa74b19db04790a5988f287e7b343f599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd51be129e3d547477caa66ba0c6bf66"><td class="memItemLeft" align="right" valign="top"><a id="gafd51be129e3d547477caa66ba0c6bf66"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#gafd51be129e3d547477caa66ba0c6bf66">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_M_MISO</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:gafd51be129e3d547477caa66ba0c6bf66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_miso. <br /></td></tr>
<tr class="separator:gafd51be129e3d547477caa66ba0c6bf66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55ca1d04c27a976fa5941c416473b20b"><td class="memItemLeft" align="right" valign="top"><a id="ga55ca1d04c27a976fa5941c416473b20b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga55ca1d04c27a976fa5941c416473b20b">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_M_MOSI</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga55ca1d04c27a976fa5941c416473b20b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_mosi. <br /></td></tr>
<tr class="separator:ga55ca1d04c27a976fa5941c416473b20b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86eeebaf595ecbf4d449c74122dd8b42"><td class="memItemLeft" align="right" valign="top"><a id="ga86eeebaf595ecbf4d449c74122dd8b42"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga86eeebaf595ecbf4d449c74122dd8b42">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_M_SELECT0</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga86eeebaf595ecbf4d449c74122dd8b42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_select0. <br /></td></tr>
<tr class="separator:ga86eeebaf595ecbf4d449c74122dd8b42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4063871044d7a566b58b5b0955b56d55"><td class="memItemLeft" align="right" valign="top"><a id="ga4063871044d7a566b58b5b0955b56d55"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga4063871044d7a566b58b5b0955b56d55">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_S_CLK</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga4063871044d7a566b58b5b0955b56d55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_clk. <br /></td></tr>
<tr class="separator:ga4063871044d7a566b58b5b0955b56d55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b6f3b9a4229f16e16191644d7a021ec"><td class="memItemLeft" align="right" valign="top"><a id="ga2b6f3b9a4229f16e16191644d7a021ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga2b6f3b9a4229f16e16191644d7a021ec">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_S_MISO</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga2b6f3b9a4229f16e16191644d7a021ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_miso. <br /></td></tr>
<tr class="separator:ga2b6f3b9a4229f16e16191644d7a021ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8e3a1c1ca5ed736ce59dbf11547e6ce"><td class="memItemLeft" align="right" valign="top"><a id="gac8e3a1c1ca5ed736ce59dbf11547e6ce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#gac8e3a1c1ca5ed736ce59dbf11547e6ce">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_S_MOSI</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:gac8e3a1c1ca5ed736ce59dbf11547e6ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_mosi. <br /></td></tr>
<tr class="separator:gac8e3a1c1ca5ed736ce59dbf11547e6ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9574bec687f52f612c85880c0285787c"><td class="memItemLeft" align="right" valign="top"><a id="ga9574bec687f52f612c85880c0285787c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga9574bec687f52f612c85880c0285787c">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_S_SELECT0</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga9574bec687f52f612c85880c0285787c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_select0. <br /></td></tr>
<tr class="separator:ga9574bec687f52f612c85880c0285787c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25dd33bcc5f3fba5b23fb4d5d056e476"><td class="memItemLeft" align="right" valign="top"><a id="ga25dd33bcc5f3fba5b23fb4d5d056e476"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga25dd33bcc5f3fba5b23fb4d5d056e476">CYHAL_PIN_MAP_DRIVE_MODE_SCB_UART_CTS</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga25dd33bcc5f3fba5b23fb4d5d056e476"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_uart_cts. <br /></td></tr>
<tr class="separator:ga25dd33bcc5f3fba5b23fb4d5d056e476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bfa51d83fd3fd131ff45de5d68c5c9e"><td class="memItemLeft" align="right" valign="top"><a id="ga9bfa51d83fd3fd131ff45de5d68c5c9e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga9bfa51d83fd3fd131ff45de5d68c5c9e">CYHAL_PIN_MAP_DRIVE_MODE_SCB_UART_RTS</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga9bfa51d83fd3fd131ff45de5d68c5c9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_uart_rts. <br /></td></tr>
<tr class="separator:ga9bfa51d83fd3fd131ff45de5d68c5c9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54e48d58c2a0ca7b205fa0868a41844c"><td class="memItemLeft" align="right" valign="top"><a id="ga54e48d58c2a0ca7b205fa0868a41844c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga54e48d58c2a0ca7b205fa0868a41844c">CYHAL_PIN_MAP_DRIVE_MODE_SCB_UART_RX</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga54e48d58c2a0ca7b205fa0868a41844c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_uart_rx. <br /></td></tr>
<tr class="separator:ga54e48d58c2a0ca7b205fa0868a41844c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90d6cd790e46fac220149ced8a6cf67d"><td class="memItemLeft" align="right" valign="top"><a id="ga90d6cd790e46fac220149ced8a6cf67d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga90d6cd790e46fac220149ced8a6cf67d">CYHAL_PIN_MAP_DRIVE_MODE_SCB_UART_TX</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga90d6cd790e46fac220149ced8a6cf67d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_uart_tx. <br /></td></tr>
<tr class="separator:ga90d6cd790e46fac220149ced8a6cf67d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae412e083c2cc451e231e97921df65207"><td class="memItemLeft" align="right" valign="top"><a id="gae412e083c2cc451e231e97921df65207"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#gae412e083c2cc451e231e97921df65207">CYHAL_PIN_MAP_DRIVE_MODE_TCPWM_LINE</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gae412e083c2cc451e231e97921df65207"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for tcpwm_line. <br /></td></tr>
<tr class="separator:gae412e083c2cc451e231e97921df65207"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9cedd584a00657cbd6498e9ce1617ab"><td class="memItemLeft" align="right" valign="top"><a id="gaa9cedd584a00657cbd6498e9ce1617ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#gaa9cedd584a00657cbd6498e9ce1617ab">CYHAL_PIN_MAP_DRIVE_MODE_TCPWM_TR_COMPARE_MATCH</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gaa9cedd584a00657cbd6498e9ce1617ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for tcpwm_tr_compare_match. <br /></td></tr>
<tr class="separator:gaa9cedd584a00657cbd6498e9ce1617ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fa96d027cccf8a49dfed175368f47aa"><td class="memItemLeft" align="right" valign="top"><a id="ga5fa96d027cccf8a49dfed175368f47aa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga5fa96d027cccf8a49dfed175368f47aa">CYHAL_PIN_MAP_DRIVE_MODE_TCPWM_TR_IN</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga5fa96d027cccf8a49dfed175368f47aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for tcpwm_tr_in. <br /></td></tr>
<tr class="separator:ga5fa96d027cccf8a49dfed175368f47aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3858b5fb046ce548167e5c1b9ca4b589"><td class="memItemLeft" align="right" valign="top"><a id="ga3858b5fb046ce548167e5c1b9ca4b589"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga3858b5fb046ce548167e5c1b9ca4b589">CYHAL_PIN_MAP_DRIVE_MODE_TCPWM_TR_OVERFLOW</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga3858b5fb046ce548167e5c1b9ca4b589"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for tcpwm_tr_overflow. <br /></td></tr>
<tr class="separator:ga3858b5fb046ce548167e5c1b9ca4b589"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f584caabe27ebb419c001b05a250838"><td class="memItemLeft" align="right" valign="top"><a id="ga7f584caabe27ebb419c001b05a250838"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga7f584caabe27ebb419c001b05a250838">CYHAL_PIN_MAP_DRIVE_MODE_USBPD_ADC_CMP_OUT_GPIO</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga7f584caabe27ebb419c001b05a250838"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usbpd_adc_cmp_out_gpio. <br /></td></tr>
<tr class="separator:ga7f584caabe27ebb419c001b05a250838"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a8c5b404ea672c652cb4d7d81e8f45c"><td class="memItemLeft" align="right" valign="top"><a id="ga7a8c5b404ea672c652cb4d7d81e8f45c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga7a8c5b404ea672c652cb4d7d81e8f45c">CYHAL_PIN_MAP_DRIVE_MODE_USBPD_AFC_TX_DATA</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga7a8c5b404ea672c652cb4d7d81e8f45c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usbpd_afc_tx_data. <br /></td></tr>
<tr class="separator:ga7a8c5b404ea672c652cb4d7d81e8f45c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dfba3dc0f1326171a2b6a2b2387b69a"><td class="memItemLeft" align="right" valign="top"><a id="ga4dfba3dc0f1326171a2b6a2b2387b69a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga4dfba3dc0f1326171a2b6a2b2387b69a">CYHAL_PIN_MAP_DRIVE_MODE_USBPD_AFC_TX_DATA_EN</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga4dfba3dc0f1326171a2b6a2b2387b69a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usbpd_afc_tx_data_en. <br /></td></tr>
<tr class="separator:ga4dfba3dc0f1326171a2b6a2b2387b69a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9622717166aea0efd7c008e6d90d7ef3"><td class="memItemLeft" align="right" valign="top"><a id="ga9622717166aea0efd7c008e6d90d7ef3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga9622717166aea0efd7c008e6d90d7ef3">CYHAL_PIN_MAP_DRIVE_MODE_USBPD_EXT_HS1</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga9622717166aea0efd7c008e6d90d7ef3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usbpd_ext_hs1. <br /></td></tr>
<tr class="separator:ga9622717166aea0efd7c008e6d90d7ef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga016f74b50e806ee92729ea6905a9ce5c"><td class="memItemLeft" align="right" valign="top"><a id="ga016f74b50e806ee92729ea6905a9ce5c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga016f74b50e806ee92729ea6905a9ce5c">CYHAL_PIN_MAP_DRIVE_MODE_USBPD_EXT_HS2</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga016f74b50e806ee92729ea6905a9ce5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usbpd_ext_hs2. <br /></td></tr>
<tr class="separator:ga016f74b50e806ee92729ea6905a9ce5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf82ba2cb07f50772182c1f14c67cf17"><td class="memItemLeft" align="right" valign="top"><a id="gabf82ba2cb07f50772182c1f14c67cf17"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#gabf82ba2cb07f50772182c1f14c67cf17">CYHAL_PIN_MAP_DRIVE_MODE_USBPD_EXT_HSRCP</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gabf82ba2cb07f50772182c1f14c67cf17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usbpd_ext_hsrcp. <br /></td></tr>
<tr class="separator:gabf82ba2cb07f50772182c1f14c67cf17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae064e10e156f5d8080a86848311b52dc"><td class="memItemLeft" align="right" valign="top"><a id="gae064e10e156f5d8080a86848311b52dc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#gae064e10e156f5d8080a86848311b52dc">CYHAL_PIN_MAP_DRIVE_MODE_USBPD_EXT_LS1</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gae064e10e156f5d8080a86848311b52dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usbpd_ext_ls1. <br /></td></tr>
<tr class="separator:gae064e10e156f5d8080a86848311b52dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf652c71b190637df9b48390d81657ea"><td class="memItemLeft" align="right" valign="top"><a id="gaaf652c71b190637df9b48390d81657ea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#gaaf652c71b190637df9b48390d81657ea">CYHAL_PIN_MAP_DRIVE_MODE_USBPD_EXT_LS2</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gaaf652c71b190637df9b48390d81657ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usbpd_ext_ls2. <br /></td></tr>
<tr class="separator:gaaf652c71b190637df9b48390d81657ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4c735c98433ffe7256b22ba1e5692f8"><td class="memItemLeft" align="right" valign="top"><a id="gad4c735c98433ffe7256b22ba1e5692f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#gad4c735c98433ffe7256b22ba1e5692f8">CYHAL_PIN_MAP_DRIVE_MODE_USBPD_EXT_LSZCD</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gad4c735c98433ffe7256b22ba1e5692f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usbpd_ext_lszcd. <br /></td></tr>
<tr class="separator:gad4c735c98433ffe7256b22ba1e5692f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga526121d6170be0c3f8b275e8df12163c"><td class="memItemLeft" align="right" valign="top"><a id="ga526121d6170be0c3f8b275e8df12163c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga526121d6170be0c3f8b275e8df12163c">CYHAL_PIN_MAP_DRIVE_MODE_USBPD_EXT_PWM_OUT</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga526121d6170be0c3f8b275e8df12163c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usbpd_ext_pwm_out. <br /></td></tr>
<tr class="separator:ga526121d6170be0c3f8b275e8df12163c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2312bcb928c810212b0e9612b80daa59"><td class="memItemLeft" align="right" valign="top"><a id="ga2312bcb928c810212b0e9612b80daa59"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga2312bcb928c810212b0e9612b80daa59">CYHAL_PIN_MAP_DRIVE_MODE_USBPD_EXT_RST_SW1</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga2312bcb928c810212b0e9612b80daa59"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usbpd_ext_rst_sw1. <br /></td></tr>
<tr class="separator:ga2312bcb928c810212b0e9612b80daa59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad621bb134fba614e9c7a732780ffb4b9"><td class="memItemLeft" align="right" valign="top"><a id="gad621bb134fba614e9c7a732780ffb4b9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#gad621bb134fba614e9c7a732780ffb4b9">CYHAL_PIN_MAP_DRIVE_MODE_USBPD_EXT_SCAP_RST</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gad621bb134fba614e9c7a732780ffb4b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usbpd_ext_scap_rst. <br /></td></tr>
<tr class="separator:gad621bb134fba614e9c7a732780ffb4b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f3e34e87d1eaee8e6916692a1c79971"><td class="memItemLeft" align="right" valign="top"><a id="ga8f3e34e87d1eaee8e6916692a1c79971"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga8f3e34e87d1eaee8e6916692a1c79971">CYHAL_PIN_MAP_DRIVE_MODE_USBPD_EXT_SCOMP_OUT_EN</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga8f3e34e87d1eaee8e6916692a1c79971"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usbpd_ext_scomp_out_en. <br /></td></tr>
<tr class="separator:ga8f3e34e87d1eaee8e6916692a1c79971"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6138f8a3e8b496520061d0fac9f93be7"><td class="memItemLeft" align="right" valign="top"><a id="ga6138f8a3e8b496520061d0fac9f93be7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga6138f8a3e8b496520061d0fac9f93be7">CYHAL_PIN_MAP_DRIVE_MODE_USBPD_EXT_SET_BOOST</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga6138f8a3e8b496520061d0fac9f93be7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usbpd_ext_set_boost. <br /></td></tr>
<tr class="separator:ga6138f8a3e8b496520061d0fac9f93be7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdd4248d7ef01cdf8ffaf7bc45dd5902"><td class="memItemLeft" align="right" valign="top"><a id="gafdd4248d7ef01cdf8ffaf7bc45dd5902"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#gafdd4248d7ef01cdf8ffaf7bc45dd5902">CYHAL_PIN_MAP_DRIVE_MODE_USBPD_EXT_SET_BUCK</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gafdd4248d7ef01cdf8ffaf7bc45dd5902"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usbpd_ext_set_buck. <br /></td></tr>
<tr class="separator:gafdd4248d7ef01cdf8ffaf7bc45dd5902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa097c413d5217e968ac89eec17986760"><td class="memItemLeft" align="right" valign="top"><a id="gaa097c413d5217e968ac89eec17986760"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#gaa097c413d5217e968ac89eec17986760">CYHAL_PIN_MAP_DRIVE_MODE_USBPD_FAULT_GPIO0</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gaa097c413d5217e968ac89eec17986760"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usbpd_fault_gpio0. <br /></td></tr>
<tr class="separator:gaa097c413d5217e968ac89eec17986760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1360be22f8bec0ca166d5269a68d2cd"><td class="memItemLeft" align="right" valign="top"><a id="gaf1360be22f8bec0ca166d5269a68d2cd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#gaf1360be22f8bec0ca166d5269a68d2cd">CYHAL_PIN_MAP_DRIVE_MODE_USBPD_FAULT_GPIO1</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gaf1360be22f8bec0ca166d5269a68d2cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usbpd_fault_gpio1. <br /></td></tr>
<tr class="separator:gaf1360be22f8bec0ca166d5269a68d2cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga048d2bdf5547a720e68303ae41d560d7"><td class="memItemLeft" align="right" valign="top"><a id="ga048d2bdf5547a720e68303ae41d560d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga048d2bdf5547a720e68303ae41d560d7">CYHAL_PIN_MAP_DRIVE_MODE_USBPD_GPIO_DDFT0</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga048d2bdf5547a720e68303ae41d560d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usbpd_gpio_ddft0. <br /></td></tr>
<tr class="separator:ga048d2bdf5547a720e68303ae41d560d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee2c88a47b2513d84e993ca48a2ceb6f"><td class="memItemLeft" align="right" valign="top"><a id="gaee2c88a47b2513d84e993ca48a2ceb6f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#gaee2c88a47b2513d84e993ca48a2ceb6f">CYHAL_PIN_MAP_DRIVE_MODE_USBPD_GPIO_DDFT1</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gaee2c88a47b2513d84e993ca48a2ceb6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usbpd_gpio_ddft1. <br /></td></tr>
<tr class="separator:gaee2c88a47b2513d84e993ca48a2ceb6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a4127d6fbe1516f9cd6b9074789f637"><td class="memItemLeft" align="right" valign="top"><a id="ga2a4127d6fbe1516f9cd6b9074789f637"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga2a4127d6fbe1516f9cd6b9074789f637">CYHAL_PIN_MAP_DRIVE_MODE_USBPD_HPD</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga2a4127d6fbe1516f9cd6b9074789f637"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usbpd_hpd. <br /></td></tr>
<tr class="separator:ga2a4127d6fbe1516f9cd6b9074789f637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70c4ce4d782420debb96176f934f9376"><td class="memItemLeft" align="right" valign="top"><a id="ga70c4ce4d782420debb96176f934f9376"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga70c4ce4d782420debb96176f934f9376">CYHAL_PIN_MAP_DRIVE_MODE_USBPD_PAD_BAT2GND_PULLDN</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga70c4ce4d782420debb96176f934f9376"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usbpd_pad_bat2gnd_pulldn. <br /></td></tr>
<tr class="separator:ga70c4ce4d782420debb96176f934f9376"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf10dbd9f64cf07ddfea1462fbf8268e2"><td class="memItemLeft" align="right" valign="top"><a id="gaf10dbd9f64cf07ddfea1462fbf8268e2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#gaf10dbd9f64cf07ddfea1462fbf8268e2">CYHAL_PIN_MAP_DRIVE_MODE_USBPD_PAD_LSCSA_INP</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:gaf10dbd9f64cf07ddfea1462fbf8268e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usbpd_pad_lscsa_inp. <br /></td></tr>
<tr class="separator:gaf10dbd9f64cf07ddfea1462fbf8268e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b9fec65c0983e2f0854cd79143b7616"><td class="memItemLeft" align="right" valign="top"><a id="ga2b9fec65c0983e2f0854cd79143b7616"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga2b9fec65c0983e2f0854cd79143b7616">CYHAL_PIN_MAP_DRIVE_MODE_USBPD_PAD_LSCSA_VGND</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga2b9fec65c0983e2f0854cd79143b7616"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usbpd_pad_lscsa_vgnd. <br /></td></tr>
<tr class="separator:ga2b9fec65c0983e2f0854cd79143b7616"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace2ae55b744404484d9afd0f3bb4a4ce"><td class="memItemLeft" align="right" valign="top"><a id="gace2ae55b744404484d9afd0f3bb4a4ce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#gace2ae55b744404484d9afd0f3bb4a4ce">CYHAL_PIN_MAP_DRIVE_MODE_USBPD_SWAPT_IN</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:gace2ae55b744404484d9afd0f3bb4a4ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usbpd_swapt_in. <br /></td></tr>
<tr class="separator:gace2ae55b744404484d9afd0f3bb4a4ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8d41f4c4a80b6736e52a2c95acac140"><td class="memItemLeft" align="right" valign="top"><a id="gaa8d41f4c4a80b6736e52a2c95acac140"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#gaa8d41f4c4a80b6736e52a2c95acac140">CYHAL_PIN_MAP_DRIVE_MODE_USBPD_SWAPT_OUT</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gaa8d41f4c4a80b6736e52a2c95acac140"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usbpd_swapt_out. <br /></td></tr>
<tr class="separator:gaa8d41f4c4a80b6736e52a2c95acac140"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8563e1e1c360a9616f654c75f3f524fd"><td class="memItemLeft" align="right" valign="top"><a id="ga8563e1e1c360a9616f654c75f3f524fd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga8563e1e1c360a9616f654c75f3f524fd">CYHAL_PIN_MAP_DRIVE_MODE_USBPD_TX_DATA</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga8563e1e1c360a9616f654c75f3f524fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usbpd_tx_data. <br /></td></tr>
<tr class="separator:ga8563e1e1c360a9616f654c75f3f524fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d7569f1d242d166dd704304a4d1a66f"><td class="memItemLeft" align="right" valign="top"><a id="ga5d7569f1d242d166dd704304a4d1a66f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga5d7569f1d242d166dd704304a4d1a66f">CYHAL_PIN_MAP_DRIVE_MODE_USBPD_TX_DATA_EN</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga5d7569f1d242d166dd704304a4d1a66f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usbpd_tx_data_en. <br /></td></tr>
<tr class="separator:ga5d7569f1d242d166dd704304a4d1a66f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38c800ddbf6645553cb763bfc028da5f"><td class="memItemLeft" align="right" valign="top"><a id="ga38c800ddbf6645553cb763bfc028da5f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga38c800ddbf6645553cb763bfc028da5f">CYHAL_PIN_MAP_DRIVE_MODE_USBPD_USBPHY_DM_BCH_DET</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga38c800ddbf6645553cb763bfc028da5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usbpd_usbphy_dm_bch_det. <br /></td></tr>
<tr class="separator:ga38c800ddbf6645553cb763bfc028da5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cc4edf65c31e6bd4c377a7f63c500aa"><td class="memItemLeft" align="right" valign="top"><a id="ga9cc4edf65c31e6bd4c377a7f63c500aa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga9cc4edf65c31e6bd4c377a7f63c500aa">CYHAL_PIN_MAP_DRIVE_MODE_USBPD_USBPHY_DP_BCH_DET</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga9cc4edf65c31e6bd4c377a7f63c500aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usbpd_usbphy_dp_bch_det. <br /></td></tr>
<tr class="separator:ga9cc4edf65c31e6bd4c377a7f63c500aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga3d80438bd47cf91e3562c9dcdc5b10e3"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#gacaac8948905214df78df4b6008d775bc">cyhal_gpio_ccg7s_40_qfn_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga3d80438bd47cf91e3562c9dcdc5b10e3">cyhal_gpio_t</a></td></tr>
<tr class="memdesc:ga3d80438bd47cf91e3562c9dcdc5b10e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create generic name for the series/package specific type.  <a href="#ga3d80438bd47cf91e3562c9dcdc5b10e3">More...</a><br /></td></tr>
<tr class="separator:ga3d80438bd47cf91e3562c9dcdc5b10e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:gacaac8948905214df78df4b6008d775bc"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#gacaac8948905214df78df4b6008d775bc">cyhal_gpio_ccg7s_40_qfn_t</a> { <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ggacaac8948905214df78df4b6008d775bca3dbd1016ea99d087d747530418b89a01">NC</a> = 0xFF, 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ggacaac8948905214df78df4b6008d775bca23d505c049c81443b12e53d5b00b1be9">P0_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 0), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ggacaac8948905214df78df4b6008d775bca8c239764fe5c947cad341b176d49eb73">P0_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 1), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ggacaac8948905214df78df4b6008d775bca950df72443b521531bc3be8f4058fd85">P0_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 2), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ggacaac8948905214df78df4b6008d775bca7dd012609401076ec68c99a41fcf12bc">P0_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 3), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ggacaac8948905214df78df4b6008d775bcaad04d2399d62b5af8c88438d56ddf99b">P0_5</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 5), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ggacaac8948905214df78df4b6008d775bcaa25f499b57adc3dae9ca1a877f47f2af">P1_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_1, 0), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ggacaac8948905214df78df4b6008d775bcab0d32687fab06c4263f65b6741adf308">P1_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_1, 1), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ggacaac8948905214df78df4b6008d775bca12c69ba58f68ac9252a9e84170e354c7">P1_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_1, 2), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ggacaac8948905214df78df4b6008d775bcac964ac363209c16f9e842d139f1821df">P1_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_1, 3), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ggacaac8948905214df78df4b6008d775bca2712fb6be5ef97fd9f5a9b42baaf5f05">P1_4</a> = CYHAL_GET_GPIO(CYHAL_PORT_1, 4), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ggacaac8948905214df78df4b6008d775bca10b4a9ccdcdec6c07ceedf09708bed1a">P2_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_2, 2), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ggacaac8948905214df78df4b6008d775bca2a52d7696dc09e50106e86c3c5d17553">P3_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_3, 0), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ggacaac8948905214df78df4b6008d775bcaecc7f0ac8642bc54d5263aa885d41908">P3_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_3, 1)
<br />
 }</td></tr>
<tr class="memdesc:gacaac8948905214df78df4b6008d775bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definitions for all of the pins that are bonded out on in the 40-QFN package for the CCG7S series.  <a href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#gacaac8948905214df78df4b6008d775bc">More...</a><br /></td></tr>
<tr class="separator:gacaac8948905214df78df4b6008d775bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ga4c1c09f969eeb5981912a8099cb8106b"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga4c1c09f969eeb5981912a8099cb8106b">cyhal_pin_map_pass_dsi_sar_data</a> [5]</td></tr>
<tr class="memdesc:ga4c1c09f969eeb5981912a8099cb8106b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the pass_dsi_sar_data signal.  <a href="#ga4c1c09f969eeb5981912a8099cb8106b">More...</a><br /></td></tr>
<tr class="separator:ga4c1c09f969eeb5981912a8099cb8106b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd903b95b4eed21d30898da4baea44d9"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#gabd903b95b4eed21d30898da4baea44d9">cyhal_pin_map_pass_dsi_sar_data_valid</a> [1]</td></tr>
<tr class="memdesc:gabd903b95b4eed21d30898da4baea44d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the pass_dsi_sar_data_valid signal.  <a href="#gabd903b95b4eed21d30898da4baea44d9">More...</a><br /></td></tr>
<tr class="separator:gabd903b95b4eed21d30898da4baea44d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97b9cf27b1cbaaeca17ccd16ef21518d"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga97b9cf27b1cbaaeca17ccd16ef21518d">cyhal_pin_map_pass_dsi_sar_sample_done</a> [1]</td></tr>
<tr class="memdesc:ga97b9cf27b1cbaaeca17ccd16ef21518d"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the pass_dsi_sar_sample_done signal.  <a href="#ga97b9cf27b1cbaaeca17ccd16ef21518d">More...</a><br /></td></tr>
<tr class="separator:ga97b9cf27b1cbaaeca17ccd16ef21518d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga245995cb76a520efb59b2b065fac9024"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga245995cb76a520efb59b2b065fac9024">cyhal_pin_map_pass_sar_ext_vref0</a> [1]</td></tr>
<tr class="memdesc:ga245995cb76a520efb59b2b065fac9024"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the pass_sar_ext_vref0 signal.  <a href="#ga245995cb76a520efb59b2b065fac9024">More...</a><br /></td></tr>
<tr class="separator:ga245995cb76a520efb59b2b065fac9024"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c30cf5574cabff4f5a8b5eb1be04808"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga9c30cf5574cabff4f5a8b5eb1be04808">cyhal_pin_map_pass_sar_ext_vref1</a> [1]</td></tr>
<tr class="memdesc:ga9c30cf5574cabff4f5a8b5eb1be04808"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the pass_sar_ext_vref1 signal.  <a href="#ga9c30cf5574cabff4f5a8b5eb1be04808">More...</a><br /></td></tr>
<tr class="separator:ga9c30cf5574cabff4f5a8b5eb1be04808"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac63095df9b7e88de885e3beb04b91e58"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#gac63095df9b7e88de885e3beb04b91e58">cyhal_pin_map_pass_sarmux_pads</a> [5]</td></tr>
<tr class="memdesc:gac63095df9b7e88de885e3beb04b91e58"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the pass_sarmux_pads signal.  <a href="#gac63095df9b7e88de885e3beb04b91e58">More...</a><br /></td></tr>
<tr class="separator:gac63095df9b7e88de885e3beb04b91e58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e0da8b15a5003e27a793300744799c3"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga2e0da8b15a5003e27a793300744799c3">cyhal_pin_map_pass_tr_sar_out</a> [1]</td></tr>
<tr class="memdesc:ga2e0da8b15a5003e27a793300744799c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the pass_tr_sar_out signal.  <a href="#ga2e0da8b15a5003e27a793300744799c3">More...</a><br /></td></tr>
<tr class="separator:ga2e0da8b15a5003e27a793300744799c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga803bd829138de6882efc4f44b46ef5a7"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga803bd829138de6882efc4f44b46ef5a7">cyhal_pin_map_scb_i2c_scl</a> [3]</td></tr>
<tr class="memdesc:ga803bd829138de6882efc4f44b46ef5a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_i2c_scl signal.  <a href="#ga803bd829138de6882efc4f44b46ef5a7">More...</a><br /></td></tr>
<tr class="separator:ga803bd829138de6882efc4f44b46ef5a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e6cfadffa2465f5ec41adb1f8007b8e"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga9e6cfadffa2465f5ec41adb1f8007b8e">cyhal_pin_map_scb_i2c_sda</a> [3]</td></tr>
<tr class="memdesc:ga9e6cfadffa2465f5ec41adb1f8007b8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_i2c_sda signal.  <a href="#ga9e6cfadffa2465f5ec41adb1f8007b8e">More...</a><br /></td></tr>
<tr class="separator:ga9e6cfadffa2465f5ec41adb1f8007b8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0509fb925be2145b861a84f4c92b37ec"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga0509fb925be2145b861a84f4c92b37ec">cyhal_pin_map_scb_spi_m_clk</a> [3]</td></tr>
<tr class="memdesc:ga0509fb925be2145b861a84f4c92b37ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_clk signal.  <a href="#ga0509fb925be2145b861a84f4c92b37ec">More...</a><br /></td></tr>
<tr class="separator:ga0509fb925be2145b861a84f4c92b37ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cd19d262641ced5c24390e5bc0bd737"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga9cd19d262641ced5c24390e5bc0bd737">cyhal_pin_map_scb_spi_m_miso</a> [3]</td></tr>
<tr class="memdesc:ga9cd19d262641ced5c24390e5bc0bd737"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_miso signal.  <a href="#ga9cd19d262641ced5c24390e5bc0bd737">More...</a><br /></td></tr>
<tr class="separator:ga9cd19d262641ced5c24390e5bc0bd737"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3a870f6fdea0c790af3263d3c65526c"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#gad3a870f6fdea0c790af3263d3c65526c">cyhal_pin_map_scb_spi_m_mosi</a> [3]</td></tr>
<tr class="memdesc:gad3a870f6fdea0c790af3263d3c65526c"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_mosi signal.  <a href="#gad3a870f6fdea0c790af3263d3c65526c">More...</a><br /></td></tr>
<tr class="separator:gad3a870f6fdea0c790af3263d3c65526c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga880be0a628488ae0584e8779abd0133f"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga880be0a628488ae0584e8779abd0133f">cyhal_pin_map_scb_spi_m_select0</a> [3]</td></tr>
<tr class="memdesc:ga880be0a628488ae0584e8779abd0133f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_select0 signal.  <a href="#ga880be0a628488ae0584e8779abd0133f">More...</a><br /></td></tr>
<tr class="separator:ga880be0a628488ae0584e8779abd0133f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f7c0aebb18e756b14693298944c380a"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga5f7c0aebb18e756b14693298944c380a">cyhal_pin_map_scb_spi_s_clk</a> [3]</td></tr>
<tr class="memdesc:ga5f7c0aebb18e756b14693298944c380a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_clk signal.  <a href="#ga5f7c0aebb18e756b14693298944c380a">More...</a><br /></td></tr>
<tr class="separator:ga5f7c0aebb18e756b14693298944c380a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26afc86eeeb0f3e031aa504a3d479f5c"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga26afc86eeeb0f3e031aa504a3d479f5c">cyhal_pin_map_scb_spi_s_miso</a> [3]</td></tr>
<tr class="memdesc:ga26afc86eeeb0f3e031aa504a3d479f5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_miso signal.  <a href="#ga26afc86eeeb0f3e031aa504a3d479f5c">More...</a><br /></td></tr>
<tr class="separator:ga26afc86eeeb0f3e031aa504a3d479f5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56b726afeb9731f4cba79f437c0dca48"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga56b726afeb9731f4cba79f437c0dca48">cyhal_pin_map_scb_spi_s_mosi</a> [3]</td></tr>
<tr class="memdesc:ga56b726afeb9731f4cba79f437c0dca48"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_mosi signal.  <a href="#ga56b726afeb9731f4cba79f437c0dca48">More...</a><br /></td></tr>
<tr class="separator:ga56b726afeb9731f4cba79f437c0dca48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0008a9563fdddca8b3ebc0ea182fc448"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga0008a9563fdddca8b3ebc0ea182fc448">cyhal_pin_map_scb_spi_s_select0</a> [3]</td></tr>
<tr class="memdesc:ga0008a9563fdddca8b3ebc0ea182fc448"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_select0 signal.  <a href="#ga0008a9563fdddca8b3ebc0ea182fc448">More...</a><br /></td></tr>
<tr class="separator:ga0008a9563fdddca8b3ebc0ea182fc448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac885681ddd96760c9f00915908dfccc4"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#gac885681ddd96760c9f00915908dfccc4">cyhal_pin_map_scb_uart_cts</a> [2]</td></tr>
<tr class="memdesc:gac885681ddd96760c9f00915908dfccc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_uart_cts signal.  <a href="#gac885681ddd96760c9f00915908dfccc4">More...</a><br /></td></tr>
<tr class="separator:gac885681ddd96760c9f00915908dfccc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga785e708408866399187acf6512861053"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga785e708408866399187acf6512861053">cyhal_pin_map_scb_uart_rts</a> [2]</td></tr>
<tr class="memdesc:ga785e708408866399187acf6512861053"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_uart_rts signal.  <a href="#ga785e708408866399187acf6512861053">More...</a><br /></td></tr>
<tr class="separator:ga785e708408866399187acf6512861053"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f1464e6b69bdbcc14991bb888c4b066"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga8f1464e6b69bdbcc14991bb888c4b066">cyhal_pin_map_scb_uart_rx</a> [2]</td></tr>
<tr class="memdesc:ga8f1464e6b69bdbcc14991bb888c4b066"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_uart_rx signal.  <a href="#ga8f1464e6b69bdbcc14991bb888c4b066">More...</a><br /></td></tr>
<tr class="separator:ga8f1464e6b69bdbcc14991bb888c4b066"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe4cb0b7843c8bae913906c185549f1a"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#gabe4cb0b7843c8bae913906c185549f1a">cyhal_pin_map_scb_uart_tx</a> [2]</td></tr>
<tr class="memdesc:gabe4cb0b7843c8bae913906c185549f1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_uart_tx signal.  <a href="#gabe4cb0b7843c8bae913906c185549f1a">More...</a><br /></td></tr>
<tr class="separator:gabe4cb0b7843c8bae913906c185549f1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cc9439466e8d889dafbba8370394fc5"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga1cc9439466e8d889dafbba8370394fc5">cyhal_pin_map_tcpwm_line</a> [8]</td></tr>
<tr class="memdesc:ga1cc9439466e8d889dafbba8370394fc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the tcpwm_line signal.  <a href="#ga1cc9439466e8d889dafbba8370394fc5">More...</a><br /></td></tr>
<tr class="separator:ga1cc9439466e8d889dafbba8370394fc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70a328a8e41e22b77bc0120b60235068"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga70a328a8e41e22b77bc0120b60235068">cyhal_pin_map_tcpwm_tr_compare_match</a> [8]</td></tr>
<tr class="memdesc:ga70a328a8e41e22b77bc0120b60235068"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the tcpwm_tr_compare_match signal.  <a href="#ga70a328a8e41e22b77bc0120b60235068">More...</a><br /></td></tr>
<tr class="separator:ga70a328a8e41e22b77bc0120b60235068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff0873e04fff8275bfe313d76d76a495"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#gaff0873e04fff8275bfe313d76d76a495">cyhal_pin_map_tcpwm_tr_in</a> [5]</td></tr>
<tr class="memdesc:gaff0873e04fff8275bfe313d76d76a495"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the tcpwm_tr_in signal.  <a href="#gaff0873e04fff8275bfe313d76d76a495">More...</a><br /></td></tr>
<tr class="separator:gaff0873e04fff8275bfe313d76d76a495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6736e6898eda09ae3f29e46e1b1163f"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#gad6736e6898eda09ae3f29e46e1b1163f">cyhal_pin_map_tcpwm_tr_overflow</a> [8]</td></tr>
<tr class="memdesc:gad6736e6898eda09ae3f29e46e1b1163f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the tcpwm_tr_overflow signal.  <a href="#gad6736e6898eda09ae3f29e46e1b1163f">More...</a><br /></td></tr>
<tr class="separator:gad6736e6898eda09ae3f29e46e1b1163f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d75f53bd195e25797ae27f9bb6e8508"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga7d75f53bd195e25797ae27f9bb6e8508">cyhal_pin_map_usbpd_adc_cmp_out_gpio</a> [2]</td></tr>
<tr class="memdesc:ga7d75f53bd195e25797ae27f9bb6e8508"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usbpd_adc_cmp_out_gpio signal.  <a href="#ga7d75f53bd195e25797ae27f9bb6e8508">More...</a><br /></td></tr>
<tr class="separator:ga7d75f53bd195e25797ae27f9bb6e8508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d446085e01ff7fc0a9fbd2841a95379"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga1d446085e01ff7fc0a9fbd2841a95379">cyhal_pin_map_usbpd_afc_tx_data</a> [1]</td></tr>
<tr class="memdesc:ga1d446085e01ff7fc0a9fbd2841a95379"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usbpd_afc_tx_data signal.  <a href="#ga1d446085e01ff7fc0a9fbd2841a95379">More...</a><br /></td></tr>
<tr class="separator:ga1d446085e01ff7fc0a9fbd2841a95379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ef8d8fa31d95ff4a1cd8638c0669666"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga4ef8d8fa31d95ff4a1cd8638c0669666">cyhal_pin_map_usbpd_afc_tx_data_en</a> [1]</td></tr>
<tr class="memdesc:ga4ef8d8fa31d95ff4a1cd8638c0669666"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usbpd_afc_tx_data_en signal.  <a href="#ga4ef8d8fa31d95ff4a1cd8638c0669666">More...</a><br /></td></tr>
<tr class="separator:ga4ef8d8fa31d95ff4a1cd8638c0669666"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad901489aa2b07ac8774e0ed397bcd6e6"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#gad901489aa2b07ac8774e0ed397bcd6e6">cyhal_pin_map_usbpd_ext_hs1</a> [1]</td></tr>
<tr class="memdesc:gad901489aa2b07ac8774e0ed397bcd6e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usbpd_ext_hs1 signal.  <a href="#gad901489aa2b07ac8774e0ed397bcd6e6">More...</a><br /></td></tr>
<tr class="separator:gad901489aa2b07ac8774e0ed397bcd6e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8e0e7e46c480c95aa2d9c2b9edc2492"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#gaf8e0e7e46c480c95aa2d9c2b9edc2492">cyhal_pin_map_usbpd_ext_hs2</a> [1]</td></tr>
<tr class="memdesc:gaf8e0e7e46c480c95aa2d9c2b9edc2492"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usbpd_ext_hs2 signal.  <a href="#gaf8e0e7e46c480c95aa2d9c2b9edc2492">More...</a><br /></td></tr>
<tr class="separator:gaf8e0e7e46c480c95aa2d9c2b9edc2492"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe178e380f89baa0855fb5dab47ff752"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#gafe178e380f89baa0855fb5dab47ff752">cyhal_pin_map_usbpd_ext_hsrcp</a> [1]</td></tr>
<tr class="memdesc:gafe178e380f89baa0855fb5dab47ff752"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usbpd_ext_hsrcp signal.  <a href="#gafe178e380f89baa0855fb5dab47ff752">More...</a><br /></td></tr>
<tr class="separator:gafe178e380f89baa0855fb5dab47ff752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54a3d2cf7b21b0d5386140f719a5f2c4"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga54a3d2cf7b21b0d5386140f719a5f2c4">cyhal_pin_map_usbpd_ext_ls1</a> [1]</td></tr>
<tr class="memdesc:ga54a3d2cf7b21b0d5386140f719a5f2c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usbpd_ext_ls1 signal.  <a href="#ga54a3d2cf7b21b0d5386140f719a5f2c4">More...</a><br /></td></tr>
<tr class="separator:ga54a3d2cf7b21b0d5386140f719a5f2c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a925de3c380f3ab6a9f8410da7874d2"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga7a925de3c380f3ab6a9f8410da7874d2">cyhal_pin_map_usbpd_ext_ls2</a> [1]</td></tr>
<tr class="memdesc:ga7a925de3c380f3ab6a9f8410da7874d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usbpd_ext_ls2 signal.  <a href="#ga7a925de3c380f3ab6a9f8410da7874d2">More...</a><br /></td></tr>
<tr class="separator:ga7a925de3c380f3ab6a9f8410da7874d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc99f6ee87fb8e5ed48348e2fc11fe4a"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#gabc99f6ee87fb8e5ed48348e2fc11fe4a">cyhal_pin_map_usbpd_ext_lszcd</a> [1]</td></tr>
<tr class="memdesc:gabc99f6ee87fb8e5ed48348e2fc11fe4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usbpd_ext_lszcd signal.  <a href="#gabc99f6ee87fb8e5ed48348e2fc11fe4a">More...</a><br /></td></tr>
<tr class="separator:gabc99f6ee87fb8e5ed48348e2fc11fe4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b7caaf13765de91104a9461b311fa44"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga4b7caaf13765de91104a9461b311fa44">cyhal_pin_map_usbpd_ext_pwm_out</a> [1]</td></tr>
<tr class="memdesc:ga4b7caaf13765de91104a9461b311fa44"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usbpd_ext_pwm_out signal.  <a href="#ga4b7caaf13765de91104a9461b311fa44">More...</a><br /></td></tr>
<tr class="separator:ga4b7caaf13765de91104a9461b311fa44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42ef42427fa92ed650e713d011b6e5e9"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga42ef42427fa92ed650e713d011b6e5e9">cyhal_pin_map_usbpd_ext_rst_sw1</a> [1]</td></tr>
<tr class="memdesc:ga42ef42427fa92ed650e713d011b6e5e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usbpd_ext_rst_sw1 signal.  <a href="#ga42ef42427fa92ed650e713d011b6e5e9">More...</a><br /></td></tr>
<tr class="separator:ga42ef42427fa92ed650e713d011b6e5e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5892be7f4a8e2e47bac12ba1a4147488"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga5892be7f4a8e2e47bac12ba1a4147488">cyhal_pin_map_usbpd_ext_scap_rst</a> [1]</td></tr>
<tr class="memdesc:ga5892be7f4a8e2e47bac12ba1a4147488"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usbpd_ext_scap_rst signal.  <a href="#ga5892be7f4a8e2e47bac12ba1a4147488">More...</a><br /></td></tr>
<tr class="separator:ga5892be7f4a8e2e47bac12ba1a4147488"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94c4dc0250786900ce265ecdbf2409a1"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga94c4dc0250786900ce265ecdbf2409a1">cyhal_pin_map_usbpd_ext_scomp_out_en</a> [1]</td></tr>
<tr class="memdesc:ga94c4dc0250786900ce265ecdbf2409a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usbpd_ext_scomp_out_en signal.  <a href="#ga94c4dc0250786900ce265ecdbf2409a1">More...</a><br /></td></tr>
<tr class="separator:ga94c4dc0250786900ce265ecdbf2409a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22cf225badb2c8e646ccfd628cec9341"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga22cf225badb2c8e646ccfd628cec9341">cyhal_pin_map_usbpd_ext_set_boost</a> [1]</td></tr>
<tr class="memdesc:ga22cf225badb2c8e646ccfd628cec9341"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usbpd_ext_set_boost signal.  <a href="#ga22cf225badb2c8e646ccfd628cec9341">More...</a><br /></td></tr>
<tr class="separator:ga22cf225badb2c8e646ccfd628cec9341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c8989c2b650134d1440dfa3f1eb1de4"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga2c8989c2b650134d1440dfa3f1eb1de4">cyhal_pin_map_usbpd_ext_set_buck</a> [1]</td></tr>
<tr class="memdesc:ga2c8989c2b650134d1440dfa3f1eb1de4"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usbpd_ext_set_buck signal.  <a href="#ga2c8989c2b650134d1440dfa3f1eb1de4">More...</a><br /></td></tr>
<tr class="separator:ga2c8989c2b650134d1440dfa3f1eb1de4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf447a2be0537f912649507c5c6bc263b"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#gaf447a2be0537f912649507c5c6bc263b">cyhal_pin_map_usbpd_fault_gpio0</a> [1]</td></tr>
<tr class="memdesc:gaf447a2be0537f912649507c5c6bc263b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usbpd_fault_gpio0 signal.  <a href="#gaf447a2be0537f912649507c5c6bc263b">More...</a><br /></td></tr>
<tr class="separator:gaf447a2be0537f912649507c5c6bc263b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cb2105bd18ce84a58e445c4132eacce"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga7cb2105bd18ce84a58e445c4132eacce">cyhal_pin_map_usbpd_fault_gpio1</a> [1]</td></tr>
<tr class="memdesc:ga7cb2105bd18ce84a58e445c4132eacce"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usbpd_fault_gpio1 signal.  <a href="#ga7cb2105bd18ce84a58e445c4132eacce">More...</a><br /></td></tr>
<tr class="separator:ga7cb2105bd18ce84a58e445c4132eacce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8eaf76d518fa4e43a3a11d711ca68324"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga8eaf76d518fa4e43a3a11d711ca68324">cyhal_pin_map_usbpd_gpio_ddft0</a> [1]</td></tr>
<tr class="memdesc:ga8eaf76d518fa4e43a3a11d711ca68324"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usbpd_gpio_ddft0 signal.  <a href="#ga8eaf76d518fa4e43a3a11d711ca68324">More...</a><br /></td></tr>
<tr class="separator:ga8eaf76d518fa4e43a3a11d711ca68324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4cadd926d213e3af94c9d745b3ef61d"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#gaf4cadd926d213e3af94c9d745b3ef61d">cyhal_pin_map_usbpd_gpio_ddft1</a> [1]</td></tr>
<tr class="memdesc:gaf4cadd926d213e3af94c9d745b3ef61d"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usbpd_gpio_ddft1 signal.  <a href="#gaf4cadd926d213e3af94c9d745b3ef61d">More...</a><br /></td></tr>
<tr class="separator:gaf4cadd926d213e3af94c9d745b3ef61d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6dd8a635a885fa00e122ac09ce0d2e1"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#gab6dd8a635a885fa00e122ac09ce0d2e1">cyhal_pin_map_usbpd_hpd</a> [2]</td></tr>
<tr class="memdesc:gab6dd8a635a885fa00e122ac09ce0d2e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usbpd_hpd signal.  <a href="#gab6dd8a635a885fa00e122ac09ce0d2e1">More...</a><br /></td></tr>
<tr class="separator:gab6dd8a635a885fa00e122ac09ce0d2e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84dd7f6d6887da2b8bbcf2d9c2bda5f7"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga84dd7f6d6887da2b8bbcf2d9c2bda5f7">cyhal_pin_map_usbpd_pad_bat2gnd_pulldn</a> [1]</td></tr>
<tr class="memdesc:ga84dd7f6d6887da2b8bbcf2d9c2bda5f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usbpd_pad_bat2gnd_pulldn signal.  <a href="#ga84dd7f6d6887da2b8bbcf2d9c2bda5f7">More...</a><br /></td></tr>
<tr class="separator:ga84dd7f6d6887da2b8bbcf2d9c2bda5f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1024e55792fadd0dcd4d062b9211d25f"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga1024e55792fadd0dcd4d062b9211d25f">cyhal_pin_map_usbpd_pad_lscsa_inp</a> [1]</td></tr>
<tr class="memdesc:ga1024e55792fadd0dcd4d062b9211d25f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usbpd_pad_lscsa_inp signal.  <a href="#ga1024e55792fadd0dcd4d062b9211d25f">More...</a><br /></td></tr>
<tr class="separator:ga1024e55792fadd0dcd4d062b9211d25f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2573aefdc33d6d5d36ada6fc641457d"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#gad2573aefdc33d6d5d36ada6fc641457d">cyhal_pin_map_usbpd_pad_lscsa_vgnd</a> [1]</td></tr>
<tr class="memdesc:gad2573aefdc33d6d5d36ada6fc641457d"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usbpd_pad_lscsa_vgnd signal.  <a href="#gad2573aefdc33d6d5d36ada6fc641457d">More...</a><br /></td></tr>
<tr class="separator:gad2573aefdc33d6d5d36ada6fc641457d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5a0609a555a781349bf1fa961b634b6"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#gaa5a0609a555a781349bf1fa961b634b6">cyhal_pin_map_usbpd_swapt_in</a> [1]</td></tr>
<tr class="memdesc:gaa5a0609a555a781349bf1fa961b634b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usbpd_swapt_in signal.  <a href="#gaa5a0609a555a781349bf1fa961b634b6">More...</a><br /></td></tr>
<tr class="separator:gaa5a0609a555a781349bf1fa961b634b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76f85cf11dfe25e3621c0dd546e60f78"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga76f85cf11dfe25e3621c0dd546e60f78">cyhal_pin_map_usbpd_swapt_out</a> [2]</td></tr>
<tr class="memdesc:ga76f85cf11dfe25e3621c0dd546e60f78"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usbpd_swapt_out signal.  <a href="#ga76f85cf11dfe25e3621c0dd546e60f78">More...</a><br /></td></tr>
<tr class="separator:ga76f85cf11dfe25e3621c0dd546e60f78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d8ab7ae5a35a5b965b0b5413ccf09a8"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga5d8ab7ae5a35a5b965b0b5413ccf09a8">cyhal_pin_map_usbpd_tx_data</a> [1]</td></tr>
<tr class="memdesc:ga5d8ab7ae5a35a5b965b0b5413ccf09a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usbpd_tx_data signal.  <a href="#ga5d8ab7ae5a35a5b965b0b5413ccf09a8">More...</a><br /></td></tr>
<tr class="separator:ga5d8ab7ae5a35a5b965b0b5413ccf09a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dbe11baed0e5b31c57db82041d57d3b"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga5dbe11baed0e5b31c57db82041d57d3b">cyhal_pin_map_usbpd_tx_data_en</a> [1]</td></tr>
<tr class="memdesc:ga5dbe11baed0e5b31c57db82041d57d3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usbpd_tx_data_en signal.  <a href="#ga5dbe11baed0e5b31c57db82041d57d3b">More...</a><br /></td></tr>
<tr class="separator:ga5dbe11baed0e5b31c57db82041d57d3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga960e91ffd6b882eb75d22326ad402948"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga960e91ffd6b882eb75d22326ad402948">cyhal_pin_map_usbpd_usbphy_dm_bch_det</a> [1]</td></tr>
<tr class="memdesc:ga960e91ffd6b882eb75d22326ad402948"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usbpd_usbphy_dm_bch_det signal.  <a href="#ga960e91ffd6b882eb75d22326ad402948">More...</a><br /></td></tr>
<tr class="separator:ga960e91ffd6b882eb75d22326ad402948"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c0c183b62b1d50a5c42bba62a58d6b8"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#ga9c0c183b62b1d50a5c42bba62a58d6b8">cyhal_pin_map_usbpd_usbphy_dp_bch_det</a> [1]</td></tr>
<tr class="memdesc:ga9c0c183b62b1d50a5c42bba62a58d6b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usbpd_usbphy_dp_bch_det signal.  <a href="#ga9c0c183b62b1d50a5c42bba62a58d6b8">More...</a><br /></td></tr>
<tr class="separator:ga9c0c183b62b1d50a5c42bba62a58d6b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="structcyhal__resource__pin__mapping__t" id="structcyhal__resource__pin__mapping__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structcyhal__resource__pin__mapping__t">&#9670;&nbsp;</a></span>cyhal_resource_pin_mapping_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct cyhal_resource_pin_mapping_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a4fa13cb0d2ae96aeeb50c0c0c63e3b91"></a>uint8_t</td>
<td class="fieldname">
block_num</td>
<td class="fielddoc">
The block number of the resource with this connection. </td></tr>
<tr><td class="fieldtype">
<a id="a023ce9599d5a2fe07f82dd3cf5a7570b"></a>uint8_t</td>
<td class="fieldname">
channel_num</td>
<td class="fielddoc">
The channel number of the block with this connection. </td></tr>
<tr><td class="fieldtype">
<a id="a61f6033fdaae54a06ac8e63656b2a37a"></a><a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#ga304a565dc0d34e417918b505c5f70cb3">cyhal_gpio_t</a></td>
<td class="fieldname">
pin</td>
<td class="fielddoc">
The GPIO pin the connection is with. </td></tr>
<tr><td class="fieldtype">
<a id="ad4514be01ab83c7248c320b3232145c1"></a>en_hsiom_sel_t</td>
<td class="fieldname">
hsiom</td>
<td class="fielddoc">
The HSIOM configuration value. </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="ga3d80438bd47cf91e3562c9dcdc5b10e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d80438bd47cf91e3562c9dcdc5b10e3">&#9670;&nbsp;</a></span>cyhal_gpio_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#gacaac8948905214df78df4b6008d775bc">cyhal_gpio_ccg7s_40_qfn_t</a> <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#ga304a565dc0d34e417918b505c5f70cb3">cyhal_gpio_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Create generic name for the series/package specific type. </p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="gacaac8948905214df78df4b6008d775bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacaac8948905214df78df4b6008d775bc">&#9670;&nbsp;</a></span>cyhal_gpio_ccg7s_40_qfn_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__group__hal__impl__pin__package__ccg7s__40__qfn.html#gacaac8948905214df78df4b6008d775bc">cyhal_gpio_ccg7s_40_qfn_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definitions for all of the pins that are bonded out on in the 40-QFN package for the CCG7S series. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggacaac8948905214df78df4b6008d775bca3dbd1016ea99d087d747530418b89a01"></a>NC&#160;</td><td class="fielddoc"><p>No Connect/Invalid Pin. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggacaac8948905214df78df4b6008d775bca23d505c049c81443b12e53d5b00b1be9"></a>P0_0&#160;</td><td class="fielddoc"><p>Port 0 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggacaac8948905214df78df4b6008d775bca8c239764fe5c947cad341b176d49eb73"></a>P0_1&#160;</td><td class="fielddoc"><p>Port 0 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggacaac8948905214df78df4b6008d775bca950df72443b521531bc3be8f4058fd85"></a>P0_2&#160;</td><td class="fielddoc"><p>Port 0 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggacaac8948905214df78df4b6008d775bca7dd012609401076ec68c99a41fcf12bc"></a>P0_3&#160;</td><td class="fielddoc"><p>Port 0 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggacaac8948905214df78df4b6008d775bcaad04d2399d62b5af8c88438d56ddf99b"></a>P0_5&#160;</td><td class="fielddoc"><p>Port 0 Pin 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggacaac8948905214df78df4b6008d775bcaa25f499b57adc3dae9ca1a877f47f2af"></a>P1_0&#160;</td><td class="fielddoc"><p>Port 1 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggacaac8948905214df78df4b6008d775bcab0d32687fab06c4263f65b6741adf308"></a>P1_1&#160;</td><td class="fielddoc"><p>Port 1 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggacaac8948905214df78df4b6008d775bca12c69ba58f68ac9252a9e84170e354c7"></a>P1_2&#160;</td><td class="fielddoc"><p>Port 1 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggacaac8948905214df78df4b6008d775bcac964ac363209c16f9e842d139f1821df"></a>P1_3&#160;</td><td class="fielddoc"><p>Port 1 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggacaac8948905214df78df4b6008d775bca2712fb6be5ef97fd9f5a9b42baaf5f05"></a>P1_4&#160;</td><td class="fielddoc"><p>Port 1 Pin 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggacaac8948905214df78df4b6008d775bca10b4a9ccdcdec6c07ceedf09708bed1a"></a>P2_2&#160;</td><td class="fielddoc"><p>Port 2 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggacaac8948905214df78df4b6008d775bca2a52d7696dc09e50106e86c3c5d17553"></a>P3_0&#160;</td><td class="fielddoc"><p>Port 3 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggacaac8948905214df78df4b6008d775bcaecc7f0ac8642bc54d5263aa885d41908"></a>P3_1&#160;</td><td class="fielddoc"><p>Port 3 Pin 1. </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="ga4c1c09f969eeb5981912a8099cb8106b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c1c09f969eeb5981912a8099cb8106b">&#9670;&nbsp;</a></span>cyhal_pin_map_pass_dsi_sar_data</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_pass_dsi_sar_data[5]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the pass_dsi_sar_data signal. </p>

</div>
</div>
<a id="gabd903b95b4eed21d30898da4baea44d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd903b95b4eed21d30898da4baea44d9">&#9670;&nbsp;</a></span>cyhal_pin_map_pass_dsi_sar_data_valid</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_pass_dsi_sar_data_valid[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the pass_dsi_sar_data_valid signal. </p>

</div>
</div>
<a id="ga97b9cf27b1cbaaeca17ccd16ef21518d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97b9cf27b1cbaaeca17ccd16ef21518d">&#9670;&nbsp;</a></span>cyhal_pin_map_pass_dsi_sar_sample_done</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_pass_dsi_sar_sample_done[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the pass_dsi_sar_sample_done signal. </p>

</div>
</div>
<a id="ga245995cb76a520efb59b2b065fac9024"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga245995cb76a520efb59b2b065fac9024">&#9670;&nbsp;</a></span>cyhal_pin_map_pass_sar_ext_vref0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_pass_sar_ext_vref0[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the pass_sar_ext_vref0 signal. </p>

</div>
</div>
<a id="ga9c30cf5574cabff4f5a8b5eb1be04808"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c30cf5574cabff4f5a8b5eb1be04808">&#9670;&nbsp;</a></span>cyhal_pin_map_pass_sar_ext_vref1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_pass_sar_ext_vref1[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the pass_sar_ext_vref1 signal. </p>

</div>
</div>
<a id="gac63095df9b7e88de885e3beb04b91e58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac63095df9b7e88de885e3beb04b91e58">&#9670;&nbsp;</a></span>cyhal_pin_map_pass_sarmux_pads</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_pass_sarmux_pads[5]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the pass_sarmux_pads signal. </p>

</div>
</div>
<a id="ga2e0da8b15a5003e27a793300744799c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e0da8b15a5003e27a793300744799c3">&#9670;&nbsp;</a></span>cyhal_pin_map_pass_tr_sar_out</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_pass_tr_sar_out[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the pass_tr_sar_out signal. </p>

</div>
</div>
<a id="ga803bd829138de6882efc4f44b46ef5a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga803bd829138de6882efc4f44b46ef5a7">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_i2c_scl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_i2c_scl[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_i2c_scl signal. </p>

</div>
</div>
<a id="ga9e6cfadffa2465f5ec41adb1f8007b8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e6cfadffa2465f5ec41adb1f8007b8e">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_i2c_sda</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_i2c_sda[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_i2c_sda signal. </p>

</div>
</div>
<a id="ga0509fb925be2145b861a84f4c92b37ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0509fb925be2145b861a84f4c92b37ec">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_m_clk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_m_clk[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_m_clk signal. </p>

</div>
</div>
<a id="ga9cd19d262641ced5c24390e5bc0bd737"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9cd19d262641ced5c24390e5bc0bd737">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_m_miso</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_m_miso[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_m_miso signal. </p>

</div>
</div>
<a id="gad3a870f6fdea0c790af3263d3c65526c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3a870f6fdea0c790af3263d3c65526c">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_m_mosi</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_m_mosi[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_m_mosi signal. </p>

</div>
</div>
<a id="ga880be0a628488ae0584e8779abd0133f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga880be0a628488ae0584e8779abd0133f">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_m_select0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_m_select0[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_m_select0 signal. </p>

</div>
</div>
<a id="ga5f7c0aebb18e756b14693298944c380a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f7c0aebb18e756b14693298944c380a">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_s_clk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_s_clk[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_s_clk signal. </p>

</div>
</div>
<a id="ga26afc86eeeb0f3e031aa504a3d479f5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26afc86eeeb0f3e031aa504a3d479f5c">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_s_miso</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_s_miso[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_s_miso signal. </p>

</div>
</div>
<a id="ga56b726afeb9731f4cba79f437c0dca48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56b726afeb9731f4cba79f437c0dca48">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_s_mosi</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_s_mosi[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_s_mosi signal. </p>

</div>
</div>
<a id="ga0008a9563fdddca8b3ebc0ea182fc448"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0008a9563fdddca8b3ebc0ea182fc448">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_s_select0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_s_select0[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_s_select0 signal. </p>

</div>
</div>
<a id="gac885681ddd96760c9f00915908dfccc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac885681ddd96760c9f00915908dfccc4">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_uart_cts</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_uart_cts[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_uart_cts signal. </p>

</div>
</div>
<a id="ga785e708408866399187acf6512861053"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga785e708408866399187acf6512861053">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_uart_rts</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_uart_rts[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_uart_rts signal. </p>

</div>
</div>
<a id="ga8f1464e6b69bdbcc14991bb888c4b066"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f1464e6b69bdbcc14991bb888c4b066">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_uart_rx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_uart_rx[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_uart_rx signal. </p>

</div>
</div>
<a id="gabe4cb0b7843c8bae913906c185549f1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe4cb0b7843c8bae913906c185549f1a">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_uart_tx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_uart_tx[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_uart_tx signal. </p>

</div>
</div>
<a id="ga1cc9439466e8d889dafbba8370394fc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1cc9439466e8d889dafbba8370394fc5">&#9670;&nbsp;</a></span>cyhal_pin_map_tcpwm_line</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_tcpwm_line[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the tcpwm_line signal. </p>

</div>
</div>
<a id="ga70a328a8e41e22b77bc0120b60235068"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70a328a8e41e22b77bc0120b60235068">&#9670;&nbsp;</a></span>cyhal_pin_map_tcpwm_tr_compare_match</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_tcpwm_tr_compare_match[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the tcpwm_tr_compare_match signal. </p>

</div>
</div>
<a id="gaff0873e04fff8275bfe313d76d76a495"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff0873e04fff8275bfe313d76d76a495">&#9670;&nbsp;</a></span>cyhal_pin_map_tcpwm_tr_in</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_tcpwm_tr_in[5]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the tcpwm_tr_in signal. </p>

</div>
</div>
<a id="gad6736e6898eda09ae3f29e46e1b1163f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6736e6898eda09ae3f29e46e1b1163f">&#9670;&nbsp;</a></span>cyhal_pin_map_tcpwm_tr_overflow</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_tcpwm_tr_overflow[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the tcpwm_tr_overflow signal. </p>

</div>
</div>
<a id="ga7d75f53bd195e25797ae27f9bb6e8508"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d75f53bd195e25797ae27f9bb6e8508">&#9670;&nbsp;</a></span>cyhal_pin_map_usbpd_adc_cmp_out_gpio</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usbpd_adc_cmp_out_gpio[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usbpd_adc_cmp_out_gpio signal. </p>

</div>
</div>
<a id="ga1d446085e01ff7fc0a9fbd2841a95379"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d446085e01ff7fc0a9fbd2841a95379">&#9670;&nbsp;</a></span>cyhal_pin_map_usbpd_afc_tx_data</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usbpd_afc_tx_data[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usbpd_afc_tx_data signal. </p>

</div>
</div>
<a id="ga4ef8d8fa31d95ff4a1cd8638c0669666"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ef8d8fa31d95ff4a1cd8638c0669666">&#9670;&nbsp;</a></span>cyhal_pin_map_usbpd_afc_tx_data_en</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usbpd_afc_tx_data_en[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usbpd_afc_tx_data_en signal. </p>

</div>
</div>
<a id="gad901489aa2b07ac8774e0ed397bcd6e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad901489aa2b07ac8774e0ed397bcd6e6">&#9670;&nbsp;</a></span>cyhal_pin_map_usbpd_ext_hs1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usbpd_ext_hs1[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usbpd_ext_hs1 signal. </p>

</div>
</div>
<a id="gaf8e0e7e46c480c95aa2d9c2b9edc2492"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8e0e7e46c480c95aa2d9c2b9edc2492">&#9670;&nbsp;</a></span>cyhal_pin_map_usbpd_ext_hs2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usbpd_ext_hs2[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usbpd_ext_hs2 signal. </p>

</div>
</div>
<a id="gafe178e380f89baa0855fb5dab47ff752"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe178e380f89baa0855fb5dab47ff752">&#9670;&nbsp;</a></span>cyhal_pin_map_usbpd_ext_hsrcp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usbpd_ext_hsrcp[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usbpd_ext_hsrcp signal. </p>

</div>
</div>
<a id="ga54a3d2cf7b21b0d5386140f719a5f2c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54a3d2cf7b21b0d5386140f719a5f2c4">&#9670;&nbsp;</a></span>cyhal_pin_map_usbpd_ext_ls1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usbpd_ext_ls1[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usbpd_ext_ls1 signal. </p>

</div>
</div>
<a id="ga7a925de3c380f3ab6a9f8410da7874d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a925de3c380f3ab6a9f8410da7874d2">&#9670;&nbsp;</a></span>cyhal_pin_map_usbpd_ext_ls2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usbpd_ext_ls2[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usbpd_ext_ls2 signal. </p>

</div>
</div>
<a id="gabc99f6ee87fb8e5ed48348e2fc11fe4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc99f6ee87fb8e5ed48348e2fc11fe4a">&#9670;&nbsp;</a></span>cyhal_pin_map_usbpd_ext_lszcd</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usbpd_ext_lszcd[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usbpd_ext_lszcd signal. </p>

</div>
</div>
<a id="ga4b7caaf13765de91104a9461b311fa44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b7caaf13765de91104a9461b311fa44">&#9670;&nbsp;</a></span>cyhal_pin_map_usbpd_ext_pwm_out</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usbpd_ext_pwm_out[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usbpd_ext_pwm_out signal. </p>

</div>
</div>
<a id="ga42ef42427fa92ed650e713d011b6e5e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42ef42427fa92ed650e713d011b6e5e9">&#9670;&nbsp;</a></span>cyhal_pin_map_usbpd_ext_rst_sw1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usbpd_ext_rst_sw1[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usbpd_ext_rst_sw1 signal. </p>

</div>
</div>
<a id="ga5892be7f4a8e2e47bac12ba1a4147488"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5892be7f4a8e2e47bac12ba1a4147488">&#9670;&nbsp;</a></span>cyhal_pin_map_usbpd_ext_scap_rst</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usbpd_ext_scap_rst[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usbpd_ext_scap_rst signal. </p>

</div>
</div>
<a id="ga94c4dc0250786900ce265ecdbf2409a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94c4dc0250786900ce265ecdbf2409a1">&#9670;&nbsp;</a></span>cyhal_pin_map_usbpd_ext_scomp_out_en</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usbpd_ext_scomp_out_en[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usbpd_ext_scomp_out_en signal. </p>

</div>
</div>
<a id="ga22cf225badb2c8e646ccfd628cec9341"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22cf225badb2c8e646ccfd628cec9341">&#9670;&nbsp;</a></span>cyhal_pin_map_usbpd_ext_set_boost</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usbpd_ext_set_boost[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usbpd_ext_set_boost signal. </p>

</div>
</div>
<a id="ga2c8989c2b650134d1440dfa3f1eb1de4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c8989c2b650134d1440dfa3f1eb1de4">&#9670;&nbsp;</a></span>cyhal_pin_map_usbpd_ext_set_buck</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usbpd_ext_set_buck[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usbpd_ext_set_buck signal. </p>

</div>
</div>
<a id="gaf447a2be0537f912649507c5c6bc263b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf447a2be0537f912649507c5c6bc263b">&#9670;&nbsp;</a></span>cyhal_pin_map_usbpd_fault_gpio0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usbpd_fault_gpio0[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usbpd_fault_gpio0 signal. </p>

</div>
</div>
<a id="ga7cb2105bd18ce84a58e445c4132eacce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7cb2105bd18ce84a58e445c4132eacce">&#9670;&nbsp;</a></span>cyhal_pin_map_usbpd_fault_gpio1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usbpd_fault_gpio1[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usbpd_fault_gpio1 signal. </p>

</div>
</div>
<a id="ga8eaf76d518fa4e43a3a11d711ca68324"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8eaf76d518fa4e43a3a11d711ca68324">&#9670;&nbsp;</a></span>cyhal_pin_map_usbpd_gpio_ddft0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usbpd_gpio_ddft0[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usbpd_gpio_ddft0 signal. </p>

</div>
</div>
<a id="gaf4cadd926d213e3af94c9d745b3ef61d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4cadd926d213e3af94c9d745b3ef61d">&#9670;&nbsp;</a></span>cyhal_pin_map_usbpd_gpio_ddft1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usbpd_gpio_ddft1[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usbpd_gpio_ddft1 signal. </p>

</div>
</div>
<a id="gab6dd8a635a885fa00e122ac09ce0d2e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6dd8a635a885fa00e122ac09ce0d2e1">&#9670;&nbsp;</a></span>cyhal_pin_map_usbpd_hpd</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usbpd_hpd[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usbpd_hpd signal. </p>

</div>
</div>
<a id="ga84dd7f6d6887da2b8bbcf2d9c2bda5f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84dd7f6d6887da2b8bbcf2d9c2bda5f7">&#9670;&nbsp;</a></span>cyhal_pin_map_usbpd_pad_bat2gnd_pulldn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usbpd_pad_bat2gnd_pulldn[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usbpd_pad_bat2gnd_pulldn signal. </p>

</div>
</div>
<a id="ga1024e55792fadd0dcd4d062b9211d25f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1024e55792fadd0dcd4d062b9211d25f">&#9670;&nbsp;</a></span>cyhal_pin_map_usbpd_pad_lscsa_inp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usbpd_pad_lscsa_inp[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usbpd_pad_lscsa_inp signal. </p>

</div>
</div>
<a id="gad2573aefdc33d6d5d36ada6fc641457d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2573aefdc33d6d5d36ada6fc641457d">&#9670;&nbsp;</a></span>cyhal_pin_map_usbpd_pad_lscsa_vgnd</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usbpd_pad_lscsa_vgnd[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usbpd_pad_lscsa_vgnd signal. </p>

</div>
</div>
<a id="gaa5a0609a555a781349bf1fa961b634b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5a0609a555a781349bf1fa961b634b6">&#9670;&nbsp;</a></span>cyhal_pin_map_usbpd_swapt_in</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usbpd_swapt_in[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usbpd_swapt_in signal. </p>

</div>
</div>
<a id="ga76f85cf11dfe25e3621c0dd546e60f78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76f85cf11dfe25e3621c0dd546e60f78">&#9670;&nbsp;</a></span>cyhal_pin_map_usbpd_swapt_out</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usbpd_swapt_out[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usbpd_swapt_out signal. </p>

</div>
</div>
<a id="ga5d8ab7ae5a35a5b965b0b5413ccf09a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d8ab7ae5a35a5b965b0b5413ccf09a8">&#9670;&nbsp;</a></span>cyhal_pin_map_usbpd_tx_data</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usbpd_tx_data[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usbpd_tx_data signal. </p>

</div>
</div>
<a id="ga5dbe11baed0e5b31c57db82041d57d3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5dbe11baed0e5b31c57db82041d57d3b">&#9670;&nbsp;</a></span>cyhal_pin_map_usbpd_tx_data_en</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usbpd_tx_data_en[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usbpd_tx_data_en signal. </p>

</div>
</div>
<a id="ga960e91ffd6b882eb75d22326ad402948"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga960e91ffd6b882eb75d22326ad402948">&#9670;&nbsp;</a></span>cyhal_pin_map_usbpd_usbphy_dm_bch_det</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usbpd_usbphy_dm_bch_det[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usbpd_usbphy_dm_bch_det signal. </p>

</div>
</div>
<a id="ga9c0c183b62b1d50a5c42bba62a58d6b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c0c183b62b1d50a5c42bba62a58d6b8">&#9670;&nbsp;</a></span>cyhal_pin_map_usbpd_usbphy_dp_bch_det</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usbpd_usbphy_dp_bch_det[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usbpd_usbphy_dp_bch_det signal. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part
<div id="nav-path" class="navpath">
    <ul>
        <li class="footer">
            Generated for <b>Hardware Abstraction Layer (HAL)</b> by <b>Cypress Semiconductor Corporation</b>.
            All rights reserved.
        </li>
    </ul>
</div>
-->
</body>
</html>
