 
****************************************
Report : clock tree
Design : systolic_array
Version: L-2016.03-SP5-3
Date   : Tue Dec 27 20:14:32 2022
****************************************

Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)

============ Global Skew Report ================

Clock Tree Name                : "clk_p"
Clock Period                   : 40.00000       
Clock Tree root pin            : "clk_p"
Number of Levels               : 6
Number of Sinks                : 783
Number of CT Buffers           : 15
Number of CTS added gates      : 0
Number of Preexisting Gates    : 1
Number of Preexisting Buf/Inv  : 0
Total Number of Clock Cells    : 16
Total Area of CT Buffers       : 436.84485      
Total Area of CT cells         : 10036.84668    
Max Global Skew                : 0.04438   
Number of MaxTran Violators    : 0
Number of MaxCap Violators     : 0
Number of MaxFanout Violators  : 0


Operating Condition               worst
Clock global Skew                 0.044
Longest path delay                16.415
Shortest path delay               16.371

The longest path delay end pin: SA_core_pe_0_1_Cij_o_reg_2_/CP
The shortest path delay end pin: SA_A_3_shift_reg_reg_0__1_/CP

The longest Path:
Pin                                         Cap       Fanout    Trans     Incr      Arri
----------------------------------------------------------------------------------------------------
clk_p                                       0.000            1  0.000     0.000     0.000     r
clk_p                                       2.305            1  18.058    9.920     9.920     r
u_pad_clk/PAD                               2.305            1  18.058    0.079     9.999     r
u_pad_clk/C                                 0.049            1  0.269     5.761     15.759    r
CTSCKND12BWP7T_G2B4I1/I                     0.049            1  0.216     0.004     15.764    r
CTSCKND12BWP7T_G2B4I1/ZN                    0.107            1  0.131     0.112     15.876    f
CTSCKND3BWP7T_G2B3I1/I                      0.107            1  0.139     0.018     15.894    f
CTSCKND3BWP7T_G2B3I1/ZN                     0.111            2  0.108     0.093     15.986    r
CTSCKND6BWP7T_G2B2I1/I                      0.111            1  0.109     0.002     15.988    r
CTSCKND6BWP7T_G2B2I1/ZN                     0.228            4  0.207     0.144     16.133    f
CTSCKND8BWP7T_G2B1I7/I                      0.228            1  0.211     0.017     16.150    f
CTSCKND8BWP7T_G2B1I7/ZN                     0.327           53  0.369     0.246     16.396    r
SA_core_pe_0_1_Cij_o_reg_2_/CP              0.327            0  0.379     0.019     16.415    r
[clock delay]                                                                       16.415
----------------------------------------------------------------------------------------------------

The Shortest Path:
Pin                                         Cap       Fanout    Trans     Incr      Arri
----------------------------------------------------------------------------------------------------
clk_p                                       0.000            1  0.000     0.000     0.000     r
clk_p                                       2.305            1  18.058    9.920     9.920     r
u_pad_clk/PAD                               2.305            1  18.058    0.079     9.999     r
u_pad_clk/C                                 0.049            1  0.269     5.761     15.759    r
CTSCKND12BWP7T_G2B4I1/I                     0.049            1  0.216     0.004     15.764    r
CTSCKND12BWP7T_G2B4I1/ZN                    0.107            1  0.131     0.112     15.876    f
CTSCKND3BWP7T_G2B3I1/I                      0.107            1  0.139     0.018     15.894    f
CTSCKND3BWP7T_G2B3I1/ZN                     0.111            2  0.108     0.093     15.986    r
CTSCKND12BWP7T_G2B2I2/I                     0.111            1  0.111     0.008     15.994    r
CTSCKND12BWP7T_G2B2I2/ZN                    0.422            7  0.166     0.118     16.112    f
CTSCKND12BWP7T_G2B1I9/I                     0.422            1  0.169     0.008     16.120    f
CTSCKND12BWP7T_G2B1I9/ZN                    0.448           79  0.407     0.244     16.364    r
SA_A_3_shift_reg_reg_0__1_/CP               0.448            0  0.411     0.006     16.371    r
[clock delay]                                                                       16.371
----------------------------------------------------------------------------------------------------

1
