Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: BCD_30_Down_Counter.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "BCD_30_Down_Counter.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "BCD_30_Down_Counter"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : BCD_30_Down_Counter
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Lab\Lab5-bonus\scan_ctl.v" into library work
Parsing module <scan_ctl>.
Analyzing Verilog file "D:\Lab\Lab5-bonus\one_pulse.v" into library work
Parsing module <one_pulse>.
Analyzing Verilog file "D:\Lab\Lab5-bonus\fsm_30_60.v" into library work
Parsing module <fsm_30_60>.
WARNING:HDLCompiler:370 - "D:\Lab\Lab5-bonus\fsm_30_60.v" Line 30: Empty port in module declaration
Analyzing Verilog file "D:\Lab\Lab5-bonus\fsm.v" into library work
Parsing module <fsm>.
Analyzing Verilog file "D:\Lab\Lab5-bonus\freq_div.v" into library work
Parsing module <freq_div>.
Analyzing Verilog file "D:\Lab\Lab5-bonus\debounce.v" into library work
Parsing module <debounce>.
Analyzing Verilog file "D:\Lab\Lab5-bonus\clock_generator.v" into library work
Parsing verilog file "global.v" included at line 21.
Parsing module <clock_generator>.
Analyzing Verilog file "D:\Lab\Lab5-bonus\bcd_display.v" into library work
Parsing module <bcd_display>.
Analyzing Verilog file "D:\Lab\Lab5-bonus\bcd_cnt.v" into library work
Parsing module <bcd_cnt>.
Analyzing Verilog file "D:\Lab\Lab5-bonus\BCD_30_Down_Counter.v" into library work
Parsing module <BCD_30_Down_Counter>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "D:\Lab\Lab5-bonus\BCD_30_Down_Counter.v" Line 39: Port clk_out is not connected to this instance

Elaborating module <BCD_30_Down_Counter>.

Elaborating module <freq_div>.

Elaborating module <clock_generator>.

Elaborating module <debounce>.

Elaborating module <one_pulse>.

Elaborating module <fsm>.

Elaborating module <fsm_30_60>.

Elaborating module <bcd_cnt>.

Elaborating module <scan_ctl>.

Elaborating module <bcd_display>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <BCD_30_Down_Counter>.
    Related source file is "D:\Lab\Lab5-bonus\BCD_30_Down_Counter.v".
WARNING:Xst:2898 - Port 'p1', unconnected in block instance 'F36', is tied to GND.
INFO:Xst:3210 - "D:\Lab\Lab5-bonus\BCD_30_Down_Counter.v" line 39: Output port <clk_out> of the instance <F_D> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <BCD_30_Down_Counter> synthesized.

Synthesizing Unit <freq_div>.
    Related source file is "D:\Lab\Lab5-bonus\freq_div.v".
    Found 2-bit register for signal <clk_ctl>.
    Found 7-bit register for signal <cnt_h>.
    Found 15-bit register for signal <cnt_l>.
    Found 1-bit register for signal <clk_out>.
    Found 25-bit adder for signal <cnt_tmp> created at line 42.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
Unit <freq_div> synthesized.

Synthesizing Unit <clock_generator>.
    Related source file is "D:\Lab\Lab5-bonus\clock_generator.v".
    Found 18-bit register for signal <count_200K>.
    Found 25-bit register for signal <count_20M>.
    Found 1-bit register for signal <clk_1>.
    Found 1-bit register for signal <clk_100>.
    Found 25-bit adder for signal <count_20M[24]_GND_3_o_add_1_OUT> created at line 55.
    Found 18-bit adder for signal <count_200K[17]_GND_3_o_add_5_OUT> created at line 84.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <clock_generator> synthesized.

Synthesizing Unit <debounce>.
    Related source file is "D:\Lab\Lab5-bonus\debounce.v".
    Found 4-bit register for signal <debounce_window>.
    Found 1-bit register for signal <pb_debounced>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <debounce> synthesized.

Synthesizing Unit <one_pulse>.
    Related source file is "D:\Lab\Lab5-bonus\one_pulse.v".
    Found 1-bit register for signal <out_pulse>.
    Found 1-bit register for signal <in_trig_delay>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <one_pulse> synthesized.

Synthesizing Unit <fsm>.
    Related source file is "D:\Lab\Lab5-bonus\fsm.v".
    Found 1-bit register for signal <state>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <fsm> synthesized.

Synthesizing Unit <fsm_30_60>.
    Related source file is "D:\Lab\Lab5-bonus\fsm_30_60.v".
    Found 1-bit register for signal <state>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <fsm_30_60> synthesized.

Synthesizing Unit <bcd_cnt>.
    Related source file is "D:\Lab\Lab5-bonus\bcd_cnt.v".
    Found 4-bit register for signal <out0>.
    Found 1-bit register for signal <out1<3>>.
    Found 1-bit register for signal <out1<2>>.
    Found 1-bit register for signal <out1<1>>.
    Found 1-bit register for signal <out1<0>>.
    Found 4-bit subtractor for signal <out0_tmp> created at line 45.
    Found 4-bit subtractor for signal <out1_tmp> created at line 46.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <bcd_cnt> synthesized.

Synthesizing Unit <scan_ctl>.
    Related source file is "D:\Lab\Lab5-bonus\scan_ctl.v".
    Found 4x4-bit Read Only RAM for signal <ctl>
    Summary:
	inferred   1 RAM(s).
	inferred   3 Multiplexer(s).
Unit <scan_ctl> synthesized.

Synthesizing Unit <bcd_display>.
    Related source file is "D:\Lab\Lab5-bonus\bcd_display.v".
    Found 16x15-bit Read Only RAM for signal <display>
    Summary:
	inferred   1 RAM(s).
Unit <bcd_display> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x15-bit single-port Read Only RAM                   : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 5
 18-bit adder                                          : 1
 25-bit adder                                          : 2
 4-bit subtractor                                      : 2
# Registers                                            : 27
 1-bit register                                        : 18
 15-bit register                                       : 1
 18-bit register                                       : 1
 2-bit register                                        : 1
 25-bit register                                       : 1
 4-bit register                                        : 4
 7-bit register                                        : 1
# Multiplexers                                         : 12
 1-bit 2-to-1 multiplexer                              : 2
 18-bit 2-to-1 multiplexer                             : 1
 25-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <bcd_cnt>.
The following registers are absorbed into counter <out0>: 1 register on signal <out0>.
Unit <bcd_cnt> synthesized (advanced).

Synthesizing (advanced) Unit <bcd_display>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_display> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 15-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <bcd>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <display>       |          |
    -----------------------------------------------------------------------
Unit <bcd_display> synthesized (advanced).

Synthesizing (advanced) Unit <clock_generator>.
The following registers are absorbed into counter <count_200K>: 1 register on signal <count_200K>.
The following registers are absorbed into counter <count_20M>: 1 register on signal <count_20M>.
Unit <clock_generator> synthesized (advanced).

Synthesizing (advanced) Unit <scan_ctl>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ctl> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <clk_ctl>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <ctl>           |          |
    -----------------------------------------------------------------------
Unit <scan_ctl> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x15-bit single-port distributed Read Only RAM       : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 2
 25-bit adder                                          : 1
 4-bit subtractor                                      : 1
# Counters                                             : 3
 18-bit up counter                                     : 1
 25-bit up counter                                     : 1
 4-bit down counter                                    : 1
# Registers                                            : 54
 Flip-Flops                                            : 54
# Multiplexers                                         : 9
 1-bit 2-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 7

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    out1_3 in unit <bcd_cnt>
    out1_0 in unit <bcd_cnt>
    out1_2 in unit <bcd_cnt>
    out1_1 in unit <bcd_cnt>


Optimizing unit <BCD_30_Down_Counter> ...

Optimizing unit <freq_div> ...

Optimizing unit <clock_generator> ...

Optimizing unit <debounce> ...

Optimizing unit <bcd_cnt> ...
WARNING:Xst:1710 - FF/Latch <BC/out1_3> (without init value) has a constant value of 0 in block <BCD_30_Down_Counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <F_D/clk_ctl_1> of sequential type is unconnected in block <BCD_30_Down_Counter>.
WARNING:Xst:2677 - Node <F_D/clk_out> of sequential type is unconnected in block <BCD_30_Down_Counter>.
WARNING:Xst:2677 - Node <F_D/cnt_h_6> of sequential type is unconnected in block <BCD_30_Down_Counter>.
WARNING:Xst:2677 - Node <F_D/cnt_h_5> of sequential type is unconnected in block <BCD_30_Down_Counter>.
WARNING:Xst:2677 - Node <F_D/cnt_h_4> of sequential type is unconnected in block <BCD_30_Down_Counter>.
WARNING:Xst:2677 - Node <F_D/cnt_h_3> of sequential type is unconnected in block <BCD_30_Down_Counter>.
WARNING:Xst:2677 - Node <F_D/cnt_h_2> of sequential type is unconnected in block <BCD_30_Down_Counter>.
WARNING:Xst:2677 - Node <F_D/cnt_h_1> of sequential type is unconnected in block <BCD_30_Down_Counter>.
WARNING:Xst:2677 - Node <F_D/cnt_h_0> of sequential type is unconnected in block <BCD_30_Down_Counter>.
INFO:Xst:2261 - The FF/Latch <CG/count_20M_0> in Unit <BCD_30_Down_Counter> is equivalent to the following FF/Latch, which will be removed : <CG/count_200K_0> 
INFO:Xst:2261 - The FF/Latch <CG/count_20M_1> in Unit <BCD_30_Down_Counter> is equivalent to the following FF/Latch, which will be removed : <CG/count_200K_1> 
INFO:Xst:2261 - The FF/Latch <CG/count_20M_2> in Unit <BCD_30_Down_Counter> is equivalent to the following FF/Latch, which will be removed : <CG/count_200K_2> 
INFO:Xst:2261 - The FF/Latch <CG/count_20M_3> in Unit <BCD_30_Down_Counter> is equivalent to the following FF/Latch, which will be removed : <CG/count_200K_3> 
INFO:Xst:2261 - The FF/Latch <CG/count_20M_4> in Unit <BCD_30_Down_Counter> is equivalent to the following FF/Latch, which will be removed : <CG/count_200K_4> 
INFO:Xst:2261 - The FF/Latch <CG/count_20M_5> in Unit <BCD_30_Down_Counter> is equivalent to the following FF/Latch, which will be removed : <CG/count_200K_5> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block BCD_30_Down_Counter, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 87
 Flip-Flops                                            : 87

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : BCD_30_Down_Counter.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 253
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 56
#      LUT2                        : 31
#      LUT3                        : 6
#      LUT4                        : 6
#      LUT5                        : 5
#      LUT6                        : 30
#      MUXCY                       : 56
#      VCC                         : 1
#      XORCY                       : 53
# FlipFlops/Latches                : 89
#      FD                          : 1
#      FDC                         : 75
#      FDCE                        : 4
#      FDP                         : 7
#      LDC                         : 2
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 22
#      IBUF                        : 2
#      OBUF                        : 20

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              89  out of  18224     0%  
 Number of Slice LUTs:                  142  out of   9112     1%  
    Number used as Logic:               142  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    155
   Number with an unused Flip Flop:      66  out of    155    42%  
   Number with an unused LUT:            13  out of    155     8%  
   Number of fully used LUT-FF pairs:    76  out of    155    49%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                          23
 Number of bonded IOBs:                  23  out of    232     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------+-------------------------+-------+
Clock Signal                                         | Clock buffer(FF name)   | Load  |
-----------------------------------------------------+-------------------------+-------+
CG/clk_1                                             | BUFG                    | 22    |
clk                                                  | BUFGP                   | 55    |
CG/clk_100                                           | NONE(de_in/pb_debounced)| 10    |
BC/rst_n_ini[2]_AND_6_o(BC/rst_n_ini[2]_AND_6_o1:O)  | NONE(*)(BC/out1_0_LDC)  | 1     |
BC/rst_n_ini[0]_AND_10_o(BC/rst_n_ini[0]_AND_10_o1:O)| NONE(*)(BC/out1_2_LDC)  | 1     |
-----------------------------------------------------+-------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.947ns (Maximum Frequency: 253.383MHz)
   Minimum input arrival time before clock: 2.725ns
   Maximum output required time after clock: 6.389ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CG/clk_1'
  Clock period: 3.524ns (frequency: 283.785MHz)
  Total number of paths / destination ports: 157 / 44
-------------------------------------------------------------------------
Delay:               3.524ns (Levels of Logic = 2)
  Source:            BC/out1_2_C_2 (FF)
  Destination:       BC/out0_3 (FF)
  Source Clock:      CG/clk_1 rising
  Destination Clock: CG/clk_1 rising

  Data Path: BC/out1_2_C_2 to BC/out0_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.721  BC/out1_2_C_2 (BC/out1_2_C_2)
     LUT3:I1->O            5   0.203   0.943  BC/out1_21 (BC/out1_2)
     LUT6:I3->O            4   0.205   0.683  BC/_n0045_inv1 (BC/_n0045_inv)
     FDCE:CE                   0.322          BC/out0_0
    ----------------------------------------
    Total                      3.524ns (1.177ns logic, 2.347ns route)
                                       (33.4% logic, 66.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.947ns (frequency: 253.383MHz)
  Total number of paths / destination ports: 1497 / 55
-------------------------------------------------------------------------
Delay:               3.947ns (Levels of Logic = 3)
  Source:            CG/count_20M_17 (FF)
  Destination:       CG/count_20M_24 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: CG/count_20M_17 to CG/count_20M_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  CG/count_20M_17 (CG/count_20M_17)
     LUT6:I0->O            2   0.203   0.845  CG/GND_3_o_GND_3_o_equal_1_o<24>4 (CG/GND_3_o_GND_3_o_equal_1_o<24>3)
     LUT6:I3->O           14   0.205   0.958  CG/GND_3_o_GND_3_o_equal_1_o<24>5 (CG/GND_3_o_GND_3_o_equal_1_o)
     LUT2:I1->O            1   0.205   0.000  CG/Mcount_count_20M_eqn_241 (CG/Mcount_count_20M_eqn_24)
     FDC:D                     0.102          CG/count_20M_24
    ----------------------------------------
    Total                      3.947ns (1.162ns logic, 2.785ns route)
                                       (29.4% logic, 70.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CG/clk_100'
  Clock period: 1.599ns (frequency: 625.293MHz)
  Total number of paths / destination ports: 14 / 8
-------------------------------------------------------------------------
Delay:               1.599ns (Levels of Logic = 1)
  Source:            de_in/debounce_window_2 (FF)
  Destination:       de_in/pb_debounced (FF)
  Source Clock:      CG/clk_100 rising
  Destination Clock: CG/clk_100 rising

  Data Path: de_in/debounce_window_2 to de_in/pb_debounced
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.845  de_in/debounce_window_2 (de_in/debounce_window_2)
     LUT4:I1->O            1   0.205   0.000  de_in/pb_debounced_next<3>1 (de_in/pb_debounced_next)
     FDC:D                     0.102          de_in/pb_debounced
    ----------------------------------------
    Total                      1.599ns (0.754ns logic, 0.845ns route)
                                       (47.1% logic, 52.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CG/clk_1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.725ns (Levels of Logic = 2)
  Source:            pau_rst (PAD)
  Destination:       reset/debounce_window_0 (FF)
  Destination Clock: CG/clk_1 rising

  Data Path: pau_rst to reset/debounce_window_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  pau_rst_IBUF (pau_rst_IBUF)
     INV:I->O              2   0.206   0.616  reset/pb_in_INV_12_o1_INV_0 (reset/pb_in_INV_12_o)
     FDC:D                     0.102          reset/debounce_window_0
    ----------------------------------------
    Total                      2.725ns (1.530ns logic, 1.195ns route)
                                       (56.1% logic, 43.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CG/clk_100'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.725ns (Levels of Logic = 2)
  Source:            pau_rst (PAD)
  Destination:       de_in/debounce_window_0 (FF)
  Destination Clock: CG/clk_100 rising

  Data Path: pau_rst to de_in/debounce_window_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  pau_rst_IBUF (pau_rst_IBUF)
     INV:I->O              2   0.206   0.616  reset/pb_in_INV_12_o1_INV_0 (reset/pb_in_INV_12_o)
     FDC:D                     0.102          de_in/debounce_window_0
    ----------------------------------------
    Total                      2.725ns (1.530ns logic, 1.195ns route)
                                       (56.1% logic, 43.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 26 / 10
-------------------------------------------------------------------------
Offset:              6.389ns (Levels of Logic = 3)
  Source:            F_D/clk_ctl_0 (FF)
  Destination:       display<9> (PAD)
  Source Clock:      clk rising

  Data Path: F_D/clk_ctl_0 to display<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             13   0.447   1.277  F_D/clk_ctl_0 (F_D/clk_ctl_0)
     LUT5:I0->O            6   0.203   1.109  SC/Mmux_out31 (out<2>)
     LUT6:I0->O            1   0.203   0.579  BD/Mram_display91 (display_9_OBUF)
     OBUF:I->O                 2.571          display_9_OBUF (display<9>)
    ----------------------------------------
    Total                      6.389ns (3.424ns logic, 2.965ns route)
                                       (53.6% logic, 46.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CG/clk_1'
  Total number of paths / destination ports: 73 / 9
-------------------------------------------------------------------------
Offset:              5.959ns (Levels of Logic = 3)
  Source:            BC/out1_2_C_2 (FF)
  Destination:       display<9> (PAD)
  Source Clock:      CG/clk_1 rising

  Data Path: BC/out1_2_C_2 to display<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.845  BC/out1_2_C_2 (BC/out1_2_C_2)
     LUT5:I2->O            6   0.205   1.109  SC/Mmux_out31 (out<2>)
     LUT6:I0->O            1   0.203   0.579  BD/Mram_display91 (display_9_OBUF)
     OBUF:I->O                 2.571          display_9_OBUF (display<9>)
    ----------------------------------------
    Total                      5.959ns (3.426ns logic, 2.533ns route)
                                       (57.5% logic, 42.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'BC/rst_n_ini[2]_AND_6_o'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              5.901ns (Levels of Logic = 3)
  Source:            BC/out1_0_LDC (LATCH)
  Destination:       display<8> (PAD)
  Source Clock:      BC/rst_n_ini[2]_AND_6_o falling

  Data Path: BC/out1_0_LDC to display<8>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.864  BC/out1_0_LDC (BC/out1_0_LDC)
     LUT5:I1->O            5   0.203   0.943  SC/Mmux_out11 (out<0>)
     LUT6:I3->O            2   0.205   0.616  display<8>1 (display_8_OBUF)
     OBUF:I->O                 2.571          display_8_OBUF (display<8>)
    ----------------------------------------
    Total                      5.901ns (3.477ns logic, 2.424ns route)
                                       (58.9% logic, 41.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'BC/rst_n_ini[0]_AND_10_o'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              6.027ns (Levels of Logic = 3)
  Source:            BC/out1_2_LDC (LATCH)
  Destination:       display<9> (PAD)
  Source Clock:      BC/rst_n_ini[0]_AND_10_o falling

  Data Path: BC/out1_2_LDC to display<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.864  BC/out1_2_LDC (BC/out1_2_LDC)
     LUT5:I1->O            6   0.203   1.109  SC/Mmux_out31 (out<2>)
     LUT6:I0->O            1   0.203   0.579  BD/Mram_display91 (display_9_OBUF)
     OBUF:I->O                 2.571          display_9_OBUF (display<9>)
    ----------------------------------------
    Total                      6.027ns (3.475ns logic, 2.552ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock BC/rst_n_ini[0]_AND_10_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CG/clk_1       |         |         |    2.644|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock BC/rst_n_ini[2]_AND_6_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CG/clk_1       |         |         |    2.644|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CG/clk_1
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
BC/rst_n_ini[0]_AND_10_o|         |    3.701|         |         |
BC/rst_n_ini[2]_AND_6_o |         |    3.605|         |         |
CG/clk_1                |    3.524|         |         |         |
CG/clk_100              |    1.371|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock CG/clk_100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CG/clk_1       |    3.491|         |         |         |
CG/clk_100     |    1.599|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CG/clk_1       |    3.491|         |         |         |
clk            |    3.947|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.23 secs
 
--> 

Total memory usage is 183664 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   14 (   0 filtered)
Number of infos    :   10 (   0 filtered)

