settings:
    lib_name:        analysis_comp4
    results_dir:     prelayout_lib
    omit_on_failure: True
    named_nodes:
        vdd:
            name:    VDD
            voltage: 3.3
        vss:
            name:    VSS
            voltage: 0
    units:
        # Specify all units for clarity, even though only resistance differs from the default
        time:               ns
        voltage:            V
        current:            uA
        pulling_resistance: kOhm
        leakage_power:      nW
        capacitive_load:    pF
        energy:             fJ
    cell_defaults:
        models:
            - /foss/pdks/gf180mcuD/libs.tech/ngspice/design.ngspice
            - /foss/pdks/gf180mcuD/libs.tech/ngspice/sm141064.ngspice typical
        slews: [0.01]
        loads: [0.001]
cells:
    2bit_comp_1x:
        netlist: /foss/designs/chipathon_2025/Symbelleuit-Chipathon-2025/cells/comp4/1x_drive/simulation/2bit_comp_1x.spice
        inputs: [B1, B0, A1, A0]
        outputs: [L, G, E]
        functions:
            - L=((!(B1 | (!(B1 ^ A1)))) ^ (!((!(B1 ^ A1)) & (!(B0 & (B0 ^ A0))))))
            - G=!(((!(B1 | (!(B1 ^ A1)))) ^ (!((!(B1 ^ A1)) & (!(B0 & (B0 ^ A0)))))) | !((!((!(B1 ^ A1)) & (!(B0 & (B0 ^ A0))))) | (B0 ^ A0)))
            - E=!((!((!(B1 ^ A1)) & (!(B0 & (B0 ^ A0))))) | (B0 ^ A0))
    2bit_comp_2x:
        netlist: /foss/designs/chipathon_2025/Symbelleuit-Chipathon-2025/cells/comp4/2x_drive/simulation/2bit_comp_2x.spice
        inputs: [B1, B0, A1, A0]
        outputs: [L, G, E]
        functions:
            - L=((!(B1 | (!(B1 ^ A1)))) ^ (!((!(B1 ^ A1)) & (!(B0 & (B0 ^ A0))))))
            - G=!(((!(B1 | (!(B1 ^ A1)))) ^ (!((!(B1 ^ A1)) & (!(B0 & (B0 ^ A0)))))) | !((!((!(B1 ^ A1)) & (!(B0 & (B0 ^ A0))))) | (B0 ^ A0)))
            - E=!((!((!(B1 ^ A1)) & (!(B0 & (B0 ^ A0))))) | (B0 ^ A0))
