(edif system_axi_gpio_0_wrapper
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2013 7 14 11 39 34)
      (program "Xilinx ngc2edif" (version "P.58f"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure system_axi_gpio_0_wrapper.ngc system_axi_gpio_0_wrapper.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDR
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port R
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDRE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port R
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT3
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT2
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT4
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDS
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FD
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT6
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port I5
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT5
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell INV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
            )
          )
      )
    )
    (cell SRLC16E
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port A0
              (direction INPUT)
            )
            (port A1
              (direction INPUT)
            )
            (port A2
              (direction INPUT)
            )
            (port A3
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port CLK
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
            (port Q15
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library system_axi_gpio_0_wrapper_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell system_axi_gpio_0_wrapper
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port S_AXI_ACLK
              (direction INPUT)
            )
            (port S_AXI_ARESETN
              (direction INPUT)
            )
            (port S_AXI_AWVALID
              (direction INPUT)
            )
            (port S_AXI_WVALID
              (direction INPUT)
            )
            (port S_AXI_BREADY
              (direction INPUT)
            )
            (port S_AXI_ARVALID
              (direction INPUT)
            )
            (port S_AXI_RREADY
              (direction INPUT)
            )
            (port S_AXI_AWREADY
              (direction OUTPUT)
            )
            (port S_AXI_WREADY
              (direction OUTPUT)
            )
            (port S_AXI_BVALID
              (direction OUTPUT)
            )
            (port S_AXI_ARREADY
              (direction OUTPUT)
            )
            (port S_AXI_RVALID
              (direction OUTPUT)
            )
            (port IP2INTC_Irpt
              (direction OUTPUT)
            )
            (port (array (rename S_AXI_AWADDR "S_AXI_AWADDR<8:0>") 9)
              (direction INPUT))
            (port (array (rename S_AXI_WDATA "S_AXI_WDATA<31:0>") 32)
              (direction INPUT))
            (port (array (rename S_AXI_WSTRB "S_AXI_WSTRB<3:0>") 4)
              (direction INPUT))
            (port (array (rename S_AXI_ARADDR "S_AXI_ARADDR<8:0>") 9)
              (direction INPUT))
            (port (array (rename GPIO_IO_I "GPIO_IO_I<0:0>") 1)
              (direction INPUT))
            (port (array (rename GPIO2_IO_I "GPIO2_IO_I<31:0>") 32)
              (direction INPUT))
            (port (array (rename S_AXI_BRESP "S_AXI_BRESP<1:0>") 2)
              (direction OUTPUT))
            (port (array (rename S_AXI_RDATA "S_AXI_RDATA<31:0>") 32)
              (direction OUTPUT))
            (port (array (rename S_AXI_RRESP "S_AXI_RRESP<1:0>") 2)
              (direction OUTPUT))
            (port (array (rename GPIO_IO_O "GPIO_IO_O<0:0>") 1)
              (direction OUTPUT))
            (port (array (rename GPIO_IO_T "GPIO_IO_T<0:0>") 1)
              (direction OUTPUT))
            (port (array (rename GPIO2_IO_O "GPIO2_IO_O<31:0>") 32)
              (direction OUTPUT))
            (port (array (rename GPIO2_IO_T "GPIO2_IO_T<31:0>") 32)
              (direction OUTPUT))
            (designator "xc7z020clg484-1")
            (property TYPE (string "system_axi_gpio_0_wrapper") (owner "Xilinx"))
            (property BUS_INFO (string "9:INPUT:S_AXI_AWADDR<8:0>") (owner "Xilinx"))
            (property BUS_INFO (string "32:INPUT:S_AXI_WDATA<31:0>") (owner "Xilinx"))
            (property BUS_INFO (string "4:INPUT:S_AXI_WSTRB<3:0>") (owner "Xilinx"))
            (property BUS_INFO (string "9:INPUT:S_AXI_ARADDR<8:0>") (owner "Xilinx"))
            (property BUS_INFO (string "1:INPUT:GPIO_IO_I<0:0>") (owner "Xilinx"))
            (property BUS_INFO (string "32:INPUT:GPIO2_IO_I<31:0>") (owner "Xilinx"))
            (property BUS_INFO (string "2:OUTPUT:S_AXI_BRESP<1:0>") (owner "Xilinx"))
            (property BUS_INFO (string "32:OUTPUT:S_AXI_RDATA<31:0>") (owner "Xilinx"))
            (property BUS_INFO (string "2:OUTPUT:S_AXI_RRESP<1:0>") (owner "Xilinx"))
            (property BUS_INFO (string "1:OUTPUT:GPIO_IO_O<0:0>") (owner "Xilinx"))
            (property BUS_INFO (string "1:OUTPUT:GPIO_IO_T<0:0>") (owner "Xilinx"))
            (property BUS_INFO (string "32:OUTPUT:GPIO2_IO_O<31:0>") (owner "Xilinx"))
            (property BUS_INFO (string "32:OUTPUT:GPIO2_IO_T<31:0>") (owner "Xilinx"))
            (property X_CORE_INFO (string "axi_gpio_v1_01_b") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "-1") (owner "Xilinx"))
            (property CORE_GENERATION_INFO (string "axi_gpio_0,axi_gpio,{C_FAMILY = zynq,C_INSTANCE = axi_gpio_0,C_S_AXI_DATA_WIDTH = 32,C_GPIO_WIDTH = 1,C_GPIO2_WIDTH = 32,C_ALL_INPUTS = 0,C_ALL_INPUTS_2 = 0,C_INTERRUPT_PRESENT = 0,C_IS_DUAL = 0,C_DOUT_DEFAULT = 00000000000000000000000000000000,C_TRI_DEFAULT = 11111111111111111111111111111111,C_DOUT_DEFAULT_2 = 00000000000000000000000000000000,C_TRI_DEFAULT_2 = 11111111111111111111111111111111}") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "Yes") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "system_axi_gpio_0_wrapper_system_axi_gpio_0_wrapper") (owner "Xilinx"))
          )
          (contents
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_gpio_0_ip2bus_data_i_D1_31 "axi_gpio_0/ip2bus_data_i_D1_31")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_renamed_0 "axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_renamed_1 "axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_cs_out_i_0_renamed_2 "axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_gpio_0_gpio_core_1_gpio_xferAck_Reg_renamed_3 "axi_gpio_0/gpio_core_1/gpio_xferAck_Reg")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_gpio_0_gpio_core_1_iGPIO_xferAck_renamed_4 "axi_gpio_0/gpio_core_1/iGPIO_xferAck")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_bus2ip_addr_i31 "axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mmux_bus2ip_addr_i31")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___5___axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mmux_bus2ip_addr_i31") (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_bus2ip_addr_i41 "axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mmux_bus2ip_addr_i41")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___3___axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mmux_bus2ip_addr_i41") (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_rd_done1 "axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rd_done1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___4___axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rd_done1") (owner "Xilinx"))
              (property INIT (string "E") (owner "Xilinx"))
            )
            (instance (rename axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_wr_done1 "axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___4___axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rd_done1") (owner "Xilinx"))
              (property INIT (string "E") (owner "Xilinx"))
            )
            (instance (rename axi_gpio_0_gpio_core_1_Mmux_GPIO_Select_GND_21_o_MUX_76_o11 "axi_gpio_0/gpio_core_1/Mmux_GPIO_Select_GND_21_o_MUX_76_o11")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "04") (owner "Xilinx"))
            )
            (instance (rename axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_In_SW0 "axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2-In_SW0")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___1___axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2-In_SW0") (owner "Xilinx"))
              (property INIT (string "ECA0") (owner "Xilinx"))
            )
            (instance (rename axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In1_renamed_5 "axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1-In1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "20") (owner "Xilinx"))
            )
            (instance (rename axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In2_renamed_6 "axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1-In2")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___1___axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2-In_SW0") (owner "Xilinx"))
              (property INIT (string "135F") (owner "Xilinx"))
            )
            (instance (rename axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bvalid_i_renamed_7 "axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rvalid_i_renamed_8 "axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_0 "axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_gpio_0_gpio_core_1_gpio_OE_0_renamed_9 "axi_gpio_0/gpio_core_1/gpio_OE_0")
              (viewRef view_1 (cellRef FDS (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename axi_gpio_0_gpio_core_1_gpio_Data_Out_0_renamed_10 "axi_gpio_0/gpio_core_1/gpio_Data_Out_0")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_gpio_0_ip2bus_wrack_i_D1_renamed_11 "axi_gpio_0/ip2bus_wrack_i_D1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_gpio_0_ip2bus_rdack_i_D1_renamed_12 "axi_gpio_0/ip2bus_rdack_i_D1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_gpio_0_bus2ip_reset_renamed_13 "axi_gpio_0/bus2ip_reset")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_gpio_0_gpio_core_1_GPIO_DBus_i_31_renamed_14 "axi_gpio_0/gpio_core_1/GPIO_DBus_i_31")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_cs_ce_clr1 "axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFD") (owner "Xilinx"))
            )
            (instance (rename axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rvalid_i_glue_set_renamed_15 "axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_glue_set")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4440FFFF44404440") (owner "Xilinx"))
            )
            (instance (rename axi_gpio_0_ip2bus_wrack_i_D1_rstpot_renamed_16 "axi_gpio_0/ip2bus_wrack_i_D1_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___2___axi_gpio_0/ip2bus_wrack_i_D1_rstpot") (owner "Xilinx"))
              (property INIT (string "04") (owner "Xilinx"))
            )
            (instance (rename axi_gpio_0_ip2bus_rdack_i_D1_rstpot_renamed_17 "axi_gpio_0/ip2bus_rdack_i_D1_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___2___axi_gpio_0/ip2bus_wrack_i_D1_rstpot") (owner "Xilinx"))
              (property INIT (string "20") (owner "Xilinx"))
            )
            (instance (rename axi_gpio_0_gpio_core_1_GPIO_DBus_i_31_rstpot_renamed_18 "axi_gpio_0/gpio_core_1/GPIO_DBus_i_31_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000000000000E4") (owner "Xilinx"))
            )
            (instance (rename axi_gpio_0_gpio_core_1_gpio_OE_0_rstpot_renamed_19 "axi_gpio_0/gpio_core_1/gpio_OE_0_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAEAAAAAAA2AAAA") (owner "Xilinx"))
            )
            (instance (rename axi_gpio_0_gpio_core_1_gpio_Data_Out_0_rstpot_renamed_20 "axi_gpio_0/gpio_core_1/gpio_Data_Out_0_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAABAAAAAAA8A") (owner "Xilinx"))
            )
            (instance (rename axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_0_rstpot_renamed_21 "axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "BA8A") (owner "Xilinx"))
            )
            (instance (rename axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bvalid_i_glue_set_renamed_22 "axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_glue_set")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4440FFFF44404440") (owner "Xilinx"))
            )
            (instance (rename axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_3 "axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_2 "axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_2")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_1 "axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_0 "axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_0")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In3 "axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1-In3")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFCAA00FFFCAA") (owner "Xilinx"))
            )
            (instance (rename axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_In_renamed_23 "axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2-In")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00FFFCAAFFFFFCAA") (owner "Xilinx"))
            )
            (instance (rename axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_3_rstpot_renamed_24 "axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0660606060606060") (owner "Xilinx"))
            )
            (instance (rename axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_2_rstpot_renamed_25 "axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_2_rstpot")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_2_rstpot") (owner "Xilinx"))
              (property INIT (string "06606060") (owner "Xilinx"))
            )
            (instance (rename axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_1_rstpot_renamed_26 "axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_1_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_2_rstpot") (owner "Xilinx"))
              (property INIT (string "0660") (owner "Xilinx"))
            )
            (instance (rename axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_0_rstpot_renamed_27 "axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_0_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "14") (owner "Xilinx"))
            )
            (instance (rename axi_gpio_0_gpio_core_1_GPIO_DBus_i_31_rstpot_SW0 "axi_gpio_0/gpio_core_1/GPIO_DBus_i_31_rstpot_SW0")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___3___axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mmux_bus2ip_addr_i41") (owner "Xilinx"))
              (property INIT (string "FDFF") (owner "Xilinx"))
            )
            (instance (rename axi_gpio_0_gpio_core_1_gpio_OE_0_rstpot_SW0 "axi_gpio_0/gpio_core_1/gpio_OE_0_rstpot_SW0")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___5___axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mmux_bus2ip_addr_i31") (owner "Xilinx"))
              (property INIT (string "E") (owner "Xilinx"))
            )
            (instance (rename axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_cs_out_i_0_dpot_renamed_28 "axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0_dpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAA0222AAAAFEEE") (owner "Xilinx"))
            )
            (instance (rename axi_gpio_0_bus2ip_reset_rstpot1_INV_0 "axi_gpio_0/bus2ip_reset_rstpot1_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_start11_cepot_INV_0 "axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mmux_start11_cepot_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_gpio_0_gpio_core_1_Mshreg_gpio_Data_In_0_renamed_29 "axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_0")
              (viewRef view_1 (cellRef SRLC16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename axi_gpio_0_gpio_core_1_gpio_Data_In_0_renamed_30 "axi_gpio_0/gpio_core_1/gpio_Data_In_0")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net (rename S_AXI_AWADDR_8_ "S_AXI_AWADDR<8>")
              (joined
                (portRef (member S_AXI_AWADDR 0))
                (portRef I1 (instanceRef axi_gpio_0_gpio_core_1_gpio_OE_0_rstpot_SW0))
              )
            )
            (net (rename S_AXI_AWADDR_3_ "S_AXI_AWADDR<3>")
              (joined
                (portRef (member S_AXI_AWADDR 5))
                (portRef I1 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_bus2ip_addr_i41))
              )
            )
            (net (rename S_AXI_AWADDR_2_ "S_AXI_AWADDR<2>")
              (joined
                (portRef (member S_AXI_AWADDR 6))
                (portRef I1 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_bus2ip_addr_i31))
              )
            )
            (net (rename S_AXI_WDATA_0_ "S_AXI_WDATA<0>")
              (joined
                (portRef (member S_AXI_WDATA 31))
                (portRef I5 (instanceRef axi_gpio_0_gpio_core_1_gpio_OE_0_rstpot_renamed_19))
                (portRef I5 (instanceRef axi_gpio_0_gpio_core_1_gpio_Data_Out_0_rstpot_renamed_20))
              )
            )
            (net (rename S_AXI_ARADDR_8_ "S_AXI_ARADDR<8>")
              (joined
                (portRef (member S_AXI_ARADDR 0))
                (portRef I1 (instanceRef axi_gpio_0_gpio_core_1_GPIO_DBus_i_31_rstpot_SW0))
              )
            )
            (net (rename S_AXI_ARADDR_3_ "S_AXI_ARADDR<3>")
              (joined
                (portRef (member S_AXI_ARADDR 5))
                (portRef I2 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_bus2ip_addr_i41))
                (portRef I2 (instanceRef axi_gpio_0_gpio_core_1_GPIO_DBus_i_31_rstpot_SW0))
              )
            )
            (net (rename S_AXI_ARADDR_2_ "S_AXI_ARADDR<2>")
              (joined
                (portRef (member S_AXI_ARADDR 6))
                (portRef I2 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_bus2ip_addr_i31))
              )
            )
            (net (rename GPIO_IO_I_0_ "GPIO_IO_I<0>")
              (joined
                (portRef (member GPIO_IO_I 0))
                (portRef D (instanceRef axi_gpio_0_gpio_core_1_Mshreg_gpio_Data_In_0_renamed_29))
              )
            )
            (net S_AXI_ACLK
              (joined
                (portRef S_AXI_ACLK)
                (portRef C (instanceRef axi_gpio_0_ip2bus_data_i_D1_31))
                (portRef C (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_renamed_1))
                (portRef C (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_renamed_0))
                (portRef C (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_cs_out_i_0_renamed_2))
                (portRef C (instanceRef axi_gpio_0_gpio_core_1_iGPIO_xferAck_renamed_4))
                (portRef C (instanceRef axi_gpio_0_gpio_core_1_gpio_xferAck_Reg_renamed_3))
                (portRef C (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bvalid_i_renamed_7))
                (portRef C (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rvalid_i_renamed_8))
                (portRef C (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_0))
                (portRef C (instanceRef axi_gpio_0_gpio_core_1_gpio_OE_0_renamed_9))
                (portRef C (instanceRef axi_gpio_0_gpio_core_1_gpio_Data_Out_0_renamed_10))
                (portRef C (instanceRef axi_gpio_0_ip2bus_wrack_i_D1_renamed_11))
                (portRef C (instanceRef axi_gpio_0_ip2bus_rdack_i_D1_renamed_12))
                (portRef C (instanceRef axi_gpio_0_bus2ip_reset_renamed_13))
                (portRef C (instanceRef axi_gpio_0_gpio_core_1_GPIO_DBus_i_31_renamed_14))
                (portRef C (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_3))
                (portRef C (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_2))
                (portRef C (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_1))
                (portRef C (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_0))
                (portRef CLK (instanceRef axi_gpio_0_gpio_core_1_Mshreg_gpio_Data_In_0_renamed_29))
                (portRef C (instanceRef axi_gpio_0_gpio_core_1_gpio_Data_In_0_renamed_30))
              )
            )
            (net S_AXI_ARESETN
              (joined
                (portRef S_AXI_ARESETN)
                (portRef I0 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_cs_ce_clr1))
                (portRef I (instanceRef axi_gpio_0_bus2ip_reset_rstpot1_INV_0))
              )
            )
            (net S_AXI_AWVALID
              (joined
                (portRef S_AXI_AWVALID)
                (portRef I2 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In1_renamed_5))
                (portRef I3 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_cs_out_i_0_dpot_renamed_28))
              )
            )
            (net S_AXI_WVALID
              (joined
                (portRef S_AXI_WVALID)
                (portRef I0 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In1_renamed_5))
                (portRef I2 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_cs_out_i_0_dpot_renamed_28))
              )
            )
            (net S_AXI_BREADY
              (joined
                (portRef S_AXI_BREADY)
                (portRef I4 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bvalid_i_glue_set_renamed_22))
                (portRef I0 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_In_SW0))
                (portRef I0 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In2_renamed_6))
              )
            )
            (net S_AXI_ARVALID
              (joined
                (portRef S_AXI_ARVALID)
                (portRef I0 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_bus2ip_addr_i31))
                (portRef I0 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_bus2ip_addr_i41))
                (portRef I1 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In1_renamed_5))
                (portRef I0 (instanceRef axi_gpio_0_ip2bus_wrack_i_D1_rstpot_renamed_16))
                (portRef I0 (instanceRef axi_gpio_0_ip2bus_rdack_i_D1_rstpot_renamed_17))
                (portRef I0 (instanceRef axi_gpio_0_gpio_core_1_gpio_OE_0_rstpot_SW0))
                (portRef I1 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_cs_out_i_0_dpot_renamed_28))
                (portRef I0 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_In_renamed_23))
                (portRef I0 (instanceRef axi_gpio_0_gpio_core_1_GPIO_DBus_i_31_rstpot_SW0))
              )
            )
            (net S_AXI_RREADY
              (joined
                (portRef S_AXI_RREADY)
                (portRef I1 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_In_SW0))
                (portRef I4 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rvalid_i_glue_set_renamed_15))
                (portRef I1 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In2_renamed_6))
              )
            )
            (net IP2INTC_Irpt
              (joined
                (portRef (member S_AXI_RDATA 30))
                (portRef (member S_AXI_RDATA 29))
                (portRef (member S_AXI_RDATA 28))
                (portRef (member S_AXI_RDATA 27))
                (portRef (member S_AXI_RDATA 26))
                (portRef (member S_AXI_RDATA 25))
                (portRef (member S_AXI_RDATA 24))
                (portRef (member S_AXI_RDATA 23))
                (portRef (member S_AXI_RDATA 22))
                (portRef (member S_AXI_RDATA 21))
                (portRef (member S_AXI_RDATA 20))
                (portRef (member S_AXI_RDATA 19))
                (portRef (member S_AXI_RDATA 18))
                (portRef (member S_AXI_RDATA 17))
                (portRef (member S_AXI_RDATA 16))
                (portRef (member S_AXI_RDATA 15))
                (portRef (member S_AXI_RDATA 14))
                (portRef (member S_AXI_RDATA 13))
                (portRef (member S_AXI_RDATA 12))
                (portRef (member S_AXI_RDATA 11))
                (portRef (member S_AXI_RDATA 10))
                (portRef (member S_AXI_RDATA 9))
                (portRef (member S_AXI_RDATA 8))
                (portRef (member S_AXI_RDATA 7))
                (portRef (member S_AXI_RDATA 6))
                (portRef (member S_AXI_RDATA 5))
                (portRef (member S_AXI_RDATA 4))
                (portRef (member S_AXI_RDATA 3))
                (portRef (member S_AXI_RDATA 2))
                (portRef (member S_AXI_RDATA 1))
                (portRef (member S_AXI_RDATA 0))
                (portRef G (instanceRef XST_GND))
                (portRef IP2INTC_Irpt)
                (portRef (member S_AXI_BRESP 1))
                (portRef (member S_AXI_RRESP 1))
                (portRef (member S_AXI_RRESP 0))
                (portRef (member S_AXI_BRESP 0))
                (portRef A1 (instanceRef axi_gpio_0_gpio_core_1_Mshreg_gpio_Data_In_0_renamed_29))
                (portRef A2 (instanceRef axi_gpio_0_gpio_core_1_Mshreg_gpio_Data_In_0_renamed_29))
                (portRef A3 (instanceRef axi_gpio_0_gpio_core_1_Mshreg_gpio_Data_In_0_renamed_29))
              )
            )
            (net (rename axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_0_ "axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i<0>")
              (joined
                (portRef (member S_AXI_RDATA 31))
                (portRef Q (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_0))
                (portRef I0 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_0_rstpot_renamed_21))
              )
            )
            (net (rename axi_gpio_0_gpio_core_1_gpio_Data_Out_0 "axi_gpio_0/gpio_core_1/gpio_Data_Out_0")
              (joined
                (portRef (member GPIO_IO_O 0))
                (portRef Q (instanceRef axi_gpio_0_gpio_core_1_gpio_Data_Out_0_renamed_10))
                (portRef I0 (instanceRef axi_gpio_0_gpio_core_1_gpio_Data_Out_0_rstpot_renamed_20))
              )
            )
            (net (rename axi_gpio_0_gpio_core_1_gpio_OE_0 "axi_gpio_0/gpio_core_1/gpio_OE_0")
              (joined
                (portRef (member GPIO_IO_T 0))
                (portRef Q (instanceRef axi_gpio_0_gpio_core_1_gpio_OE_0_renamed_9))
                (portRef I0 (instanceRef axi_gpio_0_gpio_core_1_gpio_OE_0_rstpot_renamed_19))
                (portRef I2 (instanceRef axi_gpio_0_gpio_core_1_GPIO_DBus_i_31_rstpot_renamed_18))
              )
            )
            (net S_AXI_WREADY
              (joined
                (portRef S_AXI_AWREADY)
                (portRef S_AXI_WREADY)
                (portRef O (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_wr_done1))
              )
            )
            (net (rename axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bvalid_i "axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i")
              (joined
                (portRef S_AXI_BVALID)
                (portRef I2 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_In_SW0))
                (portRef Q (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bvalid_i_renamed_7))
                (portRef I5 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bvalid_i_glue_set_renamed_22))
                (portRef I2 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In2_renamed_6))
              )
            )
            (net S_AXI_ARREADY
              (joined
                (portRef S_AXI_ARREADY)
                (portRef O (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_rd_done1))
              )
            )
            (net (rename axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rvalid_i "axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i")
              (joined
                (portRef S_AXI_RVALID)
                (portRef Q (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rvalid_i_renamed_8))
                (portRef I5 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rvalid_i_glue_set_renamed_15))
                (portRef I3 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_In_SW0))
                (portRef I3 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In2_renamed_6))
              )
            )
            (net (rename axi_gpio_0_ip2bus_wrack_i_D1 "axi_gpio_0/ip2bus_wrack_i_D1")
              (joined
                (portRef I0 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_wr_done1))
                (portRef Q (instanceRef axi_gpio_0_ip2bus_wrack_i_D1_renamed_11))
                (portRef I1 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_cs_ce_clr1))
                (portRef I2 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bvalid_i_glue_set_renamed_22))
                (portRef I1 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_In_renamed_23))
              )
            )
            (net (rename axi_gpio_0_ip2bus_data_i_D1_31_ "axi_gpio_0/ip2bus_data_i_D1<31>")
              (joined
                (portRef Q (instanceRef axi_gpio_0_ip2bus_data_i_D1_31))
                (portRef I3 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_0_rstpot_renamed_21))
              )
            )
            (net (rename axi_gpio_0_ip2bus_rdack_i_D1 "axi_gpio_0/ip2bus_rdack_i_D1")
              (joined
                (portRef I0 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_rd_done1))
                (portRef Q (instanceRef axi_gpio_0_ip2bus_rdack_i_D1_renamed_12))
                (portRef I2 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_cs_ce_clr1))
                (portRef I3 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rvalid_i_glue_set_renamed_15))
                (portRef I1 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In3))
              )
            )
            (net (rename axi_gpio_0_gpio_core_1_iGPIO_xferAck "axi_gpio_0/gpio_core_1/iGPIO_xferAck")
              (joined
                (portRef Q (instanceRef axi_gpio_0_gpio_core_1_iGPIO_xferAck_renamed_4))
                (portRef D (instanceRef axi_gpio_0_gpio_core_1_gpio_xferAck_Reg_renamed_3))
                (portRef I0 (instanceRef axi_gpio_0_gpio_core_1_Mmux_GPIO_Select_GND_21_o_MUX_76_o11))
                (portRef I1 (instanceRef axi_gpio_0_ip2bus_wrack_i_D1_rstpot_renamed_16))
                (portRef I2 (instanceRef axi_gpio_0_ip2bus_rdack_i_D1_rstpot_renamed_17))
                (portRef I4 (instanceRef axi_gpio_0_gpio_core_1_GPIO_DBus_i_31_rstpot_renamed_18))
              )
            )
            (net (rename axi_gpio_0_gpio_core_1_GPIO_DBus_i_31 "axi_gpio_0/gpio_core_1/GPIO_DBus_i_31")
              (joined
                (portRef D (instanceRef axi_gpio_0_ip2bus_data_i_D1_31))
                (portRef Q (instanceRef axi_gpio_0_gpio_core_1_GPIO_DBus_i_31_renamed_14))
              )
            )
            (net (rename axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_cs_out_i_0 "axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0")
              (joined
                (portRef Q (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_cs_out_i_0_renamed_2))
                (portRef I1 (instanceRef axi_gpio_0_gpio_core_1_Mmux_GPIO_Select_GND_21_o_MUX_76_o11))
                (portRef I1 (instanceRef axi_gpio_0_gpio_core_1_gpio_OE_0_rstpot_renamed_19))
                (portRef I2 (instanceRef axi_gpio_0_gpio_core_1_gpio_Data_Out_0_rstpot_renamed_20))
                (portRef I0 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_cs_out_i_0_dpot_renamed_28))
                (portRef I3 (instanceRef axi_gpio_0_gpio_core_1_GPIO_DBus_i_31_rstpot_SW0))
              )
            )
            (net (rename axi_gpio_0_bus2ip_addr_6_ "axi_gpio_0/bus2ip_addr<6>")
              (joined
                (portRef O (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_bus2ip_addr_i31))
                (portRef I4 (instanceRef axi_gpio_0_gpio_core_1_gpio_OE_0_rstpot_renamed_19))
                (portRef I1 (instanceRef axi_gpio_0_gpio_core_1_gpio_Data_Out_0_rstpot_renamed_20))
                (portRef I0 (instanceRef axi_gpio_0_gpio_core_1_GPIO_DBus_i_31_rstpot_renamed_18))
              )
            )
            (net (rename axi_gpio_0_bus2ip_addr_5_ "axi_gpio_0/bus2ip_addr<5>")
              (joined
                (portRef O (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_bus2ip_addr_i41))
                (portRef I2 (instanceRef axi_gpio_0_gpio_core_1_gpio_OE_0_rstpot_renamed_19))
                (portRef I3 (instanceRef axi_gpio_0_gpio_core_1_gpio_Data_Out_0_rstpot_renamed_20))
              )
            )
            (net (rename axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_2_ "axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt<2>")
              (joined
                (portRef Q (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_2))
                (portRef I3 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_3_rstpot_renamed_24))
                (portRef I2 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_2_rstpot_renamed_25))
              )
            )
            (net (rename axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_1_ "axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt<1>")
              (joined
                (portRef Q (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_1))
                (portRef I4 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_3_rstpot_renamed_24))
                (portRef I3 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_2_rstpot_renamed_25))
                (portRef I2 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_1_rstpot_renamed_26))
              )
            )
            (net (rename axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_0_ "axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt<0>")
              (joined
                (portRef Q (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_0))
                (portRef I5 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_3_rstpot_renamed_24))
                (portRef I4 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_2_rstpot_renamed_25))
                (portRef I3 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_1_rstpot_renamed_26))
                (portRef I0 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_0_rstpot_renamed_27))
              )
            )
            (net (rename axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1 "axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1")
              (joined
                (portRef Q (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_renamed_0))
                (portRef I0 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rvalid_i_glue_set_renamed_15))
                (portRef I1 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_0_rstpot_renamed_21))
                (portRef I1 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bvalid_i_glue_set_renamed_22))
                (portRef I1 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_3_rstpot_renamed_24))
                (portRef I1 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_2_rstpot_renamed_25))
                (portRef I1 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_1_rstpot_renamed_26))
                (portRef I1 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_0_rstpot_renamed_27))
                (portRef I5 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_cs_out_i_0_dpot_renamed_28))
                (portRef I (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_start11_cepot_INV_0))
                (portRef I4 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In3))
                (portRef I3 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_In_renamed_23))
              )
            )
            (net (rename axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2 "axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2")
              (joined
                (portRef Q (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_renamed_1))
                (portRef I1 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rvalid_i_glue_set_renamed_15))
                (portRef I2 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_0_rstpot_renamed_21))
                (portRef I0 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bvalid_i_glue_set_renamed_22))
                (portRef I0 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_3_rstpot_renamed_24))
                (portRef I0 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_2_rstpot_renamed_25))
                (portRef I0 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_1_rstpot_renamed_26))
                (portRef I2 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_0_rstpot_renamed_27))
                (portRef I4 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_cs_out_i_0_dpot_renamed_28))
                (portRef I3 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In3))
                (portRef I4 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_In_renamed_23))
              )
            )
            (net (rename axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In "axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1-In")
              (joined
                (portRef D (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_renamed_0))
                (portRef O (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In3))
              )
            )
            (net (rename axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_In "axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2-In")
              (joined
                (portRef D (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_renamed_1))
                (portRef O (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_In_renamed_23))
              )
            )
            (net (rename axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_3_ "axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt<3>")
              (joined
                (portRef I1 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_rd_done1))
                (portRef I1 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_wr_done1))
                (portRef I3 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_cs_ce_clr1))
                (portRef I2 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rvalid_i_glue_set_renamed_15))
                (portRef I3 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bvalid_i_glue_set_renamed_22))
                (portRef Q (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_3))
                (portRef I2 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_3_rstpot_renamed_24))
                (portRef I2 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In3))
                (portRef I2 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_In_renamed_23))
              )
            )
            (net (rename axi_gpio_0_bus2ip_reset "axi_gpio_0/bus2ip_reset")
              (joined
                (portRef R (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_renamed_1))
                (portRef R (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_renamed_0))
                (portRef R (instanceRef axi_gpio_0_ip2bus_data_i_D1_31))
                (portRef R (instanceRef axi_gpio_0_gpio_core_1_iGPIO_xferAck_renamed_4))
                (portRef R (instanceRef axi_gpio_0_gpio_core_1_gpio_xferAck_Reg_renamed_3))
                (portRef R (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bvalid_i_renamed_7))
                (portRef R (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rvalid_i_renamed_8))
                (portRef R (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_0))
                (portRef S (instanceRef axi_gpio_0_gpio_core_1_gpio_OE_0_renamed_9))
                (portRef R (instanceRef axi_gpio_0_gpio_core_1_gpio_Data_Out_0_renamed_10))
                (portRef Q (instanceRef axi_gpio_0_bus2ip_reset_renamed_13))
                (portRef I2 (instanceRef axi_gpio_0_ip2bus_wrack_i_D1_rstpot_renamed_16))
                (portRef I1 (instanceRef axi_gpio_0_ip2bus_rdack_i_D1_rstpot_renamed_17))
              )
            )
            (net (rename axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_cs_ce_clr "axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr")
              (joined
                (portRef R (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_cs_out_i_0_renamed_2))
                (portRef O (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_cs_ce_clr1))
              )
            )
            (net (rename axi_gpio_0_gpio_core_1_GPIO_Select_GND_21_o_MUX_76_o "axi_gpio_0/gpio_core_1/GPIO_Select_GND_21_o_MUX_76_o")
              (joined
                (portRef D (instanceRef axi_gpio_0_gpio_core_1_iGPIO_xferAck_renamed_4))
                (portRef O (instanceRef axi_gpio_0_gpio_core_1_Mmux_GPIO_Select_GND_21_o_MUX_76_o11))
              )
            )
            (net (rename axi_gpio_0_gpio_core_1_gpio_xferAck_Reg "axi_gpio_0/gpio_core_1/gpio_xferAck_Reg")
              (joined
                (portRef Q (instanceRef axi_gpio_0_gpio_core_1_gpio_xferAck_Reg_renamed_3))
                (portRef I2 (instanceRef axi_gpio_0_gpio_core_1_Mmux_GPIO_Select_GND_21_o_MUX_76_o11))
                (portRef I3 (instanceRef axi_gpio_0_gpio_core_1_GPIO_DBus_i_31_rstpot_renamed_18))
              )
            )
            (net (rename axi_gpio_0_gpio_core_1_gpio_Data_In_0 "axi_gpio_0/gpio_core_1/gpio_Data_In_0")
              (joined
                (portRef I1 (instanceRef axi_gpio_0_gpio_core_1_GPIO_DBus_i_31_rstpot_renamed_18))
                (portRef Q (instanceRef axi_gpio_0_gpio_core_1_gpio_Data_In_0_renamed_30))
              )
            )
            (net N2
              (joined
                (portRef O (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_In_SW0))
                (portRef I5 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_In_renamed_23))
              )
            )
            (net (rename axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In1 "axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1-In1")
              (joined
                (portRef O (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In1_renamed_5))
                (portRef I0 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In3))
              )
            )
            (net (rename axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In2 "axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1-In2")
              (joined
                (portRef O (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In2_renamed_6))
                (portRef I5 (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In3))
              )
            )
            (net (rename axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bvalid_i_glue_set "axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_glue_set")
              (joined
                (portRef D (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bvalid_i_renamed_7))
                (portRef O (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bvalid_i_glue_set_renamed_22))
              )
            )
            (net (rename axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rvalid_i_glue_set "axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_glue_set")
              (joined
                (portRef D (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rvalid_i_renamed_8))
                (portRef O (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rvalid_i_glue_set_renamed_15))
              )
            )
            (net (rename axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_0_rstpot "axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0_rstpot")
              (joined
                (portRef D (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_0))
                (portRef O (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_0_rstpot_renamed_21))
              )
            )
            (net (rename axi_gpio_0_gpio_core_1_gpio_OE_0_rstpot "axi_gpio_0/gpio_core_1/gpio_OE_0_rstpot")
              (joined
                (portRef D (instanceRef axi_gpio_0_gpio_core_1_gpio_OE_0_renamed_9))
                (portRef O (instanceRef axi_gpio_0_gpio_core_1_gpio_OE_0_rstpot_renamed_19))
              )
            )
            (net (rename axi_gpio_0_gpio_core_1_gpio_Data_Out_0_rstpot "axi_gpio_0/gpio_core_1/gpio_Data_Out_0_rstpot")
              (joined
                (portRef D (instanceRef axi_gpio_0_gpio_core_1_gpio_Data_Out_0_renamed_10))
                (portRef O (instanceRef axi_gpio_0_gpio_core_1_gpio_Data_Out_0_rstpot_renamed_20))
              )
            )
            (net (rename axi_gpio_0_ip2bus_wrack_i_D1_rstpot "axi_gpio_0/ip2bus_wrack_i_D1_rstpot")
              (joined
                (portRef D (instanceRef axi_gpio_0_ip2bus_wrack_i_D1_renamed_11))
                (portRef O (instanceRef axi_gpio_0_ip2bus_wrack_i_D1_rstpot_renamed_16))
              )
            )
            (net (rename axi_gpio_0_ip2bus_rdack_i_D1_rstpot "axi_gpio_0/ip2bus_rdack_i_D1_rstpot")
              (joined
                (portRef D (instanceRef axi_gpio_0_ip2bus_rdack_i_D1_renamed_12))
                (portRef O (instanceRef axi_gpio_0_ip2bus_rdack_i_D1_rstpot_renamed_17))
              )
            )
            (net (rename axi_gpio_0_bus2ip_reset_rstpot "axi_gpio_0/bus2ip_reset_rstpot")
              (joined
                (portRef D (instanceRef axi_gpio_0_bus2ip_reset_renamed_13))
                (portRef O (instanceRef axi_gpio_0_bus2ip_reset_rstpot1_INV_0))
              )
            )
            (net (rename axi_gpio_0_gpio_core_1_GPIO_DBus_i_31_rstpot "axi_gpio_0/gpio_core_1/GPIO_DBus_i_31_rstpot")
              (joined
                (portRef D (instanceRef axi_gpio_0_gpio_core_1_GPIO_DBus_i_31_renamed_14))
                (portRef O (instanceRef axi_gpio_0_gpio_core_1_GPIO_DBus_i_31_rstpot_renamed_18))
              )
            )
            (net N4
              (joined
                (portRef O (instanceRef axi_gpio_0_gpio_core_1_GPIO_DBus_i_31_rstpot_SW0))
                (portRef I5 (instanceRef axi_gpio_0_gpio_core_1_GPIO_DBus_i_31_rstpot_renamed_18))
              )
            )
            (net N6
              (joined
                (portRef I3 (instanceRef axi_gpio_0_gpio_core_1_gpio_OE_0_rstpot_renamed_19))
                (portRef O (instanceRef axi_gpio_0_gpio_core_1_gpio_OE_0_rstpot_SW0))
                (portRef I4 (instanceRef axi_gpio_0_gpio_core_1_gpio_Data_Out_0_rstpot_renamed_20))
              )
            )
            (net (rename axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_3_rstpot "axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3_rstpot")
              (joined
                (portRef D (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_3))
                (portRef O (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_3_rstpot_renamed_24))
              )
            )
            (net (rename axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_2_rstpot "axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_2_rstpot")
              (joined
                (portRef D (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_2))
                (portRef O (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_2_rstpot_renamed_25))
              )
            )
            (net (rename axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_1_rstpot "axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_1_rstpot")
              (joined
                (portRef D (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_1))
                (portRef O (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_1_rstpot_renamed_26))
              )
            )
            (net (rename axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_0_rstpot "axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_0_rstpot")
              (joined
                (portRef D (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_0))
                (portRef O (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_0_rstpot_renamed_27))
              )
            )
            (net (rename axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_start11_cepot "axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mmux_start11_cepot")
              (joined
                (portRef CE (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_cs_out_i_0_renamed_2))
                (portRef O (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_start11_cepot_INV_0))
              )
            )
            (net (rename axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_cs_out_i_0_dpot "axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0_dpot")
              (joined
                (portRef D (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_cs_out_i_0_renamed_2))
                (portRef O (instanceRef axi_gpio_0_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_cs_out_i_0_dpot_renamed_28))
              )
            )
            (net N10
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef CE (instanceRef axi_gpio_0_gpio_core_1_Mshreg_gpio_Data_In_0_renamed_29))
                (portRef A0 (instanceRef axi_gpio_0_gpio_core_1_Mshreg_gpio_Data_In_0_renamed_29))
                (portRef CE (instanceRef axi_gpio_0_gpio_core_1_gpio_Data_In_0_renamed_30))
              )
            )
            (net (rename axi_gpio_0_gpio_core_1_Mshreg_gpio_Data_In_0 "axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_0")
              (joined
                (portRef Q (instanceRef axi_gpio_0_gpio_core_1_Mshreg_gpio_Data_In_0_renamed_29))
                (portRef D (instanceRef axi_gpio_0_gpio_core_1_gpio_Data_In_0_renamed_30))
              )
            )
          )
      )
    )
  )

  (design system_axi_gpio_0_wrapper
    (cellRef system_axi_gpio_0_wrapper
      (libraryRef system_axi_gpio_0_wrapper_lib)
    )
    (property PART (string "xc7z020clg484-1") (owner "Xilinx"))
  )
)

