<!doctype html>
<html lang="zh-CN">
  <head>
    <meta charset="UTF-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1" />
    <title>CanShine · 数字 IC / FPGA 工程师</title>
    <meta name="description" content="CanShine 的数字 IC / FPGA 工程作品集，涵盖国家级重点项目、ASIC 加速器设计与竞赛奖项展示。" />
    <meta property="og:title" content="CanShine · 数字 IC / FPGA 工程师" />
    <meta property="og:description" content="CanShine 的数字 IC / FPGA 工程作品集，涵盖国家级重点项目、ASIC 加速器设计与竞赛奖项展示。" />
    <meta property="og:type" content="website" />
    <link rel="stylesheet" href="styles.css?v=20260201-3" />
    <script src="gate.js"></script>
  </head>
  <body>
    <div class="bg-grid"></div>

    <header class="hero" id="top">
      <nav class="nav">
        <div class="brand">CanShine</div>
        <button class="nav-cta" type="button" onclick="scrollToSection('contact')">联系我</button>
      </nav>

      <div class="hero-content">
        <div class="hero-left">
          <p class="badge">数字 IC / FPGA / SoC · 集成电路工程硕士</p>
          <h1>潜心钻研数字逻辑，让算法在硅片上高效跳动</h1>
          <p class="subtitle">
            南京航空航天大学 · 集成电路与光电融合课题组 · 天元实验室<br />
            怀揣对底层技术的敬畏之心，在 <strong>3 项国家级重点项目</strong> 中磨砺技艺，
            致力于通过架构创新与微架构优化，构建高可靠、低功耗的数字系统。
          </p>
          <div class="hero-actions">
            <button class="primary" type="button" onclick="scrollToSection('projects')">查看项目</button>
            <button class="ghost" type="button" onclick="scrollToSection('articles')">技术文章</button>
          </div>
          <div class="hero-stats">
            <div class="stat">
              <div class="stat-num">3</div>
              <div class="stat-label">国家级课题</div>
            </div>
            <div class="stat">
              <div class="stat-num">9+</div>
              <div class="stat-label">竞赛奖项</div>
            </div>
            <div class="stat">
              <div class="stat-num">5年+</div>
              <div class="stat-label">工程经验</div>
            </div>
          </div>
        </div>
        <div class="hero-right">
          <div class="glass-card">
            <div class="card-title">核心优势</div>
            <ul class="list">
              <li>ASIC 前端：RTL 设计、Lint / CDC 检查与时序收敛</li>
              <li>FPGA 架构：资源优化、多系统协同与高速接口设计</li>
              <li>AI 加速器：算子融合、稀疏感知与高效存算架构</li>
              <li>验证体系：UVM 方法学、联合仿真与 FPGA 原型验证</li>
            </ul>
            <div class="card-title">目标岗位</div>
            <div class="chip-row">
              <span class="chip">数字 IC 设计</span>
              <span class="chip">FPGA 设计</span>
              <span class="chip">芯片验证</span>
            </div>
          </div>
        </div>
      </div>
    </header>

    <aside class="quick-nav" aria-label="页面导航">
      <a href="#top">顶部</a>
      <a href="#about">关于</a>
      <a href="#skills">技能</a>
      <a href="#projects">项目</a>
      <a href="#awards">奖项</a>
      <a href="#articles">文章</a>
      <a href="#books">书墙</a>
      <a href="#contact">联系</a>
    </aside>

    <section class="section" id="about">
      <h2>关于我</h2>
      <p class="section-desc">
        一名即将踏入职场的集成电路工程研究生，也是一名热衷于探索算力边界的<strong>数字逻辑设计者</strong>。
        工程之路始于本科大二——<strong>3 年 FPGA 竞赛实战</strong>打下从 PCB 到 RTL 的工程闭环；
        研究生阶段的 <strong>ASIC / SoC 科研攻坚</strong>则让视野从板级逻辑跃升至芯片架构与系统级设计。
        深信 <em>「魔鬼藏在细节中，而神迹在规范里」</em>。
      </p>

      <div class="info-grid">
        <div class="info-card">
          <h3>教育背景</h3>
          <p style="margin-bottom:4px"><strong>硕士在读</strong>&nbsp;·&nbsp;2024 — 2027（预计）</p>
          <p style="margin-bottom:2px">南京航空航天大学</p>
          <p style="color:var(--text-2);font-size:0.85rem;margin-bottom:14px">电子信息工程学院 · 电子信息（集成电路设计方向）</p>
          <p style="margin-bottom:4px"><strong>学士</strong>&nbsp;·&nbsp;2020 — 2024</p>
          <p style="margin-bottom:2px">广东工业大学</p>
          <p style="color:var(--text-2);font-size:0.85rem">集成电路设计联合学院 · 电子科学与技术（IC 班）</p>
        </div>
        <div class="info-card">
          <h3>科研平台</h3>
          <p style="margin-bottom:6px">南京航空航天大学</p>
          <p style="margin-bottom:4px"><strong>集成电路与光电融合课题组</strong></p>
          <p style="color:var(--text-2);font-size:0.85rem;margin-bottom:14px">隶属 · 天元实验室</p>
          <h3 style="margin-top:4px">研究方向</h3>
          <p>数字 IC 前端设计 / FPGA 系统架构<br />AI 推理硬件加速 / 低功耗高能效计算</p>
        </div>
        <div class="info-card">
          <h3>核心能力</h3>
          <div class="chip-row" style="flex-wrap:wrap;gap:6px">
            <span class="chip">ASIC 前端</span>
            <span class="chip">RTL 设计</span>
            <span class="chip">UVM 验证</span>
            <span class="chip">FPGA 架构</span>
            <span class="chip">AI 加速器</span>
            <span class="chip">SoC 集成</span>
            <span class="chip">低功耗设计</span>
            <span class="chip">存算优化</span>
          </div>
          <h3 style="margin-top:14px">求职目标</h3>
          <p>数字 IC 设计 / FPGA 设计 / 芯片验证工程师</p>
        </div>
      </div>

      <div class="subsection-title">我的工程之路</div>
      <div class="info-grid">
        <div class="info-card">
          <h3>🔬 从理论到架构的跨越</h3>
          <p style="margin-bottom:8px"><span class="chip">SNN 项目</span>&nbsp;<span class="chip">国家重点研发计划</span></p>
          <p>负责 Spiking-ResNet-18 ASIC 前端全流程设计。面对算法落地的巨大鸿沟，通过
          <strong>空时折叠</strong>与<strong>稀疏感知</strong>微架构创新，在 ASIC 上实现了极致能效，
          学会了「像架构师一样思考，像工匠一样实现」。</p>
        </div>
        <div class="info-card">
          <h3>🔧 从挫折到重构的坚守</h3>
          <p style="margin-bottom:8px"><span class="chip">ResNet 项目</span>&nbsp;<span class="chip">国家级专项 6000 万</span></p>
          <p>在距结项仅 6 个月的压力下接手遗留代码，花费 3 个月逐行分析重构，
          最终在 <strong>&lt;2% DSP 资源占用</strong>的严苛约束下跑通 300 MHz 高频时序。
          这段经历教会了「面对复杂系统熵增时的破局勇气」。</p>
        </div>
        <div class="info-card">
          <h3>🏆 从模块到系统的闭环</h3>
          <p style="margin-bottom:8px"><span class="chip">FPGA 创新赛</span>&nbsp;<span class="chip">全国一等奖</span></p>
          <p>与队友协同作战，从底层混沌算法的定点化映射，到上层 SoC 的视频流调度，
          构建完整的软硬协同加密系统。深刻理解了 <strong>System-Level</strong> 设计思维。</p>
        </div>
      </div>
    </section>

    <section class="section" id="skills">
      <h2>技能与工具</h2>
      <div class="skill-grid">

        <div class="skill-card">
          <h3>领域专长</h3>
          <div class="chip-row" style="flex-wrap:wrap;gap:6px">
            <span class="chip">ASIC 前端设计</span>
            <span class="chip">FPGA 系统架构</span>
            <span class="chip">低功耗设计</span>
            <span class="chip">高速接口</span>
            <span class="chip">AI 硬件加速</span>
            <span class="chip">SoC 系统集成</span>
          </div>
        </div>

        <div class="skill-card">
          <h3>硬件语言</h3>
          <div class="chip-row" style="flex-wrap:wrap;gap:6px">
            <span class="chip">Verilog</span>
            <span class="chip">SystemVerilog</span>
            <span class="chip">C / C++</span>
            <span class="chip">Python (Modeling)</span>
          </div>
        </div>

        <div class="skill-card">
          <h3>验证与方法学</h3>
          <div class="chip-row" style="flex-wrap:wrap;gap:6px">
            <span class="chip">UVM</span>
            <span class="chip">Coverage-Driven</span>
            <span class="chip">DPI-C</span>
            <span class="chip">Co-Simulation</span>
            <span class="chip">FPGA Prototyping</span>
          </div>
        </div>

        <div class="skill-card">
          <h3>EDA 工具</h3>
          <div class="chip-row" style="flex-wrap:wrap;gap:6px">
            <span class="chip">Vivado</span>
            <span class="chip">Questasim</span>
            <span class="chip">VCS</span>
            <span class="chip">Verdi</span>
            <span class="chip">SpyGlass</span>
            <span class="chip">Synopsys DC</span>
          </div>
        </div>

        <div class="skill-card">
          <h3>协议与总线</h3>
          <div class="chip-row" style="flex-wrap:wrap;gap:6px">
            <span class="chip">AXI4-Stream</span>
            <span class="chip">AXI4-Full</span>
            <span class="chip">AXI-Lite</span>
            <span class="chip">DDR3/4</span>
            <span class="chip">UART / SPI / I2C</span>
            <span class="chip">HDMI / I2S</span>
            <span class="chip">UDP / TCP</span>
          </div>
        </div>

        <div class="skill-card">
          <h3>开发平台</h3>
          <div class="chip-row" style="flex-wrap:wrap;gap:6px">
            <span class="chip">Xilinx ZYNQ-7000</span>
            <span class="chip">UltraScale+ MPSoC</span>
            <span class="chip">Intel Cyclone</span>
            <span class="chip">紫光同创 FPGA</span>
            <span class="chip">MATLAB</span>
            <span class="chip">Python / TCL</span>
          </div>
        </div>

      </div>
    </section>

    <section class="section" id="projects">
      <div class="section-title-row">
        <h2>项目展示</h2>
        <div class="hint">重点项目优先展示，其他项目以卡片形式补充</div>
      </div>

      <div class="subsection-title">核心代表作展示</div>
      <div class="featured-grid">
        <div class="featured-card">
          <div class="featured-head">
            <h3>实时视频流加密 SoC</h3>
            <span class="tag">全国一等奖</span>
          </div>
          <p class="featured-intro">
            ZYNQ 单芯片软硬协同加密系统。零 DSP 混沌算子 · 自同步容错 &lt;10px · 60 FPS @ 148.5 MB/s。
            全国大学生嵌入式芯片与系统设计竞赛（FPGA 创新设计竞赛）全国一等奖。
          </p>
          <a class="primary small" href="projects/chaos.html">查看详情</a>
        </div>
        <div class="featured-card">
          <div class="featured-head">
            <h3>ResNet-50 FPGA 加速器</h3>
            <span class="tag">国家级专项</span>
          </div>
          <p class="featured-intro">
            国家级重点项目子系统，VLIW 指令驱动 + 乒乓缓存协同。
            共存模式 2.89 FPS / 38.4 GOPS @ 300MHz，全片扩展可达 ~1.6 TOPS。
          </p>
          <a class="primary small" href="projects/resnet.html">查看详情</a>
        </div>
        <div class="featured-card">
          <div class="featured-head">
            <h3>SNN ASIC 加速器</h3>
            <span class="tag">国家重点研发</span>
          </div>
          <p class="featured-intro">
            国家重点研发计划子课题，芯片前端全流程负责人。
            空时折叠并行 + 动态稀疏感知，80 FPS @ 200MHz，93.14% CIFAR-10 精度。
          </p>
          <a class="primary small" href="projects/snn.html">查看详情</a>
        </div>
      </div>

      <div class="subsection-title">专项优质项目</div>
      <div class="featured-grid">
        <div class="featured-card">
          <div class="featured-head">
            <h3>图像增强</h3>
            <span class="tag">FPGA</span>
          </div>
          <p class="featured-intro">多平台协作的视频流增强与量化处理。</p>
          <button class="ghost small" type="button" data-open="proj-image">查看详情</button>
        </div>
        <div class="featured-card">
          <div class="featured-head">
            <h3>CY 光计算</h3>
            <span class="tag">异构系统</span>
          </div>
          <p class="featured-intro">PL/PS DDR 读写与以太网高速数据传输。</p>
          <button class="ghost small" type="button" data-open="proj-cy">查看详情</button>
        </div>
        <div class="featured-card">
          <div class="featured-head">
            <h3>以太网传输</h3>
            <span class="tag">FPGA</span>
          </div>
          <p class="featured-intro">高速收发与缓存管理优化。</p>
          <button class="ghost small" type="button" data-open="proj-eth">查看详情</button>
        </div>
        <div class="featured-card">
          <div class="featured-head">
            <h3>VGG 训练加速器</h3>
            <span class="tag">FPGA/AI</span>
          </div>
          <p class="featured-intro">PL 仿真 + AXI-LITE 交互。</p>
          <button class="ghost small" type="button" data-open="proj-vgg">查看详情</button>
        </div>
        <div class="featured-card">
          <div class="featured-head">
            <h3>T16 ADC 芯片测试</h3>
            <span class="tag">测试平台</span>
          </div>
          <p class="featured-intro">UART/FIFO/SPI/控制模块开发。</p>
          <button class="ghost small" type="button" data-open="proj-t16">查看详情</button>
        </div>
        <div class="featured-card">
          <div class="featured-head">
            <h3>TPU 设计</h3>
            <span class="tag">数字 IC</span>
          </div>
          <p class="featured-intro">张量处理单元架构与接口设计。</p>
          <button class="ghost small" type="button" data-open="proj-tpu">查看详情</button>
        </div>
        <div class="featured-card">
          <div class="featured-head">
            <h3>FFT 并行 IP 核</h3>
            <span class="tag">FPGA</span>
          </div>
          <p class="featured-intro">参数化巷形运算并行架构，支持8、8192 点 FFT，6.97 倍加速 / 72.5 dB SNR。</p>
          <a class="ghost small" href="projects/fft.html">查看详情</a>
        </div>
        <div class="featured-card">
          <div class="featured-head">
            <h3>车载仪表屏展示容错控制器</h3>
            <span class="tag">FPGA</span>
          </div>
          <p class="featured-intro">CRC 校验 + Fail-Safe 视频切换状态机，Flash/DDR 备份，导明级女全容错设计。</p>
          <a class="ghost small" href="projects/car.html">查看详情</a>
        </div>
      </div>
    </section>

    <section class="section" id="awards">
      <div class="section-title-row">
        <h2>竞赛与奖项</h2>
        <div class="hint">奖状墙自动滚动，点击查看大图</div>
      </div>
      <div class="award-wall" aria-label="奖状墙">
        <button class="award-control" type="button" aria-label="上一组" data-award-prev>‹</button>
        <div class="award-viewport">
          <div class="award-track">
            <div class="award-tile" data-open="award-1">
              <img class="award-image" src="assets/awards/award-1.svg" alt="全国一等奖奖状" />
              <div class="award-title">全国大学生嵌入式芯片与系统设计竞赛</div>
            </div>
            <div class="award-tile" data-open="award-2">
              <img class="award-image" src="assets/awards/award-2.svg" alt="全国三等奖奖状" />
              <div class="award-title">“中国软件杯”大学生软件设计大赛</div>
            </div>
            <div class="award-tile" data-open="award-3">
              <img class="award-image" src="assets/awards/award-3.svg" alt="省级一等奖奖状" />
              <div class="award-title">广东省大学生电子设计竞赛</div>
            </div>
            <div class="award-tile" data-open="award-4">
              <img class="award-image" src="assets/awards/award-4.svg" alt="赛区二等奖奖状" />
              <div class="award-title">嵌入式芯片与系统设计竞赛（赛区）</div>
            </div>
            <div class="award-tile" data-open="award-5">
              <img class="award-image" src="assets/awards/award-5.svg" alt="赛区二等奖奖状" />
              <div class="award-title">集成电路创新创业大赛（赛区二等奖）</div>
            </div>
            <div class="award-tile" data-open="award-6">
              <img class="award-image" src="assets/awards/award-6.svg" alt="赛区三等奖奖状" />
              <div class="award-title">集成电路创新创业大赛（赛区三等奖）</div>
            </div>
            <div class="award-tile" data-open="award-7">
              <img class="award-image" src="assets/awards/award-7.svg" alt="赛区三等奖奖状" />
              <div class="award-title">蓝桥杯软件与信息技术大赛（赛区）</div>
            </div>
            <div class="award-tile" data-open="award-8">
              <img class="award-image" src="assets/awards/award-8.svg" alt="全国优秀奖奖状" />
              <div class="award-title">“复微杯”全国大学生电子设计大赛</div>
            </div>
            <div class="award-tile" data-open="award-1" aria-hidden="true">
              <img class="award-image" src="assets/awards/award-1.svg" alt="全国一等奖奖状" />
              <div class="award-title">全国大学生嵌入式芯片与系统设计竞赛</div>
            </div>
            <div class="award-tile" data-open="award-2" aria-hidden="true">
              <img class="award-image" src="assets/awards/award-2.svg" alt="全国三等奖奖状" />
              <div class="award-title">“中国软件杯”大学生软件设计大赛</div>
            </div>
            <div class="award-tile" data-open="award-3" aria-hidden="true">
              <img class="award-image" src="assets/awards/award-3.svg" alt="省级一等奖奖状" />
              <div class="award-title">广东省大学生电子设计竞赛</div>
            </div>
            <div class="award-tile" data-open="award-4" aria-hidden="true">
              <img class="award-image" src="assets/awards/award-4.svg" alt="赛区二等奖奖状" />
              <div class="award-title">嵌入式芯片与系统设计竞赛（赛区）</div>
            </div>
            <div class="award-tile" data-open="award-5" aria-hidden="true">
              <img class="award-image" src="assets/awards/award-5.svg" alt="赛区二等奖奖状" />
              <div class="award-title">集成电路创新创业大赛（赛区二等奖）</div>
            </div>
            <div class="award-tile" data-open="award-6" aria-hidden="true">
              <img class="award-image" src="assets/awards/award-6.svg" alt="赛区三等奖奖状" />
              <div class="award-title">集成电路创新创业大赛（赛区三等奖）</div>
            </div>
            <div class="award-tile" data-open="award-7" aria-hidden="true">
              <img class="award-image" src="assets/awards/award-7.svg" alt="赛区三等奖奖状" />
              <div class="award-title">蓝桥杯软件与信息技术大赛（赛区）</div>
            </div>
            <div class="award-tile" data-open="award-8" aria-hidden="true">
              <img class="award-image" src="assets/awards/award-8.svg" alt="全国优秀奖奖状" />
              <div class="award-title">“复微杯”全国大学生电子设计大赛</div>
            </div>
          </div>
        </div>
        <button class="award-control" type="button" aria-label="下一组" data-award-next>›</button>
      </div>
    </section>

    <section class="section" id="articles">
      <h2>精选文章</h2>
      <div class="article-grid">
        <a class="article-card" href="https://canshine.github.io/" target="_blank" rel="noopener noreferrer">
          <h3>[文章标题占位]</h3>
          <p>内容亮点一句话概述，吸引读者点击。</p>
        </a>
        <a class="article-card" href="https://canshine.github.io/" target="_blank" rel="noopener noreferrer">
          <h3>[文章标题占位]</h3>
          <p>内容亮点一句话概述，吸引读者点击。</p>
        </a>
        <a class="article-card" href="https://canshine.github.io/" target="_blank" rel="noopener noreferrer">
          <h3>[文章标题占位]</h3>
          <p>内容亮点一句话概述，吸引读者点击。</p>
        </a>
      </div>
    </section>

    <section class="section" id="books">
      <div class="section-title-row">
        <h2>阅读与书评（可选）</h2>
        <div class="hint">占比小，突出学习广度</div>
      </div>
      <p class="section-desc">如果你希望突出学习方法与工程思维，可保留书墙；否则可直接隐藏本区块。</p>
      <div class="book-wall">
        <div class="book-card">
          <img class="book-cover" src="assets/books/hdl-design.svg" alt="书籍封面" />
          <div class="book-title">HDL Design</div>
        </div>
        <div class="book-card">
          <img class="book-cover" src="assets/books/digital-ic.svg" alt="书籍封面" />
          <div class="book-title">Digital IC</div>
        </div>
        <div class="book-card">
          <img class="book-cover" src="assets/books/fpga.svg" alt="书籍封面" />
          <div class="book-title">FPGA</div>
        </div>
        <div class="book-card">
          <img class="book-cover" src="assets/books/computer-arch.svg" alt="书籍封面" />
          <div class="book-title">Computer Architecture</div>
        </div>
      </div>
    </section>

    <section class="section" id="contact">
      <h2>联系我</h2>
      <div class="contact-card">
        <div>
          <p>邮箱：[邮箱占位]</p>
          <p>GitHub：[GitHub 地址占位]</p>
          <p>
            简历：
            <a href="assets/resume/resume.pdf" target="_blank" rel="noopener noreferrer">查看/下载 PDF</a>
          </p>
        </div>
        <a class="primary" href="assets/resume/resume.pdf" download>下载简历</a>
      </div>
    </section>

    <footer class="footer">
      <div>© CanShine · 个人展示页</div>
      <a href="#top">返回顶部 ↑</a>
    </footer>

    <div class="modal" id="project-modal" aria-hidden="true">
      <div class="modal-backdrop" data-close></div>
      <div class="modal-panel" role="dialog" aria-modal="true" aria-labelledby="modal-title">
        <div class="modal-header">
          <div class="modal-title" id="modal-title">项目详情</div>
          <button class="modal-close" type="button" data-close>×</button>
        </div>
        <div class="modal-body" id="modal-body"></div>
      </div>
    </div>

    <div class="debug-badge">版本：2026-02-28 v2.9</div>

    <template id="proj-image">
      <h3>智能图像去雾与动态范围增强引擎</h3>
      <p style="color:var(--text-2);margin-bottom:12px">2025 年“夏微杯”全国大学生电子设计大赛 · <strong>赛题全国第三名（优秀奖）</strong></p>
      <div class="detail-grid">
        <div>
          <h4>核心挑战</h4>
          <p>在嵌入式 <strong>PSoC （夏微）</strong> 平台上部署去雾网络（AOD-Net）与直方图增强（CLAHE）算法，面临 <strong>DSP 资源匯乏</strong> 与 <strong>BRAM 容量受限</strong> 的双重瓶颈，且需保证视频流实时吐吐。</p>
          <h4 style="margin-top:12px">关键技术</h4>
          <ul>
            <li><strong>移位替代乘除</strong>：关键算子 DSP 消耗 <strong>减少 100%</strong>（全逻辑实现）；CNN 阵列单 DSP 双乘法复用，效率提升 33%</li>
            <li><strong>BRAM 时分复用</strong>：64 块 BRAM 压缩至 <strong>4 块</strong>，资源降低 <strong>93.75%</strong></li>
            <li><strong>AOD-Net-Opt 轻量化加速器</strong>：参数量减少 53%，支持 1&times;1&sim;7&times;7 卷积核可配置，峰値性能 <strong>0.529 GOPS</strong></li>
            <li><strong>PS-PL 异构流式架构</strong>：AXI-Stream 纯流式数据通路 + AXI-Lite 控制分离，多分辨率自适应低延迟处理</li>
          </ul>
        </div>
        <div>
          <h4>技术栏</h4>
          <div class="chip-row" style="flex-wrap:wrap;gap:6px">
            <span class="chip">Verilog</span>
            <span class="chip">PSoC</span>
            <span class="chip">AXI-Stream</span>
            <span class="chip">CNN 加速器</span>
            <span class="chip">ISP</span>
          </div>
          <h4 style="margin-top:12px">成果指标</h4>
          <ul>
            <li>BRAM 资源占用降低 <strong>93.75%</strong>，DSP 全逻辑替代</li>
            <li>头程网络推理 <strong>0.529 GOPS</strong> 峰値性能</li>
            <li>CLAHE + AOD-Net 去雾增强效果显著，满足实时流需求</li>
          </ul>
        </div>
      </div>
      <div class="image-row">
        <img class="detail-image" src="assets/projects/image/图像处理架构.svg" alt="图像处理架构" />
      </div>
    </template>

    <template id="proj-cy">
      <h3>CY 光计算</h3>
      <p>PL/PS DDR 读写与以太网高速数据传输。</p>
      <div class="detail-grid">
        <div>
          <h4>项目介绍</h4>
          <p>参与异构系统开发与联调，打通 PL/PS 与以太网链路。</p>
          <h4>原理介绍</h4>
          <p>基于 AXI 互连与 DDR 带宽调度，实现高吞吐数据交换。</p>
        </div>
        <div>
          <h4>结构要点</h4>
          <ul>
            <li>AXI 互连与 DMA 通路</li>
            <li>DDR 访问与带宽优化</li>
            <li>以太网协议与缓存调度</li>
          </ul>
        </div>
      </div>
      <div class="image-row">
        <img class="detail-image" src="assets/projects/cy/plps.svg" alt="PL/PS 通路示意" />
        <img class="detail-image" src="assets/projects/cy/eth.svg" alt="以太网链路示意" />
      </div>
    </template>

    <template id="proj-eth">
      <h3>以太网传输</h3>
      <p>高速收发与缓存管理优化。</p>
      <div class="detail-grid">
        <div>
          <h4>项目介绍</h4>
          <p>设计并优化以太网通信模块，实现稳定高速数据收发。</p>
          <h4>原理介绍</h4>
          <p>围绕 MAC/PHY 接口与 DMA 通路设计，实现吞吐与延迟平衡。</p>
        </div>
        <div>
          <h4>结构要点</h4>
          <ul>
            <li>收发通路与缓存策略</li>
            <li>背压控制与流量调度</li>
            <li>稳定性测试与故障定位</li>
          </ul>
        </div>
      </div>
      <div class="image-row">
        <img class="detail-image" src="assets/projects/eth/macphy.svg" alt="MAC/PHY 接口" />
        <img class="detail-image" src="assets/projects/eth/buffer.svg" alt="缓存管理示意" />
      </div>
    </template>

    <template id="proj-vgg">
      <h3>VGG 训练加速器</h3>
      <p>PL 仿真 + AXI-LITE 交互。</p>
      <div class="detail-grid">
        <div>
          <h4>项目介绍</h4>
          <p>搭建训练加速平台，支持控制通路与算子配置。</p>
          <h4>原理介绍</h4>
          <p>通过卷积算子与数据复用策略提升训练阶段吞吐。</p>
        </div>
        <div>
          <h4>结构要点</h4>
          <ul>
            <li>AXI-LITE 控制与配置</li>
            <li>算子调度与带宽优化</li>
            <li>仿真验证与性能分析</li>
          </ul>
        </div>
      </div>
      <div class="image-row">
        <img class="detail-image" src="assets/projects/vgg/ctrl.svg" alt="控制通路" />
        <img class="detail-image" src="assets/projects/vgg/schedule.svg" alt="算子调度" />
      </div>
    </template>

    <template id="proj-t16">
      <h3>T16 ADC 芯片测试</h3>
      <p>UART/FIFO/SPI/控制模块开发。</p>
      <div class="detail-grid">
        <div>
          <h4>项目介绍</h4>
          <p>搭建测试平台并完成核心通信与控制模块开发。</p>
          <h4>原理介绍</h4>
          <p>基于串行通信协议与 FIFO 流控构建稳定测试链路。</p>
        </div>
        <div>
          <h4>结构要点</h4>
          <ul>
            <li>UART/SPI 通信模块</li>
            <li>FIFO 流控与数据缓冲</li>
            <li>测试时序与触发逻辑</li>
          </ul>
        </div>
      </div>
      <div class="image-row">
        <img class="detail-image" src="assets/projects/t16/test-flow.svg" alt="测试流程" />
        <img class="detail-image" src="assets/projects/t16/ctrl-module.svg" alt="控制模块" />
      </div>
    </template>

    <template id="proj-tpu">
      <h3>多精度可重构张量计算单元 (TPU) 设计</h3>
      <p style="color:var(--text-2);margin-bottom:12px">第九届全国大学生集成电路创新创业大赛 · <strong>华东赛区二等奖</strong></p>
      <div class="detail-grid">
        <div>
          <h4>核心挑战</h4>
          <p>如何在单一计算阵列中兼容 <strong>m16/m32/m8</strong> 等多种维度及 <strong>INT4&ndash;FP32</strong> 共 9 种精度模式，同时避免硬件资源呼线性膨胀。最大难点在于 <strong>验证空间爆炸</strong>，传统定向测试无法覆盖所有精度与维度组合及边界溢出情况。</p>
          <h4 style="margin-top:12px">关键技术</h4>
          <p><strong>TDM-PE 时分复用架构</strong>：设计基于时分复用的通用计算单元，延迟复用底层乘法器与加法器树资源，以极低面积代价实现全精度集合硬件兼容。</p>
          <p style="margin-top:8px"><strong>Coverage-Driven UVM 验证</strong>：UVM Agent / Scoreboard + <strong>DPI-C</strong> 调用 Python 黄金模型在线比对；针对稀疏矩阵、Corner Case 受限随机激励；实现 <strong>9 种精度 &times; 3 种维度 &times; 溢出标志位 100% 交叉覆盖</strong>。</p>
        </div>
        <div>
          <h4>成果指标</h4>
          <ul>
            <li>功能覆盖率 <strong>100%</strong>，代码覆盖率（行/分支/翻转）<strong>95%+</strong></li>
            <li>FPGA 上板前拦截 <strong>20+ 个深层逗辑 Bug</strong>（如溢出截断错误）</li>
            <li>XCZU19EG 综合频率 <strong>200 MHz</strong>，LUT <strong>22.9%</strong>，功耗 <strong>6.1 W</strong></li>
            <li>标准 8&times;8 阵列 FPGA 上板验证通过，计算结果与软件模型完全一致</li>
          </ul>
          <h4 style="margin-top:12px">技术栏</h4>
          <div class="chip-row" style="flex-wrap:wrap;gap:6px">
            <span class="chip">SystemVerilog</span>
            <span class="chip">UVM</span>
            <span class="chip">DPI-C</span>
            <span class="chip">AXI 总线</span>
            <span class="chip">FPGA</span>
          </div>
        </div>
      </div>
      <div class="image-row">
        <img class="detail-image" src="assets/projects/tpu/误差分析.svg" alt="误差分析图" />
      </div>
    </template>

    <!-- proj-snn: 已迁移至独立页面 projects/snn.html -->

    <!-- proj-resnet: 已迁移至独立页面 projects/resnet.html -->

    <template id="award-1">
      <h3>全国大学生嵌入式芯片与系统设计竞赛</h3>
      <p>奖项：全国一等奖</p>
      <img class="detail-image" src="assets/awards/award-1.svg" alt="全国一等奖奖状" />
    </template>
    <template id="award-2">
      <h3>“中国软件杯”大学生软件设计大赛</h3>
      <p>奖项：全国三等奖</p>
      <img class="detail-image" src="assets/awards/award-2.svg" alt="全国三等奖奖状" />
    </template>
    <template id="award-3">
      <h3>广东省大学生电子设计竞赛</h3>
      <p>奖项：一等奖</p>
      <img class="detail-image" src="assets/awards/award-3.svg" alt="省级一等奖奖状" />
    </template>
    <template id="award-4">
      <h3>嵌入式芯片与系统设计竞赛（赛区）</h3>
      <p>奖项：赛区二等奖</p>
      <img class="detail-image" src="assets/awards/award-4.svg" alt="赛区二等奖奖状" />
    </template>
    <template id="award-5">
      <h3>全国大学生集成电路创新创业大赛</h3>
      <p>奖项：赛区二等奖</p>
      <img class="detail-image" src="assets/awards/award-5.svg" alt="赛区二等奖奖状" />
    </template>
    <template id="award-6">
      <h3>全国大学生集成电路创新创业大赛</h3>
      <p>奖项：赛区三等奖</p>
      <img class="detail-image" src="assets/awards/award-6.svg" alt="赛区三等奖奖状" />
    </template>
    <template id="award-7">
      <h3>蓝桥杯全国软件和信息技术专业人才大赛</h3>
      <p>奖项：赛区三等奖</p>
      <img class="detail-image" src="assets/awards/award-7.svg" alt="赛区三等奖奖状" />
    </template>
    <template id="award-8">
      <h3>“复微杯”全国大学生电子设计大赛</h3>
      <p>奖项：全国优秀奖</p>
      <img class="detail-image" src="assets/awards/award-8.svg" alt="全国优秀奖奖状" />
    </template>

    <script src="script.js?v=20260131-2"></script>
  </body>
</html>
