#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Jan  1 21:23:18 2024
# Process ID: 6428
# Current directory: C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.runs/synth_1
# Command line: vivado.exe -log top_level_projet.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level_projet.tcl
# Log file: C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.runs/synth_1/top_level_projet.vds
# Journal file: C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.runs/synth_1\vivado.jou
# Running On: K4des, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 4, Host memory: 8378 MB
#-----------------------------------------------------------
source top_level_projet.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 473.750 ; gain = 180.672
Command: read_checkpoint -auto_incremental -incremental C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/utils_1/imports/synth_1/top_level_test_pwm.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/utils_1/imports/synth_1/top_level_test_pwm.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top_level_projet -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15720
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1335.738 ; gain = 440.422
---------------------------------------------------------------------------------
WARNING: [Synth 8-9112] actual for formal port 's_axis_cartesian_tdata' is neither a static name nor a globally static expression [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/import_accelerometre/AccelArithmetics.vhd:233]
INFO: [Synth 8-638] synthesizing module 'top_level_projet' [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/top_level_projet.vhd:59]
INFO: [Synth 8-3491] module 'FSM' declared at 'C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/FSM.vhd:34' bound to instance 'FSM1' of component 'FSM' [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/top_level_projet.vhd:117]
INFO: [Synth 8-638] synthesizing module 'FSM' [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/FSM.vhd:44]
WARNING: [Synth 8-614] signal 'data_in_save' is read in the process but is not in the sensitivity list [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/FSM.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'FSM' (0#1) [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/FSM.vhd:44]
INFO: [Synth 8-3491] module 'gestion_btn' declared at 'C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/gestion_btn.vhd:34' bound to instance 'BTN_L' of component 'gestion_btn' [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/top_level_projet.vhd:129]
INFO: [Synth 8-638] synthesizing module 'gestion_btn' [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/gestion_btn.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'gestion_btn' (0#1) [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/gestion_btn.vhd:41]
INFO: [Synth 8-3491] module 'gestion_btn' declared at 'C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/gestion_btn.vhd:34' bound to instance 'BTN_R' of component 'gestion_btn' [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/top_level_projet.vhd:138]
INFO: [Synth 8-3491] module 'top_level_accelerometre' declared at 'C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/top_level_accelerometre.vhd:34' bound to instance 'accelerometre' of component 'top_level_accelerometre' [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/top_level_projet.vhd:147]
INFO: [Synth 8-638] synthesizing module 'top_level_accelerometre' [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/top_level_accelerometre.vhd:46]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 100000 - type: integer 
	Parameter NUM_READS_AVG bound to: 16 - type: integer 
	Parameter UPDATE_FREQUENCY_HZ bound to: 1000 - type: integer 
INFO: [Synth 8-3491] module 'AccelerometerCtl' declared at 'C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/import_accelerometre/AccelerometerCtl.vhd:42' bound to instance 'Inst_AccelerometerCtl' of component 'AccelerometerCtl' [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/top_level_accelerometre.vhd:93]
INFO: [Synth 8-638] synthesizing module 'AccelerometerCtl' [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/import_accelerometre/AccelerometerCtl.vhd:70]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 100000 - type: integer 
	Parameter NUM_READS_AVG bound to: 16 - type: integer 
	Parameter UPDATE_FREQUENCY_HZ bound to: 1000 - type: integer 
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 100000 - type: integer 
	Parameter NUM_READS_AVG bound to: 16 - type: integer 
	Parameter UPDATE_FREQUENCY_HZ bound to: 1000 - type: integer 
INFO: [Synth 8-3491] module 'ADXL362Ctrl' declared at 'C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/import_accelerometre/ADXL362Ctrl.vhd:89' bound to instance 'ADXL_Control' of component 'ADXL362Ctrl' [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/import_accelerometre/AccelerometerCtl.vhd:165]
INFO: [Synth 8-638] synthesizing module 'ADXL362Ctrl' [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/import_accelerometre/ADXL362Ctrl.vhd:117]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 100000 - type: integer 
	Parameter NUM_READS_AVG bound to: 16 - type: integer 
	Parameter UPDATE_FREQUENCY_HZ bound to: 1000 - type: integer 
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 100000 - type: integer 
INFO: [Synth 8-3491] module 'SPI_If' declared at 'C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/import_accelerometre/SPI_If.vhd:42' bound to instance 'SPI_Interface' of component 'SPI_If' [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/import_accelerometre/ADXL362Ctrl.vhd:373]
INFO: [Synth 8-638] synthesizing module 'SPI_If' [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/import_accelerometre/SPI_If.vhd:66]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 100000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SPI_If' (0#1) [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/import_accelerometre/SPI_If.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'ADXL362Ctrl' (0#1) [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/import_accelerometre/ADXL362Ctrl.vhd:117]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter ACC_X_Y_MAX bound to: 10'b0111111111 
	Parameter ACC_X_Y_MIN bound to: 10'b0000000000 
INFO: [Synth 8-3491] module 'AccelArithmetics' declared at 'C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/import_accelerometre/AccelArithmetics.vhd:50' bound to instance 'Accel_Calculation' of component 'AccelArithmetics' [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/import_accelerometre/AccelerometerCtl.vhd:192]
INFO: [Synth 8-638] synthesizing module 'AccelArithmetics' [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/import_accelerometre/AccelArithmetics.vhd:75]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter ACC_X_Y_MAX bound to: 10'b0111111111 
	Parameter ACC_X_Y_MIN bound to: 10'b0000000000 
INFO: [Synth 8-637] synthesizing blackbox instance 'Magnitude_Calculation' of component 'Square_Root' [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/import_accelerometre/AccelArithmetics.vhd:229]
INFO: [Synth 8-256] done synthesizing module 'AccelArithmetics' (0#1) [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/import_accelerometre/AccelArithmetics.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'AccelerometerCtl' (0#1) [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/import_accelerometre/AccelerometerCtl.vhd:70]
INFO: [Synth 8-3491] module 'convertion_acceleration' declared at 'C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/convertion_acceleration.vhd:42' bound to instance 'convertion_accelerometre_degres' of component 'convertion_acceleration' [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/top_level_accelerometre.vhd:117]
INFO: [Synth 8-638] synthesizing module 'convertion_acceleration' [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/convertion_acceleration.vhd:47]
INFO: [Synth 8-226] default block is never used [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/convertion_acceleration.vhd:55]
WARNING: [Synth 8-614] signal 'degres_i' is read in the process but is not in the sensitivity list [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/convertion_acceleration.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'convertion_acceleration' (0#1) [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/convertion_acceleration.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'top_level_accelerometre' (0#1) [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/top_level_accelerometre.vhd:46]
INFO: [Synth 8-3491] module 'top_level_pwm' declared at 'C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/top_level_pwm.vhd:34' bound to instance 'Control_servo' of component 'top_level_pwm' [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/top_level_projet.vhd:159]
INFO: [Synth 8-638] synthesizing module 'top_level_pwm' [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/top_level_pwm.vhd:41]
INFO: [Synth 8-3491] module 'Registre_pwm' declared at 'C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/Registre_pwm.vhd:34' bound to instance 'registre' of component 'Registre_pwm' [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/top_level_pwm.vhd:86]
INFO: [Synth 8-638] synthesizing module 'Registre_pwm' [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/Registre_pwm.vhd:42]
WARNING: [Synth 8-614] signal 'idata' is read in the process but is not in the sensitivity list [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/Registre_pwm.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'Registre_pwm' (0#1) [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/Registre_pwm.vhd:42]
INFO: [Synth 8-3491] module 'transformation_PWM' declared at 'C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:34' bound to instance 'conversion' of component 'transformation_pwm' [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/top_level_pwm.vhd:92]
INFO: [Synth 8-638] synthesizing module 'transformation_PWM' [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:39]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:53]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:56]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:59]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:62]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:65]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:68]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:71]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:74]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:77]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:80]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:83]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:86]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:89]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:92]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:95]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:98]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:101]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:104]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:107]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:110]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:113]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:116]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:119]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:122]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:125]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:128]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:131]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:134]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:137]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:140]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:143]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:146]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:149]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:152]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:155]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:158]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:161]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:164]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:167]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:170]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:173]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:176]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:179]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:182]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:185]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:188]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:191]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:194]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:197]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:200]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:203]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:206]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:209]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:212]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:215]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:218]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:221]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:224]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:227]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:230]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:233]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:236]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:239]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:242]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:245]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:248]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:251]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:254]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:257]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:260]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:263]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:266]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:269]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:272]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:275]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:278]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:281]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:284]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:287]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:290]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:293]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:296]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:299]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:302]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:305]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:308]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:311]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:314]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:317]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:320]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:323]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:326]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:329]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:332]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:335]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:338]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:341]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:344]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:347]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 9 wide [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:350]
INFO: [Common 17-14] Message 'Synth 8-6044' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-614] signal 'largeur_i' is read in the process but is not in the sensitivity list [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'transformation_PWM' (0#1) [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/transformation_PWM.vhd:39]
INFO: [Synth 8-3491] module 'generation_PWM' declared at 'C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/generation_PWM.vhd:37' bound to instance 'largeur' of component 'generation_PWM' [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/top_level_pwm.vhd:96]
INFO: [Synth 8-638] synthesizing module 'generation_PWM' [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/generation_PWM.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'generation_PWM' (0#1) [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/generation_PWM.vhd:45]
INFO: [Synth 8-3491] module 'gestion_CE' declared at 'C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/gestion_CE_PWM.vhd:34' bound to instance 'ce' of component 'gestion_CE' [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/top_level_pwm.vhd:103]
INFO: [Synth 8-638] synthesizing module 'gestion_CE' [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/gestion_CE_PWM.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'gestion_CE' (0#1) [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/gestion_CE_PWM.vhd:40]
INFO: [Synth 8-3491] module 'ce_1Hz' declared at 'C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/ce_1Hz.vhd:34' bound to instance 'ceunhz' of component 'ce_1Hz' [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/top_level_pwm.vhd:108]
INFO: [Synth 8-638] synthesizing module 'ce_1Hz' [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/ce_1Hz.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'ce_1Hz' (0#1) [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/ce_1Hz.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'top_level_pwm' (0#1) [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/top_level_pwm.vhd:41]
INFO: [Synth 8-3491] module 'afficheur_top_level_2' declared at 'C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/maysa/afficheur_top_level_2.vhd:34' bound to instance 'sept_seg_affichage' of component 'afficheur_top_level_2' [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/top_level_projet.vhd:167]
INFO: [Synth 8-638] synthesizing module 'afficheur_top_level_2' [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/maysa/afficheur_top_level_2.vhd:43]
INFO: [Synth 8-3491] module 'top_level_degree_7seg' declared at 'C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/top_level_degree_7seg.vhd:34' bound to instance 'transc' of component 'top_level_degree_7seg' [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/maysa/afficheur_top_level_2.vhd:89]
INFO: [Synth 8-638] synthesizing module 'top_level_degree_7seg' [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/top_level_degree_7seg.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'top_level_degree_7seg' (0#1) [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/top_level_degree_7seg.vhd:43]
INFO: [Synth 8-3491] module 'mux_8' declared at 'C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/maysa/mux_8.vhd:34' bound to instance 'MUX' of component 'mux_8' [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/maysa/afficheur_top_level_2.vhd:97]
INFO: [Synth 8-638] synthesizing module 'mux_8' [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/maysa/mux_8.vhd:44]
INFO: [Synth 8-226] default block is never used [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/maysa/mux_8.vhd:51]
INFO: [Synth 8-226] default block is never used [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/maysa/mux_8.vhd:74]
INFO: [Synth 8-226] default block is never used [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/maysa/mux_8.vhd:96]
WARNING: [Synth 8-614] signal 'unit' is read in the process but is not in the sensitivity list [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/maysa/mux_8.vhd:47]
WARNING: [Synth 8-614] signal 'dizaine' is read in the process but is not in the sensitivity list [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/maysa/mux_8.vhd:47]
WARNING: [Synth 8-614] signal 'cent' is read in the process but is not in the sensitivity list [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/maysa/mux_8.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'mux_8' (0#1) [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/maysa/mux_8.vhd:44]
INFO: [Synth 8-3491] module 'compteur_mod_3' declared at 'C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/maysa/compteur_mod_3.vhd:34' bound to instance 'cpt1' of component 'compteur_mod_3' [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/maysa/afficheur_top_level_2.vhd:105]
INFO: [Synth 8-638] synthesizing module 'compteur_mod_3' [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/maysa/compteur_mod_3.vhd:42]
INFO: [Synth 8-226] default block is never used [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/maysa/compteur_mod_3.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'compteur_mod_3' (0#1) [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/maysa/compteur_mod_3.vhd:42]
INFO: [Synth 8-3491] module 'gestion_cee' declared at 'C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/maysa/gestion_cee.vhd:34' bound to instance 'gestion_CE1' of component 'gestion_cee' [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/maysa/afficheur_top_level_2.vhd:112]
INFO: [Synth 8-638] synthesizing module 'gestion_cee' [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/maysa/gestion_cee.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'gestion_cee' (0#1) [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/maysa/gestion_cee.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'afficheur_top_level_2' (0#1) [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/maysa/afficheur_top_level_2.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'top_level_projet' (0#1) [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/top_level_projet.vhd:59]
WARNING: [Synth 8-3848] Net s_play_pause in module/entity top_level_projet does not have driver. [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/top_level_projet.vhd:111]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1453.957 ; gain = 558.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1453.957 ; gain = 558.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1453.957 ; gain = 558.641
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1453.957 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/import_accelerometre/Square_Root/Square_Root_in_context.xdc] for cell 'accelerometre/Inst_AccelerometerCtl/Accel_Calculation/Magnitude_Calculation'
Finished Parsing XDC File [c:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/import_accelerometre/Square_Root/Square_Root_in_context.xdc] for cell 'accelerometre/Inst_AccelerometerCtl/Accel_Calculation/Magnitude_Calculation'
Parsing XDC File [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/constraints.xdc]
Finished Parsing XDC File [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_projet_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_projet_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1560.469 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1560.469 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'accelerometre/Inst_AccelerometerCtl/Accel_Calculation/Magnitude_Calculation' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 1560.801 ; gain = 665.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 1560.801 ; gain = 665.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for accelerometre/Inst_AccelerometerCtl/Accel_Calculation/Magnitude_Calculation. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 1560.801 ; gain = 665.484
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'curent_state_reg' in module 'FSM'
INFO: [Synth 8-802] inferred FSM for state register 'StC_reg' in module 'SPI_If'
INFO: [Synth 8-802] inferred FSM for state register 'StC_Spi_SendRec_reg' in module 'ADXL362Ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'StC_Spi_Trans_reg' in module 'ADXL362Ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'StC_Adxl_Ctrl_reg' in module 'ADXL362Ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                               00 |                               00
                    play |                               01 |                               01
                   pause |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curent_state_reg' using encoding 'sequential' in module 'FSM'
WARNING: [Synth 8-327] inferring latch for variable 'data_out_reg' [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/FSM.vhd:92]
WARNING: [Synth 8-327] inferring latch for variable 'data_in_save_reg' [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/FSM.vhd:96]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  stidle |                               00 |                         10100000
               stprepare |                               01 |                         00001001
                 stshift |                               10 |                         01011011
                  stdone |                               11 |                         00001110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'StC_reg' using encoding 'sequential' in module 'SPI_If'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        stspisendrecidle |                              000 |                          0000000
         stspipreparecmd |                              001 |                          1000001
         stspisendstartw |                              010 |                          0001011
        stspiwaitondonew |                              011 |                          0000111
         stspisendstartr |                              100 |                          0001110
        stspiwaitondoner |                              101 |                          0100100
        stspisendrecdone |                              110 |                          0010101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'StC_Spi_SendRec_reg' using encoding 'sequential' in module 'ADXL362Ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          stspitransidle |                              000 |                       0000000000
     stspiprepandsendcmd |                              001 |                       1111100001
       stspiwaitondonesr |                              010 |                       0000110011
     stspiwaitforssinact |                              011 |                       0000000010
          stspitransdone |                              100 |                       0000001110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'StC_Spi_Trans_reg' using encoding 'sequential' in module 'ADXL362Ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          stadxlctrlidle |                             0000 |                     100100000000
      stadxlsendresetcmd |                             0001 |                     011001000001
     stadxlwaitresetdone |                             0010 |                     010000000011
    stadxlconf_remaining |                             0011 |                     011001000010
stadxlwaitsampleratetick |                             0100 |                     000100000110
       stadxlread_status |                             0101 |                     011001000111
         stadxlread_data |                             0110 |                     011000000101
      stadxlformatandsum |                             0111 |                     000010101101
         stadxlread_done |                             1000 |                     000001011111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'StC_Adxl_Ctrl_reg' using encoding 'sequential' in module 'ADXL362Ctrl'
WARNING: [Synth 8-327] inferring latch for variable 'data_save_reg' [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/Registre_pwm.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'data_save_reg' [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/new/generation_PWM.vhd:56]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 1560.801 ; gain = 665.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   27 Bit       Adders := 1     
	   3 Input   26 Bit       Adders := 1     
	   2 Input   23 Bit       Adders := 1     
	   2 Input   15 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 4     
	   2 Input   10 Bit       Adders := 4     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 2     
+---Registers : 
	               27 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 4     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 15    
	                7 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---ROMs : 
	                    ROMs := 2     
+---Muxes : 
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 2     
	   9 Input   12 Bit        Muxes := 1     
	   5 Input   10 Bit        Muxes := 1     
	   4 Input   10 Bit        Muxes := 2     
	   3 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   5 Input    8 Bit        Muxes := 2     
	   8 Input    8 Bit        Muxes := 1     
	   7 Input    7 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 1     
	   8 Input    7 Bit        Muxes := 3     
	   3 Input    7 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   9 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 9     
	   7 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 6     
	   4 Input    2 Bit        Muxes := 2     
	 181 Input    2 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 24    
	   4 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 1     
	   9 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-6014] Unused sequential element accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_SQUARE_reg was removed.  [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/import_accelerometre/ADXL362Ctrl.vhd:806]
WARNING: [Synth 8-6014] Unused sequential element accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Z_SQUARE_reg was removed.  [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/import_accelerometre/ADXL362Ctrl.vhd:807]
WARNING: [Synth 8-6014] Unused sequential element accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_SQUARE_reg was removed.  [C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.srcs/sources_1/import_accelerometre/ADXL362Ctrl.vhd:805]
DSP Report: Generating DSP accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_SQUARE_reg, operation Mode is: (A2*B2)'.
DSP Report: register accelerometre/Inst_AccelerometerCtl/ADXL_Control/ACCEL_Y_reg is absorbed into DSP accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_SQUARE_reg.
DSP Report: register accelerometre/Inst_AccelerometerCtl/ADXL_Control/ACCEL_Y_reg is absorbed into DSP accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_SQUARE_reg.
DSP Report: register accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_SQUARE_reg is absorbed into DSP accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_SQUARE_reg.
DSP Report: operator accelerometre/Inst_AccelerometerCtl/Accel_Calculation/multOp is absorbed into DSP accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_SQUARE_reg.
DSP Report: Generating DSP accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Z_SQUARE_reg, operation Mode is: (A2*B2)'.
DSP Report: register accelerometre/Inst_AccelerometerCtl/ADXL_Control/ACCEL_Z_reg is absorbed into DSP accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Z_SQUARE_reg.
DSP Report: register accelerometre/Inst_AccelerometerCtl/ADXL_Control/ACCEL_Z_reg is absorbed into DSP accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Z_SQUARE_reg.
DSP Report: register accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Z_SQUARE_reg is absorbed into DSP accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Z_SQUARE_reg.
DSP Report: operator accelerometre/Inst_AccelerometerCtl/Accel_Calculation/multOp is absorbed into DSP accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Z_SQUARE_reg.
DSP Report: Generating DSP accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_SQUARE_reg, operation Mode is: (A2*B2)'.
DSP Report: register accelerometre/Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_reg is absorbed into DSP accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_SQUARE_reg.
DSP Report: register accelerometre/Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_reg is absorbed into DSP accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_SQUARE_reg.
DSP Report: register accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_SQUARE_reg is absorbed into DSP accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_SQUARE_reg.
DSP Report: operator accelerometre/Inst_AccelerometerCtl/Accel_Calculation/multOp is absorbed into DSP accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_SQUARE_reg.
WARNING: [Synth 8-3332] Sequential element (Control_servo/largeur/data_save_reg[3]) is unused and will be removed from module top_level_projet.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:35 . Memory (MB): peak = 1560.801 ; gain = 665.484
---------------------------------------------------------------------------------
 Sort Area is  accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_SQUARE_reg_0 : 0 0 : 1100 1100 : Used 1 time 0
 Sort Area is  accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_SQUARE_reg_3 : 0 0 : 1100 1100 : Used 1 time 0
 Sort Area is  accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Z_SQUARE_reg_2 : 0 0 : 1100 1100 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------------------+--------------------------------------------------------+---------------+----------------+
|Module Name             | RTL Object                                             | Depth x Width | Implemented As | 
+------------------------+--------------------------------------------------------+---------------+----------------+
|convertion_acceleration | degres_i                                               | 512x9         | LUT            | 
|transformation_PWM      | largeur_i                                              | 256x15        | LUT            | 
|top_level_projet        | accelerometre/convertion_accelerometre_degres/degres_i | 512x8         | LUT            | 
|top_level_projet        | Control_servo/conversion/largeur_i                     | 256x15        | LUT            | 
|top_level_projet        | sept_seg_affichage/transc/s_unit_reg                   | 256x7         | Block RAM      | 
|top_level_projet        | sept_seg_affichage/transc/s_diaine_reg                 | 256x7         | Block RAM      | 
+------------------------+--------------------------------------------------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|top_level_projet | (A2*B2)'    | 12     | 12     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|top_level_projet | (A2*B2)'    | 12     | 12     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|top_level_projet | (A2*B2)'    | 12     | 12     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 0    | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:47 . Memory (MB): peak = 1560.801 ; gain = 665.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:47 . Memory (MB): peak = 1560.801 ; gain = 665.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance sept_seg_affichage/transc/s_unit_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sept_seg_affichage/transc/s_diaine_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:48 . Memory (MB): peak = 1560.801 ; gain = 665.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:56 . Memory (MB): peak = 1560.801 ; gain = 665.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:56 . Memory (MB): peak = 1560.801 ; gain = 665.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:56 . Memory (MB): peak = 1560.801 ; gain = 665.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:56 . Memory (MB): peak = 1560.801 ; gain = 665.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:57 . Memory (MB): peak = 1560.801 ; gain = 665.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:57 . Memory (MB): peak = 1560.801 ; gain = 665.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------+---------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name      | RTL Name                                                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------+---------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_level_projet | accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[2][6] | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | 
+-----------------+---------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|top_level_projet | (A'*B')'    | 30     | 18     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|top_level_projet | (A'*B')'    | 30     | 18     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|top_level_projet | (A'*B')'    | 30     | 18     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |Square_Root   |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |Square_Root_bbox |     1|
|2     |BUFG             |     2|
|3     |CARRY4           |    67|
|4     |DSP48E1          |     3|
|5     |LUT1             |    27|
|6     |LUT2             |   169|
|7     |LUT3             |   111|
|8     |LUT4             |   101|
|9     |LUT5             |    62|
|10    |LUT6             |    93|
|11    |RAMB18E1         |     2|
|13    |SRL16E           |     6|
|14    |FDCE             |    90|
|15    |FDPE             |    16|
|16    |FDRE             |   323|
|17    |FDSE             |     5|
|18    |LD               |    30|
|19    |LDC              |     8|
|20    |IBUF             |     6|
|21    |OBUF             |    21|
+------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:57 . Memory (MB): peak = 1560.801 ; gain = 665.484
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:53 . Memory (MB): peak = 1560.801 ; gain = 558.641
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:57 . Memory (MB): peak = 1560.801 ; gain = 665.484
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1560.801 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 110 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1560.801 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 38 instances were transformed.
  LD => LDCE: 30 instances
  LDC => LDCE: 8 instances

Synth Design complete | Checksum: eae36479
INFO: [Common 17-83] Releasing license: Synthesis
100 Infos, 119 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:01:05 . Memory (MB): peak = 1560.801 ; gain = 1074.727
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1560.801 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/K4des/OneDrive/Bureau/ENSEIRB/2A/EN202/EN202/control_servo.runs/synth_1/top_level_projet.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_projet_utilization_synth.rpt -pb top_level_projet_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan  1 21:24:36 2024...
