

================================================================
== Vitis HLS Report for 'conv2_Pipeline_OUT_ROW_COL'
================================================================
* Date:           Sat Nov  4 18:43:35 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.650 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   391692|   391692|  3.917 ms|  3.917 ms|  391692|  391692|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- OUT_ROW_COL  |   391690|   391690|        20|         10|         10|  39168|       yes|
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1143|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    8|    1083|   1331|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|   1047|    -|
|Register         |        -|    -|     721|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    8|    1804|   3521|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|       1|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------------+---------+----+-----+-----+-----+
    |         Instance         |        Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------+---------------------+---------+----+-----+-----+-----+
    |mul_16s_16s_31_1_1_U424   |mul_16s_16s_31_1_1   |        0|   1|    0|    5|    0|
    |mul_16s_16s_31_1_1_U430   |mul_16s_16s_31_1_1   |        0|   1|    0|    5|    0|
    |mul_16s_16s_31_1_1_U436   |mul_16s_16s_31_1_1   |        0|   1|    0|    5|    0|
    |mul_16s_16s_31_1_1_U441   |mul_16s_16s_31_1_1   |        0|   1|    0|    5|    0|
    |mul_16s_16s_31_1_1_U447   |mul_16s_16s_31_1_1   |        0|   1|    0|    5|    0|
    |mul_7s_7ns_10_1_1_U416    |mul_7s_7ns_10_1_1    |        0|   0|    0|   30|    0|
    |mul_8ns_10ns_17_1_1_U418  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U419  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_7ns_13_1_1_U417   |mul_8ns_7ns_13_1_1   |        0|   0|    0|   40|    0|
    |mul_9ns_11ns_19_1_1_U425  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    5|    0|
    |mul_9ns_11ns_19_1_1_U431  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    5|    0|
    |mul_9ns_11ns_19_1_1_U432  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    5|    0|
    |mux_2_1_16_1_1_U422       |mux_2_1_16_1_1       |        0|   0|    0|    9|    0|
    |mux_2_1_16_1_1_U428       |mux_2_1_16_1_1       |        0|   0|    0|    9|    0|
    |mux_2_1_16_1_1_U435       |mux_2_1_16_1_1       |        0|   0|    0|    9|    0|
    |mux_2_1_16_1_1_U440       |mux_2_1_16_1_1       |        0|   0|    0|    9|    0|
    |mux_2_1_16_1_1_U445       |mux_2_1_16_1_1       |        0|   0|    0|    9|    0|
    |mux_5_3_16_1_1_U420       |mux_5_3_16_1_1       |        0|   0|    0|   26|    0|
    |mux_5_3_16_1_1_U421       |mux_5_3_16_1_1       |        0|   0|    0|   26|    0|
    |mux_5_3_16_1_1_U426       |mux_5_3_16_1_1       |        0|   0|    0|   26|    0|
    |mux_5_3_16_1_1_U427       |mux_5_3_16_1_1       |        0|   0|    0|   26|    0|
    |mux_5_3_16_1_1_U433       |mux_5_3_16_1_1       |        0|   0|    0|   26|    0|
    |mux_5_3_16_1_1_U434       |mux_5_3_16_1_1       |        0|   0|    0|   26|    0|
    |mux_5_3_16_1_1_U438       |mux_5_3_16_1_1       |        0|   0|    0|   26|    0|
    |mux_5_3_16_1_1_U439       |mux_5_3_16_1_1       |        0|   0|    0|   26|    0|
    |mux_5_3_16_1_1_U443       |mux_5_3_16_1_1       |        0|   0|    0|   26|    0|
    |mux_5_3_16_1_1_U444       |mux_5_3_16_1_1       |        0|   0|    0|   26|    0|
    |mux_5_3_32_1_1_U423       |mux_5_3_32_1_1       |        0|   0|    0|   26|    0|
    |mux_5_3_32_1_1_U429       |mux_5_3_32_1_1       |        0|   0|    0|   26|    0|
    |mux_5_3_32_1_1_U437       |mux_5_3_32_1_1       |        0|   0|    0|   26|    0|
    |mux_5_3_32_1_1_U442       |mux_5_3_32_1_1       |        0|   0|    0|   26|    0|
    |mux_5_3_32_1_1_U446       |mux_5_3_32_1_1       |        0|   0|    0|   26|    0|
    |urem_8ns_7ns_8_12_1_U411  |urem_8ns_7ns_8_12_1  |        0|   0|  189|  106|    0|
    |urem_8ns_7ns_8_12_1_U412  |urem_8ns_7ns_8_12_1  |        0|   0|  189|  106|    0|
    |urem_9ns_7ns_9_13_1_U413  |urem_9ns_7ns_9_13_1  |        0|   0|  235|  150|    0|
    |urem_9ns_7ns_9_13_1_U414  |urem_9ns_7ns_9_13_1  |        0|   0|  235|  150|    0|
    |urem_9ns_7ns_9_13_1_U415  |urem_9ns_7ns_9_13_1  |        0|   0|  235|  150|    0|
    +--------------------------+---------------------+---------+----+-----+-----+-----+
    |Total                     |                     |        0|   8| 1083| 1331|    0|
    +--------------------------+---------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln38_1_fu_952_p2      |         +|   0|  0|  23|          16|           1|
    |add_ln38_fu_1186_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln39_26_fu_1067_p2    |         +|   0|  0|  22|          15|           1|
    |add_ln39_fu_1256_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln43_1_fu_1053_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln43_fu_1320_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln44_1_fu_1115_p2     |         +|   0|  0|  16|           9|           2|
    |add_ln44_2_fu_1127_p2     |         +|   0|  0|  16|           9|           2|
    |add_ln44_3_fu_1138_p2     |         +|   0|  0|  16|           9|           3|
    |add_ln44_4_fu_1047_p2     |         +|   0|  0|  15|           8|           3|
    |add_ln44_fu_1101_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln48_10_fu_1756_p2    |         +|   0|  0|  20|          13|          13|
    |add_ln48_11_fu_1797_p2    |         +|   0|  0|  17|          10|          10|
    |add_ln48_12_fu_1863_p2    |         +|   0|  0|  20|          13|          13|
    |add_ln48_13_fu_1925_p2    |         +|   0|  0|  17|          10|          10|
    |add_ln48_14_fu_1995_p2    |         +|   0|  0|  20|          13|          13|
    |add_ln48_15_fu_2014_p2    |         +|   0|  0|  17|          10|          10|
    |add_ln48_1_fu_1727_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln48_2_fu_1916_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln48_3_fu_2062_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln48_4_fu_2151_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln48_5_fu_1337_p2     |         +|   0|  0|  14|           7|           7|
    |add_ln48_6_fu_1420_p2     |         +|   0|  0|  20|          13|          13|
    |add_ln48_7_fu_1439_p2     |         +|   0|  0|  17|          10|          10|
    |add_ln48_8_fu_1592_p2     |         +|   0|  0|  20|          13|          13|
    |add_ln48_9_fu_1611_p2     |         +|   0|  0|  17|          10|          10|
    |add_ln48_fu_1578_p2       |         +|   0|  0|  39|          32|          32|
    |sub_ln48_1_fu_1715_p2     |         -|   0|  0|  39|           1|          32|
    |sub_ln48_2_fu_1904_p2     |         -|   0|  0|  39|           1|          32|
    |sub_ln48_3_fu_2050_p2     |         -|   0|  0|  39|           1|          32|
    |sub_ln48_4_fu_2139_p2     |         -|   0|  0|  39|           1|          32|
    |sub_ln48_5_fu_1222_p2     |         -|   0|  0|  13|           6|           6|
    |sub_ln48_fu_1566_p2       |         -|   0|  0|  39|           1|          32|
    |and_ln38_1_fu_979_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln38_2_fu_991_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln38_fu_1251_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln39_1_fu_1015_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln39_2_fu_1314_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln39_fu_1304_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln38_fu_946_p2       |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln39_fu_961_p2       |      icmp|   0|  0|  22|          15|          14|
    |icmp_ln43_fu_985_p2       |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln44_fu_973_p2       |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln48_1_fu_1721_p2    |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln48_2_fu_1910_p2    |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln48_3_fu_2056_p2    |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln48_4_fu_2145_p2    |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln48_fu_1572_p2      |      icmp|   0|  0|  39|          32|          32|
    |or_ln39_1_fu_1009_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln39_fu_997_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln43_1_fu_1027_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln43_fu_1021_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln38_1_fu_1199_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln38_2_fu_1244_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln38_fu_1192_p3    |    select|   0|  0|   7|           1|           1|
    |select_ln39_6_fu_1269_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln39_7_fu_1292_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln39_8_fu_1073_p3  |    select|   0|  0|  15|           1|           1|
    |select_ln39_fu_1262_p3    |    select|   0|  0|   2|           1|           1|
    |select_ln43_1_fu_1326_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln43_2_fu_1357_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln43_3_fu_1372_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln43_4_fu_1059_p3  |    select|   0|  0|   8|           1|           1|
    |select_ln43_fu_1033_p3    |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |xor_ln38_fu_967_p2        |       xor|   0|  0|   2|           1|           2|
    |xor_ln39_1_fu_1309_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln39_fu_1003_p2       |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|1143|         620|         718|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                             Name                                             | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                                                                     |  59|         11|    1|         11|
    |ap_done_int                                                                                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                                                                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                                                                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                                                                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg                                                              |   9|          2|    1|          2|
    |c_fu_156                                                                                      |   9|          2|    8|         16|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_address0                       |  37|          7|   10|         70|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_address1                       |  31|          6|   10|         60|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_d0                             |  26|          5|   32|        160|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_d1                             |  20|          4|   32|        128|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_address0                       |  37|          7|   10|         70|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_address1                       |  31|          6|   10|         60|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_d0                             |  26|          5|   32|        160|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_d1                             |  20|          4|   32|        128|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_address0                       |  37|          7|   10|         70|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_address1                       |  31|          6|   10|         60|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_d0                             |  26|          5|   32|        160|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_d1                             |  20|          4|   32|        128|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_address0                       |  37|          7|   10|         70|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_address1                       |  31|          6|   10|         60|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_d0                             |  26|          5|   32|        160|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_d1                             |  20|          4|   32|        128|
    |conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_address0             |  37|          7|   10|         70|
    |conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_address1             |  31|          6|   10|         60|
    |conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_d0                   |  26|          5|   32|        160|
    |conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_d1                   |  20|          4|   32|        128|
    |i_fu_168                                                                                      |   9|          2|    7|         14|
    |indvar_flatten26_fu_172                                                                       |   9|          2|   15|         30|
    |indvar_flatten6_fu_164                                                                        |   9|          2|    8|         16|
    |indvar_flatten79_fu_180                                                                       |   9|          2|   16|         32|
    |o_fu_176                                                                                      |   9|          2|    3|          6|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_address0  |  31|          6|   13|         78|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_address0  |  31|          6|   13|         78|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_address0  |  31|          6|   13|         78|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_address0  |  31|          6|   13|         78|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_address0  |  31|          6|   13|         78|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_address0  |  31|          6|   13|         78|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_address0  |  31|          6|   13|         78|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_address0  |  31|          6|   13|         78|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_address0  |  31|          6|   13|         78|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_address0    |  31|          6|   13|         78|
    |r_fu_160                                                                                      |   9|          2|    2|          4|
    +----------------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                                         |1047|        205|  615|       3009|
    +----------------------------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                   | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln44_1_reg_2266                                                       |   9|   0|    9|          0|
    |add_ln44_2_reg_2272                                                       |   9|   0|    9|          0|
    |add_ln44_3_reg_2278                                                       |   9|   0|    9|          0|
    |add_ln44_reg_2254                                                         |   8|   0|    8|          0|
    |add_ln48_1_reg_2517                                                       |  32|   0|   32|          0|
    |add_ln48_2_reg_2684                                                       |  32|   0|   32|          0|
    |add_ln48_3_reg_2811                                                       |  32|   0|   32|          0|
    |add_ln48_4_reg_2824                                                       |  32|   0|   32|          0|
    |add_ln48_reg_2422                                                         |  32|   0|   32|          0|
    |and_ln38_2_reg_2222                                                       |   1|   0|    1|          0|
    |and_ln39_1_reg_2239                                                       |   1|   0|    1|          0|
    |ap_CS_fsm                                                                 |  10|   0|   10|          0|
    |ap_done_reg                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                                          |   1|   0|    1|          0|
    |c_fu_156                                                                  |   8|   0|    8|          0|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_25_reg_2778  |  10|   0|   10|          0|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_26_reg_2784  |  10|   0|   10|          0|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_27_reg_2790  |  10|   0|   10|          0|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_28_reg_2796  |  10|   0|   10|          0|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_29_reg_2802  |  10|   0|   10|          0|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_35_reg_2693  |  10|   0|   10|          0|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_36_reg_2699  |  10|   0|   10|          0|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_37_reg_2705  |  10|   0|   10|          0|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_38_reg_2711  |  10|   0|   10|          0|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_39_reg_2717  |  10|   0|   10|          0|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_45_reg_2595  |  10|   0|   10|          0|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_46_reg_2600  |  10|   0|   10|          0|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_47_reg_2605  |  10|   0|   10|          0|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_48_reg_2610  |  10|   0|   10|          0|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_49_reg_2615  |  10|   0|   10|          0|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_55_reg_2481  |  10|   0|   10|          0|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_56_reg_2486  |  10|   0|   10|          0|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_57_reg_2491  |  10|   0|   10|          0|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_58_reg_2496  |  10|   0|   10|          0|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_59_reg_2501  |  10|   0|   10|          0|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_65_reg_2371  |  10|   0|   10|          0|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_66_reg_2376  |  10|   0|   10|          0|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_67_reg_2381  |  10|   0|   10|          0|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_68_reg_2386  |  10|   0|   10|          0|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_69_reg_2391  |  10|   0|   10|          0|
    |i_fu_168                                                                  |   7|   0|    7|          0|
    |icmp_ln38_reg_2206                                                        |   1|   0|    1|          0|
    |icmp_ln38_reg_2206_pp0_iter1_reg                                          |   1|   0|    1|          0|
    |icmp_ln39_reg_2210                                                        |   1|   0|    1|          0|
    |icmp_ln48_1_reg_2513                                                      |   1|   0|    1|          0|
    |icmp_ln48_2_reg_2680                                                      |   1|   0|    1|          0|
    |icmp_ln48_4_reg_2820                                                      |   1|   0|    1|          0|
    |icmp_ln48_reg_2418                                                        |   1|   0|    1|          0|
    |indvar_flatten26_fu_172                                                   |  15|   0|   15|          0|
    |indvar_flatten6_fu_164                                                    |   8|   0|    8|          0|
    |indvar_flatten79_fu_180                                                   |  16|   0|   16|          0|
    |mul_ln43_1_reg_2307                                                       |  13|   0|   13|          0|
    |mul_ln43_reg_2289                                                         |  10|   0|   10|          0|
    |mul_ln48_2_reg_2620                                                       |  31|   0|   31|          0|
    |mul_ln48_3_reg_2723                                                       |  31|   0|   31|          0|
    |o_fu_176                                                                  |   3|   0|    3|          0|
    |or_ln39_1_reg_2234                                                        |   1|   0|    1|          0|
    |or_ln39_reg_2228                                                          |   1|   0|    1|          0|
    |r_fu_160                                                                  |   2|   0|    2|          0|
    |select_ln43_2_reg_2298                                                    |   1|   0|    1|          0|
    |select_ln43_reg_2246                                                      |   8|   0|    8|          0|
    |select_ln43_reg_2246_pp0_iter1_reg                                        |   8|   0|    8|          0|
    |sext_ln39_reg_2410                                                        |  31|   0|   31|          0|
    |trunc_ln1_reg_2506                                                        |   3|   0|    3|          0|
    |trunc_ln48_1_reg_2403                                                     |   3|   0|    3|          0|
    |trunc_ln48_2_reg_2526                                                     |   3|   0|    3|          0|
    |trunc_ln48_3_reg_2588                                                     |   3|   0|    3|          0|
    |trunc_ln_reg_2396                                                         |   3|   0|    3|          0|
    |urem_ln48_1_reg_2533                                                      |   9|   0|    9|          0|
    |urem_ln48_2_reg_2625                                                      |   9|   0|    9|          0|
    |weight_buffer_load_reg_2316                                               |  16|   0|   16|          0|
    |xor_ln38_reg_2217                                                         |   1|   0|    1|          0|
    |zext_ln44_reg_2260                                                        |   8|   0|    9|          1|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                     | 721|   0|  722|          1|
    +--------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------------------------------------------------------------+-----+-----+------------+-------------------------------------------------------------------------------------+--------------+
|                                           RTL Ports                                          | Dir | Bits|  Protocol  |                                    Source Object                                    |    C Type    |
+----------------------------------------------------------------------------------------------+-----+-----+------------+-------------------------------------------------------------------------------------+--------------+
|ap_clk                                                                                        |   in|    1|  ap_ctrl_hs|                                                           conv2_Pipeline_OUT_ROW_COL|  return value|
|ap_rst                                                                                        |   in|    1|  ap_ctrl_hs|                                                           conv2_Pipeline_OUT_ROW_COL|  return value|
|ap_start                                                                                      |   in|    1|  ap_ctrl_hs|                                                           conv2_Pipeline_OUT_ROW_COL|  return value|
|ap_done                                                                                       |  out|    1|  ap_ctrl_hs|                                                           conv2_Pipeline_OUT_ROW_COL|  return value|
|ap_idle                                                                                       |  out|    1|  ap_ctrl_hs|                                                           conv2_Pipeline_OUT_ROW_COL|  return value|
|ap_ready                                                                                      |  out|    1|  ap_ctrl_hs|                                                           conv2_Pipeline_OUT_ROW_COL|  return value|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_address0                       |  out|   10|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_ce0                            |  out|    1|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_we0                            |  out|    1|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_d0                             |  out|   32|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_q0                             |   in|   32|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_address1                       |  out|   10|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_ce1                            |  out|    1|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_we1                            |  out|    1|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_d1                             |  out|   32|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_q1                             |   in|   32|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_address0  |  out|   13|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_ce0       |  out|    1|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_q0        |   in|   16|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_address0  |  out|   13|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_ce0       |  out|    1|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_q0        |   in|   16|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_address0  |  out|   13|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_ce0       |  out|    1|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_q0        |   in|   16|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_address0  |  out|   13|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_ce0       |  out|    1|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_q0        |   in|   16|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_address0  |  out|   13|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_ce0       |  out|    1|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_q0        |   in|   16|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_address0  |  out|   13|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_ce0       |  out|    1|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_q0        |   in|   16|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_address0  |  out|   13|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_ce0       |  out|    1|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_q0        |   in|   16|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_address0  |  out|   13|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_ce0       |  out|    1|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_q0        |   in|   16|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_address0  |  out|   13|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_ce0       |  out|    1|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_q0        |   in|   16|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_address0    |  out|   13|   ap_memory|    p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_ce0         |  out|    1|   ap_memory|    p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_q0          |   in|   16|   ap_memory|    p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_address0                       |  out|   10|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_ce0                            |  out|    1|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_we0                            |  out|    1|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_d0                             |  out|   32|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_q0                             |   in|   32|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_address1                       |  out|   10|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_ce1                            |  out|    1|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_we1                            |  out|    1|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_d1                             |  out|   32|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_q1                             |   in|   32|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_address0                       |  out|   10|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_ce0                            |  out|    1|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_we0                            |  out|    1|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_d0                             |  out|   32|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_q0                             |   in|   32|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_address1                       |  out|   10|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_ce1                            |  out|    1|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_we1                            |  out|    1|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_d1                             |  out|   32|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_q1                             |   in|   32|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_address0                       |  out|   10|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_ce0                            |  out|    1|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_we0                            |  out|    1|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_d0                             |  out|   32|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_q0                             |   in|   32|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_address1                       |  out|   10|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_ce1                            |  out|    1|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_we1                            |  out|    1|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_d1                             |  out|   32|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_q1                             |   in|   32|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1|         array|
|conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_address0             |  out|   10|   ap_memory|             conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255|         array|
|conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_ce0                  |  out|    1|   ap_memory|             conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255|         array|
|conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_we0                  |  out|    1|   ap_memory|             conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255|         array|
|conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_d0                   |  out|   32|   ap_memory|             conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255|         array|
|conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_q0                   |   in|   32|   ap_memory|             conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255|         array|
|conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_address1             |  out|   10|   ap_memory|             conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255|         array|
|conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_ce1                  |  out|    1|   ap_memory|             conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255|         array|
|conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_we1                  |  out|    1|   ap_memory|             conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255|         array|
|conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_d1                   |  out|   32|   ap_memory|             conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255|         array|
|conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_q1                   |   in|   32|   ap_memory|             conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255|         array|
|weight_buffer_address0                                                                        |  out|    8|   ap_memory|                                                                        weight_buffer|         array|
|weight_buffer_ce0                                                                             |  out|    1|   ap_memory|                                                                        weight_buffer|         array|
|weight_buffer_q0                                                                              |   in|   16|   ap_memory|                                                                        weight_buffer|         array|
+----------------------------------------------------------------------------------------------+-----+-----+------------+-------------------------------------------------------------------------------------+--------------+

