

================================================================
== Vitis HLS Report for 'sha256_top_64_256_s'
================================================================
* Date:           Wed Jun  7 23:11:31 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        chls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  11.00 ns|  5.348 ns|     2.97 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                |                     |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |            Instance            |        Module       |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_preProcessing_fu_98         |preProcessing        |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_dup_strm_fu_111             |dup_strm             |        6|        6|  66.000 ns|  66.000 ns|    6|    6|       no|
        |grp_generateMsgSchedule_fu_121  |generateMsgSchedule  |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_sha256Digest_256_s_fu_129   |sha256Digest_256_s   |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 8, States = { 1 2 3 4 5 6 7 8 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%blk_strm = alloca i64 1"   --->   Operation 9 'alloca' 'blk_strm' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 3.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 4097> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%nblk_strm = alloca i64 1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:758]   --->   Operation 10 'alloca' 'nblk_strm' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 32> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%nblk_strm1 = alloca i64 1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:761]   --->   Operation 11 'alloca' 'nblk_strm1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 32> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%nblk_strm2 = alloca i64 1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:764]   --->   Operation 12 'alloca' 'nblk_strm2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 32> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%end_nblk_strm = alloca i64 1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:769]   --->   Operation 13 'alloca' 'end_nblk_strm' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 32> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%end_nblk_strm1 = alloca i64 1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:772]   --->   Operation 14 'alloca' 'end_nblk_strm1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 32> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%end_nblk_strm2 = alloca i64 1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:775]   --->   Operation 15 'alloca' 'end_nblk_strm2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 32> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%w_strm = alloca i64 1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:780]   --->   Operation 16 'alloca' 'w_strm' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 17 [2/2] (0.00ns)   --->   "%call_ln785 = call void @preProcessing, i64 %msg_strm, i64 %len_strm, i1 %end_len_strm, i512 %blk_strm, i64 %nblk_strm, i1 %end_nblk_strm" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:785]   --->   Operation 17 'call' 'call_ln785' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 18 [1/2] (0.00ns)   --->   "%call_ln785 = call void @preProcessing, i64 %msg_strm, i64 %len_strm, i1 %end_len_strm, i512 %blk_strm, i64 %nblk_strm, i1 %end_nblk_strm" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:785]   --->   Operation 18 'call' 'call_ln785' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 19 [2/2] (0.00ns)   --->   "%call_ln789 = call void @dup_strm, i64 %nblk_strm, i1 %end_nblk_strm, i64 %nblk_strm1, i1 %end_nblk_strm1, i64 %nblk_strm2, i1 %end_nblk_strm2" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:789]   --->   Operation 19 'call' 'call_ln789' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln789 = call void @dup_strm, i64 %nblk_strm, i1 %end_nblk_strm, i64 %nblk_strm1, i1 %end_nblk_strm1, i64 %nblk_strm2, i1 %end_nblk_strm2" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:789]   --->   Operation 20 'call' 'call_ln789' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln792 = call void @generateMsgSchedule, i512 %blk_strm, i64 %nblk_strm1, i1 %end_nblk_strm1, i32 %w_strm" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:792]   --->   Operation 21 'call' 'call_ln792' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln792 = call void @generateMsgSchedule, i512 %blk_strm, i64 %nblk_strm1, i1 %end_nblk_strm1, i32 %w_strm" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:792]   --->   Operation 22 'call' 'call_ln792' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 23 [2/2] (0.00ns)   --->   "%call_ln796 = call void @sha256Digest<256>, i64 %nblk_strm2, i1 %end_nblk_strm2, i32 %w_strm, i256 %hash_strm, i1 %end_hash_strm" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:796]   --->   Operation 23 'call' 'call_ln796' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 24 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln752 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_25" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:752]   --->   Operation 24 'specdataflowpipeline' 'specdataflowpipeline_ln752' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %msg_strm, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %len_strm, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %end_len_strm, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %hash_strm, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %end_hash_strm, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 30 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @blk_strm_str, i32 1, void @p_str, void @p_str, i32 4097, i32 4097, i512 %blk_strm, i512 %blk_strm"   --->   Operation 30 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln756 = specmemcore void @_ssdm_op_SpecMemCore, i512 %blk_strm, i64 666, i64 9, i64 18446744073709551615" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:756]   --->   Operation 31 'specmemcore' 'specmemcore_ln756' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %blk_strm, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 33 [1/1] (0.00ns)   --->   "%empty_77 = specchannel i32 @_ssdm_op_SpecChannel, void @nblk_strm_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i64 %nblk_strm, i64 %nblk_strm"   --->   Operation 33 'specchannel' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln760 = specmemcore void @_ssdm_op_SpecMemCore, i64 %nblk_strm, i64 666, i64 9, i64 18446744073709551615" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:760]   --->   Operation 34 'specmemcore' 'specmemcore_ln760' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %nblk_strm, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "%empty_78 = specchannel i32 @_ssdm_op_SpecChannel, void @nblk_strm1_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i64 %nblk_strm1, i64 %nblk_strm1"   --->   Operation 36 'specchannel' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln763 = specmemcore void @_ssdm_op_SpecMemCore, i64 %nblk_strm1, i64 666, i64 9, i64 18446744073709551615" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:763]   --->   Operation 37 'specmemcore' 'specmemcore_ln763' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %nblk_strm1, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "%empty_79 = specchannel i32 @_ssdm_op_SpecChannel, void @nblk_strm2_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i64 %nblk_strm2, i64 %nblk_strm2"   --->   Operation 39 'specchannel' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln766 = specmemcore void @_ssdm_op_SpecMemCore, i64 %nblk_strm2, i64 666, i64 9, i64 18446744073709551615" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:766]   --->   Operation 40 'specmemcore' 'specmemcore_ln766' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %nblk_strm2, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "%empty_80 = specchannel i32 @_ssdm_op_SpecChannel, void @end_nblk_strm_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i1 %end_nblk_strm, i1 %end_nblk_strm"   --->   Operation 42 'specchannel' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln771 = specmemcore void @_ssdm_op_SpecMemCore, i1 %end_nblk_strm, i64 666, i64 9, i64 18446744073709551615" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:771]   --->   Operation 43 'specmemcore' 'specmemcore_ln771' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %end_nblk_strm, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%empty_81 = specchannel i32 @_ssdm_op_SpecChannel, void @end_nblk_strm1_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i1 %end_nblk_strm1, i1 %end_nblk_strm1"   --->   Operation 45 'specchannel' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln774 = specmemcore void @_ssdm_op_SpecMemCore, i1 %end_nblk_strm1, i64 666, i64 9, i64 18446744073709551615" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:774]   --->   Operation 46 'specmemcore' 'specmemcore_ln774' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %end_nblk_strm1, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%empty_82 = specchannel i32 @_ssdm_op_SpecChannel, void @end_nblk_strm2_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i1 %end_nblk_strm2, i1 %end_nblk_strm2"   --->   Operation 48 'specchannel' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%specmemcore_ln777 = specmemcore void @_ssdm_op_SpecMemCore, i1 %end_nblk_strm2, i64 666, i64 9, i64 18446744073709551615" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:777]   --->   Operation 49 'specmemcore' 'specmemcore_ln777' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %end_nblk_strm2, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%empty_83 = specchannel i32 @_ssdm_op_SpecChannel, void @w_strm_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %w_strm, i32 %w_strm"   --->   Operation 51 'specchannel' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln782 = specmemcore void @_ssdm_op_SpecMemCore, i32 %w_strm, i64 666, i64 9, i64 18446744073709551615" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:782]   --->   Operation 52 'specmemcore' 'specmemcore_ln782' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w_strm, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [1/2] (0.00ns)   --->   "%call_ln796 = call void @sha256Digest<256>, i64 %nblk_strm2, i1 %end_nblk_strm2, i32 %w_strm, i256 %hash_strm, i1 %end_hash_strm" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:796]   --->   Operation 54 'call' 'call_ln796' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln798 = ret" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:798]   --->   Operation 55 'ret' 'ret_ln798' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ msg_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ len_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ end_len_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ hash_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ end_hash_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
blk_strm                   (alloca              ) [ 011111111]
nblk_strm                  (alloca              ) [ 011111111]
nblk_strm1                 (alloca              ) [ 001111111]
nblk_strm2                 (alloca              ) [ 001111111]
end_nblk_strm              (alloca              ) [ 011111111]
end_nblk_strm1             (alloca              ) [ 001111111]
end_nblk_strm2             (alloca              ) [ 001111111]
w_strm                     (alloca              ) [ 001111111]
call_ln785                 (call                ) [ 000000000]
call_ln789                 (call                ) [ 000000000]
call_ln792                 (call                ) [ 000000000]
specdataflowpipeline_ln752 (specdataflowpipeline) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
empty                      (specchannel         ) [ 000000000]
specmemcore_ln756          (specmemcore         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
empty_77                   (specchannel         ) [ 000000000]
specmemcore_ln760          (specmemcore         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
empty_78                   (specchannel         ) [ 000000000]
specmemcore_ln763          (specmemcore         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
empty_79                   (specchannel         ) [ 000000000]
specmemcore_ln766          (specmemcore         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
empty_80                   (specchannel         ) [ 000000000]
specmemcore_ln771          (specmemcore         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
empty_81                   (specchannel         ) [ 000000000]
specmemcore_ln774          (specmemcore         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
empty_82                   (specchannel         ) [ 000000000]
specmemcore_ln777          (specmemcore         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
empty_83                   (specchannel         ) [ 000000000]
specmemcore_ln782          (specmemcore         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
call_ln796                 (call                ) [ 000000000]
ret_ln798                  (ret                 ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="msg_strm">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="msg_strm"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="len_strm">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="len_strm"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="end_len_strm">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="end_len_strm"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="hash_strm">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hash_strm"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="end_hash_strm">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="end_hash_strm"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="preProcessing"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dup_strm"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="generateMsgSchedule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha256Digest<256>"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="blk_strm_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="nblk_strm_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="nblk_strm1_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="nblk_strm2_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="end_nblk_strm_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="end_nblk_strm1_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="end_nblk_strm2_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_strm_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="blk_strm_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="blk_strm/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="nblk_strm_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="nblk_strm/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="nblk_strm1_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="nblk_strm1/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="nblk_strm2_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="nblk_strm2/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="end_nblk_strm_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="end_nblk_strm/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="end_nblk_strm1_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="end_nblk_strm1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="end_nblk_strm2_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="end_nblk_strm2/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="w_strm_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_strm/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_preProcessing_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="64" slack="0"/>
<pin id="101" dir="0" index="2" bw="64" slack="0"/>
<pin id="102" dir="0" index="3" bw="1" slack="0"/>
<pin id="103" dir="0" index="4" bw="512" slack="0"/>
<pin id="104" dir="0" index="5" bw="64" slack="0"/>
<pin id="105" dir="0" index="6" bw="1" slack="0"/>
<pin id="106" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln785/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_dup_strm_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="0" slack="0"/>
<pin id="113" dir="0" index="1" bw="64" slack="2"/>
<pin id="114" dir="0" index="2" bw="1" slack="2"/>
<pin id="115" dir="0" index="3" bw="64" slack="2"/>
<pin id="116" dir="0" index="4" bw="1" slack="2"/>
<pin id="117" dir="0" index="5" bw="64" slack="2"/>
<pin id="118" dir="0" index="6" bw="1" slack="2"/>
<pin id="119" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln789/3 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_generateMsgSchedule_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="0" slack="0"/>
<pin id="123" dir="0" index="1" bw="512" slack="4"/>
<pin id="124" dir="0" index="2" bw="64" slack="4"/>
<pin id="125" dir="0" index="3" bw="1" slack="4"/>
<pin id="126" dir="0" index="4" bw="32" slack="4"/>
<pin id="127" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln792/5 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_sha256Digest_256_s_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="0" slack="0"/>
<pin id="131" dir="0" index="1" bw="64" slack="6"/>
<pin id="132" dir="0" index="2" bw="1" slack="6"/>
<pin id="133" dir="0" index="3" bw="32" slack="6"/>
<pin id="134" dir="0" index="4" bw="256" slack="0"/>
<pin id="135" dir="0" index="5" bw="1" slack="0"/>
<pin id="136" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln796/7 "/>
</bind>
</comp>

<comp id="140" class="1005" name="blk_strm_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="512" slack="0"/>
<pin id="142" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opset="blk_strm "/>
</bind>
</comp>

<comp id="146" class="1005" name="nblk_strm_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="0"/>
<pin id="148" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="nblk_strm "/>
</bind>
</comp>

<comp id="152" class="1005" name="nblk_strm1_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="2"/>
<pin id="154" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="nblk_strm1 "/>
</bind>
</comp>

<comp id="158" class="1005" name="nblk_strm2_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="2"/>
<pin id="160" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="nblk_strm2 "/>
</bind>
</comp>

<comp id="164" class="1005" name="end_nblk_strm_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="end_nblk_strm "/>
</bind>
</comp>

<comp id="170" class="1005" name="end_nblk_strm1_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="2"/>
<pin id="172" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="end_nblk_strm1 "/>
</bind>
</comp>

<comp id="176" class="1005" name="end_nblk_strm2_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="2"/>
<pin id="178" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="end_nblk_strm2 "/>
</bind>
</comp>

<comp id="182" class="1005" name="w_strm_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="4"/>
<pin id="184" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="w_strm "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="10" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="10" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="10" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="10" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="107"><net_src comp="12" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="110"><net_src comp="4" pin="0"/><net_sink comp="98" pin=3"/></net>

<net id="120"><net_src comp="14" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="128"><net_src comp="16" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="137"><net_src comp="18" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="138"><net_src comp="6" pin="0"/><net_sink comp="129" pin=4"/></net>

<net id="139"><net_src comp="8" pin="0"/><net_sink comp="129" pin=5"/></net>

<net id="143"><net_src comp="66" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="98" pin=4"/></net>

<net id="145"><net_src comp="140" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="149"><net_src comp="70" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="98" pin=5"/></net>

<net id="151"><net_src comp="146" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="155"><net_src comp="74" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="111" pin=3"/></net>

<net id="157"><net_src comp="152" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="161"><net_src comp="78" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="111" pin=5"/></net>

<net id="163"><net_src comp="158" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="167"><net_src comp="82" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="98" pin=6"/></net>

<net id="169"><net_src comp="164" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="173"><net_src comp="86" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="111" pin=4"/></net>

<net id="175"><net_src comp="170" pin="1"/><net_sink comp="121" pin=3"/></net>

<net id="179"><net_src comp="90" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="111" pin=6"/></net>

<net id="181"><net_src comp="176" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="185"><net_src comp="94" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="121" pin=4"/></net>

<net id="187"><net_src comp="182" pin="1"/><net_sink comp="129" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: hash_strm | {7 8 }
	Port: end_hash_strm | {7 8 }
 - Input state : 
	Port: sha256_top<64, 256> : msg_strm | {1 2 }
	Port: sha256_top<64, 256> : len_strm | {1 2 }
	Port: sha256_top<64, 256> : end_len_strm | {1 2 }
  - Chain level:
	State 1
		call_ln785 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|          |     grp_preProcessing_fu_98    |  2.233  |   1804  |   676   |
|   call   |       grp_dup_strm_fu_111      |    0    |    3    |    0    |
|          | grp_generateMsgSchedule_fu_121 |    0    |   2319  |   490   |
|          |  grp_sha256Digest_256_s_fu_129 |  3.843  |   1265  |   1469  |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |  6.076  |   5391  |   2635  |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   blk_strm_reg_140   |   512  |
|end_nblk_strm1_reg_170|    1   |
|end_nblk_strm2_reg_176|    1   |
| end_nblk_strm_reg_164|    1   |
|  nblk_strm1_reg_152  |   64   |
|  nblk_strm2_reg_158  |   64   |
|   nblk_strm_reg_146  |   64   |
|    w_strm_reg_182    |   32   |
+----------------------+--------+
|         Total        |   739  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    6   |  5391  |  2635  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   739  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |  6130  |  2635  |
+-----------+--------+--------+--------+
