{
   "DESIGN_NAME": "BlockRAM_1KB",
   "VERILOG_FILES": [ "dir::./src/BlockRAM_1KB.v"],

   "RUN_LINTER": 0,
   "SYNTH_MAX_FANOUT": 5,
   "FP_SIZING": "absolute",
   "DIE_AREA": "0 0 570 471.23",

   "CLOCK_PERIOD": "40",
   "CLOCK_PORT": "clk",
   "RUN_CTS": 1,
   "CELL_PAD": 4,

   "SYNTH_USE_PG_PINS_DEFINES": "USE_POWER_PINS",
   "DESIGN_IS_CORE": 0,
   "FP_PDN_CORE_RING": 1,
   "FP_PDN_MULTILAYER": true,
   "GLB_RT_MAXLAYER": 5,

   "SYNTH_NO_FLAT": 1,
   "SYNTH_FLAT_TOP": 1,
   "SYNTH_READ_BLACKBOX_LIB": 1,

   "FP_IO_VLENGTH": 0.8,
   "FP_IO_HLENGTH": 0.8,
   "FP_IO_HTHICKNESS_MULT": 1,
   "FP_IO_VTHICKNESS_MULT": 1,
   "ROUTING_CORES": 12,
   "TOP_MARGIN_MULT": 2,
   "BOTTOM_MARGIN_MULT": 2,
   "FP_IO_MODE": 0,
   "FP_PIN_ORDER_CFG": ["dir::./pin_order.cfg"],
   "FP_PDN_MACRO_HOOKS": ["memory_cell  vccd1 vssd1 vccd1 vssd1"],

   "VDD_PINS": "vccd1",
   "GND_PINS": "vssd1",
   "FP_PDN_VOFFSET": 10,
   "FP_PDN_VPITCH": 20,
   "FP_PDN_HPITCH": 60,
   "FP_PDN_IRDROP": 1,
   "FP_PDN_CHECK_NODES": 0,
   "GRT_OBS": "li1 70 35 549 431, met1 70 35 549 431, met2 70 35 549 431, met3 70 35 549 431, met4 70 35 549 431, met5 0 0 570 471.23",
   "MACRO_PLACEMENT_CFG": [ "dir::./macros/placements/macro_placement.cfg"],

   "FP_PDN_ENABLE_GLOBAL_CONNECTIONS": 1,
   "VDD_NETS": [
           "vccd1"
       ],
       "GND_NETS": [
           "vssd1"
       ],

   "VERILOG_FILES_BLACKBOX": [ "dir::./macros/verilog/sky130_sram_1kbyte_1rw1r_32x256_8.v"],
   "EXTRA_LEFS": [ "dir::./macros/lef/sky130_sram_1kbyte_1rw1r_32x256_8.lef"],
   "EXTRA_GDS_FILES": [ "dir::./macros/gds/sky130_sram_1kbyte_1rw1r_32x256_8.gds"]
}
