// Seed: 154750931
module module_0 (
    output tri id_0,
    input supply1 id_1,
    output tri id_2,
    output uwire id_3,
    input uwire id_4,
    output wor id_5,
    output uwire id_6,
    output wor id_7,
    input tri1 id_8,
    input tri id_9,
    input wire id_10
);
  assign id_7 = id_4;
endmodule
module module_1 (
    output tri0 id_0,
    input tri0 id_1,
    output supply1 id_2
);
  wire id_4;
  assign id_0 = -1;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_0,
      id_2,
      id_1,
      id_0,
      id_2,
      id_0,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_10 = 0;
  assign id_0 = 1;
  assign id_0 = 1;
endmodule
