<?xml version="1.0" encoding="UTF-8"?>
<testsuites>
<testsuite timestamp="2024-07-20T15:09:59" hostname="SNPS-A1iGRuJX2K" package="FPV" id="0" name="prv" tests="16" errors="0" failures="0" time="2" skipped="12">
<properties>
<property name="os" value="Linux"/>
<property name="expect" value="PASS"/>
<property name="status" value="PASS"/>
</properties>
<testcase classname="prv" name="build execution" time="0">
</testcase>
<testcase classname="prv" name="Property COVER in full_adder at full_adder.sv:181.13-181.48" time="0" type="COVER" location="full_adder.sv:181.13-181.48" id="cov_carry_false">
<skipped />
</testcase>
<testcase classname="prv" name="Property COVER in full_adder at full_adder.sv:180.13-180.47" time="0" type="COVER" location="full_adder.sv:180.13-180.47" id="cov_carry_true">
<skipped />
</testcase>
<testcase classname="prv" name="Property COVER in full_adder at full_adder.sv:178.13-178.40" time="0" type="COVER" location="full_adder.sv:178.13-178.40" id="cov_sum_false">
<skipped />
</testcase>
<testcase classname="prv" name="Property COVER in full_adder at full_adder.sv:177.13-177.39" time="0" type="COVER" location="full_adder.sv:177.13-177.39" id="cov_sum_true">
<skipped />
</testcase>
<testcase classname="prv" name="Property COVER in full_adder at full_adder.sv:183.13-183.58" time="0" type="COVER" location="full_adder.sv:183.13-183.58" id="cover_input0">
<skipped />
</testcase>
<testcase classname="prv" name="Property COVER in full_adder at full_adder.sv:184.13-184.58" time="0" type="COVER" location="full_adder.sv:184.13-184.58" id="cover_input1">
<skipped />
</testcase>
<testcase classname="prv" name="Property COVER in full_adder at full_adder.sv:185.13-185.58" time="0" type="COVER" location="full_adder.sv:185.13-185.58" id="cover_input2">
<skipped />
</testcase>
<testcase classname="prv" name="Property COVER in full_adder at full_adder.sv:186.13-186.58" time="0" type="COVER" location="full_adder.sv:186.13-186.58" id="cover_input3">
<skipped />
</testcase>
<testcase classname="prv" name="Property COVER in full_adder at full_adder.sv:187.13-187.58" time="0" type="COVER" location="full_adder.sv:187.13-187.58" id="cover_input4">
<skipped />
</testcase>
<testcase classname="prv" name="Property COVER in full_adder at full_adder.sv:188.13-188.58" time="0" type="COVER" location="full_adder.sv:188.13-188.58" id="cover_input5">
<skipped />
</testcase>
<testcase classname="prv" name="Property COVER in full_adder at full_adder.sv:189.13-189.58" time="0" type="COVER" location="full_adder.sv:189.13-189.58" id="cover_input6">
<skipped />
</testcase>
<testcase classname="prv" name="Property COVER in full_adder at full_adder.sv:190.13-190.58" time="0" type="COVER" location="full_adder.sv:190.13-190.58" id="cover_input7">
<skipped />
</testcase>
<testcase classname="prv" name="Property ASSERT in full_adder at full_adder.sv:172.21-172.53" time="0" type="ASSERT" location="full_adder.sv:172.21-172.53" id="assert_carry">
</testcase>
<testcase classname="prv" name="Property ASSERT in full_adder at full_adder.sv:168.17-168.56" time="0" type="ASSERT" location="full_adder.sv:168.17-168.56" id="assert_carry_reset">
</testcase>
<testcase classname="prv" name="Property ASSERT in full_adder at full_adder.sv:171.21-171.51" time="0" type="ASSERT" location="full_adder.sv:171.21-171.51" id="assert_sum_">
</testcase>
<testcase classname="prv" name="Property ASSERT in full_adder at full_adder.sv:167.17-167.48" time="0" type="ASSERT" location="full_adder.sv:167.17-167.48" id="assert_sum_reset">
</testcase>
<system-out>SBY 15:09:55 [full_adder/FPV_cvr] Removing directory '/mnt/c/Users/renatoj/git_clones/hls_vercors/test_ll/full_adder/FPV_cvr'.
SBY 15:09:55 [full_adder/FPV_prv] Removing directory '/mnt/c/Users/renatoj/git_clones/hls_vercors/test_ll/full_adder/FPV_prv'.
SBY 15:09:55 [full_adder/FPV_prv] Copy '/mnt/c/Users/renatoj/git_clones/hls_vercors/test_ll/full_adder/full_adder.sv' to '/mnt/c/Users/renatoj/git_clones/hls_vercors/test_ll/full_adder/FPV_prv/src/full_adder.sv'.
SBY 15:09:55 [full_adder/FPV_prv] engine_0: smtbmc z3
SBY 15:09:56 [full_adder/FPV_prv] base: starting process &quot;cd full_adder/FPV_prv/src; yosys -ql ../model/design.log ../model/design.ys&quot;
SBY 15:09:56 [full_adder/FPV_prv] base: Warning: wire '\prc_half_adder_1_comb.s_nand' is assigned in a block at full_adder.sv:37.3-37.21.
SBY 15:09:56 [full_adder/FPV_prv] base: Warning: wire '\prc_half_adder_1_comb.s_or' is assigned in a block at full_adder.sv:38.3-38.16.
SBY 15:09:56 [full_adder/FPV_prv] base: Warning: wire '\prc_half_adder_2_comb.s_nand' is assigned in a block at full_adder.sv:64.3-64.25.
SBY 15:09:56 [full_adder/FPV_prv] base: Warning: wire '\prc_half_adder_2_comb.s_or' is assigned in a block at full_adder.sv:65.3-65.20.
SBY 15:09:56 [full_adder/FPV_prv] base: Warning: reg '\f_s1' is assigned in a continuous assignment at full_adder.sv:125.10-125.41.
SBY 15:09:56 [full_adder/FPV_prv] base: Warning: reg '\f_sum' is assigned in a continuous assignment at full_adder.sv:126.10-126.30.
SBY 15:09:56 [full_adder/FPV_prv] base: Warning: reg '\f_c1' is assigned in a continuous assignment at full_adder.sv:128.10-128.60.
SBY 15:09:56 [full_adder/FPV_prv] base: Warning: wire '\f_c3' is assigned in a block at full_adder.sv:140.5-140.17.
SBY 15:09:56 [full_adder/FPV_prv] base: Warning: wire '\f_c3' is assigned in a block at full_adder.sv:153.5-153.17.
SBY 15:09:56 [full_adder/FPV_prv] base: full_adder.sv:129: Warning: Identifier `\f_carry' is implicitly declared.
SBY 15:09:56 [full_adder/FPV_prv] base: full_adder.sv:129: Warning: Identifier `\f_c3' is implicitly declared.
SBY 15:09:56 [full_adder/FPV_prv] base: finished (returncode=0)
SBY 15:09:56 [full_adder/FPV_prv] prep: starting process &quot;cd full_adder/FPV_prv/model; yosys -ql design_prep.log design_prep.ys&quot;
SBY 15:09:57 [full_adder/FPV_prv] prep: finished (returncode=0)
SBY 15:09:57 [full_adder/FPV_prv] smt2: starting process &quot;cd full_adder/FPV_prv/model; yosys -ql design_smt2.log design_smt2.ys&quot;
SBY 15:09:57 [full_adder/FPV_prv] smt2: finished (returncode=0)
SBY 15:09:57 [full_adder/FPV_prv] engine_0.basecase: starting process &quot;cd full_adder/FPV_prv; yosys-smtbmc -s z3 --presat --noprogress -t 20  --append 0 --dump-vcd engine_0/trace.vcd --dump-yw engine_0/trace.yw --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2&quot;
SBY 15:09:57 [full_adder/FPV_prv] engine_0.induction: starting process &quot;cd full_adder/FPV_prv; yosys-smtbmc -s z3 --presat -i --noprogress -t 20  --append 0 --dump-vcd engine_0/trace_induct.vcd --dump-yw engine_0/trace_induct.yw --dump-vlogtb engine_0/trace_induct_tb.v --dump-smtc engine_0/trace_induct.smtc model/design_smt2.smt2&quot;
SBY 15:09:57 [full_adder/FPV_prv] engine_0.basecase: ##   0:00:00  Solver: z3
SBY 15:09:58 [full_adder/FPV_prv] engine_0.basecase: ##   0:00:00  Checking assumptions in step 0..
SBY 15:09:58 [full_adder/FPV_prv] engine_0.basecase: ##   0:00:00  Checking assertions in step 0..
SBY 15:09:58 [full_adder/FPV_prv] engine_0.basecase: ##   0:00:00  Checking assumptions in step 1..
SBY 15:09:58 [full_adder/FPV_prv] engine_0.basecase: ##   0:00:00  Checking assertions in step 1..
SBY 15:09:58 [full_adder/FPV_prv] engine_0.basecase: ##   0:00:00  Checking assumptions in step 2..
SBY 15:09:58 [full_adder/FPV_prv] engine_0.basecase: ##   0:00:00  Checking assertions in step 2..
SBY 15:09:58 [full_adder/FPV_prv] engine_0.basecase: ##   0:00:00  Checking assumptions in step 3..
SBY 15:09:58 [full_adder/FPV_prv] engine_0.basecase: ##   0:00:00  Checking assertions in step 3..
SBY 15:09:58 [full_adder/FPV_prv] engine_0.basecase: ##   0:00:00  Checking assumptions in step 4..
SBY 15:09:58 [full_adder/FPV_prv] engine_0.basecase: ##   0:00:00  Checking assertions in step 4..
SBY 15:09:58 [full_adder/FPV_prv] engine_0.basecase: ##   0:00:00  Checking assumptions in step 5..
SBY 15:09:58 [full_adder/FPV_prv] engine_0.basecase: ##   0:00:00  Checking assertions in step 5..
SBY 15:09:58 [full_adder/FPV_prv] engine_0.basecase: ##   0:00:00  Checking assumptions in step 6..
SBY 15:09:58 [full_adder/FPV_prv] engine_0.basecase: ##   0:00:00  Checking assertions in step 6..
SBY 15:09:58 [full_adder/FPV_prv] engine_0.basecase: ##   0:00:00  Checking assumptions in step 7..
SBY 15:09:58 [full_adder/FPV_prv] engine_0.basecase: ##   0:00:00  Checking assertions in step 7..
SBY 15:09:58 [full_adder/FPV_prv] engine_0.basecase: ##   0:00:00  Checking assumptions in step 8..
SBY 15:09:58 [full_adder/FPV_prv] engine_0.basecase: ##   0:00:00  Checking assertions in step 8..
SBY 15:09:58 [full_adder/FPV_prv] engine_0.basecase: ##   0:00:00  Checking assumptions in step 9..
SBY 15:09:58 [full_adder/FPV_prv] engine_0.basecase: ##   0:00:00  Checking assertions in step 9..
SBY 15:09:58 [full_adder/FPV_prv] engine_0.basecase: ##   0:00:00  Checking assumptions in step 10..
SBY 15:09:58 [full_adder/FPV_prv] engine_0.basecase: ##   0:00:00  Checking assertions in step 10..
SBY 15:09:58 [full_adder/FPV_prv] engine_0.basecase: ##   0:00:00  Checking assumptions in step 11..
SBY 15:09:58 [full_adder/FPV_prv] engine_0.basecase: ##   0:00:00  Checking assertions in step 11..
SBY 15:09:58 [full_adder/FPV_prv] engine_0.basecase: ##   0:00:00  Checking assumptions in step 12..
SBY 15:09:58 [full_adder/FPV_prv] engine_0.basecase: ##   0:00:00  Checking assertions in step 12..
SBY 15:09:58 [full_adder/FPV_prv] engine_0.basecase: ##   0:00:00  Checking assumptions in step 13..
SBY 15:09:58 [full_adder/FPV_prv] engine_0.basecase: ##   0:00:00  Checking assertions in step 13..
SBY 15:09:58 [full_adder/FPV_prv] engine_0.basecase: ##   0:00:00  Checking assumptions in step 14..
SBY 15:09:58 [full_adder/FPV_prv] engine_0.basecase: ##   0:00:00  Checking assertions in step 14..
SBY 15:09:58 [full_adder/FPV_prv] engine_0.basecase: ##   0:00:00  Checking assumptions in step 15..
SBY 15:09:58 [full_adder/FPV_prv] engine_0.basecase: ##   0:00:00  Checking assertions in step 15..
SBY 15:09:58 [full_adder/FPV_prv] engine_0.basecase: ##   0:00:00  Checking assumptions in step 16..
SBY 15:09:58 [full_adder/FPV_prv] engine_0.basecase: ##   0:00:00  Checking assertions in step 16..
SBY 15:09:58 [full_adder/FPV_prv] engine_0.basecase: ##   0:00:00  Checking assumptions in step 17..
SBY 15:09:58 [full_adder/FPV_prv] engine_0.basecase: ##   0:00:00  Checking assertions in step 17..
SBY 15:09:58 [full_adder/FPV_prv] engine_0.basecase: ##   0:00:00  Checking assumptions in step 18..
SBY 15:09:58 [full_adder/FPV_prv] engine_0.basecase: ##   0:00:00  Checking assertions in step 18..
SBY 15:09:58 [full_adder/FPV_prv] engine_0.basecase: ##   0:00:00  Checking assumptions in step 19..
SBY 15:09:58 [full_adder/FPV_prv] engine_0.basecase: ##   0:00:00  Checking assertions in step 19..
SBY 15:09:58 [full_adder/FPV_prv] engine_0.basecase: ##   0:00:00  Status: passed
SBY 15:09:58 [full_adder/FPV_prv] engine_0.basecase: finished (returncode=0)
SBY 15:09:58 [full_adder/FPV_prv] engine_0.basecase: Status returned by engine for basecase: pass
SBY 15:09:59 [full_adder/FPV_prv] engine_0.induction: ##   0:00:00  Solver: z3
SBY 15:09:59 [full_adder/FPV_prv] engine_0.induction: ##   0:00:00  Trying induction in step 20..
SBY 15:09:59 [full_adder/FPV_prv] engine_0.induction: ##   0:00:00  Trying induction in step 19..
SBY 15:09:59 [full_adder/FPV_prv] engine_0.induction: ##   0:00:00  Trying induction in step 18..
SBY 15:09:59 [full_adder/FPV_prv] engine_0.induction: ##   0:00:00  Trying induction in step 17..
SBY 15:09:59 [full_adder/FPV_prv] engine_0.induction: ##   0:00:00  Trying induction in step 16..
SBY 15:09:59 [full_adder/FPV_prv] engine_0.induction: ##   0:00:00  Temporal induction successful.
SBY 15:09:59 [full_adder/FPV_prv] engine_0.induction: ##   0:00:00  Status: passed
SBY 15:09:59 [full_adder/FPV_prv] engine_0.induction: finished (returncode=0)
SBY 15:09:59 [full_adder/FPV_prv] engine_0.induction: Status returned by engine for induction: pass
SBY 15:09:59 [full_adder/FPV_prv] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:03 (3)
SBY 15:09:59 [full_adder/FPV_prv] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)
SBY 15:09:59 [full_adder/FPV_prv] summary: engine_0 (smtbmc z3) returned pass for basecase
SBY 15:09:59 [full_adder/FPV_prv] summary: engine_0 (smtbmc z3) returned pass for induction
SBY 15:09:59 [full_adder/FPV_prv] summary: engine_0 did not produce any traces
SBY 15:09:59 [full_adder/FPV_prv] summary: successful proof by k-induction.
SBY 15:09:59 [full_adder/FPV_prv] DONE (PASS, rc=0)
</system-out>
<system-err>
</system-err>
</testsuite>
</testsuites>
