{"Source Block": ["hdl/library/axi_dmac/axi_dmac_regmap_request.v@86:96@HdlIdDef", "reg [1:0] up_transfer_id_eot = 2'b0;\nreg [3:0] up_transfer_done_bitmap = 4'b0;\n\nreg [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_DEST] up_dma_dest_address = 'h00;\nreg [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_SRC]  up_dma_src_address = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] up_dma_x_length = 'h00;\nreg up_dma_cyclic = DMA_CYCLIC ? 1'b1 : 1'b0;\nreg up_dma_last = 1'b1;\n\nassign request_dest_address = up_dma_dest_address;\nassign request_src_address = up_dma_src_address;\n"], "Clone Blocks": [["hdl/library/axi_dmac/axi_dmac_regmap_request.v@85:95", "reg [1:0] up_transfer_id = 2'b0;\nreg [1:0] up_transfer_id_eot = 2'b0;\nreg [3:0] up_transfer_done_bitmap = 4'b0;\n\nreg [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_DEST] up_dma_dest_address = 'h00;\nreg [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_SRC]  up_dma_src_address = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] up_dma_x_length = 'h00;\nreg up_dma_cyclic = DMA_CYCLIC ? 1'b1 : 1'b0;\nreg up_dma_last = 1'b1;\n\nassign request_dest_address = up_dma_dest_address;\n"], ["hdl/library/axi_dmac/axi_dmac_regmap_request.v@87:97", "reg [3:0] up_transfer_done_bitmap = 4'b0;\n\nreg [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_DEST] up_dma_dest_address = 'h00;\nreg [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_SRC]  up_dma_src_address = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] up_dma_x_length = 'h00;\nreg up_dma_cyclic = DMA_CYCLIC ? 1'b1 : 1'b0;\nreg up_dma_last = 1'b1;\n\nassign request_dest_address = up_dma_dest_address;\nassign request_src_address = up_dma_src_address;\nassign request_x_length = up_dma_x_length;\n"], ["hdl/library/axi_dmac/axi_dmac_regmap_request.v@84:94", "\nreg [1:0] up_transfer_id = 2'b0;\nreg [1:0] up_transfer_id_eot = 2'b0;\nreg [3:0] up_transfer_done_bitmap = 4'b0;\n\nreg [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_DEST] up_dma_dest_address = 'h00;\nreg [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_SRC]  up_dma_src_address = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] up_dma_x_length = 'h00;\nreg up_dma_cyclic = DMA_CYCLIC ? 1'b1 : 1'b0;\nreg up_dma_last = 1'b1;\n\n"], ["hdl/library/axi_dmac/axi_dmac_regmap_request.v@82:92", "reg up_dma_req_valid = 1'b0;\nwire up_dma_req_ready;\n\nreg [1:0] up_transfer_id = 2'b0;\nreg [1:0] up_transfer_id_eot = 2'b0;\nreg [3:0] up_transfer_done_bitmap = 4'b0;\n\nreg [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_DEST] up_dma_dest_address = 'h00;\nreg [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_SRC]  up_dma_src_address = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] up_dma_x_length = 'h00;\nreg up_dma_cyclic = DMA_CYCLIC ? 1'b1 : 1'b0;\n"], ["hdl/library/axi_dmac/axi_dmac_regmap_request.v@88:98", "\nreg [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_DEST] up_dma_dest_address = 'h00;\nreg [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_SRC]  up_dma_src_address = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] up_dma_x_length = 'h00;\nreg up_dma_cyclic = DMA_CYCLIC ? 1'b1 : 1'b0;\nreg up_dma_last = 1'b1;\n\nassign request_dest_address = up_dma_dest_address;\nassign request_src_address = up_dma_src_address;\nassign request_x_length = up_dma_x_length;\nassign request_sync_transfer_start = SYNC_TRANSFER_START ? 1'b1 : 1'b0;\n"], ["hdl/library/axi_dmac/axi_dmac_regmap_request.v@90:100", "reg [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_SRC]  up_dma_src_address = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] up_dma_x_length = 'h00;\nreg up_dma_cyclic = DMA_CYCLIC ? 1'b1 : 1'b0;\nreg up_dma_last = 1'b1;\n\nassign request_dest_address = up_dma_dest_address;\nassign request_src_address = up_dma_src_address;\nassign request_x_length = up_dma_x_length;\nassign request_sync_transfer_start = SYNC_TRANSFER_START ? 1'b1 : 1'b0;\nassign request_last = up_dma_last;\n\n"]], "Diff Content": {"Delete": [[91, "reg [DMA_LENGTH_WIDTH-1:0] up_dma_x_length = 'h00;\n"]], "Add": [[91, "reg [DMA_LENGTH_WIDTH-1:0] up_dma_x_length = {DMA_LENGTH_ALIGN{1'b1}};\n"]]}}