<InterfaceSummary>
<RtlPorts>
<name>inputs_V</name>
<CType>
<TypeName>ap_fixed 32 16 5 3 0</TypeName>
<TypeWidth>32</TypeWidth>
<PhysicalWidth>1824</PhysicalWidth>
</CType>
<CFractionWidth>16</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>layer8_out_0_V</name>
<CType>
<TypeName>ap_fixed 32 16 5 3 0</TypeName>
<TypeWidth>32</TypeWidth>
<PhysicalWidth>32</PhysicalWidth>
</CType>
<CFractionWidth>16</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>layer8_out_1_V</name>
<CType>
<TypeName>ap_fixed 32 16 5 3 0</TypeName>
<TypeWidth>32</TypeWidth>
<PhysicalWidth>32</PhysicalWidth>
</CType>
<CFractionWidth>16</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>layer8_out_2_V</name>
<CType>
<TypeName>ap_fixed 32 16 5 3 0</TypeName>
<TypeWidth>32</TypeWidth>
<PhysicalWidth>32</PhysicalWidth>
</CType>
<CFractionWidth>16</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
</InterfaceSummary>

