// Seed: 1297338416
module module_0 (
    output wand id_0,
    output tri1 id_1,
    input wand id_2,
    input tri id_3,
    input wire id_4,
    input wand id_5,
    input uwire id_6,
    output wor id_7,
    output tri0 id_8,
    input tri0 id_9,
    output supply0 id_10,
    output tri1 id_11,
    input wor id_12,
    input tri id_13,
    input wire id_14,
    input tri0 id_15,
    input uwire id_16,
    output wand id_17,
    input uwire id_18
);
  logic id_20;
  generate
    struct packed {logic id_21 = 1;} id_22 = id_5;
  endgenerate
  parameter id_23 = -1;
endmodule
module module_1 #(
    parameter id_0  = 32'd36,
    parameter id_10 = 32'd15,
    parameter id_13 = 32'd66,
    parameter id_6  = 32'd15
) (
    output tri _id_0,
    input tri id_1
    , id_5,
    input supply1 id_2,
    output supply0 id_3
);
  assign id_0 = id_5;
  tri1 [-1 : -1] _id_6, id_7;
  wire id_8;
  ;
  wire [-1 : id_6] id_9, _id_10;
  wire id_11;
  ;
  logic id_12;
  wor _id_13, id_14;
  assign id_14 = -1;
  parameter [id_13 : id_10] id_15 = 1;
  assign id_6 = id_15;
  wand id_16 = -1;
  wire [1 : 1] id_17;
  logic id_18;
  ;
  wire id_19, id_20, id_21, id_22, id_23, id_24;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_2,
      id_1,
      id_1,
      id_2,
      id_3,
      id_3,
      id_2,
      id_3,
      id_3,
      id_1,
      id_2,
      id_1,
      id_2,
      id_1,
      id_3,
      id_1
  );
  assign id_7 = 1;
  wire id_25;
  wire id_26;
  ;
  logic id_27;
  ;
  if (id_15) assign id_5 = 1;
  wire id_28[id_0 : 1];
endmodule
