<profile>
    <ReportVersion>
        <Version>2022.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>hdc_maxi</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.180</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>88094</Best-caseLatency>
            <Average-caseLatency>91921</Average-caseLatency>
            <Worst-caseLatency>181627</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.881 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.919 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>1.816 ms</Worst-caseRealTimeLatency>
            <Interval-min>88095</Interval-min>
            <Interval-max>181628</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <hdc_maxi_label0>
                <TripCount>
                    <range>
                        <min>1</min>
                        <max>2</max>
                    </range>
                </TripCount>
                <Latency>
                    <range>
                        <min>82081</min>
                        <max>175613</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>820810</min>
                        <max>1756130</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>82081</min>
                        <max>87781</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
                <VITIS_LOOP_46_6_VITIS_LOOP_48_7>
                    <TripCount>1900</TripCount>
                    <Latency>
                        <range>
                            <min>79800</min>
                            <max>85500</max>
                        </range>
                    </Latency>
                    <AbsoluteTimeLatency>
                        <range>
                            <min>798000</min>
                            <max>855000</max>
                        </range>
                    </AbsoluteTimeLatency>
                    <IterationLatency>
                        <range>
                            <min>42</min>
                            <max>45</max>
                        </range>
                    </IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_46_6_VITIS_LOOP_48_7>
            </hdc_maxi_label0>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>38</BRAM_18K>
            <DSP>2</DSP>
            <FF>35581</FF>
            <LUT>40555</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>hdc_maxi</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>hdc_maxi</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>hdc_maxi</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>test_data_TDATA</name>
            <Object>test_data_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>test_data_TVALID</name>
            <Object>test_data_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>test_data_TREADY</name>
            <Object>test_data_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>test_data_TDEST</name>
            <Object>test_data_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>test_data_TKEEP</name>
            <Object>test_data_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>test_data_TSTRB</name>
            <Object>test_data_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>test_data_TUSER</name>
            <Object>test_data_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>test_data_TLAST</name>
            <Object>test_data_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>test_data_TID</name>
            <Object>test_data_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>test_label_out_TDATA</name>
            <Object>test_label_out_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>test_label_out_TVALID</name>
            <Object>test_label_out_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>test_label_out_TREADY</name>
            <Object>test_label_out_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>test_label_out_TDEST</name>
            <Object>test_label_out_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>test_label_out_TKEEP</name>
            <Object>test_label_out_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>test_label_out_TSTRB</name>
            <Object>test_label_out_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>test_label_out_TUSER</name>
            <Object>test_label_out_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>test_label_out_TLAST</name>
            <Object>test_label_out_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>test_label_out_TID</name>
            <Object>test_label_out_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>IM_TDATA</name>
            <Object>IM_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>IM_TVALID</name>
            <Object>IM_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>IM_TREADY</name>
            <Object>IM_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>IM_TDEST</name>
            <Object>IM_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>IM_TKEEP</name>
            <Object>IM_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>IM_TSTRB</name>
            <Object>IM_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>IM_TUSER</name>
            <Object>IM_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>IM_TLAST</name>
            <Object>IM_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>IM_TID</name>
            <Object>IM_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>AM_out_TDATA</name>
            <Object>AM_out_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>AM_out_TVALID</name>
            <Object>AM_out_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>AM_out_TREADY</name>
            <Object>AM_out_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>AM_out_TDEST</name>
            <Object>AM_out_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>AM_out_TKEEP</name>
            <Object>AM_out_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>AM_out_TSTRB</name>
            <Object>AM_out_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>AM_out_TUSER</name>
            <Object>AM_out_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>AM_out_TLAST</name>
            <Object>AM_out_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>AM_out_TID</name>
            <Object>AM_out_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>hdc_maxi</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139</InstName>
                    <ModuleName>hdc_maxi_Pipeline_VITIS_LOOP_15_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1139</ID>
                    <BindInstances>add_ln15_fu_142_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3_fu_1159</InstName>
                    <ModuleName>hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1159</ID>
                    <BindInstances>add_ln21_1_fu_152_p2 add_ln21_fu_164_p2 mac_muladd_3ns_8ns_8ns_11_4_1_U12 mac_muladd_3ns_8ns_8ns_11_4_1_U12 add_ln22_fu_236_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178</InstName>
                    <ModuleName>hdc_maxi_Pipeline_VITIS_LOOP_40_5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1178</ID>
                    <BindInstances>add_ln40_fu_200_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203</InstName>
                    <ModuleName>hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1203</ID>
                    <BindInstances>add_ln68_1_fu_159_p2 add_ln68_fu_168_p2 mac_muladd_3ns_8ns_7ns_11_4_1_U42 mac_muladd_3ns_8ns_7ns_11_4_1_U42 dot_product_5_fu_340_p2 dot_product_6_fu_345_p2 add_ln70_fu_214_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210</InstName>
                    <ModuleName>hdc_maxi_Pipeline_VITIS_LOOP_51_8</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1210</ID>
                    <BindInstances>add_ln55_1_fu_153_p2 tmp_3_fu_350_p2 tmp_4_fu_355_p2 add_ln55_3_fu_196_p2 tmp_7_fu_367_p2 tmp_8_fu_372_p2 add_ln51_fu_202_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>AM_U ngram_U test_data_d_U d_2_fu_1242_p2 add_ln46_1_fu_1272_p2 add_ln46_fu_1278_p2 add_ln55_fu_1309_p2 sub_ln61_fu_1364_p2 add_ln48_fu_1400_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>hdc_maxi_Pipeline_VITIS_LOOP_15_1</Name>
            <Loops>
                <VITIS_LOOP_15_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.274</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1002</Best-caseLatency>
                    <Average-caseLatency>1002</Average-caseLatency>
                    <Worst-caseLatency>1002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.020 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.020 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.020 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_15_1>
                        <Name>VITIS_LOOP_15_1</Name>
                        <TripCount>1000</TripCount>
                        <Latency>1000</Latency>
                        <AbsoluteTimeLatency>10.000 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_15_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>32780</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>30</UTIL_FF>
                    <LUT>16714</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>31</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_142_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:15" URAM="0" VARIABLE="add_ln15"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3</Name>
            <Loops>
                <VITIS_LOOP_21_2_VITIS_LOOP_22_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.877</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5004</Best-caseLatency>
                    <Average-caseLatency>5004</Average-caseLatency>
                    <Worst-caseLatency>5004</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.040 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>50.040 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.040 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5004</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_21_2_VITIS_LOOP_22_3>
                        <Name>VITIS_LOOP_21_2_VITIS_LOOP_22_3</Name>
                        <TripCount>5000</TripCount>
                        <Latency>5002</Latency>
                        <AbsoluteTimeLatency>50.020 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_21_2_VITIS_LOOP_22_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>307</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>692</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_22_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_1_fu_152_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:21" URAM="0" VARIABLE="add_ln21_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_22_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_164_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_22_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_8ns_8ns_11_4_1_U12" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:24" URAM="0" VARIABLE="mul_ln24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_22_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_8ns_8ns_11_4_1_U12" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:24" URAM="0" VARIABLE="add_ln24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_22_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_236_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>hdc_maxi_Pipeline_VITIS_LOOP_40_5</Name>
            <Loops>
                <VITIS_LOOP_40_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.194</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>322</Best-caseLatency>
                    <Average-caseLatency>322</Average-caseLatency>
                    <Worst-caseLatency>322</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.220 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.220 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.220 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>322</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_40_5>
                        <Name>VITIS_LOOP_40_5</Name>
                        <TripCount>320</TripCount>
                        <Latency>320</Latency>
                        <AbsoluteTimeLatency>3.200 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_40_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>545</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2438</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_200_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:40" URAM="0" VARIABLE="add_ln40"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>hdc_maxi_Pipeline_VITIS_LOOP_51_8</Name>
            <Loops>
                <VITIS_LOOP_51_8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>37</Best-caseLatency>
                    <Average-caseLatency>37</Average-caseLatency>
                    <Worst-caseLatency>37</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.370 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.370 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.370 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>37</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_51_8>
                        <Name>VITIS_LOOP_51_8</Name>
                        <TripCount>32</TripCount>
                        <Latency>35</Latency>
                        <AbsoluteTimeLatency>0.350 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_51_8>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>751</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>17272</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>32</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_1_fu_153_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:55" URAM="0" VARIABLE="add_ln55_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_8" OPTYPE="add" PRAGMA="" RTLNAME="tmp_3_fu_350_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:55" URAM="0" VARIABLE="tmp_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_8" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_4_fu_355_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:56" URAM="0" VARIABLE="tmp_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_3_fu_196_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:55" URAM="0" VARIABLE="add_ln55_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_8" OPTYPE="add" PRAGMA="" RTLNAME="tmp_7_fu_367_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:55" URAM="0" VARIABLE="tmp_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_8" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_8_fu_372_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:56" URAM="0" VARIABLE="tmp_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_202_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:51" URAM="0" VARIABLE="add_ln51"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10</Name>
            <Loops>
                <VITIS_LOOP_68_9_VITIS_LOOP_70_10/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.180</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1907</Best-caseLatency>
                    <Average-caseLatency>1907</Average-caseLatency>
                    <Worst-caseLatency>1907</Worst-caseLatency>
                    <Best-caseRealTimeLatency>19.070 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>19.070 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>19.070 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1907</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_68_9_VITIS_LOOP_70_10>
                        <Name>VITIS_LOOP_68_9_VITIS_LOOP_70_10</Name>
                        <TripCount>1900</TripCount>
                        <Latency>1905</Latency>
                        <AbsoluteTimeLatency>19.050 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_68_9_VITIS_LOOP_70_10>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>698</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1452</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_9_VITIS_LOOP_70_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_1_fu_159_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:68" URAM="0" VARIABLE="add_ln68_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_9_VITIS_LOOP_70_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_168_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:68" URAM="0" VARIABLE="add_ln68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_68_9_VITIS_LOOP_70_10" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_8ns_7ns_11_4_1_U42" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:74" URAM="0" VARIABLE="mul_ln74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_68_9_VITIS_LOOP_70_10" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_8ns_7ns_11_4_1_U42" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:74" URAM="0" VARIABLE="add_ln74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_9_VITIS_LOOP_70_10" OPTYPE="add" PRAGMA="" RTLNAME="dot_product_5_fu_340_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:74" URAM="0" VARIABLE="dot_product_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_9_VITIS_LOOP_70_10" OPTYPE="sub" PRAGMA="" RTLNAME="dot_product_6_fu_345_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:75" URAM="0" VARIABLE="dot_product_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_9_VITIS_LOOP_70_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_214_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:70" URAM="0" VARIABLE="add_ln70"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>hdc_maxi</Name>
            <Loops>
                <hdc_maxi_label0>
                    <VITIS_LOOP_46_6_VITIS_LOOP_48_7/>
                </hdc_maxi_label0>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.180</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>88094</Best-caseLatency>
                    <Average-caseLatency>91921</Average-caseLatency>
                    <Worst-caseLatency>181627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.881 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.919 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.816 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>88095 ~ 181628</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <hdc_maxi_label0>
                        <Name>hdc_maxi_label0</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>2</max>
                            </range>
                        </TripCount>
                        <Latency>82081 ~ 175613</Latency>
                        <AbsoluteTimeLatency>0.821 ms ~ 1.756 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>82081</min>
                                <max>87781</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>82081 ~ 87781</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178</Instance>
                            <Instance>grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203</Instance>
                        </InstanceList>
                        <VITIS_LOOP_46_6_VITIS_LOOP_48_7>
                            <Name>VITIS_LOOP_46_6_VITIS_LOOP_48_7</Name>
                            <TripCount>1900</TripCount>
                            <Latency>79800 ~ 85500</Latency>
                            <AbsoluteTimeLatency>0.798 ms ~ 0.855 ms</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>42</min>
                                    <max>45</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>42 ~ 45</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210</Instance>
                            </InstanceList>
                        </VITIS_LOOP_46_6_VITIS_LOOP_48_7>
                    </hdc_maxi_label0>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>38</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>13</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>35581</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>33</UTIL_FF>
                    <LUT>40555</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>76</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="AM_U" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:20" URAM="0" VARIABLE="AM"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="ngram_U" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:33" URAM="0" VARIABLE="ngram"/>
                <BindNode BINDTYPE="storage" BRAM="29" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="test_data_d_U" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:39" URAM="0" VARIABLE="test_data_d"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="hdc_maxi_label0" OPTYPE="add" PRAGMA="" RTLNAME="d_2_fu_1242_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:31" URAM="0" VARIABLE="d_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_6_VITIS_LOOP_48_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_1_fu_1272_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:46" URAM="0" VARIABLE="add_ln46_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_6_VITIS_LOOP_48_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_1278_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:46" URAM="0" VARIABLE="add_ln46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_6_VITIS_LOOP_48_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_fu_1309_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:55" URAM="0" VARIABLE="add_ln55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_6_VITIS_LOOP_48_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln61_fu_1364_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:61" URAM="0" VARIABLE="sub_ln61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_6_VITIS_LOOP_48_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_1400_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:48" URAM="0" VARIABLE="add_ln48"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="all mul" latency="-1 mul" op="mul" precision="mul standard"/>
            <ENTRY impl="all add" latency="-1 add" op="add" precision="add standard"/>
            <ENTRY impl="all sub" latency="-1 sub" op="sub" precision="sub standard"/>
            <ENTRY impl="all fadd" latency="-1 fadd" op="fadd" precision="fadd standard"/>
            <ENTRY impl="all fsub" latency="-1 fsub" op="fsub" precision="fsub standard"/>
            <ENTRY impl="all fdiv" latency="-1 fdiv" op="fdiv" precision="fdiv standard"/>
            <ENTRY impl="all fexp" latency="-1 fexp" op="fexp" precision="fexp standard"/>
            <ENTRY impl="all flog" latency="-1 flog" op="flog" precision="flog standard"/>
            <ENTRY impl="all fmul" latency="-1 fmul" op="fmul" precision="fmul standard"/>
            <ENTRY impl="all frsqrt" latency="-1 frsqrt" op="frsqrt" precision="frsqrt standard"/>
            <ENTRY impl="all frecip" latency="-1 frecip" op="frecip" precision="frecip standard"/>
            <ENTRY impl="all fsqrt" latency="-1 fsqrt" op="fsqrt" precision="fsqrt standard"/>
            <ENTRY impl="all dadd" latency="-1 dadd" op="dadd" precision="dadd standard"/>
            <ENTRY impl="all dsub" latency="-1 dsub" op="dsub" precision="dsub standard"/>
            <ENTRY impl="all ddiv" latency="-1 ddiv" op="ddiv" precision="ddiv standard"/>
            <ENTRY impl="all dexp" latency="-1 dexp" op="dexp" precision="dexp standard"/>
            <ENTRY impl="all dlog" latency="-1 dlog" op="dlog" precision="dlog standard"/>
            <ENTRY impl="all dmul" latency="-1 dmul" op="dmul" precision="dmul standard"/>
            <ENTRY impl="all drsqrt" latency="-1 drsqrt" op="drsqrt" precision="drsqrt standard"/>
            <ENTRY impl="all drecip" latency="-1 drecip" op="drecip" precision="drecip standard"/>
            <ENTRY impl="all dsqrt" latency="-1 dsqrt" op="dsqrt" precision="dsqrt standard"/>
            <ENTRY impl="all hadd" latency="-1 hadd" op="hadd" precision="hadd standard"/>
            <ENTRY impl="all hsub" latency="-1 hsub" op="hsub" precision="hsub standard"/>
            <ENTRY impl="all hdiv" latency="-1 hdiv" op="hdiv" precision="hdiv standard"/>
            <ENTRY impl="all hmul" latency="-1 hmul" op="hmul" precision="hmul standard"/>
            <ENTRY impl="all hsqrt" latency="-1 hsqrt" op="hsqrt" precision="hsqrt standard"/>
            <ENTRY impl="all facc" latency="-1 facc" op="facc" precision="facc standard"/>
            <ENTRY impl="all fmacc" latency="-1 fmacc" op="fmacc" precision="fmacc standard"/>
            <ENTRY impl="all fmadd" latency="-1 fmadd" op="fmadd" precision="fmadd standard"/>
        </config_op>
        <config_storage>
            <ENTRY auto_srl_max_bits="1024 fifo" auto_srl_max_depth="2 fifo" impl="autosrl fifo" type="fifo"/>
        </config_storage>
        <config_export vivado_clock="10"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="test_data" index="0" direction="in" srcType="stream&lt;hls::axis&lt;ap_int&lt;32&gt;, 1, 1, 1&gt;, 0&gt;*" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="test_data" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="test_label_out" index="1" direction="out" srcType="stream&lt;hls::axis&lt;ap_int&lt;32&gt;, 1, 1, 1&gt;, 0&gt;*" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="test_label_out" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="IM" index="2" direction="in" srcType="stream&lt;hls::axis&lt;ap_int&lt;32&gt;, 1, 1, 1&gt;, 0&gt;*" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="IM" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="AM_out" index="3" direction="in" srcType="stream&lt;hls::axis&lt;ap_int&lt;32&gt;, 1, 1, 1&gt;, 0&gt;*" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="AM_out" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="4" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="R" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="R" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:test_data:test_label_out:IM:AM_out</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="test_data" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="32" portPrefix="test_data_">
            <ports>
                <port>test_data_TDATA</port>
                <port>test_data_TDEST</port>
                <port>test_data_TID</port>
                <port>test_data_TKEEP</port>
                <port>test_data_TLAST</port>
                <port>test_data_TREADY</port>
                <port>test_data_TSTRB</port>
                <port>test_data_TUSER</port>
                <port>test_data_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="test_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="test_label_out" type="axi4stream" busTypeName="axis" mode="master" dataWidth="32" portPrefix="test_label_out_">
            <ports>
                <port>test_label_out_TDATA</port>
                <port>test_label_out_TDEST</port>
                <port>test_label_out_TID</port>
                <port>test_label_out_TKEEP</port>
                <port>test_label_out_TLAST</port>
                <port>test_label_out_TREADY</port>
                <port>test_label_out_TSTRB</port>
                <port>test_label_out_TUSER</port>
                <port>test_label_out_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="test_label_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="IM" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="32" portPrefix="IM_">
            <ports>
                <port>IM_TDATA</port>
                <port>IM_TDEST</port>
                <port>IM_TID</port>
                <port>IM_TKEEP</port>
                <port>IM_TLAST</port>
                <port>IM_TREADY</port>
                <port>IM_TSTRB</port>
                <port>IM_TUSER</port>
                <port>IM_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="IM"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="AM_out" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="32" portPrefix="AM_out_">
            <ports>
                <port>AM_out_TDATA</port>
                <port>AM_out_TDEST</port>
                <port>AM_out_TID</port>
                <port>AM_out_TKEEP</port>
                <port>AM_out_TLAST</port>
                <port>AM_out_TREADY</port>
                <port>AM_out_TSTRB</port>
                <port>AM_out_TUSER</port>
                <port>AM_out_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="AM_out"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="3">Interface, Data Width, Address Width</keys>
                    <column name="s_axi_control">32, 4, , , , , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                </table>
            </item>
            <item name="AXIS">
                <table isCollapsed="0">
                    <keys size="11">Interface, Register Mode, TDATA, TDEST, TID, TKEEP, TLAST, TREADY, TSTRB, TUSER, TVALID</keys>
                    <column name="AM_out">both, 32, 1, 1, 4, 1, 1, 4, 1, 1, </column>
                    <column name="IM">both, 32, 1, 1, 4, 1, 1, 4, 1, 1, </column>
                    <column name="test_data">both, 32, 1, 1, 4, 1, 1, 4, 1, 1, </column>
                    <column name="test_label_out">both, 32, 1, 1, 4, 1, 1, 4, 1, 1, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="interrupt">interrupt, interrupt, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="test_data">in, stream&lt;hls::axis&lt;ap_int&lt;32&gt; 1 1 1&gt; 0&gt;*</column>
                    <column name="test_label_out">out, stream&lt;hls::axis&lt;ap_int&lt;32&gt; 1 1 1&gt; 0&gt;*</column>
                    <column name="IM">in, stream&lt;hls::axis&lt;ap_int&lt;32&gt; 1 1 1&gt; 0&gt;*</column>
                    <column name="AM_out">in, stream&lt;hls::axis&lt;ap_int&lt;32&gt; 1 1 1&gt; 0&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="test_data">test_data, interface, , </column>
                    <column name="test_label_out">test_label_out, interface, , </column>
                    <column name="IM">IM, interface, , </column>
                    <column name="AM_out">AM_out, interface, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="AAHLS_Final_Project_deploy/HDC.cpp:8" status="valid" parentFunction="hdc_maxi" variable="test_data" isDirective="0" options="axis register both port=test_data"/>
        <Pragma type="interface" location="AAHLS_Final_Project_deploy/HDC.cpp:9" status="valid" parentFunction="hdc_maxi" variable="test_label_out" isDirective="0" options="axis register both port=test_label_out"/>
        <Pragma type="interface" location="AAHLS_Final_Project_deploy/HDC.cpp:10" status="valid" parentFunction="hdc_maxi" variable="IM" isDirective="0" options="axis register both port=IM"/>
        <Pragma type="interface" location="AAHLS_Final_Project_deploy/HDC.cpp:11" status="valid" parentFunction="hdc_maxi" variable="AM_out" isDirective="0" options="axis register both port=AM_out"/>
        <Pragma type="interface" location="AAHLS_Final_Project_deploy/HDC.cpp:12" status="valid" parentFunction="hdc_maxi" variable="return" isDirective="0" options="s_axilite port=return"/>
        <Pragma type="unroll" location="AAHLS_Final_Project_deploy/HDC.cpp:35" status="valid" parentFunction="hdc_maxi" variable="" isDirective="0" options="factor=380"/>
        <Pragma type="unroll" location="AAHLS_Final_Project_deploy/HDC.cpp:52" status="valid" parentFunction="hdc_maxi" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="dependence" location="AAHLS_Final_Project_deploy/HDC.cpp:59" status="valid" parentFunction="hdc_maxi" variable="ngram" isDirective="0" options="variable=ngram type=inter direction=RAW false"/>
        <Pragma type="array_reshape" location="AAHLS_Final_Project_deploy/solution1/directives.tcl:10" status="valid" parentFunction="hdc_maxi" variable="AM" isDirective="1" options="variable=AM cyclic factor=4 dim=2"/>
        <Pragma type="array_reshape" location="AAHLS_Final_Project_deploy/solution1/directives.tcl:7" status="valid" parentFunction="hdc_maxi" variable="new_IM" isDirective="1" options="variable=new_IM cyclic factor=256 dim=1"/>
        <Pragma type="array_reshape" location="AAHLS_Final_Project_deploy/solution1/directives.tcl:9" status="valid" parentFunction="hdc_maxi" variable="ngram" isDirective="1" options="variable=ngram cyclic factor=4 dim=1"/>
        <Pragma type="array_reshape" location="AAHLS_Final_Project_deploy/solution1/directives.tcl:8" status="valid" parentFunction="hdc_maxi" variable="test_data_d" isDirective="1" options="variable=test_data_d cyclic factor=16 dim=1"/>
    </PragmaReport>
</profile>

