
*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19112
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1017.258 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (1#1) [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_2' [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/edge_detector_2.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_2' (2#1) [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/edge_detector_2.v:12]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_3' [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/button_conditioner_3.v:13]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_9' [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/pipeline_9.v:11]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_9' (3#1) [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/pipeline_9.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_3' (4#1) [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/button_conditioner_3.v:13]
INFO: [Synth 8-6157] synthesizing module 'fsm_module_4' [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/fsm_module_4.v:7]
	Parameter INIT_stateList bound to: 5'b00000 
	Parameter START_stateList bound to: 5'b00001 
	Parameter L1_stateList bound to: 5'b00010 
	Parameter L2_stateList bound to: 5'b00011 
	Parameter L3_stateList bound to: 5'b00100 
	Parameter L4_stateList bound to: 5'b00101 
	Parameter L5_stateList bound to: 5'b00110 
	Parameter L6_stateList bound to: 5'b00111 
	Parameter L7_stateList bound to: 5'b01000 
	Parameter L8_stateList bound to: 5'b01001 
	Parameter L9_stateList bound to: 5'b01010 
	Parameter L10_stateList bound to: 5'b01011 
	Parameter GENSEQ_stateList bound to: 5'b01100 
	Parameter WAIT_stateList bound to: 5'b01101 
	Parameter DISPLAYSEQ_stateList bound to: 5'b01110 
	Parameter SAVE_stateList bound to: 5'b01111 
	Parameter IDLE_stateList bound to: 5'b10000 
	Parameter CHECK_stateList bound to: 5'b10001 
	Parameter WIN_stateList bound to: 5'b10010 
	Parameter LOSE_stateList bound to: 5'b10011 
	Parameter GAMEOVER_stateList bound to: 5'b10100 
	Parameter PAUSE_stateList bound to: 5'b10101 
	Parameter B1_stateList bound to: 5'b10110 
	Parameter B2_stateList bound to: 5'b10111 
	Parameter B3_stateList bound to: 5'b11000 
	Parameter B4_stateList bound to: 5'b11001 
	Parameter FANFARE1_stateList bound to: 5'b11010 
	Parameter FANFARE2_stateList bound to: 5'b11011 
	Parameter FANFARE3_stateList bound to: 5'b11100 
	Parameter FANFARE_WAIT1_stateList bound to: 5'b11101 
	Parameter FANFARE_WAIT2_stateList bound to: 5'b11110 
	Parameter FANFARE_WAIT3_stateList bound to: 5'b11111 
INFO: [Synth 8-6157] synthesizing module 'alu_10' [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/alu_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'sixteen_bit_adder_16' [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/sixteen_bit_adder_16.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/sixteen_bit_adder_16.v:27]
INFO: [Synth 8-6155] done synthesizing module 'sixteen_bit_adder_16' (5#1) [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/sixteen_bit_adder_16.v:7]
INFO: [Synth 8-6157] synthesizing module 'sixteen_boolean_17' [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/sixteen_boolean_17.v:7]
INFO: [Synth 8-6155] done synthesizing module 'sixteen_boolean_17' (6#1) [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/sixteen_boolean_17.v:7]
INFO: [Synth 8-6157] synthesizing module 'comparator_18' [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/comparator_18.v:7]
INFO: [Synth 8-6155] done synthesizing module 'comparator_18' (7#1) [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/comparator_18.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_19' [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/shifter_19.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shifter_19' (8#1) [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/shifter_19.v:7]
INFO: [Synth 8-6157] synthesizing module 'multiplier_20' [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/multiplier_20.v:7]
INFO: [Synth 8-6155] done synthesizing module 'multiplier_20' (9#1) [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/multiplier_20.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alu_10' (10#1) [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/alu_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'timer_11' [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/timer_11.v:7]
	Parameter INIT_timerState bound to: 2'b00 
	Parameter IDLE_timerState bound to: 2'b01 
	Parameter COUNT_timerState bound to: 2'b10 
	Parameter END_timerState bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'timer_11' (11#1) [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/timer_11.v:7]
INFO: [Synth 8-6157] synthesizing module 'pn_gen_12' [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/pn_gen_12.v:11]
	Parameter SEED bound to: 128'b10000100001100100011001101010010001110100110000100111001011001100100001000111011011000100010010101100010010110010010110001100010 
INFO: [Synth 8-6155] done synthesizing module 'pn_gen_12' (12#1) [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/pn_gen_12.v:11]
INFO: [Synth 8-6157] synthesizing module 'counter_6' [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/counter_6.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b11001 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 26'b01111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_6' (13#1) [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/counter_6.v:14]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/fsm_module_4.v:278]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/fsm_module_4.v:293]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/fsm_module_4.v:308]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/fsm_module_4.v:323]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/fsm_module_4.v:338]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/fsm_module_4.v:353]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/fsm_module_4.v:368]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/fsm_module_4.v:383]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/fsm_module_4.v:398]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/fsm_module_4.v:413]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/fsm_module_4.v:428]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/fsm_module_4.v:443]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/fsm_module_4.v:841]
INFO: [Synth 8-6155] done synthesizing module 'fsm_module_4' (14#1) [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/fsm_module_4.v:7]
INFO: [Synth 8-6157] synthesizing module 'counter_5' [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/counter_5.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b11010 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 27'b011111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_5' (15#1) [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/counter_5.v:14]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg_7' [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/multi_seven_seg_7.v:12]
	Parameter DIGITS bound to: 3'b100 
	Parameter DIV bound to: 5'b10000 
	Parameter DIGIT_BITS bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'counter_13' [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/counter_13.v:14]
	Parameter SIZE bound to: 2'b10 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 4'b0011 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 20'b00111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_13' (16#1) [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/counter_13.v:14]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_14' [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/seven_seg_14.v:7]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_14' (17#1) [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/seven_seg_14.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_15' [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/decoder_15.v:11]
	Parameter WIDTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'decoder_15' (18#1) [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/decoder_15.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg_7' (19#1) [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/multi_seven_seg_7.v:12]
INFO: [Synth 8-6157] synthesizing module 'score_display_8' [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/score_display_8.v:7]
INFO: [Synth 8-6155] done synthesizing module 'score_display_8' (20#1) [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/score_display_8.v:7]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (21#1) [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1017.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1017.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1017.258 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1017.258 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/constraint/custom_au.xdc]
Finished Parsing XDC File [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/constraint/custom_au.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/constraint/custom_au.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/constraint/custom.xdc]
Finished Parsing XDC File [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/constraint/custom.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/constraint/custom.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1017.258 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1017.258 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1017.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1017.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1017.258 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_timerState_q_reg' in module 'timer_11'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         INIT_timerState |                             0001 |                               00
        COUNT_timerState |                             0010 |                               10
         IDLE_timerState |                             0100 |                               01
          END_timerState |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_timerState_q_reg' using encoding 'one-hot' in module 'timer_11'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1017.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 2     
	   3 Input   16 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 5     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   4 Input     32 Bit         XORs := 1     
	   2 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 10    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 10    
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 31    
	   4 Input   16 Bit        Muxes := 3     
	   6 Input   16 Bit        Muxes := 1     
	  14 Input   16 Bit        Muxes := 4     
	   5 Input   16 Bit        Muxes := 7     
	  32 Input   16 Bit        Muxes := 7     
	  32 Input    6 Bit        Muxes := 1     
	  16 Input    5 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 1     
	  12 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 18    
	  14 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 7     
	  32 Input    4 Bit        Muxes := 4     
	   5 Input    4 Bit        Muxes := 3     
	  14 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 11    
	  11 Input    3 Bit        Muxes := 1     
	  32 Input    3 Bit        Muxes := 2     
	  14 Input    2 Bit        Muxes := 2     
	  11 Input    2 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 5     
	  14 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 45    
	   5 Input    1 Bit        Muxes := 7     
	  32 Input    1 Bit        Muxes := 14    
	  11 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mult/out0, operation Mode is: A*B.
DSP Report: operator mult/out0 is absorbed into DSP mult/out0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 1017.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+-------------+------------+---------------+----------------+
|Module Name  | RTL Object | Depth x Width | Implemented As | 
+-------------+------------+---------------+----------------+
|fsm_module_4 | stateCheck | 32x5          | LUT            | 
|fsm_module_4 | stateCheck | 32x5          | LUT            | 
+-------------+------------+---------------+----------------+


DSP: Preliminary Mapping	Report (see note below)
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multiplier_20 | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 1017.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 1042.863 ; gain = 25.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 1052.898 ; gain = 35.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 1052.898 ; gain = 35.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 1052.898 ; gain = 35.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 1052.898 ; gain = 35.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 1052.898 ; gain = 35.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 1052.898 ; gain = 35.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 1052.898 ; gain = 35.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    75|
|3     |LUT1   |    24|
|4     |LUT2   |    62|
|5     |LUT3   |    45|
|6     |LUT4   |   120|
|7     |LUT5   |   125|
|8     |LUT6   |   229|
|9     |MUXF7  |     1|
|10    |FDRE   |   491|
|11    |FDSE   |    51|
|12    |IBUF   |     9|
|13    |OBUF   |    79|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 1052.898 ; gain = 35.641
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:45 ; elapsed = 00:00:59 . Memory (MB): peak = 1052.898 ; gain = 35.641
Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 1052.898 ; gain = 35.641
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1055.812 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 76 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1055.812 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
74 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:06 ; elapsed = 00:01:12 . Memory (MB): peak = 1055.812 ; gain = 56.660
INFO: [Common 17-1381] The checkpoint 'C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 18 21:37:00 2022...
