{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1703643521454 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703643521464 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 27 10:18:41 2023 " "Processing started: Wed Dec 27 10:18:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703643521464 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703643521464 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off display_ctl -c display_ctl " "Command: quartus_map --read_settings_files=on --write_settings_files=off display_ctl -c display_ctl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703643521464 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1703643521820 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1703643521820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/uart_bus/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file source/uart_bus/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "source/Uart_Bus/uart_tx.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab5_display_ctl/source/Uart_Bus/uart_tx.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703643531156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703643531156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/uart_bus/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file source/uart_bus/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "source/Uart_Bus/uart_rx.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab5_display_ctl/source/Uart_Bus/uart_rx.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703643531158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703643531158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/uart_bus/uart_bus.v 1 1 " "Found 1 design units, including 1 entities, in source file source/uart_bus/uart_bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_bus " "Found entity 1: uart_bus" {  } { { "source/Uart_Bus/uart_bus.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab5_display_ctl/source/Uart_Bus/uart_bus.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703643531166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703643531166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/uart_bus/baud.v 1 1 " "Found 1 design units, including 1 entities, in source file source/uart_bus/baud.v" { { "Info" "ISGN_ENTITY_NAME" "1 baud " "Found entity 1: baud" {  } { { "source/Uart_Bus/baud.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab5_display_ctl/source/Uart_Bus/baud.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703643531171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703643531171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/segment_scan.v 1 1 " "Found 1 design units, including 1 entities, in source file source/segment_scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment_scan " "Found entity 1: segment_scan" {  } { { "source/segment_scan.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab5_display_ctl/source/segment_scan.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703643531177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703643531177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/display_ctl.v 1 1 " "Found 1 design units, including 1 entities, in source file source/display_ctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_ctl " "Found entity 1: display_ctl" {  } { { "source/display_ctl.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab5_display_ctl/source/display_ctl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703643531186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703643531186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file source/decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab5_display_ctl/source/decoder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703643531190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703643531190 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "display_ctl " "Elaborating entity \"display_ctl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1703643531248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_bus uart_bus:u1 " "Elaborating entity \"uart_bus\" for hierarchy \"uart_bus:u1\"" {  } { { "source/display_ctl.v" "u1" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab5_display_ctl/source/display_ctl.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643531257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud uart_bus:u1\|baud:baud_rx " "Elaborating entity \"baud\" for hierarchy \"uart_bus:u1\|baud:baud_rx\"" {  } { { "source/Uart_Bus/uart_bus.v" "baud_rx" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab5_display_ctl/source/Uart_Bus/uart_bus.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643531257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_bus:u1\|uart_rx:uart_rx_uut " "Elaborating entity \"uart_rx\" for hierarchy \"uart_bus:u1\|uart_rx:uart_rx_uut\"" {  } { { "source/Uart_Bus/uart_bus.v" "uart_rx_uut" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab5_display_ctl/source/Uart_Bus/uart_bus.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643531269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:u2 " "Elaborating entity \"decoder\" for hierarchy \"decoder:u2\"" {  } { { "source/display_ctl.v" "u2" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab5_display_ctl/source/display_ctl.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643531270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_scan segment_scan:u3 " "Elaborating entity \"segment_scan\" for hierarchy \"segment_scan:u3\"" {  } { { "source/display_ctl.v" "u3" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab5_display_ctl/source/display_ctl.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643531270 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1703643532062 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1703643532596 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1703643532776 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643532776 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "251 " "Implemented 251 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1703643532858 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1703643532858 ""} { "Info" "ICUT_CUT_TM_LCELLS" "245 " "Implemented 245 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1703643532858 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1703643532858 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703643532878 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 27 10:18:52 2023 " "Processing ended: Wed Dec 27 10:18:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703643532878 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703643532878 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703643532878 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1703643532878 ""}
