#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Mon Feb  3 20:36:44 2020
# Process ID: 8444
# Current directory: E:/FPGA/ejercicios/EF31/UART_TB
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14340 E:\FPGA\ejercicios\EF31\UART_TB\UART_TB.xpr
# Log file: E:/FPGA/ejercicios/EF31/UART_TB/vivado.log
# Journal file: E:/FPGA/ejercicios/EF31/UART_TB\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.xpr
INFO: [Project 1-313] Project file moved from 'D:/FPGA/ejercicios/EF31/UART_TB' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 772.430 ; gain = 57.535
update_compile_order -fileset sources_1
WARNING: [Common 17-9] Error reading message records.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Feb  3 21:30:27 2020...
] File 'E:/FPGA/ejercicios/EF31/SRC/UART_RX.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'E:/FPGA/ejercicios/EF31/SRC/UART_TX.vhd' cannot be added to the project because it already exists in the project, skipping this file
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.runs/synth_1

reset_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 797.035 ; gain = 0.000
launch_runs synth_1 -jobs 4
[Mon Feb  3 21:27:11 2020] Launched synth_1...
Run output will be captured here: E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 797.035 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.srcs/sources_1/ip/clk_wiz/clk_wiz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.srcs/sources_1/ip/clk_wiz/clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj TOP_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGA/ejercicios/EF31/SRC/UART_RX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGA/ejercicios/EF31/SRC/UART_TX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UART_TX
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGA/ejercicios/EF31/SRC/TOP.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TOP
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 804.957 ; gain = 3.758
INFO: [USF-XSim-69] 'compile' step finished in '21' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b21b8eb39f8540669919aea37d5f7544 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TOP_behav xil_defaultlib.TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_clk_wiz
Compiling module xil_defaultlib.clk_wiz
Compiling architecture arch of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture rtl of entity xil_defaultlib.UART_TX [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.top
Built simulation snapshot TOP_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 804.957 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '29' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TOP_behav -key {Behavioral:sim_1:Functional:TOP} -tclbatch {TOP.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source TOP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 830.547 ; gain = 25.293
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TOP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:01:13 . Memory (MB): peak = 830.547 ; gain = 33.512
cd E:/FPGA/ejercicios/EF31/SRC/
source sim.tcl
# restart
INFO: [Simtcl 6-17] Simulation restarted
# add_wave {/TOP/CLK}
# add_wave {/TOP/MCLK}
# add_wave {/TOP/GRST}
# add_wave {/TOP/TX/CLK}
# add_wave {/TOP/TX/RESET}
# add_wave {/TOP/TX/S_TICK}
# add_wave {/TOP/TX/DIN}
# add_wave {/TOP/TX/TX_START}
# add_wave {/TOP/TX/TX}
# add_wave {/TOP/TX/TX_DONE_TICK}
# add_wave {/TOP/TX/state_reg}
# add_force {/TOP/CLK} -radix bin {0 0ns} {1 5ns} -repeat_every 10ns
# run 10ns
# add_force {/TOP/TX/DIN} -radix hex {5A 0ns} {1C 70ns} {88 140ns} {34 210ns} {00 280ns}
# run 300ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 836.523 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.srcs/sources_1/ip/clk_wiz/clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz
"xvhdl --incr --relax -prj TOP_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGA/ejercicios/EF31/SRC/TOP.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TOP
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 836.523 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '16' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b21b8eb39f8540669919aea37d5f7544 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TOP_behav xil_defaultlib.TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_clk_wiz
Compiling module xil_defaultlib.clk_wiz
Compiling architecture arch of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture rtl of entity xil_defaultlib.UART_TX [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.top
Built simulation snapshot TOP_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 836.523 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TOP_behav -key {Behavioral:sim_1:Functional:TOP} -tclbatch {TOP.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source TOP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 836.523 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TOP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:46 . Memory (MB): peak = 836.523 ; gain = 0.000
source sim.tcl
# restart
INFO: [Simtcl 6-17] Simulation restarted
# add_wave {/TOP/CLK}
# add_wave {/TOP/MCLK}
# add_wave {/TOP/GRST}
# add_wave {/TOP/LOCKED}
# add_wave {/TOP/TX/RESET}
# add_wave {/TOP/TX/S_TICK}
# add_wave {/TOP/TX/DIN}
# add_wave {/TOP/TX/TX_START}
# add_wave {/TOP/TX/TX}
# add_wave {/TOP/TX/TX_DONE_TICK}
# add_wave {/TOP/TX/state_reg}
# add_force {/TOP/CLK} -radix bin {0 0ns} {1 5ns} -repeat_every 10ns
# run 10ns
# add_force {/TOP/TX/DIN} -radix hex {5A 0ns} {1C 70ns} {88 140ns} {34 210ns} {00 280ns}
# run 300ns
set_property -dict [list CONFIG.CLKOUT1_USED {true} CONFIG.MMCM_DIVCLK_DIVIDE {1}] [get_ips clk_wiz]
source sim.tcl
# restart
INFO: [Simtcl 6-17] Simulation restarted
# add_wave {/TOP/CLK}
# add_wave {/TOP/MCLK}
# add_wave {/TOP/GRST}
# add_wave {/TOP/LOCKED}
# add_wave {/TOP/TX/RESET}
# add_wave {/TOP/TX/S_TICK}
# add_wave {/TOP/TX/DIN}
# add_wave {/TOP/TX/TX_START}
# add_wave {/TOP/TX/TX}
# add_wave {/TOP/TX/TX_DONE_TICK}
# add_wave {/TOP/TX/state_reg}
# add_force {/TOP/CLK} -radix bin {0 0ns} {1 5ns} -repeat_every 10ns
# run 10ns
# add_force {/TOP/TX/DIN} -radix hex {5A 0ns} {1C 70ns} {88 140ns} {34 210ns} {00 280ns}
# run 300ns
export_ip_user_files -of_objects  [get_files E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.srcs/sources_1/ip/clk_wiz/clk_wiz.xci] -no_script -reset -force -quiet
remove_files  -fileset clk_wiz E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.srcs/sources_1/ip/clk_wiz/clk_wiz.xci
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.runs/clk_wiz_synth_1

INFO: [Project 1-386] Moving file 'E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.srcs/sources_1/ip/clk_wiz/clk_wiz.xci' from fileset 'clk_wiz' to fileset 'sources_1'.
delete_ip_run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1015.449 ; gain = 0.000
remove_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1015.449 ; gain = 0.000
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz -dir e:/FPGA/ejercicios/EF31/UART_TB/UART_TB.srcs/sources_1/ip
create_ip: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1024.191 ; gain = 0.000
set_property -dict [list CONFIG.Component_Name {clk_wiz} CONFIG.CLKOUT2_USED {false} CONFIG.PRIMARY_PORT {clk_in} CONFIG.CLK_OUT1_PORT {clk_out} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT0_DIVIDE_F {20.000} CONFIG.MMCM_CLKOUT1_DIVIDE {1} CONFIG.NUM_OUT_CLKS {1} CONFIG.CLKOUT1_JITTER {151.636} CONFIG.CLKOUT2_JITTER {130.958} CONFIG.CLKOUT2_PHASE_ERROR {98.575}] [get_ips clk_wiz]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'clk_wiz' to 'clk_wiz' is not allowed and is ignored.
generate_target {instantiation_template} [get_files e:/FPGA/ejercicios/EF31/UART_TB/UART_TB.srcs/sources_1/ip/clk_wiz_1/clk_wiz.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz'...
update_compile_order -fileset sources_1
generate_target all [get_files  e:/FPGA/ejercicios/EF31/UART_TB/UART_TB.srcs/sources_1/ip/clk_wiz_1/clk_wiz.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz'...
generate_target: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1029.527 ; gain = 0.281
catch { config_ip_cache -export [get_ips -all clk_wiz] }
export_ip_user_files -of_objects [get_files e:/FPGA/ejercicios/EF31/UART_TB/UART_TB.srcs/sources_1/ip/clk_wiz_1/clk_wiz.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/FPGA/ejercicios/EF31/UART_TB/UART_TB.srcs/sources_1/ip/clk_wiz_1/clk_wiz.xci]
create_ip_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1029.609 ; gain = 0.008
launch_runs -jobs 4 clk_wiz_synth_1
[Mon Feb  3 21:43:51 2020] Launched clk_wiz_synth_1...
Run output will be captured here: E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.runs/clk_wiz_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1033.672 ; gain = 4.063
export_simulation -of_objects [get_files e:/FPGA/ejercicios/EF31/UART_TB/UART_TB.srcs/sources_1/ip/clk_wiz_1/clk_wiz.xci] -directory E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.ip_user_files -ipstatic_source_dir E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.cache/compile_simlib/modelsim} {questa=E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.cache/compile_simlib/questa} {riviera=E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.cache/compile_simlib/riviera} {activehdl=E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
add_files -norecurse E:/FPGA/ejercicios/EF31/SRC/BAUDGENERATOR.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1038.691 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.srcs/sources_1/ip/clk_wiz_1/clk_wiz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.srcs/sources_1/ip/clk_wiz_1/clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz
"xvhdl --incr --relax -prj TOP_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGA/ejercicios/EF31/SRC/BAUDGENERATOR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BAUDGENERATOR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGA/ejercicios/EF31/SRC/TOP.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TOP
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 1038.691 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '21' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b21b8eb39f8540669919aea37d5f7544 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TOP_behav xil_defaultlib.TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_clk_wiz
Compiling module xil_defaultlib.clk_wiz
Compiling architecture rtl of entity xil_defaultlib.BAUDGENERATOR [baudgenerator_default]
Compiling architecture arch of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture rtl of entity xil_defaultlib.UART_TX [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.top
Built simulation snapshot TOP_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:33 . Memory (MB): peak = 1038.691 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '33' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TOP_behav -key {Behavioral:sim_1:Functional:TOP} -tclbatch {TOP.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source TOP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TOP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:01:14 . Memory (MB): peak = 1038.691 ; gain = 0.000
source sim.tcl
# restart
INFO: [Simtcl 6-17] Simulation restarted
# add_wave {/TOP/CLK}
# add_wave {/TOP/MCLK}
# add_wave {/TOP/GRST}
# add_wave {/TOP/LOCKED}
# add_wave {/TOP/TX/RESET}
# add_wave {/TOP/TX/S_TICK}
# add_wave {/TOP/TX/DIN}
# add_wave {/TOP/TX/TX_START}
# add_wave {/TOP/TX/TX}
# add_wave {/TOP/TX/TX_DONE_TICK}
# add_wave {/TOP/TX/state_reg}
# add_force {/TOP/CLK} -radix bin {0 0ns} {1 5ns} -repeat_every 10ns
# run 10ns
# add_force {/TOP/TX/DIN} -radix hex {5A 0ns} {1C 70ns} {88 140ns} {34 210ns} {00 280ns}
# run 300ns
source sim.tcl
# restart
INFO: [Simtcl 6-17] Simulation restarted
# add_wave {/TOP/CLK}
# add_wave {/TOP/MCLK}
# add_wave {/TOP/GRST}
# add_wave {/TOP/LOCKED}
# add_wave {/TOP/BAUDGEN/COUNT}
# add_wave {/TOP/TX/RESET}
# add_wave {/TOP/TX/S_TICK}
# add_wave {/TOP/TX/DIN}
# add_wave {/TOP/TX/TX_START}
# add_wave {/TOP/TX/TX}
# add_wave {/TOP/TX/TX_DONE_TICK}
# add_wave {/TOP/TX/state_reg}
# add_force {/TOP/CLK} -radix bin {0 0ns} {1 5ns} -repeat_every 10ns
# run 100ns
# add_force {/TOP/TX/DIN} -radix hex {5A 0ns} {1C 70ns} {88 140ns} {34 210ns} {00 280ns}
# run 300ns
write_project_tcl -no_copy_sources -use_bd_files {E:/FPGA/ejercicios/EF31/EF31.tcl}
INFO: [Vivado-projutils-8] Tcl script 'EF31.tcl' generated in output directory 'E:/FPGA/ejercicios/EF31'

INFO: [Vivado-projutils-15] Please note that by default, the file path for the project source files were set wth respect to the 'origin_dir' variable in the
 generated script. When this script is executed from the output directory, these source files will be referenced with respect to this 'origin_dir' path value.
 In case this script was later moved to a different directory, the 'origin_dir' value must be set manually in the script with the path
 relative to the new output directory to make sure that the source files are referenced correctly from the original project. You can also set the
 'origin_dir' automatically by setting the 'origin_dir_loc' variable in the tcl shell before sourcing this generated script. The 'origin_dir_loc'
 variable should be set to the path relative to the new output directory. Alternatively, if you are sourcing the script from the Vivado command line,
 then set the origin dir using '-tclargs --origin_dir <path>'. For example, 'vivado -mode tcl -source EF31.tcl -tclargs --origin_dir ".."

WARNING: [Vivado-projutils-10] Found source(s) that were local or imported into the project. If this project is being source controlled, then
 please ensure that the project source(s) are also part of this source controlled data. The list of these local source(s) can be found in the generated script
 under the header section.

write_project_tcl: Time (s): cpu = 00:00:08 ; elapsed = 00:01:25 . Memory (MB): peak = 1039.852 ; gain = 1.160
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.srcs/sources_1/ip/clk_wiz_1/clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz
"xvhdl --incr --relax -prj TOP_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGA/ejercicios/EF31/SRC/TOP.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TOP
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1043.477 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 1043.477 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b21b8eb39f8540669919aea37d5f7544 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TOP_behav xil_defaultlib.TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_clk_wiz
Compiling module xil_defaultlib.clk_wiz
Compiling architecture rtl of entity xil_defaultlib.BAUDGENERATOR [baudgenerator_default]
Compiling architecture arch of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture rtl of entity xil_defaultlib.UART_TX [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.top
Built simulation snapshot TOP_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 1043.477 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '25' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 1043.477 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:01:11 . Memory (MB): peak = 1043.477 ; gain = 0.000
source sim.tcl
# restart
INFO: [Simtcl 6-17] Simulation restarted
# add_wave {/TOP/CLK}
# add_wave {/TOP/RESET}
# add_wave {/TOP/MCLK}
# add_wave {/TOP/GRST}
# add_wave {/TOP/LOCKED}
# add_wave {/TOP/BAUDGEN/COUNT}
# add_wave {/TOP/TX/RESET}
# add_wave {/TOP/TX/S_TICK}
# add_wave {/TOP/TX/DIN}
# add_wave {/TOP/TX/TX_START}
# add_wave {/TOP/TX/TX}
# add_wave {/TOP/TX/TX_DONE_TICK}
# add_wave {/TOP/TX/state_reg}
# add_force {/TOP/CLK} -radix bin {0 0ns} {1 5ns} -repeat_every 10ns
# add_force {/TOP/RESET} -radix bin {0 0ns} {1 20ns} {0 20ns}
ERROR: [Simtcl 6-125] Time values must be in strict chronological order from low to high
source sim.tcl
# restart
INFO: [Simtcl 6-17] Simulation restarted
# add_wave {/TOP/CLK}
# add_wave {/TOP/RESET}
# add_wave {/TOP/MCLK}
# add_wave {/TOP/GRST}
# add_wave {/TOP/LOCKED}
# add_wave {/TOP/BAUDGEN/COUNT}
# add_wave {/TOP/TX/RESET}
# add_wave {/TOP/TX/S_TICK}
# add_wave {/TOP/TX/DIN}
# add_wave {/TOP/TX/TX_START}
# add_wave {/TOP/TX/TX}
# add_wave {/TOP/TX/TX_DONE_TICK}
# add_wave {/TOP/TX/state_reg}
# add_force {/TOP/CLK} -radix bin {0 0ns} {1 5ns} -repeat_every 10ns
# add_force {/TOP/RESET} -radix bin {0 0ns} {1 20ns} {0 40ns}
# run 100ns
# add_force {/TOP/TX/DIN} -radix hex {5A 0ns} {1C 70ns} {88 140ns} {34 210ns} {00 280ns}
# run 300ns
source sim.tcl
# restart
INFO: [Simtcl 6-17] Simulation restarted
# add_wave {/TOP/CLK}
# add_wave {/TOP/RESET}
# add_wave {/TOP/MCLK}
# add_wave {/TOP/GRST}
# add_wave {/TOP/LOCKED}
# add_wave {/TOP/BAUDGEN/COUNT}
# add_wave {/TOP/TX/RESET}
# add_wave {/TOP/TX/S_TICK}
# add_wave {/TOP/TX/DIN}
# add_wave {/TOP/TX/TX_START}
# add_wave {/TOP/TX/TX}
# add_wave {/TOP/TX/TX_DONE_TICK}
# add_wave {/TOP/TX/state_reg}
# add_force {/TOP/CLK} -radix bin {0 0ns} {1 5ns} -repeat_every 10ns
# add_force {/TOP/RESET} -radix bin {0 0ns} {1 20ns} {0 40ns}
# run 500ns
# add_force {/TOP/TX/DIN} -radix hex {5A 0ns} {1C 70ns} {88 140ns} {34 210ns} {00 280ns}
# run 300ns
source sim.tcl
# restart
INFO: [Simtcl 6-17] Simulation restarted
# add_wave {/TOP/CLK}
# add_wave {/TOP/RESET}
# add_wave {/TOP/MCLK}
# add_wave {/TOP/GRST}
# add_wave {/TOP/LOCKED}
# add_wave {/TOP/BAUDGEN/COUNT}
# add_wave {/TOP/TX/RESET}
# add_wave {/TOP/TX/S_TICK}
# add_wave {/TOP/TX/DIN}
# add_wave {/TOP/TX/TX_START}
# add_wave {/TOP/TX/TX}
# add_wave {/TOP/TX/TX_DONE_TICK}
# add_wave {/TOP/TX/state_reg}
# add_force {/TOP/CLK} -radix bin {0 0ns} {1 5ns} -repeat_every 10ns
# add_force {/TOP/RESET} -radix bin {1 0ns} {0 40ns}
# run 1us
# add_force {/TOP/TX/DIN} -radix hex {5A 0ns} {1C 70ns} {88 140ns} {34 210ns} {00 280ns}
# run 300ns
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1043.477 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.srcs/sources_1/ip/clk_wiz_1/clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz
"xvhdl --incr --relax -prj TOP_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGA/ejercicios/EF31/SRC/TOP.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TOP
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 1043.477 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '19' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 1043.477 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b21b8eb39f8540669919aea37d5f7544 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TOP_behav xil_defaultlib.TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_clk_wiz
Compiling module xil_defaultlib.clk_wiz
Compiling architecture rtl of entity xil_defaultlib.BAUDGENERATOR [\BAUDGENERATOR(n=32)\]
Compiling architecture arch of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture rtl of entity xil_defaultlib.UART_TX [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.top
Built simulation snapshot TOP_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:28 . Memory (MB): peak = 1043.477 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '28' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 1043.477 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1043.477 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:01:34 . Memory (MB): peak = 1043.477 ; gain = 0.000
source sim.tcl
# restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1043.477 ; gain = 0.000
# add_wave {/TOP/CLK}
# add_wave {/TOP/RESET}
# add_wave {/TOP/MCLK}
# add_wave {/TOP/GRST}
# add_wave {/TOP/LOCKED}
# add_wave {/TOP/BAUDGEN/COUNT}
# add_wave {/TOP/TX/RESET}
# add_wave {/TOP/TX/S_TICK}
# add_wave {/TOP/TX/DIN}
# add_wave {/TOP/TX/TX_START}
# add_wave {/TOP/TX/TX}
# add_wave {/TOP/TX/TX_DONE_TICK}
# add_wave {/TOP/TX/state_reg}
# add_force {/TOP/CLK} -radix bin {0 0ns} {1 5ns} -repeat_every 10ns
# add_force {/TOP/RESET} -radix bin {1 0ns} {0 40ns}
# run 1us
# add_force {/TOP/TX/DIN} -radix hex {5A 0ns} {1C 70ns} {88 140ns} {34 210ns} {00 280ns}
# run 300ns
source sim.tcl
# restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1043.477 ; gain = 0.000
# add_wave {/TOP/CLK}
# add_wave {/TOP/RESET}
# add_wave {/TOP/MCLK}
# add_wave {/TOP/GRST}
# add_wave {/TOP/LOCKED}
# add_wave {/TOP/BAUDGEN/COUNT}
# add_wave {/TOP/TX/RESET}
# add_wave {/TOP/TX/S_TICK}
# add_wave {/TOP/TX/DIN}
# add_wave {/TOP/TX/TX_START}
# add_wave {/TOP/TX/TX}
# add_wave {/TOP/TX/TX_DONE_TICK}
# add_wave {/TOP/TX/state_reg}
# add_force {/TOP/CLK} -radix bin {0 0ns} {1 5ns} -repeat_every 10ns
# add_force {/TOP/RESET} -radix bin {1 0ns} {0 40ns}
# run 1us
# add_force {/TOP/TX/DIN} -radix hex {5A 0ns} {1C 70ns} {88 140ns} {34 210ns} {00 280ns}
# run 300ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1043.477 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.srcs/sources_1/ip/clk_wiz_1/clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz
"xvhdl --incr --relax -prj TOP_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGA/ejercicios/EF31/SRC/BAUDGENERATOR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BAUDGENERATOR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGA/ejercicios/EF31/SRC/TOP.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TOP
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1043.477 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b21b8eb39f8540669919aea37d5f7544 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TOP_behav xil_defaultlib.TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_clk_wiz
Compiling module xil_defaultlib.clk_wiz
Compiling architecture rtl of entity xil_defaultlib.BAUDGENERATOR [\BAUDGENERATOR(n=8)\]
Compiling architecture arch of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture rtl of entity xil_defaultlib.UART_TX [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.top
Built simulation snapshot TOP_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 1043.477 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '24' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TOP_behav -key {Behavioral:sim_1:Functional:TOP} -tclbatch {TOP.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source TOP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1043.477 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TOP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 1043.477 ; gain = 0.000
source sim.tcl
# restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1043.477 ; gain = 0.000
# add_wave {/TOP/CLK}
# add_wave {/TOP/RESET}
# add_wave {/TOP/MCLK}
# add_wave {/TOP/GRST}
# add_wave {/TOP/LOCKED}
# add_wave {/TOP/BAUDGEN/COUNT}
# add_wave {/TOP/TX/RESET}
# add_wave {/TOP/TX/S_TICK}
# add_wave {/TOP/TX/DIN}
# add_wave {/TOP/TX/TX_START}
# add_wave {/TOP/TX/TX}
# add_wave {/TOP/TX/TX_DONE_TICK}
# add_wave {/TOP/TX/state_reg}
# add_force {/TOP/CLK} -radix bin {0 0ns} {1 5ns} -repeat_every 10ns
# add_force {/TOP/RESET} -radix bin {1 0ns} {0 40ns}
# run 1us
# add_force {/TOP/TX/DIN} -radix hex {5A 0ns} {1C 70ns} {88 140ns} {34 210ns} {00 280ns}
# run 300ns
source sim.tcl
# restart
INFO: [Simtcl 6-17] Simulation restarted
# add_wave {/TOP/CLK}
# add_wave {/TOP/RESET}
# add_wave {/TOP/MCLK}
# add_wave {/TOP/GRST}
# add_wave {/TOP/LOCKED}
# add_wave {/TOP/BAUDGEN/COUNT}
# add_wave {/TOP/TX/RESET}
# add_wave {/TOP/TX/S_TICK}
# add_wave {/TOP/TX/DIN}
# add_wave {/TOP/TX/TX_START}
# add_wave {/TOP/TX/TX}
# add_wave {/TOP/TX/TX_DONE_TICK}
# add_wave {/TOP/TX/state_reg}
# add_force {/TOP/CLK} -radix bin {0 0ns} {1 5ns} -repeat_every 10ns
# add_force {/TOP/RESET} -radix bin {1 0ns} {0 40ns}
# run 1us
# add_force {/TOP/TX/DIN} -radix hex {5A 0ns} {1C 1us} {88 2us} {34 3us} {00 4us}
# run 5us
source sim.tcl
# restart
INFO: [Simtcl 6-17] Simulation restarted
# add_wave {/TOP/TX/CLK}
# add_wave {/TOP/TX/RESET}
# add_wave {/TOP/TX/S_TICK}
# add_wave {/TOP/TX/DIN}
# add_wave {/TOP/TX/TX_START}
# add_wave {/TOP/TX/TX}
# add_wave {/TOP/TX/TX_DONE_TICK}
# add_wave {/TOP/TX/state_reg}
# add_force {/TOP/TX/CLK} -radix bin {0 0ns} {1 5ns} -repeat_every 10ns
# add_force {/TOP/TX/RESET} -radix bin {1 0ns} {0 40ns}
# run 1us
# add_force {/TOP/TX/DIN} -radix hex {5A 0ns} {1C 1us} {88 2us} {34 3us} {00 4us}
# run 5us
source sim.tcl
# restart
INFO: [Simtcl 6-17] Simulation restarted
# add_wave {/TOP/TX/CLK}
# add_wave {/TOP/TX/RESET}
# add_wave {/TOP/TX/S_TICK}
# add_wave {/TOP/TX/DIN}
# add_wave {/TOP/TX/TX_START}
# add_wave {/TOP/TX/TX}
# add_wave {/TOP/TX/TX_DONE_TICK}
# add_wave {/TOP/TX/bit_index}
# add_wave {/TOP/TX/state_reg}
# add_force {/TOP/TX/CLK} -radix bin {0 0ns} {1 5ns} -repeat_every 10ns
# add_force {/TOP/TX/RESET} -radix bin {1 0ns} {0 40ns}
# run 1us
# add_force {/TOP/TX/DIN} -radix hex {5A 0ns} {1C 1us} {88 2us} {34 3us} {00 4us}
# run 5us
source sim.tcl
# restart
INFO: [Simtcl 6-17] Simulation restarted
# add_wave {/TOP/TX/CLK}
# add_wave {/TOP/TX/RESET}
# add_wave {/TOP/TX/S_TICK}
# add_wave {/TOP/TX/DIN}
# add_wave {/TOP/TX/TX_START}
# add_wave {/TOP/TX/TX}
# add_wave {/TOP/TX/TX_DONE_TICK}
# add_wave {/TOP/TX/tx_data}
# add_wave {/TOP/TX/bit_index}
# add_wave {/TOP/TX/state_reg}
# add_force {/TOP/TX/CLK} -radix bin {0 0ns} {1 5ns} -repeat_every 10ns
# add_force {/TOP/TX/RESET} -radix bin {1 0ns} {0 40ns}
# run 1us
# add_force {/TOP/TX/DIN} -radix hex {5A 0ns} {1C 1us} {88 2us} {34 3us} {00 4us}
# run 5us
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1047.824 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.srcs/sources_1/ip/clk_wiz_1/clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz
"xvhdl --incr --relax -prj TOP_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGA/ejercicios/EF31/SRC/TOP.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TOP
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 1047.824 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '16' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 1047.824 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b21b8eb39f8540669919aea37d5f7544 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TOP_behav xil_defaultlib.TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_clk_wiz
Compiling module xil_defaultlib.clk_wiz
Compiling architecture rtl of entity xil_defaultlib.BAUDGENERATOR [\BAUDGENERATOR(n=256)\]
Compiling architecture arch of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture rtl of entity xil_defaultlib.UART_TX [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.top
Built simulation snapshot TOP_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:33 . Memory (MB): peak = 1047.824 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '33' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:43 . Memory (MB): peak = 1047.824 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:01:29 . Memory (MB): peak = 1047.824 ; gain = 0.000
source UART_TX_tb.tcl
# restart
INFO: [Simtcl 6-17] Simulation restarted
# add_wave {/TOP/TX/CLK}
# add_wave {/TOP/TX/RESET}
# add_wave {/TOP/TX/S_TICK}
# add_wave {/TOP/TX/DIN}
# add_wave {/TOP/TX/TX_START}
# add_wave {/TOP/TX/TX}
# add_wave {/TOP/TX/TX_DONE_TICK}
# add_wave {/TOP/TX/tx_data}
# add_wave {/TOP/TX/bit_index}
# add_wave {/TOP/TX/state_reg}
# add_force {/TOP/TX/CLK} -radix bin {0 0ns} {1 5ns} -repeat_every 10ns
# add_force {/TOP/TX/RESET} -radix bin {1 0ns} {0 40ns}
# run 1us
# add_force {/TOP/TX/DIN} -radix hex {5A 0ns} {1C 1us} {88 2us} {34 3us} {00 4us}
# run 5us
source UART_TX_tb.tcl
# restart
INFO: [Simtcl 6-17] Simulation restarted
# add_wave {/TOP/TX/CLK}
# add_wave {/TOP/TX/RESET}
# add_wave {/TOP/TX/S_TICK}
# add_wave {/TOP/TX/DIN}
# add_wave {/TOP/TX/TX_START}
# add_wave {/TOP/TX/TX}
# add_wave {/TOP/TX/TX_DONE_TICK}
# add_wave {/TOP/TX/clk_count}
# add_wave {/TOP/TX/tx_data}
# add_wave {/TOP/TX/bit_index}
# add_wave {/TOP/TX/state_reg}
# add_force {/TOP/TX/CLK} -radix bin {0 0ns} {1 5ns} -repeat_every 10ns
# add_force {/TOP/TX/RESET} -radix bin {1 0ns} {0 40ns}
# add_force {/TOP/TX/S_TICK} -radix bin {0 0ns} {1 10ns} -repeat_every 320ns
# run 1us
# add_force {/TOP/TX/DIN} -radix hex {5A 0ns} {1C 1us} {88 2us} {34 3us} {00 4us}
# run 5us
source UART_TX_tb.tcl
# restart
INFO: [Simtcl 6-17] Simulation restarted
# add_wave {/TOP/TX/CLK}
# add_wave {/TOP/TX/RESET}
# add_wave {/TOP/TX/S_TICK}
# add_wave {/TOP/TX/DIN}
# add_wave {/TOP/TX/TX_START}
# add_wave {/TOP/TX/TX}
# add_wave {/TOP/TX/TX_DONE_TICK}
# add_wave {/TOP/TX/clk_count}
# add_wave {/TOP/TX/tx_data}
# add_wave {/TOP/TX/bit_index}
# add_wave {/TOP/TX/state_reg}
# add_force {/TOP/TX/CLK} -radix bin {0 0ns} {1 5ns} -repeat_every 10ns
# add_force {/TOP/TX/RESET} -radix bin {1 0ns} {0 40ns}
# add_force {/TOP/TX/S_TICK} -radix bin {0 0ns} {1 10ns} -repeat_every 320ns
# run 1us
# add_force {/TOP/TX/DIN} -radix hex {5A 0ns} {1C 1us} {88 2us} {34 3us} {00 4us}
# run 10us
source UART_TX_tb.tcl
# restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1049.094 ; gain = 0.000
# add_wave {/TOP/TX/CLK}
# add_wave {/TOP/TX/RESET}
# add_wave {/TOP/TX/S_TICK}
# add_wave {/TOP/TX/DIN}
# add_wave {/TOP/TX/TX_START}
# add_wave {/TOP/TX/TX}
# add_wave {/TOP/TX/TX_DONE_TICK}
# add_wave {/TOP/TX/clk_count}
# add_wave {/TOP/TX/tx_data}
# add_wave {/TOP/TX/bit_index}
# add_wave {/TOP/TX/state_reg}
# add_force {/TOP/TX/CLK} -radix bin {0 0ns} {1 5ns} -repeat_every 10ns
# add_force {/TOP/TX/RESET} -radix bin {1 0ns} {0 40ns}
# add_force {/TOP/TX/S_TICK} -radix bin {0 0ns} {1 10ns} -repeat_every 320ns
# run 1us
# add_force {/TOP/TX/DIN} -radix hex {5A 0ns} {1C 1us} {88 2us} {34 3us} {22 4us}
# run 30us
source UART_TX_tb.tcl
# restart
INFO: [Simtcl 6-17] Simulation restarted
# add_wave {/TOP/TX/CLK}
# add_wave {/TOP/TX/RESET}
# add_wave {/TOP/TX/S_TICK}
# add_wave {/TOP/TX/DIN}
# add_wave {/TOP/TX/TX_START}
# add_wave {/TOP/TX/TX}
# add_wave {/TOP/TX/TX_DONE_TICK}
# add_wave {/TOP/TX/clk_count}
# add_wave {/TOP/TX/tx_data}
# add_wave {/TOP/TX/bit_index}
# add_wave {/TOP/TX/state_reg}
# add_force {/TOP/TX/CLK} -radix bin {0 0ns} {1 5ns} -repeat_every 10ns
# add_force {/TOP/TX/RESET} -radix bin {1 0ns} {0 40ns}
# add_force {/TOP/TX/S_TICK} -radix bin {0 0ns} {1 10ns} -repeat_every 320ns
# add_force {/TOP/TX/DIN} -radix hex {5A 0ns} {1C 1us} {88 2us} {34 3us} {22 4us}
# run 30us
source UART_TX_tb.tcl
# restart
INFO: [Simtcl 6-17] Simulation restarted
# add_wave {/TOP/TX/CLK}
# add_wave {/TOP/TX/RESET}
# add_wave {/TOP/TX/S_TICK}
# add_wave {/TOP/TX/DIN}
# add_wave {/TOP/TX/TX_START}
# add_wave {/TOP/TX/TX}
# add_wave {/TOP/TX/TX_DONE_TICK}
# add_wave {/TOP/TX/clk_count}
# add_wave {/TOP/TX/tx_data}
# add_wave {/TOP/TX/bit_index}
# add_wave {/TOP/TX/state_reg}
# add_force {/TOP/TX/CLK} -radix bin {0 0ns} {1 5ns} -repeat_every 10ns
# add_force {/TOP/TX/RESET} -radix bin {1 0ns} {0 40ns}
# add_force {/TOP/TX/S_TICK} -radix bin {0 0ns} {1 10ns} -repeat_every 320ns
# add_force {/TOP/TX/DIN} -radix bin {01011110 0ns}
# run 20us
source UART_TX_tb.tcl
# restart
INFO: [Simtcl 6-17] Simulation restarted
# add_wave {/TOP/TX/CLK}
# add_wave {/TOP/TX/RESET}
# add_wave {/TOP/TX/S_TICK}
# add_wave {/TOP/TX/DIN}
# add_wave {/TOP/TX/TX_START}
# add_wave {/TOP/TX/TX}
# add_wave {/TOP/TX/TX_DONE_TICK}
# add_wave {/TOP/TX/clk_count}
# add_wave {/TOP/TX/tx_data}
# add_wave {/TOP/TX/bit_index}
# add_wave {/TOP/TX/state_reg}
# add_force {/TOP/TX/CLK} -radix bin {0 0ns} {1 5ns} -repeat_every 10ns
# add_force {/TOP/TX/RESET} -radix bin {1 0ns} {0 40ns}
# add_force {/TOP/TX/S_TICK} -radix bin {0 0ns} {1 10ns} -repeat_every 320ns
# add_force {/TOP/TX/TX_START} -radix bin {1 0ns}
# add_force {/TOP/TX/DIN} -radix bin {01011110 0ns}
# run 20us
source UART_TX_tb.tcl
# restart
INFO: [Simtcl 6-17] Simulation restarted
# add_wave {/TOP/TX/CLK}
# add_wave {/TOP/TX/RESET}
# add_wave {/TOP/TX/S_TICK}
# add_wave {/TOP/TX/DIN}
# add_wave {/TOP/TX/TX_START}
# add_wave {/TOP/TX/TX}
# add_wave {/TOP/TX/TX_DONE_TICK}
# add_wave {/TOP/TX/clk_count}
# add_wave {/TOP/TX/tx_data}
# add_wave {/TOP/TX/bit_index}
# add_wave {/TOP/TX/state_reg}
# add_force {/TOP/TX/CLK} -radix bin {0 0ns} {1 5ns} -repeat_every 10ns
# add_force {/TOP/TX/RESET} -radix bin {1 0ns} {0 40ns}
# add_force {/TOP/TX/S_TICK} -radix bin {0 0ns} {1 10ns} -repeat_every 320ns
# add_force {/TOP/TX/TX_START} -radix bin {1 0ns}
# add_force {/TOP/TX/DIN} -radix bin {01011110 0ns}
# run 20us
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1051.031 ; gain = 0.039
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.srcs/sources_1/ip/clk_wiz_1/clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz
"xvhdl --incr --relax -prj TOP_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGA/ejercicios/EF31/SRC/UART_TX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UART_TX
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGA/ejercicios/EF31/SRC/TOP.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TOP
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1051.031 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '15' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 1051.031 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b21b8eb39f8540669919aea37d5f7544 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TOP_behav xil_defaultlib.TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_clk_wiz
Compiling module xil_defaultlib.clk_wiz
Compiling architecture rtl of entity xil_defaultlib.BAUDGENERATOR [\BAUDGENERATOR(n=256)\]
Compiling architecture arch of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture rtl of entity xil_defaultlib.UART_TX [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.top
Built simulation snapshot TOP_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:39 . Memory (MB): peak = 1051.031 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '39' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:48 . Memory (MB): peak = 1051.031 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1051.395 ; gain = 0.363
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:01:31 . Memory (MB): peak = 1051.395 ; gain = 0.402
source UART_TX_tb.tcl
# restart
INFO: [Simtcl 6-17] Simulation restarted
# add_wave {/TOP/TX/CLK}
# add_wave {/TOP/TX/RESET}
# add_wave {/TOP/TX/S_TICK}
# add_wave {/TOP/TX/DIN}
# add_wave {/TOP/TX/TX_START}
# add_wave {/TOP/TX/TX}
# add_wave {/TOP/TX/TX_DONE_TICK}
# add_wave {/TOP/TX/clk_count}
# add_wave {/TOP/TX/tx_data}
# add_wave {/TOP/TX/bit_index}
# add_wave {/TOP/TX/state_reg}
# add_force {/TOP/TX/CLK} -radix bin {0 0ns} {1 5ns} -repeat_every 10ns
# add_force {/TOP/TX/RESET} -radix bin {1 0ns} {0 40ns}
# add_force {/TOP/TX/S_TICK} -radix bin {0 0ns} {1 10ns} -repeat_every 320ns
# add_force {/TOP/TX/TX_START} -radix bin {1 0ns}
# add_force {/TOP/TX/DIN} -radix bin {01011110 0ns}
# run 20us
source UART_TX_tb.tcl
# restart
INFO: [Simtcl 6-17] Simulation restarted
# add_wave {/TOP/TX/CLK}
# add_wave {/TOP/TX/RESET}
# add_wave {/TOP/TX/S_TICK}
# add_wave {/TOP/TX/DIN}
# add_wave {/TOP/TX/TX_START}
# add_wave {/TOP/TX/TX}
# add_wave {/TOP/TX/TX_DONE_TICK}
# add_wave {/TOP/TX/clk_count}
# add_wave {/TOP/TX/tx_data}
# add_wave {/TOP/TX/bit_index}
# add_wave {/TOP/TX/state_reg}
# add_force {/TOP/TX/CLK} -radix bin {0 0ns} {1 5ns} -repeat_every 10ns
# add_force {/TOP/TX/RESET} -radix bin {1 0ns} {0 40ns}
# add_force {/TOP/TX/S_TICK} -radix bin {0 0ns} {1 10ns} -repeat_every 320ns
# add_force {/TOP/TX/TX_START} -radix bin {1 0ns}
# add_force {/TOP/TX/DIN} -radix hex {5A 0ns} {1C 1us} {88 2us} {34 3us} {22 4us}
# run 50us
source UART_TX_tb.tcl
# restart
INFO: [Simtcl 6-17] Simulation restarted
# add_wave {/TOP/TX/CLK}
# add_wave {/TOP/TX/RESET}
# add_wave {/TOP/TX/S_TICK}
# add_wave {/TOP/TX/DIN}
# add_wave {/TOP/TX/TX_START}
# add_wave {/TOP/TX/TX}
# add_wave {/TOP/TX/TX_DONE_TICK}
# add_wave {/TOP/TX/clk_count}
# add_wave {/TOP/TX/tx_data}
# add_wave {/TOP/TX/bit_index}
# add_wave {/TOP/TX/state_reg}
# add_force {/TOP/TX/CLK} -radix bin {0 0ns} {1 5ns} -repeat_every 10ns
# add_force {/TOP/TX/RESET} -radix bin {1 0ns} {0 40ns}
# add_force {/TOP/TX/S_TICK} -radix bin {0 0ns} {1 10ns} -repeat_every 320ns
# add_force {/TOP/TX/TX_START} -radix bin {1 0ns}
# add_force {/TOP/TX/DIN} -radix hex {5A 0ns} {1C 1us} {88 2us} {34 3us} {22 4us}
# run 100us
source UART_TX_tb.tcl
# restart
INFO: [Simtcl 6-17] Simulation restarted
# add_wave {/TOP/TX/CLK}
# add_wave {/TOP/TX/RESET}
# add_wave {/TOP/TX/S_TICK}
# add_wave {/TOP/TX/DIN}
# add_wave {/TOP/TX/TX_START}
# add_wave {/TOP/TX/TX}
# add_wave {/TOP/TX/TX_DONE_TICK}
# add_wave {/TOP/TX/clk_count}
# add_wave {/TOP/TX/tx_data}
# add_wave {/TOP/TX/bit_index}
# add_wave {/TOP/TX/state_reg}
# add_force {/TOP/TX/CLK} -radix bin {0 0ns} {1 5ns} -repeat_every 10ns
# add_force {/TOP/TX/RESET} -radix bin {1 0ns} {0 40ns}
# add_force {/TOP/TX/S_TICK} -radix bin {0 0ns} {1 10ns} -repeat_every 320ns
# add_force {/TOP/TX/TX_START} -radix bin {1 0ns}
# add_force {/TOP/TX/DIN} -radix hex {5A 0ns} {1C 30us} {88 60us} {34 90us} {22 120us}
# run 120us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.runs/synth_1

launch_runs synth_1 -jobs 4
[Mon Feb  3 23:35:54 2020] Launched synth_1...
Run output will be captured here: E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1067.246 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.srcs/sources_1/ip/clk_wiz_1/clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz
"xvhdl --incr --relax -prj TOP_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGA/ejercicios/EF31/SRC/TOP.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TOP
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 1067.246 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '22' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b21b8eb39f8540669919aea37d5f7544 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TOP_behav xil_defaultlib.TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 0 to -1 [E:/FPGA/ejercicios/EF31/SRC/BAUDGENERATOR.vhd:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_clk_wiz
Compiling module xil_defaultlib.clk_wiz
Compiling architecture rtl of entity xil_defaultlib.BAUDGENERATOR [\BAUDGENERATOR(n=0)\]
Compiling architecture arch of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture rtl of entity xil_defaultlib.UART_TX [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.top
Built simulation snapshot TOP_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:38 . Memory (MB): peak = 1067.246 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '38' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TOP_behav -key {Behavioral:sim_1:Functional:TOP} -tclbatch {TOP.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source TOP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /TOP/BAUD_COUNT was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
# run 1000ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1067.246 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TOP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:01:38 . Memory (MB): peak = 1067.246 ; gain = 0.000
source BAUDGEN.tcl
couldn't read file "BAUDGEN.tcl": no such file or directory
source BAUDGEN_tb.tcl
# restart
INFO: [Simtcl 6-17] Simulation restarted
# add_wave {/TOP/BAUDGEN/CLK}
# add_wave {/TOP/BAUDGEN/RESET}
# add_wave {/TOP/BAUDGEN/S_TICK}
ERROR: [Wavedata 42-471] Note: Nothing was found for the following items: /TOP/BAUDGEN/S_TICK 
ERROR: [Common 17-39] 'add_wave' failed due to earlier errors.

    while executing
"add_wave {/TOP/BAUDGEN/S_TICK}"
    (file "BAUDGEN_tb.tcl" line 11)
source BAUDGEN_tb.tcl
# restart
INFO: [Simtcl 6-17] Simulation restarted
# add_wave {/TOP/BAUDGEN/CLK}
# add_wave {/TOP/BAUDGEN/RESET}
# add_wave {/TOP/BAUDGEN/SAT}
# add_wave {/TOP/BAUDGEN/COUNT}
# add_force {/TOP/BAUDGEN/CLK} -radix bin {0 0ns} {1 10ns} -repeat_every 20ns
# add_force {/TOP/BAUDGEN/RESET} -radix bin {1 0ns} {0 40ns}
# run 10us
source BAUDGEN_tb.tcl
# restart
INFO: [Simtcl 6-17] Simulation restarted
# add_wave {/TOP/BAUDGEN/CLK}
# add_wave {/TOP/BAUDGEN/RESET}
# add_wave {/TOP/BAUDGEN/SAT}
# add_wave {/TOP/BAUDGEN/COUNT}
# add_wave {/TOP/BAUDGEN/Q_reg}
# add_force {/TOP/BAUDGEN/CLK} -radix bin {0 0ns} {1 10ns} -repeat_every 20ns
# add_force {/TOP/BAUDGEN/RESET} -radix bin {1 0ns} {0 40ns}
# run 10us
source BAUDGEN_tb.tcl
# restart
INFO: [Simtcl 6-17] Simulation restarted
# add_wave {/TOP/BAUDGEN/CLK}
# add_wave {/TOP/BAUDGEN/RESET}
# add_wave {/TOP/BAUDGEN/SAT}
# add_wave {/TOP/BAUDGEN/COUNT}
# add_wave {/TOP/BAUDGEN/Q_reg}
# add_force {/TOP/BAUDGEN/CLK} -radix bin {0 0ns} {1 10ns} -repeat_every 20ns
# add_force {/TOP/BAUDGEN/RESET} -radix bin {1 0ns} {0 40ns}
# run 10us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.srcs/sources_1/ip/clk_wiz_1/clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz
"xvhdl --incr --relax -prj TOP_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGA/ejercicios/EF31/SRC/TOP.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TOP
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1067.246 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 1067.246 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b21b8eb39f8540669919aea37d5f7544 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TOP_behav xil_defaultlib.TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_clk_wiz
Compiling module xil_defaultlib.clk_wiz
Compiling architecture rtl of entity xil_defaultlib.BAUDGENERATOR [\BAUDGENERATOR(n=325)\]
Compiling architecture arch of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture rtl of entity xil_defaultlib.UART_TX [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.top
Built simulation snapshot TOP_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:42 . Memory (MB): peak = 1067.246 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '42' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:52 . Memory (MB): peak = 1067.246 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1067.246 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:01:34 . Memory (MB): peak = 1067.246 ; gain = 0.000
source BAUDGEN_tb.tcl
# restart
INFO: [Simtcl 6-17] Simulation restarted
# add_wave {/TOP/BAUDGEN/CLK}
# add_wave {/TOP/BAUDGEN/RESET}
# add_wave {/TOP/BAUDGEN/SAT}
# add_wave {/TOP/BAUDGEN/COUNT}
# add_wave {/TOP/BAUDGEN/Q_reg}
# add_force {/TOP/BAUDGEN/CLK} -radix bin {0 0ns} {1 10ns} -repeat_every 20ns
# add_force {/TOP/BAUDGEN/RESET} -radix bin {1 0ns} {0 40ns}
# run 10us
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1067.246 ; gain = 0.000
add_files -norecurse E:/FPGA/ejercicios/EF31/SRC/UART.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
reset_run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1067.246 ; gain = 0.000
launch_runs synth_1 -jobs 4
[Tue Feb  4 00:31:21 2020] Launched synth_1...
Run output will be captured here: E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1067.246 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: TOP
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1172.844 ; gain = 105.227
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [E:/FPGA/ejercicios/EF31/SRC/TOP.vhd:46]
	Parameter BAUD_COUNT bound to: 325 - type: integer 
	Parameter OS_RATE bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clk_wiz' [E:/FPGA/ejercicios/EF31/UART_TB/.Xil/Vivado-8444-Hugh-PC/realtime/clk_wiz_stub.vhdl:15]
INFO: [Synth 8-638] synthesizing module 'UART' [E:/FPGA/ejercicios/EF31/SRC/UART.vhd:46]
	Parameter BAUD_COUNT bound to: 325 - type: integer 
	Parameter OS_RATE bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BAUDGENERATOR' [E:/FPGA/ejercicios/EF31/SRC/BAUDGENERATOR.vhd:39]
	Parameter N bound to: 325 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BAUDGENERATOR' (1#1) [E:/FPGA/ejercicios/EF31/SRC/BAUDGENERATOR.vhd:39]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [E:/FPGA/ejercicios/EF31/SRC/uart_rx.vhd:19]
	Parameter DBIT bound to: 8 - type: integer 
	Parameter SB_TICK bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (2#1) [E:/FPGA/ejercicios/EF31/SRC/uart_rx.vhd:19]
INFO: [Synth 8-638] synthesizing module 'UART_TX' [E:/FPGA/ejercicios/EF31/SRC/uart_tx.vhd:18]
	Parameter CLKS_PER_BIT bound to: 16 - type: integer 
WARNING: [Synth 8-614] signal 'DIN' is read in the process but is not in the sensitivity list [E:/FPGA/ejercicios/EF31/SRC/uart_tx.vhd:38]
WARNING: [Synth 8-614] signal 'clk_count' is read in the process but is not in the sensitivity list [E:/FPGA/ejercicios/EF31/SRC/uart_tx.vhd:38]
WARNING: [Synth 8-614] signal 'tx_data' is read in the process but is not in the sensitivity list [E:/FPGA/ejercicios/EF31/SRC/uart_tx.vhd:38]
WARNING: [Synth 8-614] signal 'bit_index' is read in the process but is not in the sensitivity list [E:/FPGA/ejercicios/EF31/SRC/uart_tx.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'UART_TX' (3#1) [E:/FPGA/ejercicios/EF31/SRC/uart_tx.vhd:18]
INFO: [Synth 8-638] synthesizing module 'FIFO' [E:/FPGA/ejercicios/EF31/SRC/FIFO16x8_bb.vhd:76]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'E' to cell 'FDSE' [E:/FPGA/ejercicios/EF31/SRC/FIFO16x8_bb.vhd:122]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Mram_RAM1' to cell 'RAM16X1D' [E:/FPGA/ejercicios/EF31/SRC/FIFO16x8_bb.vhd:130]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Mram_RAM2' to cell 'RAM16X1D' [E:/FPGA/ejercicios/EF31/SRC/FIFO16x8_bb.vhd:146]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Mram_RAM3' to cell 'RAM16X1D' [E:/FPGA/ejercicios/EF31/SRC/FIFO16x8_bb.vhd:162]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Mram_RAM4' to cell 'RAM16X1D' [E:/FPGA/ejercicios/EF31/SRC/FIFO16x8_bb.vhd:178]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Mram_RAM5' to cell 'RAM16X1D' [E:/FPGA/ejercicios/EF31/SRC/FIFO16x8_bb.vhd:194]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Mram_RAM8' to cell 'RAM16X1D' [E:/FPGA/ejercicios/EF31/SRC/FIFO16x8_bb.vhd:210]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Mram_RAM6' to cell 'RAM16X1D' [E:/FPGA/ejercicios/EF31/SRC/FIFO16x8_bb.vhd:226]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Mram_RAM7' to cell 'RAM16X1D' [E:/FPGA/ejercicios/EF31/SRC/FIFO16x8_bb.vhd:242]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CONT_0' to cell 'FDRE' [E:/FPGA/ejercicios/EF31/SRC/FIFO16x8_bb.vhd:258]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CONT_1' to cell 'FDRE' [E:/FPGA/ejercicios/EF31/SRC/FIFO16x8_bb.vhd:266]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CONT_2' to cell 'FDRE' [E:/FPGA/ejercicios/EF31/SRC/FIFO16x8_bb.vhd:274]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CONT_3' to cell 'FDRE' [E:/FPGA/ejercicios/EF31/SRC/FIFO16x8_bb.vhd:282]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CONT_4' to cell 'FDRE' [E:/FPGA/ejercicios/EF31/SRC/FIFO16x8_bb.vhd:290]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LEC_0' to cell 'FDRE' [E:/FPGA/ejercicios/EF31/SRC/FIFO16x8_bb.vhd:298]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LEC_1' to cell 'FDRE' [E:/FPGA/ejercicios/EF31/SRC/FIFO16x8_bb.vhd:306]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LEC_2' to cell 'FDRE' [E:/FPGA/ejercicios/EF31/SRC/FIFO16x8_bb.vhd:314]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LEC_3' to cell 'FDRE' [E:/FPGA/ejercicios/EF31/SRC/FIFO16x8_bb.vhd:322]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ESC_0' to cell 'FDRE' [E:/FPGA/ejercicios/EF31/SRC/FIFO16x8_bb.vhd:330]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ESC_1' to cell 'FDRE' [E:/FPGA/ejercicios/EF31/SRC/FIFO16x8_bb.vhd:338]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ESC_2' to cell 'FDRE' [E:/FPGA/ejercicios/EF31/SRC/FIFO16x8_bb.vhd:346]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ESC_3' to cell 'FDRE' [E:/FPGA/ejercicios/EF31/SRC/FIFO16x8_bb.vhd:354]
	Parameter INIT bound to: 4'b0110 
INFO: [Synth 8-113] binding component instance 'Mcount_LEC_xor_1_11' to cell 'LUT2' [E:/FPGA/ejercicios/EF31/SRC/FIFO16x8_bb.vhd:362]
	Parameter INIT bound to: 4'b0110 
INFO: [Synth 8-113] binding component instance 'Mcount_ESC_xor_1_11' to cell 'LUT2' [E:/FPGA/ejercicios/EF31/SRC/FIFO16x8_bb.vhd:371]
	Parameter INIT bound to: 8'b01101010 
INFO: [Synth 8-113] binding component instance 'Mcount_LEC_xor_2_11' to cell 'LUT3' [E:/FPGA/ejercicios/EF31/SRC/FIFO16x8_bb.vhd:380]
	Parameter INIT bound to: 8'b01101010 
INFO: [Synth 8-113] binding component instance 'Mcount_ESC_xor_2_11' to cell 'LUT3' [E:/FPGA/ejercicios/EF31/SRC/FIFO16x8_bb.vhd:390]
	Parameter INIT bound to: 16'b0110101010101010 
INFO: [Synth 8-113] binding component instance 'Mcount_LEC_xor_3_11' to cell 'LUT4' [E:/FPGA/ejercicios/EF31/SRC/FIFO16x8_bb.vhd:400]
	Parameter INIT bound to: 16'b0110101010101010 
INFO: [Synth 8-113] binding component instance 'Mcount_ESC_xor_3_11' to cell 'LUT4' [E:/FPGA/ejercicios/EF31/SRC/FIFO16x8_bb.vhd:411]
	Parameter INIT bound to: 16'b0000000000000010 
INFO: [Synth 8-113] binding component instance 'E_not000112' to cell 'LUT4' [E:/FPGA/ejercicios/EF31/SRC/FIFO16x8_bb.vhd:422]
	Parameter INIT bound to: 16'b0011110001011010 
INFO: [Synth 8-113] binding component instance 'Mcount_CONT_xor_3_11' to cell 'LUT4' [E:/FPGA/ejercicios/EF31/SRC/FIFO16x8_bb.vhd:433]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'POPe1' to cell 'LUT2' [E:/FPGA/ejercicios/EF31/SRC/FIFO16x8_bb.vhd:444]
	Parameter INIT bound to: 8'b10001100 
INFO: [Synth 8-113] binding component instance 'PUSHe1' to cell 'LUT3' [E:/FPGA/ejercicios/EF31/SRC/FIFO16x8_bb.vhd:453]
	Parameter INIT bound to: 8'b10001110 
INFO: [Synth 8-113] binding component instance 'Mcount_CONT_cy_1_1' to cell 'LUT3' [E:/FPGA/ejercicios/EF31/SRC/FIFO16x8_bb.vhd:463]
	Parameter INIT bound to: 8'b00110101 
INFO: [Synth 8-113] binding component instance 'Mcount_CONT_xor_4_11_SW1' to cell 'LUT3' [E:/FPGA/ejercicios/EF31/SRC/FIFO16x8_bb.vhd:473]
	Parameter INIT bound to: 16'b1001101001010110 
INFO: [Synth 8-113] binding component instance 'Mcount_CONT_xor_4_11' to cell 'LUT4' [E:/FPGA/ejercicios/EF31/SRC/FIFO16x8_bb.vhd:483]
	Parameter INIT bound to: 16'b1001010100010001 
INFO: [Synth 8-113] binding component instance 'Mcount_CONT_xor_4_11_SW0' to cell 'LUT4' [E:/FPGA/ejercicios/EF31/SRC/FIFO16x8_bb.vhd:494]
	Parameter INIT bound to: 16'b0111000110001110 
INFO: [Synth 8-113] binding component instance 'Mcount_CONT_xor_2_11' to cell 'LUT4' [E:/FPGA/ejercicios/EF31/SRC/FIFO16x8_bb.vhd:505]
	Parameter INIT bound to: 8'b01101001 
INFO: [Synth 8-113] binding component instance 'Mcount_CONT_xor_1_11' to cell 'LUT3' [E:/FPGA/ejercicios/EF31/SRC/FIFO16x8_bb.vhd:516]
	Parameter INIT bound to: 16'b1000001011000110 
INFO: [Synth 8-113] binding component instance 'CONT_not00011' to cell 'LUT4' [E:/FPGA/ejercicios/EF31/SRC/FIFO16x8_bb.vhd:526]
	Parameter INIT bound to: 16'b0010111011111111 
INFO: [Synth 8-113] binding component instance 'E_mux00001' to cell 'LUT4' [E:/FPGA/ejercicios/EF31/SRC/FIFO16x8_bb.vhd:537]
INFO: [Synth 8-113] binding component instance 'E_not000144' to cell 'MUXF5' [E:/FPGA/ejercicios/EF31/SRC/FIFO16x8_bb.vhd:548]
	Parameter INIT bound to: 16'b1000000010001000 
INFO: [Synth 8-113] binding component instance 'E_not000144_F' to cell 'LUT4' [E:/FPGA/ejercicios/EF31/SRC/FIFO16x8_bb.vhd:555]
	Parameter INIT bound to: 16'b1010000100100000 
INFO: [Synth 8-113] binding component instance 'E_not000144_G' to cell 'LUT4' [E:/FPGA/ejercicios/EF31/SRC/FIFO16x8_bb.vhd:566]
INFO: [Synth 8-113] binding component instance 'Mcount_LEC_xor_0_11_INV_0' to cell 'INV' [E:/FPGA/ejercicios/EF31/SRC/FIFO16x8_bb.vhd:577]
INFO: [Synth 8-113] binding component instance 'Mcount_ESC_xor_0_11_INV_0' to cell 'INV' [E:/FPGA/ejercicios/EF31/SRC/FIFO16x8_bb.vhd:582]
INFO: [Synth 8-113] binding component instance 'Mcount_CONT_xor_0_11_INV_0' to cell 'INV' [E:/FPGA/ejercicios/EF31/SRC/FIFO16x8_bb.vhd:587]
	Parameter INIT bound to: 16'b1000110000000100 
INFO: [Synth 8-113] binding component instance 'CONT_and00001' to cell 'LUT4_D' [E:/FPGA/ejercicios/EF31/SRC/FIFO16x8_bb.vhd:592]
	Parameter INIT bound to: 16'b1100011000110011 
INFO: [Synth 8-113] binding component instance 'Mcount_CONT_lut_3_1' to cell 'LUT4_D' [E:/FPGA/ejercicios/EF31/SRC/FIFO16x8_bb.vhd:604]
	Parameter INIT bound to: 16'b1100011000110011 
INFO: [Synth 8-113] binding component instance 'Mcount_CONT_lut_2_1' to cell 'LUT4_D' [E:/FPGA/ejercicios/EF31/SRC/FIFO16x8_bb.vhd:616]
INFO: [Synth 8-256] done synthesizing module 'FIFO' (4#1) [E:/FPGA/ejercicios/EF31/SRC/FIFO16x8_bb.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'UART' (5#1) [E:/FPGA/ejercicios/EF31/SRC/UART.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'TOP' (6#1) [E:/FPGA/ejercicios/EF31/SRC/TOP.vhd:46]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1216.723 ; gain = 149.105
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1216.723 ; gain = 149.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1216.723 ; gain = 149.105
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'e:/FPGA/ejercicios/EF31/UART_TB/UART_TB.srcs/sources_1/ip/clk_wiz_1/clk_wiz.dcp' for cell 'MMCM0'
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 11 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 10 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/FPGA/ejercicios/EF31/UART_TB/UART_TB.srcs/sources_1/ip/clk_wiz_1/clk_wiz_board.xdc] for cell 'MMCM0/inst'
Finished Parsing XDC File [e:/FPGA/ejercicios/EF31/UART_TB/UART_TB.srcs/sources_1/ip/clk_wiz_1/clk_wiz_board.xdc] for cell 'MMCM0/inst'
Parsing XDC File [e:/FPGA/ejercicios/EF31/UART_TB/UART_TB.srcs/sources_1/ip/clk_wiz_1/clk_wiz.xdc] for cell 'MMCM0/inst'
Finished Parsing XDC File [e:/FPGA/ejercicios/EF31/UART_TB/UART_TB.srcs/sources_1/ip/clk_wiz_1/clk_wiz.xdc] for cell 'MMCM0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/FPGA/ejercicios/EF31/UART_TB/UART_TB.srcs/sources_1/ip/clk_wiz_1/clk_wiz.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
ERROR: [Common 17-1586] The Filename 'E:/FPGA/ejercicios/EF31/SRC/.Xil/TOP_propImpl.xdc' contains strings that are not allowed by the Windows operating system.
Parsing XDC File [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc]
WARNING: [Vivado 12-584] No ports matched 'SW[0]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'SW[0]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'SW[1]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'SW[1]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'SW[2]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'SW[2]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'SW[3]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'SW[3]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'SW[4]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'SW[4]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'SW[5]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'SW[5]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'SW[6]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'SW[6]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'SW[7]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'SW[7]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'SW[8]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'SW[8]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'SW[9]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'SW[9]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'SW[10]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'SW[10]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'SW[11]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'SW[11]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'SW[12]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'SW[12]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'SW[13]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'SW[13]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'SW[14]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'SW[14]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'SW[15]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'SW[15]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'CAT[0]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'CAT[0]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:83]
WARNING: [Vivado 12-584] No ports matched 'CAT[1]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'CAT[1]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'CAT[2]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'CAT[2]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'CAT[3]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'CAT[3]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:89]
WARNING: [Vivado 12-584] No ports matched 'CAT[4]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'CAT[4]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'CAT[5]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:92]
WARNING: [Vivado 12-584] No ports matched 'CAT[5]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'CAT[6]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'CAT[6]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:95]
WARNING: [Vivado 12-584] No ports matched 'CAT[7]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'CAT[7]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'AN[0]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'AN[0]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'AN[1]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:101]
WARNING: [Vivado 12-584] No ports matched 'AN[1]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'AN[2]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:103]
WARNING: [Vivado 12-584] No ports matched 'AN[2]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:104]
WARNING: [Vivado 12-584] No ports matched 'AN[3]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:105]
WARNING: [Vivado 12-584] No ports matched 'AN[3]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'BTN[4]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:121]
WARNING: [Vivado 12-584] No ports matched 'BTN[3]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:122]
WARNING: [Vivado 12-584] No ports matched 'BTN[2]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:123]
WARNING: [Vivado 12-584] No ports matched 'BTN[1]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:124]
WARNING: [Vivado 12-584] No ports matched 'BTN[0]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:125]
WARNING: [Vivado 12-584] No ports matched 'BTN[4]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:126]
WARNING: [Vivado 12-584] No ports matched 'BTN[3]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:127]
WARNING: [Vivado 12-584] No ports matched 'BTN[2]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:128]
WARNING: [Vivado 12-584] No ports matched 'BTN[1]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:129]
WARNING: [Vivado 12-584] No ports matched 'BTN[0]'. [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc:130]
Finished Parsing XDC File [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/FPGA/ejercicios/EF31/SRC/Basys3_GPIO.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/TOP_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Timing 38-2] Deriving generated clocks
ERROR: [Common 17-1586] The Filename 'E:/FPGA/ejercicios/EF31/SRC/.Xil/TOP_propImpl.xdc' contains strings that are not allowed by the Windows operating system.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 30 instances were transformed.
  INV => LUT1: 6 instances
  LUT4_D => LUT4: 6 instances
  MUXF5 => LUT3: 2 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 16 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:34 ; elapsed = 00:00:48 . Memory (MB): peak = 1450.910 ; gain = 383.293
75 Infos, 103 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:52 . Memory (MB): peak = 1450.910 ; gain = 383.664
close_design
source UART_tb.tcl
# restart
ERROR: [Simulator 45-6] No active Vivado Simulator simulation.  To use this command you must first start a simulation using Vivado Simulator.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.srcs/sources_1/ip/clk_wiz_1/clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz
"xvhdl --incr --relax -prj TOP_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGA/ejercicios/EF31/SRC/FIFO16x8_bb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGA/ejercicios/EF31/SRC/UART.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UART
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGA/ejercicios/EF31/SRC/TOP.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TOP
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 1450.910 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '20' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b21b8eb39f8540669919aea37d5f7544 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TOP_behav xil_defaultlib.TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_clk_wiz
Compiling module xil_defaultlib.clk_wiz
Compiling architecture rtl of entity xil_defaultlib.BAUDGENERATOR [\BAUDGENERATOR(n=325)\]
Compiling architecture arch of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture rtl of entity xil_defaultlib.UART_TX [uart_tx_default]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture ram32x1d_v of entity unisim.RAM32X1D [ram32x1d_default]
Compiling architecture ram16x1d_v of entity unisim.RAM16X1D [ram16x1d_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110101010101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011110001011010")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001100")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001110")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00110101")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001101001010110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001010100010001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000110001110")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000001011000110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111011111111")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture muxf5_v of entity unisim.MUXF5 [muxf5_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000010001000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010000100100000")(0...]
Compiling architecture inv_v of entity unisim.INV [inv_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000110000000100")(0...]
Compiling architecture lut4_d_v of entity unisim.LUT4_D [\LUT4_D(init="1000110000000100")...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100011000110011")(0...]
Compiling architecture lut4_d_v of entity unisim.LUT4_D [\LUT4_D(init="1100011000110011")...]
Compiling architecture blackbox of entity xil_defaultlib.FIFO [fifo_default]
Compiling architecture rtl of entity xil_defaultlib.UART [uart_default]
Compiling architecture behavioral of entity xil_defaultlib.top
Built simulation snapshot TOP_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:38 . Memory (MB): peak = 1450.910 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '38' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TOP_behav -key {Behavioral:sim_1:Functional:TOP} -tclbatch {TOP.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source TOP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1450.910 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TOP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:01:22 . Memory (MB): peak = 1450.910 ; gain = 0.000
source UART_tb.tcl
# restart
INFO: [Simtcl 6-17] Simulation restarted
# add_wave {/UART/CLK}
# add_wave {/UART/RESET}
# add_wave {/UART/RX}
# add_wave {/UART/RD_UART}
# add_wave {/UART/WR_UART}
# add_wave {/UART/W_DATA}
# add_wave {/UART/TX}
# add_wave {/UART/TX_FULL}
# add_wave {/UART/RX_EMPTY}
# add_wave {/UART/R_DATA}
# add_force {/UART/CLK} -radix bin {0 0ns} {1 5ns} -repeat_every 10ns
# add_force {/UART/RESET} -radix bin {1 0ns} {0 40ns}
# run 1us
# add_force {/UART/W_DATA} -radix hex {5A 0ns} {1C 1us} {88 2us} {34 3us} {00 4us}
# run 5us
source UART_tb.tcl
# restart
INFO: [Simtcl 6-17] Simulation restarted
# add_wave {/UART/CLK}
# add_wave {/UART/RESET}
# add_wave {/UART/RX}
# add_wave {/UART/RD_UART}
# add_wave {/UART/WR_UART}
# add_wave {/UART/W_DATA}
# add_wave {/UART/TX}
# add_wave {/UART/TX_FULL}
# add_wave {/UART/RX_EMPTY}
# add_wave {/UART/R_DATA}
# add_force {/UART/CLK} -radix bin {0 0ns} {1 5ns} -repeat_every 10ns
# add_force {/UART/RESET} -radix bin {1 0ns} {0 40ns}
# run 1us
# add_force {/UART/WR_UART} -radix bin {1 0ns}
# add_force {/UART/W_DATA} -radix hex {5A 0ns} {1C 30us} {88 60us} {34 90us} {22 120us}
# run 100us
# add_force {/UART/WR_UART} -radix bin {0 0ns}
force110
source UART_tb.tcl
# restart
INFO: [Simtcl 6-17] Simulation restarted
# add_wave {/UART/CLK}
# add_wave {/UART/RESET}
# add_wave {/UART/RX}
# add_wave {/UART/RD_UART}
# add_wave {/UART/WR_UART}
# add_wave {/UART/W_DATA}
# add_wave {/UART/TX}
# add_wave {/UART/TX_FULL}
# add_wave {/UART/RX_EMPTY}
# add_wave {/UART/R_DATA}
# add_wave {/UART/FIFO_TX/iDIN}
ERROR: [Wavedata 42-471] Note: Nothing was found for the following items: /UART/FIFO_TX/iDIN 
ERROR: [Common 17-39] 'add_wave' failed due to earlier errors.

    while executing
"add_wave {/UART/FIFO_TX/iDIN}"
    (file "UART_tb.tcl" line 19)
source UART_tb.tcl
# restart
INFO: [Simtcl 6-17] Simulation restarted
# add_wave {/UART/CLK}
# add_wave {/UART/RESET}
# add_wave {/UART/RX}
# add_wave {/UART/RD_UART}
# add_wave {/UART/WR_UART}
# add_wave {/UART/W_DATA}
# add_wave {/UART/TX}
# add_wave {/UART/TX_FULL}
# add_wave {/UART/RX_EMPTY}
# add_wave {/UART/R_DATA}
# add_wave {/UART/UART_TX/DIN}
# add_wave {/UART/UART_TX/TX_START}
# add_wave {/UART/UART_TX/S_TICK}
# add_force {/UART/CLK} -radix bin {0 0ns} {1 5ns} -repeat_every 10ns
# add_force {/UART/RESET} -radix bin {1 0ns} {0 40ns}
# run 1us
# add_force {/UART/WR_UART} -radix bin {1 0ns}
# add_force {/UART/W_DATA} -radix hex {5A 0ns} {1C 30us} {88 60us} {34 90us} {22 120us}
# run 100us
# add_force {/UART/WR_UART} -radix bin {0 0ns}
force115
source UART_tb.tcl
# restart
INFO: [Simtcl 6-17] Simulation restarted
# add_wave {/UART/CLK}
# add_wave {/UART/RESET}
# add_wave {/UART/RX}
# add_wave {/UART/RD_UART}
# add_wave {/UART/WR_UART}
# add_wave {/UART/W_DATA}
# add_wave {/UART/TX}
# add_wave {/UART/TX_FULL}
# add_wave {/UART/RX_EMPTY}
# add_wave {/UART/R_DATA}
# add_wave {/UART/UART_TX/DIN}
# add_wave {/UART/UART_TX/TX_START}
# add_wave {/UART/UART_TX/iTX_DONE_TICK}
ERROR: [Wavedata 42-471] Note: Nothing was found for the following items: /UART/UART_TX/iTX_DONE_TICK 
ERROR: [Common 17-39] 'add_wave' failed due to earlier errors.

    while executing
"add_wave {/UART/UART_TX/iTX_DONE_TICK}"
    (file "UART_tb.tcl" line 21)
source UART_tb.tcl
# restart
INFO: [Simtcl 6-17] Simulation restarted
# add_wave {/UART/CLK}
# add_wave {/UART/RESET}
# add_wave {/UART/RX}
# add_wave {/UART/RD_UART}
# add_wave {/UART/WR_UART}
# add_wave {/UART/W_DATA}
# add_wave {/UART/TX}
# add_wave {/UART/TX_FULL}
# add_wave {/UART/RX_EMPTY}
# add_wave {/UART/R_DATA}
# add_wave {/UART/UART_TX/DIN}
# add_wave {/UART/UART_TX/TX_START}
# add_wave {/UART/UART_TX/tx_done_tick}
# add_wave {/UART/UART_TX/S_TICK}
# add_force {/UART/CLK} -radix bin {0 0ns} {1 5ns} -repeat_every 10ns
# add_force {/UART/RESET} -radix bin {1 0ns} {0 40ns}
# run 1us
# add_force {/UART/WR_UART} -radix bin {1 0ns}
# add_force {/UART/W_DATA} -radix hex {5A 0ns} {1C 30us} {88 60us} {34 90us} {22 120us}
# run 100us
# add_force {/UART/WR_UART} -radix bin {0 0ns}
force120
source UART_tb.tcl
# restart
INFO: [Simtcl 6-17] Simulation restarted
# add_wave {/UART/CLK}
# add_wave {/UART/RESET}
# add_wave {/UART/RX}
# add_wave {/UART/RD_UART}
# add_wave {/UART/WR_UART}
# add_wave {/UART/W_DATA}
# add_wave {/UART/TX}
# add_wave {/UART/TX_FULL}
# add_wave {/UART/RX_EMPTY}
# add_wave {/UART/R_DATA}
# add_wave {/UART/UART_TX/DIN}
# add_wave {/UART/UART_TX/TX_START}
# add_wave {/UART/UART_TX/tx_done_tick}
# add_wave {/UART/UART_TX/S_TICK}
# add_force {/UART/CLK} -radix bin {0 0ns} {1 5ns} -repeat_every 10ns
# add_force {/UART/RESET} -radix bin {1 0ns} {0 40ns}
# run 1us
# add_force {/UART/WR_UART} -radix bin {1 0ns}
# add_force {/UART/W_DATA} -radix hex {5A 0ns} {1C 30us} {88 60us} {34 90us} {22 120us}
# run 100us
# add_force {/UART/WR_UART} -radix bin {0 0ns}
force125
source UART_tb.tcl
# restart
INFO: [Simtcl 6-17] Simulation restarted
# add_wave {/UART/CLK}
# add_wave {/UART/RESET}
# add_wave {/UART/RX}
# add_wave {/UART/RD_UART}
# add_wave {/UART/WR_UART}
# add_wave {/UART/W_DATA}
# add_wave {/UART/TX}
# add_wave {/UART/TX_FULL}
# add_wave {/UART/RX_EMPTY}
# add_wave {/UART/R_DATA}
# add_wave {/UART/UART_TX/DIN}
# add_wave {/UART/UART_TX/TX_START}
# add_wave {/UART/UART_TX/tx_done_tick}
# add_wave {/UART/UART_TX/S_TICK}
# add_wave {/UART/FIFO_TX/WORDS}
# add_force {/UART/CLK} -radix bin {0 0ns} {1 5ns} -repeat_every 10ns
# add_force {/UART/RESET} -radix bin {1 0ns} {0 40ns}
# run 1us
# add_force {/UART/WR_UART} -radix bin {1 0ns}
# add_force {/UART/W_DATA} -radix hex {5A 0ns} {1C 30us}
# run 50us
# add_force {/UART/WR_UART} -radix bin {0 0ns}
force130
source UART_tb.tcl
# restart
INFO: [Simtcl 6-17] Simulation restarted
# add_wave {/UART/CLK}
# add_wave {/UART/RESET}
# add_wave {/UART/WR_UART}
# add_wave {/UART/W_DATA}
# add_wave {/UART/TX}
# add_wave {/UART/TX_FULL}
# add_wave {/UART/UART_TX/DIN}
# add_wave {/UART/UART_TX/TX_START}
# add_wave {/UART/UART_TX/tx_done_tick}
# add_wave {/UART/UART_TX/S_TICK}
# add_wave {/UART/FIFO_TX/WORDS}
# add_force {/UART/CLK} -radix bin {0 0ns} {1 5ns} -repeat_every 10ns
# add_force {/UART/RESET} -radix bin {1 0ns} {0 40ns}
# run 1us
# add_force {/UART/WR_UART} -radix bin {1 0ns}
# add_force {/UART/W_DATA} -radix hex {5A 0ns} {1C 30us}
# run 50us
# add_force {/UART/WR_UART} -radix bin {0 0ns}
force135
source UART_tb.tcl
# restart
INFO: [Simtcl 6-17] Simulation restarted
# add_wave {/UART/CLK}
# add_wave {/UART/RESET}
# add_wave {/UART/WR_UART}
# add_wave {/UART/W_DATA}
# add_wave {/UART/TX}
# add_wave {/UART/TX_FULL}
# add_wave {/UART/UART_TX/DIN}
# add_wave {/UART/UART_TX/TX_START}
# add_wave {/UART/UART_TX/tx_done_tick}
# add_wave {/UART/UART_TX/S_TICK}
# add_wave {/UART/UART_TX/state_reg}
# add_wave {/UART/FIFO_TX/WORDS}
# add_force {/UART/CLK} -radix bin {0 0ns} {1 5ns} -repeat_every 10ns
# add_force {/UART/RESET} -radix bin {1 0ns} {0 40ns}
# run 1us
# add_force {/UART/WR_UART} -radix bin {1 0ns}
# add_force {/UART/W_DATA} -radix hex {5A 0ns} {1C 30us}
# run 50us
# add_force {/UART/WR_UART} -radix bin {0 0ns}
force140
source UART_tb.tcl
# restart
INFO: [Simtcl 6-17] Simulation restarted
# add_wave {/UART/CLK}
# add_wave {/UART/RESET}
# add_wave {/UART/WR_UART}
# add_wave {/UART/W_DATA}
# add_wave {/UART/TX}
# add_wave {/UART/TX_FULL}
# add_wave {/UART/UART_TX/DIN}
# add_wave {/UART/UART_TX/TX_START}
# add_wave {/UART/UART_TX/tx_done_tick}
# add_wave {/UART/UART_TX/S_TICK}
# add_wave {/UART/UART_TX/state_reg}
# add_wave {/UART/UART_TX/bit_index}
# add_wave {/UART/FIFO_TX/WORDS}
# add_force {/UART/CLK} -radix bin {0 0ns} {1 5ns} -repeat_every 10ns
# add_force {/UART/RESET} -radix bin {1 0ns} {0 40ns}
# run 1us
# add_force {/UART/WR_UART} -radix bin {1 0ns}
# add_force {/UART/W_DATA} -radix hex {5A 0ns} {1C 30us}
# run 50us
# add_force {/UART/WR_UART} -radix bin {0 0ns}
force145
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1450.910 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb  4 01:12:08 2020...
