<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Configuration Comparison</title>

    <link rel="stylesheet" href="/css/dk_PCI_express_IP_support_center.css">
    <link rel="stylesheet" href="/css/rushita_automotive.css">
    
    <link rel="stylesheet" href="/css/yatri.css">
    <!-- ***** Bootstrap *****  -->
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/css/bootstrap.min.css" rel="stylesheet" integrity="sha384-EVSTQN3/azprG1Anm3QDgpJLIm9Nao0Yz1ztcQTwFspd3yD65VohhpuuCOmLASjC" crossorigin="anonymous">
    <!-- ***** Fontawesome *****  -->
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.6.0/css/all.min.css" integrity="sha512-Kc323vGBEqzTmouAECnVceyQqyqdsSiqLQISBL29aUW4U/M7pSPA/gEUZQqv1cwx4OnYxTxve5UMg5GT6L4JJg==" crossorigin="anonymous" referrerpolicy="no-referrer" />
    <!-- ***** Google Fonts *****  -->
    <link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Material+Symbols+Outlined:opsz,wght,FILL,GRAD@24,400,0,0" />

    <style>
        nav{
            position: relative !important;
        }
        .mv_teaching_padd{
            padding-inline: 4.6875rem 9rem !important;
        }

        /********** License Key table *********/
        .mv_product_padd{
            padding: 2em 0;
            color: #262626;
            background-color: #F7F7F7;
        }
        .dk_current_table{
            border: 1px solid #e9e9e9;
        }
        .dk_current_table thead tr th{
            background-color: #e9e9e9;
            border-right: 1px solid #fff;
            border-bottom: 0;
            border-top: 0;
            padding: 8px;
            text-align: center;
            vertical-align: top;
            color: #262626;
            font-size: .875rem;
            font-weight: 700;
            line-height: 1.25;
        }
        .dk_current_table tbody tr td{
            background-color: #fff;
            border-right: 1px solid #e9e9e9;
            border-top: 1px solid #e9e9e9;
            white-space: normal !important;
            padding: 16px;
            overflow: hidden;
            font-size: .875rem;
            line-height: 1.42857143;
            vertical-align: top;
        }
        .dk_current_table tbody tr:nth-child(even) td{
            background-color: #f7f7f7;
        }
        /*********************************/
        
        @media(max-width:767px){
            .mv_coman_btn{
                margin-top: 1rem;
            }
            /* License Key table */
            .dk_current_table{
                overflow-x: scroll;
                display: inline-block;
            }
        }
        .VK_ai_nav_bar::-webkit-scrollbar {
            display: none !important;
        }
        
    </style>
</head>
<body>

    <!-- header -->
    <header>
        <div id="navbar"></div>
    </header>  

<!-- --------------------------------------------------------------------- -->
<!-- <section>
    <nav class="mb_sub_nv">
        <div class="mv_breadcrumb">
            <ol class="mv_spark_breadcrumb_items">
                <li><a href="">Altera® FPGAs and Programmable Devices</a></li>
                <li><a href="">FPGA Product Support</a></li>
                <li><a href="">Devices and Product collections</a></li>
                <li><p class="mb-0"></p></li>
            </ol>
        </div>
    </nav>
</section> -->

<section class="m_ai_tdrop">
    <div>
        <button class="btn dropdown-toggle" type="button" data-bs-toggle="dropdown" aria-expanded="false">
            Altera® FPGAs and Programmable Devices
        </button>
        <ul class="dropdown-menu">
            <li><a class="dropdown-item m_dropActive" href="#">FPGA Products</a></li>
            <li><a class="dropdown-item m_dropActive" href="/Product/B8_FPGA_CPLD.html">FPGA Devices</a></li>
            <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/quartus_development_software_tools_quartus_prime_design_software_overview.html">FPGA Software</a></li>
            <li><a class="dropdown-item m_dropActive" href="/Product/B11_intel_intellectual.html">FPGA IP</a></li>
            <li><a class="dropdown-item m_dropActive" href="/Product/B12_intel_fpga_develop.html">FPGA DEVKITs</a></li>
            <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_developer_learn/developer_get_help_FPGA_support.html">FPGA Product Support</a></li>
        </ul>
    </div>


    <div class="m_ai_shlash">/</div>
    <div>
        <button class="btn dropdown-toggle" type="button" data-bs-toggle="dropdown" aria-expanded="false">
            FPGA Product Support
        </button>
        <ul class="dropdown-menu">
            <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_developer_learn/developer_get_help_FPGA_support_FPGA_developer_center.html">FPGA Developer Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="#">FPGA Documentation</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/device_and_product_support_collections.html">Devices and Product collections</a></li>
            <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/FPGAs_programmable_devices_support_training.html">FPGA Technical Training</a></li>
            <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/design_examples.html">FPGA Design Examples</a></li>
            <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/quartus_development_software_tools_licensing.html">FPGA Licensing Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="#">FPGA Downloads</a></li>
            <li><a class="dropdown-item m_dropActive" href="#">FPGA Knowledge Base</a></li>
            <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_developer_learn/developer_get_help_FPGA_support.html">FPGA Support Resources</a></li>
        </ul>
    </div>

    <div class="m_ai_shlash">/</div>

    <div>
        <button class="btn dropdown-toggle" type="button" data-bs-toggle="dropdown" aria-expanded="false">
            FPGA Support Resources
        </button>
        <ul class="dropdown-menu">
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/system_architect_developer_center.html">System Architect Developer Support Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/device_configuration_support_center.html">Device Configuration Support Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/board_developer_center.html">Board Developer Support Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/FPGA_Design_Software_Resource_Centers.html">FPGA Design Software Resource Centers</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/developers_learn/embedded_software_developer_center.html">Embedded Software Developer Support Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="#">HLS Compiler Support Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/DSP_IP_Support_Center.html">Digital Signal Processing (DSP) IP Support Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/intel_FPGA_IP_Support.html">FPGA IP Support</a></li>
            <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/power_solutions.html">Power Solutions Resources</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Programming_Support_Center.html">Programming Support Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/EDA_tool_support_resource_center.html">EDA Tool Support Resource Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/intel_FPGA_SDK_for_OpenCL_support_center.html">FPGA SDK for OpenCL™ - Support Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/quality_and_reliability.html">FPGA Quality and Reliability</a></li>
        </ul>
    </div>

    <div class="m_ai_shlash">/</div>
    <div>
        <button class="btn dropdown-toggle" type="button" data-bs-toggle="dropdown" aria-expanded="false">
            Device Configuration Support Center
        </button>
        <ul class="dropdown-menu">
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Configuration_Support_Center.html">Configuration Support Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Configuration_Features.html">Configuration Features</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Configuration_via_Protocol.html">Configuration via Protocol</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Reference_Solutions.html">Reference Solutions</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Supported_Flash_Devices_for_Intel_Stratix_10.html">Stratix® 10 Supported Flash Devices</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Supported_Flash_Devices_for_Intel_Arria_10_SoC_Device.html">Arria® 10 SoCs Supported Flash Devices</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Supported_Flash_Devices_for_Cyclone_V_SoC_and_Arria_V_SoC.html">Cyclone® V and Arria® V SoC Supported Flash Devices</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Configuration_Solutions.html">Configuration Solutions</a></li>
            <li><a class="dropdown-item m_dropActive" href="#">Configuration Comparison</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/JTAG_Configuration.html">JTAG Configuration</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Active_Serial_Configuration.html">Active Serial Configuration</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Passive_Serial_Configuration.html">Passive Serial Configuration</a></li>
            <li><a class="dropdown-item m_dropActive" href="">Passive Parallel Asynchronous Configuration</a></li>
            <li><a class="dropdown-item m_dropActive" href="">Passive Parallel Synchronous Configuration</a></li>
            <li><a class="dropdown-item m_dropActive" href="">Fast Passive Parallel Configuration</a></li>
            <li><a class="dropdown-item m_dropActive" href="">Active Parallel Configuration</a></li>
            <li><a class="dropdown-item m_dropActive" href="">FPGA Configuration Troubleshooter</a></li>
        </ul>
    </div>
    <div class="m_ai_shlash">/</div>
    <div class="m_ai_httl">Configuration Comparison</div>
</section>
<!-- --------------------------------------------------------------------- -->

    <!-------------------------------- Altera® FPGA ----------------------------------->
    <section>
        <div class="mv_intel_fpga_padd">
            <div class="row">
                <div class="col-10">
                     <h1 style="font-weight: 350; color: #fff;">Configuration Comparison</h1> 
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->
    
    <!---------------------------------------------------------------->
    <section>
        <div class="container">
            <div style="padding: 1rem 0rem 1.2rem;">
                <p>For a comparison of the various configuration schemes, refer to Table 1.</p>
            </div>
            <div style="padding: 1rem 0rem 1.2rem;">
                <h3 style="font-weight: 350;">Table 1. General Comparison for the Various Configuration Schemes</h3>
            </div>
                <table class="mv_product_table w-100 mb-4">
                    <thead>
                        <tr>
                            <th><p><b>Active or Passive Configuration Scheme</b></p></th>
                            <th><p><b>Configuration Scheme</b></p></th>
                            <th><p><b>Serial or Parallel Configuration</b></p></th>
                            <th><p><b>External Memory and/or Configuration Device<sup>1</sup></b></p></th>
                            <th><p><b>Width of DATA Bus (In Bits)</b></p></th>
                            <th><p><b>Relative Configuration Time<sup>2</sup></b></p></th>
                        </tr>   
                    </thead>
                    <tbody>
                        <tr class="data" data-category-id="">
                            <td width="18%" rowspan="3"><p><b>Active</b></p></td>
                            <td width="14%"><p>AS</p></td>
                            <td width="16%"><p>Serial</p></td>
                            <td width="21%"><p><a class="b_special_a1" href="">Serial configuration (EPCS) device</a></p></td>
                            <td width="12%"><p>1</p></td>
                            <td width="16%"><p>Moderate</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td width="14%"><p>AS</p></td>
                            <td width="16%"><p>Serial</p></td>
                            <td width="21%"><p><a class="b_special_a1" href="">Serial configuration (EPCQ) device</a></p></td>
                            <td width="12%"><p>1,4</p></td>
                            <td width="16%"><p>Moderate</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td width="14%"><p>AP</p></td>
                            <td width="16%"><p>Parallel</p></td>
                            <td width="21%"><p>Supported common flash interface (CFI) parallel flash memory</p></td>
                            <td width="12%"><p>16</p></td>
                            <td width="16%"><p>Moderate</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td width="18%" rowspan="5"><p><b>Passive</b></p></td>
                            <td width="14%" rowspan="2"><p>PS</p></td>
                            <td width="16%"><p>Serial</p></td>
                            <td width="21%"><p>Intel<span style="background-color: transparent;">® MAX®&nbsp;series CPLDs, or processor with flash memory</span></p></td>
                            <td width="12%"><p>1</p></td>
                            <td width="16%"><p>Slow</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td width="16%"><p>Serial</p></td>
                            <td width="21%"><p>Download cable</p></td>
                            <td width="12%"><p>1</p></td>
                            <td width="16%"><p>Slow</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td width="14%"><p>FPP</p></td>
                            <td width="16%"><p>Parallel</p></td>
                            <td width="21%"><p>Intel MAX series CPLDs, or microprocessor with flash memory</p></td>
                            <td width="12%"><p>8, 16, 32</p></td>
                            <td width="16%"><p>Fast</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td width="14%" rowspan="2"><p>JTAG</p></td>
                            <td width="16%"><p>Serial</p></td>
                            <td width="21%"><p>Intel MAX series CPLDs, or microprocessor with flash memory</p></td>
                            <td width="12%"><p>1</p></td>
                            <td width="16%"><p>Slow</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td width="16%"><p>Serial</p></td>
                            <td width="21%"><p>Download cable</p></td>
                            <td width="12%"><p>1</p></td>
                            <td width="16%"><p>Slow</p></td>
                        </tr>
                    </tbody>
                </table>

                <div style="padding: 1rem 0rem 2rem;">
                    <p class="mb-2"><b>Notes:</b></p>
                    <ol>
                        <li>Different devices using the same configuration scheme may support a different external controller and/or configuration device. Refer to the configuration chapter of the respective&nbsp;Intel® FPGA device in the <a class="b_special_a1" href="">Configuration Handbook</a> for more information.</li>
                        <li>Configuration time is presented as a relative comparison and serves only as a general guideline. Configuration time varies for different configuration schemes and depends on the configuration file size, configuration data width, frequency of the driving clock, and flash access time.</li>
                    </ol>
                </div>

                <div style="padding: 1rem 0rem 2rem;">
                    <h3 style="font-weight: 352;">Active and Passive Configuration Schemes</h3>
                    <p>In general,&nbsp;Intel® FPGA configuration schemes are categorized into active configuration schemes or passive configuration schemes. In the active configuration schemes, the device controls the configuration process and gets the configuration data from an external memory device. Active serial (AS) and active parallel (AP) are active configuration schemes. The memory device is a <a class="b_special_a1" href="">serial configuration (EPCQ) device</a>&nbsp;for AS configuration and a supported parallel flash memory for AP configuration.</p>
                    <p>In the passive configuration schemes, the configuration device controls the configuration process and supplies the configuration data. The configuration device can be an external intelligent host, such as a PC, a microprocessor, or a MAX series CPLD. Passive serial (PS), fast passive parallel (FPP), and JTAG are passive configuration schemes.</p>
                </div>

                <div style="padding: 1rem 0rem 2rem;">
                    <h3 style="font-weight: 350;">External Memory and/or Configuration Device</h3>
                    <p>All configuration schemes require either an external memory or a configuration device. These external devices are necessary to store configuration data and/or configure the&nbsp;Intel® FPGA when using a particular configuration scheme. For example, an external memory device can be a <a class="b_special_a1" href="">serial configuration (EPCQ) device</a>&nbsp;or a supported parallel flash memory device. A configuration controller can be a microprocessor, or any MAX series CPLD. Note that different configuration schemes are supported by different external memories and/or configuration devices. The MAX series CPLD supports Parallel Flash Loader intellectual property (IP) to program common flash interface (CFI) flash memory devices through the JTAG interface and provides the logic to control configuration (Passive Serial and Fast Passive Parallel) from the flash memory device to the Intel® FPGA.</p>
                    <ul>
                        <li><a class="b_special_a1" href="">Parallel Flash Loader Intel® FPGA IP User Guide</a><br>
                        </li>
                        <li><a class="b_special_a1" href="">MAX Series Configuration Controller Using Flash Memory white paper</a></li>
                    </ul>
                </div>

                <div style="padding: 3rem 0rem;">
                    <h3 style="font-weight: 300; padding-bottom: 0.5rem;">Width of DATA Bus</h3>
                    <p>The width of the DATA bus determines the number of bits transmitted per DCLK cycle for the configuration scheme. In general, the configuration schemes can also be grouped in either serial configuration schemes or parallel configuration schemes. Serial configuration schemes transmit 1 bit per DCLK cycle. PS, AS, and JTAG are serial configuration schemes. On the other hand, parallel configuration schemes transmit more than 1 bit per DCLK cycle. The FPP configuration schemes transmit 8, 16, and 32 bits per DCLK cycle. The AP configuration scheme transmits 16 bits per DCLK cycle. Generally, the higher number of DATA bits transmitted per DCLK cycle contributes to a shorter configuration time.</p>
                </div>

                <div style="padding: 1rem 0rem 2rem;">
                    <h3 style="font-weight: 350; padding-bottom: 0.5rem;">Relative Configuration Time</h3>
                    <p>The configuration cycle consists of three stages: reset, configuration, and initialization. The relative configuration times here refer only to the configuration stage. The time it takes for the device to enter user mode is actually longer.</p>
                    <p>Configuration time varies for different configuration schemes and depends on the configuration file size, configuration data width, frequency of the driving clock, and flash access time. You can estimate the relative configuration time between various configuration schemes of the same device family and density.</p>
                    <p>AS configuration time is dominated by the time it takes to transfer data from the EPCQ to the FPGA device. The AS interface is clocked by the FPGA DCLK output generated from an internal oscillator. The DCLK minimum frequency when using the 40 MHz oscillator is 20 MHz (50 ns). For example, the maximum AS configuration time estimate for an EP3C10 device is (2.5 Mb of uncompressed data) = RBF size x (maximum DCLK period / 1 bit per DCLK cycle) = 2.5 Mb x (50 ns / 1 bit) = 125 ms.</p>
                    <p>In general, the FPP configuration schemes have the shortest configuration times. For all the FPP schemes, the configuration frequency is controlled by the external device. The AS, PS, and JTAG configuration schemes have a relatively slower configuration time. However, the relative configuration time is just an estimate. The actual configuration time depends heavily on the configuration data width, the configuration frequency at which the device is clocked, the configuration file size, and the flash access time.</p>
                </div>

                <div style="padding: 1rem 0rem 2rem;">
                    <h3 style="font-weight: 350; padding-bottom: 0.5rem;">Support for CLKUSR Feature</h3>
                    <p>In some devices, the CLKUSR pin is an optional pin that inputs a user-supplied clock to synchronize the initialization of one or more devices after configuration. This feature allows one or more devices to enter user mode at the same time. This pin is enabled by turning on the <b>Enable user-supplied start-up clock (CLKUSR)</b> option in the Quartus® Prime or Quartus II software.</p>
                    <p>For more information, refer to the configuration chapter of the respective&nbsp;Intel® FPGA device in the <a class="b_special_a1" href="">Configuration Handbook</a>.</p>
                </div>

                <div style="padding: 1rem 0rem 2rem;">
                    <h3 style="font-weight: 350; padding-bottom: 0.5rem;">Scalability</h3>
                    <p>The Intel® FPGA <a class="b_special_a1" href="">EPCS devices (PDF)</a> and <a class="b_special_a1" href="">EPCQ devices (PDF)</a> support a single-device configuration solution for Agilex series, Stratix® series (except for Stratix and Stratix® GX), Arria® series, and Cyclone® series FPGAs.</p>
                    <p>To choose the appropriate configuration device, you must determine the total configuration space required for your target FPGA or chain of FPGAs. If you are configuring a chain of FPGAs, you must add the configuration file size for each FPGA to determine the total configuration space needed.</p>
                </div>

        </div>
    </section>

    <!-- footer -->
    <footer>
        <div id="footer"></div>
    </footer>

    <!------------------------------------ Model ----------------------------------->
    <!-- Use the 1 -->
    <div class="modal" id="mv_developer_usability_1" tabindex="-1">
        <div class="modal-dialog mv_industry_dialog">
            <div class="modal-content mv_industry_model_content dk_Cyclone_fmc">
                <div class="modal-body mv_industry_body">
                    <button type="button" data-bs-dismiss="modal" aria-label="Close">
                        <span><i class="fa-solid fa-xmark"></i></span>
                    </button>
                    <div class="mv_enlarged-image">
                        <img src="/img/darshit_image/diagram-opencl-sw-support.png.rendition.intel.web.1920.1080.png" alt="">
                    </div>
                </div>
            </div>
        </div>
    </div>
    <!-- ----------------------------------------------------------------------------- -->

    </body>

    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/js/bootstrap.bundle.min.js" integrity="sha384-MrcW6ZMFYlzcLA8Nl+NtUVF0sA7MsXsP1UyJoMp4YLEuNSfAP+JcXn/tWtIaxVXM" crossorigin="anonymous"></script>

    <script>
        // navbar include
        fetch('/y_index/y_navbar.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('navbar').innerHTML = data;
            });
        // footer include 
        fetch('/y_index/y_footer.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('footer').innerHTML = data;
            });
    </script>

    <!-- nav script -->
    <script>
        document.addEventListener('DOMContentLoaded', function () {
        const nav = document.querySelector('.VK_client_app_navigation');
        const navLinks = document.querySelectorAll('.VK_ai_nav_bar a');
        const sections = document.querySelectorAll('section[id]');
        let navOffset = nav.offsetTop;

            // Add smooth scrolling to all links
            navLinks.forEach(link => {
                link.addEventListener('click', function (e) {
                    e.preventDefault();
                    document.querySelector(this.getAttribute('href')).scrollIntoView({
                        behavior: 'smooth'
                    });
                });
            });

            // Sticky Navigation
            window.addEventListener('scroll', () => {
                if (window.pageYOffset >= navOffset) {
                    nav.classList.add('VK_sticky_nav_bar');
                } else {
                    nav.classList.remove('VK_sticky_nav_bar');
                }
                // Section highlighting
                sections.forEach(section => {
                    const sectionTop = section.offsetTop - nav.clientHeight;
                    const sectionHeight = section.clientHeight;
                    if (window.pageYOffset >= sectionTop && window.pageYOffset <= sectionTop + sectionHeight) {
                        navLinks.forEach(link => {
                            link.classList.remove('active');
                            if (link.getAttribute('href') === `#${section.id}`) {
                                link.classList.add('active');
                                
                                // Ensure the active link is visible in the nav bar
                                const navBar = document.querySelector('.VK_ai_nav_bar');
                                const activeLink = document.querySelector('.VK_ai_nav_bar a.active');
                                const linkRect = activeLink.getBoundingClientRect();
                                const navBarRect = navBar.getBoundingClientRect();

                                if (linkRect.left < navBarRect.left || linkRect.right > navBarRect.right) {
                                    activeLink.scrollIntoView({ inline: 'center', behavior: 'smooth' });
                                }
                            }
                        });
                    }
                });
            });
        });
    </script>

</html>