------------------------------------------------------------
TimeQuest Timing Analyzer Summary
------------------------------------------------------------

Type  : Slow 1200mV 85C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : -3.416
TNS   : -1199.380

Type  : Slow 1200mV 85C Model Setup 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[1]'
Slack : -2.707
TNS   : -126.849

Type  : Slow 1200mV 85C Model Setup 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : -0.334
TNS   : -0.334

Type  : Slow 1200mV 85C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic'
Slack : 0.533
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_capture'
Slack : 0.973
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 0.975
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDQSS'
Slack : 1.068
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDQSS'
Slack : 1.117
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDSS'
Slack : 1.428
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDSS'
Slack : 1.477
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 1.886
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall'
Slack : 2.597
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall'
Slack : 2.646
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 2.742
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 3.520
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'clk'
Slack : 14.484
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'altera_reserved_tck'
Slack : 42.335
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.388
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.398
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.436
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'altera_reserved_tck'
Slack : 0.455
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'clk'
Slack : 0.455
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 0.455
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 0.455
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 0.468
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 0.506
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDQSS'
Slack : 1.084
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDQSS'
Slack : 1.131
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall'
Slack : 1.141
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall'
Slack : 1.188
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDSS'
Slack : 1.326
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDSS'
Slack : 1.373
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_capture'
Slack : 1.416
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic'
Slack : 1.642
TNS   : 0.000

Type  : Slow 1200mV 85C Model Recovery 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[1]'
Slack : -6.605
TNS   : -328.628

Type  : Slow 1200mV 85C Model Recovery 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : -1.459
TNS   : -20.979

Type  : Slow 1200mV 85C Model Recovery 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : -1.329
TNS   : -101.582

Type  : Slow 1200mV 85C Model Recovery 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 2.205
TNS   : 0.000

Type  : Slow 1200mV 85C Model Recovery 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 3.262
TNS   : 0.000

Type  : Slow 1200mV 85C Model Recovery 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 4.119
TNS   : 0.000

Type  : Slow 1200mV 85C Model Recovery 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 4.297
TNS   : 0.000

Type  : Slow 1200mV 85C Model Recovery 'clk'
Slack : 17.782
TNS   : 0.000

Type  : Slow 1200mV 85C Model Recovery 'altera_reserved_tck'
Slack : 47.910
TNS   : 0.000

Type  : Slow 1200mV 85C Model Removal 'altera_reserved_tck'
Slack : 1.138
TNS   : 0.000

Type  : Slow 1200mV 85C Model Removal 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 1.162
TNS   : 0.000

Type  : Slow 1200mV 85C Model Removal 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 1.186
TNS   : 0.000

Type  : Slow 1200mV 85C Model Removal 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 1.186
TNS   : 0.000

Type  : Slow 1200mV 85C Model Removal 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 1.190
TNS   : 0.000

Type  : Slow 1200mV 85C Model Removal 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : 1.278
TNS   : 0.000

Type  : Slow 1200mV 85C Model Removal 'clk'
Slack : 1.668
TNS   : 0.000

Type  : Slow 1200mV 85C Model Removal 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[1]'
Slack : 1.701
TNS   : 0.000

Type  : Slow 1200mV 85C Model Removal 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 2.374
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 1.799
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 1.799
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_rise'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDQSS'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDSS'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_rise'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDQSS'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDSS'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_mem_clk[0]_mimic_launch_clock'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 2.699
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 2.700
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_1'
Slack : 2.707
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_2'
Slack : 2.707
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_4'
Slack : 2.707
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_5'
Slack : 2.707
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_7'
Slack : 2.707
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_8'
Slack : 2.707
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_17'
Slack : 2.708
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_18'
Slack : 2.708
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_19'
Slack : 2.708
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_20'
Slack : 2.708
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_21'
Slack : 2.708
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_22'
Slack : 2.708
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_23'
Slack : 2.708
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_24'
Slack : 2.708
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_3'
Slack : 2.708
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_6'
Slack : 2.708
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_capture'
Slack : 2.731
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic'
Slack : 2.731
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_10'
Slack : 2.767
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_12'
Slack : 2.767
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_13'
Slack : 2.767
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_15'
Slack : 2.767
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_16'
Slack : 2.767
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_9'
Slack : 2.767
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_11'
Slack : 2.768
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_14'
Slack : 2.768
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_25'
Slack : 2.768
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_26'
Slack : 2.768
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_27'
Slack : 2.768
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_28'
Slack : 2.768
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_29'
Slack : 2.768
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_30'
Slack : 2.768
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_31'
Slack : 2.768
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_32'
Slack : 2.768
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 4.951
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[1]'
Slack : 5.963
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'clk'
Slack : 9.762
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : 20.527
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'altera_reserved_tck'
Slack : 49.413
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : -3.159
TNS   : -843.323

Type  : Slow 1200mV 0C Model Setup 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[1]'
Slack : -2.552
TNS   : -120.265

Type  : Slow 1200mV 0C Model Setup 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : -0.223
TNS   : -0.223

Type  : Slow 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic'
Slack : 0.505
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_capture'
Slack : 0.935
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDQSS'
Slack : 1.087
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDQSS'
Slack : 1.144
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 1.157
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDSS'
Slack : 1.442
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDSS'
Slack : 1.499
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 2.011
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall'
Slack : 2.752
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall'
Slack : 2.809
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 2.971
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 3.603
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'clk'
Slack : 14.845
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'altera_reserved_tck'
Slack : 42.965
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.359
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.363
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.385
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'altera_reserved_tck'
Slack : 0.403
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 0.403
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'clk'
Slack : 0.404
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 0.404
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 0.419
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 0.474
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall'
Slack : 1.066
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDQSS'
Slack : 1.098
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall'
Slack : 1.121
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDQSS'
Slack : 1.153
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDSS'
Slack : 1.346
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_capture'
Slack : 1.359
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDSS'
Slack : 1.401
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic'
Slack : 1.696
TNS   : 0.000

Type  : Slow 1200mV 0C Model Recovery 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[1]'
Slack : -6.016
TNS   : -299.935

Type  : Slow 1200mV 0C Model Recovery 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : -1.310
TNS   : -18.430

Type  : Slow 1200mV 0C Model Recovery 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : -0.912
TNS   : -65.871

Type  : Slow 1200mV 0C Model Recovery 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 2.448
TNS   : 0.000

Type  : Slow 1200mV 0C Model Recovery 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 3.556
TNS   : 0.000

Type  : Slow 1200mV 0C Model Recovery 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 4.253
TNS   : 0.000

Type  : Slow 1200mV 0C Model Recovery 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 4.470
TNS   : 0.000

Type  : Slow 1200mV 0C Model Recovery 'clk'
Slack : 17.922
TNS   : 0.000

Type  : Slow 1200mV 0C Model Recovery 'altera_reserved_tck'
Slack : 48.202
TNS   : 0.000

Type  : Slow 1200mV 0C Model Removal 'altera_reserved_tck'
Slack : 1.037
TNS   : 0.000

Type  : Slow 1200mV 0C Model Removal 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 1.075
TNS   : 0.000

Type  : Slow 1200mV 0C Model Removal 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 1.091
TNS   : 0.000

Type  : Slow 1200mV 0C Model Removal 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 1.091
TNS   : 0.000

Type  : Slow 1200mV 0C Model Removal 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 1.096
TNS   : 0.000

Type  : Slow 1200mV 0C Model Removal 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : 1.151
TNS   : 0.000

Type  : Slow 1200mV 0C Model Removal 'clk'
Slack : 1.489
TNS   : 0.000

Type  : Slow 1200mV 0C Model Removal 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[1]'
Slack : 1.532
TNS   : 0.000

Type  : Slow 1200mV 0C Model Removal 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 2.144
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 1.799
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 1.799
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_rise'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDQSS'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDSS'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_rise'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDQSS'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDSS'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_mem_clk[0]_mimic_launch_clock'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 2.701
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 2.702
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_1'
Slack : 2.704
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_18'
Slack : 2.704
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_23'
Slack : 2.704
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_3'
Slack : 2.704
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_4'
Slack : 2.704
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_5'
Slack : 2.704
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_6'
Slack : 2.704
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_7'
Slack : 2.704
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_8'
Slack : 2.704
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_17'
Slack : 2.705
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_19'
Slack : 2.705
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_2'
Slack : 2.705
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_20'
Slack : 2.705
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_21'
Slack : 2.705
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_22'
Slack : 2.705
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_24'
Slack : 2.705
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_capture'
Slack : 2.730
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic'
Slack : 2.730
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_11'
Slack : 2.750
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_12'
Slack : 2.750
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_13'
Slack : 2.750
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_14'
Slack : 2.750
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_15'
Slack : 2.750
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_16'
Slack : 2.750
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_26'
Slack : 2.750
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_31'
Slack : 2.750
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_9'
Slack : 2.750
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_10'
Slack : 2.751
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_25'
Slack : 2.751
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_27'
Slack : 2.751
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_28'
Slack : 2.751
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_29'
Slack : 2.751
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_30'
Slack : 2.751
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_32'
Slack : 2.751
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 4.934
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[1]'
Slack : 5.934
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'clk'
Slack : 9.772
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : 20.527
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'altera_reserved_tck'
Slack : 49.262
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : -1.623
TNS   : -150.134

Type  : Fast 1200mV 0C Model Setup 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[1]'
Slack : -1.191
TNS   : -57.192

Type  : Fast 1200mV 0C Model Setup 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.305
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDQSS'
Slack : 1.254
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDQSS'
Slack : 1.278
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic'
Slack : 1.512
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDSS'
Slack : 1.553
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDSS'
Slack : 1.577
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_capture'
Slack : 1.990
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 2.478
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 2.873
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall'
Slack : 3.169
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall'
Slack : 3.193
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 4.617
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 4.949
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'clk'
Slack : 17.649
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'altera_reserved_tck'
Slack : 46.972
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.110
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.132
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.132
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 0.176
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'altera_reserved_tck'
Slack : 0.187
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 0.187
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'clk'
Slack : 0.188
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 0.195
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 0.197
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_capture'
Slack : 0.731
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic'
Slack : 0.782
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall'
Slack : 0.959
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall'
Slack : 0.983
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDQSS'
Slack : 1.209
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDQSS'
Slack : 1.233
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDSS'
Slack : 1.509
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDSS'
Slack : 1.533
TNS   : 0.000

Type  : Fast 1200mV 0C Model Recovery 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[1]'
Slack : -3.041
TNS   : -156.216

Type  : Fast 1200mV 0C Model Recovery 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : -0.221
TNS   : -2.253

Type  : Fast 1200mV 0C Model Recovery 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 1.056
TNS   : 0.000

Type  : Fast 1200mV 0C Model Recovery 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 3.672
TNS   : 0.000

Type  : Fast 1200mV 0C Model Recovery 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 4.716
TNS   : 0.000

Type  : Fast 1200mV 0C Model Recovery 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 5.141
TNS   : 0.000

Type  : Fast 1200mV 0C Model Recovery 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 5.228
TNS   : 0.000

Type  : Fast 1200mV 0C Model Recovery 'clk'
Slack : 18.992
TNS   : 0.000

Type  : Fast 1200mV 0C Model Recovery 'altera_reserved_tck'
Slack : 49.378
TNS   : 0.000

Type  : Fast 1200mV 0C Model Removal 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.492
TNS   : 0.000

Type  : Fast 1200mV 0C Model Removal 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.497
TNS   : 0.000

Type  : Fast 1200mV 0C Model Removal 'altera_reserved_tck'
Slack : 0.500
TNS   : 0.000

Type  : Fast 1200mV 0C Model Removal 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 0.502
TNS   : 0.000

Type  : Fast 1200mV 0C Model Removal 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 0.503
TNS   : 0.000

Type  : Fast 1200mV 0C Model Removal 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 0.504
TNS   : 0.000

Type  : Fast 1200mV 0C Model Removal 'clk'
Slack : 0.689
TNS   : 0.000

Type  : Fast 1200mV 0C Model Removal 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.747
TNS   : 0.000

Type  : Fast 1200mV 0C Model Removal 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 1.034
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 2.667
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall'
Slack : 2.667
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_rise'
Slack : 2.667
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDQSS'
Slack : 2.667
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDSS'
Slack : 2.667
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall'
Slack : 2.667
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_rise'
Slack : 2.667
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDQSS'
Slack : 2.667
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDSS'
Slack : 2.667
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_mem_clk[0]_mimic_launch_clock'
Slack : 2.667
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 2.746
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_11'
Slack : 2.768
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_12'
Slack : 2.768
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_13'
Slack : 2.768
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_14'
Slack : 2.768
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_15'
Slack : 2.768
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_16'
Slack : 2.768
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_25'
Slack : 2.768
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_26'
Slack : 2.768
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_30'
Slack : 2.768
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_31'
Slack : 2.768
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_32'
Slack : 2.768
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_9'
Slack : 2.768
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_10'
Slack : 2.769
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_27'
Slack : 2.769
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_28'
Slack : 2.769
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_29'
Slack : 2.769
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_capture'
Slack : 2.778
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic'
Slack : 2.778
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 2.783
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 2.785
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_17'
Slack : 2.787
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_19'
Slack : 2.787
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_2'
Slack : 2.787
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_20'
Slack : 2.787
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_21'
Slack : 2.787
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_22'
Slack : 2.787
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_24'
Slack : 2.787
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_1'
Slack : 2.788
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_18'
Slack : 2.788
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_23'
Slack : 2.788
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_3'
Slack : 2.788
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_4'
Slack : 2.788
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_5'
Slack : 2.788
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_6'
Slack : 2.788
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_7'
Slack : 2.788
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_8'
Slack : 2.788
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 4.952
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[1]'
Slack : 6.040
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'clk'
Slack : 9.273
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : 20.613
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'altera_reserved_tck'
Slack : 49.294
TNS   : 0.000

------------------------------------------------------------
