==27664== Cachegrind, a cache and branch-prediction profiler
==27664== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==27664== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==27664== Command: ./mser .
==27664== 
--27664-- warning: L3 cache found, using its data for the LL simulation.
--27664-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--27664-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
LRU cache replacement will be used
==27664== 
==27664== Process terminating with default action of signal 15 (SIGTERM)
==27664==    at 0x10CB68: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27664==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27664== 
==27664== I   refs:      2,240,136,164
==27664== I1  misses:            1,206
==27664== LLi misses:            1,202
==27664== I1  miss rate:          0.00%
==27664== LLi miss rate:          0.00%
==27664== 
==27664== D   refs:        900,876,681  (609,303,337 rd   + 291,573,344 wr)
==27664== D1  misses:        1,843,326  (    672,544 rd   +   1,170,782 wr)
==27664== LLd misses:        1,329,585  (    229,723 rd   +   1,099,862 wr)
==27664== D1  miss rate:           0.2% (        0.1%     +         0.4%  )
==27664== LLd miss rate:           0.1% (        0.0%     +         0.4%  )
==27664== 
==27664== LL refs:           1,844,532  (    673,750 rd   +   1,170,782 wr)
==27664== LL misses:         1,330,787  (    230,925 rd   +   1,099,862 wr)
==27664== LL miss rate:            0.0% (        0.0%     +         0.4%  )
