
                                pc	bp	sp	stack
Initial values                  0	1	0
  0	JMP	0	17	17	1	0
 17	INC	0	7	18	1	7	0 0 0 0 0 0 0 
 18	SIO	0	2	19	1	8	0 0 0 0 0 0 0 4 
 19	STO	0	4	20	1	7	0 0 0 0 4 0 0 
 20	SIO	0	2	21	1	8	0 0 0 0 4 0 0 5 
 21	STO	0	5	22	1	7	0 0 0 0 4 5 0 
 22	LIT	0	1	23	1	8	0 0 0 0 4 5 0 1 
 23	STO	0	6	24	1	7	0 0 0 0 4 5 1 
 24	CAL	0	1	1	8	7	0 0 0 0 4 5 1 
  1	JMP	0	2	2	8	7
  2	INC	0	4	3	8	11	0 0 0 0 4 5 1 | 0 1 1 25 
  3	LOD	1	5	4	8	12	0 0 0 0 4 5 1 | 0 1 1 25 5 
  4	LIT	0	0	5	8	13	0 0 0 0 4 5 1 | 0 1 1 25 5 0 
  5	OPR	0	12	6	8	12	0 0 0 0 4 5 1 | 0 1 1 25 1 
  6	JPC	0	16	7	8	11	0 0 0 0 4 5 1 | 0 1 1 25 
  7	LOD	1	6	8	8	12	0 0 0 0 4 5 1 | 0 1 1 25 1 
  8	LOD	1	4	9	8	13	0 0 0 0 4 5 1 | 0 1 1 25 1 4 
  9	OPR	0	4	10	8	12	0 0 0 0 4 5 1 | 0 1 1 25 4 
 10	STO	1	6	11	8	11	0 0 0 0 4 5 4 | 0 1 1 25 
 11	LOD	1	5	12	8	12	0 0 0 0 4 5 4 | 0 1 1 25 5 
 12	LIT	0	1	13	8	13	0 0 0 0 4 5 4 | 0 1 1 25 5 1 
 13	OPR	0	3	14	8	12	0 0 0 0 4 5 4 | 0 1 1 25 4 
 14	STO	1	5	15	8	11	0 0 0 0 4 4 4 | 0 1 1 25 
 15	JMP	0	3	3	8	11
  3	LOD	1	5	4	8	12	0 0 0 0 4 4 4 | 0 1 1 25 4 
  4	LIT	0	0	5	8	13	0 0 0 0 4 4 4 | 0 1 1 25 4 0 
  5	OPR	0	12	6	8	12	0 0 0 0 4 4 4 | 0 1 1 25 1 
  6	JPC	0	16	7	8	11	0 0 0 0 4 4 4 | 0 1 1 25 
  7	LOD	1	6	8	8	12	0 0 0 0 4 4 4 | 0 1 1 25 4 
  8	LOD	1	4	9	8	13	0 0 0 0 4 4 4 | 0 1 1 25 4 4 
  9	OPR	0	4	10	8	12	0 0 0 0 4 4 4 | 0 1 1 25 16 
 10	STO	1	6	11	8	11	0 0 0 0 4 4 16 | 0 1 1 25 
 11	LOD	1	5	12	8	12	0 0 0 0 4 4 16 | 0 1 1 25 4 
 12	LIT	0	1	13	8	13	0 0 0 0 4 4 16 | 0 1 1 25 4 1 
 13	OPR	0	3	14	8	12	0 0 0 0 4 4 16 | 0 1 1 25 3 
 14	STO	1	5	15	8	11	0 0 0 0 4 3 16 | 0 1 1 25 
 15	JMP	0	3	3	8	11
  3	LOD	1	5	4	8	12	0 0 0 0 4 3 16 | 0 1 1 25 3 
  4	LIT	0	0	5	8	13	0 0 0 0 4 3 16 | 0 1 1 25 3 0 
  5	OPR	0	12	6	8	12	0 0 0 0 4 3 16 | 0 1 1 25 1 
  6	JPC	0	16	7	8	11	0 0 0 0 4 3 16 | 0 1 1 25 
  7	LOD	1	6	8	8	12	0 0 0 0 4 3 16 | 0 1 1 25 16 
  8	LOD	1	4	9	8	13	0 0 0 0 4 3 16 | 0 1 1 25 16 4 
  9	OPR	0	4	10	8	12	0 0 0 0 4 3 16 | 0 1 1 25 64 
 10	STO	1	6	11	8	11	0 0 0 0 4 3 64 | 0 1 1 25 
 11	LOD	1	5	12	8	12	0 0 0 0 4 3 64 | 0 1 1 25 3 
 12	LIT	0	1	13	8	13	0 0 0 0 4 3 64 | 0 1 1 25 3 1 
 13	OPR	0	3	14	8	12	0 0 0 0 4 3 64 | 0 1 1 25 2 
 14	STO	1	5	15	8	11	0 0 0 0 4 2 64 | 0 1 1 25 
 15	JMP	0	3	3	8	11
  3	LOD	1	5	4	8	12	0 0 0 0 4 2 64 | 0 1 1 25 2 
  4	LIT	0	0	5	8	13	0 0 0 0 4 2 64 | 0 1 1 25 2 0 
  5	OPR	0	12	6	8	12	0 0 0 0 4 2 64 | 0 1 1 25 1 
  6	JPC	0	16	7	8	11	0 0 0 0 4 2 64 | 0 1 1 25 
  7	LOD	1	6	8	8	12	0 0 0 0 4 2 64 | 0 1 1 25 64 
  8	LOD	1	4	9	8	13	0 0 0 0 4 2 64 | 0 1 1 25 64 4 
  9	OPR	0	4	10	8	12	0 0 0 0 4 2 64 | 0 1 1 25 256 
 10	STO	1	6	11	8	11	0 0 0 0 4 2 256 | 0 1 1 25 
 11	LOD	1	5	12	8	12	0 0 0 0 4 2 256 | 0 1 1 25 2 
 12	LIT	0	1	13	8	13	0 0 0 0 4 2 256 | 0 1 1 25 2 1 
 13	OPR	0	3	14	8	12	0 0 0 0 4 2 256 | 0 1 1 25 1 
 14	STO	1	5	15	8	11	0 0 0 0 4 1 256 | 0 1 1 25 
 15	JMP	0	3	3	8	11
  3	LOD	1	5	4	8	12	0 0 0 0 4 1 256 | 0 1 1 25 1 
  4	LIT	0	0	5	8	13	0 0 0 0 4 1 256 | 0 1 1 25 1 0 
  5	OPR	0	12	6	8	12	0 0 0 0 4 1 256 | 0 1 1 25 1 
  6	JPC	0	16	7	8	11	0 0 0 0 4 1 256 | 0 1 1 25 
  7	LOD	1	6	8	8	12	0 0 0 0 4 1 256 | 0 1 1 25 256 
  8	LOD	1	4	9	8	13	0 0 0 0 4 1 256 | 0 1 1 25 256 4 
  9	OPR	0	4	10	8	12	0 0 0 0 4 1 256 | 0 1 1 25 1024 
 10	STO	1	6	11	8	11	0 0 0 0 4 1 1024 | 0 1 1 25 
 11	LOD	1	5	12	8	12	0 0 0 0 4 1 1024 | 0 1 1 25 1 
 12	LIT	0	1	13	8	13	0 0 0 0 4 1 1024 | 0 1 1 25 1 1 
 13	OPR	0	3	14	8	12	0 0 0 0 4 1 1024 | 0 1 1 25 0 
 14	STO	1	5	15	8	11	0 0 0 0 4 0 1024 | 0 1 1 25 
 15	JMP	0	3	3	8	11
  3	LOD	1	5	4	8	12	0 0 0 0 4 0 1024 | 0 1 1 25 0 
  4	LIT	0	0	5	8	13	0 0 0 0 4 0 1024 | 0 1 1 25 0 0 
  5	OPR	0	12	6	8	12	0 0 0 0 4 0 1024 | 0 1 1 25 0 
  6	JPC	0	16	16	8	11	0 0 0 0 4 0 1024 | 0 1 1 25 
 16	OPR	0	0	25	1	7	0 0 0 0 4 0 1024 
 25	LOD	0	6	26	1	8	0 0 0 0 4 0 1024 1024 
 26	SIO	0	1	27	1	7	0 0 0 0 4 0 1024 
 27	SIO	0	3	0	0	0
Successfully halted.
