// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "12/07/2023 20:25:05"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module lab7bonus_top (
	KEY,
	SW,
	LEDR,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	clk);
input 	[3:0] KEY;
input 	[9:0] SW;
output 	[9:0] LEDR;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
input 	clk;

// Design Ports Information
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[0]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \KEY[1]~input_o ;
wire \CPU|instruction_reg|instr_reg|out[13]~DUPLICATE_q ;
wire \CPU|controller|Equal13~0_combout ;
wire \CPU|controller|Equal19~0_combout ;
wire \CPU|controller|Equal1~0_combout ;
wire \CPU|controller|Equal20~0_combout ;
wire \CPU|PC_reg|PC_DFF|out[0]~0_combout ;
wire \CPU|controller|Equal6~0_combout ;
wire \CPU|controller|vsel[1]~0_combout ;
wire \CPU|DP|Mux5~0_combout ;
wire \CPU|PC_reg|Add0~13_sumout ;
wire \CPU|controller|addr_sel~0_combout ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[6]~input_o ;
wire \CPU|decode|shift[0]~2_combout ;
wire \CPU|DP|Bin[4]~1_combout ;
wire \SW[7]~input_o ;
wire \SW[2]~input_o ;
wire \CPU|DP|Mux5~1_combout ;
wire \CPU|controller|readB[2]~3_combout ;
wire \CPU|controller|writenum[2]~0_combout ;
wire \SW[5]~input_o ;
wire \CPU|controller|write~0_combout ;
wire \CPU|DP|REGFILE|writenum_onehot[6]~2_combout ;
wire \CPU|controller|writenum[1]~1_combout ;
wire \CPU|DP|REGFILE|writenum_onehot[4]~3_combout ;
wire \CPU|DP|REGFILE|REG6|out[10]~feeder_combout ;
wire \CPU|DP|REGFILE|writenum_onehot[6]~5_combout ;
wire \CPU|DP|REGFILE|writenum_onehot[7]~6_combout ;
wire \CPU|DP|Ain[10]~43_combout ;
wire \CPU|DP|REGFILE|writenum_onehot[0]~0_combout ;
wire \CPU|DP|REGFILE|writenum_onehot[3]~7_combout ;
wire \CPU|DP|REGFILE|writenum_onehot[1]~8_combout ;
wire \CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q ;
wire \CPU|DP|REGFILE|writenum_onehot[0]~9_combout ;
wire \CPU|DP|Ain[10]~44_combout ;
wire \CPU|DP|REGFILE|writenum_onehot[2]~1_combout ;
wire \CPU|DP|Ain[1]~1_combout ;
wire \CPU|DP|Ain[1]~3_combout ;
wire \CPU|DP|Ain[10]~45_combout ;
wire \CPU|DP|alu|Mux5~0_combout ;
wire \CPU|DP|alu|Mux5~1_combout ;
wire \CPU|DP|REGFILE|REG1|out[11]~feeder_combout ;
wire \CPU|DP|REGFILE|REG3|out[11]~feeder_combout ;
wire \CPU|DP|REGFILE|REG3|out[12]~feeder_combout ;
wire \SW[1]~input_o ;
wire \CPU|DP|REGFILE|REG7|out[13]~feeder_combout ;
wire \CPU|DP|REGFILE|REG6|out[13]~feeder_combout ;
wire \CPU|DP|REGFILE|REG5|out[13]~feeder_combout ;
wire \CPU|DP|REGFILE|REG4|out[13]~feeder_combout ;
wire \CPU|DP|Ain[13]~34_combout ;
wire \CPU|DP|Ain[13]~35_combout ;
wire \CPU|DP|Ain[13]~36_combout ;
wire \CPU|DP|REGFILE|Mux23~1_combout ;
wire \CPU|DP|REGFILE|REG6|out[8]~DUPLICATE_q ;
wire \CPU|DP|REGFILE|Mux23~0_combout ;
wire \CPU|DP|REGFILE|Mux23~2_combout ;
wire \CPU|DP|Bin[8]~10_combout ;
wire \CPU|DP|Ain[7]~26_combout ;
wire \CPU|DP|Ain[7]~25_combout ;
wire \CPU|DP|Ain[7]~27_combout ;
wire \CPU|PC_reg|Add0~6 ;
wire \CPU|PC_reg|Add0~25_sumout ;
wire \CPU|PC_reg|Add1~14 ;
wire \CPU|PC_reg|Add1~2 ;
wire \CPU|PC_reg|Add1~18 ;
wire \CPU|PC_reg|Add1~22 ;
wire \CPU|PC_reg|Add1~6 ;
wire \CPU|PC_reg|Add1~25_sumout ;
wire \CPU|DP|REGFILE|REG6|out[5]~feeder_combout ;
wire \CPU|DP|Ain[5]~19_combout ;
wire \CPU|DP|Ain[5]~20_combout ;
wire \CPU|DP|Ain[5]~21_combout ;
wire \CPU|DP|Mux12~0_combout ;
wire \CPU|DP|REGFILE|Mux28~1_combout ;
wire \CPU|DP|REGFILE|Mux28~0_combout ;
wire \CPU|DP|REGFILE|Mux28~2_combout ;
wire \CPU|DP|REGFILE|REG4|out[4]~feeder_combout ;
wire \CPU|DP|REGFILE|REG7|out[4]~feeder_combout ;
wire \CPU|DP|REGFILE|Mux27~0_combout ;
wire \CPU|DP|REGFILE|Mux27~1_combout ;
wire \CPU|DP|REGFILE|Mux27~2_combout ;
wire \CPU|DP|Bin[4]~6_combout ;
wire \CPU|DP|Mux13~0_combout ;
wire \CPU|DP|REGFILE|Mux29~1_combout ;
wire \CPU|DP|REGFILE|REG4|out[2]~feeder_combout ;
wire \CPU|DP|REGFILE|Mux29~0_combout ;
wire \CPU|DP|REGFILE|Mux29~2_combout ;
wire \CPU|DP|Bin[3]~5_combout ;
wire \CPU|DP|Ain[2]~10_combout ;
wire \CPU|DP|Ain[2]~11_combout ;
wire \CPU|DP|Ain[2]~12_combout ;
wire \CPU|DP|Mux14~0_combout ;
wire \CPU|DP|Ain[1]~7_combout ;
wire \CPU|DP|Ain[1]~8_combout ;
wire \CPU|DP|Ain[1]~9_combout ;
wire \CPU|decode|shift[1]~0_combout ;
wire \CPU|DP|Mux15~0_combout ;
wire \CPU|DP|REGFILE|Mux31~1_combout ;
wire \CPU|DP|REGFILE|Mux31~0_combout ;
wire \CPU|DP|REGFILE|Mux31~2_combout ;
wire \CPU|DP|REGFILE|Mux30~1_combout ;
wire \CPU|DP|REGFILE|Mux30~0_combout ;
wire \CPU|DP|REGFILE|Mux30~2_combout ;
wire \CPU|DP|SHIFTER|Mux15~0_combout ;
wire \CPU|DP|Ain[0]~5_combout ;
wire \CPU|DP|Ain[0]~4_combout ;
wire \CPU|DP|Ain[0]~6_combout ;
wire \CPU|DP|alu|adder|Add0~2 ;
wire \CPU|DP|alu|adder|Add0~6 ;
wire \CPU|DP|alu|adder|Add0~10 ;
wire \CPU|DP|alu|adder|Add0~14 ;
wire \CPU|DP|alu|adder|Add0~18 ;
wire \CPU|DP|alu|adder|Add0~21_sumout ;
wire \CPU|PC_reg|next_pc[5]~12_combout ;
wire \CPU|PC_reg|next_pc[5]~13_combout ;
wire \CPU|DP|Mux10~0_combout ;
wire \CPU|DP|REGFILE|Mux26~1_combout ;
wire \CPU|DP|REGFILE|Mux26~0_combout ;
wire \CPU|DP|REGFILE|Mux26~2_combout ;
wire \CPU|DP|REGFILE|REG4|out[6]~feeder_combout ;
wire \CPU|DP|REGFILE|Mux25~0_combout ;
wire \CPU|DP|REGFILE|REG3|out[6]~feeder_combout ;
wire \CPU|DP|REGFILE|Mux25~1_combout ;
wire \CPU|DP|REGFILE|Mux25~2_combout ;
wire \CPU|DP|Bin[6]~8_combout ;
wire \CPU|DP|alu|adder|Add0~22 ;
wire \CPU|DP|alu|adder|Add0~26 ;
wire \CPU|DP|alu|adder|Add0~30 ;
wire \CPU|DP|alu|adder|Add0~34 ;
wire \CPU|DP|alu|adder|Add0~58 ;
wire \CPU|DP|alu|adder|Add0~54 ;
wire \CPU|DP|alu|adder|Add0~62 ;
wire \CPU|DP|alu|adder|Add0~50 ;
wire \CPU|DP|alu|adder|Add0~41_sumout ;
wire \CPU|DP|Mux2~0_combout ;
wire \CPU|DP|REGFILE|Mux18~1_combout ;
wire \CPU|DP|REGFILE|Mux18~0_combout ;
wire \CPU|DP|REGFILE|Mux18~2_combout ;
wire \CPU|DP|REGFILE|REG6|out[15]~feeder_combout ;
wire \CPU|DP|Ain[15]~31_combout ;
wire \CPU|DP|REGFILE|REG1|out[15]~DUPLICATE_q ;
wire \CPU|DP|Ain[15]~32_combout ;
wire \CPU|DP|Ain[15]~33_combout ;
wire \CPU|controller|bsel~0_combout ;
wire \CPU|DP|SHIFTER|Mux0~1_combout ;
wire \CPU|DP|REGFILE|Mux16~1_combout ;
wire \CPU|DP|SHIFTER|Mux0~0_combout ;
wire \CPU|DP|Bin[15]~11_combout ;
wire \CPU|DP|alu|Mux0~0_combout ;
wire \CPU|DP|SHIFTER|Mux0~2_combout ;
wire \CPU|DP|REGFILE|REG2|out[14]~feeder_combout ;
wire \CPU|DP|REGFILE|REG7|out[14]~feeder_combout ;
wire \CPU|DP|Ain[14]~37_combout ;
wire \CPU|DP|Ain[14]~38_combout ;
wire \CPU|DP|Ain[14]~39_combout ;
wire \CPU|DP|alu|adder|Add0~42 ;
wire \CPU|DP|alu|adder|Add0~46 ;
wire \CPU|DP|alu|adder|Add0~37_sumout ;
wire \CPU|DP|Mux0~0_combout ;
wire \CPU|DP|REGFILE|REG5|out[15]~DUPLICATE_q ;
wire \CPU|DP|REGFILE|Mux16~0_combout ;
wire \CPU|DP|REGFILE|Mux16~2_combout ;
wire \CPU|DP|Bin[14]~13_combout ;
wire \CPU|DP|alu|adder|Add0~45_sumout ;
wire \CPU|DP|alu|Mux1~0_combout ;
wire \CPU|DP|Mux1~0_combout ;
wire \CPU|DP|REGFILE|REG4|out[14]~DUPLICATE_q ;
wire \CPU|DP|REGFILE|REG5|out[14]~DUPLICATE_q ;
wire \CPU|DP|REGFILE|Mux17~0_combout ;
wire \CPU|DP|REGFILE|Mux17~1_combout ;
wire \CPU|DP|REGFILE|Mux17~2_combout ;
wire \CPU|DP|Bin[13]~12_combout ;
wire \CPU|DP|alu|Mux2~0_combout ;
wire \CPU|DP|alu|Mux2~1_combout ;
wire \CPU|DP|alu|Mux1~1_combout ;
wire \CPU|DP|alu|Mux0~1_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \read_data[1]~10_combout ;
wire \CPU|controller|readB[1]~2_combout ;
wire \CPU|DP|REGFILE|Mux19~1_combout ;
wire \CPU|DP|REGFILE|REG6|out[12]~feeder_combout ;
wire \CPU|DP|REGFILE|REG7|out[12]~feeder_combout ;
wire \CPU|DP|REGFILE|REG5|out[12]~feeder_combout ;
wire \CPU|DP|REGFILE|Mux19~0_combout ;
wire \CPU|DP|REGFILE|Mux19~2_combout ;
wire \CPU|DP|Bin[12]~14_combout ;
wire \CPU|DP|alu|adder|Add0~49_sumout ;
wire \CPU|DP|Mux3~0_combout ;
wire \CPU|DP|Ain[12]~41_combout ;
wire \CPU|DP|Ain[12]~40_combout ;
wire \CPU|DP|Ain[12]~42_combout ;
wire \CPU|DP|alu|Mux3~0_combout ;
wire \CPU|DP|alu|Mux3~1_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \SW[0]~input_o ;
wire \read_data[0]~5_combout ;
wire \CPU|controller|readB[0]~1_combout ;
wire \CPU|DP|REGFILE|Mux20~1_combout ;
wire \CPU|DP|REGFILE|REG5|out[11]~feeder_combout ;
wire \CPU|DP|REGFILE|REG4|out[11]~feeder_combout ;
wire \CPU|DP|REGFILE|REG6|out[11]~feeder_combout ;
wire \CPU|DP|REGFILE|REG7|out[11]~feeder_combout ;
wire \CPU|DP|REGFILE|Mux20~0_combout ;
wire \CPU|DP|REGFILE|Mux20~2_combout ;
wire \CPU|DP|Bin[11]~17_combout ;
wire \CPU|DP|alu|adder|Add0~61_sumout ;
wire \CPU|DP|Mux4~0_combout ;
wire \CPU|DP|REGFILE|REG2|out[11]~feeder_combout ;
wire \CPU|DP|Ain[11]~50_combout ;
wire \CPU|DP|Ain[11]~49_combout ;
wire \CPU|DP|Ain[11]~51_combout ;
wire \CPU|DP|alu|Mux4~0_combout ;
wire \CPU|DP|alu|Mux4~1_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a5 ;
wire \read_data[5]~11_combout ;
wire \CPU|controller|writenum[0]~2_combout ;
wire \CPU|DP|REGFILE|writenum_onehot[5]~4_combout ;
wire \CPU|DP|REGFILE|REG7|out[9]~feeder_combout ;
wire \CPU|DP|REGFILE|Mux22~0_combout ;
wire \CPU|DP|REGFILE|Mux22~1_combout ;
wire \CPU|DP|REGFILE|Mux22~2_combout ;
wire \CPU|DP|Bin[10]~15_combout ;
wire \CPU|DP|alu|adder|Add0~53_sumout ;
wire \CPU|DP|Mux5~2_combout ;
wire \CPU|DP|REGFILE|Mux21~0_combout ;
wire \CPU|DP|REGFILE|Mux21~1_combout ;
wire \CPU|DP|REGFILE|Mux21~2_combout ;
wire \CPU|DP|Bin[9]~16_combout ;
wire \CPU|DP|alu|Mux6~0_combout ;
wire \CPU|DP|Mux6~0_combout ;
wire \CPU|DP|REGFILE|REG2|out[9]~feeder_combout ;
wire \CPU|DP|Ain[9]~47_combout ;
wire \CPU|DP|REGFILE|REG4|out[9]~DUPLICATE_q ;
wire \CPU|DP|Ain[9]~46_combout ;
wire \CPU|DP|Ain[9]~48_combout ;
wire \CPU|DP|alu|adder|Add0~57_sumout ;
wire \CPU|DP|alu|Mux6~1_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a9 ;
wire \read_data[9]~8_combout ;
wire \CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q ;
wire \CPU|DP|Ain[1]~0_combout ;
wire \CPU|DP|Ain[1]~2_combout ;
wire \CPU|DP|Ain[3]~14_combout ;
wire \CPU|DP|Ain[3]~13_combout ;
wire \CPU|DP|Ain[3]~15_combout ;
wire \CPU|DP|alu|Mux12~0_combout ;
wire \CPU|DP|alu|adder|Add0~13_sumout ;
wire \CPU|DP|alu|Mux12~1_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \read_data[2]~13_combout ;
wire \CPU|DP|Bin[2]~4_combout ;
wire \CPU|DP|alu|Mux13~0_combout ;
wire \CPU|DP|alu|adder|Add0~9_sumout ;
wire \CPU|DP|alu|Mux13~1_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a7 ;
wire \read_data[7]~14_combout ;
wire \CPU|PC_reg|Add0~26 ;
wire \CPU|PC_reg|Add0~30 ;
wire \CPU|PC_reg|Add0~9_sumout ;
wire \CPU|DP|alu|Mux8~0_combout ;
wire \CPU|PC_reg|next_pc[7]~4_combout ;
wire \CPU|PC_reg|Add1~26 ;
wire \CPU|PC_reg|Add1~30 ;
wire \CPU|PC_reg|Add1~9_sumout ;
wire \CPU|PC_reg|next_pc[7]~5_combout ;
wire \CPU|DP|Mux8~0_combout ;
wire \CPU|DP|REGFILE|Mux24~0_combout ;
wire \CPU|DP|REGFILE|Mux24~1_combout ;
wire \CPU|DP|REGFILE|Mux24~2_combout ;
wire \CPU|DP|Bin[7]~9_combout ;
wire \CPU|DP|alu|adder|Add0~29_sumout ;
wire \CPU|DP|alu|Mux8~1_combout ;
wire \CPU|mem_addr[7]~2_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a6 ;
wire \read_data[6]~12_combout ;
wire \CPU|instruction_reg|instr_reg|out[6]~feeder_combout ;
wire \CPU|DP|alu|adder|Add0~25_sumout ;
wire \CPU|PC_reg|next_pc[6]~14_combout ;
wire \CPU|PC_reg|Add0~29_sumout ;
wire \CPU|PC_reg|Add1~29_sumout ;
wire \CPU|PC_reg|next_pc[6]~15_combout ;
wire \CPU|DP|Mux9~0_combout ;
wire \CPU|DP|Ain[6]~22_combout ;
wire \CPU|DP|Ain[6]~23_combout ;
wire \CPU|DP|Ain[6]~24_combout ;
wire \CPU|DP|alu|Mux9~0_combout ;
wire \CPU|DP|alu|Mux9~1_combout ;
wire \CPU|mem_addr[6]~7_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a4 ;
wire \read_data[4]~9_combout ;
wire \CPU|DP|Bin[5]~7_combout ;
wire \CPU|DP|alu|Mux10~0_combout ;
wire \CPU|DP|alu|Mux10~1_combout ;
wire \CPU|mem_addr[5]~6_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \read_data[3]~15_combout ;
wire \CPU|decode|shift[0]~1_combout ;
wire \CPU|DP|Bin[0]~0_combout ;
wire \CPU|DP|alu|Mux15~0_combout ;
wire \CPU|DP|alu|adder|Add0~1_sumout ;
wire \CPU|PC_reg|next_pc[0]~6_combout ;
wire \CPU|PC_reg|Add1~13_sumout ;
wire \CPU|PC_reg|next_pc[0]~7_combout ;
wire \CPU|PC_reg|Add0~14 ;
wire \CPU|PC_reg|Add0~1_sumout ;
wire \CPU|DP|alu|adder|Add0~5_sumout ;
wire \CPU|PC_reg|next_pc[1]~0_combout ;
wire \CPU|PC_reg|Add1~1_sumout ;
wire \CPU|PC_reg|next_pc[1]~1_combout ;
wire \CPU|PC_reg|Add0~2 ;
wire \CPU|PC_reg|Add0~18 ;
wire \CPU|PC_reg|Add0~22 ;
wire \CPU|PC_reg|Add0~5_sumout ;
wire \CPU|DP|alu|adder|Add0~17_sumout ;
wire \CPU|PC_reg|next_pc[4]~2_combout ;
wire \CPU|PC_reg|Add1~5_sumout ;
wire \CPU|PC_reg|next_pc[4]~3_combout ;
wire \CPU|DP|Mux11~0_combout ;
wire \CPU|DP|Ain[4]~17_combout ;
wire \CPU|DP|Ain[4]~16_combout ;
wire \CPU|DP|Ain[4]~18_combout ;
wire \CPU|DP|alu|Mux11~0_combout ;
wire \CPU|DP|alu|Mux11~1_combout ;
wire \CPU|PC_reg|PC_DFF|out[4]~DUPLICATE_q ;
wire \CPU|mem_addr[4]~1_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a10 ;
wire \read_data[10]~6_combout ;
wire \CPU|instruction_reg|instr_reg|out[10]~feeder_combout ;
wire \CPU|DP|alu|subtractor|LessThan0~1_combout ;
wire \CPU|DP|alu|subtractor|Equal0~2_combout ;
wire \CPU|DP|alu|subtractor|LessThan0~0_combout ;
wire \CPU|DP|alu|subtractor|Equal0~4_combout ;
wire \CPU|DP|alu|subtractor|LessThan0~2_combout ;
wire \CPU|DP|alu|subtractor|Equal0~3_combout ;
wire \CPU|DP|alu|subtractor|Equal0~5_combout ;
wire \CPU|DP|alu|subtractor|LessThan0~4_combout ;
wire \CPU|DP|alu|subtractor|LessThan0~3_combout ;
wire \CPU|DP|alu|subtractor|Equal0~0_combout ;
wire \CPU|DP|alu|subtractor|LessThan0~5_combout ;
wire \CPU|DP|alu|subtractor|LessThan0~11_combout ;
wire \CPU|DP|alu|subtractor|LessThan0~10_combout ;
wire \CPU|DP|alu|subtractor|LessThan0~12_combout ;
wire \CPU|DP|alu|subtractor|LessThan0~7_combout ;
wire \CPU|DP|alu|subtractor|LessThan0~8_combout ;
wire \CPU|DP|alu|subtractor|LessThan0~6_combout ;
wire \CPU|DP|alu|subtractor|LessThan0~9_combout ;
wire \CPU|controller|Equal26~0_combout ;
wire \CPU|DP|alu|subtractor|LessThan0~13_combout ;
wire \CPU|DP|alu|subtractor|Equal0~1_combout ;
wire \CPU|DP|alu|subtractor|Equal0~6_combout ;
wire \CPU|decode|Selector0~0_combout ;
wire \CPU|decode|Selector0~1_combout ;
wire \CPU|PC_reg|PC_DFF|out[0]~1_combout ;
wire \CPU|PC_reg|Add0~21_sumout ;
wire \CPU|PC_reg|next_pc[3]~10_combout ;
wire \CPU|PC_reg|Add1~21_sumout ;
wire \CPU|PC_reg|next_pc[3]~11_combout ;
wire \CPU|PC_reg|PC_DFF|out[3]~DUPLICATE_q ;
wire \CPU|mem_addr[3]~5_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a12 ;
wire \read_data[12]~4_combout ;
wire \CPU|instruction_reg|instr_reg|out[12]~DUPLICATE_q ;
wire \CPU|controller|Equal0~1_combout ;
wire \CPU|controller|Equal3~0_combout ;
wire \CPU|controller|Equal3~1_combout ;
wire \CPU|controller|WideNor1~combout ;
wire \CPU|controller|Equal0~0_combout ;
wire \CPU|controller|WideOr1~2_combout ;
wire \CPU|controller|Equal7~0_combout ;
wire \CPU|controller|WideOr3~0_combout ;
wire \CPU|controller|state~4_combout ;
wire \CPU|controller|allow_branch~0_combout ;
wire \CPU|PC_reg|next_pc[2]~8_combout ;
wire \CPU|PC_reg|Add0~17_sumout ;
wire \CPU|PC_reg|Add1~17_sumout ;
wire \CPU|PC_reg|next_pc[2]~9_combout ;
wire \CPU|mem_addr[2]~4_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a14 ;
wire \read_data[14]~3_combout ;
wire \CPU|controller|Equal8~0_combout ;
wire \CPU|controller|Equal15~0_combout ;
wire \CPU|controller|Equal19~1_combout ;
wire \CPU|controller|WideOr3~1_combout ;
wire \CPU|controller|state~0_combout ;
wire \CPU|controller|readB[2]~0_combout ;
wire \CPU|DP|Bin[4]~2_combout ;
wire \CPU|DP|Bin[1]~3_combout ;
wire \CPU|DP|alu|Mux14~0_combout ;
wire \CPU|DP|alu|Mux14~1_combout ;
wire \CPU|PC_reg|PC_DFF|out[1]~DUPLICATE_q ;
wire \CPU|mem_addr[1]~0_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a13 ;
wire \read_data[13]~2_combout ;
wire \CPU|instruction_reg|instr_reg|out[13]~feeder_combout ;
wire \CPU|controller|WideOr5~1_combout ;
wire \CPU|controller|Equal11~0_combout ;
wire \CPU|controller|WideOr1~0_combout ;
wire \CPU|controller|WideOr3~2_combout ;
wire \CPU|controller|state~1_combout ;
wire \CPU|controller|WideOr7~0_combout ;
wire \CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q ;
wire \CPU|controller|WideOr5~0_combout ;
wire \CPU|controller|state~2_combout ;
wire \CPU|controller|Equal14~0_combout ;
wire \CPU|mem_addr[0]~3_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a11 ;
wire \read_data[11]~16_combout ;
wire \CPU|controller|Equal12~0_combout ;
wire \CPU|controller|WideOr1~1_combout ;
wire \CPU|controller|WideOr1~3_combout ;
wire \CPU|controller|state~3_combout ;
wire \led_con|enable~0_combout ;
wire \write~combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a8 ;
wire \read_data[8]~7_combout ;
wire \CPU|DP|alu|adder|Add0~33_sumout ;
wire \CPU|DP|Mux7~0_combout ;
wire \CPU|DP|Ain[8]~28_combout ;
wire \CPU|DP|Ain[8]~29_combout ;
wire \CPU|DP|Ain[8]~30_combout ;
wire \CPU|DP|alu|Mux7~0_combout ;
wire \CPU|DP|alu|Mux7~1_combout ;
wire \read_data~0_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a15 ;
wire \read_data[15]~1_combout ;
wire \CPU|decode|ALUop[1]~0_combout ;
wire \CPU|DP|alu|Mux15~1_combout ;
wire \led_con|enable~1_combout ;
wire \led_con|enable~3_combout ;
wire \led_con|enable~2_combout ;
wire \led_con|enable~4_combout ;
wire \led_con|LEDR_reg|out[6]~feeder_combout ;
wire [2:0] \CPU|DP|alu|subtractor|status ;
wire [2:0] \CPU|DP|statusDFF|out ;
wire [15:0] \CPU|DP|REGFILE|REG1|out ;
wire [4:0] \CPU|controller|state ;
wire [7:0] \led_con|LEDR_reg|out ;
wire [8:0] \CPU|data_addr_reg|data_addr_DFF|out ;
wire [15:0] \CPU|DP|REGFILE|REG4|out ;
wire [15:0] \CPU|instruction_reg|instr_reg|out ;
wire [7:0] \CPU|PC_reg|PC_DFF|out ;
wire [15:0] \CPU|DP|REGFILE|REG6|out ;
wire [15:0] \CPU|DP|REGFILE|REG0|out ;
wire [15:0] \CPU|DP|REGFILE|REG2|out ;
wire [15:0] \CPU|DP|REGFILE|REG5|out ;
wire [15:0] \CPU|DP|REGFILE|REG7|out ;
wire [15:0] \CPU|DP|REGFILE|REG3|out ;

wire [39:0] \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \MEM|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a1  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a2  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a3  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a4  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a5  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a6  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a7  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a8  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a9  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a10  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a11  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a12  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a13  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a14  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a15  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(\led_con|LEDR_reg|out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(\led_con|LEDR_reg|out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(\led_con|LEDR_reg|out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(\led_con|LEDR_reg|out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(\led_con|LEDR_reg|out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(\led_con|LEDR_reg|out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(\led_con|LEDR_reg|out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(\led_con|LEDR_reg|out [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(\CPU|controller|Equal0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX5[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX5[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX5[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX5[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N4
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G9
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X51_Y5_N32
dffeas \CPU|instruction_reg|instr_reg|out[13]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|instruction_reg|instr_reg|out[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|WideOr7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[13]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N18
cyclonev_lcell_comb \CPU|controller|Equal13~0 (
// Equation(s):
// \CPU|controller|Equal13~0_combout  = ( !\CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q  & ( (!\CPU|instruction_reg|instr_reg|out [13] & (\CPU|instruction_reg|instr_reg|out [14] & !\CPU|instruction_reg|instr_reg|out [11])) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [13]),
	.datab(!\CPU|instruction_reg|instr_reg|out [14]),
	.datac(gnd),
	.datad(!\CPU|instruction_reg|instr_reg|out [11]),
	.datae(gnd),
	.dataf(!\CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal13~0 .extended_lut = "off";
defparam \CPU|controller|Equal13~0 .lut_mask = 64'h2200220000000000;
defparam \CPU|controller|Equal13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N33
cyclonev_lcell_comb \CPU|controller|Equal19~0 (
// Equation(s):
// \CPU|controller|Equal19~0_combout  = ( \CPU|controller|state [0] & ( (!\CPU|controller|state [3] & \CPU|controller|state [1]) ) )

	.dataa(!\CPU|controller|state [3]),
	.datab(gnd),
	.datac(!\CPU|controller|state [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|controller|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal19~0 .extended_lut = "off";
defparam \CPU|controller|Equal19~0 .lut_mask = 64'h000000000A0A0A0A;
defparam \CPU|controller|Equal19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N15
cyclonev_lcell_comb \CPU|controller|Equal1~0 (
// Equation(s):
// \CPU|controller|Equal1~0_combout  = ( \CPU|controller|Equal19~0_combout  & ( (!\CPU|controller|state [4] & !\CPU|controller|state [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|controller|state [4]),
	.datad(!\CPU|controller|state [2]),
	.datae(gnd),
	.dataf(!\CPU|controller|Equal19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal1~0 .extended_lut = "off";
defparam \CPU|controller|Equal1~0 .lut_mask = 64'h00000000F000F000;
defparam \CPU|controller|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N42
cyclonev_lcell_comb \CPU|controller|Equal20~0 (
// Equation(s):
// \CPU|controller|Equal20~0_combout  = ( !\CPU|controller|state [0] & ( (!\CPU|controller|state [1] & (!\CPU|controller|state [4] & (!\CPU|controller|state [2] & !\CPU|controller|state [3]))) ) )

	.dataa(!\CPU|controller|state [1]),
	.datab(!\CPU|controller|state [4]),
	.datac(!\CPU|controller|state [2]),
	.datad(!\CPU|controller|state [3]),
	.datae(!\CPU|controller|state [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal20~0 .extended_lut = "off";
defparam \CPU|controller|Equal20~0 .lut_mask = 64'h8000000080000000;
defparam \CPU|controller|Equal20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y2_N18
cyclonev_lcell_comb \CPU|PC_reg|PC_DFF|out[0]~0 (
// Equation(s):
// \CPU|PC_reg|PC_DFF|out[0]~0_combout  = ( \CPU|controller|state [3] & ( \CPU|controller|state [0] & ( (!\CPU|controller|state [4] & ((!\CPU|controller|state [1]) # (\CPU|controller|state [2]))) ) ) ) # ( !\CPU|controller|state [3] & ( \CPU|controller|state 
// [0] & ( (!\CPU|controller|state [4]) # (\CPU|controller|state [1]) ) ) ) # ( \CPU|controller|state [3] & ( !\CPU|controller|state [0] & ( (\CPU|controller|state [4] & ((!\CPU|controller|state [1]) # (\CPU|controller|state [2]))) ) ) ) # ( 
// !\CPU|controller|state [3] & ( !\CPU|controller|state [0] & ( (!\CPU|controller|state [1] & (!\CPU|controller|state [2] & \CPU|controller|state [4])) # (\CPU|controller|state [1] & (\CPU|controller|state [2] & !\CPU|controller|state [4])) ) ) )

	.dataa(gnd),
	.datab(!\CPU|controller|state [1]),
	.datac(!\CPU|controller|state [2]),
	.datad(!\CPU|controller|state [4]),
	.datae(!\CPU|controller|state [3]),
	.dataf(!\CPU|controller|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC_reg|PC_DFF|out[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|PC_DFF|out[0]~0 .extended_lut = "off";
defparam \CPU|PC_reg|PC_DFF|out[0]~0 .lut_mask = 64'h03C000CFFF33CF00;
defparam \CPU|PC_reg|PC_DFF|out[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N12
cyclonev_lcell_comb \CPU|controller|Equal6~0 (
// Equation(s):
// \CPU|controller|Equal6~0_combout  = ( !\CPU|instruction_reg|instr_reg|out [14] & ( (\CPU|instruction_reg|instr_reg|out [11] & (\CPU|instruction_reg|instr_reg|out[13]~DUPLICATE_q  & \CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\CPU|instruction_reg|instr_reg|out [11]),
	.datac(!\CPU|instruction_reg|instr_reg|out[13]~DUPLICATE_q ),
	.datad(!\CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU|instruction_reg|instr_reg|out [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal6~0 .extended_lut = "off";
defparam \CPU|controller|Equal6~0 .lut_mask = 64'h0003000300000000;
defparam \CPU|controller|Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y2_N12
cyclonev_lcell_comb \CPU|controller|vsel[1]~0 (
// Equation(s):
// \CPU|controller|vsel[1]~0_combout  = ( !\CPU|controller|state [3] & ( \CPU|controller|state [0] & ( (\CPU|controller|state [1] & (!\CPU|controller|state [4] $ (!\CPU|controller|state [2]))) ) ) ) # ( \CPU|controller|state [3] & ( !\CPU|controller|state 
// [0] & ( (\CPU|controller|state [4] & (\CPU|controller|state [2] & !\CPU|controller|state [1])) ) ) )

	.dataa(gnd),
	.datab(!\CPU|controller|state [4]),
	.datac(!\CPU|controller|state [2]),
	.datad(!\CPU|controller|state [1]),
	.datae(!\CPU|controller|state [3]),
	.dataf(!\CPU|controller|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|vsel[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|vsel[1]~0 .extended_lut = "off";
defparam \CPU|controller|vsel[1]~0 .lut_mask = 64'h00000300003C0000;
defparam \CPU|controller|vsel[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N30
cyclonev_lcell_comb \CPU|DP|Mux5~0 (
// Equation(s):
// \CPU|DP|Mux5~0_combout  = ( \CPU|controller|state [4] ) # ( !\CPU|controller|state [4] & ( (!\CPU|controller|state [3] & ((!\CPU|controller|state [2]) # ((!\CPU|controller|state [0] & !\CPU|controller|state [1])))) # (\CPU|controller|state [3] & 
// ((!\CPU|controller|state [0]) # ((!\CPU|controller|state [2] & \CPU|controller|state [1])))) ) )

	.dataa(!\CPU|controller|state [3]),
	.datab(!\CPU|controller|state [0]),
	.datac(!\CPU|controller|state [2]),
	.datad(!\CPU|controller|state [1]),
	.datae(gnd),
	.dataf(!\CPU|controller|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Mux5~0 .extended_lut = "off";
defparam \CPU|DP|Mux5~0 .lut_mask = 64'hECF4ECF4FFFFFFFF;
defparam \CPU|DP|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N0
cyclonev_lcell_comb \CPU|PC_reg|Add0~13 (
// Equation(s):
// \CPU|PC_reg|Add0~13_sumout  = SUM(( \CPU|PC_reg|PC_DFF|out [0] ) + ( VCC ) + ( !VCC ))
// \CPU|PC_reg|Add0~14  = CARRY(( \CPU|PC_reg|PC_DFF|out [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\CPU|PC_reg|PC_DFF|out [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|PC_reg|Add0~13_sumout ),
	.cout(\CPU|PC_reg|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|Add0~13 .extended_lut = "off";
defparam \CPU|PC_reg|Add0~13 .lut_mask = 64'h0000000000003333;
defparam \CPU|PC_reg|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N30
cyclonev_lcell_comb \CPU|controller|addr_sel~0 (
// Equation(s):
// \CPU|controller|addr_sel~0_combout  = ( \CPU|controller|state [2] & ( (\CPU|controller|state [4] & (!\CPU|controller|state [0] & \CPU|controller|state [3])) ) ) # ( !\CPU|controller|state [2] & ( (\CPU|controller|state [4] & ((!\CPU|controller|state [0] & 
// (\CPU|controller|state [3] & !\CPU|controller|state [1])) # (\CPU|controller|state [0] & (!\CPU|controller|state [3] & \CPU|controller|state [1])))) ) )

	.dataa(!\CPU|controller|state [4]),
	.datab(!\CPU|controller|state [0]),
	.datac(!\CPU|controller|state [3]),
	.datad(!\CPU|controller|state [1]),
	.datae(gnd),
	.dataf(!\CPU|controller|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|addr_sel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|addr_sel~0 .extended_lut = "off";
defparam \CPU|controller|addr_sel~0 .lut_mask = 64'h0410041004040404;
defparam \CPU|controller|addr_sel~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N30
cyclonev_lcell_comb \CPU|decode|shift[0]~2 (
// Equation(s):
// \CPU|decode|shift[0]~2_combout  = ( \CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q  & ( !\CPU|instruction_reg|instr_reg|out[13]~DUPLICATE_q  $ (!\CPU|instruction_reg|instr_reg|out [14]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|instruction_reg|instr_reg|out[13]~DUPLICATE_q ),
	.datad(!\CPU|instruction_reg|instr_reg|out [14]),
	.datae(gnd),
	.dataf(!\CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|decode|shift[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|decode|shift[0]~2 .extended_lut = "off";
defparam \CPU|decode|shift[0]~2 .lut_mask = 64'h000000000FF00FF0;
defparam \CPU|decode|shift[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N12
cyclonev_lcell_comb \CPU|DP|Bin[4]~1 (
// Equation(s):
// \CPU|DP|Bin[4]~1_combout  = ( \CPU|controller|Equal14~0_combout  & ( (\CPU|decode|shift[0]~2_combout  & (\CPU|controller|readB[2]~0_combout  & ((\CPU|instruction_reg|instr_reg|out [3]) # (\CPU|instruction_reg|instr_reg|out [4])))) ) ) # ( 
// !\CPU|controller|Equal14~0_combout  & ( (\CPU|decode|shift[0]~2_combout  & ((\CPU|instruction_reg|instr_reg|out [3]) # (\CPU|instruction_reg|instr_reg|out [4]))) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [4]),
	.datab(!\CPU|decode|shift[0]~2_combout ),
	.datac(!\CPU|instruction_reg|instr_reg|out [3]),
	.datad(!\CPU|controller|readB[2]~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|controller|Equal14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[4]~1 .extended_lut = "off";
defparam \CPU|DP|Bin[4]~1 .lut_mask = 64'h1313131300130013;
defparam \CPU|DP|Bin[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N15
cyclonev_lcell_comb \CPU|DP|Mux5~1 (
// Equation(s):
// \CPU|DP|Mux5~1_combout  = ( \CPU|controller|state [0] & ( \CPU|controller|state [1] & ( (!\CPU|controller|state [2] & (!\CPU|controller|state [3] & \CPU|controller|state [4])) # (\CPU|controller|state [2] & (\CPU|controller|state [3] & 
// !\CPU|controller|state [4])) ) ) ) # ( !\CPU|controller|state [0] & ( \CPU|controller|state [1] & ( (\CPU|controller|state [2] & (!\CPU|controller|state [3] & !\CPU|controller|state [4])) ) ) ) # ( \CPU|controller|state [0] & ( !\CPU|controller|state [1] 
// & ( (!\CPU|controller|state [4] & ((\CPU|controller|state [3]) # (\CPU|controller|state [2]))) ) ) ) # ( !\CPU|controller|state [0] & ( !\CPU|controller|state [1] & ( (\CPU|controller|state [2] & (\CPU|controller|state [3] & \CPU|controller|state [4])) ) 
// ) )

	.dataa(!\CPU|controller|state [2]),
	.datab(!\CPU|controller|state [3]),
	.datac(!\CPU|controller|state [4]),
	.datad(gnd),
	.datae(!\CPU|controller|state [0]),
	.dataf(!\CPU|controller|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Mux5~1 .extended_lut = "off";
defparam \CPU|DP|Mux5~1 .lut_mask = 64'h0101707040401818;
defparam \CPU|DP|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N57
cyclonev_lcell_comb \CPU|controller|readB[2]~3 (
// Equation(s):
// \CPU|controller|readB[2]~3_combout  = ( \CPU|controller|readB[2]~0_combout  & ( \CPU|instruction_reg|instr_reg|out [2] ) ) # ( !\CPU|controller|readB[2]~0_combout  & ( \CPU|instruction_reg|instr_reg|out [7] ) )

	.dataa(gnd),
	.datab(!\CPU|instruction_reg|instr_reg|out [2]),
	.datac(!\CPU|instruction_reg|instr_reg|out [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|controller|readB[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|readB[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|readB[2]~3 .extended_lut = "off";
defparam \CPU|controller|readB[2]~3 .lut_mask = 64'h0F0F0F0F33333333;
defparam \CPU|controller|readB[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N6
cyclonev_lcell_comb \CPU|controller|writenum[2]~0 (
// Equation(s):
// \CPU|controller|writenum[2]~0_combout  = ( \CPU|controller|state [2] & ( (!\CPU|controller|state [4] & ((!\CPU|controller|state [1] & (!\CPU|controller|state [3] & \CPU|controller|state [0])) # (\CPU|controller|state [1] & (!\CPU|controller|state [3] $ 
// (\CPU|controller|state [0]))))) # (\CPU|controller|state [4] & (!\CPU|controller|state [1] & (\CPU|controller|state [3] & !\CPU|controller|state [0]))) ) ) # ( !\CPU|controller|state [2] & ( (\CPU|controller|state [0] & ((!\CPU|controller|state [4] & 
// (!\CPU|controller|state [1] & \CPU|controller|state [3])) # (\CPU|controller|state [4] & (\CPU|controller|state [1] & !\CPU|controller|state [3])))) ) )

	.dataa(!\CPU|controller|state [4]),
	.datab(!\CPU|controller|state [1]),
	.datac(!\CPU|controller|state [3]),
	.datad(!\CPU|controller|state [0]),
	.datae(gnd),
	.dataf(!\CPU|controller|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|writenum[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|writenum[2]~0 .extended_lut = "off";
defparam \CPU|controller|writenum[2]~0 .lut_mask = 64'h0018001824822482;
defparam \CPU|controller|writenum[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X45_Y2_N51
cyclonev_lcell_comb \CPU|controller|write~0 (
// Equation(s):
// \CPU|controller|write~0_combout  = ( \CPU|controller|state [3] & ( \CPU|controller|state [0] & ( (!\CPU|controller|state [4] & (!\CPU|controller|state [2] $ (\CPU|controller|state [1]))) ) ) ) # ( !\CPU|controller|state [3] & ( \CPU|controller|state [0] & 
// ( (!\CPU|controller|state [4] & (\CPU|controller|state [2])) # (\CPU|controller|state [4] & ((\CPU|controller|state [1]))) ) ) ) # ( \CPU|controller|state [3] & ( !\CPU|controller|state [0] & ( (\CPU|controller|state [2] & (\CPU|controller|state [4] & 
// !\CPU|controller|state [1])) ) ) ) # ( !\CPU|controller|state [3] & ( !\CPU|controller|state [0] & ( (\CPU|controller|state [2] & (!\CPU|controller|state [4] & \CPU|controller|state [1])) ) ) )

	.dataa(!\CPU|controller|state [2]),
	.datab(!\CPU|controller|state [4]),
	.datac(!\CPU|controller|state [1]),
	.datad(gnd),
	.datae(!\CPU|controller|state [3]),
	.dataf(!\CPU|controller|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|write~0 .extended_lut = "off";
defparam \CPU|controller|write~0 .lut_mask = 64'h0404101047478484;
defparam \CPU|controller|write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N6
cyclonev_lcell_comb \CPU|DP|REGFILE|writenum_onehot[6]~2 (
// Equation(s):
// \CPU|DP|REGFILE|writenum_onehot[6]~2_combout  = ( \CPU|controller|writenum[2]~0_combout  & ( (\CPU|instruction_reg|instr_reg|out [7] & \CPU|controller|write~0_combout ) ) ) # ( !\CPU|controller|writenum[2]~0_combout  & ( 
// (\CPU|instruction_reg|instr_reg|out [10] & \CPU|controller|write~0_combout ) ) )

	.dataa(gnd),
	.datab(!\CPU|instruction_reg|instr_reg|out [10]),
	.datac(!\CPU|instruction_reg|instr_reg|out [7]),
	.datad(!\CPU|controller|write~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|controller|writenum[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|writenum_onehot[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|writenum_onehot[6]~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|writenum_onehot[6]~2 .lut_mask = 64'h00330033000F000F;
defparam \CPU|DP|REGFILE|writenum_onehot[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y5_N5
dffeas \CPU|instruction_reg|instr_reg|out[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\read_data[9]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|WideOr7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[9] .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N18
cyclonev_lcell_comb \CPU|controller|writenum[1]~1 (
// Equation(s):
// \CPU|controller|writenum[1]~1_combout  = ( \CPU|instruction_reg|instr_reg|out [6] & ( (\CPU|controller|writenum[2]~0_combout ) # (\CPU|instruction_reg|instr_reg|out [9]) ) ) # ( !\CPU|instruction_reg|instr_reg|out [6] & ( 
// (\CPU|instruction_reg|instr_reg|out [9] & !\CPU|controller|writenum[2]~0_combout ) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [9]),
	.datab(gnd),
	.datac(!\CPU|controller|writenum[2]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|instruction_reg|instr_reg|out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|writenum[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|writenum[1]~1 .extended_lut = "off";
defparam \CPU|controller|writenum[1]~1 .lut_mask = 64'h505050505F5F5F5F;
defparam \CPU|controller|writenum[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N24
cyclonev_lcell_comb \CPU|DP|REGFILE|writenum_onehot[4]~3 (
// Equation(s):
// \CPU|DP|REGFILE|writenum_onehot[4]~3_combout  = ( \CPU|DP|REGFILE|writenum_onehot[6]~2_combout  & ( !\CPU|controller|writenum[1]~1_combout  & ( !\CPU|controller|writenum[0]~2_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|controller|writenum[0]~2_combout ),
	.datad(gnd),
	.datae(!\CPU|DP|REGFILE|writenum_onehot[6]~2_combout ),
	.dataf(!\CPU|controller|writenum[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|writenum_onehot[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|writenum_onehot[4]~3 .extended_lut = "off";
defparam \CPU|DP|REGFILE|writenum_onehot[4]~3 .lut_mask = 64'h0000F0F000000000;
defparam \CPU|DP|REGFILE|writenum_onehot[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N16
dffeas \CPU|DP|REGFILE|REG4|out[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux5~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG4|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG4|out[10] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG4|out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y5_N35
dffeas \CPU|instruction_reg|instr_reg|out[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\read_data[8]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|WideOr7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[8] .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N39
cyclonev_lcell_comb \CPU|DP|REGFILE|REG6|out[10]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|REG6|out[10]~feeder_combout  = ( \CPU|DP|Mux5~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|REG6|out[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG6|out[10]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|REG6|out[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|REG6|out[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N45
cyclonev_lcell_comb \CPU|DP|REGFILE|writenum_onehot[6]~5 (
// Equation(s):
// \CPU|DP|REGFILE|writenum_onehot[6]~5_combout  = ( \CPU|controller|writenum[1]~1_combout  & ( (!\CPU|controller|writenum[0]~2_combout  & \CPU|DP|REGFILE|writenum_onehot[6]~2_combout ) ) )

	.dataa(!\CPU|controller|writenum[0]~2_combout ),
	.datab(gnd),
	.datac(!\CPU|DP|REGFILE|writenum_onehot[6]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|controller|writenum[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|writenum_onehot[6]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|writenum_onehot[6]~5 .extended_lut = "off";
defparam \CPU|DP|REGFILE|writenum_onehot[6]~5 .lut_mask = 64'h000000000A0A0A0A;
defparam \CPU|DP|REGFILE|writenum_onehot[6]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N40
dffeas \CPU|DP|REGFILE|REG6|out[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|REG6|out[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|writenum_onehot[6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG6|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG6|out[10] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG6|out[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N15
cyclonev_lcell_comb \CPU|DP|REGFILE|writenum_onehot[7]~6 (
// Equation(s):
// \CPU|DP|REGFILE|writenum_onehot[7]~6_combout  = ( \CPU|controller|writenum[1]~1_combout  & ( (\CPU|controller|writenum[0]~2_combout  & \CPU|DP|REGFILE|writenum_onehot[6]~2_combout ) ) )

	.dataa(!\CPU|controller|writenum[0]~2_combout ),
	.datab(gnd),
	.datac(!\CPU|DP|REGFILE|writenum_onehot[6]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|controller|writenum[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|writenum_onehot[7]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|writenum_onehot[7]~6 .extended_lut = "off";
defparam \CPU|DP|REGFILE|writenum_onehot[7]~6 .lut_mask = 64'h0000000005050505;
defparam \CPU|DP|REGFILE|writenum_onehot[7]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N49
dffeas \CPU|DP|REGFILE|REG7|out[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux5~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG7|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG7|out[10] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG7|out[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N48
cyclonev_lcell_comb \CPU|DP|Ain[10]~43 (
// Equation(s):
// \CPU|DP|Ain[10]~43_combout  = ( \CPU|DP|REGFILE|REG7|out [10] & ( \CPU|DP|REGFILE|REG5|out [10] & ( ((!\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q  & (\CPU|DP|REGFILE|REG4|out [10])) # (\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q  & 
// ((\CPU|DP|REGFILE|REG6|out [10])))) # (\CPU|instruction_reg|instr_reg|out [8]) ) ) ) # ( !\CPU|DP|REGFILE|REG7|out [10] & ( \CPU|DP|REGFILE|REG5|out [10] & ( (!\CPU|instruction_reg|instr_reg|out [8] & ((!\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q  
// & (\CPU|DP|REGFILE|REG4|out [10])) # (\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q  & ((\CPU|DP|REGFILE|REG6|out [10]))))) # (\CPU|instruction_reg|instr_reg|out [8] & (((!\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q )))) ) ) ) # ( 
// \CPU|DP|REGFILE|REG7|out [10] & ( !\CPU|DP|REGFILE|REG5|out [10] & ( (!\CPU|instruction_reg|instr_reg|out [8] & ((!\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q  & (\CPU|DP|REGFILE|REG4|out [10])) # (\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q  
// & ((\CPU|DP|REGFILE|REG6|out [10]))))) # (\CPU|instruction_reg|instr_reg|out [8] & (((\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q )))) ) ) ) # ( !\CPU|DP|REGFILE|REG7|out [10] & ( !\CPU|DP|REGFILE|REG5|out [10] & ( 
// (!\CPU|instruction_reg|instr_reg|out [8] & ((!\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q  & (\CPU|DP|REGFILE|REG4|out [10])) # (\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q  & ((\CPU|DP|REGFILE|REG6|out [10]))))) ) ) )

	.dataa(!\CPU|DP|REGFILE|REG4|out [10]),
	.datab(!\CPU|instruction_reg|instr_reg|out [8]),
	.datac(!\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q ),
	.datad(!\CPU|DP|REGFILE|REG6|out [10]),
	.datae(!\CPU|DP|REGFILE|REG7|out [10]),
	.dataf(!\CPU|DP|REGFILE|REG5|out [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Ain[10]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Ain[10]~43 .extended_lut = "off";
defparam \CPU|DP|Ain[10]~43 .lut_mask = 64'h404C434F707C737F;
defparam \CPU|DP|Ain[10]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N36
cyclonev_lcell_comb \CPU|DP|REGFILE|writenum_onehot[0]~0 (
// Equation(s):
// \CPU|DP|REGFILE|writenum_onehot[0]~0_combout  = (\CPU|controller|write~0_combout  & ((!\CPU|controller|writenum[2]~0_combout  & (!\CPU|instruction_reg|instr_reg|out [10])) # (\CPU|controller|writenum[2]~0_combout  & ((!\CPU|instruction_reg|instr_reg|out 
// [7])))))

	.dataa(!\CPU|controller|writenum[2]~0_combout ),
	.datab(!\CPU|instruction_reg|instr_reg|out [10]),
	.datac(!\CPU|instruction_reg|instr_reg|out [7]),
	.datad(!\CPU|controller|write~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|writenum_onehot[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|writenum_onehot[0]~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|writenum_onehot[0]~0 .lut_mask = 64'h00D800D800D800D8;
defparam \CPU|DP|REGFILE|writenum_onehot[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N33
cyclonev_lcell_comb \CPU|DP|REGFILE|writenum_onehot[3]~7 (
// Equation(s):
// \CPU|DP|REGFILE|writenum_onehot[3]~7_combout  = ( \CPU|controller|writenum[1]~1_combout  & ( (\CPU|controller|writenum[0]~2_combout  & \CPU|DP|REGFILE|writenum_onehot[0]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|controller|writenum[0]~2_combout ),
	.datad(!\CPU|DP|REGFILE|writenum_onehot[0]~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|controller|writenum[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|writenum_onehot[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|writenum_onehot[3]~7 .extended_lut = "off";
defparam \CPU|DP|REGFILE|writenum_onehot[3]~7 .lut_mask = 64'h00000000000F000F;
defparam \CPU|DP|REGFILE|writenum_onehot[3]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N29
dffeas \CPU|DP|REGFILE|REG3|out[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux5~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG3|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG3|out[10] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG3|out[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N42
cyclonev_lcell_comb \CPU|DP|REGFILE|writenum_onehot[1]~8 (
// Equation(s):
// \CPU|DP|REGFILE|writenum_onehot[1]~8_combout  = ( \CPU|controller|writenum[0]~2_combout  & ( (\CPU|DP|REGFILE|writenum_onehot[0]~0_combout  & !\CPU|controller|writenum[1]~1_combout ) ) )

	.dataa(gnd),
	.datab(!\CPU|DP|REGFILE|writenum_onehot[0]~0_combout ),
	.datac(!\CPU|controller|writenum[1]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|controller|writenum[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|writenum_onehot[1]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|writenum_onehot[1]~8 .extended_lut = "off";
defparam \CPU|DP|REGFILE|writenum_onehot[1]~8 .lut_mask = 64'h0000000030303030;
defparam \CPU|DP|REGFILE|writenum_onehot[1]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y5_N19
dffeas \CPU|DP|REGFILE|REG1|out[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux5~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG1|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG1|out[10] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG1|out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y5_N34
dffeas \CPU|instruction_reg|instr_reg|out[8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\read_data[8]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|WideOr7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[8]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N45
cyclonev_lcell_comb \CPU|DP|REGFILE|writenum_onehot[0]~9 (
// Equation(s):
// \CPU|DP|REGFILE|writenum_onehot[0]~9_combout  = (!\CPU|controller|writenum[1]~1_combout  & (\CPU|DP|REGFILE|writenum_onehot[0]~0_combout  & !\CPU|controller|writenum[0]~2_combout ))

	.dataa(!\CPU|controller|writenum[1]~1_combout ),
	.datab(!\CPU|DP|REGFILE|writenum_onehot[0]~0_combout ),
	.datac(!\CPU|controller|writenum[0]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|writenum_onehot[0]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|writenum_onehot[0]~9 .extended_lut = "off";
defparam \CPU|DP|REGFILE|writenum_onehot[0]~9 .lut_mask = 64'h2020202020202020;
defparam \CPU|DP|REGFILE|writenum_onehot[0]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y5_N38
dffeas \CPU|DP|REGFILE|REG0|out[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux5~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG0|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG0|out[10] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG0|out[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N12
cyclonev_lcell_comb \CPU|DP|Ain[10]~44 (
// Equation(s):
// \CPU|DP|Ain[10]~44_combout  = ( \CPU|DP|REGFILE|REG0|out [10] & ( (!\CPU|instruction_reg|instr_reg|out [9] & (((!\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q ) # (\CPU|DP|REGFILE|REG1|out [10])))) # (\CPU|instruction_reg|instr_reg|out [9] & 
// (\CPU|DP|REGFILE|REG3|out [10])) ) ) # ( !\CPU|DP|REGFILE|REG0|out [10] & ( (!\CPU|instruction_reg|instr_reg|out [9] & (((\CPU|DP|REGFILE|REG1|out [10] & \CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q )))) # (\CPU|instruction_reg|instr_reg|out [9] & 
// (\CPU|DP|REGFILE|REG3|out [10])) ) )

	.dataa(!\CPU|DP|REGFILE|REG3|out [10]),
	.datab(!\CPU|DP|REGFILE|REG1|out [10]),
	.datac(!\CPU|instruction_reg|instr_reg|out [9]),
	.datad(!\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q ),
	.datae(!\CPU|DP|REGFILE|REG0|out [10]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Ain[10]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Ain[10]~44 .extended_lut = "off";
defparam \CPU|DP|Ain[10]~44 .lut_mask = 64'h0535F5350535F535;
defparam \CPU|DP|Ain[10]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N9
cyclonev_lcell_comb \CPU|DP|REGFILE|writenum_onehot[2]~1 (
// Equation(s):
// \CPU|DP|REGFILE|writenum_onehot[2]~1_combout  = (\CPU|controller|writenum[1]~1_combout  & (!\CPU|controller|writenum[0]~2_combout  & \CPU|DP|REGFILE|writenum_onehot[0]~0_combout ))

	.dataa(!\CPU|controller|writenum[1]~1_combout ),
	.datab(gnd),
	.datac(!\CPU|controller|writenum[0]~2_combout ),
	.datad(!\CPU|DP|REGFILE|writenum_onehot[0]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|writenum_onehot[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|writenum_onehot[2]~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|writenum_onehot[2]~1 .lut_mask = 64'h0050005000500050;
defparam \CPU|DP|REGFILE|writenum_onehot[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N37
dffeas \CPU|DP|REGFILE|REG2|out[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux5~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG2|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG2|out[10] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG2|out[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N39
cyclonev_lcell_comb \CPU|DP|Ain[1]~1 (
// Equation(s):
// \CPU|DP|Ain[1]~1_combout  = ( \CPU|controller|state [3] & ( \CPU|controller|state [4] & ( (!\CPU|controller|state [0] & (!\CPU|controller|state [2] & !\CPU|controller|state [1])) ) ) ) # ( \CPU|controller|state [3] & ( !\CPU|controller|state [4] & ( 
// (\CPU|controller|state [0] & ((!\CPU|controller|state [1]) # (\CPU|controller|state [2]))) ) ) ) # ( !\CPU|controller|state [3] & ( !\CPU|controller|state [4] & ( (!\CPU|controller|state [0] & (\CPU|controller|state [2] & \CPU|controller|state [1])) ) ) )

	.dataa(gnd),
	.datab(!\CPU|controller|state [0]),
	.datac(!\CPU|controller|state [2]),
	.datad(!\CPU|controller|state [1]),
	.datae(!\CPU|controller|state [3]),
	.dataf(!\CPU|controller|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Ain[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Ain[1]~1 .extended_lut = "off";
defparam \CPU|DP|Ain[1]~1 .lut_mask = 64'h000C33030000C000;
defparam \CPU|DP|Ain[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N12
cyclonev_lcell_comb \CPU|DP|Ain[1]~3 (
// Equation(s):
// \CPU|DP|Ain[1]~3_combout  = ( \CPU|DP|Ain[1]~1_combout  & ( (\CPU|DP|Ain[1]~0_combout ) # (\CPU|instruction_reg|instr_reg|out [10]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|instruction_reg|instr_reg|out [10]),
	.datad(!\CPU|DP|Ain[1]~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|Ain[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Ain[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Ain[1]~3 .extended_lut = "off";
defparam \CPU|DP|Ain[1]~3 .lut_mask = 64'h000000000FFF0FFF;
defparam \CPU|DP|Ain[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N36
cyclonev_lcell_comb \CPU|DP|Ain[10]~45 (
// Equation(s):
// \CPU|DP|Ain[10]~45_combout  = ( \CPU|DP|Ain[1]~3_combout  & ( (!\CPU|DP|Ain[1]~2_combout  & ((\CPU|DP|REGFILE|REG2|out [10]))) # (\CPU|DP|Ain[1]~2_combout  & (\CPU|DP|Ain[10]~43_combout )) ) ) # ( !\CPU|DP|Ain[1]~3_combout  & ( (\CPU|DP|Ain[10]~44_combout 
//  & \CPU|DP|Ain[1]~2_combout ) ) )

	.dataa(!\CPU|DP|Ain[10]~43_combout ),
	.datab(!\CPU|DP|Ain[10]~44_combout ),
	.datac(!\CPU|DP|Ain[1]~2_combout ),
	.datad(!\CPU|DP|REGFILE|REG2|out [10]),
	.datae(gnd),
	.dataf(!\CPU|DP|Ain[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Ain[10]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Ain[10]~45 .extended_lut = "off";
defparam \CPU|DP|Ain[10]~45 .lut_mask = 64'h0303030305F505F5;
defparam \CPU|DP|Ain[10]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N39
cyclonev_lcell_comb \CPU|DP|alu|Mux5~0 (
// Equation(s):
// \CPU|DP|alu|Mux5~0_combout  = ( \CPU|DP|Bin[10]~15_combout  & ( (!\CPU|controller|Equal6~0_combout  & \CPU|DP|Ain[10]~45_combout ) ) ) # ( !\CPU|DP|Bin[10]~15_combout  & ( \CPU|controller|Equal6~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|controller|Equal6~0_combout ),
	.datad(!\CPU|DP|Ain[10]~45_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|Bin[10]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Mux5~0 .extended_lut = "off";
defparam \CPU|DP|alu|Mux5~0 .lut_mask = 64'h0F0F0F0F00F000F0;
defparam \CPU|DP|alu|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N12
cyclonev_lcell_comb \CPU|DP|alu|Mux5~1 (
// Equation(s):
// \CPU|DP|alu|Mux5~1_combout  = ( \CPU|DP|alu|Mux5~0_combout  & ( (\CPU|decode|ALUop[1]~0_combout ) # (\CPU|DP|alu|adder|Add0~53_sumout ) ) ) # ( !\CPU|DP|alu|Mux5~0_combout  & ( (\CPU|DP|alu|adder|Add0~53_sumout  & !\CPU|decode|ALUop[1]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|DP|alu|adder|Add0~53_sumout ),
	.datad(!\CPU|decode|ALUop[1]~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|alu|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Mux5~1 .extended_lut = "off";
defparam \CPU|DP|alu|Mux5~1 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \CPU|DP|alu|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N6
cyclonev_lcell_comb \CPU|DP|REGFILE|REG1|out[11]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|REG1|out[11]~feeder_combout  = ( \CPU|DP|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|REG1|out[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG1|out[11]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|REG1|out[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|REG1|out[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y6_N7
dffeas \CPU|DP|REGFILE|REG1|out[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|REG1|out[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|writenum_onehot[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG1|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG1|out[11] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG1|out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y5_N55
dffeas \CPU|DP|REGFILE|REG0|out[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG0|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG0|out[11] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG0|out[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N45
cyclonev_lcell_comb \CPU|DP|REGFILE|REG3|out[11]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|REG3|out[11]~feeder_combout  = ( \CPU|DP|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|REG3|out[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG3|out[11]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|REG3|out[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|REG3|out[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y6_N46
dffeas \CPU|DP|REGFILE|REG3|out[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|REG3|out[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|writenum_onehot[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG3|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG3|out[11] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG3|out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y5_N41
dffeas \CPU|DP|REGFILE|REG0|out[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG0|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG0|out[12] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG0|out[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N57
cyclonev_lcell_comb \CPU|DP|REGFILE|REG3|out[12]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|REG3|out[12]~feeder_combout  = ( \CPU|DP|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|REG3|out[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG3|out[12]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|REG3|out[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|REG3|out[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y5_N58
dffeas \CPU|DP|REGFILE|REG3|out[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|REG3|out[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|writenum_onehot[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG3|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG3|out[12] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG3|out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y5_N17
dffeas \CPU|DP|REGFILE|REG2|out[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG2|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG2|out[12] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG2|out[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N54
cyclonev_lcell_comb \CPU|DP|REGFILE|REG7|out[13]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|REG7|out[13]~feeder_combout  = ( \CPU|DP|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|REG7|out[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG7|out[13]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|REG7|out[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|REG7|out[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y6_N56
dffeas \CPU|DP|REGFILE|REG7|out[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|REG7|out[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|writenum_onehot[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG7|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG7|out[13] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG7|out[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N48
cyclonev_lcell_comb \CPU|DP|REGFILE|REG6|out[13]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|REG6|out[13]~feeder_combout  = ( \CPU|DP|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|REG6|out[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG6|out[13]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|REG6|out[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|REG6|out[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y6_N50
dffeas \CPU|DP|REGFILE|REG6|out[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|REG6|out[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|writenum_onehot[6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG6|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG6|out[13] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG6|out[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N27
cyclonev_lcell_comb \CPU|DP|REGFILE|REG5|out[13]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|REG5|out[13]~feeder_combout  = ( \CPU|DP|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|REG5|out[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG5|out[13]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|REG5|out[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|REG5|out[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y6_N29
dffeas \CPU|DP|REGFILE|REG5|out[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|REG5|out[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|writenum_onehot[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG5|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG5|out[13] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG5|out[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N15
cyclonev_lcell_comb \CPU|DP|REGFILE|REG4|out[13]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|REG4|out[13]~feeder_combout  = ( \CPU|DP|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|REG4|out[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG4|out[13]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|REG4|out[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|REG4|out[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y6_N17
dffeas \CPU|DP|REGFILE|REG4|out[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|REG4|out[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|writenum_onehot[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG4|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG4|out[13] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG4|out[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N18
cyclonev_lcell_comb \CPU|DP|Ain[13]~34 (
// Equation(s):
// \CPU|DP|Ain[13]~34_combout  = ( \CPU|instruction_reg|instr_reg|out [8] & ( \CPU|instruction_reg|instr_reg|out [9] & ( \CPU|DP|REGFILE|REG7|out [13] ) ) ) # ( !\CPU|instruction_reg|instr_reg|out [8] & ( \CPU|instruction_reg|instr_reg|out [9] & ( 
// \CPU|DP|REGFILE|REG6|out [13] ) ) ) # ( \CPU|instruction_reg|instr_reg|out [8] & ( !\CPU|instruction_reg|instr_reg|out [9] & ( \CPU|DP|REGFILE|REG5|out [13] ) ) ) # ( !\CPU|instruction_reg|instr_reg|out [8] & ( !\CPU|instruction_reg|instr_reg|out [9] & ( 
// \CPU|DP|REGFILE|REG4|out [13] ) ) )

	.dataa(!\CPU|DP|REGFILE|REG7|out [13]),
	.datab(!\CPU|DP|REGFILE|REG6|out [13]),
	.datac(!\CPU|DP|REGFILE|REG5|out [13]),
	.datad(!\CPU|DP|REGFILE|REG4|out [13]),
	.datae(!\CPU|instruction_reg|instr_reg|out [8]),
	.dataf(!\CPU|instruction_reg|instr_reg|out [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Ain[13]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Ain[13]~34 .extended_lut = "off";
defparam \CPU|DP|Ain[13]~34 .lut_mask = 64'h00FF0F0F33335555;
defparam \CPU|DP|Ain[13]~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y5_N55
dffeas \CPU|DP|REGFILE|REG1|out[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG1|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG1|out[13] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG1|out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y5_N35
dffeas \CPU|DP|REGFILE|REG0|out[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG0|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG0|out[13] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG0|out[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N57
cyclonev_lcell_comb \CPU|DP|Ain[13]~35 (
// Equation(s):
// \CPU|DP|Ain[13]~35_combout  = ( \CPU|DP|REGFILE|REG3|out [13] & ( ((!\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q  & ((\CPU|DP|REGFILE|REG0|out [13]))) # (\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q  & (\CPU|DP|REGFILE|REG1|out [13]))) # 
// (\CPU|instruction_reg|instr_reg|out [9]) ) ) # ( !\CPU|DP|REGFILE|REG3|out [13] & ( (!\CPU|instruction_reg|instr_reg|out [9] & ((!\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q  & ((\CPU|DP|REGFILE|REG0|out [13]))) # 
// (\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q  & (\CPU|DP|REGFILE|REG1|out [13])))) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [9]),
	.datab(!\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q ),
	.datac(!\CPU|DP|REGFILE|REG1|out [13]),
	.datad(!\CPU|DP|REGFILE|REG0|out [13]),
	.datae(!\CPU|DP|REGFILE|REG3|out [13]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Ain[13]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Ain[13]~35 .extended_lut = "off";
defparam \CPU|DP|Ain[13]~35 .lut_mask = 64'h028A57DF028A57DF;
defparam \CPU|DP|Ain[13]~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N23
dffeas \CPU|DP|REGFILE|REG2|out[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG2|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG2|out[13] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG2|out[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N42
cyclonev_lcell_comb \CPU|DP|Ain[13]~36 (
// Equation(s):
// \CPU|DP|Ain[13]~36_combout  = ( \CPU|DP|Ain[1]~3_combout  & ( (!\CPU|DP|Ain[1]~2_combout  & ((\CPU|DP|REGFILE|REG2|out [13]))) # (\CPU|DP|Ain[1]~2_combout  & (\CPU|DP|Ain[13]~34_combout )) ) ) # ( !\CPU|DP|Ain[1]~3_combout  & ( (\CPU|DP|Ain[1]~2_combout  
// & \CPU|DP|Ain[13]~35_combout ) ) )

	.dataa(!\CPU|DP|Ain[13]~34_combout ),
	.datab(!\CPU|DP|Ain[1]~2_combout ),
	.datac(!\CPU|DP|Ain[13]~35_combout ),
	.datad(!\CPU|DP|REGFILE|REG2|out [13]),
	.datae(gnd),
	.dataf(!\CPU|DP|Ain[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Ain[13]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Ain[13]~36 .extended_lut = "off";
defparam \CPU|DP|Ain[13]~36 .lut_mask = 64'h0303030311DD11DD;
defparam \CPU|DP|Ain[13]~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y5_N50
dffeas \CPU|DP|REGFILE|REG1|out[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG1|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG1|out[8] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG1|out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y4_N17
dffeas \CPU|DP|REGFILE|REG2|out[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG2|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG2|out[8] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG2|out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y5_N41
dffeas \CPU|DP|REGFILE|REG0|out[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG0|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG0|out[8] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG0|out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y4_N26
dffeas \CPU|DP|REGFILE|REG3|out[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG3|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG3|out[8] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG3|out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N3
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux23~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux23~1_combout  = ( \CPU|controller|readB[0]~1_combout  & ( \CPU|controller|readB[1]~2_combout  & ( \CPU|DP|REGFILE|REG3|out [8] ) ) ) # ( !\CPU|controller|readB[0]~1_combout  & ( \CPU|controller|readB[1]~2_combout  & ( 
// \CPU|DP|REGFILE|REG2|out [8] ) ) ) # ( \CPU|controller|readB[0]~1_combout  & ( !\CPU|controller|readB[1]~2_combout  & ( \CPU|DP|REGFILE|REG1|out [8] ) ) ) # ( !\CPU|controller|readB[0]~1_combout  & ( !\CPU|controller|readB[1]~2_combout  & ( 
// \CPU|DP|REGFILE|REG0|out [8] ) ) )

	.dataa(!\CPU|DP|REGFILE|REG1|out [8]),
	.datab(!\CPU|DP|REGFILE|REG2|out [8]),
	.datac(!\CPU|DP|REGFILE|REG0|out [8]),
	.datad(!\CPU|DP|REGFILE|REG3|out [8]),
	.datae(!\CPU|controller|readB[0]~1_combout ),
	.dataf(!\CPU|controller|readB[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux23~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux23~1 .lut_mask = 64'h0F0F5555333300FF;
defparam \CPU|DP|REGFILE|Mux23~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N23
dffeas \CPU|DP|REGFILE|REG6|out[8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG6|out[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG6|out[8]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG6|out[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y4_N4
dffeas \CPU|DP|REGFILE|REG4|out[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG4|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG4|out[8] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG4|out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y5_N26
dffeas \CPU|DP|REGFILE|REG5|out[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG5|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG5|out[8] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG5|out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N27
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux23~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux23~0_combout  = ( \CPU|controller|readB[0]~1_combout  & ( \CPU|controller|readB[1]~2_combout  & ( \CPU|DP|REGFILE|REG7|out [8] ) ) ) # ( !\CPU|controller|readB[0]~1_combout  & ( \CPU|controller|readB[1]~2_combout  & ( 
// \CPU|DP|REGFILE|REG6|out[8]~DUPLICATE_q  ) ) ) # ( \CPU|controller|readB[0]~1_combout  & ( !\CPU|controller|readB[1]~2_combout  & ( \CPU|DP|REGFILE|REG5|out [8] ) ) ) # ( !\CPU|controller|readB[0]~1_combout  & ( !\CPU|controller|readB[1]~2_combout  & ( 
// \CPU|DP|REGFILE|REG4|out [8] ) ) )

	.dataa(!\CPU|DP|REGFILE|REG7|out [8]),
	.datab(!\CPU|DP|REGFILE|REG6|out[8]~DUPLICATE_q ),
	.datac(!\CPU|DP|REGFILE|REG4|out [8]),
	.datad(!\CPU|DP|REGFILE|REG5|out [8]),
	.datae(!\CPU|controller|readB[0]~1_combout ),
	.dataf(!\CPU|controller|readB[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux23~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux23~0 .lut_mask = 64'h0F0F00FF33335555;
defparam \CPU|DP|REGFILE|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N12
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux23~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux23~2_combout  = ( \CPU|DP|REGFILE|Mux23~0_combout  & ( (\CPU|DP|REGFILE|Mux23~1_combout ) # (\CPU|controller|readB[2]~3_combout ) ) ) # ( !\CPU|DP|REGFILE|Mux23~0_combout  & ( (!\CPU|controller|readB[2]~3_combout  & 
// \CPU|DP|REGFILE|Mux23~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|controller|readB[2]~3_combout ),
	.datad(!\CPU|DP|REGFILE|Mux23~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux23~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux23~2 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \CPU|DP|REGFILE|Mux23~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N42
cyclonev_lcell_comb \CPU|DP|Bin[8]~10 (
// Equation(s):
// \CPU|DP|Bin[8]~10_combout  = ( \CPU|DP|REGFILE|Mux22~2_combout  & ( \CPU|DP|REGFILE|Mux24~2_combout  & ( ((!\CPU|DP|Bin[4]~2_combout  & (\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Bin[4]~2_combout  & ((\CPU|DP|REGFILE|Mux23~2_combout )))) # 
// (\CPU|DP|Bin[4]~1_combout ) ) ) ) # ( !\CPU|DP|REGFILE|Mux22~2_combout  & ( \CPU|DP|REGFILE|Mux24~2_combout  & ( (!\CPU|DP|Bin[4]~2_combout  & (\CPU|instruction_reg|instr_reg|out [4] & (!\CPU|DP|Bin[4]~1_combout ))) # (\CPU|DP|Bin[4]~2_combout  & 
// (((\CPU|DP|REGFILE|Mux23~2_combout ) # (\CPU|DP|Bin[4]~1_combout )))) ) ) ) # ( \CPU|DP|REGFILE|Mux22~2_combout  & ( !\CPU|DP|REGFILE|Mux24~2_combout  & ( (!\CPU|DP|Bin[4]~2_combout  & (((\CPU|DP|Bin[4]~1_combout )) # (\CPU|instruction_reg|instr_reg|out 
// [4]))) # (\CPU|DP|Bin[4]~2_combout  & (((!\CPU|DP|Bin[4]~1_combout  & \CPU|DP|REGFILE|Mux23~2_combout )))) ) ) ) # ( !\CPU|DP|REGFILE|Mux22~2_combout  & ( !\CPU|DP|REGFILE|Mux24~2_combout  & ( (!\CPU|DP|Bin[4]~1_combout  & ((!\CPU|DP|Bin[4]~2_combout  & 
// (\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Bin[4]~2_combout  & ((\CPU|DP|REGFILE|Mux23~2_combout ))))) ) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [4]),
	.datab(!\CPU|DP|Bin[4]~2_combout ),
	.datac(!\CPU|DP|Bin[4]~1_combout ),
	.datad(!\CPU|DP|REGFILE|Mux23~2_combout ),
	.datae(!\CPU|DP|REGFILE|Mux22~2_combout ),
	.dataf(!\CPU|DP|REGFILE|Mux24~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[8]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[8]~10 .extended_lut = "off";
defparam \CPU|DP|Bin[8]~10 .lut_mask = 64'h40704C7C43734F7F;
defparam \CPU|DP|Bin[8]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N56
dffeas \CPU|DP|REGFILE|REG3|out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG3|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG3|out[7] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG3|out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y5_N17
dffeas \CPU|DP|REGFILE|REG1|out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG1|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG1|out[7] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG1|out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y5_N32
dffeas \CPU|DP|REGFILE|REG0|out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG0|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG0|out[7] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG0|out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N0
cyclonev_lcell_comb \CPU|DP|Ain[7]~26 (
// Equation(s):
// \CPU|DP|Ain[7]~26_combout  = ( \CPU|DP|REGFILE|REG0|out [7] & ( \CPU|instruction_reg|instr_reg|out [8] & ( (!\CPU|instruction_reg|instr_reg|out [9] & ((\CPU|DP|REGFILE|REG1|out [7]))) # (\CPU|instruction_reg|instr_reg|out [9] & (\CPU|DP|REGFILE|REG3|out 
// [7])) ) ) ) # ( !\CPU|DP|REGFILE|REG0|out [7] & ( \CPU|instruction_reg|instr_reg|out [8] & ( (!\CPU|instruction_reg|instr_reg|out [9] & ((\CPU|DP|REGFILE|REG1|out [7]))) # (\CPU|instruction_reg|instr_reg|out [9] & (\CPU|DP|REGFILE|REG3|out [7])) ) ) ) # ( 
// \CPU|DP|REGFILE|REG0|out [7] & ( !\CPU|instruction_reg|instr_reg|out [8] & ( (!\CPU|instruction_reg|instr_reg|out [9]) # (\CPU|DP|REGFILE|REG3|out [7]) ) ) ) # ( !\CPU|DP|REGFILE|REG0|out [7] & ( !\CPU|instruction_reg|instr_reg|out [8] & ( 
// (\CPU|DP|REGFILE|REG3|out [7] & \CPU|instruction_reg|instr_reg|out [9]) ) ) )

	.dataa(!\CPU|DP|REGFILE|REG3|out [7]),
	.datab(gnd),
	.datac(!\CPU|instruction_reg|instr_reg|out [9]),
	.datad(!\CPU|DP|REGFILE|REG1|out [7]),
	.datae(!\CPU|DP|REGFILE|REG0|out [7]),
	.dataf(!\CPU|instruction_reg|instr_reg|out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Ain[7]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Ain[7]~26 .extended_lut = "off";
defparam \CPU|DP|Ain[7]~26 .lut_mask = 64'h0505F5F505F505F5;
defparam \CPU|DP|Ain[7]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N53
dffeas \CPU|DP|REGFILE|REG2|out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG2|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG2|out[7] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG2|out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y4_N56
dffeas \CPU|DP|REGFILE|REG7|out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG7|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG7|out[7] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG7|out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y4_N8
dffeas \CPU|DP|REGFILE|REG4|out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG4|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG4|out[7] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG4|out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y4_N56
dffeas \CPU|DP|REGFILE|REG5|out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG5|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG5|out[7] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG5|out[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N21
cyclonev_lcell_comb \CPU|DP|Ain[7]~25 (
// Equation(s):
// \CPU|DP|Ain[7]~25_combout  = ( \CPU|DP|REGFILE|REG5|out [7] & ( \CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q  & ( (!\CPU|instruction_reg|instr_reg|out [8] & ((\CPU|DP|REGFILE|REG6|out [7]))) # (\CPU|instruction_reg|instr_reg|out [8] & 
// (\CPU|DP|REGFILE|REG7|out [7])) ) ) ) # ( !\CPU|DP|REGFILE|REG5|out [7] & ( \CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q  & ( (!\CPU|instruction_reg|instr_reg|out [8] & ((\CPU|DP|REGFILE|REG6|out [7]))) # (\CPU|instruction_reg|instr_reg|out [8] & 
// (\CPU|DP|REGFILE|REG7|out [7])) ) ) ) # ( \CPU|DP|REGFILE|REG5|out [7] & ( !\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q  & ( (\CPU|DP|REGFILE|REG4|out [7]) # (\CPU|instruction_reg|instr_reg|out [8]) ) ) ) # ( !\CPU|DP|REGFILE|REG5|out [7] & ( 
// !\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q  & ( (!\CPU|instruction_reg|instr_reg|out [8] & \CPU|DP|REGFILE|REG4|out [7]) ) ) )

	.dataa(!\CPU|DP|REGFILE|REG7|out [7]),
	.datab(!\CPU|instruction_reg|instr_reg|out [8]),
	.datac(!\CPU|DP|REGFILE|REG6|out [7]),
	.datad(!\CPU|DP|REGFILE|REG4|out [7]),
	.datae(!\CPU|DP|REGFILE|REG5|out [7]),
	.dataf(!\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Ain[7]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Ain[7]~25 .extended_lut = "off";
defparam \CPU|DP|Ain[7]~25 .lut_mask = 64'h00CC33FF1D1D1D1D;
defparam \CPU|DP|Ain[7]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N27
cyclonev_lcell_comb \CPU|DP|Ain[7]~27 (
// Equation(s):
// \CPU|DP|Ain[7]~27_combout  = ( \CPU|DP|Ain[1]~2_combout  & ( (!\CPU|DP|Ain[1]~3_combout  & (\CPU|DP|Ain[7]~26_combout )) # (\CPU|DP|Ain[1]~3_combout  & ((\CPU|DP|Ain[7]~25_combout ))) ) ) # ( !\CPU|DP|Ain[1]~2_combout  & ( (\CPU|DP|REGFILE|REG2|out [7] & 
// \CPU|DP|Ain[1]~3_combout ) ) )

	.dataa(!\CPU|DP|Ain[7]~26_combout ),
	.datab(!\CPU|DP|REGFILE|REG2|out [7]),
	.datac(!\CPU|DP|Ain[1]~3_combout ),
	.datad(!\CPU|DP|Ain[7]~25_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|Ain[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Ain[7]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Ain[7]~27 .extended_lut = "off";
defparam \CPU|DP|Ain[7]~27 .lut_mask = 64'h03030303505F505F;
defparam \CPU|DP|Ain[7]~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N12
cyclonev_lcell_comb \CPU|PC_reg|Add0~5 (
// Equation(s):
// \CPU|PC_reg|Add0~5_sumout  = SUM(( \CPU|PC_reg|PC_DFF|out [4] ) + ( GND ) + ( \CPU|PC_reg|Add0~22  ))
// \CPU|PC_reg|Add0~6  = CARRY(( \CPU|PC_reg|PC_DFF|out [4] ) + ( GND ) + ( \CPU|PC_reg|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC_reg|PC_DFF|out [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|PC_reg|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|PC_reg|Add0~5_sumout ),
	.cout(\CPU|PC_reg|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|Add0~5 .extended_lut = "off";
defparam \CPU|PC_reg|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU|PC_reg|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N15
cyclonev_lcell_comb \CPU|PC_reg|Add0~25 (
// Equation(s):
// \CPU|PC_reg|Add0~25_sumout  = SUM(( \CPU|PC_reg|PC_DFF|out [5] ) + ( GND ) + ( \CPU|PC_reg|Add0~6  ))
// \CPU|PC_reg|Add0~26  = CARRY(( \CPU|PC_reg|PC_DFF|out [5] ) + ( GND ) + ( \CPU|PC_reg|Add0~6  ))

	.dataa(!\CPU|PC_reg|PC_DFF|out [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|PC_reg|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|PC_reg|Add0~25_sumout ),
	.cout(\CPU|PC_reg|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|Add0~25 .extended_lut = "off";
defparam \CPU|PC_reg|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \CPU|PC_reg|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N30
cyclonev_lcell_comb \CPU|PC_reg|Add1~13 (
// Equation(s):
// \CPU|PC_reg|Add1~13_sumout  = SUM(( \CPU|PC_reg|PC_DFF|out [0] ) + ( (!\CPU|controller|Equal13~0_combout  & (((\CPU|instruction_reg|instr_reg|out [0])))) # (\CPU|controller|Equal13~0_combout  & ((!\CPU|decode|Selector0~1_combout  & 
// ((\CPU|instruction_reg|instr_reg|out [0]))) # (\CPU|decode|Selector0~1_combout  & (\CPU|DP|alu|Mux15~1_combout )))) ) + ( !VCC ))
// \CPU|PC_reg|Add1~14  = CARRY(( \CPU|PC_reg|PC_DFF|out [0] ) + ( (!\CPU|controller|Equal13~0_combout  & (((\CPU|instruction_reg|instr_reg|out [0])))) # (\CPU|controller|Equal13~0_combout  & ((!\CPU|decode|Selector0~1_combout  & 
// ((\CPU|instruction_reg|instr_reg|out [0]))) # (\CPU|decode|Selector0~1_combout  & (\CPU|DP|alu|Mux15~1_combout )))) ) + ( !VCC ))

	.dataa(!\CPU|controller|Equal13~0_combout ),
	.datab(!\CPU|decode|Selector0~1_combout ),
	.datac(!\CPU|DP|alu|Mux15~1_combout ),
	.datad(!\CPU|PC_reg|PC_DFF|out [0]),
	.datae(gnd),
	.dataf(!\CPU|instruction_reg|instr_reg|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|PC_reg|Add1~13_sumout ),
	.cout(\CPU|PC_reg|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|Add1~13 .extended_lut = "off";
defparam \CPU|PC_reg|Add1~13 .lut_mask = 64'h0000FE10000000FF;
defparam \CPU|PC_reg|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N33
cyclonev_lcell_comb \CPU|PC_reg|Add1~1 (
// Equation(s):
// \CPU|PC_reg|Add1~1_sumout  = SUM(( \CPU|PC_reg|PC_DFF|out [1] ) + ( (!\CPU|controller|Equal13~0_combout  & (((\CPU|instruction_reg|instr_reg|out [1])))) # (\CPU|controller|Equal13~0_combout  & ((!\CPU|decode|Selector0~1_combout  & 
// ((\CPU|instruction_reg|instr_reg|out [1]))) # (\CPU|decode|Selector0~1_combout  & (\CPU|DP|alu|Mux14~1_combout )))) ) + ( \CPU|PC_reg|Add1~14  ))
// \CPU|PC_reg|Add1~2  = CARRY(( \CPU|PC_reg|PC_DFF|out [1] ) + ( (!\CPU|controller|Equal13~0_combout  & (((\CPU|instruction_reg|instr_reg|out [1])))) # (\CPU|controller|Equal13~0_combout  & ((!\CPU|decode|Selector0~1_combout  & 
// ((\CPU|instruction_reg|instr_reg|out [1]))) # (\CPU|decode|Selector0~1_combout  & (\CPU|DP|alu|Mux14~1_combout )))) ) + ( \CPU|PC_reg|Add1~14  ))

	.dataa(!\CPU|controller|Equal13~0_combout ),
	.datab(!\CPU|decode|Selector0~1_combout ),
	.datac(!\CPU|DP|alu|Mux14~1_combout ),
	.datad(!\CPU|PC_reg|PC_DFF|out [1]),
	.datae(gnd),
	.dataf(!\CPU|instruction_reg|instr_reg|out [1]),
	.datag(gnd),
	.cin(\CPU|PC_reg|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|PC_reg|Add1~1_sumout ),
	.cout(\CPU|PC_reg|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|Add1~1 .extended_lut = "off";
defparam \CPU|PC_reg|Add1~1 .lut_mask = 64'h0000FE10000000FF;
defparam \CPU|PC_reg|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N36
cyclonev_lcell_comb \CPU|PC_reg|Add1~17 (
// Equation(s):
// \CPU|PC_reg|Add1~17_sumout  = SUM(( (!\CPU|controller|Equal13~0_combout  & (((\CPU|instruction_reg|instr_reg|out [2])))) # (\CPU|controller|Equal13~0_combout  & ((!\CPU|decode|Selector0~1_combout  & ((\CPU|instruction_reg|instr_reg|out [2]))) # 
// (\CPU|decode|Selector0~1_combout  & (\CPU|DP|alu|Mux13~1_combout )))) ) + ( \CPU|PC_reg|PC_DFF|out [2] ) + ( \CPU|PC_reg|Add1~2  ))
// \CPU|PC_reg|Add1~18  = CARRY(( (!\CPU|controller|Equal13~0_combout  & (((\CPU|instruction_reg|instr_reg|out [2])))) # (\CPU|controller|Equal13~0_combout  & ((!\CPU|decode|Selector0~1_combout  & ((\CPU|instruction_reg|instr_reg|out [2]))) # 
// (\CPU|decode|Selector0~1_combout  & (\CPU|DP|alu|Mux13~1_combout )))) ) + ( \CPU|PC_reg|PC_DFF|out [2] ) + ( \CPU|PC_reg|Add1~2  ))

	.dataa(!\CPU|controller|Equal13~0_combout ),
	.datab(!\CPU|decode|Selector0~1_combout ),
	.datac(!\CPU|DP|alu|Mux13~1_combout ),
	.datad(!\CPU|instruction_reg|instr_reg|out [2]),
	.datae(gnd),
	.dataf(!\CPU|PC_reg|PC_DFF|out [2]),
	.datag(gnd),
	.cin(\CPU|PC_reg|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|PC_reg|Add1~17_sumout ),
	.cout(\CPU|PC_reg|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|Add1~17 .extended_lut = "off";
defparam \CPU|PC_reg|Add1~17 .lut_mask = 64'h0000FF00000001EF;
defparam \CPU|PC_reg|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N39
cyclonev_lcell_comb \CPU|PC_reg|Add1~21 (
// Equation(s):
// \CPU|PC_reg|Add1~21_sumout  = SUM(( \CPU|PC_reg|PC_DFF|out [3] ) + ( (!\CPU|controller|Equal13~0_combout  & (((\CPU|instruction_reg|instr_reg|out [3])))) # (\CPU|controller|Equal13~0_combout  & ((!\CPU|decode|Selector0~1_combout  & 
// ((\CPU|instruction_reg|instr_reg|out [3]))) # (\CPU|decode|Selector0~1_combout  & (\CPU|DP|alu|Mux12~1_combout )))) ) + ( \CPU|PC_reg|Add1~18  ))
// \CPU|PC_reg|Add1~22  = CARRY(( \CPU|PC_reg|PC_DFF|out [3] ) + ( (!\CPU|controller|Equal13~0_combout  & (((\CPU|instruction_reg|instr_reg|out [3])))) # (\CPU|controller|Equal13~0_combout  & ((!\CPU|decode|Selector0~1_combout  & 
// ((\CPU|instruction_reg|instr_reg|out [3]))) # (\CPU|decode|Selector0~1_combout  & (\CPU|DP|alu|Mux12~1_combout )))) ) + ( \CPU|PC_reg|Add1~18  ))

	.dataa(!\CPU|controller|Equal13~0_combout ),
	.datab(!\CPU|decode|Selector0~1_combout ),
	.datac(!\CPU|DP|alu|Mux12~1_combout ),
	.datad(!\CPU|PC_reg|PC_DFF|out [3]),
	.datae(gnd),
	.dataf(!\CPU|instruction_reg|instr_reg|out [3]),
	.datag(gnd),
	.cin(\CPU|PC_reg|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|PC_reg|Add1~21_sumout ),
	.cout(\CPU|PC_reg|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|Add1~21 .extended_lut = "off";
defparam \CPU|PC_reg|Add1~21 .lut_mask = 64'h0000FE10000000FF;
defparam \CPU|PC_reg|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N42
cyclonev_lcell_comb \CPU|PC_reg|Add1~5 (
// Equation(s):
// \CPU|PC_reg|Add1~5_sumout  = SUM(( (!\CPU|controller|Equal13~0_combout  & (((\CPU|instruction_reg|instr_reg|out [4])))) # (\CPU|controller|Equal13~0_combout  & ((!\CPU|decode|Selector0~1_combout  & (\CPU|instruction_reg|instr_reg|out [4])) # 
// (\CPU|decode|Selector0~1_combout  & ((\CPU|DP|alu|Mux11~1_combout ))))) ) + ( \CPU|PC_reg|PC_DFF|out [4] ) + ( \CPU|PC_reg|Add1~22  ))
// \CPU|PC_reg|Add1~6  = CARRY(( (!\CPU|controller|Equal13~0_combout  & (((\CPU|instruction_reg|instr_reg|out [4])))) # (\CPU|controller|Equal13~0_combout  & ((!\CPU|decode|Selector0~1_combout  & (\CPU|instruction_reg|instr_reg|out [4])) # 
// (\CPU|decode|Selector0~1_combout  & ((\CPU|DP|alu|Mux11~1_combout ))))) ) + ( \CPU|PC_reg|PC_DFF|out [4] ) + ( \CPU|PC_reg|Add1~22  ))

	.dataa(!\CPU|controller|Equal13~0_combout ),
	.datab(!\CPU|decode|Selector0~1_combout ),
	.datac(!\CPU|instruction_reg|instr_reg|out [4]),
	.datad(!\CPU|DP|alu|Mux11~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|PC_reg|PC_DFF|out [4]),
	.datag(gnd),
	.cin(\CPU|PC_reg|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|PC_reg|Add1~5_sumout ),
	.cout(\CPU|PC_reg|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|Add1~5 .extended_lut = "off";
defparam \CPU|PC_reg|Add1~5 .lut_mask = 64'h0000FF0000000E1F;
defparam \CPU|PC_reg|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N45
cyclonev_lcell_comb \CPU|PC_reg|Add1~25 (
// Equation(s):
// \CPU|PC_reg|Add1~25_sumout  = SUM(( \CPU|PC_reg|PC_DFF|out [5] ) + ( (!\CPU|controller|Equal13~0_combout  & (((\CPU|instruction_reg|instr_reg|out [5])))) # (\CPU|controller|Equal13~0_combout  & ((!\CPU|decode|Selector0~1_combout  & 
// ((\CPU|instruction_reg|instr_reg|out [5]))) # (\CPU|decode|Selector0~1_combout  & (\CPU|DP|alu|Mux10~1_combout )))) ) + ( \CPU|PC_reg|Add1~6  ))
// \CPU|PC_reg|Add1~26  = CARRY(( \CPU|PC_reg|PC_DFF|out [5] ) + ( (!\CPU|controller|Equal13~0_combout  & (((\CPU|instruction_reg|instr_reg|out [5])))) # (\CPU|controller|Equal13~0_combout  & ((!\CPU|decode|Selector0~1_combout  & 
// ((\CPU|instruction_reg|instr_reg|out [5]))) # (\CPU|decode|Selector0~1_combout  & (\CPU|DP|alu|Mux10~1_combout )))) ) + ( \CPU|PC_reg|Add1~6  ))

	.dataa(!\CPU|controller|Equal13~0_combout ),
	.datab(!\CPU|decode|Selector0~1_combout ),
	.datac(!\CPU|DP|alu|Mux10~1_combout ),
	.datad(!\CPU|PC_reg|PC_DFF|out [5]),
	.datae(gnd),
	.dataf(!\CPU|instruction_reg|instr_reg|out [5]),
	.datag(gnd),
	.cin(\CPU|PC_reg|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|PC_reg|Add1~25_sumout ),
	.cout(\CPU|PC_reg|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|Add1~25 .extended_lut = "off";
defparam \CPU|PC_reg|Add1~25 .lut_mask = 64'h0000FE10000000FF;
defparam \CPU|PC_reg|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y3_N11
dffeas \CPU|DP|REGFILE|REG2|out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG2|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG2|out[5] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG2|out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y4_N32
dffeas \CPU|DP|REGFILE|REG5|out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG5|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG5|out[5] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG5|out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N24
cyclonev_lcell_comb \CPU|DP|REGFILE|REG6|out[5]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|REG6|out[5]~feeder_combout  = ( \CPU|DP|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|REG6|out[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG6|out[5]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|REG6|out[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|REG6|out[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N26
dffeas \CPU|DP|REGFILE|REG6|out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|REG6|out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|writenum_onehot[6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG6|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG6|out[5] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG6|out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y4_N11
dffeas \CPU|DP|REGFILE|REG4|out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG4|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG4|out[5] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG4|out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y3_N20
dffeas \CPU|DP|REGFILE|REG7|out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG7|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG7|out[5] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG7|out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N6
cyclonev_lcell_comb \CPU|DP|Ain[5]~19 (
// Equation(s):
// \CPU|DP|Ain[5]~19_combout  = ( \CPU|DP|REGFILE|REG4|out [5] & ( \CPU|DP|REGFILE|REG7|out [5] & ( (!\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q  & ((!\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q ) # ((\CPU|DP|REGFILE|REG5|out [5])))) # 
// (\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q  & (((\CPU|DP|REGFILE|REG6|out [5])) # (\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q ))) ) ) ) # ( !\CPU|DP|REGFILE|REG4|out [5] & ( \CPU|DP|REGFILE|REG7|out [5] & ( 
// (!\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q  & (\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q  & (\CPU|DP|REGFILE|REG5|out [5]))) # (\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q  & (((\CPU|DP|REGFILE|REG6|out [5])) # 
// (\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q ))) ) ) ) # ( \CPU|DP|REGFILE|REG4|out [5] & ( !\CPU|DP|REGFILE|REG7|out [5] & ( (!\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q  & ((!\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q ) # 
// ((\CPU|DP|REGFILE|REG5|out [5])))) # (\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q  & (!\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q  & ((\CPU|DP|REGFILE|REG6|out [5])))) ) ) ) # ( !\CPU|DP|REGFILE|REG4|out [5] & ( !\CPU|DP|REGFILE|REG7|out [5] 
// & ( (!\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q  & (\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q  & (\CPU|DP|REGFILE|REG5|out [5]))) # (\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q  & (!\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q  
// & ((\CPU|DP|REGFILE|REG6|out [5])))) ) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q ),
	.datab(!\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q ),
	.datac(!\CPU|DP|REGFILE|REG5|out [5]),
	.datad(!\CPU|DP|REGFILE|REG6|out [5]),
	.datae(!\CPU|DP|REGFILE|REG4|out [5]),
	.dataf(!\CPU|DP|REGFILE|REG7|out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Ain[5]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Ain[5]~19 .extended_lut = "off";
defparam \CPU|DP|Ain[5]~19 .lut_mask = 64'h02468ACE13579BDF;
defparam \CPU|DP|Ain[5]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y3_N32
dffeas \CPU|DP|REGFILE|REG0|out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG0|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG0|out[5] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG0|out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y3_N32
dffeas \CPU|DP|REGFILE|REG3|out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG3|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG3|out[5] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG3|out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N24
cyclonev_lcell_comb \CPU|DP|Ain[5]~20 (
// Equation(s):
// \CPU|DP|Ain[5]~20_combout  = ( \CPU|instruction_reg|instr_reg|out [8] & ( (!\CPU|instruction_reg|instr_reg|out [9] & (\CPU|DP|REGFILE|REG1|out [5])) # (\CPU|instruction_reg|instr_reg|out [9] & ((\CPU|DP|REGFILE|REG3|out [5]))) ) ) # ( 
// !\CPU|instruction_reg|instr_reg|out [8] & ( (!\CPU|instruction_reg|instr_reg|out [9] & (\CPU|DP|REGFILE|REG0|out [5])) # (\CPU|instruction_reg|instr_reg|out [9] & ((\CPU|DP|REGFILE|REG3|out [5]))) ) )

	.dataa(!\CPU|DP|REGFILE|REG1|out [5]),
	.datab(!\CPU|DP|REGFILE|REG0|out [5]),
	.datac(!\CPU|DP|REGFILE|REG3|out [5]),
	.datad(!\CPU|instruction_reg|instr_reg|out [9]),
	.datae(gnd),
	.dataf(!\CPU|instruction_reg|instr_reg|out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Ain[5]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Ain[5]~20 .extended_lut = "off";
defparam \CPU|DP|Ain[5]~20 .lut_mask = 64'h330F330F550F550F;
defparam \CPU|DP|Ain[5]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N15
cyclonev_lcell_comb \CPU|DP|Ain[5]~21 (
// Equation(s):
// \CPU|DP|Ain[5]~21_combout  = ( \CPU|DP|Ain[5]~20_combout  & ( (!\CPU|DP|Ain[1]~3_combout  & (((\CPU|DP|Ain[1]~2_combout )))) # (\CPU|DP|Ain[1]~3_combout  & ((!\CPU|DP|Ain[1]~2_combout  & (\CPU|DP|REGFILE|REG2|out [5])) # (\CPU|DP|Ain[1]~2_combout  & 
// ((\CPU|DP|Ain[5]~19_combout ))))) ) ) # ( !\CPU|DP|Ain[5]~20_combout  & ( (\CPU|DP|Ain[1]~3_combout  & ((!\CPU|DP|Ain[1]~2_combout  & (\CPU|DP|REGFILE|REG2|out [5])) # (\CPU|DP|Ain[1]~2_combout  & ((\CPU|DP|Ain[5]~19_combout ))))) ) )

	.dataa(!\CPU|DP|REGFILE|REG2|out [5]),
	.datab(!\CPU|DP|Ain[5]~19_combout ),
	.datac(!\CPU|DP|Ain[1]~3_combout ),
	.datad(!\CPU|DP|Ain[1]~2_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|Ain[5]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Ain[5]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Ain[5]~21 .extended_lut = "off";
defparam \CPU|DP|Ain[5]~21 .lut_mask = 64'h0503050305F305F3;
defparam \CPU|DP|Ain[5]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N3
cyclonev_lcell_comb \CPU|DP|Mux12~0 (
// Equation(s):
// \CPU|DP|Mux12~0_combout  = ( \CPU|DP|alu|Mux12~1_combout  & ( \read_data[3]~15_combout  & ( (!\CPU|controller|vsel[1]~0_combout  & (((!\CPU|DP|Mux5~0_combout )) # (\CPU|PC_reg|PC_DFF|out[3]~DUPLICATE_q ))) # (\CPU|controller|vsel[1]~0_combout  & 
// (((\CPU|instruction_reg|instr_reg|out [3]) # (\CPU|DP|Mux5~0_combout )))) ) ) ) # ( !\CPU|DP|alu|Mux12~1_combout  & ( \read_data[3]~15_combout  & ( (!\CPU|controller|vsel[1]~0_combout  & (\CPU|PC_reg|PC_DFF|out[3]~DUPLICATE_q  & (\CPU|DP|Mux5~0_combout 
// ))) # (\CPU|controller|vsel[1]~0_combout  & (((\CPU|instruction_reg|instr_reg|out [3]) # (\CPU|DP|Mux5~0_combout )))) ) ) ) # ( \CPU|DP|alu|Mux12~1_combout  & ( !\read_data[3]~15_combout  & ( (!\CPU|controller|vsel[1]~0_combout  & 
// (((!\CPU|DP|Mux5~0_combout )) # (\CPU|PC_reg|PC_DFF|out[3]~DUPLICATE_q ))) # (\CPU|controller|vsel[1]~0_combout  & (((!\CPU|DP|Mux5~0_combout  & \CPU|instruction_reg|instr_reg|out [3])))) ) ) ) # ( !\CPU|DP|alu|Mux12~1_combout  & ( 
// !\read_data[3]~15_combout  & ( (!\CPU|controller|vsel[1]~0_combout  & (\CPU|PC_reg|PC_DFF|out[3]~DUPLICATE_q  & (\CPU|DP|Mux5~0_combout ))) # (\CPU|controller|vsel[1]~0_combout  & (((!\CPU|DP|Mux5~0_combout  & \CPU|instruction_reg|instr_reg|out [3])))) ) 
// ) )

	.dataa(!\CPU|PC_reg|PC_DFF|out[3]~DUPLICATE_q ),
	.datab(!\CPU|controller|vsel[1]~0_combout ),
	.datac(!\CPU|DP|Mux5~0_combout ),
	.datad(!\CPU|instruction_reg|instr_reg|out [3]),
	.datae(!\CPU|DP|alu|Mux12~1_combout ),
	.dataf(!\read_data[3]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Mux12~0 .extended_lut = "off";
defparam \CPU|DP|Mux12~0 .lut_mask = 64'h0434C4F40737C7F7;
defparam \CPU|DP|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y3_N20
dffeas \CPU|DP|REGFILE|REG1|out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG1|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG1|out[3] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG1|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y4_N2
dffeas \CPU|DP|REGFILE|REG3|out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG3|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG3|out[3] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG3|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y3_N2
dffeas \CPU|DP|REGFILE|REG2|out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG2|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG2|out[3] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG2|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y3_N10
dffeas \CPU|DP|REGFILE|REG0|out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG0|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG0|out[3] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG0|out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N3
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux28~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux28~1_combout  = ( \CPU|controller|readB[1]~2_combout  & ( \CPU|controller|readB[0]~1_combout  & ( \CPU|DP|REGFILE|REG3|out [3] ) ) ) # ( !\CPU|controller|readB[1]~2_combout  & ( \CPU|controller|readB[0]~1_combout  & ( 
// \CPU|DP|REGFILE|REG1|out [3] ) ) ) # ( \CPU|controller|readB[1]~2_combout  & ( !\CPU|controller|readB[0]~1_combout  & ( \CPU|DP|REGFILE|REG2|out [3] ) ) ) # ( !\CPU|controller|readB[1]~2_combout  & ( !\CPU|controller|readB[0]~1_combout  & ( 
// \CPU|DP|REGFILE|REG0|out [3] ) ) )

	.dataa(!\CPU|DP|REGFILE|REG1|out [3]),
	.datab(!\CPU|DP|REGFILE|REG3|out [3]),
	.datac(!\CPU|DP|REGFILE|REG2|out [3]),
	.datad(!\CPU|DP|REGFILE|REG0|out [3]),
	.datae(!\CPU|controller|readB[1]~2_combout ),
	.dataf(!\CPU|controller|readB[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux28~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux28~1 .lut_mask = 64'h00FF0F0F55553333;
defparam \CPU|DP|REGFILE|Mux28~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y3_N35
dffeas \CPU|DP|REGFILE|REG7|out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG7|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG7|out[3] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG7|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y4_N59
dffeas \CPU|DP|REGFILE|REG6|out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG6|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG6|out[3] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG6|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y3_N50
dffeas \CPU|DP|REGFILE|REG5|out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG5|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG5|out[3] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG5|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y4_N8
dffeas \CPU|DP|REGFILE|REG4|out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG4|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG4|out[3] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG4|out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N51
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux28~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux28~0_combout  = ( \CPU|controller|readB[1]~2_combout  & ( \CPU|controller|readB[0]~1_combout  & ( \CPU|DP|REGFILE|REG7|out [3] ) ) ) # ( !\CPU|controller|readB[1]~2_combout  & ( \CPU|controller|readB[0]~1_combout  & ( 
// \CPU|DP|REGFILE|REG5|out [3] ) ) ) # ( \CPU|controller|readB[1]~2_combout  & ( !\CPU|controller|readB[0]~1_combout  & ( \CPU|DP|REGFILE|REG6|out [3] ) ) ) # ( !\CPU|controller|readB[1]~2_combout  & ( !\CPU|controller|readB[0]~1_combout  & ( 
// \CPU|DP|REGFILE|REG4|out [3] ) ) )

	.dataa(!\CPU|DP|REGFILE|REG7|out [3]),
	.datab(!\CPU|DP|REGFILE|REG6|out [3]),
	.datac(!\CPU|DP|REGFILE|REG5|out [3]),
	.datad(!\CPU|DP|REGFILE|REG4|out [3]),
	.datae(!\CPU|controller|readB[1]~2_combout ),
	.dataf(!\CPU|controller|readB[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux28~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux28~0 .lut_mask = 64'h00FF33330F0F5555;
defparam \CPU|DP|REGFILE|Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N18
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux28~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux28~2_combout  = ( \CPU|DP|REGFILE|Mux28~0_combout  & ( (\CPU|DP|REGFILE|Mux28~1_combout ) # (\CPU|controller|readB[2]~3_combout ) ) ) # ( !\CPU|DP|REGFILE|Mux28~0_combout  & ( (!\CPU|controller|readB[2]~3_combout  & 
// \CPU|DP|REGFILE|Mux28~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|controller|readB[2]~3_combout ),
	.datad(!\CPU|DP|REGFILE|Mux28~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|Mux28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux28~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux28~2 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \CPU|DP|REGFILE|Mux28~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N0
cyclonev_lcell_comb \CPU|DP|REGFILE|REG4|out[4]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|REG4|out[4]~feeder_combout  = ( \CPU|DP|Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|REG4|out[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG4|out[4]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|REG4|out[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|REG4|out[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N2
dffeas \CPU|DP|REGFILE|REG4|out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|REG4|out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|writenum_onehot[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG4|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG4|out[4] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG4|out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N48
cyclonev_lcell_comb \CPU|DP|REGFILE|REG7|out[4]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|REG7|out[4]~feeder_combout  = ( \CPU|DP|Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|REG7|out[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG7|out[4]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|REG7|out[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|REG7|out[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y2_N50
dffeas \CPU|DP|REGFILE|REG7|out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|REG7|out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|writenum_onehot[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG7|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG7|out[4] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG7|out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y4_N41
dffeas \CPU|DP|REGFILE|REG6|out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG6|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG6|out[4] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG6|out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y4_N50
dffeas \CPU|DP|REGFILE|REG5|out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG5|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG5|out[4] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG5|out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N51
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux27~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux27~0_combout  = ( \CPU|controller|readB[1]~2_combout  & ( \CPU|controller|readB[0]~1_combout  & ( \CPU|DP|REGFILE|REG7|out [4] ) ) ) # ( !\CPU|controller|readB[1]~2_combout  & ( \CPU|controller|readB[0]~1_combout  & ( 
// \CPU|DP|REGFILE|REG5|out [4] ) ) ) # ( \CPU|controller|readB[1]~2_combout  & ( !\CPU|controller|readB[0]~1_combout  & ( \CPU|DP|REGFILE|REG6|out [4] ) ) ) # ( !\CPU|controller|readB[1]~2_combout  & ( !\CPU|controller|readB[0]~1_combout  & ( 
// \CPU|DP|REGFILE|REG4|out [4] ) ) )

	.dataa(!\CPU|DP|REGFILE|REG4|out [4]),
	.datab(!\CPU|DP|REGFILE|REG7|out [4]),
	.datac(!\CPU|DP|REGFILE|REG6|out [4]),
	.datad(!\CPU|DP|REGFILE|REG5|out [4]),
	.datae(!\CPU|controller|readB[1]~2_combout ),
	.dataf(!\CPU|controller|readB[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux27~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux27~0 .lut_mask = 64'h55550F0F00FF3333;
defparam \CPU|DP|REGFILE|Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N2
dffeas \CPU|DP|REGFILE|REG0|out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG0|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG0|out[4] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG0|out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y2_N8
dffeas \CPU|DP|REGFILE|REG1|out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG1|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG1|out[4] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG1|out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y2_N29
dffeas \CPU|DP|REGFILE|REG3|out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG3|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG3|out[4] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG3|out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N3
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux27~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux27~1_combout  = ( \CPU|controller|readB[0]~1_combout  & ( \CPU|controller|readB[1]~2_combout  & ( \CPU|DP|REGFILE|REG3|out [4] ) ) ) # ( !\CPU|controller|readB[0]~1_combout  & ( \CPU|controller|readB[1]~2_combout  & ( 
// \CPU|DP|REGFILE|REG2|out [4] ) ) ) # ( \CPU|controller|readB[0]~1_combout  & ( !\CPU|controller|readB[1]~2_combout  & ( \CPU|DP|REGFILE|REG1|out [4] ) ) ) # ( !\CPU|controller|readB[0]~1_combout  & ( !\CPU|controller|readB[1]~2_combout  & ( 
// \CPU|DP|REGFILE|REG0|out [4] ) ) )

	.dataa(!\CPU|DP|REGFILE|REG0|out [4]),
	.datab(!\CPU|DP|REGFILE|REG2|out [4]),
	.datac(!\CPU|DP|REGFILE|REG1|out [4]),
	.datad(!\CPU|DP|REGFILE|REG3|out [4]),
	.datae(!\CPU|controller|readB[0]~1_combout ),
	.dataf(!\CPU|controller|readB[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux27~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux27~1 .lut_mask = 64'h55550F0F333300FF;
defparam \CPU|DP|REGFILE|Mux27~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N51
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux27~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux27~2_combout  = ( \CPU|DP|REGFILE|Mux27~1_combout  & ( (!\CPU|controller|readB[2]~3_combout ) # (\CPU|DP|REGFILE|Mux27~0_combout ) ) ) # ( !\CPU|DP|REGFILE|Mux27~1_combout  & ( (\CPU|controller|readB[2]~3_combout  & 
// \CPU|DP|REGFILE|Mux27~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|controller|readB[2]~3_combout ),
	.datad(!\CPU|DP|REGFILE|Mux27~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|Mux27~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux27~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux27~2 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \CPU|DP|REGFILE|Mux27~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N0
cyclonev_lcell_comb \CPU|DP|Bin[4]~6 (
// Equation(s):
// \CPU|DP|Bin[4]~6_combout  = ( \CPU|DP|REGFILE|Mux28~2_combout  & ( \CPU|DP|REGFILE|Mux27~2_combout  & ( ((!\CPU|DP|Bin[4]~1_combout  & (\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Bin[4]~1_combout  & ((\CPU|DP|REGFILE|Mux26~2_combout )))) # 
// (\CPU|DP|Bin[4]~2_combout ) ) ) ) # ( !\CPU|DP|REGFILE|Mux28~2_combout  & ( \CPU|DP|REGFILE|Mux27~2_combout  & ( (!\CPU|DP|Bin[4]~1_combout  & (((\CPU|DP|Bin[4]~2_combout )) # (\CPU|instruction_reg|instr_reg|out [4]))) # (\CPU|DP|Bin[4]~1_combout  & 
// (((\CPU|DP|REGFILE|Mux26~2_combout  & !\CPU|DP|Bin[4]~2_combout )))) ) ) ) # ( \CPU|DP|REGFILE|Mux28~2_combout  & ( !\CPU|DP|REGFILE|Mux27~2_combout  & ( (!\CPU|DP|Bin[4]~1_combout  & (\CPU|instruction_reg|instr_reg|out [4] & ((!\CPU|DP|Bin[4]~2_combout 
// )))) # (\CPU|DP|Bin[4]~1_combout  & (((\CPU|DP|Bin[4]~2_combout ) # (\CPU|DP|REGFILE|Mux26~2_combout )))) ) ) ) # ( !\CPU|DP|REGFILE|Mux28~2_combout  & ( !\CPU|DP|REGFILE|Mux27~2_combout  & ( (!\CPU|DP|Bin[4]~2_combout  & ((!\CPU|DP|Bin[4]~1_combout  & 
// (\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Bin[4]~1_combout  & ((\CPU|DP|REGFILE|Mux26~2_combout ))))) ) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [4]),
	.datab(!\CPU|DP|Bin[4]~1_combout ),
	.datac(!\CPU|DP|REGFILE|Mux26~2_combout ),
	.datad(!\CPU|DP|Bin[4]~2_combout ),
	.datae(!\CPU|DP|REGFILE|Mux28~2_combout ),
	.dataf(!\CPU|DP|REGFILE|Mux27~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[4]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[4]~6 .extended_lut = "off";
defparam \CPU|DP|Bin[4]~6 .lut_mask = 64'h4700473347CC47FF;
defparam \CPU|DP|Bin[4]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y2_N27
cyclonev_lcell_comb \CPU|DP|Mux13~0 (
// Equation(s):
// \CPU|DP|Mux13~0_combout  = ( \read_data[2]~13_combout  & ( \CPU|DP|alu|Mux13~1_combout  & ( (!\CPU|DP|Mux5~0_combout  & (((!\CPU|controller|vsel[1]~0_combout ) # (\CPU|instruction_reg|instr_reg|out [2])))) # (\CPU|DP|Mux5~0_combout  & 
// (((\CPU|controller|vsel[1]~0_combout )) # (\CPU|PC_reg|PC_DFF|out [2]))) ) ) ) # ( !\read_data[2]~13_combout  & ( \CPU|DP|alu|Mux13~1_combout  & ( (!\CPU|DP|Mux5~0_combout  & (((!\CPU|controller|vsel[1]~0_combout ) # (\CPU|instruction_reg|instr_reg|out 
// [2])))) # (\CPU|DP|Mux5~0_combout  & (\CPU|PC_reg|PC_DFF|out [2] & (!\CPU|controller|vsel[1]~0_combout ))) ) ) ) # ( \read_data[2]~13_combout  & ( !\CPU|DP|alu|Mux13~1_combout  & ( (!\CPU|DP|Mux5~0_combout  & (((\CPU|controller|vsel[1]~0_combout  & 
// \CPU|instruction_reg|instr_reg|out [2])))) # (\CPU|DP|Mux5~0_combout  & (((\CPU|controller|vsel[1]~0_combout )) # (\CPU|PC_reg|PC_DFF|out [2]))) ) ) ) # ( !\read_data[2]~13_combout  & ( !\CPU|DP|alu|Mux13~1_combout  & ( (!\CPU|DP|Mux5~0_combout  & 
// (((\CPU|controller|vsel[1]~0_combout  & \CPU|instruction_reg|instr_reg|out [2])))) # (\CPU|DP|Mux5~0_combout  & (\CPU|PC_reg|PC_DFF|out [2] & (!\CPU|controller|vsel[1]~0_combout ))) ) ) )

	.dataa(!\CPU|PC_reg|PC_DFF|out [2]),
	.datab(!\CPU|DP|Mux5~0_combout ),
	.datac(!\CPU|controller|vsel[1]~0_combout ),
	.datad(!\CPU|instruction_reg|instr_reg|out [2]),
	.datae(!\read_data[2]~13_combout ),
	.dataf(!\CPU|DP|alu|Mux13~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Mux13~0 .extended_lut = "off";
defparam \CPU|DP|Mux13~0 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \CPU|DP|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y3_N53
dffeas \CPU|DP|REGFILE|REG1|out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG1|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG1|out[2] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG1|out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y3_N44
dffeas \CPU|DP|REGFILE|REG0|out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG0|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG0|out[2] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG0|out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y3_N35
dffeas \CPU|DP|REGFILE|REG2|out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG2|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG2|out[2] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG2|out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y2_N20
dffeas \CPU|DP|REGFILE|REG3|out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG3|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG3|out[2] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG3|out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N21
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux29~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux29~1_combout  = ( \CPU|controller|readB[1]~2_combout  & ( \CPU|controller|readB[0]~1_combout  & ( \CPU|DP|REGFILE|REG3|out [2] ) ) ) # ( !\CPU|controller|readB[1]~2_combout  & ( \CPU|controller|readB[0]~1_combout  & ( 
// \CPU|DP|REGFILE|REG1|out [2] ) ) ) # ( \CPU|controller|readB[1]~2_combout  & ( !\CPU|controller|readB[0]~1_combout  & ( \CPU|DP|REGFILE|REG2|out [2] ) ) ) # ( !\CPU|controller|readB[1]~2_combout  & ( !\CPU|controller|readB[0]~1_combout  & ( 
// \CPU|DP|REGFILE|REG0|out [2] ) ) )

	.dataa(!\CPU|DP|REGFILE|REG1|out [2]),
	.datab(!\CPU|DP|REGFILE|REG0|out [2]),
	.datac(!\CPU|DP|REGFILE|REG2|out [2]),
	.datad(!\CPU|DP|REGFILE|REG3|out [2]),
	.datae(!\CPU|controller|readB[1]~2_combout ),
	.dataf(!\CPU|controller|readB[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux29~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux29~1 .lut_mask = 64'h33330F0F555500FF;
defparam \CPU|DP|REGFILE|Mux29~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y3_N38
dffeas \CPU|DP|REGFILE|REG7|out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG7|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG7|out[2] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG7|out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y3_N14
dffeas \CPU|DP|REGFILE|REG5|out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG5|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG5|out[2] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG5|out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y2_N54
cyclonev_lcell_comb \CPU|DP|REGFILE|REG4|out[2]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|REG4|out[2]~feeder_combout  = ( \CPU|DP|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|REG4|out[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG4|out[2]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|REG4|out[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|REG4|out[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y2_N56
dffeas \CPU|DP|REGFILE|REG4|out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|REG4|out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|writenum_onehot[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG4|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG4|out[2] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG4|out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y3_N44
dffeas \CPU|DP|REGFILE|REG6|out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG6|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG6|out[2] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG6|out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N15
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux29~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux29~0_combout  = ( \CPU|controller|readB[1]~2_combout  & ( \CPU|controller|readB[0]~1_combout  & ( \CPU|DP|REGFILE|REG7|out [2] ) ) ) # ( !\CPU|controller|readB[1]~2_combout  & ( \CPU|controller|readB[0]~1_combout  & ( 
// \CPU|DP|REGFILE|REG5|out [2] ) ) ) # ( \CPU|controller|readB[1]~2_combout  & ( !\CPU|controller|readB[0]~1_combout  & ( \CPU|DP|REGFILE|REG6|out [2] ) ) ) # ( !\CPU|controller|readB[1]~2_combout  & ( !\CPU|controller|readB[0]~1_combout  & ( 
// \CPU|DP|REGFILE|REG4|out [2] ) ) )

	.dataa(!\CPU|DP|REGFILE|REG7|out [2]),
	.datab(!\CPU|DP|REGFILE|REG5|out [2]),
	.datac(!\CPU|DP|REGFILE|REG4|out [2]),
	.datad(!\CPU|DP|REGFILE|REG6|out [2]),
	.datae(!\CPU|controller|readB[1]~2_combout ),
	.dataf(!\CPU|controller|readB[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux29~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux29~0 .lut_mask = 64'h0F0F00FF33335555;
defparam \CPU|DP|REGFILE|Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N45
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux29~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux29~2_combout  = ( \CPU|DP|REGFILE|Mux29~0_combout  & ( (\CPU|DP|REGFILE|Mux29~1_combout ) # (\CPU|controller|readB[2]~3_combout ) ) ) # ( !\CPU|DP|REGFILE|Mux29~0_combout  & ( (!\CPU|controller|readB[2]~3_combout  & 
// \CPU|DP|REGFILE|Mux29~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|controller|readB[2]~3_combout ),
	.datad(!\CPU|DP|REGFILE|Mux29~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux29~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux29~2 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \CPU|DP|REGFILE|Mux29~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N42
cyclonev_lcell_comb \CPU|DP|Bin[3]~5 (
// Equation(s):
// \CPU|DP|Bin[3]~5_combout  = ( \CPU|DP|REGFILE|Mux28~2_combout  & ( \CPU|DP|REGFILE|Mux27~2_combout  & ( (!\CPU|DP|Bin[4]~1_combout  & (((\CPU|DP|Bin[4]~2_combout )) # (\CPU|instruction_reg|instr_reg|out [3]))) # (\CPU|DP|Bin[4]~1_combout  & 
// (((!\CPU|DP|Bin[4]~2_combout ) # (\CPU|DP|REGFILE|Mux29~2_combout )))) ) ) ) # ( !\CPU|DP|REGFILE|Mux28~2_combout  & ( \CPU|DP|REGFILE|Mux27~2_combout  & ( (!\CPU|DP|Bin[4]~1_combout  & (\CPU|instruction_reg|instr_reg|out [3] & ((!\CPU|DP|Bin[4]~2_combout 
// )))) # (\CPU|DP|Bin[4]~1_combout  & (((!\CPU|DP|Bin[4]~2_combout ) # (\CPU|DP|REGFILE|Mux29~2_combout )))) ) ) ) # ( \CPU|DP|REGFILE|Mux28~2_combout  & ( !\CPU|DP|REGFILE|Mux27~2_combout  & ( (!\CPU|DP|Bin[4]~1_combout  & (((\CPU|DP|Bin[4]~2_combout )) # 
// (\CPU|instruction_reg|instr_reg|out [3]))) # (\CPU|DP|Bin[4]~1_combout  & (((\CPU|DP|REGFILE|Mux29~2_combout  & \CPU|DP|Bin[4]~2_combout )))) ) ) ) # ( !\CPU|DP|REGFILE|Mux28~2_combout  & ( !\CPU|DP|REGFILE|Mux27~2_combout  & ( (!\CPU|DP|Bin[4]~1_combout  
// & (\CPU|instruction_reg|instr_reg|out [3] & ((!\CPU|DP|Bin[4]~2_combout )))) # (\CPU|DP|Bin[4]~1_combout  & (((\CPU|DP|REGFILE|Mux29~2_combout  & \CPU|DP|Bin[4]~2_combout )))) ) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [3]),
	.datab(!\CPU|DP|Bin[4]~1_combout ),
	.datac(!\CPU|DP|REGFILE|Mux29~2_combout ),
	.datad(!\CPU|DP|Bin[4]~2_combout ),
	.datae(!\CPU|DP|REGFILE|Mux28~2_combout ),
	.dataf(!\CPU|DP|REGFILE|Mux27~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[3]~5 .extended_lut = "off";
defparam \CPU|DP|Bin[3]~5 .lut_mask = 64'h440344CF770377CF;
defparam \CPU|DP|Bin[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N54
cyclonev_lcell_comb \CPU|DP|Ain[2]~10 (
// Equation(s):
// \CPU|DP|Ain[2]~10_combout  = ( \CPU|instruction_reg|instr_reg|out [9] & ( \CPU|instruction_reg|instr_reg|out [8] & ( \CPU|DP|REGFILE|REG7|out [2] ) ) ) # ( !\CPU|instruction_reg|instr_reg|out [9] & ( \CPU|instruction_reg|instr_reg|out [8] & ( 
// \CPU|DP|REGFILE|REG5|out [2] ) ) ) # ( \CPU|instruction_reg|instr_reg|out [9] & ( !\CPU|instruction_reg|instr_reg|out [8] & ( \CPU|DP|REGFILE|REG6|out [2] ) ) ) # ( !\CPU|instruction_reg|instr_reg|out [9] & ( !\CPU|instruction_reg|instr_reg|out [8] & ( 
// \CPU|DP|REGFILE|REG4|out [2] ) ) )

	.dataa(!\CPU|DP|REGFILE|REG6|out [2]),
	.datab(!\CPU|DP|REGFILE|REG7|out [2]),
	.datac(!\CPU|DP|REGFILE|REG5|out [2]),
	.datad(!\CPU|DP|REGFILE|REG4|out [2]),
	.datae(!\CPU|instruction_reg|instr_reg|out [9]),
	.dataf(!\CPU|instruction_reg|instr_reg|out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Ain[2]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Ain[2]~10 .extended_lut = "off";
defparam \CPU|DP|Ain[2]~10 .lut_mask = 64'h00FF55550F0F3333;
defparam \CPU|DP|Ain[2]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N12
cyclonev_lcell_comb \CPU|DP|Ain[2]~11 (
// Equation(s):
// \CPU|DP|Ain[2]~11_combout  = ( \CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q  & ( \CPU|DP|REGFILE|REG3|out [2] ) ) # ( !\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q  & ( (!\CPU|instruction_reg|instr_reg|out [8] & (\CPU|DP|REGFILE|REG0|out [2])) # 
// (\CPU|instruction_reg|instr_reg|out [8] & ((\CPU|DP|REGFILE|REG1|out [2]))) ) )

	.dataa(!\CPU|DP|REGFILE|REG3|out [2]),
	.datab(!\CPU|DP|REGFILE|REG0|out [2]),
	.datac(!\CPU|DP|REGFILE|REG1|out [2]),
	.datad(!\CPU|instruction_reg|instr_reg|out [8]),
	.datae(gnd),
	.dataf(!\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Ain[2]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Ain[2]~11 .extended_lut = "off";
defparam \CPU|DP|Ain[2]~11 .lut_mask = 64'h330F330F55555555;
defparam \CPU|DP|Ain[2]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N39
cyclonev_lcell_comb \CPU|DP|Ain[2]~12 (
// Equation(s):
// \CPU|DP|Ain[2]~12_combout  = ( \CPU|DP|Ain[2]~11_combout  & ( (!\CPU|DP|Ain[1]~2_combout  & (\CPU|DP|Ain[1]~3_combout  & (\CPU|DP|REGFILE|REG2|out [2]))) # (\CPU|DP|Ain[1]~2_combout  & ((!\CPU|DP|Ain[1]~3_combout ) # ((\CPU|DP|Ain[2]~10_combout )))) ) ) # 
// ( !\CPU|DP|Ain[2]~11_combout  & ( (\CPU|DP|Ain[1]~3_combout  & ((!\CPU|DP|Ain[1]~2_combout  & (\CPU|DP|REGFILE|REG2|out [2])) # (\CPU|DP|Ain[1]~2_combout  & ((\CPU|DP|Ain[2]~10_combout ))))) ) )

	.dataa(!\CPU|DP|Ain[1]~2_combout ),
	.datab(!\CPU|DP|Ain[1]~3_combout ),
	.datac(!\CPU|DP|REGFILE|REG2|out [2]),
	.datad(!\CPU|DP|Ain[2]~10_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|Ain[2]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Ain[2]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Ain[2]~12 .extended_lut = "off";
defparam \CPU|DP|Ain[2]~12 .lut_mask = 64'h0213021346574657;
defparam \CPU|DP|Ain[2]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N24
cyclonev_lcell_comb \CPU|DP|Mux14~0 (
// Equation(s):
// \CPU|DP|Mux14~0_combout  = ( \CPU|DP|alu|Mux14~1_combout  & ( \read_data[1]~10_combout  & ( (!\CPU|controller|vsel[1]~0_combout  & (((!\CPU|DP|Mux5~0_combout )) # (\CPU|PC_reg|PC_DFF|out [1]))) # (\CPU|controller|vsel[1]~0_combout  & 
// (((\CPU|DP|Mux5~0_combout ) # (\CPU|instruction_reg|instr_reg|out [1])))) ) ) ) # ( !\CPU|DP|alu|Mux14~1_combout  & ( \read_data[1]~10_combout  & ( (!\CPU|controller|vsel[1]~0_combout  & (\CPU|PC_reg|PC_DFF|out [1] & ((\CPU|DP|Mux5~0_combout )))) # 
// (\CPU|controller|vsel[1]~0_combout  & (((\CPU|DP|Mux5~0_combout ) # (\CPU|instruction_reg|instr_reg|out [1])))) ) ) ) # ( \CPU|DP|alu|Mux14~1_combout  & ( !\read_data[1]~10_combout  & ( (!\CPU|controller|vsel[1]~0_combout  & (((!\CPU|DP|Mux5~0_combout )) 
// # (\CPU|PC_reg|PC_DFF|out [1]))) # (\CPU|controller|vsel[1]~0_combout  & (((\CPU|instruction_reg|instr_reg|out [1] & !\CPU|DP|Mux5~0_combout )))) ) ) ) # ( !\CPU|DP|alu|Mux14~1_combout  & ( !\read_data[1]~10_combout  & ( 
// (!\CPU|controller|vsel[1]~0_combout  & (\CPU|PC_reg|PC_DFF|out [1] & ((\CPU|DP|Mux5~0_combout )))) # (\CPU|controller|vsel[1]~0_combout  & (((\CPU|instruction_reg|instr_reg|out [1] & !\CPU|DP|Mux5~0_combout )))) ) ) )

	.dataa(!\CPU|PC_reg|PC_DFF|out [1]),
	.datab(!\CPU|instruction_reg|instr_reg|out [1]),
	.datac(!\CPU|controller|vsel[1]~0_combout ),
	.datad(!\CPU|DP|Mux5~0_combout ),
	.datae(!\CPU|DP|alu|Mux14~1_combout ),
	.dataf(!\read_data[1]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Mux14~0 .extended_lut = "off";
defparam \CPU|DP|Mux14~0 .lut_mask = 64'h0350F350035FF35F;
defparam \CPU|DP|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y3_N38
dffeas \CPU|DP|REGFILE|REG2|out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG2|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG2|out[1] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG2|out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y2_N2
dffeas \CPU|DP|REGFILE|REG6|out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG6|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG6|out[1] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG6|out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y3_N44
dffeas \CPU|DP|REGFILE|REG7|out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG7|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG7|out[1] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG7|out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y3_N7
dffeas \CPU|DP|REGFILE|REG4|out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG4|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG4|out[1] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG4|out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y3_N56
dffeas \CPU|DP|REGFILE|REG5|out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG5|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG5|out[1] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG5|out[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y3_N6
cyclonev_lcell_comb \CPU|DP|Ain[1]~7 (
// Equation(s):
// \CPU|DP|Ain[1]~7_combout  = ( \CPU|DP|REGFILE|REG5|out [1] & ( \CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q  & ( (!\CPU|instruction_reg|instr_reg|out [9]) # (\CPU|DP|REGFILE|REG7|out [1]) ) ) ) # ( !\CPU|DP|REGFILE|REG5|out [1] & ( 
// \CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q  & ( (\CPU|DP|REGFILE|REG7|out [1] & \CPU|instruction_reg|instr_reg|out [9]) ) ) ) # ( \CPU|DP|REGFILE|REG5|out [1] & ( !\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q  & ( 
// (!\CPU|instruction_reg|instr_reg|out [9] & ((\CPU|DP|REGFILE|REG4|out [1]))) # (\CPU|instruction_reg|instr_reg|out [9] & (\CPU|DP|REGFILE|REG6|out [1])) ) ) ) # ( !\CPU|DP|REGFILE|REG5|out [1] & ( !\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q  & ( 
// (!\CPU|instruction_reg|instr_reg|out [9] & ((\CPU|DP|REGFILE|REG4|out [1]))) # (\CPU|instruction_reg|instr_reg|out [9] & (\CPU|DP|REGFILE|REG6|out [1])) ) ) )

	.dataa(!\CPU|DP|REGFILE|REG6|out [1]),
	.datab(!\CPU|DP|REGFILE|REG7|out [1]),
	.datac(!\CPU|DP|REGFILE|REG4|out [1]),
	.datad(!\CPU|instruction_reg|instr_reg|out [9]),
	.datae(!\CPU|DP|REGFILE|REG5|out [1]),
	.dataf(!\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Ain[1]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Ain[1]~7 .extended_lut = "off";
defparam \CPU|DP|Ain[1]~7 .lut_mask = 64'h0F550F550033FF33;
defparam \CPU|DP|Ain[1]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N44
dffeas \CPU|DP|REGFILE|REG3|out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG3|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG3|out[1] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG3|out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y2_N38
dffeas \CPU|DP|REGFILE|REG1|out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG1|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG1|out[1] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG1|out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y3_N2
dffeas \CPU|DP|REGFILE|REG0|out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG0|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG0|out[1] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG0|out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N48
cyclonev_lcell_comb \CPU|DP|Ain[1]~8 (
// Equation(s):
// \CPU|DP|Ain[1]~8_combout  = ( \CPU|instruction_reg|instr_reg|out [8] & ( \CPU|instruction_reg|instr_reg|out [9] & ( \CPU|DP|REGFILE|REG3|out [1] ) ) ) # ( !\CPU|instruction_reg|instr_reg|out [8] & ( \CPU|instruction_reg|instr_reg|out [9] & ( 
// \CPU|DP|REGFILE|REG3|out [1] ) ) ) # ( \CPU|instruction_reg|instr_reg|out [8] & ( !\CPU|instruction_reg|instr_reg|out [9] & ( \CPU|DP|REGFILE|REG1|out [1] ) ) ) # ( !\CPU|instruction_reg|instr_reg|out [8] & ( !\CPU|instruction_reg|instr_reg|out [9] & ( 
// \CPU|DP|REGFILE|REG0|out [1] ) ) )

	.dataa(gnd),
	.datab(!\CPU|DP|REGFILE|REG3|out [1]),
	.datac(!\CPU|DP|REGFILE|REG1|out [1]),
	.datad(!\CPU|DP|REGFILE|REG0|out [1]),
	.datae(!\CPU|instruction_reg|instr_reg|out [8]),
	.dataf(!\CPU|instruction_reg|instr_reg|out [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Ain[1]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Ain[1]~8 .extended_lut = "off";
defparam \CPU|DP|Ain[1]~8 .lut_mask = 64'h00FF0F0F33333333;
defparam \CPU|DP|Ain[1]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N51
cyclonev_lcell_comb \CPU|DP|Ain[1]~9 (
// Equation(s):
// \CPU|DP|Ain[1]~9_combout  = ( \CPU|DP|Ain[1]~8_combout  & ( (!\CPU|DP|Ain[1]~3_combout  & (((\CPU|DP|Ain[1]~2_combout )))) # (\CPU|DP|Ain[1]~3_combout  & ((!\CPU|DP|Ain[1]~2_combout  & (\CPU|DP|REGFILE|REG2|out [1])) # (\CPU|DP|Ain[1]~2_combout  & 
// ((\CPU|DP|Ain[1]~7_combout ))))) ) ) # ( !\CPU|DP|Ain[1]~8_combout  & ( (\CPU|DP|Ain[1]~3_combout  & ((!\CPU|DP|Ain[1]~2_combout  & (\CPU|DP|REGFILE|REG2|out [1])) # (\CPU|DP|Ain[1]~2_combout  & ((\CPU|DP|Ain[1]~7_combout ))))) ) )

	.dataa(!\CPU|DP|REGFILE|REG2|out [1]),
	.datab(!\CPU|DP|Ain[1]~7_combout ),
	.datac(!\CPU|DP|Ain[1]~3_combout ),
	.datad(!\CPU|DP|Ain[1]~2_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|Ain[1]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Ain[1]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Ain[1]~9 .extended_lut = "off";
defparam \CPU|DP|Ain[1]~9 .lut_mask = 64'h0503050305F305F3;
defparam \CPU|DP|Ain[1]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N36
cyclonev_lcell_comb \CPU|decode|shift[1]~0 (
// Equation(s):
// \CPU|decode|shift[1]~0_combout  = ( \CPU|instruction_reg|instr_reg|out [4] & ( \CPU|instruction_reg|instr_reg|out [14] & ( (\CPU|instruction_reg|instr_reg|out [15] & !\CPU|instruction_reg|instr_reg|out[13]~DUPLICATE_q ) ) ) ) # ( 
// \CPU|instruction_reg|instr_reg|out [4] & ( !\CPU|instruction_reg|instr_reg|out [14] & ( (\CPU|instruction_reg|instr_reg|out [15] & \CPU|instruction_reg|instr_reg|out[13]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|instruction_reg|instr_reg|out [15]),
	.datad(!\CPU|instruction_reg|instr_reg|out[13]~DUPLICATE_q ),
	.datae(!\CPU|instruction_reg|instr_reg|out [4]),
	.dataf(!\CPU|instruction_reg|instr_reg|out [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|decode|shift[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|decode|shift[1]~0 .extended_lut = "off";
defparam \CPU|decode|shift[1]~0 .lut_mask = 64'h0000000F00000F00;
defparam \CPU|decode|shift[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y3_N51
cyclonev_lcell_comb \CPU|DP|Mux15~0 (
// Equation(s):
// \CPU|DP|Mux15~0_combout  = ( \CPU|DP|alu|Mux15~1_combout  & ( \read_data[0]~5_combout  & ( (!\CPU|controller|vsel[1]~0_combout  & (((!\CPU|DP|Mux5~0_combout )) # (\CPU|PC_reg|PC_DFF|out [0]))) # (\CPU|controller|vsel[1]~0_combout  & 
// (((\CPU|DP|Mux5~0_combout ) # (\CPU|instruction_reg|instr_reg|out [0])))) ) ) ) # ( !\CPU|DP|alu|Mux15~1_combout  & ( \read_data[0]~5_combout  & ( (!\CPU|controller|vsel[1]~0_combout  & (\CPU|PC_reg|PC_DFF|out [0] & ((\CPU|DP|Mux5~0_combout )))) # 
// (\CPU|controller|vsel[1]~0_combout  & (((\CPU|DP|Mux5~0_combout ) # (\CPU|instruction_reg|instr_reg|out [0])))) ) ) ) # ( \CPU|DP|alu|Mux15~1_combout  & ( !\read_data[0]~5_combout  & ( (!\CPU|controller|vsel[1]~0_combout  & (((!\CPU|DP|Mux5~0_combout )) # 
// (\CPU|PC_reg|PC_DFF|out [0]))) # (\CPU|controller|vsel[1]~0_combout  & (((\CPU|instruction_reg|instr_reg|out [0] & !\CPU|DP|Mux5~0_combout )))) ) ) ) # ( !\CPU|DP|alu|Mux15~1_combout  & ( !\read_data[0]~5_combout  & ( (!\CPU|controller|vsel[1]~0_combout  
// & (\CPU|PC_reg|PC_DFF|out [0] & ((\CPU|DP|Mux5~0_combout )))) # (\CPU|controller|vsel[1]~0_combout  & (((\CPU|instruction_reg|instr_reg|out [0] & !\CPU|DP|Mux5~0_combout )))) ) ) )

	.dataa(!\CPU|PC_reg|PC_DFF|out [0]),
	.datab(!\CPU|controller|vsel[1]~0_combout ),
	.datac(!\CPU|instruction_reg|instr_reg|out [0]),
	.datad(!\CPU|DP|Mux5~0_combout ),
	.datae(!\CPU|DP|alu|Mux15~1_combout ),
	.dataf(!\read_data[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Mux15~0 .extended_lut = "off";
defparam \CPU|DP|Mux15~0 .lut_mask = 64'h0344CF440377CF77;
defparam \CPU|DP|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y3_N50
dffeas \CPU|DP|REGFILE|REG1|out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG1|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG1|out[0] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG1|out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y3_N11
dffeas \CPU|DP|REGFILE|REG3|out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG3|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG3|out[0] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG3|out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y3_N50
dffeas \CPU|DP|REGFILE|REG0|out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG0|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG0|out[0] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG0|out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y3_N5
dffeas \CPU|DP|REGFILE|REG2|out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG2|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG2|out[0] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG2|out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N45
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux31~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux31~1_combout  = ( \CPU|controller|readB[1]~2_combout  & ( \CPU|controller|readB[0]~1_combout  & ( \CPU|DP|REGFILE|REG3|out [0] ) ) ) # ( !\CPU|controller|readB[1]~2_combout  & ( \CPU|controller|readB[0]~1_combout  & ( 
// \CPU|DP|REGFILE|REG1|out [0] ) ) ) # ( \CPU|controller|readB[1]~2_combout  & ( !\CPU|controller|readB[0]~1_combout  & ( \CPU|DP|REGFILE|REG2|out [0] ) ) ) # ( !\CPU|controller|readB[1]~2_combout  & ( !\CPU|controller|readB[0]~1_combout  & ( 
// \CPU|DP|REGFILE|REG0|out [0] ) ) )

	.dataa(!\CPU|DP|REGFILE|REG1|out [0]),
	.datab(!\CPU|DP|REGFILE|REG3|out [0]),
	.datac(!\CPU|DP|REGFILE|REG0|out [0]),
	.datad(!\CPU|DP|REGFILE|REG2|out [0]),
	.datae(!\CPU|controller|readB[1]~2_combout ),
	.dataf(!\CPU|controller|readB[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux31~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux31~1 .lut_mask = 64'h0F0F00FF55553333;
defparam \CPU|DP|REGFILE|Mux31~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y3_N29
dffeas \CPU|DP|REGFILE|REG5|out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG5|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG5|out[0] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG5|out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y3_N26
dffeas \CPU|DP|REGFILE|REG4|out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG4|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG4|out[0] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG4|out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y3_N14
dffeas \CPU|DP|REGFILE|REG7|out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG7|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG7|out[0] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG7|out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y4_N5
dffeas \CPU|DP|REGFILE|REG6|out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG6|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG6|out[0] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG6|out[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y3_N15
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux31~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux31~0_combout  = ( \CPU|controller|readB[0]~1_combout  & ( \CPU|controller|readB[1]~2_combout  & ( \CPU|DP|REGFILE|REG7|out [0] ) ) ) # ( !\CPU|controller|readB[0]~1_combout  & ( \CPU|controller|readB[1]~2_combout  & ( 
// \CPU|DP|REGFILE|REG6|out [0] ) ) ) # ( \CPU|controller|readB[0]~1_combout  & ( !\CPU|controller|readB[1]~2_combout  & ( \CPU|DP|REGFILE|REG5|out [0] ) ) ) # ( !\CPU|controller|readB[0]~1_combout  & ( !\CPU|controller|readB[1]~2_combout  & ( 
// \CPU|DP|REGFILE|REG4|out [0] ) ) )

	.dataa(!\CPU|DP|REGFILE|REG5|out [0]),
	.datab(!\CPU|DP|REGFILE|REG4|out [0]),
	.datac(!\CPU|DP|REGFILE|REG7|out [0]),
	.datad(!\CPU|DP|REGFILE|REG6|out [0]),
	.datae(!\CPU|controller|readB[0]~1_combout ),
	.dataf(!\CPU|controller|readB[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux31~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux31~0 .lut_mask = 64'h3333555500FF0F0F;
defparam \CPU|DP|REGFILE|Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y3_N33
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux31~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux31~2_combout  = ( \CPU|DP|REGFILE|Mux31~0_combout  & ( (\CPU|DP|REGFILE|Mux31~1_combout ) # (\CPU|controller|readB[2]~3_combout ) ) ) # ( !\CPU|DP|REGFILE|Mux31~0_combout  & ( (!\CPU|controller|readB[2]~3_combout  & 
// \CPU|DP|REGFILE|Mux31~1_combout ) ) )

	.dataa(!\CPU|controller|readB[2]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|DP|REGFILE|Mux31~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux31~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux31~2 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \CPU|DP|REGFILE|Mux31~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y3_N3
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux30~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux30~1_combout  = ( \CPU|controller|readB[0]~1_combout  & ( \CPU|controller|readB[1]~2_combout  & ( \CPU|DP|REGFILE|REG3|out [1] ) ) ) # ( !\CPU|controller|readB[0]~1_combout  & ( \CPU|controller|readB[1]~2_combout  & ( 
// \CPU|DP|REGFILE|REG2|out [1] ) ) ) # ( \CPU|controller|readB[0]~1_combout  & ( !\CPU|controller|readB[1]~2_combout  & ( \CPU|DP|REGFILE|REG1|out [1] ) ) ) # ( !\CPU|controller|readB[0]~1_combout  & ( !\CPU|controller|readB[1]~2_combout  & ( 
// \CPU|DP|REGFILE|REG0|out [1] ) ) )

	.dataa(!\CPU|DP|REGFILE|REG0|out [1]),
	.datab(!\CPU|DP|REGFILE|REG2|out [1]),
	.datac(!\CPU|DP|REGFILE|REG1|out [1]),
	.datad(!\CPU|DP|REGFILE|REG3|out [1]),
	.datae(!\CPU|controller|readB[0]~1_combout ),
	.dataf(!\CPU|controller|readB[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux30~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux30~1 .lut_mask = 64'h55550F0F333300FF;
defparam \CPU|DP|REGFILE|Mux30~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y3_N24
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux30~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux30~0_combout  = ( \CPU|controller|readB[0]~1_combout  & ( \CPU|controller|readB[1]~2_combout  & ( \CPU|DP|REGFILE|REG7|out [1] ) ) ) # ( !\CPU|controller|readB[0]~1_combout  & ( \CPU|controller|readB[1]~2_combout  & ( 
// \CPU|DP|REGFILE|REG6|out [1] ) ) ) # ( \CPU|controller|readB[0]~1_combout  & ( !\CPU|controller|readB[1]~2_combout  & ( \CPU|DP|REGFILE|REG5|out [1] ) ) ) # ( !\CPU|controller|readB[0]~1_combout  & ( !\CPU|controller|readB[1]~2_combout  & ( 
// \CPU|DP|REGFILE|REG4|out [1] ) ) )

	.dataa(!\CPU|DP|REGFILE|REG4|out [1]),
	.datab(!\CPU|DP|REGFILE|REG7|out [1]),
	.datac(!\CPU|DP|REGFILE|REG5|out [1]),
	.datad(!\CPU|DP|REGFILE|REG6|out [1]),
	.datae(!\CPU|controller|readB[0]~1_combout ),
	.dataf(!\CPU|controller|readB[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux30~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux30~0 .lut_mask = 64'h55550F0F00FF3333;
defparam \CPU|DP|REGFILE|Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y3_N30
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux30~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux30~2_combout  = ( \CPU|DP|REGFILE|Mux30~0_combout  & ( (\CPU|DP|REGFILE|Mux30~1_combout ) # (\CPU|controller|readB[2]~3_combout ) ) ) # ( !\CPU|DP|REGFILE|Mux30~0_combout  & ( (!\CPU|controller|readB[2]~3_combout  & 
// \CPU|DP|REGFILE|Mux30~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|controller|readB[2]~3_combout ),
	.datad(!\CPU|DP|REGFILE|Mux30~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|Mux30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux30~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux30~2 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \CPU|DP|REGFILE|Mux30~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N54
cyclonev_lcell_comb \CPU|DP|SHIFTER|Mux15~0 (
// Equation(s):
// \CPU|DP|SHIFTER|Mux15~0_combout  = ( \CPU|DP|REGFILE|Mux31~2_combout  & ( \CPU|DP|REGFILE|Mux30~2_combout  & ( (!\CPU|decode|shift[0]~1_combout ) # (\CPU|decode|shift[1]~0_combout ) ) ) ) # ( !\CPU|DP|REGFILE|Mux31~2_combout  & ( 
// \CPU|DP|REGFILE|Mux30~2_combout  & ( \CPU|decode|shift[1]~0_combout  ) ) ) # ( \CPU|DP|REGFILE|Mux31~2_combout  & ( !\CPU|DP|REGFILE|Mux30~2_combout  & ( (!\CPU|decode|shift[1]~0_combout  & !\CPU|decode|shift[0]~1_combout ) ) ) )

	.dataa(!\CPU|decode|shift[1]~0_combout ),
	.datab(gnd),
	.datac(!\CPU|decode|shift[0]~1_combout ),
	.datad(gnd),
	.datae(!\CPU|DP|REGFILE|Mux31~2_combout ),
	.dataf(!\CPU|DP|REGFILE|Mux30~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|SHIFTER|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|SHIFTER|Mux15~0 .extended_lut = "off";
defparam \CPU|DP|SHIFTER|Mux15~0 .lut_mask = 64'h0000A0A05555F5F5;
defparam \CPU|DP|SHIFTER|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N42
cyclonev_lcell_comb \CPU|DP|Ain[0]~5 (
// Equation(s):
// \CPU|DP|Ain[0]~5_combout  = ( \CPU|DP|REGFILE|REG3|out [0] & ( ((!\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q  & (\CPU|DP|REGFILE|REG0|out [0])) # (\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q  & ((\CPU|DP|REGFILE|REG1|out [0])))) # 
// (\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q ) ) ) # ( !\CPU|DP|REGFILE|REG3|out [0] & ( (!\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q  & ((!\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q  & (\CPU|DP|REGFILE|REG0|out [0])) # 
// (\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q  & ((\CPU|DP|REGFILE|REG1|out [0]))))) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q ),
	.datab(!\CPU|DP|REGFILE|REG0|out [0]),
	.datac(!\CPU|DP|REGFILE|REG1|out [0]),
	.datad(!\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|REG3|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Ain[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Ain[0]~5 .extended_lut = "off";
defparam \CPU|DP|Ain[0]~5 .lut_mask = 64'h220A220A775F775F;
defparam \CPU|DP|Ain[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y3_N21
cyclonev_lcell_comb \CPU|DP|Ain[0]~4 (
// Equation(s):
// \CPU|DP|Ain[0]~4_combout  = ( \CPU|DP|REGFILE|REG6|out [0] & ( \CPU|instruction_reg|instr_reg|out [9] & ( (!\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q ) # (\CPU|DP|REGFILE|REG7|out [0]) ) ) ) # ( !\CPU|DP|REGFILE|REG6|out [0] & ( 
// \CPU|instruction_reg|instr_reg|out [9] & ( (\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q  & \CPU|DP|REGFILE|REG7|out [0]) ) ) ) # ( \CPU|DP|REGFILE|REG6|out [0] & ( !\CPU|instruction_reg|instr_reg|out [9] & ( 
// (!\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q  & (\CPU|DP|REGFILE|REG4|out [0])) # (\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q  & ((\CPU|DP|REGFILE|REG5|out [0]))) ) ) ) # ( !\CPU|DP|REGFILE|REG6|out [0] & ( 
// !\CPU|instruction_reg|instr_reg|out [9] & ( (!\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q  & (\CPU|DP|REGFILE|REG4|out [0])) # (\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q  & ((\CPU|DP|REGFILE|REG5|out [0]))) ) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q ),
	.datab(!\CPU|DP|REGFILE|REG4|out [0]),
	.datac(!\CPU|DP|REGFILE|REG7|out [0]),
	.datad(!\CPU|DP|REGFILE|REG5|out [0]),
	.datae(!\CPU|DP|REGFILE|REG6|out [0]),
	.dataf(!\CPU|instruction_reg|instr_reg|out [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Ain[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Ain[0]~4 .extended_lut = "off";
defparam \CPU|DP|Ain[0]~4 .lut_mask = 64'h227722770505AFAF;
defparam \CPU|DP|Ain[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N24
cyclonev_lcell_comb \CPU|DP|Ain[0]~6 (
// Equation(s):
// \CPU|DP|Ain[0]~6_combout  = ( \CPU|DP|Ain[1]~2_combout  & ( \CPU|DP|Ain[0]~4_combout  & ( (\CPU|DP|Ain[1]~3_combout ) # (\CPU|DP|Ain[0]~5_combout ) ) ) ) # ( !\CPU|DP|Ain[1]~2_combout  & ( \CPU|DP|Ain[0]~4_combout  & ( (\CPU|DP|REGFILE|REG2|out [0] & 
// \CPU|DP|Ain[1]~3_combout ) ) ) ) # ( \CPU|DP|Ain[1]~2_combout  & ( !\CPU|DP|Ain[0]~4_combout  & ( (\CPU|DP|Ain[0]~5_combout  & !\CPU|DP|Ain[1]~3_combout ) ) ) ) # ( !\CPU|DP|Ain[1]~2_combout  & ( !\CPU|DP|Ain[0]~4_combout  & ( (\CPU|DP|REGFILE|REG2|out 
// [0] & \CPU|DP|Ain[1]~3_combout ) ) ) )

	.dataa(!\CPU|DP|REGFILE|REG2|out [0]),
	.datab(!\CPU|DP|Ain[0]~5_combout ),
	.datac(gnd),
	.datad(!\CPU|DP|Ain[1]~3_combout ),
	.datae(!\CPU|DP|Ain[1]~2_combout ),
	.dataf(!\CPU|DP|Ain[0]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Ain[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Ain[0]~6 .extended_lut = "off";
defparam \CPU|DP|Ain[0]~6 .lut_mask = 64'h00553300005533FF;
defparam \CPU|DP|Ain[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N0
cyclonev_lcell_comb \CPU|DP|alu|adder|Add0~1 (
// Equation(s):
// \CPU|DP|alu|adder|Add0~1_sumout  = SUM(( (!\CPU|controller|Equal14~0_combout  & (((\CPU|DP|SHIFTER|Mux15~0_combout )))) # (\CPU|controller|Equal14~0_combout  & ((!\CPU|controller|readB[2]~0_combout  & (\CPU|instruction_reg|instr_reg|out [0])) # 
// (\CPU|controller|readB[2]~0_combout  & ((\CPU|DP|SHIFTER|Mux15~0_combout ))))) ) + ( \CPU|DP|Ain[0]~6_combout  ) + ( !VCC ))
// \CPU|DP|alu|adder|Add0~2  = CARRY(( (!\CPU|controller|Equal14~0_combout  & (((\CPU|DP|SHIFTER|Mux15~0_combout )))) # (\CPU|controller|Equal14~0_combout  & ((!\CPU|controller|readB[2]~0_combout  & (\CPU|instruction_reg|instr_reg|out [0])) # 
// (\CPU|controller|readB[2]~0_combout  & ((\CPU|DP|SHIFTER|Mux15~0_combout ))))) ) + ( \CPU|DP|Ain[0]~6_combout  ) + ( !VCC ))

	.dataa(!\CPU|instruction_reg|instr_reg|out [0]),
	.datab(!\CPU|controller|Equal14~0_combout ),
	.datac(!\CPU|controller|readB[2]~0_combout ),
	.datad(!\CPU|DP|SHIFTER|Mux15~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|Ain[0]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|adder|Add0~1_sumout ),
	.cout(\CPU|DP|alu|adder|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|adder|Add0~1 .extended_lut = "off";
defparam \CPU|DP|alu|adder|Add0~1 .lut_mask = 64'h0000FF00000010DF;
defparam \CPU|DP|alu|adder|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N3
cyclonev_lcell_comb \CPU|DP|alu|adder|Add0~5 (
// Equation(s):
// \CPU|DP|alu|adder|Add0~5_sumout  = SUM(( \CPU|DP|Bin[1]~3_combout  ) + ( \CPU|DP|Ain[1]~9_combout  ) + ( \CPU|DP|alu|adder|Add0~2  ))
// \CPU|DP|alu|adder|Add0~6  = CARRY(( \CPU|DP|Bin[1]~3_combout  ) + ( \CPU|DP|Ain[1]~9_combout  ) + ( \CPU|DP|alu|adder|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|DP|Ain[1]~9_combout ),
	.datad(!\CPU|DP|Bin[1]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|alu|adder|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|adder|Add0~5_sumout ),
	.cout(\CPU|DP|alu|adder|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|adder|Add0~5 .extended_lut = "off";
defparam \CPU|DP|alu|adder|Add0~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \CPU|DP|alu|adder|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N6
cyclonev_lcell_comb \CPU|DP|alu|adder|Add0~9 (
// Equation(s):
// \CPU|DP|alu|adder|Add0~9_sumout  = SUM(( \CPU|DP|Bin[2]~4_combout  ) + ( \CPU|DP|Ain[2]~12_combout  ) + ( \CPU|DP|alu|adder|Add0~6  ))
// \CPU|DP|alu|adder|Add0~10  = CARRY(( \CPU|DP|Bin[2]~4_combout  ) + ( \CPU|DP|Ain[2]~12_combout  ) + ( \CPU|DP|alu|adder|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|DP|Ain[2]~12_combout ),
	.datad(!\CPU|DP|Bin[2]~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|alu|adder|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|adder|Add0~9_sumout ),
	.cout(\CPU|DP|alu|adder|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|adder|Add0~9 .extended_lut = "off";
defparam \CPU|DP|alu|adder|Add0~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \CPU|DP|alu|adder|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N9
cyclonev_lcell_comb \CPU|DP|alu|adder|Add0~13 (
// Equation(s):
// \CPU|DP|alu|adder|Add0~13_sumout  = SUM(( \CPU|DP|Bin[3]~5_combout  ) + ( \CPU|DP|Ain[3]~15_combout  ) + ( \CPU|DP|alu|adder|Add0~10  ))
// \CPU|DP|alu|adder|Add0~14  = CARRY(( \CPU|DP|Bin[3]~5_combout  ) + ( \CPU|DP|Ain[3]~15_combout  ) + ( \CPU|DP|alu|adder|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|DP|Ain[3]~15_combout ),
	.datad(!\CPU|DP|Bin[3]~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|alu|adder|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|adder|Add0~13_sumout ),
	.cout(\CPU|DP|alu|adder|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|adder|Add0~13 .extended_lut = "off";
defparam \CPU|DP|alu|adder|Add0~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \CPU|DP|alu|adder|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N12
cyclonev_lcell_comb \CPU|DP|alu|adder|Add0~17 (
// Equation(s):
// \CPU|DP|alu|adder|Add0~17_sumout  = SUM(( \CPU|DP|Bin[4]~6_combout  ) + ( \CPU|DP|Ain[4]~18_combout  ) + ( \CPU|DP|alu|adder|Add0~14  ))
// \CPU|DP|alu|adder|Add0~18  = CARRY(( \CPU|DP|Bin[4]~6_combout  ) + ( \CPU|DP|Ain[4]~18_combout  ) + ( \CPU|DP|alu|adder|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|DP|Ain[4]~18_combout ),
	.datad(!\CPU|DP|Bin[4]~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|alu|adder|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|adder|Add0~17_sumout ),
	.cout(\CPU|DP|alu|adder|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|adder|Add0~17 .extended_lut = "off";
defparam \CPU|DP|alu|adder|Add0~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \CPU|DP|alu|adder|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N15
cyclonev_lcell_comb \CPU|DP|alu|adder|Add0~21 (
// Equation(s):
// \CPU|DP|alu|adder|Add0~21_sumout  = SUM(( \CPU|DP|Bin[5]~7_combout  ) + ( \CPU|DP|Ain[5]~21_combout  ) + ( \CPU|DP|alu|adder|Add0~18  ))
// \CPU|DP|alu|adder|Add0~22  = CARRY(( \CPU|DP|Bin[5]~7_combout  ) + ( \CPU|DP|Ain[5]~21_combout  ) + ( \CPU|DP|alu|adder|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|DP|Ain[5]~21_combout ),
	.datad(!\CPU|DP|Bin[5]~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|alu|adder|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|adder|Add0~21_sumout ),
	.cout(\CPU|DP|alu|adder|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|adder|Add0~21 .extended_lut = "off";
defparam \CPU|DP|alu|adder|Add0~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \CPU|DP|alu|adder|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N45
cyclonev_lcell_comb \CPU|PC_reg|next_pc[5]~12 (
// Equation(s):
// \CPU|PC_reg|next_pc[5]~12_combout  = ( \CPU|DP|alu|Mux10~0_combout  & ( \CPU|DP|alu|adder|Add0~21_sumout  & ( ((\CPU|controller|Equal13~0_combout  & \CPU|decode|Selector0~1_combout )) # (\CPU|instruction_reg|instr_reg|out [5]) ) ) ) # ( 
// !\CPU|DP|alu|Mux10~0_combout  & ( \CPU|DP|alu|adder|Add0~21_sumout  & ( (!\CPU|controller|Equal13~0_combout  & (((\CPU|instruction_reg|instr_reg|out [5])))) # (\CPU|controller|Equal13~0_combout  & ((!\CPU|decode|Selector0~1_combout  & 
// ((\CPU|instruction_reg|instr_reg|out [5]))) # (\CPU|decode|Selector0~1_combout  & (!\CPU|decode|ALUop[1]~0_combout )))) ) ) ) # ( \CPU|DP|alu|Mux10~0_combout  & ( !\CPU|DP|alu|adder|Add0~21_sumout  & ( (!\CPU|controller|Equal13~0_combout  & 
// (((\CPU|instruction_reg|instr_reg|out [5])))) # (\CPU|controller|Equal13~0_combout  & ((!\CPU|decode|Selector0~1_combout  & ((\CPU|instruction_reg|instr_reg|out [5]))) # (\CPU|decode|Selector0~1_combout  & (\CPU|decode|ALUop[1]~0_combout )))) ) ) ) # ( 
// !\CPU|DP|alu|Mux10~0_combout  & ( !\CPU|DP|alu|adder|Add0~21_sumout  & ( (\CPU|instruction_reg|instr_reg|out [5] & ((!\CPU|controller|Equal13~0_combout ) # (!\CPU|decode|Selector0~1_combout ))) ) ) )

	.dataa(!\CPU|decode|ALUop[1]~0_combout ),
	.datab(!\CPU|controller|Equal13~0_combout ),
	.datac(!\CPU|decode|Selector0~1_combout ),
	.datad(!\CPU|instruction_reg|instr_reg|out [5]),
	.datae(!\CPU|DP|alu|Mux10~0_combout ),
	.dataf(!\CPU|DP|alu|adder|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC_reg|next_pc[5]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|next_pc[5]~12 .extended_lut = "off";
defparam \CPU|PC_reg|next_pc[5]~12 .lut_mask = 64'h00FC01FD02FE03FF;
defparam \CPU|PC_reg|next_pc[5]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N27
cyclonev_lcell_comb \CPU|PC_reg|next_pc[5]~13 (
// Equation(s):
// \CPU|PC_reg|next_pc[5]~13_combout  = ( \CPU|PC_reg|next_pc[5]~12_combout  & ( (!\CPU|controller|allow_branch~0_combout  & (((\CPU|PC_reg|Add1~25_sumout )) # (\CPU|controller|Equal13~0_combout ))) # (\CPU|controller|allow_branch~0_combout  & 
// (((\CPU|PC_reg|Add0~25_sumout )))) ) ) # ( !\CPU|PC_reg|next_pc[5]~12_combout  & ( (!\CPU|controller|allow_branch~0_combout  & (!\CPU|controller|Equal13~0_combout  & ((\CPU|PC_reg|Add1~25_sumout )))) # (\CPU|controller|allow_branch~0_combout  & 
// (((\CPU|PC_reg|Add0~25_sumout )))) ) )

	.dataa(!\CPU|controller|allow_branch~0_combout ),
	.datab(!\CPU|controller|Equal13~0_combout ),
	.datac(!\CPU|PC_reg|Add0~25_sumout ),
	.datad(!\CPU|PC_reg|Add1~25_sumout ),
	.datae(gnd),
	.dataf(!\CPU|PC_reg|next_pc[5]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC_reg|next_pc[5]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|next_pc[5]~13 .extended_lut = "off";
defparam \CPU|PC_reg|next_pc[5]~13 .lut_mask = 64'h058D058D27AF27AF;
defparam \CPU|PC_reg|next_pc[5]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y2_N29
dffeas \CPU|PC_reg|PC_DFF|out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|PC_reg|next_pc[5]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|controller|Equal20~0_combout ),
	.sload(gnd),
	.ena(\CPU|PC_reg|PC_DFF|out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC_reg|PC_DFF|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC_reg|PC_DFF|out[5] .is_wysiwyg = "true";
defparam \CPU|PC_reg|PC_DFF|out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N33
cyclonev_lcell_comb \CPU|DP|Mux10~0 (
// Equation(s):
// \CPU|DP|Mux10~0_combout  = ( \read_data[5]~11_combout  & ( \CPU|DP|alu|Mux10~1_combout  & ( (!\CPU|controller|vsel[1]~0_combout  & ((!\CPU|DP|Mux5~0_combout ) # ((\CPU|PC_reg|PC_DFF|out [5])))) # (\CPU|controller|vsel[1]~0_combout  & 
// (((\CPU|instruction_reg|instr_reg|out [5])) # (\CPU|DP|Mux5~0_combout ))) ) ) ) # ( !\read_data[5]~11_combout  & ( \CPU|DP|alu|Mux10~1_combout  & ( (!\CPU|controller|vsel[1]~0_combout  & ((!\CPU|DP|Mux5~0_combout ) # ((\CPU|PC_reg|PC_DFF|out [5])))) # 
// (\CPU|controller|vsel[1]~0_combout  & (!\CPU|DP|Mux5~0_combout  & (\CPU|instruction_reg|instr_reg|out [5]))) ) ) ) # ( \read_data[5]~11_combout  & ( !\CPU|DP|alu|Mux10~1_combout  & ( (!\CPU|controller|vsel[1]~0_combout  & (\CPU|DP|Mux5~0_combout  & 
// ((\CPU|PC_reg|PC_DFF|out [5])))) # (\CPU|controller|vsel[1]~0_combout  & (((\CPU|instruction_reg|instr_reg|out [5])) # (\CPU|DP|Mux5~0_combout ))) ) ) ) # ( !\read_data[5]~11_combout  & ( !\CPU|DP|alu|Mux10~1_combout  & ( 
// (!\CPU|controller|vsel[1]~0_combout  & (\CPU|DP|Mux5~0_combout  & ((\CPU|PC_reg|PC_DFF|out [5])))) # (\CPU|controller|vsel[1]~0_combout  & (!\CPU|DP|Mux5~0_combout  & (\CPU|instruction_reg|instr_reg|out [5]))) ) ) )

	.dataa(!\CPU|controller|vsel[1]~0_combout ),
	.datab(!\CPU|DP|Mux5~0_combout ),
	.datac(!\CPU|instruction_reg|instr_reg|out [5]),
	.datad(!\CPU|PC_reg|PC_DFF|out [5]),
	.datae(!\read_data[5]~11_combout ),
	.dataf(!\CPU|DP|alu|Mux10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Mux10~0 .extended_lut = "off";
defparam \CPU|DP|Mux10~0 .lut_mask = 64'h042615378CAE9DBF;
defparam \CPU|DP|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y3_N2
dffeas \CPU|DP|REGFILE|REG1|out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG1|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG1|out[5] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG1|out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N33
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux26~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux26~1_combout  = ( \CPU|controller|readB[1]~2_combout  & ( \CPU|controller|readB[0]~1_combout  & ( \CPU|DP|REGFILE|REG3|out [5] ) ) ) # ( !\CPU|controller|readB[1]~2_combout  & ( \CPU|controller|readB[0]~1_combout  & ( 
// \CPU|DP|REGFILE|REG1|out [5] ) ) ) # ( \CPU|controller|readB[1]~2_combout  & ( !\CPU|controller|readB[0]~1_combout  & ( \CPU|DP|REGFILE|REG2|out [5] ) ) ) # ( !\CPU|controller|readB[1]~2_combout  & ( !\CPU|controller|readB[0]~1_combout  & ( 
// \CPU|DP|REGFILE|REG0|out [5] ) ) )

	.dataa(!\CPU|DP|REGFILE|REG1|out [5]),
	.datab(!\CPU|DP|REGFILE|REG0|out [5]),
	.datac(!\CPU|DP|REGFILE|REG2|out [5]),
	.datad(!\CPU|DP|REGFILE|REG3|out [5]),
	.datae(!\CPU|controller|readB[1]~2_combout ),
	.dataf(!\CPU|controller|readB[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux26~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux26~1 .lut_mask = 64'h33330F0F555500FF;
defparam \CPU|DP|REGFILE|Mux26~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N33
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux26~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux26~0_combout  = ( \CPU|controller|readB[1]~2_combout  & ( \CPU|controller|readB[0]~1_combout  & ( \CPU|DP|REGFILE|REG7|out [5] ) ) ) # ( !\CPU|controller|readB[1]~2_combout  & ( \CPU|controller|readB[0]~1_combout  & ( 
// \CPU|DP|REGFILE|REG5|out [5] ) ) ) # ( \CPU|controller|readB[1]~2_combout  & ( !\CPU|controller|readB[0]~1_combout  & ( \CPU|DP|REGFILE|REG6|out [5] ) ) ) # ( !\CPU|controller|readB[1]~2_combout  & ( !\CPU|controller|readB[0]~1_combout  & ( 
// \CPU|DP|REGFILE|REG4|out [5] ) ) )

	.dataa(!\CPU|DP|REGFILE|REG6|out [5]),
	.datab(!\CPU|DP|REGFILE|REG4|out [5]),
	.datac(!\CPU|DP|REGFILE|REG5|out [5]),
	.datad(!\CPU|DP|REGFILE|REG7|out [5]),
	.datae(!\CPU|controller|readB[1]~2_combout ),
	.dataf(!\CPU|controller|readB[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux26~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux26~0 .lut_mask = 64'h333355550F0F00FF;
defparam \CPU|DP|REGFILE|Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N48
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux26~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux26~2_combout  = ( \CPU|DP|REGFILE|Mux26~0_combout  & ( (\CPU|DP|REGFILE|Mux26~1_combout ) # (\CPU|controller|readB[2]~3_combout ) ) ) # ( !\CPU|DP|REGFILE|Mux26~0_combout  & ( (!\CPU|controller|readB[2]~3_combout  & 
// \CPU|DP|REGFILE|Mux26~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|controller|readB[2]~3_combout ),
	.datad(!\CPU|DP|REGFILE|Mux26~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux26~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux26~2 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \CPU|DP|REGFILE|Mux26~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N3
cyclonev_lcell_comb \CPU|DP|REGFILE|REG4|out[6]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|REG4|out[6]~feeder_combout  = ( \CPU|DP|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|REG4|out[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG4|out[6]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|REG4|out[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|REG4|out[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N5
dffeas \CPU|DP|REGFILE|REG4|out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|REG4|out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|writenum_onehot[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG4|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG4|out[6] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG4|out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y4_N38
dffeas \CPU|DP|REGFILE|REG7|out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG7|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG7|out[6] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG7|out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y4_N44
dffeas \CPU|DP|REGFILE|REG5|out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG5|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG5|out[6] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG5|out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y4_N38
dffeas \CPU|DP|REGFILE|REG6|out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG6|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG6|out[6] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG6|out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N45
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux25~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux25~0_combout  = ( \CPU|controller|readB[1]~2_combout  & ( \CPU|controller|readB[0]~1_combout  & ( \CPU|DP|REGFILE|REG7|out [6] ) ) ) # ( !\CPU|controller|readB[1]~2_combout  & ( \CPU|controller|readB[0]~1_combout  & ( 
// \CPU|DP|REGFILE|REG5|out [6] ) ) ) # ( \CPU|controller|readB[1]~2_combout  & ( !\CPU|controller|readB[0]~1_combout  & ( \CPU|DP|REGFILE|REG6|out [6] ) ) ) # ( !\CPU|controller|readB[1]~2_combout  & ( !\CPU|controller|readB[0]~1_combout  & ( 
// \CPU|DP|REGFILE|REG4|out [6] ) ) )

	.dataa(!\CPU|DP|REGFILE|REG4|out [6]),
	.datab(!\CPU|DP|REGFILE|REG7|out [6]),
	.datac(!\CPU|DP|REGFILE|REG5|out [6]),
	.datad(!\CPU|DP|REGFILE|REG6|out [6]),
	.datae(!\CPU|controller|readB[1]~2_combout ),
	.dataf(!\CPU|controller|readB[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux25~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux25~0 .lut_mask = 64'h555500FF0F0F3333;
defparam \CPU|DP|REGFILE|Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N56
dffeas \CPU|DP|REGFILE|REG0|out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG0|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG0|out[6] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG0|out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N57
cyclonev_lcell_comb \CPU|DP|REGFILE|REG3|out[6]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|REG3|out[6]~feeder_combout  = ( \CPU|DP|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|REG3|out[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG3|out[6]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|REG3|out[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|REG3|out[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y6_N59
dffeas \CPU|DP|REGFILE|REG3|out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|REG3|out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|writenum_onehot[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG3|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG3|out[6] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG3|out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y2_N53
dffeas \CPU|DP|REGFILE|REG1|out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG1|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG1|out[6] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG1|out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N57
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux25~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux25~1_combout  = ( \CPU|controller|readB[0]~1_combout  & ( \CPU|controller|readB[1]~2_combout  & ( \CPU|DP|REGFILE|REG3|out [6] ) ) ) # ( !\CPU|controller|readB[0]~1_combout  & ( \CPU|controller|readB[1]~2_combout  & ( 
// \CPU|DP|REGFILE|REG2|out [6] ) ) ) # ( \CPU|controller|readB[0]~1_combout  & ( !\CPU|controller|readB[1]~2_combout  & ( \CPU|DP|REGFILE|REG1|out [6] ) ) ) # ( !\CPU|controller|readB[0]~1_combout  & ( !\CPU|controller|readB[1]~2_combout  & ( 
// \CPU|DP|REGFILE|REG0|out [6] ) ) )

	.dataa(!\CPU|DP|REGFILE|REG0|out [6]),
	.datab(!\CPU|DP|REGFILE|REG2|out [6]),
	.datac(!\CPU|DP|REGFILE|REG3|out [6]),
	.datad(!\CPU|DP|REGFILE|REG1|out [6]),
	.datae(!\CPU|controller|readB[0]~1_combout ),
	.dataf(!\CPU|controller|readB[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux25~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux25~1 .lut_mask = 64'h555500FF33330F0F;
defparam \CPU|DP|REGFILE|Mux25~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N33
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux25~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux25~2_combout  = ( \CPU|DP|REGFILE|Mux25~1_combout  & ( (!\CPU|controller|readB[2]~3_combout ) # (\CPU|DP|REGFILE|Mux25~0_combout ) ) ) # ( !\CPU|DP|REGFILE|Mux25~1_combout  & ( (\CPU|controller|readB[2]~3_combout  & 
// \CPU|DP|REGFILE|Mux25~0_combout ) ) )

	.dataa(!\CPU|controller|readB[2]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|DP|REGFILE|Mux25~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|Mux25~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux25~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux25~2 .lut_mask = 64'h00550055AAFFAAFF;
defparam \CPU|DP|REGFILE|Mux25~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N6
cyclonev_lcell_comb \CPU|DP|Bin[6]~8 (
// Equation(s):
// \CPU|DP|Bin[6]~8_combout  = ( \CPU|instruction_reg|instr_reg|out [4] & ( \CPU|DP|REGFILE|Mux25~2_combout  & ( (!\CPU|DP|Bin[4]~1_combout ) # ((!\CPU|DP|Bin[4]~2_combout  & ((\CPU|DP|REGFILE|Mux24~2_combout ))) # (\CPU|DP|Bin[4]~2_combout  & 
// (\CPU|DP|REGFILE|Mux26~2_combout ))) ) ) ) # ( !\CPU|instruction_reg|instr_reg|out [4] & ( \CPU|DP|REGFILE|Mux25~2_combout  & ( (!\CPU|DP|Bin[4]~1_combout  & (((\CPU|DP|Bin[4]~2_combout )))) # (\CPU|DP|Bin[4]~1_combout  & ((!\CPU|DP|Bin[4]~2_combout  & 
// ((\CPU|DP|REGFILE|Mux24~2_combout ))) # (\CPU|DP|Bin[4]~2_combout  & (\CPU|DP|REGFILE|Mux26~2_combout )))) ) ) ) # ( \CPU|instruction_reg|instr_reg|out [4] & ( !\CPU|DP|REGFILE|Mux25~2_combout  & ( (!\CPU|DP|Bin[4]~1_combout  & 
// (((!\CPU|DP|Bin[4]~2_combout )))) # (\CPU|DP|Bin[4]~1_combout  & ((!\CPU|DP|Bin[4]~2_combout  & ((\CPU|DP|REGFILE|Mux24~2_combout ))) # (\CPU|DP|Bin[4]~2_combout  & (\CPU|DP|REGFILE|Mux26~2_combout )))) ) ) ) # ( !\CPU|instruction_reg|instr_reg|out [4] & 
// ( !\CPU|DP|REGFILE|Mux25~2_combout  & ( (\CPU|DP|Bin[4]~1_combout  & ((!\CPU|DP|Bin[4]~2_combout  & ((\CPU|DP|REGFILE|Mux24~2_combout ))) # (\CPU|DP|Bin[4]~2_combout  & (\CPU|DP|REGFILE|Mux26~2_combout )))) ) ) )

	.dataa(!\CPU|DP|REGFILE|Mux26~2_combout ),
	.datab(!\CPU|DP|Bin[4]~1_combout ),
	.datac(!\CPU|DP|REGFILE|Mux24~2_combout ),
	.datad(!\CPU|DP|Bin[4]~2_combout ),
	.datae(!\CPU|instruction_reg|instr_reg|out [4]),
	.dataf(!\CPU|DP|REGFILE|Mux25~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[6]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[6]~8 .extended_lut = "off";
defparam \CPU|DP|Bin[6]~8 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \CPU|DP|Bin[6]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N18
cyclonev_lcell_comb \CPU|DP|alu|adder|Add0~25 (
// Equation(s):
// \CPU|DP|alu|adder|Add0~25_sumout  = SUM(( \CPU|DP|Bin[6]~8_combout  ) + ( \CPU|DP|Ain[6]~24_combout  ) + ( \CPU|DP|alu|adder|Add0~22  ))
// \CPU|DP|alu|adder|Add0~26  = CARRY(( \CPU|DP|Bin[6]~8_combout  ) + ( \CPU|DP|Ain[6]~24_combout  ) + ( \CPU|DP|alu|adder|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|DP|Ain[6]~24_combout ),
	.datad(!\CPU|DP|Bin[6]~8_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|alu|adder|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|adder|Add0~25_sumout ),
	.cout(\CPU|DP|alu|adder|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|adder|Add0~25 .extended_lut = "off";
defparam \CPU|DP|alu|adder|Add0~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \CPU|DP|alu|adder|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N21
cyclonev_lcell_comb \CPU|DP|alu|adder|Add0~29 (
// Equation(s):
// \CPU|DP|alu|adder|Add0~29_sumout  = SUM(( \CPU|DP|Ain[7]~27_combout  ) + ( \CPU|DP|Bin[7]~9_combout  ) + ( \CPU|DP|alu|adder|Add0~26  ))
// \CPU|DP|alu|adder|Add0~30  = CARRY(( \CPU|DP|Ain[7]~27_combout  ) + ( \CPU|DP|Bin[7]~9_combout  ) + ( \CPU|DP|alu|adder|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|DP|Bin[7]~9_combout ),
	.datad(!\CPU|DP|Ain[7]~27_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|alu|adder|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|adder|Add0~29_sumout ),
	.cout(\CPU|DP|alu|adder|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|adder|Add0~29 .extended_lut = "off";
defparam \CPU|DP|alu|adder|Add0~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \CPU|DP|alu|adder|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N24
cyclonev_lcell_comb \CPU|DP|alu|adder|Add0~33 (
// Equation(s):
// \CPU|DP|alu|adder|Add0~33_sumout  = SUM(( \CPU|DP|Bin[8]~10_combout  ) + ( \CPU|DP|Ain[8]~30_combout  ) + ( \CPU|DP|alu|adder|Add0~30  ))
// \CPU|DP|alu|adder|Add0~34  = CARRY(( \CPU|DP|Bin[8]~10_combout  ) + ( \CPU|DP|Ain[8]~30_combout  ) + ( \CPU|DP|alu|adder|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|DP|Ain[8]~30_combout ),
	.datad(!\CPU|DP|Bin[8]~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|alu|adder|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|adder|Add0~33_sumout ),
	.cout(\CPU|DP|alu|adder|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|adder|Add0~33 .extended_lut = "off";
defparam \CPU|DP|alu|adder|Add0~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \CPU|DP|alu|adder|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N27
cyclonev_lcell_comb \CPU|DP|alu|adder|Add0~57 (
// Equation(s):
// \CPU|DP|alu|adder|Add0~57_sumout  = SUM(( \CPU|DP|Bin[9]~16_combout  ) + ( \CPU|DP|Ain[9]~48_combout  ) + ( \CPU|DP|alu|adder|Add0~34  ))
// \CPU|DP|alu|adder|Add0~58  = CARRY(( \CPU|DP|Bin[9]~16_combout  ) + ( \CPU|DP|Ain[9]~48_combout  ) + ( \CPU|DP|alu|adder|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|DP|Ain[9]~48_combout ),
	.datad(!\CPU|DP|Bin[9]~16_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|alu|adder|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|adder|Add0~57_sumout ),
	.cout(\CPU|DP|alu|adder|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|adder|Add0~57 .extended_lut = "off";
defparam \CPU|DP|alu|adder|Add0~57 .lut_mask = 64'h0000F0F0000000FF;
defparam \CPU|DP|alu|adder|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N30
cyclonev_lcell_comb \CPU|DP|alu|adder|Add0~53 (
// Equation(s):
// \CPU|DP|alu|adder|Add0~53_sumout  = SUM(( \CPU|DP|Ain[10]~45_combout  ) + ( \CPU|DP|Bin[10]~15_combout  ) + ( \CPU|DP|alu|adder|Add0~58  ))
// \CPU|DP|alu|adder|Add0~54  = CARRY(( \CPU|DP|Ain[10]~45_combout  ) + ( \CPU|DP|Bin[10]~15_combout  ) + ( \CPU|DP|alu|adder|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|DP|Bin[10]~15_combout ),
	.datad(!\CPU|DP|Ain[10]~45_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|alu|adder|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|adder|Add0~53_sumout ),
	.cout(\CPU|DP|alu|adder|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|adder|Add0~53 .extended_lut = "off";
defparam \CPU|DP|alu|adder|Add0~53 .lut_mask = 64'h0000F0F0000000FF;
defparam \CPU|DP|alu|adder|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N33
cyclonev_lcell_comb \CPU|DP|alu|adder|Add0~61 (
// Equation(s):
// \CPU|DP|alu|adder|Add0~61_sumout  = SUM(( \CPU|DP|Bin[11]~17_combout  ) + ( \CPU|DP|Ain[11]~51_combout  ) + ( \CPU|DP|alu|adder|Add0~54  ))
// \CPU|DP|alu|adder|Add0~62  = CARRY(( \CPU|DP|Bin[11]~17_combout  ) + ( \CPU|DP|Ain[11]~51_combout  ) + ( \CPU|DP|alu|adder|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|DP|Ain[11]~51_combout ),
	.datad(!\CPU|DP|Bin[11]~17_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|alu|adder|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|adder|Add0~61_sumout ),
	.cout(\CPU|DP|alu|adder|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|adder|Add0~61 .extended_lut = "off";
defparam \CPU|DP|alu|adder|Add0~61 .lut_mask = 64'h0000F0F0000000FF;
defparam \CPU|DP|alu|adder|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N36
cyclonev_lcell_comb \CPU|DP|alu|adder|Add0~49 (
// Equation(s):
// \CPU|DP|alu|adder|Add0~49_sumout  = SUM(( \CPU|DP|Ain[12]~42_combout  ) + ( \CPU|DP|Bin[12]~14_combout  ) + ( \CPU|DP|alu|adder|Add0~62  ))
// \CPU|DP|alu|adder|Add0~50  = CARRY(( \CPU|DP|Ain[12]~42_combout  ) + ( \CPU|DP|Bin[12]~14_combout  ) + ( \CPU|DP|alu|adder|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|DP|Bin[12]~14_combout ),
	.datad(!\CPU|DP|Ain[12]~42_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|alu|adder|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|adder|Add0~49_sumout ),
	.cout(\CPU|DP|alu|adder|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|adder|Add0~49 .extended_lut = "off";
defparam \CPU|DP|alu|adder|Add0~49 .lut_mask = 64'h0000F0F0000000FF;
defparam \CPU|DP|alu|adder|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N39
cyclonev_lcell_comb \CPU|DP|alu|adder|Add0~41 (
// Equation(s):
// \CPU|DP|alu|adder|Add0~41_sumout  = SUM(( \CPU|DP|Ain[13]~36_combout  ) + ( \CPU|DP|Bin[13]~12_combout  ) + ( \CPU|DP|alu|adder|Add0~50  ))
// \CPU|DP|alu|adder|Add0~42  = CARRY(( \CPU|DP|Ain[13]~36_combout  ) + ( \CPU|DP|Bin[13]~12_combout  ) + ( \CPU|DP|alu|adder|Add0~50  ))

	.dataa(!\CPU|DP|Ain[13]~36_combout ),
	.datab(gnd),
	.datac(!\CPU|DP|Bin[13]~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|alu|adder|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|adder|Add0~41_sumout ),
	.cout(\CPU|DP|alu|adder|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|adder|Add0~41 .extended_lut = "off";
defparam \CPU|DP|alu|adder|Add0~41 .lut_mask = 64'h0000F0F000005555;
defparam \CPU|DP|alu|adder|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N54
cyclonev_lcell_comb \CPU|DP|Mux2~0 (
// Equation(s):
// \CPU|DP|Mux2~0_combout  = ( !\CPU|DP|Mux5~1_combout  & ( (((\CPU|instruction_reg|instr_reg|out [7] & (!\CPU|DP|Mux5~0_combout )))) ) ) # ( \CPU|DP|Mux5~1_combout  & ( (!\CPU|DP|Mux5~0_combout  & ((!\CPU|decode|ALUop[1]~0_combout  & 
// (((\CPU|DP|alu|adder|Add0~41_sumout )))) # (\CPU|decode|ALUop[1]~0_combout  & (\CPU|DP|alu|Mux2~0_combout )))) # (\CPU|DP|Mux5~0_combout  & ((((\read_data[13]~2_combout ))))) ) )

	.dataa(!\CPU|DP|alu|Mux2~0_combout ),
	.datab(!\CPU|decode|ALUop[1]~0_combout ),
	.datac(!\CPU|DP|alu|adder|Add0~41_sumout ),
	.datad(!\CPU|DP|Mux5~0_combout ),
	.datae(!\CPU|DP|Mux5~1_combout ),
	.dataf(!\read_data[13]~2_combout ),
	.datag(!\CPU|instruction_reg|instr_reg|out [7]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Mux2~0 .extended_lut = "on";
defparam \CPU|DP|Mux2~0 .lut_mask = 64'h0F001D000F001DFF;
defparam \CPU|DP|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N8
dffeas \CPU|DP|REGFILE|REG3|out[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG3|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG3|out[13] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG3|out[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N42
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux18~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux18~1_combout  = ( \CPU|controller|readB[0]~1_combout  & ( \CPU|controller|readB[1]~2_combout  & ( \CPU|DP|REGFILE|REG3|out [13] ) ) ) # ( !\CPU|controller|readB[0]~1_combout  & ( \CPU|controller|readB[1]~2_combout  & ( 
// \CPU|DP|REGFILE|REG2|out [13] ) ) ) # ( \CPU|controller|readB[0]~1_combout  & ( !\CPU|controller|readB[1]~2_combout  & ( \CPU|DP|REGFILE|REG1|out [13] ) ) ) # ( !\CPU|controller|readB[0]~1_combout  & ( !\CPU|controller|readB[1]~2_combout  & ( 
// \CPU|DP|REGFILE|REG0|out [13] ) ) )

	.dataa(!\CPU|DP|REGFILE|REG3|out [13]),
	.datab(!\CPU|DP|REGFILE|REG1|out [13]),
	.datac(!\CPU|DP|REGFILE|REG0|out [13]),
	.datad(!\CPU|DP|REGFILE|REG2|out [13]),
	.datae(!\CPU|controller|readB[0]~1_combout ),
	.dataf(!\CPU|controller|readB[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux18~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux18~1 .lut_mask = 64'h0F0F333300FF5555;
defparam \CPU|DP|REGFILE|Mux18~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N6
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux18~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux18~0_combout  = ( \CPU|controller|readB[0]~1_combout  & ( \CPU|controller|readB[1]~2_combout  & ( \CPU|DP|REGFILE|REG7|out [13] ) ) ) # ( !\CPU|controller|readB[0]~1_combout  & ( \CPU|controller|readB[1]~2_combout  & ( 
// \CPU|DP|REGFILE|REG6|out [13] ) ) ) # ( \CPU|controller|readB[0]~1_combout  & ( !\CPU|controller|readB[1]~2_combout  & ( \CPU|DP|REGFILE|REG5|out [13] ) ) ) # ( !\CPU|controller|readB[0]~1_combout  & ( !\CPU|controller|readB[1]~2_combout  & ( 
// \CPU|DP|REGFILE|REG4|out [13] ) ) )

	.dataa(!\CPU|DP|REGFILE|REG7|out [13]),
	.datab(!\CPU|DP|REGFILE|REG6|out [13]),
	.datac(!\CPU|DP|REGFILE|REG5|out [13]),
	.datad(!\CPU|DP|REGFILE|REG4|out [13]),
	.datae(!\CPU|controller|readB[0]~1_combout ),
	.dataf(!\CPU|controller|readB[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux18~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux18~0 .lut_mask = 64'h00FF0F0F33335555;
defparam \CPU|DP|REGFILE|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N48
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux18~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux18~2_combout  = ( \CPU|DP|REGFILE|Mux18~0_combout  & ( (\CPU|DP|REGFILE|Mux18~1_combout ) # (\CPU|controller|readB[2]~3_combout ) ) ) # ( !\CPU|DP|REGFILE|Mux18~0_combout  & ( (!\CPU|controller|readB[2]~3_combout  & 
// \CPU|DP|REGFILE|Mux18~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|controller|readB[2]~3_combout ),
	.datad(!\CPU|DP|REGFILE|Mux18~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|Mux18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux18~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux18~2 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \CPU|DP|REGFILE|Mux18~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N38
dffeas \CPU|DP|REGFILE|REG2|out[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG2|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG2|out[15] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG2|out[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N36
cyclonev_lcell_comb \CPU|DP|REGFILE|REG6|out[15]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|REG6|out[15]~feeder_combout  = ( \CPU|DP|Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|REG6|out[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG6|out[15]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|REG6|out[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|REG6|out[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N37
dffeas \CPU|DP|REGFILE|REG6|out[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|REG6|out[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|writenum_onehot[6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG6|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG6|out[15] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG6|out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y4_N20
dffeas \CPU|DP|REGFILE|REG7|out[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG7|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG7|out[15] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG7|out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y4_N53
dffeas \CPU|DP|REGFILE|REG4|out[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG4|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG4|out[15] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG4|out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y4_N41
dffeas \CPU|DP|REGFILE|REG5|out[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG5|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG5|out[15] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG5|out[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N9
cyclonev_lcell_comb \CPU|DP|Ain[15]~31 (
// Equation(s):
// \CPU|DP|Ain[15]~31_combout  = ( \CPU|DP|REGFILE|REG4|out [15] & ( \CPU|DP|REGFILE|REG5|out [15] & ( (!\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q ) # ((!\CPU|instruction_reg|instr_reg|out [8] & (\CPU|DP|REGFILE|REG6|out [15])) # 
// (\CPU|instruction_reg|instr_reg|out [8] & ((\CPU|DP|REGFILE|REG7|out [15])))) ) ) ) # ( !\CPU|DP|REGFILE|REG4|out [15] & ( \CPU|DP|REGFILE|REG5|out [15] & ( (!\CPU|instruction_reg|instr_reg|out [8] & (\CPU|DP|REGFILE|REG6|out [15] & 
// (\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q ))) # (\CPU|instruction_reg|instr_reg|out [8] & (((!\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q ) # (\CPU|DP|REGFILE|REG7|out [15])))) ) ) ) # ( \CPU|DP|REGFILE|REG4|out [15] & ( 
// !\CPU|DP|REGFILE|REG5|out [15] & ( (!\CPU|instruction_reg|instr_reg|out [8] & (((!\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q )) # (\CPU|DP|REGFILE|REG6|out [15]))) # (\CPU|instruction_reg|instr_reg|out [8] & 
// (((\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q  & \CPU|DP|REGFILE|REG7|out [15])))) ) ) ) # ( !\CPU|DP|REGFILE|REG4|out [15] & ( !\CPU|DP|REGFILE|REG5|out [15] & ( (\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q  & 
// ((!\CPU|instruction_reg|instr_reg|out [8] & (\CPU|DP|REGFILE|REG6|out [15])) # (\CPU|instruction_reg|instr_reg|out [8] & ((\CPU|DP|REGFILE|REG7|out [15]))))) ) ) )

	.dataa(!\CPU|DP|REGFILE|REG6|out [15]),
	.datab(!\CPU|instruction_reg|instr_reg|out [8]),
	.datac(!\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q ),
	.datad(!\CPU|DP|REGFILE|REG7|out [15]),
	.datae(!\CPU|DP|REGFILE|REG4|out [15]),
	.dataf(!\CPU|DP|REGFILE|REG5|out [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Ain[15]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Ain[15]~31 .extended_lut = "off";
defparam \CPU|DP|Ain[15]~31 .lut_mask = 64'h0407C4C73437F4F7;
defparam \CPU|DP|Ain[15]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y3_N59
dffeas \CPU|DP|REGFILE|REG0|out[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG0|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG0|out[15] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG0|out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y4_N8
dffeas \CPU|DP|REGFILE|REG1|out[15]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG1|out[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG1|out[15]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG1|out[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y4_N28
dffeas \CPU|DP|REGFILE|REG3|out[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG3|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG3|out[15] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG3|out[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N57
cyclonev_lcell_comb \CPU|DP|Ain[15]~32 (
// Equation(s):
// \CPU|DP|Ain[15]~32_combout  = ( \CPU|instruction_reg|instr_reg|out [8] & ( (!\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q  & (\CPU|DP|REGFILE|REG1|out[15]~DUPLICATE_q )) # (\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q  & 
// ((\CPU|DP|REGFILE|REG3|out [15]))) ) ) # ( !\CPU|instruction_reg|instr_reg|out [8] & ( (!\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q  & (\CPU|DP|REGFILE|REG0|out [15])) # (\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q  & 
// ((\CPU|DP|REGFILE|REG3|out [15]))) ) )

	.dataa(!\CPU|DP|REGFILE|REG0|out [15]),
	.datab(!\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q ),
	.datac(!\CPU|DP|REGFILE|REG1|out[15]~DUPLICATE_q ),
	.datad(!\CPU|DP|REGFILE|REG3|out [15]),
	.datae(!\CPU|instruction_reg|instr_reg|out [8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Ain[15]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Ain[15]~32 .extended_lut = "off";
defparam \CPU|DP|Ain[15]~32 .lut_mask = 64'h44770C3F44770C3F;
defparam \CPU|DP|Ain[15]~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N0
cyclonev_lcell_comb \CPU|DP|Ain[15]~33 (
// Equation(s):
// \CPU|DP|Ain[15]~33_combout  = ( \CPU|DP|Ain[1]~1_combout  & ( \CPU|DP|Ain[1]~0_combout  & ( (!\CPU|instruction_reg|instr_reg|out [10] & (\CPU|DP|REGFILE|REG2|out [15])) # (\CPU|instruction_reg|instr_reg|out [10] & ((\CPU|DP|Ain[15]~31_combout ))) ) ) ) # 
// ( \CPU|DP|Ain[1]~1_combout  & ( !\CPU|DP|Ain[1]~0_combout  & ( (!\CPU|instruction_reg|instr_reg|out [10] & ((\CPU|DP|Ain[15]~32_combout ))) # (\CPU|instruction_reg|instr_reg|out [10] & (\CPU|DP|Ain[15]~31_combout )) ) ) )

	.dataa(!\CPU|DP|REGFILE|REG2|out [15]),
	.datab(!\CPU|DP|Ain[15]~31_combout ),
	.datac(!\CPU|instruction_reg|instr_reg|out [10]),
	.datad(!\CPU|DP|Ain[15]~32_combout ),
	.datae(!\CPU|DP|Ain[1]~1_combout ),
	.dataf(!\CPU|DP|Ain[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Ain[15]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Ain[15]~33 .extended_lut = "off";
defparam \CPU|DP|Ain[15]~33 .lut_mask = 64'h000003F300005353;
defparam \CPU|DP|Ain[15]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N9
cyclonev_lcell_comb \CPU|controller|bsel~0 (
// Equation(s):
// \CPU|controller|bsel~0_combout  = (!\CPU|controller|readB[2]~0_combout  & \CPU|controller|Equal14~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|controller|readB[2]~0_combout ),
	.datad(!\CPU|controller|Equal14~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|bsel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|bsel~0 .extended_lut = "off";
defparam \CPU|controller|bsel~0 .lut_mask = 64'h00F000F000F000F0;
defparam \CPU|controller|bsel~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N12
cyclonev_lcell_comb \CPU|DP|SHIFTER|Mux0~1 (
// Equation(s):
// \CPU|DP|SHIFTER|Mux0~1_combout  = ( \CPU|decode|shift[0]~1_combout  & ( !\CPU|decode|shift[1]~0_combout  ) )

	.dataa(gnd),
	.datab(!\CPU|decode|shift[1]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|decode|shift[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|SHIFTER|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|SHIFTER|Mux0~1 .extended_lut = "off";
defparam \CPU|DP|SHIFTER|Mux0~1 .lut_mask = 64'h00000000CCCCCCCC;
defparam \CPU|DP|SHIFTER|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N7
dffeas \CPU|DP|REGFILE|REG1|out[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG1|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG1|out[15] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG1|out[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N39
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux16~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux16~1_combout  = ( \CPU|controller|readB[1]~2_combout  & ( \CPU|controller|readB[0]~1_combout  & ( \CPU|DP|REGFILE|REG3|out [15] ) ) ) # ( !\CPU|controller|readB[1]~2_combout  & ( \CPU|controller|readB[0]~1_combout  & ( 
// \CPU|DP|REGFILE|REG1|out [15] ) ) ) # ( \CPU|controller|readB[1]~2_combout  & ( !\CPU|controller|readB[0]~1_combout  & ( \CPU|DP|REGFILE|REG2|out [15] ) ) ) # ( !\CPU|controller|readB[1]~2_combout  & ( !\CPU|controller|readB[0]~1_combout  & ( 
// \CPU|DP|REGFILE|REG0|out [15] ) ) )

	.dataa(!\CPU|DP|REGFILE|REG2|out [15]),
	.datab(!\CPU|DP|REGFILE|REG1|out [15]),
	.datac(!\CPU|DP|REGFILE|REG0|out [15]),
	.datad(!\CPU|DP|REGFILE|REG3|out [15]),
	.datae(!\CPU|controller|readB[1]~2_combout ),
	.dataf(!\CPU|controller|readB[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux16~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux16~1 .lut_mask = 64'h0F0F5555333300FF;
defparam \CPU|DP|REGFILE|Mux16~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N33
cyclonev_lcell_comb \CPU|DP|SHIFTER|Mux0~0 (
// Equation(s):
// \CPU|DP|SHIFTER|Mux0~0_combout  = ( \CPU|DP|REGFILE|Mux16~1_combout  & ( (!\CPU|DP|REGFILE|Mux16~0_combout  & (!\CPU|controller|readB[2]~3_combout  & (!\CPU|decode|shift[0]~1_combout  $ (\CPU|decode|shift[1]~0_combout )))) # 
// (\CPU|DP|REGFILE|Mux16~0_combout  & (!\CPU|decode|shift[0]~1_combout  $ ((\CPU|decode|shift[1]~0_combout )))) ) ) # ( !\CPU|DP|REGFILE|Mux16~1_combout  & ( (\CPU|DP|REGFILE|Mux16~0_combout  & (\CPU|controller|readB[2]~3_combout  & 
// (!\CPU|decode|shift[0]~1_combout  $ (\CPU|decode|shift[1]~0_combout )))) ) )

	.dataa(!\CPU|decode|shift[0]~1_combout ),
	.datab(!\CPU|DP|REGFILE|Mux16~0_combout ),
	.datac(!\CPU|decode|shift[1]~0_combout ),
	.datad(!\CPU|controller|readB[2]~3_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|Mux16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|SHIFTER|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|SHIFTER|Mux0~0 .extended_lut = "off";
defparam \CPU|DP|SHIFTER|Mux0~0 .lut_mask = 64'h00210021A521A521;
defparam \CPU|DP|SHIFTER|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N42
cyclonev_lcell_comb \CPU|DP|Bin[15]~11 (
// Equation(s):
// \CPU|DP|Bin[15]~11_combout  = ( \CPU|DP|SHIFTER|Mux0~0_combout  & ( (!\CPU|instruction_reg|instr_reg|out [4] & \CPU|controller|bsel~0_combout ) ) ) # ( !\CPU|DP|SHIFTER|Mux0~0_combout  & ( (!\CPU|controller|bsel~0_combout  & 
// (((!\CPU|DP|REGFILE|Mux17~2_combout ) # (!\CPU|DP|SHIFTER|Mux0~1_combout )))) # (\CPU|controller|bsel~0_combout  & (!\CPU|instruction_reg|instr_reg|out [4])) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [4]),
	.datab(!\CPU|DP|REGFILE|Mux17~2_combout ),
	.datac(!\CPU|controller|bsel~0_combout ),
	.datad(!\CPU|DP|SHIFTER|Mux0~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|SHIFTER|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[15]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[15]~11 .extended_lut = "off";
defparam \CPU|DP|Bin[15]~11 .lut_mask = 64'hFACAFACA0A0A0A0A;
defparam \CPU|DP|Bin[15]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N51
cyclonev_lcell_comb \CPU|DP|alu|Mux0~0 (
// Equation(s):
// \CPU|DP|alu|Mux0~0_combout  = ( \CPU|DP|Bin[15]~11_combout  & ( (\CPU|decode|ALUop[1]~0_combout  & \CPU|controller|Equal6~0_combout ) ) ) # ( !\CPU|DP|Bin[15]~11_combout  & ( (\CPU|decode|ALUop[1]~0_combout  & (\CPU|DP|Ain[15]~33_combout  & 
// !\CPU|controller|Equal6~0_combout )) ) )

	.dataa(!\CPU|decode|ALUop[1]~0_combout ),
	.datab(!\CPU|DP|Ain[15]~33_combout ),
	.datac(!\CPU|controller|Equal6~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Bin[15]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Mux0~0 .extended_lut = "off";
defparam \CPU|DP|alu|Mux0~0 .lut_mask = 64'h1010101005050505;
defparam \CPU|DP|alu|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N36
cyclonev_lcell_comb \CPU|DP|SHIFTER|Mux0~2 (
// Equation(s):
// \CPU|DP|SHIFTER|Mux0~2_combout  = ( \CPU|DP|REGFILE|Mux17~2_combout  & ( (\CPU|DP|SHIFTER|Mux0~0_combout ) # (\CPU|DP|SHIFTER|Mux0~1_combout ) ) ) # ( !\CPU|DP|REGFILE|Mux17~2_combout  & ( \CPU|DP|SHIFTER|Mux0~0_combout  ) )

	.dataa(!\CPU|DP|SHIFTER|Mux0~1_combout ),
	.datab(gnd),
	.datac(!\CPU|DP|SHIFTER|Mux0~0_combout ),
	.datad(gnd),
	.datae(!\CPU|DP|REGFILE|Mux17~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|SHIFTER|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|SHIFTER|Mux0~2 .extended_lut = "off";
defparam \CPU|DP|SHIFTER|Mux0~2 .lut_mask = 64'h0F0F5F5F0F0F5F5F;
defparam \CPU|DP|SHIFTER|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y5_N30
cyclonev_lcell_comb \CPU|DP|REGFILE|REG2|out[14]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|REG2|out[14]~feeder_combout  = ( \CPU|DP|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|REG2|out[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG2|out[14]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|REG2|out[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|REG2|out[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y5_N31
dffeas \CPU|DP|REGFILE|REG2|out[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|REG2|out[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|writenum_onehot[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG2|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG2|out[14] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG2|out[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y5_N51
cyclonev_lcell_comb \CPU|DP|REGFILE|REG7|out[14]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|REG7|out[14]~feeder_combout  = ( \CPU|DP|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|REG7|out[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG7|out[14]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|REG7|out[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|REG7|out[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y5_N52
dffeas \CPU|DP|REGFILE|REG7|out[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|REG7|out[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|writenum_onehot[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG7|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG7|out[14] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG7|out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y5_N22
dffeas \CPU|DP|REGFILE|REG6|out[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG6|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG6|out[14] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG6|out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y5_N7
dffeas \CPU|DP|REGFILE|REG5|out[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG5|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG5|out[14] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG5|out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y5_N47
dffeas \CPU|DP|REGFILE|REG4|out[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG4|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG4|out[14] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG4|out[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N30
cyclonev_lcell_comb \CPU|DP|Ain[14]~37 (
// Equation(s):
// \CPU|DP|Ain[14]~37_combout  = ( \CPU|DP|REGFILE|REG5|out [14] & ( \CPU|DP|REGFILE|REG4|out [14] & ( (!\CPU|instruction_reg|instr_reg|out [9]) # ((!\CPU|instruction_reg|instr_reg|out [8] & ((\CPU|DP|REGFILE|REG6|out [14]))) # 
// (\CPU|instruction_reg|instr_reg|out [8] & (\CPU|DP|REGFILE|REG7|out [14]))) ) ) ) # ( !\CPU|DP|REGFILE|REG5|out [14] & ( \CPU|DP|REGFILE|REG4|out [14] & ( (!\CPU|instruction_reg|instr_reg|out [9] & (((!\CPU|instruction_reg|instr_reg|out [8])))) # 
// (\CPU|instruction_reg|instr_reg|out [9] & ((!\CPU|instruction_reg|instr_reg|out [8] & ((\CPU|DP|REGFILE|REG6|out [14]))) # (\CPU|instruction_reg|instr_reg|out [8] & (\CPU|DP|REGFILE|REG7|out [14])))) ) ) ) # ( \CPU|DP|REGFILE|REG5|out [14] & ( 
// !\CPU|DP|REGFILE|REG4|out [14] & ( (!\CPU|instruction_reg|instr_reg|out [9] & (((\CPU|instruction_reg|instr_reg|out [8])))) # (\CPU|instruction_reg|instr_reg|out [9] & ((!\CPU|instruction_reg|instr_reg|out [8] & ((\CPU|DP|REGFILE|REG6|out [14]))) # 
// (\CPU|instruction_reg|instr_reg|out [8] & (\CPU|DP|REGFILE|REG7|out [14])))) ) ) ) # ( !\CPU|DP|REGFILE|REG5|out [14] & ( !\CPU|DP|REGFILE|REG4|out [14] & ( (\CPU|instruction_reg|instr_reg|out [9] & ((!\CPU|instruction_reg|instr_reg|out [8] & 
// ((\CPU|DP|REGFILE|REG6|out [14]))) # (\CPU|instruction_reg|instr_reg|out [8] & (\CPU|DP|REGFILE|REG7|out [14])))) ) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [9]),
	.datab(!\CPU|DP|REGFILE|REG7|out [14]),
	.datac(!\CPU|instruction_reg|instr_reg|out [8]),
	.datad(!\CPU|DP|REGFILE|REG6|out [14]),
	.datae(!\CPU|DP|REGFILE|REG5|out [14]),
	.dataf(!\CPU|DP|REGFILE|REG4|out [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Ain[14]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Ain[14]~37 .extended_lut = "off";
defparam \CPU|DP|Ain[14]~37 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \CPU|DP|Ain[14]~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y5_N8
dffeas \CPU|DP|REGFILE|REG1|out[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG1|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG1|out[14] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG1|out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y5_N20
dffeas \CPU|DP|REGFILE|REG0|out[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG0|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG0|out[14] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG0|out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y5_N52
dffeas \CPU|DP|REGFILE|REG3|out[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG3|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG3|out[14] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG3|out[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N12
cyclonev_lcell_comb \CPU|DP|Ain[14]~38 (
// Equation(s):
// \CPU|DP|Ain[14]~38_combout  = ( \CPU|DP|REGFILE|REG3|out [14] & ( ((!\CPU|instruction_reg|instr_reg|out [8] & ((\CPU|DP|REGFILE|REG0|out [14]))) # (\CPU|instruction_reg|instr_reg|out [8] & (\CPU|DP|REGFILE|REG1|out [14]))) # 
// (\CPU|instruction_reg|instr_reg|out [9]) ) ) # ( !\CPU|DP|REGFILE|REG3|out [14] & ( (!\CPU|instruction_reg|instr_reg|out [9] & ((!\CPU|instruction_reg|instr_reg|out [8] & ((\CPU|DP|REGFILE|REG0|out [14]))) # (\CPU|instruction_reg|instr_reg|out [8] & 
// (\CPU|DP|REGFILE|REG1|out [14])))) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [9]),
	.datab(!\CPU|DP|REGFILE|REG1|out [14]),
	.datac(!\CPU|DP|REGFILE|REG0|out [14]),
	.datad(!\CPU|instruction_reg|instr_reg|out [8]),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|REG3|out [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Ain[14]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Ain[14]~38 .extended_lut = "off";
defparam \CPU|DP|Ain[14]~38 .lut_mask = 64'h0A220A225F775F77;
defparam \CPU|DP|Ain[14]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N48
cyclonev_lcell_comb \CPU|DP|Ain[14]~39 (
// Equation(s):
// \CPU|DP|Ain[14]~39_combout  = ( \CPU|DP|Ain[1]~2_combout  & ( \CPU|DP|Ain[1]~3_combout  & ( \CPU|DP|Ain[14]~37_combout  ) ) ) # ( !\CPU|DP|Ain[1]~2_combout  & ( \CPU|DP|Ain[1]~3_combout  & ( \CPU|DP|REGFILE|REG2|out [14] ) ) ) # ( \CPU|DP|Ain[1]~2_combout 
//  & ( !\CPU|DP|Ain[1]~3_combout  & ( \CPU|DP|Ain[14]~38_combout  ) ) )

	.dataa(!\CPU|DP|REGFILE|REG2|out [14]),
	.datab(!\CPU|DP|Ain[14]~37_combout ),
	.datac(!\CPU|DP|Ain[14]~38_combout ),
	.datad(gnd),
	.datae(!\CPU|DP|Ain[1]~2_combout ),
	.dataf(!\CPU|DP|Ain[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Ain[14]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Ain[14]~39 .extended_lut = "off";
defparam \CPU|DP|Ain[14]~39 .lut_mask = 64'h00000F0F55553333;
defparam \CPU|DP|Ain[14]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N42
cyclonev_lcell_comb \CPU|DP|alu|adder|Add0~45 (
// Equation(s):
// \CPU|DP|alu|adder|Add0~45_sumout  = SUM(( \CPU|DP|Bin[14]~13_combout  ) + ( \CPU|DP|Ain[14]~39_combout  ) + ( \CPU|DP|alu|adder|Add0~42  ))
// \CPU|DP|alu|adder|Add0~46  = CARRY(( \CPU|DP|Bin[14]~13_combout  ) + ( \CPU|DP|Ain[14]~39_combout  ) + ( \CPU|DP|alu|adder|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|DP|Bin[14]~13_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|Ain[14]~39_combout ),
	.datag(gnd),
	.cin(\CPU|DP|alu|adder|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|adder|Add0~45_sumout ),
	.cout(\CPU|DP|alu|adder|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|adder|Add0~45 .extended_lut = "off";
defparam \CPU|DP|alu|adder|Add0~45 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU|DP|alu|adder|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N45
cyclonev_lcell_comb \CPU|DP|alu|adder|Add0~37 (
// Equation(s):
// \CPU|DP|alu|adder|Add0~37_sumout  = SUM(( \CPU|DP|Ain[15]~33_combout  ) + ( (!\CPU|controller|readB[2]~0_combout  & ((!\CPU|controller|Equal14~0_combout  & ((\CPU|DP|SHIFTER|Mux0~2_combout ))) # (\CPU|controller|Equal14~0_combout  & 
// (\CPU|instruction_reg|instr_reg|out [4])))) # (\CPU|controller|readB[2]~0_combout  & (((\CPU|DP|SHIFTER|Mux0~2_combout )))) ) + ( \CPU|DP|alu|adder|Add0~46  ))

	.dataa(!\CPU|controller|readB[2]~0_combout ),
	.datab(!\CPU|instruction_reg|instr_reg|out [4]),
	.datac(!\CPU|controller|Equal14~0_combout ),
	.datad(!\CPU|DP|Ain[15]~33_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|SHIFTER|Mux0~2_combout ),
	.datag(gnd),
	.cin(\CPU|DP|alu|adder|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|adder|Add0~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|adder|Add0~37 .extended_lut = "off";
defparam \CPU|DP|alu|adder|Add0~37 .lut_mask = 64'h0000FD08000000FF;
defparam \CPU|DP|alu|adder|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N12
cyclonev_lcell_comb \CPU|DP|Mux0~0 (
// Equation(s):
// \CPU|DP|Mux0~0_combout  = ( !\CPU|DP|Mux5~1_combout  & ( (((\CPU|instruction_reg|instr_reg|out [7] & (!\CPU|DP|Mux5~0_combout )))) ) ) # ( \CPU|DP|Mux5~1_combout  & ( (!\CPU|DP|Mux5~0_combout  & (((!\CPU|decode|ALUop[1]~0_combout  & 
// (\CPU|DP|alu|adder|Add0~37_sumout ))) # (\CPU|DP|alu|Mux0~0_combout ))) # (\CPU|DP|Mux5~0_combout  & ((((\read_data[15]~1_combout ))))) ) )

	.dataa(!\CPU|decode|ALUop[1]~0_combout ),
	.datab(!\CPU|DP|alu|Mux0~0_combout ),
	.datac(!\CPU|DP|alu|adder|Add0~37_sumout ),
	.datad(!\CPU|DP|Mux5~0_combout ),
	.datae(!\CPU|DP|Mux5~1_combout ),
	.dataf(!\read_data[15]~1_combout ),
	.datag(!\CPU|instruction_reg|instr_reg|out [7]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Mux0~0 .extended_lut = "on";
defparam \CPU|DP|Mux0~0 .lut_mask = 64'h0F003B000F003BFF;
defparam \CPU|DP|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N40
dffeas \CPU|DP|REGFILE|REG5|out[15]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG5|out[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG5|out[15]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG5|out[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N18
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux16~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux16~0_combout  = ( \CPU|DP|REGFILE|REG4|out [15] & ( \CPU|controller|readB[1]~2_combout  & ( (!\CPU|controller|readB[0]~1_combout  & ((\CPU|DP|REGFILE|REG6|out [15]))) # (\CPU|controller|readB[0]~1_combout  & (\CPU|DP|REGFILE|REG7|out 
// [15])) ) ) ) # ( !\CPU|DP|REGFILE|REG4|out [15] & ( \CPU|controller|readB[1]~2_combout  & ( (!\CPU|controller|readB[0]~1_combout  & ((\CPU|DP|REGFILE|REG6|out [15]))) # (\CPU|controller|readB[0]~1_combout  & (\CPU|DP|REGFILE|REG7|out [15])) ) ) ) # ( 
// \CPU|DP|REGFILE|REG4|out [15] & ( !\CPU|controller|readB[1]~2_combout  & ( (!\CPU|controller|readB[0]~1_combout ) # (\CPU|DP|REGFILE|REG5|out[15]~DUPLICATE_q ) ) ) ) # ( !\CPU|DP|REGFILE|REG4|out [15] & ( !\CPU|controller|readB[1]~2_combout  & ( 
// (\CPU|DP|REGFILE|REG5|out[15]~DUPLICATE_q  & \CPU|controller|readB[0]~1_combout ) ) ) )

	.dataa(!\CPU|DP|REGFILE|REG5|out[15]~DUPLICATE_q ),
	.datab(!\CPU|DP|REGFILE|REG7|out [15]),
	.datac(!\CPU|controller|readB[0]~1_combout ),
	.datad(!\CPU|DP|REGFILE|REG6|out [15]),
	.datae(!\CPU|DP|REGFILE|REG4|out [15]),
	.dataf(!\CPU|controller|readB[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux16~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux16~0 .lut_mask = 64'h0505F5F503F303F3;
defparam \CPU|DP|REGFILE|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N12
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux16~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux16~2_combout  = ( \CPU|DP|REGFILE|Mux16~1_combout  & ( (!\CPU|controller|readB[2]~3_combout ) # (\CPU|DP|REGFILE|Mux16~0_combout ) ) ) # ( !\CPU|DP|REGFILE|Mux16~1_combout  & ( (\CPU|controller|readB[2]~3_combout  & 
// \CPU|DP|REGFILE|Mux16~0_combout ) ) )

	.dataa(!\CPU|controller|readB[2]~3_combout ),
	.datab(gnd),
	.datac(!\CPU|DP|REGFILE|Mux16~0_combout ),
	.datad(gnd),
	.datae(!\CPU|DP|REGFILE|Mux16~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux16~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux16~2 .lut_mask = 64'h0505AFAF0505AFAF;
defparam \CPU|DP|REGFILE|Mux16~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N54
cyclonev_lcell_comb \CPU|DP|Bin[14]~13 (
// Equation(s):
// \CPU|DP|Bin[14]~13_combout  = ( \CPU|DP|Bin[4]~2_combout  & ( \CPU|DP|REGFILE|Mux17~2_combout  & ( (!\CPU|DP|Bin[4]~1_combout ) # (\CPU|DP|REGFILE|Mux18~2_combout ) ) ) ) # ( !\CPU|DP|Bin[4]~2_combout  & ( \CPU|DP|REGFILE|Mux17~2_combout  & ( 
// (!\CPU|DP|Bin[4]~1_combout  & (\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Bin[4]~1_combout  & ((\CPU|DP|REGFILE|Mux16~2_combout ))) ) ) ) # ( \CPU|DP|Bin[4]~2_combout  & ( !\CPU|DP|REGFILE|Mux17~2_combout  & ( (\CPU|DP|Bin[4]~1_combout  & 
// \CPU|DP|REGFILE|Mux18~2_combout ) ) ) ) # ( !\CPU|DP|Bin[4]~2_combout  & ( !\CPU|DP|REGFILE|Mux17~2_combout  & ( (!\CPU|DP|Bin[4]~1_combout  & (\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Bin[4]~1_combout  & ((\CPU|DP|REGFILE|Mux16~2_combout ))) ) 
// ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [4]),
	.datab(!\CPU|DP|Bin[4]~1_combout ),
	.datac(!\CPU|DP|REGFILE|Mux16~2_combout ),
	.datad(!\CPU|DP|REGFILE|Mux18~2_combout ),
	.datae(!\CPU|DP|Bin[4]~2_combout ),
	.dataf(!\CPU|DP|REGFILE|Mux17~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[14]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[14]~13 .extended_lut = "off";
defparam \CPU|DP|Bin[14]~13 .lut_mask = 64'h474700334747CCFF;
defparam \CPU|DP|Bin[14]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N36
cyclonev_lcell_comb \CPU|DP|alu|Mux1~0 (
// Equation(s):
// \CPU|DP|alu|Mux1~0_combout  = ( \CPU|DP|Bin[14]~13_combout  & ( (!\CPU|controller|Equal6~0_combout  & \CPU|DP|Ain[14]~39_combout ) ) ) # ( !\CPU|DP|Bin[14]~13_combout  & ( \CPU|controller|Equal6~0_combout  ) )

	.dataa(gnd),
	.datab(!\CPU|controller|Equal6~0_combout ),
	.datac(!\CPU|DP|Ain[14]~39_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Bin[14]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Mux1~0 .extended_lut = "off";
defparam \CPU|DP|alu|Mux1~0 .lut_mask = 64'h333333330C0C0C0C;
defparam \CPU|DP|alu|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N45
cyclonev_lcell_comb \CPU|DP|Mux1~0 (
// Equation(s):
// \CPU|DP|Mux1~0_combout  = ( !\CPU|DP|Mux5~1_combout  & ( ((!\CPU|DP|Mux5~0_combout  & (\CPU|instruction_reg|instr_reg|out [7]))) ) ) # ( \CPU|DP|Mux5~1_combout  & ( (!\CPU|DP|Mux5~0_combout  & ((!\CPU|decode|ALUop[1]~0_combout  & 
// (\CPU|DP|alu|adder|Add0~45_sumout )) # (\CPU|decode|ALUop[1]~0_combout  & (((\CPU|DP|alu|Mux1~0_combout )))))) # (\CPU|DP|Mux5~0_combout  & ((((\read_data[14]~3_combout ))))) ) )

	.dataa(!\CPU|decode|ALUop[1]~0_combout ),
	.datab(!\CPU|DP|Mux5~0_combout ),
	.datac(!\CPU|DP|alu|adder|Add0~45_sumout ),
	.datad(!\CPU|DP|alu|Mux1~0_combout ),
	.datae(!\CPU|DP|Mux5~1_combout ),
	.dataf(!\read_data[14]~3_combout ),
	.datag(!\CPU|instruction_reg|instr_reg|out [7]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Mux1~0 .extended_lut = "on";
defparam \CPU|DP|Mux1~0 .lut_mask = 64'h0C0C084C0C0C3B7F;
defparam \CPU|DP|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y5_N46
dffeas \CPU|DP|REGFILE|REG4|out[14]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG4|out[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG4|out[14]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG4|out[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y5_N8
dffeas \CPU|DP|REGFILE|REG5|out[14]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG5|out[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG5|out[14]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG5|out[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N9
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux17~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux17~0_combout  = ( \CPU|controller|readB[1]~2_combout  & ( \CPU|controller|readB[0]~1_combout  & ( \CPU|DP|REGFILE|REG7|out [14] ) ) ) # ( !\CPU|controller|readB[1]~2_combout  & ( \CPU|controller|readB[0]~1_combout  & ( 
// \CPU|DP|REGFILE|REG5|out[14]~DUPLICATE_q  ) ) ) # ( \CPU|controller|readB[1]~2_combout  & ( !\CPU|controller|readB[0]~1_combout  & ( \CPU|DP|REGFILE|REG6|out [14] ) ) ) # ( !\CPU|controller|readB[1]~2_combout  & ( !\CPU|controller|readB[0]~1_combout  & ( 
// \CPU|DP|REGFILE|REG4|out[14]~DUPLICATE_q  ) ) )

	.dataa(!\CPU|DP|REGFILE|REG4|out[14]~DUPLICATE_q ),
	.datab(!\CPU|DP|REGFILE|REG5|out[14]~DUPLICATE_q ),
	.datac(!\CPU|DP|REGFILE|REG6|out [14]),
	.datad(!\CPU|DP|REGFILE|REG7|out [14]),
	.datae(!\CPU|controller|readB[1]~2_combout ),
	.dataf(!\CPU|controller|readB[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux17~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux17~0 .lut_mask = 64'h55550F0F333300FF;
defparam \CPU|DP|REGFILE|Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N21
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux17~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux17~1_combout  = ( \CPU|controller|readB[0]~1_combout  & ( \CPU|controller|readB[1]~2_combout  & ( \CPU|DP|REGFILE|REG3|out [14] ) ) ) # ( !\CPU|controller|readB[0]~1_combout  & ( \CPU|controller|readB[1]~2_combout  & ( 
// \CPU|DP|REGFILE|REG2|out [14] ) ) ) # ( \CPU|controller|readB[0]~1_combout  & ( !\CPU|controller|readB[1]~2_combout  & ( \CPU|DP|REGFILE|REG1|out [14] ) ) ) # ( !\CPU|controller|readB[0]~1_combout  & ( !\CPU|controller|readB[1]~2_combout  & ( 
// \CPU|DP|REGFILE|REG0|out [14] ) ) )

	.dataa(!\CPU|DP|REGFILE|REG0|out [14]),
	.datab(!\CPU|DP|REGFILE|REG1|out [14]),
	.datac(!\CPU|DP|REGFILE|REG3|out [14]),
	.datad(!\CPU|DP|REGFILE|REG2|out [14]),
	.datae(!\CPU|controller|readB[0]~1_combout ),
	.dataf(!\CPU|controller|readB[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux17~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux17~1 .lut_mask = 64'h5555333300FF0F0F;
defparam \CPU|DP|REGFILE|Mux17~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N45
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux17~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux17~2_combout  = ( \CPU|DP|REGFILE|Mux17~1_combout  & ( (!\CPU|controller|readB[2]~3_combout ) # (\CPU|DP|REGFILE|Mux17~0_combout ) ) ) # ( !\CPU|DP|REGFILE|Mux17~1_combout  & ( (\CPU|DP|REGFILE|Mux17~0_combout  & 
// \CPU|controller|readB[2]~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|DP|REGFILE|Mux17~0_combout ),
	.datad(!\CPU|controller|readB[2]~3_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|Mux17~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux17~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux17~2 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \CPU|DP|REGFILE|Mux17~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N24
cyclonev_lcell_comb \CPU|DP|Bin[13]~12 (
// Equation(s):
// \CPU|DP|Bin[13]~12_combout  = ( \CPU|DP|REGFILE|Mux17~2_combout  & ( \CPU|DP|REGFILE|Mux19~2_combout  & ( ((!\CPU|DP|Bin[4]~2_combout  & (\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Bin[4]~2_combout  & ((\CPU|DP|REGFILE|Mux18~2_combout )))) # 
// (\CPU|DP|Bin[4]~1_combout ) ) ) ) # ( !\CPU|DP|REGFILE|Mux17~2_combout  & ( \CPU|DP|REGFILE|Mux19~2_combout  & ( (!\CPU|DP|Bin[4]~1_combout  & ((!\CPU|DP|Bin[4]~2_combout  & (\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Bin[4]~2_combout  & 
// ((\CPU|DP|REGFILE|Mux18~2_combout ))))) # (\CPU|DP|Bin[4]~1_combout  & (((\CPU|DP|Bin[4]~2_combout )))) ) ) ) # ( \CPU|DP|REGFILE|Mux17~2_combout  & ( !\CPU|DP|REGFILE|Mux19~2_combout  & ( (!\CPU|DP|Bin[4]~1_combout  & ((!\CPU|DP|Bin[4]~2_combout  & 
// (\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Bin[4]~2_combout  & ((\CPU|DP|REGFILE|Mux18~2_combout ))))) # (\CPU|DP|Bin[4]~1_combout  & (((!\CPU|DP|Bin[4]~2_combout )))) ) ) ) # ( !\CPU|DP|REGFILE|Mux17~2_combout  & ( 
// !\CPU|DP|REGFILE|Mux19~2_combout  & ( (!\CPU|DP|Bin[4]~1_combout  & ((!\CPU|DP|Bin[4]~2_combout  & (\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Bin[4]~2_combout  & ((\CPU|DP|REGFILE|Mux18~2_combout ))))) ) ) )

	.dataa(!\CPU|DP|Bin[4]~1_combout ),
	.datab(!\CPU|instruction_reg|instr_reg|out [4]),
	.datac(!\CPU|DP|REGFILE|Mux18~2_combout ),
	.datad(!\CPU|DP|Bin[4]~2_combout ),
	.datae(!\CPU|DP|REGFILE|Mux17~2_combout ),
	.dataf(!\CPU|DP|REGFILE|Mux19~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[13]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[13]~12 .extended_lut = "off";
defparam \CPU|DP|Bin[13]~12 .lut_mask = 64'h220A770A225F775F;
defparam \CPU|DP|Bin[13]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N21
cyclonev_lcell_comb \CPU|DP|alu|Mux2~0 (
// Equation(s):
// \CPU|DP|alu|Mux2~0_combout  = ( \CPU|DP|Ain[13]~36_combout  & ( !\CPU|controller|Equal6~0_combout  $ (!\CPU|DP|Bin[13]~12_combout ) ) ) # ( !\CPU|DP|Ain[13]~36_combout  & ( (\CPU|controller|Equal6~0_combout  & !\CPU|DP|Bin[13]~12_combout ) ) )

	.dataa(!\CPU|controller|Equal6~0_combout ),
	.datab(gnd),
	.datac(!\CPU|DP|Bin[13]~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Ain[13]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Mux2~0 .extended_lut = "off";
defparam \CPU|DP|alu|Mux2~0 .lut_mask = 64'h505050505A5A5A5A;
defparam \CPU|DP|alu|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N18
cyclonev_lcell_comb \CPU|DP|alu|Mux2~1 (
// Equation(s):
// \CPU|DP|alu|Mux2~1_combout  = ( \CPU|DP|alu|adder|Add0~41_sumout  & ( (!\CPU|decode|ALUop[1]~0_combout ) # (\CPU|DP|alu|Mux2~0_combout ) ) ) # ( !\CPU|DP|alu|adder|Add0~41_sumout  & ( (\CPU|decode|ALUop[1]~0_combout  & \CPU|DP|alu|Mux2~0_combout ) ) )

	.dataa(gnd),
	.datab(!\CPU|decode|ALUop[1]~0_combout ),
	.datac(!\CPU|DP|alu|Mux2~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|alu|adder|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Mux2~1 .extended_lut = "off";
defparam \CPU|DP|alu|Mux2~1 .lut_mask = 64'h03030303CFCFCFCF;
defparam \CPU|DP|alu|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N18
cyclonev_lcell_comb \CPU|DP|alu|Mux1~1 (
// Equation(s):
// \CPU|DP|alu|Mux1~1_combout  = ( \CPU|DP|alu|adder|Add0~45_sumout  & ( (!\CPU|decode|ALUop[1]~0_combout ) # (\CPU|DP|alu|Mux1~0_combout ) ) ) # ( !\CPU|DP|alu|adder|Add0~45_sumout  & ( (\CPU|decode|ALUop[1]~0_combout  & \CPU|DP|alu|Mux1~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|decode|ALUop[1]~0_combout ),
	.datad(!\CPU|DP|alu|Mux1~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|alu|adder|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Mux1~1 .extended_lut = "off";
defparam \CPU|DP|alu|Mux1~1 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \CPU|DP|alu|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N33
cyclonev_lcell_comb \CPU|DP|alu|Mux0~1 (
// Equation(s):
// \CPU|DP|alu|Mux0~1_combout  = ( \CPU|DP|alu|adder|Add0~37_sumout  & ( (!\CPU|decode|ALUop[1]~0_combout ) # (\CPU|DP|alu|Mux0~0_combout ) ) ) # ( !\CPU|DP|alu|adder|Add0~37_sumout  & ( \CPU|DP|alu|Mux0~0_combout  ) )

	.dataa(!\CPU|decode|ALUop[1]~0_combout ),
	.datab(gnd),
	.datac(!\CPU|DP|alu|Mux0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|alu|adder|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Mux0~1 .extended_lut = "off";
defparam \CPU|DP|alu|Mux0~1 .lut_mask = 64'h0F0F0F0FAFAFAFAF;
defparam \CPU|DP|alu|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \MEM|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\write~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\CPU|DP|alu|Mux0~1_combout ,\CPU|DP|alu|Mux1~1_combout ,\CPU|DP|alu|Mux2~1_combout ,\CPU|DP|alu|Mux3~1_combout ,\CPU|DP|alu|Mux4~1_combout ,\CPU|DP|alu|Mux5~1_combout ,
\CPU|DP|alu|Mux6~1_combout ,\CPU|DP|alu|Mux7~1_combout ,\CPU|DP|alu|Mux8~1_combout ,\CPU|DP|alu|Mux9~1_combout ,\CPU|DP|alu|Mux10~1_combout ,\CPU|DP|alu|Mux11~1_combout ,\CPU|DP|alu|Mux12~1_combout ,\CPU|DP|alu|Mux13~1_combout ,\CPU|DP|alu|Mux14~1_combout ,
\CPU|DP|alu|Mux15~1_combout }),
	.portaaddr({\CPU|mem_addr[7]~2_combout ,\CPU|mem_addr[6]~7_combout ,\CPU|mem_addr[5]~6_combout ,\CPU|mem_addr[4]~1_combout ,\CPU|mem_addr[3]~5_combout ,\CPU|mem_addr[2]~4_combout ,\CPU|mem_addr[1]~0_combout ,\CPU|mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\CPU|mem_addr[7]~2_combout ,\CPU|mem_addr[6]~7_combout ,\CPU|mem_addr[5]~6_combout ,\CPU|mem_addr[4]~1_combout ,\CPU|mem_addr[3]~5_combout ,\CPU|mem_addr[2]~4_combout ,\CPU|mem_addr[1]~0_combout ,\CPU|mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/lab7bonus_top.ram0_RAM_435e26e7.hdl.mif";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "RAM:MEM|altsyncram:mem_rtl_0|altsyncram_hur1:auto_generated|ALTSYNCRAM";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000014000000001000000000002000000E000000000D100000000FFFF00000057C0000000D6190000005FF600000085C0000000A6C000000065A0000000D51C00000065C000000065A0000000D51D00000040E0000000D50A0000002202000000AC00000000B88000000020FC000000B2600000002102000000AB000000002302000000A801000000A041000000C028000000D028";
// synopsys translate_on

// Location: MLABCELL_X52_Y3_N6
cyclonev_lcell_comb \read_data[1]~10 (
// Equation(s):
// \read_data[1]~10_combout  = ( \MEM|mem_rtl_0|auto_generated|ram_block1a1  & ( ((!\led_con|enable~0_combout  & ((!\CPU|controller|addr_sel~0_combout ) # (!\CPU|data_addr_reg|data_addr_DFF|out [8])))) # (\SW[1]~input_o ) ) ) # ( 
// !\MEM|mem_rtl_0|auto_generated|ram_block1a1  & ( (\SW[1]~input_o  & (((\CPU|controller|addr_sel~0_combout  & \CPU|data_addr_reg|data_addr_DFF|out [8])) # (\led_con|enable~0_combout ))) ) )

	.dataa(!\led_con|enable~0_combout ),
	.datab(!\CPU|controller|addr_sel~0_combout ),
	.datac(!\SW[1]~input_o ),
	.datad(!\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.datae(gnd),
	.dataf(!\MEM|mem_rtl_0|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[1]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[1]~10 .extended_lut = "off";
defparam \read_data[1]~10 .lut_mask = 64'h05070507AF8FAF8F;
defparam \read_data[1]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y3_N11
dffeas \CPU|instruction_reg|instr_reg|out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\read_data[1]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|WideOr7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[1] .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N54
cyclonev_lcell_comb \CPU|controller|readB[1]~2 (
// Equation(s):
// \CPU|controller|readB[1]~2_combout  = ( \CPU|controller|readB[2]~0_combout  & ( \CPU|instruction_reg|instr_reg|out [1] ) ) # ( !\CPU|controller|readB[2]~0_combout  & ( \CPU|instruction_reg|instr_reg|out [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|instruction_reg|instr_reg|out [6]),
	.datad(!\CPU|instruction_reg|instr_reg|out [1]),
	.datae(gnd),
	.dataf(!\CPU|controller|readB[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|readB[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|readB[1]~2 .extended_lut = "off";
defparam \CPU|controller|readB[1]~2 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \CPU|controller|readB[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N36
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux19~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux19~1_combout  = ( \CPU|controller|readB[0]~1_combout  & ( \CPU|controller|readB[1]~2_combout  & ( \CPU|DP|REGFILE|REG3|out [12] ) ) ) # ( !\CPU|controller|readB[0]~1_combout  & ( \CPU|controller|readB[1]~2_combout  & ( 
// \CPU|DP|REGFILE|REG2|out [12] ) ) ) # ( \CPU|controller|readB[0]~1_combout  & ( !\CPU|controller|readB[1]~2_combout  & ( \CPU|DP|REGFILE|REG1|out [12] ) ) ) # ( !\CPU|controller|readB[0]~1_combout  & ( !\CPU|controller|readB[1]~2_combout  & ( 
// \CPU|DP|REGFILE|REG0|out [12] ) ) )

	.dataa(!\CPU|DP|REGFILE|REG1|out [12]),
	.datab(!\CPU|DP|REGFILE|REG0|out [12]),
	.datac(!\CPU|DP|REGFILE|REG3|out [12]),
	.datad(!\CPU|DP|REGFILE|REG2|out [12]),
	.datae(!\CPU|controller|readB[0]~1_combout ),
	.dataf(!\CPU|controller|readB[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux19~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux19~1 .lut_mask = 64'h3333555500FF0F0F;
defparam \CPU|DP|REGFILE|Mux19~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y5_N34
dffeas \CPU|DP|REGFILE|REG4|out[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG4|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG4|out[12] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG4|out[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N18
cyclonev_lcell_comb \CPU|DP|REGFILE|REG6|out[12]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|REG6|out[12]~feeder_combout  = ( \CPU|DP|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|REG6|out[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG6|out[12]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|REG6|out[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|REG6|out[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N19
dffeas \CPU|DP|REGFILE|REG6|out[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|REG6|out[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|writenum_onehot[6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG6|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG6|out[12] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG6|out[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N57
cyclonev_lcell_comb \CPU|DP|REGFILE|REG7|out[12]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|REG7|out[12]~feeder_combout  = ( \CPU|DP|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|REG7|out[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG7|out[12]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|REG7|out[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|REG7|out[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y6_N59
dffeas \CPU|DP|REGFILE|REG7|out[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|REG7|out[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|writenum_onehot[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG7|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG7|out[12] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG7|out[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N24
cyclonev_lcell_comb \CPU|DP|REGFILE|REG5|out[12]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|REG5|out[12]~feeder_combout  = ( \CPU|DP|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|REG5|out[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG5|out[12]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|REG5|out[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|REG5|out[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y6_N26
dffeas \CPU|DP|REGFILE|REG5|out[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|REG5|out[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|writenum_onehot[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG5|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG5|out[12] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG5|out[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N39
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux19~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux19~0_combout  = ( \CPU|controller|readB[1]~2_combout  & ( \CPU|controller|readB[0]~1_combout  & ( \CPU|DP|REGFILE|REG7|out [12] ) ) ) # ( !\CPU|controller|readB[1]~2_combout  & ( \CPU|controller|readB[0]~1_combout  & ( 
// \CPU|DP|REGFILE|REG5|out [12] ) ) ) # ( \CPU|controller|readB[1]~2_combout  & ( !\CPU|controller|readB[0]~1_combout  & ( \CPU|DP|REGFILE|REG6|out [12] ) ) ) # ( !\CPU|controller|readB[1]~2_combout  & ( !\CPU|controller|readB[0]~1_combout  & ( 
// \CPU|DP|REGFILE|REG4|out [12] ) ) )

	.dataa(!\CPU|DP|REGFILE|REG4|out [12]),
	.datab(!\CPU|DP|REGFILE|REG6|out [12]),
	.datac(!\CPU|DP|REGFILE|REG7|out [12]),
	.datad(!\CPU|DP|REGFILE|REG5|out [12]),
	.datae(!\CPU|controller|readB[1]~2_combout ),
	.dataf(!\CPU|controller|readB[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux19~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux19~0 .lut_mask = 64'h5555333300FF0F0F;
defparam \CPU|DP|REGFILE|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N9
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux19~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux19~2_combout  = ( \CPU|DP|REGFILE|Mux19~0_combout  & ( (\CPU|DP|REGFILE|Mux19~1_combout ) # (\CPU|controller|readB[2]~3_combout ) ) ) # ( !\CPU|DP|REGFILE|Mux19~0_combout  & ( (!\CPU|controller|readB[2]~3_combout  & 
// \CPU|DP|REGFILE|Mux19~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|controller|readB[2]~3_combout ),
	.datad(!\CPU|DP|REGFILE|Mux19~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux19~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux19~2 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \CPU|DP|REGFILE|Mux19~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N51
cyclonev_lcell_comb \CPU|DP|Bin[12]~14 (
// Equation(s):
// \CPU|DP|Bin[12]~14_combout  = ( \CPU|DP|REGFILE|Mux20~2_combout  & ( \CPU|DP|REGFILE|Mux18~2_combout  & ( ((!\CPU|DP|Bin[4]~2_combout  & (\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Bin[4]~2_combout  & ((\CPU|DP|REGFILE|Mux19~2_combout )))) # 
// (\CPU|DP|Bin[4]~1_combout ) ) ) ) # ( !\CPU|DP|REGFILE|Mux20~2_combout  & ( \CPU|DP|REGFILE|Mux18~2_combout  & ( (!\CPU|DP|Bin[4]~2_combout  & (((\CPU|DP|Bin[4]~1_combout )) # (\CPU|instruction_reg|instr_reg|out [4]))) # (\CPU|DP|Bin[4]~2_combout  & 
// (((\CPU|DP|REGFILE|Mux19~2_combout  & !\CPU|DP|Bin[4]~1_combout )))) ) ) ) # ( \CPU|DP|REGFILE|Mux20~2_combout  & ( !\CPU|DP|REGFILE|Mux18~2_combout  & ( (!\CPU|DP|Bin[4]~2_combout  & (\CPU|instruction_reg|instr_reg|out [4] & ((!\CPU|DP|Bin[4]~1_combout 
// )))) # (\CPU|DP|Bin[4]~2_combout  & (((\CPU|DP|Bin[4]~1_combout ) # (\CPU|DP|REGFILE|Mux19~2_combout )))) ) ) ) # ( !\CPU|DP|REGFILE|Mux20~2_combout  & ( !\CPU|DP|REGFILE|Mux18~2_combout  & ( (!\CPU|DP|Bin[4]~1_combout  & ((!\CPU|DP|Bin[4]~2_combout  & 
// (\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Bin[4]~2_combout  & ((\CPU|DP|REGFILE|Mux19~2_combout ))))) ) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [4]),
	.datab(!\CPU|DP|Bin[4]~2_combout ),
	.datac(!\CPU|DP|REGFILE|Mux19~2_combout ),
	.datad(!\CPU|DP|Bin[4]~1_combout ),
	.datae(!\CPU|DP|REGFILE|Mux20~2_combout ),
	.dataf(!\CPU|DP|REGFILE|Mux18~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[12]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[12]~14 .extended_lut = "off";
defparam \CPU|DP|Bin[12]~14 .lut_mask = 64'h4700473347CC47FF;
defparam \CPU|DP|Bin[12]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N0
cyclonev_lcell_comb \CPU|DP|Mux3~0 (
// Equation(s):
// \CPU|DP|Mux3~0_combout  = ( !\CPU|DP|Mux5~1_combout  & ( (!\CPU|DP|Mux5~0_combout  & (((\CPU|instruction_reg|instr_reg|out [7])))) ) ) # ( \CPU|DP|Mux5~1_combout  & ( (!\CPU|DP|Mux5~0_combout  & ((!\CPU|decode|ALUop[1]~0_combout  & 
// (\CPU|DP|alu|adder|Add0~49_sumout )) # (\CPU|decode|ALUop[1]~0_combout  & (((\CPU|DP|alu|Mux3~0_combout )))))) # (\CPU|DP|Mux5~0_combout  & ((((\read_data[12]~4_combout ))))) ) )

	.dataa(!\CPU|DP|Mux5~0_combout ),
	.datab(!\CPU|decode|ALUop[1]~0_combout ),
	.datac(!\CPU|DP|alu|adder|Add0~49_sumout ),
	.datad(!\read_data[12]~4_combout ),
	.datae(!\CPU|DP|Mux5~1_combout ),
	.dataf(!\CPU|DP|alu|Mux3~0_combout ),
	.datag(!\CPU|instruction_reg|instr_reg|out [7]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Mux3~0 .extended_lut = "on";
defparam \CPU|DP|Mux3~0 .lut_mask = 64'h0A0A085D0A0A2A7F;
defparam \CPU|DP|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y5_N29
dffeas \CPU|DP|REGFILE|REG1|out[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG1|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG1|out[12] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG1|out[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N45
cyclonev_lcell_comb \CPU|DP|Ain[12]~41 (
// Equation(s):
// \CPU|DP|Ain[12]~41_combout  = ( \CPU|DP|REGFILE|REG3|out [12] & ( ((!\CPU|instruction_reg|instr_reg|out [8] & ((\CPU|DP|REGFILE|REG0|out [12]))) # (\CPU|instruction_reg|instr_reg|out [8] & (\CPU|DP|REGFILE|REG1|out [12]))) # 
// (\CPU|instruction_reg|instr_reg|out [9]) ) ) # ( !\CPU|DP|REGFILE|REG3|out [12] & ( (!\CPU|instruction_reg|instr_reg|out [9] & ((!\CPU|instruction_reg|instr_reg|out [8] & ((\CPU|DP|REGFILE|REG0|out [12]))) # (\CPU|instruction_reg|instr_reg|out [8] & 
// (\CPU|DP|REGFILE|REG1|out [12])))) ) )

	.dataa(!\CPU|DP|REGFILE|REG1|out [12]),
	.datab(!\CPU|instruction_reg|instr_reg|out [8]),
	.datac(!\CPU|DP|REGFILE|REG0|out [12]),
	.datad(!\CPU|instruction_reg|instr_reg|out [9]),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|REG3|out [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Ain[12]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Ain[12]~41 .extended_lut = "off";
defparam \CPU|DP|Ain[12]~41 .lut_mask = 64'h1D001D001DFF1DFF;
defparam \CPU|DP|Ain[12]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N12
cyclonev_lcell_comb \CPU|DP|Ain[12]~40 (
// Equation(s):
// \CPU|DP|Ain[12]~40_combout  = ( \CPU|instruction_reg|instr_reg|out [8] & ( \CPU|DP|REGFILE|REG6|out [12] & ( (!\CPU|instruction_reg|instr_reg|out [9] & (\CPU|DP|REGFILE|REG5|out [12])) # (\CPU|instruction_reg|instr_reg|out [9] & ((\CPU|DP|REGFILE|REG7|out 
// [12]))) ) ) ) # ( !\CPU|instruction_reg|instr_reg|out [8] & ( \CPU|DP|REGFILE|REG6|out [12] & ( (\CPU|DP|REGFILE|REG4|out [12]) # (\CPU|instruction_reg|instr_reg|out [9]) ) ) ) # ( \CPU|instruction_reg|instr_reg|out [8] & ( !\CPU|DP|REGFILE|REG6|out [12] 
// & ( (!\CPU|instruction_reg|instr_reg|out [9] & (\CPU|DP|REGFILE|REG5|out [12])) # (\CPU|instruction_reg|instr_reg|out [9] & ((\CPU|DP|REGFILE|REG7|out [12]))) ) ) ) # ( !\CPU|instruction_reg|instr_reg|out [8] & ( !\CPU|DP|REGFILE|REG6|out [12] & ( 
// (!\CPU|instruction_reg|instr_reg|out [9] & \CPU|DP|REGFILE|REG4|out [12]) ) ) )

	.dataa(!\CPU|DP|REGFILE|REG5|out [12]),
	.datab(!\CPU|DP|REGFILE|REG7|out [12]),
	.datac(!\CPU|instruction_reg|instr_reg|out [9]),
	.datad(!\CPU|DP|REGFILE|REG4|out [12]),
	.datae(!\CPU|instruction_reg|instr_reg|out [8]),
	.dataf(!\CPU|DP|REGFILE|REG6|out [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Ain[12]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Ain[12]~40 .extended_lut = "off";
defparam \CPU|DP|Ain[12]~40 .lut_mask = 64'h00F053530FFF5353;
defparam \CPU|DP|Ain[12]~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N15
cyclonev_lcell_comb \CPU|DP|Ain[12]~42 (
// Equation(s):
// \CPU|DP|Ain[12]~42_combout  = ( \CPU|DP|Ain[1]~2_combout  & ( (!\CPU|DP|Ain[1]~3_combout  & (\CPU|DP|Ain[12]~41_combout )) # (\CPU|DP|Ain[1]~3_combout  & ((\CPU|DP|Ain[12]~40_combout ))) ) ) # ( !\CPU|DP|Ain[1]~2_combout  & ( (\CPU|DP|REGFILE|REG2|out 
// [12] & \CPU|DP|Ain[1]~3_combout ) ) )

	.dataa(!\CPU|DP|Ain[12]~41_combout ),
	.datab(!\CPU|DP|REGFILE|REG2|out [12]),
	.datac(!\CPU|DP|Ain[12]~40_combout ),
	.datad(!\CPU|DP|Ain[1]~3_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|Ain[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Ain[12]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Ain[12]~42 .extended_lut = "off";
defparam \CPU|DP|Ain[12]~42 .lut_mask = 64'h00330033550F550F;
defparam \CPU|DP|Ain[12]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N42
cyclonev_lcell_comb \CPU|DP|alu|Mux3~0 (
// Equation(s):
// \CPU|DP|alu|Mux3~0_combout  = ( \CPU|DP|Bin[12]~14_combout  & ( (!\CPU|controller|Equal6~0_combout  & \CPU|DP|Ain[12]~42_combout ) ) ) # ( !\CPU|DP|Bin[12]~14_combout  & ( \CPU|controller|Equal6~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|controller|Equal6~0_combout ),
	.datad(!\CPU|DP|Ain[12]~42_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|Bin[12]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Mux3~0 .extended_lut = "off";
defparam \CPU|DP|alu|Mux3~0 .lut_mask = 64'h0F0F0F0F00F000F0;
defparam \CPU|DP|alu|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N9
cyclonev_lcell_comb \CPU|DP|alu|Mux3~1 (
// Equation(s):
// \CPU|DP|alu|Mux3~1_combout  = ( \CPU|DP|alu|adder|Add0~49_sumout  & ( (!\CPU|decode|ALUop[1]~0_combout ) # (\CPU|DP|alu|Mux3~0_combout ) ) ) # ( !\CPU|DP|alu|adder|Add0~49_sumout  & ( (\CPU|decode|ALUop[1]~0_combout  & \CPU|DP|alu|Mux3~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|decode|ALUop[1]~0_combout ),
	.datad(!\CPU|DP|alu|Mux3~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|alu|adder|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Mux3~1 .extended_lut = "off";
defparam \CPU|DP|alu|Mux3~1 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \CPU|DP|alu|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X52_Y3_N36
cyclonev_lcell_comb \read_data[0]~5 (
// Equation(s):
// \read_data[0]~5_combout  = ( \SW[0]~input_o  & ( (((\CPU|controller|addr_sel~0_combout  & \CPU|data_addr_reg|data_addr_DFF|out [8])) # (\MEM|mem_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (\led_con|enable~0_combout ) ) ) # ( !\SW[0]~input_o  & ( 
// (!\led_con|enable~0_combout  & (\MEM|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ((!\CPU|controller|addr_sel~0_combout ) # (!\CPU|data_addr_reg|data_addr_DFF|out [8])))) ) )

	.dataa(!\led_con|enable~0_combout ),
	.datab(!\CPU|controller|addr_sel~0_combout ),
	.datac(!\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.datad(!\MEM|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datae(!\SW[0]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[0]~5 .extended_lut = "off";
defparam \read_data[0]~5 .lut_mask = 64'h00A857FF00A857FF;
defparam \read_data[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y3_N50
dffeas \CPU|instruction_reg|instr_reg|out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\read_data[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|WideOr7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[0] .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N6
cyclonev_lcell_comb \CPU|controller|readB[0]~1 (
// Equation(s):
// \CPU|controller|readB[0]~1_combout  = ( \CPU|controller|readB[2]~0_combout  & ( \CPU|instruction_reg|instr_reg|out [0] ) ) # ( !\CPU|controller|readB[2]~0_combout  & ( \CPU|instruction_reg|instr_reg|out [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|instruction_reg|instr_reg|out [5]),
	.datad(!\CPU|instruction_reg|instr_reg|out [0]),
	.datae(gnd),
	.dataf(!\CPU|controller|readB[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|readB[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|readB[0]~1 .extended_lut = "off";
defparam \CPU|controller|readB[0]~1 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \CPU|controller|readB[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N57
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux20~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux20~1_combout  = ( \CPU|controller|readB[0]~1_combout  & ( \CPU|controller|readB[1]~2_combout  & ( \CPU|DP|REGFILE|REG3|out [11] ) ) ) # ( !\CPU|controller|readB[0]~1_combout  & ( \CPU|controller|readB[1]~2_combout  & ( 
// \CPU|DP|REGFILE|REG2|out [11] ) ) ) # ( \CPU|controller|readB[0]~1_combout  & ( !\CPU|controller|readB[1]~2_combout  & ( \CPU|DP|REGFILE|REG1|out [11] ) ) ) # ( !\CPU|controller|readB[0]~1_combout  & ( !\CPU|controller|readB[1]~2_combout  & ( 
// \CPU|DP|REGFILE|REG0|out [11] ) ) )

	.dataa(!\CPU|DP|REGFILE|REG1|out [11]),
	.datab(!\CPU|DP|REGFILE|REG0|out [11]),
	.datac(!\CPU|DP|REGFILE|REG3|out [11]),
	.datad(!\CPU|DP|REGFILE|REG2|out [11]),
	.datae(!\CPU|controller|readB[0]~1_combout ),
	.dataf(!\CPU|controller|readB[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux20~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux20~1 .lut_mask = 64'h3333555500FF0F0F;
defparam \CPU|DP|REGFILE|Mux20~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N0
cyclonev_lcell_comb \CPU|DP|REGFILE|REG5|out[11]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|REG5|out[11]~feeder_combout  = ( \CPU|DP|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|REG5|out[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG5|out[11]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|REG5|out[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|REG5|out[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y6_N2
dffeas \CPU|DP|REGFILE|REG5|out[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|REG5|out[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|writenum_onehot[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG5|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG5|out[11] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG5|out[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N39
cyclonev_lcell_comb \CPU|DP|REGFILE|REG4|out[11]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|REG4|out[11]~feeder_combout  = ( \CPU|DP|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|REG4|out[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG4|out[11]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|REG4|out[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|REG4|out[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N40
dffeas \CPU|DP|REGFILE|REG4|out[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|REG4|out[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|writenum_onehot[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG4|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG4|out[11] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG4|out[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N57
cyclonev_lcell_comb \CPU|DP|REGFILE|REG6|out[11]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|REG6|out[11]~feeder_combout  = ( \CPU|DP|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|REG6|out[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG6|out[11]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|REG6|out[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|REG6|out[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N58
dffeas \CPU|DP|REGFILE|REG6|out[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|REG6|out[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|writenum_onehot[6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG6|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG6|out[11] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG6|out[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N18
cyclonev_lcell_comb \CPU|DP|REGFILE|REG7|out[11]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|REG7|out[11]~feeder_combout  = ( \CPU|DP|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|REG7|out[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG7|out[11]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|REG7|out[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|REG7|out[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y6_N20
dffeas \CPU|DP|REGFILE|REG7|out[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|REG7|out[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|writenum_onehot[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG7|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG7|out[11] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG7|out[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N33
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux20~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux20~0_combout  = ( \CPU|controller|readB[0]~1_combout  & ( \CPU|controller|readB[1]~2_combout  & ( \CPU|DP|REGFILE|REG7|out [11] ) ) ) # ( !\CPU|controller|readB[0]~1_combout  & ( \CPU|controller|readB[1]~2_combout  & ( 
// \CPU|DP|REGFILE|REG6|out [11] ) ) ) # ( \CPU|controller|readB[0]~1_combout  & ( !\CPU|controller|readB[1]~2_combout  & ( \CPU|DP|REGFILE|REG5|out [11] ) ) ) # ( !\CPU|controller|readB[0]~1_combout  & ( !\CPU|controller|readB[1]~2_combout  & ( 
// \CPU|DP|REGFILE|REG4|out [11] ) ) )

	.dataa(!\CPU|DP|REGFILE|REG5|out [11]),
	.datab(!\CPU|DP|REGFILE|REG4|out [11]),
	.datac(!\CPU|DP|REGFILE|REG6|out [11]),
	.datad(!\CPU|DP|REGFILE|REG7|out [11]),
	.datae(!\CPU|controller|readB[0]~1_combout ),
	.dataf(!\CPU|controller|readB[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux20~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux20~0 .lut_mask = 64'h333355550F0F00FF;
defparam \CPU|DP|REGFILE|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N57
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux20~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux20~2_combout  = ( \CPU|DP|REGFILE|Mux20~0_combout  & ( (\CPU|DP|REGFILE|Mux20~1_combout ) # (\CPU|controller|readB[2]~3_combout ) ) ) # ( !\CPU|DP|REGFILE|Mux20~0_combout  & ( (!\CPU|controller|readB[2]~3_combout  & 
// \CPU|DP|REGFILE|Mux20~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|controller|readB[2]~3_combout ),
	.datad(!\CPU|DP|REGFILE|Mux20~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux20~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux20~2 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \CPU|DP|REGFILE|Mux20~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N21
cyclonev_lcell_comb \CPU|DP|Bin[11]~17 (
// Equation(s):
// \CPU|DP|Bin[11]~17_combout  = ( \CPU|DP|REGFILE|Mux20~2_combout  & ( \CPU|DP|REGFILE|Mux19~2_combout  & ( (!\CPU|DP|Bin[4]~1_combout  & (((\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Bin[4]~2_combout ))) # (\CPU|DP|Bin[4]~1_combout  & 
// ((!\CPU|DP|Bin[4]~2_combout ) # ((\CPU|DP|REGFILE|Mux21~2_combout )))) ) ) ) # ( !\CPU|DP|REGFILE|Mux20~2_combout  & ( \CPU|DP|REGFILE|Mux19~2_combout  & ( (!\CPU|DP|Bin[4]~1_combout  & (!\CPU|DP|Bin[4]~2_combout  & (\CPU|instruction_reg|instr_reg|out 
// [4]))) # (\CPU|DP|Bin[4]~1_combout  & ((!\CPU|DP|Bin[4]~2_combout ) # ((\CPU|DP|REGFILE|Mux21~2_combout )))) ) ) ) # ( \CPU|DP|REGFILE|Mux20~2_combout  & ( !\CPU|DP|REGFILE|Mux19~2_combout  & ( (!\CPU|DP|Bin[4]~1_combout  & 
// (((\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Bin[4]~2_combout ))) # (\CPU|DP|Bin[4]~1_combout  & (\CPU|DP|Bin[4]~2_combout  & ((\CPU|DP|REGFILE|Mux21~2_combout )))) ) ) ) # ( !\CPU|DP|REGFILE|Mux20~2_combout  & ( !\CPU|DP|REGFILE|Mux19~2_combout 
//  & ( (!\CPU|DP|Bin[4]~1_combout  & (!\CPU|DP|Bin[4]~2_combout  & (\CPU|instruction_reg|instr_reg|out [4]))) # (\CPU|DP|Bin[4]~1_combout  & (\CPU|DP|Bin[4]~2_combout  & ((\CPU|DP|REGFILE|Mux21~2_combout )))) ) ) )

	.dataa(!\CPU|DP|Bin[4]~1_combout ),
	.datab(!\CPU|DP|Bin[4]~2_combout ),
	.datac(!\CPU|instruction_reg|instr_reg|out [4]),
	.datad(!\CPU|DP|REGFILE|Mux21~2_combout ),
	.datae(!\CPU|DP|REGFILE|Mux20~2_combout ),
	.dataf(!\CPU|DP|REGFILE|Mux19~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[11]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[11]~17 .extended_lut = "off";
defparam \CPU|DP|Bin[11]~17 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \CPU|DP|Bin[11]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N42
cyclonev_lcell_comb \CPU|DP|Mux4~0 (
// Equation(s):
// \CPU|DP|Mux4~0_combout  = ( !\CPU|DP|Mux5~1_combout  & ( ((!\CPU|DP|Mux5~0_combout  & (\CPU|instruction_reg|instr_reg|out [7]))) ) ) # ( \CPU|DP|Mux5~1_combout  & ( (!\CPU|DP|Mux5~0_combout  & ((!\CPU|decode|ALUop[1]~0_combout  & 
// (\CPU|DP|alu|adder|Add0~61_sumout )) # (\CPU|decode|ALUop[1]~0_combout  & (((\CPU|DP|alu|Mux4~0_combout )))))) # (\CPU|DP|Mux5~0_combout  & ((((\read_data[11]~16_combout ))))) ) )

	.dataa(!\CPU|decode|ALUop[1]~0_combout ),
	.datab(!\CPU|DP|Mux5~0_combout ),
	.datac(!\CPU|DP|alu|adder|Add0~61_sumout ),
	.datad(!\read_data[11]~16_combout ),
	.datae(!\CPU|DP|Mux5~1_combout ),
	.dataf(!\CPU|DP|alu|Mux4~0_combout ),
	.datag(!\CPU|instruction_reg|instr_reg|out [7]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Mux4~0 .extended_lut = "on";
defparam \CPU|DP|Mux4~0 .lut_mask = 64'h0C0C083B0C0C4C7F;
defparam \CPU|DP|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N6
cyclonev_lcell_comb \CPU|DP|REGFILE|REG2|out[11]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|REG2|out[11]~feeder_combout  = ( \CPU|DP|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|REG2|out[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG2|out[11]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|REG2|out[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|REG2|out[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N7
dffeas \CPU|DP|REGFILE|REG2|out[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|REG2|out[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|writenum_onehot[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG2|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG2|out[11] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG2|out[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N42
cyclonev_lcell_comb \CPU|DP|Ain[11]~50 (
// Equation(s):
// \CPU|DP|Ain[11]~50_combout  = ( \CPU|DP|REGFILE|REG0|out [11] & ( \CPU|instruction_reg|instr_reg|out [9] & ( \CPU|DP|REGFILE|REG3|out [11] ) ) ) # ( !\CPU|DP|REGFILE|REG0|out [11] & ( \CPU|instruction_reg|instr_reg|out [9] & ( \CPU|DP|REGFILE|REG3|out 
// [11] ) ) ) # ( \CPU|DP|REGFILE|REG0|out [11] & ( !\CPU|instruction_reg|instr_reg|out [9] & ( (!\CPU|instruction_reg|instr_reg|out [8]) # (\CPU|DP|REGFILE|REG1|out [11]) ) ) ) # ( !\CPU|DP|REGFILE|REG0|out [11] & ( !\CPU|instruction_reg|instr_reg|out [9] & 
// ( (\CPU|DP|REGFILE|REG1|out [11] & \CPU|instruction_reg|instr_reg|out [8]) ) ) )

	.dataa(!\CPU|DP|REGFILE|REG1|out [11]),
	.datab(!\CPU|instruction_reg|instr_reg|out [8]),
	.datac(!\CPU|DP|REGFILE|REG3|out [11]),
	.datad(gnd),
	.datae(!\CPU|DP|REGFILE|REG0|out [11]),
	.dataf(!\CPU|instruction_reg|instr_reg|out [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Ain[11]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Ain[11]~50 .extended_lut = "off";
defparam \CPU|DP|Ain[11]~50 .lut_mask = 64'h1111DDDD0F0F0F0F;
defparam \CPU|DP|Ain[11]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N51
cyclonev_lcell_comb \CPU|DP|Ain[11]~49 (
// Equation(s):
// \CPU|DP|Ain[11]~49_combout  = ( \CPU|DP|REGFILE|REG5|out [11] & ( \CPU|DP|REGFILE|REG4|out [11] & ( (!\CPU|instruction_reg|instr_reg|out [9]) # ((!\CPU|instruction_reg|instr_reg|out [8] & (\CPU|DP|REGFILE|REG6|out [11])) # 
// (\CPU|instruction_reg|instr_reg|out [8] & ((\CPU|DP|REGFILE|REG7|out [11])))) ) ) ) # ( !\CPU|DP|REGFILE|REG5|out [11] & ( \CPU|DP|REGFILE|REG4|out [11] & ( (!\CPU|instruction_reg|instr_reg|out [9] & (!\CPU|instruction_reg|instr_reg|out [8])) # 
// (\CPU|instruction_reg|instr_reg|out [9] & ((!\CPU|instruction_reg|instr_reg|out [8] & (\CPU|DP|REGFILE|REG6|out [11])) # (\CPU|instruction_reg|instr_reg|out [8] & ((\CPU|DP|REGFILE|REG7|out [11]))))) ) ) ) # ( \CPU|DP|REGFILE|REG5|out [11] & ( 
// !\CPU|DP|REGFILE|REG4|out [11] & ( (!\CPU|instruction_reg|instr_reg|out [9] & (\CPU|instruction_reg|instr_reg|out [8])) # (\CPU|instruction_reg|instr_reg|out [9] & ((!\CPU|instruction_reg|instr_reg|out [8] & (\CPU|DP|REGFILE|REG6|out [11])) # 
// (\CPU|instruction_reg|instr_reg|out [8] & ((\CPU|DP|REGFILE|REG7|out [11]))))) ) ) ) # ( !\CPU|DP|REGFILE|REG5|out [11] & ( !\CPU|DP|REGFILE|REG4|out [11] & ( (\CPU|instruction_reg|instr_reg|out [9] & ((!\CPU|instruction_reg|instr_reg|out [8] & 
// (\CPU|DP|REGFILE|REG6|out [11])) # (\CPU|instruction_reg|instr_reg|out [8] & ((\CPU|DP|REGFILE|REG7|out [11]))))) ) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [9]),
	.datab(!\CPU|instruction_reg|instr_reg|out [8]),
	.datac(!\CPU|DP|REGFILE|REG6|out [11]),
	.datad(!\CPU|DP|REGFILE|REG7|out [11]),
	.datae(!\CPU|DP|REGFILE|REG5|out [11]),
	.dataf(!\CPU|DP|REGFILE|REG4|out [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Ain[11]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Ain[11]~49 .extended_lut = "off";
defparam \CPU|DP|Ain[11]~49 .lut_mask = 64'h041526378C9DAEBF;
defparam \CPU|DP|Ain[11]~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N48
cyclonev_lcell_comb \CPU|DP|Ain[11]~51 (
// Equation(s):
// \CPU|DP|Ain[11]~51_combout  = ( \CPU|DP|Ain[1]~2_combout  & ( \CPU|DP|Ain[1]~3_combout  & ( \CPU|DP|Ain[11]~49_combout  ) ) ) # ( !\CPU|DP|Ain[1]~2_combout  & ( \CPU|DP|Ain[1]~3_combout  & ( \CPU|DP|REGFILE|REG2|out [11] ) ) ) # ( \CPU|DP|Ain[1]~2_combout 
//  & ( !\CPU|DP|Ain[1]~3_combout  & ( \CPU|DP|Ain[11]~50_combout  ) ) )

	.dataa(!\CPU|DP|REGFILE|REG2|out [11]),
	.datab(!\CPU|DP|Ain[11]~50_combout ),
	.datac(!\CPU|DP|Ain[11]~49_combout ),
	.datad(gnd),
	.datae(!\CPU|DP|Ain[1]~2_combout ),
	.dataf(!\CPU|DP|Ain[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Ain[11]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Ain[11]~51 .extended_lut = "off";
defparam \CPU|DP|Ain[11]~51 .lut_mask = 64'h0000333355550F0F;
defparam \CPU|DP|Ain[11]~51 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N24
cyclonev_lcell_comb \CPU|DP|alu|Mux4~0 (
// Equation(s):
// \CPU|DP|alu|Mux4~0_combout  = ( !\CPU|controller|Equal6~0_combout  & ( \CPU|DP|Bin[11]~17_combout  & ( \CPU|DP|Ain[11]~51_combout  ) ) ) # ( \CPU|controller|Equal6~0_combout  & ( !\CPU|DP|Bin[11]~17_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|DP|Ain[11]~51_combout ),
	.datad(gnd),
	.datae(!\CPU|controller|Equal6~0_combout ),
	.dataf(!\CPU|DP|Bin[11]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Mux4~0 .extended_lut = "off";
defparam \CPU|DP|alu|Mux4~0 .lut_mask = 64'h0000FFFF0F0F0000;
defparam \CPU|DP|alu|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N45
cyclonev_lcell_comb \CPU|DP|alu|Mux4~1 (
// Equation(s):
// \CPU|DP|alu|Mux4~1_combout  = ( \CPU|DP|alu|adder|Add0~61_sumout  & ( (!\CPU|decode|ALUop[1]~0_combout ) # (\CPU|DP|alu|Mux4~0_combout ) ) ) # ( !\CPU|DP|alu|adder|Add0~61_sumout  & ( (\CPU|decode|ALUop[1]~0_combout  & \CPU|DP|alu|Mux4~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|decode|ALUop[1]~0_combout ),
	.datad(!\CPU|DP|alu|Mux4~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|alu|adder|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Mux4~1 .extended_lut = "off";
defparam \CPU|DP|alu|Mux4~1 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \CPU|DP|alu|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y3_N24
cyclonev_lcell_comb \read_data[5]~11 (
// Equation(s):
// \read_data[5]~11_combout  = ( \MEM|mem_rtl_0|auto_generated|ram_block1a5  & ( ((!\led_con|enable~0_combout  & ((!\CPU|controller|addr_sel~0_combout ) # (!\CPU|data_addr_reg|data_addr_DFF|out [8])))) # (\SW[5]~input_o ) ) ) # ( 
// !\MEM|mem_rtl_0|auto_generated|ram_block1a5  & ( (\SW[5]~input_o  & (((\CPU|controller|addr_sel~0_combout  & \CPU|data_addr_reg|data_addr_DFF|out [8])) # (\led_con|enable~0_combout ))) ) )

	.dataa(!\led_con|enable~0_combout ),
	.datab(!\CPU|controller|addr_sel~0_combout ),
	.datac(!\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.datad(!\SW[5]~input_o ),
	.datae(gnd),
	.dataf(!\MEM|mem_rtl_0|auto_generated|ram_block1a5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[5]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[5]~11 .extended_lut = "off";
defparam \read_data[5]~11 .lut_mask = 64'h00570057A8FFA8FF;
defparam \read_data[5]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y3_N41
dffeas \CPU|instruction_reg|instr_reg|out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\read_data[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|WideOr7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[5] .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N39
cyclonev_lcell_comb \CPU|controller|writenum[0]~2 (
// Equation(s):
// \CPU|controller|writenum[0]~2_combout  = (!\CPU|controller|writenum[2]~0_combout  & ((\CPU|instruction_reg|instr_reg|out [8]))) # (\CPU|controller|writenum[2]~0_combout  & (\CPU|instruction_reg|instr_reg|out [5]))

	.dataa(!\CPU|controller|writenum[2]~0_combout ),
	.datab(gnd),
	.datac(!\CPU|instruction_reg|instr_reg|out [5]),
	.datad(!\CPU|instruction_reg|instr_reg|out [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|writenum[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|writenum[0]~2 .extended_lut = "off";
defparam \CPU|controller|writenum[0]~2 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \CPU|controller|writenum[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N0
cyclonev_lcell_comb \CPU|DP|REGFILE|writenum_onehot[5]~4 (
// Equation(s):
// \CPU|DP|REGFILE|writenum_onehot[5]~4_combout  = ( \CPU|DP|REGFILE|writenum_onehot[6]~2_combout  & ( !\CPU|controller|writenum[1]~1_combout  & ( \CPU|controller|writenum[0]~2_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|controller|writenum[0]~2_combout ),
	.datad(gnd),
	.datae(!\CPU|DP|REGFILE|writenum_onehot[6]~2_combout ),
	.dataf(!\CPU|controller|writenum[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|writenum_onehot[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|writenum_onehot[5]~4 .extended_lut = "off";
defparam \CPU|DP|REGFILE|writenum_onehot[5]~4 .lut_mask = 64'h00000F0F00000000;
defparam \CPU|DP|REGFILE|writenum_onehot[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y5_N2
dffeas \CPU|DP|REGFILE|REG5|out[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG5|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG5|out[9] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG5|out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y5_N19
dffeas \CPU|DP|REGFILE|REG6|out[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG6|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG6|out[9] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG6|out[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N51
cyclonev_lcell_comb \CPU|DP|REGFILE|REG7|out[9]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|REG7|out[9]~feeder_combout  = ( \CPU|DP|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|REG7|out[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG7|out[9]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|REG7|out[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|REG7|out[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N53
dffeas \CPU|DP|REGFILE|REG7|out[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|REG7|out[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|writenum_onehot[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG7|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG7|out[9] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG7|out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y5_N20
dffeas \CPU|DP|REGFILE|REG4|out[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG4|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG4|out[9] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG4|out[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N3
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux22~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux22~0_combout  = ( \CPU|controller|readB[0]~1_combout  & ( \CPU|controller|readB[1]~2_combout  & ( \CPU|DP|REGFILE|REG7|out [9] ) ) ) # ( !\CPU|controller|readB[0]~1_combout  & ( \CPU|controller|readB[1]~2_combout  & ( 
// \CPU|DP|REGFILE|REG6|out [9] ) ) ) # ( \CPU|controller|readB[0]~1_combout  & ( !\CPU|controller|readB[1]~2_combout  & ( \CPU|DP|REGFILE|REG5|out [9] ) ) ) # ( !\CPU|controller|readB[0]~1_combout  & ( !\CPU|controller|readB[1]~2_combout  & ( 
// \CPU|DP|REGFILE|REG4|out [9] ) ) )

	.dataa(!\CPU|DP|REGFILE|REG5|out [9]),
	.datab(!\CPU|DP|REGFILE|REG6|out [9]),
	.datac(!\CPU|DP|REGFILE|REG7|out [9]),
	.datad(!\CPU|DP|REGFILE|REG4|out [9]),
	.datae(!\CPU|controller|readB[0]~1_combout ),
	.dataf(!\CPU|controller|readB[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux22~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux22~0 .lut_mask = 64'h00FF555533330F0F;
defparam \CPU|DP|REGFILE|Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y5_N8
dffeas \CPU|DP|REGFILE|REG3|out[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG3|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG3|out[9] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG3|out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y5_N50
dffeas \CPU|DP|REGFILE|REG1|out[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG1|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG1|out[9] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG1|out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y5_N50
dffeas \CPU|DP|REGFILE|REG0|out[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG0|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG0|out[9] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG0|out[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N51
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux22~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux22~1_combout  = ( \CPU|controller|readB[0]~1_combout  & ( \CPU|controller|readB[1]~2_combout  & ( \CPU|DP|REGFILE|REG3|out [9] ) ) ) # ( !\CPU|controller|readB[0]~1_combout  & ( \CPU|controller|readB[1]~2_combout  & ( 
// \CPU|DP|REGFILE|REG2|out [9] ) ) ) # ( \CPU|controller|readB[0]~1_combout  & ( !\CPU|controller|readB[1]~2_combout  & ( \CPU|DP|REGFILE|REG1|out [9] ) ) ) # ( !\CPU|controller|readB[0]~1_combout  & ( !\CPU|controller|readB[1]~2_combout  & ( 
// \CPU|DP|REGFILE|REG0|out [9] ) ) )

	.dataa(!\CPU|DP|REGFILE|REG2|out [9]),
	.datab(!\CPU|DP|REGFILE|REG3|out [9]),
	.datac(!\CPU|DP|REGFILE|REG1|out [9]),
	.datad(!\CPU|DP|REGFILE|REG0|out [9]),
	.datae(!\CPU|controller|readB[0]~1_combout ),
	.dataf(!\CPU|controller|readB[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux22~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux22~1 .lut_mask = 64'h00FF0F0F55553333;
defparam \CPU|DP|REGFILE|Mux22~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N27
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux22~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux22~2_combout  = ( \CPU|DP|REGFILE|Mux22~1_combout  & ( (!\CPU|controller|readB[2]~3_combout ) # (\CPU|DP|REGFILE|Mux22~0_combout ) ) ) # ( !\CPU|DP|REGFILE|Mux22~1_combout  & ( (\CPU|controller|readB[2]~3_combout  & 
// \CPU|DP|REGFILE|Mux22~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|controller|readB[2]~3_combout ),
	.datad(!\CPU|DP|REGFILE|Mux22~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|Mux22~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux22~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux22~2 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \CPU|DP|REGFILE|Mux22~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N30
cyclonev_lcell_comb \CPU|DP|Bin[10]~15 (
// Equation(s):
// \CPU|DP|Bin[10]~15_combout  = ( \CPU|DP|REGFILE|Mux22~2_combout  & ( \CPU|DP|REGFILE|Mux20~2_combout  & ( ((!\CPU|DP|Bin[4]~2_combout  & (\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Bin[4]~2_combout  & ((\CPU|DP|REGFILE|Mux21~2_combout )))) # 
// (\CPU|DP|Bin[4]~1_combout ) ) ) ) # ( !\CPU|DP|REGFILE|Mux22~2_combout  & ( \CPU|DP|REGFILE|Mux20~2_combout  & ( (!\CPU|DP|Bin[4]~1_combout  & ((!\CPU|DP|Bin[4]~2_combout  & (\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Bin[4]~2_combout  & 
// ((\CPU|DP|REGFILE|Mux21~2_combout ))))) # (\CPU|DP|Bin[4]~1_combout  & (((!\CPU|DP|Bin[4]~2_combout )))) ) ) ) # ( \CPU|DP|REGFILE|Mux22~2_combout  & ( !\CPU|DP|REGFILE|Mux20~2_combout  & ( (!\CPU|DP|Bin[4]~1_combout  & ((!\CPU|DP|Bin[4]~2_combout  & 
// (\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Bin[4]~2_combout  & ((\CPU|DP|REGFILE|Mux21~2_combout ))))) # (\CPU|DP|Bin[4]~1_combout  & (((\CPU|DP|Bin[4]~2_combout )))) ) ) ) # ( !\CPU|DP|REGFILE|Mux22~2_combout  & ( 
// !\CPU|DP|REGFILE|Mux20~2_combout  & ( (!\CPU|DP|Bin[4]~1_combout  & ((!\CPU|DP|Bin[4]~2_combout  & (\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Bin[4]~2_combout  & ((\CPU|DP|REGFILE|Mux21~2_combout ))))) ) ) )

	.dataa(!\CPU|DP|Bin[4]~1_combout ),
	.datab(!\CPU|instruction_reg|instr_reg|out [4]),
	.datac(!\CPU|DP|REGFILE|Mux21~2_combout ),
	.datad(!\CPU|DP|Bin[4]~2_combout ),
	.datae(!\CPU|DP|REGFILE|Mux22~2_combout ),
	.dataf(!\CPU|DP|REGFILE|Mux20~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[10]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[10]~15 .extended_lut = "off";
defparam \CPU|DP|Bin[10]~15 .lut_mask = 64'h220A225F770A775F;
defparam \CPU|DP|Bin[10]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N30
cyclonev_lcell_comb \CPU|DP|Mux5~2 (
// Equation(s):
// \CPU|DP|Mux5~2_combout  = ( !\CPU|DP|Mux5~1_combout  & ( (((\CPU|instruction_reg|instr_reg|out [7] & (!\CPU|DP|Mux5~0_combout )))) ) ) # ( \CPU|DP|Mux5~1_combout  & ( (!\CPU|DP|Mux5~0_combout  & (((!\CPU|decode|ALUop[1]~0_combout  & 
// (\CPU|DP|alu|adder|Add0~53_sumout )) # (\CPU|decode|ALUop[1]~0_combout  & ((\CPU|DP|alu|Mux5~0_combout )))))) # (\CPU|DP|Mux5~0_combout  & (\read_data[10]~6_combout )) ) )

	.dataa(!\read_data[10]~6_combout ),
	.datab(!\CPU|decode|ALUop[1]~0_combout ),
	.datac(!\CPU|DP|alu|adder|Add0~53_sumout ),
	.datad(!\CPU|DP|Mux5~0_combout ),
	.datae(!\CPU|DP|Mux5~1_combout ),
	.dataf(!\CPU|DP|alu|Mux5~0_combout ),
	.datag(!\CPU|instruction_reg|instr_reg|out [7]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Mux5~2 .extended_lut = "on";
defparam \CPU|DP|Mux5~2 .lut_mask = 64'h0F000C550F003F55;
defparam \CPU|DP|Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y5_N47
dffeas \CPU|DP|REGFILE|REG5|out[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux5~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG5|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG5|out[10] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG5|out[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N24
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux21~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux21~0_combout  = ( \CPU|controller|readB[0]~1_combout  & ( \CPU|controller|readB[1]~2_combout  & ( \CPU|DP|REGFILE|REG7|out [10] ) ) ) # ( !\CPU|controller|readB[0]~1_combout  & ( \CPU|controller|readB[1]~2_combout  & ( 
// \CPU|DP|REGFILE|REG6|out [10] ) ) ) # ( \CPU|controller|readB[0]~1_combout  & ( !\CPU|controller|readB[1]~2_combout  & ( \CPU|DP|REGFILE|REG5|out [10] ) ) ) # ( !\CPU|controller|readB[0]~1_combout  & ( !\CPU|controller|readB[1]~2_combout  & ( 
// \CPU|DP|REGFILE|REG4|out [10] ) ) )

	.dataa(!\CPU|DP|REGFILE|REG5|out [10]),
	.datab(!\CPU|DP|REGFILE|REG4|out [10]),
	.datac(!\CPU|DP|REGFILE|REG7|out [10]),
	.datad(!\CPU|DP|REGFILE|REG6|out [10]),
	.datae(!\CPU|controller|readB[0]~1_combout ),
	.dataf(!\CPU|controller|readB[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux21~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux21~0 .lut_mask = 64'h3333555500FF0F0F;
defparam \CPU|DP|REGFILE|Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N30
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux21~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux21~1_combout  = ( \CPU|controller|readB[1]~2_combout  & ( \CPU|controller|readB[0]~1_combout  & ( \CPU|DP|REGFILE|REG3|out [10] ) ) ) # ( !\CPU|controller|readB[1]~2_combout  & ( \CPU|controller|readB[0]~1_combout  & ( 
// \CPU|DP|REGFILE|REG1|out [10] ) ) ) # ( \CPU|controller|readB[1]~2_combout  & ( !\CPU|controller|readB[0]~1_combout  & ( \CPU|DP|REGFILE|REG2|out [10] ) ) ) # ( !\CPU|controller|readB[1]~2_combout  & ( !\CPU|controller|readB[0]~1_combout  & ( 
// \CPU|DP|REGFILE|REG0|out [10] ) ) )

	.dataa(!\CPU|DP|REGFILE|REG0|out [10]),
	.datab(!\CPU|DP|REGFILE|REG1|out [10]),
	.datac(!\CPU|DP|REGFILE|REG3|out [10]),
	.datad(!\CPU|DP|REGFILE|REG2|out [10]),
	.datae(!\CPU|controller|readB[1]~2_combout ),
	.dataf(!\CPU|controller|readB[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux21~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux21~1 .lut_mask = 64'h555500FF33330F0F;
defparam \CPU|DP|REGFILE|Mux21~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N24
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux21~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux21~2_combout  = ( \CPU|DP|REGFILE|Mux21~1_combout  & ( (!\CPU|controller|readB[2]~3_combout ) # (\CPU|DP|REGFILE|Mux21~0_combout ) ) ) # ( !\CPU|DP|REGFILE|Mux21~1_combout  & ( (\CPU|DP|REGFILE|Mux21~0_combout  & 
// \CPU|controller|readB[2]~3_combout ) ) )

	.dataa(gnd),
	.datab(!\CPU|DP|REGFILE|Mux21~0_combout ),
	.datac(gnd),
	.datad(!\CPU|controller|readB[2]~3_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|Mux21~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux21~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux21~2 .lut_mask = 64'h00330033FF33FF33;
defparam \CPU|DP|REGFILE|Mux21~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N36
cyclonev_lcell_comb \CPU|DP|Bin[9]~16 (
// Equation(s):
// \CPU|DP|Bin[9]~16_combout  = ( \CPU|DP|REGFILE|Mux22~2_combout  & ( \CPU|DP|REGFILE|Mux23~2_combout  & ( ((!\CPU|DP|Bin[4]~1_combout  & (\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Bin[4]~1_combout  & ((\CPU|DP|REGFILE|Mux21~2_combout )))) # 
// (\CPU|DP|Bin[4]~2_combout ) ) ) ) # ( !\CPU|DP|REGFILE|Mux22~2_combout  & ( \CPU|DP|REGFILE|Mux23~2_combout  & ( (!\CPU|DP|Bin[4]~1_combout  & (\CPU|instruction_reg|instr_reg|out [4] & ((!\CPU|DP|Bin[4]~2_combout )))) # (\CPU|DP|Bin[4]~1_combout  & 
// (((\CPU|DP|Bin[4]~2_combout ) # (\CPU|DP|REGFILE|Mux21~2_combout )))) ) ) ) # ( \CPU|DP|REGFILE|Mux22~2_combout  & ( !\CPU|DP|REGFILE|Mux23~2_combout  & ( (!\CPU|DP|Bin[4]~1_combout  & (((\CPU|DP|Bin[4]~2_combout )) # (\CPU|instruction_reg|instr_reg|out 
// [4]))) # (\CPU|DP|Bin[4]~1_combout  & (((\CPU|DP|REGFILE|Mux21~2_combout  & !\CPU|DP|Bin[4]~2_combout )))) ) ) ) # ( !\CPU|DP|REGFILE|Mux22~2_combout  & ( !\CPU|DP|REGFILE|Mux23~2_combout  & ( (!\CPU|DP|Bin[4]~2_combout  & ((!\CPU|DP|Bin[4]~1_combout  & 
// (\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Bin[4]~1_combout  & ((\CPU|DP|REGFILE|Mux21~2_combout ))))) ) ) )

	.dataa(!\CPU|DP|Bin[4]~1_combout ),
	.datab(!\CPU|instruction_reg|instr_reg|out [4]),
	.datac(!\CPU|DP|REGFILE|Mux21~2_combout ),
	.datad(!\CPU|DP|Bin[4]~2_combout ),
	.datae(!\CPU|DP|REGFILE|Mux22~2_combout ),
	.dataf(!\CPU|DP|REGFILE|Mux23~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[9]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[9]~16 .extended_lut = "off";
defparam \CPU|DP|Bin[9]~16 .lut_mask = 64'h270027AA275527FF;
defparam \CPU|DP|Bin[9]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N39
cyclonev_lcell_comb \CPU|DP|alu|Mux6~0 (
// Equation(s):
// \CPU|DP|alu|Mux6~0_combout  = ( \CPU|controller|Equal6~0_combout  & ( !\CPU|DP|Bin[9]~16_combout  ) ) # ( !\CPU|controller|Equal6~0_combout  & ( (\CPU|DP|Ain[9]~48_combout  & \CPU|DP|Bin[9]~16_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|DP|Ain[9]~48_combout ),
	.datad(!\CPU|DP|Bin[9]~16_combout ),
	.datae(gnd),
	.dataf(!\CPU|controller|Equal6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Mux6~0 .extended_lut = "off";
defparam \CPU|DP|alu|Mux6~0 .lut_mask = 64'h000F000FFF00FF00;
defparam \CPU|DP|alu|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N54
cyclonev_lcell_comb \CPU|DP|Mux6~0 (
// Equation(s):
// \CPU|DP|Mux6~0_combout  = ( !\CPU|DP|Mux5~1_combout  & ( (((\CPU|instruction_reg|instr_reg|out [7] & (!\CPU|DP|Mux5~0_combout )))) ) ) # ( \CPU|DP|Mux5~1_combout  & ( (!\CPU|DP|Mux5~0_combout  & ((!\CPU|decode|ALUop[1]~0_combout  & 
// (((\CPU|DP|alu|adder|Add0~57_sumout )))) # (\CPU|decode|ALUop[1]~0_combout  & (((\CPU|DP|alu|Mux6~0_combout )))))) # (\CPU|DP|Mux5~0_combout  & (((\read_data[9]~8_combout )))) ) )

	.dataa(!\CPU|decode|ALUop[1]~0_combout ),
	.datab(!\read_data[9]~8_combout ),
	.datac(!\CPU|DP|alu|adder|Add0~57_sumout ),
	.datad(!\CPU|DP|Mux5~0_combout ),
	.datae(!\CPU|DP|Mux5~1_combout ),
	.dataf(!\CPU|DP|alu|Mux6~0_combout ),
	.datag(!\CPU|instruction_reg|instr_reg|out [7]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Mux6~0 .extended_lut = "on";
defparam \CPU|DP|Mux6~0 .lut_mask = 64'h0F000A330F005F33;
defparam \CPU|DP|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y5_N9
cyclonev_lcell_comb \CPU|DP|REGFILE|REG2|out[9]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|REG2|out[9]~feeder_combout  = ( \CPU|DP|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|REG2|out[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG2|out[9]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|REG2|out[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|REG2|out[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y5_N10
dffeas \CPU|DP|REGFILE|REG2|out[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|REG2|out[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|writenum_onehot[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG2|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG2|out[9] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG2|out[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N9
cyclonev_lcell_comb \CPU|DP|Ain[9]~47 (
// Equation(s):
// \CPU|DP|Ain[9]~47_combout  = ( \CPU|instruction_reg|instr_reg|out [9] & ( \CPU|DP|REGFILE|REG3|out [9] ) ) # ( !\CPU|instruction_reg|instr_reg|out [9] & ( \CPU|DP|REGFILE|REG3|out [9] & ( (!\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q  & 
// (\CPU|DP|REGFILE|REG0|out [9])) # (\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q  & ((\CPU|DP|REGFILE|REG1|out [9]))) ) ) ) # ( !\CPU|instruction_reg|instr_reg|out [9] & ( !\CPU|DP|REGFILE|REG3|out [9] & ( 
// (!\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q  & (\CPU|DP|REGFILE|REG0|out [9])) # (\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q  & ((\CPU|DP|REGFILE|REG1|out [9]))) ) ) )

	.dataa(!\CPU|DP|REGFILE|REG0|out [9]),
	.datab(gnd),
	.datac(!\CPU|DP|REGFILE|REG1|out [9]),
	.datad(!\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q ),
	.datae(!\CPU|instruction_reg|instr_reg|out [9]),
	.dataf(!\CPU|DP|REGFILE|REG3|out [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Ain[9]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Ain[9]~47 .extended_lut = "off";
defparam \CPU|DP|Ain[9]~47 .lut_mask = 64'h550F0000550FFFFF;
defparam \CPU|DP|Ain[9]~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y5_N19
dffeas \CPU|DP|REGFILE|REG4|out[9]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG4|out[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG4|out[9]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG4|out[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N6
cyclonev_lcell_comb \CPU|DP|Ain[9]~46 (
// Equation(s):
// \CPU|DP|Ain[9]~46_combout  = ( \CPU|DP|REGFILE|REG6|out [9] & ( \CPU|DP|REGFILE|REG7|out [9] & ( ((!\CPU|instruction_reg|instr_reg|out [8] & (\CPU|DP|REGFILE|REG4|out[9]~DUPLICATE_q )) # (\CPU|instruction_reg|instr_reg|out [8] & ((\CPU|DP|REGFILE|REG5|out 
// [9])))) # (\CPU|instruction_reg|instr_reg|out [9]) ) ) ) # ( !\CPU|DP|REGFILE|REG6|out [9] & ( \CPU|DP|REGFILE|REG7|out [9] & ( (!\CPU|instruction_reg|instr_reg|out [8] & (\CPU|DP|REGFILE|REG4|out[9]~DUPLICATE_q  & (!\CPU|instruction_reg|instr_reg|out 
// [9]))) # (\CPU|instruction_reg|instr_reg|out [8] & (((\CPU|DP|REGFILE|REG5|out [9]) # (\CPU|instruction_reg|instr_reg|out [9])))) ) ) ) # ( \CPU|DP|REGFILE|REG6|out [9] & ( !\CPU|DP|REGFILE|REG7|out [9] & ( (!\CPU|instruction_reg|instr_reg|out [8] & 
// (((\CPU|instruction_reg|instr_reg|out [9])) # (\CPU|DP|REGFILE|REG4|out[9]~DUPLICATE_q ))) # (\CPU|instruction_reg|instr_reg|out [8] & (((!\CPU|instruction_reg|instr_reg|out [9] & \CPU|DP|REGFILE|REG5|out [9])))) ) ) ) # ( !\CPU|DP|REGFILE|REG6|out [9] & 
// ( !\CPU|DP|REGFILE|REG7|out [9] & ( (!\CPU|instruction_reg|instr_reg|out [9] & ((!\CPU|instruction_reg|instr_reg|out [8] & (\CPU|DP|REGFILE|REG4|out[9]~DUPLICATE_q )) # (\CPU|instruction_reg|instr_reg|out [8] & ((\CPU|DP|REGFILE|REG5|out [9]))))) ) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [8]),
	.datab(!\CPU|DP|REGFILE|REG4|out[9]~DUPLICATE_q ),
	.datac(!\CPU|instruction_reg|instr_reg|out [9]),
	.datad(!\CPU|DP|REGFILE|REG5|out [9]),
	.datae(!\CPU|DP|REGFILE|REG6|out [9]),
	.dataf(!\CPU|DP|REGFILE|REG7|out [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Ain[9]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Ain[9]~46 .extended_lut = "off";
defparam \CPU|DP|Ain[9]~46 .lut_mask = 64'h20702A7A25752F7F;
defparam \CPU|DP|Ain[9]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y5_N0
cyclonev_lcell_comb \CPU|DP|Ain[9]~48 (
// Equation(s):
// \CPU|DP|Ain[9]~48_combout  = ( \CPU|DP|Ain[1]~2_combout  & ( \CPU|DP|Ain[1]~3_combout  & ( \CPU|DP|Ain[9]~46_combout  ) ) ) # ( !\CPU|DP|Ain[1]~2_combout  & ( \CPU|DP|Ain[1]~3_combout  & ( \CPU|DP|REGFILE|REG2|out [9] ) ) ) # ( \CPU|DP|Ain[1]~2_combout  & 
// ( !\CPU|DP|Ain[1]~3_combout  & ( \CPU|DP|Ain[9]~47_combout  ) ) )

	.dataa(!\CPU|DP|REGFILE|REG2|out [9]),
	.datab(!\CPU|DP|Ain[9]~47_combout ),
	.datac(!\CPU|DP|Ain[9]~46_combout ),
	.datad(gnd),
	.datae(!\CPU|DP|Ain[1]~2_combout ),
	.dataf(!\CPU|DP|Ain[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Ain[9]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Ain[9]~48 .extended_lut = "off";
defparam \CPU|DP|Ain[9]~48 .lut_mask = 64'h0000333355550F0F;
defparam \CPU|DP|Ain[9]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N3
cyclonev_lcell_comb \CPU|DP|alu|Mux6~1 (
// Equation(s):
// \CPU|DP|alu|Mux6~1_combout  = ( \CPU|DP|alu|Mux6~0_combout  & ( (\CPU|DP|alu|adder|Add0~57_sumout ) # (\CPU|decode|ALUop[1]~0_combout ) ) ) # ( !\CPU|DP|alu|Mux6~0_combout  & ( (!\CPU|decode|ALUop[1]~0_combout  & \CPU|DP|alu|adder|Add0~57_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|decode|ALUop[1]~0_combout ),
	.datad(!\CPU|DP|alu|adder|Add0~57_sumout ),
	.datae(gnd),
	.dataf(!\CPU|DP|alu|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Mux6~1 .extended_lut = "off";
defparam \CPU|DP|alu|Mux6~1 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \CPU|DP|alu|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N36
cyclonev_lcell_comb \read_data[9]~8 (
// Equation(s):
// \read_data[9]~8_combout  = ( \MEM|mem_rtl_0|auto_generated|ram_block1a9  & ( \read_data~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\read_data~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MEM|mem_rtl_0|auto_generated|ram_block1a9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[9]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[9]~8 .extended_lut = "off";
defparam \read_data[9]~8 .lut_mask = 64'h000000000F0F0F0F;
defparam \read_data[9]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y5_N4
dffeas \CPU|instruction_reg|instr_reg|out[9]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\read_data[9]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|WideOr7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[9]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N45
cyclonev_lcell_comb \CPU|DP|Ain[1]~0 (
// Equation(s):
// \CPU|DP|Ain[1]~0_combout  = ( !\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q  & ( \CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Ain[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Ain[1]~0 .extended_lut = "off";
defparam \CPU|DP|Ain[1]~0 .lut_mask = 64'h00FF00FF00000000;
defparam \CPU|DP|Ain[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N3
cyclonev_lcell_comb \CPU|DP|Ain[1]~2 (
// Equation(s):
// \CPU|DP|Ain[1]~2_combout  = ( \CPU|DP|Ain[1]~0_combout  & ( \CPU|DP|Ain[1]~1_combout  & ( \CPU|instruction_reg|instr_reg|out [10] ) ) ) # ( !\CPU|DP|Ain[1]~0_combout  & ( \CPU|DP|Ain[1]~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|instruction_reg|instr_reg|out [10]),
	.datae(!\CPU|DP|Ain[1]~0_combout ),
	.dataf(!\CPU|DP|Ain[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Ain[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Ain[1]~2 .extended_lut = "off";
defparam \CPU|DP|Ain[1]~2 .lut_mask = 64'h00000000FFFF00FF;
defparam \CPU|DP|Ain[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N9
cyclonev_lcell_comb \CPU|DP|Ain[3]~14 (
// Equation(s):
// \CPU|DP|Ain[3]~14_combout  = ( \CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q  & ( (!\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q  & (\CPU|DP|REGFILE|REG1|out [3])) # (\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q  & ((\CPU|DP|REGFILE|REG3|out 
// [3]))) ) ) # ( !\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q  & ( (!\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q  & ((\CPU|DP|REGFILE|REG0|out [3]))) # (\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q  & (\CPU|DP|REGFILE|REG3|out [3])) ) )

	.dataa(!\CPU|DP|REGFILE|REG1|out [3]),
	.datab(!\CPU|DP|REGFILE|REG3|out [3]),
	.datac(!\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q ),
	.datad(!\CPU|DP|REGFILE|REG0|out [3]),
	.datae(gnd),
	.dataf(!\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Ain[3]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Ain[3]~14 .extended_lut = "off";
defparam \CPU|DP|Ain[3]~14 .lut_mask = 64'h03F303F353535353;
defparam \CPU|DP|Ain[3]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N27
cyclonev_lcell_comb \CPU|DP|Ain[3]~13 (
// Equation(s):
// \CPU|DP|Ain[3]~13_combout  = ( \CPU|DP|REGFILE|REG4|out [3] & ( \CPU|DP|REGFILE|REG6|out [3] & ( (!\CPU|instruction_reg|instr_reg|out [8]) # ((!\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q  & ((\CPU|DP|REGFILE|REG5|out [3]))) # 
// (\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q  & (\CPU|DP|REGFILE|REG7|out [3]))) ) ) ) # ( !\CPU|DP|REGFILE|REG4|out [3] & ( \CPU|DP|REGFILE|REG6|out [3] & ( (!\CPU|instruction_reg|instr_reg|out [8] & 
// (((\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q )))) # (\CPU|instruction_reg|instr_reg|out [8] & ((!\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q  & ((\CPU|DP|REGFILE|REG5|out [3]))) # (\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q  & 
// (\CPU|DP|REGFILE|REG7|out [3])))) ) ) ) # ( \CPU|DP|REGFILE|REG4|out [3] & ( !\CPU|DP|REGFILE|REG6|out [3] & ( (!\CPU|instruction_reg|instr_reg|out [8] & (((!\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q )))) # (\CPU|instruction_reg|instr_reg|out [8] 
// & ((!\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q  & ((\CPU|DP|REGFILE|REG5|out [3]))) # (\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q  & (\CPU|DP|REGFILE|REG7|out [3])))) ) ) ) # ( !\CPU|DP|REGFILE|REG4|out [3] & ( !\CPU|DP|REGFILE|REG6|out [3] 
// & ( (\CPU|instruction_reg|instr_reg|out [8] & ((!\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q  & ((\CPU|DP|REGFILE|REG5|out [3]))) # (\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q  & (\CPU|DP|REGFILE|REG7|out [3])))) ) ) )

	.dataa(!\CPU|DP|REGFILE|REG7|out [3]),
	.datab(!\CPU|instruction_reg|instr_reg|out [8]),
	.datac(!\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q ),
	.datad(!\CPU|DP|REGFILE|REG5|out [3]),
	.datae(!\CPU|DP|REGFILE|REG4|out [3]),
	.dataf(!\CPU|DP|REGFILE|REG6|out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Ain[3]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Ain[3]~13 .extended_lut = "off";
defparam \CPU|DP|Ain[3]~13 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \CPU|DP|Ain[3]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N36
cyclonev_lcell_comb \CPU|DP|Ain[3]~15 (
// Equation(s):
// \CPU|DP|Ain[3]~15_combout  = ( \CPU|DP|REGFILE|REG2|out [3] & ( (!\CPU|DP|Ain[1]~2_combout  & (\CPU|DP|Ain[1]~3_combout )) # (\CPU|DP|Ain[1]~2_combout  & ((!\CPU|DP|Ain[1]~3_combout  & (\CPU|DP|Ain[3]~14_combout )) # (\CPU|DP|Ain[1]~3_combout  & 
// ((\CPU|DP|Ain[3]~13_combout ))))) ) ) # ( !\CPU|DP|REGFILE|REG2|out [3] & ( (\CPU|DP|Ain[1]~2_combout  & ((!\CPU|DP|Ain[1]~3_combout  & (\CPU|DP|Ain[3]~14_combout )) # (\CPU|DP|Ain[1]~3_combout  & ((\CPU|DP|Ain[3]~13_combout ))))) ) )

	.dataa(!\CPU|DP|Ain[1]~2_combout ),
	.datab(!\CPU|DP|Ain[1]~3_combout ),
	.datac(!\CPU|DP|Ain[3]~14_combout ),
	.datad(!\CPU|DP|Ain[3]~13_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|REG2|out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Ain[3]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Ain[3]~15 .extended_lut = "off";
defparam \CPU|DP|Ain[3]~15 .lut_mask = 64'h0415041526372637;
defparam \CPU|DP|Ain[3]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N21
cyclonev_lcell_comb \CPU|DP|alu|Mux12~0 (
// Equation(s):
// \CPU|DP|alu|Mux12~0_combout  = ( \CPU|DP|Bin[3]~5_combout  & ( (!\CPU|controller|Equal6~0_combout  & \CPU|DP|Ain[3]~15_combout ) ) ) # ( !\CPU|DP|Bin[3]~5_combout  & ( \CPU|controller|Equal6~0_combout  ) )

	.dataa(!\CPU|controller|Equal6~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|DP|Ain[3]~15_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|Bin[3]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Mux12~0 .extended_lut = "off";
defparam \CPU|DP|alu|Mux12~0 .lut_mask = 64'h5555555500AA00AA;
defparam \CPU|DP|alu|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N27
cyclonev_lcell_comb \CPU|DP|alu|Mux12~1 (
// Equation(s):
// \CPU|DP|alu|Mux12~1_combout  = ( \CPU|DP|alu|adder|Add0~13_sumout  & ( (!\CPU|decode|ALUop[1]~0_combout ) # (\CPU|DP|alu|Mux12~0_combout ) ) ) # ( !\CPU|DP|alu|adder|Add0~13_sumout  & ( (\CPU|decode|ALUop[1]~0_combout  & \CPU|DP|alu|Mux12~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|decode|ALUop[1]~0_combout ),
	.datad(!\CPU|DP|alu|Mux12~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|alu|adder|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Mux12~1 .extended_lut = "off";
defparam \CPU|DP|alu|Mux12~1 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \CPU|DP|alu|Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y3_N57
cyclonev_lcell_comb \read_data[2]~13 (
// Equation(s):
// \read_data[2]~13_combout  = ( \MEM|mem_rtl_0|auto_generated|ram_block1a2  & ( ((!\led_con|enable~0_combout  & ((!\CPU|controller|addr_sel~0_combout ) # (!\CPU|data_addr_reg|data_addr_DFF|out [8])))) # (\SW[2]~input_o ) ) ) # ( 
// !\MEM|mem_rtl_0|auto_generated|ram_block1a2  & ( (\SW[2]~input_o  & (((\CPU|controller|addr_sel~0_combout  & \CPU|data_addr_reg|data_addr_DFF|out [8])) # (\led_con|enable~0_combout ))) ) )

	.dataa(!\led_con|enable~0_combout ),
	.datab(!\CPU|controller|addr_sel~0_combout ),
	.datac(!\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.datad(!\SW[2]~input_o ),
	.datae(gnd),
	.dataf(!\MEM|mem_rtl_0|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[2]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[2]~13 .extended_lut = "off";
defparam \read_data[2]~13 .lut_mask = 64'h00570057A8FFA8FF;
defparam \read_data[2]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y3_N14
dffeas \CPU|instruction_reg|instr_reg|out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\read_data[2]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|WideOr7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[2] .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y3_N57
cyclonev_lcell_comb \CPU|DP|Bin[2]~4 (
// Equation(s):
// \CPU|DP|Bin[2]~4_combout  = ( \CPU|DP|Bin[4]~1_combout  & ( \CPU|DP|REGFILE|Mux28~2_combout  & ( (!\CPU|DP|Bin[4]~2_combout ) # (\CPU|DP|REGFILE|Mux30~2_combout ) ) ) ) # ( !\CPU|DP|Bin[4]~1_combout  & ( \CPU|DP|REGFILE|Mux28~2_combout  & ( 
// (!\CPU|DP|Bin[4]~2_combout  & (\CPU|instruction_reg|instr_reg|out [2])) # (\CPU|DP|Bin[4]~2_combout  & ((\CPU|DP|REGFILE|Mux29~2_combout ))) ) ) ) # ( \CPU|DP|Bin[4]~1_combout  & ( !\CPU|DP|REGFILE|Mux28~2_combout  & ( (\CPU|DP|Bin[4]~2_combout  & 
// \CPU|DP|REGFILE|Mux30~2_combout ) ) ) ) # ( !\CPU|DP|Bin[4]~1_combout  & ( !\CPU|DP|REGFILE|Mux28~2_combout  & ( (!\CPU|DP|Bin[4]~2_combout  & (\CPU|instruction_reg|instr_reg|out [2])) # (\CPU|DP|Bin[4]~2_combout  & ((\CPU|DP|REGFILE|Mux29~2_combout ))) ) 
// ) )

	.dataa(!\CPU|DP|Bin[4]~2_combout ),
	.datab(!\CPU|instruction_reg|instr_reg|out [2]),
	.datac(!\CPU|DP|REGFILE|Mux30~2_combout ),
	.datad(!\CPU|DP|REGFILE|Mux29~2_combout ),
	.datae(!\CPU|DP|Bin[4]~1_combout ),
	.dataf(!\CPU|DP|REGFILE|Mux28~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[2]~4 .extended_lut = "off";
defparam \CPU|DP|Bin[2]~4 .lut_mask = 64'h227705052277AFAF;
defparam \CPU|DP|Bin[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N21
cyclonev_lcell_comb \CPU|DP|alu|Mux13~0 (
// Equation(s):
// \CPU|DP|alu|Mux13~0_combout  = ( \CPU|DP|Ain[2]~12_combout  & ( !\CPU|controller|Equal6~0_combout  $ (!\CPU|DP|Bin[2]~4_combout ) ) ) # ( !\CPU|DP|Ain[2]~12_combout  & ( (\CPU|controller|Equal6~0_combout  & !\CPU|DP|Bin[2]~4_combout ) ) )

	.dataa(!\CPU|controller|Equal6~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|DP|Bin[2]~4_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|Ain[2]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Mux13~0 .extended_lut = "off";
defparam \CPU|DP|alu|Mux13~0 .lut_mask = 64'h5500550055AA55AA;
defparam \CPU|DP|alu|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N12
cyclonev_lcell_comb \CPU|DP|alu|Mux13~1 (
// Equation(s):
// \CPU|DP|alu|Mux13~1_combout  = ( \CPU|DP|alu|adder|Add0~9_sumout  & ( (!\CPU|decode|ALUop[1]~0_combout ) # (\CPU|DP|alu|Mux13~0_combout ) ) ) # ( !\CPU|DP|alu|adder|Add0~9_sumout  & ( (\CPU|decode|ALUop[1]~0_combout  & \CPU|DP|alu|Mux13~0_combout ) ) )

	.dataa(!\CPU|decode|ALUop[1]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|DP|alu|Mux13~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|alu|adder|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Mux13~1 .extended_lut = "off";
defparam \CPU|DP|alu|Mux13~1 .lut_mask = 64'h00550055AAFFAAFF;
defparam \CPU|DP|alu|Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y3_N51
cyclonev_lcell_comb \read_data[7]~14 (
// Equation(s):
// \read_data[7]~14_combout  = ( \led_con|enable~0_combout  & ( \MEM|mem_rtl_0|auto_generated|ram_block1a7  & ( \SW[7]~input_o  ) ) ) # ( !\led_con|enable~0_combout  & ( \MEM|mem_rtl_0|auto_generated|ram_block1a7  & ( ((!\CPU|data_addr_reg|data_addr_DFF|out 
// [8]) # (!\CPU|controller|addr_sel~0_combout )) # (\SW[7]~input_o ) ) ) ) # ( \led_con|enable~0_combout  & ( !\MEM|mem_rtl_0|auto_generated|ram_block1a7  & ( \SW[7]~input_o  ) ) ) # ( !\led_con|enable~0_combout  & ( 
// !\MEM|mem_rtl_0|auto_generated|ram_block1a7  & ( (\SW[7]~input_o  & (\CPU|data_addr_reg|data_addr_DFF|out [8] & \CPU|controller|addr_sel~0_combout )) ) ) )

	.dataa(!\SW[7]~input_o ),
	.datab(!\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.datac(!\CPU|controller|addr_sel~0_combout ),
	.datad(gnd),
	.datae(!\led_con|enable~0_combout ),
	.dataf(!\MEM|mem_rtl_0|auto_generated|ram_block1a7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[7]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[7]~14 .extended_lut = "off";
defparam \read_data[7]~14 .lut_mask = 64'h01015555FDFD5555;
defparam \read_data[7]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y3_N20
dffeas \CPU|instruction_reg|instr_reg|out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\read_data[7]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|WideOr7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[7] .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N18
cyclonev_lcell_comb \CPU|PC_reg|Add0~29 (
// Equation(s):
// \CPU|PC_reg|Add0~29_sumout  = SUM(( \CPU|PC_reg|PC_DFF|out [6] ) + ( GND ) + ( \CPU|PC_reg|Add0~26  ))
// \CPU|PC_reg|Add0~30  = CARRY(( \CPU|PC_reg|PC_DFF|out [6] ) + ( GND ) + ( \CPU|PC_reg|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC_reg|PC_DFF|out [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|PC_reg|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|PC_reg|Add0~29_sumout ),
	.cout(\CPU|PC_reg|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|Add0~29 .extended_lut = "off";
defparam \CPU|PC_reg|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU|PC_reg|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N21
cyclonev_lcell_comb \CPU|PC_reg|Add0~9 (
// Equation(s):
// \CPU|PC_reg|Add0~9_sumout  = SUM(( \CPU|PC_reg|PC_DFF|out [7] ) + ( GND ) + ( \CPU|PC_reg|Add0~30  ))

	.dataa(!\CPU|PC_reg|PC_DFF|out [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|PC_reg|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|PC_reg|Add0~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|Add0~9 .extended_lut = "off";
defparam \CPU|PC_reg|Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \CPU|PC_reg|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N30
cyclonev_lcell_comb \CPU|DP|alu|Mux8~0 (
// Equation(s):
// \CPU|DP|alu|Mux8~0_combout  = ( \CPU|DP|Bin[7]~9_combout  & ( (!\CPU|controller|Equal6~0_combout  & \CPU|DP|Ain[7]~27_combout ) ) ) # ( !\CPU|DP|Bin[7]~9_combout  & ( \CPU|controller|Equal6~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|controller|Equal6~0_combout ),
	.datad(!\CPU|DP|Ain[7]~27_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|Bin[7]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Mux8~0 .extended_lut = "off";
defparam \CPU|DP|alu|Mux8~0 .lut_mask = 64'h0F0F0F0F00F000F0;
defparam \CPU|DP|alu|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N54
cyclonev_lcell_comb \CPU|PC_reg|next_pc[7]~4 (
// Equation(s):
// \CPU|PC_reg|next_pc[7]~4_combout  = ( \CPU|controller|Equal13~0_combout  & ( \CPU|DP|alu|adder|Add0~29_sumout  & ( (!\CPU|decode|Selector0~1_combout  & (((\CPU|instruction_reg|instr_reg|out [7])))) # (\CPU|decode|Selector0~1_combout  & 
// ((!\CPU|decode|ALUop[1]~0_combout ) # ((\CPU|DP|alu|Mux8~0_combout )))) ) ) ) # ( !\CPU|controller|Equal13~0_combout  & ( \CPU|DP|alu|adder|Add0~29_sumout  & ( \CPU|instruction_reg|instr_reg|out [7] ) ) ) # ( \CPU|controller|Equal13~0_combout  & ( 
// !\CPU|DP|alu|adder|Add0~29_sumout  & ( (!\CPU|decode|Selector0~1_combout  & (((\CPU|instruction_reg|instr_reg|out [7])))) # (\CPU|decode|Selector0~1_combout  & (\CPU|decode|ALUop[1]~0_combout  & ((\CPU|DP|alu|Mux8~0_combout )))) ) ) ) # ( 
// !\CPU|controller|Equal13~0_combout  & ( !\CPU|DP|alu|adder|Add0~29_sumout  & ( \CPU|instruction_reg|instr_reg|out [7] ) ) )

	.dataa(!\CPU|decode|ALUop[1]~0_combout ),
	.datab(!\CPU|decode|Selector0~1_combout ),
	.datac(!\CPU|instruction_reg|instr_reg|out [7]),
	.datad(!\CPU|DP|alu|Mux8~0_combout ),
	.datae(!\CPU|controller|Equal13~0_combout ),
	.dataf(!\CPU|DP|alu|adder|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC_reg|next_pc[7]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|next_pc[7]~4 .extended_lut = "off";
defparam \CPU|PC_reg|next_pc[7]~4 .lut_mask = 64'h0F0F0C1D0F0F2E3F;
defparam \CPU|PC_reg|next_pc[7]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N48
cyclonev_lcell_comb \CPU|PC_reg|Add1~29 (
// Equation(s):
// \CPU|PC_reg|Add1~29_sumout  = SUM(( \CPU|PC_reg|PC_DFF|out [6] ) + ( (!\CPU|controller|Equal13~0_combout  & (((\CPU|instruction_reg|instr_reg|out [6])))) # (\CPU|controller|Equal13~0_combout  & ((!\CPU|decode|Selector0~1_combout  & 
// ((\CPU|instruction_reg|instr_reg|out [6]))) # (\CPU|decode|Selector0~1_combout  & (\CPU|DP|alu|Mux9~1_combout )))) ) + ( \CPU|PC_reg|Add1~26  ))
// \CPU|PC_reg|Add1~30  = CARRY(( \CPU|PC_reg|PC_DFF|out [6] ) + ( (!\CPU|controller|Equal13~0_combout  & (((\CPU|instruction_reg|instr_reg|out [6])))) # (\CPU|controller|Equal13~0_combout  & ((!\CPU|decode|Selector0~1_combout  & 
// ((\CPU|instruction_reg|instr_reg|out [6]))) # (\CPU|decode|Selector0~1_combout  & (\CPU|DP|alu|Mux9~1_combout )))) ) + ( \CPU|PC_reg|Add1~26  ))

	.dataa(!\CPU|controller|Equal13~0_combout ),
	.datab(!\CPU|decode|Selector0~1_combout ),
	.datac(!\CPU|DP|alu|Mux9~1_combout ),
	.datad(!\CPU|PC_reg|PC_DFF|out [6]),
	.datae(gnd),
	.dataf(!\CPU|instruction_reg|instr_reg|out [6]),
	.datag(gnd),
	.cin(\CPU|PC_reg|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|PC_reg|Add1~29_sumout ),
	.cout(\CPU|PC_reg|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|Add1~29 .extended_lut = "off";
defparam \CPU|PC_reg|Add1~29 .lut_mask = 64'h0000FE10000000FF;
defparam \CPU|PC_reg|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N51
cyclonev_lcell_comb \CPU|PC_reg|Add1~9 (
// Equation(s):
// \CPU|PC_reg|Add1~9_sumout  = SUM(( (!\CPU|controller|Equal13~0_combout  & (((\CPU|instruction_reg|instr_reg|out [7])))) # (\CPU|controller|Equal13~0_combout  & ((!\CPU|decode|Selector0~1_combout  & ((\CPU|instruction_reg|instr_reg|out [7]))) # 
// (\CPU|decode|Selector0~1_combout  & (\CPU|DP|alu|Mux8~1_combout )))) ) + ( \CPU|PC_reg|PC_DFF|out [7] ) + ( \CPU|PC_reg|Add1~30  ))

	.dataa(!\CPU|controller|Equal13~0_combout ),
	.datab(!\CPU|decode|Selector0~1_combout ),
	.datac(!\CPU|DP|alu|Mux8~1_combout ),
	.datad(!\CPU|instruction_reg|instr_reg|out [7]),
	.datae(gnd),
	.dataf(!\CPU|PC_reg|PC_DFF|out [7]),
	.datag(gnd),
	.cin(\CPU|PC_reg|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|PC_reg|Add1~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|Add1~9 .extended_lut = "off";
defparam \CPU|PC_reg|Add1~9 .lut_mask = 64'h0000FF00000001EF;
defparam \CPU|PC_reg|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N24
cyclonev_lcell_comb \CPU|PC_reg|next_pc[7]~5 (
// Equation(s):
// \CPU|PC_reg|next_pc[7]~5_combout  = ( \CPU|PC_reg|Add1~9_sumout  & ( (!\CPU|controller|allow_branch~0_combout  & ((!\CPU|controller|Equal13~0_combout ) # ((\CPU|PC_reg|next_pc[7]~4_combout )))) # (\CPU|controller|allow_branch~0_combout  & 
// (((\CPU|PC_reg|Add0~9_sumout )))) ) ) # ( !\CPU|PC_reg|Add1~9_sumout  & ( (!\CPU|controller|allow_branch~0_combout  & (\CPU|controller|Equal13~0_combout  & ((\CPU|PC_reg|next_pc[7]~4_combout )))) # (\CPU|controller|allow_branch~0_combout  & 
// (((\CPU|PC_reg|Add0~9_sumout )))) ) )

	.dataa(!\CPU|controller|allow_branch~0_combout ),
	.datab(!\CPU|controller|Equal13~0_combout ),
	.datac(!\CPU|PC_reg|Add0~9_sumout ),
	.datad(!\CPU|PC_reg|next_pc[7]~4_combout ),
	.datae(gnd),
	.dataf(!\CPU|PC_reg|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC_reg|next_pc[7]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|next_pc[7]~5 .extended_lut = "off";
defparam \CPU|PC_reg|next_pc[7]~5 .lut_mask = 64'h052705278DAF8DAF;
defparam \CPU|PC_reg|next_pc[7]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y2_N26
dffeas \CPU|PC_reg|PC_DFF|out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|PC_reg|next_pc[7]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|controller|Equal20~0_combout ),
	.sload(gnd),
	.ena(\CPU|PC_reg|PC_DFF|out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC_reg|PC_DFF|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC_reg|PC_DFF|out[7] .is_wysiwyg = "true";
defparam \CPU|PC_reg|PC_DFF|out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N9
cyclonev_lcell_comb \CPU|DP|Mux8~0 (
// Equation(s):
// \CPU|DP|Mux8~0_combout  = ( \read_data[7]~14_combout  & ( \CPU|DP|alu|Mux8~1_combout  & ( (!\CPU|DP|Mux5~0_combout  & ((!\CPU|controller|vsel[1]~0_combout ) # ((\CPU|instruction_reg|instr_reg|out [7])))) # (\CPU|DP|Mux5~0_combout  & 
// (((\CPU|PC_reg|PC_DFF|out [7])) # (\CPU|controller|vsel[1]~0_combout ))) ) ) ) # ( !\read_data[7]~14_combout  & ( \CPU|DP|alu|Mux8~1_combout  & ( (!\CPU|DP|Mux5~0_combout  & ((!\CPU|controller|vsel[1]~0_combout ) # ((\CPU|instruction_reg|instr_reg|out 
// [7])))) # (\CPU|DP|Mux5~0_combout  & (!\CPU|controller|vsel[1]~0_combout  & ((\CPU|PC_reg|PC_DFF|out [7])))) ) ) ) # ( \read_data[7]~14_combout  & ( !\CPU|DP|alu|Mux8~1_combout  & ( (!\CPU|DP|Mux5~0_combout  & (\CPU|controller|vsel[1]~0_combout  & 
// (\CPU|instruction_reg|instr_reg|out [7]))) # (\CPU|DP|Mux5~0_combout  & (((\CPU|PC_reg|PC_DFF|out [7])) # (\CPU|controller|vsel[1]~0_combout ))) ) ) ) # ( !\read_data[7]~14_combout  & ( !\CPU|DP|alu|Mux8~1_combout  & ( (!\CPU|DP|Mux5~0_combout  & 
// (\CPU|controller|vsel[1]~0_combout  & (\CPU|instruction_reg|instr_reg|out [7]))) # (\CPU|DP|Mux5~0_combout  & (!\CPU|controller|vsel[1]~0_combout  & ((\CPU|PC_reg|PC_DFF|out [7])))) ) ) )

	.dataa(!\CPU|DP|Mux5~0_combout ),
	.datab(!\CPU|controller|vsel[1]~0_combout ),
	.datac(!\CPU|instruction_reg|instr_reg|out [7]),
	.datad(!\CPU|PC_reg|PC_DFF|out [7]),
	.datae(!\read_data[7]~14_combout ),
	.dataf(!\CPU|DP|alu|Mux8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Mux8~0 .extended_lut = "off";
defparam \CPU|DP|Mux8~0 .lut_mask = 64'h024613578ACE9BDF;
defparam \CPU|DP|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N29
dffeas \CPU|DP|REGFILE|REG6|out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG6|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG6|out[7] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG6|out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N57
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux24~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux24~0_combout  = ( \CPU|controller|readB[1]~2_combout  & ( \CPU|controller|readB[0]~1_combout  & ( \CPU|DP|REGFILE|REG7|out [7] ) ) ) # ( !\CPU|controller|readB[1]~2_combout  & ( \CPU|controller|readB[0]~1_combout  & ( 
// \CPU|DP|REGFILE|REG5|out [7] ) ) ) # ( \CPU|controller|readB[1]~2_combout  & ( !\CPU|controller|readB[0]~1_combout  & ( \CPU|DP|REGFILE|REG6|out [7] ) ) ) # ( !\CPU|controller|readB[1]~2_combout  & ( !\CPU|controller|readB[0]~1_combout  & ( 
// \CPU|DP|REGFILE|REG4|out [7] ) ) )

	.dataa(!\CPU|DP|REGFILE|REG6|out [7]),
	.datab(!\CPU|DP|REGFILE|REG7|out [7]),
	.datac(!\CPU|DP|REGFILE|REG4|out [7]),
	.datad(!\CPU|DP|REGFILE|REG5|out [7]),
	.datae(!\CPU|controller|readB[1]~2_combout ),
	.dataf(!\CPU|controller|readB[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux24~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux24~0 .lut_mask = 64'h0F0F555500FF3333;
defparam \CPU|DP|REGFILE|Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N33
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux24~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux24~1_combout  = ( \CPU|controller|readB[0]~1_combout  & ( \CPU|controller|readB[1]~2_combout  & ( \CPU|DP|REGFILE|REG3|out [7] ) ) ) # ( !\CPU|controller|readB[0]~1_combout  & ( \CPU|controller|readB[1]~2_combout  & ( 
// \CPU|DP|REGFILE|REG2|out [7] ) ) ) # ( \CPU|controller|readB[0]~1_combout  & ( !\CPU|controller|readB[1]~2_combout  & ( \CPU|DP|REGFILE|REG1|out [7] ) ) ) # ( !\CPU|controller|readB[0]~1_combout  & ( !\CPU|controller|readB[1]~2_combout  & ( 
// \CPU|DP|REGFILE|REG0|out [7] ) ) )

	.dataa(!\CPU|DP|REGFILE|REG1|out [7]),
	.datab(!\CPU|DP|REGFILE|REG3|out [7]),
	.datac(!\CPU|DP|REGFILE|REG0|out [7]),
	.datad(!\CPU|DP|REGFILE|REG2|out [7]),
	.datae(!\CPU|controller|readB[0]~1_combout ),
	.dataf(!\CPU|controller|readB[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux24~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux24~1 .lut_mask = 64'h0F0F555500FF3333;
defparam \CPU|DP|REGFILE|Mux24~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N24
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux24~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux24~2_combout  = ( \CPU|DP|REGFILE|Mux24~1_combout  & ( (!\CPU|controller|readB[2]~3_combout ) # (\CPU|DP|REGFILE|Mux24~0_combout ) ) ) # ( !\CPU|DP|REGFILE|Mux24~1_combout  & ( (\CPU|DP|REGFILE|Mux24~0_combout  & 
// \CPU|controller|readB[2]~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|DP|REGFILE|Mux24~0_combout ),
	.datad(!\CPU|controller|readB[2]~3_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|Mux24~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux24~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux24~2 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \CPU|DP|REGFILE|Mux24~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N18
cyclonev_lcell_comb \CPU|DP|Bin[7]~9 (
// Equation(s):
// \CPU|DP|Bin[7]~9_combout  = ( \CPU|DP|REGFILE|Mux23~2_combout  & ( \CPU|DP|REGFILE|Mux25~2_combout  & ( ((!\CPU|DP|Bin[4]~2_combout  & (\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Bin[4]~2_combout  & ((\CPU|DP|REGFILE|Mux24~2_combout )))) # 
// (\CPU|DP|Bin[4]~1_combout ) ) ) ) # ( !\CPU|DP|REGFILE|Mux23~2_combout  & ( \CPU|DP|REGFILE|Mux25~2_combout  & ( (!\CPU|DP|Bin[4]~1_combout  & ((!\CPU|DP|Bin[4]~2_combout  & (\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Bin[4]~2_combout  & 
// ((\CPU|DP|REGFILE|Mux24~2_combout ))))) # (\CPU|DP|Bin[4]~1_combout  & (((\CPU|DP|Bin[4]~2_combout )))) ) ) ) # ( \CPU|DP|REGFILE|Mux23~2_combout  & ( !\CPU|DP|REGFILE|Mux25~2_combout  & ( (!\CPU|DP|Bin[4]~1_combout  & ((!\CPU|DP|Bin[4]~2_combout  & 
// (\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Bin[4]~2_combout  & ((\CPU|DP|REGFILE|Mux24~2_combout ))))) # (\CPU|DP|Bin[4]~1_combout  & (((!\CPU|DP|Bin[4]~2_combout )))) ) ) ) # ( !\CPU|DP|REGFILE|Mux23~2_combout  & ( 
// !\CPU|DP|REGFILE|Mux25~2_combout  & ( (!\CPU|DP|Bin[4]~1_combout  & ((!\CPU|DP|Bin[4]~2_combout  & (\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Bin[4]~2_combout  & ((\CPU|DP|REGFILE|Mux24~2_combout ))))) ) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [4]),
	.datab(!\CPU|DP|Bin[4]~1_combout ),
	.datac(!\CPU|DP|REGFILE|Mux24~2_combout ),
	.datad(!\CPU|DP|Bin[4]~2_combout ),
	.datae(!\CPU|DP|REGFILE|Mux23~2_combout ),
	.dataf(!\CPU|DP|REGFILE|Mux25~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[7]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[7]~9 .extended_lut = "off";
defparam \CPU|DP|Bin[7]~9 .lut_mask = 64'h440C770C443F773F;
defparam \CPU|DP|Bin[7]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N15
cyclonev_lcell_comb \CPU|DP|alu|Mux8~1 (
// Equation(s):
// \CPU|DP|alu|Mux8~1_combout  = ( \CPU|DP|alu|Mux8~0_combout  & ( (\CPU|DP|alu|adder|Add0~29_sumout ) # (\CPU|decode|ALUop[1]~0_combout ) ) ) # ( !\CPU|DP|alu|Mux8~0_combout  & ( (!\CPU|decode|ALUop[1]~0_combout  & \CPU|DP|alu|adder|Add0~29_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|decode|ALUop[1]~0_combout ),
	.datad(!\CPU|DP|alu|adder|Add0~29_sumout ),
	.datae(gnd),
	.dataf(!\CPU|DP|alu|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Mux8~1 .extended_lut = "off";
defparam \CPU|DP|alu|Mux8~1 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \CPU|DP|alu|Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N17
dffeas \CPU|data_addr_reg|data_addr_DFF|out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|alu|Mux8~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|data_addr_reg|data_addr_DFF|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|data_addr_reg|data_addr_DFF|out[7] .is_wysiwyg = "true";
defparam \CPU|data_addr_reg|data_addr_DFF|out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N24
cyclonev_lcell_comb \CPU|mem_addr[7]~2 (
// Equation(s):
// \CPU|mem_addr[7]~2_combout  = ( \CPU|controller|addr_sel~0_combout  & ( \CPU|data_addr_reg|data_addr_DFF|out [7] ) ) # ( !\CPU|controller|addr_sel~0_combout  & ( \CPU|PC_reg|PC_DFF|out [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|data_addr_reg|data_addr_DFF|out [7]),
	.datad(!\CPU|PC_reg|PC_DFF|out [7]),
	.datae(gnd),
	.dataf(!\CPU|controller|addr_sel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mem_addr[7]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mem_addr[7]~2 .extended_lut = "off";
defparam \CPU|mem_addr[7]~2 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \CPU|mem_addr[7]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y3_N42
cyclonev_lcell_comb \read_data[6]~12 (
// Equation(s):
// \read_data[6]~12_combout  = ( \MEM|mem_rtl_0|auto_generated|ram_block1a6  & ( ((!\led_con|enable~0_combout  & ((!\CPU|controller|addr_sel~0_combout ) # (!\CPU|data_addr_reg|data_addr_DFF|out [8])))) # (\SW[6]~input_o ) ) ) # ( 
// !\MEM|mem_rtl_0|auto_generated|ram_block1a6  & ( (\SW[6]~input_o  & (((\CPU|controller|addr_sel~0_combout  & \CPU|data_addr_reg|data_addr_DFF|out [8])) # (\led_con|enable~0_combout ))) ) )

	.dataa(!\SW[6]~input_o ),
	.datab(!\CPU|controller|addr_sel~0_combout ),
	.datac(!\led_con|enable~0_combout ),
	.datad(!\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.datae(gnd),
	.dataf(!\MEM|mem_rtl_0|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[6]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[6]~12 .extended_lut = "off";
defparam \read_data[6]~12 .lut_mask = 64'h05150515F5D5F5D5;
defparam \read_data[6]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y3_N33
cyclonev_lcell_comb \CPU|instruction_reg|instr_reg|out[6]~feeder (
// Equation(s):
// \CPU|instruction_reg|instr_reg|out[6]~feeder_combout  = ( \read_data[6]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\read_data[6]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|instruction_reg|instr_reg|out[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[6]~feeder .extended_lut = "off";
defparam \CPU|instruction_reg|instr_reg|out[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|instruction_reg|instr_reg|out[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y3_N35
dffeas \CPU|instruction_reg|instr_reg|out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|instruction_reg|instr_reg|out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|WideOr7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[6] .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N51
cyclonev_lcell_comb \CPU|PC_reg|next_pc[6]~14 (
// Equation(s):
// \CPU|PC_reg|next_pc[6]~14_combout  = ( \CPU|DP|alu|Mux9~0_combout  & ( \CPU|DP|alu|adder|Add0~25_sumout  & ( ((\CPU|decode|Selector0~1_combout  & \CPU|controller|Equal13~0_combout )) # (\CPU|instruction_reg|instr_reg|out [6]) ) ) ) # ( 
// !\CPU|DP|alu|Mux9~0_combout  & ( \CPU|DP|alu|adder|Add0~25_sumout  & ( (!\CPU|decode|Selector0~1_combout  & (((\CPU|instruction_reg|instr_reg|out [6])))) # (\CPU|decode|Selector0~1_combout  & ((!\CPU|controller|Equal13~0_combout  & 
// ((\CPU|instruction_reg|instr_reg|out [6]))) # (\CPU|controller|Equal13~0_combout  & (!\CPU|decode|ALUop[1]~0_combout )))) ) ) ) # ( \CPU|DP|alu|Mux9~0_combout  & ( !\CPU|DP|alu|adder|Add0~25_sumout  & ( (!\CPU|decode|Selector0~1_combout  & 
// (((\CPU|instruction_reg|instr_reg|out [6])))) # (\CPU|decode|Selector0~1_combout  & ((!\CPU|controller|Equal13~0_combout  & ((\CPU|instruction_reg|instr_reg|out [6]))) # (\CPU|controller|Equal13~0_combout  & (\CPU|decode|ALUop[1]~0_combout )))) ) ) ) # ( 
// !\CPU|DP|alu|Mux9~0_combout  & ( !\CPU|DP|alu|adder|Add0~25_sumout  & ( (\CPU|instruction_reg|instr_reg|out [6] & ((!\CPU|decode|Selector0~1_combout ) # (!\CPU|controller|Equal13~0_combout ))) ) ) )

	.dataa(!\CPU|decode|ALUop[1]~0_combout ),
	.datab(!\CPU|instruction_reg|instr_reg|out [6]),
	.datac(!\CPU|decode|Selector0~1_combout ),
	.datad(!\CPU|controller|Equal13~0_combout ),
	.datae(!\CPU|DP|alu|Mux9~0_combout ),
	.dataf(!\CPU|DP|alu|adder|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC_reg|next_pc[6]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|next_pc[6]~14 .extended_lut = "off";
defparam \CPU|PC_reg|next_pc[6]~14 .lut_mask = 64'h33303335333A333F;
defparam \CPU|PC_reg|next_pc[6]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N54
cyclonev_lcell_comb \CPU|PC_reg|next_pc[6]~15 (
// Equation(s):
// \CPU|PC_reg|next_pc[6]~15_combout  = ( \CPU|PC_reg|Add1~29_sumout  & ( (!\CPU|controller|allow_branch~0_combout  & ((!\CPU|controller|Equal13~0_combout ) # ((\CPU|PC_reg|next_pc[6]~14_combout )))) # (\CPU|controller|allow_branch~0_combout  & 
// (((\CPU|PC_reg|Add0~29_sumout )))) ) ) # ( !\CPU|PC_reg|Add1~29_sumout  & ( (!\CPU|controller|allow_branch~0_combout  & (\CPU|controller|Equal13~0_combout  & (\CPU|PC_reg|next_pc[6]~14_combout ))) # (\CPU|controller|allow_branch~0_combout  & 
// (((\CPU|PC_reg|Add0~29_sumout )))) ) )

	.dataa(!\CPU|controller|allow_branch~0_combout ),
	.datab(!\CPU|controller|Equal13~0_combout ),
	.datac(!\CPU|PC_reg|next_pc[6]~14_combout ),
	.datad(!\CPU|PC_reg|Add0~29_sumout ),
	.datae(gnd),
	.dataf(!\CPU|PC_reg|Add1~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC_reg|next_pc[6]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|next_pc[6]~15 .extended_lut = "off";
defparam \CPU|PC_reg|next_pc[6]~15 .lut_mask = 64'h025702578ADF8ADF;
defparam \CPU|PC_reg|next_pc[6]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y2_N56
dffeas \CPU|PC_reg|PC_DFF|out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|PC_reg|next_pc[6]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|controller|Equal20~0_combout ),
	.sload(gnd),
	.ena(\CPU|PC_reg|PC_DFF|out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC_reg|PC_DFF|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC_reg|PC_DFF|out[6] .is_wysiwyg = "true";
defparam \CPU|PC_reg|PC_DFF|out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N6
cyclonev_lcell_comb \CPU|DP|Mux9~0 (
// Equation(s):
// \CPU|DP|Mux9~0_combout  = ( \read_data[6]~12_combout  & ( \CPU|DP|alu|Mux9~1_combout  & ( (!\CPU|controller|vsel[1]~0_combout  & (((!\CPU|DP|Mux5~0_combout )) # (\CPU|PC_reg|PC_DFF|out [6]))) # (\CPU|controller|vsel[1]~0_combout  & 
// (((\CPU|DP|Mux5~0_combout ) # (\CPU|instruction_reg|instr_reg|out [6])))) ) ) ) # ( !\read_data[6]~12_combout  & ( \CPU|DP|alu|Mux9~1_combout  & ( (!\CPU|controller|vsel[1]~0_combout  & (((!\CPU|DP|Mux5~0_combout )) # (\CPU|PC_reg|PC_DFF|out [6]))) # 
// (\CPU|controller|vsel[1]~0_combout  & (((\CPU|instruction_reg|instr_reg|out [6] & !\CPU|DP|Mux5~0_combout )))) ) ) ) # ( \read_data[6]~12_combout  & ( !\CPU|DP|alu|Mux9~1_combout  & ( (!\CPU|controller|vsel[1]~0_combout  & (\CPU|PC_reg|PC_DFF|out [6] & 
// ((\CPU|DP|Mux5~0_combout )))) # (\CPU|controller|vsel[1]~0_combout  & (((\CPU|DP|Mux5~0_combout ) # (\CPU|instruction_reg|instr_reg|out [6])))) ) ) ) # ( !\read_data[6]~12_combout  & ( !\CPU|DP|alu|Mux9~1_combout  & ( (!\CPU|controller|vsel[1]~0_combout  
// & (\CPU|PC_reg|PC_DFF|out [6] & ((\CPU|DP|Mux5~0_combout )))) # (\CPU|controller|vsel[1]~0_combout  & (((\CPU|instruction_reg|instr_reg|out [6] & !\CPU|DP|Mux5~0_combout )))) ) ) )

	.dataa(!\CPU|controller|vsel[1]~0_combout ),
	.datab(!\CPU|PC_reg|PC_DFF|out [6]),
	.datac(!\CPU|instruction_reg|instr_reg|out [6]),
	.datad(!\CPU|DP|Mux5~0_combout ),
	.datae(!\read_data[6]~12_combout ),
	.dataf(!\CPU|DP|alu|Mux9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Mux9~0 .extended_lut = "off";
defparam \CPU|DP|Mux9~0 .lut_mask = 64'h05220577AF22AF77;
defparam \CPU|DP|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y4_N44
dffeas \CPU|DP|REGFILE|REG2|out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG2|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG2|out[6] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG2|out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N39
cyclonev_lcell_comb \CPU|DP|Ain[6]~22 (
// Equation(s):
// \CPU|DP|Ain[6]~22_combout  = ( \CPU|DP|REGFILE|REG4|out [6] & ( \CPU|DP|REGFILE|REG5|out [6] & ( (!\CPU|instruction_reg|instr_reg|out [9]) # ((!\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q  & ((\CPU|DP|REGFILE|REG6|out [6]))) # 
// (\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q  & (\CPU|DP|REGFILE|REG7|out [6]))) ) ) ) # ( !\CPU|DP|REGFILE|REG4|out [6] & ( \CPU|DP|REGFILE|REG5|out [6] & ( (!\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q  & 
// (((\CPU|instruction_reg|instr_reg|out [9] & \CPU|DP|REGFILE|REG6|out [6])))) # (\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q  & (((!\CPU|instruction_reg|instr_reg|out [9])) # (\CPU|DP|REGFILE|REG7|out [6]))) ) ) ) # ( \CPU|DP|REGFILE|REG4|out [6] & ( 
// !\CPU|DP|REGFILE|REG5|out [6] & ( (!\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q  & (((!\CPU|instruction_reg|instr_reg|out [9]) # (\CPU|DP|REGFILE|REG6|out [6])))) # (\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q  & (\CPU|DP|REGFILE|REG7|out [6] 
// & (\CPU|instruction_reg|instr_reg|out [9]))) ) ) ) # ( !\CPU|DP|REGFILE|REG4|out [6] & ( !\CPU|DP|REGFILE|REG5|out [6] & ( (\CPU|instruction_reg|instr_reg|out [9] & ((!\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q  & ((\CPU|DP|REGFILE|REG6|out [6]))) 
// # (\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q  & (\CPU|DP|REGFILE|REG7|out [6])))) ) ) )

	.dataa(!\CPU|DP|REGFILE|REG7|out [6]),
	.datab(!\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q ),
	.datac(!\CPU|instruction_reg|instr_reg|out [9]),
	.datad(!\CPU|DP|REGFILE|REG6|out [6]),
	.datae(!\CPU|DP|REGFILE|REG4|out [6]),
	.dataf(!\CPU|DP|REGFILE|REG5|out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Ain[6]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Ain[6]~22 .extended_lut = "off";
defparam \CPU|DP|Ain[6]~22 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \CPU|DP|Ain[6]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N21
cyclonev_lcell_comb \CPU|DP|Ain[6]~23 (
// Equation(s):
// \CPU|DP|Ain[6]~23_combout  = ( \CPU|DP|REGFILE|REG3|out [6] & ( ((!\CPU|instruction_reg|instr_reg|out [8] & ((\CPU|DP|REGFILE|REG0|out [6]))) # (\CPU|instruction_reg|instr_reg|out [8] & (\CPU|DP|REGFILE|REG1|out [6]))) # 
// (\CPU|instruction_reg|instr_reg|out [9]) ) ) # ( !\CPU|DP|REGFILE|REG3|out [6] & ( (!\CPU|instruction_reg|instr_reg|out [9] & ((!\CPU|instruction_reg|instr_reg|out [8] & ((\CPU|DP|REGFILE|REG0|out [6]))) # (\CPU|instruction_reg|instr_reg|out [8] & 
// (\CPU|DP|REGFILE|REG1|out [6])))) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [9]),
	.datab(!\CPU|DP|REGFILE|REG1|out [6]),
	.datac(!\CPU|instruction_reg|instr_reg|out [8]),
	.datad(!\CPU|DP|REGFILE|REG0|out [6]),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|REG3|out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Ain[6]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Ain[6]~23 .extended_lut = "off";
defparam \CPU|DP|Ain[6]~23 .lut_mask = 64'h02A202A257F757F7;
defparam \CPU|DP|Ain[6]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N45
cyclonev_lcell_comb \CPU|DP|Ain[6]~24 (
// Equation(s):
// \CPU|DP|Ain[6]~24_combout  = ( \CPU|DP|Ain[1]~3_combout  & ( \CPU|DP|Ain[6]~23_combout  & ( (!\CPU|DP|Ain[1]~2_combout  & (\CPU|DP|REGFILE|REG2|out [6])) # (\CPU|DP|Ain[1]~2_combout  & ((\CPU|DP|Ain[6]~22_combout ))) ) ) ) # ( !\CPU|DP|Ain[1]~3_combout  & 
// ( \CPU|DP|Ain[6]~23_combout  & ( \CPU|DP|Ain[1]~2_combout  ) ) ) # ( \CPU|DP|Ain[1]~3_combout  & ( !\CPU|DP|Ain[6]~23_combout  & ( (!\CPU|DP|Ain[1]~2_combout  & (\CPU|DP|REGFILE|REG2|out [6])) # (\CPU|DP|Ain[1]~2_combout  & ((\CPU|DP|Ain[6]~22_combout ))) 
// ) ) )

	.dataa(gnd),
	.datab(!\CPU|DP|REGFILE|REG2|out [6]),
	.datac(!\CPU|DP|Ain[6]~22_combout ),
	.datad(!\CPU|DP|Ain[1]~2_combout ),
	.datae(!\CPU|DP|Ain[1]~3_combout ),
	.dataf(!\CPU|DP|Ain[6]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Ain[6]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Ain[6]~24 .extended_lut = "off";
defparam \CPU|DP|Ain[6]~24 .lut_mask = 64'h0000330F00FF330F;
defparam \CPU|DP|Ain[6]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N27
cyclonev_lcell_comb \CPU|DP|alu|Mux9~0 (
// Equation(s):
// \CPU|DP|alu|Mux9~0_combout  = ( \CPU|DP|Ain[6]~24_combout  & ( \CPU|DP|Bin[6]~8_combout  & ( !\CPU|controller|Equal6~0_combout  ) ) ) # ( \CPU|DP|Ain[6]~24_combout  & ( !\CPU|DP|Bin[6]~8_combout  & ( \CPU|controller|Equal6~0_combout  ) ) ) # ( 
// !\CPU|DP|Ain[6]~24_combout  & ( !\CPU|DP|Bin[6]~8_combout  & ( \CPU|controller|Equal6~0_combout  ) ) )

	.dataa(!\CPU|controller|Equal6~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CPU|DP|Ain[6]~24_combout ),
	.dataf(!\CPU|DP|Bin[6]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Mux9~0 .extended_lut = "off";
defparam \CPU|DP|alu|Mux9~0 .lut_mask = 64'h555555550000AAAA;
defparam \CPU|DP|alu|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N30
cyclonev_lcell_comb \CPU|DP|alu|Mux9~1 (
// Equation(s):
// \CPU|DP|alu|Mux9~1_combout  = ( \CPU|DP|alu|Mux9~0_combout  & ( \CPU|DP|alu|adder|Add0~25_sumout  ) ) # ( !\CPU|DP|alu|Mux9~0_combout  & ( \CPU|DP|alu|adder|Add0~25_sumout  & ( !\CPU|decode|ALUop[1]~0_combout  ) ) ) # ( \CPU|DP|alu|Mux9~0_combout  & ( 
// !\CPU|DP|alu|adder|Add0~25_sumout  & ( \CPU|decode|ALUop[1]~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|decode|ALUop[1]~0_combout ),
	.datad(gnd),
	.datae(!\CPU|DP|alu|Mux9~0_combout ),
	.dataf(!\CPU|DP|alu|adder|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Mux9~1 .extended_lut = "off";
defparam \CPU|DP|alu|Mux9~1 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \CPU|DP|alu|Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y6_N32
dffeas \CPU|data_addr_reg|data_addr_DFF|out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|alu|Mux9~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|data_addr_reg|data_addr_DFF|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|data_addr_reg|data_addr_DFF|out[6] .is_wysiwyg = "true";
defparam \CPU|data_addr_reg|data_addr_DFF|out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N39
cyclonev_lcell_comb \CPU|mem_addr[6]~7 (
// Equation(s):
// \CPU|mem_addr[6]~7_combout  = ( \CPU|PC_reg|PC_DFF|out [6] & ( \CPU|controller|addr_sel~0_combout  & ( \CPU|data_addr_reg|data_addr_DFF|out [6] ) ) ) # ( !\CPU|PC_reg|PC_DFF|out [6] & ( \CPU|controller|addr_sel~0_combout  & ( 
// \CPU|data_addr_reg|data_addr_DFF|out [6] ) ) ) # ( \CPU|PC_reg|PC_DFF|out [6] & ( !\CPU|controller|addr_sel~0_combout  ) )

	.dataa(!\CPU|data_addr_reg|data_addr_DFF|out [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CPU|PC_reg|PC_DFF|out [6]),
	.dataf(!\CPU|controller|addr_sel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mem_addr[6]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mem_addr[6]~7 .extended_lut = "off";
defparam \CPU|mem_addr[6]~7 .lut_mask = 64'h0000FFFF55555555;
defparam \CPU|mem_addr[6]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y3_N0
cyclonev_lcell_comb \read_data[4]~9 (
// Equation(s):
// \read_data[4]~9_combout  = ( \MEM|mem_rtl_0|auto_generated|ram_block1a4  & ( ((!\led_con|enable~0_combout  & ((!\CPU|controller|addr_sel~0_combout ) # (!\CPU|data_addr_reg|data_addr_DFF|out [8])))) # (\SW[4]~input_o ) ) ) # ( 
// !\MEM|mem_rtl_0|auto_generated|ram_block1a4  & ( (\SW[4]~input_o  & (((\CPU|controller|addr_sel~0_combout  & \CPU|data_addr_reg|data_addr_DFF|out [8])) # (\led_con|enable~0_combout ))) ) )

	.dataa(!\led_con|enable~0_combout ),
	.datab(!\CPU|controller|addr_sel~0_combout ),
	.datac(!\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.datad(!\SW[4]~input_o ),
	.datae(gnd),
	.dataf(!\MEM|mem_rtl_0|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[4]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[4]~9 .extended_lut = "off";
defparam \read_data[4]~9 .lut_mask = 64'h00570057A8FFA8FF;
defparam \read_data[4]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y3_N5
dffeas \CPU|instruction_reg|instr_reg|out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\read_data[4]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|WideOr7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[4] .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N36
cyclonev_lcell_comb \CPU|DP|Bin[5]~7 (
// Equation(s):
// \CPU|DP|Bin[5]~7_combout  = ( \CPU|DP|REGFILE|Mux27~2_combout  & ( \CPU|DP|REGFILE|Mux25~2_combout  & ( ((!\CPU|DP|Bin[4]~2_combout  & (\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Bin[4]~2_combout  & ((\CPU|DP|REGFILE|Mux26~2_combout )))) # 
// (\CPU|DP|Bin[4]~1_combout ) ) ) ) # ( !\CPU|DP|REGFILE|Mux27~2_combout  & ( \CPU|DP|REGFILE|Mux25~2_combout  & ( (!\CPU|DP|Bin[4]~1_combout  & ((!\CPU|DP|Bin[4]~2_combout  & (\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Bin[4]~2_combout  & 
// ((\CPU|DP|REGFILE|Mux26~2_combout ))))) # (\CPU|DP|Bin[4]~1_combout  & (((!\CPU|DP|Bin[4]~2_combout )))) ) ) ) # ( \CPU|DP|REGFILE|Mux27~2_combout  & ( !\CPU|DP|REGFILE|Mux25~2_combout  & ( (!\CPU|DP|Bin[4]~1_combout  & ((!\CPU|DP|Bin[4]~2_combout  & 
// (\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Bin[4]~2_combout  & ((\CPU|DP|REGFILE|Mux26~2_combout ))))) # (\CPU|DP|Bin[4]~1_combout  & (((\CPU|DP|Bin[4]~2_combout )))) ) ) ) # ( !\CPU|DP|REGFILE|Mux27~2_combout  & ( 
// !\CPU|DP|REGFILE|Mux25~2_combout  & ( (!\CPU|DP|Bin[4]~1_combout  & ((!\CPU|DP|Bin[4]~2_combout  & (\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Bin[4]~2_combout  & ((\CPU|DP|REGFILE|Mux26~2_combout ))))) ) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [4]),
	.datab(!\CPU|DP|Bin[4]~1_combout ),
	.datac(!\CPU|DP|REGFILE|Mux26~2_combout ),
	.datad(!\CPU|DP|Bin[4]~2_combout ),
	.datae(!\CPU|DP|REGFILE|Mux27~2_combout ),
	.dataf(!\CPU|DP|REGFILE|Mux25~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[5]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[5]~7 .extended_lut = "off";
defparam \CPU|DP|Bin[5]~7 .lut_mask = 64'h440C443F770C773F;
defparam \CPU|DP|Bin[5]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N18
cyclonev_lcell_comb \CPU|DP|alu|Mux10~0 (
// Equation(s):
// \CPU|DP|alu|Mux10~0_combout  = ( \CPU|DP|Ain[5]~21_combout  & ( !\CPU|controller|Equal6~0_combout  $ (!\CPU|DP|Bin[5]~7_combout ) ) ) # ( !\CPU|DP|Ain[5]~21_combout  & ( (\CPU|controller|Equal6~0_combout  & !\CPU|DP|Bin[5]~7_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|controller|Equal6~0_combout ),
	.datad(!\CPU|DP|Bin[5]~7_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|Ain[5]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Mux10~0 .extended_lut = "off";
defparam \CPU|DP|alu|Mux10~0 .lut_mask = 64'h0F000F000FF00FF0;
defparam \CPU|DP|alu|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N48
cyclonev_lcell_comb \CPU|DP|alu|Mux10~1 (
// Equation(s):
// \CPU|DP|alu|Mux10~1_combout  = ( \CPU|DP|alu|adder|Add0~21_sumout  & ( (!\CPU|decode|ALUop[1]~0_combout ) # (\CPU|DP|alu|Mux10~0_combout ) ) ) # ( !\CPU|DP|alu|adder|Add0~21_sumout  & ( (\CPU|DP|alu|Mux10~0_combout  & \CPU|decode|ALUop[1]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|DP|alu|Mux10~0_combout ),
	.datad(!\CPU|decode|ALUop[1]~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|alu|adder|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Mux10~1 .extended_lut = "off";
defparam \CPU|DP|alu|Mux10~1 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \CPU|DP|alu|Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y3_N50
dffeas \CPU|data_addr_reg|data_addr_DFF|out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|alu|Mux10~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|data_addr_reg|data_addr_DFF|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|data_addr_reg|data_addr_DFF|out[5] .is_wysiwyg = "true";
defparam \CPU|data_addr_reg|data_addr_DFF|out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N42
cyclonev_lcell_comb \CPU|mem_addr[5]~6 (
// Equation(s):
// \CPU|mem_addr[5]~6_combout  = ( \CPU|controller|addr_sel~0_combout  & ( \CPU|data_addr_reg|data_addr_DFF|out [5] ) ) # ( !\CPU|controller|addr_sel~0_combout  & ( \CPU|PC_reg|PC_DFF|out [5] ) )

	.dataa(!\CPU|data_addr_reg|data_addr_DFF|out [5]),
	.datab(!\CPU|PC_reg|PC_DFF|out [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|controller|addr_sel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mem_addr[5]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mem_addr[5]~6 .extended_lut = "off";
defparam \CPU|mem_addr[5]~6 .lut_mask = 64'h3333333355555555;
defparam \CPU|mem_addr[5]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y3_N54
cyclonev_lcell_comb \read_data[3]~15 (
// Equation(s):
// \read_data[3]~15_combout  = ( \MEM|mem_rtl_0|auto_generated|ram_block1a3  & ( ((!\led_con|enable~0_combout  & ((!\CPU|controller|addr_sel~0_combout ) # (!\CPU|data_addr_reg|data_addr_DFF|out [8])))) # (\SW[3]~input_o ) ) ) # ( 
// !\MEM|mem_rtl_0|auto_generated|ram_block1a3  & ( (\SW[3]~input_o  & (((\CPU|controller|addr_sel~0_combout  & \CPU|data_addr_reg|data_addr_DFF|out [8])) # (\led_con|enable~0_combout ))) ) )

	.dataa(!\led_con|enable~0_combout ),
	.datab(!\CPU|controller|addr_sel~0_combout ),
	.datac(!\SW[3]~input_o ),
	.datad(!\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.datae(gnd),
	.dataf(!\MEM|mem_rtl_0|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[3]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[3]~15 .extended_lut = "off";
defparam \read_data[3]~15 .lut_mask = 64'h05070507AF8FAF8F;
defparam \read_data[3]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y3_N29
dffeas \CPU|instruction_reg|instr_reg|out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\read_data[3]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|WideOr7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[3] .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N24
cyclonev_lcell_comb \CPU|decode|shift[0]~1 (
// Equation(s):
// \CPU|decode|shift[0]~1_combout  = ( \CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q  & ( (\CPU|instruction_reg|instr_reg|out [3] & (!\CPU|instruction_reg|instr_reg|out[13]~DUPLICATE_q  $ (!\CPU|instruction_reg|instr_reg|out [14]))) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [3]),
	.datab(!\CPU|instruction_reg|instr_reg|out[13]~DUPLICATE_q ),
	.datac(!\CPU|instruction_reg|instr_reg|out [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|decode|shift[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|decode|shift[0]~1 .extended_lut = "off";
defparam \CPU|decode|shift[0]~1 .lut_mask = 64'h0000000014141414;
defparam \CPU|decode|shift[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y3_N45
cyclonev_lcell_comb \CPU|DP|Bin[0]~0 (
// Equation(s):
// \CPU|DP|Bin[0]~0_combout  = ( \CPU|controller|bsel~0_combout  & ( \CPU|DP|REGFILE|Mux31~2_combout  & ( \CPU|instruction_reg|instr_reg|out [0] ) ) ) # ( !\CPU|controller|bsel~0_combout  & ( \CPU|DP|REGFILE|Mux31~2_combout  & ( 
// (!\CPU|decode|shift[1]~0_combout  & (!\CPU|decode|shift[0]~1_combout )) # (\CPU|decode|shift[1]~0_combout  & ((\CPU|DP|REGFILE|Mux30~2_combout ))) ) ) ) # ( \CPU|controller|bsel~0_combout  & ( !\CPU|DP|REGFILE|Mux31~2_combout  & ( 
// \CPU|instruction_reg|instr_reg|out [0] ) ) ) # ( !\CPU|controller|bsel~0_combout  & ( !\CPU|DP|REGFILE|Mux31~2_combout  & ( (\CPU|DP|REGFILE|Mux30~2_combout  & \CPU|decode|shift[1]~0_combout ) ) ) )

	.dataa(!\CPU|decode|shift[0]~1_combout ),
	.datab(!\CPU|instruction_reg|instr_reg|out [0]),
	.datac(!\CPU|DP|REGFILE|Mux30~2_combout ),
	.datad(!\CPU|decode|shift[1]~0_combout ),
	.datae(!\CPU|controller|bsel~0_combout ),
	.dataf(!\CPU|DP|REGFILE|Mux31~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[0]~0 .extended_lut = "off";
defparam \CPU|DP|Bin[0]~0 .lut_mask = 64'h000F3333AA0F3333;
defparam \CPU|DP|Bin[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N54
cyclonev_lcell_comb \CPU|DP|alu|Mux15~0 (
// Equation(s):
// \CPU|DP|alu|Mux15~0_combout  = ( \CPU|DP|Ain[0]~6_combout  & ( (\CPU|decode|ALUop[1]~0_combout  & (!\CPU|DP|Bin[0]~0_combout  $ (!\CPU|controller|Equal6~0_combout ))) ) ) # ( !\CPU|DP|Ain[0]~6_combout  & ( (\CPU|decode|ALUop[1]~0_combout  & 
// (!\CPU|DP|Bin[0]~0_combout  & \CPU|controller|Equal6~0_combout )) ) )

	.dataa(!\CPU|decode|ALUop[1]~0_combout ),
	.datab(gnd),
	.datac(!\CPU|DP|Bin[0]~0_combout ),
	.datad(!\CPU|controller|Equal6~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|Ain[0]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Mux15~0 .extended_lut = "off";
defparam \CPU|DP|alu|Mux15~0 .lut_mask = 64'h0050005005500550;
defparam \CPU|DP|alu|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y5_N15
cyclonev_lcell_comb \CPU|PC_reg|next_pc[0]~6 (
// Equation(s):
// \CPU|PC_reg|next_pc[0]~6_combout  = ( \CPU|decode|ALUop[1]~0_combout  & ( \CPU|DP|alu|adder|Add0~1_sumout  & ( (!\CPU|decode|Selector0~1_combout  & (((!\CPU|instruction_reg|instr_reg|out [0])))) # (\CPU|decode|Selector0~1_combout  & 
// ((!\CPU|controller|Equal13~0_combout  & ((!\CPU|instruction_reg|instr_reg|out [0]))) # (\CPU|controller|Equal13~0_combout  & (!\CPU|DP|alu|Mux15~0_combout )))) ) ) ) # ( !\CPU|decode|ALUop[1]~0_combout  & ( \CPU|DP|alu|adder|Add0~1_sumout  & ( 
// (!\CPU|instruction_reg|instr_reg|out [0] & ((!\CPU|decode|Selector0~1_combout ) # (!\CPU|controller|Equal13~0_combout ))) ) ) ) # ( \CPU|decode|ALUop[1]~0_combout  & ( !\CPU|DP|alu|adder|Add0~1_sumout  & ( (!\CPU|decode|Selector0~1_combout  & 
// (((!\CPU|instruction_reg|instr_reg|out [0])))) # (\CPU|decode|Selector0~1_combout  & ((!\CPU|controller|Equal13~0_combout  & ((!\CPU|instruction_reg|instr_reg|out [0]))) # (\CPU|controller|Equal13~0_combout  & (!\CPU|DP|alu|Mux15~0_combout )))) ) ) ) # ( 
// !\CPU|decode|ALUop[1]~0_combout  & ( !\CPU|DP|alu|adder|Add0~1_sumout  & ( (!\CPU|decode|Selector0~1_combout  & (((!\CPU|instruction_reg|instr_reg|out [0])))) # (\CPU|decode|Selector0~1_combout  & ((!\CPU|controller|Equal13~0_combout  & 
// ((!\CPU|instruction_reg|instr_reg|out [0]))) # (\CPU|controller|Equal13~0_combout  & (!\CPU|DP|alu|Mux15~0_combout )))) ) ) )

	.dataa(!\CPU|decode|Selector0~1_combout ),
	.datab(!\CPU|DP|alu|Mux15~0_combout ),
	.datac(!\CPU|controller|Equal13~0_combout ),
	.datad(!\CPU|instruction_reg|instr_reg|out [0]),
	.datae(!\CPU|decode|ALUop[1]~0_combout ),
	.dataf(!\CPU|DP|alu|adder|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC_reg|next_pc[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|next_pc[0]~6 .extended_lut = "off";
defparam \CPU|PC_reg|next_pc[0]~6 .lut_mask = 64'hFE04FE04FA00FE04;
defparam \CPU|PC_reg|next_pc[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N51
cyclonev_lcell_comb \CPU|PC_reg|next_pc[0]~7 (
// Equation(s):
// \CPU|PC_reg|next_pc[0]~7_combout  = ( \CPU|PC_reg|Add1~13_sumout  & ( (!\CPU|controller|allow_branch~0_combout  & ((!\CPU|controller|Equal13~0_combout ) # ((!\CPU|PC_reg|next_pc[0]~6_combout )))) # (\CPU|controller|allow_branch~0_combout  & 
// (((\CPU|PC_reg|Add0~13_sumout )))) ) ) # ( !\CPU|PC_reg|Add1~13_sumout  & ( (!\CPU|controller|allow_branch~0_combout  & (\CPU|controller|Equal13~0_combout  & ((!\CPU|PC_reg|next_pc[0]~6_combout )))) # (\CPU|controller|allow_branch~0_combout  & 
// (((\CPU|PC_reg|Add0~13_sumout )))) ) )

	.dataa(!\CPU|controller|Equal13~0_combout ),
	.datab(!\CPU|controller|allow_branch~0_combout ),
	.datac(!\CPU|PC_reg|Add0~13_sumout ),
	.datad(!\CPU|PC_reg|next_pc[0]~6_combout ),
	.datae(gnd),
	.dataf(!\CPU|PC_reg|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC_reg|next_pc[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|next_pc[0]~7 .extended_lut = "off";
defparam \CPU|PC_reg|next_pc[0]~7 .lut_mask = 64'h47034703CF8BCF8B;
defparam \CPU|PC_reg|next_pc[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y2_N52
dffeas \CPU|PC_reg|PC_DFF|out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|PC_reg|next_pc[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|controller|Equal20~0_combout ),
	.sload(gnd),
	.ena(\CPU|PC_reg|PC_DFF|out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC_reg|PC_DFF|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC_reg|PC_DFF|out[0] .is_wysiwyg = "true";
defparam \CPU|PC_reg|PC_DFF|out[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N3
cyclonev_lcell_comb \CPU|PC_reg|Add0~1 (
// Equation(s):
// \CPU|PC_reg|Add0~1_sumout  = SUM(( \CPU|PC_reg|PC_DFF|out [1] ) + ( GND ) + ( \CPU|PC_reg|Add0~14  ))
// \CPU|PC_reg|Add0~2  = CARRY(( \CPU|PC_reg|PC_DFF|out [1] ) + ( GND ) + ( \CPU|PC_reg|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC_reg|PC_DFF|out [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|PC_reg|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|PC_reg|Add0~1_sumout ),
	.cout(\CPU|PC_reg|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|Add0~1 .extended_lut = "off";
defparam \CPU|PC_reg|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU|PC_reg|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N0
cyclonev_lcell_comb \CPU|PC_reg|next_pc[1]~0 (
// Equation(s):
// \CPU|PC_reg|next_pc[1]~0_combout  = ( \CPU|decode|Selector0~1_combout  & ( \CPU|DP|alu|adder|Add0~5_sumout  & ( (!\CPU|controller|Equal13~0_combout  & (((\CPU|instruction_reg|instr_reg|out [1])))) # (\CPU|controller|Equal13~0_combout  & 
// (((!\CPU|decode|ALUop[1]~0_combout )) # (\CPU|DP|alu|Mux14~0_combout ))) ) ) ) # ( !\CPU|decode|Selector0~1_combout  & ( \CPU|DP|alu|adder|Add0~5_sumout  & ( \CPU|instruction_reg|instr_reg|out [1] ) ) ) # ( \CPU|decode|Selector0~1_combout  & ( 
// !\CPU|DP|alu|adder|Add0~5_sumout  & ( (!\CPU|controller|Equal13~0_combout  & (((\CPU|instruction_reg|instr_reg|out [1])))) # (\CPU|controller|Equal13~0_combout  & (\CPU|DP|alu|Mux14~0_combout  & ((\CPU|decode|ALUop[1]~0_combout )))) ) ) ) # ( 
// !\CPU|decode|Selector0~1_combout  & ( !\CPU|DP|alu|adder|Add0~5_sumout  & ( \CPU|instruction_reg|instr_reg|out [1] ) ) )

	.dataa(!\CPU|DP|alu|Mux14~0_combout ),
	.datab(!\CPU|instruction_reg|instr_reg|out [1]),
	.datac(!\CPU|decode|ALUop[1]~0_combout ),
	.datad(!\CPU|controller|Equal13~0_combout ),
	.datae(!\CPU|decode|Selector0~1_combout ),
	.dataf(!\CPU|DP|alu|adder|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC_reg|next_pc[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|next_pc[1]~0 .extended_lut = "off";
defparam \CPU|PC_reg|next_pc[1]~0 .lut_mask = 64'h33333305333333F5;
defparam \CPU|PC_reg|next_pc[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N33
cyclonev_lcell_comb \CPU|PC_reg|next_pc[1]~1 (
// Equation(s):
// \CPU|PC_reg|next_pc[1]~1_combout  = ( \CPU|PC_reg|Add1~1_sumout  & ( (!\CPU|controller|allow_branch~0_combout  & ((!\CPU|controller|Equal13~0_combout ) # ((\CPU|PC_reg|next_pc[1]~0_combout )))) # (\CPU|controller|allow_branch~0_combout  & 
// (((\CPU|PC_reg|Add0~1_sumout )))) ) ) # ( !\CPU|PC_reg|Add1~1_sumout  & ( (!\CPU|controller|allow_branch~0_combout  & (\CPU|controller|Equal13~0_combout  & ((\CPU|PC_reg|next_pc[1]~0_combout )))) # (\CPU|controller|allow_branch~0_combout  & 
// (((\CPU|PC_reg|Add0~1_sumout )))) ) )

	.dataa(!\CPU|controller|Equal13~0_combout ),
	.datab(!\CPU|controller|allow_branch~0_combout ),
	.datac(!\CPU|PC_reg|Add0~1_sumout ),
	.datad(!\CPU|PC_reg|next_pc[1]~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|PC_reg|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC_reg|next_pc[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|next_pc[1]~1 .extended_lut = "off";
defparam \CPU|PC_reg|next_pc[1]~1 .lut_mask = 64'h034703478BCF8BCF;
defparam \CPU|PC_reg|next_pc[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y2_N34
dffeas \CPU|PC_reg|PC_DFF|out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|PC_reg|next_pc[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|controller|Equal20~0_combout ),
	.sload(gnd),
	.ena(\CPU|PC_reg|PC_DFF|out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC_reg|PC_DFF|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC_reg|PC_DFF|out[1] .is_wysiwyg = "true";
defparam \CPU|PC_reg|PC_DFF|out[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N6
cyclonev_lcell_comb \CPU|PC_reg|Add0~17 (
// Equation(s):
// \CPU|PC_reg|Add0~17_sumout  = SUM(( \CPU|PC_reg|PC_DFF|out [2] ) + ( GND ) + ( \CPU|PC_reg|Add0~2  ))
// \CPU|PC_reg|Add0~18  = CARRY(( \CPU|PC_reg|PC_DFF|out [2] ) + ( GND ) + ( \CPU|PC_reg|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC_reg|PC_DFF|out [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|PC_reg|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|PC_reg|Add0~17_sumout ),
	.cout(\CPU|PC_reg|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|Add0~17 .extended_lut = "off";
defparam \CPU|PC_reg|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU|PC_reg|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N9
cyclonev_lcell_comb \CPU|PC_reg|Add0~21 (
// Equation(s):
// \CPU|PC_reg|Add0~21_sumout  = SUM(( \CPU|PC_reg|PC_DFF|out [3] ) + ( GND ) + ( \CPU|PC_reg|Add0~18  ))
// \CPU|PC_reg|Add0~22  = CARRY(( \CPU|PC_reg|PC_DFF|out [3] ) + ( GND ) + ( \CPU|PC_reg|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC_reg|PC_DFF|out [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|PC_reg|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|PC_reg|Add0~21_sumout ),
	.cout(\CPU|PC_reg|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|Add0~21 .extended_lut = "off";
defparam \CPU|PC_reg|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU|PC_reg|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N36
cyclonev_lcell_comb \CPU|PC_reg|next_pc[4]~2 (
// Equation(s):
// \CPU|PC_reg|next_pc[4]~2_combout  = ( \CPU|decode|Selector0~1_combout  & ( \CPU|DP|alu|Mux11~0_combout  & ( (!\CPU|controller|Equal13~0_combout  & (((\CPU|instruction_reg|instr_reg|out [4])))) # (\CPU|controller|Equal13~0_combout  & 
// (((\CPU|DP|alu|adder|Add0~17_sumout )) # (\CPU|decode|ALUop[1]~0_combout ))) ) ) ) # ( !\CPU|decode|Selector0~1_combout  & ( \CPU|DP|alu|Mux11~0_combout  & ( \CPU|instruction_reg|instr_reg|out [4] ) ) ) # ( \CPU|decode|Selector0~1_combout  & ( 
// !\CPU|DP|alu|Mux11~0_combout  & ( (!\CPU|controller|Equal13~0_combout  & (((\CPU|instruction_reg|instr_reg|out [4])))) # (\CPU|controller|Equal13~0_combout  & (!\CPU|decode|ALUop[1]~0_combout  & ((\CPU|DP|alu|adder|Add0~17_sumout )))) ) ) ) # ( 
// !\CPU|decode|Selector0~1_combout  & ( !\CPU|DP|alu|Mux11~0_combout  & ( \CPU|instruction_reg|instr_reg|out [4] ) ) )

	.dataa(!\CPU|decode|ALUop[1]~0_combout ),
	.datab(!\CPU|instruction_reg|instr_reg|out [4]),
	.datac(!\CPU|controller|Equal13~0_combout ),
	.datad(!\CPU|DP|alu|adder|Add0~17_sumout ),
	.datae(!\CPU|decode|Selector0~1_combout ),
	.dataf(!\CPU|DP|alu|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC_reg|next_pc[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|next_pc[4]~2 .extended_lut = "off";
defparam \CPU|PC_reg|next_pc[4]~2 .lut_mask = 64'h3333303A3333353F;
defparam \CPU|PC_reg|next_pc[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N48
cyclonev_lcell_comb \CPU|PC_reg|next_pc[4]~3 (
// Equation(s):
// \CPU|PC_reg|next_pc[4]~3_combout  = ( \CPU|PC_reg|Add1~5_sumout  & ( (!\CPU|controller|allow_branch~0_combout  & ((!\CPU|controller|Equal13~0_combout ) # ((\CPU|PC_reg|next_pc[4]~2_combout )))) # (\CPU|controller|allow_branch~0_combout  & 
// (((\CPU|PC_reg|Add0~5_sumout )))) ) ) # ( !\CPU|PC_reg|Add1~5_sumout  & ( (!\CPU|controller|allow_branch~0_combout  & (\CPU|controller|Equal13~0_combout  & ((\CPU|PC_reg|next_pc[4]~2_combout )))) # (\CPU|controller|allow_branch~0_combout  & 
// (((\CPU|PC_reg|Add0~5_sumout )))) ) )

	.dataa(!\CPU|controller|Equal13~0_combout ),
	.datab(!\CPU|controller|allow_branch~0_combout ),
	.datac(!\CPU|PC_reg|Add0~5_sumout ),
	.datad(!\CPU|PC_reg|next_pc[4]~2_combout ),
	.datae(gnd),
	.dataf(!\CPU|PC_reg|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC_reg|next_pc[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|next_pc[4]~3 .extended_lut = "off";
defparam \CPU|PC_reg|next_pc[4]~3 .lut_mask = 64'h034703478BCF8BCF;
defparam \CPU|PC_reg|next_pc[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y2_N49
dffeas \CPU|PC_reg|PC_DFF|out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|PC_reg|next_pc[4]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|controller|Equal20~0_combout ),
	.sload(gnd),
	.ena(\CPU|PC_reg|PC_DFF|out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC_reg|PC_DFF|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC_reg|PC_DFF|out[4] .is_wysiwyg = "true";
defparam \CPU|PC_reg|PC_DFF|out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N15
cyclonev_lcell_comb \CPU|DP|Mux11~0 (
// Equation(s):
// \CPU|DP|Mux11~0_combout  = ( \read_data[4]~9_combout  & ( \CPU|DP|alu|Mux11~1_combout  & ( (!\CPU|controller|vsel[1]~0_combout  & ((!\CPU|DP|Mux5~0_combout ) # ((\CPU|PC_reg|PC_DFF|out [4])))) # (\CPU|controller|vsel[1]~0_combout  & 
// (((\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Mux5~0_combout ))) ) ) ) # ( !\read_data[4]~9_combout  & ( \CPU|DP|alu|Mux11~1_combout  & ( (!\CPU|controller|vsel[1]~0_combout  & ((!\CPU|DP|Mux5~0_combout ) # ((\CPU|PC_reg|PC_DFF|out [4])))) # 
// (\CPU|controller|vsel[1]~0_combout  & (!\CPU|DP|Mux5~0_combout  & ((\CPU|instruction_reg|instr_reg|out [4])))) ) ) ) # ( \read_data[4]~9_combout  & ( !\CPU|DP|alu|Mux11~1_combout  & ( (!\CPU|controller|vsel[1]~0_combout  & (\CPU|DP|Mux5~0_combout  & 
// (\CPU|PC_reg|PC_DFF|out [4]))) # (\CPU|controller|vsel[1]~0_combout  & (((\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Mux5~0_combout ))) ) ) ) # ( !\read_data[4]~9_combout  & ( !\CPU|DP|alu|Mux11~1_combout  & ( (!\CPU|controller|vsel[1]~0_combout  
// & (\CPU|DP|Mux5~0_combout  & (\CPU|PC_reg|PC_DFF|out [4]))) # (\CPU|controller|vsel[1]~0_combout  & (!\CPU|DP|Mux5~0_combout  & ((\CPU|instruction_reg|instr_reg|out [4])))) ) ) )

	.dataa(!\CPU|controller|vsel[1]~0_combout ),
	.datab(!\CPU|DP|Mux5~0_combout ),
	.datac(!\CPU|PC_reg|PC_DFF|out [4]),
	.datad(!\CPU|instruction_reg|instr_reg|out [4]),
	.datae(!\read_data[4]~9_combout ),
	.dataf(!\CPU|DP|alu|Mux11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Mux11~0 .extended_lut = "off";
defparam \CPU|DP|Mux11~0 .lut_mask = 64'h024613578ACE9BDF;
defparam \CPU|DP|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y2_N11
dffeas \CPU|DP|REGFILE|REG2|out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG2|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG2|out[4] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG2|out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N30
cyclonev_lcell_comb \CPU|DP|Ain[4]~17 (
// Equation(s):
// \CPU|DP|Ain[4]~17_combout  = ( \CPU|instruction_reg|instr_reg|out [9] & ( \CPU|DP|REGFILE|REG3|out [4] ) ) # ( !\CPU|instruction_reg|instr_reg|out [9] & ( (!\CPU|instruction_reg|instr_reg|out [8] & ((\CPU|DP|REGFILE|REG0|out [4]))) # 
// (\CPU|instruction_reg|instr_reg|out [8] & (\CPU|DP|REGFILE|REG1|out [4])) ) )

	.dataa(!\CPU|DP|REGFILE|REG3|out [4]),
	.datab(!\CPU|DP|REGFILE|REG1|out [4]),
	.datac(!\CPU|DP|REGFILE|REG0|out [4]),
	.datad(!\CPU|instruction_reg|instr_reg|out [8]),
	.datae(gnd),
	.dataf(!\CPU|instruction_reg|instr_reg|out [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Ain[4]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Ain[4]~17 .extended_lut = "off";
defparam \CPU|DP|Ain[4]~17 .lut_mask = 64'h0F330F3355555555;
defparam \CPU|DP|Ain[4]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N42
cyclonev_lcell_comb \CPU|DP|Ain[4]~16 (
// Equation(s):
// \CPU|DP|Ain[4]~16_combout  = ( \CPU|instruction_reg|instr_reg|out [8] & ( \CPU|instruction_reg|instr_reg|out [9] & ( \CPU|DP|REGFILE|REG7|out [4] ) ) ) # ( !\CPU|instruction_reg|instr_reg|out [8] & ( \CPU|instruction_reg|instr_reg|out [9] & ( 
// \CPU|DP|REGFILE|REG6|out [4] ) ) ) # ( \CPU|instruction_reg|instr_reg|out [8] & ( !\CPU|instruction_reg|instr_reg|out [9] & ( \CPU|DP|REGFILE|REG5|out [4] ) ) ) # ( !\CPU|instruction_reg|instr_reg|out [8] & ( !\CPU|instruction_reg|instr_reg|out [9] & ( 
// \CPU|DP|REGFILE|REG4|out [4] ) ) )

	.dataa(!\CPU|DP|REGFILE|REG7|out [4]),
	.datab(!\CPU|DP|REGFILE|REG4|out [4]),
	.datac(!\CPU|DP|REGFILE|REG5|out [4]),
	.datad(!\CPU|DP|REGFILE|REG6|out [4]),
	.datae(!\CPU|instruction_reg|instr_reg|out [8]),
	.dataf(!\CPU|instruction_reg|instr_reg|out [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Ain[4]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Ain[4]~16 .extended_lut = "off";
defparam \CPU|DP|Ain[4]~16 .lut_mask = 64'h33330F0F00FF5555;
defparam \CPU|DP|Ain[4]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y2_N9
cyclonev_lcell_comb \CPU|DP|Ain[4]~18 (
// Equation(s):
// \CPU|DP|Ain[4]~18_combout  = ( \CPU|DP|Ain[1]~3_combout  & ( \CPU|DP|Ain[4]~16_combout  & ( (\CPU|DP|Ain[1]~2_combout ) # (\CPU|DP|REGFILE|REG2|out [4]) ) ) ) # ( !\CPU|DP|Ain[1]~3_combout  & ( \CPU|DP|Ain[4]~16_combout  & ( (\CPU|DP|Ain[1]~2_combout  & 
// \CPU|DP|Ain[4]~17_combout ) ) ) ) # ( \CPU|DP|Ain[1]~3_combout  & ( !\CPU|DP|Ain[4]~16_combout  & ( (\CPU|DP|REGFILE|REG2|out [4] & !\CPU|DP|Ain[1]~2_combout ) ) ) ) # ( !\CPU|DP|Ain[1]~3_combout  & ( !\CPU|DP|Ain[4]~16_combout  & ( 
// (\CPU|DP|Ain[1]~2_combout  & \CPU|DP|Ain[4]~17_combout ) ) ) )

	.dataa(gnd),
	.datab(!\CPU|DP|REGFILE|REG2|out [4]),
	.datac(!\CPU|DP|Ain[1]~2_combout ),
	.datad(!\CPU|DP|Ain[4]~17_combout ),
	.datae(!\CPU|DP|Ain[1]~3_combout ),
	.dataf(!\CPU|DP|Ain[4]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Ain[4]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Ain[4]~18 .extended_lut = "off";
defparam \CPU|DP|Ain[4]~18 .lut_mask = 64'h000F3030000F3F3F;
defparam \CPU|DP|Ain[4]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N9
cyclonev_lcell_comb \CPU|DP|alu|Mux11~0 (
// Equation(s):
// \CPU|DP|alu|Mux11~0_combout  = ( \CPU|DP|Bin[4]~6_combout  & ( (!\CPU|controller|Equal6~0_combout  & \CPU|DP|Ain[4]~18_combout ) ) ) # ( !\CPU|DP|Bin[4]~6_combout  & ( \CPU|controller|Equal6~0_combout  ) )

	.dataa(!\CPU|controller|Equal6~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|DP|Ain[4]~18_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|Bin[4]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Mux11~0 .extended_lut = "off";
defparam \CPU|DP|alu|Mux11~0 .lut_mask = 64'h5555555500AA00AA;
defparam \CPU|DP|alu|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N6
cyclonev_lcell_comb \CPU|DP|alu|Mux11~1 (
// Equation(s):
// \CPU|DP|alu|Mux11~1_combout  = ( \CPU|DP|alu|adder|Add0~17_sumout  & ( (!\CPU|decode|ALUop[1]~0_combout ) # (\CPU|DP|alu|Mux11~0_combout ) ) ) # ( !\CPU|DP|alu|adder|Add0~17_sumout  & ( (\CPU|DP|alu|Mux11~0_combout  & \CPU|decode|ALUop[1]~0_combout ) ) )

	.dataa(gnd),
	.datab(!\CPU|DP|alu|Mux11~0_combout ),
	.datac(!\CPU|decode|ALUop[1]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|alu|adder|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Mux11~1 .extended_lut = "off";
defparam \CPU|DP|alu|Mux11~1 .lut_mask = 64'h03030303F3F3F3F3;
defparam \CPU|DP|alu|Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y2_N8
dffeas \CPU|data_addr_reg|data_addr_DFF|out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|alu|Mux11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|data_addr_reg|data_addr_DFF|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|data_addr_reg|data_addr_DFF|out[4] .is_wysiwyg = "true";
defparam \CPU|data_addr_reg|data_addr_DFF|out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y2_N50
dffeas \CPU|PC_reg|PC_DFF|out[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|PC_reg|next_pc[4]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|controller|Equal20~0_combout ),
	.sload(gnd),
	.ena(\CPU|PC_reg|PC_DFF|out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC_reg|PC_DFF|out[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC_reg|PC_DFF|out[4]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC_reg|PC_DFF|out[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N15
cyclonev_lcell_comb \CPU|mem_addr[4]~1 (
// Equation(s):
// \CPU|mem_addr[4]~1_combout  = ( \CPU|PC_reg|PC_DFF|out[4]~DUPLICATE_q  & ( (!\CPU|controller|addr_sel~0_combout ) # (\CPU|data_addr_reg|data_addr_DFF|out [4]) ) ) # ( !\CPU|PC_reg|PC_DFF|out[4]~DUPLICATE_q  & ( (\CPU|data_addr_reg|data_addr_DFF|out [4] & 
// \CPU|controller|addr_sel~0_combout ) ) )

	.dataa(gnd),
	.datab(!\CPU|data_addr_reg|data_addr_DFF|out [4]),
	.datac(!\CPU|controller|addr_sel~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|PC_reg|PC_DFF|out[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mem_addr[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mem_addr[4]~1 .extended_lut = "off";
defparam \CPU|mem_addr[4]~1 .lut_mask = 64'h03030303F3F3F3F3;
defparam \CPU|mem_addr[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N51
cyclonev_lcell_comb \read_data[10]~6 (
// Equation(s):
// \read_data[10]~6_combout  = ( \read_data~0_combout  & ( \MEM|mem_rtl_0|auto_generated|ram_block1a10  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\read_data~0_combout ),
	.dataf(!\MEM|mem_rtl_0|auto_generated|ram_block1a10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[10]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[10]~6 .extended_lut = "off";
defparam \read_data[10]~6 .lut_mask = 64'h000000000000FFFF;
defparam \read_data[10]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N6
cyclonev_lcell_comb \CPU|instruction_reg|instr_reg|out[10]~feeder (
// Equation(s):
// \CPU|instruction_reg|instr_reg|out[10]~feeder_combout  = ( \read_data[10]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\read_data[10]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|instruction_reg|instr_reg|out[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[10]~feeder .extended_lut = "off";
defparam \CPU|instruction_reg|instr_reg|out[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|instruction_reg|instr_reg|out[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y3_N7
dffeas \CPU|instruction_reg|instr_reg|out[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|instruction_reg|instr_reg|out[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|WideOr7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[10] .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N24
cyclonev_lcell_comb \CPU|DP|alu|subtractor|LessThan0~1 (
// Equation(s):
// \CPU|DP|alu|subtractor|LessThan0~1_combout  = ( \CPU|DP|Bin[12]~14_combout  & ( (\CPU|DP|Ain[12]~42_combout  & (!\CPU|DP|Ain[13]~36_combout  $ (\CPU|DP|Bin[13]~12_combout ))) ) ) # ( !\CPU|DP|Bin[12]~14_combout  & ( (!\CPU|DP|Ain[12]~42_combout  & 
// (!\CPU|DP|Ain[13]~36_combout  $ (\CPU|DP|Bin[13]~12_combout ))) ) )

	.dataa(!\CPU|DP|Ain[12]~42_combout ),
	.datab(gnd),
	.datac(!\CPU|DP|Ain[13]~36_combout ),
	.datad(!\CPU|DP|Bin[13]~12_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|Bin[12]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|subtractor|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|subtractor|LessThan0~1 .extended_lut = "off";
defparam \CPU|DP|alu|subtractor|LessThan0~1 .lut_mask = 64'hA00AA00A50055005;
defparam \CPU|DP|alu|subtractor|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N42
cyclonev_lcell_comb \CPU|DP|alu|subtractor|Equal0~2 (
// Equation(s):
// \CPU|DP|alu|subtractor|Equal0~2_combout  = ( \CPU|DP|Ain[15]~33_combout  & ( \CPU|DP|REGFILE|Mux17~2_combout  & ( (!\CPU|controller|bsel~0_combout  & (((!\CPU|DP|SHIFTER|Mux0~1_combout  & !\CPU|DP|SHIFTER|Mux0~0_combout )))) # 
// (\CPU|controller|bsel~0_combout  & (!\CPU|instruction_reg|instr_reg|out [4])) ) ) ) # ( !\CPU|DP|Ain[15]~33_combout  & ( \CPU|DP|REGFILE|Mux17~2_combout  & ( (!\CPU|controller|bsel~0_combout  & (((\CPU|DP|SHIFTER|Mux0~0_combout ) # 
// (\CPU|DP|SHIFTER|Mux0~1_combout )))) # (\CPU|controller|bsel~0_combout  & (\CPU|instruction_reg|instr_reg|out [4])) ) ) ) # ( \CPU|DP|Ain[15]~33_combout  & ( !\CPU|DP|REGFILE|Mux17~2_combout  & ( (!\CPU|controller|bsel~0_combout  & 
// ((!\CPU|DP|SHIFTER|Mux0~0_combout ))) # (\CPU|controller|bsel~0_combout  & (!\CPU|instruction_reg|instr_reg|out [4])) ) ) ) # ( !\CPU|DP|Ain[15]~33_combout  & ( !\CPU|DP|REGFILE|Mux17~2_combout  & ( (!\CPU|controller|bsel~0_combout  & 
// ((\CPU|DP|SHIFTER|Mux0~0_combout ))) # (\CPU|controller|bsel~0_combout  & (\CPU|instruction_reg|instr_reg|out [4])) ) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [4]),
	.datab(!\CPU|DP|SHIFTER|Mux0~1_combout ),
	.datac(!\CPU|DP|SHIFTER|Mux0~0_combout ),
	.datad(!\CPU|controller|bsel~0_combout ),
	.datae(!\CPU|DP|Ain[15]~33_combout ),
	.dataf(!\CPU|DP|REGFILE|Mux17~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|subtractor|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|subtractor|Equal0~2 .extended_lut = "off";
defparam \CPU|DP|alu|subtractor|Equal0~2 .lut_mask = 64'h0F55F0AA3F55C0AA;
defparam \CPU|DP|alu|subtractor|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N18
cyclonev_lcell_comb \CPU|DP|alu|subtractor|LessThan0~0 (
// Equation(s):
// \CPU|DP|alu|subtractor|LessThan0~0_combout  = ( !\CPU|DP|alu|subtractor|Equal0~2_combout  & ( !\CPU|DP|Ain[14]~39_combout  $ (\CPU|DP|Bin[14]~13_combout ) ) )

	.dataa(gnd),
	.datab(!\CPU|DP|Ain[14]~39_combout ),
	.datac(gnd),
	.datad(!\CPU|DP|Bin[14]~13_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|alu|subtractor|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|subtractor|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|subtractor|LessThan0~0 .extended_lut = "off";
defparam \CPU|DP|alu|subtractor|LessThan0~0 .lut_mask = 64'hCC33CC3300000000;
defparam \CPU|DP|alu|subtractor|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N33
cyclonev_lcell_comb \CPU|DP|alu|subtractor|Equal0~4 (
// Equation(s):
// \CPU|DP|alu|subtractor|Equal0~4_combout  = ( \CPU|DP|Ain[6]~24_combout  & ( (\CPU|DP|Bin[6]~8_combout  & (!\CPU|DP|Bin[7]~9_combout  $ (\CPU|DP|Ain[7]~27_combout ))) ) ) # ( !\CPU|DP|Ain[6]~24_combout  & ( (!\CPU|DP|Bin[6]~8_combout  & 
// (!\CPU|DP|Bin[7]~9_combout  $ (\CPU|DP|Ain[7]~27_combout ))) ) )

	.dataa(!\CPU|DP|Bin[7]~9_combout ),
	.datab(gnd),
	.datac(!\CPU|DP|Ain[7]~27_combout ),
	.datad(!\CPU|DP|Bin[6]~8_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|Ain[6]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|subtractor|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|subtractor|Equal0~4 .extended_lut = "off";
defparam \CPU|DP|alu|subtractor|Equal0~4 .lut_mask = 64'hA500A50000A500A5;
defparam \CPU|DP|alu|subtractor|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N48
cyclonev_lcell_comb \CPU|DP|alu|subtractor|LessThan0~2 (
// Equation(s):
// \CPU|DP|alu|subtractor|LessThan0~2_combout  = ( \CPU|DP|Bin[9]~16_combout  & ( \CPU|DP|Ain[8]~30_combout  & ( (\CPU|DP|Ain[9]~48_combout  & \CPU|DP|Bin[8]~10_combout ) ) ) ) # ( !\CPU|DP|Bin[9]~16_combout  & ( \CPU|DP|Ain[8]~30_combout  & ( 
// (!\CPU|DP|Ain[9]~48_combout  & \CPU|DP|Bin[8]~10_combout ) ) ) ) # ( \CPU|DP|Bin[9]~16_combout  & ( !\CPU|DP|Ain[8]~30_combout  & ( (\CPU|DP|Ain[9]~48_combout  & !\CPU|DP|Bin[8]~10_combout ) ) ) ) # ( !\CPU|DP|Bin[9]~16_combout  & ( 
// !\CPU|DP|Ain[8]~30_combout  & ( (!\CPU|DP|Ain[9]~48_combout  & !\CPU|DP|Bin[8]~10_combout ) ) ) )

	.dataa(gnd),
	.datab(!\CPU|DP|Ain[9]~48_combout ),
	.datac(!\CPU|DP|Bin[8]~10_combout ),
	.datad(gnd),
	.datae(!\CPU|DP|Bin[9]~16_combout ),
	.dataf(!\CPU|DP|Ain[8]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|subtractor|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|subtractor|LessThan0~2 .extended_lut = "off";
defparam \CPU|DP|alu|subtractor|LessThan0~2 .lut_mask = 64'hC0C030300C0C0303;
defparam \CPU|DP|alu|subtractor|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N30
cyclonev_lcell_comb \CPU|DP|alu|subtractor|Equal0~3 (
// Equation(s):
// \CPU|DP|alu|subtractor|Equal0~3_combout  = ( \CPU|DP|Bin[11]~17_combout  & ( (\CPU|DP|Ain[11]~51_combout  & (!\CPU|DP|Bin[10]~15_combout  $ (\CPU|DP|Ain[10]~45_combout ))) ) ) # ( !\CPU|DP|Bin[11]~17_combout  & ( (!\CPU|DP|Ain[11]~51_combout  & 
// (!\CPU|DP|Bin[10]~15_combout  $ (\CPU|DP|Ain[10]~45_combout ))) ) )

	.dataa(gnd),
	.datab(!\CPU|DP|Ain[11]~51_combout ),
	.datac(!\CPU|DP|Bin[10]~15_combout ),
	.datad(!\CPU|DP|Ain[10]~45_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|Bin[11]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|subtractor|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|subtractor|Equal0~3 .extended_lut = "off";
defparam \CPU|DP|alu|subtractor|Equal0~3 .lut_mask = 64'hC00CC00C30033003;
defparam \CPU|DP|alu|subtractor|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N12
cyclonev_lcell_comb \CPU|DP|alu|subtractor|Equal0~5 (
// Equation(s):
// \CPU|DP|alu|subtractor|Equal0~5_combout  = ( \CPU|DP|alu|subtractor|Equal0~3_combout  & ( (\CPU|DP|alu|subtractor|LessThan0~1_combout  & (\CPU|DP|alu|subtractor|LessThan0~0_combout  & (\CPU|DP|alu|subtractor|Equal0~4_combout  & 
// \CPU|DP|alu|subtractor|LessThan0~2_combout ))) ) )

	.dataa(!\CPU|DP|alu|subtractor|LessThan0~1_combout ),
	.datab(!\CPU|DP|alu|subtractor|LessThan0~0_combout ),
	.datac(!\CPU|DP|alu|subtractor|Equal0~4_combout ),
	.datad(!\CPU|DP|alu|subtractor|LessThan0~2_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|alu|subtractor|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|subtractor|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|subtractor|Equal0~5 .extended_lut = "off";
defparam \CPU|DP|alu|subtractor|Equal0~5 .lut_mask = 64'h0000000000010001;
defparam \CPU|DP|alu|subtractor|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N36
cyclonev_lcell_comb \CPU|DP|alu|subtractor|LessThan0~4 (
// Equation(s):
// \CPU|DP|alu|subtractor|LessThan0~4_combout  = ( \CPU|DP|Ain[3]~15_combout  & ( \CPU|DP|Bin[4]~6_combout  & ( (!\CPU|DP|Bin[5]~7_combout  & (!\CPU|DP|Ain[4]~18_combout  & !\CPU|DP|Ain[5]~21_combout )) # (\CPU|DP|Bin[5]~7_combout  & 
// ((!\CPU|DP|Ain[4]~18_combout ) # (!\CPU|DP|Ain[5]~21_combout ))) ) ) ) # ( !\CPU|DP|Ain[3]~15_combout  & ( \CPU|DP|Bin[4]~6_combout  & ( (!\CPU|DP|Bin[5]~7_combout  & (!\CPU|DP|Ain[5]~21_combout  & ((!\CPU|DP|Ain[4]~18_combout ) # 
// (\CPU|DP|Bin[3]~5_combout )))) # (\CPU|DP|Bin[5]~7_combout  & ((!\CPU|DP|Ain[4]~18_combout ) # ((!\CPU|DP|Ain[5]~21_combout ) # (\CPU|DP|Bin[3]~5_combout )))) ) ) ) # ( \CPU|DP|Ain[3]~15_combout  & ( !\CPU|DP|Bin[4]~6_combout  & ( 
// (\CPU|DP|Bin[5]~7_combout  & !\CPU|DP|Ain[5]~21_combout ) ) ) ) # ( !\CPU|DP|Ain[3]~15_combout  & ( !\CPU|DP|Bin[4]~6_combout  & ( (!\CPU|DP|Bin[5]~7_combout  & (!\CPU|DP|Ain[4]~18_combout  & (!\CPU|DP|Ain[5]~21_combout  & \CPU|DP|Bin[3]~5_combout ))) # 
// (\CPU|DP|Bin[5]~7_combout  & ((!\CPU|DP|Ain[5]~21_combout ) # ((!\CPU|DP|Ain[4]~18_combout  & \CPU|DP|Bin[3]~5_combout )))) ) ) )

	.dataa(!\CPU|DP|Bin[5]~7_combout ),
	.datab(!\CPU|DP|Ain[4]~18_combout ),
	.datac(!\CPU|DP|Ain[5]~21_combout ),
	.datad(!\CPU|DP|Bin[3]~5_combout ),
	.datae(!\CPU|DP|Ain[3]~15_combout ),
	.dataf(!\CPU|DP|Bin[4]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|subtractor|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|subtractor|LessThan0~4 .extended_lut = "off";
defparam \CPU|DP|alu|subtractor|LessThan0~4 .lut_mask = 64'h50D45050D4F5D4D4;
defparam \CPU|DP|alu|subtractor|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N54
cyclonev_lcell_comb \CPU|DP|alu|subtractor|LessThan0~3 (
// Equation(s):
// \CPU|DP|alu|subtractor|LessThan0~3_combout  = ( \CPU|DP|Bin[1]~3_combout  & ( \CPU|DP|Bin[2]~4_combout  & ( (!\CPU|DP|Ain[1]~9_combout ) # ((!\CPU|DP|Ain[2]~12_combout ) # ((\CPU|DP|Bin[0]~0_combout  & !\CPU|DP|Ain[0]~6_combout ))) ) ) ) # ( 
// !\CPU|DP|Bin[1]~3_combout  & ( \CPU|DP|Bin[2]~4_combout  & ( (!\CPU|DP|Ain[2]~12_combout ) # ((\CPU|DP|Bin[0]~0_combout  & (!\CPU|DP|Ain[0]~6_combout  & !\CPU|DP|Ain[1]~9_combout ))) ) ) ) # ( \CPU|DP|Bin[1]~3_combout  & ( !\CPU|DP|Bin[2]~4_combout  & ( 
// (!\CPU|DP|Ain[2]~12_combout  & ((!\CPU|DP|Ain[1]~9_combout ) # ((\CPU|DP|Bin[0]~0_combout  & !\CPU|DP|Ain[0]~6_combout )))) ) ) ) # ( !\CPU|DP|Bin[1]~3_combout  & ( !\CPU|DP|Bin[2]~4_combout  & ( (\CPU|DP|Bin[0]~0_combout  & (!\CPU|DP|Ain[0]~6_combout  & 
// (!\CPU|DP|Ain[1]~9_combout  & !\CPU|DP|Ain[2]~12_combout ))) ) ) )

	.dataa(!\CPU|DP|Bin[0]~0_combout ),
	.datab(!\CPU|DP|Ain[0]~6_combout ),
	.datac(!\CPU|DP|Ain[1]~9_combout ),
	.datad(!\CPU|DP|Ain[2]~12_combout ),
	.datae(!\CPU|DP|Bin[1]~3_combout ),
	.dataf(!\CPU|DP|Bin[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|subtractor|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|subtractor|LessThan0~3 .extended_lut = "off";
defparam \CPU|DP|alu|subtractor|LessThan0~3 .lut_mask = 64'h4000F400FF40FFF4;
defparam \CPU|DP|alu|subtractor|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N30
cyclonev_lcell_comb \CPU|DP|alu|subtractor|Equal0~0 (
// Equation(s):
// \CPU|DP|alu|subtractor|Equal0~0_combout  = ( \CPU|DP|Ain[3]~15_combout  & ( \CPU|DP|Ain[4]~18_combout  & ( (\CPU|DP|Bin[3]~5_combout  & (\CPU|DP|Bin[4]~6_combout  & (!\CPU|DP|Ain[5]~21_combout  $ (\CPU|DP|Bin[5]~7_combout )))) ) ) ) # ( 
// !\CPU|DP|Ain[3]~15_combout  & ( \CPU|DP|Ain[4]~18_combout  & ( (!\CPU|DP|Bin[3]~5_combout  & (\CPU|DP|Bin[4]~6_combout  & (!\CPU|DP|Ain[5]~21_combout  $ (\CPU|DP|Bin[5]~7_combout )))) ) ) ) # ( \CPU|DP|Ain[3]~15_combout  & ( !\CPU|DP|Ain[4]~18_combout  & 
// ( (\CPU|DP|Bin[3]~5_combout  & (!\CPU|DP|Bin[4]~6_combout  & (!\CPU|DP|Ain[5]~21_combout  $ (\CPU|DP|Bin[5]~7_combout )))) ) ) ) # ( !\CPU|DP|Ain[3]~15_combout  & ( !\CPU|DP|Ain[4]~18_combout  & ( (!\CPU|DP|Bin[3]~5_combout  & (!\CPU|DP|Bin[4]~6_combout  
// & (!\CPU|DP|Ain[5]~21_combout  $ (\CPU|DP|Bin[5]~7_combout )))) ) ) )

	.dataa(!\CPU|DP|Ain[5]~21_combout ),
	.datab(!\CPU|DP|Bin[3]~5_combout ),
	.datac(!\CPU|DP|Bin[5]~7_combout ),
	.datad(!\CPU|DP|Bin[4]~6_combout ),
	.datae(!\CPU|DP|Ain[3]~15_combout ),
	.dataf(!\CPU|DP|Ain[4]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|subtractor|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|subtractor|Equal0~0 .extended_lut = "off";
defparam \CPU|DP|alu|subtractor|Equal0~0 .lut_mask = 64'h8400210000840021;
defparam \CPU|DP|alu|subtractor|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N24
cyclonev_lcell_comb \CPU|DP|alu|subtractor|LessThan0~5 (
// Equation(s):
// \CPU|DP|alu|subtractor|LessThan0~5_combout  = ( \CPU|DP|alu|subtractor|Equal0~0_combout  & ( (!\CPU|DP|alu|subtractor|LessThan0~4_combout  & !\CPU|DP|alu|subtractor|LessThan0~3_combout ) ) ) # ( !\CPU|DP|alu|subtractor|Equal0~0_combout  & ( 
// !\CPU|DP|alu|subtractor|LessThan0~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|DP|alu|subtractor|LessThan0~4_combout ),
	.datad(!\CPU|DP|alu|subtractor|LessThan0~3_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|alu|subtractor|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|subtractor|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|subtractor|LessThan0~5 .extended_lut = "off";
defparam \CPU|DP|alu|subtractor|LessThan0~5 .lut_mask = 64'hF0F0F0F0F000F000;
defparam \CPU|DP|alu|subtractor|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N0
cyclonev_lcell_comb \CPU|DP|alu|subtractor|LessThan0~11 (
// Equation(s):
// \CPU|DP|alu|subtractor|LessThan0~11_combout  = ( \CPU|DP|Ain[6]~24_combout  & ( (\CPU|DP|Bin[7]~9_combout  & !\CPU|DP|Ain[7]~27_combout ) ) ) # ( !\CPU|DP|Ain[6]~24_combout  & ( (!\CPU|DP|Bin[7]~9_combout  & (!\CPU|DP|Ain[7]~27_combout  & 
// \CPU|DP|Bin[6]~8_combout )) # (\CPU|DP|Bin[7]~9_combout  & ((!\CPU|DP|Ain[7]~27_combout ) # (\CPU|DP|Bin[6]~8_combout ))) ) )

	.dataa(!\CPU|DP|Bin[7]~9_combout ),
	.datab(!\CPU|DP|Ain[7]~27_combout ),
	.datac(!\CPU|DP|Bin[6]~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Ain[6]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|subtractor|LessThan0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|subtractor|LessThan0~11 .extended_lut = "off";
defparam \CPU|DP|alu|subtractor|LessThan0~11 .lut_mask = 64'h4D4D4D4D44444444;
defparam \CPU|DP|alu|subtractor|LessThan0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N27
cyclonev_lcell_comb \CPU|DP|alu|subtractor|LessThan0~10 (
// Equation(s):
// \CPU|DP|alu|subtractor|LessThan0~10_combout  = ( \CPU|DP|Bin[8]~10_combout  & ( (!\CPU|DP|Bin[9]~16_combout  & (!\CPU|DP|Ain[9]~48_combout  & !\CPU|DP|Ain[8]~30_combout )) # (\CPU|DP|Bin[9]~16_combout  & ((!\CPU|DP|Ain[9]~48_combout ) # 
// (!\CPU|DP|Ain[8]~30_combout ))) ) ) # ( !\CPU|DP|Bin[8]~10_combout  & ( (\CPU|DP|Bin[9]~16_combout  & !\CPU|DP|Ain[9]~48_combout ) ) )

	.dataa(gnd),
	.datab(!\CPU|DP|Bin[9]~16_combout ),
	.datac(!\CPU|DP|Ain[9]~48_combout ),
	.datad(!\CPU|DP|Ain[8]~30_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|Bin[8]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|subtractor|LessThan0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|subtractor|LessThan0~10 .extended_lut = "off";
defparam \CPU|DP|alu|subtractor|LessThan0~10 .lut_mask = 64'h30303030F330F330;
defparam \CPU|DP|alu|subtractor|LessThan0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N54
cyclonev_lcell_comb \CPU|DP|alu|subtractor|LessThan0~12 (
// Equation(s):
// \CPU|DP|alu|subtractor|LessThan0~12_combout  = ( \CPU|DP|alu|subtractor|LessThan0~10_combout  & ( \CPU|DP|alu|subtractor|LessThan0~1_combout  & ( (\CPU|DP|alu|subtractor|LessThan0~0_combout  & \CPU|DP|alu|subtractor|Equal0~3_combout ) ) ) ) # ( 
// !\CPU|DP|alu|subtractor|LessThan0~10_combout  & ( \CPU|DP|alu|subtractor|LessThan0~1_combout  & ( (\CPU|DP|alu|subtractor|LessThan0~11_combout  & (\CPU|DP|alu|subtractor|LessThan0~2_combout  & (\CPU|DP|alu|subtractor|LessThan0~0_combout  & 
// \CPU|DP|alu|subtractor|Equal0~3_combout ))) ) ) )

	.dataa(!\CPU|DP|alu|subtractor|LessThan0~11_combout ),
	.datab(!\CPU|DP|alu|subtractor|LessThan0~2_combout ),
	.datac(!\CPU|DP|alu|subtractor|LessThan0~0_combout ),
	.datad(!\CPU|DP|alu|subtractor|Equal0~3_combout ),
	.datae(!\CPU|DP|alu|subtractor|LessThan0~10_combout ),
	.dataf(!\CPU|DP|alu|subtractor|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|subtractor|LessThan0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|subtractor|LessThan0~12 .extended_lut = "off";
defparam \CPU|DP|alu|subtractor|LessThan0~12 .lut_mask = 64'h000000000001000F;
defparam \CPU|DP|alu|subtractor|LessThan0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N18
cyclonev_lcell_comb \CPU|DP|alu|subtractor|LessThan0~7 (
// Equation(s):
// \CPU|DP|alu|subtractor|LessThan0~7_combout  = ( \CPU|DP|Bin[11]~17_combout  & ( \CPU|DP|Ain[10]~45_combout  & ( !\CPU|DP|Ain[11]~51_combout  ) ) ) # ( \CPU|DP|Bin[11]~17_combout  & ( !\CPU|DP|Ain[10]~45_combout  & ( (!\CPU|DP|Ain[11]~51_combout ) # 
// (\CPU|DP|Bin[10]~15_combout ) ) ) ) # ( !\CPU|DP|Bin[11]~17_combout  & ( !\CPU|DP|Ain[10]~45_combout  & ( (!\CPU|DP|Ain[11]~51_combout  & \CPU|DP|Bin[10]~15_combout ) ) ) )

	.dataa(gnd),
	.datab(!\CPU|DP|Ain[11]~51_combout ),
	.datac(!\CPU|DP|Bin[10]~15_combout ),
	.datad(gnd),
	.datae(!\CPU|DP|Bin[11]~17_combout ),
	.dataf(!\CPU|DP|Ain[10]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|subtractor|LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|subtractor|LessThan0~7 .extended_lut = "off";
defparam \CPU|DP|alu|subtractor|LessThan0~7 .lut_mask = 64'h0C0CCFCF0000CCCC;
defparam \CPU|DP|alu|subtractor|LessThan0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N21
cyclonev_lcell_comb \CPU|DP|alu|subtractor|LessThan0~8 (
// Equation(s):
// \CPU|DP|alu|subtractor|LessThan0~8_combout  = ( \CPU|DP|Bin[15]~11_combout  & ( (!\CPU|DP|Ain[14]~39_combout  & (!\CPU|DP|Ain[15]~33_combout  & \CPU|DP|Bin[14]~13_combout )) ) ) # ( !\CPU|DP|Bin[15]~11_combout  & ( (!\CPU|DP|Ain[15]~33_combout ) # 
// ((!\CPU|DP|Ain[14]~39_combout  & \CPU|DP|Bin[14]~13_combout )) ) )

	.dataa(gnd),
	.datab(!\CPU|DP|Ain[14]~39_combout ),
	.datac(!\CPU|DP|Ain[15]~33_combout ),
	.datad(!\CPU|DP|Bin[14]~13_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|Bin[15]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|subtractor|LessThan0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|subtractor|LessThan0~8 .extended_lut = "off";
defparam \CPU|DP|alu|subtractor|LessThan0~8 .lut_mask = 64'hF0FCF0FC00C000C0;
defparam \CPU|DP|alu|subtractor|LessThan0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N51
cyclonev_lcell_comb \CPU|DP|alu|subtractor|LessThan0~6 (
// Equation(s):
// \CPU|DP|alu|subtractor|LessThan0~6_combout  = ( \CPU|DP|Bin[12]~14_combout  & ( (!\CPU|DP|Ain[13]~36_combout  & ((!\CPU|DP|Ain[12]~42_combout ) # (\CPU|DP|Bin[13]~12_combout ))) # (\CPU|DP|Ain[13]~36_combout  & (\CPU|DP|Bin[13]~12_combout  & 
// !\CPU|DP|Ain[12]~42_combout )) ) ) # ( !\CPU|DP|Bin[12]~14_combout  & ( (!\CPU|DP|Ain[13]~36_combout  & \CPU|DP|Bin[13]~12_combout ) ) )

	.dataa(!\CPU|DP|Ain[13]~36_combout ),
	.datab(gnd),
	.datac(!\CPU|DP|Bin[13]~12_combout ),
	.datad(!\CPU|DP|Ain[12]~42_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|Bin[12]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|subtractor|LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|subtractor|LessThan0~6 .extended_lut = "off";
defparam \CPU|DP|alu|subtractor|LessThan0~6 .lut_mask = 64'h0A0A0A0AAF0AAF0A;
defparam \CPU|DP|alu|subtractor|LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N15
cyclonev_lcell_comb \CPU|DP|alu|subtractor|LessThan0~9 (
// Equation(s):
// \CPU|DP|alu|subtractor|LessThan0~9_combout  = ( \CPU|DP|alu|subtractor|LessThan0~6_combout  & ( (!\CPU|DP|alu|subtractor|LessThan0~0_combout  & !\CPU|DP|alu|subtractor|LessThan0~8_combout ) ) ) # ( !\CPU|DP|alu|subtractor|LessThan0~6_combout  & ( 
// (!\CPU|DP|alu|subtractor|LessThan0~8_combout  & ((!\CPU|DP|alu|subtractor|LessThan0~1_combout ) # ((!\CPU|DP|alu|subtractor|LessThan0~0_combout ) # (!\CPU|DP|alu|subtractor|LessThan0~7_combout )))) ) )

	.dataa(!\CPU|DP|alu|subtractor|LessThan0~1_combout ),
	.datab(!\CPU|DP|alu|subtractor|LessThan0~0_combout ),
	.datac(!\CPU|DP|alu|subtractor|LessThan0~7_combout ),
	.datad(!\CPU|DP|alu|subtractor|LessThan0~8_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|alu|subtractor|LessThan0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|subtractor|LessThan0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|subtractor|LessThan0~9 .extended_lut = "off";
defparam \CPU|DP|alu|subtractor|LessThan0~9 .lut_mask = 64'hFE00FE00CC00CC00;
defparam \CPU|DP|alu|subtractor|LessThan0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N6
cyclonev_lcell_comb \CPU|DP|alu|subtractor|status[2] (
// Equation(s):
// \CPU|DP|alu|subtractor|status [2] = ( \CPU|DP|alu|subtractor|LessThan0~12_combout  & ( \CPU|DP|alu|subtractor|LessThan0~9_combout  & ( (!\CPU|DP|Ain[0]~6_combout  & \CPU|DP|alu|subtractor|Equal0~2_combout ) ) ) ) # ( 
// !\CPU|DP|alu|subtractor|LessThan0~12_combout  & ( \CPU|DP|alu|subtractor|LessThan0~9_combout  & ( (\CPU|DP|alu|subtractor|Equal0~2_combout  & (!\CPU|DP|Ain[0]~6_combout  $ (((!\CPU|DP|alu|subtractor|Equal0~5_combout ) # 
// (\CPU|DP|alu|subtractor|LessThan0~5_combout ))))) ) ) ) # ( \CPU|DP|alu|subtractor|LessThan0~12_combout  & ( !\CPU|DP|alu|subtractor|LessThan0~9_combout  & ( (!\CPU|DP|Ain[0]~6_combout  & \CPU|DP|alu|subtractor|Equal0~2_combout ) ) ) ) # ( 
// !\CPU|DP|alu|subtractor|LessThan0~12_combout  & ( !\CPU|DP|alu|subtractor|LessThan0~9_combout  & ( (!\CPU|DP|Ain[0]~6_combout  & \CPU|DP|alu|subtractor|Equal0~2_combout ) ) ) )

	.dataa(!\CPU|DP|Ain[0]~6_combout ),
	.datab(!\CPU|DP|alu|subtractor|Equal0~5_combout ),
	.datac(!\CPU|DP|alu|subtractor|Equal0~2_combout ),
	.datad(!\CPU|DP|alu|subtractor|LessThan0~5_combout ),
	.datae(!\CPU|DP|alu|subtractor|LessThan0~12_combout ),
	.dataf(!\CPU|DP|alu|subtractor|LessThan0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|subtractor|status [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|subtractor|status[2] .extended_lut = "off";
defparam \CPU|DP|alu|subtractor|status[2] .lut_mask = 64'h0A0A0A0A06050A0A;
defparam \CPU|DP|alu|subtractor|status[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N6
cyclonev_lcell_comb \CPU|controller|Equal26~0 (
// Equation(s):
// \CPU|controller|Equal26~0_combout  = ( !\CPU|controller|state [1] & ( (\CPU|controller|state [2] & (\CPU|controller|state [0] & (!\CPU|controller|state [4] & \CPU|controller|state [3]))) ) )

	.dataa(!\CPU|controller|state [2]),
	.datab(!\CPU|controller|state [0]),
	.datac(!\CPU|controller|state [4]),
	.datad(!\CPU|controller|state [3]),
	.datae(gnd),
	.dataf(!\CPU|controller|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal26~0 .extended_lut = "off";
defparam \CPU|controller|Equal26~0 .lut_mask = 64'h0010001000000000;
defparam \CPU|controller|Equal26~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y4_N7
dffeas \CPU|DP|statusDFF|out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|alu|subtractor|status [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|Equal26~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|statusDFF|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|statusDFF|out[2] .is_wysiwyg = "true";
defparam \CPU|DP|statusDFF|out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N48
cyclonev_lcell_comb \CPU|DP|alu|subtractor|LessThan0~13 (
// Equation(s):
// \CPU|DP|alu|subtractor|LessThan0~13_combout  = ( \CPU|DP|alu|subtractor|LessThan0~12_combout  ) # ( !\CPU|DP|alu|subtractor|LessThan0~12_combout  & ( (!\CPU|DP|alu|subtractor|LessThan0~9_combout ) # ((\CPU|DP|alu|subtractor|Equal0~5_combout  & 
// !\CPU|DP|alu|subtractor|LessThan0~5_combout )) ) )

	.dataa(gnd),
	.datab(!\CPU|DP|alu|subtractor|LessThan0~9_combout ),
	.datac(!\CPU|DP|alu|subtractor|Equal0~5_combout ),
	.datad(!\CPU|DP|alu|subtractor|LessThan0~5_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|alu|subtractor|LessThan0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|subtractor|LessThan0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|subtractor|LessThan0~13 .extended_lut = "off";
defparam \CPU|DP|alu|subtractor|LessThan0~13 .lut_mask = 64'hCFCCCFCCFFFFFFFF;
defparam \CPU|DP|alu|subtractor|LessThan0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y4_N49
dffeas \CPU|DP|statusDFF|out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|alu|subtractor|LessThan0~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|Equal26~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|statusDFF|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|statusDFF|out[1] .is_wysiwyg = "true";
defparam \CPU|DP|statusDFF|out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N51
cyclonev_lcell_comb \CPU|DP|alu|subtractor|Equal0~1 (
// Equation(s):
// \CPU|DP|alu|subtractor|Equal0~1_combout  = ( \CPU|DP|Bin[1]~3_combout  & ( \CPU|DP|Bin[2]~4_combout  & ( (\CPU|DP|Ain[1]~9_combout  & \CPU|DP|Ain[2]~12_combout ) ) ) ) # ( !\CPU|DP|Bin[1]~3_combout  & ( \CPU|DP|Bin[2]~4_combout  & ( 
// (!\CPU|DP|Ain[1]~9_combout  & \CPU|DP|Ain[2]~12_combout ) ) ) ) # ( \CPU|DP|Bin[1]~3_combout  & ( !\CPU|DP|Bin[2]~4_combout  & ( (\CPU|DP|Ain[1]~9_combout  & !\CPU|DP|Ain[2]~12_combout ) ) ) ) # ( !\CPU|DP|Bin[1]~3_combout  & ( !\CPU|DP|Bin[2]~4_combout  
// & ( (!\CPU|DP|Ain[1]~9_combout  & !\CPU|DP|Ain[2]~12_combout ) ) ) )

	.dataa(!\CPU|DP|Ain[1]~9_combout ),
	.datab(gnd),
	.datac(!\CPU|DP|Ain[2]~12_combout ),
	.datad(gnd),
	.datae(!\CPU|DP|Bin[1]~3_combout ),
	.dataf(!\CPU|DP|Bin[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|subtractor|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|subtractor|Equal0~1 .extended_lut = "off";
defparam \CPU|DP|alu|subtractor|Equal0~1 .lut_mask = 64'hA0A050500A0A0505;
defparam \CPU|DP|alu|subtractor|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N0
cyclonev_lcell_comb \CPU|DP|alu|subtractor|Equal0~6 (
// Equation(s):
// \CPU|DP|alu|subtractor|Equal0~6_combout  = ( \CPU|DP|Bin[0]~0_combout  & ( \CPU|DP|alu|subtractor|Equal0~5_combout  & ( (\CPU|DP|alu|subtractor|Equal0~1_combout  & (\CPU|DP|Ain[0]~6_combout  & \CPU|DP|alu|subtractor|Equal0~0_combout )) ) ) ) # ( 
// !\CPU|DP|Bin[0]~0_combout  & ( \CPU|DP|alu|subtractor|Equal0~5_combout  & ( (\CPU|DP|alu|subtractor|Equal0~1_combout  & (!\CPU|DP|Ain[0]~6_combout  & \CPU|DP|alu|subtractor|Equal0~0_combout )) ) ) )

	.dataa(!\CPU|DP|alu|subtractor|Equal0~1_combout ),
	.datab(!\CPU|DP|Ain[0]~6_combout ),
	.datac(gnd),
	.datad(!\CPU|DP|alu|subtractor|Equal0~0_combout ),
	.datae(!\CPU|DP|Bin[0]~0_combout ),
	.dataf(!\CPU|DP|alu|subtractor|Equal0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|subtractor|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|subtractor|Equal0~6 .extended_lut = "off";
defparam \CPU|DP|alu|subtractor|Equal0~6 .lut_mask = 64'h0000000000440011;
defparam \CPU|DP|alu|subtractor|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N1
dffeas \CPU|DP|statusDFF|out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|alu|subtractor|Equal0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|Equal26~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|statusDFF|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|statusDFF|out[0] .is_wysiwyg = "true";
defparam \CPU|DP|statusDFF|out[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N39
cyclonev_lcell_comb \CPU|decode|Selector0~0 (
// Equation(s):
// \CPU|decode|Selector0~0_combout  = ( \CPU|instruction_reg|instr_reg|out [8] & ( \CPU|DP|statusDFF|out [0] & ( (!\CPU|instruction_reg|instr_reg|out [10] & ((!\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q ) # (!\CPU|DP|statusDFF|out [2] $ 
// (!\CPU|DP|statusDFF|out [1])))) ) ) ) # ( !\CPU|instruction_reg|instr_reg|out [8] & ( \CPU|DP|statusDFF|out [0] & ( !\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q  ) ) ) # ( \CPU|instruction_reg|instr_reg|out [8] & ( !\CPU|DP|statusDFF|out [0] & ( 
// (!\CPU|instruction_reg|instr_reg|out [10] & (\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q  & (!\CPU|DP|statusDFF|out [2] $ (!\CPU|DP|statusDFF|out [1])))) ) ) ) # ( !\CPU|instruction_reg|instr_reg|out [8] & ( !\CPU|DP|statusDFF|out [0] & ( 
// (!\CPU|instruction_reg|instr_reg|out [10]) # ((!\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q  & (!\CPU|DP|statusDFF|out [2] $ (!\CPU|DP|statusDFF|out [1])))) ) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [10]),
	.datab(!\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q ),
	.datac(!\CPU|DP|statusDFF|out [2]),
	.datad(!\CPU|DP|statusDFF|out [1]),
	.datae(!\CPU|instruction_reg|instr_reg|out [8]),
	.dataf(!\CPU|DP|statusDFF|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|decode|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|decode|Selector0~0 .extended_lut = "off";
defparam \CPU|decode|Selector0~0 .lut_mask = 64'hAEEA0220CCCC8AA8;
defparam \CPU|decode|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N51
cyclonev_lcell_comb \CPU|decode|Selector0~1 (
// Equation(s):
// \CPU|decode|Selector0~1_combout  = ( \CPU|instruction_reg|instr_reg|out[12]~DUPLICATE_q  & ( \CPU|decode|Selector0~0_combout  & ( ((!\CPU|instruction_reg|instr_reg|out[13]~DUPLICATE_q  & ((!\CPU|instruction_reg|instr_reg|out [11]) # 
// (!\CPU|instruction_reg|instr_reg|out [14]))) # (\CPU|instruction_reg|instr_reg|out[13]~DUPLICATE_q  & ((\CPU|instruction_reg|instr_reg|out [14])))) # (\CPU|instruction_reg|instr_reg|out [15]) ) ) ) # ( !\CPU|instruction_reg|instr_reg|out[12]~DUPLICATE_q  
// & ( \CPU|decode|Selector0~0_combout  & ( (!\CPU|instruction_reg|instr_reg|out[13]~DUPLICATE_q ) # ((\CPU|instruction_reg|instr_reg|out [15]) # (\CPU|instruction_reg|instr_reg|out [14])) ) ) ) # ( \CPU|instruction_reg|instr_reg|out[12]~DUPLICATE_q  & ( 
// !\CPU|decode|Selector0~0_combout  & ( ((!\CPU|instruction_reg|instr_reg|out [11]) # ((!\CPU|instruction_reg|instr_reg|out [14]) # (\CPU|instruction_reg|instr_reg|out [15]))) # (\CPU|instruction_reg|instr_reg|out[13]~DUPLICATE_q ) ) ) ) # ( 
// !\CPU|instruction_reg|instr_reg|out[12]~DUPLICATE_q  & ( !\CPU|decode|Selector0~0_combout  ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out[13]~DUPLICATE_q ),
	.datab(!\CPU|instruction_reg|instr_reg|out [11]),
	.datac(!\CPU|instruction_reg|instr_reg|out [14]),
	.datad(!\CPU|instruction_reg|instr_reg|out [15]),
	.datae(!\CPU|instruction_reg|instr_reg|out[12]~DUPLICATE_q ),
	.dataf(!\CPU|decode|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|decode|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|decode|Selector0~1 .extended_lut = "off";
defparam \CPU|decode|Selector0~1 .lut_mask = 64'hFFFFFDFFAFFFADFF;
defparam \CPU|decode|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N54
cyclonev_lcell_comb \CPU|PC_reg|PC_DFF|out[0]~1 (
// Equation(s):
// \CPU|PC_reg|PC_DFF|out[0]~1_combout  = ( \CPU|decode|Selector0~1_combout  & ( (!\CPU|PC_reg|PC_DFF|out[0]~0_combout  & ((\CPU|controller|Equal13~0_combout ) # (\CPU|controller|allow_branch~0_combout ))) ) ) # ( !\CPU|decode|Selector0~1_combout  & ( 
// !\CPU|PC_reg|PC_DFF|out[0]~0_combout  ) )

	.dataa(!\CPU|controller|allow_branch~0_combout ),
	.datab(gnd),
	.datac(!\CPU|PC_reg|PC_DFF|out[0]~0_combout ),
	.datad(!\CPU|controller|Equal13~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|decode|Selector0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC_reg|PC_DFF|out[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|PC_DFF|out[0]~1 .extended_lut = "off";
defparam \CPU|PC_reg|PC_DFF|out[0]~1 .lut_mask = 64'hF0F0F0F050F050F0;
defparam \CPU|PC_reg|PC_DFF|out[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y2_N59
dffeas \CPU|PC_reg|PC_DFF|out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|PC_reg|next_pc[3]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|controller|Equal20~0_combout ),
	.sload(gnd),
	.ena(\CPU|PC_reg|PC_DFF|out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC_reg|PC_DFF|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC_reg|PC_DFF|out[3] .is_wysiwyg = "true";
defparam \CPU|PC_reg|PC_DFF|out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N9
cyclonev_lcell_comb \CPU|PC_reg|next_pc[3]~10 (
// Equation(s):
// \CPU|PC_reg|next_pc[3]~10_combout  = ( \CPU|DP|alu|Mux12~0_combout  & ( \CPU|DP|alu|adder|Add0~13_sumout  & ( ((\CPU|controller|Equal13~0_combout  & \CPU|decode|Selector0~1_combout )) # (\CPU|instruction_reg|instr_reg|out [3]) ) ) ) # ( 
// !\CPU|DP|alu|Mux12~0_combout  & ( \CPU|DP|alu|adder|Add0~13_sumout  & ( (!\CPU|controller|Equal13~0_combout  & (((\CPU|instruction_reg|instr_reg|out [3])))) # (\CPU|controller|Equal13~0_combout  & ((!\CPU|decode|Selector0~1_combout  & 
// ((\CPU|instruction_reg|instr_reg|out [3]))) # (\CPU|decode|Selector0~1_combout  & (!\CPU|decode|ALUop[1]~0_combout )))) ) ) ) # ( \CPU|DP|alu|Mux12~0_combout  & ( !\CPU|DP|alu|adder|Add0~13_sumout  & ( (!\CPU|controller|Equal13~0_combout  & 
// (((\CPU|instruction_reg|instr_reg|out [3])))) # (\CPU|controller|Equal13~0_combout  & ((!\CPU|decode|Selector0~1_combout  & ((\CPU|instruction_reg|instr_reg|out [3]))) # (\CPU|decode|Selector0~1_combout  & (\CPU|decode|ALUop[1]~0_combout )))) ) ) ) # ( 
// !\CPU|DP|alu|Mux12~0_combout  & ( !\CPU|DP|alu|adder|Add0~13_sumout  & ( (\CPU|instruction_reg|instr_reg|out [3] & ((!\CPU|controller|Equal13~0_combout ) # (!\CPU|decode|Selector0~1_combout ))) ) ) )

	.dataa(!\CPU|decode|ALUop[1]~0_combout ),
	.datab(!\CPU|controller|Equal13~0_combout ),
	.datac(!\CPU|decode|Selector0~1_combout ),
	.datad(!\CPU|instruction_reg|instr_reg|out [3]),
	.datae(!\CPU|DP|alu|Mux12~0_combout ),
	.dataf(!\CPU|DP|alu|adder|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC_reg|next_pc[3]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|next_pc[3]~10 .extended_lut = "off";
defparam \CPU|PC_reg|next_pc[3]~10 .lut_mask = 64'h00FC01FD02FE03FF;
defparam \CPU|PC_reg|next_pc[3]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N57
cyclonev_lcell_comb \CPU|PC_reg|next_pc[3]~11 (
// Equation(s):
// \CPU|PC_reg|next_pc[3]~11_combout  = ( \CPU|PC_reg|Add1~21_sumout  & ( (!\CPU|controller|allow_branch~0_combout  & ((!\CPU|controller|Equal13~0_combout ) # ((\CPU|PC_reg|next_pc[3]~10_combout )))) # (\CPU|controller|allow_branch~0_combout  & 
// (((\CPU|PC_reg|Add0~21_sumout )))) ) ) # ( !\CPU|PC_reg|Add1~21_sumout  & ( (!\CPU|controller|allow_branch~0_combout  & (\CPU|controller|Equal13~0_combout  & ((\CPU|PC_reg|next_pc[3]~10_combout )))) # (\CPU|controller|allow_branch~0_combout  & 
// (((\CPU|PC_reg|Add0~21_sumout )))) ) )

	.dataa(!\CPU|controller|allow_branch~0_combout ),
	.datab(!\CPU|controller|Equal13~0_combout ),
	.datac(!\CPU|PC_reg|Add0~21_sumout ),
	.datad(!\CPU|PC_reg|next_pc[3]~10_combout ),
	.datae(gnd),
	.dataf(!\CPU|PC_reg|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC_reg|next_pc[3]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|next_pc[3]~11 .extended_lut = "off";
defparam \CPU|PC_reg|next_pc[3]~11 .lut_mask = 64'h052705278DAF8DAF;
defparam \CPU|PC_reg|next_pc[3]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y2_N58
dffeas \CPU|PC_reg|PC_DFF|out[3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|PC_reg|next_pc[3]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|controller|Equal20~0_combout ),
	.sload(gnd),
	.ena(\CPU|PC_reg|PC_DFF|out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC_reg|PC_DFF|out[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC_reg|PC_DFF|out[3]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC_reg|PC_DFF|out[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y4_N29
dffeas \CPU|data_addr_reg|data_addr_DFF|out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|alu|Mux12~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|data_addr_reg|data_addr_DFF|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|data_addr_reg|data_addr_DFF|out[3] .is_wysiwyg = "true";
defparam \CPU|data_addr_reg|data_addr_DFF|out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y2_N30
cyclonev_lcell_comb \CPU|mem_addr[3]~5 (
// Equation(s):
// \CPU|mem_addr[3]~5_combout  = ( \CPU|data_addr_reg|data_addr_DFF|out [3] & ( \CPU|controller|addr_sel~0_combout  ) ) # ( \CPU|data_addr_reg|data_addr_DFF|out [3] & ( !\CPU|controller|addr_sel~0_combout  & ( \CPU|PC_reg|PC_DFF|out[3]~DUPLICATE_q  ) ) ) # ( 
// !\CPU|data_addr_reg|data_addr_DFF|out [3] & ( !\CPU|controller|addr_sel~0_combout  & ( \CPU|PC_reg|PC_DFF|out[3]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC_reg|PC_DFF|out[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\CPU|data_addr_reg|data_addr_DFF|out [3]),
	.dataf(!\CPU|controller|addr_sel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mem_addr[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mem_addr[3]~5 .extended_lut = "off";
defparam \CPU|mem_addr[3]~5 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \CPU|mem_addr[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N15
cyclonev_lcell_comb \read_data[12]~4 (
// Equation(s):
// \read_data[12]~4_combout  = ( \MEM|mem_rtl_0|auto_generated|ram_block1a12  & ( \read_data~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\read_data~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MEM|mem_rtl_0|auto_generated|ram_block1a12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[12]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[12]~4 .extended_lut = "off";
defparam \read_data[12]~4 .lut_mask = 64'h000000000F0F0F0F;
defparam \read_data[12]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y5_N13
dffeas \CPU|instruction_reg|instr_reg|out[12]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\read_data[12]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|WideOr7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[12]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N15
cyclonev_lcell_comb \CPU|controller|Equal0~1 (
// Equation(s):
// \CPU|controller|Equal0~1_combout  = ( \CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q  & ( (!\CPU|instruction_reg|instr_reg|out[12]~DUPLICATE_q  & !\CPU|instruction_reg|instr_reg|out [11]) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out[12]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|instruction_reg|instr_reg|out [11]),
	.datae(gnd),
	.dataf(!\CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal0~1 .extended_lut = "off";
defparam \CPU|controller|Equal0~1 .lut_mask = 64'h00000000AA00AA00;
defparam \CPU|controller|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N27
cyclonev_lcell_comb \CPU|controller|Equal3~0 (
// Equation(s):
// \CPU|controller|Equal3~0_combout  = ( \CPU|controller|Equal0~1_combout  & ( \CPU|instruction_reg|instr_reg|out[13]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\CPU|instruction_reg|instr_reg|out[13]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|controller|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal3~0 .extended_lut = "off";
defparam \CPU|controller|Equal3~0 .lut_mask = 64'h0000000033333333;
defparam \CPU|controller|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y3_N21
cyclonev_lcell_comb \CPU|controller|Equal3~1 (
// Equation(s):
// \CPU|controller|Equal3~1_combout  = (!\CPU|instruction_reg|instr_reg|out [14] & (\CPU|controller|Equal1~0_combout  & \CPU|controller|Equal3~0_combout ))

	.dataa(!\CPU|instruction_reg|instr_reg|out [14]),
	.datab(!\CPU|controller|Equal1~0_combout ),
	.datac(!\CPU|controller|Equal3~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal3~1 .extended_lut = "off";
defparam \CPU|controller|Equal3~1 .lut_mask = 64'h0202020202020202;
defparam \CPU|controller|Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N12
cyclonev_lcell_comb \CPU|controller|WideNor1 (
// Equation(s):
// \CPU|controller|WideNor1~combout  = ( \CPU|controller|state [0] & ( (!\CPU|controller|state [2] & (!\CPU|controller|state [1] & (!\CPU|controller|state [3] & !\CPU|controller|state [4]))) ) )

	.dataa(!\CPU|controller|state [2]),
	.datab(!\CPU|controller|state [1]),
	.datac(!\CPU|controller|state [3]),
	.datad(!\CPU|controller|state [4]),
	.datae(gnd),
	.dataf(!\CPU|controller|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|WideNor1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|WideNor1 .extended_lut = "off";
defparam \CPU|controller|WideNor1 .lut_mask = 64'h0000000080008000;
defparam \CPU|controller|WideNor1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N27
cyclonev_lcell_comb \CPU|controller|Equal0~0 (
// Equation(s):
// \CPU|controller|Equal0~0_combout  = ( !\CPU|controller|state [1] & ( (!\CPU|controller|state [2] & (!\CPU|controller|state [3] & (!\CPU|controller|state [0] & \CPU|controller|state [4]))) ) )

	.dataa(!\CPU|controller|state [2]),
	.datab(!\CPU|controller|state [3]),
	.datac(!\CPU|controller|state [0]),
	.datad(!\CPU|controller|state [4]),
	.datae(gnd),
	.dataf(!\CPU|controller|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal0~0 .extended_lut = "off";
defparam \CPU|controller|Equal0~0 .lut_mask = 64'h0080008000000000;
defparam \CPU|controller|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N51
cyclonev_lcell_comb \CPU|controller|WideOr1~2 (
// Equation(s):
// \CPU|controller|WideOr1~2_combout  = ( \CPU|controller|Equal3~0_combout  & ( \CPU|controller|Equal1~0_combout  & ( \CPU|instruction_reg|instr_reg|out [14] ) ) ) # ( \CPU|controller|Equal3~0_combout  & ( !\CPU|controller|Equal1~0_combout  & ( 
// (\CPU|controller|Equal0~0_combout  & \CPU|instruction_reg|instr_reg|out [14]) ) ) )

	.dataa(!\CPU|controller|Equal0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|instruction_reg|instr_reg|out [14]),
	.datae(!\CPU|controller|Equal3~0_combout ),
	.dataf(!\CPU|controller|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|WideOr1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|WideOr1~2 .extended_lut = "off";
defparam \CPU|controller|WideOr1~2 .lut_mask = 64'h00000055000000FF;
defparam \CPU|controller|WideOr1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N27
cyclonev_lcell_comb \CPU|controller|Equal7~0 (
// Equation(s):
// \CPU|controller|Equal7~0_combout  = ( !\CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q  & ( (\CPU|instruction_reg|instr_reg|out [13] & (!\CPU|instruction_reg|instr_reg|out[12]~DUPLICATE_q  & (!\CPU|instruction_reg|instr_reg|out [11] & 
// \CPU|instruction_reg|instr_reg|out [14]))) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [13]),
	.datab(!\CPU|instruction_reg|instr_reg|out[12]~DUPLICATE_q ),
	.datac(!\CPU|instruction_reg|instr_reg|out [11]),
	.datad(!\CPU|instruction_reg|instr_reg|out [14]),
	.datae(gnd),
	.dataf(!\CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal7~0 .extended_lut = "off";
defparam \CPU|controller|Equal7~0 .lut_mask = 64'h0040004000000000;
defparam \CPU|controller|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y3_N18
cyclonev_lcell_comb \CPU|controller|WideOr3~0 (
// Equation(s):
// \CPU|controller|WideOr3~0_combout  = ( \CPU|controller|Equal8~0_combout  & ( (!\CPU|controller|Equal1~0_combout  & ((!\CPU|controller|Equal7~0_combout ) # (!\CPU|controller|Equal14~0_combout ))) ) ) # ( !\CPU|controller|Equal8~0_combout  & ( 
// (!\CPU|controller|Equal7~0_combout ) # ((!\CPU|controller|Equal1~0_combout  & !\CPU|controller|Equal14~0_combout )) ) )

	.dataa(gnd),
	.datab(!\CPU|controller|Equal1~0_combout ),
	.datac(!\CPU|controller|Equal7~0_combout ),
	.datad(!\CPU|controller|Equal14~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|controller|Equal8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|WideOr3~0 .extended_lut = "off";
defparam \CPU|controller|WideOr3~0 .lut_mask = 64'hFCF0FCF0CCC0CCC0;
defparam \CPU|controller|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N24
cyclonev_lcell_comb \CPU|controller|state~4 (
// Equation(s):
// \CPU|controller|state~4_combout  = ( !\CPU|controller|WideOr1~2_combout  & ( \CPU|controller|WideOr3~0_combout  & ( (!\CPU|controller|Equal3~1_combout  & (!\CPU|controller|WideNor1~combout  & (!\CPU|controller|Equal15~0_combout  & \KEY[1]~input_o ))) ) ) 
// )

	.dataa(!\CPU|controller|Equal3~1_combout ),
	.datab(!\CPU|controller|WideNor1~combout ),
	.datac(!\CPU|controller|Equal15~0_combout ),
	.datad(!\KEY[1]~input_o ),
	.datae(!\CPU|controller|WideOr1~2_combout ),
	.dataf(!\CPU|controller|WideOr3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|state~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|state~4 .extended_lut = "off";
defparam \CPU|controller|state~4 .lut_mask = 64'h0000000000800000;
defparam \CPU|controller|state~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y3_N26
dffeas \CPU|controller|state[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|controller|state~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|controller|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|controller|state[0] .is_wysiwyg = "true";
defparam \CPU|controller|state[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N9
cyclonev_lcell_comb \CPU|controller|allow_branch~0 (
// Equation(s):
// \CPU|controller|allow_branch~0_combout  = ( \CPU|controller|state [1] & ( (!\CPU|controller|state [0] & (((!\CPU|controller|state [3] & !\CPU|controller|state [4])))) # (\CPU|controller|state [0] & ((!\CPU|controller|state [3]) # ((\CPU|controller|state 
// [2] & !\CPU|controller|state [4])))) ) ) # ( !\CPU|controller|state [1] & ( (!\CPU|controller|state [0] & ((!\CPU|controller|state [3] & (!\CPU|controller|state [2])) # (\CPU|controller|state [3] & ((\CPU|controller|state [4]))))) # (\CPU|controller|state 
// [0] & (((!\CPU|controller|state [4])))) ) )

	.dataa(!\CPU|controller|state [2]),
	.datab(!\CPU|controller|state [0]),
	.datac(!\CPU|controller|state [3]),
	.datad(!\CPU|controller|state [4]),
	.datae(gnd),
	.dataf(!\CPU|controller|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|allow_branch~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|allow_branch~0 .extended_lut = "off";
defparam \CPU|controller|allow_branch~0 .lut_mask = 64'hB38CB38CF130F130;
defparam \CPU|controller|allow_branch~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N24
cyclonev_lcell_comb \CPU|PC_reg|next_pc[2]~8 (
// Equation(s):
// \CPU|PC_reg|next_pc[2]~8_combout  = ( \CPU|decode|Selector0~1_combout  & ( \CPU|decode|ALUop[1]~0_combout  & ( (!\CPU|controller|Equal13~0_combout  & ((\CPU|instruction_reg|instr_reg|out [2]))) # (\CPU|controller|Equal13~0_combout  & 
// (\CPU|DP|alu|Mux13~0_combout )) ) ) ) # ( !\CPU|decode|Selector0~1_combout  & ( \CPU|decode|ALUop[1]~0_combout  & ( \CPU|instruction_reg|instr_reg|out [2] ) ) ) # ( \CPU|decode|Selector0~1_combout  & ( !\CPU|decode|ALUop[1]~0_combout  & ( 
// (!\CPU|controller|Equal13~0_combout  & (\CPU|instruction_reg|instr_reg|out [2])) # (\CPU|controller|Equal13~0_combout  & ((\CPU|DP|alu|adder|Add0~9_sumout ))) ) ) ) # ( !\CPU|decode|Selector0~1_combout  & ( !\CPU|decode|ALUop[1]~0_combout  & ( 
// \CPU|instruction_reg|instr_reg|out [2] ) ) )

	.dataa(!\CPU|DP|alu|Mux13~0_combout ),
	.datab(!\CPU|instruction_reg|instr_reg|out [2]),
	.datac(!\CPU|controller|Equal13~0_combout ),
	.datad(!\CPU|DP|alu|adder|Add0~9_sumout ),
	.datae(!\CPU|decode|Selector0~1_combout ),
	.dataf(!\CPU|decode|ALUop[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC_reg|next_pc[2]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|next_pc[2]~8 .extended_lut = "off";
defparam \CPU|PC_reg|next_pc[2]~8 .lut_mask = 64'h3333303F33333535;
defparam \CPU|PC_reg|next_pc[2]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N30
cyclonev_lcell_comb \CPU|PC_reg|next_pc[2]~9 (
// Equation(s):
// \CPU|PC_reg|next_pc[2]~9_combout  = ( \CPU|PC_reg|Add1~17_sumout  & ( (!\CPU|controller|allow_branch~0_combout  & ((!\CPU|controller|Equal13~0_combout ) # ((\CPU|PC_reg|next_pc[2]~8_combout )))) # (\CPU|controller|allow_branch~0_combout  & 
// (((\CPU|PC_reg|Add0~17_sumout )))) ) ) # ( !\CPU|PC_reg|Add1~17_sumout  & ( (!\CPU|controller|allow_branch~0_combout  & (\CPU|controller|Equal13~0_combout  & (\CPU|PC_reg|next_pc[2]~8_combout ))) # (\CPU|controller|allow_branch~0_combout  & 
// (((\CPU|PC_reg|Add0~17_sumout )))) ) )

	.dataa(!\CPU|controller|Equal13~0_combout ),
	.datab(!\CPU|controller|allow_branch~0_combout ),
	.datac(!\CPU|PC_reg|next_pc[2]~8_combout ),
	.datad(!\CPU|PC_reg|Add0~17_sumout ),
	.datae(gnd),
	.dataf(!\CPU|PC_reg|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC_reg|next_pc[2]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|next_pc[2]~9 .extended_lut = "off";
defparam \CPU|PC_reg|next_pc[2]~9 .lut_mask = 64'h043704378CBF8CBF;
defparam \CPU|PC_reg|next_pc[2]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y2_N32
dffeas \CPU|PC_reg|PC_DFF|out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|PC_reg|next_pc[2]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|controller|Equal20~0_combout ),
	.sload(gnd),
	.ena(\CPU|PC_reg|PC_DFF|out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC_reg|PC_DFF|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC_reg|PC_DFF|out[2] .is_wysiwyg = "true";
defparam \CPU|PC_reg|PC_DFF|out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y2_N14
dffeas \CPU|data_addr_reg|data_addr_DFF|out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|alu|Mux13~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|data_addr_reg|data_addr_DFF|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|data_addr_reg|data_addr_DFF|out[2] .is_wysiwyg = "true";
defparam \CPU|data_addr_reg|data_addr_DFF|out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y2_N45
cyclonev_lcell_comb \CPU|mem_addr[2]~4 (
// Equation(s):
// \CPU|mem_addr[2]~4_combout  = ( \CPU|data_addr_reg|data_addr_DFF|out [2] & ( \CPU|controller|addr_sel~0_combout  ) ) # ( \CPU|data_addr_reg|data_addr_DFF|out [2] & ( !\CPU|controller|addr_sel~0_combout  & ( \CPU|PC_reg|PC_DFF|out [2] ) ) ) # ( 
// !\CPU|data_addr_reg|data_addr_DFF|out [2] & ( !\CPU|controller|addr_sel~0_combout  & ( \CPU|PC_reg|PC_DFF|out [2] ) ) )

	.dataa(!\CPU|PC_reg|PC_DFF|out [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CPU|data_addr_reg|data_addr_DFF|out [2]),
	.dataf(!\CPU|controller|addr_sel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mem_addr[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mem_addr[2]~4 .extended_lut = "off";
defparam \CPU|mem_addr[2]~4 .lut_mask = 64'h555555550000FFFF;
defparam \CPU|mem_addr[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N15
cyclonev_lcell_comb \read_data[14]~3 (
// Equation(s):
// \read_data[14]~3_combout  = ( \read_data~0_combout  & ( \MEM|mem_rtl_0|auto_generated|ram_block1a14  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\read_data~0_combout ),
	.dataf(!\MEM|mem_rtl_0|auto_generated|ram_block1a14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[14]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[14]~3 .extended_lut = "off";
defparam \read_data[14]~3 .lut_mask = 64'h000000000000FFFF;
defparam \read_data[14]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y5_N17
dffeas \CPU|instruction_reg|instr_reg|out[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\read_data[14]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|WideOr7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[14] .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N30
cyclonev_lcell_comb \CPU|controller|Equal8~0 (
// Equation(s):
// \CPU|controller|Equal8~0_combout  = ( \CPU|controller|Equal0~1_combout  & ( (!\CPU|instruction_reg|instr_reg|out[13]~DUPLICATE_q  & !\CPU|instruction_reg|instr_reg|out [14]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|instruction_reg|instr_reg|out[13]~DUPLICATE_q ),
	.datad(!\CPU|instruction_reg|instr_reg|out [14]),
	.datae(gnd),
	.dataf(!\CPU|controller|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal8~0 .extended_lut = "off";
defparam \CPU|controller|Equal8~0 .lut_mask = 64'h00000000F000F000;
defparam \CPU|controller|Equal8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y3_N3
cyclonev_lcell_comb \CPU|controller|Equal15~0 (
// Equation(s):
// \CPU|controller|Equal15~0_combout  = ( \CPU|controller|Equal8~0_combout  & ( \CPU|controller|Equal14~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|controller|Equal14~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|controller|Equal8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal15~0 .extended_lut = "off";
defparam \CPU|controller|Equal15~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \CPU|controller|Equal15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N6
cyclonev_lcell_comb \CPU|controller|Equal19~1 (
// Equation(s):
// \CPU|controller|Equal19~1_combout  = ( \CPU|controller|state [2] & ( \CPU|controller|Equal13~0_combout  & ( (\CPU|controller|Equal19~0_combout  & (\CPU|instruction_reg|instr_reg|out[12]~DUPLICATE_q  & \CPU|controller|state [4])) ) ) )

	.dataa(!\CPU|controller|Equal19~0_combout ),
	.datab(!\CPU|instruction_reg|instr_reg|out[12]~DUPLICATE_q ),
	.datac(!\CPU|controller|state [4]),
	.datad(gnd),
	.datae(!\CPU|controller|state [2]),
	.dataf(!\CPU|controller|Equal13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal19~1 .extended_lut = "off";
defparam \CPU|controller|Equal19~1 .lut_mask = 64'h0000000000000101;
defparam \CPU|controller|Equal19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N57
cyclonev_lcell_comb \CPU|controller|WideOr3~1 (
// Equation(s):
// \CPU|controller|WideOr3~1_combout  = ( !\CPU|instruction_reg|instr_reg|out [14] & ( \CPU|instruction_reg|instr_reg|out [13] & ( (\CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q  & (\CPU|controller|Equal1~0_combout  & 
// ((\CPU|instruction_reg|instr_reg|out[12]~DUPLICATE_q ) # (\CPU|instruction_reg|instr_reg|out [11])))) ) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q ),
	.datab(!\CPU|controller|Equal1~0_combout ),
	.datac(!\CPU|instruction_reg|instr_reg|out [11]),
	.datad(!\CPU|instruction_reg|instr_reg|out[12]~DUPLICATE_q ),
	.datae(!\CPU|instruction_reg|instr_reg|out [14]),
	.dataf(!\CPU|instruction_reg|instr_reg|out [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|WideOr3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|WideOr3~1 .extended_lut = "off";
defparam \CPU|controller|WideOr3~1 .lut_mask = 64'h0000000001110000;
defparam \CPU|controller|WideOr3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N48
cyclonev_lcell_comb \CPU|controller|state~0 (
// Equation(s):
// \CPU|controller|state~0_combout  = ( \CPU|controller|WideOr3~0_combout  & ( \CPU|controller|WideOr3~1_combout  & ( \KEY[1]~input_o  ) ) ) # ( !\CPU|controller|WideOr3~0_combout  & ( \CPU|controller|WideOr3~1_combout  & ( \KEY[1]~input_o  ) ) ) # ( 
// \CPU|controller|WideOr3~0_combout  & ( !\CPU|controller|WideOr3~1_combout  & ( (\KEY[1]~input_o  & (((\CPU|controller|Equal19~1_combout ) # (\CPU|controller|Equal15~0_combout )) # (\CPU|controller|Equal12~0_combout ))) ) ) ) # ( 
// !\CPU|controller|WideOr3~0_combout  & ( !\CPU|controller|WideOr3~1_combout  & ( \KEY[1]~input_o  ) ) )

	.dataa(!\CPU|controller|Equal12~0_combout ),
	.datab(!\KEY[1]~input_o ),
	.datac(!\CPU|controller|Equal15~0_combout ),
	.datad(!\CPU|controller|Equal19~1_combout ),
	.datae(!\CPU|controller|WideOr3~0_combout ),
	.dataf(!\CPU|controller|WideOr3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|state~0 .extended_lut = "off";
defparam \CPU|controller|state~0 .lut_mask = 64'h3333133333333333;
defparam \CPU|controller|state~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y3_N38
dffeas \CPU|controller|state[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|controller|state~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|controller|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|controller|state[3] .is_wysiwyg = "true";
defparam \CPU|controller|state[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N48
cyclonev_lcell_comb \CPU|controller|readB[2]~0 (
// Equation(s):
// \CPU|controller|readB[2]~0_combout  = ( !\CPU|controller|state [4] & ( \CPU|controller|state [1] & ( (\CPU|controller|state [2] & (!\CPU|controller|state [3] $ (\CPU|controller|state [0]))) ) ) ) # ( !\CPU|controller|state [4] & ( !\CPU|controller|state 
// [1] & ( (\CPU|controller|state [0] & ((\CPU|controller|state [2]) # (\CPU|controller|state [3]))) ) ) )

	.dataa(!\CPU|controller|state [3]),
	.datab(gnd),
	.datac(!\CPU|controller|state [0]),
	.datad(!\CPU|controller|state [2]),
	.datae(!\CPU|controller|state [4]),
	.dataf(!\CPU|controller|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|readB[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|readB[2]~0 .extended_lut = "off";
defparam \CPU|controller|readB[2]~0 .lut_mask = 64'h050F000000A50000;
defparam \CPU|controller|readB[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N0
cyclonev_lcell_comb \CPU|DP|Bin[4]~2 (
// Equation(s):
// \CPU|DP|Bin[4]~2_combout  = ( !\CPU|decode|shift[1]~0_combout  & ( (!\CPU|controller|Equal14~0_combout ) # (\CPU|controller|readB[2]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|controller|readB[2]~0_combout ),
	.datad(!\CPU|controller|Equal14~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|decode|shift[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[4]~2 .extended_lut = "off";
defparam \CPU|DP|Bin[4]~2 .lut_mask = 64'hFF0FFF0F00000000;
defparam \CPU|DP|Bin[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y3_N36
cyclonev_lcell_comb \CPU|DP|Bin[1]~3 (
// Equation(s):
// \CPU|DP|Bin[1]~3_combout  = ( \CPU|DP|Bin[4]~1_combout  & ( \CPU|DP|REGFILE|Mux29~2_combout  & ( (!\CPU|DP|Bin[4]~2_combout ) # (\CPU|DP|REGFILE|Mux31~2_combout ) ) ) ) # ( !\CPU|DP|Bin[4]~1_combout  & ( \CPU|DP|REGFILE|Mux29~2_combout  & ( 
// (!\CPU|DP|Bin[4]~2_combout  & (\CPU|instruction_reg|instr_reg|out [1])) # (\CPU|DP|Bin[4]~2_combout  & ((\CPU|DP|REGFILE|Mux30~2_combout ))) ) ) ) # ( \CPU|DP|Bin[4]~1_combout  & ( !\CPU|DP|REGFILE|Mux29~2_combout  & ( (\CPU|DP|Bin[4]~2_combout  & 
// \CPU|DP|REGFILE|Mux31~2_combout ) ) ) ) # ( !\CPU|DP|Bin[4]~1_combout  & ( !\CPU|DP|REGFILE|Mux29~2_combout  & ( (!\CPU|DP|Bin[4]~2_combout  & (\CPU|instruction_reg|instr_reg|out [1])) # (\CPU|DP|Bin[4]~2_combout  & ((\CPU|DP|REGFILE|Mux30~2_combout ))) ) 
// ) )

	.dataa(!\CPU|DP|Bin[4]~2_combout ),
	.datab(!\CPU|instruction_reg|instr_reg|out [1]),
	.datac(!\CPU|DP|REGFILE|Mux31~2_combout ),
	.datad(!\CPU|DP|REGFILE|Mux30~2_combout ),
	.datae(!\CPU|DP|Bin[4]~1_combout ),
	.dataf(!\CPU|DP|REGFILE|Mux29~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[1]~3 .extended_lut = "off";
defparam \CPU|DP|Bin[1]~3 .lut_mask = 64'h227705052277AFAF;
defparam \CPU|DP|Bin[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N54
cyclonev_lcell_comb \CPU|DP|alu|Mux14~0 (
// Equation(s):
// \CPU|DP|alu|Mux14~0_combout  = ( \CPU|controller|Equal6~0_combout  & ( !\CPU|DP|Bin[1]~3_combout  ) ) # ( !\CPU|controller|Equal6~0_combout  & ( (\CPU|DP|Bin[1]~3_combout  & \CPU|DP|Ain[1]~9_combout ) ) )

	.dataa(gnd),
	.datab(!\CPU|DP|Bin[1]~3_combout ),
	.datac(gnd),
	.datad(!\CPU|DP|Ain[1]~9_combout ),
	.datae(gnd),
	.dataf(!\CPU|controller|Equal6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Mux14~0 .extended_lut = "off";
defparam \CPU|DP|alu|Mux14~0 .lut_mask = 64'h00330033CCCCCCCC;
defparam \CPU|DP|alu|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N57
cyclonev_lcell_comb \CPU|DP|alu|Mux14~1 (
// Equation(s):
// \CPU|DP|alu|Mux14~1_combout  = ( \CPU|DP|alu|adder|Add0~5_sumout  & ( (!\CPU|decode|ALUop[1]~0_combout ) # (\CPU|DP|alu|Mux14~0_combout ) ) ) # ( !\CPU|DP|alu|adder|Add0~5_sumout  & ( (\CPU|decode|ALUop[1]~0_combout  & \CPU|DP|alu|Mux14~0_combout ) ) )

	.dataa(!\CPU|decode|ALUop[1]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|DP|alu|Mux14~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|alu|adder|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Mux14~1 .extended_lut = "off";
defparam \CPU|DP|alu|Mux14~1 .lut_mask = 64'h00550055AAFFAAFF;
defparam \CPU|DP|alu|Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y2_N29
dffeas \CPU|data_addr_reg|data_addr_DFF|out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|alu|Mux14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|data_addr_reg|data_addr_DFF|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|data_addr_reg|data_addr_DFF|out[1] .is_wysiwyg = "true";
defparam \CPU|data_addr_reg|data_addr_DFF|out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y2_N35
dffeas \CPU|PC_reg|PC_DFF|out[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|PC_reg|next_pc[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|controller|Equal20~0_combout ),
	.sload(gnd),
	.ena(\CPU|PC_reg|PC_DFF|out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC_reg|PC_DFF|out[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC_reg|PC_DFF|out[1]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC_reg|PC_DFF|out[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N18
cyclonev_lcell_comb \CPU|mem_addr[1]~0 (
// Equation(s):
// \CPU|mem_addr[1]~0_combout  = ( \CPU|PC_reg|PC_DFF|out[1]~DUPLICATE_q  & ( (!\CPU|controller|addr_sel~0_combout ) # (\CPU|data_addr_reg|data_addr_DFF|out [1]) ) ) # ( !\CPU|PC_reg|PC_DFF|out[1]~DUPLICATE_q  & ( (\CPU|data_addr_reg|data_addr_DFF|out [1] & 
// \CPU|controller|addr_sel~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|data_addr_reg|data_addr_DFF|out [1]),
	.datad(!\CPU|controller|addr_sel~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|PC_reg|PC_DFF|out[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mem_addr[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mem_addr[1]~0 .extended_lut = "off";
defparam \CPU|mem_addr[1]~0 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \CPU|mem_addr[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N6
cyclonev_lcell_comb \read_data[13]~2 (
// Equation(s):
// \read_data[13]~2_combout  = ( \MEM|mem_rtl_0|auto_generated|ram_block1a13  & ( \read_data~0_combout  ) )

	.dataa(gnd),
	.datab(!\read_data~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MEM|mem_rtl_0|auto_generated|ram_block1a13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[13]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[13]~2 .extended_lut = "off";
defparam \read_data[13]~2 .lut_mask = 64'h0000000033333333;
defparam \read_data[13]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N30
cyclonev_lcell_comb \CPU|instruction_reg|instr_reg|out[13]~feeder (
// Equation(s):
// \CPU|instruction_reg|instr_reg|out[13]~feeder_combout  = ( \read_data[13]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\read_data[13]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|instruction_reg|instr_reg|out[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[13]~feeder .extended_lut = "off";
defparam \CPU|instruction_reg|instr_reg|out[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|instruction_reg|instr_reg|out[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y5_N31
dffeas \CPU|instruction_reg|instr_reg|out[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|instruction_reg|instr_reg|out[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|WideOr7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[13] .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y5_N14
dffeas \CPU|instruction_reg|instr_reg|out[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\read_data[12]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|WideOr7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[12] .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N6
cyclonev_lcell_comb \CPU|controller|WideOr5~1 (
// Equation(s):
// \CPU|controller|WideOr5~1_combout  = ( !\CPU|instruction_reg|instr_reg|out [15] & ( (\CPU|instruction_reg|instr_reg|out [13] & (!\CPU|instruction_reg|instr_reg|out [12] & (\CPU|controller|Equal14~0_combout  & (!\CPU|instruction_reg|instr_reg|out [11] & 
// \CPU|instruction_reg|instr_reg|out [14])))) ) ) # ( \CPU|instruction_reg|instr_reg|out [15] & ( (!\CPU|instruction_reg|instr_reg|out [12] & (\CPU|controller|Equal1~0_combout  & ((!\CPU|instruction_reg|instr_reg|out [13] & 
// (!\CPU|instruction_reg|instr_reg|out [11] & \CPU|instruction_reg|instr_reg|out [14])) # (\CPU|instruction_reg|instr_reg|out [13] & (\CPU|instruction_reg|instr_reg|out [11] & !\CPU|instruction_reg|instr_reg|out [14]))))) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [13]),
	.datab(!\CPU|instruction_reg|instr_reg|out [12]),
	.datac(!\CPU|controller|Equal1~0_combout ),
	.datad(!\CPU|instruction_reg|instr_reg|out [11]),
	.datae(!\CPU|instruction_reg|instr_reg|out [15]),
	.dataf(!\CPU|instruction_reg|instr_reg|out [14]),
	.datag(!\CPU|controller|Equal14~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|WideOr5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|WideOr5~1 .extended_lut = "on";
defparam \CPU|controller|WideOr5~1 .lut_mask = 64'h0000000404000800;
defparam \CPU|controller|WideOr5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N3
cyclonev_lcell_comb \CPU|controller|Equal11~0 (
// Equation(s):
// \CPU|controller|Equal11~0_combout  = ( !\CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q  & ( (!\CPU|instruction_reg|instr_reg|out [13] & (\CPU|instruction_reg|instr_reg|out [14] & \CPU|controller|Equal1~0_combout )) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [13]),
	.datab(!\CPU|instruction_reg|instr_reg|out [14]),
	.datac(!\CPU|controller|Equal1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal11~0 .extended_lut = "off";
defparam \CPU|controller|Equal11~0 .lut_mask = 64'h0202020200000000;
defparam \CPU|controller|Equal11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N12
cyclonev_lcell_comb \CPU|controller|WideOr1~0 (
// Equation(s):
// \CPU|controller|WideOr1~0_combout  = ( \CPU|controller|Equal11~0_combout  & ( (\CPU|instruction_reg|instr_reg|out[12]~DUPLICATE_q  & (((\CPU|controller|Equal1~0_combout  & \CPU|controller|Equal13~0_combout )) # (\CPU|instruction_reg|instr_reg|out [11]))) 
// ) ) # ( !\CPU|controller|Equal11~0_combout  & ( (\CPU|controller|Equal1~0_combout  & (\CPU|controller|Equal13~0_combout  & \CPU|instruction_reg|instr_reg|out[12]~DUPLICATE_q )) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [11]),
	.datab(!\CPU|controller|Equal1~0_combout ),
	.datac(!\CPU|controller|Equal13~0_combout ),
	.datad(!\CPU|instruction_reg|instr_reg|out[12]~DUPLICATE_q ),
	.datae(!\CPU|controller|Equal11~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|WideOr1~0 .extended_lut = "off";
defparam \CPU|controller|WideOr1~0 .lut_mask = 64'h0003005700030057;
defparam \CPU|controller|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N18
cyclonev_lcell_comb \CPU|controller|WideOr3~2 (
// Equation(s):
// \CPU|controller|WideOr3~2_combout  = ( !\CPU|controller|Equal19~1_combout  & ( (!\CPU|controller|Equal12~0_combout  & !\CPU|controller|Equal15~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|controller|Equal12~0_combout ),
	.datad(!\CPU|controller|Equal15~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|controller|Equal19~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|WideOr3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|WideOr3~2 .extended_lut = "off";
defparam \CPU|controller|WideOr3~2 .lut_mask = 64'hF000F00000000000;
defparam \CPU|controller|WideOr3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N42
cyclonev_lcell_comb \CPU|controller|state~1 (
// Equation(s):
// \CPU|controller|state~1_combout  = ( \CPU|controller|WideOr3~2_combout  & ( (\KEY[1]~input_o  & (((\CPU|controller|WideOr1~0_combout ) # (\CPU|controller|WideOr5~1_combout )) # (\CPU|controller|WideOr5~0_combout ))) ) ) # ( 
// !\CPU|controller|WideOr3~2_combout  & ( \KEY[1]~input_o  ) )

	.dataa(!\CPU|controller|WideOr5~0_combout ),
	.datab(!\KEY[1]~input_o ),
	.datac(!\CPU|controller|WideOr5~1_combout ),
	.datad(!\CPU|controller|WideOr1~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|controller|WideOr3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|state~1 .extended_lut = "off";
defparam \CPU|controller|state~1 .lut_mask = 64'h3333333313331333;
defparam \CPU|controller|state~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y3_N17
dffeas \CPU|controller|state[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|controller|state~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|controller|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|controller|state[2] .is_wysiwyg = "true";
defparam \CPU|controller|state[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N15
cyclonev_lcell_comb \CPU|controller|WideOr7~0 (
// Equation(s):
// \CPU|controller|WideOr7~0_combout  = ( !\CPU|controller|state [3] & ( (!\CPU|controller|state [2] & (!\CPU|controller|state [4] & (!\CPU|controller|state [1] $ (!\CPU|controller|state [0])))) ) )

	.dataa(!\CPU|controller|state [2]),
	.datab(!\CPU|controller|state [1]),
	.datac(!\CPU|controller|state [0]),
	.datad(!\CPU|controller|state [4]),
	.datae(gnd),
	.dataf(!\CPU|controller|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|WideOr7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|WideOr7~0 .extended_lut = "off";
defparam \CPU|controller|WideOr7~0 .lut_mask = 64'h2800280000000000;
defparam \CPU|controller|WideOr7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y5_N49
dffeas \CPU|instruction_reg|instr_reg|out[15]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\read_data[15]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|WideOr7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[15]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N45
cyclonev_lcell_comb \CPU|controller|WideOr5~0 (
// Equation(s):
// \CPU|controller|WideOr5~0_combout  = ( \CPU|instruction_reg|instr_reg|out[12]~DUPLICATE_q  & ( \CPU|instruction_reg|instr_reg|out [13] & ( (\CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q  & (\CPU|controller|Equal1~0_combout  & 
// (!\CPU|instruction_reg|instr_reg|out [11] & !\CPU|instruction_reg|instr_reg|out [14]))) ) ) ) # ( !\CPU|instruction_reg|instr_reg|out[12]~DUPLICATE_q  & ( \CPU|instruction_reg|instr_reg|out [13] & ( (\CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q  & 
// (\CPU|controller|Equal1~0_combout  & (!\CPU|instruction_reg|instr_reg|out [11] & !\CPU|instruction_reg|instr_reg|out [14]))) ) ) ) # ( \CPU|instruction_reg|instr_reg|out[12]~DUPLICATE_q  & ( !\CPU|instruction_reg|instr_reg|out [13] & ( 
// (\CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q  & (\CPU|controller|Equal1~0_combout  & (!\CPU|instruction_reg|instr_reg|out [11] & \CPU|instruction_reg|instr_reg|out [14]))) ) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q ),
	.datab(!\CPU|controller|Equal1~0_combout ),
	.datac(!\CPU|instruction_reg|instr_reg|out [11]),
	.datad(!\CPU|instruction_reg|instr_reg|out [14]),
	.datae(!\CPU|instruction_reg|instr_reg|out[12]~DUPLICATE_q ),
	.dataf(!\CPU|instruction_reg|instr_reg|out [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|WideOr5~0 .extended_lut = "off";
defparam \CPU|controller|WideOr5~0 .lut_mask = 64'h0000001010001000;
defparam \CPU|controller|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N45
cyclonev_lcell_comb \CPU|controller|state~2 (
// Equation(s):
// \CPU|controller|state~2_combout  = ( \CPU|controller|WideOr3~2_combout  & ( (\KEY[1]~input_o  & (((\CPU|controller|WideOr1~0_combout ) # (\CPU|controller|WideOr7~0_combout )) # (\CPU|controller|WideOr5~0_combout ))) ) ) # ( 
// !\CPU|controller|WideOr3~2_combout  & ( \KEY[1]~input_o  ) )

	.dataa(!\CPU|controller|WideOr5~0_combout ),
	.datab(!\KEY[1]~input_o ),
	.datac(!\CPU|controller|WideOr7~0_combout ),
	.datad(!\CPU|controller|WideOr1~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|controller|WideOr3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|state~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|state~2 .extended_lut = "off";
defparam \CPU|controller|state~2 .lut_mask = 64'h3333333313331333;
defparam \CPU|controller|state~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y3_N47
dffeas \CPU|controller|state[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|controller|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|controller|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|controller|state[1] .is_wysiwyg = "true";
defparam \CPU|controller|state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N57
cyclonev_lcell_comb \CPU|controller|Equal14~0 (
// Equation(s):
// \CPU|controller|Equal14~0_combout  = ( \CPU|controller|state [3] & ( (\CPU|controller|state [4] & (!\CPU|controller|state [1] & (!\CPU|controller|state [2] & !\CPU|controller|state [0]))) ) )

	.dataa(!\CPU|controller|state [4]),
	.datab(!\CPU|controller|state [1]),
	.datac(!\CPU|controller|state [2]),
	.datad(!\CPU|controller|state [0]),
	.datae(gnd),
	.dataf(!\CPU|controller|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal14~0 .extended_lut = "off";
defparam \CPU|controller|Equal14~0 .lut_mask = 64'h0000000040004000;
defparam \CPU|controller|Equal14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y3_N59
dffeas \CPU|data_addr_reg|data_addr_DFF|out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|alu|Mux15~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|data_addr_reg|data_addr_DFF|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|data_addr_reg|data_addr_DFF|out[0] .is_wysiwyg = "true";
defparam \CPU|data_addr_reg|data_addr_DFF|out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N33
cyclonev_lcell_comb \CPU|mem_addr[0]~3 (
// Equation(s):
// \CPU|mem_addr[0]~3_combout  = ( \CPU|PC_reg|PC_DFF|out [0] & ( \CPU|controller|addr_sel~0_combout  & ( \CPU|data_addr_reg|data_addr_DFF|out [0] ) ) ) # ( !\CPU|PC_reg|PC_DFF|out [0] & ( \CPU|controller|addr_sel~0_combout  & ( 
// \CPU|data_addr_reg|data_addr_DFF|out [0] ) ) ) # ( \CPU|PC_reg|PC_DFF|out [0] & ( !\CPU|controller|addr_sel~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|data_addr_reg|data_addr_DFF|out [0]),
	.datad(gnd),
	.datae(!\CPU|PC_reg|PC_DFF|out [0]),
	.dataf(!\CPU|controller|addr_sel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mem_addr[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mem_addr[0]~3 .extended_lut = "off";
defparam \CPU|mem_addr[0]~3 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \CPU|mem_addr[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N9
cyclonev_lcell_comb \read_data[11]~16 (
// Equation(s):
// \read_data[11]~16_combout  = ( \read_data~0_combout  & ( \MEM|mem_rtl_0|auto_generated|ram_block1a11  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\read_data~0_combout ),
	.dataf(!\MEM|mem_rtl_0|auto_generated|ram_block1a11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[11]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[11]~16 .extended_lut = "off";
defparam \read_data[11]~16 .lut_mask = 64'h000000000000FFFF;
defparam \read_data[11]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y5_N11
dffeas \CPU|instruction_reg|instr_reg|out[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\read_data[11]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|WideOr7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[11] .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N27
cyclonev_lcell_comb \CPU|controller|Equal12~0 (
// Equation(s):
// \CPU|controller|Equal12~0_combout  = ( !\CPU|instruction_reg|instr_reg|out[12]~DUPLICATE_q  & ( (!\CPU|instruction_reg|instr_reg|out [11] & \CPU|controller|Equal11~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|instruction_reg|instr_reg|out [11]),
	.datad(!\CPU|controller|Equal11~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|instruction_reg|instr_reg|out[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal12~0 .extended_lut = "off";
defparam \CPU|controller|Equal12~0 .lut_mask = 64'h00F000F000000000;
defparam \CPU|controller|Equal12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N0
cyclonev_lcell_comb \CPU|controller|WideOr1~1 (
// Equation(s):
// \CPU|controller|WideOr1~1_combout  = ( \CPU|controller|state [2] & ( \CPU|instruction_reg|instr_reg|out [11] & ( (\CPU|instruction_reg|instr_reg|out [14] & (\CPU|instruction_reg|instr_reg|out[12]~DUPLICATE_q  & (\CPU|controller|state [4] & 
// !\CPU|instruction_reg|instr_reg|out [13]))) ) ) ) # ( !\CPU|controller|state [2] & ( !\CPU|instruction_reg|instr_reg|out [11] & ( (!\CPU|instruction_reg|instr_reg|out [14] & (!\CPU|instruction_reg|instr_reg|out[12]~DUPLICATE_q  & (!\CPU|controller|state 
// [4] & \CPU|instruction_reg|instr_reg|out [13]))) ) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [14]),
	.datab(!\CPU|instruction_reg|instr_reg|out[12]~DUPLICATE_q ),
	.datac(!\CPU|controller|state [4]),
	.datad(!\CPU|instruction_reg|instr_reg|out [13]),
	.datae(!\CPU|controller|state [2]),
	.dataf(!\CPU|instruction_reg|instr_reg|out [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|WideOr1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|WideOr1~1 .extended_lut = "off";
defparam \CPU|controller|WideOr1~1 .lut_mask = 64'h0080000000000100;
defparam \CPU|controller|WideOr1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N21
cyclonev_lcell_comb \CPU|controller|WideOr1~3 (
// Equation(s):
// \CPU|controller|WideOr1~3_combout  = ( !\CPU|controller|WideOr1~2_combout  & ( (\CPU|controller|WideOr3~0_combout  & ((!\CPU|controller|Equal19~0_combout ) # ((!\CPU|controller|WideOr1~1_combout ) # (\CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q )))) 
// ) )

	.dataa(!\CPU|controller|Equal19~0_combout ),
	.datab(!\CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q ),
	.datac(!\CPU|controller|WideOr1~1_combout ),
	.datad(!\CPU|controller|WideOr3~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|controller|WideOr1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|WideOr1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|WideOr1~3 .extended_lut = "off";
defparam \CPU|controller|WideOr1~3 .lut_mask = 64'h00FB00FB00000000;
defparam \CPU|controller|WideOr1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N51
cyclonev_lcell_comb \CPU|controller|state~3 (
// Equation(s):
// \CPU|controller|state~3_combout  = ( \CPU|controller|WideOr1~3_combout  & ( \CPU|controller|WideOr1~0_combout  & ( \KEY[1]~input_o  ) ) ) # ( !\CPU|controller|WideOr1~3_combout  & ( \CPU|controller|WideOr1~0_combout  & ( \KEY[1]~input_o  ) ) ) # ( 
// \CPU|controller|WideOr1~3_combout  & ( !\CPU|controller|WideOr1~0_combout  & ( (\KEY[1]~input_o  & (((\CPU|controller|Equal15~0_combout ) # (\CPU|controller|Equal19~1_combout )) # (\CPU|controller|Equal12~0_combout ))) ) ) ) # ( 
// !\CPU|controller|WideOr1~3_combout  & ( !\CPU|controller|WideOr1~0_combout  & ( \KEY[1]~input_o  ) ) )

	.dataa(!\CPU|controller|Equal12~0_combout ),
	.datab(!\KEY[1]~input_o ),
	.datac(!\CPU|controller|Equal19~1_combout ),
	.datad(!\CPU|controller|Equal15~0_combout ),
	.datae(!\CPU|controller|WideOr1~3_combout ),
	.dataf(!\CPU|controller|WideOr1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|state~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|state~3 .extended_lut = "off";
defparam \CPU|controller|state~3 .lut_mask = 64'h3333133333333333;
defparam \CPU|controller|state~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y3_N53
dffeas \CPU|controller|state[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|controller|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|controller|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|controller|state[4] .is_wysiwyg = "true";
defparam \CPU|controller|state[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N21
cyclonev_lcell_comb \led_con|enable~0 (
// Equation(s):
// \led_con|enable~0_combout  = ( \CPU|controller|state [3] & ( (\CPU|controller|state [4] & (!\CPU|controller|state [0] & (\CPU|controller|state [2] & \CPU|controller|state [1]))) ) )

	.dataa(!\CPU|controller|state [4]),
	.datab(!\CPU|controller|state [0]),
	.datac(!\CPU|controller|state [2]),
	.datad(!\CPU|controller|state [1]),
	.datae(gnd),
	.dataf(!\CPU|controller|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\led_con|enable~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \led_con|enable~0 .extended_lut = "off";
defparam \led_con|enable~0 .lut_mask = 64'h0000000000040004;
defparam \led_con|enable~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y3_N27
cyclonev_lcell_comb write(
// Equation(s):
// \write~combout  = ( \CPU|data_addr_reg|data_addr_DFF|out [8] & ( (\led_con|enable~0_combout  & !\CPU|controller|addr_sel~0_combout ) ) ) # ( !\CPU|data_addr_reg|data_addr_DFF|out [8] & ( \led_con|enable~0_combout  ) )

	.dataa(!\led_con|enable~0_combout ),
	.datab(!\CPU|controller|addr_sel~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam write.extended_lut = "off";
defparam write.lut_mask = 64'h5555555544444444;
defparam write.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N24
cyclonev_lcell_comb \read_data[8]~7 (
// Equation(s):
// \read_data[8]~7_combout  = ( \MEM|mem_rtl_0|auto_generated|ram_block1a8  & ( \read_data~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\read_data~0_combout ),
	.datae(gnd),
	.dataf(!\MEM|mem_rtl_0|auto_generated|ram_block1a8 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[8]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[8]~7 .extended_lut = "off";
defparam \read_data[8]~7 .lut_mask = 64'h0000000000FF00FF;
defparam \read_data[8]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N0
cyclonev_lcell_comb \CPU|DP|Mux7~0 (
// Equation(s):
// \CPU|DP|Mux7~0_combout  = ( !\CPU|DP|Mux5~1_combout  & ( (((\CPU|instruction_reg|instr_reg|out [7] & (!\CPU|DP|Mux5~0_combout )))) ) ) # ( \CPU|DP|Mux5~1_combout  & ( (!\CPU|DP|Mux5~0_combout  & ((!\CPU|decode|ALUop[1]~0_combout  & 
// (((\CPU|DP|alu|adder|Add0~33_sumout )))) # (\CPU|decode|ALUop[1]~0_combout  & (((\CPU|DP|alu|Mux7~0_combout )))))) # (\CPU|DP|Mux5~0_combout  & (((\read_data[8]~7_combout )))) ) )

	.dataa(!\CPU|decode|ALUop[1]~0_combout ),
	.datab(!\read_data[8]~7_combout ),
	.datac(!\CPU|DP|alu|Mux7~0_combout ),
	.datad(!\CPU|DP|Mux5~0_combout ),
	.datae(!\CPU|DP|Mux5~1_combout ),
	.dataf(!\CPU|DP|alu|adder|Add0~33_sumout ),
	.datag(!\CPU|instruction_reg|instr_reg|out [7]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Mux7~0 .extended_lut = "on";
defparam \CPU|DP|Mux7~0 .lut_mask = 64'h0F0005330F00AF33;
defparam \CPU|DP|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N53
dffeas \CPU|DP|REGFILE|REG7|out[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG7|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG7|out[8] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG7|out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y4_N22
dffeas \CPU|DP|REGFILE|REG6|out[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|writenum_onehot[6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|REG6|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|REG6|out[8] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|REG6|out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N24
cyclonev_lcell_comb \CPU|DP|Ain[8]~28 (
// Equation(s):
// \CPU|DP|Ain[8]~28_combout  = ( \CPU|instruction_reg|instr_reg|out [8] & ( \CPU|DP|REGFILE|REG6|out [8] & ( (!\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q  & ((\CPU|DP|REGFILE|REG5|out [8]))) # (\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q  & 
// (\CPU|DP|REGFILE|REG7|out [8])) ) ) ) # ( !\CPU|instruction_reg|instr_reg|out [8] & ( \CPU|DP|REGFILE|REG6|out [8] & ( (\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q ) # (\CPU|DP|REGFILE|REG4|out [8]) ) ) ) # ( \CPU|instruction_reg|instr_reg|out [8] & 
// ( !\CPU|DP|REGFILE|REG6|out [8] & ( (!\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q  & ((\CPU|DP|REGFILE|REG5|out [8]))) # (\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q  & (\CPU|DP|REGFILE|REG7|out [8])) ) ) ) # ( 
// !\CPU|instruction_reg|instr_reg|out [8] & ( !\CPU|DP|REGFILE|REG6|out [8] & ( (\CPU|DP|REGFILE|REG4|out [8] & !\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q ) ) ) )

	.dataa(!\CPU|DP|REGFILE|REG7|out [8]),
	.datab(!\CPU|DP|REGFILE|REG4|out [8]),
	.datac(!\CPU|DP|REGFILE|REG5|out [8]),
	.datad(!\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q ),
	.datae(!\CPU|instruction_reg|instr_reg|out [8]),
	.dataf(!\CPU|DP|REGFILE|REG6|out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Ain[8]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Ain[8]~28 .extended_lut = "off";
defparam \CPU|DP|Ain[8]~28 .lut_mask = 64'h33000F5533FF0F55;
defparam \CPU|DP|Ain[8]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N21
cyclonev_lcell_comb \CPU|DP|Ain[8]~29 (
// Equation(s):
// \CPU|DP|Ain[8]~29_combout  = ( \CPU|instruction_reg|instr_reg|out [9] & ( \CPU|DP|REGFILE|REG3|out [8] ) ) # ( !\CPU|instruction_reg|instr_reg|out [9] & ( \CPU|DP|REGFILE|REG3|out [8] & ( (!\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q  & 
// (\CPU|DP|REGFILE|REG0|out [8])) # (\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q  & ((\CPU|DP|REGFILE|REG1|out [8]))) ) ) ) # ( !\CPU|instruction_reg|instr_reg|out [9] & ( !\CPU|DP|REGFILE|REG3|out [8] & ( 
// (!\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q  & (\CPU|DP|REGFILE|REG0|out [8])) # (\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q  & ((\CPU|DP|REGFILE|REG1|out [8]))) ) ) )

	.dataa(gnd),
	.datab(!\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q ),
	.datac(!\CPU|DP|REGFILE|REG0|out [8]),
	.datad(!\CPU|DP|REGFILE|REG1|out [8]),
	.datae(!\CPU|instruction_reg|instr_reg|out [9]),
	.dataf(!\CPU|DP|REGFILE|REG3|out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Ain[8]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Ain[8]~29 .extended_lut = "off";
defparam \CPU|DP|Ain[8]~29 .lut_mask = 64'h0C3F00000C3FFFFF;
defparam \CPU|DP|Ain[8]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N15
cyclonev_lcell_comb \CPU|DP|Ain[8]~30 (
// Equation(s):
// \CPU|DP|Ain[8]~30_combout  = ( \CPU|DP|Ain[1]~3_combout  & ( (!\CPU|DP|Ain[1]~2_combout  & ((\CPU|DP|REGFILE|REG2|out [8]))) # (\CPU|DP|Ain[1]~2_combout  & (\CPU|DP|Ain[8]~28_combout )) ) ) # ( !\CPU|DP|Ain[1]~3_combout  & ( (\CPU|DP|Ain[1]~2_combout  & 
// \CPU|DP|Ain[8]~29_combout ) ) )

	.dataa(!\CPU|DP|Ain[8]~28_combout ),
	.datab(!\CPU|DP|Ain[1]~2_combout ),
	.datac(!\CPU|DP|Ain[8]~29_combout ),
	.datad(!\CPU|DP|REGFILE|REG2|out [8]),
	.datae(gnd),
	.dataf(!\CPU|DP|Ain[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Ain[8]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Ain[8]~30 .extended_lut = "off";
defparam \CPU|DP|Ain[8]~30 .lut_mask = 64'h0303030311DD11DD;
defparam \CPU|DP|Ain[8]~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N6
cyclonev_lcell_comb \CPU|DP|alu|Mux7~0 (
// Equation(s):
// \CPU|DP|alu|Mux7~0_combout  = ( \CPU|DP|Bin[8]~10_combout  & ( (\CPU|DP|Ain[8]~30_combout  & !\CPU|controller|Equal6~0_combout ) ) ) # ( !\CPU|DP|Bin[8]~10_combout  & ( \CPU|controller|Equal6~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|DP|Ain[8]~30_combout ),
	.datad(!\CPU|controller|Equal6~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|Bin[8]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Mux7~0 .extended_lut = "off";
defparam \CPU|DP|alu|Mux7~0 .lut_mask = 64'h00FF00FF0F000F00;
defparam \CPU|DP|alu|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N21
cyclonev_lcell_comb \CPU|DP|alu|Mux7~1 (
// Equation(s):
// \CPU|DP|alu|Mux7~1_combout  = ( \CPU|DP|alu|adder|Add0~33_sumout  & ( (!\CPU|decode|ALUop[1]~0_combout ) # (\CPU|DP|alu|Mux7~0_combout ) ) ) # ( !\CPU|DP|alu|adder|Add0~33_sumout  & ( (\CPU|decode|ALUop[1]~0_combout  & \CPU|DP|alu|Mux7~0_combout ) ) )

	.dataa(!\CPU|decode|ALUop[1]~0_combout ),
	.datab(gnd),
	.datac(!\CPU|DP|alu|Mux7~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|alu|adder|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Mux7~1 .extended_lut = "off";
defparam \CPU|DP|alu|Mux7~1 .lut_mask = 64'h05050505AFAFAFAF;
defparam \CPU|DP|alu|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y3_N23
dffeas \CPU|data_addr_reg|data_addr_DFF|out[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|alu|Mux7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|data_addr_reg|data_addr_DFF|out[8] .is_wysiwyg = "true";
defparam \CPU|data_addr_reg|data_addr_DFF|out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N54
cyclonev_lcell_comb \read_data~0 (
// Equation(s):
// \read_data~0_combout  = ( \CPU|controller|addr_sel~0_combout  & ( (!\CPU|data_addr_reg|data_addr_DFF|out [8] & !\led_con|enable~0_combout ) ) ) # ( !\CPU|controller|addr_sel~0_combout  & ( !\led_con|enable~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.datad(!\led_con|enable~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|controller|addr_sel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data~0 .extended_lut = "off";
defparam \read_data~0 .lut_mask = 64'hFF00FF00F000F000;
defparam \read_data~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N42
cyclonev_lcell_comb \read_data[15]~1 (
// Equation(s):
// \read_data[15]~1_combout  = ( \MEM|mem_rtl_0|auto_generated|ram_block1a15  & ( \read_data~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\read_data~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MEM|mem_rtl_0|auto_generated|ram_block1a15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[15]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[15]~1 .extended_lut = "off";
defparam \read_data[15]~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \read_data[15]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y5_N50
dffeas \CPU|instruction_reg|instr_reg|out[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\read_data[15]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|WideOr7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[15] .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N21
cyclonev_lcell_comb \CPU|decode|ALUop[1]~0 (
// Equation(s):
// \CPU|decode|ALUop[1]~0_combout  = ( \CPU|instruction_reg|instr_reg|out[12]~DUPLICATE_q  & ( (\CPU|instruction_reg|instr_reg|out [15] & (\CPU|instruction_reg|instr_reg|out[13]~DUPLICATE_q  & !\CPU|instruction_reg|instr_reg|out [14])) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [15]),
	.datab(!\CPU|instruction_reg|instr_reg|out[13]~DUPLICATE_q ),
	.datac(!\CPU|instruction_reg|instr_reg|out [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|instruction_reg|instr_reg|out[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|decode|ALUop[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|decode|ALUop[1]~0 .extended_lut = "off";
defparam \CPU|decode|ALUop[1]~0 .lut_mask = 64'h0000000010101010;
defparam \CPU|decode|ALUop[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N57
cyclonev_lcell_comb \CPU|DP|alu|Mux15~1 (
// Equation(s):
// \CPU|DP|alu|Mux15~1_combout  = ( \CPU|DP|alu|adder|Add0~1_sumout  & ( (!\CPU|decode|ALUop[1]~0_combout ) # (\CPU|DP|alu|Mux15~0_combout ) ) ) # ( !\CPU|DP|alu|adder|Add0~1_sumout  & ( \CPU|DP|alu|Mux15~0_combout  ) )

	.dataa(!\CPU|decode|ALUop[1]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|DP|alu|Mux15~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|alu|adder|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Mux15~1 .extended_lut = "off";
defparam \CPU|DP|alu|Mux15~1 .lut_mask = 64'h00FF00FFAAFFAAFF;
defparam \CPU|DP|alu|Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N18
cyclonev_lcell_comb \led_con|enable~1 (
// Equation(s):
// \led_con|enable~1_combout  = ( \led_con|enable~0_combout  & ( \CPU|controller|addr_sel~0_combout  & ( (!\CPU|data_addr_reg|data_addr_DFF|out [0] & \CPU|data_addr_reg|data_addr_DFF|out [8]) ) ) )

	.dataa(gnd),
	.datab(!\CPU|data_addr_reg|data_addr_DFF|out [0]),
	.datac(!\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.datad(gnd),
	.datae(!\led_con|enable~0_combout ),
	.dataf(!\CPU|controller|addr_sel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\led_con|enable~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \led_con|enable~1 .extended_lut = "off";
defparam \led_con|enable~1 .lut_mask = 64'h0000000000000C0C;
defparam \led_con|enable~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N3
cyclonev_lcell_comb \led_con|enable~3 (
// Equation(s):
// \led_con|enable~3_combout  = ( \CPU|controller|addr_sel~0_combout  & ( (!\CPU|data_addr_reg|data_addr_DFF|out [5] & !\CPU|data_addr_reg|data_addr_DFF|out [6]) ) ) # ( !\CPU|controller|addr_sel~0_combout  & ( (!\CPU|PC_reg|PC_DFF|out [6] & 
// !\CPU|PC_reg|PC_DFF|out [5]) ) )

	.dataa(!\CPU|data_addr_reg|data_addr_DFF|out [5]),
	.datab(!\CPU|PC_reg|PC_DFF|out [6]),
	.datac(!\CPU|PC_reg|PC_DFF|out [5]),
	.datad(!\CPU|data_addr_reg|data_addr_DFF|out [6]),
	.datae(gnd),
	.dataf(!\CPU|controller|addr_sel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\led_con|enable~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \led_con|enable~3 .extended_lut = "off";
defparam \led_con|enable~3 .lut_mask = 64'hC0C0C0C0AA00AA00;
defparam \led_con|enable~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y2_N36
cyclonev_lcell_comb \led_con|enable~2 (
// Equation(s):
// \led_con|enable~2_combout  = ( !\CPU|data_addr_reg|data_addr_DFF|out [2] & ( \CPU|controller|addr_sel~0_combout  & ( !\CPU|data_addr_reg|data_addr_DFF|out [3] ) ) ) # ( \CPU|data_addr_reg|data_addr_DFF|out [2] & ( !\CPU|controller|addr_sel~0_combout  & ( 
// (!\CPU|PC_reg|PC_DFF|out [2] & !\CPU|PC_reg|PC_DFF|out[3]~DUPLICATE_q ) ) ) ) # ( !\CPU|data_addr_reg|data_addr_DFF|out [2] & ( !\CPU|controller|addr_sel~0_combout  & ( (!\CPU|PC_reg|PC_DFF|out [2] & !\CPU|PC_reg|PC_DFF|out[3]~DUPLICATE_q ) ) ) )

	.dataa(!\CPU|PC_reg|PC_DFF|out [2]),
	.datab(!\CPU|data_addr_reg|data_addr_DFF|out [3]),
	.datac(!\CPU|PC_reg|PC_DFF|out[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\CPU|data_addr_reg|data_addr_DFF|out [2]),
	.dataf(!\CPU|controller|addr_sel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\led_con|enable~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \led_con|enable~2 .extended_lut = "off";
defparam \led_con|enable~2 .lut_mask = 64'hA0A0A0A0CCCC0000;
defparam \led_con|enable~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N39
cyclonev_lcell_comb \led_con|enable~4 (
// Equation(s):
// \led_con|enable~4_combout  = ( \led_con|enable~2_combout  & ( !\CPU|mem_addr[4]~1_combout  & ( (\led_con|enable~1_combout  & (\led_con|enable~3_combout  & (!\CPU|mem_addr[1]~0_combout  & !\CPU|mem_addr[7]~2_combout ))) ) ) )

	.dataa(!\led_con|enable~1_combout ),
	.datab(!\led_con|enable~3_combout ),
	.datac(!\CPU|mem_addr[1]~0_combout ),
	.datad(!\CPU|mem_addr[7]~2_combout ),
	.datae(!\led_con|enable~2_combout ),
	.dataf(!\CPU|mem_addr[4]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\led_con|enable~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \led_con|enable~4 .extended_lut = "off";
defparam \led_con|enable~4 .lut_mask = 64'h0000100000000000;
defparam \led_con|enable~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y2_N4
dffeas \led_con|LEDR_reg|out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|alu|Mux15~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led_con|enable~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_con|LEDR_reg|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \led_con|LEDR_reg|out[0] .is_wysiwyg = "true";
defparam \led_con|LEDR_reg|out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y2_N59
dffeas \led_con|LEDR_reg|out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|alu|Mux14~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led_con|enable~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_con|LEDR_reg|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \led_con|LEDR_reg|out[1] .is_wysiwyg = "true";
defparam \led_con|LEDR_reg|out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y2_N40
dffeas \led_con|LEDR_reg|out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|alu|Mux13~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led_con|enable~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_con|LEDR_reg|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \led_con|LEDR_reg|out[2] .is_wysiwyg = "true";
defparam \led_con|LEDR_reg|out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y4_N10
dffeas \led_con|LEDR_reg|out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|alu|Mux12~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led_con|enable~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_con|LEDR_reg|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \led_con|LEDR_reg|out[3] .is_wysiwyg = "true";
defparam \led_con|LEDR_reg|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y2_N44
dffeas \led_con|LEDR_reg|out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|alu|Mux11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led_con|enable~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_con|LEDR_reg|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \led_con|LEDR_reg|out[4] .is_wysiwyg = "true";
defparam \led_con|LEDR_reg|out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y3_N16
dffeas \led_con|LEDR_reg|out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|alu|Mux10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led_con|enable~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_con|LEDR_reg|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \led_con|LEDR_reg|out[5] .is_wysiwyg = "true";
defparam \led_con|LEDR_reg|out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N18
cyclonev_lcell_comb \led_con|LEDR_reg|out[6]~feeder (
// Equation(s):
// \led_con|LEDR_reg|out[6]~feeder_combout  = ( \CPU|DP|alu|Mux9~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|alu|Mux9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\led_con|LEDR_reg|out[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \led_con|LEDR_reg|out[6]~feeder .extended_lut = "off";
defparam \led_con|LEDR_reg|out[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \led_con|LEDR_reg|out[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y6_N19
dffeas \led_con|LEDR_reg|out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\led_con|LEDR_reg|out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led_con|enable~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_con|LEDR_reg|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \led_con|LEDR_reg|out[6] .is_wysiwyg = "true";
defparam \led_con|LEDR_reg|out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y4_N22
dffeas \led_con|LEDR_reg|out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|alu|Mux8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led_con|enable~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_con|LEDR_reg|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \led_con|LEDR_reg|out[7] .is_wysiwyg = "true";
defparam \led_con|LEDR_reg|out[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
