INFO: [VRFC 10-163] Analyzing VHDL file "D:/VUB/MA1/digital architecture/design_project/design_project.srcs/sub_bytes/new/sub_bytes_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sub_bytes_tb'
