# UART-Implementation-Verilog

This hardware design of UART have 5 inputs and 2 outputs.
5 inputs are:
  a)Clock -->
  b)Reset -->
  c)Tx_start -->
  d)Data_in -->
  e)Rx_in -->
  
2 outputs are : cathode_value and anode_value (For seven segment display of data received)
  
