# Reading pref.tcl
# do Calculadora_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/User/Downloads/Problema1-ALU/Problema1 {C:/Users/User/Downloads/Problema1-ALU/Problema1/AndGate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:17:56 on Sep 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/User/Downloads/Problema1-ALU/Problema1" C:/Users/User/Downloads/Problema1-ALU/Problema1/AndGate.sv 
# -- Compiling module AndGate
# 
# Top level modules:
# 	AndGate
# End time: 11:17:56 on Sep 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/User/Downloads/Problema1-ALU/Problema1 {C:/Users/User/Downloads/Problema1-ALU/Problema1/OrGate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:17:56 on Sep 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/User/Downloads/Problema1-ALU/Problema1" C:/Users/User/Downloads/Problema1-ALU/Problema1/OrGate.sv 
# -- Compiling module OrGate
# 
# Top level modules:
# 	OrGate
# End time: 11:17:56 on Sep 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/User/Downloads/Problema1-ALU/Problema1 {C:/Users/User/Downloads/Problema1-ALU/Problema1/XorGate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:17:57 on Sep 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/User/Downloads/Problema1-ALU/Problema1" C:/Users/User/Downloads/Problema1-ALU/Problema1/XorGate.sv 
# -- Compiling module XorGate
# 
# Top level modules:
# 	XorGate
# End time: 11:17:57 on Sep 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/User/Downloads/Problema1-ALU/Problema1 {C:/Users/User/Downloads/Problema1-ALU/Problema1/sumadorCompletoUnBit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:17:57 on Sep 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/User/Downloads/Problema1-ALU/Problema1" C:/Users/User/Downloads/Problema1-ALU/Problema1/sumadorCompletoUnBit.sv 
# -- Compiling module sumadorCompletoUnBit
# 
# Top level modules:
# 	sumadorCompletoUnBit
# End time: 11:17:57 on Sep 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/User/Downloads/Problema1-ALU/Problema1 {C:/Users/User/Downloads/Problema1-ALU/Problema1/sumadorCompletoCuatroBits.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:17:57 on Sep 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/User/Downloads/Problema1-ALU/Problema1" C:/Users/User/Downloads/Problema1-ALU/Problema1/sumadorCompletoCuatroBits.sv 
# -- Compiling module sumadorCompletoCuatroBits
# 
# Top level modules:
# 	sumadorCompletoCuatroBits
# End time: 11:17:57 on Sep 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/User/Downloads/Problema1-ALU/Problema1 {C:/Users/User/Downloads/Problema1-ALU/Problema1/restadorCompletoParteA.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:17:57 on Sep 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/User/Downloads/Problema1-ALU/Problema1" C:/Users/User/Downloads/Problema1-ALU/Problema1/restadorCompletoParteA.sv 
# -- Compiling module restadorCompletoParteA
# 
# Top level modules:
# 	restadorCompletoParteA
# End time: 11:17:57 on Sep 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/User/Downloads/Problema1-ALU/Problema1 {C:/Users/User/Downloads/Problema1-ALU/Problema1/restadorCompletoParteB.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:17:58 on Sep 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/User/Downloads/Problema1-ALU/Problema1" C:/Users/User/Downloads/Problema1-ALU/Problema1/restadorCompletoParteB.sv 
# -- Compiling module restadorCompletoParteB
# 
# Top level modules:
# 	restadorCompletoParteB
# End time: 11:17:58 on Sep 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/User/Downloads/Problema1-ALU/Problema1 {C:/Users/User/Downloads/Problema1-ALU/Problema1/restadorCompletoCuatroBits.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:17:58 on Sep 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/User/Downloads/Problema1-ALU/Problema1" C:/Users/User/Downloads/Problema1-ALU/Problema1/restadorCompletoCuatroBits.sv 
# -- Compiling module restadorCompletoCuatroBits
# 
# Top level modules:
# 	restadorCompletoCuatroBits
# End time: 11:17:58 on Sep 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/User/Downloads/Problema1-ALU/Problema1 {C:/Users/User/Downloads/Problema1-ALU/Problema1/muxResults.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:17:58 on Sep 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/User/Downloads/Problema1-ALU/Problema1" C:/Users/User/Downloads/Problema1-ALU/Problema1/muxResults.sv 
# -- Compiling module muxResults
# 
# Top level modules:
# 	muxResults
# End time: 11:17:58 on Sep 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/User/Downloads/Problema1-ALU/Problema1 {C:/Users/User/Downloads/Problema1-ALU/Problema1/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:17:58 on Sep 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/User/Downloads/Problema1-ALU/Problema1" C:/Users/User/Downloads/Problema1-ALU/Problema1/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 11:17:58 on Sep 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/User/Downloads/Problema1-ALU/Problema1 {C:/Users/User/Downloads/Problema1-ALU/Problema1/shiftRight.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:17:58 on Sep 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/User/Downloads/Problema1-ALU/Problema1" C:/Users/User/Downloads/Problema1-ALU/Problema1/shiftRight.sv 
# -- Compiling module shiftRight
# 
# Top level modules:
# 	shiftRight
# End time: 11:17:58 on Sep 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/User/Downloads/Problema1-ALU/Problema1 {C:/Users/User/Downloads/Problema1-ALU/Problema1/shiftLeft.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:17:58 on Sep 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/User/Downloads/Problema1-ALU/Problema1" C:/Users/User/Downloads/Problema1-ALU/Problema1/shiftLeft.sv 
# -- Compiling module shiftLeft
# 
# Top level modules:
# 	shiftLeft
# End time: 11:17:59 on Sep 14,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/User/Downloads/Problema1-ALU/Problema1 {C:/Users/User/Downloads/Problema1-ALU/Problema1/flagsControls.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:17:59 on Sep 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/User/Downloads/Problema1-ALU/Problema1" C:/Users/User/Downloads/Problema1-ALU/Problema1/flagsControls.sv 
# -- Compiling module flagsControls
# 
# Top level modules:
# 	flagsControls
# End time: 11:17:59 on Sep 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/User/Downloads/Problema1-ALU/Problema1 {C:/Users/User/Downloads/Problema1-ALU/Problema1/twoDisplaysNumbers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:17:59 on Sep 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/User/Downloads/Problema1-ALU/Problema1" C:/Users/User/Downloads/Problema1-ALU/Problema1/twoDisplaysNumbers.sv 
# -- Compiling module twoDisplaysNumbers
# 
# Top level modules:
# 	twoDisplaysNumbers
# End time: 11:17:59 on Sep 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/User/Downloads/Problema1-ALU/Problema1 {C:/Users/User/Downloads/Problema1-ALU/Problema1/signDisplay.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:17:59 on Sep 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/User/Downloads/Problema1-ALU/Problema1" C:/Users/User/Downloads/Problema1-ALU/Problema1/signDisplay.sv 
# -- Compiling module signDisplay
# 
# Top level modules:
# 	signDisplay
# End time: 11:17:59 on Sep 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/User/Downloads/Problema1-ALU/Problema1 {C:/Users/User/Downloads/Problema1-ALU/Problema1/aluWithDisplays.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:17:59 on Sep 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/User/Downloads/Problema1-ALU/Problema1" C:/Users/User/Downloads/Problema1-ALU/Problema1/aluWithDisplays.sv 
# -- Compiling module aluWithDisplays
# 
# Top level modules:
# 	aluWithDisplays
# End time: 11:17:59 on Sep 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/User/Downloads/Problema1-ALU/Problema1 {C:/Users/User/Downloads/Problema1-ALU/Problema1/testALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:17:59 on Sep 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/User/Downloads/Problema1-ALU/Problema1" C:/Users/User/Downloads/Problema1-ALU/Problema1/testALU.sv 
# -- Compiling module testALU
# 
# Top level modules:
# 	testALU
# End time: 11:18:00 on Sep 14,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  testALU
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" testALU 
# Start time: 11:18:01 on Sep 14,2021
# Loading sv_std.std
# Loading work.testALU
# Loading work.ALU
# Loading work.sumadorCompletoCuatroBits
# Loading work.sumadorCompletoUnBit
# Loading work.restadorCompletoCuatroBits
# Loading work.restadorCompletoParteA
# Loading work.restadorCompletoParteB
# Loading work.AndGate
# Loading work.OrGate
# Loading work.XorGate
# Loading work.shiftLeft
# Loading work.shiftRight
# Loading work.flagsControls
# Loading work.muxResults
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (4) for port 'select'. The port definition is at: C:/Users/User/Downloads/Problema1-ALU/Problema1/ALU.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /testALU/ALU File: C:/Users/User/Downloads/Problema1-ALU/Problema1/testALU.sv Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'Cin'. The port definition is at: C:/Users/User/Downloads/Problema1-ALU/Problema1/sumadorCompletoCuatroBits.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testALU/ALU/x0 File: C:/Users/User/Downloads/Problema1-ALU/Problema1/ALU.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'Cin'. The port definition is at: C:/Users/User/Downloads/Problema1-ALU/Problema1/sumadorCompletoCuatroBits.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testALU/ALU/x1/resA/fullAdder4Bits File: C:/Users/User/Downloads/Problema1-ALU/Problema1/restadorCompletoParteA.sv Line: 7
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'Selector'. The port definition is at: C:/Users/User/Downloads/Problema1-ALU/Problema1/flagsControls.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testALU/ALU/flags File: C:/Users/User/Downloads/Problema1-ALU/Problema1/ALU.sv Line: 33
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Resta 1 erronea.
# Multiplicacion 1 erronea.
# Division 1 erronea.
# or 1 erronea.
# shift left 1 erronea.
# Resta 2 erronea.
# Multiplicacion 2 erronea.
# Division 2 erronea.
# Modulo 2 erroneo.
# and 2 erronea.
# or 2 erronea.
# shift 2 left erronea.
# shift 2 right erronea.
# Resta 3 erronea.
# Multiplicacion 3 erronea.
# Division 3 erronea.
# Modulo 3 erroneo.
# and 3 erronea.
# or 3 erronea.
# shift left 3 erronea.
# shift right 3 erronea.
# Resta 4 erronea.
# Division 4 erronea.
# Modulo 4 erroneo.
# and 4 erronea.
# or 4 erronea.
# xor 4 erronea.
# shift left 4 erronea.
# shift right 4 erronea.
# Resta 6 erronea.
# End time: 11:19:48 on Sep 14,2021, Elapsed time: 0:01:47
# Errors: 0, Warnings: 4
