#! /nix/store/py1s2nzp5wki8r2w7mcqgs8a0h3cv4b7-iverilog-12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/nix/store/py1s2nzp5wki8r2w7mcqgs8a0h3cv4b7-iverilog-12.0/lib/ivl/system.vpi";
:vpi_module "/nix/store/py1s2nzp5wki8r2w7mcqgs8a0h3cv4b7-iverilog-12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/nix/store/py1s2nzp5wki8r2w7mcqgs8a0h3cv4b7-iverilog-12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/nix/store/py1s2nzp5wki8r2w7mcqgs8a0h3cv4b7-iverilog-12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/nix/store/py1s2nzp5wki8r2w7mcqgs8a0h3cv4b7-iverilog-12.0/lib/ivl/va_math.vpi";
S_0x11fe06c30 .scope module, "gates_test" "gates_test" 2 4;
 .timescale 0 0;
v0x11fe20ad0_0 .var "a", 0 0;
RS_0x1100182b0 .resolv tri, L_0x11fe21a60, L_0x11fe21c10, L_0x11fe21ce0;
v0x11fe20b60_0 .net8 "and_out", 0 0, RS_0x1100182b0;  3 drivers, strength-aware
v0x11fe20c30_0 .var "b", 0 0;
v0x11fe20cc0_0 .var/i "i", 31 0;
RS_0x1100184c0 .resolv tri, L_0x11fe1cdc0, L_0x11fe21410, L_0x11fe214c0;
v0x11fe20d50_0 .net8 "nand_out", 0 0, RS_0x1100184c0;  3 drivers, strength-aware
RS_0x110018670 .resolv tri, L_0x11fe236a0, L_0x11fe23790, L_0x11fe23880;
v0x11fe20e20_0 .net8 "nor_out", 0 0, RS_0x110018670;  3 drivers, strength-aware
RS_0x110018dc0 .resolv tri, L_0x11fe22a00, L_0x11fe22ab0, L_0x11fe22c00;
v0x11fe20eb0_0 .net8 "not_out", 0 0, RS_0x110018dc0;  3 drivers, strength-aware
RS_0x1100192a0 .resolv tri, L_0x11fe22600, L_0x11fe226b0, L_0x11fe228e0;
v0x11fe20f80_0 .net8 "or_out", 0 0, RS_0x1100192a0;  3 drivers, strength-aware
RS_0x110019660 .resolv tri, L_0x11fe247d0, L_0x11fe24880, L_0x11fe249d0;
v0x11fe21050_0 .net8 "xor_out", 0 0, RS_0x110019660;  3 drivers, strength-aware
S_0x11fe06da0 .scope module, "and_gate" "And" 2 11, 3 3 0, S_0x11fe06c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fe17dd0_0 .net "a", 0 0, v0x11fe20ad0_0;  1 drivers
v0x11fe17e70_0 .net "b", 0 0, v0x11fe20c30_0;  1 drivers
RS_0x110018130 .resolv tri, L_0x11fe216a0, L_0x11fe21790, L_0x11fe218c0;
v0x11fe17f20_0 .net8 "nand_out", 0 0, RS_0x110018130;  3 drivers, strength-aware
v0x11fe17fd0_0 .net8 "out", 0 0, RS_0x1100182b0;  alias, 3 drivers, strength-aware
S_0x11fe06f60 .scope module, "nand1" "Nand" 3 5, 4 1 0, S_0x11fe06da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1100500e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fe215b0 .functor NMOS 1, L_0x1100500e8, v0x11fe20c30_0, C4<0>, C4<0>;
L_0x11fe216a0 .functor NMOS 1, L_0x11fe215b0, v0x11fe20ad0_0, C4<0>, C4<0>;
L_0x110050130 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fe21790 .functor PMOS 1, L_0x110050130, v0x11fe20ad0_0, C4<0>, C4<0>;
L_0x110050178 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fe218c0 .functor PMOS 1, L_0x110050178, v0x11fe20c30_0, C4<0>, C4<0>;
v0x11fe07170_0 .net/2s *"_ivl_0", 0 0, L_0x1100500e8;  1 drivers
v0x11fe17230_0 .net/2s *"_ivl_2", 0 0, L_0x110050130;  1 drivers
v0x11fe172e0_0 .net/2s *"_ivl_4", 0 0, L_0x110050178;  1 drivers
v0x11fe173a0_0 .net "a", 0 0, v0x11fe20ad0_0;  alias, 1 drivers
v0x11fe17440_0 .net "b", 0 0, v0x11fe20c30_0;  alias, 1 drivers
v0x11fe17520_0 .net8 "o1", 0 0, L_0x11fe215b0;  1 drivers, strength-aware
v0x11fe175c0_0 .net8 "out", 0 0, RS_0x110018130;  alias, 3 drivers, strength-aware
S_0x11fe17690 .scope module, "nand2" "Nand" 3 6, 4 1 0, S_0x11fe06da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1100501c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fe21970 .functor NMOS 1, L_0x1100501c0, RS_0x110018130, C4<0>, C4<0>;
L_0x11fe21a60 .functor NMOS 1, L_0x11fe21970, RS_0x110018130, C4<0>, C4<0>;
L_0x110050208 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fe21c10 .functor PMOS 1, L_0x110050208, RS_0x110018130, C4<0>, C4<0>;
L_0x110050250 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fe21ce0 .functor PMOS 1, L_0x110050250, RS_0x110018130, C4<0>, C4<0>;
v0x11fe178b0_0 .net/2s *"_ivl_0", 0 0, L_0x1100501c0;  1 drivers
v0x11fe17960_0 .net/2s *"_ivl_2", 0 0, L_0x110050208;  1 drivers
v0x11fe17a10_0 .net/2s *"_ivl_4", 0 0, L_0x110050250;  1 drivers
v0x11fe17ad0_0 .net8 "a", 0 0, RS_0x110018130;  alias, 3 drivers, strength-aware
v0x11fe17b80_0 .net8 "b", 0 0, RS_0x110018130;  alias, 3 drivers, strength-aware
v0x11fe17c90_0 .net8 "o1", 0 0, L_0x11fe21970;  1 drivers, strength-aware
v0x11fe17d20_0 .net8 "out", 0 0, RS_0x1100182b0;  alias, 3 drivers, strength-aware
S_0x11fe180a0 .scope module, "nand_gate" "Nand" 2 10, 4 1 0, S_0x11fe06c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x110050010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fe21160 .functor NMOS 1, L_0x110050010, v0x11fe20c30_0, C4<0>, C4<0>;
L_0x11fe1cdc0 .functor NMOS 1, L_0x11fe21160, v0x11fe20ad0_0, C4<0>, C4<0>;
L_0x110050058 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fe21410 .functor PMOS 1, L_0x110050058, v0x11fe20ad0_0, C4<0>, C4<0>;
L_0x1100500a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fe214c0 .functor PMOS 1, L_0x1100500a0, v0x11fe20c30_0, C4<0>, C4<0>;
v0x11fe182b0_0 .net/2s *"_ivl_0", 0 0, L_0x110050010;  1 drivers
v0x11fe18360_0 .net/2s *"_ivl_2", 0 0, L_0x110050058;  1 drivers
v0x11fe18410_0 .net/2s *"_ivl_4", 0 0, L_0x1100500a0;  1 drivers
v0x11fe184d0_0 .net "a", 0 0, v0x11fe20ad0_0;  alias, 1 drivers
v0x11fe185a0_0 .net "b", 0 0, v0x11fe20c30_0;  alias, 1 drivers
v0x11fe186b0_0 .net8 "o1", 0 0, L_0x11fe21160;  1 drivers, strength-aware
v0x11fe18740_0 .net8 "out", 0 0, RS_0x1100184c0;  alias, 3 drivers, strength-aware
S_0x11fe187e0 .scope module, "nor_gate" "Nor" 2 14, 3 20 0, S_0x11fe06c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fe1b130_0 .net "a", 0 0, v0x11fe20ad0_0;  alias, 1 drivers
v0x11fe1b1c0_0 .net "b", 0 0, v0x11fe20c30_0;  alias, 1 drivers
RS_0x110018610 .resolv tri, L_0x11fe232e0, L_0x11fe23390, L_0x11fe23460;
v0x11fe1b250_0 .net8 "or_out", 0 0, RS_0x110018610;  3 drivers, strength-aware
v0x11fe1b2e0_0 .net8 "out", 0 0, RS_0x110018670;  alias, 3 drivers, strength-aware
S_0x11fe18a10 .scope module, "not1" "Not" 3 23, 3 16 0, S_0x11fe187e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x11fe19370_0 .net8 "a", 0 0, RS_0x110018610;  alias, 3 drivers, strength-aware
v0x11fe19450_0 .net8 "out", 0 0, RS_0x110018670;  alias, 3 drivers, strength-aware
S_0x11fe18c10 .scope module, "nand1" "Nand" 3 17, 4 1 0, S_0x11fe18a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x110050880 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fe235f0 .functor NMOS 1, L_0x110050880, RS_0x110018610, C4<0>, C4<0>;
L_0x11fe236a0 .functor NMOS 1, L_0x11fe235f0, RS_0x110018610, C4<0>, C4<0>;
L_0x1100508c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fe23790 .functor PMOS 1, L_0x1100508c8, RS_0x110018610, C4<0>, C4<0>;
L_0x110050910 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fe23880 .functor PMOS 1, L_0x110050910, RS_0x110018610, C4<0>, C4<0>;
v0x11fe18e50_0 .net/2s *"_ivl_0", 0 0, L_0x110050880;  1 drivers
v0x11fe18f10_0 .net/2s *"_ivl_2", 0 0, L_0x1100508c8;  1 drivers
v0x11fe18fc0_0 .net/2s *"_ivl_4", 0 0, L_0x110050910;  1 drivers
v0x11fe19080_0 .net8 "a", 0 0, RS_0x110018610;  alias, 3 drivers, strength-aware
v0x11fe19120_0 .net8 "b", 0 0, RS_0x110018610;  alias, 3 drivers, strength-aware
v0x11fe191f0_0 .net8 "o1", 0 0, L_0x11fe235f0;  1 drivers, strength-aware
v0x11fe19280_0 .net8 "out", 0 0, RS_0x110018670;  alias, 3 drivers, strength-aware
S_0x11fe194e0 .scope module, "or1" "Or" 3 22, 3 9 0, S_0x11fe187e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fe1ad00_0 .net "a", 0 0, v0x11fe20ad0_0;  alias, 1 drivers
v0x11fe1ada0_0 .net "b", 0 0, v0x11fe20c30_0;  alias, 1 drivers
RS_0x110018850 .resolv tri, L_0x11fe22da0, L_0x11fe20310, L_0x11fe20460;
v0x11fe1ae40_0 .net8 "nand_out1", 0 0, RS_0x110018850;  3 drivers, strength-aware
RS_0x1100189d0 .resolv tri, L_0x11fe22f40, L_0x11fe22ff0, L_0x11fe23140;
v0x11fe1af10_0 .net8 "nand_out2", 0 0, RS_0x1100189d0;  3 drivers, strength-aware
v0x11fe1afe0_0 .net8 "out", 0 0, RS_0x110018610;  alias, 3 drivers, strength-aware
S_0x11fe19710 .scope module, "nand1" "Nand" 3 11, 4 1 0, S_0x11fe194e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1100505f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fe22cb0 .functor NMOS 1, L_0x1100505f8, v0x11fe20ad0_0, C4<0>, C4<0>;
L_0x11fe22da0 .functor NMOS 1, L_0x11fe22cb0, v0x11fe20ad0_0, C4<0>, C4<0>;
L_0x110050640 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fe20310 .functor PMOS 1, L_0x110050640, v0x11fe20ad0_0, C4<0>, C4<0>;
L_0x110050688 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fe20460 .functor PMOS 1, L_0x110050688, v0x11fe20ad0_0, C4<0>, C4<0>;
v0x11fe19940_0 .net/2s *"_ivl_0", 0 0, L_0x1100505f8;  1 drivers
v0x11fe19a00_0 .net/2s *"_ivl_2", 0 0, L_0x110050640;  1 drivers
v0x11fe19ab0_0 .net/2s *"_ivl_4", 0 0, L_0x110050688;  1 drivers
v0x11fe19b70_0 .net "a", 0 0, v0x11fe20ad0_0;  alias, 1 drivers
v0x11fe19c00_0 .net "b", 0 0, v0x11fe20ad0_0;  alias, 1 drivers
v0x11fe19d50_0 .net8 "o1", 0 0, L_0x11fe22cb0;  1 drivers, strength-aware
v0x11fe19de0_0 .net8 "out", 0 0, RS_0x110018850;  alias, 3 drivers, strength-aware
S_0x11fe19ec0 .scope module, "nand2" "Nand" 3 12, 4 1 0, S_0x11fe194e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1100506d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fe22e50 .functor NMOS 1, L_0x1100506d0, v0x11fe20c30_0, C4<0>, C4<0>;
L_0x11fe22f40 .functor NMOS 1, L_0x11fe22e50, v0x11fe20c30_0, C4<0>, C4<0>;
L_0x110050718 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fe22ff0 .functor PMOS 1, L_0x110050718, v0x11fe20c30_0, C4<0>, C4<0>;
L_0x110050760 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fe23140 .functor PMOS 1, L_0x110050760, v0x11fe20c30_0, C4<0>, C4<0>;
v0x11fe1a0d0_0 .net/2s *"_ivl_0", 0 0, L_0x1100506d0;  1 drivers
v0x11fe1a160_0 .net/2s *"_ivl_2", 0 0, L_0x110050718;  1 drivers
v0x11fe1a200_0 .net/2s *"_ivl_4", 0 0, L_0x110050760;  1 drivers
v0x11fe1a2c0_0 .net "a", 0 0, v0x11fe20c30_0;  alias, 1 drivers
v0x11fe1a350_0 .net "b", 0 0, v0x11fe20c30_0;  alias, 1 drivers
v0x11fe1a4a0_0 .net8 "o1", 0 0, L_0x11fe22e50;  1 drivers, strength-aware
v0x11fe1a530_0 .net8 "out", 0 0, RS_0x1100189d0;  alias, 3 drivers, strength-aware
S_0x11fe1a610 .scope module, "nand3" "Nand" 3 13, 4 1 0, S_0x11fe194e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1100507a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fe231f0 .functor NMOS 1, L_0x1100507a8, RS_0x1100189d0, C4<0>, C4<0>;
L_0x11fe232e0 .functor NMOS 1, L_0x11fe231f0, RS_0x110018850, C4<0>, C4<0>;
L_0x1100507f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fe23390 .functor PMOS 1, L_0x1100507f0, RS_0x110018850, C4<0>, C4<0>;
L_0x110050838 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fe23460 .functor PMOS 1, L_0x110050838, RS_0x1100189d0, C4<0>, C4<0>;
v0x11fe1a820_0 .net/2s *"_ivl_0", 0 0, L_0x1100507a8;  1 drivers
v0x11fe1a8b0_0 .net/2s *"_ivl_2", 0 0, L_0x1100507f0;  1 drivers
v0x11fe1a960_0 .net/2s *"_ivl_4", 0 0, L_0x110050838;  1 drivers
v0x11fe1aa20_0 .net8 "a", 0 0, RS_0x110018850;  alias, 3 drivers, strength-aware
v0x11fe1aad0_0 .net8 "b", 0 0, RS_0x1100189d0;  alias, 3 drivers, strength-aware
v0x11fe1aba0_0 .net8 "o1", 0 0, L_0x11fe231f0;  1 drivers, strength-aware
v0x11fe1ac30_0 .net8 "out", 0 0, RS_0x110018610;  alias, 3 drivers, strength-aware
S_0x11fe1b370 .scope module, "not_gate" "Not" 2 13, 3 16 0, S_0x11fe06c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x11fe1bd90_0 .net "a", 0 0, v0x11fe20ad0_0;  alias, 1 drivers
v0x11fe1be20_0 .net8 "out", 0 0, RS_0x110018dc0;  alias, 3 drivers, strength-aware
S_0x11fe1b570 .scope module, "nand1" "Nand" 3 17, 4 1 0, S_0x11fe1b370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x110050520 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fe22950 .functor NMOS 1, L_0x110050520, v0x11fe20ad0_0, C4<0>, C4<0>;
L_0x11fe22a00 .functor NMOS 1, L_0x11fe22950, v0x11fe20ad0_0, C4<0>, C4<0>;
L_0x110050568 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fe22ab0 .functor PMOS 1, L_0x110050568, v0x11fe20ad0_0, C4<0>, C4<0>;
L_0x1100505b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fe22c00 .functor PMOS 1, L_0x1100505b0, v0x11fe20ad0_0, C4<0>, C4<0>;
v0x11fe1b790_0 .net/2s *"_ivl_0", 0 0, L_0x110050520;  1 drivers
v0x11fe1b850_0 .net/2s *"_ivl_2", 0 0, L_0x110050568;  1 drivers
v0x11fe1b900_0 .net/2s *"_ivl_4", 0 0, L_0x1100505b0;  1 drivers
v0x11fe1b9c0_0 .net "a", 0 0, v0x11fe20ad0_0;  alias, 1 drivers
v0x11fe1ba50_0 .net "b", 0 0, v0x11fe20ad0_0;  alias, 1 drivers
v0x11fe1bc20_0 .net8 "o1", 0 0, L_0x11fe22950;  1 drivers, strength-aware
v0x11fe1bcb0_0 .net8 "out", 0 0, RS_0x110018dc0;  alias, 3 drivers, strength-aware
S_0x11fe1beb0 .scope module, "or_gate" "Or" 2 12, 3 9 0, S_0x11fe06c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fe1d6b0_0 .net "a", 0 0, v0x11fe20ad0_0;  alias, 1 drivers
v0x11fe1d750_0 .net "b", 0 0, v0x11fe20c30_0;  alias, 1 drivers
RS_0x110018fa0 .resolv tri, L_0x11fe21ee0, L_0x11fe21f90, L_0x11fe220c0;
v0x11fe1d7f0_0 .net8 "nand_out1", 0 0, RS_0x110018fa0;  3 drivers, strength-aware
RS_0x110019120 .resolv tri, L_0x11fe22260, L_0x11fe22310, L_0x11fe22460;
v0x11fe1d8c0_0 .net8 "nand_out2", 0 0, RS_0x110019120;  3 drivers, strength-aware
v0x11fe1d990_0 .net8 "out", 0 0, RS_0x1100192a0;  alias, 3 drivers, strength-aware
S_0x11fe1c0b0 .scope module, "nand1" "Nand" 3 11, 4 1 0, S_0x11fe1beb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x110050298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fe21e10 .functor NMOS 1, L_0x110050298, v0x11fe20ad0_0, C4<0>, C4<0>;
L_0x11fe21ee0 .functor NMOS 1, L_0x11fe21e10, v0x11fe20ad0_0, C4<0>, C4<0>;
L_0x1100502e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fe21f90 .functor PMOS 1, L_0x1100502e0, v0x11fe20ad0_0, C4<0>, C4<0>;
L_0x110050328 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fe220c0 .functor PMOS 1, L_0x110050328, v0x11fe20ad0_0, C4<0>, C4<0>;
v0x11fe1c2e0_0 .net/2s *"_ivl_0", 0 0, L_0x110050298;  1 drivers
v0x11fe1c3a0_0 .net/2s *"_ivl_2", 0 0, L_0x1100502e0;  1 drivers
v0x11fe1c450_0 .net/2s *"_ivl_4", 0 0, L_0x110050328;  1 drivers
v0x11fe1c510_0 .net "a", 0 0, v0x11fe20ad0_0;  alias, 1 drivers
v0x11fe1c5a0_0 .net "b", 0 0, v0x11fe20ad0_0;  alias, 1 drivers
v0x11fe1c670_0 .net8 "o1", 0 0, L_0x11fe21e10;  1 drivers, strength-aware
v0x11fe1c710_0 .net8 "out", 0 0, RS_0x110018fa0;  alias, 3 drivers, strength-aware
S_0x11fe1c7e0 .scope module, "nand2" "Nand" 3 12, 4 1 0, S_0x11fe1beb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x110050370 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fe22170 .functor NMOS 1, L_0x110050370, v0x11fe20c30_0, C4<0>, C4<0>;
L_0x11fe22260 .functor NMOS 1, L_0x11fe22170, v0x11fe20c30_0, C4<0>, C4<0>;
L_0x1100503b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fe22310 .functor PMOS 1, L_0x1100503b8, v0x11fe20c30_0, C4<0>, C4<0>;
L_0x110050400 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fe22460 .functor PMOS 1, L_0x110050400, v0x11fe20c30_0, C4<0>, C4<0>;
v0x11fe1ca00_0 .net/2s *"_ivl_0", 0 0, L_0x110050370;  1 drivers
v0x11fe1cab0_0 .net/2s *"_ivl_2", 0 0, L_0x1100503b8;  1 drivers
v0x11fe1cb60_0 .net/2s *"_ivl_4", 0 0, L_0x110050400;  1 drivers
v0x11fe1cc20_0 .net "a", 0 0, v0x11fe20c30_0;  alias, 1 drivers
v0x11fe1ccb0_0 .net "b", 0 0, v0x11fe20c30_0;  alias, 1 drivers
v0x11fe1ce80_0 .net8 "o1", 0 0, L_0x11fe22170;  1 drivers, strength-aware
v0x11fe1cf10_0 .net8 "out", 0 0, RS_0x110019120;  alias, 3 drivers, strength-aware
S_0x11fe1cff0 .scope module, "nand3" "Nand" 3 13, 4 1 0, S_0x11fe1beb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x110050448 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fe22510 .functor NMOS 1, L_0x110050448, RS_0x110019120, C4<0>, C4<0>;
L_0x11fe22600 .functor NMOS 1, L_0x11fe22510, RS_0x110018fa0, C4<0>, C4<0>;
L_0x110050490 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fe226b0 .functor PMOS 1, L_0x110050490, RS_0x110018fa0, C4<0>, C4<0>;
L_0x1100504d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fe228e0 .functor PMOS 1, L_0x1100504d8, RS_0x110019120, C4<0>, C4<0>;
v0x11fe1d1b0_0 .net/2s *"_ivl_0", 0 0, L_0x110050448;  1 drivers
v0x11fe1d250_0 .net/2s *"_ivl_2", 0 0, L_0x110050490;  1 drivers
v0x11fe1d300_0 .net/2s *"_ivl_4", 0 0, L_0x1100504d8;  1 drivers
v0x11fe1d3c0_0 .net8 "a", 0 0, RS_0x110018fa0;  alias, 3 drivers, strength-aware
v0x11fe1d470_0 .net8 "b", 0 0, RS_0x110019120;  alias, 3 drivers, strength-aware
v0x11fe1d540_0 .net8 "o1", 0 0, L_0x11fe22510;  1 drivers, strength-aware
v0x11fe1d5d0_0 .net8 "out", 0 0, RS_0x1100192a0;  alias, 3 drivers, strength-aware
S_0x11fe1da60 .scope module, "xor_gate" "Xor" 2 15, 3 26 0, S_0x11fe06c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fe20780_0 .net "a", 0 0, v0x11fe20ad0_0;  alias, 1 drivers
v0x11fe20810_0 .net "b", 0 0, v0x11fe20c30_0;  alias, 1 drivers
RS_0x1100194b0 .resolv tri, L_0x11fe23b50, L_0x11fe23c00, L_0x11fe23d50;
v0x11fe208a0_0 .net8 "nand_out", 0 0, RS_0x1100194b0;  3 drivers, strength-aware
RS_0x110019600 .resolv tri, L_0x11fe24450, L_0x11fe24540, L_0x11fe24610;
v0x11fe20970_0 .net8 "or_out", 0 0, RS_0x110019600;  3 drivers, strength-aware
v0x11fe20a00_0 .net8 "out", 0 0, RS_0x110019660;  alias, 3 drivers, strength-aware
S_0x11fe1dc70 .scope module, "nand1" "Nand" 3 28, 4 1 0, S_0x11fe1da60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x110050958 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fe227e0 .functor NMOS 1, L_0x110050958, v0x11fe20c30_0, C4<0>, C4<0>;
L_0x11fe23b50 .functor NMOS 1, L_0x11fe227e0, v0x11fe20ad0_0, C4<0>, C4<0>;
L_0x1100509a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fe23c00 .functor PMOS 1, L_0x1100509a0, v0x11fe20ad0_0, C4<0>, C4<0>;
L_0x1100509e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fe23d50 .functor PMOS 1, L_0x1100509e8, v0x11fe20c30_0, C4<0>, C4<0>;
v0x11fe1dea0_0 .net/2s *"_ivl_0", 0 0, L_0x110050958;  1 drivers
v0x11fe1df50_0 .net/2s *"_ivl_2", 0 0, L_0x1100509a0;  1 drivers
v0x11fe1e000_0 .net/2s *"_ivl_4", 0 0, L_0x1100509e8;  1 drivers
v0x11fe1e0c0_0 .net "a", 0 0, v0x11fe20ad0_0;  alias, 1 drivers
v0x11fe1e150_0 .net "b", 0 0, v0x11fe20c30_0;  alias, 1 drivers
v0x11fe1e220_0 .net8 "o1", 0 0, L_0x11fe227e0;  1 drivers, strength-aware
v0x11fe1e2c0_0 .net8 "out", 0 0, RS_0x1100194b0;  alias, 3 drivers, strength-aware
S_0x11fe1e390 .scope module, "nand2" "Nand" 3 30, 4 1 0, S_0x11fe1da60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x110050cb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fe246e0 .functor NMOS 1, L_0x110050cb8, RS_0x110019600, C4<0>, C4<0>;
L_0x11fe247d0 .functor NMOS 1, L_0x11fe246e0, RS_0x1100194b0, C4<0>, C4<0>;
L_0x110050d00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fe24880 .functor PMOS 1, L_0x110050d00, RS_0x1100194b0, C4<0>, C4<0>;
L_0x110050d48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fe249d0 .functor PMOS 1, L_0x110050d48, RS_0x110019600, C4<0>, C4<0>;
v0x11fe1e5b0_0 .net/2s *"_ivl_0", 0 0, L_0x110050cb8;  1 drivers
v0x11fe1e660_0 .net/2s *"_ivl_2", 0 0, L_0x110050d00;  1 drivers
v0x11fe1e710_0 .net/2s *"_ivl_4", 0 0, L_0x110050d48;  1 drivers
v0x11fe1e7d0_0 .net8 "a", 0 0, RS_0x1100194b0;  alias, 3 drivers, strength-aware
v0x11fe1e880_0 .net8 "b", 0 0, RS_0x110019600;  alias, 3 drivers, strength-aware
v0x11fe1e950_0 .net8 "o1", 0 0, L_0x11fe246e0;  1 drivers, strength-aware
v0x11fe1e9f0_0 .net8 "out", 0 0, RS_0x110019660;  alias, 3 drivers, strength-aware
S_0x11fe1eac0 .scope module, "or1" "Or" 3 29, 3 9 0, S_0x11fe1da60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fe20270_0 .net "a", 0 0, v0x11fe20ad0_0;  alias, 1 drivers
v0x11fe1bb20_0 .net "b", 0 0, v0x11fe20c30_0;  alias, 1 drivers
RS_0x1100197e0 .resolv tri, L_0x11fe23ef0, L_0x11fe23fa0, L_0x11fe240f0;
v0x11fe20510_0 .net8 "nand_out1", 0 0, RS_0x1100197e0;  3 drivers, strength-aware
RS_0x110019960 .resolv tri, L_0x11fe24290, L_0x11fe24340, L_0x11fe21210;
v0x11fe205a0_0 .net8 "nand_out2", 0 0, RS_0x110019960;  3 drivers, strength-aware
v0x11fe20670_0 .net8 "out", 0 0, RS_0x110019600;  alias, 3 drivers, strength-aware
S_0x11fe1ecf0 .scope module, "nand1" "Nand" 3 11, 4 1 0, S_0x11fe1eac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x110050a30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fe23e00 .functor NMOS 1, L_0x110050a30, v0x11fe20ad0_0, C4<0>, C4<0>;
L_0x11fe23ef0 .functor NMOS 1, L_0x11fe23e00, v0x11fe20ad0_0, C4<0>, C4<0>;
L_0x110050a78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fe23fa0 .functor PMOS 1, L_0x110050a78, v0x11fe20ad0_0, C4<0>, C4<0>;
L_0x110050ac0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fe240f0 .functor PMOS 1, L_0x110050ac0, v0x11fe20ad0_0, C4<0>, C4<0>;
v0x11fe1ef20_0 .net/2s *"_ivl_0", 0 0, L_0x110050a30;  1 drivers
v0x11fe1efe0_0 .net/2s *"_ivl_2", 0 0, L_0x110050a78;  1 drivers
v0x11fe1f090_0 .net/2s *"_ivl_4", 0 0, L_0x110050ac0;  1 drivers
v0x11fe1f150_0 .net "a", 0 0, v0x11fe20ad0_0;  alias, 1 drivers
v0x11fe1f1e0_0 .net "b", 0 0, v0x11fe20ad0_0;  alias, 1 drivers
v0x11fe1f2b0_0 .net8 "o1", 0 0, L_0x11fe23e00;  1 drivers, strength-aware
v0x11fe1f350_0 .net8 "out", 0 0, RS_0x1100197e0;  alias, 3 drivers, strength-aware
S_0x11fe1f420 .scope module, "nand2" "Nand" 3 12, 4 1 0, S_0x11fe1eac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x110050b08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fe241a0 .functor NMOS 1, L_0x110050b08, v0x11fe20c30_0, C4<0>, C4<0>;
L_0x11fe24290 .functor NMOS 1, L_0x11fe241a0, v0x11fe20c30_0, C4<0>, C4<0>;
L_0x110050b50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fe24340 .functor PMOS 1, L_0x110050b50, v0x11fe20c30_0, C4<0>, C4<0>;
L_0x110050b98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fe21210 .functor PMOS 1, L_0x110050b98, v0x11fe20c30_0, C4<0>, C4<0>;
v0x11fe1f640_0 .net/2s *"_ivl_0", 0 0, L_0x110050b08;  1 drivers
v0x11fe1f6f0_0 .net/2s *"_ivl_2", 0 0, L_0x110050b50;  1 drivers
v0x11fe1f7a0_0 .net/2s *"_ivl_4", 0 0, L_0x110050b98;  1 drivers
v0x11fe1f860_0 .net "a", 0 0, v0x11fe20c30_0;  alias, 1 drivers
v0x11fe1f8f0_0 .net "b", 0 0, v0x11fe20c30_0;  alias, 1 drivers
v0x11fe1f9c0_0 .net8 "o1", 0 0, L_0x11fe241a0;  1 drivers, strength-aware
v0x11fe1fa60_0 .net8 "out", 0 0, RS_0x110019960;  alias, 3 drivers, strength-aware
S_0x11fe1fb30 .scope module, "nand3" "Nand" 3 13, 4 1 0, S_0x11fe1eac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x110050be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fe212c0 .functor NMOS 1, L_0x110050be0, RS_0x110019960, C4<0>, C4<0>;
L_0x11fe24450 .functor NMOS 1, L_0x11fe212c0, RS_0x1100197e0, C4<0>, C4<0>;
L_0x110050c28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fe24540 .functor PMOS 1, L_0x110050c28, RS_0x1100197e0, C4<0>, C4<0>;
L_0x110050c70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fe24610 .functor PMOS 1, L_0x110050c70, RS_0x110019960, C4<0>, C4<0>;
v0x11fe1fd60_0 .net/2s *"_ivl_0", 0 0, L_0x110050be0;  1 drivers
v0x11fe1fe10_0 .net/2s *"_ivl_2", 0 0, L_0x110050c28;  1 drivers
v0x11fe1fec0_0 .net/2s *"_ivl_4", 0 0, L_0x110050c70;  1 drivers
v0x11fe1ff80_0 .net8 "a", 0 0, RS_0x1100197e0;  alias, 3 drivers, strength-aware
v0x11fe20030_0 .net8 "b", 0 0, RS_0x110019960;  alias, 3 drivers, strength-aware
v0x11fe20100_0 .net8 "o1", 0 0, L_0x11fe212c0;  1 drivers, strength-aware
v0x11fe20190_0 .net8 "out", 0 0, RS_0x110019600;  alias, 3 drivers, strength-aware
    .scope S_0x11fe06c30;
T_0 ;
    %vpi_call 2 19 "$display", "Testing all logic gates" {0 0 0};
    %vpi_call 2 20 "$display", "a b | NAND AND OR  NOT NOR XOR" {0 0 0};
    %vpi_call 2 21 "$display", "----+---------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11fe20cc0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x11fe20cc0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x11fe20cc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 1, 0, 32;
    %and;
    %pad/s 1;
    %store/vec4 v0x11fe20ad0_0, 0, 1;
    %load/vec4 v0x11fe20cc0_0;
    %pushi/vec4 1, 0, 32;
    %and;
    %pad/s 1;
    %store/vec4 v0x11fe20c30_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 33 "$display", "%b %b |  %b    %b   %b   %b   %b   %b", v0x11fe20ad0_0, v0x11fe20c30_0, v0x11fe20d50_0, v0x11fe20b60_0, v0x11fe20f80_0, v0x11fe20eb0_0, v0x11fe20e20_0, v0x11fe21050_0 {0 0 0};
    %load/vec4 v0x11fe20cc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x11fe20cc0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call 2 38 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "gates_test.v";
    "./others.v";
    "./nand.v";
