<div id="pf212" class="pf w0 h0" data-page-no="212"><div class="pc pc212 w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg212.png"/><div class="t m0 x9 h1b y2d7 ff1 fsc fc0 sc0 ls0 ws0">29.8.2.2<span class="_ _b"> </span>Stop mode operation</div><div class="t m0 x9 hf ybf ff3 fs5 fc0 sc0 ls0 ws0">Depending on clock restrictions related to the MCU core or core peripherals, the MCU is</div><div class="t m0 x9 hf y282 ff3 fs5 fc0 sc0 ls0 ws0">brought out of stop when a compare event occurs and the corresponding interrupt is</div><div class="t m0 x9 hf y283 ff3 fs5 fc0 sc0 ls0 ws0">enabled. Similarly, if CR1[OPE] is enabled, the comparator output operates as in the</div><div class="t m0 x9 hf y2d8 ff3 fs5 fc0 sc0 ls0 ws0">normal operating mode and comparator output is placed onto the external pin. In Stop</div><div class="t m0 x9 hf y23ac ff3 fs5 fc0 sc0 ls0 ws0">modes, the comparator can be operational in both:</div><div class="t m0 x33 hf y23ad ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>High-Speed (HS) Comparison mode when CR1[PMODE] = 1</div><div class="t m0 x33 hf y2f3f ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Low-Speed (LS) Comparison mode when CR1[PMODE] = 0</div><div class="t m0 x9 hf y2f40 ff3 fs5 fc0 sc0 ls0 ws0">It is recommended to use the LS mode to minimize power consumption.</div><div class="t m0 x9 hf y2f41 ff3 fs5 fc0 sc0 ls0 ws0">If stop is exited with a reset, all comparator registers are put into their reset state.</div><div class="t m0 x9 h1b y2f42 ff1 fsc fc0 sc0 ls0 ws0">29.8.2.3<span class="_ _b"> </span>Low-Leakage mode operation</div><div class="t m0 x9 hf y2f43 ff3 fs5 fc0 sc0 ls0 ws0">When the chip is in Low-Leakage modes:</div><div class="t m0 x33 hf y2f44 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>The CMP module is partially functional and is limited to Low-Speed mode,</div><div class="t m0 x34 hf y2f45 ff3 fs5 fc0 sc0 ls0 ws0">regardless of CR1[PMODE] setting</div><div class="t m0 x33 hf y2f46 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Windowed, Sampled, and Filtered modes are not supported</div><div class="t m0 x33 hf y2f47 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>The CMP output pin is latched and does not reflect the compare output state.</div><div class="t m0 x9 hf y2f48 ff3 fs5 fc0 sc0 ls0 ws0">The positive- and negative-input voltage can be supplied from external pins or the DAC</div><div class="t m0 x9 hf y2f49 ff3 fs5 fc0 sc0 ls0 ws0">output. The MCU can be brought out of the Low-Leakage mode if a compare event</div><div class="t m0 x9 hf y2f4a ff3 fs5 fc0 sc0 ls0 ws0">occurs and the CMP interrupt is enabled. After wakeup from low-leakage modes, the</div><div class="t m0 x9 hf y2f4b ff3 fs5 fc0 sc0 ls0 ws0">CMP module is in the reset state except for SCR[CFF] and SCR[CFR].</div><div class="t m0 x9 h1b y2f4c ff1 fsc fc0 sc0 ls0 ws0">29.8.2.4<span class="_ _b"> </span>Background Debug Mode Operation</div><div class="t m0 x9 hf y22e0 ff3 fs5 fc0 sc0 ls0 ws0">When the microcontroller is in active background debug mode, the CMP continues to</div><div class="t m0 x9 hf y22e1 ff3 fs5 fc0 sc0 ls0 ws0">operate normally.</div><div class="t m0 x9 he y2f4d ff1 fs1 fc0 sc0 ls0 ws0">29.8.3<span class="_ _b"> </span>Startup and operation</div><div class="t m0 x9 hf y2f4e ff3 fs5 fc0 sc0 ls0 ws0">A typical startup sequence is as follows.</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Functional description</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">530<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
