+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|              clk_10M_PLL |               camera_clk |                                                                               CAMEARA/syn_valid_reg_reg/D|
|              clk_10M_PLL |                clk_pll_i |                                     DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__8/D|
|              clk_10M_PLL |                clk_pll_i |                                     DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6/D|
|              clk_10M_PLL |                clk_pll_i |  DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/reset_reg/D|
|              clk_10M_PLL |                clk_pll_i |                                     DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__9/D|
|              clk_10M_PLL |                clk_pll_i |  DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/reset_reg/D|
|              clk_10M_PLL |                clk_pll_i |                                            DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg/D|
|              clk_10M_PLL |                clk_pll_i |                                     DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0/D|
|              clk_10M_PLL |                clk_pll_i |                                     DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3/D|
|              clk_10M_PLL |                clk_pll_i |                                     DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__7/D|
|              clk_10M_PLL |                clk_pll_i |                                     DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4/D|
|              clk_10M_PLL |                clk_pll_i |                                     DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1/D|
|              clk_10M_PLL |                clk_pll_i |                                    DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__10/D|
|              clk_10M_PLL |                clk_pll_i |                                        DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep/D|
|              clk_10M_PLL |                clk_pll_i |                                     DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5/D|
|              clk_10M_PLL |                clk_pll_i |                                     DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
