============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Daggal
   Run Date =   Thu May 16 16:11:56 2024

   Run on =     DESKTOP-I7CAGU2
============================================================
RUN-1002 : start command "open_project CortexM0_SoC.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL.v(89)
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/SDRAM_PLL.v(72)
HDL-1007 : analyze verilog file ../../al_ip/PIXEL_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PIXEL_PLL.v(79)
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_WRITE_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_READ_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../al_ip/RAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_LED.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Timer.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(1192)
HDL-1007 : analyze verilog file ../../../rtl/Keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SEG.v
HDL-1007 : analyze verilog file ../../../rtl/smg.v
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../../rtl/HDMI/DVITransmitter.enc.vhd(13)
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../../rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../../rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../../rtl/HDMI/video_driver.v
HDL-1007 : analyze verilog file ../../../rtl/SD/SD_top.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_init.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_rd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_read.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_cmd.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : back to file '../../../rtl/DDR/sdram_cmd.v' in ../../../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_controller.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_ctrl.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : back to file '../../../rtl/DDR/sdram_ctrl.v' in ../../../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_data.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_data.v(13)
HDL-1007 : back to file '../../../rtl/DDR/sdram_data.v' in ../../../rtl/DDR/sdram_data.v(13)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_rw_top.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SD.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Bayer2RGB.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_PINTO.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/Bayer2RGB.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/Curve_Gamma_2P2.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/PINTO.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/line_shift.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/line_shift_5x5.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/med_filter_proc.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/vip_matrix_generate_3x3_8bit.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/vip_matrix_generate_5x5_8bit.v
HDL-1007 : analyze verilog file ../../../rtl/UART/UART_RX.v
HDL-1007 : analyze verilog file ../../../rtl/UART/UART_TX.v
HDL-1007 : analyze verilog file ../../../rtl/UART/clkuart_pwm.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_MedFilter.v
HDL-1007 : analyze verilog file ../../../rtl/UART/FIFO.v
RUN-1001 : Project manager successfully analyzed 56 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/CortexM0_SoC_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db ../syn_1/CortexM0_SoC_gate.db" in  1.877390s wall, 1.828125s user + 0.062500s system = 1.890625s CPU (100.7%)

RUN-1004 : used memory is 290 MB, reserved memory is 266 MB, peak memory is 295 MB
RUN-1002 : start command "read_sdc ../../sysclk_adc.sdc"
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_ports System_clk"
RUN-1002 : start command "get_nets pixel_clk"
RUN-1002 : start command "create_generated_clock -name pclk -source  -master_clock System_clk -multiply_by 1 "
RUN-1002 : start command "get_ports System_clk"
RUN-1002 : start command "get_nets pixel_clk_5x"
RUN-1002 : start command "create_generated_clock -name sclk5 -source  -master_clock System_clk -multiply_by 5 "
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb(med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb_syn_1)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[10]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[10]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[10]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[10]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: u3_hdmi_tx/PXLCLK_5X_I(u3_hdmi_tx/PXLCLK_5X_I_syn_1)
SYN-1001 : 	kept net: u_logic/SCLK(u_logic/SCLK_syn_1)
RUN-1104 : Import SDC file ../../sysclk_adc.sdc finished, there are 79 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net PIXEL_PLL_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net PLL_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref driven by BUFG (305 clock/control pins, 1 other pins).
SYN-4027 : Net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb is clkc1 of pll PIXEL_PLL_inst/pll_inst.
SYN-4027 : Net u3_hdmi_tx/PXLCLK_5X_I is clkc2 of pll PIXEL_PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll PIXEL_PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll PIXEL_PLL_inst/pll_inst.
SYN-4027 : Net u_logic/SCLK is clkc1 of pll PLL_inst/pll_inst.
SYN-4027 : Net SD_CLK_dup_1 is clkc2 of pll PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll PLL_inst/pll_inst.
SYN-4027 : Net sdram_rw_top_inst/clk_sdram is clkc1 of pll SDRAM_PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll SDRAM_PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll SDRAM_PLL_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "Gamma_Interface/en_state" drives clk pins.
SYN-4024 : Net "SEG_Interface/smg_inst/cnt_1ms[0]" drives clk pins.
SYN-4025 : Tag rtl::Net Gamma_Interface/en_state as clock net
SYN-4025 : Tag rtl::Net PIXEL_PLL_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net PLL_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net SD_CLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net SEG_Interface/smg_inst/cnt_1ms[0] as clock net
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net System_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb as clock net
SYN-4025 : Tag rtl::Net sdram_rw_top_inst/clk_sdram as clock net
SYN-4025 : Tag rtl::Net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref as clock net
SYN-4025 : Tag rtl::Net u3_hdmi_tx/PXLCLK_5X_I as clock net
SYN-4025 : Tag rtl::Net u_logic/SCLK as clock net
SYN-4026 : Tagged 12 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net Gamma_Interface/en_state to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net SEG_Interface/smg_inst/cnt_1ms[0] to drive 2 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 13936 instances
RUN-0007 : 7835 luts, 4547 seqs, 1064 mslices, 322 lslices, 115 pads, 36 brams, 3 dsps
RUN-1001 : There are total 15195 nets
RUN-1001 : 9053 nets have 2 pins
RUN-1001 : 4166 nets have [3 - 5] pins
RUN-1001 : 1401 nets have [6 - 10] pins
RUN-1001 : 332 nets have [11 - 20] pins
RUN-1001 : 232 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |    1537     
RUN-1001 :   No   |  No   |  Yes  |    1741     
RUN-1001 :   No   |  Yes  |  No   |     100     
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     387     
RUN-1001 :   Yes  |  Yes  |  No   |     11      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    40   |  53   |     81     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 177
PHY-3001 : Initial placement ...
PHY-3001 : design contains 13932 instances, 7835 luts, 4547 seqs, 1386 slices, 289 macros(1386 instances: 1064 mslices 322 lslices)
PHY-3001 : Huge net cpuresetn with 1433 pins
PHY-0007 : Cell area utilization is 54%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 63182, tnet num: 15147, tinst num: 13932, tnode num: 75918, tedge num: 101367.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.376685s wall, 1.359375s user + 0.015625s system = 1.375000s CPU (99.9%)

RUN-1004 : used memory is 435 MB, reserved memory is 415 MB, peak memory is 435 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 15147 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.896956s wall, 1.875000s user + 0.031250s system = 1.906250s CPU (100.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.60764e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 13932.
PHY-3001 : Level 1 #clusters 1752.
PHY-3001 : End clustering;  0.102171s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (107.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 54%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.06803e+06, overlap = 572.188
PHY-3002 : Step(2): len = 916577, overlap = 651.031
PHY-3002 : Step(3): len = 661274, overlap = 744.438
PHY-3002 : Step(4): len = 585831, overlap = 787.469
PHY-3002 : Step(5): len = 487110, overlap = 889.719
PHY-3002 : Step(6): len = 406714, overlap = 971.938
PHY-3002 : Step(7): len = 355103, overlap = 1015.78
PHY-3002 : Step(8): len = 318638, overlap = 1054.94
PHY-3002 : Step(9): len = 284820, overlap = 1100
PHY-3002 : Step(10): len = 247941, overlap = 1136
PHY-3002 : Step(11): len = 229216, overlap = 1145.5
PHY-3002 : Step(12): len = 210241, overlap = 1158.91
PHY-3002 : Step(13): len = 198813, overlap = 1177.22
PHY-3002 : Step(14): len = 182533, overlap = 1225.5
PHY-3002 : Step(15): len = 167400, overlap = 1246.38
PHY-3002 : Step(16): len = 151803, overlap = 1266.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.30507e-06
PHY-3002 : Step(17): len = 156705, overlap = 1250.75
PHY-3002 : Step(18): len = 191821, overlap = 1132.62
PHY-3002 : Step(19): len = 200703, overlap = 1058.94
PHY-3002 : Step(20): len = 212198, overlap = 1012.66
PHY-3002 : Step(21): len = 208997, overlap = 1008.75
PHY-3002 : Step(22): len = 207695, overlap = 991.625
PHY-3002 : Step(23): len = 201763, overlap = 1002.25
PHY-3002 : Step(24): len = 198371, overlap = 1014.66
PHY-3002 : Step(25): len = 194891, overlap = 1007.66
PHY-3002 : Step(26): len = 193131, overlap = 979.719
PHY-3002 : Step(27): len = 189345, overlap = 974.281
PHY-3002 : Step(28): len = 187487, overlap = 977.281
PHY-3002 : Step(29): len = 183907, overlap = 984.719
PHY-3002 : Step(30): len = 182098, overlap = 987.812
PHY-3002 : Step(31): len = 179560, overlap = 987.25
PHY-3002 : Step(32): len = 177883, overlap = 999.812
PHY-3002 : Step(33): len = 176736, overlap = 984.906
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.61014e-06
PHY-3002 : Step(34): len = 186186, overlap = 953.594
PHY-3002 : Step(35): len = 202688, overlap = 942.5
PHY-3002 : Step(36): len = 208357, overlap = 934.75
PHY-3002 : Step(37): len = 211431, overlap = 929.562
PHY-3002 : Step(38): len = 211247, overlap = 925.406
PHY-3002 : Step(39): len = 210990, overlap = 919.938
PHY-3002 : Step(40): len = 209904, overlap = 916.812
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.22029e-06
PHY-3002 : Step(41): len = 223881, overlap = 905.781
PHY-3002 : Step(42): len = 241684, overlap = 855.844
PHY-3002 : Step(43): len = 251619, overlap = 806.469
PHY-3002 : Step(44): len = 255902, overlap = 794.094
PHY-3002 : Step(45): len = 253032, overlap = 756.656
PHY-3002 : Step(46): len = 250369, overlap = 746.625
PHY-3002 : Step(47): len = 247721, overlap = 743.812
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.04406e-05
PHY-3002 : Step(48): len = 266773, overlap = 687.656
PHY-3002 : Step(49): len = 283386, overlap = 643.531
PHY-3002 : Step(50): len = 294214, overlap = 592.312
PHY-3002 : Step(51): len = 299825, overlap = 582.781
PHY-3002 : Step(52): len = 298694, overlap = 604.125
PHY-3002 : Step(53): len = 298643, overlap = 601.875
PHY-3002 : Step(54): len = 295615, overlap = 620.438
PHY-3002 : Step(55): len = 294667, overlap = 614.562
PHY-3002 : Step(56): len = 294212, overlap = 611.312
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.08812e-05
PHY-3002 : Step(57): len = 312801, overlap = 601.75
PHY-3002 : Step(58): len = 327714, overlap = 543.875
PHY-3002 : Step(59): len = 336508, overlap = 506.438
PHY-3002 : Step(60): len = 341861, overlap = 491.625
PHY-3002 : Step(61): len = 343223, overlap = 477.094
PHY-3002 : Step(62): len = 344801, overlap = 471
PHY-3002 : Step(63): len = 344052, overlap = 461.906
PHY-3002 : Step(64): len = 344982, overlap = 446.969
PHY-3002 : Step(65): len = 345270, overlap = 447.844
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.17623e-05
PHY-3002 : Step(66): len = 367799, overlap = 384.25
PHY-3002 : Step(67): len = 383035, overlap = 357.625
PHY-3002 : Step(68): len = 388552, overlap = 337.781
PHY-3002 : Step(69): len = 392714, overlap = 340.125
PHY-3002 : Step(70): len = 393416, overlap = 341.781
PHY-3002 : Step(71): len = 394851, overlap = 340.25
PHY-3002 : Step(72): len = 393180, overlap = 329.219
PHY-3002 : Step(73): len = 393644, overlap = 335.312
PHY-3002 : Step(74): len = 393216, overlap = 348.312
PHY-3002 : Step(75): len = 393289, overlap = 364.188
PHY-3002 : Step(76): len = 392054, overlap = 378.812
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 8.35246e-05
PHY-3002 : Step(77): len = 409342, overlap = 338.438
PHY-3002 : Step(78): len = 419465, overlap = 317.219
PHY-3002 : Step(79): len = 421543, overlap = 307
PHY-3002 : Step(80): len = 423292, overlap = 306.094
PHY-3002 : Step(81): len = 426768, overlap = 299.344
PHY-3002 : Step(82): len = 429490, overlap = 292.219
PHY-3002 : Step(83): len = 428332, overlap = 286.125
PHY-3002 : Step(84): len = 428504, overlap = 265.469
PHY-3002 : Step(85): len = 429003, overlap = 280.719
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000167049
PHY-3002 : Step(86): len = 443315, overlap = 240.344
PHY-3002 : Step(87): len = 452877, overlap = 228.094
PHY-3002 : Step(88): len = 454258, overlap = 213.156
PHY-3002 : Step(89): len = 456385, overlap = 219.406
PHY-3002 : Step(90): len = 459756, overlap = 230.469
PHY-3002 : Step(91): len = 461195, overlap = 231.594
PHY-3002 : Step(92): len = 459192, overlap = 247.719
PHY-3002 : Step(93): len = 459191, overlap = 262
PHY-3002 : Step(94): len = 461018, overlap = 239.406
PHY-3002 : Step(95): len = 461309, overlap = 224.719
PHY-3002 : Step(96): len = 460407, overlap = 228.656
PHY-3002 : Step(97): len = 459105, overlap = 233.031
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000334098
PHY-3002 : Step(98): len = 466340, overlap = 223
PHY-3002 : Step(99): len = 472122, overlap = 211.188
PHY-3002 : Step(100): len = 473382, overlap = 206.281
PHY-3002 : Step(101): len = 474186, overlap = 199.562
PHY-3002 : Step(102): len = 475497, overlap = 191.188
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000645376
PHY-3002 : Step(103): len = 481841, overlap = 184.938
PHY-3002 : Step(104): len = 488288, overlap = 178.406
PHY-3002 : Step(105): len = 489671, overlap = 176.406
PHY-3002 : Step(106): len = 490561, overlap = 179.75
PHY-3002 : Step(107): len = 492897, overlap = 174.25
PHY-3002 : Step(108): len = 494377, overlap = 171.406
PHY-3002 : Step(109): len = 494784, overlap = 184.438
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00115216
PHY-3002 : Step(110): len = 497271, overlap = 172.375
PHY-3002 : Step(111): len = 499881, overlap = 168.094
PHY-3002 : Step(112): len = 501184, overlap = 165.875
PHY-3002 : Step(113): len = 502152, overlap = 162.719
PHY-3002 : Step(114): len = 503126, overlap = 169.812
PHY-3002 : Step(115): len = 504278, overlap = 165.625
PHY-3002 : Step(116): len = 504176, overlap = 159.406
PHY-3002 : Step(117): len = 504297, overlap = 163.75
PHY-3002 : Step(118): len = 504758, overlap = 166.344
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.0018957
PHY-3002 : Step(119): len = 506176, overlap = 159.125
PHY-3002 : Step(120): len = 508490, overlap = 159.062
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021107s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (74.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/15195.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 648488, over cnt = 1702(4%), over = 9552, worst = 50
PHY-1001 : End global iterations;  0.697295s wall, 1.078125s user + 0.078125s system = 1.156250s CPU (165.8%)

PHY-1001 : Congestion index: top1 = 97.41, top5 = 72.48, top10 = 60.33, top15 = 52.93.
PHY-3001 : End congestion estimation;  0.903058s wall, 1.281250s user + 0.078125s system = 1.359375s CPU (150.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15147 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.595120s wall, 0.531250s user + 0.062500s system = 0.593750s CPU (99.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000158871
PHY-3002 : Step(121): len = 542122, overlap = 101.344
PHY-3002 : Step(122): len = 543224, overlap = 93.6875
PHY-3002 : Step(123): len = 544413, overlap = 88.2812
PHY-3002 : Step(124): len = 545034, overlap = 82.5625
PHY-3002 : Step(125): len = 546628, overlap = 66.9062
PHY-3002 : Step(126): len = 548094, overlap = 57.6562
PHY-3002 : Step(127): len = 549209, overlap = 55.375
PHY-3002 : Step(128): len = 549143, overlap = 53.8125
PHY-3002 : Step(129): len = 548964, overlap = 47.7188
PHY-3002 : Step(130): len = 547107, overlap = 49.4375
PHY-3002 : Step(131): len = 544078, overlap = 51.125
PHY-3002 : Step(132): len = 539632, overlap = 46.2188
PHY-3002 : Step(133): len = 535881, overlap = 46.8438
PHY-3002 : Step(134): len = 533612, overlap = 47.125
PHY-3002 : Step(135): len = 531470, overlap = 45.0625
PHY-3002 : Step(136): len = 528383, overlap = 49.0938
PHY-3002 : Step(137): len = 525637, overlap = 45.4062
PHY-3002 : Step(138): len = 523295, overlap = 47.8125
PHY-3002 : Step(139): len = 521835, overlap = 50.375
PHY-3002 : Step(140): len = 520645, overlap = 55.25
PHY-3002 : Step(141): len = 520354, overlap = 57.8125
PHY-3002 : Step(142): len = 519647, overlap = 58.2812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000317742
PHY-3002 : Step(143): len = 521435, overlap = 52.9688
PHY-3002 : Step(144): len = 523347, overlap = 49.4375
PHY-3002 : Step(145): len = 523552, overlap = 47.6875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000587095
PHY-3002 : Step(146): len = 526257, overlap = 47.9062
PHY-3002 : Step(147): len = 539422, overlap = 45.125
PHY-3002 : Step(148): len = 541646, overlap = 43.5625
PHY-3002 : Step(149): len = 542278, overlap = 45
PHY-3002 : Step(150): len = 542691, overlap = 48.4688
PHY-3002 : Step(151): len = 542304, overlap = 48.4688
PHY-3002 : Step(152): len = 542842, overlap = 44.9062
PHY-3002 : Step(153): len = 542656, overlap = 44.1875
PHY-3002 : Step(154): len = 541295, overlap = 48.375
PHY-3002 : Step(155): len = 539985, overlap = 50.0938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00117419
PHY-3002 : Step(156): len = 540596, overlap = 50.1562
PHY-3002 : Step(157): len = 541107, overlap = 48.0938
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00194155
PHY-3002 : Step(158): len = 541637, overlap = 49.2812
PHY-3002 : Step(159): len = 544111, overlap = 51.7188
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 149/15195.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 646400, over cnt = 2327(6%), over = 10271, worst = 37
PHY-1001 : End global iterations;  0.925393s wall, 1.640625s user + 0.046875s system = 1.687500s CPU (182.4%)

PHY-1001 : Congestion index: top1 = 75.82, top5 = 61.77, top10 = 54.19, top15 = 49.45.
PHY-3001 : End congestion estimation;  1.144969s wall, 1.859375s user + 0.046875s system = 1.906250s CPU (166.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15147 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.575063s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (100.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000210036
PHY-3002 : Step(160): len = 551402, overlap = 241.062
PHY-3002 : Step(161): len = 551366, overlap = 200.656
PHY-3002 : Step(162): len = 550137, overlap = 194.656
PHY-3002 : Step(163): len = 549369, overlap = 174.344
PHY-3002 : Step(164): len = 547684, overlap = 179.719
PHY-3002 : Step(165): len = 545796, overlap = 171.094
PHY-3002 : Step(166): len = 544008, overlap = 171.562
PHY-3002 : Step(167): len = 542139, overlap = 170.906
PHY-3002 : Step(168): len = 540169, overlap = 166.219
PHY-3002 : Step(169): len = 538323, overlap = 162.906
PHY-3002 : Step(170): len = 535839, overlap = 162.188
PHY-3002 : Step(171): len = 534019, overlap = 163.531
PHY-3002 : Step(172): len = 531948, overlap = 154.844
PHY-3002 : Step(173): len = 530496, overlap = 151.969
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000420071
PHY-3002 : Step(174): len = 534948, overlap = 142.219
PHY-3002 : Step(175): len = 538234, overlap = 132.781
PHY-3002 : Step(176): len = 541249, overlap = 122.781
PHY-3002 : Step(177): len = 542645, overlap = 125.562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000840142
PHY-3002 : Step(178): len = 545523, overlap = 119.781
PHY-3002 : Step(179): len = 550274, overlap = 107.812
PHY-3002 : Step(180): len = 556023, overlap = 102.844
PHY-3002 : Step(181): len = 559951, overlap = 102.875
PHY-3002 : Step(182): len = 562076, overlap = 103.719
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 63182, tnet num: 15147, tinst num: 13932, tnode num: 75918, tedge num: 101367.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.533269s wall, 1.515625s user + 0.015625s system = 1.531250s CPU (99.9%)

RUN-1004 : used memory is 478 MB, reserved memory is 463 MB, peak memory is 567 MB
OPT-1001 : Total overflow 424.84 peak overflow 4.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 638/15195.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 676544, over cnt = 2699(7%), over = 9999, worst = 26
PHY-1001 : End global iterations;  1.011028s wall, 1.718750s user + 0.046875s system = 1.765625s CPU (174.6%)

PHY-1001 : Congestion index: top1 = 72.13, top5 = 58.23, top10 = 51.67, top15 = 47.76.
PHY-1001 : End incremental global routing;  1.212422s wall, 1.921875s user + 0.046875s system = 1.968750s CPU (162.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15147 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.600425s wall, 0.578125s user + 0.031250s system = 0.609375s CPU (101.5%)

OPT-1001 : 8 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 115 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 13799 has valid locations, 86 needs to be replaced
PHY-3001 : design contains 14010 instances, 7839 luts, 4621 seqs, 1386 slices, 289 macros(1386 instances: 1064 mslices 322 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 568653
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12706/15273.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 680704, over cnt = 2707(7%), over = 10035, worst = 27
PHY-1001 : End global iterations;  0.128892s wall, 0.203125s user + 0.031250s system = 0.234375s CPU (181.8%)

PHY-1001 : Congestion index: top1 = 72.11, top5 = 58.30, top10 = 51.77, top15 = 47.84.
PHY-3001 : End congestion estimation;  0.334154s wall, 0.390625s user + 0.046875s system = 0.437500s CPU (130.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 63496, tnet num: 15225, tinst num: 14010, tnode num: 76454, tedge num: 101839.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  2.591044s wall, 2.515625s user + 0.078125s system = 2.593750s CPU (100.1%)

RUN-1004 : used memory is 514 MB, reserved memory is 504 MB, peak memory is 576 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15225 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  3.209697s wall, 3.109375s user + 0.109375s system = 3.218750s CPU (100.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(183): len = 568412, overlap = 1.5
PHY-3002 : Step(184): len = 568202, overlap = 1.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 12754/15273.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 680320, over cnt = 2704(7%), over = 10029, worst = 27
PHY-1001 : End global iterations;  0.104947s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (119.1%)

PHY-1001 : Congestion index: top1 = 72.09, top5 = 58.26, top10 = 51.74, top15 = 47.82.
PHY-3001 : End congestion estimation;  0.304546s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (107.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15225 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.629265s wall, 0.609375s user + 0.015625s system = 0.625000s CPU (99.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00114164
PHY-3002 : Step(185): len = 568180, overlap = 104.031
PHY-3002 : Step(186): len = 568445, overlap = 104.281
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00228328
PHY-3002 : Step(187): len = 568470, overlap = 104.094
PHY-3002 : Step(188): len = 568593, overlap = 104.031
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00456656
PHY-3002 : Step(189): len = 568637, overlap = 104.281
PHY-3002 : Step(190): len = 568729, overlap = 104.125
PHY-3001 : Final: Len = 568729, Over = 104.125
PHY-3001 : End incremental placement;  5.157952s wall, 5.125000s user + 0.375000s system = 5.500000s CPU (106.6%)

OPT-1001 : Total overflow 426.09 peak overflow 4.00
OPT-1001 : End high-fanout net optimization;  7.331890s wall, 8.156250s user + 0.453125s system = 8.609375s CPU (117.4%)

OPT-1001 : Current memory(MB): used = 573, reserve = 562, peak = 586.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12724/15273.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 681648, over cnt = 2695(7%), over = 9835, worst = 24
PHY-1002 : len = 729504, over cnt = 1933(5%), over = 5240, worst = 21
PHY-1002 : len = 772776, over cnt = 680(1%), over = 1677, worst = 18
PHY-1002 : len = 789008, over cnt = 157(0%), over = 389, worst = 18
PHY-1002 : len = 793496, over cnt = 38(0%), over = 145, worst = 18
PHY-1001 : End global iterations;  1.533973s wall, 2.218750s user + 0.046875s system = 2.265625s CPU (147.7%)

PHY-1001 : Congestion index: top1 = 57.91, top5 = 50.99, top10 = 47.06, top15 = 44.60.
OPT-1001 : End congestion update;  1.748020s wall, 2.437500s user + 0.046875s system = 2.484375s CPU (142.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15225 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.502391s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (99.5%)

OPT-0007 : Start: WNS 2162 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 2212 TNS 0 NUM_FEPS 0 with 18 cells processed and 1650 slack improved
OPT-0007 : Iter 2: improved WNS 2212 TNS 0 NUM_FEPS 0 with 5 cells processed and 0 slack improved
OPT-1001 : End global optimization;  2.272063s wall, 2.953125s user + 0.046875s system = 3.000000s CPU (132.0%)

OPT-1001 : Current memory(MB): used = 574, reserve = 562, peak = 586.
OPT-1001 : End physical optimization;  11.443447s wall, 13.000000s user + 0.531250s system = 13.531250s CPU (118.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 7839 LUT to BLE ...
SYN-4008 : Packed 7839 LUT and 2495 SEQ to BLE.
SYN-4003 : Packing 2126 remaining SEQ's ...
SYN-4005 : Packed 1598 SEQ with LUT/SLICE
SYN-4006 : 4019 single LUT's are left
SYN-4006 : 528 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 8367/10079 primitive instances ...
PHY-3001 : End packing;  0.916284s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (100.6%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 6094 instances
RUN-1001 : 2963 mslices, 2963 lslices, 115 pads, 36 brams, 3 dsps
RUN-1001 : There are total 13044 nets
RUN-1001 : 6670 nets have 2 pins
RUN-1001 : 4234 nets have [3 - 5] pins
RUN-1001 : 1494 nets have [6 - 10] pins
RUN-1001 : 362 nets have [11 - 20] pins
RUN-1001 : 278 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 6090 instances, 5926 slices, 289 macros(1386 instances: 1064 mslices 322 lslices)
PHY-3001 : Cell area utilization is 67%
PHY-3001 : After packing: Len = 584691, Over = 195.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 67%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6433/13044.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 762888, over cnt = 1703(4%), over = 2863, worst = 9
PHY-1002 : len = 769328, over cnt = 1133(3%), over = 1625, worst = 9
PHY-1002 : len = 780424, over cnt = 476(1%), over = 640, worst = 7
PHY-1002 : len = 787840, over cnt = 106(0%), over = 151, worst = 5
PHY-1002 : len = 790408, over cnt = 2(0%), over = 6, worst = 3
PHY-1001 : End global iterations;  1.555107s wall, 2.390625s user + 0.062500s system = 2.453125s CPU (157.7%)

PHY-1001 : Congestion index: top1 = 58.56, top5 = 51.73, top10 = 47.48, top15 = 44.74.
PHY-3001 : End congestion estimation;  1.839183s wall, 2.687500s user + 0.062500s system = 2.750000s CPU (149.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 57286, tnet num: 12996, tinst num: 6090, tnode num: 67577, tedge num: 96326.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.819007s wall, 1.796875s user + 0.015625s system = 1.812500s CPU (99.6%)

RUN-1004 : used memory is 514 MB, reserved memory is 507 MB, peak memory is 586 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12996 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.414181s wall, 2.359375s user + 0.046875s system = 2.406250s CPU (99.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.22245e-05
PHY-3002 : Step(191): len = 569793, overlap = 231.75
PHY-3002 : Step(192): len = 560276, overlap = 249.75
PHY-3002 : Step(193): len = 555276, overlap = 257
PHY-3002 : Step(194): len = 550512, overlap = 263.25
PHY-3002 : Step(195): len = 547479, overlap = 275.25
PHY-3002 : Step(196): len = 545674, overlap = 280.25
PHY-3002 : Step(197): len = 544489, overlap = 279
PHY-3002 : Step(198): len = 544179, overlap = 278
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000124449
PHY-3002 : Step(199): len = 553372, overlap = 266.75
PHY-3002 : Step(200): len = 557956, overlap = 259.25
PHY-3002 : Step(201): len = 563611, overlap = 250.25
PHY-3002 : Step(202): len = 567731, overlap = 246.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000248898
PHY-3002 : Step(203): len = 576419, overlap = 231.25
PHY-3002 : Step(204): len = 586187, overlap = 217.75
PHY-3002 : Step(205): len = 590120, overlap = 212.75
PHY-3002 : Step(206): len = 591951, overlap = 208.25
PHY-3002 : Step(207): len = 592906, overlap = 206
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.902229s wall, 0.968750s user + 1.500000s system = 2.468750s CPU (273.6%)

PHY-3001 : Trial Legalized: Len = 652847
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 66%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 740/13044.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 791416, over cnt = 2241(6%), over = 3851, worst = 7
PHY-1002 : len = 804512, over cnt = 1453(4%), over = 2223, worst = 7
PHY-1002 : len = 827416, over cnt = 313(0%), over = 444, worst = 7
PHY-1002 : len = 832048, over cnt = 75(0%), over = 108, worst = 4
PHY-1002 : len = 833568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.853627s wall, 3.218750s user + 0.125000s system = 3.343750s CPU (180.4%)

PHY-1001 : Congestion index: top1 = 56.29, top5 = 50.80, top10 = 47.43, top15 = 44.88.
PHY-3001 : End congestion estimation;  2.165616s wall, 3.515625s user + 0.140625s system = 3.656250s CPU (168.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12996 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.691444s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (97.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000161042
PHY-3002 : Step(208): len = 632850, overlap = 29.75
PHY-3002 : Step(209): len = 621681, overlap = 50.25
PHY-3002 : Step(210): len = 612849, overlap = 71.25
PHY-3002 : Step(211): len = 607601, overlap = 85.5
PHY-3002 : Step(212): len = 604311, overlap = 97.25
PHY-3002 : Step(213): len = 602314, overlap = 105
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000322084
PHY-3002 : Step(214): len = 610019, overlap = 95.25
PHY-3002 : Step(215): len = 615252, overlap = 90.25
PHY-3002 : Step(216): len = 618993, overlap = 90
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020725s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (75.4%)

PHY-3001 : Legalized: Len = 638136, Over = 0
PHY-3001 : Spreading special nets. 111 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.049743s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (94.2%)

PHY-3001 : 165 instances has been re-located, deltaX = 50, deltaY = 91, maxDist = 2.
PHY-3001 : Final: Len = 640792, Over = 0
PHY-3001 : BANK 6 DIFFRESISTOR:NONE VOD:350M VCM:1.2
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 57286, tnet num: 12996, tinst num: 6091, tnode num: 67577, tedge num: 96326.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  2.003415s wall, 2.000000s user + 0.000000s system = 2.000000s CPU (99.8%)

RUN-1004 : used memory is 532 MB, reserved memory is 532 MB, peak memory is 593 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4269/13044.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 795864, over cnt = 2099(5%), over = 3302, worst = 7
PHY-1002 : len = 806192, over cnt = 1205(3%), over = 1643, worst = 7
PHY-1002 : len = 821672, over cnt = 292(0%), over = 372, worst = 5
PHY-1002 : len = 824296, over cnt = 118(0%), over = 153, worst = 4
PHY-1002 : len = 827112, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.654601s wall, 2.468750s user + 0.000000s system = 2.468750s CPU (149.2%)

PHY-1001 : Congestion index: top1 = 54.91, top5 = 49.44, top10 = 46.33, top15 = 44.06.
PHY-1001 : End incremental global routing;  1.913616s wall, 2.718750s user + 0.000000s system = 2.718750s CPU (142.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12996 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.686174s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (100.2%)

OPT-1001 : 5 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 115 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 5960 has valid locations, 23 needs to be replaced
PHY-3001 : design contains 6109 instances, 5944 slices, 289 macros(1386 instances: 1064 mslices 322 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 643534
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 67%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11885/13057.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 830256, over cnt = 82(0%), over = 105, worst = 4
PHY-1002 : len = 830696, over cnt = 10(0%), over = 11, worst = 2
PHY-1002 : len = 830752, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.367792s wall, 0.375000s user + 0.046875s system = 0.421875s CPU (114.7%)

PHY-1001 : Congestion index: top1 = 54.94, top5 = 49.55, top10 = 46.48, top15 = 44.22.
PHY-3001 : End congestion estimation;  0.629656s wall, 0.625000s user + 0.046875s system = 0.671875s CPU (106.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 57475, tnet num: 13009, tinst num: 6109, tnode num: 67815, tedge num: 96585.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.953389s wall, 1.953125s user + 0.000000s system = 1.953125s CPU (100.0%)

RUN-1004 : used memory is 562 MB, reserved memory is 557 MB, peak memory is 597 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13009 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.544773s wall, 2.546875s user + 0.000000s system = 2.546875s CPU (100.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(217): len = 642449, overlap = 0
PHY-3002 : Step(218): len = 642321, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 67%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 11869/13057.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 828152, over cnt = 76(0%), over = 113, worst = 7
PHY-1002 : len = 828576, over cnt = 24(0%), over = 26, worst = 2
PHY-1002 : len = 828824, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.390136s wall, 0.437500s user + 0.031250s system = 0.468750s CPU (120.2%)

PHY-1001 : Congestion index: top1 = 55.13, top5 = 49.72, top10 = 46.54, top15 = 44.22.
PHY-3001 : End congestion estimation;  0.641249s wall, 0.687500s user + 0.031250s system = 0.718750s CPU (112.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13009 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.579471s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (99.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.19788e-05
PHY-3002 : Step(219): len = 642278, overlap = 2
PHY-3002 : Step(220): len = 642278, overlap = 2
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006199s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 642453, Over = 0
PHY-3001 : End spreading;  0.037623s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (83.1%)

PHY-3001 : Final: Len = 642453, Over = 0
PHY-3001 : End incremental placement;  4.809035s wall, 4.843750s user + 0.187500s system = 5.031250s CPU (104.6%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  7.799249s wall, 8.640625s user + 0.187500s system = 8.828125s CPU (113.2%)

OPT-1001 : Current memory(MB): used = 605, reserve = 595, peak = 607.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11872/13057.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 828920, over cnt = 58(0%), over = 73, worst = 4
PHY-1002 : len = 828992, over cnt = 15(0%), over = 16, worst = 2
PHY-1002 : len = 829184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.359719s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (99.9%)

PHY-1001 : Congestion index: top1 = 55.00, top5 = 49.57, top10 = 46.46, top15 = 44.15.
OPT-1001 : End congestion update;  0.620968s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (98.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13009 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.467942s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (100.2%)

OPT-0007 : Start: WNS 2272 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 115 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 5983 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 6109 instances, 5944 slices, 289 macros(1386 instances: 1064 mslices 322 lslices)
PHY-3001 : Cell area utilization is 67%
PHY-3001 : Initial: Len = 642890, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.036209s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (129.5%)

PHY-3001 : 5 instances has been re-located, deltaX = 1, deltaY = 6, maxDist = 2.
PHY-3001 : Final: Len = 642970, Over = 0
PHY-3001 : End incremental legalization;  0.303321s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (97.9%)

OPT-0007 : Iter 1: improved WNS 2689 TNS 0 NUM_FEPS 0 with 10 cells processed and 1989 slack improved
OPT-0007 : Iter 2: improved WNS 2689 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  1.469874s wall, 1.625000s user + 0.000000s system = 1.625000s CPU (110.6%)

OPT-1001 : Current memory(MB): used = 605, reserve = 595, peak = 607.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13009 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.462410s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (98.0%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11877/13057.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 829680, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 829696, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 829712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.342780s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (114.0%)

PHY-1001 : Congestion index: top1 = 55.00, top5 = 49.57, top10 = 46.46, top15 = 44.15.
PHY-1001 : End incremental global routing;  0.603972s wall, 0.640625s user + 0.015625s system = 0.656250s CPU (108.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13009 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.569607s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (98.8%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11911/13057.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 829712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.102383s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (91.6%)

PHY-1001 : Congestion index: top1 = 55.00, top5 = 49.57, top10 = 46.46, top15 = 44.15.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13009 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.563112s wall, 0.546875s user + 0.015625s system = 0.562500s CPU (99.9%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2689 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 54.620690
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 2689ps with logic level 1 
OPT-1001 : End physical optimization;  13.992613s wall, 14.984375s user + 0.218750s system = 15.203125s CPU (108.7%)

RUN-1003 : finish command "place" in  48.399399s wall, 75.328125s user + 8.812500s system = 84.140625s CPU (173.8%)

RUN-1004 : used memory is 557 MB, reserved memory is 547 MB, peak memory is 607 MB
RUN-1002 : start command "export_db CortexM0_SoC_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SoC_place.db" in  1.558834s wall, 2.734375s user + 0.000000s system = 2.734375s CPU (175.4%)

RUN-1004 : used memory is 557 MB, reserved memory is 549 MB, peak memory is 612 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 6113 instances
RUN-1001 : 2970 mslices, 2974 lslices, 115 pads, 36 brams, 3 dsps
RUN-1001 : There are total 13057 nets
RUN-1001 : 6650 nets have 2 pins
RUN-1001 : 4243 nets have [3 - 5] pins
RUN-1001 : 1510 nets have [6 - 10] pins
RUN-1001 : 364 nets have [11 - 20] pins
RUN-1001 : 284 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 57475, tnet num: 13009, tinst num: 6109, tnode num: 67815, tedge num: 96585.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.853414s wall, 1.843750s user + 0.000000s system = 1.843750s CPU (99.5%)

RUN-1004 : used memory is 569 MB, reserved memory is 565 MB, peak memory is 612 MB
PHY-1001 : 2970 mslices, 2974 lslices, 115 pads, 36 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13009 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 771064, over cnt = 2242(6%), over = 3797, worst = 7
PHY-1002 : len = 784976, over cnt = 1461(4%), over = 2182, worst = 7
PHY-1002 : len = 800376, over cnt = 660(1%), over = 949, worst = 6
PHY-1002 : len = 814608, over cnt = 13(0%), over = 17, worst = 3
PHY-1002 : len = 814880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.692433s wall, 2.953125s user + 0.125000s system = 3.078125s CPU (181.9%)

PHY-1001 : Congestion index: top1 = 55.17, top5 = 49.18, top10 = 45.86, top15 = 43.60.
PHY-1001 : End global routing;  1.981672s wall, 3.250000s user + 0.125000s system = 3.375000s CPU (170.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 594, reserve = 587, peak = 612.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SD_CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net System_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Gamma_Interface/en_state_syn_4 will be merged with clock Gamma_Interface/en_state
PHY-1001 : clock net PIXEL_PLL_inst/clk0_out will be merged with clock PIXEL_PLL_inst/clk0_buf
PHY-1001 : clock net PLL_inst/clk0_out will be merged with clock PLL_inst/clk0_buf
PHY-1001 : clock net SEG_Interface/smg_inst/cnt_1ms[0]_syn_6 will be merged with clock SEG_Interface/smg_inst/cnt_1ms[0]
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb will be routed on clock mesh
PHY-1001 : net sdram_rw_top_inst/clk_sdram will be routed on clock mesh
PHY-1001 : clock net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock SDRAM_PLL_inst/clk0_buf
PHY-1001 : net u3_hdmi_tx/PXLCLK_5X_I will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 858, reserve = 853, peak = 858.
PHY-1001 : End build detailed router design. 4.496027s wall, 4.437500s user + 0.062500s system = 4.500000s CPU (100.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 162224, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 2.967125s wall, 2.953125s user + 0.015625s system = 2.968750s CPU (100.1%)

PHY-1001 : Current memory(MB): used = 893, reserve = 889, peak = 893.
PHY-1001 : End phase 1; 2.973144s wall, 2.953125s user + 0.015625s system = 2.968750s CPU (99.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Patch 6576 net; 14.803395s wall, 14.796875s user + 0.000000s system = 14.796875s CPU (100.0%)

PHY-1022 : len = 1.73658e+06, over cnt = 1876(0%), over = 1881, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 904, reserve = 898, peak = 904.
PHY-1001 : End initial routed; 38.827836s wall, 54.546875s user + 0.109375s system = 54.656250s CPU (140.8%)

PHY-1001 : Update timing.....
PHY-1001 : 0/11866(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   2.360   |   0.000   |   0   
RUN-1001 :   Hold   |   0.067   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 2.910813s wall, 2.906250s user + 0.000000s system = 2.906250s CPU (99.8%)

PHY-1001 : Current memory(MB): used = 910, reserve = 905, peak = 910.
PHY-1001 : End phase 2; 41.738735s wall, 57.453125s user + 0.109375s system = 57.562500s CPU (137.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 1.73658e+06, over cnt = 1876(0%), over = 1881, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.139798s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (100.6%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.71277e+06, over cnt = 673(0%), over = 673, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 1.971974s wall, 3.125000s user + 0.000000s system = 3.125000s CPU (158.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.71074e+06, over cnt = 119(0%), over = 120, worst = 2, crit = 0
PHY-1001 : End DR Iter 2; 0.859501s wall, 1.109375s user + 0.031250s system = 1.140625s CPU (132.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.71184e+06, over cnt = 21(0%), over = 21, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.349810s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (102.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.71194e+06, over cnt = 12(0%), over = 12, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.164321s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (104.6%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.71234e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 5; 0.275612s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (102.0%)

PHY-1001 : Update timing.....
PHY-1001 : 0/11866(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   2.360   |   0.000   |   0   
RUN-1001 :   Hold   |   0.067   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 2.957473s wall, 2.937500s user + 0.000000s system = 2.937500s CPU (99.3%)

PHY-1001 : Commit to database.....
PHY-1001 : 566 feed throughs used by 409 nets
PHY-1001 : End commit to database; 2.038579s wall, 2.046875s user + 0.000000s system = 2.046875s CPU (100.4%)

PHY-1001 : Current memory(MB): used = 989, reserve = 987, peak = 989.
PHY-1001 : End phase 3; 9.134087s wall, 10.546875s user + 0.031250s system = 10.578125s CPU (115.8%)

PHY-1003 : Routed, final wirelength = 1.71234e+06
PHY-1001 : Current memory(MB): used = 993, reserve = 990, peak = 993.
PHY-1001 : End export database. 0.136360s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (91.7%)

PHY-1001 : End detail routing;  58.863727s wall, 75.906250s user + 0.218750s system = 76.125000s CPU (129.3%)

RUN-1003 : finish command "route" in  63.437388s wall, 81.750000s user + 0.343750s system = 82.093750s CPU (129.4%)

RUN-1004 : used memory is 936 MB, reserved memory is 936 MB, peak memory is 993 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SoC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        56
  #input                   19
  #output                  36
  #inout                    1

Utilization Statistics
#lut                    10942   out of  19600   55.83%
#reg                     4636   out of  19600   23.65%
#le                     11470
  #lut only              6834   out of  11470   59.58%
  #reg only               528   out of  11470    4.60%
  #lut&reg               4108   out of  11470   35.82%
#dsp                        3   out of     29   10.34%
#bram                      28   out of     64   43.75%
  #bram9k                  28
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       60   out of    188   31.91%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        3   out of      4   75.00%
#gclk                      12   out of     16   75.00%

Clock Resource Statistics
Index     ClockNet                                                                                    Type               DriverType         Driver                                    Fanout
#1        u_logic/SCLK                                                                                GCLK               pll                PLL_inst/pll_inst.clkc1                   1544
#2        med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb    GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc1             1171
#3        SDRAM_PLL_inst/clk0_buf                                                                     GCLK               pll                SDRAM_PLL_inst/pll_inst.clkc0             194
#4        SWCLK_dup_1                                                                                 GCLK               io                 SWCLK_syn_2.di                            83
#5        SD_CLK_dup_1                                                                                GCLK               pll                PLL_inst/pll_inst.clkc2                   54
#6        u3_hdmi_tx/PXLCLK_5X_I                                                                      GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc2             37
#7        Gamma_Interface/en_state                                                                    GCLK               lslice             u_logic/Pzkpw6_reg_syn_543.q0             16
#8        System_clk_dup_1                                                                            GCLK               io                 System_clk_syn_2.di                       3
#9        SEG_Interface/smg_inst/cnt_1ms[0]                                                           GCLK               lslice             SEG_Interface/smg_inst/reg0_syn_130.q0    2
#10       PIXEL_PLL_inst/clk0_buf                                                                     GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc0             0
#11       PLL_inst/clk0_buf                                                                           GCLK               pll                PLL_inst/pll_inst.clkc0                   0
#12       sdram_rw_top_inst/clk_sdram                                                                 GCLK               pll                SDRAM_PLL_inst/pll_inst.clkc1             0


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[3]          INPUT        F10        LVCMOS25          N/A          PULLUP      NONE    
     Col[2]          INPUT        C11        LVCMOS25          N/A          PULLUP      NONE    
     Col[1]          INPUT        D11        LVCMOS25          N/A          PULLUP      NONE    
     Col[0]          INPUT        E11        LVCMOS25          N/A          PULLUP      NONE    
      RSTn           INPUT        P15        LVCMOS25          N/A          PULLUP      NONE    
      RXD_1          INPUT        F12        LVCMOS25          N/A          PULLUP      NONE    
      SWCLK          INPUT         P2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
     key[7]          INPUT        A14        LVCMOS25          N/A          PULLUP      NONE    
     key[6]          INPUT        A13        LVCMOS25          N/A          PULLUP      NONE    
     key[5]          INPUT        B12        LVCMOS25          N/A          PULLUP      NONE    
     key[4]          INPUT        A12        LVCMOS25          N/A          PULLUP      NONE    
     key[3]          INPUT        A11        LVCMOS25          N/A          PULLUP      NONE    
     key[2]          INPUT        B10        LVCMOS25          N/A          PULLUP      NONE    
     key[1]          INPUT        A10        LVCMOS25          N/A          PULLUP      NONE    
     key[0]          INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
      miso           INPUT         G1        LVCMOS33          N/A          PULLUP      NONE    
   HDMI_CLK_P       OUTPUT         P4         LVDS33           NA            NONE      ODDRX1   
  HDMI_CLK_P(n)     OUTPUT         N4         LVDS33           NA            NONE      ODDRX1   
    HDMI_D0_P       OUTPUT         J3         LVDS33           NA            NONE      ODDRX1   
  HDMI_D0_P(n)      OUTPUT         J4         LVDS33           NA            NONE      ODDRX1   
    HDMI_D1_P       OUTPUT         N1         LVDS33           NA            NONE      ODDRX1   
  HDMI_D1_P(n)      OUTPUT         M1         LVDS33           NA            NONE      ODDRX1   
    HDMI_D2_P       OUTPUT         P1         LVDS33           NA            NONE      ODDRX1   
  HDMI_D2_P(n)      OUTPUT         R1         LVDS33           NA            NONE      ODDRX1   
     LED[7]         OUTPUT        F16        LVCMOS25           8            NONE       NONE    
     LED[6]         OUTPUT        E16        LVCMOS25           8            NONE       NONE    
     LED[5]         OUTPUT        E13        LVCMOS25           8            NONE       NONE    
     LED[4]         OUTPUT        C16        LVCMOS25           8            NONE       NONE    
     LED[3]         OUTPUT        C15        LVCMOS25           8            NONE       NONE    
     LED[2]         OUTPUT        B16        LVCMOS25           8            NONE       NONE    
     LED[1]         OUTPUT        B15        LVCMOS25           8            NONE       NONE    
     LED[0]         OUTPUT        B14        LVCMOS25           8            NONE       NONE    
     Row[3]         OUTPUT         D9        LVCMOS25           8            NONE       NONE    
     Row[2]         OUTPUT         F9        LVCMOS25           8            NONE       NONE    
     Row[1]         OUTPUT        C10        LVCMOS25           8            NONE       NONE    
     Row[0]         OUTPUT        E10        LVCMOS25           8            NONE       NONE    
     SD_CLK         OUTPUT         J1        LVCMOS33           8            NONE       NONE    
      TXD_1         OUTPUT        D12        LVCMOS25           8            NONE       NONE    
      cs_n          OUTPUT         K2        LVCMOS33           8            NONE       NONE    
      mosi          OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   seg_led[7]       OUTPUT         C8        LVCMOS25           8            NONE       NONE    
   seg_led[6]       OUTPUT         A8        LVCMOS25           8            NONE       NONE    
   seg_led[5]       OUTPUT         B5        LVCMOS25           8            NONE       NONE    
   seg_led[4]       OUTPUT         A7        LVCMOS25           8            NONE       NONE    
   seg_led[3]       OUTPUT         E8        LVCMOS25           8            NONE       NONE    
   seg_led[2]       OUTPUT         B8        LVCMOS25           8            NONE       NONE    
   seg_led[1]       OUTPUT         A6        LVCMOS25           8            NONE       NONE    
   seg_led[0]       OUTPUT         A4        LVCMOS25           8            NONE       NONE    
   seg_sel[3]       OUTPUT         A3        LVCMOS25           8            NONE       NONE    
   seg_sel[2]       OUTPUT         A5        LVCMOS25           8            NONE       NONE    
   seg_sel[1]       OUTPUT         B6        LVCMOS25           8            NONE       NONE    
   seg_sel[0]       OUTPUT         C9        LVCMOS25           8            NONE       NONE    
  signal_LED[3]     OUTPUT         C2        LVCMOS33           8            NONE       NONE    
  signal_LED[2]     OUTPUT         C1        LVCMOS33           8            NONE       NONE    
  signal_LED[1]     OUTPUT         E4        LVCMOS33           8            NONE       NONE    
  signal_LED[0]     OUTPUT         D3        LVCMOS33           8            NONE       NONE    
      SWDIO          INOUT         R2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------------------------------------------------+
|Instance                          |Module                                             |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------------------------------------------------+
|top                               |CortexM0_SoC                                       |11470  |9568    |1374    |4640    |36      |3       |
|  AHBlite_SD_Interface            |AHBlite_SD                                         |835    |696     |118     |382     |0       |0       |
|    SD_top_inst                   |SD_top                                             |809    |676     |118     |358     |0       |0       |
|      sd_init_inst                |sd_init                                            |133    |107     |18      |70      |0       |0       |
|      sd_rd_ctrl_inst             |sd_rd_ctrl                                         |458    |391     |60      |178     |0       |0       |
|      sd_read_inst                |sd_read                                            |218    |178     |40      |110     |0       |0       |
|  Bayer2RGB_Interface             |AHBlite_Bayer2RGB                                  |5      |5       |0       |2       |0       |0       |
|  Bayer2RGB_inst                  |Bayer2RGB                                          |433    |253     |71      |326     |4       |0       |
|    Matrix_Generate_3x3_8Bit_inst |vip_matrix_generate_3x3_8bit                       |143    |76      |3       |139     |4       |0       |
|      u_line_shift_ram_8bit       |line_shift                                         |61     |3       |3       |57      |4       |0       |
|        DRAM_inst1                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst2                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|  Curve_Gamma_2P2_inst_blue       |Curve_Gamma_2P2                                    |5      |2       |0       |4       |0       |0       |
|  Curve_Gamma_2P2_inst_green      |Curve_Gamma_2P2                                    |6      |6       |0       |6       |0       |0       |
|  Curve_Gamma_2P2_inst_red        |Curve_Gamma_2P2                                    |6      |6       |0       |6       |0       |0       |
|  Gamma_Interface                 |AHBlite_Gamma                                      |4      |4       |0       |2       |0       |0       |
|  Interconncet                    |AHBlite_Interconnect                               |8      |8       |0       |8       |0       |0       |
|    SlaveMUX                      |AHBlite_SlaveMUX                                   |8      |8       |0       |8       |0       |0       |
|  LED_Interface                   |AHBlite_LED                                        |7      |6       |0       |6       |0       |0       |
|  Matrix_Key_Interface            |AHBlite_Matrix_Key                                 |4      |4       |0       |4       |0       |0       |
|  MedFilter_Interface             |AHBlite_MedFilter                                  |2      |2       |0       |2       |0       |0       |
|  PINTO_Interface                 |AHBlite_PINTO                                      |1      |1       |0       |1       |0       |0       |
|  PINTO_inst                      |PINTO                                              |1165   |732     |269     |682     |8       |0       |
|    vip_matrix_generate_5x5_8bit  |vip_matrix_generate_5x5_8bit                       |325    |242     |3       |321     |8       |0       |
|      u_line_shift_5x5_ram_8bit   |line_shift_5x5                                     |116    |50      |3       |112     |8       |0       |
|        DRAM_inst1                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst2                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst3                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst4                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|  PIXEL_PLL_inst                  |PIXEL_PLL                                          |0      |0       |0       |0       |0       |0       |
|  PLL_inst                        |PLL                                                |0      |0       |0       |0       |0       |0       |
|  RAMCODE_Interface               |AHBlite_Block_RAM                                  |14     |14      |0       |13      |0       |0       |
|  RAMDATA_Interface               |AHBlite_Block_RAM                                  |39     |32      |0       |18      |0       |0       |
|  RAM_CODE                        |Block_RAM                                          |4      |4       |0       |1       |4       |0       |
|  RAM_DATA                        |Block_RAM                                          |0      |0       |0       |0       |4       |0       |
|  SDRAM_PLL_inst                  |SDRAM_PLL                                          |0      |0       |0       |0       |0       |0       |
|  SEG_Interface                   |AHBlite_SEG                                        |52     |47      |5       |30      |0       |0       |
|    smg_inst                      |smg                                                |38     |33      |5       |17      |0       |0       |
|  Timer_Interface                 |AHBlite_Timer                                      |86     |68      |18      |53      |0       |0       |
|  UART1_RX                        |UART_RX                                            |31     |28      |0       |21      |0       |0       |
|  UART1_TX                        |UART_TX                                            |81     |81      |0       |21      |0       |0       |
|    FIFO                          |FIFO                                               |45     |45      |0       |9       |0       |0       |
|  UART_Interface                  |AHBlite_UART                                       |4      |4       |0       |3       |0       |0       |
|  clkuart1_pwm                    |clkuart_pwm                                        |16     |13      |3       |8       |0       |0       |
|  kb                              |Keyboard                                           |292    |244     |48      |147     |0       |0       |
|  med_filter_proc__red_inst       |med_filter_proc                                    |670    |447     |193     |287     |12      |0       |
|    Matrix_Generate_3x3_8Bit_inst |vip_matrix_generate_3x3_8bit                       |129    |108     |3       |125     |12      |0       |
|      u_line_shift_ram_8bit       |line_shift                                         |42     |30      |3       |38      |12      |0       |
|        DRAM_inst1                |DRAM                                               |0      |0       |0       |0       |6       |0       |
|        DRAM_inst2                |DRAM                                               |0      |0       |0       |0       |6       |0       |
|  med_filter_proc_green_inst      |med_filter_proc                                    |614    |395     |190     |286     |0       |0       |
|    Matrix_Generate_3x3_8Bit_inst |vip_matrix_generate_3x3_8bit                       |99     |79      |0       |99      |0       |0       |
|      u_line_shift_ram_8bit       |line_shift                                         |21     |9       |0       |21      |0       |0       |
|  med_filter_proc_inst            |med_filter_proc                                    |616    |397     |190     |255     |0       |0       |
|    Matrix_Generate_3x3_8Bit_inst |vip_matrix_generate_3x3_8bit                       |98     |80      |0       |98      |0       |0       |
|      u_line_shift_ram_8bit       |line_shift                                         |26     |9       |0       |26      |0       |0       |
|  sdram_rw_top_inst               |sdram_rw_top                                       |659    |467     |101     |378     |4       |0       |
|    SDRAM_inst                    |SDRAM                                              |0      |0       |0       |0       |0       |0       |
|    u_sdram_top                   |sdram_top                                          |659    |467     |101     |378     |4       |0       |
|      u_sdram_controller          |sdram_controller                                   |277    |214     |40      |115     |0       |0       |
|        u_sdram_cmd               |sdram_cmd                                          |59     |59      |0       |22      |0       |0       |
|        u_sdram_ctrl              |sdram_ctrl                                         |177    |131     |40      |53      |0       |0       |
|        u_sdram_data              |sdram_data                                         |41     |24      |0       |40      |0       |0       |
|      u_sdram_fifo_ctrl           |sdram_fifo_ctrl                                    |382    |253     |61      |263     |4       |0       |
|        rdfifo                    |SDRAM_READ_FIFO                                    |129    |93      |17      |103     |2       |0       |
|          ram_inst                |ram_infer_SDRAM_READ_FIFO                          |8      |8       |0       |8       |2       |0       |
|          rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_READ_FIFO  |36     |26      |0       |36      |0       |0       |
|          wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_READ_FIFO  |31     |26      |0       |31      |0       |0       |
|        wrfifo                    |SDRAM_WRITE_FIFO                                   |140    |73      |18      |115     |2       |0       |
|          ram_inst                |ram_infer_SDRAM_WRITE_FIFO                         |20     |13      |0       |20      |2       |0       |
|          rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_WRITE_FIFO |42     |22      |0       |42      |0       |0       |
|          wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_WRITE_FIFO |25     |17      |0       |25      |0       |0       |
|  u3_hdmi_tx                      |hdmi_tx                                            |343    |277     |54      |177     |0       |0       |
|    Inst_DVITransmitter           |DVITransmitter                                     |343    |277     |54      |177     |0       |0       |
|      Inst_TMDSEncoder_blue       |TMDSEncoder                                        |102    |84      |18      |49      |0       |0       |
|      Inst_TMDSEncoder_green      |TMDSEncoder                                        |91     |73      |18      |40      |0       |0       |
|      Inst_TMDSEncoder_red        |TMDSEncoder                                        |106    |88      |18      |44      |0       |0       |
|      Inst_blue_serializer_10_1   |Serial_N_1_lvds_dat                                |19     |13      |0       |19      |0       |0       |
|      Inst_clk_serializer_10_1    |Serial_N_1_lvds                                    |5      |5       |0       |5       |0       |0       |
|      Inst_green_serializer_10_1  |Serial_N_1_lvds_dat                                |14     |8       |0       |14      |0       |0       |
|      Inst_red_serializer_10_1    |Serial_N_1_lvds_dat                                |6      |6       |0       |6       |0       |0       |
|  u_logic                         |cortexm0ds_logic                                   |5284   |5225    |46      |1459    |0       |3       |
|  video_driver_inst               |video_driver                                       |157    |89      |68      |26      |0       |0       |
+-------------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       6591  
    #2          2       2722  
    #3          3       728   
    #4          4       759   
    #5        5-10      1591  
    #6        11-50     547   
    #7       51-100      16   
    #8       101-500     1    
  Average     3.18            

RUN-1002 : start command "export_db CortexM0_SoC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SoC_pr.db" in  1.910329s wall, 3.250000s user + 0.031250s system = 3.281250s CPU (171.8%)

RUN-1004 : used memory is 937 MB, reserved memory is 937 MB, peak memory is 993 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 57475, tnet num: 13009, tinst num: 6109, tnode num: 67815, tedge num: 96585.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.814542s wall, 1.796875s user + 0.000000s system = 1.796875s CPU (99.0%)

RUN-1004 : used memory is 939 MB, reserved memory is 940 MB, peak memory is 993 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file CortexM0_SoC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 13009 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 12 (8 unconstrainted).
TMR-5009 WARNING: No clock constraint on 8 clock net(s): 
		Gamma_Interface/en_state_syn_4
		PIXEL_PLL_inst/clk0_out
		PLL_inst/clk0_out
		SD_CLK_dup_1
		SEG_Interface/smg_inst/cnt_1ms[0]_syn_6
		SWCLK_syn_4
		sdram_rw_top_inst/clk_sdram
		sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SoC_phy.timing, timing summary in CortexM0_SoC_phy.tsm.
RUN-1002 : start command "export_bid CortexM0_SoC_inst.bid"
RUN-1002 : start command "bitgen -bit CortexM0_SoC.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 6109
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 13057, pip num: 137350
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 566
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 3173 valid insts, and 400196 bits set as '1'.
BIT-1004 : the usercode register value: 00000000011010010000000000000000
BIT-1004 : PLL setting string = 0111
BIT-1004 : Generate bits file CortexM0_SoC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SoC.bit" in  12.000894s wall, 122.421875s user + 0.265625s system = 122.687500s CPU (1022.3%)

RUN-1004 : used memory is 1014 MB, reserved memory is 1019 MB, peak memory is 1186 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240516_161156.log"
