{
	"title" : "Fitter||Resource Section||Fitter Resource Usage Summary",
	"data" : {
		"data" : [
			{
				"0" : "Logic utilization (ALMs needed / total ALMs on device)",
				"1" : "2,497 / 427,200",
				"2" : "< 1 %"
			},
			{
				"0" : "ALMs needed [=A-B+C]",
				"1" : "2,497",
				"2" : ""
			},
			{
				"0" : "    [A] ALMs used in final placement [=a+b+c+d]",
				"1" : "2,634 / 427,200",
				"2" : "< 1 %"
			},
			{
				"0" : "        [a] ALMs used for LUT logic and registers",
				"1" : "129",
				"2" : ""
			},
			{
				"0" : "        [b] ALMs used for LUT logic",
				"1" : "65",
				"2" : ""
			},
			{
				"0" : "        [c] ALMs used for registers",
				"1" : "2,440",
				"2" : ""
			},
			{
				"0" : "        [d] ALMs used for memory (up to half of total ALMs)",
				"1" : "0",
				"2" : ""
			},
			{
				"0" : "    [B] Estimate of ALMs recoverable by dense packing",
				"1" : "184 / 427,200",
				"2" : "< 1 %"
			},
			{
				"0" : "    [C] Estimate of ALMs unavailable [=a+b+c+d]",
				"1" : "47 / 427,200",
				"2" : "< 1 %"
			},
			{
				"0" : "        [a] Due to location constrained logic",
				"1" : "0",
				"2" : ""
			},
			{
				"0" : "        [b] Due to LAB-wide signal conflicts",
				"1" : "0",
				"2" : ""
			},
			{
				"0" : "        [c] Due to LAB input limits",
				"1" : "0",
				"2" : ""
			},
			{
				"0" : "        [d] Due to virtual I/Os",
				"1" : "47",
				"2" : ""
			},
			{
				"0" : " ",
				"1" : " ",
				"2" : ""
			},
			{
				"0" : "Difficulty packing design",
				"1" : "Low",
				"2" : ""
			},
			{
				"0" : " ",
				"1" : " ",
				"2" : ""
			},
			{
				"0" : "Total LABs:  partially or completely used",
				"1" : "369 / 42,720",
				"2" : "< 1 %"
			},
			{
				"0" : "    -- Logic LABs",
				"1" : "369",
				"2" : ""
			},
			{
				"0" : "    -- Memory LABs (up to half of total LABs)",
				"1" : "0",
				"2" : ""
			},
			{
				"0" : " ",
				"1" : " ",
				"2" : ""
			},
			{
				"0" : "Combinational ALUT usage for logic",
				"1" : "380",
				"2" : ""
			},
			{
				"0" : "    -- 7 input functions",
				"1" : "0",
				"2" : ""
			},
			{
				"0" : "    -- 6 input functions",
				"1" : "5",
				"2" : ""
			},
			{
				"0" : "    -- 5 input functions",
				"1" : "6",
				"2" : ""
			},
			{
				"0" : "    -- 4 input functions",
				"1" : "2",
				"2" : ""
			},
			{
				"0" : "    -- <=3 input functions",
				"1" : "367",
				"2" : ""
			},
			{
				"0" : " ",
				"1" : " ",
				"2" : ""
			},
			{
				"0" : "Dedicated logic registers",
				"1" : "9,572",
				"2" : ""
			},
			{
				"0" : "    -- By type:",
				"1" : " ",
				"2" : ""
			},
			{
				"0" : "        -- Primary logic registers",
				"1" : "5,136 / 854,400",
				"2" : "< 1 %"
			},
			{
				"0" : "        -- Secondary logic registers",
				"1" : "4,436 / 854,400",
				"2" : "< 1 %"
			},
			{
				"0" : "    -- By function:",
				"1" : " ",
				"2" : ""
			},
			{
				"0" : "        -- Design implementation registers",
				"1" : "9,572",
				"2" : ""
			},
			{
				"0" : "        -- Routing optimization registers",
				"1" : "0",
				"2" : ""
			},
			{
				"0" : " ",
				"1" : " ",
				"2" : ""
			},
			{
				"0" : "Virtual pins",
				"1" : "93",
				"2" : ""
			},
			{
				"0" : "I/O pins",
				"1" : "1 / 992",
				"2" : "< 1 %"
			},
			{
				"0" : "    -- Clock pins ",
				"1" : "1 / 48",
				"2" : "2 %"
			},
			{
				"0" : "    -- Dedicated input pins ",
				"1" : "0 / 107",
				"2" : "0 %"
			},
			{
				"0" : " ",
				"1" : " ",
				"2" : ""
			},
			{
				"0" : "M20K blocks",
				"1" : "0 / 2,713",
				"2" : "0 %"
			},
			{
				"0" : "Total MLAB memory bits",
				"1" : "0",
				"2" : ""
			},
			{
				"0" : "Total block memory bits",
				"1" : "0 / 55,562,240",
				"2" : "0 %"
			},
			{
				"0" : "Total block memory implementation bits",
				"1" : "0 / 55,562,240",
				"2" : "0 %"
			},
			{
				"0" : " ",
				"1" : " ",
				"2" : ""
			},
			{
				"0" : "Total DSP Blocks",
				"1" : "9 / 1,518",
				"2" : "< 1 %"
			},
			{
				"0" : "    -- Total Fixed Point DSP Blocks",
				"1" : "9",
				"2" : ""
			},
			{
				"0" : "    -- Total Floating Point DSP Blocks",
				"1" : "0",
				"2" : ""
			},
			{
				"0" : " ",
				"1" : " ",
				"2" : ""
			},
			{
				"0" : "IOPLLs",
				"1" : "0 / 16",
				"2" : "0 %"
			},
			{
				"0" : "FPLLs",
				"1" : "0 / 32",
				"2" : "0 %"
			},
			{
				"0" : "Global signals ",
				"1" : "1",
				"2" : ""
			},
			{
				"0" : "    -- Global clocks",
				"1" : "1 / 32",
				"2" : "3 %"
			},
			{
				"0" : "    -- Regional clocks",
				"1" : "0 / 16",
				"2" : "0 %"
			},
			{
				"0" : "    -- Periphery clocks",
				"1" : "0 / 384",
				"2" : "0 %"
			},
			{
				"0" : "JTAGs",
				"1" : "0 / 1",
				"2" : "0 %"
			},
			{
				"0" : "ASMI blocks",
				"1" : "0 / 1",
				"2" : "0 %"
			},
			{
				"0" : "CRC blocks",
				"1" : "0 / 1",
				"2" : "0 %"
			},
			{
				"0" : "Remote update blocks",
				"1" : "0 / 1",
				"2" : "0 %"
			},
			{
				"0" : "Oscillator blocks",
				"1" : "0 / 1",
				"2" : "0 %"
			},
			{
				"0" : "PCIe Hard IPs",
				"1" : "0 / 4",
				"2" : "0 %"
			},
			{
				"0" : "HSSI RX PCSs",
				"1" : "0 / 48",
				"2" : "0 %"
			},
			{
				"0" : "HSSI PMA RX DESERs",
				"1" : "0 / 48",
				"2" : "0 %"
			},
			{
				"0" : "HSSI TX PCSs",
				"1" : "0 / 48",
				"2" : "0 %"
			},
			{
				"0" : "HSSI PMA TX SERs",
				"1" : "0 / 48",
				"2" : "0 %"
			},
			{
				"0" : "HSSI CDR PLL",
				"1" : "0 / 48",
				"2" : "0 %"
			},
			{
				"0" : "    -- CDR PLLs for Unused RX Clock Workaround",
				"1" : "0 / 48",
				"2" : "0 %"
			},
			{
				"0" : "HSSI ATX PLL",
				"1" : "0 / 16",
				"2" : "0 %"
			},
			{
				"0" : "Impedance control blocks",
				"1" : "0 / 16",
				"2" : "0 %"
			},
			{
				"0" : "Average interconnect usage (total/H/V)",
				"1" : "0.2% / 0.3% / 0.1%",
				"2" : ""
			},
			{
				"0" : "Peak interconnect usage (total/H/V)",
				"1" : "19.8% / 24.0% / 13.0%",
				"2" : ""
			},
			{
				"0" : " ",
				"1" : " ",
				"2" : ""
			},
			{
				"0" : "Programmable power technology high-speed tiles",
				"1" : "29 / 18,244",
				"2" : "< 1 %"
			},
			{
				"0" : "Programmable power technology low-power tiles",
				"1" : "18,215 / 18,244",
				"2" : "100 %"
			},
			{
				"0" : "    -- low-power tiles that are used by the design",
				"1" : "202 / 18,215",
				"2" : "1 %"
			},
			{
				"0" : "    -- unused tiles (low-power)",
				"1" : "18,013 / 18,215",
				"2" : "99 %"
			},
			{
				"0" : " ",
				"1" : " ",
				"2" : ""
			},
			{
				"0" : "Programmable power technology high-speed LAB tiles",
				"1" : "20 / 13,898",
				"2" : "< 1 %"
			},
			{
				"0" : "Programmable power technology low-power LAB tiles",
				"1" : "13,878 / 13,898",
				"2" : "100 %"
			},
			{
				"0" : "    -- low-power LAB tiles that are used by the design",
				"1" : "201 / 13,878",
				"2" : "1 %"
			},
			{
				"0" : "    -- unused LAB tiles (low-power)",
				"1" : "13,677 / 13,878",
				"2" : "99 %"
			},
			{
				"0" : " ",
				"1" : " ",
				"2" : ""
			},
			{
				"0" : "Maximum fan-out",
				"1" : "9599",
				"2" : ""
			},
			{
				"0" : "Highest non-global fan-out",
				"1" : "9369",
				"2" : ""
			},
			{
				"0" : "Total fan-out",
				"1" : "39122",
				"2" : ""
			},
			{
				"0" : "Average fan-out",
				"1" : "3.89",
				"2" : ""
			}
		]
	}
}