[Project]
Current Flow=Generic
VCS=0
version=4
Current Config=compile
[Configurations]
compile=Q2
[Library]
Q2=.\Q2\Q2.lib
[$LibMap$]
Q2=.
Active_lib=
[Settings]
FLOW_TYPE=HDL
LANGUAGE=VHDL
REFRESH_FLOW=1
FLOWTOOLS=NONE
FAMILY=
[Files]
/Q2.vhd=-1
[Files.Data]
.\src\Q2.vhd=VHDL Source Code
[HierarchyViewer]
HierarchyInformation=bcd_sum|Behavioral|0
ShowHide=ShowTopLevel
Selected=
