--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/j/a/jains/Documents/6.111/finalProj/6111_Project/6111_Project.ise
-intstyle ise -v 3 -s 4 -xml lab5 lab5.ncd -o lab5.twr lab5.pcf -ucf
/afs/athena.mit.edu/user/j/a/jains/Documents/6.111/finalProj/6111_Project/src/labkit.ucf

Design file:              lab5.ncd
Physical constraint file: lab5.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ac97_bit_clock
-------------+------------+------------+--------------------+--------+
             |  Setup to  |  Hold to   |                    | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
-------------+------------+------------+--------------------+--------+
ac97_sdata_in|   -1.278(F)|    1.827(F)|analyzer1_clock_OBUF|   0.000|
-------------+------------+------------+--------------------+--------+

Setup/Hold to clock clock_27mhz
--------------+------------+------------+--------------------+--------+
              |  Setup to  |  Hold to   |                    | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
--------------+------------+------------+--------------------+--------+
button_down   |    2.442(R)|   -0.647(R)|analyzer4_clock_OBUF|   0.000|
button_enter  |    3.033(R)|   -1.499(R)|analyzer4_clock_OBUF|   0.000|
button_up     |    3.252(R)|   -1.205(R)|analyzer4_clock_OBUF|   0.000|
flash_data<0> |   -0.498(R)|    0.770(R)|analyzer4_clock_OBUF|   0.000|
flash_data<1> |   -0.517(R)|    0.789(R)|analyzer4_clock_OBUF|   0.000|
flash_data<2> |   -0.524(R)|    0.796(R)|analyzer4_clock_OBUF|   0.000|
flash_data<3> |   -0.512(R)|    0.784(R)|analyzer4_clock_OBUF|   0.000|
flash_data<4> |   -0.852(R)|    1.124(R)|analyzer4_clock_OBUF|   0.000|
flash_data<5> |   -0.634(R)|    0.906(R)|analyzer4_clock_OBUF|   0.000|
flash_data<6> |    0.020(R)|    0.252(R)|analyzer4_clock_OBUF|   0.000|
flash_data<7> |    0.073(R)|    0.199(R)|analyzer4_clock_OBUF|   0.000|
flash_data<8> |   -0.651(R)|    0.923(R)|analyzer4_clock_OBUF|   0.000|
flash_data<9> |   -0.440(R)|    0.712(R)|analyzer4_clock_OBUF|   0.000|
flash_data<10>|   -0.870(R)|    1.142(R)|analyzer4_clock_OBUF|   0.000|
flash_data<11>|   -0.938(R)|    1.210(R)|analyzer4_clock_OBUF|   0.000|
flash_data<12>|   -0.639(R)|    0.911(R)|analyzer4_clock_OBUF|   0.000|
flash_data<13>|   -0.509(R)|    0.781(R)|analyzer4_clock_OBUF|   0.000|
flash_data<14>|   -0.043(R)|    0.315(R)|analyzer4_clock_OBUF|   0.000|
flash_data<15>|    0.201(R)|    0.071(R)|analyzer4_clock_OBUF|   0.000|
flash_sts     |    1.763(R)|    0.072(R)|analyzer4_clock_OBUF|   0.000|
switch<6>     |    4.922(R)|   -2.039(R)|analyzer4_clock_OBUF|   0.000|
switch<7>     |    2.786(R)|   -1.292(R)|analyzer4_clock_OBUF|   0.000|
user1<23>     |    4.656(R)|   -3.620(R)|analyzer4_clock_OBUF|   0.000|
user1<24>     |    5.030(R)|   -4.758(R)|analyzer4_clock_OBUF|   0.000|
user1<25>     |    9.342(R)|   -9.070(R)|analyzer4_clock_OBUF|   0.000|
user1<26>     |    6.153(R)|   -5.881(R)|analyzer4_clock_OBUF|   0.000|
user1<27>     |    2.996(R)|   -2.724(R)|analyzer4_clock_OBUF|   0.000|
user1<28>     |    3.704(R)|   -3.432(R)|analyzer4_clock_OBUF|   0.000|
user1<29>     |    9.956(R)|   -9.684(R)|analyzer4_clock_OBUF|   0.000|
user1<30>     |    2.844(R)|   -2.572(R)|analyzer4_clock_OBUF|   0.000|
user1<31>     |    2.432(R)|   -2.160(R)|analyzer4_clock_OBUF|   0.000|
--------------+------------+------------+--------------------+--------+

Clock ac97_bit_clock to Pad
------------------+------------+--------------------+--------+
                  | clk (edge) |                    | Clock  |
Destination       |   to PAD   |Internal Clock(s)   | Phase  |
------------------+------------+--------------------+--------+
ac97_sdata_out    |   14.111(R)|analyzer1_clock_OBUF|   0.000|
ac97_synch        |   13.607(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<1> |   18.846(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<3> |   17.950(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<8> |   15.947(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<9> |   16.196(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<10>|   15.361(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<11>|   15.532(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<12>|   15.067(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<13>|   15.512(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<14>|   15.275(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<15>|   15.192(F)|analyzer1_clock_OBUF|   0.000|
------------------+------------+--------------------+--------+

Clock clock_27mhz to Pad
------------------+------------+--------------------+--------+
                  | clk (edge) |                    | Clock  |
Destination       |   to PAD   |Internal Clock(s)   | Phase  |
------------------+------------+--------------------+--------+
analyzer1_data<0> |   13.812(R)|analyzer4_clock_OBUF|   0.000|
analyzer3_clock   |   13.999(R)|analyzer4_clock_OBUF|   0.000|
analyzer4_data<14>|   12.826(R)|analyzer4_clock_OBUF|   0.000|
audio_reset_b     |   12.298(R)|analyzer4_clock_OBUF|   0.000|
disp_clock        |    9.278(R)|analyzer4_clock_OBUF|   0.000|
flash_address<1>  |   10.344(R)|analyzer4_clock_OBUF|   0.000|
flash_address<2>  |   10.080(R)|analyzer4_clock_OBUF|   0.000|
flash_address<3>  |   10.722(R)|analyzer4_clock_OBUF|   0.000|
flash_address<4>  |   10.756(R)|analyzer4_clock_OBUF|   0.000|
flash_address<5>  |   10.729(R)|analyzer4_clock_OBUF|   0.000|
flash_address<6>  |   10.826(R)|analyzer4_clock_OBUF|   0.000|
flash_address<7>  |   10.131(R)|analyzer4_clock_OBUF|   0.000|
flash_address<8>  |   10.750(R)|analyzer4_clock_OBUF|   0.000|
flash_address<9>  |    9.366(R)|analyzer4_clock_OBUF|   0.000|
flash_address<10> |   10.042(R)|analyzer4_clock_OBUF|   0.000|
flash_address<11> |    9.668(R)|analyzer4_clock_OBUF|   0.000|
flash_address<12> |   10.389(R)|analyzer4_clock_OBUF|   0.000|
flash_address<13> |   10.411(R)|analyzer4_clock_OBUF|   0.000|
flash_address<14> |   10.407(R)|analyzer4_clock_OBUF|   0.000|
flash_address<15> |   10.447(R)|analyzer4_clock_OBUF|   0.000|
flash_address<16> |   10.498(R)|analyzer4_clock_OBUF|   0.000|
flash_address<17> |   10.505(R)|analyzer4_clock_OBUF|   0.000|
flash_address<18> |   10.682(R)|analyzer4_clock_OBUF|   0.000|
flash_address<19> |   11.236(R)|analyzer4_clock_OBUF|   0.000|
flash_address<20> |   11.701(R)|analyzer4_clock_OBUF|   0.000|
flash_address<21> |   10.976(R)|analyzer4_clock_OBUF|   0.000|
flash_address<22> |   11.725(R)|analyzer4_clock_OBUF|   0.000|
flash_address<23> |    9.318(R)|analyzer4_clock_OBUF|   0.000|
flash_ce_b        |   11.197(R)|analyzer4_clock_OBUF|   0.000|
flash_data<0>     |   10.126(R)|analyzer4_clock_OBUF|   0.000|
flash_data<1>     |   10.457(R)|analyzer4_clock_OBUF|   0.000|
flash_data<2>     |    9.697(R)|analyzer4_clock_OBUF|   0.000|
flash_data<3>     |    9.701(R)|analyzer4_clock_OBUF|   0.000|
flash_data<4>     |   10.180(R)|analyzer4_clock_OBUF|   0.000|
flash_data<5>     |   10.440(R)|analyzer4_clock_OBUF|   0.000|
flash_data<6>     |   10.745(R)|analyzer4_clock_OBUF|   0.000|
flash_data<7>     |   10.667(R)|analyzer4_clock_OBUF|   0.000|
flash_data<8>     |   10.416(R)|analyzer4_clock_OBUF|   0.000|
flash_data<9>     |   11.370(R)|analyzer4_clock_OBUF|   0.000|
flash_data<10>    |    9.399(R)|analyzer4_clock_OBUF|   0.000|
flash_data<11>    |    9.706(R)|analyzer4_clock_OBUF|   0.000|
flash_data<12>    |   10.138(R)|analyzer4_clock_OBUF|   0.000|
flash_data<13>    |   10.157(R)|analyzer4_clock_OBUF|   0.000|
flash_data<14>    |   10.159(R)|analyzer4_clock_OBUF|   0.000|
flash_data<15>    |   12.005(R)|analyzer4_clock_OBUF|   0.000|
flash_oe_b        |    8.844(R)|analyzer4_clock_OBUF|   0.000|
flash_reset_b     |    9.129(R)|analyzer4_clock_OBUF|   0.000|
flash_we_b        |    8.945(R)|analyzer4_clock_OBUF|   0.000|
led<7>            |   11.278(R)|analyzer4_clock_OBUF|   0.000|
user1<22>         |   16.987(R)|analyzer4_clock_OBUF|   0.000|
------------------+------------+--------------------+--------+

Clock to Setup on destination clock ac97_bit_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    8.365|         |    8.307|    3.283|
clock_27mhz    |    2.530|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    3.706|         |         |         |
clock_27mhz    |    7.704|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+------------------+---------+
Source Pad     |Destination Pad   |  Delay  |
---------------+------------------+---------+
ac97_bit_clock |analyzer1_clock   |   17.015|
ac97_sdata_in  |analyzer1_data<2> |   14.667|
clock_27mhz    |analyzer4_clock   |   16.071|
user1<23>      |analyzer4_data<15>|   15.028|
user1<24>      |analyzer4_data<0> |   10.010|
user1<25>      |analyzer4_data<1> |   11.251|
user1<26>      |analyzer4_data<2> |   10.201|
user1<27>      |analyzer4_data<3> |   12.762|
user1<28>      |analyzer4_data<4> |   12.754|
user1<29>      |analyzer4_data<5> |   16.093|
user1<30>      |analyzer4_data<6> |   16.261|
user1<31>      |analyzer4_data<7> |   15.990|
---------------+------------------+---------+


Analysis completed Tue Nov 25 23:23:35 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 353 MB



