
5. Printing statistics.

=== $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37548_ifmap_vec ===

   Number of wires:                 99
   Number of wire bits:            397
   Number of public wires:          54
   Number of public wire bits:     333
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 77
     $add                            3
     $and                            4
     $eq                             1
     $logic_and                     10
     $logic_not                      6
     $logic_or                       1
     $mux                           35
     $not                            1
     $reduce_bool                    3
     $reduce_or                      1
     $sdff                           2
     $sdffe                          7
     $sub                            1
     td_fused_top_dataflow_in_loop_TOP_LOOP37548_ifmap_vec_memcore      2

=== $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37548_products_0 ===

   Number of wires:                101
   Number of wire bits:            413
   Number of public wires:          51
   Number of public wire bits:     329
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 82
     $add                            3
     $and                            4
     $eq                             1
     $logic_and                     11
     $logic_not                      8
     $logic_or                       1
     $mux                           34
     $not                            1
     $reduce_bool                    4
     $reduce_or                      1
     $sdff                           2
     $sdffe                          9
     $sub                            1
     td_fused_top_dataflow_in_loop_TOP_LOOP37548_products_0_memcore      2

=== $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37548_weight_vecs_0 ===

   Number of wires:                 55
   Number of wire bits:            154
   Number of public wires:          28
   Number of public wire bits:     123
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $add                            3
     $and                            4
     $eq                             1
     $logic_and                      7
     $logic_not                      4
     $logic_or                       1
     $mux                            6
     $reduce_bool                    2
     $reduce_or                      1
     $sdffe                          5
     $sub                            1
     td_fused_top_dataflow_in_loop_TOP_LOOP37548_weight_vecs_0_memcore      1

=== $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                            2
     $dffe                           2
     $mux                            1
     td_fused_top_ap_hadd_3_full_dsp_16      1

=== $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                            2
     $dffe                           2
     $mux                            1
     td_fused_top_ap_hadd_3_full_dsp_16      1

=== $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37548_accum1_out_0 ===

   Number of wires:                 99
   Number of wire bits:            349
   Number of public wires:          54
   Number of public wire bits:     285
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 77
     $add                            3
     $and                            4
     $eq                             1
     $logic_and                     10
     $logic_not                      6
     $logic_or                       1
     $mux                           35
     $not                            1
     $reduce_bool                    3
     $reduce_or                      1
     $sdff                           2
     $sdffe                          7
     $sub                            1
     td_fused_top_dataflow_in_loop_TOP_LOOP37548_accum1_out_0_memcore      2

=== $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                            2
     $dffe                           2
     $mux                            1
     td_fused_top_ap_hmul_2_max_dsp_16      1

=== $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP37548_l2_products ===

   Number of wires:                 55
   Number of wire bits:            138
   Number of public wires:          28
   Number of public wire bits:     107
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $add                            3
     $and                            4
     $eq                             1
     $logic_and                      7
     $logic_not                      4
     $logic_or                       1
     $mux                            6
     $reduce_bool                    2
     $reduce_or                      1
     $sdffe                          5
     $sub                            1
     td_fused_top_dataflow_in_loop_TOP_LOOP37548_l2_products_memcore      1

=== $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_tdf7_l2_writeOutputs_149_running_sums ===

   Number of wires:                  9
   Number of wire bits:             47
   Number of public wires:           9
   Number of public wire bits:      47
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     td_fused_top_tdf7_l2_writeOutputs_149_running_sums_ram      1

=== FPAddSub ===

   Number of wires:                 45
   Number of wire bits:            591
   Number of public wires:          45
   Number of public wire bits:     591
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $mux                            9
     FPAddSub_AlignModule            1
     FPAddSub_AlignShift1            1
     FPAddSub_AlignShift2            1
     FPAddSub_ExceptionModule        1
     FPAddSub_ExecutionModule        1
     FPAddSub_NormalizeModule        1
     FPAddSub_NormalizeShift1        1
     FPAddSub_NormalizeShift2        1
     FPAddSub_PrealignModule         1
     FPAddSub_RoundModule            1

=== FPAddSub_AlignModule ===

   Number of wires:                  8
   Number of wire bits:             71
   Number of public wires:           8
   Number of public wire bits:      71
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $lt                             1
     $mux                            4

=== FPAddSub_AlignShift1 ===

   Number of wires:                 12
   Number of wire bits:             74
   Number of public wires:           6
   Number of public wire bits:      68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $eq                             3
     $logic_not                      1
     $mux                            1
     $pmux                          11
     $reduce_or                      2

=== FPAddSub_AlignShift2 ===

   Number of wires:                 11
   Number of wire bits:             63
   Number of public wires:           5
   Number of public wire bits:      57
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $eq                             3
     $logic_not                      1
     $pmux                          11
     $reduce_or                      2

=== FPAddSub_ExceptionModule ===

   Number of wires:                 23
   Number of wire bits:             61
   Number of public wires:          13
   Number of public wire bits:      51
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $logic_not                      1
     $not                            2
     $or                             5
     $reduce_and                     1
     $reduce_or                      2

=== FPAddSub_ExecutionModule ===

   Number of wires:                 12
   Number of wire bits:             79
   Number of public wires:           9
   Number of public wire bits:      44
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add                            1
     $mux                            2
     $sub                            1
     $xor                            2

=== FPAddSub_NormalizeModule ===

   Number of wires:                 16
   Number of wire bits:            116
   Number of public wires:           4
   Number of public wire bits:      56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $mux                           14

=== FPAddSub_NormalizeShift1 ===

   Number of wires:                 19
   Number of wire bits:            152
   Number of public wires:           7
   Number of public wire bits:     140
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $eq                             6
     $logic_not                      2
     $pmux                           8
     $reduce_or                      4

=== FPAddSub_NormalizeShift2 ===

   Number of wires:                 14
   Number of wire bits:             62
   Number of public wires:          13
   Number of public wire bits:      61
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add                            1
     $logic_not                      1
     $mux                            1
     $reduce_or                      2
     $sub                            1

=== FPAddSub_PrealignModule ===

   Number of wires:                 30
   Number of wire bits:            295
   Number of public wires:          16
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $add                            4
     $and                            4
     $logic_not                      2
     $not                            2
     $or                             3
     $reduce_and                     2
     $reduce_or                      2

=== FPAddSub_RoundModule ===

   Number of wires:                 35
   Number of wire bits:            124
   Number of public wires:          19
   Number of public wire bits:      72
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add                            2
     $and                            7
     $mux                            4
     $not                            2
     $or                             5
     $xor                            2

=== FPMult_16 ===

   Number of wires:                 27
   Number of wire bits:            348
   Number of public wires:          27
   Number of public wire bits:     348
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux                            5
     FPMult_ExecuteModule            1
     FPMult_NormalizeModule          1
     FPMult_PrepModule               1
     FPMult_RoundModule              1

=== FPMult_ExecuteModule ===

   Number of wires:                 15
   Number of wire bits:            103
   Number of public wires:          12
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add                            2
     $and                            1
     $mux                            1
     $or                             1
     $reduce_or                      1
     $xor                            1

=== FPMult_NormalizeModule ===

   Number of wires:                  8
   Number of wire bits:            114
   Number of public wires:           6
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $sub                            2

=== FPMult_PrepModule ===

   Number of wires:                 23
   Number of wire bits:             86
   Number of public wires:          14
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $logic_not                      2
     $mul                            1
     $or                             3
     $reduce_and                     2
     $reduce_or                      3

=== FPMult_RoundModule ===

   Number of wires:                 12
   Number of wire bits:             90
   Number of public wires:          12
   Number of public wire bits:      90
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                            3

=== td_fused_top_Block_entry_proc_proc419 ===

   Number of wires:                 16
   Number of wire bits:             61
   Number of public wires:          14
   Number of public wire bits:      59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux                            4
     $not                            1
     $or                             1
     $reduce_or                      1
     $sdff                           2

=== td_fused_top_ap_hadd_3_full_dsp_16 ===

   Number of wires:                 12
   Number of wire bits:            117
   Number of public wires:          12
   Number of public wire bits:     117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                           3
     FPAddSub                        1

=== td_fused_top_ap_hmul_2_max_dsp_16 ===

   Number of wires:                 12
   Number of wire bits:            117
   Number of public wires:          12
   Number of public wire bits:     117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                           3
     FPMult_16                       1

=== td_fused_top_dataflow_in_loop_TOP_LOOP37548 ===

   Number of wires:                337
   Number of wire bits:           2205
   Number of public wires:         309
   Number of public wire bits:    2177
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 64
     $and                           22
     $not                           10
     $or                             2
     $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37548_ifmap_vec      1
     $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37548_products_0      1
     $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37548_weight_vecs_0      1
     $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37548_accum1_out_0      1
     $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP37548_l2_products      1
     $reduce_or                      1
     $sdff                           2
     td_fused_top_Block_entry_proc_proc419      1
     td_fused_top_fifo_w10_d8_S_x      1
     td_fused_top_fifo_w13_d2_S      1
     td_fused_top_fifo_w13_d7_S      1
     td_fused_top_fifo_w16_d2_S_x4      5
     td_fused_top_fifo_w1_d9_S_x0      1
     td_fused_top_fifo_w5_d8_S_x      1
     td_fused_top_fifo_w8_d2_S       1
     td_fused_top_start_for_tdf7_readFilters52_U0      1
     td_fused_top_tdf7_accum_1       1
     td_fused_top_tdf7_accum_2       1
     td_fused_top_tdf7_adjust        1
     td_fused_top_tdf7_dot_product      1
     td_fused_top_tdf7_get_next_ijk      1
     td_fused_top_tdf7_l2_multiply50      1
     td_fused_top_tdf7_l2_writeOutputs_149      1
     td_fused_top_tdf7_readFilters52      1
     td_fused_top_tdf7_readInputs53      1

=== td_fused_top_dataflow_in_loop_TOP_LOOP37548_accum1_out_0_memcore ===

   Number of wires:                 11
   Number of wire bits:             60
   Number of public wires:          11
   Number of public wire bits:      60
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     td_fused_top_dataflow_in_loop_TOP_LOOP37548_accum1_out_0_memcore_ram      1

=== td_fused_top_dataflow_in_loop_TOP_LOOP37548_accum1_out_0_memcore_ram ===

   Number of wires:                 23
   Number of wire bits:            215
   Number of public wires:          10
   Number of public wire bits:      59
   Number of memories:               1
   Number of memory bits:          128
   Number of processes:              0
   Number of cells:                 16
     $dffe                           1
     $memrd                          1
     $memwr_v2                       2
     $mux                           12

=== td_fused_top_dataflow_in_loop_TOP_LOOP37548_ifmap_vec_memcore ===

   Number of wires:                 11
   Number of wire bits:             72
   Number of public wires:          11
   Number of public wire bits:      72
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     td_fused_top_dataflow_in_loop_TOP_LOOP37548_ifmap_vec_memcore_ram      1

=== td_fused_top_dataflow_in_loop_TOP_LOOP37548_ifmap_vec_memcore_ram ===

   Number of wires:                 23
   Number of wire bits:            251
   Number of public wires:          10
   Number of public wire bits:      71
   Number of memories:               1
   Number of memory bits:         4608
   Number of processes:              0
   Number of cells:                 16
     $dffe                           1
     $memrd                          1
     $memwr_v2                       2
     $mux                           12

=== td_fused_top_dataflow_in_loop_TOP_LOOP37548_l2_products_memcore ===

   Number of wires:                 12
   Number of wire bits:             82
   Number of public wires:          12
   Number of public wire bits:      82
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     td_fused_top_dataflow_in_loop_TOP_LOOP37548_l2_products_memcore_ram      1

=== td_fused_top_dataflow_in_loop_TOP_LOOP37548_l2_products_memcore_ram ===

   Number of wires:                 25
   Number of wire bits:            265
   Number of public wires:          11
   Number of public wire bits:      81
   Number of memories:               1
   Number of memory bits:         1024
   Number of processes:              0
   Number of cells:                 18
     $dffe                           2
     $memrd                          2
     $memwr_v2                       2
     $mux                           12

=== td_fused_top_dataflow_in_loop_TOP_LOOP37548_products_0_memcore ===

   Number of wires:                 10
   Number of wire bits:             71
   Number of public wires:          10
   Number of public wire bits:      71
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     td_fused_top_dataflow_in_loop_TOP_LOOP37548_products_0_memcore_ram      1

=== td_fused_top_dataflow_in_loop_TOP_LOOP37548_products_0_memcore_ram ===

   Number of wires:                 17
   Number of wire bits:            184
   Number of public wires:           9
   Number of public wire bits:      70
   Number of memories:               1
   Number of memory bits:         4608
   Number of processes:              0
   Number of cells:                 11
     $dffe                           2
     $memrd                          2
     $memwr_v2                       1
     $mux                            6

=== td_fused_top_dataflow_in_loop_TOP_LOOP37548_weight_vecs_0_memcore ===

   Number of wires:                 12
   Number of wire bits:             90
   Number of public wires:          12
   Number of public wire bits:      90
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     td_fused_top_dataflow_in_loop_TOP_LOOP37548_weight_vecs_0_memcore_ram      1

=== td_fused_top_dataflow_in_loop_TOP_LOOP37548_weight_vecs_0_memcore_ram ===

   Number of wires:                 25
   Number of wire bits:            289
   Number of public wires:          11
   Number of public wire bits:      89
   Number of memories:               1
   Number of memory bits:         9216
   Number of processes:              0
   Number of cells:                 18
     $dffe                           2
     $memrd                          2
     $memwr_v2                       2
     $mux                           12

=== td_fused_top_fifo_w10_d8_S_x ===

   Number of wires:                 46
   Number of wire bits:            161
   Number of public wires:          17
   Number of public wire bits:      58
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add                            1
     $and                            6
     $eq                             3
     $logic_and                      2
     $logic_not                      3
     $mux                            6
     $ne                             1
     $not                            2
     $or                             2
     $reduce_and                     2
     $reduce_bool                    1
     $reduce_or                      1
     $sdffe                          3
     $sub                            1
     td_fused_top_fifo_w10_d8_S_x_shiftReg      1

=== td_fused_top_fifo_w10_d8_S_x_shiftReg ===

   Number of wires:                 21
   Number of wire bits:            113
   Number of public wires:          13
   Number of public wire bits:     105
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $dffe                           8
     $eq                             7
     $logic_not                      1
     $pmux                           1

=== td_fused_top_fifo_w13_d2_S ===

   Number of wires:                 45
   Number of wire bits:            160
   Number of public wires:          17
   Number of public wire bits:      66
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                            1
     $and                            6
     $eq                             2
     $logic_and                      2
     $logic_not                      3
     $mux                            6
     $ne                             1
     $not                            2
     $or                             2
     $reduce_and                     2
     $reduce_bool                    1
     $reduce_or                      1
     $sdffe                          3
     $sub                            1
     td_fused_top_fifo_w13_d2_S_shiftReg      1

=== td_fused_top_fifo_w13_d2_S_shiftReg ===

   Number of wires:                  8
   Number of wire bits:             56
   Number of public wires:           7
   Number of public wire bits:      55
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                           2
     $not                            1
     $pmux                           1

=== td_fused_top_fifo_w13_d7_S ===

   Number of wires:                 46
   Number of wire bits:            173
   Number of public wires:          17
   Number of public wire bits:      70
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add                            1
     $and                            6
     $eq                             3
     $logic_and                      2
     $logic_not                      3
     $mux                            6
     $ne                             1
     $not                            2
     $or                             2
     $reduce_and                     2
     $reduce_bool                    1
     $reduce_or                      1
     $sdffe                          3
     $sub                            1
     td_fused_top_fifo_w13_d7_S_shiftReg      1

=== td_fused_top_fifo_w13_d7_S_shiftReg ===

   Number of wires:                 18
   Number of wire bits:            128
   Number of public wires:          12
   Number of public wire bits:     122
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $dffe                           7
     $eq                             5
     $logic_not                      1
     $pmux                           1

=== td_fused_top_fifo_w16_d2_S_x4 ===

   Number of wires:                 45
   Number of wire bits:            172
   Number of public wires:          17
   Number of public wire bits:      78
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                            1
     $and                            6
     $eq                             2
     $logic_and                      2
     $logic_not                      3
     $mux                            6
     $ne                             1
     $not                            2
     $or                             2
     $reduce_and                     2
     $reduce_bool                    1
     $reduce_or                      1
     $sdffe                          3
     $sub                            1
     td_fused_top_fifo_w16_d2_S_x4_shiftReg      1

=== td_fused_top_fifo_w16_d2_S_x4_shiftReg ===

   Number of wires:                  8
   Number of wire bits:             68
   Number of public wires:           7
   Number of public wire bits:      67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                           2
     $not                            1
     $pmux                           1

=== td_fused_top_fifo_w1_d9_S_x0 ===

   Number of wires:                 46
   Number of wire bits:            131
   Number of public wires:          17
   Number of public wire bits:      24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add                            1
     $and                            6
     $eq                             3
     $logic_and                      2
     $logic_not                      3
     $mux                            6
     $ne                             1
     $not                            2
     $or                             2
     $reduce_and                     2
     $reduce_bool                    1
     $reduce_or                      1
     $sdffe                          3
     $sub                            1
     td_fused_top_fifo_w1_d9_S_x0_shiftReg      1

=== td_fused_top_fifo_w1_d9_S_x0_shiftReg ===

   Number of wires:                 22
   Number of wire bits:             25
   Number of public wires:          14
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $dffe                           9
     $eq                             7
     $logic_not                      1
     $pmux                           1

=== td_fused_top_fifo_w5_d8_S_x ===

   Number of wires:                 46
   Number of wire bits:            141
   Number of public wires:          17
   Number of public wire bits:      38
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add                            1
     $and                            6
     $eq                             3
     $logic_and                      2
     $logic_not                      3
     $mux                            6
     $ne                             1
     $not                            2
     $or                             2
     $reduce_and                     2
     $reduce_bool                    1
     $reduce_or                      1
     $sdffe                          3
     $sub                            1
     td_fused_top_fifo_w5_d8_S_x_shiftReg      1

=== td_fused_top_fifo_w5_d8_S_x_shiftReg ===

   Number of wires:                 21
   Number of wire bits:             63
   Number of public wires:          13
   Number of public wire bits:      55
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $dffe                           8
     $eq                             7
     $logic_not                      1
     $pmux                           1

=== td_fused_top_fifo_w8_d2_S ===

   Number of wires:                 45
   Number of wire bits:            140
   Number of public wires:          17
   Number of public wire bits:      46
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                            1
     $and                            6
     $eq                             2
     $logic_and                      2
     $logic_not                      3
     $mux                            6
     $ne                             1
     $not                            2
     $or                             2
     $reduce_and                     2
     $reduce_bool                    1
     $reduce_or                      1
     $sdffe                          3
     $sub                            1
     td_fused_top_fifo_w8_d2_S_shiftReg      1

=== td_fused_top_fifo_w8_d2_S_shiftReg ===

   Number of wires:                  8
   Number of wire bits:             36
   Number of public wires:           7
   Number of public wire bits:      35
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                           2
     $not                            1
     $pmux                           1

=== td_fused_top_start_for_tdf7_readFilters52_U0 ===

   Number of wires:                 45
   Number of wire bits:            112
   Number of public wires:          17
   Number of public wire bits:      18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                            1
     $and                            6
     $eq                             2
     $logic_and                      2
     $logic_not                      3
     $mux                            6
     $ne                             1
     $not                            2
     $or                             2
     $reduce_and                     2
     $reduce_bool                    1
     $reduce_or                      1
     $sdffe                          3
     $sub                            1
     td_fused_top_start_for_tdf7_readFilters52_U0_shiftReg      1

=== td_fused_top_start_for_tdf7_readFilters52_U0_shiftReg ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           7
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                           2
     $not                            1
     $pmux                           1

=== td_fused_top_tdf7_accum_1 ===

   Number of wires:                217
   Number of wire bits:           1852
   Number of public wires:         124
   Number of public wire bits:    1411
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                157
     $add                            2
     $and                           31
     $dffe                          21
     $eq                            13
     $logic_not                      1
     $lt                             1
     $mux                           54
     $not                            8
     $or                            13
     $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1      2
     $pmux                           1
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           2
     $sdffe                          4

=== td_fused_top_tdf7_accum_2 ===

   Number of wires:                 44
   Number of wire bits:            217
   Number of public wires:          28
   Number of public wire bits:     189
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     $add                            1
     $and                            3
     $dffe                           1
     $eq                             8
     $mux                            8
     $not                            2
     $or                             1
     $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1      1
     $pmux                           1
     $reduce_or                      1
     $sdff                           3
     $sdffe                          2

=== td_fused_top_tdf7_adjust ===

   Number of wires:                 76
   Number of wire bits:            482
   Number of public wires:          46
   Number of public wire bits:     436
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 47
     $and                            2
     $dffe                           4
     $eq                            17
     $mux                            7
     $not                            4
     $or                             6
     $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1      1
     $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1      1
     $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1      1
     $pmux                           1
     $reduce_or                      1
     $sdff                           2

=== td_fused_top_tdf7_dot_product ===

   Number of wires:                176
   Number of wire bits:            689
   Number of public wires:         123
   Number of public wire bits:     587
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                136
     $add                            9
     $and                           18
     $dff                           15
     $dffe                          19
     $eq                             6
     $mux                           34
     $not                           12
     $or                             3
     $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1      1
     $pmux                           1
     $reduce_bool                    3
     $reduce_or                      2
     $sdff                           9
     $sdffe                          1
     $sub                            3

=== td_fused_top_tdf7_get_next_ijk ===

   Number of wires:                 79
   Number of wire bits:            278
   Number of public wires:          44
   Number of public wire bits:     213
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 56
     $add                            3
     $and                            8
     $dffe                           2
     $eq                             4
     $mux                           17
     $not                           10
     $or                             7
     $reduce_bool                    1
     $reduce_or                      1
     $sdff                           1
     $sdffce                         1
     $sdffe                          1

=== td_fused_top_tdf7_l2_multiply50 ===

   Number of wires:                108
   Number of wire bits:            425
   Number of public wires:          70
   Number of public wire bits:     381
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 79
     $add                            2
     $and                           13
     $dff                           10
     $dffe                           6
     $eq                             4
     $mux                           13
     $not                           10
     $or                             6
     $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1      1
     $pmux                           1
     $reduce_or                      2
     $sdff                           9
     $sdffe                          2

=== td_fused_top_tdf7_l2_writeOutputs_149 ===

   Number of wires:                283
   Number of wire bits:           1783
   Number of public wires:         233
   Number of public wire bits:    1717
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                213
     $add                            2
     $and                           15
     $dff                           82
     $dffe                          19
     $eq                             7
     $logic_not                      1
     $mux                           32
     $not                           11
     $or                             9
     $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1      2
     $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1      1
     $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1      1
     $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_tdf7_l2_writeOutputs_149_running_sums      1
     $pmux                           1
     $reduce_bool                    1
     $reduce_or                      2
     $sdff                          24
     $sdffe                          1
     $sub                            1

=== td_fused_top_tdf7_l2_writeOutputs_149_running_sums_ram ===

   Number of wires:                 15
   Number of wire bits:            136
   Number of public wires:           8
   Number of public wire bits:      46
   Number of memories:               1
   Number of memory bits:          512
   Number of processes:              0
   Number of cells:                  9
     $dffe                           1
     $memrd                          1
     $memwr_v2                       1
     $mux                            6

=== td_fused_top_tdf7_readFilters52 ===

   Number of wires:                155
   Number of wire bits:            696
   Number of public wires:          97
   Number of public wire bits:     589
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                118
     $add                           10
     $and                           18
     $dff                            4
     $dffe                          12
     $eq                             6
     $mux                           32
     $not                           13
     $or                             7
     $pmux                           1
     $reduce_bool                    3
     $reduce_or                      2
     $sdff                           6
     $sdffe                          1
     $sub                            3

=== td_fused_top_tdf7_readInputs53 ===

   Number of wires:                302
   Number of wire bits:           1901
   Number of public wires:         217
   Number of public wire bits:    1682
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                215
     $add                           22
     $and                           22
     $dffe                          37
     $eq                             8
     $gt                             5
     $mux                           67
     $not                           15
     $or                            21
     $pmux                           1
     $reduce_bool                    3
     $reduce_or                      2
     $sdff                           2
     $sdffce                         5
     $sdffe                          3
     $sub                            2

=== design hierarchy ===

   td_fused_top_dataflow_in_loop_TOP_LOOP37548      1
     $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37548_ifmap_vec      1
       td_fused_top_dataflow_in_loop_TOP_LOOP37548_ifmap_vec_memcore      2
         td_fused_top_dataflow_in_loop_TOP_LOOP37548_ifmap_vec_memcore_ram      1
     $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37548_products_0      1
       td_fused_top_dataflow_in_loop_TOP_LOOP37548_products_0_memcore      2
         td_fused_top_dataflow_in_loop_TOP_LOOP37548_products_0_memcore_ram      1
     $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37548_weight_vecs_0      1
       td_fused_top_dataflow_in_loop_TOP_LOOP37548_weight_vecs_0_memcore      1
         td_fused_top_dataflow_in_loop_TOP_LOOP37548_weight_vecs_0_memcore_ram      1
     $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37548_accum1_out_0      1
       td_fused_top_dataflow_in_loop_TOP_LOOP37548_accum1_out_0_memcore      2
         td_fused_top_dataflow_in_loop_TOP_LOOP37548_accum1_out_0_memcore_ram      1
     $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP37548_l2_products      1
       td_fused_top_dataflow_in_loop_TOP_LOOP37548_l2_products_memcore      1
         td_fused_top_dataflow_in_loop_TOP_LOOP37548_l2_products_memcore_ram      1
     td_fused_top_Block_entry_proc_proc419      1
     td_fused_top_fifo_w10_d8_S_x      1
       td_fused_top_fifo_w10_d8_S_x_shiftReg      1
     td_fused_top_fifo_w13_d2_S      1
       td_fused_top_fifo_w13_d2_S_shiftReg      1
     td_fused_top_fifo_w13_d7_S      1
       td_fused_top_fifo_w13_d7_S_shiftReg      1
     td_fused_top_fifo_w16_d2_S_x4      5
       td_fused_top_fifo_w16_d2_S_x4_shiftReg      1
     td_fused_top_fifo_w1_d9_S_x0      1
       td_fused_top_fifo_w1_d9_S_x0_shiftReg      1
     td_fused_top_fifo_w5_d8_S_x      1
       td_fused_top_fifo_w5_d8_S_x_shiftReg      1
     td_fused_top_fifo_w8_d2_S       1
       td_fused_top_fifo_w8_d2_S_shiftReg      1
     td_fused_top_start_for_tdf7_readFilters52_U0      1
       td_fused_top_start_for_tdf7_readFilters52_U0_shiftReg      1
     td_fused_top_tdf7_accum_1       1
       $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1      2
         td_fused_top_ap_hadd_3_full_dsp_16      1
           FPAddSub                  1
             FPAddSub_AlignModule      1
             FPAddSub_AlignShift1      1
             FPAddSub_AlignShift2      1
             FPAddSub_ExceptionModule      1
             FPAddSub_ExecutionModule      1
             FPAddSub_NormalizeModule      1
             FPAddSub_NormalizeShift1      1
             FPAddSub_NormalizeShift2      1
             FPAddSub_PrealignModule      1
             FPAddSub_RoundModule      1
     td_fused_top_tdf7_accum_2       1
       $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1      1
         td_fused_top_ap_hadd_3_full_dsp_16      1
           FPAddSub                  1
             FPAddSub_AlignModule      1
             FPAddSub_AlignShift1      1
             FPAddSub_AlignShift2      1
             FPAddSub_ExceptionModule      1
             FPAddSub_ExecutionModule      1
             FPAddSub_NormalizeModule      1
             FPAddSub_NormalizeShift1      1
             FPAddSub_NormalizeShift2      1
             FPAddSub_PrealignModule      1
             FPAddSub_RoundModule      1
     td_fused_top_tdf7_adjust        1
       $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1      1
         td_fused_top_ap_hadd_3_full_dsp_16      1
           FPAddSub                  1
             FPAddSub_AlignModule      1
             FPAddSub_AlignShift1      1
             FPAddSub_AlignShift2      1
             FPAddSub_ExceptionModule      1
             FPAddSub_ExecutionModule      1
             FPAddSub_NormalizeModule      1
             FPAddSub_NormalizeShift1      1
             FPAddSub_NormalizeShift2      1
             FPAddSub_PrealignModule      1
             FPAddSub_RoundModule      1
       $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1      1
         td_fused_top_ap_hadd_3_full_dsp_16      1
           FPAddSub                  1
             FPAddSub_AlignModule      1
             FPAddSub_AlignShift1      1
             FPAddSub_AlignShift2      1
             FPAddSub_ExceptionModule      1
             FPAddSub_ExecutionModule      1
             FPAddSub_NormalizeModule      1
             FPAddSub_NormalizeShift1      1
             FPAddSub_NormalizeShift2      1
             FPAddSub_PrealignModule      1
             FPAddSub_RoundModule      1
       $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1      1
         td_fused_top_ap_hmul_2_max_dsp_16      1
           FPMult_16                 1
             FPMult_ExecuteModule      1
             FPMult_NormalizeModule      1
             FPMult_PrepModule       1
             FPMult_RoundModule      1
     td_fused_top_tdf7_dot_product      1
       $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1      1
         td_fused_top_ap_hmul_2_max_dsp_16      1
           FPMult_16                 1
             FPMult_ExecuteModule      1
             FPMult_NormalizeModule      1
             FPMult_PrepModule       1
             FPMult_RoundModule      1
     td_fused_top_tdf7_get_next_ijk      1
     td_fused_top_tdf7_l2_multiply50      1
       $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1      1
         td_fused_top_ap_hmul_2_max_dsp_16      1
           FPMult_16                 1
             FPMult_ExecuteModule      1
             FPMult_NormalizeModule      1
             FPMult_PrepModule       1
             FPMult_RoundModule      1
     td_fused_top_tdf7_l2_writeOutputs_149      1
       $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1      2
         td_fused_top_ap_hadd_3_full_dsp_16      1
           FPAddSub                  1
             FPAddSub_AlignModule      1
             FPAddSub_AlignShift1      1
             FPAddSub_AlignShift2      1
             FPAddSub_ExceptionModule      1
             FPAddSub_ExecutionModule      1
             FPAddSub_NormalizeModule      1
             FPAddSub_NormalizeShift1      1
             FPAddSub_NormalizeShift2      1
             FPAddSub_PrealignModule      1
             FPAddSub_RoundModule      1
       $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1      1
         td_fused_top_ap_hadd_3_full_dsp_16      1
           FPAddSub                  1
             FPAddSub_AlignModule      1
             FPAddSub_AlignShift1      1
             FPAddSub_AlignShift2      1
             FPAddSub_ExceptionModule      1
             FPAddSub_ExecutionModule      1
             FPAddSub_NormalizeModule      1
             FPAddSub_NormalizeShift1      1
             FPAddSub_NormalizeShift2      1
             FPAddSub_PrealignModule      1
             FPAddSub_RoundModule      1
       $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1      1
         td_fused_top_ap_hmul_2_max_dsp_16      1
           FPMult_16                 1
             FPMult_ExecuteModule      1
             FPMult_NormalizeModule      1
             FPMult_PrepModule       1
             FPMult_RoundModule      1
       $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_tdf7_l2_writeOutputs_149_running_sums      1
         td_fused_top_tdf7_l2_writeOutputs_149_running_sums_ram      1
     td_fused_top_tdf7_readFilters52      1
     td_fused_top_tdf7_readInputs53      1

   Number of wires:               5692
   Number of wire bits:          37202
   Number of public wires:        3833
   Number of public wire bits:   29820
   Number of memories:               9
   Number of memory bits:        29440
   Number of processes:              0
   Number of cells:               3447
     $add                          150
     $and                          384
     $dff                          135
     $dffe                         242
     $eq                           228
     $gt                             5
     $logic_and                     69
     $logic_not                    142
     $logic_or                       5
     $lt                             9
     $memrd                         13
     $memwr_v2                      15
     $mul                            4
     $mux                          874
     $ne                            12
     $not                          179
     $or                           220
     $pmux                         260
     $reduce_and                    56
     $reduce_bool                   39
     $reduce_or                    162
     $sdff                          68
     $sdffce                         6
     $sdffe                         84
     $sub                           50
     $xor                           36

