Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Sep  8 21:40:43 2025
| Host         : DESKTOP-INFKKCG running 64-bit major release  (build 9200)
| Command      : report_drc -file Expanding_Layer_drc_routed.rpt -pb Expanding_Layer_drc_routed.pb -rpx Expanding_Layer_drc_routed.rpx
| Design       : Expanding_Layer
| Device       : xczu9eg-ffvb1156-2-e
| Speed File   : -2
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 580
+-----------+------------------+---------------------------------------------------------------------+------------+
| Rule      | Severity         | Description                                                         | Violations |
+-----------+------------------+---------------------------------------------------------------------+------------+
| NSTD-1    | Critical Warning | Unspecified I/O Standard                                            | 1          |
| UCIO-1    | Critical Warning | Unconstrained Logical Port                                          | 1          |
| DPIP-2    | Warning          | Input pipelining                                                    | 192        |
| DPOP-3    | Warning          | PREG Output pipelining                                              | 192        |
| PDCN-1569 | Warning          | LUT equation term check                                             | 1          |
| RTSTAT-10 | Warning          | No routable loads                                                   | 1          |
| AVAL-155  | Advisory         | enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND | 192        |
+-----------+------------------+---------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
NSTD-1#1 Critical Warning
Unspecified I/O Standard  
232 out of 232 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: EOF, EOL, axi_clk, axi_reset_n, m_axis_tdata[127:0], m_axis_tready,
m_axis_tvalid, s_axis_tdata[95:0], s_axis_tready, s_axis_tvalid.
Related violations: <none>

UCIO-1#1 Critical Warning
Unconstrained Logical Port  
232 out of 232 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: EOF, EOL, axi_clk, axi_reset_n, m_axis_tdata[127:0], m_axis_tready,
m_axis_tvalid, s_axis_tdata[95:0], s_axis_tready, s_axis_tvalid.
Related violations: <none>

DPIP-2#1 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#2 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#3 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#4 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#5 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#6 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#7 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#8 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#9 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#10 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#11 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#12 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#13 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#14 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#15 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#16 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#17 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#18 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#19 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#20 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#21 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#22 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#23 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#24 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#25 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#26 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#27 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#28 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#29 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#30 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#31 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#32 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#33 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#34 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#35 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#36 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#37 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#38 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#39 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#40 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#41 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#42 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#43 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#44 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#45 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#46 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#47 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#48 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#49 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#50 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#51 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#52 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#53 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#54 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#55 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#56 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#57 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#58 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#59 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#60 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#61 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#62 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#63 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#64 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#65 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#66 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#67 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#68 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#69 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#70 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#71 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#72 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#73 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#74 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#75 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#76 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#77 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#78 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#79 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#80 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#81 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#82 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#83 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#84 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#85 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#86 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#87 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#88 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#89 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#90 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#91 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#92 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#93 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#94 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#95 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#96 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#97 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#98 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#99 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#100 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#101 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#102 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#103 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#104 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#105 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#106 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#107 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#108 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#109 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#110 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#111 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#112 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#113 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#114 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#115 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#116 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#117 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#118 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#119 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#120 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#121 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#122 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#123 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#124 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#125 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#126 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#127 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#128 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#129 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#130 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#131 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#132 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#133 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#134 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#135 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#136 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#137 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#138 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#139 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#140 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#141 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#142 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#143 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#144 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#145 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#146 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#147 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#148 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#149 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#150 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#151 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#152 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#153 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#154 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#155 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#156 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#157 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#158 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#159 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#160 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#161 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#162 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#163 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#164 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#165 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#166 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#167 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#168 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#169 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#170 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#171 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#172 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#173 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#174 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#175 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#176 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#177 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#178 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#179 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#180 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#181 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#182 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#183 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#184 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#185 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#186 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#187 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#188 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#189 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#190 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#191 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#192 Warning
Input pipelining  
DSP Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-3#1 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#2 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#3 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#4 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#5 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#6 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#7 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#8 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#9 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#10 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#11 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#12 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#13 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#14 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#15 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#16 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#17 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#18 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#19 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#20 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#21 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#22 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#23 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#24 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#25 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#26 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#27 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#28 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#29 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#30 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#31 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#32 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#33 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#34 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#35 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#36 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#37 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#38 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#39 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#40 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#41 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#42 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#43 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#44 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#45 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#46 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#47 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#48 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#49 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#50 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#51 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#52 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#53 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#54 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#55 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#56 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#57 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#58 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#59 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#60 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#61 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#62 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#63 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#64 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#65 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#66 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#67 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#68 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#69 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#70 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#71 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#72 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#73 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#74 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#75 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#76 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#77 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#78 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#79 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#80 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#81 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#82 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#83 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#84 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#85 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#86 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#87 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#88 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#89 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#90 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#91 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#92 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#93 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#94 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#95 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#96 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#97 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#98 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#99 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#100 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#101 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#102 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#103 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#104 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#105 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#106 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#107 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#108 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#109 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#110 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#111 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#112 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#113 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#114 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#115 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#116 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#117 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#118 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#119 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#120 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#121 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#122 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#123 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#124 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#125 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#126 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#127 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#128 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#129 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#130 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#131 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#132 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#133 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#134 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#135 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#136 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#137 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#138 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#139 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#140 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#141 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#142 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#143 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#144 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#145 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#146 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#147 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#148 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#149 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#150 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#151 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#152 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#153 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#154 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#155 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#156 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#157 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#158 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#159 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#160 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#161 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#162 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#163 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#164 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#165 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#166 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#167 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#168 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#169 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#170 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#171 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#172 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#173 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#174 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#175 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#176 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#177 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#178 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#179 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#180 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#181 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#182 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#183 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#184 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#185 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#186 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#187 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#188 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#189 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#190 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#191 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#192 Warning
PREG Output pipelining  
DSP Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

PDCN-1569#1 Warning
LUT equation term check  
Used physical LUT pin 'A3' of cell out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A4)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
11 net(s) have no routable loads. The problem bus(es) and/or net(s) are out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid,
out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i,
out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb,
out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i,
out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0]
out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0].
Related violations: <none>

AVAL-155#1 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#2 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#3 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#4 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#5 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#6 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#7 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#8 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#9 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#10 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#11 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#12 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#13 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#14 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#15 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#16 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#17 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#18 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#19 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#20 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#21 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#22 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#23 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#24 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#25 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#26 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#27 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#28 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#29 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#30 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#31 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#32 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#33 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#34 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#35 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#36 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#37 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#38 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#39 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#40 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#41 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#42 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#43 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#44 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#45 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#46 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#47 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#48 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#49 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#50 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#51 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#52 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#53 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#54 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#55 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#56 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#57 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#58 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#59 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#60 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#61 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#62 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#63 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#64 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#65 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#66 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#67 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#68 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#69 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#70 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#71 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#72 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#73 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#74 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#75 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#76 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#77 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#78 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#79 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#80 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#81 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#82 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#83 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#84 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#85 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#86 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#87 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#88 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#89 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#90 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#91 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#92 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#93 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#94 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#95 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#96 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#97 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#98 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#99 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#100 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#101 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#102 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#103 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#104 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#105 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#106 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#107 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#108 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#109 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#110 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#111 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#112 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#113 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#114 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#115 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#116 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#117 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#118 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#119 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#120 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#121 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#122 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#123 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#124 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#125 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#126 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#127 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#128 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#129 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#130 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#131 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#132 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#133 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#134 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#135 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#136 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#137 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#138 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#139 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#140 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#141 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#142 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#143 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#144 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#145 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#146 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#147 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#148 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#149 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#150 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#151 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#152 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#153 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#154 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#155 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#156 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#157 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#158 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#159 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#160 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#161 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#162 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#163 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#164 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#165 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#166 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#167 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#168 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#169 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#170 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#171 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#172 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#173 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#174 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#175 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#176 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#177 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#178 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#179 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#180 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#181 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#182 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#183 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#184 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#185 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#186 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#187 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#188 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#189 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#190 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#191 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#192 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>


