{
    "cve_id": "CVE-2019-18844",
    "cve_description": "The Device Model in ACRN before 2019w25.5-140000p relies on assert calls in devicemodel/hw/pci/core.c and devicemodel/include/pci_core.h (instead of other mechanisms for propagating error information or diagnostic information), which might allow attackers to cause a denial of service (assertion failure) within pci core. This is fixed in 1.2. 6199e653418e is a mitigation for pre-1.1 versions, whereas 2b3dedfb9ba1 is a mitigation for 1.1.",
    "cve_publish_date": "2019-11-13",
    "cwe_id": "CWE-617",
    "cwe_name": "Reachable Assertion",
    "cwe_description": "The product contains an assert() or similar statement that can be triggered by an attacker, which leads to an application exit or other behavior that is more severe than necessary.",
    "commit_message": "dm: pci: clean up assert() in pci core\n\nTracked-On: #3252\nSigned-off-by: Shuo A Liu <shuo.a.liu@intel.com>\nReviewed-by: Yonghua Huang <yonghua.huang@intel.com>",
    "type_of_change": "Modification",
    "filename_of_changes": "pci_core.h",
    "code_language": "C",
    "number_of_lines_added_for_mitigation": "26",
    "number_of_lines_deleted_vulnerable_to_cve": "7",
    "vulnerable_lines": [
        "// Line_Reference 314: void\tpci_populate_msicap(struct msicap *cap, int msgs, int nextptr);",
        "// Line_Reference 346: \tassert(offset <= PCI_REGMAX);",
        "// Line_Reference 362: \tassert(offset <= (PCI_REGMAX - 1) && (offset & 1) == 0);",
        "// Line_Reference 378: \tassert(offset <= (PCI_REGMAX - 3) && (offset & 3) == 0);",
        "// Line_Reference 393: \tassert(offset <= PCI_REGMAX);",
        "// Line_Reference 408: \tassert(offset <= (PCI_REGMAX - 1) && (offset & 1) == 0);",
        "// Line_Reference 423: \tassert(offset <= (PCI_REGMAX - 3) && (offset & 3) == 0);"
    ]
}
