INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab6_Task3/Lab6_Task3.srcs/sources_1/new/Decoder_4x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_2x4
INFO: [VRFC 10-311] analyzing module Decoder_4x16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab6_Task3/Lab6_Task3.srcs/sim_1/new/Decoder_4x16_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_4x16_Sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab6_Task3/Lab6_Task3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
