[
  {
    "job_id": "w3HDqeU32vecxDUkAAAAAA==",
    "job_title": "ASIC Physical Design Engineer - Maynard, MA or Austin, TX",
    "employer_name": "Cisco",
    "employer_logo": "https://encrypted-tbn0.gstatic.com/images?q=tbn:ANd9GcSgthNpO3rocjBOmZqIhYrkphz9zbGG6DQ5B9CQ&s=0",
    "employer_website": "https://www.cisco.com",
    "job_publisher": "Cisco Careers",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://careers.cisco.com/global/en/job/CISCISGLOBAL2008903EXTERNALENGLOBAL/ASIC-Physical-Design-Engineer-Maynard-MA-or-Austin-TX?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": false,
    "apply_options": [
      {
        "publisher": "Cisco Careers",
        "apply_link": "https://careers.cisco.com/global/en/job/CISCISGLOBAL2008903EXTERNALENGLOBAL/ASIC-Physical-Design-Engineer-Maynard-MA-or-Austin-TX?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "ZipRecruiter",
        "apply_link": "https://www.ziprecruiter.com/c/Cisco-Systems/Job/ASIC-Physical-Design-Engineer-Maynard,-MA-or-Austin,-TX/-in-Austin,TX?jid=fb540493cf350466&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": true
      },
      {
        "publisher": "LinkedIn",
        "apply_link": "https://www.linkedin.com/jobs/view/asic-physical-design-engineer-maynard-ma-or-austin-tx-at-cisco-4372948376?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "LocalJobs.com",
        "apply_link": "https://www.localjobs.com/job/austin-tx-asic-physical-design-engineer-maynard-ma-or-austin-tx?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "SimplyHired",
        "apply_link": "https://www.simplyhired.com/job/u8cKO9oChB-lxNtDTNIceh3at9zVaD0DWPLBmc2pCOyWHJYB61WU7g?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "J-O-B-Z",
        "apply_link": "https://j-o-b-z.com/seo/job/136588868/tx/austin/asic-physical-design-engineer---maynard-ma-or-austin-tx?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Learn4Good",
        "apply_link": "https://www.learn4good.com/jobs/austin/texas/engineering/4833718909/e/?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Job Abstracts",
        "apply_link": "https://jobabstracts.com/Job/Single/?id1=136588868&hash=207124065092020172103240047009145145200043123248011226136164189067064122248009047079066052126015134039076242242170196171082012061197022113115069&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      }
    ],
    "job_description": "The application window is expected to close on: 02/27/2026\n\nJob posting may be removed earlier if the position is filled or if a sufficient number of applications are received.\n\nMeet the Team\nJoin the Cisco Acacia Communications team in developing intelligent transceivers using advanced signal processing and photonic integration for the 100G, 400G and 1T bit speed fiber optic transmission market deployed in data center, metro, long-haul and ultra-long haul telecommunication networks. Acacia’s silicon team provides a unique experience for ASIC engineers by combining the resources offered by a large multi-geography silicon organization with the startup culture and breadth of growth opportunities that working in a smaller ASIC team can provide.\n\nYour Impact\nAs a Physical Design Engineer, you will play a key role in the full RTL-to-GDSII implementation flow for advanced semiconductor nodes. You will optimize floor planning and timing, analyze and improve backend design flows, and collaborate across teams to ensure the successful delivery of high-performance networking chips. You will:\n• Own and drive RTL-to-GDSII implementation for advanced nodes (sub-7nm to 2nm)\n• Define and execute hierarchical floor planning, place and route, clock and power distribution, and timing convergence strategies\n• Perform static timing analysis (STA), setup reviews, and sign-offs for multi-mode/multi-corner designs; develop automated scripts within STA tools\n• Implement and manage timing ECO strategies\n• Collaborate closely with RTL and DFT designers to debug and root-cause physical implementation issues related to design, tools, etc.\n• Evaluate and implement new timing methodologies; provide creative debugging solutions\n• Contribute to best practices and drive methodology alignment across projects\n\nMinimum Qualifications\n• Bachelors degree in Computer or Electrical Engineering and 5+ years of related experience, or Masters degree in Computer or Electrical Engineering and 3+ years of related experience\n• Hands-on experience in ASIC physical design and implementation\n• Experience with place & route using tools such as Cadence Innovus, Synopsys ICC2, or industry equivalent tools\n• Experience with industry standard CAD methodologies (Cadence, Synopsys, or Mentor)\n\nPreferred Qualifications\n• Experience with floor planning & partitioning, formal equivalence check, Clock Tree Synthesis, timing closure, signal integrity, EMIR\n• Experience with Static Timing Analysis including tools such as PrimeTime-DMSA or Tempus\n• Experience with Scripting using languages such as TCL, Perl, Python, etc.\n• Synthesis experience including Synopsys DC/FC\n• Formal Verification experience using tools such Synopsys Formality or Cadence LEC\n• Experience with Power Integrity including tools such as Apache Redhawk or Voltus\n• Physical Verification DRC/LVS experience including tools such as Synopsys ICV or Mentor Calibre\n\nWhy Cisco?\n\nAt Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.\n\nFueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.\n\nWe are Cisco, and our power starts with you.\n\nMessage to applicants applying to work in the U.S. and/or Canada:\n\nThe starting salary range posted for this position is $135,800.00 to $195,100.00 and reflects the projected salary range for new hires in this position in U.S. and/or Canada locations, not including incentive compensation*, equity, or benefits.\n\nIndividual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process.\n\nU.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance. Please see the Cisco careers site to discover more benefits and perks. Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time.\n\nU.S. employees are eligible for paid time away as described below, subject to Cisco’s policies:\n• 10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees\n• 1 paid day off for employee’s birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco\n• Non-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees\n• Exempt employees participate in Cisco’s flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)\n• 80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the next\n• Additional paid time away may be requested to deal with critical or emergency issues for family members\n• Optional 10 paid days per full calendar year to volunteer\n\nFor non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco’s policies.\n\nEmployees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan. For quota-based incentive pay, Cisco typically pays as follows:\n• .75% of incentive target for each 1% of revenue attainment up to 50% of quota;\n• 1.5% of incentive target for each 1% of attainment between 50% and 75%;\n• 1% of incentive target for each 1% of attainment between 75% and 100%; and\n• Once performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation.\n\nFor non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target. Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid.\n\nThe applicable full salary ranges for this position, by specific state, are listed below:\n\nNew York City Metro Area:\n$152,500.00 - $252,000.00\n\nNon-Metro New York state & Washington state:\n$135,800.00 - $224,400.00\n• For quota-based sales roles on Cisco’s sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined.\n• * Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements.",
    "job_is_remote": false,
    "job_posted_at": "1 day ago",
    "job_posted_at_timestamp": 1771027200,
    "job_posted_at_datetime_utc": "2026-02-14T00:00:00.000Z",
    "job_location": "Maynard, MA",
    "job_city": "Maynard",
    "job_state": "Massachusetts",
    "job_country": "US",
    "job_latitude": 42.4303138,
    "job_longitude": -71.460433,
    "job_benefits": [
      "paid_time_off",
      "dental_coverage",
      "health_insurance"
    ],
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3Dw3HDqeU32vecxDUkAAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_salary": null,
    "job_min_salary": null,
    "job_max_salary": null,
    "job_salary_period": null,
    "job_highlights": {
      "Qualifications": [
        "Bachelors degree in Computer or Electrical Engineering and 5+ years of related experience, or Masters degree in Computer or Electrical Engineering and 3+ years of related experience",
        "Hands-on experience in ASIC physical design and implementation",
        "Experience with place & route using tools such as Cadence Innovus, Synopsys ICC2, or industry equivalent tools",
        "Experience with industry standard CAD methodologies (Cadence, Synopsys, or Mentor)"
      ],
      "Benefits": [
        "The starting salary range posted for this position is $135,800.00 to $195,100.00 and reflects the projected salary range for new hires in this position in U.S. and/or Canada locations, not including incentive compensation*, equity, or benefits",
        "Individual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training",
        "The full salary range for certain locations is listed below",
        "For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process",
        "U.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance",
        "Please see the Cisco careers site to discover more benefits and perks",
        "Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time",
        "U.S. employees are eligible for paid time away as described below, subject to Cisco’s policies:",
        "10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees",
        "1 paid day off for employee’s birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco",
        "Non-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees",
        "Exempt employees participate in Cisco’s flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)",
        "80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the next",
        "Additional paid time away may be requested to deal with critical or emergency issues for family members",
        "Optional 10 paid days per full calendar year to volunteer",
        "For non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco’s policies",
        "Employees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan",
        "For quota-based incentive pay, Cisco typically pays as follows:",
        ".75% of incentive target for each 1% of revenue attainment up to 50% of quota;",
        "1.5% of incentive target for each 1% of attainment between 50% and 75%;",
        "1% of incentive target for each 1% of attainment between 75% and 100%; and",
        "Once performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation",
        "For non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target",
        "Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid"
      ],
      "Responsibilities": [
        "As a Physical Design Engineer, you will play a key role in the full RTL-to-GDSII implementation flow for advanced semiconductor nodes",
        "You will optimize floor planning and timing, analyze and improve backend design flows, and collaborate across teams to ensure the successful delivery of high-performance networking chips",
        "Own and drive RTL-to-GDSII implementation for advanced nodes (sub-7nm to 2nm)",
        "Define and execute hierarchical floor planning, place and route, clock and power distribution, and timing convergence strategies",
        "Perform static timing analysis (STA), setup reviews, and sign-offs for multi-mode/multi-corner designs; develop automated scripts within STA tools",
        "Implement and manage timing ECO strategies",
        "Collaborate closely with RTL and DFT designers to debug and root-cause physical implementation issues related to design, tools, etc",
        "Evaluate and implement new timing methodologies; provide creative debugging solutions",
        "Contribute to best practices and drive methodology alignment across projects",
        "For quota-based sales roles on Cisco’s sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined"
      ]
    },
    "job_onet_soc": "17214100",
    "job_onet_job_zone": "4",
    "id": "careers-cisco-com-global-en-job-ciscisglobal2008903externalenglobal-asic-physical-design-engineer-maynard-ma-or-austin-tx",
    "_source": "new_jobs"
  },
  {
    "job_id": "KoaB1xVJwYkUbGc_AAAAAA==",
    "job_title": "ASIC Design Verification Engineer I Intern - United States",
    "employer_name": "Cisco",
    "employer_logo": "https://encrypted-tbn0.gstatic.com/images?q=tbn:ANd9GcSgthNpO3rocjBOmZqIhYrkphz9zbGG6DQ5B9CQ&s=0",
    "employer_website": "https://www.cisco.com",
    "job_publisher": "Cisco Careers",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://careers.cisco.com/global/en/job/CISCISGLOBAL2001867EXTERNALENGLOBAL/ASIC-Design-Verification-Engineer-I-Intern-United-States?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": false,
    "apply_options": [
      {
        "publisher": "Cisco Careers",
        "apply_link": "https://careers.cisco.com/global/en/job/CISCISGLOBAL2001867EXTERNALENGLOBAL/ASIC-Design-Verification-Engineer-I-Intern-United-States?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Indeed",
        "apply_link": "https://www.indeed.com/viewjob?jk=d7b01a4480e60ae3&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "ZipRecruiter",
        "apply_link": "https://www.ziprecruiter.com/c/Cisco-Systems,-Inc./Job/ASIC-Design-Verification-Engineer-I-Intern-United-States/-in-Maynard,MA?jid=c62b7aae4811c9ce&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": true
      },
      {
        "publisher": "Career.io",
        "apply_link": "https://career.io/job/asic-design-verification-engineer-i-intern-maynard-cisco-systems-inc-0fb9ab818b9441466ae3518a67e1f806?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": true
      },
      {
        "publisher": "Glassdoor",
        "apply_link": "https://www.glassdoor.com/job-listing/asic-design-verification-engineer-ii-co-op-united-states-cisco-systems-JV_IC1154615_KO0,56_KE57,70.htm?jl=1009959867067&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Local Job Network",
        "apply_link": "https://jobs.localjobnetwork.com/job/detail/85494743/ASIC-Design-Verification-Engineer-II-Co-Op-United-States?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "LinkedIn",
        "apply_link": "https://www.linkedin.com/jobs/view/asic-design-verification-engineer-ii-co-op-united-states-at-cisco-4336184985?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "BeBee",
        "apply_link": "https://us.bebee.com/job/1463c9eff728c7045735b4fef4a23616?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      }
    ],
    "job_description": "Please note this posting is to advertise potential job opportunities. This exact role may not be open today but could open in the near future. When you apply, a Cisco representative may contact you directly if a relevant position opens.\n\nMeet the Team \n\nAcacia, now part of Cisco, provides innovative silicon-based high speed optical interconnect products to accelerate network scalability through advancements in performance, capacity, and cost. Our DSP ASICs, silicon photonic PICs and coherent modules empower cloud and service providers to meet the fast-growing demand for data. We have assembled a team of cross-functional experts capable of solving the challenges of next generation optical interconnects, resulting in industry-leading, award-winning products. Come join us at Cisco, named the #1 world’s best workplaces, and do purposeful work that makes a global impact and gives back to a company culture that empowers an inclusive future for all.  \n\nYour Impact \n\nThe ASIC Design Verification Intern Engineer will be a member of a team working on next generation 100G-1T coherent optical communications products. This role is focused on verifying highly-complex ASICs that are used in these next-generation telecom systems. The engineer in this role uses sophisticated verification techniques to complete advanced individual contributions to the projects. There are opportunities to develop process improvements for the team and to coordinate with other engineers within the engineering community to add value to the ASIC projects. \n\nThis engineer must be a fast-learning, self-motivated effective person who is able to operate in a fast-paced, dynamic and highly technical environment. A successful candidate will be energetic, collaborative and passionate about learning how to deliver the most advanced high speed optical products in the world. Knowledge of object-oriented verification methodologies is required. \n• Develop detailed and comprehensive test plans \n• Develop verification test benches \n• Timely execution of test plans \n• Assist with chip level design tradeoffs by working with design engineers \n• Participate in review of design verification coding and coverage metrics \n• Participate and assist in FPGA emulation efforts \n• Work collaboratively with team to develop & incorporate latest technologies & processes \n\n \n\nMinimum Qualifications\n• Currently enrolled in a full-time undergraduate program \n• Knowledge of the latest ASIC verification methodologies, tools and scripting/programming languages \n• Knowledge of SystemVerilog/UVM, SystemC \n• Knowledge of C and/or C++ \n\nPreferred Qualifications\n• Knowledge of DSP algorithms and modulation techniques such as QAM \n• Lab silicon validation experience \n• Knowledge of Formal Verification methodologies and tools such as Jasper \n• Ability to work collaboratively across business groups \n• Excellent communication skills (verbal and written) \n\nWhy Cisco?\n\nAt Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.\n\nFueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.\n\nWe are Cisco, and our power starts with you.\n\nMessage to applicants applying to work in the U.S. and/or Canada:\n\nIndividual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process.\n\nU.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance. Please see the Cisco careers site to discover more benefits and perks. Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time.\n\nU.S. employees are eligible for paid time away as described below, subject to Cisco’s policies:\n• 10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees\n• 1 paid day off for employee’s birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco\n• Non-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees\n• Exempt employees participate in Cisco’s flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)\n• 80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the next\n• Additional paid time away may be requested to deal with critical or emergency issues for family members\n• Optional 10 paid days per full calendar year to volunteer\n\nFor non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco’s policies.\n\nEmployees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan. For quota-based incentive pay, Cisco typically pays as follows:\n• .75% of incentive target for each 1% of revenue attainment up to 50% of quota;\n• 1.5% of incentive target for each 1% of attainment between 50% and 75%;\n• 1% of incentive target for each 1% of attainment between 75% and 100%; and\n• Once performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation.\n\nFor non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target. Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid.\n\nThe applicable full salary ranges for this position, by specific state, are listed below:\n\nNew York City Metro Area:\n$44,000.00 - $185,000.00\n\nNon-Metro New York state & Washington state:\n$44,000.00 - $185,000.00\n• For quota-based sales roles on Cisco’s sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined.\n• * Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements.",
    "job_is_remote": false,
    "job_posted_at": "12 days ago",
    "job_posted_at_timestamp": 1770076800,
    "job_posted_at_datetime_utc": "2026-02-03T00:00:00.000Z",
    "job_location": "Maynard, MA",
    "job_city": "Maynard",
    "job_state": "Massachusetts",
    "job_country": "US",
    "job_latitude": 42.4303138,
    "job_longitude": -71.460433,
    "job_benefits": [
      "dental_coverage",
      "health_insurance",
      "paid_time_off"
    ],
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3DKoaB1xVJwYkUbGc_AAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_salary": null,
    "job_min_salary": null,
    "job_max_salary": null,
    "job_salary_period": null,
    "job_highlights": {
      "Qualifications": [
        "This engineer must be a fast-learning, self-motivated effective person who is able to operate in a fast-paced, dynamic and highly technical environment",
        "A successful candidate will be energetic, collaborative and passionate about learning how to deliver the most advanced high speed optical products in the world",
        "Knowledge of object-oriented verification methodologies is required. ",
        "Currently enrolled in a full-time undergraduate program ",
        "Knowledge of the latest ASIC verification methodologies, tools and scripting/programming languages ",
        "Knowledge of SystemVerilog/UVM, SystemC ",
        "Knowledge of C and/or C++ "
      ],
      "Benefits": [
        "The full salary range for certain locations is listed below",
        "For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process",
        "U.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance",
        "Please see the Cisco careers site to discover more benefits and perks",
        "Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time",
        "U.S. employees are eligible for paid time away as described below, subject to Cisco’s policies:",
        "10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees",
        "1 paid day off for employee’s birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco",
        "Non-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees",
        "Exempt employees participate in Cisco’s flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)",
        "80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the next",
        "Additional paid time away may be requested to deal with critical or emergency issues for family members",
        "Optional 10 paid days per full calendar year to volunteer",
        "For non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco’s policies",
        "Employees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan",
        "For quota-based incentive pay, Cisco typically pays as follows:",
        ".75% of incentive target for each 1% of revenue attainment up to 50% of quota;",
        "1.5% of incentive target for each 1% of attainment between 50% and 75%;",
        "1% of incentive target for each 1% of attainment between 75% and 100%; and",
        "Once performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation",
        "For non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target",
        "Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid",
        "For quota-based sales roles on Cisco’s sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined",
        "Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements"
      ],
      "Responsibilities": [
        "The ASIC Design Verification Intern Engineer will be a member of a team working on next generation 100G-1T coherent optical communications products",
        "This role is focused on verifying highly-complex ASICs that are used in these next-generation telecom systems",
        "The engineer in this role uses sophisticated verification techniques to complete advanced individual contributions to the projects",
        "There are opportunities to develop process improvements for the team and to coordinate with other engineers within the engineering community to add value to the ASIC projects. ",
        "Develop detailed and comprehensive test plans ",
        "Develop verification test benches ",
        "Timely execution of test plans ",
        "Assist with chip level design tradeoffs by working with design engineers ",
        "Participate in review of design verification coding and coverage metrics ",
        "Participate and assist in FPGA emulation efforts ",
        "Work collaboratively with team to develop & incorporate latest technologies & processes "
      ]
    },
    "job_onet_soc": "17206100",
    "job_onet_job_zone": "4",
    "id": "careers-cisco-com-global-en-job-ciscisglobal2001867externalenglobal-asic-design-verification-engineer-i-intern-united-states",
    "_source": "new_jobs"
  },
  {
    "job_id": "NZUe0sjkQtLUWIBmAAAAAA==",
    "job_title": "Senior ASIC Design Engineer",
    "employer_name": "NVIDIA",
    "employer_logo": "https://encrypted-tbn0.gstatic.com/images?q=tbn:ANd9GcRusgz2v0utEcgco_bD-XkEU-kwuHYLcjqVD_6Z&s=0",
    "employer_website": null,
    "job_publisher": "LinkedIn",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://www.linkedin.com/jobs/view/senior-asic-design-engineer-at-nvidia-4371292059?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": false,
    "apply_options": [
      {
        "publisher": "LinkedIn",
        "apply_link": "https://www.linkedin.com/jobs/view/senior-asic-design-engineer-at-nvidia-4371292059?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      }
    ],
    "job_description": "NVIDIA has been transforming computer graphics, PC gaming, and accelerated computing for more than 25 years. It’s a unique legacy of innovation that’s fueled by great technology—and amazing people. Today, we’re tapping into the unlimited potential of AI to define the next era of computing. An era in which our GPU acts as the brains of computers, robots, and self-driving cars that can understand the world. Doing what’s never been done before takes vision, innovation, and the world’s best talent. As an NVIDIAN, you’ll be immersed in a diverse, supportive environment where everyone is inspired to do their best work. Come join the team and see how you can make a lasting impact on the world.\n\nWe are now looking for a Senior ASIC Design Engineer. NVIDIA is seeking Senior ASIC Design Engineers to implement the world’s leading SoC's, GPU's and ASIC's. This position offers the opportunity to have real impact in a multifaceted, technology-focused company impacting product lines ranging from consumer graphics to self-driving cars and the growing field of artificial intelligence. We have crafted a team of outstanding people stretching around the globe, whose mission is to push the frontiers of what is possible today and define the platform for the future of computing!\n\nWhat You'll Be Doing\n• As a key member of our Design team, you will implement, document and deliver high performance, area and power efficient RTL to achieve design targets and specifications.\n• Analyze architectural trade-offs based on features, performance requirements and system limitations.\n• Craft micro-architecture, implement in RTL, and deliver a fully verified, synthesis/timing clean design.\n• Collaborate and coordinate with architects, other designers, pre- and post-silicon verification teams, synthesis, timing and back-end teams to accomplish your tasks.\n• Work on critical designs which are integral to our LLM performance such as real-time numeric processing, data flow processing, interrupt controllers, and DMA engines.\n• Architect features to help silicon debug and support post-silicon validation activities.\n\nWhat We Need To See\n• Bachelors Degree or equivalent experience in Electrical Engineering, Computer Engineering or Computer Science.\n• 8+ years of relevant work experience.\n• Experience in micro-architecture and RTL development (Verilog), focused on arbiters, scheduling, synchronization & bus protocols and interconnect networks.\n• Great understanding of ASIC design flow including RTL design, verification, logic synthesis, low-power design and timing analysis.\n• Exposure to Digital systems and VLSI design, Computer Architecture, and Computer Arithmetic is required.\n• Specific knowledge in numerics, confidential compute, dataflow architectures and CPU subsystems is a bonus.\n• Strong interpersonal skills and team attitude.\n\nWidely considered to be one of the technology world’s most desirable employers, NVIDIA offers highly competitive salaries and a comprehensive benefits package. As you plan your future, see what we can offer to you and your family www.nvidiabenefits.com/\n\nYour base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 168,000 USD - 264,500 USD for Level 4, and 196,000 USD - 310,500 USD for Level 5.\n\nYou will also be eligible for equity and benefits .\n\nApplications for this job will be accepted at least until February 14, 2026.\n\nThis posting is for an existing vacancy.\n\nNVIDIA uses AI tools in its recruiting processes.\n\nNVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.\n\nJR2012957",
    "job_is_remote": false,
    "job_posted_at": "4 days ago",
    "job_posted_at_timestamp": 1770768000,
    "job_posted_at_datetime_utc": "2026-02-11T00:00:00.000Z",
    "job_location": "Oak Grove, NC",
    "job_city": "Oak Grove",
    "job_state": "North Carolina",
    "job_country": "US",
    "job_latitude": 35.9815344,
    "job_longitude": -78.8205619,
    "job_benefits": [
      "health_insurance"
    ],
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3DNZUe0sjkQtLUWIBmAAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_min_salary": 168000,
    "job_max_salary": 310000,
    "job_salary_period": "YEAR",
    "job_highlights": {
      "Qualifications": [
        "Bachelors Degree or equivalent experience in Electrical Engineering, Computer Engineering or Computer Science",
        "8+ years of relevant work experience",
        "Experience in micro-architecture and RTL development (Verilog), focused on arbiters, scheduling, synchronization & bus protocols and interconnect networks",
        "Great understanding of ASIC design flow including RTL design, verification, logic synthesis, low-power design and timing analysis",
        "Exposure to Digital systems and VLSI design, Computer Architecture, and Computer Arithmetic is required",
        "Specific knowledge in numerics, confidential compute, dataflow architectures and CPU subsystems is a bonus",
        "Strong interpersonal skills and team attitude"
      ],
      "Benefits": [
        "Your base salary will be determined based on your location, experience, and the pay of employees in similar positions",
        "The base salary range is 168,000 USD - 264,500 USD for Level 4, and 196,000 USD - 310,500 USD for Level 5",
        "You will also be eligible for equity and benefits "
      ],
      "Responsibilities": [
        "As a key member of our Design team, you will implement, document and deliver high performance, area and power efficient RTL to achieve design targets and specifications",
        "Analyze architectural trade-offs based on features, performance requirements and system limitations",
        "Craft micro-architecture, implement in RTL, and deliver a fully verified, synthesis/timing clean design",
        "Collaborate and coordinate with architects, other designers, pre- and post-silicon verification teams, synthesis, timing and back-end teams to accomplish your tasks",
        "Work on critical designs which are integral to our LLM performance such as real-time numeric processing, data flow processing, interrupt controllers, and DMA engines",
        "Architect features to help silicon debug and support post-silicon validation activities"
      ]
    },
    "job_onet_soc": "17206100",
    "job_onet_job_zone": "4",
    "id": "www-linkedin-com-jobs-view-senior-asic-design-engineer-at-nvidia-4371292059",
    "_source": "new_jobs"
  },
  {
    "job_id": "DjvMDCzeGFe8yvjOAAAAAA==",
    "job_title": "ASIC Prototyping Engineer IV",
    "employer_name": "Lockheed Martin",
    "employer_logo": null,
    "employer_website": "https://www.lockheedmartin.com",
    "job_publisher": "Lockheed Martin Careers",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://www.lockheedmartinjobs.com/job/highlands-ranch/asic-prototyping-engineer-iv/694/91388095984?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": false,
    "apply_options": [
      {
        "publisher": "Lockheed Martin Careers",
        "apply_link": "https://www.lockheedmartinjobs.com/job/highlands-ranch/asic-prototyping-engineer-iv/694/91388095984?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "ZipRecruiter",
        "apply_link": "https://www.ziprecruiter.com/c/Lockheed-Martin-Corporation/Job/Component-Engineer-Level-IV/-in-Littleton,CO?jid=626049b69c0ea2ff&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": true
      },
      {
        "publisher": "Glassdoor",
        "apply_link": "https://www.glassdoor.com/job-listing/component-engineer-level-iv-lockheed-martin-JV_IC1164304_KO0,27_KE28,43.htm?jl=1010006517603&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Indeed",
        "apply_link": "https://www.indeed.com/viewjob?jk=6e6f0a9769f9bed9&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "JSfirm.com",
        "apply_link": "https://www.jsfirm.com/Engineering/Component+Engineer+Level+IV/Highlands+Ranch-Colorado/jobID_1803974?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Teal",
        "apply_link": "https://www.tealhq.com/job/component-engineer-level-iv_7ea1acd4eb5dfa082bbf12e87089d68332542?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Dice",
        "apply_link": "https://www.dice.com/job-detail/f23ba56c-113a-4b19-bd79-68e382c3fe43?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Women In Business & Industry",
        "apply_link": "https://wib-i.com/highlands-ranch-co/asic-prototyping-engineer-iv/F2104554C2CC40EEABAFE8AD5D00DBFB/job/?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      }
    ],
    "job_description": "Description:Join Our Team as an ASIC Prototyping Engineer where you will support over 50 different programs and research and development (R&D) efforts, affecting technology across military space, civil space, commercial space, missiles, missile defense platforms, satellite surveillance platforms, deep space exploration, and manned flight missions.\n\nLocation: This position does not support teleworking; the selected candidate will be located near our Lockheed Martin Space facility in:\n• Littleton or Highlands Ranch CO\nYou will work a flexible 9x80 schedule in the office full-time.\n\nWhat does this role look like?\n\nThe Silicon Solutions team of Lockheed Martin Space is building the best ASIC/FPGA team in the world, and are seeking a highly talented and motivated ASIC Prototyping Engineer who has a passion for microchip design and space.\n\nKey activities you will accomplish in this role:\n\n• Architect and implement ASIC prototyping solutions using industry standard platforms, including Synopsys HAPS\n• Map ASIC RTL to emulation and FPGA-based platforms\n• Develop and execute validation plans for complex ASIC and FPGA designs\n• Validate and qualify ASIC and FPGA designs through simulation, hardware emulation and lab bring up\n\nTo be effective in this role, you will need:\n\n• 5+ years professional experience.\n• Excellent hardware debugging skills\n• Strong understanding of data streaming and packet based protocols like ethernet, UCIe, and JESD204\n• While no clearance is needed to start this position, you will need to obtain and maintain a Secret clearance, thus US Citizenship is required.\n\nWhy Lockheed Martin?\n\nOur employees play an active role in strengthening the quality of life where we live and work by volunteering more than 850,000 hours annually.\n\nLearn more about Lockheed Martin’s comprehensive benefits package.\n\nFind out more on how we proudly support Hiring Our Heroes.\n\nAt Space we value your skills, training, and education. We believe that by applying the highest standards of business ethics and visionary thinking, everything is within our reach – and yours as a Lockheed Martin Space employee… join us to experience your future!\n\nLet’s do Space!\nBasic Qualifications:\n• Bachelor of Science or higher from an accredited college in Computer Engineering, Electrical Engineering or related discipline, or equivalent experience/combined education.\n\n• Experience in the design of any of the following:\n- Digital ASICs\n- Mixed-signal ASICs\n\n• HDL programming experience with VHDL, Verilog, and/or SystemVerilog.\n\n• Prior prototyping using Palladium, Protium, Veloce, Strato, Zebu, HAPS.\n\n• Prior technical leadership experience preferred.\nDesired Skills:\n• Experience in leading or managing ASIC projects.\n• Demonstrated self-starter and voracious learner\n• High EQ (Emotional Intelligence).\n• Space system design experience.\n• Understanding of system and hardware requirements related to space.\n• Customer-facing communication experience (product/services sales, marketing, field, etc.).\n• Ability to obtain a Secret clearance.\nSecurity Clearance Statement: This position requires a government security clearance, you must be a US Citizen for consideration.\nClearance Level: Secret\nOther Important Information You Should Know\nExpression of Interest: By applying to this job, you are expressing interest in this position and could be considered for other career opportunities where similar skills and requirements have been identified as a match. Should this match be identified you may be contacted for this and future openings.\nAbility to Work Remotely: Onsite Full-time: The work associated with this position will be performed onsite at a designated Lockheed Martin facility.\nWork Schedules: Lockheed Martin supports a variety of alternate work schedules that provide additional flexibility to our employees. Schedules range from standard 40 hours over a five day work week while others may be condensed. These condensed schedules provide employees with additional time away from the office and are in addition to our Paid Time off benefits.\nSchedule for this Position: 9x80 every other Friday off\nPay Rate: The annual base salary range for this position in California, Massachusetts, and New York (excluding most major metropolitan areas), Colorado, Hawaii, Illinois, Maryland, Minnesota, New Jersey, Vermont, Washington or Washington DC is $123,500 - $217,695. For states not referenced above, the salary range for this position will reflect the candidate’s final work location. Please note that the salary information is a general guideline only. Lockheed Martin considers factors such as (but not limited to) scope and responsibilities of the position, candidate's work experience, education/ training, key skills as well as market and business considerations when extending an offer.\nBenefits offered: Medical, Dental, Vision, Life Insurance, Short-Term Disability, Long-Term Disability, 401(k) match, Flexible Spending Accounts, EAP, Education Assistance, Parental Leave, Paid time off, and Holidays.\n(Washington state applicants only) Non-represented full-time employees: accrue at least 10 hours per month of Paid Time Off (PTO) to be used for incidental absences and other reasons; receive at least 90 hours for holidays. Represented full time employees accrue 6.67 hours of Vacation per month; accrue up to 52 hours of sick leave annually; receive at least 96 hours for holidays. PTO, Vacation, sick leave, and holiday hours are prorated based on start date during the calendar year.\nThis position is incentive plan eligible.\nLockheed Martin is an equal opportunity employer. Qualified candidates will be considered without regard to legally protected characteristics.\nThe application window will close in 90 days; applicants are encouraged to apply within 5 - 30 days of the requisition posting date in order to receive optimal consideration.\nAt Lockheed Martin, we use our passion for purposeful innovation to help keep people safe and solve the world's most complex challenges. Our people are some of the greatest minds in the industry and truly make Lockheed Martin a great place to work.\n\nWith our employees as our priority, we provide diverse career opportunities designed to propel, develop, and boost agility. Our flexible schedules, competitive pay, and comprehensive benefits enable our employees to live a healthy, fulfilling life at and outside of work. We place an emphasis on empowering our employees by fostering an inclusive environment built upon integrity and corporate responsibility.\n\nIf this sounds like a culture you connect with, you’re invited to apply for this role. Or, if you are unsure whether your experience aligns with the requirements of this position, we encourage you to search on Lockheed Martin Jobs, and apply for roles that align with your qualifications.\nExperience Level: Experienced Professional\nBusiness Unit: SPACE\nRelocation Available: Possible\nCareer Area: Electrical Engineering\nType: Full-Time\nShift: First",
    "job_is_remote": false,
    "job_posted_at": "11 days ago",
    "job_posted_at_timestamp": 1770163200,
    "job_posted_at_datetime_utc": "2026-02-04T00:00:00.000Z",
    "job_location": "Highlands Ranch, CO",
    "job_city": "Highlands Ranch",
    "job_state": "Colorado",
    "job_country": "US",
    "job_latitude": 39.5480789,
    "job_longitude": -104.9739333,
    "job_benefits": [
      "health_insurance",
      "dental_coverage",
      "paid_time_off"
    ],
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3DDjvMDCzeGFe8yvjOAAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_salary": null,
    "job_min_salary": null,
    "job_max_salary": null,
    "job_salary_period": null,
    "job_highlights": {
      "Qualifications": [
        "5+ years professional experience",
        "Excellent hardware debugging skills",
        "Strong understanding of data streaming and packet based protocols like ethernet, UCIe, and JESD204",
        "While no clearance is needed to start this position, you will need to obtain and maintain a Secret clearance, thus US Citizenship is required",
        "Bachelor of Science or higher from an accredited college in Computer Engineering, Electrical Engineering or related discipline, or equivalent experience/combined education",
        "Experience in the design of any of the following:",
        "Digital ASICs",
        "Mixed-signal ASICs",
        "HDL programming experience with VHDL, Verilog, and/or SystemVerilog",
        "Prior prototyping using Palladium, Protium, Veloce, Strato, Zebu, HAPS",
        "Security Clearance Statement: This position requires a government security clearance, you must be a US Citizen for consideration"
      ],
      "Benefits": [
        "Schedules range from standard 40 hours over a five day work week while others may be condensed",
        "These condensed schedules provide employees with additional time away from the office and are in addition to our Paid Time off benefits",
        "Schedule for this Position: 9x80 every other Friday off",
        "Pay Rate: The annual base salary range for this position in California, Massachusetts, and New York (excluding most major metropolitan areas), Colorado, Hawaii, Illinois, Maryland, Minnesota, New Jersey, Vermont, Washington or Washington DC is $123,500 - $217,695",
        "Benefits offered: Medical, Dental, Vision, Life Insurance, Short-Term Disability, Long-Term Disability, 401(k) match, Flexible Spending Accounts, EAP, Education Assistance, Parental Leave, Paid time off, and Holidays",
        "(Washington state applicants only) Non-represented full-time employees: accrue at least 10 hours per month of Paid Time Off (PTO) to be used for incidental absences and other reasons; receive at least 90 hours for holidays",
        "Represented full time employees accrue 6.67 hours of Vacation per month; accrue up to 52 hours of sick leave annually; receive at least 96 hours for holidays",
        "PTO, Vacation, sick leave, and holiday hours are prorated based on start date during the calendar year",
        "This position is incentive plan eligible",
        "Our flexible schedules, competitive pay, and comprehensive benefits enable our employees to live a healthy, fulfilling life at and outside of work",
        "Relocation Available: Possible"
      ],
      "Responsibilities": [
        "You will work a flexible 9x80 schedule in the office full-time",
        "Architect and implement ASIC prototyping solutions using industry standard platforms, including Synopsys HAPS",
        "Map ASIC RTL to emulation and FPGA-based platforms",
        "Develop and execute validation plans for complex ASIC and FPGA designs",
        "Validate and qualify ASIC and FPGA designs through simulation, hardware emulation and lab bring up"
      ]
    },
    "job_onet_soc": "17206100",
    "job_onet_job_zone": "4",
    "id": "www-lockheedmartinjobs-com-job-highlands-ranch-asic-prototyping-engineer-iv-694-91388095984",
    "_source": "new_jobs"
  },
  {
    "job_id": "S3DyTicA6d-9fARxAAAAAA==",
    "job_title": "ASIC Physical Design, Principal Engineer-15046",
    "employer_name": "Synopsys",
    "employer_logo": null,
    "employer_website": "https://www.synopsys.com",
    "job_publisher": "Synopsys Careers",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://careers.synopsys.com/job/boxborough/asic-physical-design-principal-engineer-15046/44408/91661594048?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": false,
    "apply_options": [
      {
        "publisher": "Synopsys Careers",
        "apply_link": "https://careers.synopsys.com/job/boxborough/asic-physical-design-principal-engineer-15046/44408/91661594048?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "LinkedIn",
        "apply_link": "https://www.linkedin.com/jobs/view/asic-physical-design-principal-engineer-15046-at-synopsys-inc-4372733378?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Career.io",
        "apply_link": "https://career.io/job/asic-physical-design-principal-engineer-15046-boxborough-synopsys-inc-f2130a2449219845fe68c1c3af785138?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": true
      },
      {
        "publisher": "Experteer",
        "apply_link": "https://us.experteer.com/career/view-jobs/asic-physical-design-principal-engineer-15046-boxborough-ma-usa-56151851?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "SimplyHired",
        "apply_link": "https://www.simplyhired.com/job/OxVbdzLeRVL3zujHF_Gers8UkAbwIFqoB0eL39u7vgzOig7UipLotA?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "BeBee",
        "apply_link": "https://us.bebee.com/job/926a50d882d3848feb5ee489109379ac?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "J-O-B-Z",
        "apply_link": "https://j-o-b-z.com/seo/job/136559735/ma/boxborough/asic-physical-design-principal-engineer-15046?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Job Abstracts",
        "apply_link": "https://jobabstracts.com/Job/Single/?id1=136559735&hash=094044144095061035101253020089062175111226225139231010254091101184025254181147027108110228070195170064081108021044147199112040160091094111100239&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      }
    ],
    "job_description": "We Are:\n\nAt Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.\n\nYou Are:\n\nYou are a visionary and seasoned engineering leader, driven by a passion for innovation in ASIC physical design. Seeking a highly motivated and innovative ASIC Physical Design Implementation Engineer to lead the Test Chip PHY development. You will lead a team of engineers to develop Test Chips for DDR/HBM/UCIe protocols. The position offers an excellent opportunity to work on mixed-signal IPs with a focus on digital design.\n\nWhat You’ll Be Doing:\n\nLead Test Chip Physical Design Implementation: Oversee all aspects of physical implementation for test chips, including integration of IP blocks and custom logic for validation purposes. Candidate will lead multiple test chips that will be developed in parallel to tape-out for various foundry shuttles\nResource & Project Leadership: Lead a team of physical design engineers; allocate resources, schedule tasks, and manage priorities for on-time project execution.\n\nFloor planning & Power Planning: Develop overall floorplan and power/ground strategy tailored for the test chip architecture.\n\nSynthesis to GDSII: Own and drive the entire RTL-to-GDSII flow, ensuring design convergence for area, power, performance, and manufacturability.\n\nTiming Closure: Execute and oversee static timing analysis (STA) for the test chip, ensuring robust timing signoff.\n\nDesign Integrity Checks: Conduct and resolve EM/IR drop analysis and physical verification (ERC/DRC/LVS), as well as PERC/ESD analysis specific to test chips.\n\nBlock/Chip-level Integration: Integrate updated covercells, circuit/IP/PLL/hard-macros, abutment checking, and QA/review/release of hard-macros.\n\nTool Flow Enhancements & Debug: Drive tool flow automation and debugging to improve productivity and design reliability.\n\nCollaboration: Work closely with Architecture, FE RTL, Circuit and Covercell teams before and during the TC development\n\nRelease & Documentation: Prepare and release all supporting views necessary for the tape out of the test chips on to the foundry portal. File, update and maintain the mask tooling form on the foundry website and fill out the necessary checklists\n\nWhat You’ll Need:\n• 12+ years of proven experience in ASIC physical Design, with expertise in leading complex SoC or test chip implementations at advanced process nodes.\n• Deep knowledge of the entire ASIC physical design flow, including floor planning, synthesis, place and route, timing closure, IR-drop/EM analysis, LVS/DRC, and related methodologies.\n• Demonstrated experience leading engineering teams and managing cross-functional projects in high-pressure environments.\n• Familiarity with test chip methodology, IP integration, and advanced verification flows.\n• Proficiencywithstate-of-the-artCAD tools such as DC, PT, ICC2/FC, ICV, Calibre, RedHawk, and advanced technologies like FinFet.\n• Strong communication, problem-solving, and project management skills.\n\nThe Impact You Will Have:\n• Elevate Synopsys’ leadership in advanced ASIC and IP development by delivering high-performance, reliable test chips.\n• Enable rapid validation and integration of DDR/HBM/UCIe protocols, supporting next-generation silicon innovation.\n• Enhance cross-functional collaboration, accelerating project timelines and improving overall design quality.\n• Drive process improvements through tool flow automation, setting new standards for productivity and design reliability.\n• Ensure robust manufacturability and performance, reducing risk and increasing success rates in foundry tape-outs.\n• Mentor and develop junior engineers, fostering a culture of technical excellence and continuous learning.\n• Contribute to the creation of industry-leading mixed-signal IPs, elevating Synopsys’ portfolio and market position.\n\nWho You Are:\n• Innovative thinker with a passion for solving complex engineering challenges.\n• Inspirational leader who empowers teams and fosters collaborative, inclusive environments.\n• Meticulous and detail-oriented, committed to quality and design integrity.\n• Adaptable and resilient, thriving in fast-paced, dynamic settings.\n• Excellent communicator, able to articulate technical concepts to diverse audiences.\n• Continuous learner, eager to stay at the forefront of technology and industry trends.\n\nThe Team You’ll Be A Part Of:\n\nYou’ll join a highly skilled, multidisciplinary team focused on developing industry-leading test chips for cutting-edge protocols like DDR, HBM, and UCIe. The team values collaboration, innovation, and technical excellence, working closely with architecture, RTL, circuit, and verification experts to deliver best-in-class mixed-signal IP solutions. Together, you’ll shape the next generation of silicon technology and drive Synopsys’ continued success in the semiconductor industry.\n\nRewards and Benefits:\n\nWe offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.\n\n#LI-NK4",
    "job_is_remote": false,
    "job_posted_at": "3 days ago",
    "job_posted_at_timestamp": 1770854400,
    "job_posted_at_datetime_utc": "2026-02-12T00:00:00.000Z",
    "job_location": "Boxborough, MA",
    "job_city": "Boxborough",
    "job_state": "Massachusetts",
    "job_country": "US",
    "job_latitude": 42.4834197,
    "job_longitude": -71.5167139,
    "job_benefits": [
      "health_insurance"
    ],
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3DS3DyTicA6d-9fARxAAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_salary": null,
    "job_min_salary": null,
    "job_max_salary": null,
    "job_salary_period": null,
    "job_highlights": {
      "Qualifications": [
        "You are a visionary and seasoned engineering leader, driven by a passion for innovation in ASIC physical design",
        "12+ years of proven experience in ASIC physical Design, with expertise in leading complex SoC or test chip implementations at advanced process nodes",
        "Deep knowledge of the entire ASIC physical design flow, including floor planning, synthesis, place and route, timing closure, IR-drop/EM analysis, LVS/DRC, and related methodologies",
        "Demonstrated experience leading engineering teams and managing cross-functional projects in high-pressure environments",
        "Familiarity with test chip methodology, IP integration, and advanced verification flows",
        "Proficiencywithstate-of-the-artCAD tools such as DC, PT, ICC2/FC, ICV, Calibre, RedHawk, and advanced technologies like FinFet",
        "Strong communication, problem-solving, and project management skills",
        "Innovative thinker with a passion for solving complex engineering challenges",
        "Inspirational leader who empowers teams and fosters collaborative, inclusive environments",
        "Meticulous and detail-oriented, committed to quality and design integrity",
        "Adaptable and resilient, thriving in fast-paced, dynamic settings",
        "Excellent communicator, able to articulate technical concepts to diverse audiences",
        "Continuous learner, eager to stay at the forefront of technology and industry trends",
        "You’ll join a highly skilled, multidisciplinary team focused on developing industry-leading test chips for cutting-edge protocols like DDR, HBM, and UCIe"
      ],
      "Benefits": [
        "We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs",
        "Our total rewards include both monetary and non-monetary offerings",
        "Your recruiter will provide more details about the salary range and benefits during the hiring process"
      ],
      "Responsibilities": [
        "You will lead a team of engineers to develop Test Chips for DDR/HBM/UCIe protocols",
        "Lead Test Chip Physical Design Implementation: Oversee all aspects of physical implementation for test chips, including integration of IP blocks and custom logic for validation purposes",
        "Candidate will lead multiple test chips that will be developed in parallel to tape-out for various foundry shuttles",
        "Resource & Project Leadership: Lead a team of physical design engineers; allocate resources, schedule tasks, and manage priorities for on-time project execution",
        "Floor planning & Power Planning: Develop overall floorplan and power/ground strategy tailored for the test chip architecture",
        "Synthesis to GDSII: Own and drive the entire RTL-to-GDSII flow, ensuring design convergence for area, power, performance, and manufacturability",
        "Timing Closure: Execute and oversee static timing analysis (STA) for the test chip, ensuring robust timing signoff",
        "Design Integrity Checks: Conduct and resolve EM/IR drop analysis and physical verification (ERC/DRC/LVS), as well as PERC/ESD analysis specific to test chips",
        "Block/Chip-level Integration: Integrate updated covercells, circuit/IP/PLL/hard-macros, abutment checking, and QA/review/release of hard-macros",
        "Tool Flow Enhancements & Debug: Drive tool flow automation and debugging to improve productivity and design reliability",
        "Collaboration: Work closely with Architecture, FE RTL, Circuit and Covercell teams before and during the TC development",
        "Release & Documentation: Prepare and release all supporting views necessary for the tape out of the test chips on to the foundry portal",
        "File, update and maintain the mask tooling form on the foundry website and fill out the necessary checklists",
        "Elevate Synopsys’ leadership in advanced ASIC and IP development by delivering high-performance, reliable test chips",
        "Enable rapid validation and integration of DDR/HBM/UCIe protocols, supporting next-generation silicon innovation",
        "Enhance cross-functional collaboration, accelerating project timelines and improving overall design quality",
        "Drive process improvements through tool flow automation, setting new standards for productivity and design reliability",
        "Ensure robust manufacturability and performance, reducing risk and increasing success rates in foundry tape-outs",
        "Mentor and develop junior engineers, fostering a culture of technical excellence and continuous learning",
        "Contribute to the creation of industry-leading mixed-signal IPs, elevating Synopsys’ portfolio and market position"
      ]
    },
    "job_onet_soc": "17206100",
    "job_onet_job_zone": "4",
    "id": "careers-synopsys-com-job-boxborough-asic-physical-design-principal-engineer-15046-44408-91661594048",
    "_source": "new_jobs"
  },
  {
    "job_id": "G0u99fCiH7Ey10uVAAAAAA==",
    "job_title": "ASIC Design Engineer",
    "employer_name": "VirtualVocations",
    "employer_logo": "https://encrypted-tbn0.gstatic.com/images?q=tbn:ANd9GcQxZcedD_3dF93ViStyNIWTQoxuaUqovO_AbE5a&s=0",
    "employer_website": "https://www.virtualvocations.com",
    "job_publisher": "Talent.com",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://www.talent.com/view?id=3680454d8021&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": false,
    "apply_options": [
      {
        "publisher": "Talent.com",
        "apply_link": "https://www.talent.com/view?id=3680454d8021&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      }
    ],
    "job_description": "A company is looking for an ASIC Design Engineer - Emulation / Runtime Enablement.\n\nKey Responsibilities\n\nDevelop and deploy emulation and FPGA models and runtime flows, maintaining tests on industry-standard platforms\n\nSupport validation of advanced PCIe and Ethernet interfaces and work with ASIC, firmware, and software teams for test execution\n\nDebug and develop emulation / prototyping transactors and provide hands-on support to Design and DV teams\n\nRequired Qualifications\n\n10+ years in ASIC design, verification, and emulation / prototyping with successful tape-outs of complex SoCs\n\n5+ years of experience with emulation and FPGA prototyping platforms\n\nHands-on experience with PCIe (Gen5+) and Ethernet interfaces and protocols\n\nBachelor's or master's degree in computer engineering, Computer Science, or Electrical Engineering\n\nStrong automation skills, including proficiency in scripting languages (TCL, Python, Perl, Shell)",
    "job_is_remote": false,
    "job_posted_at": "3 days ago",
    "job_posted_at_timestamp": 1770854400,
    "job_posted_at_datetime_utc": "2026-02-12T00:00:00.000Z",
    "job_location": "Washington, DC",
    "job_city": "Washington",
    "job_state": "District of Columbia",
    "job_country": "US",
    "job_latitude": 38.9072873,
    "job_longitude": -77.0369274,
    "job_benefits": null,
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3DG0u99fCiH7Ey10uVAAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_salary": null,
    "job_min_salary": null,
    "job_max_salary": null,
    "job_salary_period": null,
    "job_highlights": {
      "Qualifications": [
        "10+ years in ASIC design, verification, and emulation / prototyping with successful tape-outs of complex SoCs",
        "5+ years of experience with emulation and FPGA prototyping platforms",
        "Hands-on experience with PCIe (Gen5+) and Ethernet interfaces and protocols",
        "Bachelor's or master's degree in computer engineering, Computer Science, or Electrical Engineering",
        "Strong automation skills, including proficiency in scripting languages (TCL, Python, Perl, Shell)"
      ],
      "Responsibilities": [
        "Develop and deploy emulation and FPGA models and runtime flows, maintaining tests on industry-standard platforms",
        "Support validation of advanced PCIe and Ethernet interfaces and work with ASIC, firmware, and software teams for test execution",
        "Debug and develop emulation / prototyping transactors and provide hands-on support to Design and DV teams"
      ]
    },
    "job_onet_soc": "17206100",
    "job_onet_job_zone": "4",
    "id": "www-talent-com-view",
    "_source": "new_jobs"
  },
  {
    "job_id": "S5piBNEJt3f24MnHAAAAAA==",
    "job_title": "ASIC Design Engineer",
    "employer_name": "Sandisk",
    "employer_logo": "https://encrypted-tbn0.gstatic.com/images?q=tbn:ANd9GcQcj8iPATWsHHMRkwnIWSH32mm_rHuvH-dWhYVU&s=0",
    "employer_website": "https://www.sandisk.com",
    "job_publisher": "Smart Recruiters Jobs",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://jobs.smartrecruiters.com/Sandisk/744000109030645-asic-design-engineer?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": false,
    "apply_options": [
      {
        "publisher": "Smart Recruiters Jobs",
        "apply_link": "https://jobs.smartrecruiters.com/Sandisk/744000109030645-asic-design-engineer?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Indeed",
        "apply_link": "https://www.indeed.com/viewjob?jk=795f7c953e448550&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Recruiterflow",
        "apply_link": "https://recruiterflow.com/db_5d5b226d77e62c111241784c5351cb60/jobs/1235?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": true
      },
      {
        "publisher": "ZipRecruiter",
        "apply_link": "https://www.ziprecruiter.com/c/Sandisk/Job/ASIC-Design-Engineer/-in-Milpitas,CA?jid=98d98516ab1ca434&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": true
      },
      {
        "publisher": "SimplyHired",
        "apply_link": "https://www.simplyhired.com/job/KX-CiaQw9s4wOKr2ozkq0vDIAGt_4GLVVuDu9f0VhJvYNxwtcFHc3g?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Jobright",
        "apply_link": "https://jobright.ai/jobs/info/698e54930f6f7e7a2cea5bd9?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "BeBee",
        "apply_link": "https://us.bebee.com/job/b71e3a90cba2dd997a046cf41dc55617?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Jobrapido",
        "apply_link": "https://us.jobrapido.com/jobpreview/3684076601940639744?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      }
    ],
    "job_description": "Company Description\n\nSandisk understands how people and businesses consume data and we relentlessly innovate to deliver solutions that enable today’s needs and tomorrow’s next big ideas. With a rich history of groundbreaking innovations in Flash and advanced memory technologies, our solutions have become the beating heart of the digital world we’re living in and that we have the power to shape.\n\nSandisk meets people and businesses at the intersection of their aspirations and the moment, enabling them to keep moving and pushing possibility forward. We do this through the balance of our powerhouse manufacturing capabilities and our industry-leading portfolio of products that are recognized globally for innovation, performance and quality.\n\nSandisk has two facilities recognized by the World Economic Forum as part of the Global Lighthouse Network for advanced 4IR innovations. These facilities were also recognized as Sustainability Lighthouses for breakthroughs in efficient operations. With our global reach, we ensure the global supply chain has access to the Flash memory it needs to keep our world moving forward.\n\nJob Description\n\nJoin our innovative team in Milpitas, United States, as a Design Engineer in ASIC Development Engineering. In this role, you'll be at the forefront of designing cutting-edge Application-Specific Integrated Circuits (ASICs) that push the boundaries of technology. We're looking for a detail-oriented professional who thrives in a collaborative environment and is passionate about creating high-performance semiconductor solutions.\n\nESSENTIAL DUTIES AND RESPONSIBILITIES:\n• Micro architecture and RTL implementation specification, for various new IP or customize existing IP design (including but not limited to: CPU complex, DDR, Flash interface, Debug, proprietary ips)\n• Collaborate with cross-functional teams to ensure seamless integration of ASIC designs into larger systems\n• Proficiently use AI tools. Candidates must embrace emerging trends and technologies in ASIC development\n\nQualifications\n\nRequired:\n• Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field\n• NCG or 1-2 years ASIC design working experience\n\nPreferred Skills:\n• Excellent problem-solving skills and attention to detail\n• Excellent communication skills and ability to work effectively in a collaborative team environment\n• Proficiency in Verilog/System Verilog\n• Proficiency in EDA tools for ASIC design and verification\n• Proficiency in AI tools for ASIC design\n• Knowledge of ASIC verification methodologies (preferred)\n• Knowledge of scripting languages like Python or TCL for design automation (preferred)\n\nAdditional Information\n\nSandisk is committed to providing equal opportunities to all applicants and employees and will not discriminate against any applicant or employee based on their race, color, ancestry, religion (including religious dress and grooming standards), sex (including pregnancy, childbirth or related medical conditions, breastfeeding or related medical conditions), gender (including a person’s gender identity, gender expression, and gender-related appearance and behavior, whether or not stereotypically associated with the person’s assigned sex at birth), age, national origin, sexual orientation, medical condition, marital status (including domestic partnership status), physical disability, mental disability, medical condition, genetic information, protected medical and family care leave, Civil Air Patrol status, military and veteran status, or other legally protected characteristics. We also prohibit harassment of any individual on any of the characteristics listed above. Our non-discrimination policy applies to all aspects of employment. We comply with the laws and regulations set forth in the \"Know Your Rights: Workplace Discrimination is Illegal” poster. Our pay transparency policy is available here.\n\nSandisk thrives on the power and potential of diversity. As a global company, we believe the most effective way to embrace the diversity of our customers and communities is to mirror it from within. We believe the fusion of various perspectives results in the best outcomes for our employees, our company, our customers, and the world around us. We are committed to an inclusive environment where every individual can thrive through a sense of belonging, respect and contribution.\n\nSandisk is committed to offering opportunities to applicants with disabilities and ensuring all candidates can successfully navigate our careers website and our hiring process. Please contact us at jobs.accommodations@sandisk.com to advise us of your accommodation request. In your email, please include a description of the specific accommodation you are requesting as well as the job title and requisition number of the position for which you are applying.\n\nBased on our experience, we anticipate that the application deadline will be 05/12/2026 although we reserve the right to close the application process sooner if we hire an applicant for this position before the application deadline. If we are not able to hire someone from this role before the application deadline, we will update this posting with a new anticipated application deadline.\n\n#LI-TG1\n\nCompensation & Benefits Details\n• An employee’s pay position within the salary range may be based on several factors including but not limited to (1) relevant education; qualifications; certifications; and experience; (2) skills, ability, knowledge of the job; (3) performance, contribution and results; (4) geographic location; (5) shift; (6) internal and external equity; and (7) business and organizational needs.\n• The salary range is what we believe to be the range of possible compensation for this role at the time of this posting. We may ultimately pay more or less than the posted range and this range is only applicable for jobs to be performed in California, Colorado, New York or remote jobs that can be performed in California, Colorado and New York. This range may be modified in the future.\n• You will be eligible to participate in Sandisk's Short-Term Incentive (STI) Plan, which provides incentive awards based on Company and individual performance. Depending on your role and your performance, you may be eligible to participate in our annual Long-Term Incentive (LTI) program, which consists of restricted stock units (RSUs) or cash equivalents, pursuant to the terms of the LTI plan. Please note that not all roles are eligible to participate in the LTI program, and not all roles are eligible for equity under the LTI plan. RSU awards are also available to eligible new hires, subject to Sandisk's Standard Terms and Conditions for Restricted Stock Unit Awards.\n• We offer a comprehensive package of benefits including paid vacation time; paid sick leave; medical/dental/vision insurance; life, accident and disability insurance; tax-advantaged flexible spending and health savings accounts; employee assistance program; other voluntary benefit programs such as supplemental life and AD&D, legal plan, pet insurance, critical illness, accident and hospital indemnity; tuition reimbursement; transit; the Applause Program, employee stock purchase plan, and the Sandisk's Savings 401(k) Plan.\n• Note: No amount of pay is considered to be wages or compensation until such amount is earned, vested, and determinable. The amount and availability of any bonus, commission, benefits, or any other form of compensation and benefits that are allocable to a particular employee remains in the Company's sole discretion unless and until paid and may be modified at the Company’s sole discretion, consistent with the law.",
    "job_is_remote": false,
    "job_posted_at": "3 days ago",
    "job_posted_at_timestamp": 1770854400,
    "job_posted_at_datetime_utc": "2026-02-12T00:00:00.000Z",
    "job_location": "Milpitas, CA",
    "job_city": "Milpitas",
    "job_state": "California",
    "job_country": "US",
    "job_latitude": 37.4323341,
    "job_longitude": -121.8995741,
    "job_benefits": [
      "dental_coverage",
      "health_insurance",
      "paid_time_off"
    ],
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3DS5piBNEJt3f24MnHAAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_salary": null,
    "job_min_salary": null,
    "job_max_salary": null,
    "job_salary_period": null,
    "job_highlights": {},
    "job_onet_soc": "17206100",
    "job_onet_job_zone": "4",
    "id": "jobs-smartrecruiters-com-sandisk-744000109030645-asic-design-engineer",
    "_source": "new_jobs"
  },
  {
    "job_id": "d8NXqzEvU2thWg05AAAAAA==",
    "job_title": "ASIC Physical Design Engineer",
    "employer_name": "Programming.com",
    "employer_logo": "https://encrypted-tbn0.gstatic.com/images?q=tbn:ANd9GcS-gmHENcCm--kwDeZwoXpY2cQbdpR0Y90aNtRQ&s=0",
    "employer_website": "https://www.programming.com",
    "job_publisher": "LinkedIn",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://www.linkedin.com/jobs/view/asic-physical-design-engineer-at-programming-com-4371493602?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": false,
    "apply_options": [
      {
        "publisher": "LinkedIn",
        "apply_link": "https://www.linkedin.com/jobs/view/asic-physical-design-engineer-at-programming-com-4371493602?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "BeBee",
        "apply_link": "https://us.bebee.com/job/b30b77630a8334b206a0deb1bb8bb6b5?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Jobs For Stevenage Fans",
        "apply_link": "https://jobs.stevenagefc.com/jobs/asic-physical-design-engineer-maynard-massachusetts/2606755828-2/?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "SaluteMyJob",
        "apply_link": "https://salutemyjob.com/jobs/asic-physical-design-engineer-maynard-massachusetts/2606755828-2/?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "KSNT Jobs",
        "apply_link": "https://jobs.ksnt.com/jobs/asic-physical-design-engineer-maynard-massachusetts/2606755828-2/?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "KGET Jobs",
        "apply_link": "https://jobs.kget.com/jobs/asic-physical-design-engineer-maynard-massachusetts/2606755828-2/?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Jobright",
        "apply_link": "https://jobright.ai/jobs/info/698d061f0f6f7e7a2ce8b4f0?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Edinburgh City FC",
        "apply_link": "https://jobs.edinburghcityfc.com/jobs/asic-physical-design-engineer-maynard-massachusetts/2606755828-2/?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      }
    ],
    "job_description": "Senior ASIC Physical Design Engineer\n\nLocation: Maynard, Massachusetts\n\nExperience: 7+ Years\n\nIndustry: Semiconductor / ASIC / SoC\n\nWe are hiring a Senior Physical Design Engineer to drive RTL-to-GDSII implementation for advanced-node ASIC/SoC designs (28nm and below). This is a hands-on role requiring strong ownership of block or partition-level implementation and the ability to deliver signoff-clean designs under aggressive tape-out schedules.\n\nKey Responsibilities:\n• Own end-to-end physical implementation from netlist to GDSII\n• Perform floorplanning, macro placement, power planning, placement, CTS, and routing\n• Drive timing closure across setup/hold and signal integrity issues\n• Perform Static Timing Analysis using PrimeTime or Tempus\n• Implement ECOs and support late-stage timing convergence\n• Execute physical verification (DRC, LVS, ERC, antenna checks)\n• Analyze and resolve congestion, IR drop, and EM issues\n• Collaborate closely with RTL, synthesis, and full-chip teams\n• Support tape-out and deliver signoff-quality designs\n• Develop TCL/Python scripts to improve flow efficiency\n\nRequired Qualifications:\n• BS/MS in Electrical or Electronics Engineering\n• 7+ years of ASIC Physical Design experience\n• Strong hands-on experience in advanced nodes: 5nm, 7nm, 10nm, 14nm, 16nm, or 28nm\n• Deep understanding of floorplanning, CTS, STA, and timing closure\n• Experience with Synopsys tools (ICC2, Fusion Compiler, PrimeTime, StarRC) or Cadence tools (Innovus, Tempus)\n• Experience with low-power methodologies and UPF\n• Proven tape-out experience\n\nPreferred Qualifications:\n• Block Owner or Partition Owner experience\n• Exposure to full-chip integration\n• Experience with high-performance designs (1.5–2GHz+)\n• Power signoff experience (IR/EM analysis)\n• Networking or high-speed interface ASIC background\n\nIf you are interested or know someone who would be a strong fit, please message me directly.",
    "job_is_remote": false,
    "job_posted_at": "3 days ago",
    "job_posted_at_timestamp": 1770854400,
    "job_posted_at_datetime_utc": "2026-02-12T00:00:00.000Z",
    "job_location": "Maynard, MA",
    "job_city": "Maynard",
    "job_state": "Massachusetts",
    "job_country": "US",
    "job_latitude": 42.4303138,
    "job_longitude": -71.460433,
    "job_benefits": null,
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3Dd8NXqzEvU2thWg05AAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_salary": null,
    "job_min_salary": null,
    "job_max_salary": null,
    "job_salary_period": null,
    "job_highlights": {
      "Qualifications": [
        "Experience: 7+ Years",
        "BS/MS in Electrical or Electronics Engineering",
        "7+ years of ASIC Physical Design experience",
        "Strong hands-on experience in advanced nodes: 5nm, 7nm, 10nm, 14nm, 16nm, or 28nm",
        "Deep understanding of floorplanning, CTS, STA, and timing closure",
        "Experience with Synopsys tools (ICC2, Fusion Compiler, PrimeTime, StarRC) or Cadence tools (Innovus, Tempus)",
        "Experience with low-power methodologies and UPF",
        "Proven tape-out experience"
      ],
      "Responsibilities": [
        "This is a hands-on role requiring strong ownership of block or partition-level implementation and the ability to deliver signoff-clean designs under aggressive tape-out schedules",
        "Own end-to-end physical implementation from netlist to GDSII",
        "Perform floorplanning, macro placement, power planning, placement, CTS, and routing",
        "Drive timing closure across setup/hold and signal integrity issues",
        "Perform Static Timing Analysis using PrimeTime or Tempus",
        "Implement ECOs and support late-stage timing convergence",
        "Execute physical verification (DRC, LVS, ERC, antenna checks)",
        "Analyze and resolve congestion, IR drop, and EM issues",
        "Collaborate closely with RTL, synthesis, and full-chip teams",
        "Support tape-out and deliver signoff-quality designs",
        "Develop TCL/Python scripts to improve flow efficiency"
      ]
    },
    "job_onet_soc": "17206100",
    "job_onet_job_zone": "4",
    "id": "www-linkedin-com-jobs-view-asic-physical-design-engineer-at-programming-com-4371493602",
    "_source": "new_jobs"
  },
  {
    "job_id": "oy6UFWh-ZQtvgPaxAAAAAA==",
    "job_title": "ASIC Verification Engineer - Acacia (Hybrid)",
    "employer_name": "Cisco",
    "employer_logo": "https://encrypted-tbn0.gstatic.com/images?q=tbn:ANd9GcSgthNpO3rocjBOmZqIhYrkphz9zbGG6DQ5B9CQ&s=0",
    "employer_website": "https://www.cisco.com",
    "job_publisher": "Cisco Careers",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://careers.cisco.com/global/en/job/CISCISGLOBAL2002084EXTERNALENGLOBAL/ASIC-Verification-Engineer-Acacia-Hybrid?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": false,
    "apply_options": [
      {
        "publisher": "Cisco Careers",
        "apply_link": "https://careers.cisco.com/global/en/job/CISCISGLOBAL2002084EXTERNALENGLOBAL/ASIC-Verification-Engineer-Acacia-Hybrid?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Indeed",
        "apply_link": "https://www.indeed.com/viewjob?jk=f0dd63dfcedebe54&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "ZipRecruiter",
        "apply_link": "https://www.ziprecruiter.com/c/Cisco-Systems,-Inc./Job/ASIC-Verification-Engineer-Acacia-(Hybrid)/-in-Maynard,MA?jid=704ec51a1fe2dc93&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": true
      },
      {
        "publisher": "Glassdoor",
        "apply_link": "https://www.glassdoor.com/job-listing/asic-verification-engineer-acacia-hybrid-cisco-systems-JV_IC1154615_KO0,40_KE41,54.htm?jl=1009975675373&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "SimplyHired",
        "apply_link": "https://www.simplyhired.com/job/od9cZ1-Mybhrklscrkv5XjLGMaC1wAXMYF6HvlyemAAL-K6LkyEhPQ?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "LinkedIn",
        "apply_link": "https://www.linkedin.com/jobs/view/asic-verification-engineer-acacia-hybrid-at-cisco-4345445231?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Jobs",
        "apply_link": "https://ciscocareers.dejobs.org/maynard-ma/asic-verification-engineer-acacia-hybrid/59AF19F2D3374A65BB94E0AABD2BEEFF/job/?vs=8008&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Discover Technata Job Board",
        "apply_link": "https://jobs.discovertechnata.com/companies/cisco-2-59c957ab-1b0d-4f83-8da6-97644c7792b9/jobs/63952118-asic-verification-engineer-acacia-hybrid?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      }
    ],
    "job_description": "The application window is expected to close on: April 2026.\n\nJob posting may be removed earlier if the position is filled or if a sufficient number of applications are received.\n\nThis is a hybrid role with three days per week at Cisco’s Maynard, MA office.\n\nMeet the Team\n\nAcacia, part of Cisco, provides innovative silicon-based high-speed optical interconnect products to accelerate network scalability through advancements in performance, capacity, and cost. Our DSP ASICs, silicon photonic PICs, and coherent modules empower cloud and service providers to meet the fast-growing demand for data. We have assembled a team of cross-functional experts capable of solving the challenges of next-generation optical interconnects, resulting in industry-leading, award-winning products. Come join us at Cisco, named the #1 world’s best workplaces, and do purposeful work that makes a global impact and gives back to a company culture that empowers an inclusive future for all.\n\nYour Impact\n\nThe ASIC Design Verification Technical Lead Engineer will be working on next-generation 100G-1.6T coherent optical communications products. This role is for a senior contributor & technical leader focused on verifying highly complex ASICs that are used in these next-generation systems. The role requires someone to demonstrate their experience applying sophisticated verification techniques to ASIC projects: ensuring design quality, leading sophisticated technical projects, developing process improvements for the team, and mentoring teammates on techniques, technology & methods for verification. This role also requires significant communication skills (both written and verbal) to contribute to the ASIC projects, and working with other technical leaders in the engineering community.\n\nThis Technical Lead Engineer will need to operate independently with minimal direction in a fast-paced, dynamic, and highly technical environment, creating unique verification solutions and providing technical leadership to others on the team. A successful candidate will be highly self-motivated, collaborative, and passionate about delivering the most advanced high-speed optical products in the world. Knowledge of object-oriented verification methodologies is required.\n\n· Lead and develop detailed and comprehensive test plans\n\n· Lead and develop verification test benches\n\n· Apply innovative verification techniques to complex designs\n\n· Supervise the timely execution of test plans by the rest of the team\n\n· Participate in the review of design verification coding and coverage metrics\n\n· Provide technical leadership & mentoring\n\n· Work collaboratively with the team to develop & incorporate the latest test technologies & processes\n\nMinimum Qualifications:\n\n· Bachelors + 8 years of related experience, or Masters + 6 years of related experience, or PhD + 3 years of related experience or equivalent related work experience.\n\n· Experience with the latest ASIC verification methodologies, tools, and scripting/programming languages\n\n· Experience with C++\n\n· Experience with SystemVerilog/UVM, SystemC\n\nPreferred Qualifications:\n\n· Track record of innovation that leads to quantifiable improvements\n\n· Experience with in house IP development\n\n· Experience leading ASIC technical teams\n\n· Experience with DSP algorithms and modulation techniques such as QAM\n\n· Experience with C++ templates\n\n· Lab silicon validation experience\n\n· Experience with Formal Verification methodologies and tools such as Jasper or VCFormal\n\nWhy Cisco?\n\nAt Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.\n\nFueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.\n\nWe are Cisco, and our power starts with you.\n\nMessage to applicants applying to work in the U.S. and/or Canada:\n\nThe starting salary range posted for this position is $148,800.00 to $212,900.00 and reflects the projected salary range for new hires in this position in U.S. and/or Canada locations, not including incentive compensation*, equity, or benefits.\n\nIndividual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process.\n\nU.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance. Please see the Cisco careers site to discover more benefits and perks. Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time.\n\nU.S. employees are eligible for paid time away as described below, subject to Cisco’s policies:\n• 10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees\n• 1 paid day off for employee’s birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco\n• Non-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees\n• Exempt employees participate in Cisco’s flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)\n• 80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the next\n• Additional paid time away may be requested to deal with critical or emergency issues for family members\n• Optional 10 paid days per full calendar year to volunteer\n\nFor non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco’s policies.\n\nEmployees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan. For quota-based incentive pay, Cisco typically pays as follows:\n• .75% of incentive target for each 1% of revenue attainment up to 50% of quota;\n• 1.5% of incentive target for each 1% of attainment between 50% and 75%;\n• 1% of incentive target for each 1% of attainment between 75% and 100%; and\n• Once performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation.\n\nFor non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target. Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid.\n\nThe applicable full salary ranges for this position, by specific state, are listed below:\n\nNew York City Metro Area:\n$168,800.00 - $277,400.00\n\nNon-Metro New York state & Washington state:\n$148,800.00 - $248,200.00\n• For quota-based sales roles on Cisco’s sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined.\n• * Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements.",
    "job_is_remote": false,
    "job_posted_at": "5 days ago",
    "job_posted_at_timestamp": 1770681600,
    "job_posted_at_datetime_utc": "2026-02-10T00:00:00.000Z",
    "job_location": "Maynard, MA",
    "job_city": "Maynard",
    "job_state": "Massachusetts",
    "job_country": "US",
    "job_latitude": 42.4303138,
    "job_longitude": -71.460433,
    "job_benefits": [
      "dental_coverage",
      "health_insurance",
      "paid_time_off"
    ],
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3Doy6UFWh-ZQtvgPaxAAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_salary": null,
    "job_min_salary": null,
    "job_max_salary": null,
    "job_salary_period": null,
    "job_highlights": {
      "Qualifications": [
        "A successful candidate will be highly self-motivated, collaborative, and passionate about delivering the most advanced high-speed optical products in the world",
        "Knowledge of object-oriented verification methodologies is required",
        "Bachelors + 8 years of related experience, or Masters + 6 years of related experience, or PhD + 3 years of related experience or equivalent related work experience",
        "Experience with the latest ASIC verification methodologies, tools, and scripting/programming languages",
        "Experience with C++",
        "Experience with SystemVerilog/UVM, SystemC"
      ],
      "Benefits": [
        "The starting salary range posted for this position is $148,800.00 to $212,900.00 and reflects the projected salary range for new hires in this position in U.S. and/or Canada locations, not including incentive compensation*, equity, or benefits",
        "Individual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training",
        "The full salary range for certain locations is listed below",
        "For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process",
        "U.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance",
        "Please see the Cisco careers site to discover more benefits and perks",
        "Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time",
        "U.S. employees are eligible for paid time away as described below, subject to Cisco’s policies:",
        "10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees",
        "1 paid day off for employee’s birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco",
        "Non-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees",
        "Exempt employees participate in Cisco’s flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)",
        "80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the next",
        "Additional paid time away may be requested to deal with critical or emergency issues for family members",
        "Optional 10 paid days per full calendar year to volunteer",
        "For non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco’s policies",
        "Employees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan",
        "For quota-based incentive pay, Cisco typically pays as follows:",
        ".75% of incentive target for each 1% of revenue attainment up to 50% of quota;",
        "1.5% of incentive target for each 1% of attainment between 50% and 75%;",
        "1% of incentive target for each 1% of attainment between 75% and 100%; and",
        "Once performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation",
        "For non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target",
        "Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid",
        "For quota-based sales roles on Cisco’s sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined",
        "Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements"
      ],
      "Responsibilities": [
        "The ASIC Design Verification Technical Lead Engineer will be working on next-generation 100G-1.6T coherent optical communications products",
        "This role is for a senior contributor & technical leader focused on verifying highly complex ASICs that are used in these next-generation systems",
        "The role requires someone to demonstrate their experience applying sophisticated verification techniques to ASIC projects: ensuring design quality, leading sophisticated technical projects, developing process improvements for the team, and mentoring teammates on techniques, technology & methods for verification",
        "This role also requires significant communication skills (both written and verbal) to contribute to the ASIC projects, and working with other technical leaders in the engineering community",
        "This Technical Lead Engineer will need to operate independently with minimal direction in a fast-paced, dynamic, and highly technical environment, creating unique verification solutions and providing technical leadership to others on the team",
        "Lead and develop detailed and comprehensive test plans",
        "Lead and develop verification test benches",
        "Apply innovative verification techniques to complex designs",
        "Supervise the timely execution of test plans by the rest of the team",
        "Participate in the review of design verification coding and coverage metrics",
        "Provide technical leadership & mentoring",
        "Work collaboratively with the team to develop & incorporate the latest test technologies & processes"
      ]
    },
    "job_onet_soc": "17206100",
    "job_onet_job_zone": "4",
    "id": "careers-cisco-com-global-en-job-ciscisglobal2002084externalenglobal-asic-verification-engineer-acacia-hybrid",
    "_source": "new_jobs"
  },
  {
    "job_id": "eU1mpR2zJrFXVl1zAAAAAA==",
    "job_title": "Senior ASIC Design Engineer",
    "employer_name": "NVIDIA",
    "employer_logo": "https://encrypted-tbn0.gstatic.com/images?q=tbn:ANd9GcRusgz2v0utEcgco_bD-XkEU-kwuHYLcjqVD_6Z&s=0",
    "employer_website": null,
    "job_publisher": "LinkedIn",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://www.linkedin.com/jobs/view/senior-asic-design-engineer-at-nvidia-4371281431?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": false,
    "apply_options": [
      {
        "publisher": "LinkedIn",
        "apply_link": "https://www.linkedin.com/jobs/view/senior-asic-design-engineer-at-nvidia-4371281431?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      }
    ],
    "job_description": "NVIDIA has been transforming computer graphics, PC gaming, and accelerated computing for more than 25 years. It’s a unique legacy of innovation that’s fueled by great technology—and amazing people. Today, we’re tapping into the unlimited potential of AI to define the next era of computing. An era in which our GPU acts as the brains of computers, robots, and self-driving cars that can understand the world. Doing what’s never been done before takes vision, innovation, and the world’s best talent. As an NVIDIAN, you’ll be immersed in a diverse, supportive environment where everyone is inspired to do their best work. Come join the team and see how you can make a lasting impact on the world.\n\nWe are now looking for a Senior ASIC Design Engineer. NVIDIA is seeking Senior ASIC Design Engineers to implement the world’s leading SoC's, GPU's and ASIC's. This position offers the opportunity to have real impact in a multifaceted, technology-focused company impacting product lines ranging from consumer graphics to self-driving cars and the growing field of artificial intelligence. We have crafted a team of outstanding people stretching around the globe, whose mission is to push the frontiers of what is possible today and define the platform for the future of computing!\n\nWhat You'll Be Doing\n• As a key member of our Design team, you will implement, document and deliver high performance, area and power efficient RTL to achieve design targets and specifications.\n• Analyze architectural trade-offs based on features, performance requirements and system limitations.\n• Craft micro-architecture, implement in RTL, and deliver a fully verified, synthesis/timing clean design.\n• Collaborate and coordinate with architects, other designers, pre- and post-silicon verification teams, synthesis, timing and back-end teams to accomplish your tasks.\n• Work on critical designs which are integral to our LLM performance such as real-time numeric processing, data flow processing, interrupt controllers, and DMA engines.\n• Architect features to help silicon debug and support post-silicon validation activities.\n\nWhat We Need To See\n• Bachelors Degree or equivalent experience in Electrical Engineering, Computer Engineering or Computer Science.\n• 8+ years of relevant work experience.\n• Experience in micro-architecture and RTL development (Verilog), focused on arbiters, scheduling, synchronization & bus protocols and interconnect networks.\n• Great understanding of ASIC design flow including RTL design, verification, logic synthesis, low-power design and timing analysis.\n• Exposure to Digital systems and VLSI design, Computer Architecture, and Computer Arithmetic is required.\n• Specific knowledge in numerics, confidential compute, dataflow architectures and CPU subsystems is a bonus.\n• Strong interpersonal skills and team attitude.\n\nWidely considered to be one of the technology world’s most desirable employers, NVIDIA offers highly competitive salaries and a comprehensive benefits package. As you plan your future, see what we can offer to you and your family www.nvidiabenefits.com/\n\nYour base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 168,000 USD - 264,500 USD for Level 4, and 196,000 USD - 310,500 USD for Level 5.\n\nYou will also be eligible for equity and benefits .\n\nApplications for this job will be accepted at least until February 14, 2026.\n\nThis posting is for an existing vacancy.\n\nNVIDIA uses AI tools in its recruiting processes.\n\nNVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.\n\nJR2012957",
    "job_is_remote": false,
    "job_posted_at": "4 days ago",
    "job_posted_at_timestamp": 1770768000,
    "job_posted_at_datetime_utc": "2026-02-11T00:00:00.000Z",
    "job_location": "Oregon City, OR",
    "job_city": "Oregon City",
    "job_state": "Oregon",
    "job_country": "US",
    "job_latitude": 45.3556099,
    "job_longitude": -122.605853,
    "job_benefits": [
      "health_insurance"
    ],
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3DeU1mpR2zJrFXVl1zAAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_min_salary": 168000,
    "job_max_salary": 310000,
    "job_salary_period": "YEAR",
    "job_highlights": {
      "Qualifications": [
        "Bachelors Degree or equivalent experience in Electrical Engineering, Computer Engineering or Computer Science",
        "8+ years of relevant work experience",
        "Experience in micro-architecture and RTL development (Verilog), focused on arbiters, scheduling, synchronization & bus protocols and interconnect networks",
        "Great understanding of ASIC design flow including RTL design, verification, logic synthesis, low-power design and timing analysis",
        "Exposure to Digital systems and VLSI design, Computer Architecture, and Computer Arithmetic is required",
        "Specific knowledge in numerics, confidential compute, dataflow architectures and CPU subsystems is a bonus",
        "Strong interpersonal skills and team attitude"
      ],
      "Benefits": [
        "Your base salary will be determined based on your location, experience, and the pay of employees in similar positions",
        "The base salary range is 168,000 USD - 264,500 USD for Level 4, and 196,000 USD - 310,500 USD for Level 5",
        "You will also be eligible for equity and benefits "
      ],
      "Responsibilities": [
        "As a key member of our Design team, you will implement, document and deliver high performance, area and power efficient RTL to achieve design targets and specifications",
        "Analyze architectural trade-offs based on features, performance requirements and system limitations",
        "Craft micro-architecture, implement in RTL, and deliver a fully verified, synthesis/timing clean design",
        "Collaborate and coordinate with architects, other designers, pre- and post-silicon verification teams, synthesis, timing and back-end teams to accomplish your tasks",
        "Work on critical designs which are integral to our LLM performance such as real-time numeric processing, data flow processing, interrupt controllers, and DMA engines",
        "Architect features to help silicon debug and support post-silicon validation activities"
      ]
    },
    "job_onet_soc": "17206100",
    "job_onet_job_zone": "4",
    "id": "www-linkedin-com-jobs-view-senior-asic-design-engineer-at-nvidia-4371281431",
    "_source": "new_jobs"
  },
  {
    "job_id": "THtn-MThrkudNKeYAAAAAA==",
    "job_title": "ASIC Design Verfication Engineer II (Full Time) - United States",
    "employer_name": "Cisco",
    "employer_logo": "https://encrypted-tbn0.gstatic.com/images?q=tbn:ANd9GcQh1g8XJnbmCXXb2SnDnBBYbNHm-NdV1z99p6FX&s=0",
    "employer_website": "https://www.cisco.com",
    "job_publisher": "ZipRecruiter",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://www.ziprecruiter.com/c/Cisco/Job/ASIC-Design-Verfication-Engineer-II-(Full-Time)-United-States/-in-Carlsbad,CA?jid=983d0d40411b62bb&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": true,
    "apply_options": [
      {
        "publisher": "ZipRecruiter",
        "apply_link": "https://www.ziprecruiter.com/c/Cisco/Job/ASIC-Design-Verfication-Engineer-II-(Full-Time)-United-States/-in-Carlsbad,CA?jid=983d0d40411b62bb&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": true
      },
      {
        "publisher": "Career.io",
        "apply_link": "https://career.io/job/asic-design-verfication-engineer-ii-full-carlsbad-cisco-systems-inc-cd2a274051c677ba3d903e52362740b2?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": true
      }
    ],
    "job_description": "Please note this posting is to advertise potential job opportunities. This exact role may not be open today but could open in the near future. When you apply, a Cisco representative may contact you directly if a relevant position opens.\n\nApplications are accepted until further notice.\n\nMeet the Team\n\nThe ASIC Group works closely with other development teams within Cisco, including marketing, system hardware, software, product engineering, and manufacturing.\n\nThrough this collaboration, members of our group playa major rolein defining,developingand bringing new products to market across Cisco's product line. Open-minded, driven, diverse and deeply creative people at Cisco craft the hardware that makes the internet work. Bring your knowledge of computers and networking and take it to a new level in any one of the following product categories including: cloud, social, mobile/wireless, video, VoIP, collaboration, web, Internet of Things, routing, switching, IPv6, data center, HPC,TelePresenceand many more. Your work will affectbillionsglobally.\n\nYour Impact\n\nJoin our award-winning ASIC team, whereyou'llcollaborate with top industry talent to design and deliverground breakingcommunications and network processing silicon.You'llcontribute to system and processor architecture, high-speed logic design and verification, digital signal processing, memory and custom library development, physical design, DFT, signal integrity, and advanced packaging. Work with the latest VLSI techniques and deep submicron technologies, owning projects from concept to in-house physical implementation.\n\nMinimum Qualifications\n• Completion within the past 3 years, or current enrollment with expected completion within 12 months, Bachelors + 2 years of relevant experience or Masters + 0 years of relevant experience.\n• Familiarity with hardware description languages (HDLs), such as Verilog or VHDL.\n• Experience with RTL design and simulation tools (e.g., Synopsys, Cadence, Mentor Graphics).\n• Exposure toscripting languages (e.g., Python, Perl, TCL) for automation.\n• Familiarity with ASIC/SoC design flow including synthesis, place & route, and timing closure.\n\nPreferred Qualifications\n• Experience with ASIC verification methodologies (e.g., UVM,SystemVerilog)\n• Understanding of physical design and DFT (Design for Test) principles\n• Familiarity with Linux-based development environments\n• Ability to adapt tonew technologiesand problem-solve sophisticated engineering challenges\n• Excellent organizational, teamwork, and communication skills\n\nWhy Cisco?\n\nAt Cisco, we're revolutionizing how data and infrastructure connect and protect organizations in the AI era - and beyond. We've been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.\n\nFueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you'll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.\n\nWe are Cisco, and our power starts with you.\n\nMessage to applicants applying to work in the U.S. and/or Canada:\n\nIndividual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process.\n\nU.S. employees are offered benefits, subject to Cisco's plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance. Please see the Cisco careers site to discover more benefits and perks. Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time.\n\nU.S. employees are eligible for paid time away as described below, subject to Cisco's policies:\n• 10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees\n• 1 paid day off for employee's birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco\n• Non-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees\n• Exempt employees participate in Cisco's flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)\n• 80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours ofunused sick timecarried forwardfrom one calendar yearto the next\n• Additional paid time away may be requested to deal with critical or emergency issues for family members\n• Optional 10 paid days per full calendar year to volunteer\n\nFor non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco's policies.\n\nEmployees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan. For quota-based incentive pay, Cisco typically pays as follows:\n• .75% of incentive target for each 1% of revenue attainment up to 50% of quota;\n• 1.5% of incentive target for each 1% of attainment between 50% and 75%;\n• 1% of incentive target for each 1% of attainment between 75% and 100%; and\n• Once performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation.\n\nFor non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target. Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid.\n\nThe applicable full salary ranges for this position, by specific state, are listed below:\n\nNew York City Metro Area:\n$123,600.00 - $200,100.00\n\nNon-Metro New York state & Washington state:\n$109,900.00 - $181,600.00\n• For quota-based sales roles on Cisco's sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined.\n• * Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements.",
    "job_is_remote": false,
    "job_posted_at": "2 days ago",
    "job_posted_at_timestamp": 1770940800,
    "job_posted_at_datetime_utc": "2026-02-13T00:00:00.000Z",
    "job_location": "Carlsbad, CA",
    "job_city": "Carlsbad",
    "job_state": "California",
    "job_country": "US",
    "job_latitude": 33.1640648,
    "job_longitude": -117.34108189999999,
    "job_benefits": [
      "paid_time_off",
      "health_insurance",
      "dental_coverage"
    ],
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3DTHtn-MThrkudNKeYAAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_salary": null,
    "job_min_salary": null,
    "job_max_salary": null,
    "job_salary_period": null,
    "job_highlights": {
      "Qualifications": [
        "Open-minded, driven, diverse and deeply creative people at Cisco craft the hardware that makes the internet work",
        "Bring your knowledge of computers and networking and take it to a new level in any one of the following product categories including: cloud, social, mobile/wireless, video, VoIP, collaboration, web, Internet of Things, routing, switching, IPv6, data center, HPC,TelePresenceand many more",
        "Completion within the past 3 years, or current enrollment with expected completion within 12 months, Bachelors + 2 years of relevant experience or Masters + 0 years of relevant experience",
        "Familiarity with hardware description languages (HDLs), such as Verilog or VHDL",
        "Experience with RTL design and simulation tools (e.g., Synopsys, Cadence, Mentor Graphics)",
        "Exposure toscripting languages (e.g., Python, Perl, TCL) for automation",
        "Familiarity with ASIC/SoC design flow including synthesis, place & route, and timing closure"
      ],
      "Benefits": [
        "The full salary range for certain locations is listed below",
        "For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process",
        "U.S. employees are offered benefits, subject to Cisco's plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance",
        "Please see the Cisco careers site to discover more benefits and perks",
        "Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time",
        "U.S. employees are eligible for paid time away as described below, subject to Cisco's policies:",
        "10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees",
        "1 paid day off for employee's birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco",
        "Non-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees",
        "Exempt employees participate in Cisco's flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)",
        "80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours ofunused sick timecarried forwardfrom one calendar yearto the next",
        "Additional paid time away may be requested to deal with critical or emergency issues for family members",
        "Optional 10 paid days per full calendar year to volunteer",
        "For non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco's policies",
        "Employees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan",
        "For quota-based incentive pay, Cisco typically pays as follows:",
        ".75% of incentive target for each 1% of revenue attainment up to 50% of quota;",
        "1.5% of incentive target for each 1% of attainment between 50% and 75%;",
        "1% of incentive target for each 1% of attainment between 75% and 100%; and",
        "Once performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation",
        "For non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target",
        "Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid",
        "For quota-based sales roles on Cisco's sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined",
        "Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements"
      ],
      "Responsibilities": [
        "Work with the latest VLSI techniques and deep submicron technologies, owning projects from concept to in-house physical implementation"
      ]
    },
    "job_onet_soc": "17206100",
    "job_onet_job_zone": "4",
    "id": "www-ziprecruiter-com-c-cisco-job-asic-design-verfication-engineer-ii-full-time-united-states-in-carlsbad-ca",
    "_source": "new_jobs"
  },
  {
    "job_id": "_OL22MMjQUTGiKtbAAAAAA==",
    "job_title": "FPGA/ASIC Verification Engineer",
    "employer_name": "L3Harris Technologies",
    "employer_logo": "https://encrypted-tbn0.gstatic.com/images?q=tbn:ANd9GcR2GyxinZ5NEwQ5RAVsAcgr2D1SOpTCLv34xBaX&s=0",
    "employer_website": "https://www.l3harris.com",
    "job_publisher": "L3Harris",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://careers.l3harris.com/en/job/columbia/fpga-asic-verification-engineer/4832/89708928544?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": false,
    "apply_options": [
      {
        "publisher": "L3Harris",
        "apply_link": "https://careers.l3harris.com/en/job/columbia/fpga-asic-verification-engineer/4832/89708928544?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Indeed",
        "apply_link": "https://www.indeed.com/viewjob?jk=b2b6ca9126384110&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Clearance Jobs",
        "apply_link": "https://www.clearancejobs.com/jobs/8736597/fpgaasic-verification-engineer?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "ZipRecruiter",
        "apply_link": "https://www.ziprecruiter.com/c/L3HHCM20/Job/FPGA-ASIC-Verification-Engineer/-in-Columbia,MD?jid=18f7c51a77737dc5&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": true
      },
      {
        "publisher": "Dice",
        "apply_link": "https://www.dice.com/job-detail/52e160ce-6c99-4dcb-9553-5d8b98db7354?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "SimplyHired",
        "apply_link": "https://www.simplyhired.com/job/IN783g77ILf77oVydyw3qLj6RkNe3768TUhbEwJg_xudAwHoU6jByw?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "LinkedIn",
        "apply_link": "https://www.linkedin.com/jobs/view/fpga-asic-verification-engineer-at-l3harris-technologies-4345612368?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Simplify",
        "apply_link": "https://simplify.jobs/p/45b416d8-ca20-4783-b34d-77bd9252a7ea/FPGAASIC-Verification-Engineer?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      }
    ],
    "job_description": "L3Harris is dedicated to recruiting and developing high-performing talent who are passionate about what they do. Our employees are unified in a shared dedication to our customers’ mission and quest for professional growth. L3Harris provides an inclusive, engaging environment designed to empower employees and promote work-life success. Fundamental to our culture is an unwavering focus on values, dedication to our communities, and commitment to excellence in everything we do.\n\nL3Harris is the Trusted Disruptor in defense tech. With customers’ mission-critical needs always in mind, our employees deliver end-to-end technology solutions connecting the space, air, land, sea and cyber domains in the interest of national security.\n\nJob Title: Senior Specialist, Electrical Engineer - FPGA/ASIC Verification Engineer\n\nJob Code: 31975\n\nJob Location: Rochester, NY or Columbia, MD\n\nJob Schedule: 9/80: Employees work 9 out of every 14 days – totaling 80 hours worked – and have every other Friday off OR 5/8: Employees work 8 hours per day, 5 days a week\n\nJob Description:\n\nJoin our team at L3Harris and play a critical role in developing secure, cutting-edge tactical communication systems that protect those who protect us. As an FPGA Verification Engineer, you’ll collaborate with a talented, mission-driven team, verifying next-generation FPGA solutions for our radios used by military and first responders worldwide. This is a hands-on opportunity to grow your expertise in UVM, advanced verification methodologies, and complex communication systems—while enjoying work-life balance with flexible schedules and every other Friday off.\n\nYou will function primarily in an FPGA verification role, working in a cooperative team environment to verify and test embedded FPGA firmware for radio communication systems. We're seeking familiarity with a coverage-driven verification methodology from planning through closure as well as knowledge of industry standard interfaces. You will be required to analyze requirements, create test specifications/plans, write tests in System Verilog within a UVM test bench framework, and verify designs meet requirements. You will work with cross functional teams to verify FPGA designs for radio product development projects.\n\nEssential Functions:\n• Perfrom FPGA design verification and validation of embedded electronic communication.\n• Assist in development of high-level and detailed verification test plans consistent with system requirements and specifications.\n• Develop self-checking test benches for FPGA design verification and validation using SystemVerilog.\n• Develop Agents, Test sequences, Covergroups, Predictors, Scoreboards.\n• Develop randomized and directed tests to achieve closure on functional coverage and provide feedback to team to reach functional coverage goals.\n• Develop high-level and detailed verification test plans and test benches consistent with system requirements and specifications.\n• Work with cross functional teams as needed to define and verify product and design requirements.\n• Prepare design and implementation reviews. Present technical briefings and status to internal and external customers.\n• Ability to obtain and maintain US Security Clearance.\n\nQualifications:\n• Bachelor’s Degree and minimum 6 years of prior relevant experience. Graduate Degree and a minimum of 4 years of prior related experience. In lieu of a degree, minimum of 10 years of prior related experience.\n• Experience developing and verifying FPGA/ASIC based embedded system solutions.\n\nPreferred Additional Skills:\n• Demonstrated ability to analyze and debug FPGA firmware and related hardware issues.\n• Working knowledge of Ethernet Standard and design experience related to Ethernet packet processing.\n• Expeience with cyrptographic algorithms and crypptographic solutions for embedded communication systems.\n• Experience with Mentor Graphics Verification tools.\n• FPGA/ASIC RTL Design experience.\n• Proficiency in Object Oriented Programming(C++, JAVA).\n• Proven proficiency in FPGA/ASIC verification using SystemVerilog.\n• Working knowledge of UVM/OVM methodology.\n• Experience with Advanced Functional Verification tools to report functional coverage.\n• Experience with scripting languages (Bash, Perl, Python, Tcl).\n• Familiarity in working within Linux OS.\n• Familiarity with industry standard interfaces(Ethernet, AXI, SPI).\n• Solid technical writing skills and ability to communicate complex technical concepts/solutions both inside and outside of the organization.\n• Highly motivated, self-starter, who works well in team environments.\n\nIn compliance with pay transparency requirements, the salary range for this role in New York State is $90,500-$168,500. The salary range for this role in Maryland is $106,500 - $197,500. This is not a guarantee of compensation or salary, as final offer amount may vary based on factors including but not limited to experience and geographic location. L3Harris also offers a variety of benefits, including health and disability insurance, 401(k) match, flexible spending accounts, EAP, education assistance, parental leave, paid time off, and company-paid holidays. The specific programs and options available to an employee may vary depending on date of hire, schedule type, and the applicability of collective bargaining agreements.\n\n#LI-MA1\n\n#LI-SM1\n\nL3Harris Technologies is proud to be an Equal Opportunity Employer. L3Harris is committed to treating all employees and applicants for employment with respect and dignity and maintaining a workplace that is free from unlawful discrimination. All applicants will be considered for employment without regard to race, color, religion, age, national origin, ancestry, ethnicity, gender (including pregnancy, childbirth, breastfeeding or other related medical conditions), gender identity, gender expression, sexual orientation, marital status, veteran status, disability, genetic information, citizenship status, characteristic or membership in any other group protected by federal, state or local laws. L3Harris maintains a drug-free workplace and performs pre-employment substance abuse testing and background checks, where permitted by law.\n\nPlease be aware many of our positions require the ability to obtain a security clearance. Security clearances may only be granted to U.S. citizens. In addition, applicants who accept a conditional offer of employment may be subject to government security investigation(s) and must meet eligibility requirements for access to classified information.\n\nBy submitting your resume for this position, you understand and agree that L3Harris Technologies may share your resume, as well as any other related personal information or documentation you provide, with its subsidiaries and affiliated companies for the purpose of considering you for other available positions.\n\nL3Harris Technologies is an E-Verify Employer. Please click here for the E-Verify Poster in English or Spanish. For information regarding your Right To Work, please click here for English or Spanish.",
    "job_is_remote": false,
    "job_posted_at": "12 days ago",
    "job_posted_at_timestamp": 1770076800,
    "job_posted_at_datetime_utc": "2026-02-03T00:00:00.000Z",
    "job_location": "Columbia, MD",
    "job_city": "Columbia",
    "job_state": "Maryland",
    "job_country": "US",
    "job_latitude": 39.203714399999996,
    "job_longitude": -76.86104619999999,
    "job_benefits": [
      "paid_time_off",
      "dental_coverage",
      "health_insurance"
    ],
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3D_OL22MMjQUTGiKtbAAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_salary": null,
    "job_min_salary": null,
    "job_max_salary": null,
    "job_salary_period": null,
    "job_highlights": {
      "Qualifications": [
        "Bachelor’s Degree and minimum 6 years of prior relevant experience",
        "Graduate Degree and a minimum of 4 years of prior related experience",
        "In lieu of a degree, minimum of 10 years of prior related experience",
        "Experience developing and verifying FPGA/ASIC based embedded system solutions"
      ],
      "Benefits": [
        "In compliance with pay transparency requirements, the salary range for this role in New York State is $90,500-$168,500",
        "The salary range for this role in Maryland is $106,500 - $197,500",
        "This is not a guarantee of compensation or salary, as final offer amount may vary based on factors including but not limited to experience and geographic location",
        "L3Harris also offers a variety of benefits, including health and disability insurance, 401(k) match, flexible spending accounts, EAP, education assistance, parental leave, paid time off, and company-paid holidays",
        "The specific programs and options available to an employee may vary depending on date of hire, schedule type, and the applicability of collective bargaining agreements"
      ],
      "Responsibilities": [
        "Job Schedule: 9/80: Employees work 9 out of every 14 days – totaling 80 hours worked – and have every other Friday off OR 5/8: Employees work 8 hours per day, 5 days a week",
        "This is a hands-on opportunity to grow your expertise in UVM, advanced verification methodologies, and complex communication systems—while enjoying work-life balance with flexible schedules and every other Friday off",
        "You will function primarily in an FPGA verification role, working in a cooperative team environment to verify and test embedded FPGA firmware for radio communication systems",
        "We're seeking familiarity with a coverage-driven verification methodology from planning through closure as well as knowledge of industry standard interfaces",
        "You will be required to analyze requirements, create test specifications/plans, write tests in System Verilog within a UVM test bench framework, and verify designs meet requirements",
        "You will work with cross functional teams to verify FPGA designs for radio product development projects",
        "Perfrom FPGA design verification and validation of embedded electronic communication",
        "Assist in development of high-level and detailed verification test plans consistent with system requirements and specifications",
        "Develop self-checking test benches for FPGA design verification and validation using SystemVerilog",
        "Develop Agents, Test sequences, Covergroups, Predictors, Scoreboards",
        "Develop randomized and directed tests to achieve closure on functional coverage and provide feedback to team to reach functional coverage goals",
        "Develop high-level and detailed verification test plans and test benches consistent with system requirements and specifications",
        "Work with cross functional teams as needed to define and verify product and design requirements",
        "Prepare design and implementation reviews",
        "Present technical briefings and status to internal and external customers",
        "Ability to obtain and maintain US Security Clearance"
      ]
    },
    "job_onet_soc": "17206100",
    "job_onet_job_zone": "4",
    "id": "careers-l3harris-com-en-job-columbia-fpga-asic-verification-engineer-4832-89708928544",
    "_source": "new_jobs"
  },
  {
    "job_id": "6fQ_sh8cQZ6lMT3RAAAAAA==",
    "job_title": "ASIC/FPGA Engineer IV, Networks",
    "employer_name": "Lockheed Martin",
    "employer_logo": null,
    "employer_website": "https://www.lockheedmartin.com",
    "job_publisher": "Lockheed Martin Careers",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://www.lockheedmartinjobs.com/job/highlands-ranch/asic-fpga-engineer-iv-networks/694/91388095936?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": false,
    "apply_options": [
      {
        "publisher": "Lockheed Martin Careers",
        "apply_link": "https://www.lockheedmartinjobs.com/job/highlands-ranch/asic-fpga-engineer-iv-networks/694/91388095936?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "BeBee",
        "apply_link": "https://us.bebee.com/job/4b229d1158e6a49d10bb5f4cb9badf79?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Jobilize",
        "apply_link": "https://www.jobilize.com/amp/job/us-pa-king-prussia-asic-fpga-engineer-iv-networks-lockheed-martin?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      }
    ],
    "job_description": "Description:Join Our Team as an ASIC & FPGA Networking Engineer where you will support over 50 different programs and research and development (R&D) efforts, affecting technology across military space, civil space, commercial space, missiles, missile defense platforms, satellite surveillance platforms, deep space exploration, and manned flight missions.\n\nLocation: This position does not support teleworking; the selected candidate will be located near our Lockheed Martin Space facility in:\n\n• Sunnyvale CA\n• Highlands Ranch CO\n• Littleton CO\n• King of Prussia PA\n\nYou will be working a flexible 9x80 schedule in the office full-time.\n\nWhat does this role look like?\n\nThe Silicon Solutions team of Lockheed Martin Space is building the best ASIC/FPGA team in the world, and are seeking a highly talented and motivated ASIC & FPGA Engineer who has a passion for microchip design and space.\n\nKey activities you will accomplish in this role:\n\n• Perform all aspects of ASIC and FPGA development through the lifecycle from initial requirements capture through architecture, design, analysis, simulations and test in a Linux-based high-performance computing environment.\n• Support technical reviews and present to internal and external stakeholders.\n• Interface with an independent verification team who will be working in parallel, verifying the design.\n• Debug issues related to network concepts like packet processing, flow control, initialization and latency bottlenecks\n• Integrate and bring up third party ASIC and FPGA IP including ethernet controllers and high speed serdes, including bring up of IP in simulations\n• Implement timing constraints required for successful implementation of networking interfaces, work closely with physical design on floorplan optimization for ASIC\n\nTo be effective in this role, you will need:\n\n• 5+ years professional experience.\n• Proven track record implementing and debugging AMBA interfaces like AXI and AHB\n• Deep understanding of networking protocols\n• While no clearance is needed to start this position, you will need to obtain and maintain a Secret clearance, thus US Citizenship is required.\nBasic Qualifications:\n• Bachelor of Science or higher from an accredited college in Computer Engineering, Electrical Engineering or related discipline, or equivalent experience/combined education.\n\n• Experience in the design of any of the following:\n- Digital ASICs/FPGAs\n- Mixed-signal ASICs/FPGAs\n\n• HDL programming experience with VHDL, Verilog, and/or SystemVerilog.\n\n• Prior technical leadership experience preferred.\nDesired Skills:\n• Experience in leading or managing ASIC projects.\n• Demonstrated self-starter and voracious learner\n• High EQ (Emotional Intelligence).\n• Space system design experience.\n• Understanding of system and hardware requirements related to space.\n• Customer-facing communication experience (product/services sales, marketing, field, etc.).\n• Ability to obtain a Secret clearance.\nSecurity Clearance Statement: This position requires a government security clearance, you must be a US Citizen for consideration.\nClearance Level: Secret\nOther Important Information You Should Know\nExpression of Interest: By applying to this job, you are expressing interest in this position and could be considered for other career opportunities where similar skills and requirements have been identified as a match. Should this match be identified you may be contacted for this and future openings.\nAbility to Work Remotely: Onsite Full-time: The work associated with this position will be performed onsite at a designated Lockheed Martin facility.\nWork Schedules: Lockheed Martin supports a variety of alternate work schedules that provide additional flexibility to our employees. Schedules range from standard 40 hours over a five day work week while others may be condensed. These condensed schedules provide employees with additional time away from the office and are in addition to our Paid Time off benefits.\nSchedule for this Position: 9x80 every other Friday off\nPay Rate: The annual base salary range for this position in California, Massachusetts, and New York (excluding most major metropolitan areas), Colorado, Hawaii, Illinois, Maryland, Minnesota, New Jersey, Vermont, Washington or Washington DC is $123,500 - $217,695. For states not referenced above, the salary range for this position will reflect the candidate’s final work location. Please note that the salary information is a general guideline only. Lockheed Martin considers factors such as (but not limited to) scope and responsibilities of the position, candidate's work experience, education/ training, key skills as well as market and business considerations when extending an offer.\nBenefits offered: Medical, Dental, Vision, Life Insurance, Short-Term Disability, Long-Term Disability, 401(k) match, Flexible Spending Accounts, EAP, Education Assistance, Parental Leave, Paid time off, and Holidays.\n(Washington state applicants only) Non-represented full-time employees: accrue at least 10 hours per month of Paid Time Off (PTO) to be used for incidental absences and other reasons; receive at least 90 hours for holidays. Represented full time employees accrue 6.67 hours of Vacation per month; accrue up to 52 hours of sick leave annually; receive at least 96 hours for holidays. PTO, Vacation, sick leave, and holiday hours are prorated based on start date during the calendar year.\nThis position is incentive plan eligible.\nPay Rate: The annual base salary range for this position in most major metropolitan areas in California, Massachusetts, and New York is $142,000 - $246,100. For states not referenced above, the salary range for this position will reflect the candidate’s final work location. Please note that the salary information is a general guideline only. Lockheed Martin considers factors such as (but not limited to) scope and responsibilities of the position, candidate's work experience, education/ training, key skills as well as market and business considerations when extending an offer.\nBenefits offered: Medical, Dental, Vision, Life Insurance, Short-Term Disability, Long-Term Disability, 401(k) match, Flexible Spending Accounts, EAP, Education Assistance, Parental Leave, Paid time off, and Holidays.\nThis position is incentive plan eligible.\nLockheed Martin is an equal opportunity employer. Qualified candidates will be considered without regard to legally protected characteristics.\nThe application window will close in 90 days; applicants are encouraged to apply within 5 - 30 days of the requisition posting date in order to receive optimal consideration.\nAt Lockheed Martin, we use our passion for purposeful innovation to help keep people safe and solve the world's most complex challenges. Our people are some of the greatest minds in the industry and truly make Lockheed Martin a great place to work.\n\nWith our employees as our priority, we provide diverse career opportunities designed to propel, develop, and boost agility. Our flexible schedules, competitive pay, and comprehensive benefits enable our employees to live a healthy, fulfilling life at and outside of work. We place an emphasis on empowering our employees by fostering an inclusive environment built upon integrity and corporate responsibility.\n\nIf this sounds like a culture you connect with, you’re invited to apply for this role. Or, if you are unsure whether your experience aligns with the requirements of this position, we encourage you to search on Lockheed Martin Jobs, and apply for roles that align with your qualifications.\nExperience Level: Experienced Professional\nBusiness Unit: SPACE\nRelocation Available: Possible\nCareer Area: Electrical Engineering\nType: Full-Time\nShift: First",
    "job_is_remote": false,
    "job_posted_at": "11 days ago",
    "job_posted_at_timestamp": 1770163200,
    "job_posted_at_datetime_utc": "2026-02-04T00:00:00.000Z",
    "job_location": "King of Prussia, PA",
    "job_city": "King of Prussia",
    "job_state": "Pennsylvania",
    "job_country": "US",
    "job_latitude": 40.1012856,
    "job_longitude": -75.3835525,
    "job_benefits": [
      "dental_coverage",
      "health_insurance",
      "paid_time_off"
    ],
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3D6fQ_sh8cQZ6lMT3RAAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_salary": null,
    "job_min_salary": null,
    "job_max_salary": null,
    "job_salary_period": null,
    "job_highlights": {
      "Qualifications": [
        "5+ years professional experience",
        "Proven track record implementing and debugging AMBA interfaces like AXI and AHB",
        "Deep understanding of networking protocols",
        "While no clearance is needed to start this position, you will need to obtain and maintain a Secret clearance, thus US Citizenship is required",
        "Bachelor of Science or higher from an accredited college in Computer Engineering, Electrical Engineering or related discipline, or equivalent experience/combined education",
        "Experience in the design of any of the following:",
        "Digital ASICs/FPGAs",
        "Mixed-signal ASICs/FPGAs",
        "HDL programming experience with VHDL, Verilog, and/or SystemVerilog",
        "Security Clearance Statement: This position requires a government security clearance, you must be a US Citizen for consideration"
      ],
      "Benefits": [
        "Schedules range from standard 40 hours over a five day work week while others may be condensed",
        "These condensed schedules provide employees with additional time away from the office and are in addition to our Paid Time off benefits",
        "Schedule for this Position: 9x80 every other Friday off",
        "Pay Rate: The annual base salary range for this position in California, Massachusetts, and New York (excluding most major metropolitan areas), Colorado, Hawaii, Illinois, Maryland, Minnesota, New Jersey, Vermont, Washington or Washington DC is $123,500 - $217,695",
        "Benefits offered: Medical, Dental, Vision, Life Insurance, Short-Term Disability, Long-Term Disability, 401(k) match, Flexible Spending Accounts, EAP, Education Assistance, Parental Leave, Paid time off, and Holidays",
        "(Washington state applicants only) Non-represented full-time employees: accrue at least 10 hours per month of Paid Time Off (PTO) to be used for incidental absences and other reasons; receive at least 90 hours for holidays",
        "Represented full time employees accrue 6.67 hours of Vacation per month; accrue up to 52 hours of sick leave annually; receive at least 96 hours for holidays",
        "PTO, Vacation, sick leave, and holiday hours are prorated based on start date during the calendar year",
        "This position is incentive plan eligible",
        "Pay Rate: The annual base salary range for this position in most major metropolitan areas in California, Massachusetts, and New York is $142,000 - $246,100",
        "Benefits offered: Medical, Dental, Vision, Life Insurance, Short-Term Disability, Long-Term Disability, 401(k) match, Flexible Spending Accounts, EAP, Education Assistance, Parental Leave, Paid time off, and Holidays",
        "This position is incentive plan eligible",
        "Our flexible schedules, competitive pay, and comprehensive benefits enable our employees to live a healthy, fulfilling life at and outside of work",
        "Relocation Available: Possible"
      ],
      "Responsibilities": [
        "You will be working a flexible 9x80 schedule in the office full-time",
        "Perform all aspects of ASIC and FPGA development through the lifecycle from initial requirements capture through architecture, design, analysis, simulations and test in a Linux-based high-performance computing environment",
        "Support technical reviews and present to internal and external stakeholders",
        "Interface with an independent verification team who will be working in parallel, verifying the design",
        "Debug issues related to network concepts like packet processing, flow control, initialization and latency bottlenecks",
        "Integrate and bring up third party ASIC and FPGA IP including ethernet controllers and high speed serdes, including bring up of IP in simulations",
        "Implement timing constraints required for successful implementation of networking interfaces, work closely with physical design on floorplan optimization for ASIC"
      ]
    },
    "job_onet_soc": "17206100",
    "job_onet_job_zone": "4",
    "id": "www-lockheedmartinjobs-com-job-highlands-ranch-asic-fpga-engineer-iv-networks-694-91388095936",
    "_source": "new_jobs"
  },
  {
    "job_id": "Vrwb9ayrGsqaIxu6AAAAAA==",
    "job_title": "ASIC Design Verfication Engineer II (Full Time) - United States",
    "employer_name": "Cisco",
    "employer_logo": "https://encrypted-tbn0.gstatic.com/images?q=tbn:ANd9GcSgthNpO3rocjBOmZqIhYrkphz9zbGG6DQ5B9CQ&s=0",
    "employer_website": "https://www.cisco.com",
    "job_publisher": "Cisco Careers",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://careers.cisco.com/global/en/job/CISCISGLOBAL2002902EXTERNALENGLOBAL/ASIC-Design-Verfication-Engineer-II-Full-Time-United-States?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": false,
    "apply_options": [
      {
        "publisher": "Cisco Careers",
        "apply_link": "https://careers.cisco.com/global/en/job/CISCISGLOBAL2002902EXTERNALENGLOBAL/ASIC-Design-Verfication-Engineer-II-Full-Time-United-States?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Indeed",
        "apply_link": "https://www.indeed.com/viewjob?jk=e133c164f06da1f4&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "ZipRecruiter",
        "apply_link": "https://www.ziprecruiter.com/c/Cisco/Job/ASIC-Design-Verfication-Engineer-II-(Full-Time)-United-States/-in-San-Jose,CA?jid=d2f1d9bb4c2ab3a8&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": true
      },
      {
        "publisher": "SimplyHired",
        "apply_link": "https://www.simplyhired.com/job/s7zhJ0RIkwW3UgpYCYzliU_DluUJz_iRYUcUZ000mMde7ZHe_TdJEA?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "LinkedIn",
        "apply_link": "https://www.linkedin.com/jobs/view/asic-design-verfication-engineer-ii-full-time-united-states-at-cisco-4365412577?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Jobright",
        "apply_link": "https://jobright.ai/jobs/info/698f911c0cc8ea15f1da23ca?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      }
    ],
    "job_description": "Please note this posting is to advertise potential job opportunities. This exact role may not be open today but could open in the near future. When you apply, a Cisco representative may contact you directly if a relevant position opens.\n\nApplications are accepted until further notice. \n\nMeet the Team\n\nThe ASIC Group works closely with other development teams within Cisco, including marketing, system hardware, software, product engineering, and manufacturing. \n\nThrough this collaboration, members of our group play a major role in defining, developing and bringing new products to market across Cisco's product line. Open-minded, driven, diverse and deeply creative people at Cisco craft the hardware that makes the internet work. Bring your knowledge of computers and networking and take it to a new level in any one of the following product categories including: cloud, social, mobile/wireless, video, VoIP, collaboration, web, Internet of Things, routing, switching, IPv6, data center, HPC, TelePresence and many more. Your work will affect billions globally. \n\nYour Impact \n\nJoin our award-winning ASIC team, where you’ll collaborate with top industry talent to design and deliver ground breaking communications and network processing silicon. You’ll contribute to system and processor architecture, high-speed logic design and verification, digital signal processing, memory and custom library development, physical design, DFT, signal integrity, and advanced packaging. Work with the latest VLSI techniques and deep submicron technologies, owning projects from concept to in-house physical implementation. \n\nMinimum Qualifications \n• Completion within the past 3 years, or current enrollment with expected completion within 12 months, Bachelors + 2 years of relevant experience or Masters + 0 years of relevant experience.\n• Familiarity with hardware description languages (HDLs), such as Verilog or VHDL. \n• Experience with RTL design and simulation tools (e.g., Synopsys, Cadence, Mentor Graphics). \n• Exposure to scripting languages (e.g., Python, Perl, TCL) for automation. \n• Familiarity with ASIC/SoC design flow including synthesis, place & route, and timing closure. \n\nPreferred Qualifications \n• Experience with ASIC verification methodologies (e.g., UVM, SystemVerilog)\n• Understanding of physical design and DFT (Design for Test) principles\n• Familiarity with Linux-based development environments\n• Ability to adapt to new technologies and problem-solve sophisticated engineering challenges\n• Excellent organizational, teamwork, and communication skills\n\nWhy Cisco?\n\nAt Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.\n\nFueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.\n\nWe are Cisco, and our power starts with you.\n\nMessage to applicants applying to work in the U.S. and/or Canada:\n\nIndividual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process.\n\nU.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance. Please see the Cisco careers site to discover more benefits and perks. Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time.\n\nU.S. employees are eligible for paid time away as described below, subject to Cisco’s policies:\n• 10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees\n• 1 paid day off for employee’s birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco\n• Non-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees\n• Exempt employees participate in Cisco’s flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)\n• 80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the next\n• Additional paid time away may be requested to deal with critical or emergency issues for family members\n• Optional 10 paid days per full calendar year to volunteer\n\nFor non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco’s policies.\n\nEmployees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan. For quota-based incentive pay, Cisco typically pays as follows:\n• .75% of incentive target for each 1% of revenue attainment up to 50% of quota;\n• 1.5% of incentive target for each 1% of attainment between 50% and 75%;\n• 1% of incentive target for each 1% of attainment between 75% and 100%; and\n• Once performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation.\n\nFor non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target. Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid.\n\nThe applicable full salary ranges for this position, by specific state, are listed below:\n\nNew York City Metro Area:\n$123,600.00 - $200,100.00\n\nNon-Metro New York state & Washington state:\n$109,900.00 - $181,600.00\n• For quota-based sales roles on Cisco’s sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined.\n• * Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements.",
    "job_is_remote": false,
    "job_posted_at": "1 day ago",
    "job_posted_at_timestamp": 1771027200,
    "job_posted_at_datetime_utc": "2026-02-14T00:00:00.000Z",
    "job_location": "Carlsbad, CA",
    "job_city": "Carlsbad",
    "job_state": "California",
    "job_country": "US",
    "job_latitude": 33.1640648,
    "job_longitude": -117.34108189999999,
    "job_benefits": [
      "health_insurance",
      "dental_coverage",
      "paid_time_off"
    ],
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3DVrwb9ayrGsqaIxu6AAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_salary": null,
    "job_min_salary": null,
    "job_max_salary": null,
    "job_salary_period": null,
    "job_highlights": {
      "Qualifications": [
        "Open-minded, driven, diverse and deeply creative people at Cisco craft the hardware that makes the internet work",
        "Bring your knowledge of computers and networking and take it to a new level in any one of the following product categories including: cloud, social, mobile/wireless, video, VoIP, collaboration, web, Internet of Things, routing, switching, IPv6, data center, HPC, TelePresence and many more",
        "Completion within the past 3 years, or current enrollment with expected completion within 12 months, Bachelors + 2 years of relevant experience or Masters + 0 years of relevant experience",
        "Familiarity with hardware description languages (HDLs), such as Verilog or VHDL. ",
        "Experience with RTL design and simulation tools (e.g., Synopsys, Cadence, Mentor Graphics). ",
        "Exposure to scripting languages (e.g., Python, Perl, TCL) for automation. ",
        "Familiarity with ASIC/SoC design flow including synthesis, place & route, and timing closure. "
      ],
      "Benefits": [
        "The full salary range for certain locations is listed below",
        "For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process",
        "U.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance",
        "Please see the Cisco careers site to discover more benefits and perks",
        "Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time",
        "U.S. employees are eligible for paid time away as described below, subject to Cisco’s policies:",
        "10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees",
        "1 paid day off for employee’s birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco",
        "Non-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees",
        "Exempt employees participate in Cisco’s flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)",
        "80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the next",
        "Additional paid time away may be requested to deal with critical or emergency issues for family members",
        "Optional 10 paid days per full calendar year to volunteer",
        "For non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco’s policies",
        "Employees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan",
        "For quota-based incentive pay, Cisco typically pays as follows:",
        ".75% of incentive target for each 1% of revenue attainment up to 50% of quota;",
        "1.5% of incentive target for each 1% of attainment between 50% and 75%;",
        "1% of incentive target for each 1% of attainment between 75% and 100%; and",
        "Once performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation",
        "For non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target",
        "Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid",
        "For quota-based sales roles on Cisco’s sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined",
        "Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements"
      ],
      "Responsibilities": [
        "You’ll contribute to system and processor architecture, high-speed logic design and verification, digital signal processing, memory and custom library development, physical design, DFT, signal integrity, and advanced packaging",
        "Work with the latest VLSI techniques and deep submicron technologies, owning projects from concept to in-house physical implementation. "
      ]
    },
    "job_onet_soc": "17206100",
    "job_onet_job_zone": "4",
    "id": "careers-cisco-com-global-en-job-ciscisglobal2002902externalenglobal-asic-design-verfication-engineer-ii-full-time-united-states",
    "_source": "new_jobs"
  },
  {
    "job_id": "5PH5u_ghsAC24Pc2AAAAAA==",
    "job_title": "Senior Engineer - FPGA/ASIC Design (Hybrid)",
    "employer_name": "BAE Systems",
    "employer_logo": "https://encrypted-tbn0.gstatic.com/images?q=tbn:ANd9GcQC7mSp-X7rzAfSjAKzmxJnQCkTSdHmmuFkuo0W&s=0",
    "employer_website": "https://www.baesystems.com",
    "job_publisher": "BAE Systems",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://jobs.baesystems.com/global/en/job/120742BR/Senior-Engineer-FPGA-ASIC-Design-Hybrid?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": false,
    "apply_options": [
      {
        "publisher": "BAE Systems",
        "apply_link": "https://jobs.baesystems.com/global/en/job/120742BR/Senior-Engineer-FPGA-ASIC-Design-Hybrid?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Indeed",
        "apply_link": "https://www.indeed.com/viewjob?jk=2091e9388f97a509&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Clearance Jobs",
        "apply_link": "https://www.clearancejobs.com/jobs/8744070/senior-engineer-fpgaasic-design-hybrid?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "LinkedIn",
        "apply_link": "https://www.linkedin.com/jobs/view/senior-engineer-fpga-asic-design-hybrid-at-bae-systems-inc-4361416606?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Built In",
        "apply_link": "https://builtin.com/job/senior-engineer-fpga-asic-design-hybrid/8435639?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Experteer",
        "apply_link": "https://us.experteer.com/career/view-jobs/senior-engineer-fpga-asic-design-hybrid-hudson-nh-usa-56079460?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Nexxt",
        "apply_link": "https://www.nexxt.com/jobs/senior-engineer-fpga-asic-design-hybrid-hudson-nh-3157110890-job.html?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Jobright",
        "apply_link": "https://jobright.ai/jobs/info/6986c7928ca8121a3a693f65?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      }
    ],
    "job_description": "Job Description You don’t see it, but it’s there. Our employees work on the world’s most advanced electronics – from saving emissions in the City of Lights to powering the Mars Rover to protecting the F35 fighter jet. At Electronic Systems, you’ll be among the brightest minds, working on the aerospace and defense industry’s most difficult problems. Drawing strength from our differences, we’re innovating for the future. And you can, too. Our flexible work environment provides you a chance to change the world without giving up your personal life. We put our customers first – exemplified by our missions: “We Protect Those Who Protect Us®” and “We Innovate For Those Who Move The WorldTM.” Sound like a team you want to be a part of? Come build your career with BAE Systems\n\nIn Navigation and Sensor Systems, we design and manufacture state-of-the-art systems and technology that enable our customers to execute their precision navigation missions.\n\nBAE Systems is seeking highly skilled and experienced Senior Design Engineers to play a key role in the development of complex FPGA-based systems for Department of Defense (DoD) applications. As a Senior Design Engineer, you will have the opportunity to work on cross-functional teams, mentor junior engineers, and contribute to the advancement of the company's FPGA development processes and methodologies.\n\nBecause this role involves a combination of collaborative/in-person and independent work, it will take the form of a hybrid work format, with time split between working onsite and remote.\n\nWhile in this job you will:\n• Plan, architect, develop, and deploy complex FPGA-based designs using RTL languages such as VHDL and Verilog\n• Collaborate with stakeholders to capture requirements and develop digital design architectures to meet the system needs\n• Design, code, and verify FPGA modules while ensuring compliance with design standards and best practices\n• Perform static timing analysis, simulations, and integration testing to ensure design functionality and performance\n• Develop and maintain comprehensive documentation of FPGA designs, including design descriptions, test plans, and verification results\n• Work closely with cross-functional teams, including hardware, software, and systems engineering, to ensure seamless integration of FPGA designs with other system components\n• Provide technical guidance and mentorship to junior engineers and contribute to the growth and development of the FPGA design team\nRequired Education, Experience, & Skills\n• BS degree or higher in Engineering or a related technical field is required plus 6 or more years related experience.\n• Experience with VHDL/Verilog or System Verilog.\n• Familiarity with industry-standard design and verification tools: Vivado/Vitis, Quartus, Libero, Synplify, Questasim, Xcellium, etc…\n• Electronic systems or embedded systems background.\n• Good communication skills as well as excellent presentation skills.\nPreferred Education, Experience, & Skills\n• Demonstrated technical leadership skills in FPGA design.\n• Experience leading small to medium teams with accountability for cost, schedule, and quality\n• Experience with agile development and version control systems (Jira/Git/BitBucket/SVN)\n• Experience with cybersecurity topics/techniques.\n• Experience with Signal Processing algorithms and DSP techniques (Matlab/Simulink)\n\nPay Information\nFull-Time Salary Range: $118095 - $200762\n\nPlease note: This range is based on our market pay structures. However, individual salaries are determined by a variety of factors including, but not limited to: business considerations, local market conditions, and internal equity, as well as candidate qualifications, such as skills, education, and experience.\n\nEmployee Benefits: At BAE Systems, we support our employees in all aspects of their life, including their health and financial well-being. Regular employees scheduled to work 20+ hours per week are offered: health, dental, and vision insurance; health savings accounts; a 401(k) savings plan; disability coverage; and life and accident insurance. We also have an employee assistance program, a legal plan, and other perks including discounts on things like home, auto, and pet insurance. Our leave programs include paid time off, paid holidays, as well as other types of leave, including paid parental, military, bereavement, and any applicable federal and state sick leave. Employees may participate in the company recognition program to receive monetary or non-monetary recognition awards. Other incentives may be available based on position level and/or job specifics.\nAbout BAE Systems Electronic Systems BAE Systems, Inc. is the U.S. subsidiary of BAE Systems plc, an international defense, aerospace and security company which delivers a full range of products and services for air, land and naval forces, as well as advanced electronics, security, information technology solutions and customer support services. Improving the future and protecting lives is an ambitious mission, but it’s what we do at BAE Systems. Working here means using your passion and ingenuity where it counts – defending national security with breakthrough technology, superior products, and intelligence solutions. As you develop the latest technology and defend national security, you will continually hone your skills on a team—making a big impact on a global scale. At BAE Systems, you’ll find a rewarding career that truly makes a difference. Electronic Systems (ES) is the global innovator behind BAE Systems’ game-changing defense and commercial electronics. Exploiting every electron, we push the limits of what is possible, giving our customers the edge and our employees opportunities to change the world. Our products and capabilities can be found everywhere – from the depths of the ocean to the far reaches of space. At our core are more than 14,000 highly talented Electronic Systems employees with the brightest minds in the industry, we make an impact – for our customers and the communities we serve.\n\nThis position will be posted for at least 5 calendar days. The posting will remain active until the position is filled, or a qualified pool of candidates is identified.",
    "job_is_remote": false,
    "job_posted_at": "3 days ago",
    "job_posted_at_timestamp": 1770854400,
    "job_posted_at_datetime_utc": "2026-02-12T00:00:00.000Z",
    "job_location": "Hudson, NH",
    "job_city": "Hudson",
    "job_state": "New Hampshire",
    "job_country": "US",
    "job_latitude": 42.7647763,
    "job_longitude": -71.43980739999999,
    "job_benefits": [
      "paid_time_off",
      "health_insurance",
      "dental_coverage"
    ],
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3D5PH5u_ghsAC24Pc2AAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_salary": null,
    "job_min_salary": null,
    "job_max_salary": null,
    "job_salary_period": null,
    "job_highlights": {
      "Qualifications": [
        "BS degree or higher in Engineering or a related technical field is required plus 6 or more years related experience",
        "Experience with VHDL/Verilog or System Verilog",
        "Familiarity with industry-standard design and verification tools: Vivado/Vitis, Quartus, Libero, Synplify, Questasim, Xcellium, etc…",
        "Electronic systems or embedded systems background",
        "Good communication skills as well as excellent presentation skills"
      ],
      "Benefits": [
        "Full-Time Salary Range: $118095 - $200762",
        "Please note: This range is based on our market pay structures",
        "Employee Benefits: At BAE Systems, we support our employees in all aspects of their life, including their health and financial well-being",
        "Regular employees scheduled to work 20+ hours per week are offered: health, dental, and vision insurance; health savings accounts; a 401(k) savings plan; disability coverage; and life and accident insurance",
        "We also have an employee assistance program, a legal plan, and other perks including discounts on things like home, auto, and pet insurance",
        "Our leave programs include paid time off, paid holidays, as well as other types of leave, including paid parental, military, bereavement, and any applicable federal and state sick leave",
        "Employees may participate in the company recognition program to receive monetary or non-monetary recognition awards",
        "Other incentives may be available based on position level and/or job specifics"
      ],
      "Responsibilities": [
        "As a Senior Design Engineer, you will have the opportunity to work on cross-functional teams, mentor junior engineers, and contribute to the advancement of the company's FPGA development processes and methodologies",
        "Because this role involves a combination of collaborative/in-person and independent work, it will take the form of a hybrid work format, with time split between working onsite and remote",
        "Plan, architect, develop, and deploy complex FPGA-based designs using RTL languages such as VHDL and Verilog",
        "Collaborate with stakeholders to capture requirements and develop digital design architectures to meet the system needs",
        "Design, code, and verify FPGA modules while ensuring compliance with design standards and best practices",
        "Perform static timing analysis, simulations, and integration testing to ensure design functionality and performance",
        "Develop and maintain comprehensive documentation of FPGA designs, including design descriptions, test plans, and verification results",
        "Work closely with cross-functional teams, including hardware, software, and systems engineering, to ensure seamless integration of FPGA designs with other system components",
        "Provide technical guidance and mentorship to junior engineers and contribute to the growth and development of the FPGA design team"
      ]
    },
    "job_onet_soc": "17206100",
    "job_onet_job_zone": "4",
    "id": "jobs-baesystems-com-global-en-job-120742br-senior-engineer-fpga-asic-design-hybrid",
    "_source": "new_jobs"
  },
  {
    "job_id": "wawtuX1MvFzOaASoAAAAAA==",
    "job_title": "Senior ASIC Design Research Engineer",
    "employer_name": "Honda Dev. and Mfg. of Am.,LLC",
    "employer_logo": null,
    "employer_website": null,
    "job_publisher": "American Honda Motor Company Careers - Honda",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://careers.honda.com/us/en/job/9357/Senior-ASIC-Design-Research-Engineer?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": false,
    "apply_options": [
      {
        "publisher": "American Honda Motor Company Careers - Honda",
        "apply_link": "https://careers.honda.com/us/en/job/9357/Senior-ASIC-Design-Research-Engineer?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Fluid Jobs",
        "apply_link": "https://fluidjobs.com/jobs/200052635-senior-asic-design-research-engineer?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "IHireEngineering",
        "apply_link": "https://www.ihireengineering.com/jobs/view/499081062?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "LinkedIn",
        "apply_link": "https://www.linkedin.com/jobs/view/senior-asic-design-research-engineer-at-american-honda-motor-company-inc-4334647593?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Dice",
        "apply_link": "https://www.dice.com/jobs/detail/Senior-ASIC-Design-Research-Engineer-Honda-Dev.-and-Mfg.-of-Am.%2CLLC-Raymond-OH-43067/shakfeed/9357?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Career.io",
        "apply_link": "https://career.io/job/senior-design-research-engineer-100287-raymond-honda-0b71dd609353bd335abb7c5642f2abe0?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": true
      },
      {
        "publisher": "EarnBetter",
        "apply_link": "https://earnbetter.com/app/job/01K968QKEGP73TQD9CVNY9NSBZ/?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "WhatJobs",
        "apply_link": "https://www.whatjobs.com/jobs/scientific-research?id=2447408787&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      }
    ],
    "job_description": "What Makes a Honda, is Who makes a Honda\nHonda has a clear vision for the future, and it’s a joyful one. We are looking for individuals with the skills, courage, persistence, and dreams that will help us reach our future-focused goals. At our core is innovation. Honda is constantly innovating and developing solutions to drive our business with record success. We strive to be a company that serves as a source of “power” that supports people around the world who are trying to do things based on their own initiative and that helps people expand their own potential. To this end, Honda strives to realize “the joy and freedom of mobility” by developing new technologies and an innovative approach to achieve a “zero environmental footprint.”\n\nWe are looking for qualified individuals with diverse backgrounds, experiences, continuous improvement values, and a strong work ethic to join our team.\n\nIf your goals and values align with Honda’s, we want you to join our team to Bring the Future!\nJob Purpose\n• The Design Research Senior Engineer in the CoE Division conducts sensing for NA market and consumer trends, extract emerging technologies, formulate hypothesis and propose research initiatives to provide value toward NA Honda’s business direction.\n\nKey Accountabilities\n• Conduct sensing for NA market and consumer trends, extract emerging technologies, and propose research initiatives.\n• Continuously summarize and correlate sensing results and conclusions with internal stakeholders.\n• Propose and carry out advanced research of emerging technologies utilizing Agile methodologies to prove hypothesis and define value with speed.\n• Independently manage technical project resources while maintaining leading knowledge of state-of-the-art principles and theories.\n• Propose new technology research themes for implementation into the Honda technical strategy through existing meeting structure and cadence.\n• Develops and maintains strong relationships with internal and external research partners, industry experts, consortium members, university staff, and policy leaders to gather expertise and grow capability.\n• Within defined technical pillar, identify root cause of highly technical and multidisciplinary problems and develop plans, designs, test systems, materials, techniques and processes to achieve objectives.\n• Gain knowledge and expertise in emerging technologies, document findings, and inform others to grow the overall technical capability in North America.\n\nQualifications, Experience, and Skills\n\nMinimum Educational Qualifications:\n• Bachelor’s of Science in Engineering field or equivalent relevant experience in science/engineering research capacity.\n\nMinimum Experience:\n• 5 or more years with focus on digital chip architectures, benchmarking, open-source IP / ISA (RISC), ARM, familiarity with CPU / GPU / NPU, FPGAs, SoCs (System-on-Chip) and heterogenous integration.\n• Familiarity with Assembly language.\n• Other highly desirables: Prior experience with industry standard EDA tools (e.g. - Synopsys / Cadence &c) for IC chip design. Exp in HDLs - e.g. - Verilog / VHDL\n\nOther Job-Specific Skills:\n• Passion for research, solving hard problems, and challenging the status quo.\n• Ability to learn new topics of apply principles to design and manufacturing challenges.\n• Working knowledge of Agile processes and methodologies\n• Design experiments to test hypothesis and prove them out.\n• Utilize agile process and methodologies to conduct sensing and research initiatives\n• Confidently make autonomous decisions bounded by the research mission and understanding of the company business model.\n• Ability to efficiently manage resources to achieve project initiatives and schedules\n• Clearly communicate new research and technology concepts and ideas to technical team members and management.\n• Scientifically analyze data provided from tests and experiments to gather knowledge and understanding of the subject of research.\n• Oversee overall research project schedule, budget, and direction.\n\nWorking Conditions\n• This position will require the employee to work at our ADC, Raymond, OH office at least 4 days per workweek. One remote workday a week may be possible with prior departmental approval.\n\nWhat differentiates Honda and make us an employer of choice?\n\nTotal Rewards:\n• Competitive Base Salary (pay will be based on several variables that include, but not limited to geographic location, work experience, etc.)\n• Paid Overtime\n• Regional Bonus (when applicable)\n• Industry-leading Benefit Plans (Medical, Dental, Vision, Rx)\n• Paid time off, including vacation, holidays, shutdown\n• Company Paid Short-Term and Long-Term Disability\n• 401K Plan with company match + additional contribution\n• Relocation assistance (if eligible)\n\nCareer Growth:\n• Advancement Opportunities\n• Career Mobility\n• Education Reimbursement for Continued Learning\n• Training and Development programs\n\nAdditional Offerings:\n• Tuition Assistance & Student Loan Repayment\n• Lifestyle Account\n• Childcare Reimbursement Account\n• Elder Care Support\n• Wellbeing Program\n• Community Service and Engagement Programs\n• Product Programs\n\nHonda is an equal opportunity employer and considers qualified applicants for employment without regard to race, color, creed, religion, national origin, sex, sexual orientation, gender identity and expression, age, disability, veteran status, or any other protected factor.",
    "job_is_remote": false,
    "job_posted_at": "1 day ago",
    "job_posted_at_timestamp": 1771027200,
    "job_posted_at_datetime_utc": "2026-02-14T00:00:00.000Z",
    "job_location": "Raymond, OH",
    "job_city": "Raymond",
    "job_state": "Ohio",
    "job_country": "US",
    "job_latitude": 40.3344648,
    "job_longitude": -83.4659573,
    "job_benefits": [
      "health_insurance",
      "dental_coverage",
      "paid_time_off"
    ],
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3DwawtuX1MvFzOaASoAAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_salary": null,
    "job_min_salary": null,
    "job_max_salary": null,
    "job_salary_period": null,
    "job_highlights": {
      "Qualifications": [
        "Bachelor’s of Science in Engineering field or equivalent relevant experience in science/engineering research capacity",
        "5 or more years with focus on digital chip architectures, benchmarking, open-source IP / ISA (RISC), ARM, familiarity with CPU / GPU / NPU, FPGAs, SoCs (System-on-Chip) and heterogenous integration",
        "Familiarity with Assembly language",
        "Exp in HDLs - e.g. - Verilog / VHDL",
        "Passion for research, solving hard problems, and challenging the status quo",
        "Ability to learn new topics of apply principles to design and manufacturing challenges",
        "Working knowledge of Agile processes and methodologies",
        "Confidently make autonomous decisions bounded by the research mission and understanding of the company business model",
        "Ability to efficiently manage resources to achieve project initiatives and schedules",
        "Clearly communicate new research and technology concepts and ideas to technical team members and management"
      ],
      "Benefits": [
        "One remote workday a week may be possible with prior departmental approval",
        "Competitive Base Salary (pay will be based on several variables that include, but not limited to geographic location, work experience, etc.)",
        "Paid Overtime",
        "Regional Bonus (when applicable)",
        "Industry-leading Benefit Plans (Medical, Dental, Vision, Rx)",
        "Paid time off, including vacation, holidays, shutdown",
        "Company Paid Short-Term and Long-Term Disability",
        "401K Plan with company match + additional contribution",
        "Relocation assistance (if eligible)",
        "Advancement Opportunities",
        "Career Mobility",
        "Education Reimbursement for Continued Learning",
        "Training and Development programs",
        "Tuition Assistance & Student Loan Repayment",
        "Lifestyle Account",
        "Childcare Reimbursement Account",
        "Elder Care Support",
        "Wellbeing Program",
        "Community Service and Engagement Programs"
      ],
      "Responsibilities": [
        "The Design Research Senior Engineer in the CoE Division conducts sensing for NA market and consumer trends, extract emerging technologies, formulate hypothesis and propose research initiatives to provide value toward NA Honda’s business direction",
        "Conduct sensing for NA market and consumer trends, extract emerging technologies, and propose research initiatives",
        "Continuously summarize and correlate sensing results and conclusions with internal stakeholders",
        "Propose and carry out advanced research of emerging technologies utilizing Agile methodologies to prove hypothesis and define value with speed",
        "Independently manage technical project resources while maintaining leading knowledge of state-of-the-art principles and theories",
        "Propose new technology research themes for implementation into the Honda technical strategy through existing meeting structure and cadence",
        "Develops and maintains strong relationships with internal and external research partners, industry experts, consortium members, university staff, and policy leaders to gather expertise and grow capability",
        "Within defined technical pillar, identify root cause of highly technical and multidisciplinary problems and develop plans, designs, test systems, materials, techniques and processes to achieve objectives",
        "Gain knowledge and expertise in emerging technologies, document findings, and inform others to grow the overall technical capability in North America",
        "Design experiments to test hypothesis and prove them out",
        "Utilize agile process and methodologies to conduct sensing and research initiatives",
        "Scientifically analyze data provided from tests and experiments to gather knowledge and understanding of the subject of research",
        "Oversee overall research project schedule, budget, and direction",
        "This position will require the employee to work at our ADC, Raymond, OH office at least 4 days per workweek"
      ]
    },
    "job_onet_soc": "17206100",
    "job_onet_job_zone": "4",
    "id": "careers-honda-com-us-en-job-9357-senior-asic-design-research-engineer",
    "_source": "new_jobs"
  },
  {
    "job_id": "NLErBu6oFKjaX7fOAAAAAA==",
    "job_title": "ASIC Engineer Intern, Implementation - Full-time",
    "employer_name": "Meta",
    "employer_logo": null,
    "employer_website": "https://www.meta.com",
    "job_publisher": "Snagajob",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://www.snagajob.com/jobs/1213038855?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": false,
    "apply_options": [
      {
        "publisher": "Snagajob",
        "apply_link": "https://www.snagajob.com/jobs/1213038855?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      }
    ],
    "job_description": "**Summary:**\n\nMeta is seeking an ASIC Engineer Intern to join our Infrastructure organization. Our servers and data centers are the foundation upon which our rapidly scaling infrastructure efficiently operates and upon which our innovative services are delivered. By holding this role, you will be an integral member of an ASIC team to build accelerators for some of our top workloads enabling our data centers to scale efficiently. You will have an opportunity to participate in design implementation/emulation, physical design, EDA infrastructure methods, and design power estimation/management using state of the art tools. Come work and learn alongside our expert ASIC engineers to build “Green” data center accelerators.Internships are twelve (12) to sixteen (16) weeks long.\n• *Required Skills:**\n\nASIC Engineer Intern, Implementation Responsibilities:\n\n1. Participate in Design Implementation, Physical Design, and Design Power reviews and provide feedback\n\n2. Contribute to optimizing RTL for some of the IPs to achieve best PPA (Power, Performance, Area), and support implementation and physical design of the same\n\n3. Develop scripts, tools, and methods to enhance PPA (Power, Performance, Area)\n\n4. Support and develop EDA Infrastructure, and help improve designer productivity\n\n5. Support Simulation accelerators and post-Silicon validation\n• *Minimum Qualifications:**\n\nMinimum Qualifications:\n\n6. Currently has, or is in the process of obtaining, a Bachelor's degree in Electrical Engineering, Computer Engineering or related engineering fields\n\n7. Knowledge of Verilog, VHDL, or HLS\n\n8. Knowledge of Computer Architecture and Logic Design fundamentals\n\n9. Must obtain work authorization in the country of employment at the time of hire and maintain ongoing work authorization during employment\n\n10. Intent to return to degree-program after the completion of the internship/co-op\n• *Preferred Qualifications:**\n\nPreferred Qualifications:\n\n11. Currently has, or is in the process of obtaining, a Masters or PhD degree in Electrical Engineering, Computer Engineering or related engineering fields\n\n12. Experience with Lint, Synthesis, Formal or Physical Design tools\n\n13. Scripting capability with Python or perl\n\n14. Experience with High Performance Computing\n\n15. Experience with Digital Signal Processing Techniques\n\n16. Creativity and problem solving capabilities\n• *Public Compensation:**\n\n$6,660/month to $11,647/month + benefits\n• *Industry:** Internet\n• *Equal Opportunity:**\n\nMeta is proud to be an Equal Employment Opportunity and Affirmative Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender, gender identity, gender expression, transgender status, sexual stereotypes, age, status as a protected veteran, status as an individual with a disability, or other applicable legally protected characteristics. We also consider qualified applicants with criminal histories, consistent with applicable federal, state and local law. Meta participates in the E-Verify program in certain locations, as required by law. Please note that Meta may leverage artificial intelligence and machine learning technologies in connection with applications for employment.\n\nMeta is committed to providing reasonable accommodations for candidates with disabilities in our recruiting process. If you need any assistance or accommodations due to a disability, please let us know at accommodations-ext@meta.com.\n• *Summary:**\n\nMeta is seeking an ASIC Engineer Intern to join our Infrastructure organization. Our servers and data centers are the foundation upon which our rapidly scaling infrastructure efficiently operates and upon which our innovative services are delivered. By holding this role, you will be an integral member of an ASIC team to build accelerators for some of our top workloads enabling our data centers to scale efficiently. You will have an opportunity to participate in design implementation/emulation, physical design, EDA infrastructure methods, and design power estimation/management using state of the art tools. Come work and learn alongside our expert ASIC engineers to build “Green” data center accelerators.Internships are twelve (12) to sixteen (16) weeks long.\n• *Required Skills:**\n\nASIC Engineer Intern, Implementation Responsibilities:\n\n1. Participate in Design Implementation, Physical Design, and Design Power reviews and provide feedback\n\n2. Contribute to optimizing RTL for some of the IPs to achieve best PPA (Power, Performance, Area), and support implementation and physical design of the same\n\n3. Develop scripts, tools, and methods to enhance PPA (Power, Performance, Area)\n\n4. Support and develop EDA Infrastructure, and help improve designer productivity\n\n5. Support Simulation accelerators and post-Silicon validation\n• *Minimum Qualifications:**\n\nMinimum Qualifications:\n\n6. Currently has, or is in the process of obtaining, a Bachelor's degree in Electrical Engineering, Computer Engineering or related engineering fields\n\n7. Knowledge of Verilog, VHDL, or HLS\n\n8. Knowledge of Computer Architecture and Logic Design fundamentals\n\n9. Must obtain work authorization in the country of employment at the time of hire and maintain ongoing work authorization during employment\n\n10. Intent to return to degree-program after the completion of the internship/co-op\n• *Preferred Qualifications:**\n\nPreferred Qualifications:\n\n11. Currently has, or is in the process of obtaining, a Masters or PhD degree in Electrical Engineering, Computer Engineering or related engineering fields\n\n12. Experience with Lint, Synthesis, Formal or Physical Design tools\n\n13. Scripting capability with Python or perl\n\n14. Experience with High Performance Computing\n\n15. Experience with Digital Signal Processing Techniques\n\n16. Creativity and problem solving capabilities\n• *Public Compensation:**\n\n$6,660/month to $11,647/month + benefits\n• *Industry:** Internet\n• *Equal Opportunity:**\n\nMeta is proud to be an Equal Employment Opportunity and Affirmative Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender, gender identity, gender expression, transgender status, sexual stereotypes, age, status as a protected veteran, status as an individual with a disability, or other applicable legally protected characteristics. We also consider qualified applicants with criminal histories, consistent with applicable federal, state and local law. Meta participates in the E-Verify program in certain locations, as required by law. Please note that Meta may leverage artificial intelligence and machine learning technologies in connection with applications for employment.\n\nMeta is committed to providing reasonable accommodations for candidates with disabilities in our recruiting process. If you need any assistance or accommodations due to a disability, please let us know at accommodations-ext@meta.com.",
    "job_is_remote": false,
    "job_posted_at": "2 days ago",
    "job_posted_at_timestamp": 1770940800,
    "job_posted_at_datetime_utc": "2026-02-13T00:00:00.000Z",
    "job_location": "Sunnyvale, CA",
    "job_city": "Sunnyvale",
    "job_state": "California",
    "job_country": "US",
    "job_latitude": 37.368829999999996,
    "job_longitude": -122.0363496,
    "job_benefits": null,
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3DNLErBu6oFKjaX7fOAAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_salary": null,
    "job_min_salary": null,
    "job_max_salary": null,
    "job_salary_period": null,
    "job_highlights": {
      "Qualifications": [
        "Currently has, or is in the process of obtaining, a Bachelor's degree in Electrical Engineering, Computer Engineering or related engineering fields",
        "Knowledge of Verilog, VHDL, or HLS",
        "Knowledge of Computer Architecture and Logic Design fundamentals",
        "Must obtain work authorization in the country of employment at the time of hire and maintain ongoing work authorization during employment",
        "Intent to return to degree-program after the completion of the internship/co-op",
        "Meta participates in the E-Verify program in certain locations, as required by law",
        "Currently has, or is in the process of obtaining, a Bachelor's degree in Electrical Engineering, Computer Engineering or related engineering fields",
        "Knowledge of Verilog, VHDL, or HLS",
        "Knowledge of Computer Architecture and Logic Design fundamentals",
        "Must obtain work authorization in the country of employment at the time of hire and maintain ongoing work authorization during employment",
        "Intent to return to degree-program after the completion of the internship/co-op",
        "Meta participates in the E-Verify program in certain locations, as required by law"
      ],
      "Benefits": [
        "$6,660/month to $11,647/month + benefits",
        "$6,660/month to $11,647/month + benefits"
      ],
      "Responsibilities": [
        "You will have an opportunity to participate in design implementation/emulation, physical design, EDA infrastructure methods, and design power estimation/management using state of the art tools",
        "Participate in Design Implementation, Physical Design, and Design Power reviews and provide feedback",
        "Contribute to optimizing RTL for some of the IPs to achieve best PPA (Power, Performance, Area), and support implementation and physical design of the same",
        "Develop scripts, tools, and methods to enhance PPA (Power, Performance, Area)",
        "Support and develop EDA Infrastructure, and help improve designer productivity",
        "Support Simulation accelerators and post-Silicon validation",
        "You will have an opportunity to participate in design implementation/emulation, physical design, EDA infrastructure methods, and design power estimation/management using state of the art tools",
        "Participate in Design Implementation, Physical Design, and Design Power reviews and provide feedback",
        "Contribute to optimizing RTL for some of the IPs to achieve best PPA (Power, Performance, Area), and support implementation and physical design of the same",
        "Develop scripts, tools, and methods to enhance PPA (Power, Performance, Area)",
        "Support and develop EDA Infrastructure, and help improve designer productivity",
        "Support Simulation accelerators and post-Silicon validation"
      ]
    },
    "job_onet_soc": "17206100",
    "job_onet_job_zone": "4",
    "id": "www-snagajob-com-jobs-1213038855",
    "_source": "new_jobs"
  },
  {
    "job_id": "rhZ_Wvz72mfH3GrtAAAAAA==",
    "job_title": "Principal Applications Engineer (ASIC/SoC/IP Engineer) - 12953",
    "employer_name": "Synopsys",
    "employer_logo": null,
    "employer_website": "https://www.synopsys.com",
    "job_publisher": "Synopsys Careers",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://careers.synopsys.com/job/sunnyvale/principal-applications-engineer-asic-soc-ip-engineer-12953/44408/87383798832?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": false,
    "apply_options": [
      {
        "publisher": "Synopsys Careers",
        "apply_link": "https://careers.synopsys.com/job/sunnyvale/principal-applications-engineer-asic-soc-ip-engineer-12953/44408/87383798832?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "ZipRecruiter",
        "apply_link": "https://www.ziprecruiter.com/c/Uber/Job/Applications-Engineer-Salesforce/-in-Sunnyvale,CA?jid=a0fa51d5d9c78dcf&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": true
      },
      {
        "publisher": "Wellfound",
        "apply_link": "https://wellfound.com/jobs/3334815-android-software-engineer-applications?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": true
      },
      {
        "publisher": "Built In",
        "apply_link": "https://builtin.com/job/senior-android-software-engineer-applications/6585285?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": true
      },
      {
        "publisher": "The Muse",
        "apply_link": "https://www.themuse.com/jobs/uber/senior-applications-engineer-salesforce?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Glassdoor",
        "apply_link": "https://www.glassdoor.com/job-listing/principal-applications-engineer-asic-soc-ip-engineer-12953-synopsys-JV_IC1147442_KO0,58_KE59,67.htm?jl=1009911550867&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "SimplyHired",
        "apply_link": "https://www.simplyhired.com/job/jzbL6y6L7evRwhEYeIAQo2HoMo-ghK-8gMsZ28yfWWoZWgu0IIHUrg?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Snagajob",
        "apply_link": "https://www.snagajob.com/jobs/1183616474?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      }
    ],
    "job_description": "We Are:\nAt Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.\n\nYou Are:\n\nYou are an experienced ASIC/SoC/Chiplet Architect, Manager or Design Engineer with a strong background in IC Digital, Mixed Signal, or Analog Design. You excel at customer-facing roles, communicate complex solutions with ease, and thrive in fast-paced, competitive environments. Organized and self-motivated, you build strong relationships and approach challenges with creativity. You hold a relevant Bachelor’s (15+ years) or Master’s (11+ years) degree, and experience with protocols like SerDes, UCIe, PCIe, DDR, USB, MIPI, or Ethernet is a plus.\n\nWhat You’ll Be Doing:\n• Presenting Synopsys solutions to senior managers and technical stakeholders.\n• Understanding customer needs and proposing tailored solutions.\n• Positioning Synopsys in competitive technical situations.\n• Liaising between technical, marketing, and sales teams.\n• Driving technical solution strategy and design.\n• Supporting sales and business unit negotiations.\n\nThe Impact You Will Have:\n• Lead customer engagements and ensure alignment with requirements.\n• Collaborate across teams to deliver winning solutions.\n• Boost adoption of Synopsys products and platforms.\n• Provide technical insight for customer chip designs.\n• Drive customer and business success.\n• Ensure complex SoC project delivery across regions.\nWhat You’ll Need:\n• Expertise in IC design (Digital, Mixed Signal, or Analog).\n• Experience in customer-facing or sales support roles.\n• Excellent communication skills.\n• Strong organizational and project management skills.\n•",
    "job_is_remote": false,
    "job_posted_at": "6 days ago",
    "job_posted_at_timestamp": 1770595200,
    "job_posted_at_datetime_utc": "2026-02-09T00:00:00.000Z",
    "job_location": "Sunnyvale, CA",
    "job_city": "Sunnyvale",
    "job_state": "California",
    "job_country": "US",
    "job_latitude": 37.368829999999996,
    "job_longitude": -122.0363496,
    "job_benefits": null,
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3DrhZ_Wvz72mfH3GrtAAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_salary": null,
    "job_min_salary": null,
    "job_max_salary": null,
    "job_salary_period": null,
    "job_highlights": {
      "Qualifications": [
        "You are an experienced ASIC/SoC/Chiplet Architect, Manager or Design Engineer with a strong background in IC Digital, Mixed Signal, or Analog Design",
        "You excel at customer-facing roles, communicate complex solutions with ease, and thrive in fast-paced, competitive environments",
        "Organized and self-motivated, you build strong relationships and approach challenges with creativity",
        "Expertise in IC design (Digital, Mixed Signal, or Analog)",
        "Experience in customer-facing or sales support roles",
        "Excellent communication skills",
        "Strong organizational and project management skills"
      ],
      "Responsibilities": [
        "Presenting Synopsys solutions to senior managers and technical stakeholders",
        "Understanding customer needs and proposing tailored solutions",
        "Positioning Synopsys in competitive technical situations",
        "Liaising between technical, marketing, and sales teams",
        "Driving technical solution strategy and design",
        "Supporting sales and business unit negotiations",
        "Lead customer engagements and ensure alignment with requirements",
        "Collaborate across teams to deliver winning solutions",
        "Boost adoption of Synopsys products and platforms",
        "Provide technical insight for customer chip designs",
        "Drive customer and business success",
        "Ensure complex SoC project delivery across regions"
      ]
    },
    "job_onet_soc": "51914100",
    "job_onet_job_zone": "2",
    "id": "careers-synopsys-com-job-sunnyvale-principal-applications-engineer-asic-soc-ip-engineer-12953-44408-87383798832",
    "_source": "new_jobs"
  },
  {
    "job_id": "snXUSAWjRIqH63RBAAAAAA==",
    "job_title": "Senior ASIC Design Engineer, DSP and Baseband - TeraWave",
    "employer_name": "Blue Origin",
    "employer_logo": "https://encrypted-tbn0.gstatic.com/images?q=tbn:ANd9GcR8AHeaCAfYWn95C6hdgHqg_E1i7n4EUpopF7NC&s=0",
    "employer_website": "https://www.blueorigin.com",
    "job_publisher": "Career.io",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://career.io/job/senior-asic-design-engineer-dsp-and-los-angeles-blue-origin-cd2d31b1ff93058d42ba41a29b82b2b3?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": true,
    "apply_options": [
      {
        "publisher": "Career.io",
        "apply_link": "https://career.io/job/senior-asic-design-engineer-dsp-and-los-angeles-blue-origin-cd2d31b1ff93058d42ba41a29b82b2b3?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": true
      },
      {
        "publisher": "Teal",
        "apply_link": "https://www.tealhq.com/job/senior-asic-design-engineer-dsp-and-baseband_7ea1a2c112d7a9625db144fdef69434f485f6?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "CareerBuilder",
        "apply_link": "https://www.careerbuilder.com/job/J3W7BQ61PGN4TMXBXTD?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Jobright",
        "apply_link": "https://jobright.ai/jobs/info/698484568da7a612045eb7a2?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "BeBee",
        "apply_link": "https://us.bebee.com/job/f6d1b0824f4220749f8af0e10acd15eb?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Talent.com",
        "apply_link": "https://www.talent.com/view?id=dc39d527ab45&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "JobLeads",
        "apply_link": "https://www.jobleads.com/us/job/senior-asic-design-engineer-dsp-and-baseband-terawave--los-angeles--e7ef6bfd74563768b6723a5237e6d0c3b?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Talentify",
        "apply_link": "https://www.talentify.io/job/senior-asic-design-engineer-dsp-and-baseband-terawave-los-angeles-california-us-blue-origin-r59953?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      }
    ],
    "job_description": "Application close date:\n\nApplications will be accepted on an ongoing basis until the requisition is closed.\n\nAt Blue Origin, we envision millions of people living and working in space for the benefit of Earth. We're working to develop reusable, safe, and low-cost space vehicles and systems within a culture of safety, collaboration, and inclusion. Join our team of problem solvers as we add new chapters to the history of spaceflight!\n\nThis role is part of TeraWave, a satellite communications network designed to deliver symmetrical data speeds of up to 6 Tbps anywhere on Earth. This network will service tens of thousands of enterprise, data center, and government users who require reliable connectivity for critical operations.\n\nWe are seeking a Senior ASIC Design Engineer specializing in DSP and Baseband for our revolutionary TeraWave satellite communications network. This role will be instrumental in developing advanced digital signal processing solutions that enable our constellation to deliver symmetrical data speeds of up to 6 Tbps globally. The ideal candidate brings expertise in DSP architecture, baseband processing, and digital design methodologies, thriving in a fast-paced environment where innovation meets mission-critical execution.\n\nResponsibilities include but are not limited to:\n• Define and architect custom silicon solutions including DSPs, SDR components, beamforming processors, and network processing units with focus on baseband processing\n• Lead technical architecture decisions and requirements definition for space-optimized processing solutions\n• Design advanced DSP algorithms and architectures for satellite communications including modulation/demodulation, equalization, and error correction\n• Lead end-to-end ASIC/FPGA development from requirements through RTL design, verification, synthesis, physical design, and post-silicon validation\n• Develop high-performance, power-efficient baseband processing solutions for Q/V-band and optical communications\n• Manage design flows and coordinate with foundry partners to ensure manufacturability\n• Implement and verify radiation tolerance techniques including SEU mitigation, TMR, ECC, and RHBD methodologies\n• Coordinate radiation testing and qualification campaigns to ensure space survivability\n• Drive design standards, verification strategies, IP library development, and documentation\n• Establish design flows and best practices for space-grade silicon engineering across the program\n• Collaborate cross-functionally with systems engineers, RF engineers, avionics teams, thermal engineers, and software developers\n• Support requirements flow-down and interface definitions between DSP blocks and other subsystems\n• Lead technical risk assessment and Failure Investigation Teams (FITs) for silicon design issues, radiation-induced failures, and flight anomalies\n• Develop mitigation strategies and corrective actions for DSP and baseband processing challenges\n• Provide recommendations for capital investments in EDA tools, verification platforms, emulation systems, and validation equipment\n\nMinimum Qualifications:\n• B.S. degree in Electrical Engineering, Computer Engineering, or related field\n• 7+ years of experience in ASIC/FPGA design with focus on DSP and baseband processing\n• Demonstrated expertise in digital signal processing algorithms and implementations\n• Experience with hardware description languages (VHDL/Verilog/SystemVerilog)\n• Knowledge of communication systems and protocols\n• Experience with high-speed digital design techniques\n• Understanding of radiation effects on digital circuits\n• Proficiency with industry-standard EDA tools for digital design and verification\n\nPreferred Qualifications:\n• M.S. or Ph.D. in Electrical Engineering with focus on DSP or communications\n• Experience with space-grade ASIC/FPGA development\n• Knowledge of advanced error correction coding techniques (LDPC, Turbo codes)\n• Experience with adaptive signal processing algorithms\n• Background in beamforming and MIMO processing techniques\n• Experience with hardware/software co-design methodologies\n• Understanding of power optimization techniques for space applications\n• Familiarity with RF system requirements and interfaces\n\nCompensation Range for:\n\nCA applicants is $197,529.00 - $276,539.55\nWA applicants is $197,529.00 - $276,539.55\n\nOther site ranges may differ\n\nCulture Statement\n\nDon't meet all desired requirements? Studies have shown that some people are less likely to apply to jobs unless they meet every single desired qualification. At Blue Origin, we are dedicated to building an authentic workplace, so if you're excited about this role but your past experience doesn't align perfectly with every desired qualification in the job description, we encourage you to apply anyway. You may be just the right candidate for this or other roles.\n\nExport Control Regulations\n\nApplicants for employment at Blue Origin must be a U.S. citizen or national, U.S. permanent resident (i.e. current Green Card holder), or lawfully admitted into the U.S. as a refugee or granted asylum.\n\nBackground Check\n• Required for all positions: Blue's Standard Background Check\n• Required for Certain Job Profiles: Defense Biometric Identification System (DBIDS) background check if at any time the role requires one to be on a military installation\n• Required for Certain Job Profiles: Drivers who operate Commercial Motor Vehicles with a Gross Vehicle Weight (GVW), Gross Vehicle Weight Rating (GVWR) or combination of power unit and trailer that meets or exceeds 10,001 lbs. and/or transports placardable amounts of hazardous materials by ground in any vehicle on a public road while in commerce, may be subject to additional Federal Motor Carrier Safety Regulations including: Driver Qualification Files, Medical Certification (obtained before onboarding), Road Test, Hours of Service, Drug and Alcohol Testing (CDL drivers only), vehicle inspection requirements, CDL requirements (if applicable) and hazardous materials transportation/shipping training.\n• Required for certain Job Profiles: Ability to obtain and maintain Merchant Mariner Credential, which includes pre-employment and random drug testing as well as DOT physical\n\nBenefits\n• Benefits include: Medical, dental, vision, basic and supplemental life insurance, paid parental leave, short and long-term disability, 401(k) with a company match of up to 5%, and an Education Support Program.\n• Paid Time Off: Up to four (4) weeks per year based on weekly scheduled hours, and up to 14 company-paid holidays.\n• Dependent on role type and job level, employees may be eligible for benefits and bonuses based on the company's intent to reward individual contributions and enable them to share in the company's results, or other factors at the company's sole discretion. Bonus amounts and eligibility are not guaranteed and subject to change and cancellation. Please check with your recruiter for more details.\n\nEqual Employment Opportunity\n\nBlue Origin is proud to be an Equal Opportunity/Affirmative Action Employer and is committed to attracting, retaining, and developing a highly qualified and dedicated work force. Blue Origin hires and promotes people on the basis of their qualifications, performance, and abilities. We support the establishment and maintenance of a workplace that fosters trust, equality, and teamwork. We provide all qualified applicants for employment and employees with equal opportunities for hire, promotion, and other terms and conditions of employment, regardless of their race, color, religion, sex, sexual orientation, gender identity, national origin/ethnicity, age, physical or mental disability, genetic factors, military/veteran status, or any other status or characteristic protected by federal, state, and/or local law. Blue Origin will consider for employment qualified applicants with criminal histories in a manner consistent with applicable federal, state, and local laws, including the Washington Fair Chance Act, the California Fair Chance Act, the Los Angeles Fair Chance in Hiring Ordinance, and other applicable laws. For more information on \"Know Your Rights,\" please see here.\n\nAffirmative Action and Disability Accommodation\n\nApplicants wishing to receive information on Blue Origin's Affirmative Action Plans, or applicants requiring a reasonable accommodation in order to participate in the application and/or interview process, please contact us at EEOCompliance@blueorigin.com. Please note this is a publicly managed inbox. Please do not include any personal medical information in your request.\n\nCalifornia Applicant Privacy Notice\n\nIf you are a California resident, please reference the CA Applicant Privacy Notice here.",
    "job_is_remote": false,
    "job_posted_at": "9 days ago",
    "job_posted_at_timestamp": 1770336000,
    "job_posted_at_datetime_utc": "2026-02-06T00:00:00.000Z",
    "job_location": "Los Angeles, CA",
    "job_city": "Los Angeles",
    "job_state": "California",
    "job_country": "US",
    "job_latitude": 34.0549076,
    "job_longitude": -118.242643,
    "job_benefits": [
      "paid_time_off",
      "health_insurance",
      "dental_coverage"
    ],
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3DsnXUSAWjRIqH63RBAAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_min_salary": 197529,
    "job_max_salary": 276539,
    "job_salary_period": "YEAR",
    "job_highlights": {
      "Qualifications": [
        "B.S. degree in Electrical Engineering, Computer Engineering, or related field",
        "7+ years of experience in ASIC/FPGA design with focus on DSP and baseband processing",
        "Demonstrated expertise in digital signal processing algorithms and implementations",
        "Experience with hardware description languages (VHDL/Verilog/SystemVerilog)",
        "Knowledge of communication systems and protocols",
        "Experience with high-speed digital design techniques",
        "Understanding of radiation effects on digital circuits",
        "Proficiency with industry-standard EDA tools for digital design and verification",
        "Applicants for employment at Blue Origin must be a U.S. citizen or national, U.S. permanent resident (i.e. current Green Card holder), or lawfully admitted into the U.S. as a refugee or granted asylum",
        "Background Check",
        "Required for all positions: Blue's Standard Background Check",
        "Required for Certain Job Profiles: Defense Biometric Identification System (DBIDS) background check if at any time the role requires one to be on a military installation",
        "Required for Certain Job Profiles: Drivers who operate Commercial Motor Vehicles with a Gross Vehicle Weight (GVW), Gross Vehicle Weight Rating (GVWR) or combination of power unit and trailer that meets or exceeds 10,001 lbs",
        "and/or transports placardable amounts of hazardous materials by ground in any vehicle on a public road while in commerce, may be subject to additional Federal Motor Carrier Safety Regulations including: Driver Qualification Files, Medical Certification (obtained before onboarding), Road Test, Hours of Service, Drug and Alcohol Testing (CDL drivers only), vehicle inspection requirements, CDL requirements (if applicable) and hazardous materials transportation/shipping training",
        "Required for certain Job Profiles: Ability to obtain and maintain Merchant Mariner Credential, which includes pre-employment and random drug testing as well as DOT physical"
      ],
      "Benefits": [
        "Benefits include: Medical, dental, vision, basic and supplemental life insurance, paid parental leave, short and long-term disability, 401(k) with a company match of up to 5%, and an Education Support Program",
        "Paid Time Off: Up to four (4) weeks per year based on weekly scheduled hours, and up to 14 company-paid holidays",
        "Dependent on role type and job level, employees may be eligible for benefits and bonuses based on the company's intent to reward individual contributions and enable them to share in the company's results, or other factors at the company's sole discretion",
        "Bonus amounts and eligibility are not guaranteed and subject to change and cancellation"
      ],
      "Responsibilities": [
        "Define and architect custom silicon solutions including DSPs, SDR components, beamforming processors, and network processing units with focus on baseband processing",
        "Lead technical architecture decisions and requirements definition for space-optimized processing solutions",
        "Design advanced DSP algorithms and architectures for satellite communications including modulation/demodulation, equalization, and error correction",
        "Lead end-to-end ASIC/FPGA development from requirements through RTL design, verification, synthesis, physical design, and post-silicon validation",
        "Develop high-performance, power-efficient baseband processing solutions for Q/V-band and optical communications",
        "Manage design flows and coordinate with foundry partners to ensure manufacturability",
        "Implement and verify radiation tolerance techniques including SEU mitigation, TMR, ECC, and RHBD methodologies",
        "Coordinate radiation testing and qualification campaigns to ensure space survivability",
        "Drive design standards, verification strategies, IP library development, and documentation",
        "Establish design flows and best practices for space-grade silicon engineering across the program",
        "Collaborate cross-functionally with systems engineers, RF engineers, avionics teams, thermal engineers, and software developers",
        "Support requirements flow-down and interface definitions between DSP blocks and other subsystems",
        "Lead technical risk assessment and Failure Investigation Teams (FITs) for silicon design issues, radiation-induced failures, and flight anomalies",
        "Develop mitigation strategies and corrective actions for DSP and baseband processing challenges",
        "Provide recommendations for capital investments in EDA tools, verification platforms, emulation systems, and validation equipment"
      ]
    },
    "job_onet_soc": "17207100",
    "job_onet_job_zone": "4",
    "id": "career-io-job-senior-asic-design-engineer-dsp-and-los-angeles-blue-origin-cd2d31b1ff93058d42ba41a29b82b2b3",
    "_source": "new_jobs"
  },
  {
    "job_id": "JC7lpkImd_X1JZTTAAAAAA==",
    "job_title": "ASIC Design Verification Engineer I (Full Time) - United States",
    "employer_name": "Cisco",
    "employer_logo": "https://encrypted-tbn0.gstatic.com/images?q=tbn:ANd9GcSgthNpO3rocjBOmZqIhYrkphz9zbGG6DQ5B9CQ&s=0",
    "employer_website": "https://www.cisco.com",
    "job_publisher": "Cisco Careers",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://careers.cisco.com/global/en/job/CISCISGLOBAL2004980EXTERNALENGLOBAL/ASIC-Design-Verification-Engineer-I-Full-Time-United-States?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": false,
    "apply_options": [
      {
        "publisher": "Cisco Careers",
        "apply_link": "https://careers.cisco.com/global/en/job/CISCISGLOBAL2004980EXTERNALENGLOBAL/ASIC-Design-Verification-Engineer-I-Full-Time-United-States?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Indeed",
        "apply_link": "https://www.indeed.com/viewjob?jk=3f8fa2a02f67662b&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "LocalJobs.com",
        "apply_link": "https://www.localjobs.com/job/carlsbad-ca-asic-design-verfication-engineer-ii-full-time-united-states?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Career.io",
        "apply_link": "https://career.io/job/asic-design-verification-engineer-i-full-carlsbad-cisco-systems-inc-4244f97a6fd7ff1bf20cb26986dbd76c?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": true
      },
      {
        "publisher": "Jobright",
        "apply_link": "https://jobright.ai/jobs/info/6941796414ee092a69ffa2c7?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Glassdoor",
        "apply_link": "https://www.glassdoor.com/job-listing/cisco-systems-JV_IC1147279_IO2004980_KE0,13.htm?jl=1009970293316&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "California Careers",
        "apply_link": "https://california.topstatecareers.com/jobs/asic-design-verification-engineer-i-full-time-united-states-carlsbad-california/2581216935-2/?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Sercanto",
        "apply_link": "https://us.sercanto.com/detail/a/asic-design-verification-engineer-i-full-time-united-states_carlsbad_3197582689?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      }
    ],
    "job_description": "Please note this posting is to advertise potential job opportunities. This exact role may not be open today but could open in the near future. When you apply, a Cisco representative may contact you directly if a relevant position opens.\n\nApplications are accepted until further notice.  \n\n \n\nMeet the Team \n\nThe ASIC Group works closely with other development teams within Cisco, including marketing, system hardware, software, product engineering, and manufacturing.  \n\nThrough this collaboration, members of our group play a major role in defining, developing and bringing new products to market across Cisco's product line. Open-minded, driven, diverse and deeply creative people at Cisco craft the hardware that makes the internet work. Bring your knowledge of computers and networking and take it to a new level in any one of the following product categories including: cloud, social, mobile/wireless, video, VoIP, collaboration, web, Internet of Things, routing, switching, IPv6, data center, HPC, TelePresence and many more. Your work will affect billions globally.  \n\nYour Impact  \n\nJoin our award-winning ASIC team, where you’ll collaborate with top industry talent to design and deliver ground breaking communications and network processing silicon. You’ll contribute to system and processor architecture, high-speed logic design and verification, digital signal processing, memory and custom library development, physical design, DFT, signal integrity, and advanced packaging. Work with the latest VLSI techniques and deep submicron technologies, owning projects from concept to in-house physical implementation.  \n\nMinimum Qualifications  \n• Completion within the past 3 years, or current enrollment with expected completion within 12 months, of a Bachelor’s degree program. Familiarity with hardware description languages (HDLs), such as Verilog or VHDL.  \n• Experience with RTL design and simulation tools (e.g., Synopsys, Cadence, Mentor Graphics).  \n• Exposure to scripting languages (e.g., Python, Perl, TCL) for automation.  \n• Familiarity with ASIC/SoC design flow including synthesis, place & route, and timing closure.  \n\nPreferred Qualifications  \n• Experience with ASIC verification methodologies (e.g., UVM, SystemVerilog) \n• Understanding of physical design and DFT (Design for Test) principles \n• Familiarity with Linux-based development environments \n• Ability to adapt to new technologies and problem-solve sophisticated engineering challenges \n• Excellent organizational, teamwork, and communication skills \n\nWhy Cisco   \n\nAt Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint. Simply put – we power the future.  \n\nFueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.  \n\nWe are Cisco, and our power starts with you.  \n\nWhy Cisco?\n\nAt Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.\n\nFueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.\n\nWe are Cisco, and our power starts with you.\n\nMessage to applicants applying to work in the U.S. and/or Canada:\n\nIndividual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process.\n\nU.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance. Please see the Cisco careers site to discover more benefits and perks. Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time.\n\nU.S. employees are eligible for paid time away as described below, subject to Cisco’s policies:\n• 10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees\n• 1 paid day off for employee’s birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco\n• Non-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees\n• Exempt employees participate in Cisco’s flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)\n• 80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the next\n• Additional paid time away may be requested to deal with critical or emergency issues for family members\n• Optional 10 paid days per full calendar year to volunteer\n\nFor non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco’s policies.\n\nEmployees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan. For quota-based incentive pay, Cisco typically pays as follows:\n• .75% of incentive target for each 1% of revenue attainment up to 50% of quota;\n• 1.5% of incentive target for each 1% of attainment between 50% and 75%;\n• 1% of incentive target for each 1% of attainment between 75% and 100%; and\n• Once performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation.\n\nFor non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target. Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid.\n\nThe applicable full salary ranges for this position, by specific state, are listed below:\n\nNew York City Metro Area:\n$94,200.00 - $137,500.00\n\nNon-Metro New York state & Washington state:\n$84,000.00 - $122,200.00\n• For quota-based sales roles on Cisco’s sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined.\n• * Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements.",
    "job_is_remote": false,
    "job_posted_at": "5 days ago",
    "job_posted_at_timestamp": 1770681600,
    "job_posted_at_datetime_utc": "2026-02-10T00:00:00.000Z",
    "job_location": "Carlsbad, CA",
    "job_city": "Carlsbad",
    "job_state": "California",
    "job_country": "US",
    "job_latitude": 33.1640648,
    "job_longitude": -117.34108189999999,
    "job_benefits": [
      "paid_time_off",
      "health_insurance",
      "dental_coverage"
    ],
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3DJC7lpkImd_X1JZTTAAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_salary": null,
    "job_min_salary": null,
    "job_max_salary": null,
    "job_salary_period": null,
    "job_highlights": {
      "Qualifications": [
        "Open-minded, driven, diverse and deeply creative people at Cisco craft the hardware that makes the internet work",
        "Bring your knowledge of computers and networking and take it to a new level in any one of the following product categories including: cloud, social, mobile/wireless, video, VoIP, collaboration, web, Internet of Things, routing, switching, IPv6, data center, HPC, TelePresence and many more",
        "Completion within the past 3 years, or current enrollment with expected completion within 12 months, of a Bachelor’s degree program",
        "Familiarity with hardware description languages (HDLs), such as Verilog or VHDL.  ",
        "Experience with RTL design and simulation tools (e.g., Synopsys, Cadence, Mentor Graphics).  ",
        "Exposure to scripting languages (e.g., Python, Perl, TCL) for automation.  "
      ],
      "Benefits": [
        "The full salary range for certain locations is listed below",
        "For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process",
        "U.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance",
        "Please see the Cisco careers site to discover more benefits and perks",
        "Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time",
        "U.S. employees are eligible for paid time away as described below, subject to Cisco’s policies:",
        "10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees",
        "1 paid day off for employee’s birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco",
        "Non-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees",
        "Exempt employees participate in Cisco’s flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)",
        "80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the next",
        "Additional paid time away may be requested to deal with critical or emergency issues for family members",
        "Optional 10 paid days per full calendar year to volunteer",
        "For non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco’s policies",
        "Employees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan",
        "For quota-based incentive pay, Cisco typically pays as follows:",
        ".75% of incentive target for each 1% of revenue attainment up to 50% of quota;",
        "1.5% of incentive target for each 1% of attainment between 50% and 75%;",
        "1% of incentive target for each 1% of attainment between 75% and 100%; and",
        "Once performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation",
        "For non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target",
        "Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid",
        "For quota-based sales roles on Cisco’s sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined"
      ],
      "Responsibilities": [
        "Work with the latest VLSI techniques and deep submicron technologies, owning projects from concept to in-house physical implementation.  ",
        "Familiarity with ASIC/SoC design flow including synthesis, place & route, and timing closure.  ",
        "Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements"
      ]
    },
    "job_onet_soc": "17206100",
    "job_onet_job_zone": "4",
    "id": "careers-cisco-com-global-en-job-ciscisglobal2004980externalenglobal-asic-design-verification-engineer-i-full-time-united-states",
    "_source": "new_jobs"
  },
  {
    "job_id": "M72HwV4DbLPyv9CRAAAAAA==",
    "job_title": "Senior FPGA/ASIC Engineer (Onsite)",
    "employer_name": "RTX",
    "employer_logo": "https://encrypted-tbn0.gstatic.com/images?q=tbn:ANd9GcQ07Pszg4ykzzcAw_UvR1DUvJRFJlczRuZXiZQp&s=0",
    "employer_website": null,
    "job_publisher": "RTX - Careers",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://careers.rtx.com/global/en/job/01783409/Senior-FPGA-ASIC-Engineer-Onsite?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": false,
    "apply_options": [
      {
        "publisher": "RTX - Careers",
        "apply_link": "https://careers.rtx.com/global/en/job/01783409/Senior-FPGA-ASIC-Engineer-Onsite?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "ZipRecruiter",
        "apply_link": "https://www.ziprecruiter.com/c/Raytheon-Technologies/Job/Senior-FPGA-ASIC-Engineer-(Onsite)/-in-Cedar-Rapids,IA?jid=6efb0febf2bbfa1e&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": true
      },
      {
        "publisher": "Indeed",
        "apply_link": "https://www.indeed.com/viewjob?jk=4e075826bae62e79&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Glassdoor",
        "apply_link": "https://www.glassdoor.com/job-listing/senior-fpga-asic-engineer-onsite-collins-aerospace-JV_IC1149160_KO0,32_KE33,50.htm?jl=1010011848256&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "SimplyHired",
        "apply_link": "https://www.simplyhired.com/job/-PfLh4Eq14oEYHMNxOBeYP4yoxvlo5yBy5-6Yz9pOtJd7ZT9O6vZoQ?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "LinkedIn",
        "apply_link": "https://www.linkedin.com/jobs/view/senior-fpga-asic-engineer-onsite-at-collins-aerospace-4278652696?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Talent.com",
        "apply_link": "https://www.talent.com/view?id=6f8e49ee2160&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Ladders",
        "apply_link": "https://www.theladders.com/job/senior-fpga-asic-engineer-onsite-raytheontechnologies-cedar-rapids-ia_82682904?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      }
    ],
    "job_description": "Date Posted:\n2025-08-07\n\nCountry:\nUnited States of America\n\nLocation:\nHIA32: Cedar Rapids, IA 400 Collins Rd NE , Cedar Rapids, IA, 52498-0505 USA\n\nPosition Role Type:\nOnsite\n\nU.S. Citizen, U.S. Person, or Immigration Status Requirements:\nU.S. citizenship is required, as only U.S. citizens are authorized to access information under this program/contract.\n\nSecurity Clearance:\nNone/Not Required\n\nAre you interested in becoming part of a growing Avionics FPGA/ASIC team? This position is for a highly experienced, highly motivated Electrical or Computer Engineer that will be involved in the design, implementation, verification and integration of a wide variety of high-performance ASICs, FPGAs, and SoPCs for Collins Avionics solutions. As an engineer in this organization, you will be employing best practice design and verification methodologies supporting our legacy and next generation Displays, Computing, and Networking Products.\n\nWhat You Will Do:\n• Requirements capture, decomposition, and traceability.\n• ASIC/FPGA/SoPC digital architecture development and design.\n• Develop RTL design code and simulation in VHDL, Verilog, and/or SystemVerilog.\n• Create UVM constrained random environments using SystemVerilog.\n• Create placement and timing constraints.\n• Perform synthesis, place and route.\n• Perform static timing analysis, linting analysis, LEC, and clock-domain-crossing analysis.\n• Perform ASIC/FPGA/SoPC verification using inspection, analysis, simulation, and test methods.\n• Creation of DO-254 DAL-A certification artifacts for Airborne Electronic Hardware (AEH).\n• Conduct and/or participate in peer reviews throughout product lifecycle.\n• Participate in FAA SOI audits.\n• Create engineering bids and support RFIs and RFPs.\n• Communicate well with a wide variety of individuals including Engineering, Program Management, internal leadership and customers.\n• May perform the duties of a project engineer.\n• Recommend new tools and practices for continuous improvement in the group’s ASIC/FPGA design flow.\n• Provide guidance or mentor other engineers with a variety of skills and backgrounds.\n• Up to 10% is needed both domestic and globally.\n\nQualifications You Must Have:\n• Typically requires a degree in Science, Technology, Engineering or Mathematics (STEM) and minimum 5 years prior relevant experience or an Advanced Degree in a related field and minimum 3 years of experience.\n• Experience writing RTL and testbenches using VHDL, Verilog, or SystemVerilog.\n• Experience using FPGA specific tools (e.g. Questasim, Vivado, Libero, Synplify Pro, etc.).\n• Experience with data interfaces (PCIe, DDR, I2C, Ethernet, CDN, ARINC-429, etc.).\n• Experience with device level timing and clock domain crossing.\n• Experience with Linux (or Unix), scripting, C/C++, Python, and/or Perl.\n\nQualifications We Prefer:\n• Ability to work with minimal supervision, as part of a team of engineers with a variety of skills and backgrounds, located throughout the world and matrixed into projects with aggressive schedules and frequent milestones.\n• Experience with UVM Constrained Random Methodology.\n• Experience with DO-254 processes and design assurance activities for ASIC, FPGA, and/or SoPC developments.\n• Experience with video and/or networking concepts and architectures.\n• Familiarity with best practice chip-level verification techniques and languages (e.g. constrained random, functional coverage, code coverage, LEC, SystemVerilog).\n• Experience successfully managing cost, schedule, and performance objectives.\n• Basic risk management skills (identify, quantify, and mitigate risks).\n\nWhat We Offer:\n\nBenefits:\n\nSome of our competitive benefits package includes: \n• Medical, dental, and vision insurance\n• Three weeks of vacation for newly hired employees\n• Generous 401(k) plan that includes employer matching funds and separate employer retirement contribution, including a Lifetime Income Strategy option\n• Tuition reimbursement program\n• Student Loan Repayment Program\n• Life insurance and disability coverage\n• Optional coverages you can buy pet insurance, home and auto insurance, additional life and accident insurance, critical illness insurance, group legal, ID theft protection\n• Birth, adoption, parental leave benefits\n• Ovia Health, fertility, and family planning\n• Adoption Assistance         \n• Autism Benefit\n• Employee Assistance Plan, including up to 10 free counseling sessions\n• Healthy You Incentives, wellness rewards program\n• Doctor on Demand, virtual doctor visits\n• Bright Horizons, child and elder care services\n• Teladoc Medical Experts, second opinion program\n•  And more! \n\nThis position may be eligible for relocation to Cedar Rapids.\n\nAvionics delivers advanced cockpit displays, vision systems, and comprehensive digital solutions for global government, commercial and business aviation customers. We provide connectivity and managed data services to ensure safety and seamless communication for passengers, crews, and militaries, from aircraft and airports to air traffic management. Join us in creating solutions that connect the world, one flight at a time. Start your application today.\n\nOnsite: Employees who are working in Onsite roles will work primarily onsite. This includes all production and maintenance employees, as they are essential to the development of our products.\n\nAt Collins, the paths we pave together lead to limitless possibility. And the bonds we form – with our customers and with each other -- propel us all higher, again and again.\n\nApply now and be part of the team that’s redefining aerospace, every day.\n\nThe salary range for this role is 82,000 USD - 164,000 USD. The salary range provided is a good faith estimate representative of all experience levels. RTX considers several factors when extending an offer, including but not limited to, the role, function and associated responsibilities, a candidate’s work experience, location, education/training, and key skills.\n\nHired applicants may be eligible for benefits, including but not limited to, medical, dental, vision, life insurance, short-term disability, long-term disability, 401(k) match, flexible spending accounts, flexible work schedules, employee assistance program, Employee Scholar Program, parental leave, paid time off, and holidays. Specific benefits are dependent upon the specific business unit as well as whether or not the position is covered by a collective-bargaining agreement.\n\nHired applicants may be eligible for annual short-term and/or long-term incentive compensation programs depending on the level of the position and whether or not it is covered by a collective-bargaining agreement. Payments under these annual programs are not guaranteed and are dependent upon a variety of factors including, but not limited to, individual performance, business unit performance, and/or the company’s performance.\n\nThis role is a U.S.-based role. If the successful candidate resides in a U.S. territory, the appropriate pay structure and benefits will apply.\n\nRTX anticipates the application window closing approximately 40 days from the date the notice was posted. However, factors such as candidate flow and business necessity may require RTX to shorten or extend the application window.\n\nRTX is an Equal Opportunity Employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, age, disability or veteran status, or any other applicable state or federal protected class. RTX provides affirmative action in employment for qualified Individuals with a Disability and Protected Veterans in compliance with Section 503 of the Rehabilitation Act and the Vietnam Era Veterans’ Readjustment Assistance Act.\n\nPrivacy Policy and Terms:\n\nClick on this link to read the Policy and Terms",
    "job_is_remote": false,
    "job_posted_at": "1 day ago",
    "job_posted_at_timestamp": 1771027200,
    "job_posted_at_datetime_utc": "2026-02-14T00:00:00.000Z",
    "job_location": "Cedar Rapids, IA",
    "job_city": "Cedar Rapids",
    "job_state": "Iowa",
    "job_country": "US",
    "job_latitude": 41.9778795,
    "job_longitude": -91.6656232,
    "job_benefits": [
      "dental_coverage",
      "health_insurance",
      "paid_time_off"
    ],
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3DM72HwV4DbLPyv9CRAAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_salary": null,
    "job_min_salary": null,
    "job_max_salary": null,
    "job_salary_period": null,
    "job_highlights": {
      "Qualifications": [
        "U.S. citizenship is required, as only U.S. citizens are authorized to access information under this program/contract",
        "Typically requires a degree in Science, Technology, Engineering or Mathematics (STEM) and minimum 5 years prior relevant experience or an Advanced Degree in a related field and minimum 3 years of experience",
        "Experience writing RTL and testbenches using VHDL, Verilog, or SystemVerilog",
        "Experience using FPGA specific tools (e.g. Questasim, Vivado, Libero, Synplify Pro, etc.)",
        "Experience with data interfaces (PCIe, DDR, I2C, Ethernet, CDN, ARINC-429, etc.)",
        "Experience with device level timing and clock domain crossing",
        "Experience with Linux (or Unix), scripting, C/C++, Python, and/or Perl",
        "Ability to work with minimal supervision, as part of a team of engineers with a variety of skills and backgrounds, located throughout the world and matrixed into projects with aggressive schedules and frequent milestones",
        "Experience with UVM Constrained Random Methodology",
        "Experience with DO-254 processes and design assurance activities for ASIC, FPGA, and/or SoPC developments",
        "Experience with video and/or networking concepts and architectures",
        "Familiarity with best practice chip-level verification techniques and languages (e.g. constrained random, functional coverage, code coverage, LEC, SystemVerilog)",
        "Experience successfully managing cost, schedule, and performance objectives",
        "Basic risk management skills (identify, quantify, and mitigate risks)"
      ],
      "Benefits": [
        "Some of our competitive benefits package includes: ",
        "Medical, dental, and vision insurance",
        "Three weeks of vacation for newly hired employees",
        "Generous 401(k) plan that includes employer matching funds and separate employer retirement contribution, including a Lifetime Income Strategy option",
        "Tuition reimbursement program",
        "Student Loan Repayment Program",
        "Life insurance and disability coverage",
        "Optional coverages you can buy pet insurance, home and auto insurance, additional life and accident insurance, critical illness insurance, group legal, ID theft protection",
        "Birth, adoption, parental leave benefits",
        "Ovia Health, fertility, and family planning",
        "Adoption Assistance         ",
        "Autism Benefit",
        "Employee Assistance Plan, including up to 10 free counseling sessions",
        "Healthy You Incentives, wellness rewards program",
        "Doctor on Demand, virtual doctor visits",
        "Bright Horizons, child and elder care services",
        "Teladoc Medical Experts, second opinion program",
        " And more! ",
        "The salary range provided is a good faith estimate representative of all experience levels",
        "Hired applicants may be eligible for benefits, including but not limited to, medical, dental, vision, life insurance, short-term disability, long-term disability, 401(k) match, flexible spending accounts, flexible work schedules, employee assistance program, Employee Scholar Program, parental leave, paid time off, and holidays",
        "Specific benefits are dependent upon the specific business unit as well as whether or not the position is covered by a collective-bargaining agreement",
        "Hired applicants may be eligible for annual short-term and/or long-term incentive compensation programs depending on the level of the position and whether or not it is covered by a collective-bargaining agreement",
        "Payments under these annual programs are not guaranteed and are dependent upon a variety of factors including, but not limited to, individual performance, business unit performance, and/or the company’s performance"
      ],
      "Responsibilities": [
        "This position is for a highly experienced, highly motivated Electrical or Computer Engineer that will be involved in the design, implementation, verification and integration of a wide variety of high-performance ASICs, FPGAs, and SoPCs for Collins Avionics solutions",
        "As an engineer in this organization, you will be employing best practice design and verification methodologies supporting our legacy and next generation Displays, Computing, and Networking Products",
        "Requirements capture, decomposition, and traceability",
        "ASIC/FPGA/SoPC digital architecture development and design",
        "Develop RTL design code and simulation in VHDL, Verilog, and/or SystemVerilog",
        "Create UVM constrained random environments using SystemVerilog",
        "Create placement and timing constraints",
        "Perform synthesis, place and route",
        "Perform static timing analysis, linting analysis, LEC, and clock-domain-crossing analysis",
        "Perform ASIC/FPGA/SoPC verification using inspection, analysis, simulation, and test methods",
        "Creation of DO-254 DAL-A certification artifacts for Airborne Electronic Hardware (AEH)",
        "Conduct and/or participate in peer reviews throughout product lifecycle",
        "Participate in FAA SOI audits",
        "Create engineering bids and support RFIs and RFPs",
        "Communicate well with a wide variety of individuals including Engineering, Program Management, internal leadership and customers",
        "May perform the duties of a project engineer",
        "Recommend new tools and practices for continuous improvement in the group’s ASIC/FPGA design flow",
        "Provide guidance or mentor other engineers with a variety of skills and backgrounds",
        "Up to 10% is needed both domestic and globally",
        "Onsite: Employees who are working in Onsite roles will work primarily onsite",
        "This includes all production and maintenance employees, as they are essential to the development of our products"
      ]
    },
    "job_onet_soc": "17206100",
    "job_onet_job_zone": "4",
    "id": "careers-rtx-com-global-en-job-01783409-senior-fpga-asic-engineer-onsite",
    "_source": "new_jobs"
  },
  {
    "job_id": "Et-Izh6WGuKZ0YCvAAAAAA==",
    "job_title": "ASIC/FPGA Design Engineer II",
    "employer_name": "Lockheed Martin",
    "employer_logo": null,
    "employer_website": "https://www.lockheedmartin.com",
    "job_publisher": "JSfirm.com",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://www.jsfirm.com/Engineering/ASIC/FPGA+Design+Engineer+II/Denver-Colorado/jobID_1850000?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": false,
    "apply_options": [
      {
        "publisher": "JSfirm.com",
        "apply_link": "https://www.jsfirm.com/Engineering/ASIC/FPGA+Design+Engineer+II/Denver-Colorado/jobID_1850000?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "BeBee",
        "apply_link": "https://us.bebee.com/job/177c543acd10d94c6cca1f75beabb554?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "SaluteMyJob",
        "apply_link": "https://salutemyjob.com/jobs/design-engineer-ii-denver-colorado/2590212956-2/?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Experteer",
        "apply_link": "https://us.experteer.com/career/view-jobs/asic-fpga-design-engineer-ii-denver-co-usa-56127559?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Jobilize",
        "apply_link": "https://www.jobilize.com/job/us-co-denver-design-phase-engineer-ii-mortenson-construction-hiring?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      }
    ],
    "job_description": "Description:Join Our Team as a ASIC/FPGA Design Engineer where you will work on the development of a sophisticated state-of-the-art avionics product in a world class Integrated Product Development environment.\n\nLocation: This position does not support teleworking; the selected candidate will be located near our Lockheed Martin Space facility in:\n\n• Denver CO or Highlands Ranch CO\n• Sunnyvale CA\n\nYou will work a flexible 9x80 schedule in the office full-time.\n\nAbout Lockheed Martin Space\n\nSpace is a critical domain, connecting our technologies, our security, and our humanity. While others view space as a destination, we see it as a realm of possibilities, where we can do more — we can innovate, invest, inspire, and integrate our capabilities to transform the future.\n\nAt Lockheed Martin Space, we aim to harness the full potential of space to cultivate innovation, reduce costs, and push the boundaries of what technology can achieve. We’re creating future-ready solutions, focusing on resiliency and urgency through our 21st Century Security® vision. We’re erasing boundaries and forming partnerships across industries and around the world. We’re advancing spacecraft and the workforce to fuel the next generation. And we’re reimagining how space can connect us, ensuring security and prosperity. Join us in shaping a new era in space and find a career thats built for you.\n\nWhat does this role look like?\n\nThe Silicon Solutions team of Lockheed Martin Space is building the best ASIC/FPGA team in the world, and are seeking a highly talented and motivated ASIC & FPGA Design Engineer who has a passion for microchip design and space.\n\nKey activities you will accomplish in this role:\n\n• Work with low SWaP, radiation hardened, space rated devices.\n• Perform all aspects of ASIC and FPGA development through the lifecycle from initial requirements capture through architecture, design, analysis, simulations and test in a Linux-based high-performance computing environment.\n• Support technical reviews and present to internal and external stakeholders.\n• Interface with an independent verification team who will be working in parallel, verifying the design.\n\nTo be effective in this role, you will need:\n\n• You need to be an independently minded and well organized engineer, comfortable in laboratory digital environments, and able to respond and interact with a dynamic fast-moving team.\n• 1+ years professional experience.\n• While no clearance is needed to start in this position, you will need to obtain and maintain a DoD Secret clearance, thus US Citizenship is required.\n\nWhy Lockheed Martin?\n\nOur employees play an active role in strengthening the quality of life where we live and work by volunteering more than 850,000 hours annually.\n\nLearn more about Lockheed Martin’s comprehensive benefits package.\n\nAt Space we value your skills, training, and education. We believe that by applying the highest standards of business ethics and visionary thinking, everything is within our reach – and yours as a Lockheed Martin Space employee… join us to experience your future!\n\nLet’s do Space!\nBasic Qualifications:\n• Bachelor of Science or higher from an accredited college in Electrical Engineering or related discipline, or equivalent experience/combined education.\n\n• Experience in the design of any of the following:\n- FPGAs\n- Digital ASICs\n- Mixed-signal ASICs\n\n• HDL programming experience with VHDL, Verilog, and/or SystemVerilog.\n\n• Linux development environment\n\n• Willing and able to obtain and maintain a DoD Secret clearance, thus US Citizenship is required for this position.\nDesired Skills:\n• Experience in ASIC / FPGA life cycle (architecture, design, simulation, verification, validation, integration & test).\n• FPGA/ASIC verification experience is a plus.\n• Experience with electronics design\n• Experience in lab integration, and troubleshooting activities\n• Knowledge of space-grade/qualified FPGAs and ASICs and toolsets including AMD/Xilinx Vivado or Microchip Libero.\n• Experience or knowledge of MS Project, JIRA.\n• Experience with MS Project, JIRA or equivalent a plus.\n• Experience with Earned Value Management System (EVMS).\nSecurity Clearance Statement: This position requires a government security clearance, you must be a US Citizen for consideration.\nClearance Level: Secret\nOther Important Information You Should Know\nExpression of Interest: By applying to this job, you are expressing interest in this position and could be considered for other career opportunities where similar skills and requirements have been identified as a match. Should this match be identified you may be contacted for this and future openings.\nAbility to Work Remotely: Onsite Full-time: The work associated with this position will be performed onsite at a designated Lockheed Martin facility.\nWork Schedules: Lockheed Martin supports a variety of alternate work schedules that provide additional flexibility to our employees. Schedules range from standard 40 hours over a five day work week while others may be condensed. These condensed schedules provide employees with additional time away from the office and are in addition to our Paid Time off benefits.\nSchedule for this Position: 9x80 every other Friday off\nPay Rate: The annual base salary range for this position in California, Massachusetts, and New York (excluding most major metropolitan areas), Colorado, Hawaii, Illinois, Maryland, Minnesota, New Jersey, Vermont, Washington or Washington DC is $82,900 - $146,165. For states not referenced above, the salary range for this position will reflect the candidate’s final work location. Please note that the salary information is a general guideline only. Lockheed Martin considers factors such as (but not limited to) scope and responsibilities of the position, candidates work experience, education/ training, key skills as well as spanet and business considerations when extending an offer.\nBenefits offered: Medical, Dental, Vision, Life Insurance, Short-Term Disability, Long-Term Disability, 401(k) match, Flexible Spending Accounts, EAP, Education Assistance, Parental Leave, Paid time off, and Holidays.\n(Washington state applicants only) Non-represented full-time employees: accrue at least 10 hours per month of Paid Time Off (PTO) to be used for incidental absences and other reasons; receive at least 90 hours for holidays. Represented full time employees accrue 6.67 hours of Vacation per month; accrue up to 52 hours of sick leave annually; receive at least 96 hours for holidays. PTO, Vacation, sick leave, and holiday hours are prorated based on start date during the calendar year.\nThis position is incentive plan eligible.\nPay Rate: The annual base salary range for this position in most major metropolitan areas in California, Massachusetts, and New York is $95,300 - $165,255. For states not referenced above, the salary range for this position will reflect the candidate’s final work location. Please note that the salary information is a general guideline only. Lockheed Martin considers factors such as (but not limited to) scope and responsibilities of the position, candidates work experience, education/ training, key skills as well as spanet and business considerations when extending an offer.\nBenefits offered: Medical, Dental, Vision, Life Insurance, Short-Term Disability, Long-Term Disability, 401(k) match, Flexible Spending Accounts, EAP, Education Assistance, Parental Leave, Paid time off, and Holidays.\nThis position is incentive plan eligible.\nLockheed Martin is an equal opportunity employer. Qualified candidates will be considered without regard to legally protected characteristics.\nThe application window will close in 90 days; applicants are encouraged to apply within 5 - 30 days of the requisition posting date in order to receive optimal consideration.\nAt Lockheed Martin, we use our passion for purposeful innovation to help keep people safe and solve the worlds most complex challenges. Our people are some of the greatest minds in the industry and truly make Lockheed Martin a great place to work.\n\nWith our employees as our priority, we provide diverse career opportunities designed to propel, develop, and boost agility. Our flexible schedules, competitive pay, and comprehensive benefits enable our employees to live a healthy, fulfilling life at and outside of work. We place an emphasis on empowering our employees by fostering an inclusive environment built upon integrity and corporate responsibility.\n\nIf this sounds like a culture you connect with, you’re invited to apply for this role. Or, if you are unsure whether your experience aligns with the requirements of this position, we encourage you to search on Lockheed Martin Jobs, and apply for roles that align with your qualifications.\nExperience Level: Experienced Professional\nBusiness Unit: SPACE\nRelocation Available: Possible\nCareer Area: Electrical Engineering\nType: Full-Time\nShift: First\n\n• Experience in ASIC / FPGA life cycle (architecture, design, simulation, verification, validation, integration & test).\n• FPGA/ASIC verification experience is a plus.\n• Experience with electronics design\n• Experience in lab integration, and troubleshooting activities\n• Knowledge of space-grade/qualified FPGAs and ASICs and toolsets including AMD/Xilinx Vivado or Microchip Libero.\n• Experience or knowledge of MS Project, JIRA.\n• Experience with MS Project, JIRA or equivalent a plus.\n• Experience with Earned Value Management System (EVMS).",
    "job_is_remote": false,
    "job_posted_at": "5 days ago",
    "job_posted_at_timestamp": 1770681600,
    "job_posted_at_datetime_utc": "2026-02-10T00:00:00.000Z",
    "job_location": "Denver, CO",
    "job_city": "Denver",
    "job_state": "Colorado",
    "job_country": "US",
    "job_latitude": 39.739235799999996,
    "job_longitude": -104.990251,
    "job_benefits": [
      "health_insurance",
      "dental_coverage",
      "paid_time_off"
    ],
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3DEt-Izh6WGuKZ0YCvAAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_salary": null,
    "job_min_salary": null,
    "job_max_salary": null,
    "job_salary_period": null,
    "job_highlights": {
      "Qualifications": [
        "You need to be an independently minded and well organized engineer, comfortable in laboratory digital environments, and able to respond and interact with a dynamic fast-moving team",
        "1+ years professional experience",
        "While no clearance is needed to start in this position, you will need to obtain and maintain a DoD Secret clearance, thus US Citizenship is required",
        "Bachelor of Science or higher from an accredited college in Electrical Engineering or related discipline, or equivalent experience/combined education",
        "Experience in the design of any of the following:",
        "FPGAs",
        "Mixed-signal ASICs",
        "HDL programming experience with VHDL, Verilog, and/or SystemVerilog",
        "Linux development environment",
        "Willing and able to obtain and maintain a DoD Secret clearance, thus US Citizenship is required for this position",
        "Security Clearance Statement: This position requires a government security clearance, you must be a US Citizen for consideration",
        "Experience in ASIC / FPGA life cycle (architecture, design, simulation, verification, validation, integration & test)",
        "Experience with electronics design",
        "Experience in lab integration, and troubleshooting activities",
        "Knowledge of space-grade/qualified FPGAs and ASICs and toolsets including AMD/Xilinx Vivado or Microchip Libero",
        "Experience or knowledge of MS Project, JIRA",
        "Experience with Earned Value Management System (EVMS)"
      ],
      "Benefits": [
        "You will work a flexible 9x80 schedule in the office full-time",
        "Schedules range from standard 40 hours over a five day work week while others may be condensed",
        "These condensed schedules provide employees with additional time away from the office and are in addition to our Paid Time off benefits",
        "Schedule for this Position: 9x80 every other Friday off",
        "Pay Rate: The annual base salary range for this position in California, Massachusetts, and New York (excluding most major metropolitan areas), Colorado, Hawaii, Illinois, Maryland, Minnesota, New Jersey, Vermont, Washington or Washington DC is $82,900 - $146,165. For states not referenced above, the salary range for this position will reflect the candidate’s final work location",
        "Benefits offered: Medical, Dental, Vision, Life Insurance, Short-Term Disability, Long-Term Disability, 401(k) match, Flexible Spending Accounts, EAP, Education Assistance, Parental Leave, Paid time off, and Holidays",
        "(Washington state applicants only) Non-represented full-time employees: accrue at least 10 hours per month of Paid Time Off (PTO) to be used for incidental absences and other reasons; receive at least 90 hours for holidays",
        "Represented full time employees accrue 6.67 hours of Vacation per month; accrue up to 52 hours of sick leave annually; receive at least 96 hours for holidays",
        "PTO, Vacation, sick leave, and holiday hours are prorated based on start date during the calendar year",
        "This position is incentive plan eligible",
        "Pay Rate: The annual base salary range for this position in most major metropolitan areas in California, Massachusetts, and New York is $95,300 - $165,255",
        "Benefits offered: Medical, Dental, Vision, Life Insurance, Short-Term Disability, Long-Term Disability, 401(k) match, Flexible Spending Accounts, EAP, Education Assistance, Parental Leave, Paid time off, and Holidays",
        "This position is incentive plan eligible",
        "Our flexible schedules, competitive pay, and comprehensive benefits enable our employees to live a healthy, fulfilling life at and outside of work",
        "Relocation Available: Possible"
      ],
      "Responsibilities": [
        "Work with low SWaP, radiation hardened, space rated devices",
        "Perform all aspects of ASIC and FPGA development through the lifecycle from initial requirements capture through architecture, design, analysis, simulations and test in a Linux-based high-performance computing environment",
        "Support technical reviews and present to internal and external stakeholders",
        "Interface with an independent verification team who will be working in parallel, verifying the design"
      ]
    },
    "job_onet_soc": "17206100",
    "job_onet_job_zone": "4",
    "id": "www-jsfirm-com-engineering-asic-fpga-design-engineer-ii-denver-colorado-jobid_1850000",
    "_source": "new_jobs"
  }
]