$date
	Sun May 24 14:07:24 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ms
$end
$scope module shiftreg_tb $end
$var wire 1 ! e $end
$var reg 1 " a $end
$var reg 1 # clk $end
$var reg 1 $ clr $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # clk $end
$var wire 1 $ clr $end
$var reg 1 % b $end
$var reg 1 & c $end
$var reg 1 ' d $end
$var reg 1 ! e $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x'
x&
x%
1$
0#
0"
x!
$end
#90
0%
1#
#180
0#
#200
1"
#270
0&
1%
1#
#300
0"
#360
0#
#400
1"
#450
0'
1&
1#
#540
0#
#630
0!
1'
1#
#720
0#
#810
1!
1#
#900
0#
#990
1#
#1080
0#
#1170
1#
#1260
0#
#1350
1#
#1400
