{
  "processor": "Sharp LH0080",
  "manufacturer": "Sharp",
  "year": 1976,
  "schema_version": "1.0",
  "source": "Zilog Z80 datasheet (Sharp second-source)",
  "base_architecture": "z80",
  "base_timing_reference": "Zilog Z80 CPU User Manual",
  "timing_notes": "Sharp second-source of Zilog Z80; pin-compatible clone at 2.5 MHz; identical instruction set and timing in T-states",
  "instruction_count": 30,
  "instructions": [
    {"mnemonic": "ADD A,r", "opcode": "0x80", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "S,Z,H,P/V,N,C", "notes": "Add register to A; 4 T-states"},
    {"mnemonic": "ADC A,r", "opcode": "0x88", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "S,Z,H,P/V,N,C", "notes": "Add with carry"},
    {"mnemonic": "SUB r", "opcode": "0x90", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "S,Z,H,P/V,N,C", "notes": "Subtract register from A"},
    {"mnemonic": "AND r", "opcode": "0xA0", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "S,Z,H,P/V,N", "notes": "Logical AND with A"},
    {"mnemonic": "OR r", "opcode": "0xB0", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "S,Z,H,P/V,N", "notes": "Logical OR with A"},
    {"mnemonic": "CP r", "opcode": "0xB8", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "S,Z,H,P/V,N,C", "notes": "Compare register with A"},
    {"mnemonic": "INC r", "opcode": "0x04", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "S,Z,H,P/V,N", "notes": "Increment register"},
    {"mnemonic": "LD r,r'", "opcode": "0x40", "bytes": 1, "cycles": 4, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Load register from register; 4 T-states"},
    {"mnemonic": "LD r,n", "opcode": "0x06", "bytes": 2, "cycles": 7, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Load register immediate; 7 T-states"},
    {"mnemonic": "LD A,(nn)", "opcode": "0x3A", "bytes": 3, "cycles": 13, "category": "data_transfer", "addressing_mode": "direct", "flags_affected": "none", "notes": "Load A from direct address; 13 T-states"},
    {"mnemonic": "LD (HL),r", "opcode": "0x70", "bytes": 1, "cycles": 7, "category": "memory", "addressing_mode": "register_indirect", "flags_affected": "none", "notes": "Store to (HL); 7 T-states"},
    {"mnemonic": "LD r,(HL)", "opcode": "0x46", "bytes": 1, "cycles": 7, "category": "memory", "addressing_mode": "register_indirect", "flags_affected": "none", "notes": "Load from (HL); 7 T-states"},
    {"mnemonic": "LD r,(IX+d)", "opcode": "0xDD46", "bytes": 3, "cycles": 19, "category": "memory", "addressing_mode": "indexed", "flags_affected": "none", "notes": "Load indexed IX; 19 T-states"},
    {"mnemonic": "JP nn", "opcode": "0xC3", "bytes": 3, "cycles": 10, "category": "control", "addressing_mode": "direct", "flags_affected": "none", "notes": "Jump absolute; 10 T-states"},
    {"mnemonic": "JR e", "opcode": "0x18", "bytes": 2, "cycles": 12, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Jump relative; 12 T-states (taken)"},
    {"mnemonic": "JR cc,e", "opcode": "0x20", "bytes": 2, "cycles": 7, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Jump relative conditional; 7/12 T-states"},
    {"mnemonic": "CALL nn", "opcode": "0xCD", "bytes": 3, "cycles": 17, "category": "control", "addressing_mode": "direct", "flags_affected": "none", "notes": "Call subroutine; 17 T-states"},
    {"mnemonic": "RET", "opcode": "0xC9", "bytes": 1, "cycles": 10, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Return; 10 T-states"},
    {"mnemonic": "PUSH qq", "opcode": "0xC5", "bytes": 1, "cycles": 11, "category": "stack", "addressing_mode": "register", "flags_affected": "none", "notes": "Push register pair; 11 T-states"},
    {"mnemonic": "POP qq", "opcode": "0xC1", "bytes": 1, "cycles": 10, "category": "stack", "addressing_mode": "register", "flags_affected": "none", "notes": "Pop register pair; 10 T-states"},
    {"mnemonic": "LDIR", "opcode": "0xEDB0", "bytes": 2, "cycles": 21, "category": "block", "addressing_mode": "implied", "flags_affected": "H,P/V,N", "notes": "Block transfer repeat; 21 T-states per byte (16 if BC=0)"},
    {"mnemonic": "LDDR", "opcode": "0xEDB8", "bytes": 2, "cycles": 21, "category": "block", "addressing_mode": "implied", "flags_affected": "H,P/V,N", "notes": "Block transfer reverse repeat"},
    {"mnemonic": "CPIR", "opcode": "0xEDB1", "bytes": 2, "cycles": 21, "category": "block", "addressing_mode": "implied", "flags_affected": "S,Z,H,P/V,N", "notes": "Block compare repeat; 21 T-states per byte"},
    {"mnemonic": "IN A,(n)", "opcode": "0xDB", "bytes": 2, "cycles": 11, "category": "io", "addressing_mode": "port", "flags_affected": "none", "notes": "Input from port; 11 T-states"},
    {"mnemonic": "OUT (n),A", "opcode": "0xD3", "bytes": 2, "cycles": 11, "category": "io", "addressing_mode": "port", "flags_affected": "none", "notes": "Output to port; 11 T-states"},
    {"mnemonic": "BIT b,r", "opcode": "0xCB40", "bytes": 2, "cycles": 8, "category": "bit", "addressing_mode": "register", "flags_affected": "Z,H,N", "notes": "Test bit; 8 T-states"},
    {"mnemonic": "SET b,r", "opcode": "0xCBC0", "bytes": 2, "cycles": 8, "category": "bit", "addressing_mode": "register", "flags_affected": "none", "notes": "Set bit; 8 T-states"},
    {"mnemonic": "RES b,r", "opcode": "0xCB80", "bytes": 2, "cycles": 8, "category": "bit", "addressing_mode": "register", "flags_affected": "none", "notes": "Reset bit; 8 T-states"},
    {"mnemonic": "NOP", "opcode": "0x00", "bytes": 1, "cycles": 4, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "No operation; 4 T-states"},
    {"mnemonic": "HALT", "opcode": "0x76", "bytes": 1, "cycles": 4, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Halt until interrupt; 4 T-states"}
  ]
}
