
---------- Begin Simulation Statistics ----------
final_tick                                  769607289                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  70552                       # Simulator instruction rate (inst/s)
host_mem_usage                                 696324                       # Number of bytes of host memory used
host_op_rate                                   143482                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    33.36                       # Real time elapsed on the host
host_tick_rate                               23069403                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2353640                       # Number of instructions simulated
sim_ops                                       4786641                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000770                       # Number of seconds simulated
sim_ticks                                   769607289                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               549605                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             28912                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            428679                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             346707                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          549605                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           202898                       # Number of indirect misses.
system.cpu.branchPred.lookups                  726468                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  150382                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        19024                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   1972555                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1092439                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             29021                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     542226                       # Number of branches committed
system.cpu.commit.bw_lim_events                281833                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              42                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          807340                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2353640                       # Number of instructions committed
system.cpu.commit.committedOps                4786641                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      1880146                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.545888                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.836245                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       679514     36.14%     36.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       228335     12.14%     48.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       234056     12.45%     60.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       213221     11.34%     72.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       129987      6.91%     78.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        38738      2.06%     81.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        39005      2.07%     83.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        35457      1.89%     85.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       281833     14.99%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1880146                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      10507                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               117358                       # Number of function calls committed.
system.cpu.commit.int_insts                   4692022                       # Number of committed integer instructions.
system.cpu.commit.loads                        689663                       # Number of loads committed
system.cpu.commit.membars                          20                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        88520      1.85%      1.85% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3382691     70.67%     72.52% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            5466      0.11%     72.63% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               14      0.00%     72.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            502      0.01%     72.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     72.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     72.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     72.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     72.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     72.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     72.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     72.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               6      0.00%     72.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     72.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              52      0.00%     72.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     72.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1978      0.04%     72.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           5479      0.11%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             7      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          687693     14.37%     87.17% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         612263     12.79%     99.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         1970      0.04%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4786641                       # Class of committed instruction
system.cpu.commit.refs                        1301926                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2353640                       # Number of Instructions Simulated
system.cpu.committedOps                       4786641                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.981940                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.981940                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                323784                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                5961210                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   730495                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    820741                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  29276                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 94196                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      742590                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1469                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      641501                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            35                       # TLB misses on write requests
system.cpu.fetch.Branches                      726468                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    490222                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1169767                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  7709                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        2965382                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  116                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           673                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   58552                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.314334                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             798638                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             497089                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.283085                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            1998492                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.113007                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.525581                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   997022     49.89%     49.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    47012      2.35%     52.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    61902      3.10%     55.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   101542      5.08%     60.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    60209      3.01%     63.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    50214      2.51%     65.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    42015      2.10%     68.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   106727      5.34%     73.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   531849     26.61%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1998492                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     17477                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     9530                       # number of floating regfile writes
system.cpu.idleCycles                          312642                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                35147                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   578480                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.240038                       # Inst execution rate
system.cpu.iew.exec_refs                      1383839                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     641501                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   94143                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                814597                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                832                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1860                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               694327                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             5593997                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                742338                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             51479                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               5177028                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     94                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    87                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  29276                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   201                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            10                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           346959                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          230                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          347                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       124931                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        82063                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            347                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        28333                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           6814                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   6535734                       # num instructions consuming a value
system.cpu.iew.wb_count                       5157658                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.543824                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3554292                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.231657                       # insts written-back per cycle
system.cpu.iew.wb_sent                        5168340                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  8540999                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3928856                       # number of integer regfile writes
system.cpu.ipc                               1.018392                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.018392                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             98505      1.88%      1.88% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3713751     71.03%     72.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 5785      0.11%     73.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    14      0.00%     73.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 521      0.01%     73.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     73.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     73.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     73.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     73.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     73.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     73.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     73.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    8      0.00%     73.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     73.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   83      0.00%     73.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     73.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 2426      0.05%     73.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                5947      0.11%     73.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 15      0.00%     73.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     73.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     73.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     73.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     73.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     73.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     73.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     73.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     73.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     73.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     73.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     73.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     73.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     73.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     73.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     73.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     73.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     73.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     73.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     73.20% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               750266     14.35%     87.55% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              648459     12.40%     99.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            2721      0.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             12      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                5228513                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   12308                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               24570                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        11915                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              15281                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       64136                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012267                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   42759     66.67%     66.67% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     66.67% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     66.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     66.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     66.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     66.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     66.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     66.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     66.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     66.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     66.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     66.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     66.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      5      0.01%     66.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     66.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     46      0.07%     66.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     66.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     66.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     66.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     66.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     66.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     66.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     66.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     66.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     66.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     66.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     66.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     66.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     66.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     66.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     66.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     66.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     66.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     66.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     66.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     66.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     66.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     66.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     66.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     66.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     66.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     66.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     66.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     66.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     66.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     66.75% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  13107     20.44%     87.19% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  8216     12.81%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                3      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                5181836                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           12498443                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      5145743                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           6386387                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    5591122                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   5228513                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2875                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          807336                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              3365                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2833                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1279183                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1998492                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.616229                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.198713                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              553133     27.68%     27.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              149211      7.47%     35.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              294465     14.73%     49.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              289016     14.46%     64.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              308097     15.42%     79.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              168363      8.42%     88.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              132153      6.61%     94.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               76229      3.81%     98.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               27825      1.39%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1998492                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.262315                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      490337                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           162                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads            171567                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            33702                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               814597                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              694327                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 2287267                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.numCycles                          2311134                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   97037                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4640319                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  45865                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   776887                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    914                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   553                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              14628018                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                5828192                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             5697910                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    864476                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 168265                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  29276                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                229806                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1057559                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             19086                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          9716018                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1010                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 17                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    365176                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             13                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      7192294                       # The number of ROB reads
system.cpu.rob.rob_writes                    11307187                       # The number of ROB writes
system.cpu.timesIdled                            7493                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         8408                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         17813                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    769607289                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               8791                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           59                       # Transaction distribution
system.membus.trans_dist::WritebackClean         8321                       # Transaction distribution
system.membus.trans_dist::CleanEvict               28                       # Transaction distribution
system.membus.trans_dist::ReadExReq               614                       # Transaction distribution
system.membus.trans_dist::ReadExResp              614                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           8568                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           223                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        25457                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        25457                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1761                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         1761                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  27218                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      1080896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      1080896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        57344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        57344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1138240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9405                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000425                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.020620                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9401     99.96%     99.96% # Request fanout histogram
system.membus.snoop_fanout::1                       4      0.04%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                9405                       # Request fanout histogram
system.membus.reqLayer2.occupancy            55596218                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           43062081                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.6                       # Layer utilization (%)
system.membus.respLayer2.occupancy            4477845                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    769607289                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         548352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          53568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             601920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       548352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        548352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         3776                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            3776                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            8568                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             837                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9405                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           59                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 59                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         712508844                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          69604330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             782113175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    712508844                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        712508844                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4906398                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              4906398                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4906398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        712508844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         69604330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            787019573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       644.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       685.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       836.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000572858434                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           37                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           37                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               11507                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                586                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        9405                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       8378                       # Number of write requests accepted
system.mem_ctrls.readBursts                      9405                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     8378                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   7884                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  7734                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                54                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                57                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                55                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               82                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               91                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               57                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                55                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                45                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                53                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                40                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                44                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               46                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               43                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               38                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               15                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.85                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     17346215                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    7605000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                45864965                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11404.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30154.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1091                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     478                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.22                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  9405                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 8378                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     266                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      73                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          567                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    239.746032                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   168.955622                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   233.055580                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          163     28.75%     28.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          212     37.39%     66.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           93     16.40%     82.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           37      6.53%     89.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           16      2.82%     91.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      1.41%     93.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            8      1.41%     94.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      1.41%     96.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           22      3.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          567                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           37                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      40.162162                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.588382                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     54.770488                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15              6     16.22%     16.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31            18     48.65%     64.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             9     24.32%     89.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             1      2.70%     91.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            1      2.70%     94.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      2.70%     97.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      2.70%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            37                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           37                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.837838                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.798625                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.190553                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               23     62.16%     62.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      5.41%     67.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                8     21.62%     89.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      8.11%     97.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      2.70%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            37                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  97344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  504576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   39872                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  601920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               536192                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       126.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        51.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    782.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    696.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.39                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.40                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     769604334                       # Total gap between requests
system.mem_ctrls.avgGap                      43277.53                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        43840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        53504                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        39872                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 56964117.448736898601                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 69521171.076122701168                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 51808241.124909617007                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         8568                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          837                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         8378                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     21436817                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     24428148                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  20475092776                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst      2501.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29185.36                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2443911.77                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    72.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              2363340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1248555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             6454560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            1310220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     60234720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        276679140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         62536320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          410826855                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        533.813623                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    159902097                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     25480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    584225192                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1742160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               903210                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             4405380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            1941840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     60234720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        148749480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        170266560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          388243350                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        504.469429                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    441342204                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     25480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    302785085                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON       769607289                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    769607289                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       480420                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           480420                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       480420                       # number of overall hits
system.cpu.icache.overall_hits::total          480420                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         9802                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           9802                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         9802                       # number of overall misses
system.cpu.icache.overall_misses::total          9802                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    259465608                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    259465608                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    259465608                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    259465608                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       490222                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       490222                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       490222                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       490222                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.019995                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.019995                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.019995                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.019995                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 26470.680269                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 26470.680269                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 26470.680269                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 26470.680269                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          186                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           62                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         8321                       # number of writebacks
system.cpu.icache.writebacks::total              8321                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1234                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1234                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1234                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1234                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         8568                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         8568                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         8568                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         8568                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    220801693                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    220801693                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    220801693                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    220801693                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.017478                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.017478                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.017478                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.017478                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 25770.505719                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 25770.505719                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 25770.505719                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 25770.505719                       # average overall mshr miss latency
system.cpu.icache.replacements                   8321                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       480420                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          480420                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         9802                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          9802                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    259465608                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    259465608                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       490222                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       490222                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.019995                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.019995                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 26470.680269                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 26470.680269                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1234                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1234                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         8568                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         8568                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    220801693                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    220801693                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.017478                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.017478                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 25770.505719                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 25770.505719                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    769607289                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           242.862551                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               94671                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              8321                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             11.377358                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   242.862551                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.948682                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.948682                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          247                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          210                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.964844                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            989012                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           989012                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    769607289                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           5328                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    769607289                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    769607289                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    769607289                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    769607289                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    769607289                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    769607289                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1005160                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1005160                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1005160                       # number of overall hits
system.cpu.dcache.overall_hits::total         1005160                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1280                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1280                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1280                       # number of overall misses
system.cpu.dcache.overall_misses::total          1280                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     81267106                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     81267106                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     81267106                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     81267106                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1006440                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1006440                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1006440                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1006440                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001272                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001272                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001272                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001272                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63489.926562                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63489.926562                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63489.926562                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63489.926562                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          506                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    50.600000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           59                       # number of writebacks
system.cpu.dcache.writebacks::total                59                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          443                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          443                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          443                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          443                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          837                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          837                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          837                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          837                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     50902141                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     50902141                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     50902141                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     50902141                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000832                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000832                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000832                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000832                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60814.983274                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60814.983274                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60814.983274                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60814.983274                       # average overall mshr miss latency
system.cpu.dcache.replacements                     87                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       393512                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          393512                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          665                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           665                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     44651231                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     44651231                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       394177                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       394177                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001687                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001687                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67144.708271                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67144.708271                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          442                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          442                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          223                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          223                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     14825362                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     14825362                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000566                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000566                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66481.443946                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66481.443946                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       611648                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         611648                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          615                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          615                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     36615875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     36615875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       612263                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       612263                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001004                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001004                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59538.008130                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59538.008130                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          614                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          614                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     36076779                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     36076779                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58756.969055                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58756.969055                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    769607289                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           531.207656                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                1403                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                87                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             16.126437                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            144000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   531.207656                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.518757                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.518757                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          750                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          654                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.732422                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2013717                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2013717                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1073708883                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 216348                       # Simulator instruction rate (inst/s)
host_mem_usage                                 697348                       # Number of bytes of host memory used
host_op_rate                                   413718                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    17.24                       # Real time elapsed on the host
host_tick_rate                               17639698                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3729713                       # Number of instructions simulated
sim_ops                                       7132309                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000304                       # Number of seconds simulated
sim_ticks                                   304101594                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               124187                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2713                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             18236                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             123800                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          124187                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              387                       # Number of indirect misses.
system.cpu.branchPred.lookups                  227792                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  103167                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           62                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    329409                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   221888                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              2713                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     200276                       # Number of branches committed
system.cpu.commit.bw_lim_events                155942                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          242496                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1376073                       # Number of instructions committed
system.cpu.commit.committedOps                2345668                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       880374                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.664399                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.059240                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       282028     32.04%     32.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       196028     22.27%     54.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       122669     13.93%     68.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        21056      2.39%     70.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        36271      4.12%     74.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         4805      0.55%     75.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         6536      0.74%     76.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        55039      6.25%     82.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       155942     17.71%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       880374                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                91252                       # Number of function calls committed.
system.cpu.commit.int_insts                   2345668                       # Number of committed integer instructions.
system.cpu.commit.loads                        540524                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1409376     60.08%     60.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     60.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     60.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     60.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     60.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     60.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     60.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     60.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     60.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     60.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     60.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     60.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     60.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     60.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     60.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     60.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     60.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     60.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     60.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     60.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     60.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     60.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     60.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     60.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     60.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     60.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     60.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     60.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     60.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     60.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     60.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     60.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     60.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     60.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     60.08% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          540524     23.04%     83.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         395768     16.87%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           2345668                       # Class of committed instruction
system.cpu.commit.refs                         936292                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1376073                       # Number of Instructions Simulated
system.cpu.committedOps                       2345668                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.663641                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.663641                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                396718                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                2622289                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   153147                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    210015                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   2850                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                149440                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      557055                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             5                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      415220                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                      227792                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    304933                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        602367                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1058                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        1586498                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    5700                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.249439                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             306953                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             226967                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.737261                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             912170                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.947480                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.394072                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   444447     48.72%     48.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    35145      3.85%     52.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    34663      3.80%     56.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    60434      6.63%     63.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    36554      4.01%     67.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    10073      1.10%     68.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    36118      3.96%     72.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    48347      5.30%     77.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   206389     22.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               912170                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                            1048                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2754                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   214702                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.706284                       # Inst execution rate
system.cpu.iew.exec_refs                       972275                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     415220                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   29014                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                604310                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  1                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                33                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               439049                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             2588164                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                557055                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              8243                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               2471427                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   2823                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   516                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   2850                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  3339                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           425540                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          162                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        63787                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        43280                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            162                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          393                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           2361                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   3250002                       # num instructions consuming a value
system.cpu.iew.wb_count                       2470993                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.506815                       # average fanout of values written-back
system.cpu.iew.wb_producers                   1647149                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.705808                       # insts written-back per cycle
system.cpu.iew.wb_sent                        2471307                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  4731110                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1841381                       # number of integer regfile writes
system.cpu.ipc                               1.506840                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.506840                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1501668     60.56%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               559737     22.57%     83.13% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              418266     16.87%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                2479671                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       12892                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.005199                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    1505     11.67%     11.67% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     11.67% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     11.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     11.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     11.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     11.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     11.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     11.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     11.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     11.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     11.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     11.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     11.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     11.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     11.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     11.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     11.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     11.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     11.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     11.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     11.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     11.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     11.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     11.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     11.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     11.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     11.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     11.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     11.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     11.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     11.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     11.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     11.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     11.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     11.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     11.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     11.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     11.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     11.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     11.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     11.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     11.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     11.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     11.67% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   8886     68.93%     80.60% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  2501     19.40%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                2492563                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            5884429                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      2470993                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           2830819                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    2588163                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   2479671                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   1                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          242496                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                26                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedOperandsExamined       373399                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        912170                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.718431                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.840163                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              106430     11.67%     11.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              166599     18.26%     29.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              172517     18.91%     48.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              159230     17.46%     66.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              149635     16.40%     82.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               86595      9.49%     92.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               41759      4.58%     96.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               26961      2.96%     99.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                2444      0.27%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          912170                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.715311                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      304933                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads            433901                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            89707                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               604310                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              439049                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1306116                       # number of misc regfile reads
system.cpu.numCycles                           913218                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   58203                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1970153                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 150933                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   206578                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  25686                       # Number of times rename has blocked due to LQ full
system.cpu.rename.RenameLookups               6787125                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                2607488                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             2184417                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    305965                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 150668                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   2850                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                338574                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   214269                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          5043312                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    741940                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      3312596                       # The number of ROB reads
system.cpu.rob.rob_writes                     5208144                       # The number of ROB writes
system.cpu.timesIdled                               8                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           19                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            37                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    304101594                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 19                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            2                       # Transaction distribution
system.membus.trans_dist::WritebackClean           12                       # Transaction distribution
system.membus.trans_dist::CleanEvict                4                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq             13                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq             6                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port           38                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total           38                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port           18                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total           18                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port          512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total          512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                19                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.052632                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.229416                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      18     94.74%     94.74% # Request fanout histogram
system.membus.snoop_fanout::1                       1      5.26%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                  19                       # Request fanout histogram
system.membus.reqLayer2.occupancy              100704                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              68500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy              32334                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    304101594                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total               1216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst              13                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                  19                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  2                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           2735928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1262736                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               3998664                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      2735928                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2735928                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         420912                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               420912                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         420912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          2735928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1262736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              4419576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        14.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples        13.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples         6.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000248494456                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            1                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            1                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 130                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 17                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                          19                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         14                       # Number of write requests accepted
system.mem_ctrls.readBursts                        19                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       14                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                3                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      16.45                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                        59000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      95000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  415250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      3105.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                21855.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                       15                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      11                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.95                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.57                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                    19                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   14                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           19                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean           192                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   154.772483                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   131.507499                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127            5     26.32%     26.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191            5     26.32%     52.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255            3     15.79%     68.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319            2     10.53%     78.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383            2     10.53%     89.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511            1      5.26%     94.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575            1      5.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           19                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            1                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean             48                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     48.000000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev           nan                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-49             1    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             1                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            1                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             18                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev           nan                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             1                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                   1216                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    1152                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                    1216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  896                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         4.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         3.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      4.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      2.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.06                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     212167911                       # Total gap between requests
system.mem_ctrls.avgGap                    6429330.64                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst          832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data          384                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         1152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 2735927.783397281542                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1262735.900029514451                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3788207.700088543352                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst           13                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data            6                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           14                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst       275250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data       140000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks    904515883                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     21173.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     23333.33                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  64608277.36                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                64260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                41745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy               35700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy              88740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     23970960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         10774710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        107701920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          142678035                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        469.178846                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    279894692                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     10140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     14066902                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                14280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                30360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy               99960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy               5220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     23970960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy          7554210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        110413920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          142088910                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        467.241582                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    286956100                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     10140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT      7005494                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON       304101594                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    304101594                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       304909                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           304909                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       304909                       # number of overall hits
system.cpu.icache.overall_hits::total          304909                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           24                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             24                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           24                       # number of overall misses
system.cpu.icache.overall_misses::total            24                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1189809                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1189809                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1189809                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1189809                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       304933                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       304933                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       304933                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       304933                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000079                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000079                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000079                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000079                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49575.375000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49575.375000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49575.375000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49575.375000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           12                       # number of writebacks
system.cpu.icache.writebacks::total                12                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst           11                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           11                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           13                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           13                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst       696430                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       696430                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst       696430                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       696430                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000043                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000043                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000043                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000043                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 53571.538462                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53571.538462                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 53571.538462                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53571.538462                       # average overall mshr miss latency
system.cpu.icache.replacements                     12                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       304909                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          304909                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           24                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            24                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1189809                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1189809                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       304933                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       304933                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000079                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000079                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49575.375000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49575.375000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           11                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           13                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst       696430                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       696430                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000043                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 53571.538462                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53571.538462                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    304101594                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           247.989603                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                4249                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                12                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            354.083333                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   247.989603                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.968709                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.968709                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          248                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           68                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          180                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            609879                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           609879                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    304101594                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           5328                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    304101594                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    304101594                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    304101594                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    304101594                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    304101594                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    304101594                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       527266                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           527266                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       527266                       # number of overall hits
system.cpu.dcache.overall_hits::total          527266                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total              6                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::total             6                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data       333999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total       333999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data       333999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total       333999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       527272                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       527272                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       527272                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       527272                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000011                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000011                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 55666.500000                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55666.500000                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 55666.500000                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55666.500000                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            2                       # number of writebacks
system.cpu.dcache.writebacks::total                 2                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data            6                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total            6                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data            6                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total            6                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data       328985                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total       328985                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data       328985                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total       328985                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000011                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000011                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000011                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000011                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 54830.833333                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54830.833333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 54830.833333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54830.833333                       # average overall mshr miss latency
system.cpu.dcache.replacements                      6                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       131498                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          131498                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            6                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total             6                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data       333999                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total       333999                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       131504                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       131504                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000046                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000046                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 55666.500000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55666.500000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data            6                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total            6                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data       328985                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total       328985                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000046                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 54830.833333                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54830.833333                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       395768                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         395768                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data       395768                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       395768                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    304101594                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  750                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                 221                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 6                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             36.833333                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          750                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.732422                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.732422                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          750                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          443                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          306                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.732422                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1054550                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1054550                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1134700497                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1268796                       # Simulator instruction rate (inst/s)
host_mem_usage                                 700420                       # Number of bytes of host memory used
host_op_rate                                  2418420                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     3.14                       # Real time elapsed on the host
host_tick_rate                               19409767                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3986707                       # Number of instructions simulated
sim_ops                                       7599298                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000061                       # Number of seconds simulated
sim_ticks                                    60991614                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                29608                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               476                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             15849                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              21460                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           29608                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             8148                       # Number of indirect misses.
system.cpu.branchPred.lookups                   46362                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   15263                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          420                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     99115                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    75934                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               476                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      43916                       # Number of branches committed
system.cpu.commit.bw_lim_events                 32534                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              34                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           12903                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               256994                       # Number of instructions committed
system.cpu.commit.committedOps                 466989                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       152358                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.065077                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.098072                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        45219     29.68%     29.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        22457     14.74%     44.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        18255     11.98%     56.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        14651      9.62%     66.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         5057      3.32%     69.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         6318      4.15%     73.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         3090      2.03%     75.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         4777      3.14%     78.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        32534     21.35%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       152358                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                         70                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                14638                       # Number of function calls committed.
system.cpu.commit.int_insts                    466906                       # Number of committed integer instructions.
system.cpu.commit.loads                         90660                       # Number of loads committed
system.cpu.commit.membars                          20                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           13      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           307973     65.95%     65.95% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               2      0.00%     65.95% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               14      0.00%     65.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     65.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     65.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     65.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     65.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     65.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     65.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     65.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     65.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     65.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     65.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               4      0.00%     65.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     65.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              16      0.00%     65.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             30      0.01%     65.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     65.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     65.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     65.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     65.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     65.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     65.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     65.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     65.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     65.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     65.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     65.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     65.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     65.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     65.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     65.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     65.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     65.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     65.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     65.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     65.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     65.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     65.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     65.97% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           90652     19.41%     85.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          68275     14.62%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            466989                       # Class of committed instruction
system.cpu.commit.refs                         158935                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      256994                       # Number of Instructions Simulated
system.cpu.committedOps                        466989                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.712694                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.712694                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 60124                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 485246                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    27307                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     45486                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    547                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 20901                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       92975                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            36                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       68815                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             4                       # TLB misses on write requests
system.cpu.fetch.Branches                       46362                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     44393                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        103176                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   301                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         267606                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            5                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.SquashCycles                    1094                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.253126                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              50636                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              36723                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.461066                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             154365                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.163113                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.417693                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    69507     45.03%     45.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     6898      4.47%     49.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     8494      5.50%     55.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     6133      3.97%     58.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     5589      3.62%     62.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     5624      3.64%     66.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     3732      2.42%     68.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    13983      9.06%     77.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    34405     22.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               154365                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       146                       # number of floating regfile reads
system.cpu.fp_regfile_writes                       62                       # number of floating regfile writes
system.cpu.idleCycles                           28793                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  627                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    44510                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.593935                       # Inst execution rate
system.cpu.iew.exec_refs                       161789                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      68815                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    1808                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 92927                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 37                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 4                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                69545                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              479873                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 92974                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               935                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                475100                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     23                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    547                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    24                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            68653                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           93                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         1293                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2269                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1272                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             93                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          582                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             45                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    621036                       # num instructions consuming a value
system.cpu.iew.wb_count                        473374                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.541268                       # average fanout of values written-back
system.cpu.iew.wb_producers                    336147                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.584512                       # insts written-back per cycle
system.cpu.iew.wb_sent                         473624                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   854284                       # number of integer regfile reads
system.cpu.int_regfile_writes                  360106                       # number of integer regfile writes
system.cpu.ipc                               1.403127                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.403127                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               114      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                313708     65.90%     65.93% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    2      0.00%     65.93% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    14      0.00%     65.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   2      0.00%     65.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     65.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     65.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     65.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     65.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     65.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     65.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     65.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     65.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     65.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    4      0.00%     65.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     65.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   20      0.00%     65.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  34      0.01%     65.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     65.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     65.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     65.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     65.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     65.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     65.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     65.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     65.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     65.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     65.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     65.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     65.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     65.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     65.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     65.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     65.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     65.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     65.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     65.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     65.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     65.94% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                93139     19.57%     85.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               68963     14.49%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             12      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 476028                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     103                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                 206                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses           90                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                138                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        4501                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.009455                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    1668     37.06%     37.06% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     37.06% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     37.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     37.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     37.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     37.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     37.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     37.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     37.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     37.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     37.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     37.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     37.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     37.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     37.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     37.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     37.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     37.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     37.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     37.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     37.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     37.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     37.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     37.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     37.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     37.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     37.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     37.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     37.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     37.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     37.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     37.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     37.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     37.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     37.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     37.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     37.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     37.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     37.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     37.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     37.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     37.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     37.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     37.06% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   2058     45.72%     82.78% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   772     17.15%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                3      0.07%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 480312                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1110806                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       473284                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            492730                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     479772                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    476028                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 101                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           12903                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                83                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             67                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        18515                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        154365                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.083782                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.040591                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               18693     12.11%     12.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               16331     10.58%     22.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               28655     18.56%     41.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               31663     20.51%     61.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               22673     14.69%     76.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               16435     10.65%     87.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                9227      5.98%     93.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                6335      4.10%     97.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                4353      2.82%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          154365                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.599002                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       44394                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             9                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             32678                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             8680                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                92927                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               69545                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  238117                       # number of misc regfile reads
system.cpu.numCycles                           183158                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                    2459                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                429795                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  13070                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    36511                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   4069                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     3                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1213929                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 483451                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              445764                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     57141                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  36824                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    547                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 57656                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    15996                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups               162                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           869526                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles             51                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  5                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    109162                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              5                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       599716                       # The number of ROB reads
system.cpu.rob.rob_writes                      961788                       # The number of ROB writes
system.cpu.timesIdled                             169                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                     4                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          273                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           577                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     60991614                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                293                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            5                       # Transaction distribution
system.membus.trans_dist::WritebackClean          258                       # Transaction distribution
system.membus.trans_dist::CleanEvict                9                       # Transaction distribution
system.membus.trans_dist::ReadExReq                12                       # Transaction distribution
system.membus.trans_dist::ReadExResp               12                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            266                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            27                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          790                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          790                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port           92                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total           92                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    882                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        33536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        33536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port         2816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total         2816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   36352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               305                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.006557                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.080844                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     303     99.34%     99.34% # Request fanout histogram
system.membus.snoop_fanout::1                       2      0.66%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 305                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1731271                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1410282                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy             210971                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     60991614                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          17024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           2496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              19520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        17024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         17024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             320                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             266                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              39                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 305                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            5                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  5                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         279120339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          40923659                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             320043998                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    279120339                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        279120339                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        5246623                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              5246623                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        5246623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        279120339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         40923659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            325290621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       263.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       255.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        38.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000659818956                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           16                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           16                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 826                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                242                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         305                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        263                       # Number of write requests accepted
system.mem_ctrls.readBursts                       305                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      263                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     12                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                52                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                61                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                23                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               29                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                41                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                82                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               11                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.21                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.68                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      5571113                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    1465000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                11064863                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     19014.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37764.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      215                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     206                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.33                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   305                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  263                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      84                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          118                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    278.779661                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   182.826788                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   261.215310                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           42     35.59%     35.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           22     18.64%     54.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           17     14.41%     68.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           16     13.56%     82.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            8      6.78%     88.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            4      3.39%     92.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            2      1.69%     94.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      0.85%     94.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            6      5.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          118                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           16                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.375000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.996488                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.810074                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11                1      6.25%      6.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15                2     12.50%     18.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16                3     18.75%     37.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::17                2     12.50%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18                1      6.25%     56.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::19                2     12.50%     68.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20                1      6.25%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::23                1      6.25%     81.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24                3     18.75%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            16                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.125000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.118218                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.500000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               15     93.75%     93.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1      6.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            16                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  18752                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     768                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   16512                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   19520                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                16832                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       307.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       270.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    320.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    275.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     152923923                       # Total gap between requests
system.mem_ctrls.avgGap                     269232.26                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        16320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         2432                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        16512                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 267577768.970009565353                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 39874334.199452407658                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 270725742.722597897053                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          266                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           39                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          263                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      9118996                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      1945867                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   6241111687                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     34281.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     49894.03                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  23730462.69                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               285600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               125235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy              899640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             354960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4917120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         13873230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         11737920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           32193705                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        527.838221                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     30388263                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      2080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     28523351                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               642600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               322575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             1192380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             991800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4917120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         14590290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         11134080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           33790845                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        554.024443                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     28802778                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      2080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     30108836                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON        60991614                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     60991614                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        44053                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            44053                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        44053                       # number of overall hits
system.cpu.icache.overall_hits::total           44053                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          340                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            340                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          340                       # number of overall misses
system.cpu.icache.overall_misses::total           340                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     21994650                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     21994650                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     21994650                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     21994650                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        44393                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        44393                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        44393                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        44393                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007659                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007659                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007659                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007659                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64690.147059                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64690.147059                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64690.147059                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64690.147059                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          277                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          277                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          258                       # number of writebacks
system.cpu.icache.writebacks::total               258                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst           74                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           74                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           74                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           74                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          266                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          266                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          266                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          266                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     17811635                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     17811635                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     17811635                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     17811635                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005992                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005992                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005992                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005992                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 66961.033835                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 66961.033835                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 66961.033835                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 66961.033835                       # average overall mshr miss latency
system.cpu.icache.replacements                    258                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        44053                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           44053                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          340                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           340                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     21994650                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     21994650                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        44393                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        44393                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007659                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007659                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64690.147059                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64690.147059                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           74                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           74                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          266                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          266                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     17811635                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     17811635                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005992                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005992                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 66961.033835                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 66961.033835                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     60991614                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           254.395944                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              739309                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               514                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1438.344358                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   254.395944                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.993734                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.993734                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          120                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           53                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             89052                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            89052                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     60991614                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           5328                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED     60991614                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     60991614                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     60991614                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED     60991614                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     60991614                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     60991614                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        91216                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            91216                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        91216                       # number of overall hits
system.cpu.dcache.overall_hits::total           91216                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           53                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             53                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           53                       # number of overall misses
system.cpu.dcache.overall_misses::total            53                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      4121581                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      4121581                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      4121581                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      4121581                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        91269                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        91269                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        91269                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        91269                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000581                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000581                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000581                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000581                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77765.679245                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77765.679245                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77765.679245                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77765.679245                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          135                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          135                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            5                       # number of writebacks
system.cpu.dcache.writebacks::total                 5                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           14                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           14                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           39                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           39                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      3219520                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      3219520                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      3219520                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      3219520                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000427                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000427                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000427                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000427                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 82551.794872                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82551.794872                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 82551.794872                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82551.794872                       # average overall mshr miss latency
system.cpu.dcache.replacements                     14                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        22953                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           22953                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           41                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            41                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      3195508                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      3195508                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        22994                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        22994                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001783                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001783                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77939.219512                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77939.219512                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           14                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           27                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      2303244                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      2303244                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001174                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001174                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 85305.333333                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 85305.333333                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        68263                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          68263                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           12                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       926073                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       926073                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        68275                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        68275                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000176                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000176                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77172.750000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77172.750000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           12                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       916276                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       916276                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000176                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000176                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76356.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76356.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     60991614                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           758.835468                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1622900                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               789                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           2056.907478                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   758.835468                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.741050                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.741050                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          775                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          401                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          335                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.756836                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            182577                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           182577                       # Number of data accesses

---------- End Simulation Statistics   ----------
