Mapping logical library work (line 1) to current logical library
VGA_Module_v1_00_a ...
Mapping logical library work (line 2) to current logical library
VGA_Module_v1_00_a ...
Mapping logical library work (line 3) to current logical library
VGA_Module_v1_00_a ...
Parsing XST project file successfully ...
Analyzing HDL source files ...
Analyzing HDL source files successfully ...
HDL language for the peripheral (top level) design unit VGA_Module is vhdl ...
INFO:EDK:3391 - Create temporary xst project file:
   C:\FPGArcade\FPGArcade\pcores/VGA_Module.prj
Compiling vhdl file "C:/FPGArcade/VGA_Module/clk25Mhz.vhd" in Library
VGA_Module_v1_00_a.
Entity <clk25MHz> compiled.
Entity <clk25MHz> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/FPGArcade/VGA_Module/Video_RAM.vhd" in Library
VGA_Module_v1_00_a.
Entity <Video_RAM> compiled.
Entity <Video_RAM> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/FPGArcade/VGA_Module/VGA_Module.vhd" in Library
VGA_Module_v1_00_a.
Entity <top> compiled.
Entity <top> (Architecture <Behavioral>) compiled.


Analyzing HDL attributes ...
ERROR:EDK - Could not find top level entity VGA_Module
WARNING:EDK:3590 - Unable to delete temporary project file
   C:\FPGArcade\FPGArcade\pcores\VGA_Module.prj : 13
Mapping logical library work (line 1) to current logical library
VGA_Module_v1_00_a ...
Mapping logical library work (line 2) to current logical library
VGA_Module_v1_00_a ...
Mapping logical library work (line 3) to current logical library
VGA_Module_v1_00_a ...
Parsing XST project file successfully ...
Analyzing HDL source files ...
Analyzing HDL source files successfully ...
HDL language for the peripheral (top level) design unit VGA_Module is vhdl ...
WARNING:EDK:2221 - Project file C:\FPGArcade\FPGArcade\pcores/VGA_Module.prj
   already exists, will be overwrite and removed afterward ...
INFO:EDK:3391 - Create temporary xst project file:
   C:\FPGArcade\FPGArcade\pcores/VGA_Module.prj
Compiling vhdl file "C:/FPGArcade/VGA_Module/clk25Mhz.vhd" in Library
VGA_Module_v1_00_a.
Entity <clk25MHz> compiled.
Entity <clk25MHz> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/FPGArcade/VGA_Module/Video_RAM.vhd" in Library
VGA_Module_v1_00_a.
Entity <Video_RAM> compiled.
Entity <Video_RAM> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/FPGArcade/VGA_Module/VGA_Module.vhd" in Library
VGA_Module_v1_00_a.
Entity <VGA_Module> compiled.
ERROR:HDLParsers:3010 - "C:/FPGArcade/VGA_Module/VGA_Module.vhd" Line 36. Entity
   top does not exist.
ERROR:HDLParsers:3312 - "C:/FPGArcade/VGA_Module/VGA_Module.vhd" Line 39.
   Undefined symbol 'STD_LOGIC'.
ERROR:HDLParsers:1209 - "C:/FPGArcade/VGA_Module/VGA_Module.vhd" Line 39.
   STD_LOGIC: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/FPGArcade/VGA_Module/VGA_Module.vhd" Line 44.
   Undefined symbol 'STD_LOGIC_VECTOR'.
ERROR:HDLParsers:1209 - "C:/FPGArcade/VGA_Module/VGA_Module.vhd" Line 44.
   STD_LOGIC_VECTOR: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/FPGArcade/VGA_Module/VGA_Module.vhd" Line 50.
   Undefined symbol 'STD_LOGIC_VECTOR'.
ERROR:HDLParsers:1209 - "C:/FPGArcade/VGA_Module/VGA_Module.vhd" Line 50.
   STD_LOGIC_VECTOR: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/FPGArcade/VGA_Module/VGA_Module.vhd" Line 52.
   Undefined symbol 'STD_LOGIC'.
ERROR:HDLParsers:1209 - "C:/FPGArcade/VGA_Module/VGA_Module.vhd" Line 52.
   STD_LOGIC: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/FPGArcade/VGA_Module/VGA_Module.vhd" Line 60.
   Undefined symbol 'clk50Mhz'.
ERROR:HDLParsers:1209 - "C:/FPGArcade/VGA_Module/VGA_Module.vhd" Line 60.
   clk50Mhz: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/FPGArcade/VGA_Module/VGA_Module.vhd" Line 60.
   Undefined symbol 'clk25'.
ERROR:HDLParsers:1209 - "C:/FPGArcade/VGA_Module/VGA_Module.vhd" Line 60. clk25:
   Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/FPGArcade/VGA_Module/VGA_Module.vhd" Line 61.
   Undefined symbol 'graphicsInstruction'.
ERROR:HDLParsers:1209 - "C:/FPGArcade/VGA_Module/VGA_Module.vhd" Line 61.
   graphicsInstruction: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/FPGArcade/VGA_Module/VGA_Module.vhd" Line 61.
   Undefined symbol 'pixelX'.
ERROR:HDLParsers:1209 - "C:/FPGArcade/VGA_Module/VGA_Module.vhd" Line 61.
   pixelX: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/FPGArcade/VGA_Module/VGA_Module.vhd" Line 61.
   Undefined symbol 'pixelY'.
ERROR:HDLParsers:1209 - "C:/FPGArcade/VGA_Module/VGA_Module.vhd" Line 61.
   pixelY: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/FPGArcade/VGA_Module/VGA_Module.vhd" Line 61.
   Undefined symbol 'currentPixel'.
ERROR:HDLParsers:1209 - "C:/FPGArcade/VGA_Module/VGA_Module.vhd" Line 61.
   currentPixel: Undefined symbol (last report in this block)
ERROR:HDLParsers:808 - "C:/FPGArcade/VGA_Module/VGA_Module.vhd" Line 77. = can
   not have such operands in this context.
ERROR:HDLParsers:3312 - "C:/FPGArcade/VGA_Module/VGA_Module.vhd" Line 79.
   Undefined symbol 'hCount'.
ERROR:HDLParsers:808 - "C:/FPGArcade/VGA_Module/VGA_Module.vhd" Line 81. = can
   not have such operands in this context.
ERROR:HDLParsers:3312 - "C:/FPGArcade/VGA_Module/VGA_Module.vhd" Line 82.
   Undefined symbol 'vCount'.
ERROR:HDLParsers:1209 - "C:/FPGArcade/VGA_Module/VGA_Module.vhd" Line 84.
   vCount: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - "C:/FPGArcade/VGA_Module/VGA_Module.vhd" Line 88.
   hCount: Undefined symbol (last report in this block)
ERROR:HDLParsers:808 - "C:/FPGArcade/VGA_Module/VGA_Module.vhd" Line 91. <= can
   not have such operands in this context.
ERROR:HDLParsers:808 - "C:/FPGArcade/VGA_Module/VGA_Module.vhd" Line 91. >= can
   not have such operands in this context.
ERROR:HDLParsers:3312 - "C:/FPGArcade/VGA_Module/VGA_Module.vhd" Line 92.
   Undefined symbol 'HSync'.
ERROR:HDLParsers:1209 - "C:/FPGArcade/VGA_Module/VGA_Module.vhd" Line 94. HSync:
   Undefined symbol (last report in this block)
ERROR:HDLParsers:808 - "C:/FPGArcade/VGA_Module/VGA_Module.vhd" Line 98. <= can
   not have such operands in this context.
ERROR:HDLParsers:808 - "C:/FPGArcade/VGA_Module/VGA_Module.vhd" Line 98. >= can
   not have such operands in this context.
ERROR:HDLParsers:3312 - "C:/FPGArcade/VGA_Module/VGA_Module.vhd" Line 99.
   Undefined symbol 'VSync'.
ERROR:HDLParsers:1209 - "C:/FPGArcade/VGA_Module/VGA_Module.vhd" Line 101.
   VSync: Undefined symbol (last report in this block)
ERROR:HDLParsers:808 - "C:/FPGArcade/VGA_Module/VGA_Module.vhd" Line 105. <= can
   not have such operands in this context.
ERROR:HDLParsers:808 - "C:/FPGArcade/VGA_Module/VGA_Module.vhd" Line 105. <= can
   not have such operands in this context.
ERROR:HDLParsers:3312 - "C:/FPGArcade/VGA_Module/VGA_Module.vhd" Line 108.
   Undefined symbol 'VGA_Red'.
ERROR:HDLParsers:3312 - "C:/FPGArcade/VGA_Module/VGA_Module.vhd" Line 109.
   Undefined symbol 'VGA_Green'.
ERROR:HDLParsers:3312 - "C:/FPGArcade/VGA_Module/VGA_Module.vhd" Line 110.
   Undefined symbol 'VGA_Blue'.
ERROR:HDLParsers:1209 - "C:/FPGArcade/VGA_Module/VGA_Module.vhd" Line 113.
   VGA_Red: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - "C:/FPGArcade/VGA_Module/VGA_Module.vhd" Line 114.
   VGA_Green: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - "C:/FPGArcade/VGA_Module/VGA_Module.vhd" Line 115.
   VGA_Blue: Undefined symbol (last report in this block)
WARNING:HDLParsers:1406 - "C:/FPGArcade/VGA_Module/VGA_Module.vhd" Line 63. No
   sensitivity list and no wait in the process
ERROR:EDK:2121 - Parse Errors encountered in HDL source
WARNING:EDK:3590 - Unable to delete temporary project file
   C:\FPGArcade\FPGArcade\pcores\VGA_Module.prj : 13
Mapping logical library work (line 1) to current logical library
VGA_Module_v1_00_a ...
Mapping logical library work (line 2) to current logical library
VGA_Module_v1_00_a ...
Mapping logical library work (line 3) to current logical library
VGA_Module_v1_00_a ...
Parsing XST project file successfully ...
Analyzing HDL source files ...
Analyzing HDL source files successfully ...
Mapping logical library work (line 1) to current logical library top_v1_00_a ...
Mapping logical library work (line 2) to current logical library top_v1_00_a ...
Mapping logical library work (line 3) to current logical library top_v1_00_a ...
Parsing XST project file successfully ...
Analyzing HDL source files ...
Analyzing HDL source files successfully ...
HDL language for the peripheral (top level) design unit VGA_Module is vhdl ...
INFO:EDK:3391 - Create temporary xst project file:
   C:\FPGArcade\FPGArcade\pcores/top.prj
Compiling vhdl file "C:/FPGArcade/VGA_Module/clk25Mhz.vhd" in Library
top_v1_00_a.
Entity <clk25MHz> compiled.
Entity <clk25MHz> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/FPGArcade/VGA_Module/Video_RAM.vhd" in Library
top_v1_00_a.
Entity <Video_RAM> compiled.
Entity <Video_RAM> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/FPGArcade/VGA_Module/VGA_Module.vhd" in Library
top_v1_00_a.
Entity <top> compiled.
Entity <top> (Architecture <Behavioral>) compiled.


Analyzing HDL attributes ...
Entity name = top
INFO:EDK:1607 - IPTYPE set to value : PERIPHERAL
INFO:EDK:1511 - IMP_NETLIST set to value : TRUE
INFO:EDK:1486 - HDL set to value : VHDL
WARNING:EDK:3590 - Unable to delete temporary project file
   C:\FPGArcade\FPGArcade\pcores\top.prj : 13
Copying file Video_RAM.vhd to
C:\FPGArcade\FPGArcade\pcores/top_v1_00_a/hdl/vhdl/ ...
Copying file clk25Mhz.vhd to C:\FPGArcade\FPGArcade\pcores/top_v1_00_a/hdl/vhdl/
...
Copying file VGA_Module.vhd to
C:\FPGArcade\FPGArcade\pcores/top_v1_00_a/hdl/vhdl/ ...

Thank you for using Create and Import Peripheral Wizard! Please find your
imported peripheral under C:\FPGArcade\FPGArcade\pcores\top_v1_00_a.

Summary:

  Logical library     : top_v1_00_a
  Version             : 1.00.a
  Bus interface(s)    : None

The following sub-directories will be created:

  - top_v1_00_a\data
  - top_v1_00_a\hdl
  - top_v1_00_a\hdl\vhdl


The following HDL source files will be copied into the top_v1_00_a\hdl\vhdl
directory:

  - Video_RAM.vhd
  - clk25Mhz.vhd
  - VGA_Module.vhd

The following files will be created under the top_v1_00_a\data directory:

  - top_v2_1_0.mpd
  - top_v2_1_0.pao


