
*** Running vivado
    with args -log top_level.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_level.tcl -notrace


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source top_level.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 21539 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top_level' is not ideal for floorplanning, since the cellview 'tree_reduction' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/users/tareelou/git_neural/neural_network_simul/neural_network_simul.srcs/constrs_1/new/top_constraints.xdc]
CRITICAL WARNING: [Vivado 12-2272] Clock names may not contain wildcard characters, as it confuses tcl. Skipping 'VecOut_mux[*]' [/users/tareelou/git_neural/neural_network_simul/neural_network_simul.srcs/constrs_1/new/top_constraints.xdc:2]
CRITICAL WARNING: [Vivado 12-2272] Clock names may not contain wildcard characters, as it confuses tcl. Skipping 'pixel[*]' [/users/tareelou/git_neural/neural_network_simul/neural_network_simul.srcs/constrs_1/new/top_constraints.xdc:3]
CRITICAL WARNING: [Vivado 12-2272] Clock names may not contain wildcard characters, as it confuses tcl. Skipping 'weight[*]' [/users/tareelou/git_neural/neural_network_simul/neural_network_simul.srcs/constrs_1/new/top_constraints.xdc:4]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/users/tareelou/git_neural/neural_network_simul/neural_network_simul.srcs/constrs_1/new/top_constraints.xdc:7]
get_clocks: Time (s): cpu = 00:01:05 ; elapsed = 00:00:31 . Memory (MB): peak = 2804.195 ; gain = 774.281 ; free physical = 103583 ; free virtual = 112297
Finished Parsing XDC File [/users/tareelou/git_neural/neural_network_simul/neural_network_simul.srcs/constrs_1/new/top_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:02:42 ; elapsed = 00:01:56 . Memory (MB): peak = 2805.195 ; gain = 1798.836 ; free physical = 103621 ; free virtual = 112268
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design -directive RuntimeOptimized
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-1223] The version limit for your license is '2019.01' and will expire in -684 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2877.230 ; gain = 64.031 ; free physical = 103627 ; free virtual = 112274

Starting Logic Optimization Task
Implement Debug Cores | Checksum: bc1c4081
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15d440e31

Time (s): cpu = 00:01:09 ; elapsed = 00:00:35 . Memory (MB): peak = 2877.230 ; gain = 0.000 ; free physical = 103608 ; free virtual = 112255

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 316176 cells.
Phase 2 Constant propagation | Checksum: 84e74a07

Time (s): cpu = 00:36:06 ; elapsed = 00:35:37 . Memory (MB): peak = 2877.230 ; gain = 0.000 ; free physical = 108823 ; free virtual = 117571

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 468218 unconnected nets.
INFO: [Opt 31-11] Eliminated 173194 unconnected cells.
Phase 3 Sweep | Checksum: f1ceba6f

Time (s): cpu = 00:36:37 ; elapsed = 00:36:09 . Memory (MB): peak = 2877.230 ; gain = 0.000 ; free physical = 108834 ; free virtual = 117583

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: f1ceba6f

Time (s): cpu = 00:36:43 ; elapsed = 00:36:15 . Memory (MB): peak = 2877.230 ; gain = 0.000 ; free physical = 108830 ; free virtual = 117579

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2877.230 ; gain = 0.000 ; free physical = 108831 ; free virtual = 117579
Ending Logic Optimization Task | Checksum: f1ceba6f

Time (s): cpu = 00:36:44 ; elapsed = 00:36:16 . Memory (MB): peak = 2877.230 ; gain = 0.000 ; free physical = 108831 ; free virtual = 117579
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 1 Warnings, 3 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:36:55 ; elapsed = 00:36:20 . Memory (MB): peak = 2877.230 ; gain = 72.035 ; free physical = 108831 ; free virtual = 117579
INFO: [Common 17-1381] The checkpoint '/users/tareelou/git_neural/neural_network_simul/neural_network_simul.runs/imple_256/top_level_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2877.230 ; gain = 0.000 ; free physical = 108730 ; free virtual = 117581
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /users/tareelou/git_neural/neural_network_simul/neural_network_simul.runs/imple_256/top_level_drc_opted.rpt.
report_drc: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2877.230 ; gain = 0.000 ; free physical = 108810 ; free virtual = 117579
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design -directive Quick
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-1223] The version limit for your license is '2019.01' and will expire in -684 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Quick' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2877.230 ; gain = 0.000 ; free physical = 108809 ; free virtual = 117578
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2877.230 ; gain = 0.000 ; free physical = 108808 ; free virtual = 117577

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10ab7b3a5

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2877.230 ; gain = 0.000 ; free physical = 108785 ; free virtual = 117553

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 1fefdf64f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2877.230 ; gain = 0.000 ; free physical = 108801 ; free virtual = 117570

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1fefdf64f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2877.230 ; gain = 0.000 ; free physical = 108801 ; free virtual = 117570
Phase 1 Placer Initialization | Checksum: 1fefdf64f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2877.230 ; gain = 0.000 ; free physical = 108799 ; free virtual = 117567

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 11a4a9466

Time (s): cpu = 00:01:12 ; elapsed = 00:00:43 . Memory (MB): peak = 2933.258 ; gain = 56.027 ; free physical = 108666 ; free virtual = 117506

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11a4a9466

Time (s): cpu = 00:01:14 ; elapsed = 00:00:44 . Memory (MB): peak = 2933.258 ; gain = 56.027 ; free physical = 108668 ; free virtual = 117509

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 21cc09e8a

Time (s): cpu = 00:01:22 ; elapsed = 00:00:52 . Memory (MB): peak = 2933.258 ; gain = 56.027 ; free physical = 108719 ; free virtual = 117502

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b6919220

Time (s): cpu = 00:01:24 ; elapsed = 00:00:53 . Memory (MB): peak = 2933.258 ; gain = 56.027 ; free physical = 108722 ; free virtual = 117505

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b6919220

Time (s): cpu = 00:01:24 ; elapsed = 00:00:53 . Memory (MB): peak = 2933.258 ; gain = 56.027 ; free physical = 108712 ; free virtual = 117495

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 166ba2762

Time (s): cpu = 00:01:47 ; elapsed = 00:01:14 . Memory (MB): peak = 2933.258 ; gain = 56.027 ; free physical = 108687 ; free virtual = 117495

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 166ba2762

Time (s): cpu = 00:01:53 ; elapsed = 00:01:21 . Memory (MB): peak = 2933.258 ; gain = 56.027 ; free physical = 108648 ; free virtual = 117501

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 166ba2762

Time (s): cpu = 00:01:55 ; elapsed = 00:01:22 . Memory (MB): peak = 2933.258 ; gain = 56.027 ; free physical = 108648 ; free virtual = 117502
Phase 3 Detail Placement | Checksum: 166ba2762

Time (s): cpu = 00:01:56 ; elapsed = 00:01:23 . Memory (MB): peak = 2933.258 ; gain = 56.027 ; free physical = 108641 ; free virtual = 117502

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 166ba2762

Time (s): cpu = 00:01:59 ; elapsed = 00:01:24 . Memory (MB): peak = 2933.258 ; gain = 56.027 ; free physical = 108705 ; free virtual = 117502

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 166ba2762

Time (s): cpu = 00:02:01 ; elapsed = 00:01:25 . Memory (MB): peak = 2933.258 ; gain = 56.027 ; free physical = 108706 ; free virtual = 117504

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 166ba2762

Time (s): cpu = 00:02:02 ; elapsed = 00:01:26 . Memory (MB): peak = 2933.258 ; gain = 56.027 ; free physical = 108705 ; free virtual = 117502

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1247ec427

Time (s): cpu = 00:02:02 ; elapsed = 00:01:27 . Memory (MB): peak = 2933.258 ; gain = 56.027 ; free physical = 108706 ; free virtual = 117503
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1247ec427

Time (s): cpu = 00:02:03 ; elapsed = 00:01:28 . Memory (MB): peak = 2933.258 ; gain = 56.027 ; free physical = 108705 ; free virtual = 117502
Ending Placer Task | Checksum: 738835ef

Time (s): cpu = 00:02:03 ; elapsed = 00:01:28 . Memory (MB): peak = 2933.258 ; gain = 56.027 ; free physical = 108705 ; free virtual = 117502
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 1 Warnings, 3 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:19 ; elapsed = 00:01:36 . Memory (MB): peak = 2933.258 ; gain = 56.027 ; free physical = 108704 ; free virtual = 117501
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 2933.258 ; gain = 0.000 ; free physical = 108630 ; free virtual = 117501
INFO: [Common 17-1381] The checkpoint '/users/tareelou/git_neural/neural_network_simul/neural_network_simul.runs/imple_256/top_level_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 2933.258 ; gain = 0.000 ; free physical = 108693 ; free virtual = 117506
report_io: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2933.258 ; gain = 0.000 ; free physical = 108694 ; free virtual = 117507
report_utilization: Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:01 . Memory (MB): peak = 2933.258 ; gain = 0.000 ; free physical = 108694 ; free virtual = 117507
report_control_sets: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2933.258 ; gain = 0.000 ; free physical = 108690 ; free virtual = 117503
Command: route_design -directive Quick
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-1223] The version limit for your license is '2019.01' and will expire in -684 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Quick'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 526be23 ConstDB: 0 ShapeSum: 6e6177cc RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 11b8596c9

Time (s): cpu = 00:00:57 ; elapsed = 00:00:36 . Memory (MB): peak = 2933.258 ; gain = 0.000 ; free physical = 108670 ; free virtual = 117495

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 11b8596c9

Time (s): cpu = 00:01:00 ; elapsed = 00:00:40 . Memory (MB): peak = 2933.258 ; gain = 0.000 ; free physical = 108626 ; free virtual = 117486

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 11b8596c9

Time (s): cpu = 00:01:01 ; elapsed = 00:00:40 . Memory (MB): peak = 2933.258 ; gain = 0.000 ; free physical = 108625 ; free virtual = 117486
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 1448e8fe3

Time (s): cpu = 00:01:03 ; elapsed = 00:00:42 . Memory (MB): peak = 2933.258 ; gain = 0.000 ; free physical = 108597 ; free virtual = 117482

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: c9d54ef3

Time (s): cpu = 00:01:33 ; elapsed = 00:00:49 . Memory (MB): peak = 3039.344 ; gain = 106.086 ; free physical = 108470 ; free virtual = 117298

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 9009
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: c9aa1dc6

Time (s): cpu = 00:02:56 ; elapsed = 00:01:22 . Memory (MB): peak = 3230.961 ; gain = 297.703 ; free physical = 108098 ; free virtual = 116925
Phase 4 Rip-up And Reroute | Checksum: c9aa1dc6

Time (s): cpu = 00:02:56 ; elapsed = 00:01:22 . Memory (MB): peak = 3230.961 ; gain = 297.703 ; free physical = 108095 ; free virtual = 116923

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: c9aa1dc6

Time (s): cpu = 00:02:57 ; elapsed = 00:01:22 . Memory (MB): peak = 3230.961 ; gain = 297.703 ; free physical = 108095 ; free virtual = 116922

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: c9aa1dc6

Time (s): cpu = 00:02:57 ; elapsed = 00:01:22 . Memory (MB): peak = 3230.961 ; gain = 297.703 ; free physical = 108075 ; free virtual = 116902
Phase 6 Post Hold Fix | Checksum: c9aa1dc6

Time (s): cpu = 00:02:57 ; elapsed = 00:01:23 . Memory (MB): peak = 3230.961 ; gain = 297.703 ; free physical = 108094 ; free virtual = 116922

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.79236 %
  Global Horizontal Routing Utilization  = 4.88739 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 57.6577%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 53.1532%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 77.9412%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 54.4118%, No Congested Regions.
Phase 7 Route finalize | Checksum: c9aa1dc6

Time (s): cpu = 00:03:00 ; elapsed = 00:01:23 . Memory (MB): peak = 3230.961 ; gain = 297.703 ; free physical = 108089 ; free virtual = 116916

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: c9aa1dc6

Time (s): cpu = 00:03:00 ; elapsed = 00:01:23 . Memory (MB): peak = 3230.961 ; gain = 297.703 ; free physical = 108089 ; free virtual = 116917

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ab881c0f

Time (s): cpu = 00:03:09 ; elapsed = 00:01:32 . Memory (MB): peak = 3230.961 ; gain = 297.703 ; free physical = 107820 ; free virtual = 116647
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:09 ; elapsed = 00:01:32 . Memory (MB): peak = 3230.961 ; gain = 297.703 ; free physical = 107815 ; free virtual = 116642

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 1 Warnings, 3 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:24 ; elapsed = 00:01:40 . Memory (MB): peak = 3230.961 ; gain = 297.703 ; free physical = 107815 ; free virtual = 116643
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 3230.961 ; gain = 0.000 ; free physical = 107462 ; free virtual = 116381
INFO: [Common 17-1381] The checkpoint '/users/tareelou/git_neural/neural_network_simul/neural_network_simul.runs/imple_256/top_level_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 3230.961 ; gain = 0.000 ; free physical = 107529 ; free virtual = 116378
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /users/tareelou/git_neural/neural_network_simul/neural_network_simul.runs/imple_256/top_level_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:28 ; elapsed = 00:00:09 . Memory (MB): peak = 3262.977 ; gain = 32.016 ; free physical = 107518 ; free virtual = 116366
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /users/tareelou/git_neural/neural_network_simul/neural_network_simul.runs/imple_256/top_level_methodology_drc_routed.rpt.
report_methodology: Time (s): cpu = 00:01:02 ; elapsed = 00:00:26 . Memory (MB): peak = 3262.977 ; gain = 0.000 ; free physical = 107220 ; free virtual = 116068
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary: Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 3262.977 ; gain = 0.000 ; free physical = 107217 ; free virtual = 116066
Command: report_power -file top_level_power_routed.rpt -pb top_level_power_summary_routed.pb -rpx top_level_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
60 Infos, 1 Warnings, 4 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:38 ; elapsed = 00:00:13 . Memory (MB): peak = 3319.195 ; gain = 56.219 ; free physical = 107112 ; free virtual = 115967
INFO: [Common 17-206] Exiting Vivado at Tue Dec 15 19:01:54 2020...
