// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1995\sampleModel1995_2_sub\Mysubsystem_44.v
// Created: 2024-06-10 19:55:11
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_44
// Source Path: sampleModel1995_2_sub/Subsystem/Mysubsystem_44
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_44
          (In1,
           In2,
           In3,
           Out1,
           Out2);


  input   In1;
  input   [7:0] In2;  // uint8
  input   [7:0] In3;  // uint8
  output  [15:0] Out1;  // uint16
  output  [7:0] Out2;  // uint8


  wire [7:0] cfblk187_out1;  // uint8
  wire [15:0] cfblk102_out1;  // uint16
  wire [31:0] cfblk9_add_temp;  // ufix32
  wire [31:0] cfblk9_1;  // ufix32
  wire [31:0] cfblk9_2;  // ufix32
  wire [15:0] cfblk9_out1;  // uint16
  wire [7:0] cfblk113_const_val_1;  // uint8
  wire [7:0] cfblk113_out1;  // uint8


  assign cfblk187_out1 = {7'b0, In1};



  DotProduct u_cfblk102_inst (.in1(cfblk187_out1),  // uint8
                              .in2(In2),  // uint8
                              .out1(cfblk102_out1)  // uint16
                              );

  assign cfblk9_1 = {24'b0, In3};
  assign cfblk9_2 = {16'b0, cfblk102_out1};
  assign cfblk9_add_temp = cfblk9_1 + cfblk9_2;
  assign cfblk9_out1 = cfblk9_add_temp[15:0];



  assign Out1 = cfblk9_out1;

  assign cfblk113_const_val_1 = 8'b00000000;



  assign cfblk113_out1 = cfblk187_out1 + cfblk113_const_val_1;



  assign Out2 = cfblk113_out1;

endmodule  // Mysubsystem_44

