#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Feb 14 04:49:59 2020
# Process ID: 11540
# Current directory: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1684 C:\Users\stefa\iCloudDrive\ASU\Spring 2020\CSE_320\Labs_New\CSE320_Lab2\CSE320_Lab2.xpr
# Log file: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/vivado.log
# Journal file: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 974.355 ; gain = 338.344
update_compile_order -fileset sources_1
reset_run impl_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'LAPTOP-STEFAN' and cannot be killed from host 'StefanDesktop'

reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'LAPTOP-STEFAN' and cannot be killed from host 'StefanDesktop'

reset_run segment_b_xup_and3_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'LAPTOP-STEFAN' and cannot be killed from host 'StefanDesktop'

reset_run segment_b_xup_and3_0_1_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'LAPTOP-STEFAN' and cannot be killed from host 'StefanDesktop'

reset_run segment_b_xup_or2_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'LAPTOP-STEFAN' and cannot be killed from host 'StefanDesktop'

reset_run segment_b_xup_inv_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'LAPTOP-STEFAN' and cannot be killed from host 'StefanDesktop'

reset_run segment_b_xup_inv_0_1_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'LAPTOP-STEFAN' and cannot be killed from host 'StefanDesktop'

reset_run segment_b_xup_inv_0_2_synth_1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'LAPTOP-STEFAN' and cannot be killed from host 'StefanDesktop'

INFO: [Common 17-344] 'reset_runs' was cancelled
reset_run segment_b_xup_inv_0_3_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'LAPTOP-STEFAN' and cannot be killed from host 'StefanDesktop'

reset_run segment_c_xup_and3_0_0_synth_1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'LAPTOP-STEFAN' and cannot be killed from host 'StefanDesktop'

INFO: [Common 17-344] 'reset_runs' was cancelled
reset_run segment_c_xup_inv_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'LAPTOP-STEFAN' and cannot be killed from host 'StefanDesktop'

reset_run segment_c_xup_inv_0_1_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'LAPTOP-STEFAN' and cannot be killed from host 'StefanDesktop'

reset_run segment_c_xup_inv_0_2_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'LAPTOP-STEFAN' and cannot be killed from host 'StefanDesktop'

reset_run segment_c_xup_inv_0_3_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'LAPTOP-STEFAN' and cannot be killed from host 'StefanDesktop'

reset_run segment_d_xup_and3_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'LAPTOP-STEFAN' and cannot be killed from host 'StefanDesktop'

reset_run segment_d_xup_and3_0_1_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'LAPTOP-STEFAN' and cannot be killed from host 'StefanDesktop'

reset_run segment_d_xup_and3_0_2_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'LAPTOP-STEFAN' and cannot be killed from host 'StefanDesktop'

reset_run segment_d_xup_or3_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'LAPTOP-STEFAN' and cannot be killed from host 'StefanDesktop'

reset_run segment_d_xup_inv_0_0_synth_1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'LAPTOP-STEFAN' and cannot be killed from host 'StefanDesktop'

INFO: [Common 17-344] 'reset_runs' was cancelled
reset_run segment_d_xup_inv_0_1_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'LAPTOP-STEFAN' and cannot be killed from host 'StefanDesktop'

reset_run segment_d_xup_inv_0_2_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'LAPTOP-STEFAN' and cannot be killed from host 'StefanDesktop'

reset_run segment_d_xup_inv_0_3_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'LAPTOP-STEFAN' and cannot be killed from host 'StefanDesktop'

reset_run segment_e_xup_and2_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'LAPTOP-STEFAN' and cannot be killed from host 'StefanDesktop'

reset_run segment_e_xup_or2_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'LAPTOP-STEFAN' and cannot be killed from host 'StefanDesktop'

reset_run segment_e_xup_inv_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'LAPTOP-STEFAN' and cannot be killed from host 'StefanDesktop'

reset_run segment_e_xup_inv_0_1_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'LAPTOP-STEFAN' and cannot be killed from host 'StefanDesktop'

reset_run segment_e_xup_inv_0_2_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'LAPTOP-STEFAN' and cannot be killed from host 'StefanDesktop'

reset_run segment_e_xup_inv_0_3_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'LAPTOP-STEFAN' and cannot be killed from host 'StefanDesktop'

reset_run segment_f_xup_and3_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'LAPTOP-STEFAN' and cannot be killed from host 'StefanDesktop'

reset_run segment_f_xup_and3_0_1_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'LAPTOP-STEFAN' and cannot be killed from host 'StefanDesktop'

reset_run segment_f_xup_and2_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'LAPTOP-STEFAN' and cannot be killed from host 'StefanDesktop'

reset_run segment_f_xup_or3_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'LAPTOP-STEFAN' and cannot be killed from host 'StefanDesktop'

reset_run segment_f_xup_inv_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'LAPTOP-STEFAN' and cannot be killed from host 'StefanDesktop'

reset_run segment_f_xup_inv_0_1_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'LAPTOP-STEFAN' and cannot be killed from host 'StefanDesktop'

reset_run segment_f_xup_inv_0_2_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'LAPTOP-STEFAN' and cannot be killed from host 'StefanDesktop'

reset_run segment_f_xup_inv_0_3_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'LAPTOP-STEFAN' and cannot be killed from host 'StefanDesktop'

reset_run segment_g_xup_and3_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'LAPTOP-STEFAN' and cannot be killed from host 'StefanDesktop'

reset_run segment_g_xup_and3_0_1_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'LAPTOP-STEFAN' and cannot be killed from host 'StefanDesktop'

reset_run segment_g_xup_or2_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'LAPTOP-STEFAN' and cannot be killed from host 'StefanDesktop'

reset_run segment_g_xup_inv_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'LAPTOP-STEFAN' and cannot be killed from host 'StefanDesktop'

reset_run segment_g_xup_inv_0_1_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'LAPTOP-STEFAN' and cannot be killed from host 'StefanDesktop'

reset_run segment_g_xup_inv_0_2_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'LAPTOP-STEFAN' and cannot be killed from host 'StefanDesktop'

reset_run segment_g_xup_inv_0_3_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'LAPTOP-STEFAN' and cannot be killed from host 'StefanDesktop'

reset_run display_decoder_segment_a_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'LAPTOP-STEFAN' and cannot be killed from host 'StefanDesktop'

reset_run display_decoder_segment_b_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'LAPTOP-STEFAN' and cannot be killed from host 'StefanDesktop'

reset_run display_decoder_segment_c_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'LAPTOP-STEFAN' and cannot be killed from host 'StefanDesktop'

reset_run display_decoder_segment_d_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'LAPTOP-STEFAN' and cannot be killed from host 'StefanDesktop'

reset_run display_decoder_segment_e_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'LAPTOP-STEFAN' and cannot be killed from host 'StefanDesktop'

reset_run display_decoder_segment_f_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'LAPTOP-STEFAN' and cannot be killed from host 'StefanDesktop'

reset_run display_decoder_Segment_LED_Interface_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'LAPTOP-STEFAN' and cannot be killed from host 'StefanDesktop'

export_ip_user_files -of_objects  [get_files {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/hdl/display_decoder_wrapper.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/hdl/display_decoder_wrapper.v}}
update_compile_order -fileset sources_1
open_bd_design {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/display_decoder.bd}
Adding component instance block -- xilinx.com:user:segment_a:1.0 - segment_a_0
Adding component instance block -- xilinx.com:user:segment_b:1.0 - segment_b_0
Adding component instance block -- xilinx.com:user:segment_c:1.0 - segment_c_0
Adding component instance block -- xilinx.com:user:segment_d:1.0 - segment_d_0
Adding component instance block -- xilinx.com:user:segment_e:1.0 - segment_e_0
Adding component instance block -- xilinx.com:user:segment_f:1.0 - segment_f_0
Adding component instance block -- xilinx.com:user:segment_g:1.0 - segment_g_0
Adding component instance block -- asu.edu:user:Segment_LED_Interface:1.0 - Segment_LED_Interface_0
Successfully read diagram <display_decoder> from BD file <C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/display_decoder.bd>
update_compile_order -fileset sources_1
set_property name A0 [get_bd_ports A0_0]
set_property name A1 [get_bd_ports A1_0]
set_property name A2 [get_bd_ports A2_0]
set_property name A3 [get_bd_ports A3_0]
set_property name A4 [get_bd_ports A4_0]
set_property name A5 [get_bd_ports A5_0]
set_property name A6 [get_bd_ports A6_0]
set_property name A7 [get_bd_ports A7_0]
save_bd_design
Wrote  : <C:\Users\stefa\iCloudDrive\ASU\Spring 2020\CSE_320\Labs_New\CSE320_Lab2\CSE320_Lab2.srcs\sources_1\bd\display_decoder\display_decoder.bd> 
Wrote  : <C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ui/bd_51e50b47.ui> 
make_wrapper -files [get_files {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/display_decoder.bd}}] -top
Wrote  : <C:\Users\stefa\iCloudDrive\ASU\Spring 2020\CSE_320\Labs_New\CSE320_Lab2\CSE320_Lab2.srcs\sources_1\bd\display_decoder\display_decoder.bd> 
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/synth/display_decoder.v
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/sim/display_decoder.v
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/hdl/display_decoder_wrapper.v
add_files -norecurse {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/hdl/display_decoder_wrapper.v}}
update_compile_order -fileset sources_1
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/segment_a.bd}}]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: segment_a_wrapper
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1556.973 ; gain = 216.957
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'segment_a_wrapper' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/hdl/segment_a_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'segment_a' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/synth/segment_a.v:13]
INFO: [Synth 8-6157] synthesizing module 'segment_a_xup_and3_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-11540-StefanDesktop/realtime/segment_a_xup_and3_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_a_xup_and3_0_0' (1#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-11540-StefanDesktop/realtime/segment_a_xup_and3_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_a_xup_and4_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-11540-StefanDesktop/realtime/segment_a_xup_and4_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_a_xup_and4_0_0' (2#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-11540-StefanDesktop/realtime/segment_a_xup_and4_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_a_xup_inv_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-11540-StefanDesktop/realtime/segment_a_xup_inv_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_a_xup_inv_0_0' (3#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-11540-StefanDesktop/realtime/segment_a_xup_inv_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_a_xup_inv_0_1' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-11540-StefanDesktop/realtime/segment_a_xup_inv_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_a_xup_inv_0_1' (4#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-11540-StefanDesktop/realtime/segment_a_xup_inv_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_a_xup_inv_0_2' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-11540-StefanDesktop/realtime/segment_a_xup_inv_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_a_xup_inv_0_2' (5#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-11540-StefanDesktop/realtime/segment_a_xup_inv_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_a_xup_inv_0_3' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-11540-StefanDesktop/realtime/segment_a_xup_inv_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_a_xup_inv_0_3' (6#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-11540-StefanDesktop/realtime/segment_a_xup_inv_0_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'segment_a_xup_or2_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-11540-StefanDesktop/realtime/segment_a_xup_or2_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_a_xup_or2_0_0' (7#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-11540-StefanDesktop/realtime/segment_a_xup_or2_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'segment_a' (8#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/synth/segment_a.v:13]
INFO: [Synth 8-6155] done synthesizing module 'segment_a_wrapper' (9#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/hdl/segment_a_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1634.113 ; gain = 294.098
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1640.063 ; gain = 300.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1640.063 ; gain = 300.047
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/ip/segment_a_xup_and3_0_0/segment_a_xup_and3_0_0.dcp' for cell 'segment_a_i/xup_and3_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/ip/segment_a_xup_and4_0_0/segment_a_xup_and4_0_0.dcp' for cell 'segment_a_i/xup_and4_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/ip/segment_a_xup_inv_0_0/segment_a_xup_inv_0_0.dcp' for cell 'segment_a_i/xup_inv_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/ip/segment_a_xup_inv_0_1/segment_a_xup_inv_0_1.dcp' for cell 'segment_a_i/xup_inv_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/ip/segment_a_xup_inv_0_2/segment_a_xup_inv_0_2.dcp' for cell 'segment_a_i/xup_inv_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/ip/segment_a_xup_inv_0_3/segment_a_xup_inv_0_3.dcp' for cell 'segment_a_i/xup_inv_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/ip/segment_a_xup_or2_0_0/segment_a_xup_or2_0_0.dcp' for cell 'segment_a_i/xup_or2_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1661.613 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 4 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc]
WARNING: [Vivado 12-584] No ports matched 'clock'. [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'A0_0'. [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'A1_0'. [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'A2_0'. [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'A3_0'. [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'A4_0'. [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'A5_0'. [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'A6_0'. [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'A7_0'. [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'cathode[6]'. [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'cathode[5]'. [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'cathode[4]'. [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'cathode[3]'. [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'cathode[2]'. [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'cathode[1]'. [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'cathode[0]'. [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'clock'. [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'cathode[5]'. [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'cathode[4]'. [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'cathode[3]'. [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'cathode[2]'. [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'cathode[1]'. [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'cathode[0]'. [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'cathode[6]'. [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'A0_0'. [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'A1_0'. [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'A3_0'. [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'A4_0'. [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'A5_0'. [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'A6_0'. [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'A7_0'. [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'A2_0'. [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc:46]
Finished Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/segment_a_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1720.438 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1825.781 ; gain = 485.766
32 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1825.781 ; gain = 646.559
close_design
set_property top display_decoder_wrapper [current_fileset]
update_compile_order -fileset sources_1
generate_target all [get_files {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/display_decoder.bd}}]
INFO: [BD 41-1662] The design 'display_decoder.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\stefa\iCloudDrive\ASU\Spring 2020\CSE_320\Labs_New\CSE320_Lab2\CSE320_Lab2.srcs\sources_1\bd\display_decoder\display_decoder.bd> 
Wrote  : <C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ui/bd_51e50b47.ui> 
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/synth/display_decoder.v
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/sim/display_decoder.v
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/hdl/display_decoder_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block segment_a_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block segment_b_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block segment_c_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block segment_d_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block segment_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block segment_f_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block segment_g_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segment_LED_Interface_0 .
Exporting to file C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/hw_handoff/display_decoder.hwh
Generated Block Design Tcl file C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/hw_handoff/display_decoder_bd.tcl
Generated Hardware Definition File C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/synth/display_decoder.hwdef
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/display_decoder.bd}}]
reset_run display_decoder_segment_g_0_0_synth_1
launch_runs display_decoder_segment_a_0_0_synth_1
[Fri Feb 14 04:57:47 2020] Launched display_decoder_segment_a_0_0_synth_1...
Run output will be captured here: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_a_0_0_synth_1/runme.log
wait_on_run display_decoder_segment_a_0_0_synth_1
[Fri Feb 14 04:57:47 2020] Waiting for display_decoder_segment_a_0_0_synth_1 to finish...
[Fri Feb 14 04:57:52 2020] Waiting for display_decoder_segment_a_0_0_synth_1 to finish...
[Fri Feb 14 04:57:57 2020] Waiting for display_decoder_segment_a_0_0_synth_1 to finish...
[Fri Feb 14 04:58:02 2020] Waiting for display_decoder_segment_a_0_0_synth_1 to finish...

*** Running vivado
    with args -log display_decoder_segment_a_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source display_decoder_segment_a_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source display_decoder_segment_a_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top display_decoder_segment_a_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8696 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 977.355 ; gain = 234.723
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'display_decoder_segment_a_0_0' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_a_0_0/synth/display_decoder_segment_a_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'segment_a' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/38a5/src/segment_a.v:13]
INFO: [Synth 8-6157] synthesizing module 'segment_a_xup_and3_0_0' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_a_0_0/src/segment_a_xup_and3_0_0/synth/segment_a_xup_and3_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xup_and3' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_a_0_0/ipshared/b79c/xup_and3.srcs/sources_1/new/xup_and3.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xup_and3' (1#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_a_0_0/ipshared/b79c/xup_and3.srcs/sources_1/new/xup_and3.v:5]
INFO: [Synth 8-6155] done synthesizing module 'segment_a_xup_and3_0_0' (2#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_a_0_0/src/segment_a_xup_and3_0_0/synth/segment_a_xup_and3_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'segment_a_xup_and4_0_0' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_a_0_0/src/segment_a_xup_and4_0_0/synth/segment_a_xup_and4_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xup_and4' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_a_0_0/ipshared/77ea/xup_and4.srcs/sources_1/new/xup_and4.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xup_and4' (3#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_a_0_0/ipshared/77ea/xup_and4.srcs/sources_1/new/xup_and4.v:5]
INFO: [Synth 8-6155] done synthesizing module 'segment_a_xup_and4_0_0' (4#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_a_0_0/src/segment_a_xup_and4_0_0/synth/segment_a_xup_and4_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'segment_a_xup_inv_0_0' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_a_0_0/src/segment_a_xup_inv_0_0/synth/segment_a_xup_inv_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xup_inv' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_a_0_0/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xup_inv' (5#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_a_0_0/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v:5]
INFO: [Synth 8-6155] done synthesizing module 'segment_a_xup_inv_0_0' (6#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_a_0_0/src/segment_a_xup_inv_0_0/synth/segment_a_xup_inv_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'segment_a_xup_inv_0_1' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_a_0_0/src/segment_a_xup_inv_0_1/synth/segment_a_xup_inv_0_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'segment_a_xup_inv_0_1' (7#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_a_0_0/src/segment_a_xup_inv_0_1/synth/segment_a_xup_inv_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'segment_a_xup_inv_0_2' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_a_0_0/src/segment_a_xup_inv_0_2/synth/segment_a_xup_inv_0_2.v:57]
INFO: [Synth 8-6155] done synthesizing module 'segment_a_xup_inv_0_2' (8#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_a_0_0/src/segment_a_xup_inv_0_2/synth/segment_a_xup_inv_0_2.v:57]
INFO: [Synth 8-6157] synthesizing module 'segment_a_xup_inv_0_3' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_a_0_0/src/segment_a_xup_inv_0_3/synth/segment_a_xup_inv_0_3.v:57]
INFO: [Synth 8-6155] done synthesizing module 'segment_a_xup_inv_0_3' (9#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_a_0_0/src/segment_a_xup_inv_0_3/synth/segment_a_xup_inv_0_3.v:57]
INFO: [Synth 8-6157] synthesizing module 'segment_a_xup_or2_0_0' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_a_0_0/src/segment_a_xup_or2_0_0/synth/segment_a_xup_or2_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xup_or2' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_a_0_0/ipshared/1ec9/xup_or2.srcs/sources_1/new/xup_or2.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xup_or2' (10#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_a_0_0/ipshared/1ec9/xup_or2.srcs/sources_1/new/xup_or2.v:5]
INFO: [Synth 8-6155] done synthesizing module 'segment_a_xup_or2_0_0' (11#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_a_0_0/src/segment_a_xup_or2_0_0/synth/segment_a_xup_or2_0_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'segment_a' (12#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/38a5/src/segment_a.v:13]
INFO: [Synth 8-6155] done synthesizing module 'display_decoder_segment_a_0_0' (13#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_a_0_0/synth/display_decoder_segment_a_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1050.238 ; gain = 307.605
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1050.238 ; gain = 307.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1050.238 ; gain = 307.605
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1050.238 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_a_0_0/src/segment_a_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_a_0_0/src/segment_a_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_a_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_a_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1094.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1096.805 ; gain = 2.375
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1096.805 ; gain = 354.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1096.805 ; gain = 354.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_a_0_0_synth_1/dont_touch.xdc}, line 30).
Applied set_property DONT_TOUCH = true for inst/xup_or2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_inv_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_inv_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_inv_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_inv_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_and4_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_and3_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1096.805 ; gain = 354.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1096.805 ; gain = 354.172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1096.805 ; gain = 354.172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1115.195 ; gain = 372.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1115.195 ; gain = 372.563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1124.727 ; gain = 382.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1140.512 ; gain = 397.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1140.512 ; gain = 397.879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1140.512 ; gain = 397.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1140.512 ; gain = 397.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1140.512 ; gain = 397.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1140.512 ; gain = 397.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     4|
|2     |LUT2 |     1|
|3     |LUT3 |     1|
|4     |LUT4 |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------------+-----------------------+------+
|      |Instance       |Module                 |Cells |
+------+---------------+-----------------------+------+
|1     |top            |                       |     7|
|2     |  inst         |segment_a              |     7|
|3     |    xup_and3_0 |segment_a_xup_and3_0_0 |     1|
|4     |      inst     |xup_and3               |     1|
|5     |    xup_and4_0 |segment_a_xup_and4_0_0 |     1|
|6     |      inst     |xup_and4               |     1|
|7     |    xup_inv_0  |segment_a_xup_inv_0_0  |     1|
|8     |    xup_inv_1  |segment_a_xup_inv_0_1  |     1|
|9     |    xup_inv_2  |segment_a_xup_inv_0_2  |     1|
|10    |    xup_inv_3  |segment_a_xup_inv_0_3  |     1|
|11    |    xup_or2_0  |segment_a_xup_or2_0_0  |     1|
+------+---------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1140.512 ; gain = 397.879
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1140.512 ; gain = 351.313
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1140.512 ; gain = 397.879
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1152.570 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1157.605 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:01:09 . Memory (MB): peak = 1157.605 ; gain = 700.160
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1157.605 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_a_0_0_synth_1/display_decoder_segment_a_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP display_decoder_segment_a_0_0, cache-ID = fa8a48db789029e2
INFO: [Coretcl 2-1174] Renamed 10 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1157.605 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_a_0_0_synth_1/display_decoder_segment_a_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file display_decoder_segment_a_0_0_utilization_synth.rpt -pb display_decoder_segment_a_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 04:11:26 2020...

*** Running vivado
    with args -log display_decoder_segment_a_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source display_decoder_segment_a_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source display_decoder_segment_a_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP display_decoder_segment_a_0_0, cache-ID = fa8a48db789029e2.
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 04:57:59 2020...
[Fri Feb 14 04:58:02 2020] display_decoder_segment_a_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1825.781 ; gain = 0.000
launch_runs display_decoder_segment_b_0_0_synth_1
[Fri Feb 14 04:58:02 2020] Launched display_decoder_segment_b_0_0_synth_1...
Run output will be captured here: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_b_0_0_synth_1/runme.log
wait_on_run display_decoder_segment_b_0_0_synth_1
[Fri Feb 14 04:58:03 2020] Waiting for display_decoder_segment_b_0_0_synth_1 to finish...
[Fri Feb 14 04:58:08 2020] Waiting for display_decoder_segment_b_0_0_synth_1 to finish...
[Fri Feb 14 04:58:13 2020] Waiting for display_decoder_segment_b_0_0_synth_1 to finish...
[Fri Feb 14 04:58:18 2020] Waiting for display_decoder_segment_b_0_0_synth_1 to finish...

*** Running vivado
    with args -log display_decoder_segment_b_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source display_decoder_segment_b_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source display_decoder_segment_b_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top display_decoder_segment_b_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9496 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 977.156 ; gain = 236.027
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'display_decoder_segment_b_0_0' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_b_0_0/synth/display_decoder_segment_b_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'segment_b' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/d29b/src/segment_b.v:13]
INFO: [Synth 8-6157] synthesizing module 'segment_b_xup_and3_0_0' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_b_0_0/src/segment_b_xup_and3_0_0/synth/segment_b_xup_and3_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xup_and3' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_b_0_0/ipshared/b79c/xup_and3.srcs/sources_1/new/xup_and3.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xup_and3' (1#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_b_0_0/ipshared/b79c/xup_and3.srcs/sources_1/new/xup_and3.v:5]
INFO: [Synth 8-6155] done synthesizing module 'segment_b_xup_and3_0_0' (2#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_b_0_0/src/segment_b_xup_and3_0_0/synth/segment_b_xup_and3_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'segment_b_xup_and3_0_1' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_b_0_0/src/segment_b_xup_and3_0_1/synth/segment_b_xup_and3_0_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'segment_b_xup_and3_0_1' (3#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_b_0_0/src/segment_b_xup_and3_0_1/synth/segment_b_xup_and3_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'segment_b_xup_inv_0_0' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_b_0_0/src/segment_b_xup_inv_0_0/synth/segment_b_xup_inv_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xup_inv' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_b_0_0/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xup_inv' (4#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_b_0_0/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v:5]
INFO: [Synth 8-6155] done synthesizing module 'segment_b_xup_inv_0_0' (5#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_b_0_0/src/segment_b_xup_inv_0_0/synth/segment_b_xup_inv_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'segment_b_xup_inv_0_1' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_b_0_0/src/segment_b_xup_inv_0_1/synth/segment_b_xup_inv_0_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'segment_b_xup_inv_0_1' (6#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_b_0_0/src/segment_b_xup_inv_0_1/synth/segment_b_xup_inv_0_1.v:57]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/d29b/src/segment_b.v:56]
INFO: [Synth 8-6157] synthesizing module 'segment_b_xup_inv_0_2' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_b_0_0/src/segment_b_xup_inv_0_2/synth/segment_b_xup_inv_0_2.v:57]
INFO: [Synth 8-6155] done synthesizing module 'segment_b_xup_inv_0_2' (7#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_b_0_0/src/segment_b_xup_inv_0_2/synth/segment_b_xup_inv_0_2.v:57]
WARNING: [Synth 8-7023] instance 'xup_inv_2' of module 'segment_b_xup_inv_0_2' has 2 connections declared, but only 1 given [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/d29b/src/segment_b.v:56]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/d29b/src/segment_b.v:58]
INFO: [Synth 8-6157] synthesizing module 'segment_b_xup_inv_0_3' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_b_0_0/src/segment_b_xup_inv_0_3/synth/segment_b_xup_inv_0_3.v:57]
INFO: [Synth 8-6155] done synthesizing module 'segment_b_xup_inv_0_3' (8#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_b_0_0/src/segment_b_xup_inv_0_3/synth/segment_b_xup_inv_0_3.v:57]
WARNING: [Synth 8-7023] instance 'xup_inv_3' of module 'segment_b_xup_inv_0_3' has 2 connections declared, but only 1 given [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/d29b/src/segment_b.v:58]
INFO: [Synth 8-6157] synthesizing module 'segment_b_xup_or2_0_0' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_b_0_0/src/segment_b_xup_or2_0_0/synth/segment_b_xup_or2_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xup_or2' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_b_0_0/ipshared/1ec9/xup_or2.srcs/sources_1/new/xup_or2.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xup_or2' (9#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_b_0_0/ipshared/1ec9/xup_or2.srcs/sources_1/new/xup_or2.v:5]
INFO: [Synth 8-6155] done synthesizing module 'segment_b_xup_or2_0_0' (10#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_b_0_0/src/segment_b_xup_or2_0_0/synth/segment_b_xup_or2_0_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'segment_b' (11#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/d29b/src/segment_b.v:13]
INFO: [Synth 8-6155] done synthesizing module 'display_decoder_segment_b_0_0' (12#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_b_0_0/synth/display_decoder_segment_b_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1050.434 ; gain = 309.305
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1050.434 ; gain = 309.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1050.434 ; gain = 309.305
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1050.434 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_b_0_0/src/segment_b_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_b_0_0/src/segment_b_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_b_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_b_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1100.965 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1103.230 ; gain = 2.266
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1103.230 ; gain = 362.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1103.230 ; gain = 362.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_b_0_0_synth_1/dont_touch.xdc}, line 30).
Applied set_property DONT_TOUCH = true for inst/xup_inv_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_inv_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_inv_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_inv_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_or2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_and3_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_and3_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1103.230 ; gain = 362.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1103.230 ; gain = 362.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1103.230 ; gain = 362.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1111.949 ; gain = 370.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1111.949 ; gain = 370.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1121.480 ; gain = 380.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1137.277 ; gain = 396.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1137.277 ; gain = 396.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1137.277 ; gain = 396.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1137.277 ; gain = 396.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1137.277 ; gain = 396.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1137.277 ; gain = 396.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     4|
|2     |LUT2 |     1|
|3     |LUT3 |     2|
+------+-----+------+

Report Instance Areas: 
+------+---------------+-----------------------+------+
|      |Instance       |Module                 |Cells |
+------+---------------+-----------------------+------+
|1     |top            |                       |     7|
|2     |  inst         |segment_b              |     7|
|3     |    xup_and3_0 |segment_b_xup_and3_0_0 |     1|
|4     |      inst     |xup_and3_0             |     1|
|5     |    xup_and3_1 |segment_b_xup_and3_0_1 |     1|
|6     |      inst     |xup_and3               |     1|
|7     |    xup_inv_0  |segment_b_xup_inv_0_0  |     1|
|8     |    xup_inv_1  |segment_b_xup_inv_0_1  |     1|
|9     |    xup_inv_2  |segment_b_xup_inv_0_2  |     1|
|10    |    xup_inv_3  |segment_b_xup_inv_0_3  |     1|
|11    |    xup_or2_0  |segment_b_xup_or2_0_0  |     1|
+------+---------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1137.277 ; gain = 396.148
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1137.277 ; gain = 343.352
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1137.277 ; gain = 396.148
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1149.344 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1156.281 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:01:09 . Memory (MB): peak = 1156.281 ; gain = 701.762
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1156.281 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_b_0_0_synth_1/display_decoder_segment_b_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP display_decoder_segment_b_0_0, cache-ID = a6ce4c6a366ad652
INFO: [Coretcl 2-1174] Renamed 10 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1156.281 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_b_0_0_synth_1/display_decoder_segment_b_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file display_decoder_segment_b_0_0_utilization_synth.rpt -pb display_decoder_segment_b_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 04:12:45 2020...

*** Running vivado
    with args -log display_decoder_segment_b_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source display_decoder_segment_b_0_0.tcl

[Fri Feb 14 04:58:18 2020] display_decoder_segment_b_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1825.781 ; gain = 0.000
launch_runs display_decoder_segment_c_0_0_synth_1
[Fri Feb 14 04:58:18 2020] Launched display_decoder_segment_c_0_0_synth_1...
Run output will be captured here: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_c_0_0_synth_1/runme.log
wait_on_run display_decoder_segment_c_0_0_synth_1
[Fri Feb 14 04:58:18 2020] Waiting for display_decoder_segment_c_0_0_synth_1 to finish...
[Fri Feb 14 04:58:23 2020] Waiting for display_decoder_segment_c_0_0_synth_1 to finish...
[Fri Feb 14 04:58:28 2020] Waiting for display_decoder_segment_c_0_0_synth_1 to finish...
[Fri Feb 14 04:58:33 2020] Waiting for display_decoder_segment_c_0_0_synth_1 to finish...

*** Running vivado
    with args -log display_decoder_segment_c_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source display_decoder_segment_c_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source display_decoder_segment_c_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top display_decoder_segment_c_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19724 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 977.469 ; gain = 235.461
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'display_decoder_segment_c_0_0' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_c_0_0/synth/display_decoder_segment_c_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'segment_c' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/cbfc/src/segment_c.v:13]
INFO: [Synth 8-6157] synthesizing module 'segment_c_xup_and3_0_0' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_c_0_0/src/segment_c_xup_and3_0_0/synth/segment_c_xup_and3_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xup_and3' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_c_0_0/ipshared/b79c/xup_and3.srcs/sources_1/new/xup_and3.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xup_and3' (1#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_c_0_0/ipshared/b79c/xup_and3.srcs/sources_1/new/xup_and3.v:5]
INFO: [Synth 8-6155] done synthesizing module 'segment_c_xup_and3_0_0' (2#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_c_0_0/src/segment_c_xup_and3_0_0/synth/segment_c_xup_and3_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'segment_c_xup_inv_0_0' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_c_0_0/src/segment_c_xup_inv_0_0/synth/segment_c_xup_inv_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xup_inv' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_c_0_0/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xup_inv' (3#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_c_0_0/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v:5]
INFO: [Synth 8-6155] done synthesizing module 'segment_c_xup_inv_0_0' (4#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_c_0_0/src/segment_c_xup_inv_0_0/synth/segment_c_xup_inv_0_0.v:57]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/cbfc/src/segment_c.v:46]
INFO: [Synth 8-6157] synthesizing module 'segment_c_xup_inv_0_1' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_c_0_0/src/segment_c_xup_inv_0_1/synth/segment_c_xup_inv_0_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'segment_c_xup_inv_0_1' (5#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_c_0_0/src/segment_c_xup_inv_0_1/synth/segment_c_xup_inv_0_1.v:57]
WARNING: [Synth 8-7023] instance 'xup_inv_1' of module 'segment_c_xup_inv_0_1' has 2 connections declared, but only 1 given [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/cbfc/src/segment_c.v:46]
INFO: [Synth 8-6157] synthesizing module 'segment_c_xup_inv_0_2' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_c_0_0/src/segment_c_xup_inv_0_2/synth/segment_c_xup_inv_0_2.v:57]
INFO: [Synth 8-6155] done synthesizing module 'segment_c_xup_inv_0_2' (6#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_c_0_0/src/segment_c_xup_inv_0_2/synth/segment_c_xup_inv_0_2.v:57]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/cbfc/src/segment_c.v:51]
INFO: [Synth 8-6157] synthesizing module 'segment_c_xup_inv_0_3' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_c_0_0/src/segment_c_xup_inv_0_3/synth/segment_c_xup_inv_0_3.v:57]
INFO: [Synth 8-6155] done synthesizing module 'segment_c_xup_inv_0_3' (7#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_c_0_0/src/segment_c_xup_inv_0_3/synth/segment_c_xup_inv_0_3.v:57]
WARNING: [Synth 8-7023] instance 'xup_inv_3' of module 'segment_c_xup_inv_0_3' has 2 connections declared, but only 1 given [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/cbfc/src/segment_c.v:51]
INFO: [Synth 8-6155] done synthesizing module 'segment_c' (8#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/cbfc/src/segment_c.v:13]
INFO: [Synth 8-6155] done synthesizing module 'display_decoder_segment_c_0_0' (9#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_c_0_0/synth/display_decoder_segment_c_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1049.676 ; gain = 307.668
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1049.676 ; gain = 307.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1049.676 ; gain = 307.668
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1049.676 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_c_0_0/src/segment_c_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_c_0_0/src/segment_c_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_c_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_c_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1082.313 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1085.918 ; gain = 3.605
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1085.918 ; gain = 343.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1085.918 ; gain = 343.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_c_0_0_synth_1/dont_touch.xdc}, line 24).
Applied set_property DONT_TOUCH = true for inst/xup_inv_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_inv_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_inv_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_inv_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_and3_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1085.918 ; gain = 343.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1085.918 ; gain = 343.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1085.918 ; gain = 343.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1113.242 ; gain = 371.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1113.242 ; gain = 371.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1122.766 ; gain = 380.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1138.570 ; gain = 396.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1138.570 ; gain = 396.563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1138.570 ; gain = 396.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1138.570 ; gain = 396.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1138.570 ; gain = 396.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1138.570 ; gain = 396.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     4|
|2     |LUT3 |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------------+-----------------------+------+
|      |Instance       |Module                 |Cells |
+------+---------------+-----------------------+------+
|1     |top            |                       |     5|
|2     |  inst         |segment_c              |     5|
|3     |    xup_and3_0 |segment_c_xup_and3_0_0 |     1|
|4     |      inst     |xup_and3               |     1|
|5     |    xup_inv_0  |segment_c_xup_inv_0_0  |     1|
|6     |    xup_inv_1  |segment_c_xup_inv_0_1  |     1|
|7     |    xup_inv_2  |segment_c_xup_inv_0_2  |     1|
|8     |    xup_inv_3  |segment_c_xup_inv_0_3  |     1|
+------+---------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1138.570 ; gain = 396.563
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1138.570 ; gain = 360.320
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1138.570 ; gain = 396.563
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1149.617 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1160.969 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:01:09 . Memory (MB): peak = 1160.969 ; gain = 705.141
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1160.969 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_c_0_0_synth_1/display_decoder_segment_c_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP display_decoder_segment_c_0_0, cache-ID = 050c2b5e68edea21
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1160.969 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_c_0_0_synth_1/display_decoder_segment_c_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file display_decoder_segment_c_0_0_utilization_synth.rpt -pb display_decoder_segment_c_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 04:14:04 2020...

*** Running vivado
    with args -log display_decoder_segment_c_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source display_decoder_segment_c_0_0.tcl

[Fri Feb 14 04:58:33 2020] display_decoder_segment_c_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1825.781 ; gain = 0.000
launch_runs display_decoder_segment_d_0_0_synth_1
[Fri Feb 14 04:58:33 2020] Launched display_decoder_segment_d_0_0_synth_1...
Run output will be captured here: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_d_0_0_synth_1/runme.log
wait_on_run display_decoder_segment_d_0_0_synth_1
[Fri Feb 14 04:58:34 2020] Waiting for display_decoder_segment_d_0_0_synth_1 to finish...
[Fri Feb 14 04:58:39 2020] Waiting for display_decoder_segment_d_0_0_synth_1 to finish...
[Fri Feb 14 04:58:44 2020] Waiting for display_decoder_segment_d_0_0_synth_1 to finish...
[Fri Feb 14 04:58:49 2020] Waiting for display_decoder_segment_d_0_0_synth_1 to finish...

*** Running vivado
    with args -log display_decoder_segment_d_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source display_decoder_segment_d_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source display_decoder_segment_d_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top display_decoder_segment_d_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5324 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 977.621 ; gain = 234.328
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'display_decoder_segment_d_0_0' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_d_0_0/synth/display_decoder_segment_d_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'segment_d' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/4437/src/segment_d.v:13]
INFO: [Synth 8-6157] synthesizing module 'segment_d_xup_and3_0_0' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_d_0_0/src/segment_d_xup_and3_0_0/synth/segment_d_xup_and3_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xup_and3' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_d_0_0/ipshared/b79c/xup_and3.srcs/sources_1/new/xup_and3.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xup_and3' (1#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_d_0_0/ipshared/b79c/xup_and3.srcs/sources_1/new/xup_and3.v:5]
INFO: [Synth 8-6155] done synthesizing module 'segment_d_xup_and3_0_0' (2#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_d_0_0/src/segment_d_xup_and3_0_0/synth/segment_d_xup_and3_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'segment_d_xup_and3_0_1' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_d_0_0/src/segment_d_xup_and3_0_1/synth/segment_d_xup_and3_0_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'segment_d_xup_and3_0_1' (3#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_d_0_0/src/segment_d_xup_and3_0_1/synth/segment_d_xup_and3_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'segment_d_xup_and3_0_2' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_d_0_0/src/segment_d_xup_and3_0_2/synth/segment_d_xup_and3_0_2.v:57]
INFO: [Synth 8-6155] done synthesizing module 'segment_d_xup_and3_0_2' (4#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_d_0_0/src/segment_d_xup_and3_0_2/synth/segment_d_xup_and3_0_2.v:57]
INFO: [Synth 8-6157] synthesizing module 'segment_d_xup_inv_0_0' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_d_0_0/src/segment_d_xup_inv_0_0/synth/segment_d_xup_inv_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xup_inv' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_d_0_0/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xup_inv' (5#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_d_0_0/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v:5]
INFO: [Synth 8-6155] done synthesizing module 'segment_d_xup_inv_0_0' (6#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_d_0_0/src/segment_d_xup_inv_0_0/synth/segment_d_xup_inv_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'segment_d_xup_inv_0_1' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_d_0_0/src/segment_d_xup_inv_0_1/synth/segment_d_xup_inv_0_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'segment_d_xup_inv_0_1' (7#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_d_0_0/src/segment_d_xup_inv_0_1/synth/segment_d_xup_inv_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'segment_d_xup_inv_0_2' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_d_0_0/src/segment_d_xup_inv_0_2/synth/segment_d_xup_inv_0_2.v:57]
INFO: [Synth 8-6155] done synthesizing module 'segment_d_xup_inv_0_2' (8#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_d_0_0/src/segment_d_xup_inv_0_2/synth/segment_d_xup_inv_0_2.v:57]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/4437/src/segment_d.v:66]
INFO: [Synth 8-6157] synthesizing module 'segment_d_xup_inv_0_3' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_d_0_0/src/segment_d_xup_inv_0_3/synth/segment_d_xup_inv_0_3.v:57]
INFO: [Synth 8-6155] done synthesizing module 'segment_d_xup_inv_0_3' (9#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_d_0_0/src/segment_d_xup_inv_0_3/synth/segment_d_xup_inv_0_3.v:57]
WARNING: [Synth 8-7023] instance 'xup_inv_3' of module 'segment_d_xup_inv_0_3' has 2 connections declared, but only 1 given [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/4437/src/segment_d.v:66]
INFO: [Synth 8-6157] synthesizing module 'segment_d_xup_or3_0_0' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_d_0_0/src/segment_d_xup_or3_0_0/synth/segment_d_xup_or3_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xup_or3' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_d_0_0/ipshared/ded9/xup_or3.srcs/sources_1/new/xup_or3.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xup_or3' (10#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_d_0_0/ipshared/ded9/xup_or3.srcs/sources_1/new/xup_or3.v:5]
INFO: [Synth 8-6155] done synthesizing module 'segment_d_xup_or3_0_0' (11#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_d_0_0/src/segment_d_xup_or3_0_0/synth/segment_d_xup_or3_0_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'segment_d' (12#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/4437/src/segment_d.v:13]
INFO: [Synth 8-6155] done synthesizing module 'display_decoder_segment_d_0_0' (13#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_d_0_0/synth/display_decoder_segment_d_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1050.863 ; gain = 307.570
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1050.863 ; gain = 307.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1050.863 ; gain = 307.570
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1050.863 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_d_0_0/src/segment_d_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_d_0_0/src/segment_d_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_d_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_d_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1108.660 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1111.852 ; gain = 3.191
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1111.852 ; gain = 368.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1111.852 ; gain = 368.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_d_0_0_synth_1/dont_touch.xdc}, line 33).
Applied set_property DONT_TOUCH = true for inst/xup_inv_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_inv_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_inv_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_inv_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_or3_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_and3_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_and3_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_and3_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1111.852 ; gain = 368.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1111.852 ; gain = 368.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1111.852 ; gain = 368.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1114.164 ; gain = 370.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1114.164 ; gain = 370.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1123.699 ; gain = 380.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1139.500 ; gain = 396.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1139.500 ; gain = 396.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1139.500 ; gain = 396.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1139.500 ; gain = 396.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1139.500 ; gain = 396.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1139.500 ; gain = 396.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     4|
|2     |LUT3 |     4|
+------+-----+------+

Report Instance Areas: 
+------+---------------+-----------------------+------+
|      |Instance       |Module                 |Cells |
+------+---------------+-----------------------+------+
|1     |top            |                       |     8|
|2     |  inst         |segment_d              |     8|
|3     |    xup_and3_0 |segment_d_xup_and3_0_0 |     1|
|4     |      inst     |xup_and3_1             |     1|
|5     |    xup_and3_1 |segment_d_xup_and3_0_1 |     1|
|6     |      inst     |xup_and3_0             |     1|
|7     |    xup_and3_2 |segment_d_xup_and3_0_2 |     1|
|8     |      inst     |xup_and3               |     1|
|9     |    xup_inv_0  |segment_d_xup_inv_0_0  |     1|
|10    |    xup_inv_1  |segment_d_xup_inv_0_1  |     1|
|11    |    xup_inv_2  |segment_d_xup_inv_0_2  |     1|
|12    |    xup_inv_3  |segment_d_xup_inv_0_3  |     1|
|13    |    xup_or3_0  |segment_d_xup_or3_0_0  |     1|
|14    |      inst     |xup_or3                |     1|
+------+---------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1139.500 ; gain = 396.207
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1139.500 ; gain = 335.219
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1139.500 ; gain = 396.207
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1151.559 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1158.711 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:01:10 . Memory (MB): peak = 1158.711 ; gain = 700.902
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1158.711 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_d_0_0_synth_1/display_decoder_segment_d_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP display_decoder_segment_d_0_0, cache-ID = 01ef46ec0e9b27e0
INFO: [Coretcl 2-1174] Renamed 13 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1158.711 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_d_0_0_synth_1/display_decoder_segment_d_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file display_decoder_segment_d_0_0_utilization_synth.rpt -pb display_decoder_segment_d_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 04:15:25 2020...

*** Running vivado
    with args -log display_decoder_segment_d_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source display_decoder_segment_d_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source display_decoder_segment_d_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP display_decoder_segment_d_0_0, cache-ID = 01ef46ec0e9b27e0.
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 04:58:45 2020...
[Fri Feb 14 04:58:49 2020] display_decoder_segment_d_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1825.781 ; gain = 0.000
launch_runs display_decoder_segment_e_0_0_synth_1
[Fri Feb 14 04:58:49 2020] Launched display_decoder_segment_e_0_0_synth_1...
Run output will be captured here: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_e_0_0_synth_1/runme.log
wait_on_run display_decoder_segment_e_0_0_synth_1
[Fri Feb 14 04:58:49 2020] Waiting for display_decoder_segment_e_0_0_synth_1 to finish...
[Fri Feb 14 04:58:54 2020] Waiting for display_decoder_segment_e_0_0_synth_1 to finish...
[Fri Feb 14 04:58:59 2020] Waiting for display_decoder_segment_e_0_0_synth_1 to finish...
[Fri Feb 14 04:59:04 2020] Waiting for display_decoder_segment_e_0_0_synth_1 to finish...

*** Running vivado
    with args -log display_decoder_segment_e_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source display_decoder_segment_e_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source display_decoder_segment_e_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top display_decoder_segment_e_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2860 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 977.594 ; gain = 233.262
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'display_decoder_segment_e_0_0' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_e_0_0/synth/display_decoder_segment_e_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'segment_e' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/e00f/src/segment_e.v:13]
INFO: [Synth 8-6157] synthesizing module 'segment_e_xup_and2_0_0' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_e_0_0/src/segment_e_xup_and2_0_0/synth/segment_e_xup_and2_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xup_and2' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_e_0_0/ipshared/778c/xup_and2.srcs/sources_1/new/xup_and2.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xup_and2' (1#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_e_0_0/ipshared/778c/xup_and2.srcs/sources_1/new/xup_and2.v:5]
INFO: [Synth 8-6155] done synthesizing module 'segment_e_xup_and2_0_0' (2#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_e_0_0/src/segment_e_xup_and2_0_0/synth/segment_e_xup_and2_0_0.v:57]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/e00f/src/segment_e.v:42]
INFO: [Synth 8-6157] synthesizing module 'segment_e_xup_inv_0_0' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_e_0_0/src/segment_e_xup_inv_0_0/synth/segment_e_xup_inv_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xup_inv' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_e_0_0/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xup_inv' (3#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_e_0_0/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v:5]
INFO: [Synth 8-6155] done synthesizing module 'segment_e_xup_inv_0_0' (4#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_e_0_0/src/segment_e_xup_inv_0_0/synth/segment_e_xup_inv_0_0.v:57]
WARNING: [Synth 8-7023] instance 'xup_inv_0' of module 'segment_e_xup_inv_0_0' has 2 connections declared, but only 1 given [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/e00f/src/segment_e.v:42]
INFO: [Synth 8-6157] synthesizing module 'segment_e_xup_inv_0_1' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_e_0_0/src/segment_e_xup_inv_0_1/synth/segment_e_xup_inv_0_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'segment_e_xup_inv_0_1' (5#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_e_0_0/src/segment_e_xup_inv_0_1/synth/segment_e_xup_inv_0_1.v:57]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/e00f/src/segment_e.v:47]
INFO: [Synth 8-6157] synthesizing module 'segment_e_xup_inv_0_2' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_e_0_0/src/segment_e_xup_inv_0_2/synth/segment_e_xup_inv_0_2.v:57]
INFO: [Synth 8-6155] done synthesizing module 'segment_e_xup_inv_0_2' (6#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_e_0_0/src/segment_e_xup_inv_0_2/synth/segment_e_xup_inv_0_2.v:57]
WARNING: [Synth 8-7023] instance 'xup_inv_2' of module 'segment_e_xup_inv_0_2' has 2 connections declared, but only 1 given [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/e00f/src/segment_e.v:47]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/e00f/src/segment_e.v:49]
INFO: [Synth 8-6157] synthesizing module 'segment_e_xup_inv_0_3' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_e_0_0/src/segment_e_xup_inv_0_3/synth/segment_e_xup_inv_0_3.v:57]
INFO: [Synth 8-6155] done synthesizing module 'segment_e_xup_inv_0_3' (7#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_e_0_0/src/segment_e_xup_inv_0_3/synth/segment_e_xup_inv_0_3.v:57]
WARNING: [Synth 8-7023] instance 'xup_inv_3' of module 'segment_e_xup_inv_0_3' has 2 connections declared, but only 1 given [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/e00f/src/segment_e.v:49]
INFO: [Synth 8-6157] synthesizing module 'segment_e_xup_or2_0_0' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_e_0_0/src/segment_e_xup_or2_0_0/synth/segment_e_xup_or2_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xup_or2' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_e_0_0/ipshared/1ec9/xup_or2.srcs/sources_1/new/xup_or2.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xup_or2' (8#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_e_0_0/ipshared/1ec9/xup_or2.srcs/sources_1/new/xup_or2.v:5]
INFO: [Synth 8-6155] done synthesizing module 'segment_e_xup_or2_0_0' (9#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_e_0_0/src/segment_e_xup_or2_0_0/synth/segment_e_xup_or2_0_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'segment_e' (10#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/e00f/src/segment_e.v:13]
INFO: [Synth 8-6155] done synthesizing module 'display_decoder_segment_e_0_0' (11#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_e_0_0/synth/display_decoder_segment_e_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1050.328 ; gain = 305.996
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1050.328 ; gain = 305.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1050.328 ; gain = 305.996
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1050.328 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_e_0_0/src/segment_e_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_e_0_0/src/segment_e_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_e_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_e_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1084.191 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1088.070 ; gain = 3.879
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1088.070 ; gain = 343.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1088.070 ; gain = 343.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_e_0_0_synth_1/dont_touch.xdc}, line 27).
Applied set_property DONT_TOUCH = true for inst/xup_inv_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_inv_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_inv_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_inv_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_or2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_and2_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1088.070 ; gain = 343.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1088.070 ; gain = 343.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1088.070 ; gain = 343.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1111.035 ; gain = 366.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1111.035 ; gain = 366.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1120.566 ; gain = 376.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1136.367 ; gain = 392.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1136.367 ; gain = 392.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1136.367 ; gain = 392.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1136.367 ; gain = 392.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1136.367 ; gain = 392.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1136.367 ; gain = 392.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     4|
|2     |LUT2 |     2|
+------+-----+------+

Report Instance Areas: 
+------+---------------+-----------------------+------+
|      |Instance       |Module                 |Cells |
+------+---------------+-----------------------+------+
|1     |top            |                       |     6|
|2     |  inst         |segment_e              |     6|
|3     |    xup_and2_0 |segment_e_xup_and2_0_0 |     1|
|4     |    xup_inv_0  |segment_e_xup_inv_0_0  |     1|
|5     |    xup_inv_1  |segment_e_xup_inv_0_1  |     1|
|6     |    xup_inv_2  |segment_e_xup_inv_0_2  |     1|
|7     |    xup_inv_3  |segment_e_xup_inv_0_3  |     1|
|8     |    xup_or2_0  |segment_e_xup_or2_0_0  |     1|
+------+---------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1136.367 ; gain = 392.035
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1136.367 ; gain = 354.293
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1136.367 ; gain = 392.035
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1148.430 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1152.004 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:01:09 . Memory (MB): peak = 1152.004 ; gain = 695.602
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1152.004 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_e_0_0_synth_1/display_decoder_segment_e_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP display_decoder_segment_e_0_0, cache-ID = 90e862881aa4c00f
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1152.004 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_e_0_0_synth_1/display_decoder_segment_e_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file display_decoder_segment_e_0_0_utilization_synth.rpt -pb display_decoder_segment_e_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 04:16:44 2020...

*** Running vivado
    with args -log display_decoder_segment_e_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source display_decoder_segment_e_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source display_decoder_segment_e_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP display_decoder_segment_e_0_0, cache-ID = 90e862881aa4c00f.
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 04:59:01 2020...
[Fri Feb 14 04:59:04 2020] display_decoder_segment_e_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1825.781 ; gain = 0.000
launch_runs display_decoder_segment_f_0_0_synth_1
[Fri Feb 14 04:59:04 2020] Launched display_decoder_segment_f_0_0_synth_1...
Run output will be captured here: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_f_0_0_synth_1/runme.log
wait_on_run display_decoder_segment_f_0_0_synth_1
[Fri Feb 14 04:59:04 2020] Waiting for display_decoder_segment_f_0_0_synth_1 to finish...
[Fri Feb 14 04:59:09 2020] Waiting for display_decoder_segment_f_0_0_synth_1 to finish...
[Fri Feb 14 04:59:14 2020] Waiting for display_decoder_segment_f_0_0_synth_1 to finish...
[Fri Feb 14 04:59:19 2020] Waiting for display_decoder_segment_f_0_0_synth_1 to finish...

*** Running vivado
    with args -log display_decoder_segment_f_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source display_decoder_segment_f_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source display_decoder_segment_f_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top display_decoder_segment_f_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17588 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 977.527 ; gain = 234.402
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'display_decoder_segment_f_0_0' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_f_0_0/synth/display_decoder_segment_f_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'segment_f' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/f50b/src/segment_f.v:13]
INFO: [Synth 8-6157] synthesizing module 'segment_f_xup_and2_0_0' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_f_0_0/src/segment_f_xup_and2_0_0/synth/segment_f_xup_and2_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xup_and2' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_f_0_0/ipshared/778c/xup_and2.srcs/sources_1/new/xup_and2.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xup_and2' (1#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_f_0_0/ipshared/778c/xup_and2.srcs/sources_1/new/xup_and2.v:5]
INFO: [Synth 8-6155] done synthesizing module 'segment_f_xup_and2_0_0' (2#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_f_0_0/src/segment_f_xup_and2_0_0/synth/segment_f_xup_and2_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'segment_f_xup_and3_0_0' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_f_0_0/src/segment_f_xup_and3_0_0/synth/segment_f_xup_and3_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xup_and3' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_f_0_0/ipshared/b79c/xup_and3.srcs/sources_1/new/xup_and3.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xup_and3' (3#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_f_0_0/ipshared/b79c/xup_and3.srcs/sources_1/new/xup_and3.v:5]
INFO: [Synth 8-6155] done synthesizing module 'segment_f_xup_and3_0_0' (4#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_f_0_0/src/segment_f_xup_and3_0_0/synth/segment_f_xup_and3_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'segment_f_xup_and3_0_1' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_f_0_0/src/segment_f_xup_and3_0_1/synth/segment_f_xup_and3_0_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'segment_f_xup_and3_0_1' (5#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_f_0_0/src/segment_f_xup_and3_0_1/synth/segment_f_xup_and3_0_1.v:57]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/f50b/src/segment_f.v:55]
INFO: [Synth 8-6157] synthesizing module 'segment_f_xup_inv_0_0' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_f_0_0/src/segment_f_xup_inv_0_0/synth/segment_f_xup_inv_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xup_inv' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_f_0_0/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xup_inv' (6#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_f_0_0/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v:5]
INFO: [Synth 8-6155] done synthesizing module 'segment_f_xup_inv_0_0' (7#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_f_0_0/src/segment_f_xup_inv_0_0/synth/segment_f_xup_inv_0_0.v:57]
WARNING: [Synth 8-7023] instance 'xup_inv_0' of module 'segment_f_xup_inv_0_0' has 2 connections declared, but only 1 given [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/f50b/src/segment_f.v:55]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/f50b/src/segment_f.v:57]
INFO: [Synth 8-6157] synthesizing module 'segment_f_xup_inv_0_1' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_f_0_0/src/segment_f_xup_inv_0_1/synth/segment_f_xup_inv_0_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'segment_f_xup_inv_0_1' (8#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_f_0_0/src/segment_f_xup_inv_0_1/synth/segment_f_xup_inv_0_1.v:57]
WARNING: [Synth 8-7023] instance 'xup_inv_1' of module 'segment_f_xup_inv_0_1' has 2 connections declared, but only 1 given [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/f50b/src/segment_f.v:57]
INFO: [Synth 8-6157] synthesizing module 'segment_f_xup_inv_0_2' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_f_0_0/src/segment_f_xup_inv_0_2/synth/segment_f_xup_inv_0_2.v:57]
INFO: [Synth 8-6155] done synthesizing module 'segment_f_xup_inv_0_2' (9#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_f_0_0/src/segment_f_xup_inv_0_2/synth/segment_f_xup_inv_0_2.v:57]
INFO: [Synth 8-6157] synthesizing module 'segment_f_xup_inv_0_3' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_f_0_0/src/segment_f_xup_inv_0_3/synth/segment_f_xup_inv_0_3.v:57]
INFO: [Synth 8-6155] done synthesizing module 'segment_f_xup_inv_0_3' (10#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_f_0_0/src/segment_f_xup_inv_0_3/synth/segment_f_xup_inv_0_3.v:57]
INFO: [Synth 8-6157] synthesizing module 'segment_f_xup_or3_0_0' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_f_0_0/src/segment_f_xup_or3_0_0/synth/segment_f_xup_or3_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xup_or3' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_f_0_0/ipshared/ded9/xup_or3.srcs/sources_1/new/xup_or3.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xup_or3' (11#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_f_0_0/ipshared/ded9/xup_or3.srcs/sources_1/new/xup_or3.v:5]
INFO: [Synth 8-6155] done synthesizing module 'segment_f_xup_or3_0_0' (12#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_f_0_0/src/segment_f_xup_or3_0_0/synth/segment_f_xup_or3_0_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'segment_f' (13#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/f50b/src/segment_f.v:13]
INFO: [Synth 8-6155] done synthesizing module 'display_decoder_segment_f_0_0' (14#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_f_0_0/synth/display_decoder_segment_f_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1050.707 ; gain = 307.582
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1050.707 ; gain = 307.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1050.707 ; gain = 307.582
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1050.707 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_f_0_0/src/segment_f_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_f_0_0/src/segment_f_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_f_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_f_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1101.027 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1104.430 ; gain = 3.402
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1104.430 ; gain = 361.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1104.430 ; gain = 361.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_f_0_0_synth_1/dont_touch.xdc}, line 33).
Applied set_property DONT_TOUCH = true for inst/xup_inv_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_inv_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_inv_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_inv_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_or3_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_and2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_and3_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_and3_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1104.430 ; gain = 361.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1104.430 ; gain = 361.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1104.430 ; gain = 361.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1113.922 ; gain = 370.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1113.922 ; gain = 370.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1123.453 ; gain = 380.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1139.246 ; gain = 396.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1139.246 ; gain = 396.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1139.246 ; gain = 396.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1139.246 ; gain = 396.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1139.246 ; gain = 396.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1139.246 ; gain = 396.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     4|
|2     |LUT2 |     1|
|3     |LUT3 |     3|
+------+-----+------+

Report Instance Areas: 
+------+---------------+-----------------------+------+
|      |Instance       |Module                 |Cells |
+------+---------------+-----------------------+------+
|1     |top            |                       |     8|
|2     |  inst         |segment_f              |     8|
|3     |    xup_and2_0 |segment_f_xup_and2_0_0 |     1|
|4     |    xup_and3_0 |segment_f_xup_and3_0_0 |     1|
|5     |      inst     |xup_and3_0             |     1|
|6     |    xup_and3_1 |segment_f_xup_and3_0_1 |     1|
|7     |      inst     |xup_and3               |     1|
|8     |    xup_inv_0  |segment_f_xup_inv_0_0  |     1|
|9     |    xup_inv_1  |segment_f_xup_inv_0_1  |     1|
|10    |    xup_inv_2  |segment_f_xup_inv_0_2  |     1|
|11    |    xup_inv_3  |segment_f_xup_inv_0_3  |     1|
|12    |    xup_or3_0  |segment_f_xup_or3_0_0  |     1|
|13    |      inst     |xup_or3                |     1|
+------+---------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1139.246 ; gain = 396.121
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1139.246 ; gain = 342.398
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1139.246 ; gain = 396.121
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1149.766 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1159.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:01:09 . Memory (MB): peak = 1159.992 ; gain = 703.719
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1159.992 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_f_0_0_synth_1/display_decoder_segment_f_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP display_decoder_segment_f_0_0, cache-ID = 3e3ae81cb8f677c6
INFO: [Coretcl 2-1174] Renamed 12 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1159.992 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_f_0_0_synth_1/display_decoder_segment_f_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file display_decoder_segment_f_0_0_utilization_synth.rpt -pb display_decoder_segment_f_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 04:18:04 2020...

*** Running vivado
    with args -log display_decoder_segment_f_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source display_decoder_segment_f_0_0.tcl

[Fri Feb 14 04:59:19 2020] display_decoder_segment_f_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1825.781 ; gain = 0.000
launch_runs display_decoder_segment_g_0_0_synth_1
[Fri Feb 14 04:59:20 2020] Launched display_decoder_segment_g_0_0_synth_1...
Run output will be captured here: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_segment_g_0_0_synth_1/runme.log
wait_on_run display_decoder_segment_g_0_0_synth_1
[Fri Feb 14 04:59:20 2020] Waiting for display_decoder_segment_g_0_0_synth_1 to finish...
[Fri Feb 14 04:59:25 2020] Waiting for display_decoder_segment_g_0_0_synth_1 to finish...
[Fri Feb 14 04:59:30 2020] Waiting for display_decoder_segment_g_0_0_synth_1 to finish...

*** Running vivado
    with args -log display_decoder_segment_g_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source display_decoder_segment_g_0_0.tcl

[Fri Feb 14 04:59:30 2020] display_decoder_segment_g_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1825.781 ; gain = 0.000
launch_runs display_decoder_Segment_LED_Interface_0_0_synth_1
[Fri Feb 14 04:59:30 2020] Launched display_decoder_Segment_LED_Interface_0_0_synth_1...
Run output will be captured here: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_Segment_LED_Interface_0_0_synth_1/runme.log
wait_on_run display_decoder_Segment_LED_Interface_0_0_synth_1
[Fri Feb 14 04:59:31 2020] Waiting for display_decoder_Segment_LED_Interface_0_0_synth_1 to finish...
[Fri Feb 14 04:59:36 2020] Waiting for display_decoder_Segment_LED_Interface_0_0_synth_1 to finish...
[Fri Feb 14 04:59:41 2020] Waiting for display_decoder_Segment_LED_Interface_0_0_synth_1 to finish...
[Fri Feb 14 04:59:46 2020] Waiting for display_decoder_Segment_LED_Interface_0_0_synth_1 to finish...

*** Running vivado
    with args -log display_decoder_Segment_LED_Interface_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source display_decoder_Segment_LED_Interface_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source display_decoder_Segment_LED_Interface_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top display_decoder_Segment_LED_Interface_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22240 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 977.695 ; gain = 235.398
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'display_decoder_Segment_LED_Interface_0_0' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/synth/display_decoder_Segment_LED_Interface_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'Segment_LED_Interface' [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/1746/src/Segment_LED_Interface.v:23]
WARNING: [Synth 8-567] referenced signal 'Digit' should be on the sensitivity list [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/1746/src/Segment_LED_Interface.v:87]
INFO: [Synth 8-6155] done synthesizing module 'Segment_LED_Interface' (1#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ipshared/1746/src/Segment_LED_Interface.v:23]
INFO: [Synth 8-6155] done synthesizing module 'display_decoder_Segment_LED_Interface_0_0' (2#1) [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/synth/display_decoder_Segment_LED_Interface_0_0.v:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1051.293 ; gain = 308.996
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1051.293 ; gain = 308.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1051.293 ; gain = 308.996
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1051.293 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 'D0'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D1'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D2'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D3'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D0'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D1'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D2'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D3'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/display_decoder_Segment_LED_Interface_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/display_decoder_Segment_LED_Interface_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_Segment_LED_Interface_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_Segment_LED_Interface_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1106.531 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1111.496 ; gain = 4.965
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1111.496 ; gain = 369.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1111.496 ; gain = 369.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_Segment_LED_Interface_0_0_synth_1/dont_touch.xdc}, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1111.496 ; gain = 369.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1111.496 ; gain = 369.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Segment_LED_Interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1111.496 ; gain = 369.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1125.273 ; gain = 382.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1125.273 ; gain = 382.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1134.941 ; gain = 392.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1150.746 ; gain = 408.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1150.746 ; gain = 408.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1150.746 ; gain = 408.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1150.746 ; gain = 408.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1150.746 ; gain = 408.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1150.746 ; gain = 408.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     5|
|2     |LUT1   |     2|
|3     |LUT2   |     1|
|4     |LUT3   |     9|
|5     |LUT4   |     7|
|6     |FDRE   |    21|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------------------+------+
|      |Instance |Module                |Cells |
+------+---------+----------------------+------+
|1     |top      |                      |    45|
|2     |  inst   |Segment_LED_Interface |    45|
+------+---------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1150.746 ; gain = 408.449
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1150.746 ; gain = 348.246
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1150.746 ; gain = 408.449
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1161.762 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1169.961 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 9 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:01:09 . Memory (MB): peak = 1169.961 ; gain = 713.535
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1169.961 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_Segment_LED_Interface_0_0_synth_1/display_decoder_Segment_LED_Interface_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP display_decoder_Segment_LED_Interface_0_0, cache-ID = 10b90a281ca30431
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1169.961 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/display_decoder_Segment_LED_Interface_0_0_synth_1/display_decoder_Segment_LED_Interface_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file display_decoder_Segment_LED_Interface_0_0_utilization_synth.rpt -pb display_decoder_Segment_LED_Interface_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 04:20:44 2020...

*** Running vivado
    with args -log display_decoder_Segment_LED_Interface_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source display_decoder_Segment_LED_Interface_0_0.tcl

[Fri Feb 14 04:59:46 2020] display_decoder_Segment_LED_Interface_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1825.781 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: display_decoder_wrapper
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1825.781 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'display_decoder_wrapper' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/hdl/display_decoder_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'display_decoder' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/synth/display_decoder.v:13]
INFO: [Synth 8-6157] synthesizing module 'display_decoder_Segment_LED_Interface_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-11540-StefanDesktop/realtime/display_decoder_Segment_LED_Interface_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'display_decoder_Segment_LED_Interface_0_0' (1#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-11540-StefanDesktop/realtime/display_decoder_Segment_LED_Interface_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'display_decoder_segment_a_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-11540-StefanDesktop/realtime/display_decoder_segment_a_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'display_decoder_segment_a_0_0' (2#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-11540-StefanDesktop/realtime/display_decoder_segment_a_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'display_decoder_segment_b_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-11540-StefanDesktop/realtime/display_decoder_segment_b_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'display_decoder_segment_b_0_0' (3#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-11540-StefanDesktop/realtime/display_decoder_segment_b_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'display_decoder_segment_c_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-11540-StefanDesktop/realtime/display_decoder_segment_c_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'display_decoder_segment_c_0_0' (4#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-11540-StefanDesktop/realtime/display_decoder_segment_c_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'display_decoder_segment_d_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-11540-StefanDesktop/realtime/display_decoder_segment_d_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'display_decoder_segment_d_0_0' (5#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-11540-StefanDesktop/realtime/display_decoder_segment_d_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'display_decoder_segment_e_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-11540-StefanDesktop/realtime/display_decoder_segment_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'display_decoder_segment_e_0_0' (6#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-11540-StefanDesktop/realtime/display_decoder_segment_e_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'display_decoder_segment_f_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-11540-StefanDesktop/realtime/display_decoder_segment_f_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'display_decoder_segment_f_0_0' (7#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-11540-StefanDesktop/realtime/display_decoder_segment_f_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'display_decoder_segment_g_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-11540-StefanDesktop/realtime/display_decoder_segment_g_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'display_decoder_segment_g_0_0' (8#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/.Xil/Vivado-11540-StefanDesktop/realtime/display_decoder_segment_g_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'display_decoder' (9#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/synth/display_decoder.v:13]
INFO: [Synth 8-6155] done synthesizing module 'display_decoder_wrapper' (10#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/hdl/display_decoder_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1825.781 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1825.781 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1825.781 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/display_decoder_Segment_LED_Interface_0_0.dcp' for cell 'display_decoder_i/Segment_LED_Interface_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_a_0_0/display_decoder_segment_a_0_0.dcp' for cell 'display_decoder_i/segment_a_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_b_0_0/display_decoder_segment_b_0_0.dcp' for cell 'display_decoder_i/segment_b_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_c_0_0/display_decoder_segment_c_0_0.dcp' for cell 'display_decoder_i/segment_c_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_d_0_0/display_decoder_segment_d_0_0.dcp' for cell 'display_decoder_i/segment_d_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_e_0_0/display_decoder_segment_e_0_0.dcp' for cell 'display_decoder_i/segment_e_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_f_0_0/display_decoder_segment_f_0_0.dcp' for cell 'display_decoder_i/segment_f_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_g_0_0/display_decoder_segment_g_0_0.dcp' for cell 'display_decoder_i/segment_g_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1825.781 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 5 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 15 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc] for cell 'display_decoder_i/Segment_LED_Interface_0/inst'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:1]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
WARNING: [Vivado 12-584] No ports matched 'D0'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'D1'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'D2'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:4]
WARNING: [Vivado 12-584] No ports matched 'D3'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:5]
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:6]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:7]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:8]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:9]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:10]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:11]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:12]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:13]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:14]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:15]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:16]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:17]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:18]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:19]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:20]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
WARNING: [Vivado 12-584] No ports matched 'D0'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'D1'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'D2'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'D3'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:24]
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:25]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:26]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:27]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:28]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:29]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:30]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:31]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:32]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:33]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:34]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:35]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:36]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:37]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:38]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:39]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc:40]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc] for cell 'display_decoder_i/Segment_LED_Interface_0/inst'
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/src/my_xdc.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/display_decoder_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc]
WARNING: [Vivado 12-584] No ports matched 'A0_0'. [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'A1_0'. [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'A2_0'. [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'A3_0'. [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'A4_0'. [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'A5_0'. [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'A6_0'. [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'A7_0'. [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'A0_0'. [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'A1_0'. [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'A3_0'. [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'A4_0'. [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'A5_0'. [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'A6_0'. [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'A7_0'. [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'A2_0'. [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc:46]
Finished Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/display_decoder_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1881.980 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1881.980 ; gain = 56.199
36 Infos, 26 Warnings, 32 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1881.980 ; gain = 56.199
