#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Jan 18 04:40:21 2023
# Process ID: 59147
# Current directory: /sim2/akashl/ember-fpga
# Command line: vivado ember-genesys2.xpr
# Log file: /sim2/akashl/ember-fpga/vivado.log
# Journal file: /sim2/akashl/ember-fpga/vivado.jou
#-----------------------------------------------------------
start_gui
open_project ember-genesys2.xpr
update_compile_order -fileset sources_1
save_project_as project_2020.2 /sim2/akashl/ember-fpga/project_2020.2 -force
launch_runs synth_1 -jobs 48
wait_on_run synth_1
set_property file_type SystemVerilog [get_files  /sim2/akashl/emblem-digital/rtl/fsm.v]
update_compile_order -fileset sources_1
update_module_reference ember_fpga_rram_top_0_0
reset_run synth_1
launch_runs synth_1 -jobs 48
wait_on_run synth_1
close [ open /sim2/akashl/ember-fpga/project_2020.2/project_2020.2.srcs/sources_1/new/globals.sv w ]
add_files /sim2/akashl/ember-fpga/project_2020.2/project_2020.2.srcs/sources_1/new/globals.sv
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /sim2/akashl/ember-fpga/project_2020.2/project_2020.2.srcs/sources_1/new/globals.sv] -no_script -reset -force -quiet
remove_files  /sim2/akashl/ember-fpga/project_2020.2/project_2020.2.srcs/sources_1/new/globals.sv
file delete -force /sim2/akashl/ember-fpga/project_2020.2/project_2020.2.srcs/sources_1/new/globals.sv
reset_run synth_1
update_module_reference ember_fpga_rram_top_0_0
launch_runs synth_1 -jobs 48
wait_on_run synth_1
set_property file_type SystemVerilog [get_files  /sim2/akashl/emblem-digital/rtl/globals.v]
set_property file_type SystemVerilog [get_files  /sim2/akashl/emblem-digital/rtl/spi_slave_rram.v]
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
reset_run synth_1
update_module_reference ember_fpga_rram_top_0_0
update_module_reference ember_fpga_rram_top_0_0
set_property file_type Verilog [get_files  /sim2/akashl/emblem-digital/rtl/globals.v]
launch_runs synth_1 -jobs 48
wait_on_run synth_1
reset_run synth_1
update_module_reference ember_fpga_rram_top_0_0
launch_runs synth_1 -jobs 48
wait_on_run synth_1
update_files -from_files /sim2/akashl/emblem-digital/rtl/rram_top.v -to_files /sim2/akashl/ember-fpga/project_2020.2/project_2020.2.srcs/sources_1/imports/rtl/rram_top.v -filesets [get_filesets *]
update_files -from_files /sim2/akashl/emblem-digital/rtl/rram_top.v -to_files /sim2/akashl/ember-fpga/project_2020.2/project_2020.2.srcs/sources_1/imports/rtl/rram_top.v -filesets [get_filesets *]
add_files -norecurse -scan_for_includes /sim2/akashl/emblem-digital/rtl/rram_top.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
update_module_reference ember_fpga_rram_top_0_0
export_ip_user_files -of_objects  [get_files /sim2/akashl/ember-fpga/project_2020.2/project_2020.2.srcs/sources_1/imports/rtl/rram_top.v] -no_script -reset -force -quiet
remove_files  /sim2/akashl/ember-fpga/project_2020.2/project_2020.2.srcs/sources_1/imports/rtl/rram_top.v
file delete -force /sim2/akashl/ember-fpga/project_2020.2/project_2020.2.srcs/sources_1/imports/rtl/rram_top.v
launch_runs synth_1 -jobs 48
wait_on_run synth_1
