/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [10:0] _00_;
  wire [9:0] _01_;
  reg [3:0] _02_;
  wire celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [8:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [4:0] celloutsig_0_27z;
  wire [23:0] celloutsig_0_28z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire [13:0] celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire celloutsig_0_53z;
  wire [3:0] celloutsig_0_55z;
  wire celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire celloutsig_0_62z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire [18:0] celloutsig_0_9z;
  reg [35:0] celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [4:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [10:0] celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire [15:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~(celloutsig_0_0z & in_data[75]);
  assign celloutsig_1_9z = ~(celloutsig_1_3z & celloutsig_1_8z);
  assign celloutsig_0_61z = ~(celloutsig_0_55z[1] | celloutsig_0_43z[2]);
  assign celloutsig_0_62z = ~(celloutsig_0_8z[2] | celloutsig_0_32z);
  assign celloutsig_1_17z = ~(celloutsig_1_1z[6] | celloutsig_1_13z[4]);
  assign celloutsig_0_12z = ~(celloutsig_0_6z | celloutsig_0_8z[2]);
  assign celloutsig_0_30z = ~((celloutsig_0_26z | celloutsig_0_17z[1]) & (celloutsig_0_8z[0] | celloutsig_0_8z[1]));
  assign celloutsig_1_3z = celloutsig_1_0z[17] ^ in_data[165];
  assign celloutsig_0_13z = in_data[38] ^ celloutsig_0_4z;
  reg [9:0] _12_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _12_ <= 10'h000;
    else _12_ <= { celloutsig_0_2z[1:0], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z };
  assign { _01_[9], _00_[10:3], _01_[0] } = _12_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 4'h0;
    else _02_ <= { _00_[5:3], _01_[0] };
  assign celloutsig_0_27z = { _02_[2:0], celloutsig_0_23z, celloutsig_0_19z } / { 1'h1, celloutsig_0_26z, celloutsig_0_23z, celloutsig_0_20z, celloutsig_0_18z };
  assign celloutsig_0_1z = in_data[67:58] == in_data[51:42];
  assign celloutsig_0_18z = { _00_[9:3], _01_[0] } == { _02_[1:0], celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_20z = { _00_[5:3], celloutsig_0_15z, celloutsig_0_5z } == { _02_[2:1], celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_31z = { celloutsig_0_17z[7:1], celloutsig_0_21z } == { celloutsig_0_27z[3:1], celloutsig_0_14z };
  assign celloutsig_1_12z = in_data[132:130] === celloutsig_1_10z[6:4];
  assign celloutsig_0_7z = { _00_[8:3], celloutsig_0_6z, celloutsig_0_0z } === { in_data[69:63], celloutsig_0_5z };
  assign celloutsig_0_22z = _02_ >= { celloutsig_0_8z[0], celloutsig_0_19z, celloutsig_0_4z, celloutsig_0_13z };
  assign celloutsig_0_23z = { celloutsig_0_8z[1], celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_17z, celloutsig_0_21z, celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_21z, celloutsig_0_4z } && in_data[90:67];
  assign celloutsig_0_0z = ! in_data[31:14];
  assign celloutsig_0_36z = ! { celloutsig_0_30z, celloutsig_0_6z, celloutsig_0_22z, celloutsig_0_31z, celloutsig_0_6z };
  assign celloutsig_0_5z = ! { _00_[6:3], _01_[0] };
  assign celloutsig_1_8z = ! { celloutsig_1_1z[13:9], celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_0_16z = ! _00_[10:5];
  assign celloutsig_0_19z = ! { celloutsig_0_9z[13], celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_18z };
  assign celloutsig_0_21z = ! { _02_[1], celloutsig_0_7z, _02_ };
  assign celloutsig_0_32z = ! celloutsig_0_2z[3:1];
  assign celloutsig_0_38z = celloutsig_0_9z[8] & ~(celloutsig_0_7z);
  assign celloutsig_1_5z = in_data[162] & ~(celloutsig_1_2z);
  assign celloutsig_0_55z = celloutsig_0_6z ? { _02_[0], celloutsig_0_45z, celloutsig_0_53z, celloutsig_0_38z } : { celloutsig_0_2z[3:1], celloutsig_0_25z };
  assign celloutsig_0_2z = celloutsig_0_1z ? { 3'h7, celloutsig_0_0z } : in_data[66:63];
  assign celloutsig_0_14z = ~ { _02_[2:1], celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_7z };
  assign celloutsig_0_17z = ~ { celloutsig_0_14z[1:0], celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_8z };
  assign celloutsig_0_53z = celloutsig_0_16z & celloutsig_0_34z;
  assign celloutsig_1_4z = celloutsig_1_3z & celloutsig_1_2z;
  assign celloutsig_0_34z = | { celloutsig_0_18z, in_data[44:28] };
  assign celloutsig_0_25z = | { celloutsig_0_16z, celloutsig_0_7z };
  assign celloutsig_0_45z = ~^ celloutsig_0_14z[4:1];
  assign celloutsig_1_2z = ~^ celloutsig_1_1z[5:2];
  assign celloutsig_1_15z = ~^ { celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_12z };
  assign celloutsig_0_26z = ~^ { celloutsig_0_10z[8:3], celloutsig_0_2z, celloutsig_0_15z };
  assign celloutsig_1_6z = { celloutsig_1_0z[3:1], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_2z } >> { celloutsig_1_1z[2:1], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_10z = { in_data[182:177], celloutsig_1_2z } >> { celloutsig_1_6z[3], celloutsig_1_6z };
  assign celloutsig_0_28z = { in_data[58:37], celloutsig_0_16z, celloutsig_0_21z } >> { celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_25z, celloutsig_0_13z, celloutsig_0_19z, celloutsig_0_9z };
  assign celloutsig_0_43z = { _01_[9], _00_[10:3], celloutsig_0_36z, celloutsig_0_32z, celloutsig_0_26z, celloutsig_0_31z, celloutsig_0_26z } <<< { celloutsig_0_28z[21:14], celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_1_1z = celloutsig_1_0z[28:13] <<< in_data[151:136];
  assign celloutsig_1_13z = { in_data[118:116], celloutsig_1_8z, celloutsig_1_12z } <<< celloutsig_1_10z[4:0];
  assign celloutsig_1_19z = celloutsig_1_1z[12:3] <<< { celloutsig_1_1z[11:4], celloutsig_1_15z, celloutsig_1_17z };
  assign celloutsig_0_8z = { in_data[56], celloutsig_0_4z, celloutsig_0_4z } <<< { celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_9z = in_data[49:31] <<< { _00_[10:4], celloutsig_0_0z, celloutsig_0_4z, _01_[9], _00_[10:3], _01_[0] };
  assign celloutsig_0_15z = { celloutsig_0_9z[14], celloutsig_0_6z, celloutsig_0_0z } <<< { celloutsig_0_2z[1:0], celloutsig_0_12z };
  assign celloutsig_1_18z = { in_data[190:188], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_13z, celloutsig_1_9z } - { celloutsig_1_6z[0], celloutsig_1_3z, celloutsig_1_15z, celloutsig_1_10z, celloutsig_1_4z };
  assign celloutsig_0_10z = { _00_[9:3], celloutsig_0_8z } - celloutsig_0_9z[9:0];
  assign celloutsig_1_7z = ~((celloutsig_1_4z & in_data[170]) | celloutsig_1_1z[2]);
  always_latch
    if (!clkin_data[96]) celloutsig_1_0z = 36'h000000000;
    else if (clkin_data[128]) celloutsig_1_0z = in_data[134:99];
  assign celloutsig_0_6z = ~((celloutsig_0_2z[0] & celloutsig_0_0z) | (celloutsig_0_1z & celloutsig_0_2z[0]));
  assign _00_[1:0] = { celloutsig_0_38z, celloutsig_0_12z };
  assign _01_[8:1] = _00_[10:3];
  assign { out_data[138:128], out_data[105:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_61z, celloutsig_0_62z };
endmodule
