Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Wed Jul  2 19:06:08 2025
| Host              : H410M-H-V3 running 64-bit Linux Mint 20.2
| Command           : report_timing_summary -file ./report/fft1D_512_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.30 05-01-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  561         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (258)
6. checking no_output_delay (303)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (258)
--------------------------------
 There are 258 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (303)
---------------------------------
 There are 303 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.596        0.000                      0                22191        0.043        0.000                      0                22191        3.458        0.000                       0                 11118  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.596        0.000                      0                22191        0.043        0.000                      0                22191        3.458        0.000                       0                 11118  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.596ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.596ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/sub_ln506_reg_1737_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U6/tmp_product/DSP_A_B_DATA_INST/B[8]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.106ns  (logic 4.025ns (56.643%)  route 3.081ns (43.357%))
  Logic Levels:           21  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 8.043 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.030     0.030    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/ap_clk
    SLICE_X46Y26         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/sub_ln506_reg_1737_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y26         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.110 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/sub_ln506_reg_1737_reg[4]/Q
                         net (fo=9, routed)           0.125     0.235    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/Q[3]
    SLICE_X46Y26         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     0.387 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_41__0/O
                         net (fo=166, routed)         0.205     0.592    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/zext_ln506_fu_665_p1[1]
    SLICE_X46Y23         LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     0.692 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product_i_273/O
                         net (fo=2, routed)           0.121     0.813    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product_i_273_n_0
    SLICE_X46Y23         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     0.965 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product_i_211/O
                         net (fo=2, routed)           0.195     1.160    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product_i_211_n_0
    SLICE_X42Y22         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.148     1.308 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product_i_225/O
                         net (fo=2, routed)           0.091     1.400    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product_i_225_n_0
    SLICE_X42Y23         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     1.499 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product_i_147/O
                         net (fo=2, routed)           0.239     1.738    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product_i_147_n_0
    SLICE_X42Y27         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     1.789 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product_i_75__0/O
                         net (fo=1, routed)           0.049     1.838    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product_i_75__0_n_0
    SLICE_X42Y27         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.125     1.963 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product_i_20__0/O
                         net (fo=12, routed)          0.476     2.439    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product/A[12]
    DSP48E2_X5Y7         DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[12]_A2_DATA[12])
                                                      0.192     2.631 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_A_B_DATA_INST/A2_DATA[12]
                         net (fo=1, routed)           0.000     2.631    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X5Y7         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[12]_A2A1[12])
                                                      0.076     2.707 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_PREADD_DATA_INST/A2A1[12]
                         net (fo=1, routed)           0.000     2.707    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X5Y7         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[12]_U[33])
                                                      0.505     3.212 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_MULTIPLIER_INST/U[33]
                         net (fo=1, routed)           0.000     3.212    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_MULTIPLIER.U<33>
    DSP48E2_X5Y7         DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[33]_U_DATA[33])
                                                      0.047     3.259 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_M_DATA_INST/U_DATA[33]
                         net (fo=1, routed)           0.000     3.259    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_M_DATA.U_DATA<33>
    DSP48E2_X5Y7         DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[33]_ALU_OUT[47])
                                                      0.585     3.844 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.844    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X5Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.966 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     4.004    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product__0/PCIN[47]
    DSP48E2_X5Y8         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     4.550 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.550    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X5Y8         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.672 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.686    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product__1/PCIN[47]
    DSP48E2_X5Y9         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[8])
                                                      0.546     5.232 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product__1/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     5.232    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product__1/DSP_ALU.ALU_OUT<8>
    DSP48E2_X5Y9         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.109     5.341 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product__1/DSP_OUTPUT_INST/P[8]
                         net (fo=5, routed)           0.612     5.953    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product__1_n_97
    SLICE_X34Y38         LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     6.051 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product_i_16__1/O
                         net (fo=1, routed)           0.299     6.350    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916_n_215
    SLICE_X35Y38         CARRY8 (Prop_CARRY8_SLICEM_DI[5]_CO[7])
                                                      0.088     6.438 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_2/CO[7]
                         net (fo=1, routed)           0.026     6.464    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_2_n_0
    SLICE_X35Y39         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.479 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.505    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1_n_0
    SLICE_X35Y40         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     6.572 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__0_i_2/O[2]
                         net (fo=11, routed)          0.564     7.136    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U6/tmp_product/B[8]
    DSP48E2_X3Y9         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U6/tmp_product/DSP_A_B_DATA_INST/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.043     8.043    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U6/tmp_product/CLK
    DSP48E2_X3Y9         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U6/tmp_product/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     8.043    
                         clock uncertainty           -0.035     8.008    
    DSP48E2_X3Y9         DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[8])
                                                     -0.276     7.732    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U6/tmp_product/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.732    
                         arrival time                          -7.136    
  -------------------------------------------------------------------
                         slack                                  0.596    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/tid_3_fu_214_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/tid_3_fu_214_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.059ns (61.760%)  route 0.037ns (38.240%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X24Y134        FDRE                                         r  bd_0_i/hls_inst/inst/tid_3_fu_214_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y134        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/tid_3_fu_214_reg[5]/Q
                         net (fo=5, routed)           0.030     0.081    bd_0_i/hls_inst/inst/tid_3_fu_214_reg[5]
    SLICE_X24Y134        LUT3 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.020     0.101 r  bd_0_i/hls_inst/inst/tid_3_fu_214[6]_i_2/O
                         net (fo=1, routed)           0.007     0.108    bd_0_i/hls_inst/inst/add_ln208_fu_3298_p2[6]
    SLICE_X24Y134        FDRE                                         r  bd_0_i/hls_inst/inst/tid_3_fu_214_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X24Y134        FDRE                                         r  bd_0_i/hls_inst/inst/tid_3_fu_214_reg[6]/C
                         clock pessimism              0.000     0.018    
    SLICE_X24Y134        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/tid_3_fu_214_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X3Y17  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X3Y17  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X3Y17  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_0/CLKARDCLK



