// Seed: 1498176108
`define pp_5 0
module module_0 (
    output id_0,
    output id_1,
    input logic id_2,
    output id_3,
    input id_4
);
  logic id_5;
  assign id_1 = id_4;
  assign id_0[1'b0] = 1;
endmodule
