source "C:/Users/18263/AppData/Local/Synplicity/scm_perforce.tcl"
history clear
add_file -verilog D:/MyDucuments/_Junior_1/ElectricSystemDesign/ISP_lab3/debouncer.v
add_file -verilog D:/MyDucuments/_Junior_1/ElectricSystemDesign/ISP_lab3/dffre.v
add_file -verilog D:/MyDucuments/_Junior_1/ElectricSystemDesign/ISP_lab3/ledscan_n.v
add_file -verilog D:/MyDucuments/_Junior_1/ElectricSystemDesign/ISP_lab3/random_gen.v
add_file -verilog D:/MyDucuments/_Junior_1/ElectricSystemDesign/ISP_lab3/top_level.v
add_file -verilog D:/MyDucuments/_Junior_1/ElectricSystemDesign/ISP_lab3/width_trans.v
add_file -verilog D:/MyDucuments/_Junior_1/ElectricSystemDesign/ISP_lab3/bit5_full_adder.v
add_file -verilog D:/MyDucuments/_Junior_1/ElectricSystemDesign/ISP_lab3/clk_gen.v
add_file -verilog D:/MyDucuments/_Junior_1/ElectricSystemDesign/ISP_lab3/controller.v
add_file -verilog D:/MyDucuments/_Junior_1/ElectricSystemDesign/ISP_lab3/counter_n.v
project -run  -bg 
project -save D:/MyDucuments/_Junior_1/ElectricSystemDesign/ISP_lab3/proj_1.prj 
project -close D:/MyDucuments/_Junior_1/ElectricSystemDesign/ISP_lab3/proj_1.prj
