Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Aug 17 17:26:54 2023
| Host         : Devin-I2Sense running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  33          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (17)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.405        0.000                      0                  130        0.125        0.000                      0                  130        4.020        0.000                       0                    79  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.405        0.000                      0                  130        0.125        0.000                      0                  130        4.020        0.000                       0                    79  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.405ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.405ns  (required time - arrival time)
  Source:                 bit_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bit_counter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 0.940ns (28.020%)  route 2.415ns (71.980%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.562     5.083    CLK_IBUF_BUFG
    SLICE_X15Y34         FDCE                                         r  bit_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y34         FDCE (Prop_fdce_C_Q)         0.456     5.539 f  bit_counter_reg[4]/Q
                         net (fo=4, routed)           1.107     6.646    bit_counter_reg_n_0_[4]
    SLICE_X14Y34         LUT5 (Prop_lut5_I4_O)        0.153     6.799 r  bit_counter[4]_i_3/O
                         net (fo=2, routed)           0.708     7.507    bit_counter[4]_i_3_n_0
    SLICE_X14Y34         LUT5 (Prop_lut5_I4_O)        0.331     7.838 r  bit_counter[4]_i_1/O
                         net (fo=5, routed)           0.600     8.438    bit_counter[4]_i_1_n_0
    SLICE_X15Y34         FDCE                                         r  bit_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.444    14.785    CLK_IBUF_BUFG
    SLICE_X15Y34         FDCE                                         r  bit_counter_reg[0]/C
                         clock pessimism              0.298    15.083    
                         clock uncertainty           -0.035    15.048    
    SLICE_X15Y34         FDCE (Setup_fdce_C_CE)      -0.205    14.843    bit_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                  6.405    

Slack (MET) :             6.405ns  (required time - arrival time)
  Source:                 bit_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bit_counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 0.940ns (28.020%)  route 2.415ns (71.980%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.562     5.083    CLK_IBUF_BUFG
    SLICE_X15Y34         FDCE                                         r  bit_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y34         FDCE (Prop_fdce_C_Q)         0.456     5.539 f  bit_counter_reg[4]/Q
                         net (fo=4, routed)           1.107     6.646    bit_counter_reg_n_0_[4]
    SLICE_X14Y34         LUT5 (Prop_lut5_I4_O)        0.153     6.799 r  bit_counter[4]_i_3/O
                         net (fo=2, routed)           0.708     7.507    bit_counter[4]_i_3_n_0
    SLICE_X14Y34         LUT5 (Prop_lut5_I4_O)        0.331     7.838 r  bit_counter[4]_i_1/O
                         net (fo=5, routed)           0.600     8.438    bit_counter[4]_i_1_n_0
    SLICE_X15Y34         FDCE                                         r  bit_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.444    14.785    CLK_IBUF_BUFG
    SLICE_X15Y34         FDCE                                         r  bit_counter_reg[1]/C
                         clock pessimism              0.298    15.083    
                         clock uncertainty           -0.035    15.048    
    SLICE_X15Y34         FDCE (Setup_fdce_C_CE)      -0.205    14.843    bit_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                  6.405    

Slack (MET) :             6.405ns  (required time - arrival time)
  Source:                 bit_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bit_counter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 0.940ns (28.020%)  route 2.415ns (71.980%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.562     5.083    CLK_IBUF_BUFG
    SLICE_X15Y34         FDCE                                         r  bit_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y34         FDCE (Prop_fdce_C_Q)         0.456     5.539 f  bit_counter_reg[4]/Q
                         net (fo=4, routed)           1.107     6.646    bit_counter_reg_n_0_[4]
    SLICE_X14Y34         LUT5 (Prop_lut5_I4_O)        0.153     6.799 r  bit_counter[4]_i_3/O
                         net (fo=2, routed)           0.708     7.507    bit_counter[4]_i_3_n_0
    SLICE_X14Y34         LUT5 (Prop_lut5_I4_O)        0.331     7.838 r  bit_counter[4]_i_1/O
                         net (fo=5, routed)           0.600     8.438    bit_counter[4]_i_1_n_0
    SLICE_X15Y34         FDCE                                         r  bit_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.444    14.785    CLK_IBUF_BUFG
    SLICE_X15Y34         FDCE                                         r  bit_counter_reg[2]/C
                         clock pessimism              0.298    15.083    
                         clock uncertainty           -0.035    15.048    
    SLICE_X15Y34         FDCE (Setup_fdce_C_CE)      -0.205    14.843    bit_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                  6.405    

Slack (MET) :             6.405ns  (required time - arrival time)
  Source:                 bit_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bit_counter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 0.940ns (28.020%)  route 2.415ns (71.980%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.562     5.083    CLK_IBUF_BUFG
    SLICE_X15Y34         FDCE                                         r  bit_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y34         FDCE (Prop_fdce_C_Q)         0.456     5.539 f  bit_counter_reg[4]/Q
                         net (fo=4, routed)           1.107     6.646    bit_counter_reg_n_0_[4]
    SLICE_X14Y34         LUT5 (Prop_lut5_I4_O)        0.153     6.799 r  bit_counter[4]_i_3/O
                         net (fo=2, routed)           0.708     7.507    bit_counter[4]_i_3_n_0
    SLICE_X14Y34         LUT5 (Prop_lut5_I4_O)        0.331     7.838 r  bit_counter[4]_i_1/O
                         net (fo=5, routed)           0.600     8.438    bit_counter[4]_i_1_n_0
    SLICE_X15Y34         FDCE                                         r  bit_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.444    14.785    CLK_IBUF_BUFG
    SLICE_X15Y34         FDCE                                         r  bit_counter_reg[3]/C
                         clock pessimism              0.298    15.083    
                         clock uncertainty           -0.035    15.048    
    SLICE_X15Y34         FDCE (Setup_fdce_C_CE)      -0.205    14.843    bit_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                  6.405    

Slack (MET) :             6.405ns  (required time - arrival time)
  Source:                 bit_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bit_counter_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 0.940ns (28.020%)  route 2.415ns (71.980%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.562     5.083    CLK_IBUF_BUFG
    SLICE_X15Y34         FDCE                                         r  bit_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y34         FDCE (Prop_fdce_C_Q)         0.456     5.539 f  bit_counter_reg[4]/Q
                         net (fo=4, routed)           1.107     6.646    bit_counter_reg_n_0_[4]
    SLICE_X14Y34         LUT5 (Prop_lut5_I4_O)        0.153     6.799 r  bit_counter[4]_i_3/O
                         net (fo=2, routed)           0.708     7.507    bit_counter[4]_i_3_n_0
    SLICE_X14Y34         LUT5 (Prop_lut5_I4_O)        0.331     7.838 r  bit_counter[4]_i_1/O
                         net (fo=5, routed)           0.600     8.438    bit_counter[4]_i_1_n_0
    SLICE_X15Y34         FDCE                                         r  bit_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.444    14.785    CLK_IBUF_BUFG
    SLICE_X15Y34         FDCE                                         r  bit_counter_reg[4]/C
                         clock pessimism              0.298    15.083    
                         clock uncertainty           -0.035    15.048    
    SLICE_X15Y34         FDCE (Setup_fdce_C_CE)      -0.205    14.843    bit_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                  6.405    

Slack (MET) :             6.789ns  (required time - arrival time)
  Source:                 bit_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_next_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 1.064ns (32.930%)  route 2.167ns (67.070%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.562     5.083    CLK_IBUF_BUFG
    SLICE_X15Y34         FDCE                                         r  bit_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y34         FDCE (Prop_fdce_C_Q)         0.456     5.539 f  bit_counter_reg[4]/Q
                         net (fo=4, routed)           1.107     6.646    bit_counter_reg_n_0_[4]
    SLICE_X14Y34         LUT5 (Prop_lut5_I4_O)        0.153     6.799 r  bit_counter[4]_i_3/O
                         net (fo=2, routed)           0.446     7.245    bit_counter[4]_i_3_n_0
    SLICE_X14Y35         LUT6 (Prop_lut6_I5_O)        0.331     7.576 r  FSM_sequential_next_state[2]_i_2/O
                         net (fo=3, routed)           0.614     8.190    FSM_sequential_next_state[2]_i_2_n_0
    SLICE_X14Y34         LUT5 (Prop_lut5_I3_O)        0.124     8.314 r  FSM_sequential_next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     8.314    FSM_sequential_next_state[1]_i_1_n_0
    SLICE_X14Y34         FDCE                                         r  FSM_sequential_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.444    14.785    CLK_IBUF_BUFG
    SLICE_X14Y34         FDCE                                         r  FSM_sequential_next_state_reg[1]/C
                         clock pessimism              0.276    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X14Y34         FDCE (Setup_fdce_C_D)        0.077    15.103    FSM_sequential_next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                          -8.314    
  -------------------------------------------------------------------
                         slack                                  6.789    

Slack (MET) :             6.796ns  (required time - arrival time)
  Source:                 bit_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_next_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.228ns  (logic 1.064ns (32.961%)  route 2.164ns (67.040%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.562     5.083    CLK_IBUF_BUFG
    SLICE_X15Y34         FDCE                                         r  bit_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y34         FDCE (Prop_fdce_C_Q)         0.456     5.539 f  bit_counter_reg[4]/Q
                         net (fo=4, routed)           1.107     6.646    bit_counter_reg_n_0_[4]
    SLICE_X14Y34         LUT5 (Prop_lut5_I4_O)        0.153     6.799 r  bit_counter[4]_i_3/O
                         net (fo=2, routed)           0.446     7.245    bit_counter[4]_i_3_n_0
    SLICE_X14Y35         LUT6 (Prop_lut6_I5_O)        0.331     7.576 r  FSM_sequential_next_state[2]_i_2/O
                         net (fo=3, routed)           0.611     8.187    FSM_sequential_next_state[2]_i_2_n_0
    SLICE_X14Y34         LUT4 (Prop_lut4_I2_O)        0.124     8.311 r  FSM_sequential_next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     8.311    FSM_sequential_next_state[0]_i_1_n_0
    SLICE_X14Y34         FDCE                                         r  FSM_sequential_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.444    14.785    CLK_IBUF_BUFG
    SLICE_X14Y34         FDCE                                         r  FSM_sequential_next_state_reg[0]/C
                         clock pessimism              0.276    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X14Y34         FDCE (Setup_fdce_C_D)        0.081    15.107    FSM_sequential_next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                          -8.311    
  -------------------------------------------------------------------
                         slack                                  6.796    

Slack (MET) :             6.818ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.737ns  (logic 0.805ns (29.414%)  route 1.932ns (70.586%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.562     5.083    CLK_IBUF_BUFG
    SLICE_X14Y34         FDCE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDCE (Prop_fdce_C_Q)         0.478     5.561 f  FSM_sequential_state_reg[1]/Q
                         net (fo=30, routed)          0.933     6.494    state[1]
    SLICE_X14Y35         LUT3 (Prop_lut3_I0_O)        0.327     6.821 r  LEDS[15]_i_1/O
                         net (fo=16, routed)          0.999     7.820    LEDS[15]_i_1_n_0
    SLICE_X8Y35          FDCE                                         r  LEDS_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.445    14.786    CLK_IBUF_BUFG
    SLICE_X8Y35          FDCE                                         r  LEDS_reg[6]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X8Y35          FDCE (Setup_fdce_C_CE)      -0.373    14.638    LEDS_reg[6]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                          -7.820    
  -------------------------------------------------------------------
                         slack                                  6.818    

Slack (MET) :             6.818ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.737ns  (logic 0.805ns (29.414%)  route 1.932ns (70.586%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.562     5.083    CLK_IBUF_BUFG
    SLICE_X14Y34         FDCE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDCE (Prop_fdce_C_Q)         0.478     5.561 f  FSM_sequential_state_reg[1]/Q
                         net (fo=30, routed)          0.933     6.494    state[1]
    SLICE_X14Y35         LUT3 (Prop_lut3_I0_O)        0.327     6.821 r  LEDS[15]_i_1/O
                         net (fo=16, routed)          0.999     7.820    LEDS[15]_i_1_n_0
    SLICE_X8Y35          FDCE                                         r  LEDS_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.445    14.786    CLK_IBUF_BUFG
    SLICE_X8Y35          FDCE                                         r  LEDS_reg[7]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X8Y35          FDCE (Setup_fdce_C_CE)      -0.373    14.638    LEDS_reg[7]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                          -7.820    
  -------------------------------------------------------------------
                         slack                                  6.818    

Slack (MET) :             6.958ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.597ns  (logic 0.805ns (31.000%)  route 1.792ns (69.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.562     5.083    CLK_IBUF_BUFG
    SLICE_X14Y34         FDCE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDCE (Prop_fdce_C_Q)         0.478     5.561 f  FSM_sequential_state_reg[1]/Q
                         net (fo=30, routed)          0.933     6.494    state[1]
    SLICE_X14Y35         LUT3 (Prop_lut3_I0_O)        0.327     6.821 r  LEDS[15]_i_1/O
                         net (fo=16, routed)          0.859     7.680    LEDS[15]_i_1_n_0
    SLICE_X8Y36          FDCE                                         r  LEDS_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.445    14.786    CLK_IBUF_BUFG
    SLICE_X8Y36          FDCE                                         r  LEDS_reg[1]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X8Y36          FDCE (Setup_fdce_C_CE)      -0.373    14.638    LEDS_reg[1]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                          -7.680    
  -------------------------------------------------------------------
                         slack                                  6.958    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 crc_calc/CRC_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crc_calc/CRC_REG_reg[2]_srl2___crc_calc_CRC_REG_reg_r_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.279%)  route 0.134ns (48.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.563     1.446    crc_calc/CLK_IBUF_BUFG
    SLICE_X13Y37         FDRE                                         r  crc_calc/CRC_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  crc_calc/CRC_REG_reg[0]/Q
                         net (fo=1, routed)           0.134     1.721    crc_calc/CRC_REG_reg_n_0_[0]
    SLICE_X10Y37         SRL16E                                       r  crc_calc/CRC_REG_reg[2]_srl2___crc_calc_CRC_REG_reg_r_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.832     1.959    crc_calc/CLK_IBUF_BUFG
    SLICE_X10Y37         SRL16E                                       r  crc_calc/CRC_REG_reg[2]_srl2___crc_calc_CRC_REG_reg_r_0/CLK
                         clock pessimism             -0.478     1.481    
    SLICE_X10Y37         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.596    crc_calc/CRC_REG_reg[2]_srl2___crc_calc_CRC_REG_reg_r_0
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 crc_calc/CRC_REG_reg_r_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crc_calc/CRC_REG_reg_r_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.563     1.446    crc_calc/CLK_IBUF_BUFG
    SLICE_X11Y37         FDRE                                         r  crc_calc/CRC_REG_reg_r_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  crc_calc/CRC_REG_reg_r_2/Q
                         net (fo=1, routed)           0.116     1.703    crc_calc/CRC_REG_reg_r_2_n_0
    SLICE_X11Y37         FDRE                                         r  crc_calc/CRC_REG_reg_r_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.832     1.959    crc_calc/CLK_IBUF_BUFG
    SLICE_X11Y37         FDRE                                         r  crc_calc/CRC_REG_reg_r_3/C
                         clock pessimism             -0.513     1.446    
    SLICE_X11Y37         FDRE (Hold_fdre_C_D)         0.071     1.517    crc_calc/CRC_REG_reg_r_3
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 crc_calc/CRC_REG_reg_r/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crc_calc/CRC_REG_reg_r_0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.128ns (70.559%)  route 0.053ns (29.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.563     1.446    crc_calc/CLK_IBUF_BUFG
    SLICE_X11Y37         FDRE                                         r  crc_calc/CRC_REG_reg_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.128     1.574 r  crc_calc/CRC_REG_reg_r/Q
                         net (fo=1, routed)           0.053     1.628    crc_calc/CRC_REG_reg_r_n_0
    SLICE_X11Y37         FDRE                                         r  crc_calc/CRC_REG_reg_r_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.832     1.959    crc_calc/CLK_IBUF_BUFG
    SLICE_X11Y37         FDRE                                         r  crc_calc/CRC_REG_reg_r_0/C
                         clock pessimism             -0.513     1.446    
    SLICE_X11Y37         FDRE (Hold_fdre_C_D)        -0.007     1.439    crc_calc/CRC_REG_reg_r_0
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 calculated_crc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.562     1.445    CLK_IBUF_BUFG
    SLICE_X15Y35         FDCE                                         r  calculated_crc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  calculated_crc_reg[10]/Q
                         net (fo=2, routed)           0.127     1.713    calculated_crc_reg_n_0_[10]
    SLICE_X14Y35         FDCE                                         r  LEDS_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.831     1.958    CLK_IBUF_BUFG
    SLICE_X14Y35         FDCE                                         r  LEDS_reg[10]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X14Y35         FDCE (Hold_fdce_C_D)         0.059     1.517    LEDS_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 calculated_crc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.562     1.445    CLK_IBUF_BUFG
    SLICE_X13Y35         FDCE                                         r  calculated_crc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  calculated_crc_reg[8]/Q
                         net (fo=2, routed)           0.127     1.713    calculated_crc_reg_n_0_[8]
    SLICE_X12Y35         FDCE                                         r  LEDS_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.831     1.958    CLK_IBUF_BUFG
    SLICE_X12Y35         FDCE                                         r  LEDS_reg[8]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X12Y35         FDCE (Hold_fdce_C_D)         0.059     1.517    LEDS_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 calculated_crc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.469%)  route 0.126ns (43.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.562     1.445    CLK_IBUF_BUFG
    SLICE_X10Y35         FDCE                                         r  calculated_crc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  calculated_crc_reg[6]/Q
                         net (fo=2, routed)           0.126     1.736    calculated_crc_reg_n_0_[6]
    SLICE_X8Y35          FDCE                                         r  LEDS_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.831     1.958    CLK_IBUF_BUFG
    SLICE_X8Y35          FDCE                                         r  LEDS_reg[6]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X8Y35          FDCE (Hold_fdce_C_D)         0.059     1.539    LEDS_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 data_buffer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_buffer_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.560     1.443    CLK_IBUF_BUFG
    SLICE_X10Y32         FDCE                                         r  data_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDCE (Prop_fdce_C_Q)         0.148     1.591 r  data_buffer_reg[3]/Q
                         net (fo=1, routed)           0.093     1.684    data_buffer_reg_n_0_[3]
    SLICE_X10Y32         LUT3 (Prop_lut3_I0_O)        0.099     1.783 r  data_buffer[4]_i_1/O
                         net (fo=1, routed)           0.000     1.783    data_buffer[4]_i_1_n_0
    SLICE_X10Y32         FDCE                                         r  data_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.828     1.955    CLK_IBUF_BUFG
    SLICE_X10Y32         FDCE                                         r  data_buffer_reg[4]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X10Y32         FDCE (Hold_fdce_C_D)         0.121     1.564    data_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 data_buffer_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_buffer_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.226ns (72.544%)  route 0.086ns (27.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.564     1.447    CLK_IBUF_BUFG
    SLICE_X15Y38         FDCE                                         r  data_buffer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDCE (Prop_fdce_C_Q)         0.128     1.575 r  data_buffer_reg[13]/Q
                         net (fo=1, routed)           0.086     1.661    data_buffer_reg_n_0_[13]
    SLICE_X15Y38         LUT3 (Prop_lut3_I0_O)        0.098     1.759 r  data_buffer[14]_i_1/O
                         net (fo=1, routed)           0.000     1.759    data_buffer[14]_i_1_n_0
    SLICE_X15Y38         FDCE                                         r  data_buffer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.834     1.961    CLK_IBUF_BUFG
    SLICE_X15Y38         FDCE                                         r  data_buffer_reg[14]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X15Y38         FDCE (Hold_fdce_C_D)         0.092     1.539    data_buffer_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 crc_calc/CRC_REG_reg_r_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crc_calc/CRC_REG_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.226ns (72.621%)  route 0.085ns (27.379%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.563     1.446    crc_calc/CLK_IBUF_BUFG
    SLICE_X11Y37         FDRE                                         r  crc_calc/CRC_REG_reg_r_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.128     1.574 r  crc_calc/CRC_REG_reg_r_4/Q
                         net (fo=1, routed)           0.085     1.659    crc_calc/CRC_REG_reg_r_4_n_0
    SLICE_X11Y37         LUT2 (Prop_lut2_I1_O)        0.098     1.757 r  crc_calc/CRC_REG_reg_gate__0/O
                         net (fo=1, routed)           0.000     1.757    crc_calc/CRC_REG_reg_gate__0_n_0
    SLICE_X11Y37         FDRE                                         r  crc_calc/CRC_REG_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.832     1.959    crc_calc/CLK_IBUF_BUFG
    SLICE_X11Y37         FDRE                                         r  crc_calc/CRC_REG_reg[11]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X11Y37         FDRE (Hold_fdre_C_D)         0.091     1.537    crc_calc/CRC_REG_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 crc_calc/CRC_REG_reg_r_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crc_calc/CRC_REG_reg_r_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.563     1.446    crc_calc/CLK_IBUF_BUFG
    SLICE_X11Y37         FDRE                                         r  crc_calc/CRC_REG_reg_r_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.128     1.574 r  crc_calc/CRC_REG_reg_r_3/Q
                         net (fo=1, routed)           0.120     1.694    crc_calc/CRC_REG_reg_r_3_n_0
    SLICE_X11Y37         FDRE                                         r  crc_calc/CRC_REG_reg_r_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.832     1.959    crc_calc/CLK_IBUF_BUFG
    SLICE_X11Y37         FDRE                                         r  crc_calc/CRC_REG_reg_r_4/C
                         clock pessimism             -0.513     1.446    
    SLICE_X11Y37         FDRE (Hold_fdre_C_D)         0.023     1.469    crc_calc/CRC_REG_reg_r_4
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X14Y37   DATA_IN_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X14Y34   FSM_sequential_next_state_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X14Y34   FSM_sequential_next_state_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X14Y36   FSM_sequential_next_state_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X14Y34   FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X14Y34   FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X14Y36   FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X10Y33   LEDS_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X14Y35   LEDS_reg[10]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y37   crc_calc/CRC_REG_reg[13]_srl2___crc_calc_CRC_REG_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y37   crc_calc/CRC_REG_reg[13]_srl2___crc_calc_CRC_REG_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y37   crc_calc/CRC_REG_reg[2]_srl2___crc_calc_CRC_REG_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y37   crc_calc/CRC_REG_reg[2]_srl2___crc_calc_CRC_REG_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y37   crc_calc/CRC_REG_reg[9]_srl5___crc_calc_CRC_REG_reg_r_3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y37   crc_calc/CRC_REG_reg[9]_srl5___crc_calc_CRC_REG_reg_r_3/CLK
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X14Y37   DATA_IN_reg/C
Low Pulse Width   Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X14Y37   DATA_IN_reg/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X14Y34   FSM_sequential_next_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X14Y34   FSM_sequential_next_state_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y37   crc_calc/CRC_REG_reg[13]_srl2___crc_calc_CRC_REG_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y37   crc_calc/CRC_REG_reg[13]_srl2___crc_calc_CRC_REG_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y37   crc_calc/CRC_REG_reg[2]_srl2___crc_calc_CRC_REG_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y37   crc_calc/CRC_REG_reg[2]_srl2___crc_calc_CRC_REG_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y37   crc_calc/CRC_REG_reg[9]_srl5___crc_calc_CRC_REG_reg_r_3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y37   crc_calc/CRC_REG_reg[9]_srl5___crc_calc_CRC_REG_reg_r_3/CLK
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X14Y37   DATA_IN_reg/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X14Y37   DATA_IN_reg/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X14Y34   FSM_sequential_next_state_reg[0]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X14Y34   FSM_sequential_next_state_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LEDS_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.339ns  (logic 3.977ns (47.697%)  route 4.362ns (52.303%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.565     5.086    CLK_IBUF_BUFG
    SLICE_X15Y37         FDCE                                         r  LEDS_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  LEDS_reg[15]/Q
                         net (fo=1, routed)           4.362     9.904    LEDS_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    13.425 r  LEDS_OBUF[15]_inst/O
                         net (fo=0)                   0.000    13.425    LEDS[15]
    L1                                                                r  LEDS[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LEDS_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.085ns  (logic 3.963ns (49.024%)  route 4.121ns (50.976%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.564     5.085    CLK_IBUF_BUFG
    SLICE_X15Y36         FDCE                                         r  LEDS_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  LEDS_reg[13]/Q
                         net (fo=1, routed)           4.121     9.662    LEDS_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    13.170 r  LEDS_OBUF[13]_inst/O
                         net (fo=0)                   0.000    13.170    LEDS[13]
    N3                                                                r  LEDS[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LEDS_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.018ns  (logic 4.036ns (50.341%)  route 3.981ns (49.659%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.564     5.085    CLK_IBUF_BUFG
    SLICE_X14Y35         FDCE                                         r  LEDS_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  LEDS_reg[12]/Q
                         net (fo=1, routed)           3.981     9.585    LEDS_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    13.103 r  LEDS_OBUF[12]_inst/O
                         net (fo=0)                   0.000    13.103    LEDS[12]
    P3                                                                r  LEDS[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LEDS_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.792ns  (logic 3.971ns (50.970%)  route 3.820ns (49.030%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.565     5.086    CLK_IBUF_BUFG
    SLICE_X15Y37         FDCE                                         r  LEDS_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  LEDS_reg[14]/Q
                         net (fo=1, routed)           3.820     9.363    LEDS_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515    12.878 r  LEDS_OBUF[14]_inst/O
                         net (fo=0)                   0.000    12.878    LEDS[14]
    P1                                                                r  LEDS[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LEDS_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.241ns  (logic 4.022ns (55.547%)  route 3.219ns (44.453%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.564     5.085    CLK_IBUF_BUFG
    SLICE_X12Y35         FDCE                                         r  LEDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  LEDS_reg[8]/Q
                         net (fo=1, routed)           3.219     8.822    LEDS_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    12.326 r  LEDS_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.326    LEDS[8]
    V13                                                               r  LEDS[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LEDS_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.185ns  (logic 4.043ns (56.275%)  route 3.142ns (43.725%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.564     5.085    CLK_IBUF_BUFG
    SLICE_X14Y35         FDCE                                         r  LEDS_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  LEDS_reg[10]/Q
                         net (fo=1, routed)           3.142     8.745    LEDS_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    12.270 r  LEDS_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.270    LEDS[10]
    W3                                                                r  LEDS[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LEDS_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.100ns  (logic 3.960ns (55.770%)  route 3.140ns (44.230%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.561     5.082    CLK_IBUF_BUFG
    SLICE_X15Y33         FDCE                                         r  LEDS_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDCE (Prop_fdce_C_Q)         0.456     5.538 r  LEDS_reg[11]/Q
                         net (fo=1, routed)           3.140     8.679    LEDS_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504    12.182 r  LEDS_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.182    LEDS[11]
    U3                                                                r  LEDS[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LEDS_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.062ns  (logic 4.019ns (56.903%)  route 3.044ns (43.097%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.564     5.085    CLK_IBUF_BUFG
    SLICE_X8Y35          FDCE                                         r  LEDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDCE (Prop_fdce_C_Q)         0.518     5.603 r  LEDS_reg[7]/Q
                         net (fo=1, routed)           3.044     8.647    LEDS_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    12.148 r  LEDS_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.148    LEDS[7]
    V14                                                               r  LEDS[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LEDS_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.966ns  (logic 3.964ns (56.904%)  route 3.002ns (43.096%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.564     5.085    CLK_IBUF_BUFG
    SLICE_X15Y36         FDCE                                         r  LEDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  LEDS_reg[9]/Q
                         net (fo=1, routed)           3.002     8.544    LEDS_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.508    12.052 r  LEDS_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.052    LEDS[9]
    V3                                                                r  LEDS[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LEDS_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.926ns  (logic 4.024ns (58.102%)  route 2.902ns (41.898%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.564     5.085    CLK_IBUF_BUFG
    SLICE_X8Y35          FDCE                                         r  LEDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDCE (Prop_fdce_C_Q)         0.518     5.603 r  LEDS_reg[6]/Q
                         net (fo=1, routed)           2.902     8.505    LEDS_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    12.011 r  LEDS_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.011    LEDS[6]
    U14                                                               r  LEDS[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LEDS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.976ns  (logic 1.395ns (70.589%)  route 0.581ns (29.411%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.562     1.445    CLK_IBUF_BUFG
    SLICE_X8Y36          FDCE                                         r  LEDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDCE (Prop_fdce_C_Q)         0.164     1.609 r  LEDS_reg[1]/Q
                         net (fo=1, routed)           0.581     2.190    LEDS_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.421 r  LEDS_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.421    LEDS[1]
    E19                                                               r  LEDS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LEDS_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.040ns  (logic 1.343ns (65.848%)  route 0.697ns (34.152%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.562     1.445    CLK_IBUF_BUFG
    SLICE_X9Y34          FDCE                                         r  LEDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  LEDS_reg[2]/Q
                         net (fo=1, routed)           0.697     2.283    LEDS_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.485 r  LEDS_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.485    LEDS[2]
    U19                                                               r  LEDS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LEDS_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.067ns  (logic 1.374ns (66.475%)  route 0.693ns (33.525%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.561     1.444    CLK_IBUF_BUFG
    SLICE_X10Y33         FDCE                                         r  LEDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  LEDS_reg[3]/Q
                         net (fo=1, routed)           0.693     2.301    LEDS_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.511 r  LEDS_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.511    LEDS[3]
    V19                                                               r  LEDS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LEDS_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.129ns  (logic 1.374ns (64.525%)  route 0.755ns (35.475%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.561     1.444    CLK_IBUF_BUFG
    SLICE_X10Y33         FDCE                                         r  LEDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  LEDS_reg[4]/Q
                         net (fo=1, routed)           0.755     2.363    LEDS_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.573 r  LEDS_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.573    LEDS[4]
    W18                                                               r  LEDS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LEDS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.131ns  (logic 1.370ns (64.292%)  route 0.761ns (35.708%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.561     1.444    CLK_IBUF_BUFG
    SLICE_X10Y33         FDCE                                         r  LEDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  LEDS_reg[0]/Q
                         net (fo=1, routed)           0.761     2.369    LEDS_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.575 r  LEDS_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.575    LEDS[0]
    U16                                                               r  LEDS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LEDS_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.189ns  (logic 1.380ns (63.033%)  route 0.809ns (36.967%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.561     1.444    CLK_IBUF_BUFG
    SLICE_X8Y33          FDCE                                         r  LEDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDCE (Prop_fdce_C_Q)         0.164     1.608 r  LEDS_reg[5]/Q
                         net (fo=1, routed)           0.809     2.417    LEDS_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.633 r  LEDS_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.633    LEDS[5]
    U15                                                               r  LEDS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LEDS_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.259ns  (logic 1.371ns (60.699%)  route 0.888ns (39.301%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.562     1.445    CLK_IBUF_BUFG
    SLICE_X8Y35          FDCE                                         r  LEDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDCE (Prop_fdce_C_Q)         0.164     1.609 r  LEDS_reg[6]/Q
                         net (fo=1, routed)           0.888     2.497    LEDS_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.704 r  LEDS_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.704    LEDS[6]
    U14                                                               r  LEDS[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LEDS_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.346ns  (logic 1.366ns (58.209%)  route 0.981ns (41.791%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.562     1.445    CLK_IBUF_BUFG
    SLICE_X8Y35          FDCE                                         r  LEDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDCE (Prop_fdce_C_Q)         0.164     1.609 r  LEDS_reg[7]/Q
                         net (fo=1, routed)           0.981     2.590    LEDS_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.792 r  LEDS_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.792    LEDS[7]
    V14                                                               r  LEDS[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LEDS_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.378ns  (logic 1.350ns (56.794%)  route 1.027ns (43.206%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.562     1.445    CLK_IBUF_BUFG
    SLICE_X15Y36         FDCE                                         r  LEDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  LEDS_reg[9]/Q
                         net (fo=1, routed)           1.027     2.613    LEDS_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.209     3.823 r  LEDS_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.823    LEDS[9]
    V3                                                                r  LEDS[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LEDS_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.418ns  (logic 1.346ns (55.654%)  route 1.072ns (44.346%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.561     1.444    CLK_IBUF_BUFG
    SLICE_X15Y33         FDCE                                         r  LEDS_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  LEDS_reg[11]/Q
                         net (fo=1, routed)           1.072     2.658    LEDS_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.205     3.862 r  LEDS_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.862    LEDS[11]
    U3                                                                r  LEDS[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            93 Endpoints
Min Delay            93 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            LEDS_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.862ns  (logic 1.565ns (26.704%)  route 4.296ns (73.296%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  RESET_N_IBUF_inst/O
                         net (fo=3, routed)           2.336     3.777    crc_calc/RESET_N_IBUF
    SLICE_X13Y36         LUT1 (Prop_lut1_I0_O)        0.124     3.901 f  crc_calc/FSM_sequential_state[2]_i_1/O
                         net (fo=71, routed)          1.960     5.862    crc_calc_n_0
    SLICE_X9Y34          FDCE                                         f  LEDS_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.444     4.785    CLK_IBUF_BUFG
    SLICE_X9Y34          FDCE                                         r  LEDS_reg[2]/C

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            LEDS_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.829ns  (logic 1.565ns (26.853%)  route 4.264ns (73.147%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  RESET_N_IBUF_inst/O
                         net (fo=3, routed)           2.336     3.777    crc_calc/RESET_N_IBUF
    SLICE_X13Y36         LUT1 (Prop_lut1_I0_O)        0.124     3.901 f  crc_calc/FSM_sequential_state[2]_i_1/O
                         net (fo=71, routed)          1.928     5.829    crc_calc_n_0
    SLICE_X8Y33          FDCE                                         f  LEDS_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.443     4.784    CLK_IBUF_BUFG
    SLICE_X8Y33          FDCE                                         r  LEDS_reg[5]/C

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            LEDS_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.813ns  (logic 1.565ns (26.929%)  route 4.247ns (73.071%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  RESET_N_IBUF_inst/O
                         net (fo=3, routed)           2.336     3.777    crc_calc/RESET_N_IBUF
    SLICE_X13Y36         LUT1 (Prop_lut1_I0_O)        0.124     3.901 f  crc_calc/FSM_sequential_state[2]_i_1/O
                         net (fo=71, routed)          1.911     5.813    crc_calc_n_0
    SLICE_X8Y35          FDCE                                         f  LEDS_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.445     4.786    CLK_IBUF_BUFG
    SLICE_X8Y35          FDCE                                         r  LEDS_reg[6]/C

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            LEDS_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.813ns  (logic 1.565ns (26.929%)  route 4.247ns (73.071%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  RESET_N_IBUF_inst/O
                         net (fo=3, routed)           2.336     3.777    crc_calc/RESET_N_IBUF
    SLICE_X13Y36         LUT1 (Prop_lut1_I0_O)        0.124     3.901 f  crc_calc/FSM_sequential_state[2]_i_1/O
                         net (fo=71, routed)          1.911     5.813    crc_calc_n_0
    SLICE_X8Y35          FDCE                                         f  LEDS_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.445     4.786    CLK_IBUF_BUFG
    SLICE_X8Y35          FDCE                                         r  LEDS_reg[7]/C

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            data_buffer_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.805ns  (logic 1.565ns (26.964%)  route 4.240ns (73.036%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  RESET_N_IBUF_inst/O
                         net (fo=3, routed)           2.336     3.777    crc_calc/RESET_N_IBUF
    SLICE_X13Y36         LUT1 (Prop_lut1_I0_O)        0.124     3.901 f  crc_calc/FSM_sequential_state[2]_i_1/O
                         net (fo=71, routed)          1.904     5.805    crc_calc_n_0
    SLICE_X10Y32         FDCE                                         f  data_buffer_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.443     4.784    CLK_IBUF_BUFG
    SLICE_X10Y32         FDCE                                         r  data_buffer_reg[0]/C

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            data_buffer_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.805ns  (logic 1.565ns (26.964%)  route 4.240ns (73.036%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  RESET_N_IBUF_inst/O
                         net (fo=3, routed)           2.336     3.777    crc_calc/RESET_N_IBUF
    SLICE_X13Y36         LUT1 (Prop_lut1_I0_O)        0.124     3.901 f  crc_calc/FSM_sequential_state[2]_i_1/O
                         net (fo=71, routed)          1.904     5.805    crc_calc_n_0
    SLICE_X10Y32         FDCE                                         f  data_buffer_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.443     4.784    CLK_IBUF_BUFG
    SLICE_X10Y32         FDCE                                         r  data_buffer_reg[1]/C

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            data_buffer_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.805ns  (logic 1.565ns (26.964%)  route 4.240ns (73.036%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  RESET_N_IBUF_inst/O
                         net (fo=3, routed)           2.336     3.777    crc_calc/RESET_N_IBUF
    SLICE_X13Y36         LUT1 (Prop_lut1_I0_O)        0.124     3.901 f  crc_calc/FSM_sequential_state[2]_i_1/O
                         net (fo=71, routed)          1.904     5.805    crc_calc_n_0
    SLICE_X10Y32         FDCE                                         f  data_buffer_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.443     4.784    CLK_IBUF_BUFG
    SLICE_X10Y32         FDCE                                         r  data_buffer_reg[2]/C

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            data_buffer_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.805ns  (logic 1.565ns (26.964%)  route 4.240ns (73.036%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  RESET_N_IBUF_inst/O
                         net (fo=3, routed)           2.336     3.777    crc_calc/RESET_N_IBUF
    SLICE_X13Y36         LUT1 (Prop_lut1_I0_O)        0.124     3.901 f  crc_calc/FSM_sequential_state[2]_i_1/O
                         net (fo=71, routed)          1.904     5.805    crc_calc_n_0
    SLICE_X10Y32         FDCE                                         f  data_buffer_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.443     4.784    CLK_IBUF_BUFG
    SLICE_X10Y32         FDCE                                         r  data_buffer_reg[3]/C

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            data_buffer_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.805ns  (logic 1.565ns (26.964%)  route 4.240ns (73.036%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  RESET_N_IBUF_inst/O
                         net (fo=3, routed)           2.336     3.777    crc_calc/RESET_N_IBUF
    SLICE_X13Y36         LUT1 (Prop_lut1_I0_O)        0.124     3.901 f  crc_calc/FSM_sequential_state[2]_i_1/O
                         net (fo=71, routed)          1.904     5.805    crc_calc_n_0
    SLICE_X10Y32         FDCE                                         f  data_buffer_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.443     4.784    CLK_IBUF_BUFG
    SLICE_X10Y32         FDCE                                         r  data_buffer_reg[4]/C

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            data_buffer_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.805ns  (logic 1.565ns (26.964%)  route 4.240ns (73.036%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  RESET_N_IBUF_inst/O
                         net (fo=3, routed)           2.336     3.777    crc_calc/RESET_N_IBUF
    SLICE_X13Y36         LUT1 (Prop_lut1_I0_O)        0.124     3.901 f  crc_calc/FSM_sequential_state[2]_i_1/O
                         net (fo=71, routed)          1.904     5.805    crc_calc_n_0
    SLICE_X10Y32         FDCE                                         f  data_buffer_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.443     4.784    CLK_IBUF_BUFG
    SLICE_X10Y32         FDCE                                         r  data_buffer_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SWITCHES[1]
                            (input port)
  Destination:            data_buffer_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.115ns  (logic 0.277ns (24.866%)  route 0.838ns (75.134%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  SWITCHES[1] (IN)
                         net (fo=0)                   0.000     0.000    SWITCHES[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  SWITCHES_IBUF[1]_inst/O
                         net (fo=1, routed)           0.838     1.067    SWITCHES_IBUF[1]
    SLICE_X10Y32         LUT3 (Prop_lut3_I1_O)        0.048     1.115 r  data_buffer[1]_i_1/O
                         net (fo=1, routed)           0.000     1.115    data_buffer[1]_i_1_n_0
    SLICE_X10Y32         FDCE                                         r  data_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.828     1.955    CLK_IBUF_BUFG
    SLICE_X10Y32         FDCE                                         r  data_buffer_reg[1]/C

Slack:                    inf
  Source:                 SWITCHES[3]
                            (input port)
  Destination:            data_buffer_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.194ns  (logic 0.260ns (21.754%)  route 0.934ns (78.246%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  SWITCHES[3] (IN)
                         net (fo=0)                   0.000     0.000    SWITCHES[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  SWITCHES_IBUF[3]_inst/O
                         net (fo=1, routed)           0.934     1.151    SWITCHES_IBUF[3]
    SLICE_X10Y32         LUT3 (Prop_lut3_I1_O)        0.043     1.194 r  data_buffer[3]_i_1/O
                         net (fo=1, routed)           0.000     1.194    data_buffer[3]_i_1_n_0
    SLICE_X10Y32         FDCE                                         r  data_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.828     1.955    CLK_IBUF_BUFG
    SLICE_X10Y32         FDCE                                         r  data_buffer_reg[3]/C

Slack:                    inf
  Source:                 SWITCHES[6]
                            (input port)
  Destination:            data_buffer_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.224ns  (logic 0.263ns (21.484%)  route 0.961ns (78.516%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  SWITCHES[6] (IN)
                         net (fo=0)                   0.000     0.000    SWITCHES[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  SWITCHES_IBUF[6]_inst/O
                         net (fo=1, routed)           0.961     1.179    SWITCHES_IBUF[6]
    SLICE_X10Y32         LUT3 (Prop_lut3_I1_O)        0.045     1.224 r  data_buffer[6]_i_1/O
                         net (fo=1, routed)           0.000     1.224    data_buffer[6]_i_1_n_0
    SLICE_X10Y32         FDCE                                         r  data_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.828     1.955    CLK_IBUF_BUFG
    SLICE_X10Y32         FDCE                                         r  data_buffer_reg[6]/C

Slack:                    inf
  Source:                 SWITCHES[5]
                            (input port)
  Destination:            data_buffer_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.258ns  (logic 0.277ns (22.015%)  route 0.981ns (77.985%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  SWITCHES[5] (IN)
                         net (fo=0)                   0.000     0.000    SWITCHES[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  SWITCHES_IBUF[5]_inst/O
                         net (fo=1, routed)           0.981     1.215    SWITCHES_IBUF[5]
    SLICE_X10Y32         LUT3 (Prop_lut3_I1_O)        0.043     1.258 r  data_buffer[5]_i_1/O
                         net (fo=1, routed)           0.000     1.258    data_buffer[5]_i_1_n_0
    SLICE_X10Y32         FDCE                                         r  data_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.828     1.955    CLK_IBUF_BUFG
    SLICE_X10Y32         FDCE                                         r  data_buffer_reg[5]/C

Slack:                    inf
  Source:                 SWITCHES[0]
                            (input port)
  Destination:            data_buffer_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.293ns  (logic 0.266ns (20.565%)  route 1.027ns (79.435%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SWITCHES[0] (IN)
                         net (fo=0)                   0.000     0.000    SWITCHES[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  SWITCHES_IBUF[0]_inst/O
                         net (fo=1, routed)           1.027     1.248    SWITCHES_IBUF[0]
    SLICE_X10Y32         LUT2 (Prop_lut2_I1_O)        0.045     1.293 r  data_buffer[0]_i_1/O
                         net (fo=1, routed)           0.000     1.293    data_buffer[0]_i_1_n_0
    SLICE_X10Y32         FDCE                                         r  data_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.828     1.955    CLK_IBUF_BUFG
    SLICE_X10Y32         FDCE                                         r  data_buffer_reg[0]/C

Slack:                    inf
  Source:                 SWITCHES[2]
                            (input port)
  Destination:            data_buffer_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.308ns  (logic 0.277ns (21.165%)  route 1.031ns (78.835%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  SWITCHES[2] (IN)
                         net (fo=0)                   0.000     0.000    SWITCHES[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  SWITCHES_IBUF[2]_inst/O
                         net (fo=1, routed)           1.031     1.263    SWITCHES_IBUF[2]
    SLICE_X10Y32         LUT3 (Prop_lut3_I1_O)        0.045     1.308 r  data_buffer[2]_i_1/O
                         net (fo=1, routed)           0.000     1.308    data_buffer[2]_i_1_n_0
    SLICE_X10Y32         FDCE                                         r  data_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.828     1.955    CLK_IBUF_BUFG
    SLICE_X10Y32         FDCE                                         r  data_buffer_reg[2]/C

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            crc_calc/CRC_REG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.328ns  (logic 0.255ns (19.169%)  route 1.073ns (80.831%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  RESET_N_IBUF_inst/O
                         net (fo=3, routed)           1.073     1.283    crc_calc/RESET_N_IBUF
    SLICE_X13Y37         LUT4 (Prop_lut4_I3_O)        0.045     1.328 r  crc_calc/CRC_REG[0]_i_1/O
                         net (fo=1, routed)           0.000     1.328    crc_calc/CRC_REG[0]_i_1_n_0
    SLICE_X13Y37         FDRE                                         r  crc_calc/CRC_REG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.832     1.959    crc_calc/CLK_IBUF_BUFG
    SLICE_X13Y37         FDRE                                         r  crc_calc/CRC_REG_reg[0]/C

Slack:                    inf
  Source:                 SWITCHES[7]
                            (input port)
  Destination:            data_buffer_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.341ns  (logic 0.273ns (20.352%)  route 1.068ns (79.648%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  SWITCHES[7] (IN)
                         net (fo=0)                   0.000     0.000    SWITCHES[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  SWITCHES_IBUF[7]_inst/O
                         net (fo=1, routed)           1.068     1.295    SWITCHES_IBUF[7]
    SLICE_X10Y32         LUT3 (Prop_lut3_I1_O)        0.046     1.341 r  data_buffer[7]_i_1/O
                         net (fo=1, routed)           0.000     1.341    data_buffer[7]_i_1_n_0
    SLICE_X10Y32         FDCE                                         r  data_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.828     1.955    CLK_IBUF_BUFG
    SLICE_X10Y32         FDCE                                         r  data_buffer_reg[7]/C

Slack:                    inf
  Source:                 SWITCHES[4]
                            (input port)
  Destination:            data_buffer_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.353ns  (logic 0.264ns (19.497%)  route 1.090ns (80.503%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  SWITCHES[4] (IN)
                         net (fo=0)                   0.000     0.000    SWITCHES[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SWITCHES_IBUF[4]_inst/O
                         net (fo=1, routed)           1.090     1.308    SWITCHES_IBUF[4]
    SLICE_X10Y32         LUT3 (Prop_lut3_I1_O)        0.045     1.353 r  data_buffer[4]_i_1/O
                         net (fo=1, routed)           0.000     1.353    data_buffer[4]_i_1_n_0
    SLICE_X10Y32         FDCE                                         r  data_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.828     1.955    CLK_IBUF_BUFG
    SLICE_X10Y32         FDCE                                         r  data_buffer_reg[4]/C

Slack:                    inf
  Source:                 SWITCHES[13]
                            (input port)
  Destination:            data_buffer_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.380ns  (logic 0.266ns (19.273%)  route 1.114ns (80.727%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  SWITCHES[13] (IN)
                         net (fo=0)                   0.000     0.000    SWITCHES[13]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  SWITCHES_IBUF[13]_inst/O
                         net (fo=1, routed)           1.114     1.335    SWITCHES_IBUF[13]
    SLICE_X15Y38         LUT3 (Prop_lut3_I1_O)        0.045     1.380 r  data_buffer[13]_i_1/O
                         net (fo=1, routed)           0.000     1.380    data_buffer[13]_i_1_n_0
    SLICE_X15Y38         FDCE                                         r  data_buffer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.834     1.961    CLK_IBUF_BUFG
    SLICE_X15Y38         FDCE                                         r  data_buffer_reg[13]/C





