{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701229020297 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701229020302 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 28 23:37:00 2023 " "Processing started: Tue Nov 28 23:37:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701229020302 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701229020302 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor_16bits -c processor_16bits " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor_16bits -c processor_16bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701229020302 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701229020619 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701229020619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-main " "Found design unit 1: somador-main" {  } { { "somador.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/somador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701229027793 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/somador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701229027793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701229027793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitextensor4_16_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bitextensor4_16_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitExtensor4_16_2-Behavior " "Found design unit 1: bitExtensor4_16_2-Behavior" {  } { { "bitExtensor4_16_2.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/bitExtensor4_16_2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701229027795 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitExtensor4_16_2 " "Found entity 1: bitExtensor4_16_2" {  } { { "bitExtensor4_16_2.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/bitExtensor4_16_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701229027795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701229027795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitextensor4_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bitextensor4_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitExtensor4_16-Behavior " "Found design unit 1: bitExtensor4_16-Behavior" {  } { { "bitExtensor4_16.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/bitExtensor4_16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701229027797 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitExtensor4_16 " "Found entity 1: bitExtensor4_16" {  } { { "bitExtensor4_16.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/bitExtensor4_16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701229027797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701229027797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-main " "Found design unit 1: bancoRegistradores-main" {  } { { "bancoRegistradores.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/bancoRegistradores.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701229027798 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/bancoRegistradores.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701229027798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701229027798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisao_instrucao.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisao_instrucao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisao_instrucao-behavior " "Found design unit 1: divisao_instrucao-behavior" {  } { { "divisao_instrucao.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/divisao_instrucao.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701229027800 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisao_instrucao " "Found entity 1: divisao_instrucao" {  } { { "divisao_instrucao.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/divisao_instrucao.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701229027800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701229027800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexador-Behavioral " "Found design unit 1: multiplexador-Behavioral" {  } { { "multiplexador.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/multiplexador.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701229027802 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexador " "Found entity 1: multiplexador" {  } { { "multiplexador.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/multiplexador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701229027802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701229027802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-Behavioral " "Found design unit 1: PC-Behavioral" {  } { { "PC.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/PC.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701229027803 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/PC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701229027803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701229027803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_memory-Behavioral " "Found design unit 1: ram_memory-Behavioral" {  } { { "ram_memory.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/ram_memory.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701229027805 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_memory " "Found entity 1: ram_memory" {  } { { "ram_memory.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/ram_memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701229027805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701229027805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_memory-main " "Found design unit 1: rom_memory-main" {  } { { "rom_memory.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/rom_memory.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701229027807 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_memory " "Found entity 1: rom_memory" {  } { { "rom_memory.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/rom_memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701229027807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701229027807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador8bit-Behavioral " "Found design unit 1: somador8bit-Behavioral" {  } { { "somador8bit.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/somador8bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701229027810 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador8bit " "Found entity 1: somador8bit" {  } { { "somador8bit.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/somador8bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701229027810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701229027810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador1bit-Behavioral " "Found design unit 1: somador1bit-Behavioral" {  } { { "somador1bit.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/somador1bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701229027811 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador1bit " "Found entity 1: somador1bit" {  } { { "somador1bit.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/somador1bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701229027811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701229027811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtrator-Behavior " "Found design unit 1: subtrator-Behavior" {  } { { "subtrator.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/subtrator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701229027813 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtrator " "Found entity 1: subtrator" {  } { { "subtrator.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/subtrator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701229027813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701229027813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula-Behavior " "Found design unit 1: Ula-Behavior" {  } { { "ula.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/ula.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701229027814 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/ula.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701229027814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701229027814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zero.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zero-main " "Found design unit 1: zero-main" {  } { { "zero.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/zero.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701229027815 ""} { "Info" "ISGN_ENTITY_NAME" "1 zero " "Found entity 1: zero" {  } { { "zero.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/zero.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701229027815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701229027815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidade_controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidade_controle-Behavioral " "Found design unit 1: unidade_controle-Behavioral" {  } { { "unidade_controle.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/unidade_controle.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701229027817 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidade_controle " "Found entity 1: unidade_controle" {  } { { "unidade_controle.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/unidade_controle.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701229027817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701229027817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qualcom_li.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qualcom_li.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Qualcom_LI-Behavioral " "Found design unit 1: Qualcom_LI-Behavioral" {  } { { "Qualcom_LI.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Qualcom_LI.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701229027819 ""} { "Info" "ISGN_ENTITY_NAME" "1 Qualcom_LI " "Found entity 1: Qualcom_LI" {  } { { "Qualcom_LI.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Qualcom_LI.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701229027819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701229027819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_gate-Behavioral " "Found design unit 1: and_gate-Behavioral" {  } { { "and_gate.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/and_gate.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701229027821 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_gate " "Found entity 1: and_gate" {  } { { "and_gate.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/and_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701229027821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701229027821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trinity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trinity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Trinity-Behavioral " "Found design unit 1: Trinity-Behavioral" {  } { { "Trinity.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701229027823 ""} { "Info" "ISGN_ENTITY_NAME" "1 Trinity " "Found entity 1: Trinity" {  } { { "Trinity.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701229027823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701229027823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplicador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplicador-main " "Found design unit 1: multiplicador-main" {  } { { "multiplicador.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/multiplicador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701229027826 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplicador " "Found entity 1: multiplicador" {  } { { "multiplicador.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/multiplicador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701229027826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701229027826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador16bit-BEHAVIOR " "Found design unit 1: somador16bit-BEHAVIOR" {  } { { "somador16bit.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/somador16bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701229027828 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador16bit " "Found entity 1: somador16bit" {  } { { "somador16bit.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/somador16bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701229027828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701229027828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtrator16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtrator16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtrator16bit-BEHAVIOR " "Found design unit 1: subtrator16bit-BEHAVIOR" {  } { { "subtrator16bit.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/subtrator16bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701229027830 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtrator16bit " "Found entity 1: subtrator16bit" {  } { { "subtrator16bit.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/subtrator16bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701229027830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701229027830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_helper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file branch_helper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BRANCH_HELPER-BEHAVIOR " "Found design unit 1: BRANCH_HELPER-BEHAVIOR" {  } { { "BRANCH_HELPER.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/BRANCH_HELPER.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701229027831 ""} { "Info" "ISGN_ENTITY_NAME" "1 BRANCH_HELPER " "Found entity 1: BRANCH_HELPER" {  } { { "BRANCH_HELPER.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/BRANCH_HELPER.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701229027831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701229027831 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Trinity " "Elaborating entity \"Trinity\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701229027878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador somador:port_map_addr " "Elaborating entity \"somador\" for hierarchy \"somador:port_map_addr\"" {  } { { "Trinity.vhd" "port_map_addr" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701229027880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:port_map_pc " "Elaborating entity \"PC\" for hierarchy \"PC:port_map_pc\"" {  } { { "Trinity.vhd" "port_map_pc" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701229027881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_memory rom_memory:port_map_rom " "Elaborating entity \"rom_memory\" for hierarchy \"rom_memory:port_map_rom\"" {  } { { "Trinity.vhd" "port_map_rom" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701229027882 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rom_memory rom_memory.vhd(30) " "VHDL Process Statement warning at rom_memory.vhd(30): signal \"rom_memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rom_memory.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/rom_memory.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701229027884 "|Trinity|rom_memory:port_map_rom"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_data rom_memory.vhd(30) " "VHDL Process Statement warning at rom_memory.vhd(30): signal \"in_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rom_memory.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/rom_memory.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701229027884 "|Trinity|rom_memory:port_map_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisao_instrucao divisao_instrucao:port_map_divisao_intrucao " "Elaborating entity \"divisao_instrucao\" for hierarchy \"divisao_instrucao:port_map_divisao_intrucao\"" {  } { { "Trinity.vhd" "port_map_divisao_intrucao" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701229027889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidade_controle unidade_controle:port_map_unidade_de_controle " "Elaborating entity \"unidade_controle\" for hierarchy \"unidade_controle:port_map_unidade_de_controle\"" {  } { { "Trinity.vhd" "port_map_unidade_de_controle" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701229027890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores bancoRegistradores:port_map_banco_de_registradores " "Elaborating entity \"bancoRegistradores\" for hierarchy \"bancoRegistradores:port_map_banco_de_registradores\"" {  } { { "Trinity.vhd" "port_map_banco_de_registradores" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701229027892 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registradores bancoRegistradores.vhd(31) " "VHDL Process Statement warning at bancoRegistradores.vhd(31): signal \"registradores\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bancoRegistradores.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/bancoRegistradores.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701229027893 "|Trinity|bancoRegistradores:port_map_banco_de_registradores"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registradores bancoRegistradores.vhd(32) " "VHDL Process Statement warning at bancoRegistradores.vhd(32): signal \"registradores\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bancoRegistradores.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/bancoRegistradores.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701229027893 "|Trinity|bancoRegistradores:port_map_banco_de_registradores"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addressReg3 bancoRegistradores.vhd(32) " "VHDL Process Statement warning at bancoRegistradores.vhd(32): signal \"addressReg3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bancoRegistradores.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/bancoRegistradores.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701229027893 "|Trinity|bancoRegistradores:port_map_banco_de_registradores"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitExtensor4_16 bitExtensor4_16:port_map_extensor_sinal_4_16 " "Elaborating entity \"bitExtensor4_16\" for hierarchy \"bitExtensor4_16:port_map_extensor_sinal_4_16\"" {  } { { "Trinity.vhd" "port_map_extensor_sinal_4_16" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701229027893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador multiplexador:port_map_mult1_2x1_br_ula " "Elaborating entity \"multiplexador\" for hierarchy \"multiplexador:port_map_mult1_2x1_br_ula\"" {  } { { "Trinity.vhd" "port_map_mult1_2x1_br_ula" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701229027894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:port_map_ula " "Elaborating entity \"ula\" for hierarchy \"ula:port_map_ula\"" {  } { { "Trinity.vhd" "port_map_ula" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701229027895 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_zero ula.vhd(53) " "VHDL Process Statement warning at ula.vhd(53): inferring latch(es) for signal or variable \"s_zero\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/ula.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701229027896 "|Trinity|ula:port_map_ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IN_BRANCH_HELPER ula.vhd(53) " "VHDL Process Statement warning at ula.vhd(53): inferring latch(es) for signal or variable \"IN_BRANCH_HELPER\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/ula.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701229027896 "|Trinity|ula:port_map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IN_BRANCH_HELPER ula.vhd(53) " "Inferred latch for \"IN_BRANCH_HELPER\" at ula.vhd(53)" {  } { { "ula.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/ula.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701229027896 "|Trinity|ula:port_map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_zero ula.vhd(53) " "Inferred latch for \"s_zero\" at ula.vhd(53)" {  } { { "ula.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/ula.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701229027896 "|Trinity|ula:port_map_ula"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BRANCH_HELPER ula:port_map_ula\|BRANCH_HELPER:BH " "Elaborating entity \"BRANCH_HELPER\" for hierarchy \"ula:port_map_ula\|BRANCH_HELPER:BH\"" {  } { { "ula.vhd" "BH" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/ula.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701229027897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador16bit ula:port_map_ula\|somador16bit:OP1 " "Elaborating entity \"somador16bit\" for hierarchy \"ula:port_map_ula\|somador16bit:OP1\"" {  } { { "ula.vhd" "OP1" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/ula.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701229027898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtrator16bit ula:port_map_ula\|subtrator16bit:OP2 " "Elaborating entity \"subtrator16bit\" for hierarchy \"ula:port_map_ula\|subtrator16bit:OP2\"" {  } { { "ula.vhd" "OP2" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/ula.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701229027899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_memory ram_memory:port_map_ram " "Elaborating entity \"ram_memory\" for hierarchy \"ram_memory:port_map_ram\"" {  } { { "Trinity.vhd" "port_map_ram" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701229027901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitExtensor4_16_2 bitExtensor4_16_2:port_map_extensor_sinal_4_16_2 " "Elaborating entity \"bitExtensor4_16_2\" for hierarchy \"bitExtensor4_16_2:port_map_extensor_sinal_4_16_2\"" {  } { { "Trinity.vhd" "port_map_extensor_sinal_4_16_2" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701229027902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate and_gate:port_map_porta_and " "Elaborating entity \"and_gate\" for hierarchy \"and_gate:port_map_porta_and\"" {  } { { "Trinity.vhd" "port_map_porta_and" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701229027903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ula:port_map_ula\|IN_BRANCH_HELPER " "LATCH primitive \"ula:port_map_ula\|IN_BRANCH_HELPER\" is permanently disabled" {  } { { "ula.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/ula.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701229028113 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ram_memory:port_map_ram\|mem " "RAM logic \"ram_memory:port_map_ram\|mem\" is uninferred due to inappropriate RAM size" {  } { { "ram_memory.vhd" "mem" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/ram_memory.vhd" 18 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1701229028133 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bancoRegistradores:port_map_banco_de_registradores\|registradores " "RAM logic \"bancoRegistradores:port_map_banco_de_registradores\|registradores\" is uninferred due to asynchronous read logic" {  } { { "bancoRegistradores.vhd" "registradores" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/bancoRegistradores.vhd" 21 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1701229028133 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1701229028133 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "outRam\[0\] GND " "Pin \"outRam\[0\]\" is stuck at GND" {  } { { "Trinity.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701229028389 "|Trinity|outRam[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outRam\[1\] GND " "Pin \"outRam\[1\]\" is stuck at GND" {  } { { "Trinity.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701229028389 "|Trinity|outRam[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outRam\[2\] GND " "Pin \"outRam\[2\]\" is stuck at GND" {  } { { "Trinity.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701229028389 "|Trinity|outRam[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outRam\[3\] GND " "Pin \"outRam\[3\]\" is stuck at GND" {  } { { "Trinity.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701229028389 "|Trinity|outRam[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outRam\[4\] GND " "Pin \"outRam\[4\]\" is stuck at GND" {  } { { "Trinity.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701229028389 "|Trinity|outRam[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outRam\[5\] GND " "Pin \"outRam\[5\]\" is stuck at GND" {  } { { "Trinity.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701229028389 "|Trinity|outRam[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outRam\[6\] GND " "Pin \"outRam\[6\]\" is stuck at GND" {  } { { "Trinity.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701229028389 "|Trinity|outRam[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outRam\[7\] GND " "Pin \"outRam\[7\]\" is stuck at GND" {  } { { "Trinity.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701229028389 "|Trinity|outRam[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outRam\[8\] GND " "Pin \"outRam\[8\]\" is stuck at GND" {  } { { "Trinity.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701229028389 "|Trinity|outRam[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outRam\[9\] GND " "Pin \"outRam\[9\]\" is stuck at GND" {  } { { "Trinity.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701229028389 "|Trinity|outRam[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outRam\[10\] GND " "Pin \"outRam\[10\]\" is stuck at GND" {  } { { "Trinity.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701229028389 "|Trinity|outRam[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outRam\[11\] GND " "Pin \"outRam\[11\]\" is stuck at GND" {  } { { "Trinity.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701229028389 "|Trinity|outRam[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outRam\[12\] GND " "Pin \"outRam\[12\]\" is stuck at GND" {  } { { "Trinity.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701229028389 "|Trinity|outRam[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outRam\[13\] GND " "Pin \"outRam\[13\]\" is stuck at GND" {  } { { "Trinity.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701229028389 "|Trinity|outRam[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outRam\[14\] GND " "Pin \"outRam\[14\]\" is stuck at GND" {  } { { "Trinity.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701229028389 "|Trinity|outRam[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outRam\[15\] GND " "Pin \"outRam\[15\]\" is stuck at GND" {  } { { "Trinity.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701229028389 "|Trinity|outRam[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outRom\[2\] GND " "Pin \"outRom\[2\]\" is stuck at GND" {  } { { "Trinity.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701229028389 "|Trinity|outRom[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outRom\[3\] GND " "Pin \"outRom\[3\]\" is stuck at GND" {  } { { "Trinity.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701229028389 "|Trinity|outRom[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outRom\[5\] GND " "Pin \"outRom\[5\]\" is stuck at GND" {  } { { "Trinity.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701229028389 "|Trinity|outRom[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outRom\[6\] GND " "Pin \"outRom\[6\]\" is stuck at GND" {  } { { "Trinity.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701229028389 "|Trinity|outRom[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outRom\[7\] GND " "Pin \"outRom\[7\]\" is stuck at GND" {  } { { "Trinity.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701229028389 "|Trinity|outRom[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outRom\[9\] GND " "Pin \"outRom\[9\]\" is stuck at GND" {  } { { "Trinity.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701229028389 "|Trinity|outRom[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outRom\[10\] GND " "Pin \"outRom\[10\]\" is stuck at GND" {  } { { "Trinity.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701229028389 "|Trinity|outRom[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outRom\[11\] GND " "Pin \"outRom\[11\]\" is stuck at GND" {  } { { "Trinity.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701229028389 "|Trinity|outRom[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outRom\[14\] GND " "Pin \"outRom\[14\]\" is stuck at GND" {  } { { "Trinity.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701229028389 "|Trinity|outRom[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outRom\[15\] GND " "Pin \"outRom\[15\]\" is stuck at GND" {  } { { "Trinity.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701229028389 "|Trinity|outRom[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_opcode\[2\] GND " "Pin \"out_opcode\[2\]\" is stuck at GND" {  } { { "Trinity.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701229028389 "|Trinity|out_opcode[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_opcode\[3\] GND " "Pin \"out_opcode\[3\]\" is stuck at GND" {  } { { "Trinity.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701229028389 "|Trinity|out_opcode[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_rs\[1\] GND " "Pin \"out_rs\[1\]\" is stuck at GND" {  } { { "Trinity.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701229028389 "|Trinity|out_rs[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_rs\[2\] GND " "Pin \"out_rs\[2\]\" is stuck at GND" {  } { { "Trinity.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701229028389 "|Trinity|out_rs[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_rs\[3\] GND " "Pin \"out_rs\[3\]\" is stuck at GND" {  } { { "Trinity.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701229028389 "|Trinity|out_rs[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_rt\[1\] GND " "Pin \"out_rt\[1\]\" is stuck at GND" {  } { { "Trinity.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701229028389 "|Trinity|out_rt[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_rt\[2\] GND " "Pin \"out_rt\[2\]\" is stuck at GND" {  } { { "Trinity.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701229028389 "|Trinity|out_rt[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_rt\[3\] GND " "Pin \"out_rt\[3\]\" is stuck at GND" {  } { { "Trinity.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701229028389 "|Trinity|out_rt[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_rd\[2\] GND " "Pin \"out_rd\[2\]\" is stuck at GND" {  } { { "Trinity.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701229028389 "|Trinity|out_rd[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_rd\[3\] GND " "Pin \"out_rd\[3\]\" is stuck at GND" {  } { { "Trinity.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701229028389 "|Trinity|out_rd[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_endereco\[2\] GND " "Pin \"out_endereco\[2\]\" is stuck at GND" {  } { { "Trinity.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701229028389 "|Trinity|out_endereco[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_endereco\[3\] GND " "Pin \"out_endereco\[3\]\" is stuck at GND" {  } { { "Trinity.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701229028389 "|Trinity|out_endereco[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_endereco\[5\] GND " "Pin \"out_endereco\[5\]\" is stuck at GND" {  } { { "Trinity.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701229028389 "|Trinity|out_endereco[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_endereco\[6\] GND " "Pin \"out_endereco\[6\]\" is stuck at GND" {  } { { "Trinity.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701229028389 "|Trinity|out_endereco[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_endereco\[7\] GND " "Pin \"out_endereco\[7\]\" is stuck at GND" {  } { { "Trinity.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701229028389 "|Trinity|out_endereco[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_endereco\[9\] GND " "Pin \"out_endereco\[9\]\" is stuck at GND" {  } { { "Trinity.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701229028389 "|Trinity|out_endereco[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_endereco\[10\] GND " "Pin \"out_endereco\[10\]\" is stuck at GND" {  } { { "Trinity.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701229028389 "|Trinity|out_endereco[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_endereco\[11\] GND " "Pin \"out_endereco\[11\]\" is stuck at GND" {  } { { "Trinity.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701229028389 "|Trinity|out_endereco[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_endereco\[12\] GND " "Pin \"out_endereco\[12\]\" is stuck at GND" {  } { { "Trinity.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701229028389 "|Trinity|out_endereco[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_endereco\[13\] GND " "Pin \"out_endereco\[13\]\" is stuck at GND" {  } { { "Trinity.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701229028389 "|Trinity|out_endereco[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_endereco\[14\] GND " "Pin \"out_endereco\[14\]\" is stuck at GND" {  } { { "Trinity.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701229028389 "|Trinity|out_endereco[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_endereco\[15\] GND " "Pin \"out_endereco\[15\]\" is stuck at GND" {  } { { "Trinity.vhd" "" { Text "E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701229028389 "|Trinity|out_endereco[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701229028389 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701229028445 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "80 " "80 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701229028698 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701229028823 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701229028823 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "277 " "Implemented 277 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701229028857 ""} { "Info" "ICUT_CUT_TM_OPINS" "145 " "Implemented 145 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701229028857 ""} { "Info" "ICUT_CUT_TM_LCELLS" "131 " "Implemented 131 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701229028857 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701229028857 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4867 " "Peak virtual memory: 4867 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701229028871 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 28 23:37:08 2023 " "Processing ended: Tue Nov 28 23:37:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701229028871 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701229028871 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701229028871 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701229028871 ""}
