[comment]: # "this template is for core verification projects"

# cv32a6 v0.1.0 milestone Monthly Report for 16-January-2023

## Overview
Project Focus :  cv32a6-v0.1.0 milestone  
Verification project leader : Jean-Roch Coulon  
Lead company :  Thales  
Target date verification complete (RTL Freeze) :  depend on allocated resources  
Target verification quality level : TRL5  
Verification approach being used : step and compare   
Reference model used :  spike  
Test Generator used :  riscv-dv 
Formal approach : none 

## Current Status
Core revision version being tested :  cva6/cv32a6_v0.1.0 branch  
User’s guide : https://cv32a6-step1.readthedocs.io/en/latest/index.html  
Design Verification plan :  https://core-v-verif.readthedocs.io/en/latest/index.html  
Test bench (link GitHub) :   https://github.com/openhwgroup/core-v-verif/tree/cva6/dev/cva6/   
Functional coverage code created completeness (%) : not yet available  
Formal / simulation assertions written completeness (%) : not yet available   

## Key activities / tasks completed this month
- [Update] CVA6 documentation available on https://docs.openhwgroup.org/projects/core-v-verif/en/latest/index.html  
- Kick Off Meeting on Jan 24, 25, 26 in TSS, France  
    - Verification of CV32A6-V0.1.0 (alias step1)  
- User’s guide :  
    - Merged ISA and AXI, call for reviewers  
    - ISA/CSR/AXI/CVXIF done, Exceptions/MMU/MPU to be done - 60% of completeness  
- Design Verification Plan :   
    - Merged AXI. ISA in progress.  
    - XI/CVXIF done, ISA/CSR/Exceptions/MMU/MPU to be done - 45% of completeness  
- VPTOOL : Ready to be used

## Planned activities / tasks for coming month  
- Continue core specification and dvplan edition  
- KOM  

## Issues / items that are slowing progress  
-   NA

## Risks
- to project timescales   
    - Timescales depend on allocated resources   
- to project quality   
    - NA  

 