# Reading pref.tcl
# do digital_design_lab1_problem3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/caman/Documents/Github/arodriguez_isomarribas_osoto_digital_design_lab_2025/Problem3 {C:/Users/caman/Documents/Github/arodriguez_isomarribas_osoto_digital_design_lab_2025/Problem3/digital_design_lab1_problem3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:26:57 on Mar 10,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/caman/Documents/Github/arodriguez_isomarribas_osoto_digital_design_lab_2025/Problem3" C:/Users/caman/Documents/Github/arodriguez_isomarribas_osoto_digital_design_lab_2025/Problem3/digital_design_lab1_problem3.sv 
# -- Compiling module digital_design_lab1_problem3
# 
# Top level modules:
# 	digital_design_lab1_problem3
# End time: 22:26:57 on Mar 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/caman/Documents/Github/arodriguez_isomarribas_osoto_digital_design_lab_2025/Problem3 {C:/Users/caman/Documents/Github/arodriguez_isomarribas_osoto_digital_design_lab_2025/Problem3/digital_design_lab1_problem3_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:26:57 on Mar 10,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/caman/Documents/Github/arodriguez_isomarribas_osoto_digital_design_lab_2025/Problem3" C:/Users/caman/Documents/Github/arodriguez_isomarribas_osoto_digital_design_lab_2025/Problem3/digital_design_lab1_problem3_tb.sv 
# -- Compiling module digital_design_lab1_problem3_tb
# ** Warning: C:/Users/caman/Documents/Github/arodriguez_isomarribas_osoto_digital_design_lab_2025/Problem3/digital_design_lab1_problem3_tb.sv(93): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/caman/Documents/Github/arodriguez_isomarribas_osoto_digital_design_lab_2025/Problem3/digital_design_lab1_problem3_tb.sv(110): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	digital_design_lab1_problem3_tb
# End time: 22:26:57 on Mar 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  digital_design_lab1_problem3_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" digital_design_lab1_problem3_tb 
# Start time: 22:26:57 on Mar 10,2025
# Loading sv_std.std
# Loading work.digital_design_lab1_problem3_tb
# Loading work.digital_design_lab1_problem3
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (1) for port 'segDA'. The port definition is at: C:/Users/caman/Documents/Github/arodriguez_isomarribas_osoto_digital_design_lab_2025/Problem3/digital_design_lab1_problem3.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /digital_design_lab1_problem3_tb/rest6 File: C:/Users/caman/Documents/Github/arodriguez_isomarribas_osoto_digital_design_lab_2025/Problem3/digital_design_lab1_problem3_tb.sv Line: 14
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# 10-01 test succeeded.
# 11-10 test succeeded.
# 11-10 test succeeded.
# 01-11 test succeeded.
# b0101 test failed. r4 = 0100, isNegativeR4 = 0
# b0101 test failed. r4 = 0100, isNegativeR4 = 1
# ** Note: $finish    : C:/Users/caman/Documents/Github/arodriguez_isomarribas_osoto_digital_design_lab_2025/Problem3/digital_design_lab1_problem3_tb.sv(132)
#    Time: 220 ps  Iteration: 0  Instance: /digital_design_lab1_problem3_tb
# 1
# Break in Module digital_design_lab1_problem3_tb at C:/Users/caman/Documents/Github/arodriguez_isomarribas_osoto_digital_design_lab_2025/Problem3/digital_design_lab1_problem3_tb.sv line 132
# End time: 15:38:41 on Mar 11,2025, Elapsed time: 17:11:44
# Errors: 0, Warnings: 1
