
5. Printing statistics.

=== $paramod$787b2b116888960e7723a738800dc0d62f27a28e\dual_port_ram ===

   Number of wires:                 17
   Number of wire bits:           1549
   Number of public wires:           9
   Number of public wire bits:     623
   Number of memories:               1
   Number of memory bits:          612
   Number of processes:              0
   Number of cells:                 12
     $dffe                         306
     $mux                          316

=== arSRLFIFO_a ===

   Number of wires:                 18
   Number of wire bits:            323
   Number of public wires:          18
   Number of public wire bits:     323
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== arSRLFIFO_b ===

   Number of wires:                 18
   Number of wire bits:            323
   Number of public wires:          18
   Number of public wire bits:     323
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== arSRLFIFO_c ===

   Number of wires:                 18
   Number of wire bits:            323
   Number of public wires:          18
   Number of public wire bits:     323
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== generic_fifo_sc_a ===

   Number of wires:                 94
   Number of wire bits:            890
   Number of public wires:          28
   Number of public wire bits:     808
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     $add                           22
     $eq                            16
     $ge                            64
     $le                            64
     $logic_and                     25
     $logic_not                      5
     $lt                            64
     $mux                           22
     $ne                            12
     $not                            1
     $or                             4
     $reduce_bool                   14
     $reduce_or                      2
     $sdffe                         19

=== generic_fifo_sc_b ===

   Number of wires:                 94
   Number of wire bits:            890
   Number of public wires:          28
   Number of public wire bits:     808
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     $add                           22
     $eq                            16
     $ge                            64
     $le                            64
     $logic_and                     25
     $logic_not                      5
     $lt                            64
     $mux                           22
     $ne                            12
     $not                            1
     $or                             4
     $reduce_bool                   14
     $reduce_or                      2
     $sdffe                         19

=== generic_fifo_sc_c ===

   Number of wires:                 94
   Number of wire bits:            890
   Number of public wires:          28
   Number of public wire bits:     808
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     $add                           22
     $eq                            16
     $ge                            64
     $le                            64
     $logic_and                     25
     $logic_not                      5
     $lt                            64
     $mux                           22
     $ne                            12
     $not                            1
     $or                             4
     $reduce_bool                   14
     $reduce_or                      2
     $sdffe                         19

=== mkPktMerge ===

   Number of wires:                 72
   Number of wire bits:           1592
   Number of public wires:          58
   Number of public wire bits:    1578
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $logic_and                     14
     $logic_not                      7
     $logic_or                       4
     $mux                          157
     $sdffe                          3

=== design hierarchy ===

   mkPktMerge                        1
     arSRLFIFO_a                     0
       generic_fifo_sc_a             0
         $paramod$787b2b116888960e7723a738800dc0d62f27a28e\dual_port_ram      0
     arSRLFIFO_b                     0
       generic_fifo_sc_b             0
         $paramod$787b2b116888960e7723a738800dc0d62f27a28e\dual_port_ram      0
     arSRLFIFO_c                     0
       generic_fifo_sc_c             0
         $paramod$787b2b116888960e7723a738800dc0d62f27a28e\dual_port_ram      0

   Number of wires:                 72
   Number of wire bits:           1592
   Number of public wires:          58
   Number of public wire bits:    1578
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $logic_and                     14
     $logic_not                      7
     $logic_or                       4
     $mux                          157
     $sdffe                          3

