WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 30000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

BTB:
Basic BTB sets: 1024 ways: 8
Indirect:
history lengths: 0 0 10 16 27 44 60 96 109 219 449 487 714 1313 2146 3881 
ITTAGE tables: 64768 bytes;Region table: 240 bytes;IUM: 384 bytes;Total Storage= 65392 bytes;
RAS:
RAS size: 64
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Berti Prefetcher
CPU 0 Entangling prefetcher
Off-chip DRAM Size: 8 GiB Channels: 2 Width: 64-bit Data Race: 6400 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 1667072 heartbeat IPC: 5.999 cumulative IPC: 5.999 (Simulation time: 00 hr 00 min 40 sec)
Heartbeat CPU 0 instructions: 20000008 cycles: 3342647 heartbeat IPC: 5.968 cumulative IPC: 5.983 (Simulation time: 00 hr 01 min 22 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 5009546 heartbeat IPC: 5.999 cumulative IPC: 5.989 (Simulation time: 00 hr 02 min 03 sec)
Warmup finished CPU 0 instructions: 30000003 cycles: 5009547 cumulative IPC: 5.989 (Simulation time: 00 hr 02 min 03 sec)
Warmup complete CPU 0 instructions: 30000003 cycles: 5009547 cumulative IPC: 5.989 (Simulation time: 00 hr 02 min 03 sec)
Heartbeat CPU 0 instructions: 40000000 cycles: 14021016 heartbeat IPC: 1.11 cumulative IPC: 1.11 (Simulation time: 00 hr 03 min 32 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 22326422 heartbeat IPC: 1.204 cumulative IPC: 1.155 (Simulation time: 00 hr 04 min 56 sec)
Heartbeat CPU 0 instructions: 60000005 cycles: 30859158 heartbeat IPC: 1.172 cumulative IPC: 1.161 (Simulation time: 00 hr 06 min 22 sec)
Heartbeat CPU 0 instructions: 70000002 cycles: 39032989 heartbeat IPC: 1.223 cumulative IPC: 1.176 (Simulation time: 00 hr 07 min 45 sec)
Heartbeat CPU 0 instructions: 80000001 cycles: 47554673 heartbeat IPC: 1.173 cumulative IPC: 1.175 (Simulation time: 00 hr 09 min 10 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 55904214 heartbeat IPC: 1.198 cumulative IPC: 1.179 (Simulation time: 00 hr 10 min 38 sec)
Heartbeat CPU 0 instructions: 100000004 cycles: 63777978 heartbeat IPC: 1.27 cumulative IPC: 1.191 (Simulation time: 00 hr 12 min 00 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_529.champsimtrace.xz")
[cpu0_PTW_MSHR] entry:   0 address: 0x14f1800 v_addr: 0x104b800 translation_level: 0 event_cycle: 18446744073709551615

DRAM Channel 0
[RQ] entry:   0 empty
[RQ] entry:   1 empty
[RQ] entry:   2 empty
[RQ] entry:   3 empty
[RQ] entry:   4 empty
[RQ] entry:   5 empty
[RQ] entry:   6 empty
[RQ] entry:   7 empty
[RQ] entry:   8 empty
[RQ] entry:   9 empty
[RQ] entry:  10 empty
[RQ] entry:  11 empty
[RQ] entry:  12 empty
[RQ] entry:  13 empty
[RQ] entry:  14 empty
[RQ] entry:  15 empty
[RQ] entry:  16 empty
[RQ] entry:  17 empty
[RQ] entry:  18 empty
[RQ] entry:  19 empty
[RQ] entry:  20 empty
[RQ] entry:  21 empty
[RQ] entry:  22 empty
[RQ] entry:  23 empty
[RQ] entry:  24 empty
[RQ] entry:  25 empty
[RQ] entry:  26 empty
[RQ] entry:  27 empty
[RQ] entry:  28 empty
[RQ] entry:  29 empty
[RQ] entry:  30 empty
[RQ] entry:  31 empty
[RQ] entry:  32 empty
[RQ] entry:  33 empty
[RQ] entry:  34 empty
[RQ] entry:  35 empty
[RQ] entry:  36 empty
[RQ] entry:  37 empty
[RQ] entry:  38 empty
[RQ] entry:  39 empty
[RQ] entry:  40 empty
[RQ] entry:  41 empty
[RQ] entry:  42 empty
[RQ] entry:  43 empty
[RQ] entry:  44 empty
[RQ] entry:  45 empty
[RQ] entry:  46 empty
[RQ] entry:  47 empty
[RQ] entry:  48 empty
[RQ] entry:  49 empty
[RQ] entry:  50 empty
[RQ] entry:  51 empty
[RQ] entry:  52 empty
[RQ] entry:  53 empty
[RQ] entry:  54 empty
[RQ] entry:  55 empty
[RQ] entry:  56 empty
[RQ] entry:  57 empty
[RQ] entry:  58 empty
[RQ] entry:  59 empty
[RQ] entry:  60 empty
[RQ] entry:  61 empty
[RQ] entry:  62 empty
[RQ] entry:  63 empty

[WQ] entry:   0 empty
[WQ] entry:   1 empty
[WQ] entry:   2 empty
[WQ] entry:   3 empty
[WQ] entry:   4 empty
[WQ] entry:   5 empty
[WQ] entry:   6 empty
[WQ] entry:   7 empty
[WQ] entry:   8 empty
[WQ] entry:   9 empty
[WQ] entry:  10 empty
[WQ] entry:  11 empty
[WQ] entry:  12 empty
[WQ] entry:  13 empty
[WQ] entry:  14 empty
[WQ] entry:  15 empty
[WQ] entry:  16 empty
[WQ] entry:  17 empty
[WQ] entry:  18 empty
[WQ] entry:  19 empty
[WQ] entry:  20 empty
[WQ] entry:  21 empty
[WQ] entry:  22 empty
[WQ] entry:  23 empty
[WQ] entry:  24 empty
[WQ] entry:  25 empty
[WQ] entry:  26 empty
[WQ] entry:  27 empty
[WQ] entry:  28 empty
[WQ] entry:  29 empty
[WQ] entry:  30 empty
[WQ] entry:  31 empty
[WQ] entry:  32 empty
[WQ] entry:  33 empty
[WQ] entry:  34 empty
[WQ] entry:  35 empty
[WQ] entry:  36 empty
[WQ] entry:  37 empty
[WQ] entry:  38 empty
[WQ] entry:  39 empty
[WQ] entry:  40 empty
[WQ] entry:  41 empty
[WQ] entry:  42 empty
[WQ] entry:  43 empty
[WQ] entry:  44 empty
[WQ] entry:  45 empty
[WQ] entry:  46 empty
[WQ] entry:  47 empty
[WQ] entry:  48 empty
[WQ] entry:  49 empty
[WQ] entry:  50 empty
[WQ] entry:  51 empty
[WQ] entry:  52 empty
[WQ] entry:  53 empty
[WQ] entry:  54 empty
[WQ] entry:  55 empty
[WQ] entry:  56 empty
[WQ] entry:  57 empty
[WQ] entry:  58 empty
[WQ] entry:  59 empty
[WQ] entry:  60 empty
[WQ] entry:  61 empty
[WQ] entry:  62 empty
[WQ] entry:  63 empty

DRAM Channel 1
[RQ] entry:   0 empty
[RQ] entry:   1 empty
[RQ] entry:   2 empty
[RQ] entry:   3 empty
[RQ] entry:   4 empty
[RQ] entry:   5 empty
[RQ] entry:   6 empty
[RQ] entry:   7 empty
[RQ] entry:   8 empty
[RQ] entry:   9 empty
[RQ] entry:  10 empty
[RQ] entry:  11 empty
[RQ] entry:  12 empty
[RQ] entry:  13 empty
[RQ] entry:  14 empty
[RQ] entry:  15 empty
[RQ] entry:  16 empty
[RQ] entry:  17 empty
[RQ] entry:  18 empty
[RQ] entry:  19 empty
[RQ] entry:  20 empty
[RQ] entry:  21 empty
[RQ] entry:  22 empty
[RQ] entry:  23 empty
[RQ] entry:  24 empty
[RQ] entry:  25 empty
[RQ] entry:  26 empty
[RQ] entry:  27 empty
[RQ] entry:  28 empty
[RQ] entry:  29 empty
[RQ] entry:  30 empty
[RQ] entry:  31 empty
[RQ] entry:  32 empty
[RQ] entry:  33 empty
[RQ] entry:  34 empty
[RQ] entry:  35 empty
[RQ] entry:  36 empty
[RQ] entry:  37 empty
[RQ] entry:  38 empty
[RQ] entry:  39 empty
[RQ] entry:  40 empty
[RQ] entry:  41 empty
[RQ] entry:  42 empty
[RQ] entry:  43 empty
[RQ] entry:  44 empty
[RQ] entry:  45 empty
[RQ] entry:  46 empty
[RQ] entry:  47 empty
[RQ] entry:  48 empty
[RQ] entry:  49 empty
[RQ] entry:  50 empty
[RQ] entry:  51 empty
[RQ] entry:  52 empty
[RQ] entry:  53 empty
[RQ] entry:  54 empty
[RQ] entry:  55 empty
[RQ] entry:  56 empty
[RQ] entry:  57 empty
[RQ] entry:  58 empty
[RQ] entry:  59 empty
[RQ] entry:  60 empty
[RQ] entry:  61 empty
[RQ] entry:  62 empty
[RQ] entry:  63 empty

[WQ] entry:   0 empty
[WQ] entry:   1 empty
[WQ] entry:   2 empty
[WQ] entry:   3 empty
[WQ] entry:   4 empty
[WQ] entry:   5 empty
[WQ] entry:   6 empty
[WQ] entry:   7 empty
[WQ] entry:   8 empty
[WQ] entry:   9 empty
[WQ] entry:  10 empty
[WQ] entry:  11 empty
[WQ] entry:  12 empty
[WQ] entry:  13 empty
[WQ] entry:  14 empty
[WQ] entry:  15 empty
[WQ] entry:  16 empty
[WQ] entry:  17 empty
[WQ] entry:  18 empty
[WQ] entry:  19 empty
[WQ] entry:  20 empty
[WQ] entry:  21 empty
[WQ] entry:  22 empty
[WQ] entry:  23 empty
[WQ] entry:  24 empty
[WQ] entry:  25 empty
[WQ] entry:  26 empty
[WQ] entry:  27 empty
[WQ] entry:  28 empty
[WQ] entry:  29 empty
[WQ] entry:  30 empty
[WQ] entry:  31 empty
[WQ] entry:  32 empty
[WQ] entry:  33 empty
[WQ] entry:  34 empty
[WQ] entry:  35 empty
[WQ] entry:  36 empty
[WQ] entry:  37 empty
[WQ] entry:  38 empty
[WQ] entry:  39 empty
[WQ] entry:  40 empty
[WQ] entry:  41 empty
[WQ] entry:  42 empty
[WQ] entry:  43 empty
[WQ] entry:  44 empty
[WQ] entry:  45 empty
[WQ] entry:  46 empty
[WQ] entry:  47 empty
[WQ] entry:  48 empty
[WQ] entry:  49 empty
[WQ] entry:  50 empty
[WQ] entry:  51 empty
[WQ] entry:  52 empty
[WQ] entry:  53 empty
[WQ] entry:  54 empty
[WQ] entry:  55 empty
[WQ] entry:  56 empty
[WQ] entry:  57 empty
[WQ] entry:  58 empty
[WQ] entry:  59 empty
[WQ] entry:  60 empty
[WQ] entry:  61 empty
[WQ] entry:  62 empty
[WQ] entry:  63 empty

DEADLOCK! CPU 0 cycle 67187078
cpu0_IFETCH empty

cpu0_DECODE empty

cpu0_DISPATCH empty

[cpu0_ROB] entry:   0 instr_id: 103171749 fetched: 2 scheduled: 2 executed: 1 num_reg_dependent: 0 num_mem_ops: 1 event: 67185929
[cpu0_ROB] entry:   1 instr_id: 103171750 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 67185922
[cpu0_ROB] entry:   2 instr_id: 103171751 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 67185928
[cpu0_ROB] entry:   3 instr_id: 103171752 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 67185923
[cpu0_ROB] entry:   4 instr_id: 103171753 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 67185923
[cpu0_ROB] entry:   5 instr_id: 103171754 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 67185930
[cpu0_ROB] entry:   6 instr_id: 103171755 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 67185931
[cpu0_ROB] entry:   7 instr_id: 103171756 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 67185928
[cpu0_ROB] entry:   8 instr_id: 103171757 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 67185923
[cpu0_ROB] entry:   9 instr_id: 103171758 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 67185927
[cpu0_ROB] entry:  10 instr_id: 103171759 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 67185928
[cpu0_ROB] entry:  11 instr_id: 103171760 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 67185929
[cpu0_ROB] entry:  12 instr_id: 103171761 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 67185929
[cpu0_ROB] entry:  13 instr_id: 103171762 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 67185950
[cpu0_ROB] entry:  14 instr_id: 103171763 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 67185924
[cpu0_ROB] entry:  15 instr_id: 103171764 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 67185930
[cpu0_ROB] entry:  16 instr_id: 103171765 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 67185927
[cpu0_ROB] entry:  17 instr_id: 103171766 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 67185931
[cpu0_ROB] entry:  18 instr_id: 103171767 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 67185931
[cpu0_ROB] entry:  19 instr_id: 103171768 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 67185948
[cpu0_ROB] entry:  20 instr_id: 103171769 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 67185925
[cpu0_ROB] entry:  21 instr_id: 103171770 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 67185926
[cpu0_ROB] entry:  22 instr_id: 103171771 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 67185926
[cpu0_ROB] entry:  23 instr_id: 103171772 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 67185937
[cpu0_ROB] entry:  24 instr_id: 103171773 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 67185937
[cpu0_ROB] entry:  25 instr_id: 103171774 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 67185938
[cpu0_ROB] entry:  26 instr_id: 103171775 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 67185927
[cpu0_ROB] entry:  27 instr_id: 103171776 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 67185926
[cpu0_ROB] entry:  28 instr_id: 103171777 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 67185927
[cpu0_ROB] entry:  29 instr_id: 103171778 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 67185939
[cpu0_ROB] entry:  30 instr_id: 103171779 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 67185940
[cpu0_ROB] entry:  31 instr_id: 103171780 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 67185941
[cpu0_ROB] entry:  32 instr_id: 103171781 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 67185942
[cpu0_ROB] entry:  33 instr_id: 103171782 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 67185943
[cpu0_ROB] entry:  34 instr_id: 103171783 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 67185943
[cpu0_ROB] entry:  35 instr_id: 103171784 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 67185944
[cpu0_ROB] entry:  36 instr_id: 103171785 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 67185928
[cpu0_ROB] entry:  37 instr_id: 103171786 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 67185940
[cpu0_ROB] entry:  38 instr_id: 103171787 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 67185941
[cpu0_ROB] entry:  39 instr_id: 103171788 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 67185942
[cpu0_ROB] entry:  40 instr_id: 103171789 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 67185942
[cpu0_ROB] entry:  41 instr_id: 103171790 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 67185943
[cpu0_ROB] entry:  42 instr_id: 103171791 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 67185929
[cpu0_ROB] entry:  43 instr_id: 103171792 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 67185943
[cpu0_ROB] entry:  44 instr_id: 103171793 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 67185940
[cpu0_ROB] entry:  45 instr_id: 103171794 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 67185944
[cpu0_ROB] entry:  46 instr_id: 103171795 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 67185944
[cpu0_ROB] entry:  47 instr_id: 103171796 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 67185945
[cpu0_ROB] entry:  48 instr_id: 103171797 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 67185930
[cpu0_ROB] entry:  49 instr_id: 103171798 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 67185939
[cpu0_ROB] entry:  50 instr_id: 103171799 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 67185940
[cpu0_ROB] entry:  51 instr_id: 103171800 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 67185941
[cpu0_ROB] entry:  52 instr_id: 103171801 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 67185942
[cpu0_ROB] entry:  53 instr_id: 103171802 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 67185942
[cpu0_ROB] entry:  54 instr_id: 103171803 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 67185943
[cpu0_ROB] entry:  55 instr_id: 103171804 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 67185931
[cpu0_ROB] entry:  56 instr_id: 103171805 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 67185942
[cpu0_ROB] entry:  57 instr_id: 103171806 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 67185939
[cpu0_ROB] entry:  58 instr_id: 103171807 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 67185943
[cpu0_ROB] entry:  59 instr_id: 103171808 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 67185943
[cpu0_ROB] entry:  60 instr_id: 103171809 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 67185948
[cpu0_ROB] entry:  61 instr_id: 103171810 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 67185932
[cpu0_ROB] entry:  62 instr_id: 103171811 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 67185939
[cpu0_ROB] entry:  63 instr_id: 103171812 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 67185940
[cpu0_ROB] entry:  64 instr_id: 103171813 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 67185941
[cpu0_ROB] entry:  65 instr_id: 103171814 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 67185942
[cpu0_ROB] entry:  66 instr_id: 103171815 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 67185943
[cpu0_ROB] entry:  67 instr_id: 103171816 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 67185943
[cpu0_ROB] entry:  68 instr_id: 103171817 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 67185954
[cpu0_ROB] entry:  69 instr_id: 103171818 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 67185933
[cpu0_ROB] entry:  70 instr_id: 103171819 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 67185942
[cpu0_ROB] entry:  71 instr_id: 103171820 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 67185933
[cpu0_ROB] entry:  72 instr_id: 103171821 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 67185941
[cpu0_ROB] entry:  73 instr_id: 103171822 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 67185939
[cpu0_ROB] entry:  74 instr_id: 103171823 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 67185935
[cpu0_ROB] entry:  75 instr_id: 103171824 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 67185943
[cpu0_ROB] entry:  76 instr_id: 103171825 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 67185944
[cpu0_ROB] entry:  77 instr_id: 103171826 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 67185941
[cpu0_ROB] entry:  78 instr_id: 103171827 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 67185935
[cpu0_ROB] entry:  79 instr_id: 103171828 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 67185940
[cpu0_ROB] entry:  80 instr_id: 103171829 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 67185941
[cpu0_ROB] entry:  81 instr_id: 103171830 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 67185942
[cpu0_ROB] entry:  82 instr_id: 103171831 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 67185942
[cpu0_ROB] entry:  83 instr_id: 103171832 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 67185954
[cpu0_ROB] entry:  84 instr_id: 103171833 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 67185936

[cpu0_LQ] entry:   0 empty
[cpu0_LQ] entry:   1 empty
[cpu0_LQ] entry:   2 empty
[cpu0_LQ] entry:   3 empty
[cpu0_LQ] entry:   4 empty
[cpu0_LQ] entry:   5 instr_id: 103171749 address: 0x104b7fc fetch_issued: true event_cycle: 67185929 waits on -
[cpu0_LQ] entry:   6 empty
[cpu0_LQ] entry:   7 empty
[cpu0_LQ] entry:   8 empty
[cpu0_LQ] entry:   9 empty
[cpu0_LQ] entry:  10 empty
[cpu0_LQ] entry:  11 empty
[cpu0_LQ] entry:  12 empty
[cpu0_LQ] entry:  13 empty
[cpu0_LQ] entry:  14 empty
[cpu0_LQ] entry:  15 empty
[cpu0_LQ] entry:  16 empty
[cpu0_LQ] entry:  17 empty
[cpu0_LQ] entry:  18 empty
[cpu0_LQ] entry:  19 empty
[cpu0_LQ] entry:  20 empty
[cpu0_LQ] entry:  21 empty
[cpu0_LQ] entry:  22 empty
[cpu0_LQ] entry:  23 empty
[cpu0_LQ] entry:  24 empty
[cpu0_LQ] entry:  25 empty
[cpu0_LQ] entry:  26 empty
[cpu0_LQ] entry:  27 empty
[cpu0_LQ] entry:  28 empty
[cpu0_LQ] entry:  29 empty
[cpu0_LQ] entry:  30 empty
[cpu0_LQ] entry:  31 empty
[cpu0_LQ] entry:  32 empty
[cpu0_LQ] entry:  33 empty
[cpu0_LQ] entry:  34 empty
[cpu0_LQ] entry:  35 empty
[cpu0_LQ] entry:  36 empty
[cpu0_LQ] entry:  37 empty
[cpu0_LQ] entry:  38 empty
[cpu0_LQ] entry:  39 empty
[cpu0_LQ] entry:  40 empty
[cpu0_LQ] entry:  41 empty
[cpu0_LQ] entry:  42 empty
[cpu0_LQ] entry:  43 empty
[cpu0_LQ] entry:  44 empty
[cpu0_LQ] entry:  45 empty
[cpu0_LQ] entry:  46 empty
[cpu0_LQ] entry:  47 empty
[cpu0_LQ] entry:  48 empty
[cpu0_LQ] entry:  49 empty
[cpu0_LQ] entry:  50 empty
[cpu0_LQ] entry:  51 empty
[cpu0_LQ] entry:  52 empty
[cpu0_LQ] entry:  53 empty
[cpu0_LQ] entry:  54 empty
[cpu0_LQ] entry:  55 empty
[cpu0_LQ] entry:  56 empty
[cpu0_LQ] entry:  57 empty
[cpu0_LQ] entry:  58 empty
[cpu0_LQ] entry:  59 empty
[cpu0_LQ] entry:  60 empty
[cpu0_LQ] entry:  61 empty
[cpu0_LQ] entry:  62 empty
[cpu0_LQ] entry:  63 empty
[cpu0_LQ] entry:  64 empty
[cpu0_LQ] entry:  65 empty
[cpu0_LQ] entry:  66 empty
[cpu0_LQ] entry:  67 empty
[cpu0_LQ] entry:  68 empty
[cpu0_LQ] entry:  69 empty
[cpu0_LQ] entry:  70 empty
[cpu0_LQ] entry:  71 empty
[cpu0_LQ] entry:  72 empty
[cpu0_LQ] entry:  73 empty
[cpu0_LQ] entry:  74 empty
[cpu0_LQ] entry:  75 empty
[cpu0_LQ] entry:  76 empty
[cpu0_LQ] entry:  77 empty
[cpu0_LQ] entry:  78 empty
[cpu0_LQ] entry:  79 empty
[cpu0_LQ] entry:  80 empty
[cpu0_LQ] entry:  81 empty
[cpu0_LQ] entry:  82 empty
[cpu0_LQ] entry:  83 empty
[cpu0_LQ] entry:  84 empty
[cpu0_LQ] entry:  85 empty
[cpu0_LQ] entry:  86 empty
[cpu0_LQ] entry:  87 empty
[cpu0_LQ] entry:  88 empty
[cpu0_LQ] entry:  89 empty
[cpu0_LQ] entry:  90 empty
[cpu0_LQ] entry:  91 empty
[cpu0_LQ] entry:  92 empty
[cpu0_LQ] entry:  93 empty
[cpu0_LQ] entry:  94 empty
[cpu0_LQ] entry:  95 empty
[cpu0_LQ] entry:  96 empty
[cpu0_LQ] entry:  97 empty
[cpu0_LQ] entry:  98 empty
[cpu0_LQ] entry:  99 empty
[cpu0_LQ] entry: 100 empty
[cpu0_LQ] entry: 101 empty
[cpu0_LQ] entry: 102 empty
[cpu0_LQ] entry: 103 empty
[cpu0_LQ] entry: 104 empty
[cpu0_LQ] entry: 105 empty
[cpu0_LQ] entry: 106 empty
[cpu0_LQ] entry: 107 empty
[cpu0_LQ] entry: 108 empty
[cpu0_LQ] entry: 109 empty
[cpu0_LQ] entry: 110 empty
[cpu0_LQ] entry: 111 empty
[cpu0_LQ] entry: 112 empty
[cpu0_LQ] entry: 113 empty
[cpu0_LQ] entry: 114 empty
[cpu0_LQ] entry: 115 empty
[cpu0_LQ] entry: 116 empty
[cpu0_LQ] entry: 117 empty
[cpu0_LQ] entry: 118 empty
[cpu0_LQ] entry: 119 empty
[cpu0_LQ] entry: 120 empty
[cpu0_LQ] entry: 121 empty
[cpu0_LQ] entry: 122 empty
[cpu0_LQ] entry: 123 empty
[cpu0_LQ] entry: 124 empty
[cpu0_LQ] entry: 125 empty
[cpu0_LQ] entry: 126 empty
[cpu0_LQ] entry: 127 empty
[cpu0_LQ] entry: 128 empty
[cpu0_LQ] entry: 129 empty
[cpu0_LQ] entry: 130 empty
[cpu0_LQ] entry: 131 empty
[cpu0_LQ] entry: 132 empty
[cpu0_LQ] entry: 133 empty
[cpu0_LQ] entry: 134 empty
[cpu0_LQ] entry: 135 empty
[cpu0_LQ] entry: 136 empty
[cpu0_LQ] entry: 137 empty
[cpu0_LQ] entry: 138 empty
[cpu0_LQ] entry: 139 empty
[cpu0_LQ] entry: 140 empty
[cpu0_LQ] entry: 141 empty
[cpu0_LQ] entry: 142 empty
[cpu0_LQ] entry: 143 empty
[cpu0_LQ] entry: 144 empty
[cpu0_LQ] entry: 145 empty
[cpu0_LQ] entry: 146 empty
[cpu0_LQ] entry: 147 empty
[cpu0_LQ] entry: 148 empty
[cpu0_LQ] entry: 149 empty
[cpu0_LQ] entry: 150 empty
[cpu0_LQ] entry: 151 empty
[cpu0_LQ] entry: 152 empty
[cpu0_LQ] entry: 153 empty
[cpu0_LQ] entry: 154 empty
[cpu0_LQ] entry: 155 empty
[cpu0_LQ] entry: 156 empty
[cpu0_LQ] entry: 157 empty
[cpu0_LQ] entry: 158 empty
[cpu0_LQ] entry: 159 empty
[cpu0_LQ] entry: 160 empty
[cpu0_LQ] entry: 161 empty
[cpu0_LQ] entry: 162 empty
[cpu0_LQ] entry: 163 empty
[cpu0_LQ] entry: 164 empty
[cpu0_LQ] entry: 165 empty
[cpu0_LQ] entry: 166 empty
[cpu0_LQ] entry: 167 empty
[cpu0_LQ] entry: 168 empty
[cpu0_LQ] entry: 169 empty
[cpu0_LQ] entry: 170 empty
[cpu0_LQ] entry: 171 empty
[cpu0_LQ] entry: 172 empty
[cpu0_LQ] entry: 173 empty
[cpu0_LQ] entry: 174 empty
[cpu0_LQ] entry: 175 empty
[cpu0_LQ] entry: 176 empty
[cpu0_LQ] entry: 177 empty
[cpu0_LQ] entry: 178 empty
[cpu0_LQ] entry: 179 empty
[cpu0_LQ] entry: 180 empty
[cpu0_LQ] entry: 181 empty
[cpu0_LQ] entry: 182 empty
[cpu0_LQ] entry: 183 empty
[cpu0_LQ] entry: 184 empty
[cpu0_LQ] entry: 185 empty
[cpu0_LQ] entry: 186 empty
[cpu0_LQ] entry: 187 empty
[cpu0_LQ] entry: 188 empty
[cpu0_LQ] entry: 189 empty
[cpu0_LQ] entry: 190 empty
[cpu0_LQ] entry: 191 empty

[cpu0_SQ] entry:   0 instr_id: 103171751 address: 0x25c0488 fetch_issued: true event_cycle: 67185928 LQ waiting: []
[cpu0_SQ] entry:   1 instr_id: 103171754 address: 0x1ad6ff8 fetch_issued: true event_cycle: 67185930 LQ waiting: []
[cpu0_SQ] entry:   2 instr_id: 103171755 address: 0x1ad6ffa fetch_issued: true event_cycle: 67185931 LQ waiting: []
[cpu0_SQ] entry:   3 instr_id: 103171821 address: 0x25c048c fetch_issued: true event_cycle: 67185941 LQ waiting: []
[cpu0_SQ] entry:   4 instr_id: 103171824 address: 0x1ad8ff8 fetch_issued: true event_cycle: 67185943 LQ waiting: []
[cpu0