// Seed: 1760891517
module module_0 (
    output tri0  id_0,
    input  tri0  id_1,
    input  tri1  id_2,
    output wor   id_3,
    output wand  id_4,
    input  uwire id_5,
    input  tri0  id_6,
    output tri0  id_7,
    input  wor   id_8
);
  tri id_10 = id_5;
  always @(posedge id_10)
    if (id_8) begin
      repeat (1 < id_2(
          0
      )) begin
        assume #1  (id_8)
        else $display(1'd0);
      end
    end
  id_11(
      .id_0(1'b0), .id_1(id_0 == id_8)
  );
endmodule
module module_1 (
    input wor id_0,
    input supply0 module_1,
    output logic id_2
    , id_7,
    output supply0 id_3,
    output wor id_4,
    input logic id_5
);
  module_0(
      id_3, id_0, id_0, id_4, id_3, id_0, id_0, id_4, id_0
  );
  assign id_2 = (id_5);
  assign id_7 = id_5;
  string id_8;
  assign id_7 = 1;
  id_9(
      .id_0(1),
      .id_1(1'd0),
      .id_2(id_7),
      .id_3(1),
      .id_4(id_7),
      .id_5(1'b0),
      .id_6(1),
      .id_7(id_3 != 1 - 1),
      .id_8(id_4),
      .id_9(1)
  );
  wire id_10;
  always @(*) begin
    id_2 <= id_7 < 1'b0;
  end
  assign id_8 = "";
  wor id_11 = 1 == 1'b0;
endmodule
