<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="I2C Rx/Tx Data Buffer and Command Register; this is the register the CPU writes to when filling the TX FIFO and the CPU reads from when retrieving bytes from RX FIFO."><title>rp2040_pac::i2c0::ic_data_cmd - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2"href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../static.files/rustdoc-ca0dd0c4.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="rp2040_pac" data-themes="" data-resource-suffix="" data-rustdoc-version="1.93.1 (01f6ddf75 2026-02-11)" data-channel="1.93.1" data-search-js="search-9e2438ea.js" data-stringdex-js="stringdex-a3946164.js" data-settings-js="settings-c38705f0.js" ><script src="../../../static.files/storage-e2aeef58.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../../static.files/main-a410ff4d.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-263c88ec.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-eab170b8.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-044be391.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><rustdoc-topbar><h2><a href="#">Module ic_data_cmd</a></h2></rustdoc-topbar><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../../rp2040_pac/index.html">rp2040_<wbr>pac</a><span class="version">0.6.0</span></h2></div><div class="sidebar-elems"><section id="rustdoc-toc"><h2 class="location"><a href="#">Module ic_<wbr>data_<wbr>cmd</a></h2><h3><a href="#structs">Module Items</a></h3><ul class="block"><li><a href="#structs" title="Structs">Structs</a></li><li><a href="#enums" title="Enums">Enums</a></li><li><a href="#types" title="Type Aliases">Type Aliases</a></li></ul></section><div id="rustdoc-modnav"><h2><a href="../index.html">In rp2040_<wbr>pac::<wbr>i2c0</a></h2></div></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><div class="width-limiter"><section id="main-content" class="content"><div class="main-heading"><div class="rustdoc-breadcrumbs"><a href="../../index.html">rp2040_pac</a>::<wbr><a href="../index.html">i2c0</a></div><h1>Module <span>ic_<wbr>data_<wbr>cmd</span>&nbsp;<button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"><a class="src" href="../../../src/rp2040_pac/i2c0/ic_data_cmd.rs.html#1-413">Source</a> </span></div><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>I2C Rx/Tx Data Buffer and Command Register; this is the register the CPU writes to when filling the TX FIFO and the CPU reads from when retrieving bytes from RX FIFO.</p>
<p>The size of the register changes as follows:</p>
<p>Write: - 11 bits when IC_EMPTYFIFO_HOLD_MASTER_EN=1 - 9 bits when IC_EMPTYFIFO_HOLD_MASTER_EN=0 Read: - 12 bits when IC_FIRST_DATA_BYTE_STATUS = 1 - 8 bits when IC_FIRST_DATA_BYTE_STATUS = 0 Note: In order for the DW_apb_i2c to continue acknowledging reads, a read command should be written for every byte that is to be received; otherwise the DW_apb_i2c will stop acknowledging.</p>
</div></details><h2 id="structs" class="section-header">Structs<a href="#structs" class="anchor">ยง</a></h2><dl class="item-table"><dt><a class="struct" href="struct.IC_DATA_CMD_SPEC.html" title="struct rp2040_pac::i2c0::ic_data_cmd::IC_DATA_CMD_SPEC">IC_<wbr>DATA_<wbr>CMD_<wbr>SPEC</a></dt><dd>I2C Rx/Tx Data Buffer and Command Register; this is the register the CPU writes to when filling the TX FIFO and the CPU reads from when retrieving bytes from RX FIFO.</dd></dl><h2 id="enums" class="section-header">Enums<a href="#enums" class="anchor">ยง</a></h2><dl class="item-table"><dt><a class="enum" href="enum.CMD_A.html" title="enum rp2040_pac::i2c0::ic_data_cmd::CMD_A">CMD_A</a></dt><dd>This bit controls whether a read or a write is performed. This bit does not control the direction when the DW_apb_i2con acts as a slave. It controls only the direction when it acts as a master.</dd><dt><a class="enum" href="enum.FIRST_DATA_BYTE_A.html" title="enum rp2040_pac::i2c0::ic_data_cmd::FIRST_DATA_BYTE_A">FIRST_<wbr>DATA_<wbr>BYTE_<wbr>A</a></dt><dd>Indicates the first data byte received after the address phase for receive transfer in Master receiver or Slave receiver mode.</dd><dt><a class="enum" href="enum.RESTART_A.html" title="enum rp2040_pac::i2c0::ic_data_cmd::RESTART_A">RESTART_<wbr>A</a></dt><dd>This bit controls whether a RESTART is issued before the byte is sent or received.</dd><dt><a class="enum" href="enum.STOP_A.html" title="enum rp2040_pac::i2c0::ic_data_cmd::STOP_A">STOP_A</a></dt><dd>This bit controls whether a STOP is issued after the byte is sent or received.</dd></dl><h2 id="types" class="section-header">Type Aliases<a href="#types" class="anchor">ยง</a></h2><dl class="item-table"><dt><a class="type" href="type.CMD_R.html" title="type rp2040_pac::i2c0::ic_data_cmd::CMD_R">CMD_R</a></dt><dd>Field <code>CMD</code> reader - This bit controls whether a read or a write is performed. This bit does not control the direction when the DW_apb_i2con acts as a slave. It controls only the direction when it acts as a master.</dd><dt><a class="type" href="type.CMD_W.html" title="type rp2040_pac::i2c0::ic_data_cmd::CMD_W">CMD_W</a></dt><dd>Field <code>CMD</code> writer - This bit controls whether a read or a write is performed. This bit does not control the direction when the DW_apb_i2con acts as a slave. It controls only the direction when it acts as a master.</dd><dt><a class="type" href="type.DAT_R.html" title="type rp2040_pac::i2c0::ic_data_cmd::DAT_R">DAT_R</a></dt><dd>Field <code>DAT</code> reader - This register contains the data to be transmitted or received on the I2C bus. If you are writing to this register and want to perform a read, bits 7:0 (DAT) are ignored by the DW_apb_i2c. However, when you read this register, these bits return the value of data received on the DW_apb_i2c interface.</dd><dt><a class="type" href="type.DAT_W.html" title="type rp2040_pac::i2c0::ic_data_cmd::DAT_W">DAT_W</a></dt><dd>Field <code>DAT</code> writer - This register contains the data to be transmitted or received on the I2C bus. If you are writing to this register and want to perform a read, bits 7:0 (DAT) are ignored by the DW_apb_i2c. However, when you read this register, these bits return the value of data received on the DW_apb_i2c interface.</dd><dt><a class="type" href="type.FIRST_DATA_BYTE_R.html" title="type rp2040_pac::i2c0::ic_data_cmd::FIRST_DATA_BYTE_R">FIRST_<wbr>DATA_<wbr>BYTE_<wbr>R</a></dt><dd>Field <code>FIRST_DATA_BYTE</code> reader - Indicates the first data byte received after the address phase for receive transfer in Master receiver or Slave receiver mode.</dd><dt><a class="type" href="type.R.html" title="type rp2040_pac::i2c0::ic_data_cmd::R">R</a></dt><dd>Register <code>IC_DATA_CMD</code> reader</dd><dt><a class="type" href="type.RESTART_R.html" title="type rp2040_pac::i2c0::ic_data_cmd::RESTART_R">RESTART_<wbr>R</a></dt><dd>Field <code>RESTART</code> reader - This bit controls whether a RESTART is issued before the byte is sent or received.</dd><dt><a class="type" href="type.RESTART_W.html" title="type rp2040_pac::i2c0::ic_data_cmd::RESTART_W">RESTART_<wbr>W</a></dt><dd>Field <code>RESTART</code> writer - This bit controls whether a RESTART is issued before the byte is sent or received.</dd><dt><a class="type" href="type.STOP_R.html" title="type rp2040_pac::i2c0::ic_data_cmd::STOP_R">STOP_R</a></dt><dd>Field <code>STOP</code> reader - This bit controls whether a STOP is issued after the byte is sent or received.</dd><dt><a class="type" href="type.STOP_W.html" title="type rp2040_pac::i2c0::ic_data_cmd::STOP_W">STOP_W</a></dt><dd>Field <code>STOP</code> writer - This bit controls whether a STOP is issued after the byte is sent or received.</dd><dt><a class="type" href="type.W.html" title="type rp2040_pac::i2c0::ic_data_cmd::W">W</a></dt><dd>Register <code>IC_DATA_CMD</code> writer</dd></dl></section></div></main></body></html>