Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Dec 29 03:50:41 2019
| Host         : DESKTOP-C4M6KNV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file gameMain_timing_summary_routed.rpt -pb gameMain_timing_summary_routed.pb -rpx gameMain_timing_summary_routed.rpx -warn_on_violation
| Design       : gameMain
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: select[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: select[1] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/FSM_onehot_state_reg_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/FSM_onehot_state_reg_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/FSM_onehot_state_reg_reg[2]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: conv/counter_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: data/partB/cont/FSM_sequential_state_reg_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: data/partB/cont/FSM_sequential_state_reg_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: data/partB/cont/FSM_sequential_state_reg_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: data/partB/data/a1/cont/FSM_onehot_state_reg_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: data/partB/data/a1/cont/FSM_onehot_state_reg_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: data/partB/data/a1/cont/FSM_onehot_state_reg_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: data/partB/data/a2/cont/FSM_onehot_state_reg_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: data/partB/data/a2/cont/FSM_onehot_state_reg_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: data/partB/data/a3/cont/FSM_onehot_state_reg_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: data/partB/data/a3/cont/FSM_onehot_state_reg_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: data/partB/data/a4/cont/FSM_onehot_state_reg_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: data/partB/data/a4/cont/FSM_onehot_state_reg_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: data/partC/cont/FSM_sequential_state_reg_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: data/partC/cont/FSM_sequential_state_reg_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: data/partC/cont/FSM_sequential_state_reg_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: data/partC/cont/plus_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 149 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.514        0.000                      0                  375        0.136        0.000                      0                  375        4.500        0.000                       0                   348  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.514        0.000                      0                  375        0.136        0.000                      0                  375        4.500        0.000                       0                   348  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.514ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.514ns  (required time - arrival time)
  Source:                 conv/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv/shcp_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.317ns  (logic 0.690ns (20.803%)  route 2.627ns (79.197%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 9.775 - 5.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.565     5.086    conv/clk_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  conv/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  conv/counter_reg[7]/Q
                         net (fo=3, routed)           0.887     6.392    f
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.271     6.663 r  f_BUFG_inst/O
                         net (fo=39, routed)          1.740     8.403    conv/f_BUFG
    SLICE_X34Y31         FDRE                                         r  conv/shcp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.434     9.775    conv/clk_IBUF_BUFG
    SLICE_X34Y31         FDRE                                         r  conv/shcp_reg/C  (IS_INVERTED)
                         clock pessimism              0.188     9.963    
                         clock uncertainty           -0.035     9.928    
    SLICE_X34Y31         FDRE (Setup_fdre_C_D)       -0.011     9.917    conv/shcp_reg
  -------------------------------------------------------------------
                         required time                          9.917    
                         arrival time                          -8.403    
  -------------------------------------------------------------------
                         slack                                  1.514    

Slack (MET) :             2.965ns  (required time - arrival time)
  Source:                 conv/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv/stcp_reg/D
                            (falling edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.959ns  (logic 0.718ns (36.659%)  route 1.241ns (63.341%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 9.775 - 5.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.565     5.086    conv/clk_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  conv/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.419     5.505 f  conv/counter_reg[7]/Q
                         net (fo=3, routed)           1.241     6.746    conv/Q[0]
    SLICE_X34Y31         LUT1 (Prop_lut1_I0_O)        0.299     7.045 r  conv/stcp_i_1/O
                         net (fo=1, routed)           0.000     7.045    conv/p_1_in
    SLICE_X34Y31         FDSE                                         r  conv/stcp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.434     9.775    conv/clk_IBUF_BUFG
    SLICE_X34Y31         FDSE                                         r  conv/stcp_reg/C  (IS_INVERTED)
                         clock pessimism              0.188     9.963    
                         clock uncertainty           -0.035     9.928    
    SLICE_X34Y31         FDSE (Setup_fdse_C_D)        0.082    10.010    conv/stcp_reg
  -------------------------------------------------------------------
                         required time                         10.010    
                         arrival time                          -7.045    
  -------------------------------------------------------------------
                         slack                                  2.965    

Slack (MET) :             3.325ns  (required time - arrival time)
  Source:                 data/partC/data/reg2/out_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data/partC/cont/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.625ns  (logic 1.393ns (21.027%)  route 5.232ns (78.973%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.555     5.076    data/partC/data/reg2/clk_IBUF_BUFG
    SLICE_X42Y18         FDCE                                         r  data/partC/data/reg2/out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDCE (Prop_fdce_C_Q)         0.478     5.554 r  data/partC/data/reg2/out_reg[25]/Q
                         net (fo=5, routed)           1.449     7.003    data/partC/data/reg2/registered[25]
    SLICE_X40Y18         LUT6 (Prop_lut6_I2_O)        0.295     7.298 f  data/partC/data/reg2/out[24]_i_2/O
                         net (fo=3, routed)           0.867     8.165    data/partC/data/reg2/out_reg[31]_0
    SLICE_X39Y16         LUT6 (Prop_lut6_I1_O)        0.124     8.289 r  data/partC/data/reg2/an_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           0.567     8.856    data/partC/data/reg2/an_OBUF[3]_inst_i_12_n_0
    SLICE_X41Y16         LUT6 (Prop_lut6_I0_O)        0.124     8.980 r  data/partC/data/reg2/an_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           1.001     9.981    data/partC/data/reg2/an_OBUF[3]_inst_i_5_n_0
    SLICE_X40Y16         LUT6 (Prop_lut6_I2_O)        0.124    10.105 f  data/partC/data/reg2/an_OBUF[3]_inst_i_2/O
                         net (fo=25, routed)          0.674    10.779    data/partC/cont/b1M/FSM_sequential_state_reg_reg[0]_0
    SLICE_X44Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.903 f  data/partC/cont/b1M/FSM_sequential_state_reg[0]_i_2/O
                         net (fo=1, routed)           0.674    11.577    data/partC/cont/b1M/FSM_sequential_state_reg[0]_i_2_n_0
    SLICE_X44Y24         LUT4 (Prop_lut4_I1_O)        0.124    11.701 r  data/partC/cont/b1M/FSM_sequential_state_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000    11.701    data/partC/cont/b1M_n_3
    SLICE_X44Y24         FDCE                                         r  data/partC/cont/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.431    14.772    data/partC/cont/clk_IBUF_BUFG
    SLICE_X44Y24         FDCE                                         r  data/partC/cont/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X44Y24         FDCE (Setup_fdce_C_D)        0.029    15.026    data/partC/cont/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                         -11.701    
  -------------------------------------------------------------------
                         slack                                  3.325    

Slack (MET) :             3.357ns  (required time - arrival time)
  Source:                 data/partC/data/reg2/out_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data/partC/cont/FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.593ns  (logic 1.393ns (21.129%)  route 5.200ns (78.871%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.555     5.076    data/partC/data/reg2/clk_IBUF_BUFG
    SLICE_X42Y18         FDCE                                         r  data/partC/data/reg2/out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDCE (Prop_fdce_C_Q)         0.478     5.554 r  data/partC/data/reg2/out_reg[25]/Q
                         net (fo=5, routed)           1.449     7.003    data/partC/data/reg2/registered[25]
    SLICE_X40Y18         LUT6 (Prop_lut6_I2_O)        0.295     7.298 f  data/partC/data/reg2/out[24]_i_2/O
                         net (fo=3, routed)           0.867     8.165    data/partC/data/reg2/out_reg[31]_0
    SLICE_X39Y16         LUT6 (Prop_lut6_I1_O)        0.124     8.289 r  data/partC/data/reg2/an_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           0.567     8.856    data/partC/data/reg2/an_OBUF[3]_inst_i_12_n_0
    SLICE_X41Y16         LUT6 (Prop_lut6_I0_O)        0.124     8.980 r  data/partC/data/reg2/an_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           1.001     9.981    data/partC/data/reg2/an_OBUF[3]_inst_i_5_n_0
    SLICE_X40Y16         LUT6 (Prop_lut6_I2_O)        0.124    10.105 f  data/partC/data/reg2/an_OBUF[3]_inst_i_2/O
                         net (fo=25, routed)          0.671    10.776    data/partC/cont/b3M/FSM_sequential_state_reg_reg[2]
    SLICE_X44Y24         LUT6 (Prop_lut6_I2_O)        0.124    10.900 r  data/partC/cont/b3M/FSM_sequential_state_reg[2]_i_3/O
                         net (fo=3, routed)           0.645    11.545    data/partC/cont/b1M/FSM_sequential_state_reg_reg[1]_0
    SLICE_X45Y24         LUT5 (Prop_lut5_I3_O)        0.124    11.669 r  data/partC/cont/b1M/FSM_sequential_state_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    11.669    data/partC/cont/b1M_n_2
    SLICE_X45Y24         FDCE                                         r  data/partC/cont/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.431    14.772    data/partC/cont/clk_IBUF_BUFG
    SLICE_X45Y24         FDCE                                         r  data/partC/cont/FSM_sequential_state_reg_reg[1]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X45Y24         FDCE (Setup_fdce_C_D)        0.029    15.026    data/partC/cont/FSM_sequential_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                         -11.669    
  -------------------------------------------------------------------
                         slack                                  3.357    

Slack (MET) :             3.361ns  (required time - arrival time)
  Source:                 data/partC/data/reg2/out_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data/partC/cont/FSM_sequential_state_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.591ns  (logic 1.393ns (21.136%)  route 5.198ns (78.864%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.555     5.076    data/partC/data/reg2/clk_IBUF_BUFG
    SLICE_X42Y18         FDCE                                         r  data/partC/data/reg2/out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDCE (Prop_fdce_C_Q)         0.478     5.554 r  data/partC/data/reg2/out_reg[25]/Q
                         net (fo=5, routed)           1.449     7.003    data/partC/data/reg2/registered[25]
    SLICE_X40Y18         LUT6 (Prop_lut6_I2_O)        0.295     7.298 f  data/partC/data/reg2/out[24]_i_2/O
                         net (fo=3, routed)           0.867     8.165    data/partC/data/reg2/out_reg[31]_0
    SLICE_X39Y16         LUT6 (Prop_lut6_I1_O)        0.124     8.289 r  data/partC/data/reg2/an_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           0.567     8.856    data/partC/data/reg2/an_OBUF[3]_inst_i_12_n_0
    SLICE_X41Y16         LUT6 (Prop_lut6_I0_O)        0.124     8.980 r  data/partC/data/reg2/an_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           1.001     9.981    data/partC/data/reg2/an_OBUF[3]_inst_i_5_n_0
    SLICE_X40Y16         LUT6 (Prop_lut6_I2_O)        0.124    10.105 f  data/partC/data/reg2/an_OBUF[3]_inst_i_2/O
                         net (fo=25, routed)          0.671    10.776    data/partC/cont/b3M/FSM_sequential_state_reg_reg[2]
    SLICE_X44Y24         LUT6 (Prop_lut6_I2_O)        0.124    10.900 r  data/partC/cont/b3M/FSM_sequential_state_reg[2]_i_3/O
                         net (fo=3, routed)           0.643    11.543    data/partC/cont/b3M/PB_state_reg_0
    SLICE_X45Y24         LUT5 (Prop_lut5_I3_O)        0.124    11.667 r  data/partC/cont/b3M/FSM_sequential_state_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000    11.667    data/partC/cont/b3M_n_2
    SLICE_X45Y24         FDCE                                         r  data/partC/cont/FSM_sequential_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.431    14.772    data/partC/cont/clk_IBUF_BUFG
    SLICE_X45Y24         FDCE                                         r  data/partC/cont/FSM_sequential_state_reg_reg[2]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X45Y24         FDCE (Setup_fdce_C_D)        0.031    15.028    data/partC/cont/FSM_sequential_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -11.667    
  -------------------------------------------------------------------
                         slack                                  3.361    

Slack (MET) :             5.021ns  (required time - arrival time)
  Source:                 sevseg/c/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevseg/c/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.490ns  (logic 1.076ns (23.966%)  route 3.414ns (76.034%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.553     5.074    sevseg/c/clk_IBUF_BUFG
    SLICE_X47Y28         FDRE                                         r  sevseg/c/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  sevseg/c/count_reg[16]/Q
                         net (fo=2, routed)           0.672     6.202    sevseg/c/count[16]
    SLICE_X46Y28         LUT4 (Prop_lut4_I3_O)        0.124     6.326 f  sevseg/c/count[0]_i_9/O
                         net (fo=1, routed)           0.304     6.631    sevseg/c/count[0]_i_9_n_0
    SLICE_X46Y27         LUT5 (Prop_lut5_I4_O)        0.124     6.755 f  sevseg/c/count[0]_i_7/O
                         net (fo=1, routed)           0.495     7.250    sevseg/c/count[0]_i_7_n_0
    SLICE_X46Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.374 f  sevseg/c/count[0]_i_3/O
                         net (fo=1, routed)           0.806     8.180    sevseg/c/count[0]_i_3_n_0
    SLICE_X46Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.304 f  sevseg/c/count[0]_i_2__0/O
                         net (fo=3, routed)           0.460     8.764    sevseg/c/count[0]_i_2__0_n_0
    SLICE_X46Y27         LUT2 (Prop_lut2_I0_O)        0.124     8.888 r  sevseg/c/count[31]_i_1/O
                         net (fo=31, routed)          0.676     9.564    sevseg/c/clkOut
    SLICE_X47Y27         FDRE                                         r  sevseg/c/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.434    14.775    sevseg/c/clk_IBUF_BUFG
    SLICE_X47Y27         FDRE                                         r  sevseg/c/count_reg[10]/C
                         clock pessimism              0.274    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X47Y27         FDRE (Setup_fdre_C_R)       -0.429    14.585    sevseg/c/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -9.564    
  -------------------------------------------------------------------
                         slack                                  5.021    

Slack (MET) :             5.021ns  (required time - arrival time)
  Source:                 sevseg/c/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevseg/c/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.490ns  (logic 1.076ns (23.966%)  route 3.414ns (76.034%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.553     5.074    sevseg/c/clk_IBUF_BUFG
    SLICE_X47Y28         FDRE                                         r  sevseg/c/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  sevseg/c/count_reg[16]/Q
                         net (fo=2, routed)           0.672     6.202    sevseg/c/count[16]
    SLICE_X46Y28         LUT4 (Prop_lut4_I3_O)        0.124     6.326 f  sevseg/c/count[0]_i_9/O
                         net (fo=1, routed)           0.304     6.631    sevseg/c/count[0]_i_9_n_0
    SLICE_X46Y27         LUT5 (Prop_lut5_I4_O)        0.124     6.755 f  sevseg/c/count[0]_i_7/O
                         net (fo=1, routed)           0.495     7.250    sevseg/c/count[0]_i_7_n_0
    SLICE_X46Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.374 f  sevseg/c/count[0]_i_3/O
                         net (fo=1, routed)           0.806     8.180    sevseg/c/count[0]_i_3_n_0
    SLICE_X46Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.304 f  sevseg/c/count[0]_i_2__0/O
                         net (fo=3, routed)           0.460     8.764    sevseg/c/count[0]_i_2__0_n_0
    SLICE_X46Y27         LUT2 (Prop_lut2_I0_O)        0.124     8.888 r  sevseg/c/count[31]_i_1/O
                         net (fo=31, routed)          0.676     9.564    sevseg/c/clkOut
    SLICE_X47Y27         FDRE                                         r  sevseg/c/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.434    14.775    sevseg/c/clk_IBUF_BUFG
    SLICE_X47Y27         FDRE                                         r  sevseg/c/count_reg[11]/C
                         clock pessimism              0.274    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X47Y27         FDRE (Setup_fdre_C_R)       -0.429    14.585    sevseg/c/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -9.564    
  -------------------------------------------------------------------
                         slack                                  5.021    

Slack (MET) :             5.021ns  (required time - arrival time)
  Source:                 sevseg/c/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevseg/c/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.490ns  (logic 1.076ns (23.966%)  route 3.414ns (76.034%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.553     5.074    sevseg/c/clk_IBUF_BUFG
    SLICE_X47Y28         FDRE                                         r  sevseg/c/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  sevseg/c/count_reg[16]/Q
                         net (fo=2, routed)           0.672     6.202    sevseg/c/count[16]
    SLICE_X46Y28         LUT4 (Prop_lut4_I3_O)        0.124     6.326 f  sevseg/c/count[0]_i_9/O
                         net (fo=1, routed)           0.304     6.631    sevseg/c/count[0]_i_9_n_0
    SLICE_X46Y27         LUT5 (Prop_lut5_I4_O)        0.124     6.755 f  sevseg/c/count[0]_i_7/O
                         net (fo=1, routed)           0.495     7.250    sevseg/c/count[0]_i_7_n_0
    SLICE_X46Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.374 f  sevseg/c/count[0]_i_3/O
                         net (fo=1, routed)           0.806     8.180    sevseg/c/count[0]_i_3_n_0
    SLICE_X46Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.304 f  sevseg/c/count[0]_i_2__0/O
                         net (fo=3, routed)           0.460     8.764    sevseg/c/count[0]_i_2__0_n_0
    SLICE_X46Y27         LUT2 (Prop_lut2_I0_O)        0.124     8.888 r  sevseg/c/count[31]_i_1/O
                         net (fo=31, routed)          0.676     9.564    sevseg/c/clkOut
    SLICE_X47Y27         FDRE                                         r  sevseg/c/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.434    14.775    sevseg/c/clk_IBUF_BUFG
    SLICE_X47Y27         FDRE                                         r  sevseg/c/count_reg[12]/C
                         clock pessimism              0.274    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X47Y27         FDRE (Setup_fdre_C_R)       -0.429    14.585    sevseg/c/count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -9.564    
  -------------------------------------------------------------------
                         slack                                  5.021    

Slack (MET) :             5.021ns  (required time - arrival time)
  Source:                 sevseg/c/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevseg/c/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.490ns  (logic 1.076ns (23.966%)  route 3.414ns (76.034%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.553     5.074    sevseg/c/clk_IBUF_BUFG
    SLICE_X47Y28         FDRE                                         r  sevseg/c/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  sevseg/c/count_reg[16]/Q
                         net (fo=2, routed)           0.672     6.202    sevseg/c/count[16]
    SLICE_X46Y28         LUT4 (Prop_lut4_I3_O)        0.124     6.326 f  sevseg/c/count[0]_i_9/O
                         net (fo=1, routed)           0.304     6.631    sevseg/c/count[0]_i_9_n_0
    SLICE_X46Y27         LUT5 (Prop_lut5_I4_O)        0.124     6.755 f  sevseg/c/count[0]_i_7/O
                         net (fo=1, routed)           0.495     7.250    sevseg/c/count[0]_i_7_n_0
    SLICE_X46Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.374 f  sevseg/c/count[0]_i_3/O
                         net (fo=1, routed)           0.806     8.180    sevseg/c/count[0]_i_3_n_0
    SLICE_X46Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.304 f  sevseg/c/count[0]_i_2__0/O
                         net (fo=3, routed)           0.460     8.764    sevseg/c/count[0]_i_2__0_n_0
    SLICE_X46Y27         LUT2 (Prop_lut2_I0_O)        0.124     8.888 r  sevseg/c/count[31]_i_1/O
                         net (fo=31, routed)          0.676     9.564    sevseg/c/clkOut
    SLICE_X47Y27         FDRE                                         r  sevseg/c/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.434    14.775    sevseg/c/clk_IBUF_BUFG
    SLICE_X47Y27         FDRE                                         r  sevseg/c/count_reg[9]/C
                         clock pessimism              0.274    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X47Y27         FDRE (Setup_fdre_C_R)       -0.429    14.585    sevseg/c/count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -9.564    
  -------------------------------------------------------------------
                         slack                                  5.021    

Slack (MET) :             5.032ns  (required time - arrival time)
  Source:                 sevseg/c/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevseg/c/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.483ns  (logic 1.076ns (24.004%)  route 3.407ns (75.996%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.553     5.074    sevseg/c/clk_IBUF_BUFG
    SLICE_X47Y28         FDRE                                         r  sevseg/c/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  sevseg/c/count_reg[16]/Q
                         net (fo=2, routed)           0.672     6.202    sevseg/c/count[16]
    SLICE_X46Y28         LUT4 (Prop_lut4_I3_O)        0.124     6.326 f  sevseg/c/count[0]_i_9/O
                         net (fo=1, routed)           0.304     6.631    sevseg/c/count[0]_i_9_n_0
    SLICE_X46Y27         LUT5 (Prop_lut5_I4_O)        0.124     6.755 f  sevseg/c/count[0]_i_7/O
                         net (fo=1, routed)           0.495     7.250    sevseg/c/count[0]_i_7_n_0
    SLICE_X46Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.374 f  sevseg/c/count[0]_i_3/O
                         net (fo=1, routed)           0.806     8.180    sevseg/c/count[0]_i_3_n_0
    SLICE_X46Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.304 f  sevseg/c/count[0]_i_2__0/O
                         net (fo=3, routed)           0.460     8.764    sevseg/c/count[0]_i_2__0_n_0
    SLICE_X46Y27         LUT2 (Prop_lut2_I0_O)        0.124     8.888 r  sevseg/c/count[31]_i_1/O
                         net (fo=31, routed)          0.669     9.557    sevseg/c/clkOut
    SLICE_X47Y31         FDRE                                         r  sevseg/c/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.438    14.779    sevseg/c/clk_IBUF_BUFG
    SLICE_X47Y31         FDRE                                         r  sevseg/c/count_reg[25]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X47Y31         FDRE (Setup_fdre_C_R)       -0.429    14.589    sevseg/c/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.557    
  -------------------------------------------------------------------
                         slack                                  5.032    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 data/partB/data/reg1/out_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data/partC/data/reg2/out_reg[51]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.189ns (67.475%)  route 0.091ns (32.525%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.556     1.439    data/partB/data/reg1/clk_IBUF_BUFG
    SLICE_X39Y18         FDCE                                         r  data/partB/data/reg1/out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  data/partB/data/reg1/out_reg[12]/Q
                         net (fo=1, routed)           0.091     1.671    data/partC/cont/Q[12]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.048     1.719 r  data/partC/cont/out[51]_i_1/O
                         net (fo=1, routed)           0.000     1.719    data/partC/data/reg2/D[12]
    SLICE_X38Y18         FDCE                                         r  data/partC/data/reg2/out_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.823     1.950    data/partC/data/reg2/clk_IBUF_BUFG
    SLICE_X38Y18         FDCE                                         r  data/partC/data/reg2/out_reg[51]/C
                         clock pessimism             -0.498     1.452    
    SLICE_X38Y18         FDCE (Hold_fdce_C_D)         0.131     1.583    data/partC/data/reg2/out_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 data/partB/data/reg1/out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data/partC/data/reg2/out_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.189ns (68.807%)  route 0.086ns (31.193%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.556     1.439    data/partB/data/reg1/clk_IBUF_BUFG
    SLICE_X36Y18         FDCE                                         r  data/partB/data/reg1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  data/partB/data/reg1/out_reg[0]/Q
                         net (fo=1, routed)           0.086     1.666    data/partC/cont/Q[0]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.048     1.714 r  data/partC/cont/out[63]_i_1/O
                         net (fo=1, routed)           0.000     1.714    data/partC/data/reg2/D[0]
    SLICE_X37Y18         FDCE                                         r  data/partC/data/reg2/out_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.823     1.950    data/partC/data/reg2/clk_IBUF_BUFG
    SLICE_X37Y18         FDCE                                         r  data/partC/data/reg2/out_reg[63]/C
                         clock pessimism             -0.498     1.452    
    SLICE_X37Y18         FDCE (Hold_fdce_C_D)         0.107     1.559    data/partC/data/reg2/out_reg[63]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 data/partB/data/a3/data/reg2/out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data/partB/data/reg1/out_reg[40]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.559     1.442    data/partB/data/a3/data/reg2/clk_IBUF_BUFG
    SLICE_X43Y14         FDCE                                         r  data/partB/data/a3/data/reg2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y14         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  data/partB/data/a3/data/reg2/out_reg[0]/Q
                         net (fo=2, routed)           0.111     1.695    data/partB/data/reg1/D[40]
    SLICE_X41Y15         FDCE                                         r  data/partB/data/reg1/out_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.827     1.954    data/partB/data/reg1/clk_IBUF_BUFG
    SLICE_X41Y15         FDCE                                         r  data/partB/data/reg1/out_reg[40]/C
                         clock pessimism             -0.498     1.456    
    SLICE_X41Y15         FDCE (Hold_fdce_C_D)         0.075     1.531    data/partB/data/reg1/out_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 data/partB/data/a1/data/reg1/out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data/partB/data/reg1/out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.037%)  route 0.120ns (45.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.559     1.442    data/partB/data/a1/data/reg1/clk_IBUF_BUFG
    SLICE_X39Y14         FDCE                                         r  data/partB/data/a1/data/reg1/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  data/partB/data/a1/data/reg1/out_reg[3]/Q
                         net (fo=2, routed)           0.120     1.703    data/partB/data/reg1/D[7]
    SLICE_X39Y15         FDCE                                         r  data/partB/data/reg1/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.826     1.953    data/partB/data/reg1/clk_IBUF_BUFG
    SLICE_X39Y15         FDCE                                         r  data/partB/data/reg1/out_reg[7]/C
                         clock pessimism             -0.497     1.456    
    SLICE_X39Y15         FDCE (Hold_fdce_C_D)         0.076     1.532    data/partB/data/reg1/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 data/partB/data/a3/data/reg0/out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data/partB/data/reg1/out_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.844%)  route 0.121ns (46.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.558     1.441    data/partB/data/a3/data/reg0/clk_IBUF_BUFG
    SLICE_X36Y16         FDCE                                         r  data/partB/data/a3/data/reg0/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  data/partB/data/a3/data/reg0/out_reg[1]/Q
                         net (fo=2, routed)           0.121     1.703    data/partB/data/reg1/D[33]
    SLICE_X37Y16         FDCE                                         r  data/partB/data/reg1/out_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.825     1.952    data/partB/data/reg1/clk_IBUF_BUFG
    SLICE_X37Y16         FDCE                                         r  data/partB/data/reg1/out_reg[33]/C
                         clock pessimism             -0.498     1.454    
    SLICE_X37Y16         FDCE (Hold_fdce_C_D)         0.072     1.526    data/partB/data/reg1/out_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 data/partB/data/reg1/out_reg[54]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data/partC/data/reg2/out_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.215ns (72.365%)  route 0.082ns (27.635%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.555     1.438    data/partB/data/reg1/clk_IBUF_BUFG
    SLICE_X42Y19         FDCE                                         r  data/partB/data/reg1/out_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDCE (Prop_fdce_C_Q)         0.164     1.602 r  data/partB/data/reg1/out_reg[54]/Q
                         net (fo=1, routed)           0.082     1.684    data/partC/cont/Q[54]
    SLICE_X43Y19         LUT3 (Prop_lut3_I0_O)        0.051     1.735 r  data/partC/cont/out[9]_i_1/O
                         net (fo=1, routed)           0.000     1.735    data/partC/data/reg2/D[54]
    SLICE_X43Y19         FDCE                                         r  data/partC/data/reg2/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.823     1.950    data/partC/data/reg2/clk_IBUF_BUFG
    SLICE_X43Y19         FDCE                                         r  data/partC/data/reg2/out_reg[9]/C
                         clock pessimism             -0.499     1.451    
    SLICE_X43Y19         FDCE (Hold_fdce_C_D)         0.107     1.558    data/partC/data/reg2/out_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 conv/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.855%)  route 0.096ns (34.145%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.563     1.446    conv/clk_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  conv/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  conv/counter_reg[0]/Q
                         net (fo=7, routed)           0.096     1.684    conv/counter_reg_n_0_[0]
    SLICE_X37Y43         LUT6 (Prop_lut6_I2_O)        0.045     1.729 r  conv/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.729    conv/p_0_in[5]
    SLICE_X37Y43         FDRE                                         r  conv/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.832     1.959    conv/clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  conv/counter_reg[5]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X37Y43         FDRE (Hold_fdre_C_D)         0.092     1.551    conv/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 data/partB/data/a1/data/reg0/out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data/partB/data/reg1/out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.557     1.440    data/partB/data/a1/data/reg0/clk_IBUF_BUFG
    SLICE_X37Y17         FDCE                                         r  data/partB/data/a1/data/reg0/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  data/partB/data/a1/data/reg0/out_reg[2]/Q
                         net (fo=2, routed)           0.122     1.703    data/partB/data/reg1/D[2]
    SLICE_X37Y16         FDCE                                         r  data/partB/data/reg1/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.825     1.952    data/partB/data/reg1/clk_IBUF_BUFG
    SLICE_X37Y16         FDCE                                         r  data/partB/data/reg1/out_reg[2]/C
                         clock pessimism             -0.497     1.455    
    SLICE_X37Y16         FDCE (Hold_fdce_C_D)         0.070     1.525    data/partB/data/reg1/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 data/partB/data/reg1/out_reg[45]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data/partC/data/reg2/out_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.556     1.439    data/partB/data/reg1/clk_IBUF_BUFG
    SLICE_X45Y19         FDCE                                         r  data/partB/data/reg1/out_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y19         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  data/partB/data/reg1/out_reg[45]/Q
                         net (fo=1, routed)           0.097     1.677    data/partC/cont/Q[45]
    SLICE_X44Y19         LUT3 (Prop_lut3_I0_O)        0.045     1.722 r  data/partC/cont/out[18]_i_1/O
                         net (fo=1, routed)           0.000     1.722    data/partC/data/reg2/D[45]
    SLICE_X44Y19         FDCE                                         r  data/partC/data/reg2/out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.824     1.951    data/partC/data/reg2/clk_IBUF_BUFG
    SLICE_X44Y19         FDCE                                         r  data/partC/data/reg2/out_reg[18]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X44Y19         FDCE (Hold_fdce_C_D)         0.091     1.543    data/partC/data/reg2/out_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 data/partB/data/a3/data/reg1/out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data/partB/data/reg1/out_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.234%)  route 0.124ns (46.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.559     1.442    data/partB/data/a3/data/reg1/clk_IBUF_BUFG
    SLICE_X40Y14         FDCE                                         r  data/partB/data/a3/data/reg1/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y14         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  data/partB/data/a3/data/reg1/out_reg[3]/Q
                         net (fo=2, routed)           0.124     1.707    data/partB/data/reg1/D[39]
    SLICE_X41Y15         FDCE                                         r  data/partB/data/reg1/out_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.827     1.954    data/partB/data/reg1/clk_IBUF_BUFG
    SLICE_X41Y15         FDCE                                         r  data/partB/data/reg1/out_reg[39]/C
                         clock pessimism             -0.498     1.456    
    SLICE_X41Y15         FDCE (Hold_fdce_C_D)         0.072     1.528    data/partB/data/reg1/out_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X51Y21   cont/FSM_onehot_state_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y21   cont/FSM_onehot_state_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y21   cont/FSM_onehot_state_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y17   data/partB/data/a1/data/reg2/out_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y17   data/partB/data/a1/data/reg2/out_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y17   data/partB/data/a1/data/reg2/out_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y17   data/partB/data/a1/data/reg2/out_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y17   data/partB/data/a1/data/reg3/out_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y17   data/partB/data/a1/data/reg3/out_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   conv/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y43   conv/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y43   conv/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y43   conv/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y43   conv/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y43   conv/counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   conv/counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   conv/counter_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y19   data/partB/data/reg1/out_reg[54]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y19   data/partB/data/reg1/out_reg[57]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X51Y21   cont/FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y21   cont/FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y21   cont/FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y17   data/partB/data/a1/data/reg2/out_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y17   data/partB/data/a1/data/reg2/out_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y17   data/partB/data/a1/data/reg2/out_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y17   data/partB/data/a1/data/reg2/out_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y17   data/partB/data/a1/data/reg3/out_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y17   data/partB/data/a1/data/reg3/out_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y17   data/partB/data/a1/data/reg3/out_reg[2]/C



