#  vlog -work work -vopt -sv -stats=none -suppress all rtl_ref/*pkg.sv rtl_ref/*.sv
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# -- Compiling package ibex_pkg
# -- Compiling package jtag_id_pkg
# -- Compiling package prim_pkg
# -- Compiling package prim_ram_1p_pkg
# -- Compiling package prim_ram_2p_pkg
# -- Compiling package prim_secded_pkg
# -- Compiling package prim_util_pkg
# -- Compiling module bus
# -- Compiling package debounce_sv_unit
# -- Compiling module debounce
# -- Compiling module gpio
# -- Compiling package ibex_pkg
# -- Compiling package ibex_alu_sv_unit
# -- Importing package ibex_pkg
# -- Compiling module ibex_alu
# -- Compiling package ibex_pkg
# -- Compiling package ibex_branch_predict_sv_unit
# -- Importing package ibex_pkg
# -- Compiling module ibex_branch_predict
# -- Compiling package ibex_pkg
# -- Compiling package ibex_compressed_decoder_sv_unit
# -- Importing package ibex_pkg
# -- Compiling module ibex_compressed_decoder
# -- Compiling module ibex_controller
# -- Compiling package ibex_pkg
# -- Compiling package prim_ram_1p_pkg
# -- Compiling package prim_secded_pkg
# -- Compiling package ibex_core_sv_unit
# -- Importing package ibex_pkg
# -- Importing package prim_ram_1p_pkg
# -- Importing package prim_secded_pkg
# -- Compiling module ibex_core
# -- Compiling module ibex_counter
# -- Compiling module ibex_cs_registers
# -- Compiling module ibex_csr
# -- Compiling package ibex_pkg
# -- Compiling module ibex_decoder
# -- Compiling module ibex_demo_system
# -- Compiling package ibex_pkg
# -- Compiling package ibex_dummy_instr_sv_unit
# -- Importing package ibex_pkg
# -- Compiling module ibex_dummy_instr
# -- Compiling package ibex_pkg
# -- Compiling package ibex_ex_block_sv_unit
# -- Importing package ibex_pkg
# -- Compiling module ibex_ex_block
# -- Compiling module ibex_fetch_fifo
# -- Compiling package ibex_pkg
# -- Compiling package ibex_icache_sv_unit
# -- Importing package ibex_pkg
# -- Compiling module ibex_icache
# -- Compiling package ibex_pkg
# -- Compiling package ibex_id_stage_sv_unit
# -- Importing package ibex_pkg
# -- Compiling module ibex_id_stage
# -- Compiling package ibex_pkg
# -- Compiling package ibex_if_stage_sv_unit
# -- Importing package ibex_pkg
# -- Compiling module ibex_if_stage
# -- Compiling module ibex_load_store_unit
# -- Compiling package ibex_pkg
# -- Compiling package ibex_multdiv_fast_sv_unit
# -- Importing package ibex_pkg
# -- Compiling module ibex_multdiv_fast
# -- Compiling package ibex_pkg
# -- Compiling package ibex_multdiv_slow_sv_unit
# -- Importing package ibex_pkg
# -- Compiling module ibex_multdiv_slow
# -- Compiling package ibex_pkg
# -- Compiling package ibex_pkg
# -- Compiling module ibex_pmp
# -- Compiling module ibex_prefetch_buffer
# -- Compiling module ibex_register_file_ff
# -- Compiling module ibex_register_file_fpga
# -- Compiling module ibex_register_file_latch
# -- Compiling package prim_ram_1p_pkg
# -- Compiling package prim_secded_pkg
# -- Compiling package ibex_top_sv_unit
# -- Importing package ibex_pkg
# -- Importing package prim_ram_1p_pkg
# -- Importing package prim_secded_pkg
# -- Compiling module ibex_top
# -- Compiling package ibex_pkg
# -- Compiling package prim_ram_1p_pkg
# -- Compiling package ibex_top_tracing_sv_unit
# -- Importing package ibex_pkg
# -- Importing package prim_ram_1p_pkg
# -- Compiling module ibex_top_tracing
# -- Compiling package ibex_pkg
# -- Compiling package ibex_wb_stage_sv_unit
# -- Importing package ibex_pkg
# -- Compiling module ibex_wb_stage
# -- Compiling package jtag_id_pkg
# -- Compiling module prim_buf
# -- Compiling package ibex_pkg
# -- Compiling package prim_pkg
# -- Compiling package prim_clock_gating_sv_unit
# -- Importing package prim_pkg
# -- Compiling module prim_clock_gating
# -- Compiling module prim_generic_buf
# -- Compiling module prim_generic_clock_gating
# -- Compiling module prim_generic_ram_1p
# -- Importing package prim_ram_1p_pkg
# -- Compiling module prim_generic_ram_2p
# -- Importing package prim_ram_2p_pkg
# -- Compiling package prim_pkg
# -- Compiling package prim_pkg
# -- Compiling module prim_ram_1p
# -- Compiling package prim_ram_1p_pkg
# -- Compiling module prim_ram_2p
# -- Compiling package prim_ram_2p_pkg
# -- Compiling package prim_secded_pkg
# -- Compiling package prim_util_pkg
# -- Compiling module pwm
# -- Compiling module pwm_wrapper
# -- Compiling module ram_1p
# -- Compiling module ram_2p
# -- Compiling module spi_top
# -- Compiling package tb_ibex_demo_system_sv_unit
# -- Importing package ibex_pkg
# -- Compiling module tb_ibex_demo_system
# -- Compiling module uart
# 
# Top level modules:
# 	gpio
# 	ibex_top_tracing
# 	pwm_wrapper
# 	ram_1p
# 	spi_top
# 	tb_ibex_demo_system
# 	uart
#  vsim -c work.tb_ibex_demo_system -voptargs=+acc
# vsim -c work.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 08:24:05 on Sep 21,2024
# Loading /tmp/edabk2003@edabk-ic-design_dpi_39568/linux_x86_64_gcc-9/export_tramp.so
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.prim_secded_pkg(fast)
# Loading work.prim_ram_1p_pkg(fast)
# Loading work.ibex_top_sv_unit(fast)
# Loading work.ibex_top(fast)
# Loading work.prim_pkg(fast)
# Loading work.prim_clock_gating_sv_unit(fast)
# Loading work.prim_clock_gating(fast)
# Loading work.prim_generic_clock_gating(fast)
# Loading work.prim_buf(fast)
# Loading work.prim_generic_buf(fast)
# Loading work.prim_buf(fast__1)
# Loading work.prim_generic_buf(fast__1)
# Loading work.ibex_core_sv_unit(fast)
# Loading work.ibex_core(fast)
# Loading work.ibex_if_stage_sv_unit(fast)
# Loading work.ibex_if_stage(fast)
# Loading work.ibex_prefetch_buffer(fast)
# Loading work.ibex_fetch_fifo(fast)
# Loading work.ibex_compressed_decoder_sv_unit(fast)
# Loading work.ibex_compressed_decoder(fast)
# Loading work.ibex_id_stage_sv_unit(fast)
# Loading work.ibex_id_stage(fast)
# Loading work.ibex_decoder(fast)
# Loading work.ibex_controller(fast)
# Loading work.ibex_ex_block_sv_unit(fast)
# Loading work.ibex_ex_block(fast)
# Loading work.ibex_alu_sv_unit(fast)
# Loading work.ibex_alu(fast)
# Loading work.ibex_multdiv_fast_sv_unit(fast)
# Loading work.ibex_multdiv_fast(fast)
# Loading work.ibex_load_store_unit(fast)
# Loading work.ibex_wb_stage_sv_unit(fast)
# Loading work.ibex_wb_stage(fast)
# Loading work.ibex_cs_registers(fast)
# Loading work.ibex_csr(fast)
# Loading work.ibex_csr(fast__1)
# Loading work.ibex_csr(fast__2)
# Loading work.ibex_csr(fast__3)
# Loading work.ibex_csr(fast__4)
# Loading work.ibex_csr(fast__5)
# Loading work.ibex_csr(fast__6)
# Loading work.ibex_counter(fast)
# Loading work.ibex_counter(fast__1)
# Loading work.ibex_counter(fast__2)
# Loading work.ibex_counter(fast__3)
# Loading work.ibex_csr(fast__7)
# Loading work.ibex_register_file_ff(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: rtl_ref/ibex_top.sv(54).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: rtl_ref/ibex_top.sv(55).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: rtl_ref/ibex_demo_system.sv Line: 239
# Compiling /tmp/edabk2003@edabk-ic-design_dpi_39568/linux_x86_64_gcc-5.3.0/exportwrapper.c
# Compiling /tmp/edabk2003@edabk-ic-design_dpi_39568/linux_x86_64_gcc-9/exportwrapper.c
# Loading /tmp/edabk2003@edabk-ic-design_dpi_39568/linux_x86_64_gcc-9/vsim_auto_compile.so
#  vcd file sim_ref.vcd
#  vcd add -r /*
#  run 10000ns
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file 'ram.vmem'.
#  vcd flush
#  vcd off
#  mem save -o sim_ref.mem -f mti -data hex -addr decimal -wordsperline 1 /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic/mem
#  quit
# End time: 08:24:08 on Sep 21,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 2, Suppressed Warnings: 15
