{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1632520748556 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632520748557 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 24 18:59:08 2021 " "Processing started: Fri Sep 24 18:59:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632520748557 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1632520748557 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off basicfunctions -c basicfunctions --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off basicfunctions -c basicfunctions --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1632520748557 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1632520749167 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1632520749168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basicfunctions.bdf 1 1 " "Found 1 design units, including 1 entities, in source file basicfunctions.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 basicfunctions " "Found entity 1: basicfunctions" {  } { { "basicfunctions.bdf" "" { Schematic "C:/Users/dong.x/Documents/xiadong/Projetos/privateProjects/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/basicfunctions.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632520759832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1632520759832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnter.v 1 1 " "Found 1 design units, including 1 entities, in source file cnter.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnter " "Found entity 1: cnter" {  } { { "cnter.v" "" { Text "C:/Users/dong.x/Documents/xiadong/Projetos/privateProjects/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/cnter.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632520759836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1632520759836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basicfunctionstest.bdf 1 1 " "Found 1 design units, including 1 entities, in source file basicfunctionstest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 basicfunctionstest " "Found entity 1: basicfunctionstest" {  } { { "basicfunctionstest.bdf" "" { Schematic "C:/Users/dong.x/Documents/xiadong/Projetos/privateProjects/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/basicfunctionstest.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632520759838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1632520759838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnter8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file cnter8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnter8Bits " "Found entity 1: cnter8Bits" {  } { { "cnter8Bits.v" "" { Text "C:/Users/dong.x/Documents/xiadong/Projetos/privateProjects/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/cnter8Bits.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632520759841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1632520759841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "osc.v 2 2 " "Found 2 design units, including 2 entities, in source file osc.v" { { "Info" "ISGN_ENTITY_NAME" "1 osc_altufm_osc_7v7 " "Found entity 1: osc_altufm_osc_7v7" {  } { { "osc.v" "" { Text "C:/Users/dong.x/Documents/xiadong/Projetos/privateProjects/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/osc.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632520759875 ""} { "Info" "ISGN_ENTITY_NAME" "2 osc " "Found entity 2: osc" {  } { { "osc.v" "" { Text "C:/Users/dong.x/Documents/xiadong/Projetos/privateProjects/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/osc.v" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632520759875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1632520759875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "C:/Users/dong.x/Documents/xiadong/Projetos/privateProjects/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/mux2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632520759879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1632520759879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad7864drv.v 1 1 " "Found 1 design units, including 1 entities, in source file ad7864drv.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad7864Drv " "Found entity 1: ad7864Drv" {  } { { "ad7864Drv.v" "" { Text "C:/Users/dong.x/Documents/xiadong/Projetos/privateProjects/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632520759882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1632520759882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4boot.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4boot.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4boot " "Found entity 1: mux4boot" {  } { { "mux4boot.v" "" { Text "C:/Users/dong.x/Documents/xiadong/Projetos/privateProjects/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/mux4boot.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632520759885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1632520759885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bootgpio.v 0 0 " "Found 0 design units, including 0 entities, in source file bootgpio.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1632520759888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel2serial.v 1 1 " "Found 1 design units, including 1 entities, in source file parallel2serial.v" { { "Info" "ISGN_ENTITY_NAME" "1 Parallel2Serial " "Found entity 1: Parallel2Serial" {  } { { "Parallel2Serial.v" "" { Text "C:/Users/dong.x/Documents/xiadong/Projetos/privateProjects/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/Parallel2Serial.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632520759891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1632520759891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rdbartruthtable.v 1 1 " "Found 1 design units, including 1 entities, in source file rdbartruthtable.v" { { "Info" "ISGN_ENTITY_NAME" "1 RdBarTruthTable " "Found entity 1: RdBarTruthTable" {  } { { "RdBarTruthTable.v" "" { Text "C:/Users/dong.x/Documents/xiadong/Projetos/privateProjects/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/RdBarTruthTable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632520759895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1632520759895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csbartruthtable.v 1 1 " "Found 1 design units, including 1 entities, in source file csbartruthtable.v" { { "Info" "ISGN_ENTITY_NAME" "1 CsBarTruthTable " "Found entity 1: CsBarTruthTable" {  } { { "CsBarTruthTable.v" "" { Text "C:/Users/dong.x/Documents/xiadong/Projetos/privateProjects/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/CsBarTruthTable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632520759899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1632520759899 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "basicfunctions " "Elaborating entity \"basicfunctions\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1632520759990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:inst12 " "Elaborating entity \"mux2\" for hierarchy \"mux2:inst12\"" {  } { { "basicfunctions.bdf" "inst12" { Schematic "C:/Users/dong.x/Documents/xiadong/Projetos/privateProjects/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/basicfunctions.bdf" { { -24 160 240 56 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1632520759997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux mux2:inst12\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"mux2:inst12\|lpm_mux:LPM_MUX_component\"" {  } { { "mux2.v" "LPM_MUX_component" { Text "C:/Users/dong.x/Documents/xiadong/Projetos/privateProjects/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/mux2.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1632520760049 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mux2:inst12\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"mux2:inst12\|lpm_mux:LPM_MUX_component\"" {  } { { "mux2.v" "" { Text "C:/Users/dong.x/Documents/xiadong/Projetos/privateProjects/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/mux2.v" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1632520760051 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mux2:inst12\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"mux2:inst12\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632520760051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632520760051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632520760051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632520760051 ""}  } { { "mux2.v" "" { Text "C:/Users/dong.x/Documents/xiadong/Projetos/privateProjects/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/mux2.v" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1632520760051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_i6c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_i6c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_i6c " "Found entity 1: mux_i6c" {  } { { "db/mux_i6c.tdf" "" { Text "C:/Users/dong.x/Documents/xiadong/Projetos/privateProjects/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/db/mux_i6c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632520760104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1632520760104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_i6c mux2:inst12\|lpm_mux:LPM_MUX_component\|mux_i6c:auto_generated " "Elaborating entity \"mux_i6c\" for hierarchy \"mux2:inst12\|lpm_mux:LPM_MUX_component\|mux_i6c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1632520760105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "osc osc:inst5 " "Elaborating entity \"osc\" for hierarchy \"osc:inst5\"" {  } { { "basicfunctions.bdf" "inst5" { Schematic "C:/Users/dong.x/Documents/xiadong/Projetos/privateProjects/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/basicfunctions.bdf" { { -24 -32 128 56 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1632520760114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "osc_altufm_osc_7v7 osc:inst5\|osc_altufm_osc_7v7:osc_altufm_osc_7v7_component " "Elaborating entity \"osc_altufm_osc_7v7\" for hierarchy \"osc:inst5\|osc_altufm_osc_7v7:osc_altufm_osc_7v7_component\"" {  } { { "osc.v" "osc_altufm_osc_7v7_component" { Text "C:/Users/dong.x/Documents/xiadong/Projetos/privateProjects/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/osc.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1632520760123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnter8Bits cnter8Bits:inst3 " "Elaborating entity \"cnter8Bits\" for hierarchy \"cnter8Bits:inst3\"" {  } { { "basicfunctions.bdf" "inst3" { Schematic "C:/Users/dong.x/Documents/xiadong/Projetos/privateProjects/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/basicfunctions.bdf" { { 352 288 432 416 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1632520760133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter cnter8Bits:inst3\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"cnter8Bits:inst3\|lpm_counter:LPM_COUNTER_component\"" {  } { { "cnter8Bits.v" "LPM_COUNTER_component" { Text "C:/Users/dong.x/Documents/xiadong/Projetos/privateProjects/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/cnter8Bits.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1632520760193 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cnter8Bits:inst3\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"cnter8Bits:inst3\|lpm_counter:LPM_COUNTER_component\"" {  } { { "cnter8Bits.v" "" { Text "C:/Users/dong.x/Documents/xiadong/Projetos/privateProjects/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/cnter8Bits.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1632520760195 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cnter8Bits:inst3\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"cnter8Bits:inst3\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632520760195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632520760195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632520760195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632520760195 ""}  } { { "cnter8Bits.v" "" { Text "C:/Users/dong.x/Documents/xiadong/Projetos/privateProjects/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/cnter8Bits.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1632520760195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p4h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p4h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p4h " "Found entity 1: cntr_p4h" {  } { { "db/cntr_p4h.tdf" "" { Text "C:/Users/dong.x/Documents/xiadong/Projetos/privateProjects/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/db/cntr_p4h.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632520760247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1632520760247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_p4h cnter8Bits:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_p4h:auto_generated " "Elaborating entity \"cntr_p4h\" for hierarchy \"cnter8Bits:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_p4h:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1632520760247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad7864Drv ad7864Drv:inst13 " "Elaborating entity \"ad7864Drv\" for hierarchy \"ad7864Drv:inst13\"" {  } { { "basicfunctions.bdf" "inst13" { Schematic "C:/Users/dong.x/Documents/xiadong/Projetos/privateProjects/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/basicfunctions.bdf" { { 528 184 400 640 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1632520760275 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dsp_conv_bar ad7864Drv.v(46) " "Verilog HDL Always Construct warning at ad7864Drv.v(46): variable \"dsp_conv_bar\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ad7864Drv.v" "" { Text "C:/Users/dong.x/Documents/xiadong/Projetos/privateProjects/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1632520760276 "|basicfunctions|ad7864Drv:inst13"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnter ad7864Drv.v(53) " "Verilog HDL Always Construct warning at ad7864Drv.v(53): variable \"cnter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ad7864Drv.v" "" { Text "C:/Users/dong.x/Documents/xiadong/Projetos/privateProjects/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1632520760276 "|basicfunctions|ad7864Drv:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 ad7864Drv.v(53) " "Verilog HDL assignment warning at ad7864Drv.v(53): truncated value with size 32 to match size of target (7)" {  } { { "ad7864Drv.v" "" { Text "C:/Users/dong.x/Documents/xiadong/Projetos/privateProjects/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1632520760276 "|basicfunctions|ad7864Drv:inst13"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adcen ad7864Drv.v(57) " "Verilog HDL Always Construct warning at ad7864Drv.v(57): variable \"adcen\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ad7864Drv.v" "" { Text "C:/Users/dong.x/Documents/xiadong/Projetos/privateProjects/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1632520760276 "|basicfunctions|ad7864Drv:inst13"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnter ad7864Drv.v(58) " "Verilog HDL Always Construct warning at ad7864Drv.v(58): variable \"cnter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ad7864Drv.v" "" { Text "C:/Users/dong.x/Documents/xiadong/Projetos/privateProjects/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1632520760276 "|basicfunctions|ad7864Drv:inst13"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnter ad7864Drv.v(64) " "Verilog HDL Always Construct warning at ad7864Drv.v(64): variable \"cnter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ad7864Drv.v" "" { Text "C:/Users/dong.x/Documents/xiadong/Projetos/privateProjects/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1632520760276 "|basicfunctions|ad7864Drv:inst13"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnter ad7864Drv.v(68) " "Verilog HDL Always Construct warning at ad7864Drv.v(68): variable \"cnter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ad7864Drv.v" "" { Text "C:/Users/dong.x/Documents/xiadong/Projetos/privateProjects/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1632520760276 "|basicfunctions|ad7864Drv:inst13"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnter ad7864Drv.v(72) " "Verilog HDL Always Construct warning at ad7864Drv.v(72): variable \"cnter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ad7864Drv.v" "" { Text "C:/Users/dong.x/Documents/xiadong/Projetos/privateProjects/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1632520760276 "|basicfunctions|ad7864Drv:inst13"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnter ad7864Drv.v(44) " "Verilog HDL Always Construct warning at ad7864Drv.v(44): inferring latch(es) for variable \"cnter\", which holds its previous value in one or more paths through the always construct" {  } { { "ad7864Drv.v" "" { Text "C:/Users/dong.x/Documents/xiadong/Projetos/privateProjects/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1632520760276 "|basicfunctions|ad7864Drv:inst13"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "adcen ad7864Drv.v(44) " "Verilog HDL Always Construct warning at ad7864Drv.v(44): inferring latch(es) for variable \"adcen\", which holds its previous value in one or more paths through the always construct" {  } { { "ad7864Drv.v" "" { Text "C:/Users/dong.x/Documents/xiadong/Projetos/privateProjects/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1632520760276 "|basicfunctions|ad7864Drv:inst13"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clken ad7864Drv.v(44) " "Verilog HDL Always Construct warning at ad7864Drv.v(44): inferring latch(es) for variable \"clken\", which holds its previous value in one or more paths through the always construct" {  } { { "ad7864Drv.v" "" { Text "C:/Users/dong.x/Documents/xiadong/Projetos/privateProjects/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1632520760276 "|basicfunctions|ad7864Drv:inst13"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "db_rdy ad7864Drv.v(44) " "Verilog HDL Always Construct warning at ad7864Drv.v(44): inferring latch(es) for variable \"db_rdy\", which holds its previous value in one or more paths through the always construct" {  } { { "ad7864Drv.v" "" { Text "C:/Users/dong.x/Documents/xiadong/Projetos/privateProjects/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1632520760276 "|basicfunctions|ad7864Drv:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "db_rdy ad7864Drv.v(44) " "Inferred latch for \"db_rdy\" at ad7864Drv.v(44)" {  } { { "ad7864Drv.v" "" { Text "C:/Users/dong.x/Documents/xiadong/Projetos/privateProjects/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632520760276 "|basicfunctions|ad7864Drv:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clken ad7864Drv.v(44) " "Inferred latch for \"clken\" at ad7864Drv.v(44)" {  } { { "ad7864Drv.v" "" { Text "C:/Users/dong.x/Documents/xiadong/Projetos/privateProjects/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632520760276 "|basicfunctions|ad7864Drv:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcen ad7864Drv.v(44) " "Inferred latch for \"adcen\" at ad7864Drv.v(44)" {  } { { "ad7864Drv.v" "" { Text "C:/Users/dong.x/Documents/xiadong/Projetos/privateProjects/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632520760276 "|basicfunctions|ad7864Drv:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnter\[0\] ad7864Drv.v(44) " "Inferred latch for \"cnter\[0\]\" at ad7864Drv.v(44)" {  } { { "ad7864Drv.v" "" { Text "C:/Users/dong.x/Documents/xiadong/Projetos/privateProjects/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632520760276 "|basicfunctions|ad7864Drv:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnter\[1\] ad7864Drv.v(44) " "Inferred latch for \"cnter\[1\]\" at ad7864Drv.v(44)" {  } { { "ad7864Drv.v" "" { Text "C:/Users/dong.x/Documents/xiadong/Projetos/privateProjects/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632520760276 "|basicfunctions|ad7864Drv:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnter\[2\] ad7864Drv.v(44) " "Inferred latch for \"cnter\[2\]\" at ad7864Drv.v(44)" {  } { { "ad7864Drv.v" "" { Text "C:/Users/dong.x/Documents/xiadong/Projetos/privateProjects/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632520760277 "|basicfunctions|ad7864Drv:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnter\[3\] ad7864Drv.v(44) " "Inferred latch for \"cnter\[3\]\" at ad7864Drv.v(44)" {  } { { "ad7864Drv.v" "" { Text "C:/Users/dong.x/Documents/xiadong/Projetos/privateProjects/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632520760277 "|basicfunctions|ad7864Drv:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnter\[4\] ad7864Drv.v(44) " "Inferred latch for \"cnter\[4\]\" at ad7864Drv.v(44)" {  } { { "ad7864Drv.v" "" { Text "C:/Users/dong.x/Documents/xiadong/Projetos/privateProjects/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632520760277 "|basicfunctions|ad7864Drv:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnter\[5\] ad7864Drv.v(44) " "Inferred latch for \"cnter\[5\]\" at ad7864Drv.v(44)" {  } { { "ad7864Drv.v" "" { Text "C:/Users/dong.x/Documents/xiadong/Projetos/privateProjects/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632520760277 "|basicfunctions|ad7864Drv:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnter\[6\] ad7864Drv.v(44) " "Inferred latch for \"cnter\[6\]\" at ad7864Drv.v(44)" {  } { { "ad7864Drv.v" "" { Text "C:/Users/dong.x/Documents/xiadong/Projetos/privateProjects/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632520760277 "|basicfunctions|ad7864Drv:inst13"}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 parrallel2serialnew.v(52) " "Verilog HDL Expression warning at parrallel2serialnew.v(52): truncated literal to match 3 bits" {  } { { "parrallel2serialnew.v" "" { Text "C:/Users/dong.x/Documents/xiadong/Projetos/privateProjects/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/parrallel2serialnew.v" 52 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1632520760294 ""}
{ "Warning" "WSGN_SEARCH_FILE" "parrallel2serialnew.v 1 1 " "Using design file parrallel2serialnew.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Parrallel2SerialNew " "Found entity 1: Parrallel2SerialNew" {  } { { "parrallel2serialnew.v" "" { Text "C:/Users/dong.x/Documents/xiadong/Projetos/privateProjects/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/parrallel2serialnew.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632520760295 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1632520760295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Parrallel2SerialNew Parrallel2SerialNew:inst19 " "Elaborating entity \"Parrallel2SerialNew\" for hierarchy \"Parrallel2SerialNew:inst19\"" {  } { { "basicfunctions.bdf" "inst19" { Schematic "C:/Users/dong.x/Documents/xiadong/Projetos/privateProjects/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/basicfunctions.bdf" { { 696 192 376 840 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1632520760295 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sel parrallel2serialnew.v(29) " "Verilog HDL or VHDL warning at parrallel2serialnew.v(29): object \"sel\" assigned a value but never read" {  } { { "parrallel2serialnew.v" "" { Text "C:/Users/dong.x/Documents/xiadong/Projetos/privateProjects/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/parrallel2serialnew.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1632520760296 "|basicfunctions|Parrallel2SerialNew:inst19"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnter parrallel2serialnew.v(43) " "Verilog HDL Always Construct warning at parrallel2serialnew.v(43): inferring latch(es) for variable \"cnter\", which holds its previous value in one or more paths through the always construct" {  } { { "parrallel2serialnew.v" "" { Text "C:/Users/dong.x/Documents/xiadong/Projetos/privateProjects/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/parrallel2serialnew.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1632520760296 "|basicfunctions|Parrallel2SerialNew:inst19"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cs_bar parrallel2serialnew.v(19) " "Output port \"cs_bar\" at parrallel2serialnew.v(19) has no driver" {  } { { "parrallel2serialnew.v" "" { Text "C:/Users/dong.x/Documents/xiadong/Projetos/privateProjects/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/parrallel2serialnew.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1632520760296 "|basicfunctions|Parrallel2SerialNew:inst19"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "spi_cs parrallel2serialnew.v(25) " "Output port \"spi_cs\" at parrallel2serialnew.v(25) has no driver" {  } { { "parrallel2serialnew.v" "" { Text "C:/Users/dong.x/Documents/xiadong/Projetos/privateProjects/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/parrallel2serialnew.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1632520760297 "|basicfunctions|Parrallel2SerialNew:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnter\[0\] parrallel2serialnew.v(57) " "Inferred latch for \"cnter\[0\]\" at parrallel2serialnew.v(57)" {  } { { "parrallel2serialnew.v" "" { Text "C:/Users/dong.x/Documents/xiadong/Projetos/privateProjects/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/parrallel2serialnew.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1632520760297 "|basicfunctions|Parrallel2SerialNew:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnter\[1\] parrallel2serialnew.v(57) " "Inferred latch for \"cnter\[1\]\" at parrallel2serialnew.v(57)" {  } { { "parrallel2serialnew.v" "" { Text "C:/Users/dong.x/Documents/xiadong/Projetos/privateProjects/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/parrallel2serialnew.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1632520760297 "|basicfunctions|Parrallel2SerialNew:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnter\[2\] parrallel2serialnew.v(57) " "Inferred latch for \"cnter\[2\]\" at parrallel2serialnew.v(57)" {  } { { "parrallel2serialnew.v" "" { Text "C:/Users/dong.x/Documents/xiadong/Projetos/privateProjects/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/parrallel2serialnew.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1632520760297 "|basicfunctions|Parrallel2SerialNew:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnter\[3\] parrallel2serialnew.v(57) " "Inferred latch for \"cnter\[3\]\" at parrallel2serialnew.v(57)" {  } { { "parrallel2serialnew.v" "" { Text "C:/Users/dong.x/Documents/xiadong/Projetos/privateProjects/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/parrallel2serialnew.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1632520760297 "|basicfunctions|Parrallel2SerialNew:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnter\[4\] parrallel2serialnew.v(57) " "Inferred latch for \"cnter\[4\]\" at parrallel2serialnew.v(57)" {  } { { "parrallel2serialnew.v" "" { Text "C:/Users/dong.x/Documents/xiadong/Projetos/privateProjects/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/parrallel2serialnew.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1632520760297 "|basicfunctions|Parrallel2SerialNew:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnter\[5\] parrallel2serialnew.v(57) " "Inferred latch for \"cnter\[5\]\" at parrallel2serialnew.v(57)" {  } { { "parrallel2serialnew.v" "" { Text "C:/Users/dong.x/Documents/xiadong/Projetos/privateProjects/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/parrallel2serialnew.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1632520760297 "|basicfunctions|Parrallel2SerialNew:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnter\[6\] parrallel2serialnew.v(57) " "Inferred latch for \"cnter\[6\]\" at parrallel2serialnew.v(57)" {  } { { "parrallel2serialnew.v" "" { Text "C:/Users/dong.x/Documents/xiadong/Projetos/privateProjects/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/parrallel2serialnew.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1632520760297 "|basicfunctions|Parrallel2SerialNew:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnter\[7\] parrallel2serialnew.v(57) " "Inferred latch for \"cnter\[7\]\" at parrallel2serialnew.v(57)" {  } { { "parrallel2serialnew.v" "" { Text "C:/Users/dong.x/Documents/xiadong/Projetos/privateProjects/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/parrallel2serialnew.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1632520760297 "|basicfunctions|Parrallel2SerialNew:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnter\[8\] parrallel2serialnew.v(57) " "Inferred latch for \"cnter\[8\]\" at parrallel2serialnew.v(57)" {  } { { "parrallel2serialnew.v" "" { Text "C:/Users/dong.x/Documents/xiadong/Projetos/privateProjects/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/parrallel2serialnew.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1632520760297 "|basicfunctions|Parrallel2SerialNew:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnter\[9\] parrallel2serialnew.v(57) " "Inferred latch for \"cnter\[9\]\" at parrallel2serialnew.v(57)" {  } { { "parrallel2serialnew.v" "" { Text "C:/Users/dong.x/Documents/xiadong/Projetos/privateProjects/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/parrallel2serialnew.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1632520760297 "|basicfunctions|Parrallel2SerialNew:inst19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RdBarTruthTable Parrallel2SerialNew:inst19\|RdBarTruthTable:comb_101 " "Elaborating entity \"RdBarTruthTable\" for hierarchy \"Parrallel2SerialNew:inst19\|RdBarTruthTable:comb_101\"" {  } { { "parrallel2serialnew.v" "comb_101" { Text "C:/Users/dong.x/Documents/xiadong/Projetos/privateProjects/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/parrallel2serialnew.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1632520760315 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4696 " "Peak virtual memory: 4696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632520760550 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 24 18:59:20 2021 " "Processing ended: Fri Sep 24 18:59:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632520760550 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632520760550 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632520760550 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1632520760550 ""}
