<annotationInfo>
<item  id="85" filename="src/sw_interface.cpp" linenumber="60" name="p_Result_s" contextFuncName="sw_interface" moduleName="sw_interface" rtlName="transfer_length_V" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/owl/git_repos/AXIS_traffic_generator/ip_repo/hls_ips/sw_interface"><\/item>
<item  id="87" filename="src/sw_interface.cpp" linenumber="61" name="zext_ln209" contextFuncName="sw_interface" moduleName="sw_interface" rtlName="axil_mismatch_V" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/owl/git_repos/AXIS_traffic_generator/ip_repo/hls_ips/sw_interface"><\/item>
<item  id="91" filename="src/sw_interface.cpp" linenumber="64" name="trunc_ln647" contextFuncName="sw_interface" moduleName="sw_interface" rtlName="axil_tx_timestamp_sum_low_V" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/owl/git_repos/AXIS_traffic_generator/ip_repo/hls_ips/sw_interface"><\/item>
<item  id="93" filename="src/sw_interface.cpp" linenumber="65" name="p_Result_3" contextFuncName="sw_interface" moduleName="sw_interface" rtlName="axil_tx_timestamp_sum_high_V" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/owl/git_repos/AXIS_traffic_generator/ip_repo/hls_ips/sw_interface"><\/item>
<item  id="95" filename="src/sw_interface.cpp" linenumber="66" name="trunc_ln647_1" contextFuncName="sw_interface" moduleName="sw_interface" rtlName="axil_rx_timestamp_sum_low_V" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/owl/git_repos/AXIS_traffic_generator/ip_repo/hls_ips/sw_interface"><\/item>
<item  id="97" filename="src/sw_interface.cpp" linenumber="67" name="p_Result_5" contextFuncName="sw_interface" moduleName="sw_interface" rtlName="axil_rx_timestamp_sum_high_V" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/owl/git_repos/AXIS_traffic_generator/ip_repo/hls_ips/sw_interface"><\/item>
</annotationInfo>
