//=================================================================	
//	WDM_Drv.h / Device Driver Interface for TVB370/380/390
//
//	Copyright (C) 2007
//	Teleview Corporation
//
//	Author : 
//  	Last Modified : 27 March. 2007
//=================================================================	

#ifndef	_TLV_LLD_REGS_DEF_
#define	_TLV_LLD_REGS_DEF_

#include	"Reg497.h"
#include "../include/common_def.h"
#include "../include/lld_const.h"
#include "../include/lld_structure.h"
#ifdef WIN32
#else
#include "../include/lld_api.h"
#endif
#ifdef __cplusplus
extern "C" {
#endif


typedef	enum
{
	__REV_1_0__of_bd_380__	=	0x2,
	__REV_2_0__of_bd_380__	=	0x4,
	__REV_3_0__of_bd_380__	=	0x6,
	__REV_4_0__of_bd_380__	=	0x8,	//	pci express

	__REV_595_1_0__of_bd_380__	=	0x8,
	__REV_595_2_0__of_bd_380__	=	0xA,

	__REV_1_0__of_bd_590s__	=	0x1,	//0x01 == TVB590S
	__REV_2_0__of_bd_590s__	=	0x2,

	__REV_1_0__of_bd_593__	=	0x1,
	__REV_2_0__of_bd_593__	=	0x2,
	__REV_2_1__of_bd_593v2__	=	0x3,

	__REV_2_0__of_bd_597v2__	=	0x2,

	__REV_1_0__of_bd_497__	=	0x1,

	__REV_5_0__sel_new_path_Chip__	=	0x5,
	__REV_4_0__sel_new_path_Chip__	=	0x4,

	__REV_1_0__of_bd_591__	=	0x1,

//////////////////////////////////////////////////////
	__REV_390_590__	=	0x03,	//	0x03 == TVB390/TVB590
	__REV_590_express	=	0x04,	//	0x04 == TVB590/express
	__REV_595_v1_0	=	0x04,	//	0x04 == TVB595(V1.0)
	__REV_595_v1_1=	0x05,	//	0x05 == TVB595(V1.1)
	__REV_590s	=	0x01,	//	0x01 == TVB590S

	//2011/4/14 added 
	__REV_597A_v2_1 = 0x04,	//	0x04 === TVB597A v2.1
	//2011/8/4 added
	__REV5_593_v2_2 = 0x05,	//	0x05 === TVB593 v2.2 AST ==> ASV
	//2011/12/09
	__REV_2_0_of_bd_591v2 = 0x03,
	//2012/8/22 TVB593, TVB597A v3.0
	__REV_6_0_of_bd_593v3_597v3 = 0x06, 
	//2012/7/9 HMC833
	__REV_2_0_of_bd_591Sv2 = 0x02,
	//2013/3/22 TVB593 V4.x
	__REV_8_0_of_bd_593v4 = 0x08,
	__REV_9_0_of_bd_59x = 0x09,

}	___ID_BDs_REV___;	//	TSPL_nBoardRevision
typedef	enum
{
	__ID_BDs_MODEL_tvo1624__	=	0x7,
	__ID_BDs_MODEL_tvo1626__	=	0x6,

	__ID_BDs_MODEL_597v2__	=	0x597F,
	__ID_BDs_MODEL_593E__	=	0x593E,

	__ID_BDs_MODEL_EX_595Dv1__	=	0x59D1,

//////////////////////////////////////////////////////
	VENDOR_ID							=	0x9445,
	TVB590S_ID							=	0x0598,
	TVB590S_REV_EXT 					=	0x90D1,
	TVB595_ID							=	0x0595,
	TVB597A_ID							=	0x0597,
	TVB597A_REV_EXT 					=	0x95D1,

}	___ID_BDs_REV_EX_and_ModelNumber___;
typedef	enum
{
	_ADDR_REMAP_METHOD_dont_ 	=	0,
	_ADDR_REMAP_METHOD_597_ 	=	1,
	_ADDR_REMAP_METHOD_590s_	=	2,
	_ADDR_REMAP_METHOD_593_	=	3,
	_ADDR_REMAP_METHOD_597v2_	=	_ADDR_REMAP_METHOD_593_,
	_ADDR_REMAP_METHOD_497_	=	_ADDR_REMAP_METHOD_593_,
	_ADDR_REMAP_METHOD_591_	=	_ADDR_REMAP_METHOD_593_,

}	___ADDR_REMAP_METHOD___;


typedef	enum
{
//=================================================================	
//	Control bit to set board
//	at the address 0x400.000 of the board
//	Codes Used for WDM_WR2SDRAM()
	CARD_RESET_BOARD		=	0x0000C000,

//=================================================================	
//	SDRAM write start - .... - stop
	CARD_PLL_REFDIV		=	0x0000E000,
	CARD_PLL_FB_DIV		=	0x0000F000,
	CARD_WR_START			=	0x01009000,
	CARD_WR_END			=	0x00009000,

	CARD_SET_READ_BANK_100	 =	0x0100a800,	// 00 00 01 00 -- reset play bank to 100
	CARD_RESET_READ_BANK_000 =	0x0000a800,	// 00 00 02 00 -- reset play bank to 000

//=================================================================	
//	set operation mode of SDCON
	SDCON_LOOPTHRU_MODE	=	0x0000b000,	// 00 00 03 00	--> set to loop through mode
	SDCON_PLAY_MODE		=	0x0100b000,	// 00 00 04 00	--> set to play mode
	SDCON_CAPTURE_MODE	=	0x0200b000,	// 00 00 05 00	--> set to capture mode
	SDCON_DELAY_MODE		=	0x0300b000,	// set to delay mode	

//=================================================================	
//	Move to separate address
	CARD_CONFIGTEST		=	0x00008800,
	CARD_CLEAR_RXD		=	0x0000b800,
	CARD_SETBITRATE		=	0x00008000,

	CARD_SLCT_DIV4		=	0x01009800,
	CARD_SLCT_DIV8		=	0x00009800,
	CARD_SLCT_PLL			=	0x0000a000,
	CARD_PLAY_SLCT_OSC	=	0x0100a000,
	CARD_OUT_SLCT_OSC	=	0x0200a000,

//=================================================================	
// TSIO command 
	CARD_SLCT_EXTERNAL_ASI	=	0x00000090,
	CARD_SLCT_INTERNAL_ASI	=	0x00000094,
	CARD_SLCT310LOOPTHRU		=	0x00000080,	// 310 -> tsin, 310 -> 310Q, tsout->asiQ
	CARD_CAPTURE310			=	0x00000084,	// 310 -> tsin, tsout->310Q, tsout->asiQ
	CARD_CAPTUREASI			=	0x0000008C,	// asi -> tsin, tsout->310Q, tsout->asiQ
	CARD_SLCTASILOOPTHRU		=	0x00000088,

//=================================================================	
//	Configure EPLD
	CARD_CFG_START			=	0x000000c8,	// *
	CARD_CFG_END				=	0x000000c0,	// *
	CARD_TVB_CFG_START		=	0x000000a8,	// *
	CARD_TVB_CFG_END			=	0x000000a0,	// *

//** Add delay mode in addtion to play mode, capture mode **
//=================================================================	
	CARD_SET_NIM				=	0x000000e0,	// e0 | LNB_TONE,LNB_ON_OFF,LNB_VTG, CH_RSTn)

//=================================================================	
//	Obsolete
	CARD_LMX2325_LE_LOW		=	0x000000a0,	// OBSOLETE
	CARD_RF_CHAN_RESET		=	0x000000a9,
	CARD_RF_CHAN_SET			=	0x000000a1,
	CARD_EPLD1_WRITE_LOW	=	0x000000c0,
	CARD_EPLD1_WRITE_HIGH	=	0x000000c4,

//================================================================= 
//	TSP on board Address definition
	TSP_MEM_ADDR_COMMAND	=	0x400000,

//================================================================= 
//	Read from SDCON chip on TSP100 board
	TSP_MEM_ADDR_STATUS		=	0x600000,
	TSP_MEM_ADDR_EPLD_CHK	=	0x600002,
	TSP_MEM_ADDR_TX_EMPTY	=	0x600004,
	TSP_MEM_ADDR_RXD			=	0x600006,
	TSP_MEM_ADDR_STC_LSB		=	0x600008,
	TSP_MEM_ADDR_STC_MSB	=	0x60000A,
	TSP_MEM_ADDR_NULL_PACKET_NUM	=	0x60000C,
	TSP_MEM_ADDR_IN_PTS		=	0x600010,
	TSP_MEM_ADDR_IN_DTS		=	0x600012,

//=================================================================	
//	Write to SDCON chip on TSP100 board
	TSP_MEM_ADDR_TXD			=	0x500000,
	TSP_MEM_ADDR_PCRPID_WRITE		=	0x500002,
	TSP_MEM_ADDR_RESET_NULLPACKET	=	0x500004,
	TSP_MEM_ADDR_PID_OFFSET_LOW	=	0x500006,	// 32 bit
	TSP_MEM_ADDR_PID_OFFSET_HIGH	=	0x500008,	// 1bit

//=================================================================	
//	Set Mask Table 0x500100~0x50013f
	TSP_MEM_ADDR_PID_MASK_TBL	=	0x500100,
	I2C_DATA_PORT_ADDR			=	0x700000,
	I2C_CTRL_PORT_ADDR			=	0x780000,	// REVISED MAR 12, 2002

	TSP_BOARD_ID_ADDR			=	0x680000,	// REVISED
	TSP_BOARD_SECURITY			=	0x700000,

//=================================================================	
// TVB595V1
	TSP_BOARD_LED_STATUS		=	0x50019A,	//
	TSP_BOARD_CONFIG_INFO		=	0x500198,	//RF/IF AMP, BYPASS=0, USE=1

//=================================================================	
// TVB390V9
	TSP_BOARD_CONFIG_STATUS		=	0x780000,	//RF/IF AMP

//=================================================================	
//	Set DDS Increment value
	TSP_MEM_ADDR_DDSCLOCK_INC		=	0x500140,

//=================================================================	
//
	TSP_SDRAM_BANK_CONFIG			=	0x500150,
	TSP_SDRAM_BANK_OFFSET_CONFIG	=	0x500160,
	TSP_MEM_ADDR_BANK_INFO			=	0x500158,

//=================================================================	
// TVB390V8
	TSP_MEM_ADDR_TS_IO_CNTL			=	0x50017E,
	TSP_MEM_ADDR_DEMUX_CNTL_TEST	=	0x501004,

//=================================================================	
//
	TSP_MEM_ADDR_STOP_OUTPUT		=	0x50017A,
	TSP_MEM_ADDR_BANDWIDTH		=	0x500178,
	TSP_MEM_ADDR_CODE_RATE		=	0x500176,
	TSP_MEM_ADDR_GUARD_INTERVAL	=	0x500174,
	TSP_MEM_ADDR_CONSTELLATION	=	0x500172,
	TSP_MEM_ADDR_TXMODE			=	0x500170,
	TSP_MEM_ADDR_READ_PARAMS	=	0x600020,
	TSP_MEM_ADDR_INTERLEAVING	=	0x500172,

//=================================================================	
//
	AD9857_ADDR_REG_CONTROL			=	0x500180,
	AD9857_ADDR_QPSK_CLOCK_MODE	=	0x500170,
	AD9857_ADDR_QAM_CLOCK_MODE		=	0x500174,

//=================================================================	
//
	TRF178_PLL1_ADDR_CONTROL_REG	=	0x500190,
	TRF178_PLL2_ADDR_CONTROL_REG	=	0x500192,
	TRF178_ATTN_ADDR_CONTROL_REG	=	0x500194,
	TRF178_OUTPUT_BAND_CONTROL_REG	=	0x500196,

//=================================================================	
//
	TSP_MEM_ADDR_FPGA_WRITE_TEST	=	0x501000,
	TSP_MEM_ADDR_FPGA_READ_TEST		=	0x600040,

//=================================================================	
	TSP_MEM_ADDR_PCI_WRITE_TEST		=	0x17,	//0x5C, mail slot7
	TSP_MEM_ADDR_PCI_READ_TEST		=	0x17,

//=================================================================	
// TSE110
	TSE_BOARD_COMMAND_ADDR			=	0x400000,
	TSE_ETI_COMMAND_ADDR			=	0x480000,
	TSE_BOARD_STATUS_ADDR			=	0x600000,
	TSE_BOARD_ID_ADDR				=	0x680000,
	TSE_ETI_STATUS_ADDR				=	0x700000,

//=================================================================	
// TDMB
	TSP_MEM_ADDR_PRBS_SCALE			=	0x500172,
	TSP_MEM_ADDR_PRBS_MODE			=	0x500170,

//=================================================================	
// 
	TSP_MEM_ADDR_PRBS_INFO			=	0x50017C,	//MODE and SCALE

//=================================================================	
// DVB_H
	TSP_MEM_DVB_H_MODE_CNTL			=	0x500170,

//=================================================================	
// Chip
	TSP_MEM_ADDR_LN_DATA_REG0		=	0x501010,
	TSP_MEM_ADDR_LN_DATA_REG1		=	0x501011,
	TSP_MEM_ADDR_LN_DATA_REG2		=	0x501012,
	TSP_MEM_ADDR_LN_DATA_REG3		=	0x501013,
	TSP_MEM_ADDR_LN_DATA_CNTL		=	0x501014,

	TSP_MEM_ADDR_Chip_SN_CNTL		=	0x501018,
	TSP_MEM_ADDR_Chip_SN_LO_REG	=	0x600060,
	TSP_MEM_ADDR_Chip_SN_HI_REG	=	0x600061,
	TSP_MEM_ADDR_Chip_STATUS_REG	=	0x600062,

	TSP_MEM_ADDR_MOD_PERMISSION_REG	=	0x600063,

	TSP_MEM_ADDR_SN_DATA_REG0		=	0x600068,
	TSP_MEM_ADDR_SN_DATA_REG1		=	0x600069,
	TSP_MEM_ADDR_SN_DATA_REG2		=	0x60006A,
	TSP_MEM_ADDR_SN_DATA_REG3		=	0x60006B,

//=================================================================	
//DVB-S2
	TSP_MEM_DVB_S2_PILOT_CNTL		=	0x500174,
//sskim20070322 - DVB-S2 : Roll-off factor added
	TSP_MEM_DVB_S2_ROLL_OFF_FACTOR_CNTL		=	0x500178,

//sskim20080403
	TSP_MEM_MAX_PLAY_RATE			=	0x500141,

//sskim20080526 - TEST
	TSP_MEM_ADDR_MODULATOR_CONFIG	=	0x7C0000,

//sskim20081010 - DTMB
	TSP_MEM_ADDR_MODULATOR_DTMB		=	0x500170,

//sskim20080714 - BERT
	TSP_MEM_BERT_STREAM_MEASUREMENT	=	0x50017D,

//TVB595D
	AD9852_SYMBOL_CLOCK_ADDR		=	0x500184,

//TVB590S - DTMB, ISDB-T
	TSP_MEM_DTMB_INIT_TI_SDRAM		=	0x500174,
	TSP_MEM_DTMB_RRC_FILTER_DN		=	0x500172,
	TSP_MEM_ISDBT_MODULATOR_RESET	=	0x500170,//IDSB-T, direct modulation
	TSP_MEM_ISDBT_BUFFER_STATUS		=	0x600021,
	TSP_MEM_ISDBT_SYMBOL_CLOCK_CTRL	=	0x470000,
	TSP_MEM_TS_INPUT_STATUS			=	0x600042,//DVB-ASI/SMPTE-310M Input
	TSP_MEM_TS_INPUT_COUNT			=	0x600044,
	TSP_MEM_8VSB_MODULATOR_ENABLE	=	0x500170,//8VSB, duty cycle modulation
	TSP_MEM_USB_DMA_DIRECTION		=	0x500178,//TVB595,TVB597A DMA direction
	TSP_MEM_WATCH_DOG_TIMER_PERIOD	=	0x440000,//TVB595,TVB597A
	TSP_MEM_WATCH_DOG_ENABLE		=	0x450000,
	TSP_MEM_WATCH_DOG_RESET			=	0x460000,
	TSP_MEM_WATCH_DOG_RESET_COUNT	=	0x700000,

//DVB-T2
	TSP_MEM_ADDR_MODULATOR_DVB_T2_GAIN_CTRL		=	0x500170,

//I/Q PLAY/CAPTURE
	TSP_MEM_ADDR_IQ_PLAY_CAPTURE_CTRL	=	0x503100,
	TSP_MEM_ADDR_IQ_PLAY_CAPTURE_FPGA_CAP =	0x600070,
	TSP_MEM_ADDR_IQ_PLAY_CAPTURE_FPGA_BLD =	0x600071,

//TVB593
	TSP_MEM_ADDR_MH_MODE			=	0x500170,//ATSC-M/H
	TSP_MEM_ADDR_MH_PID				=	0x500172,

////////////////////////////////////////////////////////////////////////////
	SFWRDMA_FPGA_CONFIG_ADDRESS	=	0x000400000,
	SFWRDMA_CONFIG_ADDRESS		=	0x000400400,

////////////////////////////////////////////////////////////////////////////
//=================================================================	
// ad9852 address
	AD9852_BASE_ADDR		=	0x480000,
	AD9852_SERIAR_ADDR0		=	0x0, // phase adjust register
	AD9852_SERIAR_ADDR1		=	0x2, // frequency tuning word
	AD9852_SERIAR_ADDR2		=	0x5, // update clock
	AD9852_SERIAR_ADDR3		=	0x7, // control register
	AD9852_SERIAR_ADDR4		=	0x8, // digital multiplier register

//=================================================================	
//AD9852 download value 
	PHASE_ADJUST_REGISTER_VALUE	=	0x0000,
	UPDATE_CLOCK_REGISTER_VALUE	=	0x0098967f,

	CONTROL_REGISTER_VALUE	=	0x14450140,
	CONTROL_REGISTER_SCALED	=	0x14450120,
	DIGITAL_MULTIPLIER_VALUE	=	0x05DC,//1500

	AD9852_SYMCLK_BASE_ADDR		=	0x000700,
	AD9852_SYMCLK_SERIAR_ADDR0	=	0x0, // phase adjust register
	AD9852_SYMCLK_SERIAR_ADDR1	=	0x2, // frequency tuning word
	AD9852_SYMCLK_SERIAR_ADDR2	=	0x5, // update clock
	AD9852_SYMCLK_SERIAR_ADDR3	=	0x7, // control register

	AD9852_SYMCLK_PHASE_ADJUST_REGISTER_VALUE	=	0x0000,
	AD9852_SYMCLK_UPDATE_CLOCK_REGISTER_VALUE	=	0x0098967f,

//AD9852ASQ/AD9852AST
	AD9852ASQ_SYMCLK_CONTROL_REGISTER_VALUE		=	0x04490140,		//RefMul = 9, PLL range = 1
	AD9852AST_SYMCLK_CONTROL_REGISTER_VALUE		=	0x04060140,		//RefMul = 6, PLL range = 0
	AD9852_SYMCLK_CONTROL_REGISTER_VALUE		=	0x04540140,		//TVB595D

//////////////////////////////////////////////////////
	_FPGA_REG___MOD_CMD_1	=	TSP_MEM_DVB_H_MODE_CNTL,
	_FPGA_REG___MOD_CMD_2	=	(_FPGA_REG___MOD_CMD_1 + 2),
	_FPGA_REG___MOD_CMD_3	=	(_FPGA_REG___MOD_CMD_2 + 2),
	_FPGA_REG___MOD_CMD_4	=	(_FPGA_REG___MOD_CMD_3 + 2),
	_FPGA_REG___MOD_CMD_5	=	(_FPGA_REG___MOD_CMD_4 + 2),
	_FPGA_REG___MOD_CMD_6	=	(_FPGA_REG___MOD_CMD_5 + 2),

}	___REG__MAP_390_590_595_597___;

typedef	enum
{
	_DVB_C2_bit_sht__BW	=	16,
	_DVB_C2_bit_sht__SF	=	0,

	_DVB_C2_bit_sht__SYS_ID	=	16,
	_DVB_C2_bit_sht__NET_ID =	0,

	_DVB_C2_bit_sht__START_FREQ =	0,

	_DVB_C2_bit_sht__ds_off_R =		23,
	_DVB_C2_bit_sht__ds_off_L =		14,
	_DVB_C2_bit_sht__ds_off_RL_MASK_8 = 0xff,
	_DVB_C2_bit_sht__ds_off_RL_MASK_9 = 0x1ff,
	_DVB_C2_bit_sht__ds_tune_pos =	0,

	_DVB_C2_bit_sht__Nnoth =	20,		//	num.noth
	_DVB_C2_bit_sht__gi =		18,		//	guard interval
	_DVB_C2_bit_sht__l1tiM =	16,		//	l1 ti mod
	_DVB_C2_bit_sht__plpC =		6,		//	plp cod
	_DVB_C2_bit_sht__plpM =		3,		//	plp mod
	_DVB_C2_bit_sht__plpfecT =	2,		//	plp fec typ
	_DVB_C2_bit_sht__fecHtyp =	1,		//	fec header typ
	_DVB_C2_bit_sht__dsT =		0,		//	d.slice typ

	_DVB_C2_bit_sht__bbHdrFmt	=	24,
	_DVB_C2_bit_sht__RevTone	=	23,
	_DVB_C2_bit_sht__nothWidth	=	14,
	_DVB_C2_bit_sht__nothStart	=	0,

	//2011/4/13 TVB593,597 v2, 497
	_DVB_C2_bit_sht_l1tiM_593	= 9,	//	l1 ti mod
	_DVB_C2_bit_sht_gi_593		= 11,	//	guard interval
	_DVB_C2_bit_sht_Nnoth_593	= 13,	//	num.noth

	_DVB_C2_bit_sht__bbHdrFmt_593	= 10,	//BBHeaderFormat
	_DVB_C2_bit_sht__RevTone_593	= 9,	//ReservedTone

	_DVB_C2_bit_sht__addr_593		= 24,
	_DVB_C2_bit_sht__load_593		= 28,

}	___REG__bits_sht_DVB_C2___;

typedef	enum
{

//////////////////////////////////////////////////////
	PCI590S_REG_FPGA_CONFIG				=	0x40000, // TSP_MEM_ADDR_COMMAND
	PCI590S_REG_MODULATION_OPTION		=	0x40100, //??? well defined?, TSP_MEM_ADDR_COMMAND
	PCI590S_REG_SDRAM_CLOCK_SELECTION	=	0x40200, //??? not defined, TSP_MEM_ADDR_COMMAND
	PCI590S_REG_ISDBT_SYMBOL_CLOCK_CTRL	=	0x40300, //??? not defined, TSP_MEM_ISDBT_SYMBOL_CLOCK_CTRL

	PCI590S_REG_RESET_COMMAND			=	0x50100,	// TSP_MEM_ADDR_COMMAND
	PCI590S_REG_SELECT_EXT_OSC			=	0x50200, // TSP_MEM_ADDR_COMMAND
	PCI590S_REG_OPERATION_MODE			=	0x50300, // TSP_MEM_ADDR_COMMAND
	PCI590S_REG_FRONT_232_TX			=	0x50400,
	PCI590S_REG_FRONT_232_RX_BUF_CLR	=	0x50500, // TSP_MEM_ADDR_COMMAND
	PCI590S_REG_DDS_INC					=	0x51000,
	PCI590S_REG_MAX_PLAYRATE			=	0x51100,
	PCI590S_REG_DRAM_BANKOFFSET			=	0x51200,
	PCI590S_REG_DRAM_SUB_BANKOFFSET		=	0x51300,
	PCI590S_REG_DRAM_BANKINFO			=	0x51400,	//??? TSP_MEM_ADDR_BANK_INFO
	PCI590S_REG_MOD_COMMAND1			=	0x52000,
	PCI590S_REG_MOD_COMMAND2			=	0x52100,
	PCI590S_REG_MOD_COMMAND3			=	0x52200,
	PCI590S_REG_MOD_COMMAND4			=	0x52300,
	PCI590S_REG_MOD_COMMAND5			=	0x52400,
	PCI590S_REG_MOD_COMMAND6			=	0x52500,
	PCI590S_REG_NOISE_GENERATOR_CTRL	=	0x53000,
	PCI590S_REG_BERT_CTRL				=	0x53100,
	PCI590S_REG_FILTER_DOWNLOAD_CONTROL =	0x53200,
	PCI590S_REG_SCALE_FACTOR			=	0x53300,
	PCI590S_REG_TS_INPUT_OUTPUT_CTRL	=	0x54000,
	PCI590S_REG_DAC_CONTROL				=	0x55000,
	PCI590S_REG_DAC_PLL_LOCK_CONTROL	=	0x55100,
	PCI590S_REG_MOD_RESET_CONTROL		=	0x56000, //???
	PCI590S_REG_SYMBOL_CLOCK_CONTROL	=	0x57000,
	PCI590S_REG_TRF178_PLL1_CTRL		=	0x58000,
	PCI590S_REG_TRF178_PLL2_CTRL		=	0x58100,
	PCI590S_REG_TRF178_ATTEN_CTRL		=	0x58200,
	PCI590S_REG_TRF178_BAND_CTRL		=	0x58300,
	PCI590S_REG_UPCONV_AMP_SELECTION	=	0x58400,
	PCI590S_REG_LED_CONTROL				=	0x58500,
	PCI590S_REG_FPGA_TEST_WRITE			=	0x59000,
	PCI590S_REG_DEMUX_BLK_TEST_CONTROL	=	0x59100,
	PCI590S_REG_LICENSEDATA0			=	0x5A000,
	PCI590S_REG_LICENSEDATA1			=	0x5A100,
	PCI590S_REG_LICENSEDATA2			=	0x5A200,
	PCI590S_REG_LICENSEDATA3			=	0x5A300,
	PCI590S_REG_LN_DECIPHER_CTRL		=	0x5A400,
	PCI590S_REG_SN_CTRL					=	0x5A500,
	PCI590S_REG_PRECORRECTION_CONTROL	=	0x5B000,
	PCI590S_REG_PRECORRECTION_DNDATA	=	0x5B100,
	PCI590S_REG_PCR_RESTAMP_CONTROL		=	0x5C000,

	PCI590S_REG_BOARD_STATUS			=	0x60000,
	PCI590S_REG_MOD_STATUS				=	0x60100,
	PCI590S_REG_BUFFER_STATUS			=	0x60200,
	PCI590S_REG_PCR_RESTAMP_STATUS		=	0x60300,
	PCI590S_REG_FPGA_TEST_READ			=	0x60400,
	PCI590S_REG_ERROR_STATUS			=	0x60500,
	PCI590S_REG_PUMPING_TS_COUNTER		=	0x60600,
	PCI590S_REG_FRONT_BUF_READY			=	0x60700,
	PCI590S_REG_FRONT_DATA_READ			=	0x60800,
	PCI590S_REG_DAC_DATA_READ			=	0x60900,
	PCI590S_REG_Chip_SN0				=	0x61000,
	PCI590S_REG_Chip_SN1				=	0x61100,
	PCI590S_REG_Chip_READ_STATUS		=	0x61200,
	PCI590S_REG_MODULATOR_PERMISSION	=	0x61300,
	PCI590S_REG_ENCRYPT_SN0				=	0x61400,
	PCI590S_REG_ENCRYPT_SN1				=	0x61500,
	PCI590S_REG_ENCRYPT_SN2				=	0x61600,
	PCI590S_REG_ENCRYPT_SN3				=	0x61700,

	PCI590S_REG_BOARD_ID_OPTION			=	0x68000,
	PCI590S_REG_CONFIGURE_STATUS_READ	=	0x78000,
	PCI590S_REG_MODULATOR_OPTION_STATUS =	0x7C000,
	PCI590S_REG_BOARD_SECURITY			=	0x70000, //??? not defined, TSP_BOARD_SECURITY

//I/Q PLAY/CAPTURE
	PCI590S_REG_IQ_PLAY_CAPTURE_CTRL	=	0x5D000,
	PCI590S_REG_IQ_PLAY_CAPTURE_FPGA_CAP =	0x62000,
	PCI590S_REG_IQ_PLAY_CAPTURE_FPGA_BLD =	0x62100,

//////////////////////////////////////////////////////
	PCI590S_CARD_CFG_START				=	0x00000004,
	PCI590S_CARD_CFG_END				=	0x00000000,
	PCI590S_CARD_RESET_ALL_RELEASE		=	0x00000000,
	PCI590S_CARD_RESET_ALL_ASSERT		=	0x00000001,
	PCI590S_CARD_RESET_DP_RELEASE		=	0x00000000,
	PCI590S_CARD_RESET_DP_ASSERT		=	0x00000002,
	PCI590S_CARD_RESET_TS_RELEASE		=	0x00000000,
	PCI590S_CARD_RESET_TS_ASSERT		=	0x00000004,
	PCI590S_CARD_RESET_MOD_RELEASE		=	0x00000000,
	PCI590S_CARD_RESET_MOD_ASSERT		=	0x00000008,

	PCI590S_OPERATION_MODE_STOP			=	0x00000000,
	PCI590S_OPERATION_MODE_PLAY			=	0x00000001,
	PCI590S_OPERATION_MODE_CAPTURE		=	0x00000002,

	PCI590S_NO_EXT_OSC_SELECTION		=	0x00000000,
	PCI590S_EXT_OSC_SELECTION			=	0x00000001,
}	___REG__MAP_590S___;
typedef	enum
{
//////////////////////////////////////////////////////
//	VENDOR_ID							=	0x9445,
	TVB593_ID							=	0x0593,
	TVB593_REV_EXT						=	0x593E,
	
//////////////////////////////////////////////////////
	PCI593_REG_FPGA_CONFIG				=	0x40000, // TSP_MEM_ADDR_COMMAND
	PCI593_REG_MODULATION_OPTION		=	0x40100, //??? well defined?, TSP_MEM_ADDR_COMMAND
	PCI593_REG_SDRAM_CLOCK_SELECTION	=	PCI593_REG_MODULATION_OPTION,
	PCI593_REG_ISDBT_SYMBOL_CLOCK_CTRL	=	0x40300, //??? not defined, TSP_MEM_ISDBT_SYMBOL_CLOCK_CTRL

	PCI593_REG_RESET_COMMAND		=	0x50100,	// TSP_MEM_ADDR_COMMAND
	PCI593_REG_SELECT_EXT_OSC		=	0x50200, // TSP_MEM_ADDR_COMMAND
	PCI593_REG_OPERATION_MODE		=	0x50300, // TSP_MEM_ADDR_COMMAND //PCI590S_REG_OPERATION_MODE + PCI590S_REG_TS_INPUT_OUTPUT_CTRL
	PCI593_REG_FRONT_232_TX				=	0x50400,
	PCI593_REG_FRONT_232_RX_BUF_CLR		=	0x50500, // TSP_MEM_ADDR_COMMAND
	PCI593_REG_DDS_INC				=	PCI593_REG_SELECT_EXT_OSC,//0x51000
	PCI593_REG_MAX_PLAYRATE			=	PCI593_REG_SELECT_EXT_OSC,//0x51100
	PCI593_REG_DRAM_BANKOFFSET		=	0x51200, //PCI590S_REG_DRAM_BANKOFFSET + PCI590S_REG_DRAM_SUB_BANKOFFSET
	PCI593_REG_DRAM_SUB_BANKOFFSET	=	PCI593_REG_DRAM_BANKOFFSET,
	PCI593_REG_DRAM_BANKINFO			=	0x51400,	//??? TSP_MEM_ADDR_BANK_INFO
	PCI593_REG_MOD_COMMAND1			=	0x52000,
	PCI593_REG_MOD_COMMAND2			=	PCI593_REG_MOD_COMMAND1,
	PCI593_REG_MOD_COMMAND3			=	PCI593_REG_MOD_COMMAND1,
	PCI593_REG_MOD_COMMAND4			=	PCI593_REG_MOD_COMMAND1,
	PCI593_REG_MOD_COMMAND5			=	PCI593_REG_MOD_COMMAND1,
	PCI593_REG_MOD_COMMAND6			=	PCI593_REG_MOD_COMMAND1,
	PCI593_REG_NOISE_GENERATOR_CTRL	=	0x53000,	//PCI590S_REG_NOISE_GENERATOR_CTRL + PCI590S_REG_BERT_CTRL
	PCI593_REG_BERT_CTRL			=	PCI593_REG_NOISE_GENERATOR_CTRL,
	PCI593_REG_FILTER_DOWNLOAD_CONTROL	=	0x53200,
	PCI593_REG_SCALE_FACTOR			=	0x53300,
	PCI593_REG_TS_INPUT_OUTPUT_CTRL	=	PCI593_REG_OPERATION_MODE,
	PCI593_REG_DAC_CONTROL				=	0x55000,
	PCI593_REG_DAC_PLL_LOCK_CONTROL		=	0x55100,
	PCI593_REG_MOD_RESET_CONTROL		=	0x56000, //???
	PCI593_REG_SYMBOL_CLOCK_CONTROL		=	0x57000,
	PCI593_REG_TRF178_PLL1_CTRL			=	0x58000,
	PCI593_REG_TRF178_PLL2_CTRL			=	0x58100,
	PCI593_REG_TRF178_ATTEN_CTRL	=	0x58200,	//PCI590S_REG_TRF178_ATTEN_CTRL + PCI590S_REG_TRF178_BAND_CTRL + PCI590S_REG_UPCONV_AMP_SELECTION
	PCI593_REG_TRF178_BAND_CTRL		=	PCI593_REG_TRF178_ATTEN_CTRL,
	PCI593_REG_UPCONV_AMP_SELECTION	=	PCI593_REG_TRF178_ATTEN_CTRL,
	PCI593_REG_LED_CONTROL				=	0x40200,//0x58500
	PCI593_REG_FPGA_TEST_WRITE			=	0x59000,
	PCI593_REG_DEMUX_BLK_TEST_CONTROL	=	0x59100,
	PCI593_REG_LICENSEDATA0				=	0x5A000,
	PCI593_REG_LICENSEDATA1				=	0x5A100,
	PCI593_REG_LICENSEDATA2				=	0x5A200,
	PCI593_REG_LICENSEDATA3				=	0x5A300,
	PCI593_REG_LN_DECIPHER_CTRL			=	0x5A400,
	PCI593_REG_SN_CTRL					=	0x5A500,
	PCI593_REG_PRECORRECTION_CONTROL	=	0x5B000,
	PCI593_REG_PRECORRECTION_DNDATA		=	0x5B100,
	PCI593_REG_PCR_RESTAMP_CONTROL		=	0x5C000,

	PCI593_REG_BOARD_STATUS				=	0x60000,
	PCI593_REG_MOD_STATUS				=	0x60100,
	PCI593_REG_BUFFER_STATUS			=	0x60200,
	PCI593_REG_PCR_RESTAMP_STATUS		=	0x60300,
	PCI593_REG_FPGA_TEST_READ			=	0x60400,
	PCI593_REG_ERROR_STATUS				=	0x60500,
	PCI593_REG_PUMPING_TS_COUNTER		=	0x60600,
	PCI593_REG_FRONT_BUF_READY			=	0x60700,
	PCI593_REG_FRONT_DATA_READ			=	0x60800,
	PCI593_REG_DAC_DATA_READ			=	0x60900,
	PCI593_REG_Chip_SN0				=	0x61000,
	PCI593_REG_Chip_SN1				=	0x61100,
	PCI593_REG_Chip_READ_STATUS		=	0x61200,
	PCI593_REG_MODULATOR_PERMISSION	=	0x61300,
	PCI593_REG_ENCRYPT_SN0				=	0x61400,
	PCI593_REG_ENCRYPT_SN1				=	0x61500,
	PCI593_REG_ENCRYPT_SN2				=	0x61600,
	PCI593_REG_ENCRYPT_SN3				=	0x61700,

	PCI593_REG_BOARD_ID_OPTION			=	0x68000,
	PCI593_REG_CONFIGURE_STATUS_READ	=	0x78000,
	PCI593_REG_MODULATOR_OPTION_STATUS	=	0x7C000,
	PCI593_REG_BOARD_SECURITY			=	0x70000, //??? not defined, TSP_BOARD_SECURITY

//I/Q PLAY/CAPTURE
	PCI593_REG_IQ_PLAY_CAPTURE_CTRL	=	0x5D000,
	PCI593_REG_IQ_PLAY_CAPTURE_FPGA_CAP =	0x62000,
	PCI593_REG_IQ_PLAY_CAPTURE_FPGA_BLD =	0x62100,

//TVB593
	PCI593_REG_IQ_PLAY_CAPTURE_FPGA_READ =	0x63000,
	
//////////////////////////////////////////////////////
	PCI593_CARD_CFG_START				=	0x00000004,
	PCI593_CARD_CFG_END				=	0x00000000,
	PCI591S_CARD_DEV_OE				=	0x00000008,
	PCI593_CARD_RESET_ALL_RELEASE		=	0x00000000,
	PCI593_CARD_RESET_ALL_ASSERT		=	0x00000001,
	PCI593_CARD_RESET_DP_RELEASE		=	0x00000000,
	PCI593_CARD_RESET_DP_ASSERT		=	0x00000002,
	PCI593_CARD_RESET_TS_RELEASE		=	0x00000000,
	PCI593_CARD_RESET_TS_ASSERT		=	0x00000004,
	PCI593_CARD_RESET_MOD_RELEASE		=	0x00000000,
	PCI593_CARD_RESET_MOD_ASSERT		=	0x00000008,
	PCI593_CARD_RESET_INIT_SDRAM		=	0x00000040,
	PCI593_CARD_RESET_MOD1_ASSERT	=	0x00000100,
	PCI593_CARD_RESET_MOD2_ASSERT	=	0x00000200,
	PCI593_CARD_RESET_MOD3_ASSERT	=	0x00000400,
	PCI593_CARD_RESET_MOD4_ASSERT	=	0x00000800,
	PCI593_CARD_RESET_DP1_ASSERT	=	0x00001000,
	PCI593_CARD_RESET_DP2_ASSERT	=	0x00002000,
	PCI593_CARD_RESET_DP3_ASSERT	=	0x00004000,
	PCI593_CARD_RESET_DP4_ASSERT	=	0x00008000,

	PCI593_OPERATION_MODE_STOP			=	0x00000000,
	PCI593_OPERATION_MODE_PLAY			=	0x00000001,
	PCI593_OPERATION_MODE_CAPTURE		=	0x00000002,

	PCI593_NO_EXT_OSC_SELECTION		=	0x00000000,
	PCI593_EXT_OSC_SELECTION			=	0x00000001,

	//2012/4/12 SINGLE TONE
	PCI593_SINGLE_TONE					=	0x52C00,

	//2012/9/6 PCR Restamp
	PCI593_PCR_RESTAMP_CTRL				=	0x54000,
	
	//2013/1/16 Fast download
	PCI593_FAST_DOWNLOAD_CTRL			=	0x40800,//0x7FF00,
	PCI593_FAST_DOWNLOAD_DATA			=	0x40900,
	//2013/5/3 TS counter Control and Select register.
	PCI593_TS_COUNTER_CTRL				=	0x54300,

}	___REG__MAP_593___;

//////////////////////////////////////////////////////
//////////////////////////////////////////////////////
typedef	enum
{
	_TVB597_REV_EXT						=	TVB593_REV_EXT,

//////////////////////////////////////////////////////
	_ADR_597v2_FPGA_CONFIG =	PCI593_REG_FPGA_CONFIG, //	32 	W EPM570 TVB593과 같다
	_ADR_597v2_Modulator_Option =	PCI593_REG_MODULATION_OPTION, //	32 W EPM570 TVB593과 같다
	_ADR_597v2_LED_control =	0x40200, //	32 W EPM570 TVB593과 같다
	_ADR_597v2_Flash_memory_control =	PCI593_REG_ISDBT_SYMBOL_CLOCK_CTRL, //	32 W EPM570 New feature
	_ADR_597v2_CPLD_Operation_control =	0x40400, //	32 W EPM570 New feature
	_ADR_597v2_Flash_Write_Data =	0x40500, //	32 W EPM570 New feature
	_ADR_597v2_Board_ID_Option =	PCI593_REG_BOARD_ID_OPTION, //	32 R EPM570 TVB593과 같다
	_ADR_597v2_Flash_memory_status =	0x69000, //	32 R EPM570 New feature
	_ADR_597v2_Flash_memory_Wr_Stat =	0x6A000, //	32 R EPM570 New feature
	_ADR_597v2_Configure_Status_Read =	PCI593_REG_CONFIGURE_STATUS_READ, //	32 R EPM570 TVB593과 같다

	_ADR_597v2_FPGA_RESET_CTRL =	PCI593_REG_RESET_COMMAND, //	R/W Indirect change
	_ADR_597v2_FPGA_PLAY_RATE_CTRL =	PCI593_REG_SELECT_EXT_OSC, //	R/W Indirect
	_ADR_597v2_FPGA_OPERATION_MODE_TS_IO_CTRL =	PCI593_REG_OPERATION_MODE, //	R/W Indirect
	_ADR_597v2_FPGA_DRAM_BANK_SUB_BANK_OFFSET_CTRL	=	PCI593_REG_DRAM_BANKOFFSET, //	R/W
	_ADR_597v2_FPGA_MODULATOR_PARAMETER =	PCI593_REG_MOD_COMMAND1, //	R/W indirect
	_ADR_597v2_FPGA_BERT_NOISE_GENERATION_CTRL =	PCI593_REG_NOISE_GENERATOR_CTRL, //	R/W indirect
	_ADR_597v2_FPGA_MODULATOR_SCALE_FACTOR_CTRL	=	PCI593_REG_SCALE_FACTOR, //	R/W
	_ADR_597v2_FPGA_DAC_CTRL1 =	PCI593_REG_DAC_CONTROL, //	R/W indirect
	_ADR_597v2_FPGA_DAC_CTRL2 =	PCI593_REG_DAC_PLL_LOCK_CONTROL, //	R/W indirect
	_ADR_597v2_FPGA_SYMBOL_CLOCK_DDS_CTRL1 =	0x57100, //	R/W indirect new
	_ADR_597v2_FPGA_SYMBOL_CLOCK_DDS_CTRL2 =	0x57200, //	R/W indirect new
	_ADR_597v2_FPGA_UPCONV_PLL1_CTRL =	PCI593_REG_TRF178_PLL1_CTRL, //	R/W indirect
	_ADR_597v2_FPGA_UPCONV_PLL2_CTRL =	PCI593_REG_TRF178_PLL2_CTRL, //	R/W indirect
	_ADR_597v2_FPGA_UPCONV_SW_ATTN_AMP_CTRL =	PCI593_REG_TRF178_ATTEN_CTRL, //	R/W Indirect
	_ADR_597v2_FPGA_FPGA_TEST_WRITE =	PCI593_REG_FPGA_TEST_WRITE, //	W
	_ADR_597v2_FPGA_DEMUX_BLK_TEST_CTRL =	PCI593_REG_DEMUX_BLK_TEST_CONTROL, //	W
	_ADR_597v2_FPGA_LicenseData0 =	PCI593_REG_LICENSEDATA0, //	W
	_ADR_597v2_FPGA_LicenseData1 =	PCI593_REG_LICENSEDATA1, //	W
	_ADR_597v2_FPGA_LicenseData2 =	PCI593_REG_LICENSEDATA2, //	W
	_ADR_597v2_FPGA_LicenseData3 =	PCI593_REG_LICENSEDATA3, //	W
	_ADR_597v2_FPGA_LN_Decipher_Ctrl =	PCI593_REG_LN_DECIPHER_CTRL, //	W
	_ADR_597v2_FPGA_SN_Ctrl =	PCI593_REG_SN_CTRL, //	W
	_ADR_597v2_FPGA_EEPROM_CTRL =	PCI593_REG_PRECORRECTION_CONTROL, //	R/W indirect new
	_ADR_597v2_FPGA_Special_Feature_Control =	PCI593_REG_IQ_PLAY_CAPTURE_CTRL, //	R/W Indirect
	_ADR_597v2_FPGA_Board_Status =	PCI593_REG_BOARD_STATUS, //	R change
	_ADR_597v2_FPGA_Modulator_Status =	PCI593_REG_MOD_STATUS, //	R
	_ADR_597v2_FPGA_Buffer_Status =	PCI593_REG_BUFFER_STATUS, //	R
	_ADR_597v2_FPGA_FPGA_TEST_READ =	PCI593_REG_FPGA_TEST_READ, //	R
	_ADR_597v2_FPGA_Error_Status =	PCI593_REG_ERROR_STATUS, //	R
	_ADR_597v2_FPGA_Pumping_TS_Counter =	PCI593_REG_PUMPING_TS_COUNTER, //	R
	_ADR_597v2_FPGA_FRONT_BUF_Ready =	PCI593_REG_FRONT_BUF_READY, //	R
	_ADR_597v2_FPGA_FRONT_DATA_Read =	PCI593_REG_FRONT_DATA_READ, //	R
	_ADR_597v2_FPGA_DAC_DATA_Read =	PCI593_REG_DAC_DATA_READ, //	R
	_ADR_597v2_FPGA_EEPROM_Read =	0x60A00, //	R new
	_ADR_597v2_FPGA_DDS_DATA_Read_1 =	0x60B00, //	R new
	_ADR_597v2_FPGA_DDS_DATA_Read_2 =	0x60C00, //	R new
	_ADR_597v2_FPGA_Chip_SN_0 =	PCI593_REG_Chip_SN0, //	R
	_ADR_597v2_FPGA_Chip_SN_1 =	PCI593_REG_Chip_SN1, //	R
	_ADR_597v2_FPGA_Chip_Read_Status =	PCI593_REG_Chip_READ_STATUS, //	R
	_ADR_597v2_FPGA_Modulator_Permission =	PCI593_REG_MODULATOR_PERMISSION, //	R
	_ADR_597v2_FPGA_Encrypt_SN0 =	PCI593_REG_ENCRYPT_SN0, //	R
	_ADR_597v2_FPGA_Encrypt_SN1 =	PCI593_REG_ENCRYPT_SN1, //	R
	_ADR_597v2_FPGA_Encrypt_SN2 =	PCI593_REG_ENCRYPT_SN2, //	R
	_ADR_597v2_FPGA_Encrypt_SN3 =	PCI593_REG_ENCRYPT_SN3, //	R
	_ADR_597v2_FPGA_FPGA_capability =	PCI593_REG_IQ_PLAY_CAPTURE_FPGA_CAP, //	R Indirect
	_ADR_597v2_FPGA_FPGA_build_number =	PCI593_REG_IQ_PLAY_CAPTURE_FPGA_BLD, //	R Indirect
	_ADR_597v2_FPGA_FPGA_read_register =	PCI593_REG_IQ_PLAY_CAPTURE_FPGA_READ, //	R
//2011/4/14
	_ADR_597v2_FPGA_FPGA_AD9852_INFO = 0x6B000,
	_ADR_597v2_WATCHDOG_CONTROL = 0x40600,
	_ADR_597v2_WATCHDOG_STATUS = 0x70000,


}	___REG__MAP_597v2___;

typedef	enum
{
//	bits of Bd security reg.	adr 0x700000
	_bits_sht_en_dvb_t_bd_grp0_	=	0,
	_bits_sht_en_8vsb_bd_grp0_	=	1,
	_bits_sht_en_qama_bd_grp0_	=	2,
	_bits_sht_en_qamb_bd_grp0_	=	3,
	_bits_sht_en_qpsk_bd_grp0_	=	4,
	_bits_sht_en_tdmb_bd_grp0_	=	5,
	_bits_sht_en_dtmb_bd_grp0_	=	6,

	_bits_mask_act_mixer_bd_grp1_	=	0x01,
	_bits_sht_s_s2_0_dBm_bd_grp1_	=	3,

	_bits_sht_act_mixer_bd_grp2_	=	8,
	_bits_sht_s_s2_0_dBm_bd_grp2_	=	11,
	_bits_sht_led_ctl_bd_grp2_	=	12,

}	___BITS_misc___;

typedef	enum
{
	_ADR_591_BD_ID_REV =	PCI593_REG_BOARD_ID_OPTION,

	_ADR_591_UPCONV_PLL1_CTRL =	PCI593_REG_TRF178_PLL1_CTRL,
	_ADR_591_UPCONV_PLL2_CTRL =	PCI593_REG_TRF178_PLL2_CTRL,
	_ADR_591_UPCONV_SW_ATTN_AMP_CTRL =	PCI593_REG_TRF178_ATTEN_CTRL,

}	___REG__MAP_591___;
typedef	enum
{
	TSP_MEM_ADDR_STREAM_TAG_CNTL	=	0x500100,
	TSP_MEM_ADDR_OPMODE_CNTL		=	0x500101,
	TSP_MEM_ADDR_TS_OUPUT_CNTL		=	0x500110,
	TSP_MEM_ADDR_RESET_CNTL			=	0x500120,
	TSP_MEM_ADDR_DDSCLOCK_INC1		=	0x500140,
	TSP_MEM_ADDR_DDSCLOCK_INC2		=	0x500240,
	TSP_MEM_ADDR_DDSCLOCK_INC3		=	0x500340,
	TSP_MEM_ADDR_DDSCLOCK_INC4		=	0x500440,
	TSP_MEM_ADDR_RRC_START			=	0x140C000,	//byte address
	TSP_MEM_ADDR_INTERP_1ST_START	=	0x140C000,	//byte address
	TSP_MEM_ADDR_INTERP_2ND_START	=	0x140C000,	//byte address
	TSP_MEM_ADDR_INTERP_3RD_START	=	0x140C000,	//byte address
	TSP_MEM_ADDR_FILTER_TYPE_CNTL	=	0x503F00,

	_ADR_594_BUF_STATUS_	=	0x600081,
	_ADR_594_BUF_STATUS_STREAM_	=	0x600082,
	_ADR_594_BUF_STATUS_CAPTURE_ =	0x600086,
}	___REG__MAP_594___;
typedef	enum
{
	_CMD_MOD_RST__all_blk_	=	0,
	_CMD_MOD_RST__dta_pumping_blk_,
	_CMD_MOD_RST__ts_io_blk_,
	_CMD_MOD_RST__all_mod_blk_	=	3,
	_CMD_MOD_RST__init_sdram_	=	6,
	_CMD_MOD_RST__mod_1_blk_	=	8,
	_CMD_MOD_RST__mod_2_blk_,
	_CMD_MOD_RST__mod_3_blk_,
	_CMD_MOD_RST__mod_4_blk_	=	11,
	_CMD_MOD_RST__dp_1_blk_	=	12,
	_CMD_MOD_RST__dp_2_blk_,
	_CMD_MOD_RST__dp_3_blk_,
	_CMD_MOD_RST__dp_4_blk_	=	15,

	_CMD_MOD_RST_sub_opt__mod_n_blk_	=	0xf1,
	_CMD_MOD_RST__dp_mod_blk_ = 0xf2,
}	___CMD_MOD_RST___;

typedef enum
{
	FPGA_HMC833_READ_DATA_REG1 = 0x63100,
	FPGA_HMC833_READ_DATA_REG2 = 0x63200,
	FPGA_HMC1033_CTRL_REG	= 0x57300,
	FPGA_HMC988_CTRL_REG	= 0x57400,
	FPGA_HMC988_READ_DATA_REG = 0x60B00,
	FPGA_HMC1033_READ_DATA_REG = 0x60C00,
}	__REG__MAP_599___;

#ifdef __cplusplus
}
#endif

#endif

