{"hands_on_practices": [{"introduction": "The NAND gate is a cornerstone of digital electronics, celebrated for its universality—the ability to construct any other logic function. However, it is crucial to understand that its algebraic behavior differs from familiar arithmetic operations. This exercise [@problem_id:1382099] directly confronts the common but incorrect assumption of associativity, demonstrating through Boolean algebra that the order of operations matters profoundly. By identifying specific inputs where $(A \\text{ NAND } B) \\text{ NAND } C$ and $A \\text{ NAND } (B \\text{ NAND } C)$ produce different results, you will gain a deeper appreciation for the precision required in digital circuit design.", "problem": "An engineer is testing a custom-built processing unit. The design relies on chaining two-input NAND gates to process three binary signals, $A$, $B$, and $C$. The engineer notices that the order of operations matters, specifically that the circuit configuration for `(A NAND B) NAND C` produces a different output than the configuration for `A NAND (B NAND C)` for certain inputs. The NAND operation is defined in Boolean algebra as $X \\text{ NAND } Y = (X \\cdot Y)'$, where `·` represents the logical AND and `'` represents the logical NOT (e.g., $1' = 0$ and $0' = 1$).\n\nYour task is to identify all input combinations from the list below for which these two circuit configurations yield different results. An input combination is given as an ordered triplet $(A, B, C)$.\n\nSelect all of the following input combinations $(A, B, C)$ that result in $(A \\text{ NAND } B) \\text{ NAND } C \\neq A \\text{ NAND } (B \\text{ NAND } C)$.\n\nA. (0, 0, 1)\n\nB. (0, 1, 0)\n\nC. (1, 1, 1)\n\nD. (1, 0, 1)\n\nE. (1, 1, 0)", "solution": "We use the Boolean definition of NAND: for any Boolean $X,Y$, $X \\text{ NAND } Y = (X \\cdot Y)'$, where $\\cdot$ is logical AND and $'$ is logical NOT. We also use De Morgan’s law $(X \\cdot Y)' = X' + Y'$, where $+$ denotes logical OR, and the involution law $(X')' = X$.\n\nFirst simplify the two expressions symbolically.\n\nLeft expression:\nLet $D = A \\text{ NAND } B = (A \\cdot B)'$. Then\n$$(A \\text{ NAND } B) \\text{ NAND } C = D \\text{ NAND } C = (D \\cdot C)' = ((A \\cdot B)' \\cdot C)'.$$\nBy De Morgan’s law,\n$$((A \\cdot B)' \\cdot C)' = ((A \\cdot B)')' + C' = A \\cdot B + C'.$$\n\nRight expression:\nLet $E = B \\text{ NAND } C = (B \\cdot C)'$. Then\n$$A \\text{ NAND } (B \\text{ NAND } C) = A \\text{ NAND } E = (A \\cdot E)' = (A \\cdot (B \\cdot C)')'.$$\nBy De Morgan’s law,\n$$(A \\cdot (B \\cdot C)')' = A' + ((B \\cdot C)')' = A' + B \\cdot C.$$\n\nThus,\n$$(A \\text{ NAND } B) \\text{ NAND } C = A \\cdot B + C', \\quad A \\text{ NAND } (B \\text{ NAND } C) = A' + B \\cdot C.$$\nWe must find inputs where $A \\cdot B + C' \\neq A' + B \\cdot C$.\n\nEvaluate each listed option:\n\nA. $(A,B,C) = (0,0,1)$:\n$$A \\cdot B + C' = 0 \\cdot 0 + 1' = 0 + 0 = 0,$$\n$$A' + B \\cdot C = 0' + 0 \\cdot 1 = 1 + 0 = 1.$$\nDifferent ⇒ select A.\n\nB. $(A,B,C) = (0,1,0)$:\n$$A \\cdot B + C' = 0 \\cdot 1 + 0' = 0 + 1 = 1,$$\n$$A' + B \\cdot C = 0' + 1 \\cdot 0 = 1 + 0 = 1.$$\nEqual ⇒ do not select B.\n\nC. $(A,B,C) = (1,1,1)$:\n$$A \\cdot B + C' = 1 \\cdot 1 + 1' = 1 + 0 = 1,$$\n$$A' + B \\cdot C = 1' + 1 \\cdot 1 = 0 + 1 = 1.$$\nEqual ⇒ do not select C.\n\nD. $(A,B,C) = (1,0,1)$:\n$$A \\cdot B + C' = 1 \\cdot 0 + 1' = 0 + 0 = 0,$$\n$$A' + B \\cdot C = 1' + 0 \\cdot 1 = 0 + 0 = 0.$$\nEqual ⇒ do not select D.\n\nE. $(A,B,C) = (1,1,0)$:\n$$A \\cdot B + C' = 1 \\cdot 1 + 0' = 1 + 1 = 1,$$\n$$A' + B \\cdot C = 1' + 1 \\cdot 0 = 0 + 0 = 0.$$\nDifferent ⇒ select E.\n\nTherefore, the inputs that yield different results are A and E.", "answer": "$$\\boxed{AE}$$", "id": "1382099"}, {"introduction": "Having explored the unique properties of individual gates, we now turn to their constructive power. The concept of universality means a complex system can be built from a single type of gate, a principle that simplifies manufacturing and inventory. This practice [@problem_id:1382064] challenges you to design a common logic function, the XNOR or 'equivalence' gate, using only two-input NOR gates. Successfully completing this task reinforces your skills in Boolean manipulation and provides a concrete example of how fundamental components are assembled into more sophisticated functional blocks.", "problem": "A hardware engineer is tasked with designing a simple module for a legacy control system. This module functions as a 'compatibility checker'. It receives two single-bit digital signals, which we will denote as $A$ and $B$. The module's specification requires it to produce a high logic output (representing '1') if and only if the inputs $A$ and $B$ are identical (i.e., both are '0' or both are '1'). Otherwise, the module must produce a low logic output (representing '0').\nDue to a surplus in the component inventory, the engineer must build this module using only two-input NOR gates. A two-input NOR gate with inputs $X$ and $Y$ produces an output that is the logical negation of an OR operation on its inputs.\n\nWhat is the absolute minimum number of two-input NOR gates required to construct this compatibility checker module?", "solution": "We need the function that is high if and only if $A$ and $B$ are equal, i.e., the logical equivalence (XNOR):\n$$\nF = A \\odot B = (A \\oplus B)' = (\\bar{A}B + A\\bar{B})' = (A + \\bar{B})(\\bar{A} + B).\n$$\nWe are restricted to two-input NOR gates. A two-input NOR implements\n$$\n\\operatorname{NOR}(X,Y) = (X + Y)'.\n$$\n\nConstructing $F$ with four two-input NOR gates:\n1) Let $p = \\operatorname{NOR}(A,B) = (A + B)' = \\bar{A}\\bar{B}$ by De Morgan.\n\n2) Let $q = \\operatorname{NOR}(A,p) = (A + p)'$. Substitute $p = \\bar{A}\\bar{B}$ to simplify the inner sum:\n$$\nA + p = A + \\bar{A}\\bar{B} = (A + \\bar{A})(A + \\bar{B}) = 1 \\cdot (A + \\bar{B}) = A + \\bar{B},\n$$\nso\n$$\nq = (A + \\bar{B})' = \\bar{A}B.\n$$\n\n3) Let $r = \\operatorname{NOR}(B,p) = (B + p)' = (B + \\bar{A}\\bar{B})'$. Simplify similarly:\n$$\nB + \\bar{A}\\bar{B} = (B + \\bar{A})(B + \\bar{B}) = (\\bar{A} + B)\\cdot 1 = \\bar{A} + B,\n$$\nhence\n$$\nr = (\\bar{A} + B)' = A\\bar{B}.\n$$\n\n4) Finally, take\n$$\nF = \\operatorname{NOR}(q,r) = (q + r)' = (\\bar{A}B + A\\bar{B})' = A \\odot B.\n$$\n\nThus, the circuit uses exactly four two-input NOR gates and realizes $F$.\n\nWhy fewer than four NOR gates are impossible:\n- The final gate must be a NOR whose inputs are some intermediate functions $U$ and $V$ of $A$ and $B$, so $F = (U + V)'$ and hence $F' = U + V$.\n- Since $F' = \\bar{A}B + A\\bar{B}$ and its only prime implicants are $\\bar{A}B$ and $A\\bar{B}$, any sum representation $U + V$ that equals $F'$ must provide, up to redundancy, both implicants. Therefore, we need two distinct intermediate signals behaving like $\\bar{A}B$ and $A\\bar{B}$ (or functions equivalent to them).\n- Each of $\\bar{A}B$ and $A\\bar{B}$ depends on a complemented literal of a different variable. With only primary inputs $A$ and $B$ available, producing both requires at least two prior operations (you cannot obtain both $A'$ and $B'$ or their equivalents from zero or one NOR gate). Consequently, together with the final NOR, at least four NOR gates are required.\n\nTherefore, the absolute minimum number of two-input NOR gates to implement the XNOR (compatibility checker) is four.", "answer": "$$\\boxed{4}$$", "id": "1382064"}, {"introduction": "A perfectly designed circuit is only as reliable as its physical components. In the real world, hardware can fail in predictable ways, and a crucial skill for any engineer is to analyze the impact of such failures. This exercise [@problem_id:1382085] introduces the concept of a \"stuck-at fault,\" a common failure model where a circuit input is permanently fixed to a single logic level. You will use Boolean algebra to determine how a stuck-at-1 fault simplifies and changes the intended logic of a safety interlock circuit, bridging the gap between abstract design and practical diagnostics.", "problem": "A safety interlock circuit for an industrial machine is governed by three binary inputs: $A$ (primary power enabled), $B$ (safety guard in place), and $C$ (emergency stop button *not* pressed). The machine's motor is allowed to run, represented by the output function $F(A, B, C) = 1$, only if the logic function below is satisfied:\n\n$$F(A, B, C) = A \\cdot (B' + C)$$\n\nThis expression means the motor runs if primary power is enabled AND (the safety guard is not in place OR the emergency stop button is not pressed). This non-intuitive logic for $B'$ reflects a special maintenance mode where the motor can be tested with the guard removed.\n\nA wiring fault occurs in the circuit, causing the signal from the safety guard sensor to be permanently fixed at a high voltage level, regardless of the guard's actual position. This is known as a \"stuck-at-1\" fault for input $B$. Which of the following Boolean expressions represents the new, simplified logic function $F_{faulty}(A, C)$ for the motor control under this fault condition?\n\nA. $A$\n\nB. $C$\n\nC. $A + C$\n\nD. $A \\cdot C$\n\nE. $A'$", "solution": "We start from the given motor control logic function:\n$$F(A,B,C)=A\\cdot(B'+C).$$\nA stuck-at-1 fault on input $B$ means $B$ is forced to $1$ regardless of the actual guard state. Under this fault, substitute $B=1$ into $F$:\n$$F_{\\text{faulty}}(A,C)=A\\cdot((1)'+C).$$\nUse the complement law $1'=0$ to simplify:\n$$F_{\\text{faulty}}(A,C)=A\\cdot(0+C).$$\nUse the identity law for OR, $0+X=X$, to obtain:\n$$F_{\\text{faulty}}(A,C)=A\\cdot C.$$\nThis corresponds to option D.", "answer": "$$\\boxed{D}$$", "id": "1382085"}]}