---
title: SPARCV9
---
**[Home](Home "Home") \* [Hardware](Hardware "Hardware") \* SPARC**



[ SuperSPARC II <a id="cite-note-1" href="#cite-ref-1">[1]</a>
**SPARC**, (**S**calable **P**rocessor **Arc**hitecture)  

a [RISC](https://en.wikipedia.org/wiki/Reduced_Instruction_Set_Computer) architecture developed by [Sun Microsystems](index.php?title=Sun_Microsystems&action=edit&redlink=1 "Sun Microsystems (page does not exist)") introduced in 1986 as 32-bit and early 90s as 64-bit [SMP](SMP "SMP") architecture. Implementations of the original 32-bit SPARC **V7** architecture were initially designed and used in Sun's [Sun-4](Sun#4 "Sun") workstation and server systems, replacing their earlier [Sun-3](Sun#3 "Sun") systems based on the [Motorola](index.php?title=Motorola&action=edit&redlink=1 "Motorola (page does not exist)") [68020](68020 "68020") series of processors. Later **UltraSPARC** processors implementing the SPARC **V9** architecture were used in [SMP](SMP "SMP") and [ccNUMA](NUMA "NUMA") servers and designed for 64-bit operations. [Oracle](https://en.wikipedia.org/wiki/Oracle_Corporation) continued the development of the SPARC V9 architecture after its [acquisition of Sun](https://en.wikipedia.org/wiki/Sun_acquisition_by_Oracle), as recently with the Sparc M7 <a id="cite-note-2" href="#cite-ref-2">[2]</a> <a id="cite-note-3" href="#cite-ref-3">[3]</a>. 



## Chess Programs


SPARC [Unix](Unix "Unix") workstations were popular systems to run computer chess programs in the 90s, such as [Ferret](Ferret "Ferret") and [DarkThought](DarkThought "DarkThought"). [Kasparov Sparc](Kasparov_Sparc "Kasparov Sparc") by [Saitek](Saitek "Saitek") was the last chess computer programmed by [Kathe](Kathe_Spracklen "Kathe Spracklen") and [Dan Spracklen](Dan_Spracklen "Dan Spracklen") <a id="cite-note-6" href="#cite-ref-6">[6]</a>. The parallel [MIT](Massachusetts_Institute_of_Technology "Massachusetts Institute of Technology") chess programs [StarTech](StarTech "StarTech") and [\*Socrates](Star_Socrates "Star Socrates") ran on [NCSA's](University_of_Illinois_at_Urbana-Champaign#NCSA "University of Illinois at Urbana-Champaign") [CM-5](Connection_Machine#CM5 "Connection Machine") with 512 SuperSPARC cores <a id="cite-note-7" href="#cite-ref-7">[7]</a>.



* [Category:SPARC](Category:SPARC "Category:SPARC")


## See also


* [Connection Machine CM-5](Connection_Machine#CM5 "Connection Machine")
* [Kasparov Sparc](Kasparov_Sparc "Kasparov Sparc")
* [SPARCstation](SPARCstation "SPARCstation")
* [Sun-4](Sun#4 "Sun")


## External Links


* [SPARC from Wikipedia](https://en.wikipedia.org/wiki/SPARC)
* [MB86900 from Wikipedia](https://en.wikipedia.org/wiki/MB86900)
* [MicroSPARC from Wikipedia](https://en.wikipedia.org/wiki/MicroSPARC)
* [SuperSPARC from Wikipedia](https://en.wikipedia.org/wiki/SuperSPARC)
* [hyperSPARC from Wikipedia](https://en.wikipedia.org/wiki/HyperSPARC)
* [SPARC64 from Wikipedia](https://en.wikipedia.org/wiki/SPARC64)
* [SPARC64 VI from Wikipedia](https://en.wikipedia.org/wiki/SPARC64_VI)
* [Scalable Processor ARChitecture](http://www.cpu-collection.de/?tn=1&l0=cl&l1=SPARC) from [cpu-collection.de](http://www.cpu-collection.de/?tn=1)


### UltraSPARC


* [UltraSPARC from Wikipedia](https://en.wikipedia.org/wiki/UltraSPARC)
* [UltraSPARC II from Wikipedia](https://en.wikipedia.org/wiki/UltraSPARC_II)
* [UltraSPARC III from Wikipedia](https://en.wikipedia.org/wiki/UltraSPARC_III)
* [UltraSPARC IV from Wikipedia](https://en.wikipedia.org/wiki/UltraSPARC_IV)


### T/M-Series


* [SPARC T-Series from Wikipedia](https://en.wikipedia.org/wiki/SPARC_T-Series)
* [UltraSPARC T1 from Wikipedia](https://en.wikipedia.org/wiki/UltraSPARC_T1)
* [UltraSPARC T2 from Wikipedia](https://en.wikipedia.org/wiki/UltraSPARC_T2)
* [SPARC T3 from Wikipedia](https://en.wikipedia.org/wiki/SPARC_T3)
* [SPARC T4 from Wikipedia](https://en.wikipedia.org/wiki/SPARC_T4)
* [SPARC T5 from Wikipedia](https://en.wikipedia.org/wiki/SPARC_T5)
* [SPARC M7 Chip - 32 cores - Mind Blowing performance (Angelo's Soapbox)](https://blogs.oracle.com/rajadurai/entry/sparc_m7_chip_32_cores)
* [Inside Oracle's New Sparc M7 Systems](http://www.nextplatform.com/2015/10/28/inside-oracles-new-sparc-m7-systems/) by [Timothy Prickett Morgan](http://www.nextplatform.com/author/tpmn/), [The Next Platform](http://www.nextplatform.com/), October 28, 2015


### OpenSPARC


* [OpenSPARC from Wikipedia](https://en.wikipedia.org/wiki/OpenSPARC)
* [Overview of OpenSPARC Resources](http://www.oracle.com/technetwork/systems/opensparc/index.html)


### [Assembly](Assembly "Assembly")


* [SPARC Assembly Language Reference Manual](https://docs.oracle.com/cd/E19457-01/801-6649/801-6649.pdf) (pdf)
* [SPARC Assembly - Wikibooks](https://en.wikibooks.org/wiki/SPARC_Assembly)
* [SPARC Assembly Language](https://people.cs.clemson.edu/~mark/sparc_assembly.html) by [Mark Smotherman](https://people.cs.clemson.edu/~mark/homepage.html), [Clemson University](https://en.wikipedia.org/wiki/Clemson_University)


### SPARCstation


* [SPARCstation 1 from Wikipedia](https://en.wikipedia.org/wiki/SPARCstation_1)
* [SPARCstation 2 from Wikipedia](https://en.wikipedia.org/wiki/SPARCstation_2)
* [SPARCstation 10 from Wikipedia](https://en.wikipedia.org/wiki/SPARCstation_10)
* [SPARCstation 20 from Wikipedia](https://en.wikipedia.org/wiki/SPARCstation_20)


## References


1. <a id="cite-ref-1" href="#cite-note-1">↑</a> [Die shot of Sun SuperSPARC II](https://commons.wikimedia.org/wiki/File:Sun_SuperSPARC_II_die.JPG) (STP1021APGA-75) microprocessor by [Pauli Rautakorpi](https://commons.wikimedia.org/wiki/User:Birdman86), October 28, 2013, [CC BY 3.0](https://creativecommons.org/licenses/by/3.0/deed.en), [Wikimedia Commons](https://en.wikipedia.org/wiki/Wikimedia_Commons)
2. <a id="cite-ref-2" href="#cite-note-2">↑</a> [Oracle’s SPARC T7 and SPARC M7 Server Architecture](http://www.oracle.com/technetwork/server-storage/sun-sparc-enterprise/documentation/sparc-t7-m7-server-architecture-2702877.pdf) (pdf)
3. <a id="cite-ref-3" href="#cite-note-3">↑</a> [SPARC M7 Chip - 32 cores - Mind Blowing performance (Angelo's Soapbox)](https://blogs.oracle.com/rajadurai/entry/sparc_m7_chip_32_cores)
4. <a id="cite-ref-4" href="#cite-note-4">↑</a> [Sketch of SPARC Subroutines](https://people.cs.clemson.edu/~mark/subroutines/sparc.html) by [Mark Smotherman](https://people.cs.clemson.edu/~mark/homepage.html)
5. <a id="cite-ref-5" href="#cite-note-5">↑</a> [SPARC from Wikipedia](https://en.wikipedia.org/wiki/SPARC)
6. <a id="cite-ref-6" href="#cite-note-6">↑</a> [Gardner Hendrie](http://www.computerhistory.org/trustee/gardner-hendrie) (**2005**). *Oral History of Kathe and Dan Spracklen*. [pdf](http://archive.computerhistory.org/projects/chess/related_materials/oral-history/spacklen.oral_history.2005.102630821/spracklen.oral_history_transcript.2005.102630821.pdf) from [The Computer History Museum](The_Computer_History_Museum "The Computer History Museum")
7. <a id="cite-ref-7" href="#cite-note-7">↑</a> [CM-5/512 | TOP500 Supercomputer Sites](https://www.top500.org/system/167057)

**[Up one Level](Hardware "Hardware")**







 
