# Weekly Progress Report - Week 02
**Date:** 21.11.2025

## What have done this week:
    1. Verilog structure and operators
    2. Write a simple half-adder and full-adder 

## Plan for the Next Week:
    1. 
    2. Simulate the written Verilog code with Virtuoso or Xcelium