#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000001f5eb5f50f0 .scope module, "tb_mips" "tb_mips" 2 1;
 .timescale 0 0;
v000001f5eb654d10_0 .var "clk", 0 0;
v000001f5eb6555d0_0 .var/i "i", 31 0;
v000001f5eb653d70_0 .var "res", 0 0;
S_000001f5eb5f5280 .scope module, "mips_DUT" "mips" 2 7, 3 1 0, S_000001f5eb5f50f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v000001f5eb6519a0_0 .net "ALUOp", 1 0, v000001f5eb5ec7d0_0;  1 drivers
v000001f5eb651fe0_0 .net "ALUSrc", 0 0, v000001f5eb5ebf10_0;  1 drivers
v000001f5eb652080_0 .net "Branch", 0 0, v000001f5eb5eb650_0;  1 drivers
v000001f5eb6528a0_0 .net "Jal", 0 0, v000001f5eb5ed450_0;  1 drivers
v000001f5eb653eb0_0 .net "Jump", 0 0, v000001f5eb5ec5f0_0;  1 drivers
v000001f5eb654450_0 .net "MemRead", 0 0, v000001f5eb5ed130_0;  1 drivers
v000001f5eb655030_0 .net "MemToReg", 0 0, v000001f5eb5ec9b0_0;  1 drivers
v000001f5eb655350_0 .net "MemWrite", 0 0, v000001f5eb5eb790_0;  1 drivers
v000001f5eb653f50_0 .net "OpCode", 5 0, L_000001f5eb654bd0;  1 drivers
v000001f5eb6541d0_0 .net "RegDst", 0 0, v000001f5eb5ecaf0_0;  1 drivers
v000001f5eb654590_0 .net "RegWrite", 0 0, v000001f5eb5eb5b0_0;  1 drivers
v000001f5eb653ff0_0 .net "clk", 0 0, v000001f5eb654d10_0;  1 drivers
v000001f5eb6543b0_0 .net "reset", 0 0, v000001f5eb653d70_0;  1 drivers
S_000001f5eb5d3480 .scope module, "Control" "control" 3 23, 4 1 0, S_000001f5eb5f5280;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 1 "RegDst";
    .port_info 2 /OUTPUT 1 "ALUSrc";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 1 "MemRead";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "Branch";
    .port_info 8 /OUTPUT 2 "AluOP";
    .port_info 9 /OUTPUT 1 "Jump";
    .port_info 10 /OUTPUT 1 "Jal";
v000001f5eb5ebf10_0 .var "ALUSrc", 0 0;
v000001f5eb5ec7d0_0 .var "AluOP", 1 0;
v000001f5eb5eb650_0 .var "Branch", 0 0;
v000001f5eb5ed450_0 .var "Jal", 0 0;
v000001f5eb5ec5f0_0 .var "Jump", 0 0;
v000001f5eb5ed130_0 .var "MemRead", 0 0;
v000001f5eb5eb790_0 .var "MemWrite", 0 0;
v000001f5eb5ec9b0_0 .var "MemtoReg", 0 0;
v000001f5eb5ecaf0_0 .var "RegDst", 0 0;
v000001f5eb5eb5b0_0 .var "RegWrite", 0 0;
v000001f5eb5ecff0_0 .net "opcode", 5 0, L_000001f5eb654bd0;  alias, 1 drivers
E_000001f5eb5e3d30 .event anyedge, v000001f5eb5ecff0_0;
S_000001f5eb5d3610 .scope module, "Datapath" "datapath" 3 21, 5 1 0, S_000001f5eb5f5280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegDst";
    .port_info 3 /INPUT 1 "AluSrc";
    .port_info 4 /INPUT 1 "MemtoReg";
    .port_info 5 /INPUT 1 "RegWrite";
    .port_info 6 /INPUT 1 "MemRead";
    .port_info 7 /INPUT 1 "MemWrite";
    .port_info 8 /INPUT 1 "Branch";
    .port_info 9 /INPUT 2 "ALUOp";
    .port_info 10 /OUTPUT 6 "OpCode";
    .port_info 11 /INPUT 1 "Jump";
    .port_info 12 /INPUT 1 "Jal";
v000001f5eb651d60_0 .net "ALUCtrl", 3 0, v000001f5eb5eccd0_0;  1 drivers
v000001f5eb651b80_0 .net "ALUOp", 1 0, v000001f5eb5ec7d0_0;  alias, 1 drivers
v000001f5eb651ae0_0 .net "ALUout", 31 0, v000001f5eb5ecc30_0;  1 drivers
v000001f5eb6529e0_0 .net "AluSrc", 0 0, v000001f5eb5ebf10_0;  alias, 1 drivers
v000001f5eb652940_0 .net "Branch", 0 0, v000001f5eb5eb650_0;  alias, 1 drivers
v000001f5eb652c60_0 .net "Instruction", 31 0, L_000001f5eb5d43d0;  1 drivers
v000001f5eb653160_0 .net "Jal", 0 0, v000001f5eb5ed450_0;  alias, 1 drivers
v000001f5eb6526c0_0 .net "Jump", 0 0, v000001f5eb5ec5f0_0;  alias, 1 drivers
v000001f5eb6537a0_0 .net "MemRead", 0 0, v000001f5eb5ed130_0;  alias, 1 drivers
v000001f5eb652bc0_0 .net "MemWrite", 0 0, v000001f5eb5eb790_0;  alias, 1 drivers
v000001f5eb6532a0_0 .net "MemtoReg", 0 0, v000001f5eb5ec9b0_0;  alias, 1 drivers
v000001f5eb652a80_0 .net "OpCode", 5 0, L_000001f5eb654bd0;  alias, 1 drivers
v000001f5eb651900_0 .net "PC_adr", 31 0, v000001f5eb5ece10_0;  1 drivers
v000001f5eb652440_0 .net "PCsel", 0 0, L_000001f5eb5d3a30;  1 drivers
v000001f5eb6533e0_0 .net "ReadData", 31 0, L_000001f5eb5d3b10;  1 drivers
v000001f5eb652620_0 .net "ReadRegister1", 31 0, L_000001f5eb654130;  1 drivers
v000001f5eb652120_0 .net "ReadRegister2", 31 0, L_000001f5eb654630;  1 drivers
v000001f5eb651c20_0 .net "RegDst", 0 0, v000001f5eb5ecaf0_0;  alias, 1 drivers
v000001f5eb651f40_0 .net "RegWrite", 0 0, v000001f5eb5eb5b0_0;  alias, 1 drivers
v000001f5eb653480_0 .net "Zero", 0 0, L_000001f5eb6546d0;  1 drivers
v000001f5eb652b20_0 .net "clk", 0 0, v000001f5eb654d10_0;  alias, 1 drivers
v000001f5eb653520_0 .net "jSignExtend", 31 0, L_000001f5eb654f90;  1 drivers
v000001f5eb6535c0_0 .net "muxSignExtend", 31 0, L_000001f5eb658c90;  1 drivers
v000001f5eb6523a0_0 .net "muxalu_out", 31 0, L_000001f5eb6549f0;  1 drivers
v000001f5eb651cc0_0 .net "muxdata_out", 31 0, L_000001f5eb6588d0;  1 drivers
v000001f5eb652760_0 .net "muxinstr_out", 4 0, L_000001f5eb654810;  1 drivers
v000001f5eb652800_0 .net "reset", 0 0, v000001f5eb653d70_0;  alias, 1 drivers
v000001f5eb653700_0 .net "signExtend", 31 0, L_000001f5eb654db0;  1 drivers
E_000001f5eb5e37b0 .event anyedge, v000001f5eb5ece10_0;
L_000001f5eb654bd0 .part L_000001f5eb5d43d0, 26, 6;
L_000001f5eb654270 .part v000001f5eb5ece10_0, 0, 8;
L_000001f5eb654090 .part v000001f5eb5ecc30_0, 0, 8;
L_000001f5eb654b30 .part L_000001f5eb5d43d0, 21, 5;
L_000001f5eb6544f0 .part L_000001f5eb5d43d0, 16, 5;
L_000001f5eb654c70 .part L_000001f5eb5d43d0, 0, 6;
L_000001f5eb653af0 .part L_000001f5eb5d43d0, 0, 16;
L_000001f5eb654310 .part L_000001f5eb5d43d0, 0, 26;
L_000001f5eb655170 .part L_000001f5eb5d43d0, 16, 5;
L_000001f5eb653c30 .part L_000001f5eb5d43d0, 11, 5;
S_000001f5eb5cdde0 .scope module, "Alu" "alu" 5 39, 6 1 0, S_000001f5eb5d3610;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "opA";
    .port_info 1 /INPUT 32 "opB";
    .port_info 2 /INPUT 4 "ALUop";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
v000001f5eb5ec690_0 .net "ALUop", 3 0, v000001f5eb5eccd0_0;  alias, 1 drivers
L_000001f5eb6a0358 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f5eb5ec730_0 .net/2u *"_ivl_0", 31 0, L_000001f5eb6a0358;  1 drivers
v000001f5eb5ec410_0 .net "opA", 31 0, L_000001f5eb654130;  alias, 1 drivers
v000001f5eb5ecb90_0 .net "opB", 31 0, L_000001f5eb6549f0;  alias, 1 drivers
v000001f5eb5ecc30_0 .var "result", 31 0;
v000001f5eb5ed3b0_0 .net "zero", 0 0, L_000001f5eb6546d0;  alias, 1 drivers
E_000001f5eb5e4130 .event anyedge, v000001f5eb5ecb90_0, v000001f5eb5ec410_0, v000001f5eb5ec690_0;
L_000001f5eb6546d0 .cmp/eq 32, v000001f5eb5ecc30_0, L_000001f5eb6a0358;
S_000001f5eb5cdf70 .scope module, "AluControl" "alucontrol" 5 38, 7 1 0, S_000001f5eb5d3610;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "AluOp";
    .port_info 1 /INPUT 6 "FnField";
    .port_info 2 /OUTPUT 4 "AluCtrl";
v000001f5eb5eccd0_0 .var "AluCtrl", 3 0;
v000001f5eb5eb970_0 .net "AluOp", 1 0, v000001f5eb5ec7d0_0;  alias, 1 drivers
v000001f5eb5ecd70_0 .net "FnField", 5 0, L_000001f5eb654c70;  1 drivers
E_000001f5eb5e3e70 .event anyedge, v000001f5eb5ecd70_0, v000001f5eb5ec7d0_0;
S_000001f5eb5ca040 .scope module, "PC" "pclogic" 5 52, 8 1 0, S_000001f5eb5d3610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "ain";
    .port_info 3 /OUTPUT 32 "aout";
    .port_info 4 /INPUT 1 "pcsel";
v000001f5eb5ec370_0 .net "ain", 31 0, L_000001f5eb658c90;  alias, 1 drivers
v000001f5eb5ece10_0 .var "aout", 31 0;
v000001f5eb5ed090_0 .net "clk", 0 0, v000001f5eb654d10_0;  alias, 1 drivers
v000001f5eb5eba10_0 .net "pcsel", 0 0, L_000001f5eb5d3a30;  alias, 1 drivers
v000001f5eb5ec050_0 .net "reset", 0 0, v000001f5eb653d70_0;  alias, 1 drivers
E_000001f5eb5e35b0 .event posedge, v000001f5eb5ed090_0;
S_000001f5eb5ca1d0 .scope module, "Signextend" "signextend" 5 42, 9 1 0, S_000001f5eb5d3610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 16 "in";
v000001f5eb5ed1d0_0 .net *"_ivl_1", 0 0, L_000001f5eb6539b0;  1 drivers
v000001f5eb5ec230_0 .net *"_ivl_2", 15 0, L_000001f5eb653a50;  1 drivers
v000001f5eb5eb8d0_0 .net "in", 15 0, L_000001f5eb653af0;  1 drivers
v000001f5eb5ed310_0 .net "out", 31 0, L_000001f5eb654db0;  alias, 1 drivers
L_000001f5eb6539b0 .part L_000001f5eb653af0, 15, 1;
LS_000001f5eb653a50_0_0 .concat [ 1 1 1 1], L_000001f5eb6539b0, L_000001f5eb6539b0, L_000001f5eb6539b0, L_000001f5eb6539b0;
LS_000001f5eb653a50_0_4 .concat [ 1 1 1 1], L_000001f5eb6539b0, L_000001f5eb6539b0, L_000001f5eb6539b0, L_000001f5eb6539b0;
LS_000001f5eb653a50_0_8 .concat [ 1 1 1 1], L_000001f5eb6539b0, L_000001f5eb6539b0, L_000001f5eb6539b0, L_000001f5eb6539b0;
LS_000001f5eb653a50_0_12 .concat [ 1 1 1 1], L_000001f5eb6539b0, L_000001f5eb6539b0, L_000001f5eb6539b0, L_000001f5eb6539b0;
L_000001f5eb653a50 .concat [ 4 4 4 4], LS_000001f5eb653a50_0_0, LS_000001f5eb653a50_0_4, LS_000001f5eb653a50_0_8, LS_000001f5eb653a50_0_12;
L_000001f5eb654db0 .concat [ 16 16 0 0], L_000001f5eb653af0, L_000001f5eb653a50;
S_000001f5eb5c8b00 .scope module, "andPC" "andm" 5 41, 10 1 0, S_000001f5eb5d3610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inA";
    .port_info 1 /INPUT 1 "inB";
    .port_info 2 /OUTPUT 1 "out";
L_000001f5eb5d3a30 .functor AND 1, v000001f5eb5eb650_0, L_000001f5eb6546d0, C4<1>, C4<1>;
v000001f5eb5ebbf0_0 .net "inA", 0 0, v000001f5eb5eb650_0;  alias, 1 drivers
v000001f5eb5ebab0_0 .net "inB", 0 0, L_000001f5eb6546d0;  alias, 1 drivers
v000001f5eb5ebb50_0 .net "out", 0 0, L_000001f5eb5d3a30;  alias, 1 drivers
S_000001f5eb5c8c90 .scope module, "jumpSignExtend" "Jumpsignextend" 5 44, 9 7 0, S_000001f5eb5d3610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 26 "in";
v000001f5eb5ebc90_0 .net *"_ivl_1", 0 0, L_000001f5eb653b90;  1 drivers
v000001f5eb5ec2d0_0 .net *"_ivl_2", 5 0, L_000001f5eb653cd0;  1 drivers
v000001f5eb5ebd30_0 .net "in", 25 0, L_000001f5eb654310;  1 drivers
v000001f5eb5ebdd0_0 .net "out", 31 0, L_000001f5eb654f90;  alias, 1 drivers
L_000001f5eb653b90 .part L_000001f5eb654310, 25, 1;
LS_000001f5eb653cd0_0_0 .concat [ 1 1 1 1], L_000001f5eb653b90, L_000001f5eb653b90, L_000001f5eb653b90, L_000001f5eb653b90;
LS_000001f5eb653cd0_0_4 .concat [ 1 1 0 0], L_000001f5eb653b90, L_000001f5eb653b90;
L_000001f5eb653cd0 .concat [ 4 2 0 0], LS_000001f5eb653cd0_0_0, LS_000001f5eb653cd0_0_4;
L_000001f5eb654f90 .concat [ 26 6 0 0], L_000001f5eb654310, L_000001f5eb653cd0;
S_000001f5eb5c5550 .scope module, "memdata" "mem_sync" 5 35, 11 1 0, S_000001f5eb5d3610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /OUTPUT 32 "dout";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /INPUT 1 "mread";
    .port_info 5 /INPUT 1 "mwrite";
P_000001f5eb5db110 .param/l "L" 0 11 5, +C4<00000000000000000000000100000000>;
P_000001f5eb5db148 .param/l "S" 0 11 4, +C4<00000000000000000000000000100000>;
L_000001f5eb5d3b10 .functor BUFZ 32, L_000001f5eb654770, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f5eb5ebe70_0 .net *"_ivl_0", 31 0, L_000001f5eb654770;  1 drivers
v000001f5eb5ebfb0_0 .net *"_ivl_2", 9 0, L_000001f5eb653910;  1 drivers
L_000001f5eb6a00d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f5eb5ec0f0_0 .net *"_ivl_5", 1 0, L_000001f5eb6a00d0;  1 drivers
v000001f5eb5ec190_0 .net "a", 7 0, L_000001f5eb654090;  1 drivers
v000001f5eb5dc710_0 .net "clk", 0 0, v000001f5eb654d10_0;  alias, 1 drivers
v000001f5eb64ed70_0 .net "din", 31 0, L_000001f5eb654630;  alias, 1 drivers
v000001f5eb64e370_0 .net "dout", 31 0, L_000001f5eb5d3b10;  alias, 1 drivers
v000001f5eb64e730 .array "memory", 0 255, 31 0;
v000001f5eb64e050_0 .net "mread", 0 0, v000001f5eb5ed130_0;  alias, 1 drivers
v000001f5eb64e9b0_0 .net "mwrite", 0 0, v000001f5eb5eb790_0;  alias, 1 drivers
L_000001f5eb654770 .array/port v000001f5eb64e730, L_000001f5eb653910;
L_000001f5eb653910 .concat [ 8 2 0 0], L_000001f5eb654090, L_000001f5eb6a00d0;
S_000001f5eb5c56e0 .scope module, "meminstr" "mem_async" 5 34, 12 1 0, S_000001f5eb5d3610;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 32 "d";
P_000001f5eb5daf90 .param/l "L" 0 12 5, +C4<00000000000000000000000100000000>;
P_000001f5eb5dafc8 .param/l "S" 0 12 4, +C4<00000000000000000000000000100000>;
L_000001f5eb5d43d0 .functor BUFZ 32, L_000001f5eb655530, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f5eb64dd30_0 .net *"_ivl_0", 31 0, L_000001f5eb655530;  1 drivers
v000001f5eb64f090_0 .net *"_ivl_2", 9 0, L_000001f5eb6557b0;  1 drivers
L_000001f5eb6a0088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f5eb64e7d0_0 .net *"_ivl_5", 1 0, L_000001f5eb6a0088;  1 drivers
v000001f5eb64e230_0 .net "a", 7 0, L_000001f5eb654270;  1 drivers
v000001f5eb64eeb0_0 .net "d", 31 0, L_000001f5eb5d43d0;  alias, 1 drivers
v000001f5eb64ec30 .array "memory", 0 255, 31 0;
L_000001f5eb655530 .array/port v000001f5eb64ec30, L_000001f5eb6557b0;
L_000001f5eb6557b0 .concat [ 8 2 0 0], L_000001f5eb654270, L_000001f5eb6a0088;
S_000001f5eb5c0f00 .scope module, "muxSE" "mux" 5 50, 13 1 0, S_000001f5eb5d3610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "ina";
    .port_info 2 /INPUT 32 "inb";
    .port_info 3 /OUTPUT 32 "out";
P_000001f5eb5e4370 .param/l "DATA_LENGTH" 0 13 3, +C4<00000000000000000000000000100000>;
v000001f5eb64ef50_0 .net *"_ivl_0", 31 0, L_000001f5eb658fb0;  1 drivers
L_000001f5eb6a0550 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f5eb64f1d0_0 .net *"_ivl_3", 30 0, L_000001f5eb6a0550;  1 drivers
L_000001f5eb6a0598 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f5eb64e0f0_0 .net/2u *"_ivl_4", 31 0, L_000001f5eb6a0598;  1 drivers
v000001f5eb64e870_0 .net *"_ivl_6", 0 0, L_000001f5eb659190;  1 drivers
v000001f5eb64ea50_0 .net "ina", 31 0, L_000001f5eb654db0;  alias, 1 drivers
v000001f5eb64e910_0 .net "inb", 31 0, L_000001f5eb654f90;  alias, 1 drivers
v000001f5eb64e550_0 .net "out", 31 0, L_000001f5eb658c90;  alias, 1 drivers
v000001f5eb64eaf0_0 .net "sel", 0 0, v000001f5eb5ec5f0_0;  alias, 1 drivers
L_000001f5eb658fb0 .concat [ 1 31 0 0], v000001f5eb5ec5f0_0, L_000001f5eb6a0550;
L_000001f5eb659190 .cmp/eq 32, L_000001f5eb658fb0, L_000001f5eb6a0598;
L_000001f5eb658c90 .functor MUXZ 32, L_000001f5eb654f90, L_000001f5eb654db0, L_000001f5eb659190, C4<>;
S_000001f5eb5c1090 .scope module, "muxalu" "mux" 5 48, 13 1 0, S_000001f5eb5d3610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "ina";
    .port_info 2 /INPUT 32 "inb";
    .port_info 3 /OUTPUT 32 "out";
P_000001f5eb5e44b0 .param/l "DATA_LENGTH" 0 13 3, +C4<00000000000000000000000000100000>;
v000001f5eb64eff0_0 .net *"_ivl_0", 31 0, L_000001f5eb6548b0;  1 drivers
L_000001f5eb6a0430 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f5eb64f590_0 .net *"_ivl_3", 30 0, L_000001f5eb6a0430;  1 drivers
L_000001f5eb6a0478 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f5eb64f130_0 .net/2u *"_ivl_4", 31 0, L_000001f5eb6a0478;  1 drivers
v000001f5eb64ecd0_0 .net *"_ivl_6", 0 0, L_000001f5eb654950;  1 drivers
v000001f5eb64f3b0_0 .net "ina", 31 0, L_000001f5eb654630;  alias, 1 drivers
v000001f5eb64f270_0 .net "inb", 31 0, L_000001f5eb658c90;  alias, 1 drivers
v000001f5eb64f450_0 .net "out", 31 0, L_000001f5eb6549f0;  alias, 1 drivers
v000001f5eb64f4f0_0 .net "sel", 0 0, v000001f5eb5ebf10_0;  alias, 1 drivers
L_000001f5eb6548b0 .concat [ 1 31 0 0], v000001f5eb5ebf10_0, L_000001f5eb6a0430;
L_000001f5eb654950 .cmp/eq 32, L_000001f5eb6548b0, L_000001f5eb6a0478;
L_000001f5eb6549f0 .functor MUXZ 32, L_000001f5eb658c90, L_000001f5eb654630, L_000001f5eb654950, C4<>;
S_000001f5eb5bead0 .scope module, "muxdata" "mux" 5 49, 13 1 0, S_000001f5eb5d3610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "ina";
    .port_info 2 /INPUT 32 "inb";
    .port_info 3 /OUTPUT 32 "out";
P_000001f5eb5e34f0 .param/l "DATA_LENGTH" 0 13 3, +C4<00000000000000000000000000100000>;
v000001f5eb64eb90_0 .net *"_ivl_0", 31 0, L_000001f5eb6552b0;  1 drivers
L_000001f5eb6a04c0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f5eb64ee10_0 .net *"_ivl_3", 30 0, L_000001f5eb6a04c0;  1 drivers
L_000001f5eb6a0508 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f5eb64df10_0 .net/2u *"_ivl_4", 31 0, L_000001f5eb6a0508;  1 drivers
v000001f5eb64f630_0 .net *"_ivl_6", 0 0, L_000001f5eb658bf0;  1 drivers
v000001f5eb64e2d0_0 .net "ina", 31 0, v000001f5eb5ecc30_0;  alias, 1 drivers
v000001f5eb64f310_0 .net "inb", 31 0, L_000001f5eb5d3b10;  alias, 1 drivers
v000001f5eb64e410_0 .net "out", 31 0, L_000001f5eb6588d0;  alias, 1 drivers
v000001f5eb64f6d0_0 .net "sel", 0 0, v000001f5eb5ec9b0_0;  alias, 1 drivers
L_000001f5eb6552b0 .concat [ 1 31 0 0], v000001f5eb5ec9b0_0, L_000001f5eb6a04c0;
L_000001f5eb658bf0 .cmp/eq 32, L_000001f5eb6552b0, L_000001f5eb6a0508;
L_000001f5eb6588d0 .functor MUXZ 32, L_000001f5eb5d3b10, v000001f5eb5ecc30_0, L_000001f5eb658bf0, C4<>;
S_000001f5eb6508f0 .scope module, "muxinstr" "mux" 5 46, 13 1 0, S_000001f5eb5d3610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 5 "ina";
    .port_info 2 /INPUT 5 "inb";
    .port_info 3 /OUTPUT 5 "out";
P_000001f5eb5e4d30 .param/l "DATA_LENGTH" 0 13 3, +C4<00000000000000000000000000000101>;
v000001f5eb64f770_0 .net *"_ivl_0", 31 0, L_000001f5eb6553f0;  1 drivers
L_000001f5eb6a03a0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f5eb64d8d0_0 .net *"_ivl_3", 30 0, L_000001f5eb6a03a0;  1 drivers
L_000001f5eb6a03e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f5eb64d970_0 .net/2u *"_ivl_4", 31 0, L_000001f5eb6a03e8;  1 drivers
v000001f5eb64da10_0 .net *"_ivl_6", 0 0, L_000001f5eb6550d0;  1 drivers
v000001f5eb64dab0_0 .net "ina", 4 0, L_000001f5eb655170;  1 drivers
v000001f5eb64dbf0_0 .net "inb", 4 0, L_000001f5eb653c30;  1 drivers
v000001f5eb64e5f0_0 .net "out", 4 0, L_000001f5eb654810;  alias, 1 drivers
v000001f5eb64db50_0 .net "sel", 0 0, v000001f5eb5ecaf0_0;  alias, 1 drivers
L_000001f5eb6553f0 .concat [ 1 31 0 0], v000001f5eb5ecaf0_0, L_000001f5eb6a03a0;
L_000001f5eb6550d0 .cmp/eq 32, L_000001f5eb6553f0, L_000001f5eb6a03e8;
L_000001f5eb654810 .functor MUXZ 5, L_000001f5eb653c30, L_000001f5eb655170, L_000001f5eb6550d0, C4<>;
S_000001f5eb650f30 .scope module, "registerfile" "rf" 5 36, 14 1 0, S_000001f5eb5d3610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "RegWrite";
    .port_info 2 /INPUT 5 "ra";
    .port_info 3 /INPUT 5 "rb";
    .port_info 4 /INPUT 5 "rc";
    .port_info 5 /OUTPUT 32 "da";
    .port_info 6 /OUTPUT 32 "db";
    .port_info 7 /INPUT 32 "dc";
v000001f5eb64dc90_0 .net "RegWrite", 0 0, v000001f5eb5eb5b0_0;  alias, 1 drivers
v000001f5eb64ddd0_0 .net *"_ivl_0", 31 0, L_000001f5eb655670;  1 drivers
v000001f5eb64dfb0_0 .net *"_ivl_10", 6 0, L_000001f5eb655210;  1 drivers
L_000001f5eb6a01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f5eb64de70_0 .net *"_ivl_13", 1 0, L_000001f5eb6a01a8;  1 drivers
L_000001f5eb6a01f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f5eb64e690_0 .net/2u *"_ivl_14", 31 0, L_000001f5eb6a01f0;  1 drivers
v000001f5eb64e190_0 .net *"_ivl_18", 31 0, L_000001f5eb653e10;  1 drivers
L_000001f5eb6a0238 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f5eb64e4b0_0 .net *"_ivl_21", 26 0, L_000001f5eb6a0238;  1 drivers
L_000001f5eb6a0280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f5eb6530c0_0 .net/2u *"_ivl_22", 31 0, L_000001f5eb6a0280;  1 drivers
v000001f5eb652d00_0 .net *"_ivl_24", 0 0, L_000001f5eb654e50;  1 drivers
v000001f5eb653660_0 .net *"_ivl_26", 31 0, L_000001f5eb654ef0;  1 drivers
v000001f5eb6521c0_0 .net *"_ivl_28", 6 0, L_000001f5eb654a90;  1 drivers
L_000001f5eb6a0118 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f5eb6524e0_0 .net *"_ivl_3", 26 0, L_000001f5eb6a0118;  1 drivers
L_000001f5eb6a02c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f5eb652da0_0 .net *"_ivl_31", 1 0, L_000001f5eb6a02c8;  1 drivers
L_000001f5eb6a0310 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f5eb651a40_0 .net/2u *"_ivl_32", 31 0, L_000001f5eb6a0310;  1 drivers
L_000001f5eb6a0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f5eb652e40_0 .net/2u *"_ivl_4", 31 0, L_000001f5eb6a0160;  1 drivers
v000001f5eb652f80_0 .net *"_ivl_6", 0 0, L_000001f5eb655490;  1 drivers
v000001f5eb651e00_0 .net *"_ivl_8", 31 0, L_000001f5eb655710;  1 drivers
v000001f5eb653200_0 .net "clk", 0 0, v000001f5eb654d10_0;  alias, 1 drivers
v000001f5eb652300_0 .net "da", 31 0, L_000001f5eb654130;  alias, 1 drivers
v000001f5eb652ee0_0 .net "db", 31 0, L_000001f5eb654630;  alias, 1 drivers
v000001f5eb651ea0_0 .net "dc", 31 0, L_000001f5eb6588d0;  alias, 1 drivers
v000001f5eb653340 .array "memory", 0 31, 31 0;
v000001f5eb653020_0 .net "ra", 4 0, L_000001f5eb654b30;  1 drivers
v000001f5eb652260_0 .net "rb", 4 0, L_000001f5eb6544f0;  1 drivers
v000001f5eb652580_0 .net "rc", 4 0, L_000001f5eb654810;  alias, 1 drivers
L_000001f5eb655670 .concat [ 5 27 0 0], L_000001f5eb654b30, L_000001f5eb6a0118;
L_000001f5eb655490 .cmp/ne 32, L_000001f5eb655670, L_000001f5eb6a0160;
L_000001f5eb655710 .array/port v000001f5eb653340, L_000001f5eb655210;
L_000001f5eb655210 .concat [ 5 2 0 0], L_000001f5eb654b30, L_000001f5eb6a01a8;
L_000001f5eb654130 .functor MUXZ 32, L_000001f5eb6a01f0, L_000001f5eb655710, L_000001f5eb655490, C4<>;
L_000001f5eb653e10 .concat [ 5 27 0 0], L_000001f5eb6544f0, L_000001f5eb6a0238;
L_000001f5eb654e50 .cmp/ne 32, L_000001f5eb653e10, L_000001f5eb6a0280;
L_000001f5eb654ef0 .array/port v000001f5eb653340, L_000001f5eb654a90;
L_000001f5eb654a90 .concat [ 5 2 0 0], L_000001f5eb6544f0, L_000001f5eb6a02c8;
L_000001f5eb654630 .functor MUXZ 32, L_000001f5eb6a0310, L_000001f5eb654ef0, L_000001f5eb654e50, C4<>;
    .scope S_000001f5eb5c56e0;
T_0 ;
    %vpi_call 12 15 "$readmemh", "meminstr.dat", v000001f5eb64ec30 {0 0 0};
    %end;
    .thread T_0;
    .scope S_000001f5eb5c5550;
T_1 ;
    %wait E_000001f5eb5e35b0;
    %load/vec4 v000001f5eb64e9b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v000001f5eb64ed70_0;
    %load/vec4 v000001f5eb5ec190_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f5eb64e730, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001f5eb5c5550;
T_2 ;
    %vpi_call 11 27 "$readmemh", "memdata.dat", v000001f5eb64e730 {0 0 0};
    %end;
    .thread T_2;
    .scope S_000001f5eb650f30;
T_3 ;
    %wait E_000001f5eb5e35b0;
    %load/vec4 v000001f5eb64dc90_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v000001f5eb651ea0_0;
    %load/vec4 v000001f5eb652580_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f5eb653340, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001f5eb5cdf70;
T_4 ;
    %wait E_000001f5eb5e3e70;
    %load/vec4 v000001f5eb5eb970_0;
    %load/vec4 v000001f5eb5ecd70_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 63, 63, 8;
    %cmp/x;
    %jmp/1 T_4.0, 4;
    %dup/vec4;
    %pushi/vec4 127, 63, 8;
    %cmp/x;
    %jmp/1 T_4.1, 4;
    %dup/vec4;
    %pushi/vec4 240, 112, 8;
    %cmp/x;
    %jmp/1 T_4.2, 4;
    %dup/vec4;
    %pushi/vec4 242, 112, 8;
    %cmp/x;
    %jmp/1 T_4.3, 4;
    %dup/vec4;
    %pushi/vec4 244, 112, 8;
    %cmp/x;
    %jmp/1 T_4.4, 4;
    %dup/vec4;
    %pushi/vec4 245, 112, 8;
    %cmp/x;
    %jmp/1 T_4.5, 4;
    %dup/vec4;
    %pushi/vec4 250, 112, 8;
    %cmp/x;
    %jmp/1 T_4.6, 4;
    %jmp T_4.7;
T_4.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001f5eb5eccd0_0, 0, 4;
    %jmp T_4.7;
T_4.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001f5eb5eccd0_0, 0, 4;
    %jmp T_4.7;
T_4.2 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001f5eb5eccd0_0, 0, 4;
    %jmp T_4.7;
T_4.3 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001f5eb5eccd0_0, 0, 4;
    %jmp T_4.7;
T_4.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001f5eb5eccd0_0, 0, 4;
    %jmp T_4.7;
T_4.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001f5eb5eccd0_0, 0, 4;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001f5eb5eccd0_0, 0, 4;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001f5eb5cdde0;
T_5 ;
    %wait E_000001f5eb5e4130;
    %load/vec4 v000001f5eb5ec690_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v000001f5eb5ec410_0;
    %load/vec4 v000001f5eb5ecb90_0;
    %and;
    %store/vec4 v000001f5eb5ecc30_0, 0, 32;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v000001f5eb5ec410_0;
    %load/vec4 v000001f5eb5ecb90_0;
    %or;
    %store/vec4 v000001f5eb5ecc30_0, 0, 32;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v000001f5eb5ec410_0;
    %load/vec4 v000001f5eb5ecb90_0;
    %add;
    %store/vec4 v000001f5eb5ecc30_0, 0, 32;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v000001f5eb5ec410_0;
    %load/vec4 v000001f5eb5ecb90_0;
    %sub;
    %store/vec4 v000001f5eb5ecc30_0, 0, 32;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v000001f5eb5ec410_0;
    %load/vec4 v000001f5eb5ecb90_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.8, 8;
T_5.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.8, 8;
 ; End of false expr.
    %blend;
T_5.8;
    %store/vec4 v000001f5eb5ecc30_0, 0, 32;
    %jmp T_5.6;
T_5.5 ;
    %load/vec4 v000001f5eb5ec410_0;
    %load/vec4 v000001f5eb5ecb90_0;
    %or;
    %inv;
    %store/vec4 v000001f5eb5ecc30_0, 0, 32;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %vpi_call 6 21 "$display", "result %d", v000001f5eb5ecc30_0 {0 0 0};
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001f5eb5ca040;
T_6 ;
    %wait E_000001f5eb5e35b0;
    %load/vec4 v000001f5eb5ec050_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5eb5ece10_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001f5eb5eba10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v000001f5eb5ece10_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001f5eb5ece10_0, 0;
T_6.2 ;
T_6.1 ;
    %load/vec4 v000001f5eb5eba10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.4, 4;
    %load/vec4 v000001f5eb5ec370_0;
    %load/vec4 v000001f5eb5ece10_0;
    %add;
    %addi 1, 0, 32;
    %assign/vec4 v000001f5eb5ece10_0, 0;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001f5eb5d3610;
T_7 ;
    %wait E_000001f5eb5e37b0;
    %vpi_call 5 54 "$display", "pc is %d", v000001f5eb651900_0 {0 0 0};
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001f5eb5d3480;
T_8 ;
    %wait E_000001f5eb5e3d30;
    %load/vec4 v000001f5eb5ecff0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %pushi/vec4 511, 511, 11;
    %split/vec4 1;
    %store/vec4 v000001f5eb5ed450_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f5eb5ec5f0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001f5eb5ec7d0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001f5eb5eb650_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f5eb5eb790_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f5eb5ed130_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f5eb5eb5b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f5eb5ec9b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f5eb5ebf10_0, 0, 1;
    %store/vec4 v000001f5eb5ecaf0_0, 0, 1;
    %jmp T_8.7;
T_8.0 ;
    %pushi/vec4 1160, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001f5eb5ed450_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f5eb5ec5f0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001f5eb5ec7d0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001f5eb5eb650_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f5eb5eb790_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f5eb5ed130_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f5eb5eb5b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f5eb5ec9b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f5eb5ebf10_0, 0, 1;
    %store/vec4 v000001f5eb5ecaf0_0, 0, 1;
    %jmp T_8.7;
T_8.1 ;
    %pushi/vec4 960, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001f5eb5ed450_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f5eb5ec5f0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001f5eb5ec7d0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001f5eb5eb650_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f5eb5eb790_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f5eb5ed130_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f5eb5eb5b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f5eb5ec9b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f5eb5ebf10_0, 0, 1;
    %store/vec4 v000001f5eb5ecaf0_0, 0, 1;
    %jmp T_8.7;
T_8.2 ;
    %pushi/vec4 1824, 1280, 11;
    %split/vec4 1;
    %store/vec4 v000001f5eb5ed450_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f5eb5ec5f0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001f5eb5ec7d0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001f5eb5eb650_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f5eb5eb790_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f5eb5ed130_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f5eb5eb5b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f5eb5ec9b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f5eb5ebf10_0, 0, 1;
    %store/vec4 v000001f5eb5ecaf0_0, 0, 1;
    %jmp T_8.7;
T_8.3 ;
    %pushi/vec4 1300, 1280, 11;
    %split/vec4 1;
    %store/vec4 v000001f5eb5ed450_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f5eb5ec5f0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001f5eb5ec7d0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001f5eb5eb650_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f5eb5eb790_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f5eb5ed130_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f5eb5eb5b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f5eb5ec9b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f5eb5ebf10_0, 0, 1;
    %store/vec4 v000001f5eb5ecaf0_0, 0, 1;
    %jmp T_8.7;
T_8.4 ;
    %pushi/vec4 1939, 1792, 11;
    %split/vec4 1;
    %store/vec4 v000001f5eb5ed450_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f5eb5ec5f0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001f5eb5ec7d0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001f5eb5eb650_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f5eb5eb790_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f5eb5ed130_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f5eb5eb5b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f5eb5ec9b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f5eb5ebf10_0, 0, 1;
    %store/vec4 v000001f5eb5ecaf0_0, 0, 1;
    %jmp T_8.7;
T_8.5 ;
    %pushi/vec4 1810, 1792, 11;
    %split/vec4 1;
    %store/vec4 v000001f5eb5ed450_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f5eb5ec5f0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001f5eb5ec7d0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001f5eb5eb650_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f5eb5eb790_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f5eb5ed130_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f5eb5eb5b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f5eb5ec9b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f5eb5ebf10_0, 0, 1;
    %store/vec4 v000001f5eb5ecaf0_0, 0, 1;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
    %load/vec4 v000001f5eb5ec5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %vpi_call 4 29 "$display", "jump enables" {0 0 0};
T_8.8 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001f5eb5f50f0;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v000001f5eb654d10_0;
    %inv;
    %store/vec4 v000001f5eb654d10_0, 0, 1;
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_000001f5eb5f50f0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5eb654d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f5eb653d70_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5eb653d70_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f5eb6555d0_0, 0, 32;
T_10.0 ;
    %load/vec4 v000001f5eb6555d0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_10.1, 5;
    %vpi_call 2 19 "$display", "memory content at %d is %d", v000001f5eb6555d0_0, &A<v000001f5eb64e730, v000001f5eb6555d0_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001f5eb6555d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001f5eb6555d0_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %vpi_call 2 21 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    ".\tb_mips.v";
    ".\mips.v";
    ".\control.v";
    ".\datapath.v";
    ".\alu.v";
    ".\alucontrol.v";
    ".\pclogic.v";
    ".\signextend.v";
    ".\andm.v";
    ".\mem_sync.v";
    ".\mem_async.v";
    ".\mux.v";
    ".\rf.v";
