{
  "name": "core_arch::x86::sse41::_mm_blendv_pd",
  "safe": false,
  "callees": {
    "intrinsics::simd::simd_lt": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Tests if `x` is less than `y`, elementwise.\n\n `T` must be a vector of integers or floats.\n\n `U` must be a vector of integers with the same number of elements and element size as `T`.\n\n Returns `0` for false and `!0` for true.\n",
      "adt": {}
    },
    "core_arch::x86::__m128d::as_f64x2": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::f64x2": "Constructor"
      }
    },
    "intrinsics::simd::simd_select": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Selects elements from a mask.\n\n `T` must be a vector.\n\n `M` must be an integer vector with the same length as `T` (but any element size).\n\n For each element, if the corresponding value in `mask` is `!0`, select the element from\n `if_true`.  If the corresponding value in `mask` is `0`, select the element from\n `if_false`.\n\n # Safety\n `mask` must only contain `0` and `!0`.\n",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::simd::i64x2": [
      "Plain"
    ],
    "core_arch::x86::__m128d": [
      "Plain"
    ],
    "core_arch::simd::f64x2": [
      "Plain"
    ]
  },
  "path": 11898,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/sse41.rs:109:1: 114:2",
  "src": "pub fn _mm_blendv_pd(a: __m128d, b: __m128d, mask: __m128d) -> __m128d {\n    unsafe {\n        let mask: i64x2 = simd_lt(transmute::<_, i64x2>(mask), i64x2::ZERO);\n        transmute(simd_select(mask, b.as_f64x2(), a.as_f64x2()))\n    }\n}",
  "mir": "fn core_arch::x86::sse41::_mm_blendv_pd(_1: core_arch::x86::__m128d, _2: core_arch::x86::__m128d, _3: core_arch::x86::__m128d) -> core_arch::x86::__m128d {\n    let mut _0: core_arch::x86::__m128d;\n    let  _4: core_arch::simd::i64x2;\n    let mut _5: core_arch::simd::i64x2;\n    let mut _6: core_arch::simd::f64x2;\n    let mut _7: core_arch::simd::f64x2;\n    let mut _8: core_arch::simd::f64x2;\n    debug a => _1;\n    debug b => _2;\n    debug mask => _3;\n    debug mask => _4;\n    bb0: {\n        StorageLive(_5);\n        _5 = _3 as core_arch::simd::i64x2;\n        _4 = intrinsics::simd::simd_lt::<core_arch::simd::i64x2, core_arch::simd::i64x2>(move _5, core_arch::simd::i64x2::ZERO) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageDead(_5);\n        StorageLive(_6);\n        StorageLive(_7);\n        _7 = core_arch::x86::__m128d::as_f64x2(_2) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageLive(_8);\n        _8 = core_arch::x86::__m128d::as_f64x2(_1) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        _6 = intrinsics::simd::simd_select::<core_arch::simd::i64x2, core_arch::simd::f64x2>(_4, move _7, move _8) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        StorageDead(_8);\n        StorageDead(_7);\n        _0 = move _6 as core_arch::x86::__m128d;\n        StorageDead(_6);\n        return;\n    }\n}\n",
  "doc": " Blend packed double-precision (64-bit) floating-point elements from `a`\n and `b` using `mask`\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm_blendv_pd)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}