<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Thu Sep 18 16:06:41 2025" VIVADOVERSION="2024.2">

  <SYSTEMINFO ARCH="artix7" DEVICE="7a35t" NAME="BF_Test2" PACKAGE="cpg236" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="O" LEFT="21" NAME="A" RIGHT="0" SIGIS="undef" SIGNAME="RW_ROUTER4_0_A">
      <CONNECTIONS>
        <CONNECTION INSTANCE="RW_ROUTER4_0" PORT="A"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="CE_n" SIGIS="undef" SIGNAME="RW_ROUTER4_0_CE_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="RW_ROUTER4_0" PORT="CE_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="DQ_i" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DQ_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Read7_0" PORT="DQ_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="15" NAME="DQ_o" RIGHT="0" SIGIS="undef" SIGNAME="RW_ROUTER4_0_DQ_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="RW_ROUTER4_0" PORT="DQ_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="15" NAME="DQ_t" RIGHT="0" SIGIS="undef" SIGNAME="RW_ROUTER4_0_DQ_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="RW_ROUTER4_0" PORT="DQ_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="WE_n" SIGIS="undef" SIGNAME="RW_ROUTER4_0_WE_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="RW_ROUTER4_0" PORT="WE_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="btn0" SIGIS="undef" SIGNAME="External_Ports_btn0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Switchmod_0" PORT="i_signal"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="led0" SIGIS="undef" SIGNAME="Switchmod_0_led0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Switchmod_0" PORT="led0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="led1" SIGIS="undef" SIGNAME="Pulse_Per_Second_0_led0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Pulse_Per_Second_0" PORT="led0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="scl_i" SIGIS="undef" SIGNAME="External_Ports_scl_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="I2Cmod_0" PORT="scl_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="scl_o" SIGIS="undef" SIGNAME="I2Cmod_0_scl_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="I2Cmod_0" PORT="scl_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="scl_t" SIGIS="undef" SIGNAME="I2Cmod_0_scl_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="I2Cmod_0" PORT="scl_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="sda_i" SIGIS="undef" SIGNAME="External_Ports_sda_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="I2Cmod_0" PORT="sda_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="sda_o" SIGIS="undef" SIGNAME="I2Cmod_0_sda_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="I2Cmod_0" PORT="sda_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="sda_t" SIGIS="undef" SIGNAME="I2Cmod_0_sda_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="I2Cmod_0" PORT="sda_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="sysclk" SIGIS="undef" SIGNAME="External_Ports_sysclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Switchmod_0" PORT="sysclk"/>
        <CONNECTION INSTANCE="UART_TXmod_0" PORT="sysclk"/>
        <CONNECTION INSTANCE="Read7_0" PORT="sysclk"/>
        <CONNECTION INSTANCE="BF_formatter_0" PORT="clk"/>
        <CONNECTION INSTANCE="TM_packet_sender_0" PORT="clk"/>
        <CONNECTION INSTANCE="RW_ROUTER4_0" PORT="sysclk"/>
        <CONNECTION INSTANCE="I2Cmod_0" PORT="sysclk"/>
        <CONNECTION INSTANCE="BF_Data_Collector_Dr_0" PORT="sysclk"/>
        <CONNECTION INSTANCE="Pulse_Per_Second_0" PORT="sysclk"/>
        <CONNECTION INSTANCE="Write7_0" PORT="sysclk"/>
        <CONNECTION INSTANCE="I2C_full_sensor_data_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="uart_rxd_out" SIGIS="undef" SIGNAME="UART_TXmod_0_o_TX_Serial">
      <CONNECTIONS>
        <CONNECTION INSTANCE="UART_TXmod_0" PORT="o_TX_Serial"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/BF_Data_Collector_Dr_0" HWVERSION="1.0" INSTANCE="BF_Data_Collector_Dr_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="BF_Data_Collector_Draft2" VLNV="xilinx.com:module_ref:BF_Data_Collector_Draft2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="BF_Test2_BF_Data_Collector_Dr_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="data_ready" SIGIS="undef" SIGNAME="Read7_0_o_BF_drive">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Read7_0" PORT="o_BF_drive"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="46" NAME="i_BF_data" RIGHT="0" SIGIS="undef" SIGNAME="Read7_0_o_BF_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Read7_0" PORT="o_BF_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_dump" SIGIS="undef" SIGNAME="Pulse_Per_Second_0_o_pulse">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pulse_Per_Second_0" PORT="o_pulse"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led1" SIGIS="undef"/>
        <PORT DIR="O" LEFT="197" NAME="o_BF_data" RIGHT="0" SIGIS="undef" SIGNAME="BF_Data_Collector_Dr_0_o_BF_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BF_formatter_0" PORT="SRAM_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_BF_drive" SIGIS="undef" SIGNAME="BF_Data_Collector_Dr_0_o_BF_drive">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BF_formatter_0" PORT="SRAM_data_DV"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="Switchmod_0_o_signal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Switchmod_0" PORT="o_signal"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sysclk" SIGIS="undef" SIGNAME="External_Ports_sysclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sysclk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/BF_formatter_0" HWVERSION="1.0" INSTANCE="BF_formatter_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="BF_formatter" VLNV="xilinx.com:module_ref:BF_formatter:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Baud_Rate" VALUE="400000"/>
        <PARAMETER NAME="Clockfrequency" VALUE="12000000"/>
        <PARAMETER NAME="Component_Name" VALUE="BF_Test2_BF_formatter_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="223" NAME="BF_packet" RIGHT="0" SIGIS="undef" SIGNAME="BF_formatter_0_BF_packet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TM_packet_sender_0" PORT="i_BF_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BF_packet_DV" SIGIS="undef" SIGNAME="BF_formatter_0_BF_packet_DV">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TM_packet_sender_0" PORT="i_BF_DV"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BF_packet_got" SIGIS="undef" SIGNAME="TM_packet_sender_0_o_BF_got">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TM_packet_sender_0" PORT="o_BF_got"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="I2C_read_done" SIGIS="undef" SIGNAME="BF_formatter_0_I2C_read_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2C_full_sensor_data_0" PORT="i_TX_done_BF"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="RTC_data" RIGHT="0" SIGIS="undef" SIGNAME="I2C_full_sensor_data_0_o_TX_RTC_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2C_full_sensor_data_0" PORT="o_TX_RTC_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RTC_data_DV" SIGIS="undef" SIGNAME="I2C_full_sensor_data_0_o_TX_DV_BF">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2C_full_sensor_data_0" PORT="o_TX_DV_BF"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="RTC_request" SIGIS="undef" SIGNAME="BF_formatter_0_RTC_request">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2C_full_sensor_data_0" PORT="i_BF_RTC_request"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="197" NAME="SRAM_data" RIGHT="0" SIGIS="undef" SIGNAME="BF_Data_Collector_Dr_0_o_BF_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BF_Data_Collector_Dr_0" PORT="o_BF_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SRAM_data_DV" SIGIS="undef" SIGNAME="BF_Data_Collector_Dr_0_o_BF_drive">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BF_Data_Collector_Dr_0" PORT="o_BF_drive"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_sysclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sysclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led1" SIGIS="undef"/>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="Switchmod_0_o_signal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Switchmod_0" PORT="o_signal"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/I2C_full_sensor_data_0" HWVERSION="1.0" INSTANCE="I2C_full_sensor_data_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="I2C_full_sensor_data_fetcher" VLNV="xilinx.com:module_ref:I2C_full_sensor_data_fetcher:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Clockfrequency" VALUE="12000000"/>
        <PARAMETER NAME="Component_Name" VALUE="BF_Test2_I2C_full_sensor_data_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_sysclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sysclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_BF_RTC_request" SIGIS="undef" SIGNAME="BF_formatter_0_RTC_request">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BF_formatter_0" PORT="RTC_request"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_HK_ALT_request" SIGIS="undef"/>
        <PORT DIR="I" NAME="i_HK_RTC_request" SIGIS="undef"/>
        <PORT DIR="I" NAME="i_HK_TEMP_request" SIGIS="undef"/>
        <PORT DIR="I" NAME="i_HTR_TEMP_request" SIGIS="undef"/>
        <PORT DIR="I" NAME="i_RAD_RTC_request" SIGIS="undef"/>
        <PORT DIR="I" NAME="i_TX_done_BF" SIGIS="undef" SIGNAME="BF_formatter_0_I2C_read_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BF_formatter_0" PORT="I2C_read_done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_TX_done_HK" SIGIS="undef"/>
        <PORT DIR="I" NAME="i_TX_done_HTR" SIGIS="undef"/>
        <PORT DIR="I" NAME="i_TX_done_RAD" SIGIS="undef"/>
        <PORT DIR="I" NAME="i_busy" SIGIS="undef" SIGNAME="I2Cmod_0_busy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2Cmod_0" PORT="busy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_data_read" RIGHT="0" SIGIS="undef" SIGNAME="I2Cmod_0_data_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2Cmod_0" PORT="data_rd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led2" SIGIS="undef"/>
        <PORT DIR="O" LEFT="23" NAME="o_TX_ALT_data" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_TX_DV_BF" SIGIS="undef" SIGNAME="I2C_full_sensor_data_0_o_TX_DV_BF">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BF_formatter_0" PORT="RTC_data_DV"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_TX_DV_HK" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_TX_DV_HTR" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_TX_DV_RAD" SIGIS="undef"/>
        <PORT DIR="O" LEFT="23" NAME="o_TX_RTC_data" RIGHT="0" SIGIS="undef" SIGNAME="I2C_full_sensor_data_0_o_TX_RTC_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BF_formatter_0" PORT="RTC_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o_TX_TEMP_data" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="6" NAME="o_i2c_address" RIGHT="0" SIGIS="undef" SIGNAME="I2C_full_sensor_data_0_o_i2c_address">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2Cmod_0" PORT="addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_i2c_data_wr" RIGHT="0" SIGIS="undef" SIGNAME="I2C_full_sensor_data_0_o_i2c_data_wr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2Cmod_0" PORT="data_wr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_i2c_ena" SIGIS="undef" SIGNAME="I2C_full_sensor_data_0_o_i2c_ena">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2Cmod_0" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_i2c_rw" SIGIS="undef" SIGNAME="I2C_full_sensor_data_0_o_i2c_rw">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2Cmod_0" PORT="rw"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="Switchmod_0_o_signal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Switchmod_0" PORT="o_signal"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/I2Cmod_0" HWVERSION="1.0" INSTANCE="I2Cmod_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="I2Cmod" VLNV="xilinx.com:module_ref:I2Cmod:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Bus_Clockfrequency" VALUE="400000"/>
        <PARAMETER NAME="Sys_Clockfrequency" VALUE="12000000"/>
        <PARAMETER NAME="Component_Name" VALUE="BF_Test2_I2Cmod_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="ack_error" SIGIS="undef"/>
        <PORT DIR="I" LEFT="6" NAME="addr" RIGHT="0" SIGIS="undef" SIGNAME="I2C_full_sensor_data_0_o_i2c_address">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2C_full_sensor_data_0" PORT="o_i2c_address"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="busy" SIGIS="undef" SIGNAME="I2Cmod_0_busy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2C_full_sensor_data_0" PORT="i_busy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="data_rd" RIGHT="0" SIGIS="undef" SIGNAME="I2Cmod_0_data_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2C_full_sensor_data_0" PORT="i_data_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="data_wr" RIGHT="0" SIGIS="undef" SIGNAME="I2C_full_sensor_data_0_o_i2c_data_wr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2C_full_sensor_data_0" PORT="o_i2c_data_wr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="I2C_full_sensor_data_0_o_i2c_ena">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2C_full_sensor_data_0" PORT="o_i2c_ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="Switchmod_0_o_signal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Switchmod_0" PORT="o_signal"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rw" SIGIS="undef" SIGNAME="I2C_full_sensor_data_0_o_i2c_rw">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2C_full_sensor_data_0" PORT="o_i2c_rw"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="scl_i" SIGIS="undef" SIGNAME="External_Ports_scl_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="scl_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="scl_o" SIGIS="undef" SIGNAME="I2Cmod_0_scl_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="scl_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="scl_t" SIGIS="undef" SIGNAME="I2Cmod_0_scl_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="scl_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sda_i" SIGIS="undef" SIGNAME="External_Ports_sda_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sda_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sda_o" SIGIS="undef" SIGNAME="I2Cmod_0_sda_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sda_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sda_t" SIGIS="undef" SIGNAME="I2Cmod_0_sda_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sda_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sysclk" SIGIS="undef" SIGNAME="External_Ports_sysclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sysclk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Pulse_Per_Second_0" HWVERSION="1.0" INSTANCE="Pulse_Per_Second_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Pulse_Per_Second" VLNV="xilinx.com:module_ref:Pulse_Per_Second:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CLOCKFREQUENCY" VALUE="12000000"/>
        <PARAMETER NAME="Component_Name" VALUE="BF_Test2_Pulse_Per_Second_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="led0" SIGIS="undef" SIGNAME="Pulse_Per_Second_0_led0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="led1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_pulse" SIGIS="undef" SIGNAME="Pulse_Per_Second_0_o_pulse">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BF_Data_Collector_Dr_0" PORT="i_dump"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="Switchmod_0_o_signal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Switchmod_0" PORT="o_signal"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sysclk" SIGIS="undef" SIGNAME="External_Ports_sysclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sysclk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/RW_ROUTER4_0" HWVERSION="1.0" INSTANCE="RW_ROUTER4_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="RW_ROUTER4" VLNV="xilinx.com:module_ref:RW_ROUTER4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="22"/>
        <PARAMETER NAME="CLK_FREQ" VALUE="12000000"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="BF_Test2_RW_ROUTER4_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="21" NAME="A" RIGHT="0" SIGIS="undef" SIGNAME="RW_ROUTER4_0_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="21" NAME="A_read" RIGHT="0" SIGIS="undef" SIGNAME="Read7_0_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Read7_0" PORT="A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="21" NAME="A_write" RIGHT="0" SIGIS="undef" SIGNAME="Write7_0_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Write7_0" PORT="A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CE_n" SIGIS="undef" SIGNAME="RW_ROUTER4_0_CE_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CE_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CE_n_read" SIGIS="undef" SIGNAME="Read7_0_CE_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Read7_0" PORT="CE_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CE_n_write" SIGIS="undef" SIGNAME="Write7_0_CE_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Write7_0" PORT="CE_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="DQ_o" RIGHT="0" SIGIS="undef" SIGNAME="RW_ROUTER4_0_DQ_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DQ_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="DQ_o_read" RIGHT="0" SIGIS="undef" SIGNAME="Read7_0_DQ_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Read7_0" PORT="DQ_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="DQ_o_write" RIGHT="0" SIGIS="undef" SIGNAME="Write7_0_DQ_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Write7_0" PORT="DQ_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="DQ_t" RIGHT="0" SIGIS="undef" SIGNAME="RW_ROUTER4_0_DQ_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DQ_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="DQ_t_read" RIGHT="0" SIGIS="undef" SIGNAME="Read7_0_DQ_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Read7_0" PORT="DQ_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="DQ_t_write" RIGHT="0" SIGIS="undef" SIGNAME="Write7_0_DQ_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Write7_0" PORT="DQ_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Toggle" SIGIS="undef" SIGNAME="Write7_0_write_complete">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Write7_0" PORT="write_complete"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="WE_n" SIGIS="undef" SIGNAME="RW_ROUTER4_0_WE_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="WE_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="WE_n_read" SIGIS="undef" SIGNAME="Read7_0_WE_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Read7_0" PORT="WE_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="WE_n_write" SIGIS="undef" SIGNAME="Write7_0_WE_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Write7_0" PORT="WE_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led1" SIGIS="undef"/>
        <PORT DIR="I" NAME="reset_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="Switchmod_0_o_signal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Switchmod_0" PORT="o_signal"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sysclk" SIGIS="undef" SIGNAME="External_Ports_sysclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sysclk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Read7_0" HWVERSION="1.0" INSTANCE="Read7_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Read7" VLNV="xilinx.com:module_ref:Read7:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="22"/>
        <PARAMETER NAME="CLK_FREQ" VALUE="12000000"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="BF_Test2_Read7_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="21" NAME="A" RIGHT="0" SIGIS="undef" SIGNAME="Read7_0_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RW_ROUTER4_0" PORT="A_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CE_n" SIGIS="undef" SIGNAME="Read7_0_CE_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RW_ROUTER4_0" PORT="CE_n_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="DQ_i" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DQ_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DQ_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="DQ_o" RIGHT="0" SIGIS="undef" SIGNAME="Read7_0_DQ_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RW_ROUTER4_0" PORT="DQ_o_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="DQ_t" RIGHT="0" SIGIS="undef" SIGNAME="Read7_0_DQ_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RW_ROUTER4_0" PORT="DQ_t_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="WE_n" SIGIS="undef" SIGNAME="Read7_0_WE_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RW_ROUTER4_0" PORT="WE_n_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="addresses_searched" SIGIS="undef"/>
        <PORT DIR="O" NAME="led0" SIGIS="undef"/>
        <PORT DIR="O" NAME="led1" SIGIS="undef"/>
        <PORT DIR="O" LEFT="46" NAME="o_BF_data" RIGHT="0" SIGIS="undef" SIGNAME="Read7_0_o_BF_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BF_Data_Collector_Dr_0" PORT="i_BF_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_BF_drive" SIGIS="undef" SIGNAME="Read7_0_o_BF_drive">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BF_Data_Collector_Dr_0" PORT="data_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="read_complete" SIGIS="undef"/>
        <PORT DIR="I" NAME="reset_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="Switchmod_0_o_signal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Switchmod_0" PORT="o_signal"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sysclk" SIGIS="undef" SIGNAME="External_Ports_sysclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sysclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="write_complete" SIGIS="undef" SIGNAME="Write7_0_write_complete">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Write7_0" PORT="write_complete"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Switchmod_0" HWVERSION="1.0" INSTANCE="Switchmod_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Switchmod" VLNV="xilinx.com:module_ref:Switchmod:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="BF_Test2_Switchmod_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="i_signal" SIGIS="undef" SIGNAME="External_Ports_btn0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="btn0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led0" SIGIS="undef" SIGNAME="Switchmod_0_led0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="led0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_signal" SIGIS="undef" SIGNAME="Switchmod_0_o_signal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Read7_0" PORT="reset_n"/>
            <CONNECTION INSTANCE="BF_formatter_0" PORT="rst"/>
            <CONNECTION INSTANCE="TM_packet_sender_0" PORT="rst"/>
            <CONNECTION INSTANCE="RW_ROUTER4_0" PORT="reset_n"/>
            <CONNECTION INSTANCE="I2Cmod_0" PORT="reset_n"/>
            <CONNECTION INSTANCE="BF_Data_Collector_Dr_0" PORT="reset_n"/>
            <CONNECTION INSTANCE="Pulse_Per_Second_0" PORT="reset_n"/>
            <CONNECTION INSTANCE="Write7_0" PORT="reset_n"/>
            <CONNECTION INSTANCE="I2C_full_sensor_data_0" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sysclk" SIGIS="undef" SIGNAME="External_Ports_sysclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sysclk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/TM_packet_sender_0" HWVERSION="1.0" INSTANCE="TM_packet_sender_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="TM_packet_sender" VLNV="xilinx.com:module_ref:TM_packet_sender:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Baud_Rate" VALUE="400000"/>
        <PARAMETER NAME="Clockfrequency" VALUE="12000000"/>
        <PARAMETER NAME="Component_Name" VALUE="BF_Test2_TM_packet_sender_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_sysclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sysclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_BF_DV" SIGIS="undef" SIGNAME="BF_formatter_0_BF_packet_DV">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BF_formatter_0" PORT="BF_packet_DV"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="223" NAME="i_BF_data" RIGHT="0" SIGIS="undef" SIGNAME="BF_formatter_0_BF_packet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BF_formatter_0" PORT="BF_packet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_HK_DV" SIGIS="undef"/>
        <PORT DIR="I" LEFT="471" NAME="i_HK_data" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="i_RAD_DV" SIGIS="undef"/>
        <PORT DIR="I" LEFT="10007" NAME="i_RAD_data" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="i_TX_active" SIGIS="undef" SIGNAME="UART_TXmod_0_o_TX_Active">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_TXmod_0" PORT="o_TX_Active"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_TX_done" SIGIS="undef" SIGNAME="UART_TXmod_0_o_TX_Done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_TXmod_0" PORT="o_TX_Done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led1" SIGIS="undef"/>
        <PORT DIR="O" NAME="led2" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_BF_got" SIGIS="undef" SIGNAME="TM_packet_sender_0_o_BF_got">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BF_formatter_0" PORT="BF_packet_got"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_HK_got" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_RAD_got" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_TX_DV" SIGIS="undef" SIGNAME="TM_packet_sender_0_o_TX_DV">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_TXmod_0" PORT="i_TX_DV"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_TX_byte" RIGHT="0" SIGIS="undef" SIGNAME="TM_packet_sender_0_o_TX_byte">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_TXmod_0" PORT="i_TX_Byte"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="Switchmod_0_o_signal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Switchmod_0" PORT="o_signal"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/UART_TXmod_0" HWVERSION="1.0" INSTANCE="UART_TXmod_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="UART_TXmod" VLNV="xilinx.com:module_ref:UART_TXmod:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Baud_Rate" VALUE="115200"/>
        <PARAMETER NAME="Clockfrequency" VALUE="12000000"/>
        <PARAMETER NAME="Component_Name" VALUE="BF_Test2_UART_TXmod_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="i_TX_Byte" RIGHT="0" SIGIS="undef" SIGNAME="TM_packet_sender_0_o_TX_byte">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TM_packet_sender_0" PORT="o_TX_byte"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_TX_DV" SIGIS="undef" SIGNAME="TM_packet_sender_0_o_TX_DV">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TM_packet_sender_0" PORT="o_TX_DV"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_TX_Active" SIGIS="undef" SIGNAME="UART_TXmod_0_o_TX_Active">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TM_packet_sender_0" PORT="i_TX_active"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_TX_Done" SIGIS="undef" SIGNAME="UART_TXmod_0_o_TX_Done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TM_packet_sender_0" PORT="i_TX_done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_TX_Serial" SIGIS="undef" SIGNAME="UART_TXmod_0_o_TX_Serial">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="uart_rxd_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sysclk" SIGIS="undef" SIGNAME="External_Ports_sysclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sysclk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Write7_0" HWVERSION="1.0" INSTANCE="Write7_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Write7" VLNV="xilinx.com:module_ref:Write7:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="22"/>
        <PARAMETER NAME="CLK_FREQ" VALUE="12000000"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="BF_Test2_Write7_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="21" NAME="A" RIGHT="0" SIGIS="undef" SIGNAME="Write7_0_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RW_ROUTER4_0" PORT="A_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CE_n" SIGIS="undef" SIGNAME="Write7_0_CE_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RW_ROUTER4_0" PORT="CE_n_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="DQ_o" RIGHT="0" SIGIS="undef" SIGNAME="Write7_0_DQ_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RW_ROUTER4_0" PORT="DQ_o_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="DQ_t" RIGHT="0" SIGIS="undef" SIGNAME="Write7_0_DQ_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RW_ROUTER4_0" PORT="DQ_t_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="WE_n" SIGIS="undef" SIGNAME="Write7_0_WE_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RW_ROUTER4_0" PORT="WE_n_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="Switchmod_0_o_signal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Switchmod_0" PORT="o_signal"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sysclk" SIGIS="undef" SIGNAME="External_Ports_sysclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sysclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_complete" SIGIS="undef" SIGNAME="Write7_0_write_complete">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RW_ROUTER4_0" PORT="Toggle"/>
            <CONNECTION INSTANCE="Read7_0" PORT="write_complete"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
