

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Fri Oct 12 19:03:35 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        baseline
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.51|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   56|   56|   56|   56|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   55|   55|         5|          -|          -|    11|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      3|       0|     85|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        0|      -|      74|      8|
|Multiplexer      |        -|      -|       -|    116|
|Register         |        -|      -|     155|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      3|     229|    209|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +----------+------------+---------+----+----+------+-----+------+-------------+
    |  Memory  |   Module   | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+------------+---------+----+----+------+-----+------+-------------+
    |c1_U      |fir_c1      |        0|  10|   2|    11|   10|     1|          110|
    |regMem_U  |fir_regMem  |        0|  64|   6|    11|   32|     1|          352|
    +----------+------------+---------+----+----+------+-----+------+-------------+
    |Total     |            |        0|  74|   8|    22|   42|     2|          462|
    +----------+------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |tmp_6_fu_161_p2  |     *    |      3|  0|  20|          10|          32|
    |grp_fu_120_p2    |     +    |      0|  0|  15|           5|           2|
    |sum_1_fu_167_p2  |     +    |      0|  0|  39|          32|          32|
    |tmp_1_fu_139_p2  |   icmp   |      0|  0|  11|           5|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      3|  0|  85|          52|          67|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  38|          7|    1|          7|
    |grp_fu_120_p0    |  15|          3|    5|         15|
    |i_reg_85         |   9|          2|    5|         10|
    |regMem_address0  |  21|          4|    4|         16|
    |regMem_d0        |  15|          3|   32|         96|
    |sum_reg_97       |   9|          2|   32|         64|
    |xij1_reg_110     |   9|          2|   32|         64|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 116|         23|  111|        272|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |ap_CS_fsm        |   6|   0|    6|          0|
    |c1_load_reg_211  |  10|   0|   10|          0|
    |i_1_reg_206      |   5|   0|    5|          0|
    |i_cast_reg_178   |  32|   0|   32|          0|
    |i_reg_85         |   5|   0|    5|          0|
    |sum_reg_97       |  32|   0|   32|          0|
    |tmp_1_reg_187    |   1|   0|    1|          0|
    |tmp_6_reg_216    |  32|   0|   32|          0|
    |xij1_reg_110     |  32|   0|   32|          0|
    +-----------------+----+----+-----+-----------+
    |Total            | 155|   0|  155|          0|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start  |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready  | out |    1| ap_ctrl_hs |      fir     | return value |
|y         | out |   32|   ap_vld   |       y      |    pointer   |
|y_ap_vld  | out |    1|   ap_vld   |       y      |    pointer   |
|x         |  in |   32|   ap_none  |       x      |    scalar    |
+----------+-----+-----+------------+--------------+--------------+

