Source Block: hdl/library/jesd204/jesd204_common/sync_header_align.v@127:137@HdlStmAssign
  end else begin
    state <= next_state;
  end
end

assign o_block_sync = state[BIT_SH_LOCK];
assign i_slip = state[BIT_SH_SLIP];

endmodule



Diff Content:
- 132 assign o_block_sync = state[BIT_SH_LOCK];

Clone Blocks:
Clone Blocks 1:
hdl/library/jesd204/jesd204_common/sync_header_align.v@128:137
    state <= next_state;
  end
end

assign o_block_sync = state[BIT_SH_LOCK];
assign i_slip = state[BIT_SH_SLIP];

endmodule



