# General Hammer Inputs Related to the Design and Build System

# Generate Make include to aid in flow
vlsi.core.build_system: make
vlsi.core.max_threads: 12

# Hammer will auto-generate a CPF for simple power designs; see hammer/src/hammer-vlsi/defaults.yml for more info
vlsi.inputs.power_spec_mode: "auto"
vlsi.inputs.power_spec_type: "cpf"

# Specify clock signals
vlsi.inputs.clocks: [
  {name: "clock_uncore", period: "2ns", uncertainty: "0.1ns"}
]

# Specify pin properties
# Default pin placement can be set by the tool
# Default pin layer assignments can be found in some tech plug-ins
vlsi.inputs.pin_mode: generated
vlsi.inputs.pin.generate_mode: semi_auto

# Placement Constraints
vlsi.inputs.placement_constraints:
  - path: "ChipTop"
    type: toplevel
    x: 0
    y: 0
    width: 4000
    height: 3000
    margins:
      left: 10
      right: 0
      top: 10
      bottom: 10
  # # Place SRAM memory instances
  # # data cache
  # - path: "ChipTop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_0"
  # 
  #   type: hardmacro
  #   x: 100
  #   y: 100
  #   orientation: r90
  # #- path: "ChipTop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_0"
  #   #type: hardmacro
  #   #x: 50
  #   #y: 800
  #   #orientation: r90
  #
  # # tag array
  # - path: "ChipTop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0"
  #   type: hardmacro
  #   x: 50
  #   y: 1600
  #   orientation: r90
  #
  # # instruction cache
  # - path: "ChipTop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0"
  #   type: hardmacro
  #   x: 50
  #   y: 2100
  #   orientation: r90

