<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset="utf-8" />

<title>TriCore TC1728 (ADC1)</title>
<style type="text/css">
.url { text-decoration:none; }
td   { vertical-align:top; }
</style>
</head>
<body>

<a name="top">&nbsp;</a>

<h2>ADC1</h2>

<h2><tt>#include &lt;tc1728/adc1.h&gt;</tt></h2>

<h3>&rarr;&nbsp;<a href="#c-types">defined C types</a></h3>


<h3>defined SFRs</h3>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td><b>Register Name</b></td>
<td><b>Description</b></td>
<td><b>Address</b></td>
<td><b>Type</b></td>
<td><b>Reset</b></td>
<td><b>access (read)</b></td>
<td><b>access (write)</b></td>
</tr>

<tr>
<td><a class="url" href="#ADC1_ID">ADC1_ID</a></td>
<td>Module Identification Register</td>
<td>0xF0101408</td>
<td><a class="url" href="types/a.html#ADCn_ID_t">ADCn_ID_t</a></td>
<td>0x005AC0XX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RSIR0">ADC1_RSIR0</a></td>
<td>Request Source 0 Input Register</td>
<td>0xF0101410</td>
<td><a class="url" href="types/a.html#ADCn_RSIRm_t">ADCn_RSIRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RSIR1">ADC1_RSIR1</a></td>
<td>Request Source 1 Input Register</td>
<td>0xF0101414</td>
<td><a class="url" href="types/a.html#ADCn_RSIRm_t">ADCn_RSIRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RSIR2">ADC1_RSIR2</a></td>
<td>Request Source 2 Input Register</td>
<td>0xF0101418</td>
<td><a class="url" href="types/a.html#ADCn_RSIRm_t">ADCn_RSIRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RSIR3">ADC1_RSIR3</a></td>
<td>Request Source 3 Input Register</td>
<td>0xF010141C</td>
<td><a class="url" href="types/a.html#ADCn_RSIRm_t">ADCn_RSIRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RSIR4">ADC1_RSIR4</a></td>
<td>Request Source 4 Input Register</td>
<td>0xF0101420</td>
<td><a class="url" href="types/a.html#ADCn_RSIRm_t">ADCn_RSIRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_GLOBCTR">ADC1_GLOBCTR</a></td>
<td>Global Control Register</td>
<td>0xF0101430</td>
<td><a class="url" href="types/a.html#ADCn_GLOBCTR_t">ADCn_GLOBCTR_t</a></td>
<td>0x000000FF</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_GLOBCFG">ADC1_GLOBCFG</a></td>
<td>Global Configuration Register</td>
<td>0xF0101434</td>
<td><a class="url" href="types/a.html#ADCn_GLOBCFG_t">ADCn_GLOBCFG_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_GLOBSTR">ADC1_GLOBSTR</a></td>
<td>Global Status Register</td>
<td>0xF0101438</td>
<td><a class="url" href="types/a.html#ADCn_GLOBSTR_t">ADCn_GLOBSTR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_ASENR">ADC1_ASENR</a></td>
<td>Arbitration Slot Enable Register</td>
<td>0xF010143C</td>
<td><a class="url" href="types/a.html#ADCn_ASENR_t">ADCn_ASENR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RSPR0">ADC1_RSPR0</a></td>
<td>Request Source Priority Register 0</td>
<td>0xF0101440</td>
<td><a class="url" href="types/a.html#ADCn_RSPR0_t">ADCn_RSPR0_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RSPR4">ADC1_RSPR4</a></td>
<td>Request Source Priority Register 4</td>
<td>0xF0101444</td>
<td><a class="url" href="types/a.html#ADCn_RSPR4_t">ADCn_RSPR4_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_SYNCTR">ADC1_SYNCTR</a></td>
<td>Synchronization Control Register</td>
<td>0xF0101448</td>
<td><a class="url" href="types/a.html#ADCn_SYNCTR_t">ADCn_SYNCTR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_INPCR0">ADC1_INPCR0</a></td>
<td>Input Class Register 0</td>
<td>0xF0101450</td>
<td><a class="url" href="types/a.html#ADCn_INPCRm_t">ADCn_INPCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_INPCR1">ADC1_INPCR1</a></td>
<td>Input Class Register 1</td>
<td>0xF0101454</td>
<td><a class="url" href="types/a.html#ADCn_INPCRm_t">ADCn_INPCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_INPCR2">ADC1_INPCR2</a></td>
<td>Input Class Register 2</td>
<td>0xF0101458</td>
<td><a class="url" href="types/a.html#ADCn_INPCRm_t">ADCn_INPCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_INPCR3">ADC1_INPCR3</a></td>
<td>Input Class Register 3</td>
<td>0xF010145C</td>
<td><a class="url" href="types/a.html#ADCn_INPCRm_t">ADCn_INPCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_CHFR">ADC1_CHFR</a></td>
<td>Channel Flag Register</td>
<td>0xF0101460</td>
<td><a class="url" href="types/a.html#ADCn_CHFR_t">ADCn_CHFR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_CHFCR">ADC1_CHFCR</a></td>
<td>Channel Flag Clear Register</td>
<td>0xF0101464</td>
<td><a class="url" href="types/a.html#ADCn_CHFCR_t">ADCn_CHFCR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_CHENPR0">ADC1_CHENPR0</a></td>
<td>Channel Event Node Pointer Register 0</td>
<td>0xF0101468</td>
<td><a class="url" href="types/a.html#ADCn_CHENPRm_t">ADCn_CHENPRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_CHENPR8">ADC1_CHENPR8</a></td>
<td>Channel Event Node Pointer Register 8</td>
<td>0xF010146C</td>
<td><a class="url" href="types/a.html#ADCn_CHENPRm_t">ADCn_CHENPRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_EVFR">ADC1_EVFR</a></td>
<td>Event Flag Register</td>
<td>0xF0101470</td>
<td><a class="url" href="types/a.html#ADCn_EVFR_t">ADCn_EVFR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_EVFCR">ADC1_EVFCR</a></td>
<td>Event Flag Clear Register</td>
<td>0xF0101474</td>
<td><a class="url" href="types/a.html#ADCn_EVFCR_t">ADCn_EVFCR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_EVNPR">ADC1_EVNPR</a></td>
<td>Event Node Pointer Register</td>
<td>0xF0101478</td>
<td><a class="url" href="types/a.html#ADCn_EVNPR_t">ADCn_EVNPR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_QMR0">ADC1_QMR0</a></td>
<td>Queue 0 Mode Register</td>
<td>0xF0101480</td>
<td><a class="url" href="types/a.html#ADCn_QMRm_t">ADCn_QMRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_QSR0">ADC1_QSR0</a></td>
<td>Queue 0 Status Register</td>
<td>0xF0101484</td>
<td><a class="url" href="types/a.html#ADCn_QSRm_t">ADCn_QSRm_t</a></td>
<td>0x00000020</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_Q0R0">ADC1_Q0R0</a></td>
<td>Queue 0 Register 0</td>
<td>0xF0101488</td>
<td><a class="url" href="types/a.html#ADC1_Q0R0_t">ADC1_Q0R0_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_QBUR0">ADC1_QBUR0</a></td>
<td>Queue 0</td>
<td>0xF010148C</td>
<td><a class="url" href="types/a.html#ADCn_QBURm_t">ADCn_QBURm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_CRCR1">ADC1_CRCR1</a></td>
<td>Conversion Request 1 Control Register</td>
<td>0xF0101490</td>
<td><a class="url" href="types/a.html#ADCn_CRCRm_t">ADCn_CRCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_CRPR1">ADC1_CRPR1</a></td>
<td>Conversion Request 1 Pending Register</td>
<td>0xF0101494</td>
<td><a class="url" href="types/a.html#ADCn_CRPRm_t">ADCn_CRPRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_CRMR1">ADC1_CRMR1</a></td>
<td>Conversion Request 1 Mode Register</td>
<td>0xF0101498</td>
<td><a class="url" href="types/a.html#ADCn_CRMRm_t">ADCn_CRMRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_QMR2">ADC1_QMR2</a></td>
<td>Queue 2 Mode Register</td>
<td>0xF01014A0</td>
<td><a class="url" href="types/a.html#ADCn_QMRm_t">ADCn_QMRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_QSR2">ADC1_QSR2</a></td>
<td>Queue 2 Status Register</td>
<td>0xF01014A4</td>
<td><a class="url" href="types/a.html#ADCn_QSRm_t">ADCn_QSRm_t</a></td>
<td>0x00000020</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_Q0R2">ADC1_Q0R2</a></td>
<td>Queue 2 Register 0</td>
<td>0xF01014A8</td>
<td><a class="url" href="types/a.html#ADC1_Q0R2_t">ADC1_Q0R2_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_QBUR2">ADC1_QBUR2</a></td>
<td>Queue 2</td>
<td>0xF01014AC</td>
<td><a class="url" href="types/a.html#ADCn_QBURm_t">ADCn_QBURm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_CRCR3">ADC1_CRCR3</a></td>
<td>Conversion Request 3 Control Register</td>
<td>0xF01014B0</td>
<td><a class="url" href="types/a.html#ADCn_CRCRm_t">ADCn_CRCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_CRPR3">ADC1_CRPR3</a></td>
<td>Conversion Request 3 Pending Register</td>
<td>0xF01014B4</td>
<td><a class="url" href="types/a.html#ADCn_CRPRm_t">ADCn_CRPRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_CRMR3">ADC1_CRMR3</a></td>
<td>Conversion Request 3 Mode Register</td>
<td>0xF01014B8</td>
<td><a class="url" href="types/a.html#ADCn_CRMRm_t">ADCn_CRMRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_QMR4">ADC1_QMR4</a></td>
<td>Queue 4 Mode Register</td>
<td>0xF01014C0</td>
<td><a class="url" href="types/a.html#ADCn_QMRm_t">ADCn_QMRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_QSR4">ADC1_QSR4</a></td>
<td>Queue 4 Status Register</td>
<td>0xF01014C4</td>
<td><a class="url" href="types/a.html#ADCn_QSRm_t">ADCn_QSRm_t</a></td>
<td>0x00000020</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_Q0R4">ADC1_Q0R4</a></td>
<td>Queue 4 Register 0</td>
<td>0xF01014C8</td>
<td><a class="url" href="types/a.html#ADC1_Q0R4_t">ADC1_Q0R4_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_QBUR4">ADC1_QBUR4</a></td>
<td>Queue 4</td>
<td>0xF01014CC</td>
<td><a class="url" href="types/a.html#ADCn_QBURm_t">ADCn_QBURm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_LCBR0">ADC1_LCBR0</a></td>
<td>Limit Check Boundary Register 0</td>
<td>0xF01014F0</td>
<td><a class="url" href="types/a.html#ADCn_LCBRm_t">ADCn_LCBRm_t</a></td>
<td>0x00000198</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_LCBR1">ADC1_LCBR1</a></td>
<td>Limit Check Boundary Register 1</td>
<td>0xF01014F4</td>
<td><a class="url" href="types/a.html#ADCn_LCBRm_t">ADCn_LCBRm_t</a></td>
<td>0x00000E64</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_LCBR2">ADC1_LCBR2</a></td>
<td>Limit Check Boundary Register 2</td>
<td>0xF01014F8</td>
<td><a class="url" href="types/a.html#ADCn_LCBRm_t">ADCn_LCBRm_t</a></td>
<td>0x00000554</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_LCBR3">ADC1_LCBR3</a></td>
<td>Limit Check Boundary Register 3</td>
<td>0xF01014FC</td>
<td><a class="url" href="types/a.html#ADCn_LCBRm_t">ADCn_LCBRm_t</a></td>
<td>0x00000AA8</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_CHCTR0">ADC1_CHCTR0</a></td>
<td>Channel 0 Control Register</td>
<td>0xF0101500</td>
<td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_CHCTR1">ADC1_CHCTR1</a></td>
<td>Channel 1 Control Register</td>
<td>0xF0101504</td>
<td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_CHCTR2">ADC1_CHCTR2</a></td>
<td>Channel 2 Control Register</td>
<td>0xF0101508</td>
<td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_CHCTR3">ADC1_CHCTR3</a></td>
<td>Channel 3 Control Register</td>
<td>0xF010150C</td>
<td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_CHCTR4">ADC1_CHCTR4</a></td>
<td>Channel 4 Control Register</td>
<td>0xF0101510</td>
<td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_CHCTR5">ADC1_CHCTR5</a></td>
<td>Channel 5 Control Register</td>
<td>0xF0101514</td>
<td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_CHCTR6">ADC1_CHCTR6</a></td>
<td>Channel 6 Control Register</td>
<td>0xF0101518</td>
<td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_CHCTR7">ADC1_CHCTR7</a></td>
<td>Channel 7 Control Register</td>
<td>0xF010151C</td>
<td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_CHCTR8">ADC1_CHCTR8</a></td>
<td>Channel 8 Control Register</td>
<td>0xF0101520</td>
<td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_CHCTR9">ADC1_CHCTR9</a></td>
<td>Channel 9 Control Register</td>
<td>0xF0101524</td>
<td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_CHCTR10">ADC1_CHCTR10</a></td>
<td>Channel 10 Control Register</td>
<td>0xF0101528</td>
<td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_CHCTR11">ADC1_CHCTR11</a></td>
<td>Channel 11 Control Register</td>
<td>0xF010152C</td>
<td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_CHCTR12">ADC1_CHCTR12</a></td>
<td>Channel 12 Control Register</td>
<td>0xF0101530</td>
<td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_CHCTR13">ADC1_CHCTR13</a></td>
<td>Channel 13 Control Register</td>
<td>0xF0101534</td>
<td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_CHCTR14">ADC1_CHCTR14</a></td>
<td>Channel 14 Control Register</td>
<td>0xF0101538</td>
<td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_CHCTR15">ADC1_CHCTR15</a></td>
<td>Channel 15 Control Register</td>
<td>0xF010153C</td>
<td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RCR0">ADC1_RCR0</a></td>
<td>Result Control Register 0</td>
<td>0xF0101540</td>
<td><a class="url" href="types/a.html#ADCn_RCRm_t">ADCn_RCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RCR1">ADC1_RCR1</a></td>
<td>Result Control Register 1</td>
<td>0xF0101544</td>
<td><a class="url" href="types/a.html#ADCn_RCRm_t">ADCn_RCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RCR2">ADC1_RCR2</a></td>
<td>Result Control Register 2</td>
<td>0xF0101548</td>
<td><a class="url" href="types/a.html#ADCn_RCRm_t">ADCn_RCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RCR3">ADC1_RCR3</a></td>
<td>Result Control Register 3</td>
<td>0xF010154C</td>
<td><a class="url" href="types/a.html#ADCn_RCRm_t">ADCn_RCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RCR4">ADC1_RCR4</a></td>
<td>Result Control Register 4</td>
<td>0xF0101550</td>
<td><a class="url" href="types/a.html#ADCn_RCRm_t">ADCn_RCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RCR5">ADC1_RCR5</a></td>
<td>Result Control Register 5</td>
<td>0xF0101554</td>
<td><a class="url" href="types/a.html#ADCn_RCRm_t">ADCn_RCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RCR6">ADC1_RCR6</a></td>
<td>Result Control Register 6</td>
<td>0xF0101558</td>
<td><a class="url" href="types/a.html#ADCn_RCRm_t">ADCn_RCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RCR7">ADC1_RCR7</a></td>
<td>Result Control Register 7</td>
<td>0xF010155C</td>
<td><a class="url" href="types/a.html#ADCn_RCRm_t">ADCn_RCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RCR8">ADC1_RCR8</a></td>
<td>Result Control Register 8</td>
<td>0xF0101560</td>
<td><a class="url" href="types/a.html#ADCn_RCRm_t">ADCn_RCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RCR9">ADC1_RCR9</a></td>
<td>Result Control Register 9</td>
<td>0xF0101564</td>
<td><a class="url" href="types/a.html#ADCn_RCRm_t">ADCn_RCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RCR10">ADC1_RCR10</a></td>
<td>Result Control Register 10</td>
<td>0xF0101568</td>
<td><a class="url" href="types/a.html#ADCn_RCRm_t">ADCn_RCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RCR11">ADC1_RCR11</a></td>
<td>Result Control Register 11</td>
<td>0xF010156C</td>
<td><a class="url" href="types/a.html#ADCn_RCRm_t">ADCn_RCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RCR12">ADC1_RCR12</a></td>
<td>Result Control Register 12</td>
<td>0xF0101570</td>
<td><a class="url" href="types/a.html#ADCn_RCRm_t">ADCn_RCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RCR13">ADC1_RCR13</a></td>
<td>Result Control Register 13</td>
<td>0xF0101574</td>
<td><a class="url" href="types/a.html#ADCn_RCRm_t">ADCn_RCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RCR14">ADC1_RCR14</a></td>
<td>Result Control Register 14</td>
<td>0xF0101578</td>
<td><a class="url" href="types/a.html#ADCn_RCRm_t">ADCn_RCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RCR15">ADC1_RCR15</a></td>
<td>Result Control Register 15</td>
<td>0xF010157C</td>
<td><a class="url" href="types/a.html#ADCn_RCRm_t">ADCn_RCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RESR0">ADC1_RESR0</a></td>
<td>Result Register 0</td>
<td>0xF0101580</td>
<td><a class="url" href="types/a.html#ADCn_RESR0_t">ADCn_RESR0_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RESR1">ADC1_RESR1</a></td>
<td>Result Register 1</td>
<td>0xF0101584</td>
<td><a class="url" href="types/a.html#ADCn_RESRm_t">ADCn_RESRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RESR2">ADC1_RESR2</a></td>
<td>Result Register 2</td>
<td>0xF0101588</td>
<td><a class="url" href="types/a.html#ADCn_RESRm_t">ADCn_RESRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RESR3">ADC1_RESR3</a></td>
<td>Result Register 3</td>
<td>0xF010158C</td>
<td><a class="url" href="types/a.html#ADCn_RESRm_t">ADCn_RESRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RESR4">ADC1_RESR4</a></td>
<td>Result Register 4</td>
<td>0xF0101590</td>
<td><a class="url" href="types/a.html#ADCn_RESRm_t">ADCn_RESRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RESR5">ADC1_RESR5</a></td>
<td>Result Register 5</td>
<td>0xF0101594</td>
<td><a class="url" href="types/a.html#ADCn_RESRm_t">ADCn_RESRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RESR6">ADC1_RESR6</a></td>
<td>Result Register 6</td>
<td>0xF0101598</td>
<td><a class="url" href="types/a.html#ADCn_RESRm_t">ADCn_RESRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RESR7">ADC1_RESR7</a></td>
<td>Result Register 7</td>
<td>0xF010159C</td>
<td><a class="url" href="types/a.html#ADCn_RESRm_t">ADCn_RESRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RESR8">ADC1_RESR8</a></td>
<td>Result Register 8</td>
<td>0xF01015A0</td>
<td><a class="url" href="types/a.html#ADCn_RESRm_t">ADCn_RESRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RESR9">ADC1_RESR9</a></td>
<td>Result Register 9</td>
<td>0xF01015A4</td>
<td><a class="url" href="types/a.html#ADCn_RESRm_t">ADCn_RESRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RESR10">ADC1_RESR10</a></td>
<td>Result Register 10</td>
<td>0xF01015A8</td>
<td><a class="url" href="types/a.html#ADCn_RESRm_t">ADCn_RESRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RESR11">ADC1_RESR11</a></td>
<td>Result Register 11</td>
<td>0xF01015AC</td>
<td><a class="url" href="types/a.html#ADCn_RESRm_t">ADCn_RESRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RESR12">ADC1_RESR12</a></td>
<td>Result Register 12</td>
<td>0xF01015B0</td>
<td><a class="url" href="types/a.html#ADCn_RESRm_t">ADCn_RESRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RESR13">ADC1_RESR13</a></td>
<td>Result Register 13</td>
<td>0xF01015B4</td>
<td><a class="url" href="types/a.html#ADCn_RESRm_t">ADCn_RESRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RESR14">ADC1_RESR14</a></td>
<td>Result Register 14</td>
<td>0xF01015B8</td>
<td><a class="url" href="types/a.html#ADCn_RESRm_t">ADCn_RESRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RESR15">ADC1_RESR15</a></td>
<td>Result Register 15</td>
<td>0xF01015BC</td>
<td><a class="url" href="types/a.html#ADCn_RESRm_t">ADCn_RESRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RESRD0">ADC1_RESRD0</a></td>
<td>Result Register 0 for Debugging</td>
<td>0xF01015C0</td>
<td><a class="url" href="types/a.html#ADCn_RESRD0_t">ADCn_RESRD0_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RESRD1">ADC1_RESRD1</a></td>
<td>Result Register 1 for Debugging</td>
<td>0xF01015C4</td>
<td><a class="url" href="types/a.html#ADCn_RESRDm_t">ADCn_RESRDm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RESRD2">ADC1_RESRD2</a></td>
<td>Result Register 2 for Debugging</td>
<td>0xF01015C8</td>
<td><a class="url" href="types/a.html#ADCn_RESRDm_t">ADCn_RESRDm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RESRD3">ADC1_RESRD3</a></td>
<td>Result Register 3 for Debugging</td>
<td>0xF01015CC</td>
<td><a class="url" href="types/a.html#ADCn_RESRDm_t">ADCn_RESRDm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RESRD4">ADC1_RESRD4</a></td>
<td>Result Register 4 for Debugging</td>
<td>0xF01015D0</td>
<td><a class="url" href="types/a.html#ADCn_RESRDm_t">ADCn_RESRDm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RESRD5">ADC1_RESRD5</a></td>
<td>Result Register 5 for Debugging</td>
<td>0xF01015D4</td>
<td><a class="url" href="types/a.html#ADCn_RESRDm_t">ADCn_RESRDm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RESRD6">ADC1_RESRD6</a></td>
<td>Result Register 6 for Debugging</td>
<td>0xF01015D8</td>
<td><a class="url" href="types/a.html#ADCn_RESRDm_t">ADCn_RESRDm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RESRD7">ADC1_RESRD7</a></td>
<td>Result Register 7 for Debugging</td>
<td>0xF01015DC</td>
<td><a class="url" href="types/a.html#ADCn_RESRDm_t">ADCn_RESRDm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RESRD8">ADC1_RESRD8</a></td>
<td>Result Register 8 for Debugging</td>
<td>0xF01015E0</td>
<td><a class="url" href="types/a.html#ADCn_RESRDm_t">ADCn_RESRDm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RESRD9">ADC1_RESRD9</a></td>
<td>Result Register 9 for Debugging</td>
<td>0xF01015E4</td>
<td><a class="url" href="types/a.html#ADCn_RESRDm_t">ADCn_RESRDm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RESRD10">ADC1_RESRD10</a></td>
<td>Result Register 10 for Debugging</td>
<td>0xF01015E8</td>
<td><a class="url" href="types/a.html#ADCn_RESRDm_t">ADCn_RESRDm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RESRD11">ADC1_RESRD11</a></td>
<td>Result Register 11 for Debugging</td>
<td>0xF01015EC</td>
<td><a class="url" href="types/a.html#ADCn_RESRDm_t">ADCn_RESRDm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RESRD12">ADC1_RESRD12</a></td>
<td>Result Register 12 for Debugging</td>
<td>0xF01015F0</td>
<td><a class="url" href="types/a.html#ADCn_RESRDm_t">ADCn_RESRDm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RESRD13">ADC1_RESRD13</a></td>
<td>Result Register 13 for Debugging</td>
<td>0xF01015F4</td>
<td><a class="url" href="types/a.html#ADCn_RESRDm_t">ADCn_RESRDm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RESRD14">ADC1_RESRD14</a></td>
<td>Result Register 14 for Debugging</td>
<td>0xF01015F8</td>
<td><a class="url" href="types/a.html#ADCn_RESRDm_t">ADCn_RESRDm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RESRD15">ADC1_RESRD15</a></td>
<td>Result Register 15 for Debugging</td>
<td>0xF01015FC</td>
<td><a class="url" href="types/a.html#ADCn_RESRDm_t">ADCn_RESRDm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_VFR">ADC1_VFR</a></td>
<td>Valid Flag Register</td>
<td>0xF0101600</td>
<td><a class="url" href="types/a.html#ADCn_VFR_t">ADCn_VFR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_INTR">ADC1_INTR</a></td>
<td>Interrupt Activation Register</td>
<td>0xF0101604</td>
<td><a class="url" href="types/a.html#ADCn_INTR_t">ADCn_INTR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RNPR0">ADC1_RNPR0</a></td>
<td>Result Node Pointer Register 0</td>
<td>0xF0101608</td>
<td><a class="url" href="types/a.html#ADCn_RNPRm_t">ADCn_RNPRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RNPR8">ADC1_RNPR8</a></td>
<td>Result Node Pointer Register 8</td>
<td>0xF010160C</td>
<td><a class="url" href="types/a.html#ADCn_RNPRm_t">ADCn_RNPRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_ALR0">ADC1_ALR0</a></td>
<td>Alias Register 0</td>
<td>0xF0101610</td>
<td><a class="url" href="types/a.html#ADCn_ALR0_t">ADCn_ALR0_t</a></td>
<td>0x00000100</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_APR">ADC1_APR</a></td>
<td>Access Protection Register</td>
<td>0xF0101618</td>
<td><a class="url" href="types/a.html#ADCn_APR_t">ADCn_APR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_EMCTR">ADC1_EMCTR</a></td>
<td>External Multiplexer Control Register</td>
<td>0xF0101620</td>
<td><a class="url" href="types/a.html#ADCn_EMCTR_t">ADCn_EMCTR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_BWDENR">ADC1_BWDENR</a></td>
<td>Broken Wire Detection Enable Register</td>
<td>0xF0101624</td>
<td><a class="url" href="types/a.html#ADCn_BWDENR_t">ADCn_BWDENR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_BWDCFGR">ADC1_BWDCFGR</a></td>
<td>Broken Wire Detection Configuration Register</td>
<td>0xF0101628</td>
<td><a class="url" href="types/a.html#ADCn_BWDCFGR_t">ADCn_BWDCFGR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_CHENPR16">ADC1_CHENPR16</a></td>
<td>Channel Event Node Pointer Register 16</td>
<td>0xF0101668</td>
<td><a class="url" href="types/a.html#ADCn_CHENPRm_t">ADCn_CHENPRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_CHCTR16">ADC1_CHCTR16</a></td>
<td>Channel 16 Control Register</td>
<td>0xF0101700</td>
<td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_CHCTR17">ADC1_CHCTR17</a></td>
<td>Channel 17 Control Register</td>
<td>0xF0101704</td>
<td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_CHCTR18">ADC1_CHCTR18</a></td>
<td>Channel 18 Control Register</td>
<td>0xF0101708</td>
<td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_CHCTR19">ADC1_CHCTR19</a></td>
<td>Channel 19 Control Register</td>
<td>0xF010170C</td>
<td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_CHCTR20">ADC1_CHCTR20</a></td>
<td>Channel 20 Control Register</td>
<td>0xF0101710</td>
<td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_CHCTR21">ADC1_CHCTR21</a></td>
<td>Channel 21 Control Register</td>
<td>0xF0101714</td>
<td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_CHCTR22">ADC1_CHCTR22</a></td>
<td>Channel 22 Control Register</td>
<td>0xF0101718</td>
<td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_CHCTR23">ADC1_CHCTR23</a></td>
<td>Channel 23 Control Register</td>
<td>0xF010171C</td>
<td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



</table>



<a name="c-types"><hr></a>

<h3>defined C types</h3>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td><b>Type</b></td>
<td><b>Registers</b></td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADC1_Q0R0_t">ADC1_Q0R0_t</a></td>
<td><a class="url" href="adc1.html#ADC1_Q0R0">ADC1_Q0R0</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADC1_Q0R2_t">ADC1_Q0R2_t</a></td>
<td><a class="url" href="adc1.html#ADC1_Q0R2">ADC1_Q0R2</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADC1_Q0R4_t">ADC1_Q0R4_t</a></td>
<td><a class="url" href="adc1.html#ADC1_Q0R4">ADC1_Q0R4</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_ALR0_t">ADCn_ALR0_t</a></td>
<td><a class="url" href="adc0.html#ADC0_ALR0">ADC0_ALR0</a>,       
<a class="url" href="adc1.html#ADC1_ALR0">ADC1_ALR0</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_APR_t">ADCn_APR_t</a></td>
<td><a class="url" href="adc0.html#ADC0_APR">ADC0_APR</a>,       
<a class="url" href="adc1.html#ADC1_APR">ADC1_APR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_ASENR_t">ADCn_ASENR_t</a></td>
<td><a class="url" href="adc0.html#ADC0_ASENR">ADC0_ASENR</a>,       
<a class="url" href="adc1.html#ADC1_ASENR">ADC1_ASENR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_BWDCFGR_t">ADCn_BWDCFGR_t</a></td>
<td><a class="url" href="adc0.html#ADC0_BWDCFGR">ADC0_BWDCFGR</a>,       
<a class="url" href="adc1.html#ADC1_BWDCFGR">ADC1_BWDCFGR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_BWDENR_t">ADCn_BWDENR_t</a></td>
<td><a class="url" href="adc0.html#ADC0_BWDENR">ADC0_BWDENR</a>,       
<a class="url" href="adc1.html#ADC1_BWDENR">ADC1_BWDENR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td>
<td><a class="url" href="adc0.html#ADC0_CHCTR0">ADC0_CHCTR0</a>,       
<a class="url" href="adc0.html#ADC0_CHCTR1">ADC0_CHCTR1</a>,       
<a class="url" href="adc0.html#ADC0_CHCTR2">ADC0_CHCTR2</a>,       
<a class="url" href="adc0.html#ADC0_CHCTR3">ADC0_CHCTR3</a>,       
<a class="url" href="adc0.html#ADC0_CHCTR4">ADC0_CHCTR4</a>,       
<a class="url" href="adc0.html#ADC0_CHCTR5">ADC0_CHCTR5</a>,       
<a class="url" href="adc0.html#ADC0_CHCTR6">ADC0_CHCTR6</a>,       
<a class="url" href="adc0.html#ADC0_CHCTR7">ADC0_CHCTR7</a>,       
<a class="url" href="adc0.html#ADC0_CHCTR8">ADC0_CHCTR8</a>,       
<a class="url" href="adc0.html#ADC0_CHCTR9">ADC0_CHCTR9</a>,       
<a class="url" href="adc0.html#ADC0_CHCTR10">ADC0_CHCTR10</a>,       
<a class="url" href="adc0.html#ADC0_CHCTR11">ADC0_CHCTR11</a>,       
<a class="url" href="adc0.html#ADC0_CHCTR12">ADC0_CHCTR12</a>,       
<a class="url" href="adc0.html#ADC0_CHCTR13">ADC0_CHCTR13</a>,       
<a class="url" href="adc0.html#ADC0_CHCTR14">ADC0_CHCTR14</a>,       
<a class="url" href="adc0.html#ADC0_CHCTR15">ADC0_CHCTR15</a>,       
<a class="url" href="adc1.html#ADC1_CHCTR0">ADC1_CHCTR0</a>,       
<a class="url" href="adc1.html#ADC1_CHCTR1">ADC1_CHCTR1</a>,       
<a class="url" href="adc1.html#ADC1_CHCTR2">ADC1_CHCTR2</a>,       
<a class="url" href="adc1.html#ADC1_CHCTR3">ADC1_CHCTR3</a>,       
<a class="url" href="adc1.html#ADC1_CHCTR4">ADC1_CHCTR4</a>,       
<a class="url" href="adc1.html#ADC1_CHCTR5">ADC1_CHCTR5</a>,       
<a class="url" href="adc1.html#ADC1_CHCTR6">ADC1_CHCTR6</a>,       
<a class="url" href="adc1.html#ADC1_CHCTR7">ADC1_CHCTR7</a>,       
<a class="url" href="adc1.html#ADC1_CHCTR8">ADC1_CHCTR8</a>,       
<a class="url" href="adc1.html#ADC1_CHCTR9">ADC1_CHCTR9</a>,       
<a class="url" href="adc1.html#ADC1_CHCTR10">ADC1_CHCTR10</a>,       
<a class="url" href="adc1.html#ADC1_CHCTR11">ADC1_CHCTR11</a>,       
<a class="url" href="adc1.html#ADC1_CHCTR12">ADC1_CHCTR12</a>,       
<a class="url" href="adc1.html#ADC1_CHCTR13">ADC1_CHCTR13</a>,       
<a class="url" href="adc1.html#ADC1_CHCTR14">ADC1_CHCTR14</a>,       
<a class="url" href="adc1.html#ADC1_CHCTR15">ADC1_CHCTR15</a>,       
<a class="url" href="adc1.html#ADC1_CHCTR16">ADC1_CHCTR16</a>,       
<a class="url" href="adc1.html#ADC1_CHCTR17">ADC1_CHCTR17</a>,       
<a class="url" href="adc1.html#ADC1_CHCTR18">ADC1_CHCTR18</a>,       
<a class="url" href="adc1.html#ADC1_CHCTR19">ADC1_CHCTR19</a>,       
<a class="url" href="adc1.html#ADC1_CHCTR20">ADC1_CHCTR20</a>,       
<a class="url" href="adc1.html#ADC1_CHCTR21">ADC1_CHCTR21</a>,       
<a class="url" href="adc1.html#ADC1_CHCTR22">ADC1_CHCTR22</a>,       
<a class="url" href="adc1.html#ADC1_CHCTR23">ADC1_CHCTR23</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_CHENPRm_t">ADCn_CHENPRm_t</a></td>
<td><a class="url" href="adc0.html#ADC0_CHENPR0">ADC0_CHENPR0</a>,       
<a class="url" href="adc0.html#ADC0_CHENPR8">ADC0_CHENPR8</a>,       
<a class="url" href="adc1.html#ADC1_CHENPR0">ADC1_CHENPR0</a>,       
<a class="url" href="adc1.html#ADC1_CHENPR8">ADC1_CHENPR8</a>,       
<a class="url" href="adc1.html#ADC1_CHENPR16">ADC1_CHENPR16</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_CHFCR_t">ADCn_CHFCR_t</a></td>
<td><a class="url" href="adc0.html#ADC0_CHFCR">ADC0_CHFCR</a>,       
<a class="url" href="adc1.html#ADC1_CHFCR">ADC1_CHFCR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_CHFR_t">ADCn_CHFR_t</a></td>
<td><a class="url" href="adc0.html#ADC0_CHFR">ADC0_CHFR</a>,       
<a class="url" href="adc1.html#ADC1_CHFR">ADC1_CHFR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_CRCRm_t">ADCn_CRCRm_t</a></td>
<td><a class="url" href="adc0.html#ADC0_CRCR1">ADC0_CRCR1</a>,       
<a class="url" href="adc0.html#ADC0_CRCR3">ADC0_CRCR3</a>,       
<a class="url" href="adc1.html#ADC1_CRCR1">ADC1_CRCR1</a>,       
<a class="url" href="adc1.html#ADC1_CRCR3">ADC1_CRCR3</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_CRMRm_t">ADCn_CRMRm_t</a></td>
<td><a class="url" href="adc0.html#ADC0_CRMR1">ADC0_CRMR1</a>,       
<a class="url" href="adc0.html#ADC0_CRMR3">ADC0_CRMR3</a>,       
<a class="url" href="adc1.html#ADC1_CRMR1">ADC1_CRMR1</a>,       
<a class="url" href="adc1.html#ADC1_CRMR3">ADC1_CRMR3</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_CRPRm_t">ADCn_CRPRm_t</a></td>
<td><a class="url" href="adc0.html#ADC0_CRPR1">ADC0_CRPR1</a>,       
<a class="url" href="adc0.html#ADC0_CRPR3">ADC0_CRPR3</a>,       
<a class="url" href="adc1.html#ADC1_CRPR1">ADC1_CRPR1</a>,       
<a class="url" href="adc1.html#ADC1_CRPR3">ADC1_CRPR3</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_EMCTR_t">ADCn_EMCTR_t</a></td>
<td><a class="url" href="adc0.html#ADC0_EMCTR">ADC0_EMCTR</a>,       
<a class="url" href="adc1.html#ADC1_EMCTR">ADC1_EMCTR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_EVFCR_t">ADCn_EVFCR_t</a></td>
<td><a class="url" href="adc0.html#ADC0_EVFCR">ADC0_EVFCR</a>,       
<a class="url" href="adc1.html#ADC1_EVFCR">ADC1_EVFCR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_EVFR_t">ADCn_EVFR_t</a></td>
<td><a class="url" href="adc0.html#ADC0_EVFR">ADC0_EVFR</a>,       
<a class="url" href="adc1.html#ADC1_EVFR">ADC1_EVFR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_EVNPR_t">ADCn_EVNPR_t</a></td>
<td><a class="url" href="adc0.html#ADC0_EVNPR">ADC0_EVNPR</a>,       
<a class="url" href="adc1.html#ADC1_EVNPR">ADC1_EVNPR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_GLOBCFG_t">ADCn_GLOBCFG_t</a></td>
<td><a class="url" href="adc0.html#ADC0_GLOBCFG">ADC0_GLOBCFG</a>,       
<a class="url" href="adc1.html#ADC1_GLOBCFG">ADC1_GLOBCFG</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_GLOBCTR_t">ADCn_GLOBCTR_t</a></td>
<td><a class="url" href="adc0.html#ADC0_GLOBCTR">ADC0_GLOBCTR</a>,       
<a class="url" href="adc1.html#ADC1_GLOBCTR">ADC1_GLOBCTR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_GLOBSTR_t">ADCn_GLOBSTR_t</a></td>
<td><a class="url" href="adc0.html#ADC0_GLOBSTR">ADC0_GLOBSTR</a>,       
<a class="url" href="adc1.html#ADC1_GLOBSTR">ADC1_GLOBSTR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_ID_t">ADCn_ID_t</a></td>
<td><a class="url" href="adc0.html#ADC0_ID">ADC0_ID</a>,       
<a class="url" href="adc1.html#ADC1_ID">ADC1_ID</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_INPCRm_t">ADCn_INPCRm_t</a></td>
<td><a class="url" href="adc0.html#ADC0_INPCR0">ADC0_INPCR0</a>,       
<a class="url" href="adc0.html#ADC0_INPCR1">ADC0_INPCR1</a>,       
<a class="url" href="adc0.html#ADC0_INPCR2">ADC0_INPCR2</a>,       
<a class="url" href="adc0.html#ADC0_INPCR3">ADC0_INPCR3</a>,       
<a class="url" href="adc1.html#ADC1_INPCR0">ADC1_INPCR0</a>,       
<a class="url" href="adc1.html#ADC1_INPCR1">ADC1_INPCR1</a>,       
<a class="url" href="adc1.html#ADC1_INPCR2">ADC1_INPCR2</a>,       
<a class="url" href="adc1.html#ADC1_INPCR3">ADC1_INPCR3</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_INTR_t">ADCn_INTR_t</a></td>
<td><a class="url" href="adc0.html#ADC0_INTR">ADC0_INTR</a>,       
<a class="url" href="adc1.html#ADC1_INTR">ADC1_INTR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_LCBRm_t">ADCn_LCBRm_t</a></td>
<td><a class="url" href="adc0.html#ADC0_LCBR0">ADC0_LCBR0</a>,       
<a class="url" href="adc0.html#ADC0_LCBR1">ADC0_LCBR1</a>,       
<a class="url" href="adc0.html#ADC0_LCBR2">ADC0_LCBR2</a>,       
<a class="url" href="adc0.html#ADC0_LCBR3">ADC0_LCBR3</a>,       
<a class="url" href="adc1.html#ADC1_LCBR0">ADC1_LCBR0</a>,       
<a class="url" href="adc1.html#ADC1_LCBR1">ADC1_LCBR1</a>,       
<a class="url" href="adc1.html#ADC1_LCBR2">ADC1_LCBR2</a>,       
<a class="url" href="adc1.html#ADC1_LCBR3">ADC1_LCBR3</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_QBURm_t">ADCn_QBURm_t</a></td>
<td><a class="url" href="adc0.html#ADC0_QBUR0">ADC0_QBUR0</a>,       
<a class="url" href="adc0.html#ADC0_QBUR2">ADC0_QBUR2</a>,       
<a class="url" href="adc0.html#ADC0_QBUR4">ADC0_QBUR4</a>,       
<a class="url" href="adc1.html#ADC1_QBUR0">ADC1_QBUR0</a>,       
<a class="url" href="adc1.html#ADC1_QBUR2">ADC1_QBUR2</a>,       
<a class="url" href="adc1.html#ADC1_QBUR4">ADC1_QBUR4</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_QMRm_t">ADCn_QMRm_t</a></td>
<td><a class="url" href="adc0.html#ADC0_QMR0">ADC0_QMR0</a>,       
<a class="url" href="adc0.html#ADC0_QMR2">ADC0_QMR2</a>,       
<a class="url" href="adc0.html#ADC0_QMR4">ADC0_QMR4</a>,       
<a class="url" href="adc1.html#ADC1_QMR0">ADC1_QMR0</a>,       
<a class="url" href="adc1.html#ADC1_QMR2">ADC1_QMR2</a>,       
<a class="url" href="adc1.html#ADC1_QMR4">ADC1_QMR4</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_QSRm_t">ADCn_QSRm_t</a></td>
<td><a class="url" href="adc0.html#ADC0_QSR0">ADC0_QSR0</a>,       
<a class="url" href="adc0.html#ADC0_QSR2">ADC0_QSR2</a>,       
<a class="url" href="adc0.html#ADC0_QSR4">ADC0_QSR4</a>,       
<a class="url" href="adc1.html#ADC1_QSR0">ADC1_QSR0</a>,       
<a class="url" href="adc1.html#ADC1_QSR2">ADC1_QSR2</a>,       
<a class="url" href="adc1.html#ADC1_QSR4">ADC1_QSR4</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_RCRm_t">ADCn_RCRm_t</a></td>
<td><a class="url" href="adc0.html#ADC0_RCR0">ADC0_RCR0</a>,       
<a class="url" href="adc0.html#ADC0_RCR1">ADC0_RCR1</a>,       
<a class="url" href="adc0.html#ADC0_RCR2">ADC0_RCR2</a>,       
<a class="url" href="adc0.html#ADC0_RCR3">ADC0_RCR3</a>,       
<a class="url" href="adc0.html#ADC0_RCR4">ADC0_RCR4</a>,       
<a class="url" href="adc0.html#ADC0_RCR5">ADC0_RCR5</a>,       
<a class="url" href="adc0.html#ADC0_RCR6">ADC0_RCR6</a>,       
<a class="url" href="adc0.html#ADC0_RCR7">ADC0_RCR7</a>,       
<a class="url" href="adc0.html#ADC0_RCR8">ADC0_RCR8</a>,       
<a class="url" href="adc0.html#ADC0_RCR9">ADC0_RCR9</a>,       
<a class="url" href="adc0.html#ADC0_RCR10">ADC0_RCR10</a>,       
<a class="url" href="adc0.html#ADC0_RCR11">ADC0_RCR11</a>,       
<a class="url" href="adc0.html#ADC0_RCR12">ADC0_RCR12</a>,       
<a class="url" href="adc0.html#ADC0_RCR13">ADC0_RCR13</a>,       
<a class="url" href="adc0.html#ADC0_RCR14">ADC0_RCR14</a>,       
<a class="url" href="adc0.html#ADC0_RCR15">ADC0_RCR15</a>,       
<a class="url" href="adc1.html#ADC1_RCR0">ADC1_RCR0</a>,       
<a class="url" href="adc1.html#ADC1_RCR1">ADC1_RCR1</a>,       
<a class="url" href="adc1.html#ADC1_RCR2">ADC1_RCR2</a>,       
<a class="url" href="adc1.html#ADC1_RCR3">ADC1_RCR3</a>,       
<a class="url" href="adc1.html#ADC1_RCR4">ADC1_RCR4</a>,       
<a class="url" href="adc1.html#ADC1_RCR5">ADC1_RCR5</a>,       
<a class="url" href="adc1.html#ADC1_RCR6">ADC1_RCR6</a>,       
<a class="url" href="adc1.html#ADC1_RCR7">ADC1_RCR7</a>,       
<a class="url" href="adc1.html#ADC1_RCR8">ADC1_RCR8</a>,       
<a class="url" href="adc1.html#ADC1_RCR9">ADC1_RCR9</a>,       
<a class="url" href="adc1.html#ADC1_RCR10">ADC1_RCR10</a>,       
<a class="url" href="adc1.html#ADC1_RCR11">ADC1_RCR11</a>,       
<a class="url" href="adc1.html#ADC1_RCR12">ADC1_RCR12</a>,       
<a class="url" href="adc1.html#ADC1_RCR13">ADC1_RCR13</a>,       
<a class="url" href="adc1.html#ADC1_RCR14">ADC1_RCR14</a>,       
<a class="url" href="adc1.html#ADC1_RCR15">ADC1_RCR15</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_RESR0_t">ADCn_RESR0_t</a></td>
<td><a class="url" href="adc0.html#ADC0_RESR0">ADC0_RESR0</a>,       
<a class="url" href="adc1.html#ADC1_RESR0">ADC1_RESR0</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_RESRD0_t">ADCn_RESRD0_t</a></td>
<td><a class="url" href="adc0.html#ADC0_RESRD0">ADC0_RESRD0</a>,       
<a class="url" href="adc1.html#ADC1_RESRD0">ADC1_RESRD0</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_RESRDm_t">ADCn_RESRDm_t</a></td>
<td><a class="url" href="adc0.html#ADC0_RESRD1">ADC0_RESRD1</a>,       
<a class="url" href="adc0.html#ADC0_RESRD2">ADC0_RESRD2</a>,       
<a class="url" href="adc0.html#ADC0_RESRD3">ADC0_RESRD3</a>,       
<a class="url" href="adc0.html#ADC0_RESRD4">ADC0_RESRD4</a>,       
<a class="url" href="adc0.html#ADC0_RESRD5">ADC0_RESRD5</a>,       
<a class="url" href="adc0.html#ADC0_RESRD6">ADC0_RESRD6</a>,       
<a class="url" href="adc0.html#ADC0_RESRD7">ADC0_RESRD7</a>,       
<a class="url" href="adc0.html#ADC0_RESRD8">ADC0_RESRD8</a>,       
<a class="url" href="adc0.html#ADC0_RESRD9">ADC0_RESRD9</a>,       
<a class="url" href="adc0.html#ADC0_RESRD10">ADC0_RESRD10</a>,       
<a class="url" href="adc0.html#ADC0_RESRD11">ADC0_RESRD11</a>,       
<a class="url" href="adc0.html#ADC0_RESRD12">ADC0_RESRD12</a>,       
<a class="url" href="adc0.html#ADC0_RESRD13">ADC0_RESRD13</a>,       
<a class="url" href="adc0.html#ADC0_RESRD14">ADC0_RESRD14</a>,       
<a class="url" href="adc0.html#ADC0_RESRD15">ADC0_RESRD15</a>,       
<a class="url" href="adc1.html#ADC1_RESRD1">ADC1_RESRD1</a>,       
<a class="url" href="adc1.html#ADC1_RESRD2">ADC1_RESRD2</a>,       
<a class="url" href="adc1.html#ADC1_RESRD3">ADC1_RESRD3</a>,       
<a class="url" href="adc1.html#ADC1_RESRD4">ADC1_RESRD4</a>,       
<a class="url" href="adc1.html#ADC1_RESRD5">ADC1_RESRD5</a>,       
<a class="url" href="adc1.html#ADC1_RESRD6">ADC1_RESRD6</a>,       
<a class="url" href="adc1.html#ADC1_RESRD7">ADC1_RESRD7</a>,       
<a class="url" href="adc1.html#ADC1_RESRD8">ADC1_RESRD8</a>,       
<a class="url" href="adc1.html#ADC1_RESRD9">ADC1_RESRD9</a>,       
<a class="url" href="adc1.html#ADC1_RESRD10">ADC1_RESRD10</a>,       
<a class="url" href="adc1.html#ADC1_RESRD11">ADC1_RESRD11</a>,       
<a class="url" href="adc1.html#ADC1_RESRD12">ADC1_RESRD12</a>,       
<a class="url" href="adc1.html#ADC1_RESRD13">ADC1_RESRD13</a>,       
<a class="url" href="adc1.html#ADC1_RESRD14">ADC1_RESRD14</a>,       
<a class="url" href="adc1.html#ADC1_RESRD15">ADC1_RESRD15</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_RESRm_t">ADCn_RESRm_t</a></td>
<td><a class="url" href="adc0.html#ADC0_RESR1">ADC0_RESR1</a>,       
<a class="url" href="adc0.html#ADC0_RESR2">ADC0_RESR2</a>,       
<a class="url" href="adc0.html#ADC0_RESR3">ADC0_RESR3</a>,       
<a class="url" href="adc0.html#ADC0_RESR4">ADC0_RESR4</a>,       
<a class="url" href="adc0.html#ADC0_RESR5">ADC0_RESR5</a>,       
<a class="url" href="adc0.html#ADC0_RESR6">ADC0_RESR6</a>,       
<a class="url" href="adc0.html#ADC0_RESR7">ADC0_RESR7</a>,       
<a class="url" href="adc0.html#ADC0_RESR8">ADC0_RESR8</a>,       
<a class="url" href="adc0.html#ADC0_RESR9">ADC0_RESR9</a>,       
<a class="url" href="adc0.html#ADC0_RESR10">ADC0_RESR10</a>,       
<a class="url" href="adc0.html#ADC0_RESR11">ADC0_RESR11</a>,       
<a class="url" href="adc0.html#ADC0_RESR12">ADC0_RESR12</a>,       
<a class="url" href="adc0.html#ADC0_RESR13">ADC0_RESR13</a>,       
<a class="url" href="adc0.html#ADC0_RESR14">ADC0_RESR14</a>,       
<a class="url" href="adc0.html#ADC0_RESR15">ADC0_RESR15</a>,       
<a class="url" href="adc1.html#ADC1_RESR1">ADC1_RESR1</a>,       
<a class="url" href="adc1.html#ADC1_RESR2">ADC1_RESR2</a>,       
<a class="url" href="adc1.html#ADC1_RESR3">ADC1_RESR3</a>,       
<a class="url" href="adc1.html#ADC1_RESR4">ADC1_RESR4</a>,       
<a class="url" href="adc1.html#ADC1_RESR5">ADC1_RESR5</a>,       
<a class="url" href="adc1.html#ADC1_RESR6">ADC1_RESR6</a>,       
<a class="url" href="adc1.html#ADC1_RESR7">ADC1_RESR7</a>,       
<a class="url" href="adc1.html#ADC1_RESR8">ADC1_RESR8</a>,       
<a class="url" href="adc1.html#ADC1_RESR9">ADC1_RESR9</a>,       
<a class="url" href="adc1.html#ADC1_RESR10">ADC1_RESR10</a>,       
<a class="url" href="adc1.html#ADC1_RESR11">ADC1_RESR11</a>,       
<a class="url" href="adc1.html#ADC1_RESR12">ADC1_RESR12</a>,       
<a class="url" href="adc1.html#ADC1_RESR13">ADC1_RESR13</a>,       
<a class="url" href="adc1.html#ADC1_RESR14">ADC1_RESR14</a>,       
<a class="url" href="adc1.html#ADC1_RESR15">ADC1_RESR15</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_RNPRm_t">ADCn_RNPRm_t</a></td>
<td><a class="url" href="adc0.html#ADC0_RNPR0">ADC0_RNPR0</a>,       
<a class="url" href="adc0.html#ADC0_RNPR8">ADC0_RNPR8</a>,       
<a class="url" href="adc1.html#ADC1_RNPR0">ADC1_RNPR0</a>,       
<a class="url" href="adc1.html#ADC1_RNPR8">ADC1_RNPR8</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_RSIRm_t">ADCn_RSIRm_t</a></td>
<td><a class="url" href="adc0.html#ADC0_RSIR0">ADC0_RSIR0</a>,       
<a class="url" href="adc0.html#ADC0_RSIR1">ADC0_RSIR1</a>,       
<a class="url" href="adc0.html#ADC0_RSIR2">ADC0_RSIR2</a>,       
<a class="url" href="adc0.html#ADC0_RSIR3">ADC0_RSIR3</a>,       
<a class="url" href="adc0.html#ADC0_RSIR4">ADC0_RSIR4</a>,       
<a class="url" href="adc1.html#ADC1_RSIR0">ADC1_RSIR0</a>,       
<a class="url" href="adc1.html#ADC1_RSIR1">ADC1_RSIR1</a>,       
<a class="url" href="adc1.html#ADC1_RSIR2">ADC1_RSIR2</a>,       
<a class="url" href="adc1.html#ADC1_RSIR3">ADC1_RSIR3</a>,       
<a class="url" href="adc1.html#ADC1_RSIR4">ADC1_RSIR4</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_RSPR0_t">ADCn_RSPR0_t</a></td>
<td><a class="url" href="adc0.html#ADC0_RSPR0">ADC0_RSPR0</a>,       
<a class="url" href="adc1.html#ADC1_RSPR0">ADC1_RSPR0</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_RSPR4_t">ADCn_RSPR4_t</a></td>
<td><a class="url" href="adc0.html#ADC0_RSPR4">ADC0_RSPR4</a>,       
<a class="url" href="adc1.html#ADC1_RSPR4">ADC1_RSPR4</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_SYNCTR_t">ADCn_SYNCTR_t</a></td>
<td><a class="url" href="adc0.html#ADC0_SYNCTR">ADC0_SYNCTR</a>,       
<a class="url" href="adc1.html#ADC1_SYNCTR">ADC1_SYNCTR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_VFR_t">ADCn_VFR_t</a></td>
<td><a class="url" href="adc0.html#ADC0_VFR">ADC0_VFR</a>,       
<a class="url" href="adc1.html#ADC1_VFR">ADC1_VFR</a>      
</td>
</tr>

</table>

<br><hr><br>

<a name="ADC1_ID">&nbsp;</a>
<h3>ADC1_ID</h3>
<h3>"Module Identification Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_ID_ADDR = 0xF0101408</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_ID_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x005AC0XX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_ID_t">ADCn_ID_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_ID.bits</b>&nbsp;&quot;Module Identification Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_ID_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_ID_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_ID_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD_REV</td>
<td>8</td>
<td>0 - 7</td>
<td>r</td>
<td><tt>0x000000ff</tt></td>
<td>Module Revision
</td>
</tr>
<tr>
<td>MOD_TYPE</td>
<td>8</td>
<td>8 - 15</td>
<td>r</td>
<td><tt>0x0000ff00</tt></td>
<td>Module Type
</td>
</tr>
<tr>
<td>MOD_NUMBER</td>
<td>16</td>
<td>16 - 31</td>
<td>r</td>
<td><tt>0xffff0000</tt></td>
<td>Module Number
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RSIR0">&nbsp;</a>
<h3>ADC1_RSIR0</h3>
<h3>"Request Source 0 Input Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RSIR0_ADDR = 0xF0101410</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RSIRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RSIRm_t">ADCn_RSIRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_RSIR0.bits</b>&nbsp;&quot;Request Source 0 Input Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_RSIRm_MASK = <tt>0x0000b797</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_RSIRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_RSIRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>GTSEL</td>
<td>3</td>
<td>0 - 2</td>
<td>rw</td>
<td><tt>0x00000007</tt></td>
<td>Input Selection for REQGT of Source x
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>The input signal REQGTx_0 is selected.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>The input signal REQGTx_1 is selected.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>The input signal REQGTx_2 is selected.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>The input signal REQGTx_3 is selected.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>The input signal REQGTx_4 is selected.</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>The input signal REQGTx_5 is selected.</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>The input signal REQGTx_6 is selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>The input signal REQGTx_7 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>TMEN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Timer Mode Enable of Source x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The timer mode is disabled. The standard gating mechanism can be used.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The timer mode for equidistant sampling is enabled. The standard gating mechanism has to be disabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTI</td>
<td>1</td>
<td>7 - 7</td>
<td>rh</td>
<td><tt>0x00000080</tt></td>
<td>Gating Input of Source x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The selected gating signal is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The selected gating signal is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>TRSEL</td>
<td>3</td>
<td>8 - 10</td>
<td>rw</td>
<td><tt>0x00000700</tt></td>
<td>Input Selection for REQTR of Source x
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>The input signal REQTRx_0 is selected.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>The input signal REQTRx_1 is selected.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>The input signal REQTRx_2 is selected.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>The input signal REQTRx_3 is selected.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>The input signal REQTRx_4 is selected.</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>The input signal REQTRx_5 is selected.</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>The input signal REQTRx_6 is selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>The input signal REQTRx_7 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FEN</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Falling Edge Enable of Source x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The request trigger with a falling edge is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The request trigger with a falling edge is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>13 - 13</td>
<td>rw</td>
<td><tt>0x00002000</tt></td>
<td>Rising Edge Enable of Source x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The request trigger with a rising edge is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The request trigger with a rising edge is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>TRI</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Trigger Input of Source x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The selected trigger signal is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The selected trigger signal is 1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000b797</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00003717</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008080</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RSIR1">&nbsp;</a>
<h3>ADC1_RSIR1</h3>
<h3>"Request Source 1 Input Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RSIR1_ADDR = 0xF0101414</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RSIRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RSIRm_t">ADCn_RSIRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_RSIR1.bits</b>&nbsp;&quot;Request Source 1 Input Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_RSIRm_MASK = <tt>0x0000b797</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_RSIRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_RSIRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>GTSEL</td>
<td>3</td>
<td>0 - 2</td>
<td>rw</td>
<td><tt>0x00000007</tt></td>
<td>Input Selection for REQGT of Source x
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>The input signal REQGTx_0 is selected.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>The input signal REQGTx_1 is selected.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>The input signal REQGTx_2 is selected.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>The input signal REQGTx_3 is selected.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>The input signal REQGTx_4 is selected.</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>The input signal REQGTx_5 is selected.</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>The input signal REQGTx_6 is selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>The input signal REQGTx_7 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>TMEN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Timer Mode Enable of Source x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The timer mode is disabled. The standard gating mechanism can be used.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The timer mode for equidistant sampling is enabled. The standard gating mechanism has to be disabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTI</td>
<td>1</td>
<td>7 - 7</td>
<td>rh</td>
<td><tt>0x00000080</tt></td>
<td>Gating Input of Source x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The selected gating signal is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The selected gating signal is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>TRSEL</td>
<td>3</td>
<td>8 - 10</td>
<td>rw</td>
<td><tt>0x00000700</tt></td>
<td>Input Selection for REQTR of Source x
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>The input signal REQTRx_0 is selected.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>The input signal REQTRx_1 is selected.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>The input signal REQTRx_2 is selected.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>The input signal REQTRx_3 is selected.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>The input signal REQTRx_4 is selected.</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>The input signal REQTRx_5 is selected.</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>The input signal REQTRx_6 is selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>The input signal REQTRx_7 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FEN</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Falling Edge Enable of Source x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The request trigger with a falling edge is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The request trigger with a falling edge is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>13 - 13</td>
<td>rw</td>
<td><tt>0x00002000</tt></td>
<td>Rising Edge Enable of Source x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The request trigger with a rising edge is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The request trigger with a rising edge is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>TRI</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Trigger Input of Source x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The selected trigger signal is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The selected trigger signal is 1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000b797</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00003717</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008080</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RSIR2">&nbsp;</a>
<h3>ADC1_RSIR2</h3>
<h3>"Request Source 2 Input Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RSIR2_ADDR = 0xF0101418</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RSIRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RSIRm_t">ADCn_RSIRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_RSIR2.bits</b>&nbsp;&quot;Request Source 2 Input Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_RSIRm_MASK = <tt>0x0000b797</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_RSIRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_RSIRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>GTSEL</td>
<td>3</td>
<td>0 - 2</td>
<td>rw</td>
<td><tt>0x00000007</tt></td>
<td>Input Selection for REQGT of Source x
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>The input signal REQGTx_0 is selected.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>The input signal REQGTx_1 is selected.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>The input signal REQGTx_2 is selected.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>The input signal REQGTx_3 is selected.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>The input signal REQGTx_4 is selected.</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>The input signal REQGTx_5 is selected.</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>The input signal REQGTx_6 is selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>The input signal REQGTx_7 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>TMEN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Timer Mode Enable of Source x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The timer mode is disabled. The standard gating mechanism can be used.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The timer mode for equidistant sampling is enabled. The standard gating mechanism has to be disabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTI</td>
<td>1</td>
<td>7 - 7</td>
<td>rh</td>
<td><tt>0x00000080</tt></td>
<td>Gating Input of Source x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The selected gating signal is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The selected gating signal is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>TRSEL</td>
<td>3</td>
<td>8 - 10</td>
<td>rw</td>
<td><tt>0x00000700</tt></td>
<td>Input Selection for REQTR of Source x
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>The input signal REQTRx_0 is selected.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>The input signal REQTRx_1 is selected.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>The input signal REQTRx_2 is selected.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>The input signal REQTRx_3 is selected.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>The input signal REQTRx_4 is selected.</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>The input signal REQTRx_5 is selected.</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>The input signal REQTRx_6 is selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>The input signal REQTRx_7 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FEN</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Falling Edge Enable of Source x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The request trigger with a falling edge is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The request trigger with a falling edge is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>13 - 13</td>
<td>rw</td>
<td><tt>0x00002000</tt></td>
<td>Rising Edge Enable of Source x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The request trigger with a rising edge is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The request trigger with a rising edge is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>TRI</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Trigger Input of Source x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The selected trigger signal is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The selected trigger signal is 1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000b797</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00003717</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008080</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RSIR3">&nbsp;</a>
<h3>ADC1_RSIR3</h3>
<h3>"Request Source 3 Input Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RSIR3_ADDR = 0xF010141C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RSIRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RSIRm_t">ADCn_RSIRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_RSIR3.bits</b>&nbsp;&quot;Request Source 3 Input Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_RSIRm_MASK = <tt>0x0000b797</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_RSIRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_RSIRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>GTSEL</td>
<td>3</td>
<td>0 - 2</td>
<td>rw</td>
<td><tt>0x00000007</tt></td>
<td>Input Selection for REQGT of Source x
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>The input signal REQGTx_0 is selected.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>The input signal REQGTx_1 is selected.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>The input signal REQGTx_2 is selected.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>The input signal REQGTx_3 is selected.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>The input signal REQGTx_4 is selected.</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>The input signal REQGTx_5 is selected.</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>The input signal REQGTx_6 is selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>The input signal REQGTx_7 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>TMEN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Timer Mode Enable of Source x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The timer mode is disabled. The standard gating mechanism can be used.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The timer mode for equidistant sampling is enabled. The standard gating mechanism has to be disabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTI</td>
<td>1</td>
<td>7 - 7</td>
<td>rh</td>
<td><tt>0x00000080</tt></td>
<td>Gating Input of Source x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The selected gating signal is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The selected gating signal is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>TRSEL</td>
<td>3</td>
<td>8 - 10</td>
<td>rw</td>
<td><tt>0x00000700</tt></td>
<td>Input Selection for REQTR of Source x
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>The input signal REQTRx_0 is selected.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>The input signal REQTRx_1 is selected.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>The input signal REQTRx_2 is selected.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>The input signal REQTRx_3 is selected.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>The input signal REQTRx_4 is selected.</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>The input signal REQTRx_5 is selected.</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>The input signal REQTRx_6 is selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>The input signal REQTRx_7 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FEN</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Falling Edge Enable of Source x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The request trigger with a falling edge is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The request trigger with a falling edge is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>13 - 13</td>
<td>rw</td>
<td><tt>0x00002000</tt></td>
<td>Rising Edge Enable of Source x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The request trigger with a rising edge is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The request trigger with a rising edge is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>TRI</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Trigger Input of Source x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The selected trigger signal is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The selected trigger signal is 1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000b797</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00003717</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008080</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RSIR4">&nbsp;</a>
<h3>ADC1_RSIR4</h3>
<h3>"Request Source 4 Input Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RSIR4_ADDR = 0xF0101420</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RSIRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RSIRm_t">ADCn_RSIRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_RSIR4.bits</b>&nbsp;&quot;Request Source 4 Input Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_RSIRm_MASK = <tt>0x0000b797</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_RSIRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_RSIRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>GTSEL</td>
<td>3</td>
<td>0 - 2</td>
<td>rw</td>
<td><tt>0x00000007</tt></td>
<td>Input Selection for REQGT of Source x
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>The input signal REQGTx_0 is selected.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>The input signal REQGTx_1 is selected.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>The input signal REQGTx_2 is selected.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>The input signal REQGTx_3 is selected.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>The input signal REQGTx_4 is selected.</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>The input signal REQGTx_5 is selected.</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>The input signal REQGTx_6 is selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>The input signal REQGTx_7 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>TMEN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Timer Mode Enable of Source x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The timer mode is disabled. The standard gating mechanism can be used.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The timer mode for equidistant sampling is enabled. The standard gating mechanism has to be disabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTI</td>
<td>1</td>
<td>7 - 7</td>
<td>rh</td>
<td><tt>0x00000080</tt></td>
<td>Gating Input of Source x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The selected gating signal is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The selected gating signal is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>TRSEL</td>
<td>3</td>
<td>8 - 10</td>
<td>rw</td>
<td><tt>0x00000700</tt></td>
<td>Input Selection for REQTR of Source x
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>The input signal REQTRx_0 is selected.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>The input signal REQTRx_1 is selected.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>The input signal REQTRx_2 is selected.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>The input signal REQTRx_3 is selected.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>The input signal REQTRx_4 is selected.</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>The input signal REQTRx_5 is selected.</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>The input signal REQTRx_6 is selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>The input signal REQTRx_7 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FEN</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Falling Edge Enable of Source x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The request trigger with a falling edge is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The request trigger with a falling edge is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>13 - 13</td>
<td>rw</td>
<td><tt>0x00002000</tt></td>
<td>Rising Edge Enable of Source x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The request trigger with a rising edge is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The request trigger with a rising edge is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>TRI</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Trigger Input of Source x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The selected trigger signal is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The selected trigger signal is 1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000b797</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00003717</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008080</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_GLOBCTR">&nbsp;</a>
<h3>ADC1_GLOBCTR</h3>
<h3>"Global Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_GLOBCTR_ADDR = 0xF0101430</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_GLOBCTR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x000000FF</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_GLOBCTR_t">ADCn_GLOBCTR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_GLOBCTR.bits</b>&nbsp;&quot;Global Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_GLOBCTR_MASK = <tt>0x00008fff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_GLOBCTR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_GLOBCTR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DIVA</td>
<td>6</td>
<td>0 - 5</td>
<td>rw</td>
<td><tt>0x0000003f</tt></td>
<td>Divider Factor for Analog Internal Clock
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>fADCI = fADC / 4</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>fADCI = fADC / 4</td></tr>
<tr><td>02</td><td>&nbsp;</td><td>fADCI = fADC / 4</td></tr>
<tr><td>03</td><td>&nbsp;</td><td>fADCI = fADC / 4</td></tr>
<tr><td>04</td><td>&nbsp;</td><td>fADCI = fADC / 4</td></tr>
<tr><td>05</td><td>&nbsp;</td><td>fADCI = fADC / 5</td></tr>
<tr><td>06</td><td>&nbsp;</td><td>fADCI = fADC / 6</td></tr>
<tr><td>07</td><td>&nbsp;</td><td>fADCI = fADC / 7</td></tr>
<tr><td>3F</td><td>&nbsp;</td><td>fADCI = fADC / 63</td></tr>
</table>
</td>
</tr>
<tr>
<td>DIVD</td>
<td>2</td>
<td>6 - 7</td>
<td>rw</td>
<td><tt>0x000000c0</tt></td>
<td>Divider Factor for Digital Arbiter Clock
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>fADCD = fADC</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>fADCD = fADC / 2</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>fADCD = fADC / 3</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>fADCD = fADC / 4</td></tr>
</table>
</td>
</tr>
<tr>
<td>ANON</td>
<td>2</td>
<td>8 - 9</td>
<td>rw</td>
<td><tt>0x00000300</tt></td>
<td>Analog Part Switched On
</td>
</tr>
<tr>
<td>ARBRND</td>
<td>2</td>
<td>10 - 11</td>
<td>rw</td>
<td><tt>0x00000c00</tt></td>
<td>Arbitration Round Length
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>An arbitration round contains 4 arbitration slots (tARB=4/fADCD).</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>An arbitration round contains 8 arbitration slots (tARB=8/fADCD).</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>An arbitration round contains 16 arbitration slots (tARB=16/fADCD).</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>An arbitration round contains 20 arbitration slots (tARB=20/fADCD).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ARBM</td>
<td>1</td>
<td>15 - 15</td>
<td>rw</td>
<td><tt>0x00008000</tt></td>
<td>Arbitration Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The arbiter runs permanently. This setting has to be chosen in a synchronization slave (see ) and for equidistant sampling using the signal ARBCNT (see ).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The arbiter only runs if at least one conversion request of an enabled request source is pending. This setting leads to a reproducible latency from an incoming request to the conversion start if the converter is idle. Synchronized conversions are not supported.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00008fff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00008fff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_GLOBCFG">&nbsp;</a>
<h3>ADC1_GLOBCFG</h3>
<h3>"Global Configuration Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_GLOBCFG_ADDR = 0xF0101434</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_GLOBCFG_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_GLOBCFG_t">ADCn_GLOBCFG_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_GLOBCFG.bits</b>&nbsp;&quot;Global Configuration Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_GLOBCFG_MASK = <tt>0x00009f70</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_GLOBCFG_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_GLOBCFG_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MTM7</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Multiplexer Test Mode for Channel 7
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The multiplexer test mode is disabled. The analog input CH7 can be used for normal measurements.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The multiplexer test mode is enabled. The analog input CH7 is internally connected to ground via voltage divider based on an additional resistor. Please refer to the AC/DC chapter for the value of the grounding resistor and its current capability.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SUCAL</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Start-Up Calibration
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Start-up calibration can be started.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Start-up calibration has been started.</td></tr>
</table>
</td>
</tr>
<tr>
<td>DPCAL</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Disable Post Calibration
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The automatic post calibration is enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The automatic post calibration is disabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>MTMCH</td>
<td>5</td>
<td>8 - 12</td>
<td>rw</td>
<td><tt>0x00001f00</tt></td>
<td>Multiplexer Test Mode Channel
</td>
</tr>
<tr>
<td>MTMEN</td>
<td>1</td>
<td>15 - 15</td>
<td>rw</td>
<td><tt>0x00008000</tt></td>
<td>Multiplexer Test Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The multiplexer test mode for the selected input channel is disabled. This analog input can be used for normal measurements.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The multiplexer test mode for the selected input channel is enabled. This analog input CH7 is internally connected to ground via voltage divider based on an additional resistor.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00009f70</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00009f70</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_GLOBSTR">&nbsp;</a>
<h3>ADC1_GLOBSTR</h3>
<h3>"Global Status Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_GLOBSTR_ADDR = 0xF0101438</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_GLOBSTR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_GLOBSTR_t">ADCn_GLOBSTR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_GLOBSTR.bits</b>&nbsp;&quot;Global Status Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_GLOBSTR_MASK = <tt>0x00003fff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_GLOBSTR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_GLOBSTR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>BUSY</td>
<td>1</td>
<td>0 - 0</td>
<td>rh</td>
<td><tt>0x00000001</tt></td>
<td>Analog Part Busy
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog part is idle.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A conversion is currently active.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SAMPLE</td>
<td>1</td>
<td>1 - 1</td>
<td>rh</td>
<td><tt>0x00000002</tt></td>
<td>Sample Phase
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog part is not in the sampling phase.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog part is in the sampling phase.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CAL</td>
<td>1</td>
<td>2 - 2</td>
<td>rh</td>
<td><tt>0x00000004</tt></td>
<td>Calibration Phase
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog part is not in the calibration phase.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog part is in the calibration phase.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHNR</td>
<td>5</td>
<td>3 - 7</td>
<td>rh</td>
<td><tt>0x000000f8</tt></td>
<td>Channel Number
</td>
</tr>
<tr>
<td>ANON</td>
<td>2</td>
<td>8 - 9</td>
<td>rh</td>
<td><tt>0x00000300</tt></td>
<td>Analog Part Switched On
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The analog part is switched off and conversions are not possible. To achieve a minimal power consumption, the internal analog circuitry is in its power-down state and the generation of fADCI and fADCD is stopped (counters set to an initial value). Furthermore, the arbiter finishes its current arbitration round (if running) and then remains in the idle state.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>reserved, do not use</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>reserved, do not use</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The analog part of the ADC module is switched on and conversions are possible.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SYNRUN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Synchronous Conversion Running
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>There is no synchronous conversion running (either there is no conversion currently running or a parallel conversion has not been requested). A running conversion can be cancelled and repeated in case of a new incoming conversion request with higher priority.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A synchronous conversion is running. This conversion can not be cancelled while running. Higher priority requests can trigger conversions only after the end of the currently running synchronous conversion.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CSRC</td>
<td>3</td>
<td>11 - 13</td>
<td>rh</td>
<td><tt>0x00003800</tt></td>
<td>Currently Converted Request Source
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>The channel requested by the request source of arbitration slot 0 is (has been) converted.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>The channel requested by the request source of arbitration slot 1 is (has been) converted.</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>The channel requested by the request source of arbitration slot 6 is (has been) converted.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>The channel requested by a synchronous injection is (has been) converted.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00003fff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00003fff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_ASENR">&nbsp;</a>
<h3>ADC1_ASENR</h3>
<h3>"Arbitration Slot Enable Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_ASENR_ADDR = 0xF010143C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_ASENR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_ASENR_t">ADCn_ASENR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_ASENR.bits</b>&nbsp;&quot;Arbitration Slot Enable Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_ASENR_MASK = <tt>0x0000001f</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_ASENR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_ASENR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ASEN0</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>Arbitration Slot x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The corresponding arbitration slot is disabled and is not taken into account by the arbiter. Conversions are not requested, even for the request source(s) with pending request bit(s).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The corresponding arbitration slot is enabled. Conversions are requested for the request source(s) with pending request bit(s).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ASEN1</td>
<td>1</td>
<td>1 - 1</td>
<td>rw</td>
<td><tt>0x00000002</tt></td>
<td>Arbitration Slot x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The corresponding arbitration slot is disabled and is not taken into account by the arbiter. Conversions are not requested, even for the request source(s) with pending request bit(s).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The corresponding arbitration slot is enabled. Conversions are requested for the request source(s) with pending request bit(s).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ASEN2</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>Arbitration Slot x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The corresponding arbitration slot is disabled and is not taken into account by the arbiter. Conversions are not requested, even for the request source(s) with pending request bit(s).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The corresponding arbitration slot is enabled. Conversions are requested for the request source(s) with pending request bit(s).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ASEN3</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Arbitration Slot x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The corresponding arbitration slot is disabled and is not taken into account by the arbiter. Conversions are not requested, even for the request source(s) with pending request bit(s).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The corresponding arbitration slot is enabled. Conversions are requested for the request source(s) with pending request bit(s).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ASEN4</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Arbitration Slot x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The corresponding arbitration slot is disabled and is not taken into account by the arbiter. Conversions are not requested, even for the request source(s) with pending request bit(s).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The corresponding arbitration slot is enabled. Conversions are requested for the request source(s) with pending request bit(s).</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000001f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000001f</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RSPR0">&nbsp;</a>
<h3>ADC1_RSPR0</h3>
<h3>"Request Source Priority Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RSPR0_ADDR = 0xF0101440</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RSPR0_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RSPR0_t">ADCn_RSPR0_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_RSPR0.bits</b>&nbsp;&quot;Request Source Priority Register 0&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_RSPR0_MASK = <tt>0x0000bbbb</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_RSPR0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_RSPR0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>PRIO0</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Priority of Request Source x
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Lowest priority is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Highest priority is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CSM0</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Conversion Start Mode of Request Source x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The wait-for-start mode is selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The cancel-inject-repeat mode is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PRIO1</td>
<td>2</td>
<td>4 - 5</td>
<td>rw</td>
<td><tt>0x00000030</tt></td>
<td>Priority of Request Source x
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Lowest priority is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Highest priority is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CSM1</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Conversion Start Mode of Request Source x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The wait-for-start mode is selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The cancel-inject-repeat mode is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PRIO2</td>
<td>2</td>
<td>8 - 9</td>
<td>rw</td>
<td><tt>0x00000300</tt></td>
<td>Priority of Request Source x
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Lowest priority is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Highest priority is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CSM2</td>
<td>1</td>
<td>11 - 11</td>
<td>rw</td>
<td><tt>0x00000800</tt></td>
<td>Conversion Start Mode of Request Source x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The wait-for-start mode is selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The cancel-inject-repeat mode is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PRIO3</td>
<td>2</td>
<td>12 - 13</td>
<td>rw</td>
<td><tt>0x00003000</tt></td>
<td>Priority of Request Source x
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Lowest priority is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Highest priority is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CSM3</td>
<td>1</td>
<td>15 - 15</td>
<td>rw</td>
<td><tt>0x00008000</tt></td>
<td>Conversion Start Mode of Request Source x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The wait-for-start mode is selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The cancel-inject-repeat mode is selected.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000bbbb</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000bbbb</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RSPR4">&nbsp;</a>
<h3>ADC1_RSPR4</h3>
<h3>"Request Source Priority Register 4"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RSPR4_ADDR = 0xF0101444</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RSPR4_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RSPR4_t">ADCn_RSPR4_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_RSPR4.bits</b>&nbsp;&quot;Request Source Priority Register 4&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_RSPR4_MASK = <tt>0x0000000b</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_RSPR4_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_RSPR4_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>PRIO4</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Priority of Request Source 4
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Lowest priority is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Highest priority is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CSM4</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Conversion Start Mode of Request Source 4
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The wait-for-start mode is selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The cancel-inject-repeat mode is selected.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000000b</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000000b</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_SYNCTR">&nbsp;</a>
<h3>ADC1_SYNCTR</h3>
<h3>"Synchronization Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_SYNCTR_ADDR = 0xF0101448</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_SYNCTR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_SYNCTR_t">ADCn_SYNCTR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_SYNCTR.bits</b>&nbsp;&quot;Synchronization Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_SYNCTR_MASK = <tt>0x00000073</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_SYNCTR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_SYNCTR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>STSEL</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Start Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The kernel is a synchronization master. The kernels own bit field GLOBCTR.ANON is taken into account.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The kernel is a synchronization slave. The control information at input CI1 is taken into account instead.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The kernel is a synchronization slave. The control information at input CI2 is taken into account instead.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>reserved, do not use (kernel is switched off)</td></tr>
</table>
</td>
</tr>
<tr>
<td>EVALR1</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Evaluate Ready Input R1
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The ready input R1 is not considered for the start of a parallel conversion of this conversion group.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The ready input R1 is considered for the start of a parallel conversion of this conversion group.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EVALR2</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Evaluate Ready Input R2
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The ready input R2 is not considered for the start of a parallel conversion of this conversion group.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The ready input R2 is considered for the start of a parallel conversion of this conversion group.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EVALR3</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Evaluate Ready Input R3
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The ready input R3 is not considered for the start of a parallel conversion of this conversion group.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The ready input R3 is considered for the start of a parallel conversion of this conversion group.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00000073</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000073</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_INPCR0">&nbsp;</a>
<h3>ADC1_INPCR0</h3>
<h3>"Input Class Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_INPCR0_ADDR = 0xF0101450</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_INPCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_INPCRm_t">ADCn_INPCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_INPCR0.bits</b>&nbsp;&quot;Input Class Register 0&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_INPCRm_MASK = <tt>0x000003ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_INPCRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_INPCRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>STC</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Sample Time Control
</td>
</tr>
<tr>
<td>DW</td>
<td>2</td>
<td>8 - 9</td>
<td>rw</td>
<td><tt>0x00000300</tt></td>
<td>Data Width
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The result is 10 bits wide.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The result is 12 bits wide.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The result is 8 bits wide.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>reserved</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000003ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000003ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_INPCR1">&nbsp;</a>
<h3>ADC1_INPCR1</h3>
<h3>"Input Class Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_INPCR1_ADDR = 0xF0101454</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_INPCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_INPCRm_t">ADCn_INPCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_INPCR1.bits</b>&nbsp;&quot;Input Class Register 1&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_INPCRm_MASK = <tt>0x000003ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_INPCRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_INPCRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>STC</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Sample Time Control
</td>
</tr>
<tr>
<td>DW</td>
<td>2</td>
<td>8 - 9</td>
<td>rw</td>
<td><tt>0x00000300</tt></td>
<td>Data Width
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The result is 10 bits wide.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The result is 12 bits wide.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The result is 8 bits wide.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>reserved</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000003ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000003ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_INPCR2">&nbsp;</a>
<h3>ADC1_INPCR2</h3>
<h3>"Input Class Register 2"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_INPCR2_ADDR = 0xF0101458</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_INPCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_INPCRm_t">ADCn_INPCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_INPCR2.bits</b>&nbsp;&quot;Input Class Register 2&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_INPCRm_MASK = <tt>0x000003ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_INPCRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_INPCRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>STC</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Sample Time Control
</td>
</tr>
<tr>
<td>DW</td>
<td>2</td>
<td>8 - 9</td>
<td>rw</td>
<td><tt>0x00000300</tt></td>
<td>Data Width
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The result is 10 bits wide.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The result is 12 bits wide.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The result is 8 bits wide.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>reserved</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000003ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000003ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_INPCR3">&nbsp;</a>
<h3>ADC1_INPCR3</h3>
<h3>"Input Class Register 3"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_INPCR3_ADDR = 0xF010145C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_INPCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_INPCRm_t">ADCn_INPCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_INPCR3.bits</b>&nbsp;&quot;Input Class Register 3&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_INPCRm_MASK = <tt>0x000003ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_INPCRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_INPCRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>STC</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Sample Time Control
</td>
</tr>
<tr>
<td>DW</td>
<td>2</td>
<td>8 - 9</td>
<td>rw</td>
<td><tt>0x00000300</tt></td>
<td>Data Width
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The result is 10 bits wide.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The result is 12 bits wide.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The result is 8 bits wide.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>reserved</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000003ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000003ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_CHFR">&nbsp;</a>
<h3>ADC1_CHFR</h3>
<h3>"Channel Flag Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_CHFR_ADDR = 0xF0101460</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_CHFR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_CHFR_t">ADCn_CHFR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_CHFR.bits</b>&nbsp;&quot;Channel Flag Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_CHFR_MASK = <tt>0x00ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_CHFR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_CHFR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>FC0</td>
<td>1</td>
<td>0 - 0</td>
<td>rwh</td>
<td><tt>0x00000001</tt></td>
<td>Event Flag for Channel x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A channel x event has not occurred.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A channel x event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FC1</td>
<td>1</td>
<td>1 - 1</td>
<td>rwh</td>
<td><tt>0x00000002</tt></td>
<td>Event Flag for Channel x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A channel x event has not occurred.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A channel x event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FC2</td>
<td>1</td>
<td>2 - 2</td>
<td>rwh</td>
<td><tt>0x00000004</tt></td>
<td>Event Flag for Channel x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A channel x event has not occurred.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A channel x event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FC3</td>
<td>1</td>
<td>3 - 3</td>
<td>rwh</td>
<td><tt>0x00000008</tt></td>
<td>Event Flag for Channel x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A channel x event has not occurred.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A channel x event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FC4</td>
<td>1</td>
<td>4 - 4</td>
<td>rwh</td>
<td><tt>0x00000010</tt></td>
<td>Event Flag for Channel x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A channel x event has not occurred.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A channel x event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FC5</td>
<td>1</td>
<td>5 - 5</td>
<td>rwh</td>
<td><tt>0x00000020</tt></td>
<td>Event Flag for Channel x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A channel x event has not occurred.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A channel x event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FC6</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Event Flag for Channel x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A channel x event has not occurred.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A channel x event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FC7</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Event Flag for Channel x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A channel x event has not occurred.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A channel x event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FC8</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Event Flag for Channel x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A channel x event has not occurred.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A channel x event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FC9</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Event Flag for Channel x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A channel x event has not occurred.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A channel x event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FC10</td>
<td>1</td>
<td>10 - 10</td>
<td>rwh</td>
<td><tt>0x00000400</tt></td>
<td>Event Flag for Channel x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A channel x event has not occurred.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A channel x event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FC11</td>
<td>1</td>
<td>11 - 11</td>
<td>rwh</td>
<td><tt>0x00000800</tt></td>
<td>Event Flag for Channel x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A channel x event has not occurred.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A channel x event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FC12</td>
<td>1</td>
<td>12 - 12</td>
<td>rwh</td>
<td><tt>0x00001000</tt></td>
<td>Event Flag for Channel x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A channel x event has not occurred.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A channel x event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FC13</td>
<td>1</td>
<td>13 - 13</td>
<td>rwh</td>
<td><tt>0x00002000</tt></td>
<td>Event Flag for Channel x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A channel x event has not occurred.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A channel x event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FC14</td>
<td>1</td>
<td>14 - 14</td>
<td>rwh</td>
<td><tt>0x00004000</tt></td>
<td>Event Flag for Channel x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A channel x event has not occurred.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A channel x event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FC15</td>
<td>1</td>
<td>15 - 15</td>
<td>rwh</td>
<td><tt>0x00008000</tt></td>
<td>Event Flag for Channel x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A channel x event has not occurred.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A channel x event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FC16</td>
<td>1</td>
<td>16 - 16</td>
<td>rwh</td>
<td><tt>0x00010000</tt></td>
<td>Event Flag for Channel x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A channel x event has not occurred.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A channel x event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FC17</td>
<td>1</td>
<td>17 - 17</td>
<td>rwh</td>
<td><tt>0x00020000</tt></td>
<td>Event Flag for Channel x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A channel x event has not occurred.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A channel x event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FC18</td>
<td>1</td>
<td>18 - 18</td>
<td>rwh</td>
<td><tt>0x00040000</tt></td>
<td>Event Flag for Channel x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A channel x event has not occurred.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A channel x event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FC19</td>
<td>1</td>
<td>19 - 19</td>
<td>rwh</td>
<td><tt>0x00080000</tt></td>
<td>Event Flag for Channel x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A channel x event has not occurred.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A channel x event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FC20</td>
<td>1</td>
<td>20 - 20</td>
<td>rwh</td>
<td><tt>0x00100000</tt></td>
<td>Event Flag for Channel x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A channel x event has not occurred.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A channel x event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FC21</td>
<td>1</td>
<td>21 - 21</td>
<td>rwh</td>
<td><tt>0x00200000</tt></td>
<td>Event Flag for Channel x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A channel x event has not occurred.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A channel x event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FC22</td>
<td>1</td>
<td>22 - 22</td>
<td>rwh</td>
<td><tt>0x00400000</tt></td>
<td>Event Flag for Channel x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A channel x event has not occurred.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A channel x event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FC23</td>
<td>1</td>
<td>23 - 23</td>
<td>rwh</td>
<td><tt>0x00800000</tt></td>
<td>Event Flag for Channel x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A channel x event has not occurred.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A channel x event has occurred.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_CHFCR">&nbsp;</a>
<h3>ADC1_CHFCR</h3>
<h3>"Channel Flag Clear Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_CHFCR_ADDR = 0xF0101464</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_CHFCR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_CHFCR_t">ADCn_CHFCR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_CHFCR.bits</b>&nbsp;&quot;Channel Flag Clear Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_CHFCR_MASK = <tt>0x00ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_CHFCR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_CHFCR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>CFC0</td>
<td>1</td>
<td>0 - 0</td>
<td>w</td>
<td><tt>0x00000001</tt></td>
<td>Clear Event Flag for Channel x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit CHFR.FCx is cleared.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CFC1</td>
<td>1</td>
<td>1 - 1</td>
<td>w</td>
<td><tt>0x00000002</tt></td>
<td>Clear Event Flag for Channel x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit CHFR.FCx is cleared.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CFC2</td>
<td>1</td>
<td>2 - 2</td>
<td>w</td>
<td><tt>0x00000004</tt></td>
<td>Clear Event Flag for Channel x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit CHFR.FCx is cleared.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CFC3</td>
<td>1</td>
<td>3 - 3</td>
<td>w</td>
<td><tt>0x00000008</tt></td>
<td>Clear Event Flag for Channel x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit CHFR.FCx is cleared.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CFC4</td>
<td>1</td>
<td>4 - 4</td>
<td>w</td>
<td><tt>0x00000010</tt></td>
<td>Clear Event Flag for Channel x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit CHFR.FCx is cleared.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CFC5</td>
<td>1</td>
<td>5 - 5</td>
<td>w</td>
<td><tt>0x00000020</tt></td>
<td>Clear Event Flag for Channel x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit CHFR.FCx is cleared.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CFC6</td>
<td>1</td>
<td>6 - 6</td>
<td>w</td>
<td><tt>0x00000040</tt></td>
<td>Clear Event Flag for Channel x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit CHFR.FCx is cleared.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CFC7</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Clear Event Flag for Channel x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit CHFR.FCx is cleared.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CFC8</td>
<td>1</td>
<td>8 - 8</td>
<td>w</td>
<td><tt>0x00000100</tt></td>
<td>Clear Event Flag for Channel x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit CHFR.FCx is cleared.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CFC9</td>
<td>1</td>
<td>9 - 9</td>
<td>w</td>
<td><tt>0x00000200</tt></td>
<td>Clear Event Flag for Channel x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit CHFR.FCx is cleared.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CFC10</td>
<td>1</td>
<td>10 - 10</td>
<td>w</td>
<td><tt>0x00000400</tt></td>
<td>Clear Event Flag for Channel x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit CHFR.FCx is cleared.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CFC11</td>
<td>1</td>
<td>11 - 11</td>
<td>w</td>
<td><tt>0x00000800</tt></td>
<td>Clear Event Flag for Channel x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit CHFR.FCx is cleared.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CFC12</td>
<td>1</td>
<td>12 - 12</td>
<td>w</td>
<td><tt>0x00001000</tt></td>
<td>Clear Event Flag for Channel x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit CHFR.FCx is cleared.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CFC13</td>
<td>1</td>
<td>13 - 13</td>
<td>w</td>
<td><tt>0x00002000</tt></td>
<td>Clear Event Flag for Channel x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit CHFR.FCx is cleared.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CFC14</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Clear Event Flag for Channel x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit CHFR.FCx is cleared.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CFC15</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Clear Event Flag for Channel x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit CHFR.FCx is cleared.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CFC16</td>
<td>1</td>
<td>16 - 16</td>
<td>w</td>
<td><tt>0x00010000</tt></td>
<td>Clear Event Flag for Channel x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit CHFR.FCx is cleared.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CFC17</td>
<td>1</td>
<td>17 - 17</td>
<td>w</td>
<td><tt>0x00020000</tt></td>
<td>Clear Event Flag for Channel x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit CHFR.FCx is cleared.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CFC18</td>
<td>1</td>
<td>18 - 18</td>
<td>w</td>
<td><tt>0x00040000</tt></td>
<td>Clear Event Flag for Channel x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit CHFR.FCx is cleared.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CFC19</td>
<td>1</td>
<td>19 - 19</td>
<td>w</td>
<td><tt>0x00080000</tt></td>
<td>Clear Event Flag for Channel x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit CHFR.FCx is cleared.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CFC20</td>
<td>1</td>
<td>20 - 20</td>
<td>w</td>
<td><tt>0x00100000</tt></td>
<td>Clear Event Flag for Channel x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit CHFR.FCx is cleared.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CFC21</td>
<td>1</td>
<td>21 - 21</td>
<td>w</td>
<td><tt>0x00200000</tt></td>
<td>Clear Event Flag for Channel x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit CHFR.FCx is cleared.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CFC22</td>
<td>1</td>
<td>22 - 22</td>
<td>w</td>
<td><tt>0x00400000</tt></td>
<td>Clear Event Flag for Channel x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit CHFR.FCx is cleared.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CFC23</td>
<td>1</td>
<td>23 - 23</td>
<td>w</td>
<td><tt>0x00800000</tt></td>
<td>Clear Event Flag for Channel x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit CHFR.FCx is cleared.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00000000</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_CHENPR0">&nbsp;</a>
<h3>ADC1_CHENPR0</h3>
<h3>"Channel Event Node Pointer Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_CHENPR0_ADDR = 0xF0101468</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_CHENPRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_CHENPRm_t">ADCn_CHENPRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_CHENPR0.bits</b>&nbsp;&quot;Channel Event Node Pointer Register 0&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_CHENPRm_MASK = <tt>0x77777777</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_CHENPRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_CHENPRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>CHENP0</td>
<td>3</td>
<td>0 - 2</td>
<td>rw</td>
<td><tt>0x00000007</tt></td>
<td>Node Pointer for Channel x
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>ADCy_SR0 is selected.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>ADCy_SR1 is selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>ADCy_SR7 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHENP1</td>
<td>3</td>
<td>4 - 6</td>
<td>rw</td>
<td><tt>0x00000070</tt></td>
<td>Node Pointer for Channel x
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>ADCy_SR0 is selected.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>ADCy_SR1 is selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>ADCy_SR7 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHENP2</td>
<td>3</td>
<td>8 - 10</td>
<td>rw</td>
<td><tt>0x00000700</tt></td>
<td>Node Pointer for Channel x
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>ADCy_SR0 is selected.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>ADCy_SR1 is selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>ADCy_SR7 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHENP3</td>
<td>3</td>
<td>12 - 14</td>
<td>rw</td>
<td><tt>0x00007000</tt></td>
<td>Node Pointer for Channel x
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>ADCy_SR0 is selected.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>ADCy_SR1 is selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>ADCy_SR7 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHENP4</td>
<td>3</td>
<td>16 - 18</td>
<td>rw</td>
<td><tt>0x00070000</tt></td>
<td>Node Pointer for Channel x
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>ADCy_SR0 is selected.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>ADCy_SR1 is selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>ADCy_SR7 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHENP5</td>
<td>3</td>
<td>20 - 22</td>
<td>rw</td>
<td><tt>0x00700000</tt></td>
<td>Node Pointer for Channel x
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>ADCy_SR0 is selected.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>ADCy_SR1 is selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>ADCy_SR7 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHENP6</td>
<td>3</td>
<td>24 - 26</td>
<td>rw</td>
<td><tt>0x07000000</tt></td>
<td>Node Pointer for Channel x
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>ADCy_SR0 is selected.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>ADCy_SR1 is selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>ADCy_SR7 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHENP7</td>
<td>3</td>
<td>28 - 30</td>
<td>rw</td>
<td><tt>0x70000000</tt></td>
<td>Node Pointer for Channel x
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>ADCy_SR0 is selected.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>ADCy_SR1 is selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>ADCy_SR7 is selected.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x77777777</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x77777777</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_CHENPR8">&nbsp;</a>
<h3>ADC1_CHENPR8</h3>
<h3>"Channel Event Node Pointer Register 8"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_CHENPR8_ADDR = 0xF010146C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_CHENPRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_CHENPRm_t">ADCn_CHENPRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_CHENPR8.bits</b>&nbsp;&quot;Channel Event Node Pointer Register 8&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_CHENPRm_MASK = <tt>0x77777777</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_CHENPRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_CHENPRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>CHENP0</td>
<td>3</td>
<td>0 - 2</td>
<td>rw</td>
<td><tt>0x00000007</tt></td>
<td>Node Pointer for Channel x
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>ADCy_SR0 is selected.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>ADCy_SR1 is selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>ADCy_SR7 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHENP1</td>
<td>3</td>
<td>4 - 6</td>
<td>rw</td>
<td><tt>0x00000070</tt></td>
<td>Node Pointer for Channel x
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>ADCy_SR0 is selected.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>ADCy_SR1 is selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>ADCy_SR7 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHENP2</td>
<td>3</td>
<td>8 - 10</td>
<td>rw</td>
<td><tt>0x00000700</tt></td>
<td>Node Pointer for Channel x
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>ADCy_SR0 is selected.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>ADCy_SR1 is selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>ADCy_SR7 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHENP3</td>
<td>3</td>
<td>12 - 14</td>
<td>rw</td>
<td><tt>0x00007000</tt></td>
<td>Node Pointer for Channel x
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>ADCy_SR0 is selected.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>ADCy_SR1 is selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>ADCy_SR7 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHENP4</td>
<td>3</td>
<td>16 - 18</td>
<td>rw</td>
<td><tt>0x00070000</tt></td>
<td>Node Pointer for Channel x
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>ADCy_SR0 is selected.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>ADCy_SR1 is selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>ADCy_SR7 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHENP5</td>
<td>3</td>
<td>20 - 22</td>
<td>rw</td>
<td><tt>0x00700000</tt></td>
<td>Node Pointer for Channel x
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>ADCy_SR0 is selected.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>ADCy_SR1 is selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>ADCy_SR7 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHENP6</td>
<td>3</td>
<td>24 - 26</td>
<td>rw</td>
<td><tt>0x07000000</tt></td>
<td>Node Pointer for Channel x
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>ADCy_SR0 is selected.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>ADCy_SR1 is selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>ADCy_SR7 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHENP7</td>
<td>3</td>
<td>28 - 30</td>
<td>rw</td>
<td><tt>0x70000000</tt></td>
<td>Node Pointer for Channel x
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>ADCy_SR0 is selected.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>ADCy_SR1 is selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>ADCy_SR7 is selected.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x77777777</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x77777777</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_EVFR">&nbsp;</a>
<h3>ADC1_EVFR</h3>
<h3>"Event Flag Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_EVFR_ADDR = 0xF0101470</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_EVFR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_EVFR_t">ADCn_EVFR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_EVFR.bits</b>&nbsp;&quot;Event Flag Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_EVFR_MASK = <tt>0x1f1fffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_EVFR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_EVFR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>FR0</td>
<td>1</td>
<td>0 - 0</td>
<td>rwh</td>
<td><tt>0x00000001</tt></td>
<td>Event Flag for Result Register x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>An event of result register x has not yet been detected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>An event of result register x has been detected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FR1</td>
<td>1</td>
<td>1 - 1</td>
<td>rwh</td>
<td><tt>0x00000002</tt></td>
<td>Event Flag for Result Register x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>An event of result register x has not yet been detected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>An event of result register x has been detected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FR2</td>
<td>1</td>
<td>2 - 2</td>
<td>rwh</td>
<td><tt>0x00000004</tt></td>
<td>Event Flag for Result Register x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>An event of result register x has not yet been detected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>An event of result register x has been detected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FR3</td>
<td>1</td>
<td>3 - 3</td>
<td>rwh</td>
<td><tt>0x00000008</tt></td>
<td>Event Flag for Result Register x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>An event of result register x has not yet been detected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>An event of result register x has been detected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FR4</td>
<td>1</td>
<td>4 - 4</td>
<td>rwh</td>
<td><tt>0x00000010</tt></td>
<td>Event Flag for Result Register x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>An event of result register x has not yet been detected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>An event of result register x has been detected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FR5</td>
<td>1</td>
<td>5 - 5</td>
<td>rwh</td>
<td><tt>0x00000020</tt></td>
<td>Event Flag for Result Register x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>An event of result register x has not yet been detected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>An event of result register x has been detected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FR6</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Event Flag for Result Register x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>An event of result register x has not yet been detected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>An event of result register x has been detected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FR7</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Event Flag for Result Register x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>An event of result register x has not yet been detected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>An event of result register x has been detected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FR8</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Event Flag for Result Register x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>An event of result register x has not yet been detected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>An event of result register x has been detected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FR9</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Event Flag for Result Register x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>An event of result register x has not yet been detected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>An event of result register x has been detected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FR10</td>
<td>1</td>
<td>10 - 10</td>
<td>rwh</td>
<td><tt>0x00000400</tt></td>
<td>Event Flag for Result Register x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>An event of result register x has not yet been detected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>An event of result register x has been detected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FR11</td>
<td>1</td>
<td>11 - 11</td>
<td>rwh</td>
<td><tt>0x00000800</tt></td>
<td>Event Flag for Result Register x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>An event of result register x has not yet been detected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>An event of result register x has been detected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FR12</td>
<td>1</td>
<td>12 - 12</td>
<td>rwh</td>
<td><tt>0x00001000</tt></td>
<td>Event Flag for Result Register x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>An event of result register x has not yet been detected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>An event of result register x has been detected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FR13</td>
<td>1</td>
<td>13 - 13</td>
<td>rwh</td>
<td><tt>0x00002000</tt></td>
<td>Event Flag for Result Register x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>An event of result register x has not yet been detected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>An event of result register x has been detected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FR14</td>
<td>1</td>
<td>14 - 14</td>
<td>rwh</td>
<td><tt>0x00004000</tt></td>
<td>Event Flag for Result Register x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>An event of result register x has not yet been detected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>An event of result register x has been detected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FR15</td>
<td>1</td>
<td>15 - 15</td>
<td>rwh</td>
<td><tt>0x00008000</tt></td>
<td>Event Flag for Result Register x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>An event of result register x has not yet been detected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>An event of result register x has been detected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FS0</td>
<td>1</td>
<td>16 - 16</td>
<td>rwh</td>
<td><tt>0x00010000</tt></td>
<td>Event Flag for Request Source x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>An event of request source x has not yet been detected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>An event of request source x has been detected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FS1</td>
<td>1</td>
<td>17 - 17</td>
<td>rwh</td>
<td><tt>0x00020000</tt></td>
<td>Event Flag for Request Source x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>An event of request source x has not yet been detected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>An event of request source x has been detected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FS2</td>
<td>1</td>
<td>18 - 18</td>
<td>rwh</td>
<td><tt>0x00040000</tt></td>
<td>Event Flag for Request Source x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>An event of request source x has not yet been detected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>An event of request source x has been detected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FS3</td>
<td>1</td>
<td>19 - 19</td>
<td>rwh</td>
<td><tt>0x00080000</tt></td>
<td>Event Flag for Request Source x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>An event of request source x has not yet been detected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>An event of request source x has been detected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FS4</td>
<td>1</td>
<td>20 - 20</td>
<td>rwh</td>
<td><tt>0x00100000</tt></td>
<td>Event Flag for Request Source x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>An event of request source x has not yet been detected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>An event of request source x has been detected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GFS0</td>
<td>1</td>
<td>24 - 24</td>
<td>rh</td>
<td><tt>0x01000000</tt></td>
<td>Gated Event Flag for Request Source x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>An event of request source x has not yet been detected or the related interrupt was not enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>An event of request source x has been detected while the related event interrupt was enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GFS1</td>
<td>1</td>
<td>25 - 25</td>
<td>rh</td>
<td><tt>0x02000000</tt></td>
<td>Gated Event Flag for Request Source x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>An event of request source x has not yet been detected or the related interrupt was not enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>An event of request source x has been detected while the related event interrupt was enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GFS2</td>
<td>1</td>
<td>26 - 26</td>
<td>rh</td>
<td><tt>0x04000000</tt></td>
<td>Gated Event Flag for Request Source x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>An event of request source x has not yet been detected or the related interrupt was not enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>An event of request source x has been detected while the related event interrupt was enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GFS3</td>
<td>1</td>
<td>27 - 27</td>
<td>rh</td>
<td><tt>0x08000000</tt></td>
<td>Gated Event Flag for Request Source x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>An event of request source x has not yet been detected or the related interrupt was not enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>An event of request source x has been detected while the related event interrupt was enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GFS4</td>
<td>1</td>
<td>28 - 28</td>
<td>rh</td>
<td><tt>0x10000000</tt></td>
<td>Gated Event Flag for Request Source x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>An event of request source x has not yet been detected or the related interrupt was not enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>An event of request source x has been detected while the related event interrupt was enabled.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x1f1fffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x001fffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x1f1fffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_EVFCR">&nbsp;</a>
<h3>ADC1_EVFCR</h3>
<h3>"Event Flag Clear Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_EVFCR_ADDR = 0xF0101474</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_EVFCR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_EVFCR_t">ADCn_EVFCR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_EVFCR.bits</b>&nbsp;&quot;Event Flag Clear Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_EVFCR_MASK = <tt>0x001fffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_EVFCR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_EVFCR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>CFR0</td>
<td>1</td>
<td>0 - 0</td>
<td>w</td>
<td><tt>0x00000001</tt></td>
<td>Clear Event Flag for Result Register x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit EVFR.FRx is cleared.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CFR1</td>
<td>1</td>
<td>1 - 1</td>
<td>w</td>
<td><tt>0x00000002</tt></td>
<td>Clear Event Flag for Result Register x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit EVFR.FRx is cleared.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CFR2</td>
<td>1</td>
<td>2 - 2</td>
<td>w</td>
<td><tt>0x00000004</tt></td>
<td>Clear Event Flag for Result Register x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit EVFR.FRx is cleared.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CFR3</td>
<td>1</td>
<td>3 - 3</td>
<td>w</td>
<td><tt>0x00000008</tt></td>
<td>Clear Event Flag for Result Register x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit EVFR.FRx is cleared.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CFR4</td>
<td>1</td>
<td>4 - 4</td>
<td>w</td>
<td><tt>0x00000010</tt></td>
<td>Clear Event Flag for Result Register x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit EVFR.FRx is cleared.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CFR5</td>
<td>1</td>
<td>5 - 5</td>
<td>w</td>
<td><tt>0x00000020</tt></td>
<td>Clear Event Flag for Result Register x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit EVFR.FRx is cleared.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CFR6</td>
<td>1</td>
<td>6 - 6</td>
<td>w</td>
<td><tt>0x00000040</tt></td>
<td>Clear Event Flag for Result Register x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit EVFR.FRx is cleared.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CFR7</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Clear Event Flag for Result Register x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit EVFR.FRx is cleared.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CFR8</td>
<td>1</td>
<td>8 - 8</td>
<td>w</td>
<td><tt>0x00000100</tt></td>
<td>Clear Event Flag for Result Register x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit EVFR.FRx is cleared.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CFR9</td>
<td>1</td>
<td>9 - 9</td>
<td>w</td>
<td><tt>0x00000200</tt></td>
<td>Clear Event Flag for Result Register x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit EVFR.FRx is cleared.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CFR10</td>
<td>1</td>
<td>10 - 10</td>
<td>w</td>
<td><tt>0x00000400</tt></td>
<td>Clear Event Flag for Result Register x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit EVFR.FRx is cleared.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CFR11</td>
<td>1</td>
<td>11 - 11</td>
<td>w</td>
<td><tt>0x00000800</tt></td>
<td>Clear Event Flag for Result Register x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit EVFR.FRx is cleared.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CFR12</td>
<td>1</td>
<td>12 - 12</td>
<td>w</td>
<td><tt>0x00001000</tt></td>
<td>Clear Event Flag for Result Register x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit EVFR.FRx is cleared.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CFR13</td>
<td>1</td>
<td>13 - 13</td>
<td>w</td>
<td><tt>0x00002000</tt></td>
<td>Clear Event Flag for Result Register x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit EVFR.FRx is cleared.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CFR14</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Clear Event Flag for Result Register x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit EVFR.FRx is cleared.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CFR15</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Clear Event Flag for Result Register x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit EVFR.FRx is cleared.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CFS0</td>
<td>1</td>
<td>16 - 16</td>
<td>w</td>
<td><tt>0x00010000</tt></td>
<td>Clear Event Flag for Source x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bits EVFR.FSx and EVFR.GFSx are cleared.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CFS1</td>
<td>1</td>
<td>17 - 17</td>
<td>w</td>
<td><tt>0x00020000</tt></td>
<td>Clear Event Flag for Source x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bits EVFR.FSx and EVFR.GFSx are cleared.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CFS2</td>
<td>1</td>
<td>18 - 18</td>
<td>w</td>
<td><tt>0x00040000</tt></td>
<td>Clear Event Flag for Source x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bits EVFR.FSx and EVFR.GFSx are cleared.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CFS3</td>
<td>1</td>
<td>19 - 19</td>
<td>w</td>
<td><tt>0x00080000</tt></td>
<td>Clear Event Flag for Source x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bits EVFR.FSx and EVFR.GFSx are cleared.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CFS4</td>
<td>1</td>
<td>20 - 20</td>
<td>w</td>
<td><tt>0x00100000</tt></td>
<td>Clear Event Flag for Source x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bits EVFR.FSx and EVFR.GFSx are cleared.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00000000</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x001fffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_EVNPR">&nbsp;</a>
<h3>ADC1_EVNPR</h3>
<h3>"Event Node Pointer Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_EVNPR_ADDR = 0xF0101478</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_EVNPR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_EVNPR_t">ADCn_EVNPR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_EVNPR.bits</b>&nbsp;&quot;Event Node Pointer Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_EVNPR_MASK = <tt>0x00077777</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_EVNPR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_EVNPR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SENP0</td>
<td>3</td>
<td>0 - 2</td>
<td>rw</td>
<td><tt>0x00000007</tt></td>
<td>Node Pointer for Request Source x
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>ADCy_SR0 is selected.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>ADCy_SR1 is selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>ADCy_SR7 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SENP1</td>
<td>3</td>
<td>4 - 6</td>
<td>rw</td>
<td><tt>0x00000070</tt></td>
<td>Node Pointer for Request Source x
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>ADCy_SR0 is selected.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>ADCy_SR1 is selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>ADCy_SR7 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SENP2</td>
<td>3</td>
<td>8 - 10</td>
<td>rw</td>
<td><tt>0x00000700</tt></td>
<td>Node Pointer for Request Source x
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>ADCy_SR0 is selected.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>ADCy_SR1 is selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>ADCy_SR7 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SENP3</td>
<td>3</td>
<td>12 - 14</td>
<td>rw</td>
<td><tt>0x00007000</tt></td>
<td>Node Pointer for Request Source x
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>ADCy_SR0 is selected.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>ADCy_SR1 is selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>ADCy_SR7 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SENP4</td>
<td>3</td>
<td>16 - 18</td>
<td>rw</td>
<td><tt>0x00070000</tt></td>
<td>Node Pointer for Request Source x
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>ADCy_SR0 is selected.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>ADCy_SR1 is selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>ADCy_SR7 is selected.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00077777</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00077777</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_QMR0">&nbsp;</a>
<h3>ADC1_QMR0</h3>
<h3>"Queue 0 Mode Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_QMR0_ADDR = 0xF0101480</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_QMRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_QMRm_t">ADCn_QMRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_QMR0.bits</b>&nbsp;&quot;Queue 0 Mode Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_QMRm_MASK = <tt>0x00000f07</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_QMRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_QMRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ENGT</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Enable Gate
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The request source does not issue conversion requests.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The request source issues conversion requests if a valid conversion request is pending in the queue 0 register or in the backup register.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The request source issues conversion requests if a valid conversion request is pending in the queue 0 register or in the backup register and the selected gating signal REQGTx=1.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The request source issues conversion requests if a valid conversion request is pending in the queue 0 register or in the backup register and the selected gating signal REQGTx=0.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ENTR</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>Enable External Trigger
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The external trigger is disabled and the trigger event is not generated.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The external trigger is enabled and a trigger event is generated if the selected edge is detected at the selected trigger input signal for REQTRx.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CLRV</td>
<td>1</td>
<td>8 - 8</td>
<td>w</td>
<td><tt>0x00000100</tt></td>
<td>Clear V Bit
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The next pending valid queue entry in the sequence and the event flag EV are cleared. If there is a valid entry in the queue backup register (QBURx.V=1), this entry is cleared, otherwise the entry in queue register 0 is cleared.</td></tr>
</table>
</td>
</tr>
<tr>
<td>TREV</td>
<td>1</td>
<td>9 - 9</td>
<td>w</td>
<td><tt>0x00000200</tt></td>
<td>Trigger Event
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A trigger event is generated by SW. If the a valid entry in the request source waits for a trigger event, a conversion request is started.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FLUSH</td>
<td>1</td>
<td>10 - 10</td>
<td>w</td>
<td><tt>0x00000400</tt></td>
<td>Flush Queue
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>All entries in the queue (including the backup stage) and the event flag EV are cleared. The queue contains no more valid entry.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEV</td>
<td>1</td>
<td>11 - 11</td>
<td>w</td>
<td><tt>0x00000800</tt></td>
<td>Clear Event Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit EV is cleared.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00000007</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000f07</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_QSR0">&nbsp;</a>
<h3>ADC1_QSR0</h3>
<h3>"Queue 0 Status Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_QSR0_ADDR = 0xF0101484</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_QSRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000020</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_QSRm_t">ADCn_QSRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_QSR0.bits</b>&nbsp;&quot;Queue 0 Status Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_QSRm_MASK = <tt>0x000001af</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_QSRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_QSRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>FILL</td>
<td>4</td>
<td>0 - 3</td>
<td>rh</td>
<td><tt>0x0000000f</tt></td>
<td>Filling LevelThis bit field is always 00B for the 1-stage queue in arbitration slot 0.
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>EMPTY=1:There is no valid entry in the queue. EMPTY=0:There is 1 valid entries in the queue.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>There are 2 valid entries in the queue.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>There are 3 valid entries in the queue.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>There are 4 valid entries in the queue.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EMPTY</td>
<td>1</td>
<td>5 - 5</td>
<td>rh</td>
<td><tt>0x00000020</tt></td>
<td>Queue Empty
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>There are FILL+1 valid entries in the queue.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>There are no valid entries (queue is empty).</td></tr>
</table>
</td>
</tr>
<tr>
<td>REQGT</td>
<td>1</td>
<td>7 - 7</td>
<td>rh</td>
<td><tt>0x00000080</tt></td>
<td>Request Gate Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The level is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The level is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EV</td>
<td>1</td>
<td>8 - 8</td>
<td>rh</td>
<td><tt>0x00000100</tt></td>
<td>Event Detected
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A trigger event has not been detected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A trigger event has been detected.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000001af</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x000001af</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_Q0R0">&nbsp;</a>
<h3>ADC1_Q0R0</h3>
<h3>"Queue 0 Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_Q0R0_ADDR = 0xF0101488</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC1_Q0R0_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC1_Q0R0_t">ADC1_Q0R0_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_Q0R0.bits</b>&nbsp;&quot;Queue 0 Register 0&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADC1_Q0R0_MASK = <tt>0x000001ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADC1_Q0R0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADC1_Q0R0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>REQCHNR</td>
<td>5</td>
<td>0 - 4</td>
<td>rh</td>
<td><tt>0x0000001f</tt></td>
<td>Request Channel Number
</td>
</tr>
<tr>
<td>RF</td>
<td>1</td>
<td>5 - 5</td>
<td>rh</td>
<td><tt>0x00000020</tt></td>
<td>Refill
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The request is discarded after the conversion start.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The request is refilled into the queue after the conversion start.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ENSI</td>
<td>1</td>
<td>6 - 6</td>
<td>rh</td>
<td><tt>0x00000040</tt></td>
<td>Enable Source Interrupt
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The request source interrupt generation is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The request source interrupt generation is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EXTR</td>
<td>1</td>
<td>7 - 7</td>
<td>rh</td>
<td><tt>0x00000080</tt></td>
<td>External Trigger
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The request handler does not wait for a trigger event.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The request handler waits for a trigger event.</td></tr>
</table>
</td>
</tr>
<tr>
<td>V</td>
<td>1</td>
<td>8 - 8</td>
<td>rh</td>
<td><tt>0x00000100</tt></td>
<td>Request Channel Number Valid
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The queue entry is not valid and does not lead to a conversion request.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The queue entry is valid and leads to a conversion request.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000001ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x000001ff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_QBUR0">&nbsp;</a>
<h3>ADC1_QBUR0</h3>
<h3>"Queue 0"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_QBUR0_ADDR = 0xF010148C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_QBURm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_QBURm_t">ADCn_QBURm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_QBUR0.qbackup</b>&nbsp;&quot;Queue 0 Backup Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_QBURm_QBACKUP_MASK = <tt>0x000001ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_QBURm_QBACKUP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_QBURm_QBACKUP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>REQCHNR</td>
<td>5</td>
<td>0 - 4</td>
<td>rh</td>
<td><tt>0x0000001f</tt></td>
<td>Request Channel Number
</td>
</tr>
<tr>
<td>RF</td>
<td>1</td>
<td>5 - 5</td>
<td>rh</td>
<td><tt>0x00000020</tt></td>
<td>Refill
</td>
</tr>
<tr>
<td>ENSI</td>
<td>1</td>
<td>6 - 6</td>
<td>rh</td>
<td><tt>0x00000040</tt></td>
<td>Enable Source Interrupt
</td>
</tr>
<tr>
<td>EXTR</td>
<td>1</td>
<td>7 - 7</td>
<td>rh</td>
<td><tt>0x00000080</tt></td>
<td>External Trigger
</td>
</tr>
<tr>
<td>V</td>
<td>1</td>
<td>8 - 8</td>
<td>rh</td>
<td><tt>0x00000100</tt></td>
<td>Request Channel Number Valid
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The backup register does not contain a valid entry.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The backup register contains a valid entry. It will be requested before a valid entry in queue register 0 will be requested.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000001ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x000001ff</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_QBUR0.qinput</b>&nbsp;&quot;Queue 0 Input Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_QBURm_QINPUT_MASK = <tt>0x000000ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_QBURm_QINPUT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_QBURm_QINPUT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>REQCHNR</td>
<td>5</td>
<td>0 - 4</td>
<td>w</td>
<td><tt>0x0000001f</tt></td>
<td>Request Channel Number
</td>
</tr>
<tr>
<td>RF</td>
<td>1</td>
<td>5 - 5</td>
<td>w</td>
<td><tt>0x00000020</tt></td>
<td>Refill
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The content of this queue entry is not entered again in QINRx when the related conversion is started.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The content of this queue entry is automatically entered again in QINRx when the related conversion is started.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ENSI</td>
<td>1</td>
<td>6 - 6</td>
<td>w</td>
<td><tt>0x00000040</tt></td>
<td>Enable Source Interrupt
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A request source event interrupt is not generated if the related conversion is finished.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A request source event interrupt is generated if the related conversion is finished.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EXTR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>External Trigger
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A valid queue entry immediately leads to a conversion request.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A valid queue entry waits for a trigger event to occur before issuing a conversion request.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00000000</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000000ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_CRCR1">&nbsp;</a>
<h3>ADC1_CRCR1</h3>
<h3>"Conversion Request 1 Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_CRCR1_ADDR = 0xF0101490</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_CRCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_CRCRm_t">ADCn_CRCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_CRCR1.bits</b>&nbsp;&quot;Conversion Request 1 Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_CRCRm_MASK = <tt>0x00ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_CRCRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_CRCRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>CH0</td>
<td>1</td>
<td>0 - 0</td>
<td>rwh</td>
<td><tt>0x00000001</tt></td>
<td>Channel Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx will not be requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx will be requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH1</td>
<td>1</td>
<td>1 - 1</td>
<td>rwh</td>
<td><tt>0x00000002</tt></td>
<td>Channel Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx will not be requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx will be requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH2</td>
<td>1</td>
<td>2 - 2</td>
<td>rwh</td>
<td><tt>0x00000004</tt></td>
<td>Channel Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx will not be requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx will be requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH3</td>
<td>1</td>
<td>3 - 3</td>
<td>rwh</td>
<td><tt>0x00000008</tt></td>
<td>Channel Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx will not be requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx will be requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH4</td>
<td>1</td>
<td>4 - 4</td>
<td>rwh</td>
<td><tt>0x00000010</tt></td>
<td>Channel Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx will not be requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx will be requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH5</td>
<td>1</td>
<td>5 - 5</td>
<td>rwh</td>
<td><tt>0x00000020</tt></td>
<td>Channel Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx will not be requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx will be requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH6</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Channel Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx will not be requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx will be requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH7</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Channel Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx will not be requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx will be requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH8</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Channel Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx will not be requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx will be requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH9</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Channel Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx will not be requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx will be requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH10</td>
<td>1</td>
<td>10 - 10</td>
<td>rwh</td>
<td><tt>0x00000400</tt></td>
<td>Channel Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx will not be requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx will be requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH11</td>
<td>1</td>
<td>11 - 11</td>
<td>rwh</td>
<td><tt>0x00000800</tt></td>
<td>Channel Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx will not be requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx will be requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH12</td>
<td>1</td>
<td>12 - 12</td>
<td>rwh</td>
<td><tt>0x00001000</tt></td>
<td>Channel Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx will not be requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx will be requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH13</td>
<td>1</td>
<td>13 - 13</td>
<td>rwh</td>
<td><tt>0x00002000</tt></td>
<td>Channel Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx will not be requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx will be requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH14</td>
<td>1</td>
<td>14 - 14</td>
<td>rwh</td>
<td><tt>0x00004000</tt></td>
<td>Channel Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx will not be requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx will be requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH15</td>
<td>1</td>
<td>15 - 15</td>
<td>rwh</td>
<td><tt>0x00008000</tt></td>
<td>Channel Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx will not be requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx will be requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH16</td>
<td>1</td>
<td>16 - 16</td>
<td>rwh</td>
<td><tt>0x00010000</tt></td>
<td>Channel Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx will not be requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx will be requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH17</td>
<td>1</td>
<td>17 - 17</td>
<td>rwh</td>
<td><tt>0x00020000</tt></td>
<td>Channel Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx will not be requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx will be requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH18</td>
<td>1</td>
<td>18 - 18</td>
<td>rwh</td>
<td><tt>0x00040000</tt></td>
<td>Channel Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx will not be requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx will be requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH19</td>
<td>1</td>
<td>19 - 19</td>
<td>rwh</td>
<td><tt>0x00080000</tt></td>
<td>Channel Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx will not be requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx will be requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH20</td>
<td>1</td>
<td>20 - 20</td>
<td>rwh</td>
<td><tt>0x00100000</tt></td>
<td>Channel Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx will not be requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx will be requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH21</td>
<td>1</td>
<td>21 - 21</td>
<td>rwh</td>
<td><tt>0x00200000</tt></td>
<td>Channel Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx will not be requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx will be requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH22</td>
<td>1</td>
<td>22 - 22</td>
<td>rwh</td>
<td><tt>0x00400000</tt></td>
<td>Channel Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx will not be requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx will be requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH23</td>
<td>1</td>
<td>23 - 23</td>
<td>rwh</td>
<td><tt>0x00800000</tt></td>
<td>Channel Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx will not be requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx will be requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_CRPR1">&nbsp;</a>
<h3>ADC1_CRPR1</h3>
<h3>"Conversion Request 1 Pending Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_CRPR1_ADDR = 0xF0101494</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_CRPRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_CRPRm_t">ADCn_CRPRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_CRPR1.bits</b>&nbsp;&quot;Conversion Request 1 Pending Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_CRPRm_MASK = <tt>0x00ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_CRPRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_CRPRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>CHP0</td>
<td>1</td>
<td>0 - 0</td>
<td>rwh</td>
<td><tt>0x00000001</tt></td>
<td>Channel Pending Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx is not requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx is requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHP1</td>
<td>1</td>
<td>1 - 1</td>
<td>rwh</td>
<td><tt>0x00000002</tt></td>
<td>Channel Pending Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx is not requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx is requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHP2</td>
<td>1</td>
<td>2 - 2</td>
<td>rwh</td>
<td><tt>0x00000004</tt></td>
<td>Channel Pending Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx is not requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx is requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHP3</td>
<td>1</td>
<td>3 - 3</td>
<td>rwh</td>
<td><tt>0x00000008</tt></td>
<td>Channel Pending Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx is not requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx is requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHP4</td>
<td>1</td>
<td>4 - 4</td>
<td>rwh</td>
<td><tt>0x00000010</tt></td>
<td>Channel Pending Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx is not requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx is requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHP5</td>
<td>1</td>
<td>5 - 5</td>
<td>rwh</td>
<td><tt>0x00000020</tt></td>
<td>Channel Pending Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx is not requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx is requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHP6</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Channel Pending Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx is not requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx is requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHP7</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Channel Pending Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx is not requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx is requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHP8</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Channel Pending Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx is not requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx is requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHP9</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Channel Pending Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx is not requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx is requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHP10</td>
<td>1</td>
<td>10 - 10</td>
<td>rwh</td>
<td><tt>0x00000400</tt></td>
<td>Channel Pending Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx is not requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx is requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHP11</td>
<td>1</td>
<td>11 - 11</td>
<td>rwh</td>
<td><tt>0x00000800</tt></td>
<td>Channel Pending Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx is not requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx is requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHP12</td>
<td>1</td>
<td>12 - 12</td>
<td>rwh</td>
<td><tt>0x00001000</tt></td>
<td>Channel Pending Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx is not requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx is requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHP13</td>
<td>1</td>
<td>13 - 13</td>
<td>rwh</td>
<td><tt>0x00002000</tt></td>
<td>Channel Pending Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx is not requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx is requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHP14</td>
<td>1</td>
<td>14 - 14</td>
<td>rwh</td>
<td><tt>0x00004000</tt></td>
<td>Channel Pending Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx is not requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx is requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHP15</td>
<td>1</td>
<td>15 - 15</td>
<td>rwh</td>
<td><tt>0x00008000</tt></td>
<td>Channel Pending Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx is not requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx is requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHP16</td>
<td>1</td>
<td>16 - 16</td>
<td>rwh</td>
<td><tt>0x00010000</tt></td>
<td>Channel Pending Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx is not requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx is requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHP17</td>
<td>1</td>
<td>17 - 17</td>
<td>rwh</td>
<td><tt>0x00020000</tt></td>
<td>Channel Pending Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx is not requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx is requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHP18</td>
<td>1</td>
<td>18 - 18</td>
<td>rwh</td>
<td><tt>0x00040000</tt></td>
<td>Channel Pending Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx is not requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx is requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHP19</td>
<td>1</td>
<td>19 - 19</td>
<td>rwh</td>
<td><tt>0x00080000</tt></td>
<td>Channel Pending Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx is not requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx is requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHP20</td>
<td>1</td>
<td>20 - 20</td>
<td>rwh</td>
<td><tt>0x00100000</tt></td>
<td>Channel Pending Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx is not requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx is requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHP21</td>
<td>1</td>
<td>21 - 21</td>
<td>rwh</td>
<td><tt>0x00200000</tt></td>
<td>Channel Pending Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx is not requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx is requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHP22</td>
<td>1</td>
<td>22 - 22</td>
<td>rwh</td>
<td><tt>0x00400000</tt></td>
<td>Channel Pending Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx is not requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx is requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHP23</td>
<td>1</td>
<td>23 - 23</td>
<td>rwh</td>
<td><tt>0x00800000</tt></td>
<td>Channel Pending Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx is not requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx is requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_CRMR1">&nbsp;</a>
<h3>ADC1_CRMR1</h3>
<h3>"Conversion Request 1 Mode Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_CRMR1_ADDR = 0xF0101498</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_CRMRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_CRMRm_t">ADCn_CRMRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_CRMR1.bits</b>&nbsp;&quot;Conversion Request 1 Mode Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_CRMRm_MASK = <tt>0x000003bf</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_CRMRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_CRMRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ENGT</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Enable Gate
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The request source does not issue conversion requests.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The request source issues conversion requests if at least one pending bit is set.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The request source issues conversion requests if at least one pending bit is set and the selected gating signal REQGTx=1.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The request source issues conversion requests if at least one pending bit is set and the selected gating signal REQGTx=0.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ENTR</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>Enable External Trigger
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The external trigger is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The external trigger is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ENSI</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Enable Source Interrupt
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The request source interrupt is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The request source interrupt is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SCAN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Autoscan Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The permanent scan functionality is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The permanent scan functionality is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LDM</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Load Event Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>With the load event, the value of register CRCRx is copied to the pending register CRPRx (overwrite).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>With the load event, the value of register CRCRx is bit-wisely logical OR combined to the pending register CRPRx.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REQGT</td>
<td>1</td>
<td>7 - 7</td>
<td>rh</td>
<td><tt>0x00000080</tt></td>
<td>Request Gate Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The level is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The level is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CLRPND</td>
<td>1</td>
<td>8 - 8</td>
<td>w</td>
<td><tt>0x00000100</tt></td>
<td>Clear Pending Bits
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The bits in register CRPRx are cleared.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LDEV</td>
<td>1</td>
<td>9 - 9</td>
<td>w</td>
<td><tt>0x00000200</tt></td>
<td>Generate Load Event
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A load event is generated.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000000bf</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000033f</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000080</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_QMR2">&nbsp;</a>
<h3>ADC1_QMR2</h3>
<h3>"Queue 2 Mode Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_QMR2_ADDR = 0xF01014A0</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_QMRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_QMRm_t">ADCn_QMRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_QMR2.bits</b>&nbsp;&quot;Queue 2 Mode Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_QMRm_MASK = <tt>0x00000f07</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_QMRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_QMRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ENGT</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Enable Gate
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The request source does not issue conversion requests.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The request source issues conversion requests if a valid conversion request is pending in the queue 0 register or in the backup register.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The request source issues conversion requests if a valid conversion request is pending in the queue 0 register or in the backup register and the selected gating signal REQGTx=1.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The request source issues conversion requests if a valid conversion request is pending in the queue 0 register or in the backup register and the selected gating signal REQGTx=0.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ENTR</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>Enable External Trigger
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The external trigger is disabled and the trigger event is not generated.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The external trigger is enabled and a trigger event is generated if the selected edge is detected at the selected trigger input signal for REQTRx.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CLRV</td>
<td>1</td>
<td>8 - 8</td>
<td>w</td>
<td><tt>0x00000100</tt></td>
<td>Clear V Bit
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The next pending valid queue entry in the sequence and the event flag EV are cleared. If there is a valid entry in the queue backup register (QBURx.V=1), this entry is cleared, otherwise the entry in queue register 0 is cleared.</td></tr>
</table>
</td>
</tr>
<tr>
<td>TREV</td>
<td>1</td>
<td>9 - 9</td>
<td>w</td>
<td><tt>0x00000200</tt></td>
<td>Trigger Event
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A trigger event is generated by SW. If the a valid entry in the request source waits for a trigger event, a conversion request is started.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FLUSH</td>
<td>1</td>
<td>10 - 10</td>
<td>w</td>
<td><tt>0x00000400</tt></td>
<td>Flush Queue
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>All entries in the queue (including the backup stage) and the event flag EV are cleared. The queue contains no more valid entry.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEV</td>
<td>1</td>
<td>11 - 11</td>
<td>w</td>
<td><tt>0x00000800</tt></td>
<td>Clear Event Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit EV is cleared.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00000007</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000f07</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_QSR2">&nbsp;</a>
<h3>ADC1_QSR2</h3>
<h3>"Queue 2 Status Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_QSR2_ADDR = 0xF01014A4</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_QSRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000020</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_QSRm_t">ADCn_QSRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_QSR2.bits</b>&nbsp;&quot;Queue 2 Status Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_QSRm_MASK = <tt>0x000001af</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_QSRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_QSRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>FILL</td>
<td>4</td>
<td>0 - 3</td>
<td>rh</td>
<td><tt>0x0000000f</tt></td>
<td>Filling LevelThis bit field is always 00B for the 1-stage queue in arbitration slot 0.
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>EMPTY=1:There is no valid entry in the queue. EMPTY=0:There is 1 valid entries in the queue.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>There are 2 valid entries in the queue.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>There are 3 valid entries in the queue.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>There are 4 valid entries in the queue.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EMPTY</td>
<td>1</td>
<td>5 - 5</td>
<td>rh</td>
<td><tt>0x00000020</tt></td>
<td>Queue Empty
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>There are FILL+1 valid entries in the queue.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>There are no valid entries (queue is empty).</td></tr>
</table>
</td>
</tr>
<tr>
<td>REQGT</td>
<td>1</td>
<td>7 - 7</td>
<td>rh</td>
<td><tt>0x00000080</tt></td>
<td>Request Gate Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The level is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The level is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EV</td>
<td>1</td>
<td>8 - 8</td>
<td>rh</td>
<td><tt>0x00000100</tt></td>
<td>Event Detected
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A trigger event has not been detected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A trigger event has been detected.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000001af</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x000001af</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_Q0R2">&nbsp;</a>
<h3>ADC1_Q0R2</h3>
<h3>"Queue 2 Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_Q0R2_ADDR = 0xF01014A8</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC1_Q0R2_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC1_Q0R2_t">ADC1_Q0R2_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_Q0R2.bits</b>&nbsp;&quot;Queue 2 Register 0&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADC1_Q0R2_MASK = <tt>0x000001ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADC1_Q0R2_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADC1_Q0R2_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>REQCHNR</td>
<td>5</td>
<td>0 - 4</td>
<td>rh</td>
<td><tt>0x0000001f</tt></td>
<td>Request Channel Number
</td>
</tr>
<tr>
<td>RF</td>
<td>1</td>
<td>5 - 5</td>
<td>rh</td>
<td><tt>0x00000020</tt></td>
<td>Refill
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The request is discarded after the conversion start.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The request is refilled into the queue after the conversion start.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ENSI</td>
<td>1</td>
<td>6 - 6</td>
<td>rh</td>
<td><tt>0x00000040</tt></td>
<td>Enable Source Interrupt
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The request source interrupt generation is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The request source interrupt generation is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EXTR</td>
<td>1</td>
<td>7 - 7</td>
<td>rh</td>
<td><tt>0x00000080</tt></td>
<td>External Trigger
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The request handler does not wait for a trigger event.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The request handler waits for a trigger event.</td></tr>
</table>
</td>
</tr>
<tr>
<td>V</td>
<td>1</td>
<td>8 - 8</td>
<td>rh</td>
<td><tt>0x00000100</tt></td>
<td>Request Channel Number Valid
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The queue entry is not valid and does not lead to a conversion request.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The queue entry is valid and leads to a conversion request.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000001ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x000001ff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_QBUR2">&nbsp;</a>
<h3>ADC1_QBUR2</h3>
<h3>"Queue 2"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_QBUR2_ADDR = 0xF01014AC</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_QBURm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_QBURm_t">ADCn_QBURm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_QBUR2.qbackup</b>&nbsp;&quot;Queue 2 Backup Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_QBURm_QBACKUP_MASK = <tt>0x000001ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_QBURm_QBACKUP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_QBURm_QBACKUP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>REQCHNR</td>
<td>5</td>
<td>0 - 4</td>
<td>rh</td>
<td><tt>0x0000001f</tt></td>
<td>Request Channel Number
</td>
</tr>
<tr>
<td>RF</td>
<td>1</td>
<td>5 - 5</td>
<td>rh</td>
<td><tt>0x00000020</tt></td>
<td>Refill
</td>
</tr>
<tr>
<td>ENSI</td>
<td>1</td>
<td>6 - 6</td>
<td>rh</td>
<td><tt>0x00000040</tt></td>
<td>Enable Source Interrupt
</td>
</tr>
<tr>
<td>EXTR</td>
<td>1</td>
<td>7 - 7</td>
<td>rh</td>
<td><tt>0x00000080</tt></td>
<td>External Trigger
</td>
</tr>
<tr>
<td>V</td>
<td>1</td>
<td>8 - 8</td>
<td>rh</td>
<td><tt>0x00000100</tt></td>
<td>Request Channel Number Valid
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The backup register does not contain a valid entry.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The backup register contains a valid entry. It will be requested before a valid entry in queue register 0 will be requested.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000001ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x000001ff</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_QBUR2.qinput</b>&nbsp;&quot;Queue 2 Input Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_QBURm_QINPUT_MASK = <tt>0x000000ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_QBURm_QINPUT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_QBURm_QINPUT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>REQCHNR</td>
<td>5</td>
<td>0 - 4</td>
<td>w</td>
<td><tt>0x0000001f</tt></td>
<td>Request Channel Number
</td>
</tr>
<tr>
<td>RF</td>
<td>1</td>
<td>5 - 5</td>
<td>w</td>
<td><tt>0x00000020</tt></td>
<td>Refill
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The content of this queue entry is not entered again in QINRx when the related conversion is started.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The content of this queue entry is automatically entered again in QINRx when the related conversion is started.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ENSI</td>
<td>1</td>
<td>6 - 6</td>
<td>w</td>
<td><tt>0x00000040</tt></td>
<td>Enable Source Interrupt
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A request source event interrupt is not generated if the related conversion is finished.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A request source event interrupt is generated if the related conversion is finished.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EXTR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>External Trigger
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A valid queue entry immediately leads to a conversion request.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A valid queue entry waits for a trigger event to occur before issuing a conversion request.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00000000</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000000ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_CRCR3">&nbsp;</a>
<h3>ADC1_CRCR3</h3>
<h3>"Conversion Request 3 Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_CRCR3_ADDR = 0xF01014B0</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_CRCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_CRCRm_t">ADCn_CRCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_CRCR3.bits</b>&nbsp;&quot;Conversion Request 3 Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_CRCRm_MASK = <tt>0x00ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_CRCRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_CRCRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>CH0</td>
<td>1</td>
<td>0 - 0</td>
<td>rwh</td>
<td><tt>0x00000001</tt></td>
<td>Channel Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx will not be requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx will be requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH1</td>
<td>1</td>
<td>1 - 1</td>
<td>rwh</td>
<td><tt>0x00000002</tt></td>
<td>Channel Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx will not be requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx will be requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH2</td>
<td>1</td>
<td>2 - 2</td>
<td>rwh</td>
<td><tt>0x00000004</tt></td>
<td>Channel Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx will not be requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx will be requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH3</td>
<td>1</td>
<td>3 - 3</td>
<td>rwh</td>
<td><tt>0x00000008</tt></td>
<td>Channel Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx will not be requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx will be requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH4</td>
<td>1</td>
<td>4 - 4</td>
<td>rwh</td>
<td><tt>0x00000010</tt></td>
<td>Channel Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx will not be requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx will be requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH5</td>
<td>1</td>
<td>5 - 5</td>
<td>rwh</td>
<td><tt>0x00000020</tt></td>
<td>Channel Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx will not be requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx will be requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH6</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Channel Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx will not be requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx will be requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH7</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Channel Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx will not be requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx will be requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH8</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Channel Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx will not be requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx will be requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH9</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Channel Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx will not be requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx will be requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH10</td>
<td>1</td>
<td>10 - 10</td>
<td>rwh</td>
<td><tt>0x00000400</tt></td>
<td>Channel Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx will not be requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx will be requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH11</td>
<td>1</td>
<td>11 - 11</td>
<td>rwh</td>
<td><tt>0x00000800</tt></td>
<td>Channel Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx will not be requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx will be requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH12</td>
<td>1</td>
<td>12 - 12</td>
<td>rwh</td>
<td><tt>0x00001000</tt></td>
<td>Channel Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx will not be requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx will be requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH13</td>
<td>1</td>
<td>13 - 13</td>
<td>rwh</td>
<td><tt>0x00002000</tt></td>
<td>Channel Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx will not be requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx will be requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH14</td>
<td>1</td>
<td>14 - 14</td>
<td>rwh</td>
<td><tt>0x00004000</tt></td>
<td>Channel Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx will not be requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx will be requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH15</td>
<td>1</td>
<td>15 - 15</td>
<td>rwh</td>
<td><tt>0x00008000</tt></td>
<td>Channel Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx will not be requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx will be requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH16</td>
<td>1</td>
<td>16 - 16</td>
<td>rwh</td>
<td><tt>0x00010000</tt></td>
<td>Channel Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx will not be requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx will be requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH17</td>
<td>1</td>
<td>17 - 17</td>
<td>rwh</td>
<td><tt>0x00020000</tt></td>
<td>Channel Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx will not be requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx will be requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH18</td>
<td>1</td>
<td>18 - 18</td>
<td>rwh</td>
<td><tt>0x00040000</tt></td>
<td>Channel Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx will not be requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx will be requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH19</td>
<td>1</td>
<td>19 - 19</td>
<td>rwh</td>
<td><tt>0x00080000</tt></td>
<td>Channel Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx will not be requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx will be requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH20</td>
<td>1</td>
<td>20 - 20</td>
<td>rwh</td>
<td><tt>0x00100000</tt></td>
<td>Channel Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx will not be requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx will be requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH21</td>
<td>1</td>
<td>21 - 21</td>
<td>rwh</td>
<td><tt>0x00200000</tt></td>
<td>Channel Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx will not be requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx will be requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH22</td>
<td>1</td>
<td>22 - 22</td>
<td>rwh</td>
<td><tt>0x00400000</tt></td>
<td>Channel Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx will not be requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx will be requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CH23</td>
<td>1</td>
<td>23 - 23</td>
<td>rwh</td>
<td><tt>0x00800000</tt></td>
<td>Channel Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx will not be requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx will be requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_CRPR3">&nbsp;</a>
<h3>ADC1_CRPR3</h3>
<h3>"Conversion Request 3 Pending Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_CRPR3_ADDR = 0xF01014B4</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_CRPRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_CRPRm_t">ADCn_CRPRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_CRPR3.bits</b>&nbsp;&quot;Conversion Request 3 Pending Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_CRPRm_MASK = <tt>0x00ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_CRPRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_CRPRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>CHP0</td>
<td>1</td>
<td>0 - 0</td>
<td>rwh</td>
<td><tt>0x00000001</tt></td>
<td>Channel Pending Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx is not requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx is requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHP1</td>
<td>1</td>
<td>1 - 1</td>
<td>rwh</td>
<td><tt>0x00000002</tt></td>
<td>Channel Pending Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx is not requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx is requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHP2</td>
<td>1</td>
<td>2 - 2</td>
<td>rwh</td>
<td><tt>0x00000004</tt></td>
<td>Channel Pending Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx is not requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx is requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHP3</td>
<td>1</td>
<td>3 - 3</td>
<td>rwh</td>
<td><tt>0x00000008</tt></td>
<td>Channel Pending Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx is not requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx is requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHP4</td>
<td>1</td>
<td>4 - 4</td>
<td>rwh</td>
<td><tt>0x00000010</tt></td>
<td>Channel Pending Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx is not requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx is requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHP5</td>
<td>1</td>
<td>5 - 5</td>
<td>rwh</td>
<td><tt>0x00000020</tt></td>
<td>Channel Pending Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx is not requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx is requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHP6</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Channel Pending Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx is not requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx is requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHP7</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Channel Pending Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx is not requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx is requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHP8</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Channel Pending Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx is not requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx is requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHP9</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Channel Pending Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx is not requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx is requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHP10</td>
<td>1</td>
<td>10 - 10</td>
<td>rwh</td>
<td><tt>0x00000400</tt></td>
<td>Channel Pending Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx is not requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx is requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHP11</td>
<td>1</td>
<td>11 - 11</td>
<td>rwh</td>
<td><tt>0x00000800</tt></td>
<td>Channel Pending Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx is not requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx is requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHP12</td>
<td>1</td>
<td>12 - 12</td>
<td>rwh</td>
<td><tt>0x00001000</tt></td>
<td>Channel Pending Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx is not requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx is requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHP13</td>
<td>1</td>
<td>13 - 13</td>
<td>rwh</td>
<td><tt>0x00002000</tt></td>
<td>Channel Pending Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx is not requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx is requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHP14</td>
<td>1</td>
<td>14 - 14</td>
<td>rwh</td>
<td><tt>0x00004000</tt></td>
<td>Channel Pending Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx is not requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx is requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHP15</td>
<td>1</td>
<td>15 - 15</td>
<td>rwh</td>
<td><tt>0x00008000</tt></td>
<td>Channel Pending Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx is not requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx is requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHP16</td>
<td>1</td>
<td>16 - 16</td>
<td>rwh</td>
<td><tt>0x00010000</tt></td>
<td>Channel Pending Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx is not requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx is requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHP17</td>
<td>1</td>
<td>17 - 17</td>
<td>rwh</td>
<td><tt>0x00020000</tt></td>
<td>Channel Pending Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx is not requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx is requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHP18</td>
<td>1</td>
<td>18 - 18</td>
<td>rwh</td>
<td><tt>0x00040000</tt></td>
<td>Channel Pending Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx is not requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx is requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHP19</td>
<td>1</td>
<td>19 - 19</td>
<td>rwh</td>
<td><tt>0x00080000</tt></td>
<td>Channel Pending Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx is not requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx is requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHP20</td>
<td>1</td>
<td>20 - 20</td>
<td>rwh</td>
<td><tt>0x00100000</tt></td>
<td>Channel Pending Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx is not requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx is requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHP21</td>
<td>1</td>
<td>21 - 21</td>
<td>rwh</td>
<td><tt>0x00200000</tt></td>
<td>Channel Pending Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx is not requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx is requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHP22</td>
<td>1</td>
<td>22 - 22</td>
<td>rwh</td>
<td><tt>0x00400000</tt></td>
<td>Channel Pending Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx is not requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx is requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHP23</td>
<td>1</td>
<td>23 - 23</td>
<td>rwh</td>
<td><tt>0x00800000</tt></td>
<td>Channel Pending Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The analog channel CHx is not requested for conversion by this request source.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The analog channel CHx is requested for conversion by this request source.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_CRMR3">&nbsp;</a>
<h3>ADC1_CRMR3</h3>
<h3>"Conversion Request 3 Mode Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_CRMR3_ADDR = 0xF01014B8</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_CRMRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_CRMRm_t">ADCn_CRMRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_CRMR3.bits</b>&nbsp;&quot;Conversion Request 3 Mode Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_CRMRm_MASK = <tt>0x000003bf</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_CRMRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_CRMRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ENGT</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Enable Gate
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The request source does not issue conversion requests.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The request source issues conversion requests if at least one pending bit is set.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The request source issues conversion requests if at least one pending bit is set and the selected gating signal REQGTx=1.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The request source issues conversion requests if at least one pending bit is set and the selected gating signal REQGTx=0.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ENTR</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>Enable External Trigger
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The external trigger is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The external trigger is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ENSI</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Enable Source Interrupt
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The request source interrupt is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The request source interrupt is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SCAN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Autoscan Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The permanent scan functionality is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The permanent scan functionality is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LDM</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Load Event Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>With the load event, the value of register CRCRx is copied to the pending register CRPRx (overwrite).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>With the load event, the value of register CRCRx is bit-wisely logical OR combined to the pending register CRPRx.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REQGT</td>
<td>1</td>
<td>7 - 7</td>
<td>rh</td>
<td><tt>0x00000080</tt></td>
<td>Request Gate Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The level is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The level is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CLRPND</td>
<td>1</td>
<td>8 - 8</td>
<td>w</td>
<td><tt>0x00000100</tt></td>
<td>Clear Pending Bits
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The bits in register CRPRx are cleared.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LDEV</td>
<td>1</td>
<td>9 - 9</td>
<td>w</td>
<td><tt>0x00000200</tt></td>
<td>Generate Load Event
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A load event is generated.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000000bf</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000033f</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000080</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_QMR4">&nbsp;</a>
<h3>ADC1_QMR4</h3>
<h3>"Queue 4 Mode Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_QMR4_ADDR = 0xF01014C0</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_QMRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_QMRm_t">ADCn_QMRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_QMR4.bits</b>&nbsp;&quot;Queue 4 Mode Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_QMRm_MASK = <tt>0x00000f07</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_QMRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_QMRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ENGT</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Enable Gate
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The request source does not issue conversion requests.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The request source issues conversion requests if a valid conversion request is pending in the queue 0 register or in the backup register.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The request source issues conversion requests if a valid conversion request is pending in the queue 0 register or in the backup register and the selected gating signal REQGTx=1.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The request source issues conversion requests if a valid conversion request is pending in the queue 0 register or in the backup register and the selected gating signal REQGTx=0.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ENTR</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>Enable External Trigger
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The external trigger is disabled and the trigger event is not generated.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The external trigger is enabled and a trigger event is generated if the selected edge is detected at the selected trigger input signal for REQTRx.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CLRV</td>
<td>1</td>
<td>8 - 8</td>
<td>w</td>
<td><tt>0x00000100</tt></td>
<td>Clear V Bit
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The next pending valid queue entry in the sequence and the event flag EV are cleared. If there is a valid entry in the queue backup register (QBURx.V=1), this entry is cleared, otherwise the entry in queue register 0 is cleared.</td></tr>
</table>
</td>
</tr>
<tr>
<td>TREV</td>
<td>1</td>
<td>9 - 9</td>
<td>w</td>
<td><tt>0x00000200</tt></td>
<td>Trigger Event
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A trigger event is generated by SW. If the a valid entry in the request source waits for a trigger event, a conversion request is started.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FLUSH</td>
<td>1</td>
<td>10 - 10</td>
<td>w</td>
<td><tt>0x00000400</tt></td>
<td>Flush Queue
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>All entries in the queue (including the backup stage) and the event flag EV are cleared. The queue contains no more valid entry.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEV</td>
<td>1</td>
<td>11 - 11</td>
<td>w</td>
<td><tt>0x00000800</tt></td>
<td>Clear Event Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit EV is cleared.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00000007</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000f07</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_QSR4">&nbsp;</a>
<h3>ADC1_QSR4</h3>
<h3>"Queue 4 Status Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_QSR4_ADDR = 0xF01014C4</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_QSRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000020</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_QSRm_t">ADCn_QSRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_QSR4.bits</b>&nbsp;&quot;Queue 4 Status Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_QSRm_MASK = <tt>0x000001af</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_QSRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_QSRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>FILL</td>
<td>4</td>
<td>0 - 3</td>
<td>rh</td>
<td><tt>0x0000000f</tt></td>
<td>Filling LevelThis bit field is always 00B for the 1-stage queue in arbitration slot 0.
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>EMPTY=1:There is no valid entry in the queue. EMPTY=0:There is 1 valid entries in the queue.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>There are 2 valid entries in the queue.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>There are 3 valid entries in the queue.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>There are 4 valid entries in the queue.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EMPTY</td>
<td>1</td>
<td>5 - 5</td>
<td>rh</td>
<td><tt>0x00000020</tt></td>
<td>Queue Empty
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>There are FILL+1 valid entries in the queue.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>There are no valid entries (queue is empty).</td></tr>
</table>
</td>
</tr>
<tr>
<td>REQGT</td>
<td>1</td>
<td>7 - 7</td>
<td>rh</td>
<td><tt>0x00000080</tt></td>
<td>Request Gate Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The level is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The level is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EV</td>
<td>1</td>
<td>8 - 8</td>
<td>rh</td>
<td><tt>0x00000100</tt></td>
<td>Event Detected
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A trigger event has not been detected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A trigger event has been detected.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000001af</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x000001af</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_Q0R4">&nbsp;</a>
<h3>ADC1_Q0R4</h3>
<h3>"Queue 4 Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_Q0R4_ADDR = 0xF01014C8</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC1_Q0R4_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC1_Q0R4_t">ADC1_Q0R4_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_Q0R4.bits</b>&nbsp;&quot;Queue 4 Register 0&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADC1_Q0R4_MASK = <tt>0x000001ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADC1_Q0R4_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADC1_Q0R4_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>REQCHNR</td>
<td>5</td>
<td>0 - 4</td>
<td>rh</td>
<td><tt>0x0000001f</tt></td>
<td>Request Channel Number
</td>
</tr>
<tr>
<td>RF</td>
<td>1</td>
<td>5 - 5</td>
<td>rh</td>
<td><tt>0x00000020</tt></td>
<td>Refill
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The request is discarded after the conversion start.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The request is refilled into the queue after the conversion start.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ENSI</td>
<td>1</td>
<td>6 - 6</td>
<td>rh</td>
<td><tt>0x00000040</tt></td>
<td>Enable Source Interrupt
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The request source interrupt generation is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The request source interrupt generation is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EXTR</td>
<td>1</td>
<td>7 - 7</td>
<td>rh</td>
<td><tt>0x00000080</tt></td>
<td>External Trigger
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The request handler does not wait for a trigger event.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The request handler waits for a trigger event.</td></tr>
</table>
</td>
</tr>
<tr>
<td>V</td>
<td>1</td>
<td>8 - 8</td>
<td>rh</td>
<td><tt>0x00000100</tt></td>
<td>Request Channel Number Valid
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The queue entry is not valid and does not lead to a conversion request.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The queue entry is valid and leads to a conversion request.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000001ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x000001ff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_QBUR4">&nbsp;</a>
<h3>ADC1_QBUR4</h3>
<h3>"Queue 4"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_QBUR4_ADDR = 0xF01014CC</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_QBURm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_QBURm_t">ADCn_QBURm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_QBUR4.qbackup</b>&nbsp;&quot;Queue 4 Backup Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_QBURm_QBACKUP_MASK = <tt>0x000001ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_QBURm_QBACKUP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_QBURm_QBACKUP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>REQCHNR</td>
<td>5</td>
<td>0 - 4</td>
<td>rh</td>
<td><tt>0x0000001f</tt></td>
<td>Request Channel Number
</td>
</tr>
<tr>
<td>RF</td>
<td>1</td>
<td>5 - 5</td>
<td>rh</td>
<td><tt>0x00000020</tt></td>
<td>Refill
</td>
</tr>
<tr>
<td>ENSI</td>
<td>1</td>
<td>6 - 6</td>
<td>rh</td>
<td><tt>0x00000040</tt></td>
<td>Enable Source Interrupt
</td>
</tr>
<tr>
<td>EXTR</td>
<td>1</td>
<td>7 - 7</td>
<td>rh</td>
<td><tt>0x00000080</tt></td>
<td>External Trigger
</td>
</tr>
<tr>
<td>V</td>
<td>1</td>
<td>8 - 8</td>
<td>rh</td>
<td><tt>0x00000100</tt></td>
<td>Request Channel Number Valid
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The backup register does not contain a valid entry.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The backup register contains a valid entry. It will be requested before a valid entry in queue register 0 will be requested.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000001ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x000001ff</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_QBUR4.qinput</b>&nbsp;&quot;Queue 4 Input Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_QBURm_QINPUT_MASK = <tt>0x000000ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_QBURm_QINPUT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_QBURm_QINPUT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>REQCHNR</td>
<td>5</td>
<td>0 - 4</td>
<td>w</td>
<td><tt>0x0000001f</tt></td>
<td>Request Channel Number
</td>
</tr>
<tr>
<td>RF</td>
<td>1</td>
<td>5 - 5</td>
<td>w</td>
<td><tt>0x00000020</tt></td>
<td>Refill
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The content of this queue entry is not entered again in QINRx when the related conversion is started.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The content of this queue entry is automatically entered again in QINRx when the related conversion is started.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ENSI</td>
<td>1</td>
<td>6 - 6</td>
<td>w</td>
<td><tt>0x00000040</tt></td>
<td>Enable Source Interrupt
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A request source event interrupt is not generated if the related conversion is finished.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A request source event interrupt is generated if the related conversion is finished.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EXTR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>External Trigger
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A valid queue entry immediately leads to a conversion request.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A valid queue entry waits for a trigger event to occur before issuing a conversion request.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00000000</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000000ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_LCBR0">&nbsp;</a>
<h3>ADC1_LCBR0</h3>
<h3>"Limit Check Boundary Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_LCBR0_ADDR = 0xF01014F0</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_LCBRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000198</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_LCBRm_t">ADCn_LCBRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_LCBR0.bits</b>&nbsp;&quot;Limit Check Boundary Register 0&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_LCBRm_MASK = <tt>0x00000ffc</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_LCBRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_LCBRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>BOUNDARY</td>
<td>10</td>
<td>2 - 11</td>
<td>rw</td>
<td><tt>0x00000ffc</tt></td>
<td>Boundary for Limit Checking
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00000ffc</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000ffc</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_LCBR1">&nbsp;</a>
<h3>ADC1_LCBR1</h3>
<h3>"Limit Check Boundary Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_LCBR1_ADDR = 0xF01014F4</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_LCBRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000E64</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_LCBRm_t">ADCn_LCBRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_LCBR1.bits</b>&nbsp;&quot;Limit Check Boundary Register 1&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_LCBRm_MASK = <tt>0x00000ffc</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_LCBRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_LCBRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>BOUNDARY</td>
<td>10</td>
<td>2 - 11</td>
<td>rw</td>
<td><tt>0x00000ffc</tt></td>
<td>Boundary for Limit Checking
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00000ffc</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000ffc</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_LCBR2">&nbsp;</a>
<h3>ADC1_LCBR2</h3>
<h3>"Limit Check Boundary Register 2"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_LCBR2_ADDR = 0xF01014F8</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_LCBRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000554</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_LCBRm_t">ADCn_LCBRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_LCBR2.bits</b>&nbsp;&quot;Limit Check Boundary Register 2&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_LCBRm_MASK = <tt>0x00000ffc</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_LCBRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_LCBRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>BOUNDARY</td>
<td>10</td>
<td>2 - 11</td>
<td>rw</td>
<td><tt>0x00000ffc</tt></td>
<td>Boundary for Limit Checking
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00000ffc</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000ffc</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_LCBR3">&nbsp;</a>
<h3>ADC1_LCBR3</h3>
<h3>"Limit Check Boundary Register 3"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_LCBR3_ADDR = 0xF01014FC</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_LCBRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000AA8</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_LCBRm_t">ADCn_LCBRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_LCBR3.bits</b>&nbsp;&quot;Limit Check Boundary Register 3&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_LCBRm_MASK = <tt>0x00000ffc</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_LCBRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_LCBRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>BOUNDARY</td>
<td>10</td>
<td>2 - 11</td>
<td>rw</td>
<td><tt>0x00000ffc</tt></td>
<td>Boundary for Limit Checking
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00000ffc</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000ffc</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_CHCTR0">&nbsp;</a>
<h3>ADC1_CHCTR0</h3>
<h3>"Channel 0 Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_CHCTR0_ADDR = 0xF0101500</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_CHCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_CHCTR0.bits</b>&nbsp;&quot;Channel 0 Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_CHCTRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_CHCTRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_CHCTRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>BNDASEL</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Boundary A Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The value given by LCBR0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The value given by LCBR1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The value given by LCBR2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The value given by LCBR3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BNDBSEL</td>
<td>2</td>
<td>2 - 3</td>
<td>rw</td>
<td><tt>0x0000000c</tt></td>
<td>Boundary B Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The value given by LCBR0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The value given by LCBR1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The value given by LCBR2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The value given by LCBR3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LCC</td>
<td>3</td>
<td>4 - 6</td>
<td>rw</td>
<td><tt>0x00000070</tt></td>
<td>Limit Check Control
</td>
</tr>
<tr>
<td>SYNC</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Synchronization Request
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>This channel does not request a synchronized conversion.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>This channel requests a synchronized conversion if the ADC kernel is a potential synchronization master.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REFSEL</td>
<td>2</td>
<td>8 - 9</td>
<td>rw</td>
<td><tt>0x00000300</tt></td>
<td>Reference Input Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The standard reference input VAREF is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The alternative reference input CH0 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>reserved, do not use</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>reserved, do not use</td></tr>
</table>
</td>
</tr>
<tr>
<td>ICLSEL</td>
<td>2</td>
<td>10 - 11</td>
<td>rw</td>
<td><tt>0x00000c00</tt></td>
<td>Input Class Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The input class 0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The input class 1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The input class 2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The input class 3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RESRSEL</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Result Register Selection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Result register 0 is selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Result register 1 is selected.</td></tr>
<tr><td>F</td><td>&nbsp;</td><td>Result register 15 is selected.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_CHCTR1">&nbsp;</a>
<h3>ADC1_CHCTR1</h3>
<h3>"Channel 1 Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_CHCTR1_ADDR = 0xF0101504</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_CHCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_CHCTR1.bits</b>&nbsp;&quot;Channel 1 Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_CHCTRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_CHCTRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_CHCTRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>BNDASEL</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Boundary A Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The value given by LCBR0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The value given by LCBR1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The value given by LCBR2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The value given by LCBR3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BNDBSEL</td>
<td>2</td>
<td>2 - 3</td>
<td>rw</td>
<td><tt>0x0000000c</tt></td>
<td>Boundary B Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The value given by LCBR0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The value given by LCBR1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The value given by LCBR2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The value given by LCBR3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LCC</td>
<td>3</td>
<td>4 - 6</td>
<td>rw</td>
<td><tt>0x00000070</tt></td>
<td>Limit Check Control
</td>
</tr>
<tr>
<td>SYNC</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Synchronization Request
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>This channel does not request a synchronized conversion.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>This channel requests a synchronized conversion if the ADC kernel is a potential synchronization master.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REFSEL</td>
<td>2</td>
<td>8 - 9</td>
<td>rw</td>
<td><tt>0x00000300</tt></td>
<td>Reference Input Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The standard reference input VAREF is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The alternative reference input CH0 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>reserved, do not use</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>reserved, do not use</td></tr>
</table>
</td>
</tr>
<tr>
<td>ICLSEL</td>
<td>2</td>
<td>10 - 11</td>
<td>rw</td>
<td><tt>0x00000c00</tt></td>
<td>Input Class Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The input class 0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The input class 1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The input class 2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The input class 3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RESRSEL</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Result Register Selection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Result register 0 is selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Result register 1 is selected.</td></tr>
<tr><td>F</td><td>&nbsp;</td><td>Result register 15 is selected.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_CHCTR2">&nbsp;</a>
<h3>ADC1_CHCTR2</h3>
<h3>"Channel 2 Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_CHCTR2_ADDR = 0xF0101508</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_CHCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_CHCTR2.bits</b>&nbsp;&quot;Channel 2 Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_CHCTRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_CHCTRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_CHCTRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>BNDASEL</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Boundary A Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The value given by LCBR0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The value given by LCBR1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The value given by LCBR2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The value given by LCBR3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BNDBSEL</td>
<td>2</td>
<td>2 - 3</td>
<td>rw</td>
<td><tt>0x0000000c</tt></td>
<td>Boundary B Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The value given by LCBR0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The value given by LCBR1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The value given by LCBR2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The value given by LCBR3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LCC</td>
<td>3</td>
<td>4 - 6</td>
<td>rw</td>
<td><tt>0x00000070</tt></td>
<td>Limit Check Control
</td>
</tr>
<tr>
<td>SYNC</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Synchronization Request
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>This channel does not request a synchronized conversion.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>This channel requests a synchronized conversion if the ADC kernel is a potential synchronization master.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REFSEL</td>
<td>2</td>
<td>8 - 9</td>
<td>rw</td>
<td><tt>0x00000300</tt></td>
<td>Reference Input Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The standard reference input VAREF is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The alternative reference input CH0 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>reserved, do not use</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>reserved, do not use</td></tr>
</table>
</td>
</tr>
<tr>
<td>ICLSEL</td>
<td>2</td>
<td>10 - 11</td>
<td>rw</td>
<td><tt>0x00000c00</tt></td>
<td>Input Class Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The input class 0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The input class 1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The input class 2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The input class 3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RESRSEL</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Result Register Selection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Result register 0 is selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Result register 1 is selected.</td></tr>
<tr><td>F</td><td>&nbsp;</td><td>Result register 15 is selected.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_CHCTR3">&nbsp;</a>
<h3>ADC1_CHCTR3</h3>
<h3>"Channel 3 Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_CHCTR3_ADDR = 0xF010150C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_CHCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_CHCTR3.bits</b>&nbsp;&quot;Channel 3 Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_CHCTRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_CHCTRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_CHCTRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>BNDASEL</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Boundary A Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The value given by LCBR0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The value given by LCBR1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The value given by LCBR2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The value given by LCBR3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BNDBSEL</td>
<td>2</td>
<td>2 - 3</td>
<td>rw</td>
<td><tt>0x0000000c</tt></td>
<td>Boundary B Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The value given by LCBR0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The value given by LCBR1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The value given by LCBR2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The value given by LCBR3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LCC</td>
<td>3</td>
<td>4 - 6</td>
<td>rw</td>
<td><tt>0x00000070</tt></td>
<td>Limit Check Control
</td>
</tr>
<tr>
<td>SYNC</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Synchronization Request
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>This channel does not request a synchronized conversion.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>This channel requests a synchronized conversion if the ADC kernel is a potential synchronization master.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REFSEL</td>
<td>2</td>
<td>8 - 9</td>
<td>rw</td>
<td><tt>0x00000300</tt></td>
<td>Reference Input Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The standard reference input VAREF is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The alternative reference input CH0 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>reserved, do not use</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>reserved, do not use</td></tr>
</table>
</td>
</tr>
<tr>
<td>ICLSEL</td>
<td>2</td>
<td>10 - 11</td>
<td>rw</td>
<td><tt>0x00000c00</tt></td>
<td>Input Class Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The input class 0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The input class 1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The input class 2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The input class 3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RESRSEL</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Result Register Selection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Result register 0 is selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Result register 1 is selected.</td></tr>
<tr><td>F</td><td>&nbsp;</td><td>Result register 15 is selected.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_CHCTR4">&nbsp;</a>
<h3>ADC1_CHCTR4</h3>
<h3>"Channel 4 Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_CHCTR4_ADDR = 0xF0101510</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_CHCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_CHCTR4.bits</b>&nbsp;&quot;Channel 4 Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_CHCTRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_CHCTRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_CHCTRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>BNDASEL</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Boundary A Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The value given by LCBR0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The value given by LCBR1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The value given by LCBR2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The value given by LCBR3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BNDBSEL</td>
<td>2</td>
<td>2 - 3</td>
<td>rw</td>
<td><tt>0x0000000c</tt></td>
<td>Boundary B Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The value given by LCBR0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The value given by LCBR1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The value given by LCBR2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The value given by LCBR3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LCC</td>
<td>3</td>
<td>4 - 6</td>
<td>rw</td>
<td><tt>0x00000070</tt></td>
<td>Limit Check Control
</td>
</tr>
<tr>
<td>SYNC</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Synchronization Request
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>This channel does not request a synchronized conversion.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>This channel requests a synchronized conversion if the ADC kernel is a potential synchronization master.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REFSEL</td>
<td>2</td>
<td>8 - 9</td>
<td>rw</td>
<td><tt>0x00000300</tt></td>
<td>Reference Input Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The standard reference input VAREF is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The alternative reference input CH0 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>reserved, do not use</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>reserved, do not use</td></tr>
</table>
</td>
</tr>
<tr>
<td>ICLSEL</td>
<td>2</td>
<td>10 - 11</td>
<td>rw</td>
<td><tt>0x00000c00</tt></td>
<td>Input Class Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The input class 0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The input class 1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The input class 2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The input class 3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RESRSEL</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Result Register Selection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Result register 0 is selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Result register 1 is selected.</td></tr>
<tr><td>F</td><td>&nbsp;</td><td>Result register 15 is selected.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_CHCTR5">&nbsp;</a>
<h3>ADC1_CHCTR5</h3>
<h3>"Channel 5 Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_CHCTR5_ADDR = 0xF0101514</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_CHCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_CHCTR5.bits</b>&nbsp;&quot;Channel 5 Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_CHCTRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_CHCTRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_CHCTRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>BNDASEL</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Boundary A Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The value given by LCBR0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The value given by LCBR1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The value given by LCBR2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The value given by LCBR3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BNDBSEL</td>
<td>2</td>
<td>2 - 3</td>
<td>rw</td>
<td><tt>0x0000000c</tt></td>
<td>Boundary B Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The value given by LCBR0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The value given by LCBR1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The value given by LCBR2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The value given by LCBR3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LCC</td>
<td>3</td>
<td>4 - 6</td>
<td>rw</td>
<td><tt>0x00000070</tt></td>
<td>Limit Check Control
</td>
</tr>
<tr>
<td>SYNC</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Synchronization Request
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>This channel does not request a synchronized conversion.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>This channel requests a synchronized conversion if the ADC kernel is a potential synchronization master.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REFSEL</td>
<td>2</td>
<td>8 - 9</td>
<td>rw</td>
<td><tt>0x00000300</tt></td>
<td>Reference Input Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The standard reference input VAREF is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The alternative reference input CH0 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>reserved, do not use</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>reserved, do not use</td></tr>
</table>
</td>
</tr>
<tr>
<td>ICLSEL</td>
<td>2</td>
<td>10 - 11</td>
<td>rw</td>
<td><tt>0x00000c00</tt></td>
<td>Input Class Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The input class 0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The input class 1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The input class 2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The input class 3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RESRSEL</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Result Register Selection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Result register 0 is selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Result register 1 is selected.</td></tr>
<tr><td>F</td><td>&nbsp;</td><td>Result register 15 is selected.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_CHCTR6">&nbsp;</a>
<h3>ADC1_CHCTR6</h3>
<h3>"Channel 6 Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_CHCTR6_ADDR = 0xF0101518</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_CHCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_CHCTR6.bits</b>&nbsp;&quot;Channel 6 Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_CHCTRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_CHCTRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_CHCTRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>BNDASEL</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Boundary A Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The value given by LCBR0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The value given by LCBR1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The value given by LCBR2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The value given by LCBR3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BNDBSEL</td>
<td>2</td>
<td>2 - 3</td>
<td>rw</td>
<td><tt>0x0000000c</tt></td>
<td>Boundary B Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The value given by LCBR0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The value given by LCBR1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The value given by LCBR2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The value given by LCBR3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LCC</td>
<td>3</td>
<td>4 - 6</td>
<td>rw</td>
<td><tt>0x00000070</tt></td>
<td>Limit Check Control
</td>
</tr>
<tr>
<td>SYNC</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Synchronization Request
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>This channel does not request a synchronized conversion.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>This channel requests a synchronized conversion if the ADC kernel is a potential synchronization master.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REFSEL</td>
<td>2</td>
<td>8 - 9</td>
<td>rw</td>
<td><tt>0x00000300</tt></td>
<td>Reference Input Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The standard reference input VAREF is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The alternative reference input CH0 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>reserved, do not use</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>reserved, do not use</td></tr>
</table>
</td>
</tr>
<tr>
<td>ICLSEL</td>
<td>2</td>
<td>10 - 11</td>
<td>rw</td>
<td><tt>0x00000c00</tt></td>
<td>Input Class Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The input class 0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The input class 1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The input class 2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The input class 3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RESRSEL</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Result Register Selection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Result register 0 is selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Result register 1 is selected.</td></tr>
<tr><td>F</td><td>&nbsp;</td><td>Result register 15 is selected.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_CHCTR7">&nbsp;</a>
<h3>ADC1_CHCTR7</h3>
<h3>"Channel 7 Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_CHCTR7_ADDR = 0xF010151C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_CHCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_CHCTR7.bits</b>&nbsp;&quot;Channel 7 Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_CHCTRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_CHCTRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_CHCTRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>BNDASEL</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Boundary A Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The value given by LCBR0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The value given by LCBR1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The value given by LCBR2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The value given by LCBR3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BNDBSEL</td>
<td>2</td>
<td>2 - 3</td>
<td>rw</td>
<td><tt>0x0000000c</tt></td>
<td>Boundary B Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The value given by LCBR0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The value given by LCBR1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The value given by LCBR2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The value given by LCBR3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LCC</td>
<td>3</td>
<td>4 - 6</td>
<td>rw</td>
<td><tt>0x00000070</tt></td>
<td>Limit Check Control
</td>
</tr>
<tr>
<td>SYNC</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Synchronization Request
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>This channel does not request a synchronized conversion.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>This channel requests a synchronized conversion if the ADC kernel is a potential synchronization master.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REFSEL</td>
<td>2</td>
<td>8 - 9</td>
<td>rw</td>
<td><tt>0x00000300</tt></td>
<td>Reference Input Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The standard reference input VAREF is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The alternative reference input CH0 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>reserved, do not use</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>reserved, do not use</td></tr>
</table>
</td>
</tr>
<tr>
<td>ICLSEL</td>
<td>2</td>
<td>10 - 11</td>
<td>rw</td>
<td><tt>0x00000c00</tt></td>
<td>Input Class Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The input class 0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The input class 1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The input class 2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The input class 3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RESRSEL</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Result Register Selection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Result register 0 is selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Result register 1 is selected.</td></tr>
<tr><td>F</td><td>&nbsp;</td><td>Result register 15 is selected.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_CHCTR8">&nbsp;</a>
<h3>ADC1_CHCTR8</h3>
<h3>"Channel 8 Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_CHCTR8_ADDR = 0xF0101520</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_CHCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_CHCTR8.bits</b>&nbsp;&quot;Channel 8 Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_CHCTRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_CHCTRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_CHCTRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>BNDASEL</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Boundary A Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The value given by LCBR0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The value given by LCBR1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The value given by LCBR2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The value given by LCBR3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BNDBSEL</td>
<td>2</td>
<td>2 - 3</td>
<td>rw</td>
<td><tt>0x0000000c</tt></td>
<td>Boundary B Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The value given by LCBR0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The value given by LCBR1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The value given by LCBR2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The value given by LCBR3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LCC</td>
<td>3</td>
<td>4 - 6</td>
<td>rw</td>
<td><tt>0x00000070</tt></td>
<td>Limit Check Control
</td>
</tr>
<tr>
<td>SYNC</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Synchronization Request
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>This channel does not request a synchronized conversion.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>This channel requests a synchronized conversion if the ADC kernel is a potential synchronization master.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REFSEL</td>
<td>2</td>
<td>8 - 9</td>
<td>rw</td>
<td><tt>0x00000300</tt></td>
<td>Reference Input Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The standard reference input VAREF is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The alternative reference input CH0 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>reserved, do not use</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>reserved, do not use</td></tr>
</table>
</td>
</tr>
<tr>
<td>ICLSEL</td>
<td>2</td>
<td>10 - 11</td>
<td>rw</td>
<td><tt>0x00000c00</tt></td>
<td>Input Class Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The input class 0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The input class 1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The input class 2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The input class 3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RESRSEL</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Result Register Selection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Result register 0 is selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Result register 1 is selected.</td></tr>
<tr><td>F</td><td>&nbsp;</td><td>Result register 15 is selected.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_CHCTR9">&nbsp;</a>
<h3>ADC1_CHCTR9</h3>
<h3>"Channel 9 Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_CHCTR9_ADDR = 0xF0101524</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_CHCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_CHCTR9.bits</b>&nbsp;&quot;Channel 9 Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_CHCTRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_CHCTRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_CHCTRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>BNDASEL</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Boundary A Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The value given by LCBR0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The value given by LCBR1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The value given by LCBR2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The value given by LCBR3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BNDBSEL</td>
<td>2</td>
<td>2 - 3</td>
<td>rw</td>
<td><tt>0x0000000c</tt></td>
<td>Boundary B Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The value given by LCBR0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The value given by LCBR1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The value given by LCBR2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The value given by LCBR3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LCC</td>
<td>3</td>
<td>4 - 6</td>
<td>rw</td>
<td><tt>0x00000070</tt></td>
<td>Limit Check Control
</td>
</tr>
<tr>
<td>SYNC</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Synchronization Request
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>This channel does not request a synchronized conversion.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>This channel requests a synchronized conversion if the ADC kernel is a potential synchronization master.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REFSEL</td>
<td>2</td>
<td>8 - 9</td>
<td>rw</td>
<td><tt>0x00000300</tt></td>
<td>Reference Input Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The standard reference input VAREF is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The alternative reference input CH0 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>reserved, do not use</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>reserved, do not use</td></tr>
</table>
</td>
</tr>
<tr>
<td>ICLSEL</td>
<td>2</td>
<td>10 - 11</td>
<td>rw</td>
<td><tt>0x00000c00</tt></td>
<td>Input Class Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The input class 0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The input class 1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The input class 2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The input class 3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RESRSEL</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Result Register Selection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Result register 0 is selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Result register 1 is selected.</td></tr>
<tr><td>F</td><td>&nbsp;</td><td>Result register 15 is selected.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_CHCTR10">&nbsp;</a>
<h3>ADC1_CHCTR10</h3>
<h3>"Channel 10 Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_CHCTR10_ADDR = 0xF0101528</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_CHCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_CHCTR10.bits</b>&nbsp;&quot;Channel 10 Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_CHCTRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_CHCTRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_CHCTRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>BNDASEL</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Boundary A Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The value given by LCBR0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The value given by LCBR1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The value given by LCBR2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The value given by LCBR3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BNDBSEL</td>
<td>2</td>
<td>2 - 3</td>
<td>rw</td>
<td><tt>0x0000000c</tt></td>
<td>Boundary B Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The value given by LCBR0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The value given by LCBR1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The value given by LCBR2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The value given by LCBR3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LCC</td>
<td>3</td>
<td>4 - 6</td>
<td>rw</td>
<td><tt>0x00000070</tt></td>
<td>Limit Check Control
</td>
</tr>
<tr>
<td>SYNC</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Synchronization Request
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>This channel does not request a synchronized conversion.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>This channel requests a synchronized conversion if the ADC kernel is a potential synchronization master.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REFSEL</td>
<td>2</td>
<td>8 - 9</td>
<td>rw</td>
<td><tt>0x00000300</tt></td>
<td>Reference Input Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The standard reference input VAREF is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The alternative reference input CH0 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>reserved, do not use</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>reserved, do not use</td></tr>
</table>
</td>
</tr>
<tr>
<td>ICLSEL</td>
<td>2</td>
<td>10 - 11</td>
<td>rw</td>
<td><tt>0x00000c00</tt></td>
<td>Input Class Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The input class 0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The input class 1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The input class 2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The input class 3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RESRSEL</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Result Register Selection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Result register 0 is selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Result register 1 is selected.</td></tr>
<tr><td>F</td><td>&nbsp;</td><td>Result register 15 is selected.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_CHCTR11">&nbsp;</a>
<h3>ADC1_CHCTR11</h3>
<h3>"Channel 11 Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_CHCTR11_ADDR = 0xF010152C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_CHCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_CHCTR11.bits</b>&nbsp;&quot;Channel 11 Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_CHCTRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_CHCTRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_CHCTRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>BNDASEL</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Boundary A Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The value given by LCBR0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The value given by LCBR1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The value given by LCBR2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The value given by LCBR3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BNDBSEL</td>
<td>2</td>
<td>2 - 3</td>
<td>rw</td>
<td><tt>0x0000000c</tt></td>
<td>Boundary B Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The value given by LCBR0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The value given by LCBR1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The value given by LCBR2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The value given by LCBR3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LCC</td>
<td>3</td>
<td>4 - 6</td>
<td>rw</td>
<td><tt>0x00000070</tt></td>
<td>Limit Check Control
</td>
</tr>
<tr>
<td>SYNC</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Synchronization Request
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>This channel does not request a synchronized conversion.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>This channel requests a synchronized conversion if the ADC kernel is a potential synchronization master.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REFSEL</td>
<td>2</td>
<td>8 - 9</td>
<td>rw</td>
<td><tt>0x00000300</tt></td>
<td>Reference Input Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The standard reference input VAREF is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The alternative reference input CH0 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>reserved, do not use</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>reserved, do not use</td></tr>
</table>
</td>
</tr>
<tr>
<td>ICLSEL</td>
<td>2</td>
<td>10 - 11</td>
<td>rw</td>
<td><tt>0x00000c00</tt></td>
<td>Input Class Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The input class 0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The input class 1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The input class 2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The input class 3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RESRSEL</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Result Register Selection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Result register 0 is selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Result register 1 is selected.</td></tr>
<tr><td>F</td><td>&nbsp;</td><td>Result register 15 is selected.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_CHCTR12">&nbsp;</a>
<h3>ADC1_CHCTR12</h3>
<h3>"Channel 12 Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_CHCTR12_ADDR = 0xF0101530</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_CHCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_CHCTR12.bits</b>&nbsp;&quot;Channel 12 Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_CHCTRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_CHCTRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_CHCTRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>BNDASEL</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Boundary A Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The value given by LCBR0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The value given by LCBR1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The value given by LCBR2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The value given by LCBR3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BNDBSEL</td>
<td>2</td>
<td>2 - 3</td>
<td>rw</td>
<td><tt>0x0000000c</tt></td>
<td>Boundary B Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The value given by LCBR0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The value given by LCBR1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The value given by LCBR2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The value given by LCBR3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LCC</td>
<td>3</td>
<td>4 - 6</td>
<td>rw</td>
<td><tt>0x00000070</tt></td>
<td>Limit Check Control
</td>
</tr>
<tr>
<td>SYNC</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Synchronization Request
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>This channel does not request a synchronized conversion.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>This channel requests a synchronized conversion if the ADC kernel is a potential synchronization master.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REFSEL</td>
<td>2</td>
<td>8 - 9</td>
<td>rw</td>
<td><tt>0x00000300</tt></td>
<td>Reference Input Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The standard reference input VAREF is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The alternative reference input CH0 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>reserved, do not use</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>reserved, do not use</td></tr>
</table>
</td>
</tr>
<tr>
<td>ICLSEL</td>
<td>2</td>
<td>10 - 11</td>
<td>rw</td>
<td><tt>0x00000c00</tt></td>
<td>Input Class Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The input class 0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The input class 1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The input class 2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The input class 3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RESRSEL</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Result Register Selection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Result register 0 is selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Result register 1 is selected.</td></tr>
<tr><td>F</td><td>&nbsp;</td><td>Result register 15 is selected.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_CHCTR13">&nbsp;</a>
<h3>ADC1_CHCTR13</h3>
<h3>"Channel 13 Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_CHCTR13_ADDR = 0xF0101534</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_CHCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_CHCTR13.bits</b>&nbsp;&quot;Channel 13 Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_CHCTRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_CHCTRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_CHCTRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>BNDASEL</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Boundary A Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The value given by LCBR0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The value given by LCBR1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The value given by LCBR2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The value given by LCBR3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BNDBSEL</td>
<td>2</td>
<td>2 - 3</td>
<td>rw</td>
<td><tt>0x0000000c</tt></td>
<td>Boundary B Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The value given by LCBR0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The value given by LCBR1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The value given by LCBR2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The value given by LCBR3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LCC</td>
<td>3</td>
<td>4 - 6</td>
<td>rw</td>
<td><tt>0x00000070</tt></td>
<td>Limit Check Control
</td>
</tr>
<tr>
<td>SYNC</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Synchronization Request
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>This channel does not request a synchronized conversion.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>This channel requests a synchronized conversion if the ADC kernel is a potential synchronization master.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REFSEL</td>
<td>2</td>
<td>8 - 9</td>
<td>rw</td>
<td><tt>0x00000300</tt></td>
<td>Reference Input Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The standard reference input VAREF is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The alternative reference input CH0 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>reserved, do not use</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>reserved, do not use</td></tr>
</table>
</td>
</tr>
<tr>
<td>ICLSEL</td>
<td>2</td>
<td>10 - 11</td>
<td>rw</td>
<td><tt>0x00000c00</tt></td>
<td>Input Class Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The input class 0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The input class 1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The input class 2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The input class 3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RESRSEL</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Result Register Selection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Result register 0 is selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Result register 1 is selected.</td></tr>
<tr><td>F</td><td>&nbsp;</td><td>Result register 15 is selected.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_CHCTR14">&nbsp;</a>
<h3>ADC1_CHCTR14</h3>
<h3>"Channel 14 Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_CHCTR14_ADDR = 0xF0101538</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_CHCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_CHCTR14.bits</b>&nbsp;&quot;Channel 14 Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_CHCTRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_CHCTRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_CHCTRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>BNDASEL</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Boundary A Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The value given by LCBR0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The value given by LCBR1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The value given by LCBR2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The value given by LCBR3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BNDBSEL</td>
<td>2</td>
<td>2 - 3</td>
<td>rw</td>
<td><tt>0x0000000c</tt></td>
<td>Boundary B Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The value given by LCBR0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The value given by LCBR1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The value given by LCBR2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The value given by LCBR3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LCC</td>
<td>3</td>
<td>4 - 6</td>
<td>rw</td>
<td><tt>0x00000070</tt></td>
<td>Limit Check Control
</td>
</tr>
<tr>
<td>SYNC</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Synchronization Request
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>This channel does not request a synchronized conversion.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>This channel requests a synchronized conversion if the ADC kernel is a potential synchronization master.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REFSEL</td>
<td>2</td>
<td>8 - 9</td>
<td>rw</td>
<td><tt>0x00000300</tt></td>
<td>Reference Input Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The standard reference input VAREF is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The alternative reference input CH0 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>reserved, do not use</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>reserved, do not use</td></tr>
</table>
</td>
</tr>
<tr>
<td>ICLSEL</td>
<td>2</td>
<td>10 - 11</td>
<td>rw</td>
<td><tt>0x00000c00</tt></td>
<td>Input Class Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The input class 0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The input class 1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The input class 2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The input class 3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RESRSEL</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Result Register Selection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Result register 0 is selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Result register 1 is selected.</td></tr>
<tr><td>F</td><td>&nbsp;</td><td>Result register 15 is selected.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_CHCTR15">&nbsp;</a>
<h3>ADC1_CHCTR15</h3>
<h3>"Channel 15 Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_CHCTR15_ADDR = 0xF010153C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_CHCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_CHCTR15.bits</b>&nbsp;&quot;Channel 15 Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_CHCTRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_CHCTRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_CHCTRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>BNDASEL</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Boundary A Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The value given by LCBR0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The value given by LCBR1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The value given by LCBR2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The value given by LCBR3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BNDBSEL</td>
<td>2</td>
<td>2 - 3</td>
<td>rw</td>
<td><tt>0x0000000c</tt></td>
<td>Boundary B Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The value given by LCBR0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The value given by LCBR1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The value given by LCBR2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The value given by LCBR3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LCC</td>
<td>3</td>
<td>4 - 6</td>
<td>rw</td>
<td><tt>0x00000070</tt></td>
<td>Limit Check Control
</td>
</tr>
<tr>
<td>SYNC</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Synchronization Request
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>This channel does not request a synchronized conversion.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>This channel requests a synchronized conversion if the ADC kernel is a potential synchronization master.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REFSEL</td>
<td>2</td>
<td>8 - 9</td>
<td>rw</td>
<td><tt>0x00000300</tt></td>
<td>Reference Input Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The standard reference input VAREF is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The alternative reference input CH0 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>reserved, do not use</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>reserved, do not use</td></tr>
</table>
</td>
</tr>
<tr>
<td>ICLSEL</td>
<td>2</td>
<td>10 - 11</td>
<td>rw</td>
<td><tt>0x00000c00</tt></td>
<td>Input Class Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The input class 0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The input class 1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The input class 2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The input class 3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RESRSEL</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Result Register Selection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Result register 0 is selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Result register 1 is selected.</td></tr>
<tr><td>F</td><td>&nbsp;</td><td>Result register 15 is selected.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RCR0">&nbsp;</a>
<h3>ADC1_RCR0</h3>
<h3>"Result Control Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RCR0_ADDR = 0xF0101540</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RCRm_t">ADCn_RCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_RCR0.bits</b>&nbsp;&quot;Result Control Register 0&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_RCRm_MASK = <tt>0x00000073</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_RCRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_RCRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DRCTR</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Data Reduction Control
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The data reduction filter is disabled. The reload value for DRC is 0, so no accumulation is done.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The data reduction filter is enabled. The reload value for DRC is 1, so the accumulation is done over 2 conversions.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The data reduction filter is enabled. The reload value for DRC is 2, so the accumulation is done over 3 conversions.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The data reduction filter is enabled. The reload value for DRC is 3, so the accumulation is done over 4 conversions.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ENRI</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Enable Result Interrupt
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The result event interrupt is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The result event interrupt is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FEN</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>FIFO Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The FIFO functionality is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The FIFO functionality is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WFR</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Wait-for-Read Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The wait-for-read mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The wait-for-read mode is enabled.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00000073</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000073</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RCR1">&nbsp;</a>
<h3>ADC1_RCR1</h3>
<h3>"Result Control Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RCR1_ADDR = 0xF0101544</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RCRm_t">ADCn_RCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_RCR1.bits</b>&nbsp;&quot;Result Control Register 1&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_RCRm_MASK = <tt>0x00000073</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_RCRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_RCRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DRCTR</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Data Reduction Control
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The data reduction filter is disabled. The reload value for DRC is 0, so no accumulation is done.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The data reduction filter is enabled. The reload value for DRC is 1, so the accumulation is done over 2 conversions.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The data reduction filter is enabled. The reload value for DRC is 2, so the accumulation is done over 3 conversions.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The data reduction filter is enabled. The reload value for DRC is 3, so the accumulation is done over 4 conversions.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ENRI</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Enable Result Interrupt
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The result event interrupt is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The result event interrupt is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FEN</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>FIFO Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The FIFO functionality is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The FIFO functionality is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WFR</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Wait-for-Read Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The wait-for-read mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The wait-for-read mode is enabled.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00000073</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000073</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RCR2">&nbsp;</a>
<h3>ADC1_RCR2</h3>
<h3>"Result Control Register 2"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RCR2_ADDR = 0xF0101548</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RCRm_t">ADCn_RCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_RCR2.bits</b>&nbsp;&quot;Result Control Register 2&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_RCRm_MASK = <tt>0x00000073</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_RCRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_RCRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DRCTR</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Data Reduction Control
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The data reduction filter is disabled. The reload value for DRC is 0, so no accumulation is done.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The data reduction filter is enabled. The reload value for DRC is 1, so the accumulation is done over 2 conversions.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The data reduction filter is enabled. The reload value for DRC is 2, so the accumulation is done over 3 conversions.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The data reduction filter is enabled. The reload value for DRC is 3, so the accumulation is done over 4 conversions.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ENRI</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Enable Result Interrupt
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The result event interrupt is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The result event interrupt is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FEN</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>FIFO Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The FIFO functionality is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The FIFO functionality is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WFR</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Wait-for-Read Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The wait-for-read mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The wait-for-read mode is enabled.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00000073</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000073</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RCR3">&nbsp;</a>
<h3>ADC1_RCR3</h3>
<h3>"Result Control Register 3"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RCR3_ADDR = 0xF010154C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RCRm_t">ADCn_RCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_RCR3.bits</b>&nbsp;&quot;Result Control Register 3&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_RCRm_MASK = <tt>0x00000073</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_RCRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_RCRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DRCTR</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Data Reduction Control
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The data reduction filter is disabled. The reload value for DRC is 0, so no accumulation is done.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The data reduction filter is enabled. The reload value for DRC is 1, so the accumulation is done over 2 conversions.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The data reduction filter is enabled. The reload value for DRC is 2, so the accumulation is done over 3 conversions.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The data reduction filter is enabled. The reload value for DRC is 3, so the accumulation is done over 4 conversions.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ENRI</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Enable Result Interrupt
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The result event interrupt is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The result event interrupt is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FEN</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>FIFO Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The FIFO functionality is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The FIFO functionality is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WFR</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Wait-for-Read Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The wait-for-read mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The wait-for-read mode is enabled.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00000073</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000073</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RCR4">&nbsp;</a>
<h3>ADC1_RCR4</h3>
<h3>"Result Control Register 4"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RCR4_ADDR = 0xF0101550</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RCRm_t">ADCn_RCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_RCR4.bits</b>&nbsp;&quot;Result Control Register 4&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_RCRm_MASK = <tt>0x00000073</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_RCRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_RCRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DRCTR</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Data Reduction Control
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The data reduction filter is disabled. The reload value for DRC is 0, so no accumulation is done.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The data reduction filter is enabled. The reload value for DRC is 1, so the accumulation is done over 2 conversions.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The data reduction filter is enabled. The reload value for DRC is 2, so the accumulation is done over 3 conversions.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The data reduction filter is enabled. The reload value for DRC is 3, so the accumulation is done over 4 conversions.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ENRI</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Enable Result Interrupt
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The result event interrupt is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The result event interrupt is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FEN</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>FIFO Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The FIFO functionality is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The FIFO functionality is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WFR</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Wait-for-Read Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The wait-for-read mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The wait-for-read mode is enabled.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00000073</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000073</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RCR5">&nbsp;</a>
<h3>ADC1_RCR5</h3>
<h3>"Result Control Register 5"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RCR5_ADDR = 0xF0101554</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RCRm_t">ADCn_RCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_RCR5.bits</b>&nbsp;&quot;Result Control Register 5&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_RCRm_MASK = <tt>0x00000073</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_RCRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_RCRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DRCTR</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Data Reduction Control
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The data reduction filter is disabled. The reload value for DRC is 0, so no accumulation is done.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The data reduction filter is enabled. The reload value for DRC is 1, so the accumulation is done over 2 conversions.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The data reduction filter is enabled. The reload value for DRC is 2, so the accumulation is done over 3 conversions.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The data reduction filter is enabled. The reload value for DRC is 3, so the accumulation is done over 4 conversions.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ENRI</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Enable Result Interrupt
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The result event interrupt is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The result event interrupt is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FEN</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>FIFO Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The FIFO functionality is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The FIFO functionality is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WFR</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Wait-for-Read Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The wait-for-read mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The wait-for-read mode is enabled.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00000073</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000073</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RCR6">&nbsp;</a>
<h3>ADC1_RCR6</h3>
<h3>"Result Control Register 6"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RCR6_ADDR = 0xF0101558</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RCRm_t">ADCn_RCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_RCR6.bits</b>&nbsp;&quot;Result Control Register 6&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_RCRm_MASK = <tt>0x00000073</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_RCRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_RCRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DRCTR</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Data Reduction Control
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The data reduction filter is disabled. The reload value for DRC is 0, so no accumulation is done.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The data reduction filter is enabled. The reload value for DRC is 1, so the accumulation is done over 2 conversions.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The data reduction filter is enabled. The reload value for DRC is 2, so the accumulation is done over 3 conversions.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The data reduction filter is enabled. The reload value for DRC is 3, so the accumulation is done over 4 conversions.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ENRI</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Enable Result Interrupt
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The result event interrupt is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The result event interrupt is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FEN</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>FIFO Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The FIFO functionality is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The FIFO functionality is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WFR</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Wait-for-Read Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The wait-for-read mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The wait-for-read mode is enabled.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00000073</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000073</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RCR7">&nbsp;</a>
<h3>ADC1_RCR7</h3>
<h3>"Result Control Register 7"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RCR7_ADDR = 0xF010155C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RCRm_t">ADCn_RCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_RCR7.bits</b>&nbsp;&quot;Result Control Register 7&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_RCRm_MASK = <tt>0x00000073</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_RCRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_RCRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DRCTR</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Data Reduction Control
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The data reduction filter is disabled. The reload value for DRC is 0, so no accumulation is done.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The data reduction filter is enabled. The reload value for DRC is 1, so the accumulation is done over 2 conversions.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The data reduction filter is enabled. The reload value for DRC is 2, so the accumulation is done over 3 conversions.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The data reduction filter is enabled. The reload value for DRC is 3, so the accumulation is done over 4 conversions.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ENRI</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Enable Result Interrupt
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The result event interrupt is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The result event interrupt is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FEN</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>FIFO Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The FIFO functionality is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The FIFO functionality is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WFR</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Wait-for-Read Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The wait-for-read mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The wait-for-read mode is enabled.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00000073</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000073</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RCR8">&nbsp;</a>
<h3>ADC1_RCR8</h3>
<h3>"Result Control Register 8"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RCR8_ADDR = 0xF0101560</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RCRm_t">ADCn_RCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_RCR8.bits</b>&nbsp;&quot;Result Control Register 8&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_RCRm_MASK = <tt>0x00000073</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_RCRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_RCRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DRCTR</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Data Reduction Control
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The data reduction filter is disabled. The reload value for DRC is 0, so no accumulation is done.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The data reduction filter is enabled. The reload value for DRC is 1, so the accumulation is done over 2 conversions.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The data reduction filter is enabled. The reload value for DRC is 2, so the accumulation is done over 3 conversions.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The data reduction filter is enabled. The reload value for DRC is 3, so the accumulation is done over 4 conversions.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ENRI</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Enable Result Interrupt
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The result event interrupt is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The result event interrupt is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FEN</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>FIFO Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The FIFO functionality is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The FIFO functionality is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WFR</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Wait-for-Read Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The wait-for-read mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The wait-for-read mode is enabled.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00000073</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000073</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RCR9">&nbsp;</a>
<h3>ADC1_RCR9</h3>
<h3>"Result Control Register 9"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RCR9_ADDR = 0xF0101564</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RCRm_t">ADCn_RCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_RCR9.bits</b>&nbsp;&quot;Result Control Register 9&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_RCRm_MASK = <tt>0x00000073</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_RCRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_RCRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DRCTR</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Data Reduction Control
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The data reduction filter is disabled. The reload value for DRC is 0, so no accumulation is done.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The data reduction filter is enabled. The reload value for DRC is 1, so the accumulation is done over 2 conversions.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The data reduction filter is enabled. The reload value for DRC is 2, so the accumulation is done over 3 conversions.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The data reduction filter is enabled. The reload value for DRC is 3, so the accumulation is done over 4 conversions.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ENRI</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Enable Result Interrupt
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The result event interrupt is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The result event interrupt is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FEN</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>FIFO Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The FIFO functionality is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The FIFO functionality is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WFR</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Wait-for-Read Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The wait-for-read mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The wait-for-read mode is enabled.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00000073</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000073</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RCR10">&nbsp;</a>
<h3>ADC1_RCR10</h3>
<h3>"Result Control Register 10"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RCR10_ADDR = 0xF0101568</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RCRm_t">ADCn_RCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_RCR10.bits</b>&nbsp;&quot;Result Control Register 10&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_RCRm_MASK = <tt>0x00000073</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_RCRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_RCRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DRCTR</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Data Reduction Control
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The data reduction filter is disabled. The reload value for DRC is 0, so no accumulation is done.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The data reduction filter is enabled. The reload value for DRC is 1, so the accumulation is done over 2 conversions.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The data reduction filter is enabled. The reload value for DRC is 2, so the accumulation is done over 3 conversions.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The data reduction filter is enabled. The reload value for DRC is 3, so the accumulation is done over 4 conversions.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ENRI</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Enable Result Interrupt
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The result event interrupt is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The result event interrupt is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FEN</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>FIFO Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The FIFO functionality is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The FIFO functionality is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WFR</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Wait-for-Read Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The wait-for-read mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The wait-for-read mode is enabled.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00000073</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000073</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RCR11">&nbsp;</a>
<h3>ADC1_RCR11</h3>
<h3>"Result Control Register 11"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RCR11_ADDR = 0xF010156C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RCRm_t">ADCn_RCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_RCR11.bits</b>&nbsp;&quot;Result Control Register 11&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_RCRm_MASK = <tt>0x00000073</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_RCRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_RCRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DRCTR</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Data Reduction Control
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The data reduction filter is disabled. The reload value for DRC is 0, so no accumulation is done.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The data reduction filter is enabled. The reload value for DRC is 1, so the accumulation is done over 2 conversions.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The data reduction filter is enabled. The reload value for DRC is 2, so the accumulation is done over 3 conversions.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The data reduction filter is enabled. The reload value for DRC is 3, so the accumulation is done over 4 conversions.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ENRI</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Enable Result Interrupt
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The result event interrupt is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The result event interrupt is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FEN</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>FIFO Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The FIFO functionality is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The FIFO functionality is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WFR</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Wait-for-Read Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The wait-for-read mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The wait-for-read mode is enabled.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00000073</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000073</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RCR12">&nbsp;</a>
<h3>ADC1_RCR12</h3>
<h3>"Result Control Register 12"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RCR12_ADDR = 0xF0101570</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RCRm_t">ADCn_RCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_RCR12.bits</b>&nbsp;&quot;Result Control Register 12&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_RCRm_MASK = <tt>0x00000073</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_RCRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_RCRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DRCTR</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Data Reduction Control
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The data reduction filter is disabled. The reload value for DRC is 0, so no accumulation is done.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The data reduction filter is enabled. The reload value for DRC is 1, so the accumulation is done over 2 conversions.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The data reduction filter is enabled. The reload value for DRC is 2, so the accumulation is done over 3 conversions.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The data reduction filter is enabled. The reload value for DRC is 3, so the accumulation is done over 4 conversions.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ENRI</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Enable Result Interrupt
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The result event interrupt is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The result event interrupt is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FEN</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>FIFO Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The FIFO functionality is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The FIFO functionality is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WFR</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Wait-for-Read Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The wait-for-read mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The wait-for-read mode is enabled.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00000073</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000073</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RCR13">&nbsp;</a>
<h3>ADC1_RCR13</h3>
<h3>"Result Control Register 13"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RCR13_ADDR = 0xF0101574</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RCRm_t">ADCn_RCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_RCR13.bits</b>&nbsp;&quot;Result Control Register 13&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_RCRm_MASK = <tt>0x00000073</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_RCRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_RCRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DRCTR</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Data Reduction Control
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The data reduction filter is disabled. The reload value for DRC is 0, so no accumulation is done.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The data reduction filter is enabled. The reload value for DRC is 1, so the accumulation is done over 2 conversions.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The data reduction filter is enabled. The reload value for DRC is 2, so the accumulation is done over 3 conversions.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The data reduction filter is enabled. The reload value for DRC is 3, so the accumulation is done over 4 conversions.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ENRI</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Enable Result Interrupt
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The result event interrupt is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The result event interrupt is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FEN</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>FIFO Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The FIFO functionality is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The FIFO functionality is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WFR</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Wait-for-Read Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The wait-for-read mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The wait-for-read mode is enabled.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00000073</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000073</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RCR14">&nbsp;</a>
<h3>ADC1_RCR14</h3>
<h3>"Result Control Register 14"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RCR14_ADDR = 0xF0101578</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RCRm_t">ADCn_RCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_RCR14.bits</b>&nbsp;&quot;Result Control Register 14&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_RCRm_MASK = <tt>0x00000073</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_RCRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_RCRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DRCTR</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Data Reduction Control
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The data reduction filter is disabled. The reload value for DRC is 0, so no accumulation is done.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The data reduction filter is enabled. The reload value for DRC is 1, so the accumulation is done over 2 conversions.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The data reduction filter is enabled. The reload value for DRC is 2, so the accumulation is done over 3 conversions.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The data reduction filter is enabled. The reload value for DRC is 3, so the accumulation is done over 4 conversions.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ENRI</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Enable Result Interrupt
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The result event interrupt is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The result event interrupt is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FEN</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>FIFO Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The FIFO functionality is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The FIFO functionality is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WFR</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Wait-for-Read Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The wait-for-read mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The wait-for-read mode is enabled.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00000073</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000073</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RCR15">&nbsp;</a>
<h3>ADC1_RCR15</h3>
<h3>"Result Control Register 15"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RCR15_ADDR = 0xF010157C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RCRm_t">ADCn_RCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_RCR15.bits</b>&nbsp;&quot;Result Control Register 15&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_RCRm_MASK = <tt>0x00000073</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_RCRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_RCRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DRCTR</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Data Reduction Control
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The data reduction filter is disabled. The reload value for DRC is 0, so no accumulation is done.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The data reduction filter is enabled. The reload value for DRC is 1, so the accumulation is done over 2 conversions.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The data reduction filter is enabled. The reload value for DRC is 2, so the accumulation is done over 3 conversions.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The data reduction filter is enabled. The reload value for DRC is 3, so the accumulation is done over 4 conversions.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ENRI</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Enable Result Interrupt
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The result event interrupt is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The result event interrupt is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FEN</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>FIFO Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The FIFO functionality is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The FIFO functionality is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WFR</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Wait-for-Read Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The wait-for-read mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The wait-for-read mode is enabled.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00000073</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000073</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RESR0">&nbsp;</a>
<h3>ADC1_RESR0</h3>
<h3>"Result Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RESR0_ADDR = 0xF0101580</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RESR0_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RESR0_t">ADCn_RESR0_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_RESR0.bits</b>&nbsp;&quot;Result Register 0&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_RESR0_MASK = <tt>0xff773fff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_RESR0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_RESR0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>14</td>
<td>0 - 13</td>
<td>rh</td>
<td><tt>0x00003fff</tt></td>
<td>Conversion Result
</td>
</tr>
<tr>
<td>EMUX</td>
<td>3</td>
<td>16 - 18</td>
<td>rh</td>
<td><tt>0x00070000</tt></td>
<td>External Multiplexer Setting
</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>rh</td>
<td><tt>0x00700000</tt></td>
<td>Converted Request Source
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>The conversion was requested by source 0.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>The conversion was requested by source 1.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>The conversion was requested by source 2.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>The conversion was requested by source 3.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>The conversion was requested by source 4.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHNR</td>
<td>5</td>
<td>24 - 28</td>
<td>rh</td>
<td><tt>0x1f000000</tt></td>
<td>Channel Number
</td>
</tr>
<tr>
<td>DRC</td>
<td>2</td>
<td>29 - 30</td>
<td>rh</td>
<td><tt>0x60000000</tt></td>
<td>Data Reduction Counter
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The final result is available in the result register. The valid flag is automatically set when this bit field is set to 0.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>1 more conversion result has to be added to obtain the final result in the result register.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>2 more conversion results have to be added to obtain the final result in the result register.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>3 more conversion results have to be added to obtain the final result in the result register.</td></tr>
</table>
</td>
</tr>
<tr>
<td>VF</td>
<td>1</td>
<td>31 - 31</td>
<td>rh</td>
<td><tt>0x80000000</tt></td>
<td>Valid Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The result register has not been updated.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The result register has been updated.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xff773fff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xff773fff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RESR1">&nbsp;</a>
<h3>ADC1_RESR1</h3>
<h3>"Result Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RESR1_ADDR = 0xF0101584</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RESRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RESRm_t">ADCn_RESRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_RESR1.bits</b>&nbsp;&quot;Result Register 1&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_RESRm_MASK = <tt>0xff703fff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_RESRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_RESRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>14</td>
<td>0 - 13</td>
<td>rh</td>
<td><tt>0x00003fff</tt></td>
<td>Conversion Result
</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>rh</td>
<td><tt>0x00700000</tt></td>
<td>Converted Request Source
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>The conversion was requested by source 0.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>The conversion was requested by source 1.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>The conversion was requested by source 2.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>The conversion was requested by source 3.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>The conversion was requested by source 4.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHNR</td>
<td>5</td>
<td>24 - 28</td>
<td>rh</td>
<td><tt>0x1f000000</tt></td>
<td>Channel Number
</td>
</tr>
<tr>
<td>DRC</td>
<td>2</td>
<td>29 - 30</td>
<td>rh</td>
<td><tt>0x60000000</tt></td>
<td>Data Reduction Counter
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The final result is available in the result register.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>1 more conversion result has to be added to obtain the final result in the result register.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>2 more conversion results have to be added to obtain the final result in the result register.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>3 more conversion results have to be added to obtain the final result in the result register.</td></tr>
</table>
</td>
</tr>
<tr>
<td>VF</td>
<td>1</td>
<td>31 - 31</td>
<td>rh</td>
<td><tt>0x80000000</tt></td>
<td>Valid Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The result register has not been updated.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The result register has been updated.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xff703fff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xff703fff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RESR2">&nbsp;</a>
<h3>ADC1_RESR2</h3>
<h3>"Result Register 2"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RESR2_ADDR = 0xF0101588</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RESRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RESRm_t">ADCn_RESRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_RESR2.bits</b>&nbsp;&quot;Result Register 2&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_RESRm_MASK = <tt>0xff703fff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_RESRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_RESRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>14</td>
<td>0 - 13</td>
<td>rh</td>
<td><tt>0x00003fff</tt></td>
<td>Conversion Result
</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>rh</td>
<td><tt>0x00700000</tt></td>
<td>Converted Request Source
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>The conversion was requested by source 0.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>The conversion was requested by source 1.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>The conversion was requested by source 2.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>The conversion was requested by source 3.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>The conversion was requested by source 4.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHNR</td>
<td>5</td>
<td>24 - 28</td>
<td>rh</td>
<td><tt>0x1f000000</tt></td>
<td>Channel Number
</td>
</tr>
<tr>
<td>DRC</td>
<td>2</td>
<td>29 - 30</td>
<td>rh</td>
<td><tt>0x60000000</tt></td>
<td>Data Reduction Counter
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The final result is available in the result register.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>1 more conversion result has to be added to obtain the final result in the result register.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>2 more conversion results have to be added to obtain the final result in the result register.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>3 more conversion results have to be added to obtain the final result in the result register.</td></tr>
</table>
</td>
</tr>
<tr>
<td>VF</td>
<td>1</td>
<td>31 - 31</td>
<td>rh</td>
<td><tt>0x80000000</tt></td>
<td>Valid Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The result register has not been updated.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The result register has been updated.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xff703fff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xff703fff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RESR3">&nbsp;</a>
<h3>ADC1_RESR3</h3>
<h3>"Result Register 3"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RESR3_ADDR = 0xF010158C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RESRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RESRm_t">ADCn_RESRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_RESR3.bits</b>&nbsp;&quot;Result Register 3&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_RESRm_MASK = <tt>0xff703fff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_RESRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_RESRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>14</td>
<td>0 - 13</td>
<td>rh</td>
<td><tt>0x00003fff</tt></td>
<td>Conversion Result
</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>rh</td>
<td><tt>0x00700000</tt></td>
<td>Converted Request Source
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>The conversion was requested by source 0.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>The conversion was requested by source 1.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>The conversion was requested by source 2.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>The conversion was requested by source 3.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>The conversion was requested by source 4.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHNR</td>
<td>5</td>
<td>24 - 28</td>
<td>rh</td>
<td><tt>0x1f000000</tt></td>
<td>Channel Number
</td>
</tr>
<tr>
<td>DRC</td>
<td>2</td>
<td>29 - 30</td>
<td>rh</td>
<td><tt>0x60000000</tt></td>
<td>Data Reduction Counter
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The final result is available in the result register.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>1 more conversion result has to be added to obtain the final result in the result register.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>2 more conversion results have to be added to obtain the final result in the result register.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>3 more conversion results have to be added to obtain the final result in the result register.</td></tr>
</table>
</td>
</tr>
<tr>
<td>VF</td>
<td>1</td>
<td>31 - 31</td>
<td>rh</td>
<td><tt>0x80000000</tt></td>
<td>Valid Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The result register has not been updated.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The result register has been updated.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xff703fff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xff703fff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RESR4">&nbsp;</a>
<h3>ADC1_RESR4</h3>
<h3>"Result Register 4"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RESR4_ADDR = 0xF0101590</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RESRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RESRm_t">ADCn_RESRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_RESR4.bits</b>&nbsp;&quot;Result Register 4&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_RESRm_MASK = <tt>0xff703fff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_RESRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_RESRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>14</td>
<td>0 - 13</td>
<td>rh</td>
<td><tt>0x00003fff</tt></td>
<td>Conversion Result
</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>rh</td>
<td><tt>0x00700000</tt></td>
<td>Converted Request Source
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>The conversion was requested by source 0.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>The conversion was requested by source 1.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>The conversion was requested by source 2.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>The conversion was requested by source 3.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>The conversion was requested by source 4.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHNR</td>
<td>5</td>
<td>24 - 28</td>
<td>rh</td>
<td><tt>0x1f000000</tt></td>
<td>Channel Number
</td>
</tr>
<tr>
<td>DRC</td>
<td>2</td>
<td>29 - 30</td>
<td>rh</td>
<td><tt>0x60000000</tt></td>
<td>Data Reduction Counter
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The final result is available in the result register.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>1 more conversion result has to be added to obtain the final result in the result register.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>2 more conversion results have to be added to obtain the final result in the result register.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>3 more conversion results have to be added to obtain the final result in the result register.</td></tr>
</table>
</td>
</tr>
<tr>
<td>VF</td>
<td>1</td>
<td>31 - 31</td>
<td>rh</td>
<td><tt>0x80000000</tt></td>
<td>Valid Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The result register has not been updated.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The result register has been updated.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xff703fff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xff703fff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RESR5">&nbsp;</a>
<h3>ADC1_RESR5</h3>
<h3>"Result Register 5"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RESR5_ADDR = 0xF0101594</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RESRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RESRm_t">ADCn_RESRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_RESR5.bits</b>&nbsp;&quot;Result Register 5&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_RESRm_MASK = <tt>0xff703fff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_RESRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_RESRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>14</td>
<td>0 - 13</td>
<td>rh</td>
<td><tt>0x00003fff</tt></td>
<td>Conversion Result
</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>rh</td>
<td><tt>0x00700000</tt></td>
<td>Converted Request Source
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>The conversion was requested by source 0.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>The conversion was requested by source 1.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>The conversion was requested by source 2.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>The conversion was requested by source 3.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>The conversion was requested by source 4.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHNR</td>
<td>5</td>
<td>24 - 28</td>
<td>rh</td>
<td><tt>0x1f000000</tt></td>
<td>Channel Number
</td>
</tr>
<tr>
<td>DRC</td>
<td>2</td>
<td>29 - 30</td>
<td>rh</td>
<td><tt>0x60000000</tt></td>
<td>Data Reduction Counter
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The final result is available in the result register.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>1 more conversion result has to be added to obtain the final result in the result register.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>2 more conversion results have to be added to obtain the final result in the result register.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>3 more conversion results have to be added to obtain the final result in the result register.</td></tr>
</table>
</td>
</tr>
<tr>
<td>VF</td>
<td>1</td>
<td>31 - 31</td>
<td>rh</td>
<td><tt>0x80000000</tt></td>
<td>Valid Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The result register has not been updated.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The result register has been updated.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xff703fff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xff703fff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RESR6">&nbsp;</a>
<h3>ADC1_RESR6</h3>
<h3>"Result Register 6"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RESR6_ADDR = 0xF0101598</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RESRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RESRm_t">ADCn_RESRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_RESR6.bits</b>&nbsp;&quot;Result Register 6&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_RESRm_MASK = <tt>0xff703fff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_RESRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_RESRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>14</td>
<td>0 - 13</td>
<td>rh</td>
<td><tt>0x00003fff</tt></td>
<td>Conversion Result
</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>rh</td>
<td><tt>0x00700000</tt></td>
<td>Converted Request Source
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>The conversion was requested by source 0.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>The conversion was requested by source 1.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>The conversion was requested by source 2.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>The conversion was requested by source 3.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>The conversion was requested by source 4.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHNR</td>
<td>5</td>
<td>24 - 28</td>
<td>rh</td>
<td><tt>0x1f000000</tt></td>
<td>Channel Number
</td>
</tr>
<tr>
<td>DRC</td>
<td>2</td>
<td>29 - 30</td>
<td>rh</td>
<td><tt>0x60000000</tt></td>
<td>Data Reduction Counter
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The final result is available in the result register.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>1 more conversion result has to be added to obtain the final result in the result register.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>2 more conversion results have to be added to obtain the final result in the result register.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>3 more conversion results have to be added to obtain the final result in the result register.</td></tr>
</table>
</td>
</tr>
<tr>
<td>VF</td>
<td>1</td>
<td>31 - 31</td>
<td>rh</td>
<td><tt>0x80000000</tt></td>
<td>Valid Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The result register has not been updated.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The result register has been updated.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xff703fff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xff703fff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RESR7">&nbsp;</a>
<h3>ADC1_RESR7</h3>
<h3>"Result Register 7"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RESR7_ADDR = 0xF010159C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RESRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RESRm_t">ADCn_RESRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_RESR7.bits</b>&nbsp;&quot;Result Register 7&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_RESRm_MASK = <tt>0xff703fff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_RESRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_RESRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>14</td>
<td>0 - 13</td>
<td>rh</td>
<td><tt>0x00003fff</tt></td>
<td>Conversion Result
</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>rh</td>
<td><tt>0x00700000</tt></td>
<td>Converted Request Source
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>The conversion was requested by source 0.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>The conversion was requested by source 1.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>The conversion was requested by source 2.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>The conversion was requested by source 3.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>The conversion was requested by source 4.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHNR</td>
<td>5</td>
<td>24 - 28</td>
<td>rh</td>
<td><tt>0x1f000000</tt></td>
<td>Channel Number
</td>
</tr>
<tr>
<td>DRC</td>
<td>2</td>
<td>29 - 30</td>
<td>rh</td>
<td><tt>0x60000000</tt></td>
<td>Data Reduction Counter
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The final result is available in the result register.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>1 more conversion result has to be added to obtain the final result in the result register.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>2 more conversion results have to be added to obtain the final result in the result register.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>3 more conversion results have to be added to obtain the final result in the result register.</td></tr>
</table>
</td>
</tr>
<tr>
<td>VF</td>
<td>1</td>
<td>31 - 31</td>
<td>rh</td>
<td><tt>0x80000000</tt></td>
<td>Valid Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The result register has not been updated.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The result register has been updated.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xff703fff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xff703fff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RESR8">&nbsp;</a>
<h3>ADC1_RESR8</h3>
<h3>"Result Register 8"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RESR8_ADDR = 0xF01015A0</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RESRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RESRm_t">ADCn_RESRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_RESR8.bits</b>&nbsp;&quot;Result Register 8&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_RESRm_MASK = <tt>0xff703fff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_RESRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_RESRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>14</td>
<td>0 - 13</td>
<td>rh</td>
<td><tt>0x00003fff</tt></td>
<td>Conversion Result
</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>rh</td>
<td><tt>0x00700000</tt></td>
<td>Converted Request Source
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>The conversion was requested by source 0.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>The conversion was requested by source 1.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>The conversion was requested by source 2.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>The conversion was requested by source 3.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>The conversion was requested by source 4.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHNR</td>
<td>5</td>
<td>24 - 28</td>
<td>rh</td>
<td><tt>0x1f000000</tt></td>
<td>Channel Number
</td>
</tr>
<tr>
<td>DRC</td>
<td>2</td>
<td>29 - 30</td>
<td>rh</td>
<td><tt>0x60000000</tt></td>
<td>Data Reduction Counter
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The final result is available in the result register.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>1 more conversion result has to be added to obtain the final result in the result register.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>2 more conversion results have to be added to obtain the final result in the result register.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>3 more conversion results have to be added to obtain the final result in the result register.</td></tr>
</table>
</td>
</tr>
<tr>
<td>VF</td>
<td>1</td>
<td>31 - 31</td>
<td>rh</td>
<td><tt>0x80000000</tt></td>
<td>Valid Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The result register has not been updated.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The result register has been updated.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xff703fff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xff703fff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RESR9">&nbsp;</a>
<h3>ADC1_RESR9</h3>
<h3>"Result Register 9"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RESR9_ADDR = 0xF01015A4</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RESRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RESRm_t">ADCn_RESRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_RESR9.bits</b>&nbsp;&quot;Result Register 9&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_RESRm_MASK = <tt>0xff703fff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_RESRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_RESRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>14</td>
<td>0 - 13</td>
<td>rh</td>
<td><tt>0x00003fff</tt></td>
<td>Conversion Result
</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>rh</td>
<td><tt>0x00700000</tt></td>
<td>Converted Request Source
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>The conversion was requested by source 0.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>The conversion was requested by source 1.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>The conversion was requested by source 2.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>The conversion was requested by source 3.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>The conversion was requested by source 4.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHNR</td>
<td>5</td>
<td>24 - 28</td>
<td>rh</td>
<td><tt>0x1f000000</tt></td>
<td>Channel Number
</td>
</tr>
<tr>
<td>DRC</td>
<td>2</td>
<td>29 - 30</td>
<td>rh</td>
<td><tt>0x60000000</tt></td>
<td>Data Reduction Counter
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The final result is available in the result register.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>1 more conversion result has to be added to obtain the final result in the result register.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>2 more conversion results have to be added to obtain the final result in the result register.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>3 more conversion results have to be added to obtain the final result in the result register.</td></tr>
</table>
</td>
</tr>
<tr>
<td>VF</td>
<td>1</td>
<td>31 - 31</td>
<td>rh</td>
<td><tt>0x80000000</tt></td>
<td>Valid Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The result register has not been updated.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The result register has been updated.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xff703fff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xff703fff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RESR10">&nbsp;</a>
<h3>ADC1_RESR10</h3>
<h3>"Result Register 10"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RESR10_ADDR = 0xF01015A8</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RESRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RESRm_t">ADCn_RESRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_RESR10.bits</b>&nbsp;&quot;Result Register 10&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_RESRm_MASK = <tt>0xff703fff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_RESRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_RESRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>14</td>
<td>0 - 13</td>
<td>rh</td>
<td><tt>0x00003fff</tt></td>
<td>Conversion Result
</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>rh</td>
<td><tt>0x00700000</tt></td>
<td>Converted Request Source
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>The conversion was requested by source 0.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>The conversion was requested by source 1.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>The conversion was requested by source 2.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>The conversion was requested by source 3.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>The conversion was requested by source 4.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHNR</td>
<td>5</td>
<td>24 - 28</td>
<td>rh</td>
<td><tt>0x1f000000</tt></td>
<td>Channel Number
</td>
</tr>
<tr>
<td>DRC</td>
<td>2</td>
<td>29 - 30</td>
<td>rh</td>
<td><tt>0x60000000</tt></td>
<td>Data Reduction Counter
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The final result is available in the result register.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>1 more conversion result has to be added to obtain the final result in the result register.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>2 more conversion results have to be added to obtain the final result in the result register.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>3 more conversion results have to be added to obtain the final result in the result register.</td></tr>
</table>
</td>
</tr>
<tr>
<td>VF</td>
<td>1</td>
<td>31 - 31</td>
<td>rh</td>
<td><tt>0x80000000</tt></td>
<td>Valid Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The result register has not been updated.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The result register has been updated.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xff703fff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xff703fff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RESR11">&nbsp;</a>
<h3>ADC1_RESR11</h3>
<h3>"Result Register 11"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RESR11_ADDR = 0xF01015AC</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RESRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RESRm_t">ADCn_RESRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_RESR11.bits</b>&nbsp;&quot;Result Register 11&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_RESRm_MASK = <tt>0xff703fff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_RESRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_RESRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>14</td>
<td>0 - 13</td>
<td>rh</td>
<td><tt>0x00003fff</tt></td>
<td>Conversion Result
</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>rh</td>
<td><tt>0x00700000</tt></td>
<td>Converted Request Source
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>The conversion was requested by source 0.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>The conversion was requested by source 1.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>The conversion was requested by source 2.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>The conversion was requested by source 3.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>The conversion was requested by source 4.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHNR</td>
<td>5</td>
<td>24 - 28</td>
<td>rh</td>
<td><tt>0x1f000000</tt></td>
<td>Channel Number
</td>
</tr>
<tr>
<td>DRC</td>
<td>2</td>
<td>29 - 30</td>
<td>rh</td>
<td><tt>0x60000000</tt></td>
<td>Data Reduction Counter
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The final result is available in the result register.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>1 more conversion result has to be added to obtain the final result in the result register.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>2 more conversion results have to be added to obtain the final result in the result register.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>3 more conversion results have to be added to obtain the final result in the result register.</td></tr>
</table>
</td>
</tr>
<tr>
<td>VF</td>
<td>1</td>
<td>31 - 31</td>
<td>rh</td>
<td><tt>0x80000000</tt></td>
<td>Valid Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The result register has not been updated.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The result register has been updated.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xff703fff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xff703fff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RESR12">&nbsp;</a>
<h3>ADC1_RESR12</h3>
<h3>"Result Register 12"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RESR12_ADDR = 0xF01015B0</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RESRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RESRm_t">ADCn_RESRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_RESR12.bits</b>&nbsp;&quot;Result Register 12&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_RESRm_MASK = <tt>0xff703fff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_RESRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_RESRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>14</td>
<td>0 - 13</td>
<td>rh</td>
<td><tt>0x00003fff</tt></td>
<td>Conversion Result
</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>rh</td>
<td><tt>0x00700000</tt></td>
<td>Converted Request Source
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>The conversion was requested by source 0.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>The conversion was requested by source 1.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>The conversion was requested by source 2.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>The conversion was requested by source 3.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>The conversion was requested by source 4.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHNR</td>
<td>5</td>
<td>24 - 28</td>
<td>rh</td>
<td><tt>0x1f000000</tt></td>
<td>Channel Number
</td>
</tr>
<tr>
<td>DRC</td>
<td>2</td>
<td>29 - 30</td>
<td>rh</td>
<td><tt>0x60000000</tt></td>
<td>Data Reduction Counter
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The final result is available in the result register.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>1 more conversion result has to be added to obtain the final result in the result register.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>2 more conversion results have to be added to obtain the final result in the result register.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>3 more conversion results have to be added to obtain the final result in the result register.</td></tr>
</table>
</td>
</tr>
<tr>
<td>VF</td>
<td>1</td>
<td>31 - 31</td>
<td>rh</td>
<td><tt>0x80000000</tt></td>
<td>Valid Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The result register has not been updated.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The result register has been updated.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xff703fff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xff703fff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RESR13">&nbsp;</a>
<h3>ADC1_RESR13</h3>
<h3>"Result Register 13"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RESR13_ADDR = 0xF01015B4</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RESRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RESRm_t">ADCn_RESRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_RESR13.bits</b>&nbsp;&quot;Result Register 13&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_RESRm_MASK = <tt>0xff703fff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_RESRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_RESRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>14</td>
<td>0 - 13</td>
<td>rh</td>
<td><tt>0x00003fff</tt></td>
<td>Conversion Result
</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>rh</td>
<td><tt>0x00700000</tt></td>
<td>Converted Request Source
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>The conversion was requested by source 0.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>The conversion was requested by source 1.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>The conversion was requested by source 2.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>The conversion was requested by source 3.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>The conversion was requested by source 4.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHNR</td>
<td>5</td>
<td>24 - 28</td>
<td>rh</td>
<td><tt>0x1f000000</tt></td>
<td>Channel Number
</td>
</tr>
<tr>
<td>DRC</td>
<td>2</td>
<td>29 - 30</td>
<td>rh</td>
<td><tt>0x60000000</tt></td>
<td>Data Reduction Counter
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The final result is available in the result register.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>1 more conversion result has to be added to obtain the final result in the result register.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>2 more conversion results have to be added to obtain the final result in the result register.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>3 more conversion results have to be added to obtain the final result in the result register.</td></tr>
</table>
</td>
</tr>
<tr>
<td>VF</td>
<td>1</td>
<td>31 - 31</td>
<td>rh</td>
<td><tt>0x80000000</tt></td>
<td>Valid Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The result register has not been updated.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The result register has been updated.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xff703fff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xff703fff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RESR14">&nbsp;</a>
<h3>ADC1_RESR14</h3>
<h3>"Result Register 14"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RESR14_ADDR = 0xF01015B8</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RESRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RESRm_t">ADCn_RESRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_RESR14.bits</b>&nbsp;&quot;Result Register 14&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_RESRm_MASK = <tt>0xff703fff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_RESRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_RESRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>14</td>
<td>0 - 13</td>
<td>rh</td>
<td><tt>0x00003fff</tt></td>
<td>Conversion Result
</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>rh</td>
<td><tt>0x00700000</tt></td>
<td>Converted Request Source
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>The conversion was requested by source 0.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>The conversion was requested by source 1.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>The conversion was requested by source 2.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>The conversion was requested by source 3.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>The conversion was requested by source 4.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHNR</td>
<td>5</td>
<td>24 - 28</td>
<td>rh</td>
<td><tt>0x1f000000</tt></td>
<td>Channel Number
</td>
</tr>
<tr>
<td>DRC</td>
<td>2</td>
<td>29 - 30</td>
<td>rh</td>
<td><tt>0x60000000</tt></td>
<td>Data Reduction Counter
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The final result is available in the result register.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>1 more conversion result has to be added to obtain the final result in the result register.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>2 more conversion results have to be added to obtain the final result in the result register.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>3 more conversion results have to be added to obtain the final result in the result register.</td></tr>
</table>
</td>
</tr>
<tr>
<td>VF</td>
<td>1</td>
<td>31 - 31</td>
<td>rh</td>
<td><tt>0x80000000</tt></td>
<td>Valid Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The result register has not been updated.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The result register has been updated.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xff703fff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xff703fff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RESR15">&nbsp;</a>
<h3>ADC1_RESR15</h3>
<h3>"Result Register 15"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RESR15_ADDR = 0xF01015BC</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RESRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RESRm_t">ADCn_RESRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_RESR15.bits</b>&nbsp;&quot;Result Register 15&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_RESRm_MASK = <tt>0xff703fff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_RESRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_RESRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>14</td>
<td>0 - 13</td>
<td>rh</td>
<td><tt>0x00003fff</tt></td>
<td>Conversion Result
</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>rh</td>
<td><tt>0x00700000</tt></td>
<td>Converted Request Source
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>The conversion was requested by source 0.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>The conversion was requested by source 1.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>The conversion was requested by source 2.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>The conversion was requested by source 3.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>The conversion was requested by source 4.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHNR</td>
<td>5</td>
<td>24 - 28</td>
<td>rh</td>
<td><tt>0x1f000000</tt></td>
<td>Channel Number
</td>
</tr>
<tr>
<td>DRC</td>
<td>2</td>
<td>29 - 30</td>
<td>rh</td>
<td><tt>0x60000000</tt></td>
<td>Data Reduction Counter
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The final result is available in the result register.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>1 more conversion result has to be added to obtain the final result in the result register.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>2 more conversion results have to be added to obtain the final result in the result register.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>3 more conversion results have to be added to obtain the final result in the result register.</td></tr>
</table>
</td>
</tr>
<tr>
<td>VF</td>
<td>1</td>
<td>31 - 31</td>
<td>rh</td>
<td><tt>0x80000000</tt></td>
<td>Valid Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The result register has not been updated.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The result register has been updated.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xff703fff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xff703fff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RESRD0">&nbsp;</a>
<h3>ADC1_RESRD0</h3>
<h3>"Result Register 0 for Debugging"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RESRD0_ADDR = 0xF01015C0</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RESRD0_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RESRD0_t">ADCn_RESRD0_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_RESRD0.bits</b>&nbsp;&quot;Result Register 0 for Debugging&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_RESRD0_MASK = <tt>0xff773fff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_RESRD0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_RESRD0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>14</td>
<td>0 - 13</td>
<td>rh</td>
<td><tt>0x00003fff</tt></td>
<td>Conversion Result
</td>
</tr>
<tr>
<td>EMUX</td>
<td>3</td>
<td>16 - 18</td>
<td>rh</td>
<td><tt>0x00070000</tt></td>
<td>External Multiplexer Setting
</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>rh</td>
<td><tt>0x00700000</tt></td>
<td>Converted Request Source
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>The conversion was requested by source 0.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>The conversion was requested by source 1.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>The conversion was requested by source 2.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>The conversion was requested by source 3.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>The conversion was requested by source 4.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHNR</td>
<td>5</td>
<td>24 - 28</td>
<td>rh</td>
<td><tt>0x1f000000</tt></td>
<td>Channel Number
</td>
</tr>
<tr>
<td>DRC</td>
<td>2</td>
<td>29 - 30</td>
<td>rh</td>
<td><tt>0x60000000</tt></td>
<td>Data Reduction Counter
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The final result is available in the result register. The valid flag is automatically set when this bit field is set to 0.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>1 more conversion result has to be added to obtain the final result in the result register.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>2 more conversion results have to be added to obtain the final result in the result register.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>3 more conversion results have to be added to obtain the final result in the result register.</td></tr>
</table>
</td>
</tr>
<tr>
<td>VF</td>
<td>1</td>
<td>31 - 31</td>
<td>rh</td>
<td><tt>0x80000000</tt></td>
<td>Valid Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The result register has not been updated.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The result register has been updated.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xff773fff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xff773fff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RESRD1">&nbsp;</a>
<h3>ADC1_RESRD1</h3>
<h3>"Result Register 1 for Debugging"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RESRD1_ADDR = 0xF01015C4</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RESRDm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RESRDm_t">ADCn_RESRDm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_RESRD1.bits</b>&nbsp;&quot;Result Register 1 for Debugging&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_RESRDm_MASK = <tt>0xff703fff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_RESRDm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_RESRDm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>14</td>
<td>0 - 13</td>
<td>rh</td>
<td><tt>0x00003fff</tt></td>
<td>Conversion Result
</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>rh</td>
<td><tt>0x00700000</tt></td>
<td>Converted Request Source
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>The conversion was requested by source 0.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>The conversion was requested by source 1.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>The conversion was requested by source 2.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>The conversion was requested by source 3.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>The conversion was requested by source 4.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHNR</td>
<td>5</td>
<td>24 - 28</td>
<td>rh</td>
<td><tt>0x1f000000</tt></td>
<td>Channel Number
</td>
</tr>
<tr>
<td>DRC</td>
<td>2</td>
<td>29 - 30</td>
<td>rh</td>
<td><tt>0x60000000</tt></td>
<td>Data Reduction Counter
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The final result is available in the result register.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>1 more conversion result has to be added to obtain the final result in the result register.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>2 more conversion results have to be added to obtain the final result in the result register.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>3 more conversion results have to be added to obtain the final result in the result register.</td></tr>
</table>
</td>
</tr>
<tr>
<td>VF</td>
<td>1</td>
<td>31 - 31</td>
<td>rh</td>
<td><tt>0x80000000</tt></td>
<td>Valid Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The result register has not been updated.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The result register has been updated.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xff703fff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xff703fff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RESRD2">&nbsp;</a>
<h3>ADC1_RESRD2</h3>
<h3>"Result Register 2 for Debugging"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RESRD2_ADDR = 0xF01015C8</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RESRDm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RESRDm_t">ADCn_RESRDm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_RESRD2.bits</b>&nbsp;&quot;Result Register 2 for Debugging&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_RESRDm_MASK = <tt>0xff703fff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_RESRDm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_RESRDm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>14</td>
<td>0 - 13</td>
<td>rh</td>
<td><tt>0x00003fff</tt></td>
<td>Conversion Result
</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>rh</td>
<td><tt>0x00700000</tt></td>
<td>Converted Request Source
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>The conversion was requested by source 0.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>The conversion was requested by source 1.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>The conversion was requested by source 2.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>The conversion was requested by source 3.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>The conversion was requested by source 4.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHNR</td>
<td>5</td>
<td>24 - 28</td>
<td>rh</td>
<td><tt>0x1f000000</tt></td>
<td>Channel Number
</td>
</tr>
<tr>
<td>DRC</td>
<td>2</td>
<td>29 - 30</td>
<td>rh</td>
<td><tt>0x60000000</tt></td>
<td>Data Reduction Counter
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The final result is available in the result register.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>1 more conversion result has to be added to obtain the final result in the result register.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>2 more conversion results have to be added to obtain the final result in the result register.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>3 more conversion results have to be added to obtain the final result in the result register.</td></tr>
</table>
</td>
</tr>
<tr>
<td>VF</td>
<td>1</td>
<td>31 - 31</td>
<td>rh</td>
<td><tt>0x80000000</tt></td>
<td>Valid Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The result register has not been updated.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The result register has been updated.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xff703fff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xff703fff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RESRD3">&nbsp;</a>
<h3>ADC1_RESRD3</h3>
<h3>"Result Register 3 for Debugging"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RESRD3_ADDR = 0xF01015CC</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RESRDm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RESRDm_t">ADCn_RESRDm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_RESRD3.bits</b>&nbsp;&quot;Result Register 3 for Debugging&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_RESRDm_MASK = <tt>0xff703fff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_RESRDm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_RESRDm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>14</td>
<td>0 - 13</td>
<td>rh</td>
<td><tt>0x00003fff</tt></td>
<td>Conversion Result
</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>rh</td>
<td><tt>0x00700000</tt></td>
<td>Converted Request Source
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>The conversion was requested by source 0.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>The conversion was requested by source 1.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>The conversion was requested by source 2.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>The conversion was requested by source 3.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>The conversion was requested by source 4.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHNR</td>
<td>5</td>
<td>24 - 28</td>
<td>rh</td>
<td><tt>0x1f000000</tt></td>
<td>Channel Number
</td>
</tr>
<tr>
<td>DRC</td>
<td>2</td>
<td>29 - 30</td>
<td>rh</td>
<td><tt>0x60000000</tt></td>
<td>Data Reduction Counter
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The final result is available in the result register.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>1 more conversion result has to be added to obtain the final result in the result register.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>2 more conversion results have to be added to obtain the final result in the result register.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>3 more conversion results have to be added to obtain the final result in the result register.</td></tr>
</table>
</td>
</tr>
<tr>
<td>VF</td>
<td>1</td>
<td>31 - 31</td>
<td>rh</td>
<td><tt>0x80000000</tt></td>
<td>Valid Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The result register has not been updated.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The result register has been updated.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xff703fff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xff703fff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RESRD4">&nbsp;</a>
<h3>ADC1_RESRD4</h3>
<h3>"Result Register 4 for Debugging"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RESRD4_ADDR = 0xF01015D0</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RESRDm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RESRDm_t">ADCn_RESRDm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_RESRD4.bits</b>&nbsp;&quot;Result Register 4 for Debugging&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_RESRDm_MASK = <tt>0xff703fff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_RESRDm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_RESRDm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>14</td>
<td>0 - 13</td>
<td>rh</td>
<td><tt>0x00003fff</tt></td>
<td>Conversion Result
</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>rh</td>
<td><tt>0x00700000</tt></td>
<td>Converted Request Source
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>The conversion was requested by source 0.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>The conversion was requested by source 1.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>The conversion was requested by source 2.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>The conversion was requested by source 3.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>The conversion was requested by source 4.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHNR</td>
<td>5</td>
<td>24 - 28</td>
<td>rh</td>
<td><tt>0x1f000000</tt></td>
<td>Channel Number
</td>
</tr>
<tr>
<td>DRC</td>
<td>2</td>
<td>29 - 30</td>
<td>rh</td>
<td><tt>0x60000000</tt></td>
<td>Data Reduction Counter
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The final result is available in the result register.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>1 more conversion result has to be added to obtain the final result in the result register.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>2 more conversion results have to be added to obtain the final result in the result register.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>3 more conversion results have to be added to obtain the final result in the result register.</td></tr>
</table>
</td>
</tr>
<tr>
<td>VF</td>
<td>1</td>
<td>31 - 31</td>
<td>rh</td>
<td><tt>0x80000000</tt></td>
<td>Valid Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The result register has not been updated.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The result register has been updated.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xff703fff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xff703fff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RESRD5">&nbsp;</a>
<h3>ADC1_RESRD5</h3>
<h3>"Result Register 5 for Debugging"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RESRD5_ADDR = 0xF01015D4</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RESRDm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RESRDm_t">ADCn_RESRDm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_RESRD5.bits</b>&nbsp;&quot;Result Register 5 for Debugging&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_RESRDm_MASK = <tt>0xff703fff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_RESRDm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_RESRDm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>14</td>
<td>0 - 13</td>
<td>rh</td>
<td><tt>0x00003fff</tt></td>
<td>Conversion Result
</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>rh</td>
<td><tt>0x00700000</tt></td>
<td>Converted Request Source
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>The conversion was requested by source 0.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>The conversion was requested by source 1.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>The conversion was requested by source 2.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>The conversion was requested by source 3.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>The conversion was requested by source 4.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHNR</td>
<td>5</td>
<td>24 - 28</td>
<td>rh</td>
<td><tt>0x1f000000</tt></td>
<td>Channel Number
</td>
</tr>
<tr>
<td>DRC</td>
<td>2</td>
<td>29 - 30</td>
<td>rh</td>
<td><tt>0x60000000</tt></td>
<td>Data Reduction Counter
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The final result is available in the result register.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>1 more conversion result has to be added to obtain the final result in the result register.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>2 more conversion results have to be added to obtain the final result in the result register.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>3 more conversion results have to be added to obtain the final result in the result register.</td></tr>
</table>
</td>
</tr>
<tr>
<td>VF</td>
<td>1</td>
<td>31 - 31</td>
<td>rh</td>
<td><tt>0x80000000</tt></td>
<td>Valid Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The result register has not been updated.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The result register has been updated.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xff703fff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xff703fff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RESRD6">&nbsp;</a>
<h3>ADC1_RESRD6</h3>
<h3>"Result Register 6 for Debugging"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RESRD6_ADDR = 0xF01015D8</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RESRDm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RESRDm_t">ADCn_RESRDm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_RESRD6.bits</b>&nbsp;&quot;Result Register 6 for Debugging&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_RESRDm_MASK = <tt>0xff703fff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_RESRDm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_RESRDm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>14</td>
<td>0 - 13</td>
<td>rh</td>
<td><tt>0x00003fff</tt></td>
<td>Conversion Result
</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>rh</td>
<td><tt>0x00700000</tt></td>
<td>Converted Request Source
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>The conversion was requested by source 0.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>The conversion was requested by source 1.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>The conversion was requested by source 2.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>The conversion was requested by source 3.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>The conversion was requested by source 4.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHNR</td>
<td>5</td>
<td>24 - 28</td>
<td>rh</td>
<td><tt>0x1f000000</tt></td>
<td>Channel Number
</td>
</tr>
<tr>
<td>DRC</td>
<td>2</td>
<td>29 - 30</td>
<td>rh</td>
<td><tt>0x60000000</tt></td>
<td>Data Reduction Counter
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The final result is available in the result register.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>1 more conversion result has to be added to obtain the final result in the result register.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>2 more conversion results have to be added to obtain the final result in the result register.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>3 more conversion results have to be added to obtain the final result in the result register.</td></tr>
</table>
</td>
</tr>
<tr>
<td>VF</td>
<td>1</td>
<td>31 - 31</td>
<td>rh</td>
<td><tt>0x80000000</tt></td>
<td>Valid Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The result register has not been updated.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The result register has been updated.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xff703fff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xff703fff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RESRD7">&nbsp;</a>
<h3>ADC1_RESRD7</h3>
<h3>"Result Register 7 for Debugging"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RESRD7_ADDR = 0xF01015DC</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RESRDm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RESRDm_t">ADCn_RESRDm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_RESRD7.bits</b>&nbsp;&quot;Result Register 7 for Debugging&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_RESRDm_MASK = <tt>0xff703fff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_RESRDm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_RESRDm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>14</td>
<td>0 - 13</td>
<td>rh</td>
<td><tt>0x00003fff</tt></td>
<td>Conversion Result
</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>rh</td>
<td><tt>0x00700000</tt></td>
<td>Converted Request Source
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>The conversion was requested by source 0.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>The conversion was requested by source 1.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>The conversion was requested by source 2.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>The conversion was requested by source 3.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>The conversion was requested by source 4.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHNR</td>
<td>5</td>
<td>24 - 28</td>
<td>rh</td>
<td><tt>0x1f000000</tt></td>
<td>Channel Number
</td>
</tr>
<tr>
<td>DRC</td>
<td>2</td>
<td>29 - 30</td>
<td>rh</td>
<td><tt>0x60000000</tt></td>
<td>Data Reduction Counter
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The final result is available in the result register.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>1 more conversion result has to be added to obtain the final result in the result register.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>2 more conversion results have to be added to obtain the final result in the result register.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>3 more conversion results have to be added to obtain the final result in the result register.</td></tr>
</table>
</td>
</tr>
<tr>
<td>VF</td>
<td>1</td>
<td>31 - 31</td>
<td>rh</td>
<td><tt>0x80000000</tt></td>
<td>Valid Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The result register has not been updated.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The result register has been updated.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xff703fff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xff703fff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RESRD8">&nbsp;</a>
<h3>ADC1_RESRD8</h3>
<h3>"Result Register 8 for Debugging"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RESRD8_ADDR = 0xF01015E0</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RESRDm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RESRDm_t">ADCn_RESRDm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_RESRD8.bits</b>&nbsp;&quot;Result Register 8 for Debugging&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_RESRDm_MASK = <tt>0xff703fff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_RESRDm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_RESRDm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>14</td>
<td>0 - 13</td>
<td>rh</td>
<td><tt>0x00003fff</tt></td>
<td>Conversion Result
</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>rh</td>
<td><tt>0x00700000</tt></td>
<td>Converted Request Source
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>The conversion was requested by source 0.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>The conversion was requested by source 1.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>The conversion was requested by source 2.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>The conversion was requested by source 3.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>The conversion was requested by source 4.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHNR</td>
<td>5</td>
<td>24 - 28</td>
<td>rh</td>
<td><tt>0x1f000000</tt></td>
<td>Channel Number
</td>
</tr>
<tr>
<td>DRC</td>
<td>2</td>
<td>29 - 30</td>
<td>rh</td>
<td><tt>0x60000000</tt></td>
<td>Data Reduction Counter
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The final result is available in the result register.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>1 more conversion result has to be added to obtain the final result in the result register.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>2 more conversion results have to be added to obtain the final result in the result register.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>3 more conversion results have to be added to obtain the final result in the result register.</td></tr>
</table>
</td>
</tr>
<tr>
<td>VF</td>
<td>1</td>
<td>31 - 31</td>
<td>rh</td>
<td><tt>0x80000000</tt></td>
<td>Valid Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The result register has not been updated.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The result register has been updated.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xff703fff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xff703fff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RESRD9">&nbsp;</a>
<h3>ADC1_RESRD9</h3>
<h3>"Result Register 9 for Debugging"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RESRD9_ADDR = 0xF01015E4</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RESRDm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RESRDm_t">ADCn_RESRDm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_RESRD9.bits</b>&nbsp;&quot;Result Register 9 for Debugging&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_RESRDm_MASK = <tt>0xff703fff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_RESRDm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_RESRDm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>14</td>
<td>0 - 13</td>
<td>rh</td>
<td><tt>0x00003fff</tt></td>
<td>Conversion Result
</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>rh</td>
<td><tt>0x00700000</tt></td>
<td>Converted Request Source
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>The conversion was requested by source 0.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>The conversion was requested by source 1.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>The conversion was requested by source 2.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>The conversion was requested by source 3.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>The conversion was requested by source 4.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHNR</td>
<td>5</td>
<td>24 - 28</td>
<td>rh</td>
<td><tt>0x1f000000</tt></td>
<td>Channel Number
</td>
</tr>
<tr>
<td>DRC</td>
<td>2</td>
<td>29 - 30</td>
<td>rh</td>
<td><tt>0x60000000</tt></td>
<td>Data Reduction Counter
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The final result is available in the result register.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>1 more conversion result has to be added to obtain the final result in the result register.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>2 more conversion results have to be added to obtain the final result in the result register.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>3 more conversion results have to be added to obtain the final result in the result register.</td></tr>
</table>
</td>
</tr>
<tr>
<td>VF</td>
<td>1</td>
<td>31 - 31</td>
<td>rh</td>
<td><tt>0x80000000</tt></td>
<td>Valid Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The result register has not been updated.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The result register has been updated.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xff703fff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xff703fff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RESRD10">&nbsp;</a>
<h3>ADC1_RESRD10</h3>
<h3>"Result Register 10 for Debugging"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RESRD10_ADDR = 0xF01015E8</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RESRDm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RESRDm_t">ADCn_RESRDm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_RESRD10.bits</b>&nbsp;&quot;Result Register 10 for Debugging&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_RESRDm_MASK = <tt>0xff703fff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_RESRDm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_RESRDm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>14</td>
<td>0 - 13</td>
<td>rh</td>
<td><tt>0x00003fff</tt></td>
<td>Conversion Result
</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>rh</td>
<td><tt>0x00700000</tt></td>
<td>Converted Request Source
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>The conversion was requested by source 0.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>The conversion was requested by source 1.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>The conversion was requested by source 2.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>The conversion was requested by source 3.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>The conversion was requested by source 4.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHNR</td>
<td>5</td>
<td>24 - 28</td>
<td>rh</td>
<td><tt>0x1f000000</tt></td>
<td>Channel Number
</td>
</tr>
<tr>
<td>DRC</td>
<td>2</td>
<td>29 - 30</td>
<td>rh</td>
<td><tt>0x60000000</tt></td>
<td>Data Reduction Counter
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The final result is available in the result register.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>1 more conversion result has to be added to obtain the final result in the result register.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>2 more conversion results have to be added to obtain the final result in the result register.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>3 more conversion results have to be added to obtain the final result in the result register.</td></tr>
</table>
</td>
</tr>
<tr>
<td>VF</td>
<td>1</td>
<td>31 - 31</td>
<td>rh</td>
<td><tt>0x80000000</tt></td>
<td>Valid Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The result register has not been updated.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The result register has been updated.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xff703fff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xff703fff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RESRD11">&nbsp;</a>
<h3>ADC1_RESRD11</h3>
<h3>"Result Register 11 for Debugging"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RESRD11_ADDR = 0xF01015EC</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RESRDm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RESRDm_t">ADCn_RESRDm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_RESRD11.bits</b>&nbsp;&quot;Result Register 11 for Debugging&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_RESRDm_MASK = <tt>0xff703fff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_RESRDm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_RESRDm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>14</td>
<td>0 - 13</td>
<td>rh</td>
<td><tt>0x00003fff</tt></td>
<td>Conversion Result
</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>rh</td>
<td><tt>0x00700000</tt></td>
<td>Converted Request Source
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>The conversion was requested by source 0.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>The conversion was requested by source 1.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>The conversion was requested by source 2.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>The conversion was requested by source 3.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>The conversion was requested by source 4.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHNR</td>
<td>5</td>
<td>24 - 28</td>
<td>rh</td>
<td><tt>0x1f000000</tt></td>
<td>Channel Number
</td>
</tr>
<tr>
<td>DRC</td>
<td>2</td>
<td>29 - 30</td>
<td>rh</td>
<td><tt>0x60000000</tt></td>
<td>Data Reduction Counter
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The final result is available in the result register.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>1 more conversion result has to be added to obtain the final result in the result register.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>2 more conversion results have to be added to obtain the final result in the result register.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>3 more conversion results have to be added to obtain the final result in the result register.</td></tr>
</table>
</td>
</tr>
<tr>
<td>VF</td>
<td>1</td>
<td>31 - 31</td>
<td>rh</td>
<td><tt>0x80000000</tt></td>
<td>Valid Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The result register has not been updated.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The result register has been updated.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xff703fff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xff703fff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RESRD12">&nbsp;</a>
<h3>ADC1_RESRD12</h3>
<h3>"Result Register 12 for Debugging"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RESRD12_ADDR = 0xF01015F0</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RESRDm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RESRDm_t">ADCn_RESRDm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_RESRD12.bits</b>&nbsp;&quot;Result Register 12 for Debugging&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_RESRDm_MASK = <tt>0xff703fff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_RESRDm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_RESRDm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>14</td>
<td>0 - 13</td>
<td>rh</td>
<td><tt>0x00003fff</tt></td>
<td>Conversion Result
</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>rh</td>
<td><tt>0x00700000</tt></td>
<td>Converted Request Source
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>The conversion was requested by source 0.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>The conversion was requested by source 1.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>The conversion was requested by source 2.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>The conversion was requested by source 3.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>The conversion was requested by source 4.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHNR</td>
<td>5</td>
<td>24 - 28</td>
<td>rh</td>
<td><tt>0x1f000000</tt></td>
<td>Channel Number
</td>
</tr>
<tr>
<td>DRC</td>
<td>2</td>
<td>29 - 30</td>
<td>rh</td>
<td><tt>0x60000000</tt></td>
<td>Data Reduction Counter
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The final result is available in the result register.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>1 more conversion result has to be added to obtain the final result in the result register.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>2 more conversion results have to be added to obtain the final result in the result register.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>3 more conversion results have to be added to obtain the final result in the result register.</td></tr>
</table>
</td>
</tr>
<tr>
<td>VF</td>
<td>1</td>
<td>31 - 31</td>
<td>rh</td>
<td><tt>0x80000000</tt></td>
<td>Valid Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The result register has not been updated.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The result register has been updated.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xff703fff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xff703fff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RESRD13">&nbsp;</a>
<h3>ADC1_RESRD13</h3>
<h3>"Result Register 13 for Debugging"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RESRD13_ADDR = 0xF01015F4</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RESRDm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RESRDm_t">ADCn_RESRDm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_RESRD13.bits</b>&nbsp;&quot;Result Register 13 for Debugging&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_RESRDm_MASK = <tt>0xff703fff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_RESRDm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_RESRDm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>14</td>
<td>0 - 13</td>
<td>rh</td>
<td><tt>0x00003fff</tt></td>
<td>Conversion Result
</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>rh</td>
<td><tt>0x00700000</tt></td>
<td>Converted Request Source
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>The conversion was requested by source 0.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>The conversion was requested by source 1.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>The conversion was requested by source 2.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>The conversion was requested by source 3.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>The conversion was requested by source 4.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHNR</td>
<td>5</td>
<td>24 - 28</td>
<td>rh</td>
<td><tt>0x1f000000</tt></td>
<td>Channel Number
</td>
</tr>
<tr>
<td>DRC</td>
<td>2</td>
<td>29 - 30</td>
<td>rh</td>
<td><tt>0x60000000</tt></td>
<td>Data Reduction Counter
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The final result is available in the result register.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>1 more conversion result has to be added to obtain the final result in the result register.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>2 more conversion results have to be added to obtain the final result in the result register.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>3 more conversion results have to be added to obtain the final result in the result register.</td></tr>
</table>
</td>
</tr>
<tr>
<td>VF</td>
<td>1</td>
<td>31 - 31</td>
<td>rh</td>
<td><tt>0x80000000</tt></td>
<td>Valid Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The result register has not been updated.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The result register has been updated.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xff703fff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xff703fff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RESRD14">&nbsp;</a>
<h3>ADC1_RESRD14</h3>
<h3>"Result Register 14 for Debugging"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RESRD14_ADDR = 0xF01015F8</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RESRDm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RESRDm_t">ADCn_RESRDm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_RESRD14.bits</b>&nbsp;&quot;Result Register 14 for Debugging&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_RESRDm_MASK = <tt>0xff703fff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_RESRDm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_RESRDm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>14</td>
<td>0 - 13</td>
<td>rh</td>
<td><tt>0x00003fff</tt></td>
<td>Conversion Result
</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>rh</td>
<td><tt>0x00700000</tt></td>
<td>Converted Request Source
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>The conversion was requested by source 0.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>The conversion was requested by source 1.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>The conversion was requested by source 2.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>The conversion was requested by source 3.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>The conversion was requested by source 4.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHNR</td>
<td>5</td>
<td>24 - 28</td>
<td>rh</td>
<td><tt>0x1f000000</tt></td>
<td>Channel Number
</td>
</tr>
<tr>
<td>DRC</td>
<td>2</td>
<td>29 - 30</td>
<td>rh</td>
<td><tt>0x60000000</tt></td>
<td>Data Reduction Counter
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The final result is available in the result register.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>1 more conversion result has to be added to obtain the final result in the result register.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>2 more conversion results have to be added to obtain the final result in the result register.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>3 more conversion results have to be added to obtain the final result in the result register.</td></tr>
</table>
</td>
</tr>
<tr>
<td>VF</td>
<td>1</td>
<td>31 - 31</td>
<td>rh</td>
<td><tt>0x80000000</tt></td>
<td>Valid Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The result register has not been updated.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The result register has been updated.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xff703fff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xff703fff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RESRD15">&nbsp;</a>
<h3>ADC1_RESRD15</h3>
<h3>"Result Register 15 for Debugging"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RESRD15_ADDR = 0xF01015FC</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RESRDm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RESRDm_t">ADCn_RESRDm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_RESRD15.bits</b>&nbsp;&quot;Result Register 15 for Debugging&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_RESRDm_MASK = <tt>0xff703fff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_RESRDm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_RESRDm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>14</td>
<td>0 - 13</td>
<td>rh</td>
<td><tt>0x00003fff</tt></td>
<td>Conversion Result
</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>rh</td>
<td><tt>0x00700000</tt></td>
<td>Converted Request Source
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>The conversion was requested by source 0.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>The conversion was requested by source 1.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>The conversion was requested by source 2.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>The conversion was requested by source 3.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>The conversion was requested by source 4.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHNR</td>
<td>5</td>
<td>24 - 28</td>
<td>rh</td>
<td><tt>0x1f000000</tt></td>
<td>Channel Number
</td>
</tr>
<tr>
<td>DRC</td>
<td>2</td>
<td>29 - 30</td>
<td>rh</td>
<td><tt>0x60000000</tt></td>
<td>Data Reduction Counter
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The final result is available in the result register.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>1 more conversion result has to be added to obtain the final result in the result register.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>2 more conversion results have to be added to obtain the final result in the result register.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>3 more conversion results have to be added to obtain the final result in the result register.</td></tr>
</table>
</td>
</tr>
<tr>
<td>VF</td>
<td>1</td>
<td>31 - 31</td>
<td>rh</td>
<td><tt>0x80000000</tt></td>
<td>Valid Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The result register has not been updated.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The result register has been updated.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xff703fff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xff703fff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_VFR">&nbsp;</a>
<h3>ADC1_VFR</h3>
<h3>"Valid Flag Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_VFR_ADDR = 0xF0101600</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_VFR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_VFR_t">ADCn_VFR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_VFR.bits</b>&nbsp;&quot;Valid Flag Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_VFR_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_VFR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_VFR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>VF0</td>
<td>1</td>
<td>0 - 0</td>
<td>rwh</td>
<td><tt>0x00000001</tt></td>
<td>Valid Flag for Result Register x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The result register x does not contain valid data. Either this register has been read out or no data has been moved to it.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The result register x contains valid data that has not yet been read out.</td></tr>
</table>
</td>
</tr>
<tr>
<td>VF1</td>
<td>1</td>
<td>1 - 1</td>
<td>rwh</td>
<td><tt>0x00000002</tt></td>
<td>Valid Flag for Result Register x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The result register x does not contain valid data. Either this register has been read out or no data has been moved to it.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The result register x contains valid data that has not yet been read out.</td></tr>
</table>
</td>
</tr>
<tr>
<td>VF2</td>
<td>1</td>
<td>2 - 2</td>
<td>rwh</td>
<td><tt>0x00000004</tt></td>
<td>Valid Flag for Result Register x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The result register x does not contain valid data. Either this register has been read out or no data has been moved to it.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The result register x contains valid data that has not yet been read out.</td></tr>
</table>
</td>
</tr>
<tr>
<td>VF3</td>
<td>1</td>
<td>3 - 3</td>
<td>rwh</td>
<td><tt>0x00000008</tt></td>
<td>Valid Flag for Result Register x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The result register x does not contain valid data. Either this register has been read out or no data has been moved to it.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The result register x contains valid data that has not yet been read out.</td></tr>
</table>
</td>
</tr>
<tr>
<td>VF4</td>
<td>1</td>
<td>4 - 4</td>
<td>rwh</td>
<td><tt>0x00000010</tt></td>
<td>Valid Flag for Result Register x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The result register x does not contain valid data. Either this register has been read out or no data has been moved to it.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The result register x contains valid data that has not yet been read out.</td></tr>
</table>
</td>
</tr>
<tr>
<td>VF5</td>
<td>1</td>
<td>5 - 5</td>
<td>rwh</td>
<td><tt>0x00000020</tt></td>
<td>Valid Flag for Result Register x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The result register x does not contain valid data. Either this register has been read out or no data has been moved to it.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The result register x contains valid data that has not yet been read out.</td></tr>
</table>
</td>
</tr>
<tr>
<td>VF6</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Valid Flag for Result Register x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The result register x does not contain valid data. Either this register has been read out or no data has been moved to it.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The result register x contains valid data that has not yet been read out.</td></tr>
</table>
</td>
</tr>
<tr>
<td>VF7</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Valid Flag for Result Register x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The result register x does not contain valid data. Either this register has been read out or no data has been moved to it.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The result register x contains valid data that has not yet been read out.</td></tr>
</table>
</td>
</tr>
<tr>
<td>VF8</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Valid Flag for Result Register x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The result register x does not contain valid data. Either this register has been read out or no data has been moved to it.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The result register x contains valid data that has not yet been read out.</td></tr>
</table>
</td>
</tr>
<tr>
<td>VF9</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Valid Flag for Result Register x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The result register x does not contain valid data. Either this register has been read out or no data has been moved to it.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The result register x contains valid data that has not yet been read out.</td></tr>
</table>
</td>
</tr>
<tr>
<td>VF10</td>
<td>1</td>
<td>10 - 10</td>
<td>rwh</td>
<td><tt>0x00000400</tt></td>
<td>Valid Flag for Result Register x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The result register x does not contain valid data. Either this register has been read out or no data has been moved to it.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The result register x contains valid data that has not yet been read out.</td></tr>
</table>
</td>
</tr>
<tr>
<td>VF11</td>
<td>1</td>
<td>11 - 11</td>
<td>rwh</td>
<td><tt>0x00000800</tt></td>
<td>Valid Flag for Result Register x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The result register x does not contain valid data. Either this register has been read out or no data has been moved to it.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The result register x contains valid data that has not yet been read out.</td></tr>
</table>
</td>
</tr>
<tr>
<td>VF12</td>
<td>1</td>
<td>12 - 12</td>
<td>rwh</td>
<td><tt>0x00001000</tt></td>
<td>Valid Flag for Result Register x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The result register x does not contain valid data. Either this register has been read out or no data has been moved to it.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The result register x contains valid data that has not yet been read out.</td></tr>
</table>
</td>
</tr>
<tr>
<td>VF13</td>
<td>1</td>
<td>13 - 13</td>
<td>rwh</td>
<td><tt>0x00002000</tt></td>
<td>Valid Flag for Result Register x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The result register x does not contain valid data. Either this register has been read out or no data has been moved to it.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The result register x contains valid data that has not yet been read out.</td></tr>
</table>
</td>
</tr>
<tr>
<td>VF14</td>
<td>1</td>
<td>14 - 14</td>
<td>rwh</td>
<td><tt>0x00004000</tt></td>
<td>Valid Flag for Result Register x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The result register x does not contain valid data. Either this register has been read out or no data has been moved to it.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The result register x contains valid data that has not yet been read out.</td></tr>
</table>
</td>
</tr>
<tr>
<td>VF15</td>
<td>1</td>
<td>15 - 15</td>
<td>rwh</td>
<td><tt>0x00008000</tt></td>
<td>Valid Flag for Result Register x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The result register x does not contain valid data. Either this register has been read out or no data has been moved to it.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The result register x contains valid data that has not yet been read out.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_INTR">&nbsp;</a>
<h3>ADC1_INTR</h3>
<h3>"Interrupt Activation Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_INTR_ADDR = 0xF0101604</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_INTR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_INTR_t">ADCn_INTR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_INTR.bits</b>&nbsp;&quot;Interrupt Activation Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_INTR_MASK = <tt>0x000000ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_INTR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_INTR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SISR0</td>
<td>1</td>
<td>0 - 0</td>
<td>w</td>
<td><tt>0x00000001</tt></td>
<td>Set Interrupt for SRx Line
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The service request output SRx of the ADC kernel becomes activated.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SISR1</td>
<td>1</td>
<td>1 - 1</td>
<td>w</td>
<td><tt>0x00000002</tt></td>
<td>Set Interrupt for SRx Line
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The service request output SRx of the ADC kernel becomes activated.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SISR2</td>
<td>1</td>
<td>2 - 2</td>
<td>w</td>
<td><tt>0x00000004</tt></td>
<td>Set Interrupt for SRx Line
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The service request output SRx of the ADC kernel becomes activated.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SISR3</td>
<td>1</td>
<td>3 - 3</td>
<td>w</td>
<td><tt>0x00000008</tt></td>
<td>Set Interrupt for SRx Line
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The service request output SRx of the ADC kernel becomes activated.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SISR4</td>
<td>1</td>
<td>4 - 4</td>
<td>w</td>
<td><tt>0x00000010</tt></td>
<td>Set Interrupt for SRx Line
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The service request output SRx of the ADC kernel becomes activated.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SISR5</td>
<td>1</td>
<td>5 - 5</td>
<td>w</td>
<td><tt>0x00000020</tt></td>
<td>Set Interrupt for SRx Line
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The service request output SRx of the ADC kernel becomes activated.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SISR6</td>
<td>1</td>
<td>6 - 6</td>
<td>w</td>
<td><tt>0x00000040</tt></td>
<td>Set Interrupt for SRx Line
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The service request output SRx of the ADC kernel becomes activated.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SISR7</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Set Interrupt for SRx Line
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The service request output SRx of the ADC kernel becomes activated.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00000000</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000000ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RNPR0">&nbsp;</a>
<h3>ADC1_RNPR0</h3>
<h3>"Result Node Pointer Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RNPR0_ADDR = 0xF0101608</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RNPRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RNPRm_t">ADCn_RNPRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_RNPR0.bits</b>&nbsp;&quot;Result Node Pointer Register 0&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_RNPRm_MASK = <tt>0x77777777</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_RNPRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_RNPRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>RENP0</td>
<td>3</td>
<td>0 - 2</td>
<td>rw</td>
<td><tt>0x00000007</tt></td>
<td>Node Pointer for Result Register x
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>ADCy_SR0 is selected.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>ADCy_SR1 is selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>ADCy_SR7 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RENP1</td>
<td>3</td>
<td>4 - 6</td>
<td>rw</td>
<td><tt>0x00000070</tt></td>
<td>Node Pointer for Result Register x
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>ADCy_SR0 is selected.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>ADCy_SR1 is selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>ADCy_SR7 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RENP2</td>
<td>3</td>
<td>8 - 10</td>
<td>rw</td>
<td><tt>0x00000700</tt></td>
<td>Node Pointer for Result Register x
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>ADCy_SR0 is selected.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>ADCy_SR1 is selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>ADCy_SR7 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RENP3</td>
<td>3</td>
<td>12 - 14</td>
<td>rw</td>
<td><tt>0x00007000</tt></td>
<td>Node Pointer for Result Register x
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>ADCy_SR0 is selected.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>ADCy_SR1 is selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>ADCy_SR7 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RENP4</td>
<td>3</td>
<td>16 - 18</td>
<td>rw</td>
<td><tt>0x00070000</tt></td>
<td>Node Pointer for Result Register x
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>ADCy_SR0 is selected.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>ADCy_SR1 is selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>ADCy_SR7 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RENP5</td>
<td>3</td>
<td>20 - 22</td>
<td>rw</td>
<td><tt>0x00700000</tt></td>
<td>Node Pointer for Result Register x
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>ADCy_SR0 is selected.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>ADCy_SR1 is selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>ADCy_SR7 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RENP6</td>
<td>3</td>
<td>24 - 26</td>
<td>rw</td>
<td><tt>0x07000000</tt></td>
<td>Node Pointer for Result Register x
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>ADCy_SR0 is selected.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>ADCy_SR1 is selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>ADCy_SR7 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RENP7</td>
<td>3</td>
<td>28 - 30</td>
<td>rw</td>
<td><tt>0x70000000</tt></td>
<td>Node Pointer for Result Register x
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>ADCy_SR0 is selected.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>ADCy_SR1 is selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>ADCy_SR7 is selected.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x77777777</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x77777777</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RNPR8">&nbsp;</a>
<h3>ADC1_RNPR8</h3>
<h3>"Result Node Pointer Register 8"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RNPR8_ADDR = 0xF010160C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RNPRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RNPRm_t">ADCn_RNPRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_RNPR8.bits</b>&nbsp;&quot;Result Node Pointer Register 8&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_RNPRm_MASK = <tt>0x77777777</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_RNPRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_RNPRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>RENP0</td>
<td>3</td>
<td>0 - 2</td>
<td>rw</td>
<td><tt>0x00000007</tt></td>
<td>Node Pointer for Result Register x
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>ADCy_SR0 is selected.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>ADCy_SR1 is selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>ADCy_SR7 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RENP1</td>
<td>3</td>
<td>4 - 6</td>
<td>rw</td>
<td><tt>0x00000070</tt></td>
<td>Node Pointer for Result Register x
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>ADCy_SR0 is selected.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>ADCy_SR1 is selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>ADCy_SR7 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RENP2</td>
<td>3</td>
<td>8 - 10</td>
<td>rw</td>
<td><tt>0x00000700</tt></td>
<td>Node Pointer for Result Register x
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>ADCy_SR0 is selected.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>ADCy_SR1 is selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>ADCy_SR7 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RENP3</td>
<td>3</td>
<td>12 - 14</td>
<td>rw</td>
<td><tt>0x00007000</tt></td>
<td>Node Pointer for Result Register x
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>ADCy_SR0 is selected.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>ADCy_SR1 is selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>ADCy_SR7 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RENP4</td>
<td>3</td>
<td>16 - 18</td>
<td>rw</td>
<td><tt>0x00070000</tt></td>
<td>Node Pointer for Result Register x
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>ADCy_SR0 is selected.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>ADCy_SR1 is selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>ADCy_SR7 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RENP5</td>
<td>3</td>
<td>20 - 22</td>
<td>rw</td>
<td><tt>0x00700000</tt></td>
<td>Node Pointer for Result Register x
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>ADCy_SR0 is selected.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>ADCy_SR1 is selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>ADCy_SR7 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RENP6</td>
<td>3</td>
<td>24 - 26</td>
<td>rw</td>
<td><tt>0x07000000</tt></td>
<td>Node Pointer for Result Register x
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>ADCy_SR0 is selected.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>ADCy_SR1 is selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>ADCy_SR7 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RENP7</td>
<td>3</td>
<td>28 - 30</td>
<td>rw</td>
<td><tt>0x70000000</tt></td>
<td>Node Pointer for Result Register x
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>ADCy_SR0 is selected.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>ADCy_SR1 is selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>ADCy_SR7 is selected.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x77777777</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x77777777</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_ALR0">&nbsp;</a>
<h3>ADC1_ALR0</h3>
<h3>"Alias Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_ALR0_ADDR = 0xF0101610</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_ALR0_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000100</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_ALR0_t">ADCn_ALR0_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_ALR0.bits</b>&nbsp;&quot;Alias Register 0&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_ALR0_MASK = <tt>0x00001f1f</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_ALR0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_ALR0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ALIAS0</td>
<td>5</td>
<td>0 - 4</td>
<td>rw</td>
<td><tt>0x0000001f</tt></td>
<td>Alias Value for CH0 Conversion Requests
</td>
</tr>
<tr>
<td>ALIAS1</td>
<td>5</td>
<td>8 - 12</td>
<td>rw</td>
<td><tt>0x00001f00</tt></td>
<td>Alias Value for CH1 Conversion Requests
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00001f1f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00001f1f</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_APR">&nbsp;</a>
<h3>ADC1_APR</h3>
<h3>"Access Protection Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_APR_ADDR = 0xF0101618</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_APR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_APR_t">ADCn_APR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_APR.bits</b>&nbsp;&quot;Access Protection Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_APR_MASK = <tt>0x0000803f</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_APR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_APR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>RG0</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>Register Group x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Write actions to register group x are enabled and can modify the register contents.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Write actions to register group x are disabled and do not modify the register contents.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RG1</td>
<td>1</td>
<td>1 - 1</td>
<td>rw</td>
<td><tt>0x00000002</tt></td>
<td>Register Group x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Write actions to register group x are enabled and can modify the register contents.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Write actions to register group x are disabled and do not modify the register contents.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RG2</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>Register Group x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Write actions to register group x are enabled and can modify the register contents.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Write actions to register group x are disabled and do not modify the register contents.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RG3</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Register Group x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Write actions to register group x are enabled and can modify the register contents.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Write actions to register group x are disabled and do not modify the register contents.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RG4</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Register Group x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Write actions to register group x are enabled and can modify the register contents.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Write actions to register group x are disabled and do not modify the register contents.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RG5</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Register Group x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Write actions to register group x are enabled and can modify the register contents.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Write actions to register group x are disabled and do not modify the register contents.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ACCERR</td>
<td>1</td>
<td>15 - 15</td>
<td>rwh</td>
<td><tt>0x00008000</tt></td>
<td>Access Error
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A write access to a protected register group has not been detected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A write access to a protected register group has been detected and discarded.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000803f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000803f</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_EMCTR">&nbsp;</a>
<h3>ADC1_EMCTR</h3>
<h3>"External Multiplexer Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_EMCTR_ADDR = 0xF0101620</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_EMCTR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_EMCTR_t">ADCn_EMCTR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_EMCTR.bits</b>&nbsp;&quot;External Multiplexer Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_EMCTR_MASK = <tt>0x00ffff77</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_EMCTR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_EMCTR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SETEMUX</td>
<td>3</td>
<td>0 - 2</td>
<td>rw</td>
<td><tt>0x00000007</tt></td>
<td>Setting of External Multiplexer
</td>
</tr>
<tr>
<td>EMUX</td>
<td>3</td>
<td>4 - 6</td>
<td>rh</td>
<td><tt>0x00000070</tt></td>
<td>Current Setting for External Multiplexer
</td>
</tr>
<tr>
<td>EMSAMPLE</td>
<td>8</td>
<td>8 - 15</td>
<td>rw</td>
<td><tt>0x0000ff00</tt></td>
<td>External Multiplexer Sampling Time
</td>
</tr>
<tr>
<td>EMUXCHNR</td>
<td>5</td>
<td>16 - 20</td>
<td>rw</td>
<td><tt>0x001f0000</tt></td>
<td>Channel Number for External Multiplexer
</td>
</tr>
<tr>
<td>TROEN</td>
<td>1</td>
<td>21 - 21</td>
<td>rw</td>
<td><tt>0x00200000</tt></td>
<td>Trigger Option Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Single-input scan is selected. The trigger option is disabled (no automatic trigger of more conversions of CHx).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Multi-input scan is selected. The trigger option is enabled leading to an automatic scan through the externally connected multiplexer inputs by automatically triggering additional conversions of CHx until EMUX=0.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SCANEN</td>
<td>1</td>
<td>22 - 22</td>
<td>rw</td>
<td><tt>0x00400000</tt></td>
<td>Scan Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The scan mode is disabled. Bit field EMUX is updated by bit field SETEMUX at the beginning of a conversion of the selected channel. If bit EMUX is changed, the value of EMSAMPLE is applied.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The scan mode is enabled. Bit field EMUX is decremented by 1 for each conversion of the selected channel. After reaching 0, bit field EMUX is updated by bit field SETEMUX. The value of EMSAMPLE is always applied for the selected channel. It is recommended to write the start value of the first scan sequence to SETEMUX while EMUXEN=0.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EMUXEN</td>
<td>1</td>
<td>23 - 23</td>
<td>rw</td>
<td><tt>0x00800000</tt></td>
<td>External Multiplexer Control Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The external multiplexer control by HW is disabled. Bit field EMUX is immediately updated under SW control by writing to SETEMUX. The settings of SCANEN and TROEN are ignored.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The external multiplexer control is enabled. The update of EMUX is under HW control respecting the conversion timings.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00ffff77</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00ffff07</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000070</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_BWDENR">&nbsp;</a>
<h3>ADC1_BWDENR</h3>
<h3>"Broken Wire Detection Enable Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_BWDENR_ADDR = 0xF0101624</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_BWDENR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_BWDENR_t">ADCn_BWDENR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_BWDENR.bits</b>&nbsp;&quot;Broken Wire Detection Enable Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_BWDENR_MASK = <tt>0x00ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_BWDENR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_BWDENR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>EN0</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>Broken Wire Detection Enable for Channel CHx
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The broken wire detection is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The broken wire detection is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EN1</td>
<td>1</td>
<td>1 - 1</td>
<td>rw</td>
<td><tt>0x00000002</tt></td>
<td>Broken Wire Detection Enable for Channel CHx
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The broken wire detection is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The broken wire detection is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EN2</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>Broken Wire Detection Enable for Channel CHx
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The broken wire detection is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The broken wire detection is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EN3</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Broken Wire Detection Enable for Channel CHx
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The broken wire detection is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The broken wire detection is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EN4</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Broken Wire Detection Enable for Channel CHx
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The broken wire detection is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The broken wire detection is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EN5</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Broken Wire Detection Enable for Channel CHx
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The broken wire detection is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The broken wire detection is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EN6</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Broken Wire Detection Enable for Channel CHx
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The broken wire detection is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The broken wire detection is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EN7</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Broken Wire Detection Enable for Channel CHx
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The broken wire detection is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The broken wire detection is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EN8</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Broken Wire Detection Enable for Channel CHx
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The broken wire detection is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The broken wire detection is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EN9</td>
<td>1</td>
<td>9 - 9</td>
<td>rw</td>
<td><tt>0x00000200</tt></td>
<td>Broken Wire Detection Enable for Channel CHx
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The broken wire detection is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The broken wire detection is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EN10</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Broken Wire Detection Enable for Channel CHx
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The broken wire detection is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The broken wire detection is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EN11</td>
<td>1</td>
<td>11 - 11</td>
<td>rw</td>
<td><tt>0x00000800</tt></td>
<td>Broken Wire Detection Enable for Channel CHx
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The broken wire detection is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The broken wire detection is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EN12</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Broken Wire Detection Enable for Channel CHx
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The broken wire detection is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The broken wire detection is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EN13</td>
<td>1</td>
<td>13 - 13</td>
<td>rw</td>
<td><tt>0x00002000</tt></td>
<td>Broken Wire Detection Enable for Channel CHx
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The broken wire detection is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The broken wire detection is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EN14</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Broken Wire Detection Enable for Channel CHx
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The broken wire detection is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The broken wire detection is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EN15</td>
<td>1</td>
<td>15 - 15</td>
<td>rw</td>
<td><tt>0x00008000</tt></td>
<td>Broken Wire Detection Enable for Channel CHx
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The broken wire detection is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The broken wire detection is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EN16</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Broken Wire Detection Enable for Channel CHx
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The broken wire detection is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The broken wire detection is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EN17</td>
<td>1</td>
<td>17 - 17</td>
<td>rw</td>
<td><tt>0x00020000</tt></td>
<td>Broken Wire Detection Enable for Channel CHx
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The broken wire detection is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The broken wire detection is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EN18</td>
<td>1</td>
<td>18 - 18</td>
<td>rw</td>
<td><tt>0x00040000</tt></td>
<td>Broken Wire Detection Enable for Channel CHx
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The broken wire detection is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The broken wire detection is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EN19</td>
<td>1</td>
<td>19 - 19</td>
<td>rw</td>
<td><tt>0x00080000</tt></td>
<td>Broken Wire Detection Enable for Channel CHx
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The broken wire detection is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The broken wire detection is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EN20</td>
<td>1</td>
<td>20 - 20</td>
<td>rw</td>
<td><tt>0x00100000</tt></td>
<td>Broken Wire Detection Enable for Channel CHx
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The broken wire detection is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The broken wire detection is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EN21</td>
<td>1</td>
<td>21 - 21</td>
<td>rw</td>
<td><tt>0x00200000</tt></td>
<td>Broken Wire Detection Enable for Channel CHx
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The broken wire detection is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The broken wire detection is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EN22</td>
<td>1</td>
<td>22 - 22</td>
<td>rw</td>
<td><tt>0x00400000</tt></td>
<td>Broken Wire Detection Enable for Channel CHx
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The broken wire detection is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The broken wire detection is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EN23</td>
<td>1</td>
<td>23 - 23</td>
<td>rw</td>
<td><tt>0x00800000</tt></td>
<td>Broken Wire Detection Enable for Channel CHx
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The broken wire detection is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The broken wire detection is enabled.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_BWDCFGR">&nbsp;</a>
<h3>ADC1_BWDCFGR</h3>
<h3>"Broken Wire Detection Configuration Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_BWDCFGR_ADDR = 0xF0101628</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_BWDCFGR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_BWDCFGR_t">ADCn_BWDCFGR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_BWDCFGR.bits</b>&nbsp;&quot;Broken Wire Detection Configuration Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_BWDCFGR_MASK = <tt>0x0000001f</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_BWDCFGR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_BWDCFGR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>CHP</td>
<td>5</td>
<td>0 - 4</td>
<td>rw</td>
<td><tt>0x0000001f</tt></td>
<td>Channel Number for Preparation Phase
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000001f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000001f</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_CHENPR16">&nbsp;</a>
<h3>ADC1_CHENPR16</h3>
<h3>"Channel Event Node Pointer Register 16"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_CHENPR16_ADDR = 0xF0101668</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_CHENPRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_CHENPRm_t">ADCn_CHENPRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_CHENPR16.bits</b>&nbsp;&quot;Channel Event Node Pointer Register 16&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_CHENPRm_MASK = <tt>0x77777777</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_CHENPRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_CHENPRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>CHENP0</td>
<td>3</td>
<td>0 - 2</td>
<td>rw</td>
<td><tt>0x00000007</tt></td>
<td>Node Pointer for Channel x
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>ADCy_SR0 is selected.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>ADCy_SR1 is selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>ADCy_SR7 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHENP1</td>
<td>3</td>
<td>4 - 6</td>
<td>rw</td>
<td><tt>0x00000070</tt></td>
<td>Node Pointer for Channel x
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>ADCy_SR0 is selected.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>ADCy_SR1 is selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>ADCy_SR7 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHENP2</td>
<td>3</td>
<td>8 - 10</td>
<td>rw</td>
<td><tt>0x00000700</tt></td>
<td>Node Pointer for Channel x
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>ADCy_SR0 is selected.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>ADCy_SR1 is selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>ADCy_SR7 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHENP3</td>
<td>3</td>
<td>12 - 14</td>
<td>rw</td>
<td><tt>0x00007000</tt></td>
<td>Node Pointer for Channel x
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>ADCy_SR0 is selected.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>ADCy_SR1 is selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>ADCy_SR7 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHENP4</td>
<td>3</td>
<td>16 - 18</td>
<td>rw</td>
<td><tt>0x00070000</tt></td>
<td>Node Pointer for Channel x
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>ADCy_SR0 is selected.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>ADCy_SR1 is selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>ADCy_SR7 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHENP5</td>
<td>3</td>
<td>20 - 22</td>
<td>rw</td>
<td><tt>0x00700000</tt></td>
<td>Node Pointer for Channel x
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>ADCy_SR0 is selected.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>ADCy_SR1 is selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>ADCy_SR7 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHENP6</td>
<td>3</td>
<td>24 - 26</td>
<td>rw</td>
<td><tt>0x07000000</tt></td>
<td>Node Pointer for Channel x
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>ADCy_SR0 is selected.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>ADCy_SR1 is selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>ADCy_SR7 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CHENP7</td>
<td>3</td>
<td>28 - 30</td>
<td>rw</td>
<td><tt>0x70000000</tt></td>
<td>Node Pointer for Channel x
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>ADCy_SR0 is selected.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>ADCy_SR1 is selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>ADCy_SR7 is selected.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x77777777</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x77777777</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_CHCTR16">&nbsp;</a>
<h3>ADC1_CHCTR16</h3>
<h3>"Channel 16 Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_CHCTR16_ADDR = 0xF0101700</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_CHCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_CHCTR16.bits</b>&nbsp;&quot;Channel 16 Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_CHCTRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_CHCTRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_CHCTRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>BNDASEL</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Boundary A Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The value given by LCBR0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The value given by LCBR1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The value given by LCBR2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The value given by LCBR3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BNDBSEL</td>
<td>2</td>
<td>2 - 3</td>
<td>rw</td>
<td><tt>0x0000000c</tt></td>
<td>Boundary B Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The value given by LCBR0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The value given by LCBR1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The value given by LCBR2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The value given by LCBR3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LCC</td>
<td>3</td>
<td>4 - 6</td>
<td>rw</td>
<td><tt>0x00000070</tt></td>
<td>Limit Check Control
</td>
</tr>
<tr>
<td>SYNC</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Synchronization Request
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>This channel does not request a synchronized conversion.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>This channel requests a synchronized conversion if the ADC kernel is a potential synchronization master.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REFSEL</td>
<td>2</td>
<td>8 - 9</td>
<td>rw</td>
<td><tt>0x00000300</tt></td>
<td>Reference Input Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The standard reference input VAREF is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The alternative reference input CH0 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>reserved, do not use</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>reserved, do not use</td></tr>
</table>
</td>
</tr>
<tr>
<td>ICLSEL</td>
<td>2</td>
<td>10 - 11</td>
<td>rw</td>
<td><tt>0x00000c00</tt></td>
<td>Input Class Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The input class 0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The input class 1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The input class 2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The input class 3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RESRSEL</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Result Register Selection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Result register 0 is selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Result register 1 is selected.</td></tr>
<tr><td>F</td><td>&nbsp;</td><td>Result register 15 is selected.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_CHCTR17">&nbsp;</a>
<h3>ADC1_CHCTR17</h3>
<h3>"Channel 17 Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_CHCTR17_ADDR = 0xF0101704</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_CHCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_CHCTR17.bits</b>&nbsp;&quot;Channel 17 Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_CHCTRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_CHCTRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_CHCTRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>BNDASEL</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Boundary A Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The value given by LCBR0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The value given by LCBR1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The value given by LCBR2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The value given by LCBR3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BNDBSEL</td>
<td>2</td>
<td>2 - 3</td>
<td>rw</td>
<td><tt>0x0000000c</tt></td>
<td>Boundary B Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The value given by LCBR0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The value given by LCBR1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The value given by LCBR2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The value given by LCBR3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LCC</td>
<td>3</td>
<td>4 - 6</td>
<td>rw</td>
<td><tt>0x00000070</tt></td>
<td>Limit Check Control
</td>
</tr>
<tr>
<td>SYNC</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Synchronization Request
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>This channel does not request a synchronized conversion.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>This channel requests a synchronized conversion if the ADC kernel is a potential synchronization master.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REFSEL</td>
<td>2</td>
<td>8 - 9</td>
<td>rw</td>
<td><tt>0x00000300</tt></td>
<td>Reference Input Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The standard reference input VAREF is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The alternative reference input CH0 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>reserved, do not use</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>reserved, do not use</td></tr>
</table>
</td>
</tr>
<tr>
<td>ICLSEL</td>
<td>2</td>
<td>10 - 11</td>
<td>rw</td>
<td><tt>0x00000c00</tt></td>
<td>Input Class Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The input class 0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The input class 1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The input class 2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The input class 3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RESRSEL</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Result Register Selection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Result register 0 is selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Result register 1 is selected.</td></tr>
<tr><td>F</td><td>&nbsp;</td><td>Result register 15 is selected.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_CHCTR18">&nbsp;</a>
<h3>ADC1_CHCTR18</h3>
<h3>"Channel 18 Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_CHCTR18_ADDR = 0xF0101708</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_CHCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_CHCTR18.bits</b>&nbsp;&quot;Channel 18 Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_CHCTRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_CHCTRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_CHCTRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>BNDASEL</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Boundary A Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The value given by LCBR0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The value given by LCBR1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The value given by LCBR2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The value given by LCBR3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BNDBSEL</td>
<td>2</td>
<td>2 - 3</td>
<td>rw</td>
<td><tt>0x0000000c</tt></td>
<td>Boundary B Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The value given by LCBR0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The value given by LCBR1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The value given by LCBR2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The value given by LCBR3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LCC</td>
<td>3</td>
<td>4 - 6</td>
<td>rw</td>
<td><tt>0x00000070</tt></td>
<td>Limit Check Control
</td>
</tr>
<tr>
<td>SYNC</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Synchronization Request
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>This channel does not request a synchronized conversion.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>This channel requests a synchronized conversion if the ADC kernel is a potential synchronization master.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REFSEL</td>
<td>2</td>
<td>8 - 9</td>
<td>rw</td>
<td><tt>0x00000300</tt></td>
<td>Reference Input Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The standard reference input VAREF is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The alternative reference input CH0 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>reserved, do not use</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>reserved, do not use</td></tr>
</table>
</td>
</tr>
<tr>
<td>ICLSEL</td>
<td>2</td>
<td>10 - 11</td>
<td>rw</td>
<td><tt>0x00000c00</tt></td>
<td>Input Class Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The input class 0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The input class 1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The input class 2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The input class 3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RESRSEL</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Result Register Selection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Result register 0 is selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Result register 1 is selected.</td></tr>
<tr><td>F</td><td>&nbsp;</td><td>Result register 15 is selected.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_CHCTR19">&nbsp;</a>
<h3>ADC1_CHCTR19</h3>
<h3>"Channel 19 Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_CHCTR19_ADDR = 0xF010170C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_CHCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_CHCTR19.bits</b>&nbsp;&quot;Channel 19 Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_CHCTRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_CHCTRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_CHCTRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>BNDASEL</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Boundary A Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The value given by LCBR0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The value given by LCBR1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The value given by LCBR2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The value given by LCBR3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BNDBSEL</td>
<td>2</td>
<td>2 - 3</td>
<td>rw</td>
<td><tt>0x0000000c</tt></td>
<td>Boundary B Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The value given by LCBR0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The value given by LCBR1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The value given by LCBR2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The value given by LCBR3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LCC</td>
<td>3</td>
<td>4 - 6</td>
<td>rw</td>
<td><tt>0x00000070</tt></td>
<td>Limit Check Control
</td>
</tr>
<tr>
<td>SYNC</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Synchronization Request
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>This channel does not request a synchronized conversion.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>This channel requests a synchronized conversion if the ADC kernel is a potential synchronization master.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REFSEL</td>
<td>2</td>
<td>8 - 9</td>
<td>rw</td>
<td><tt>0x00000300</tt></td>
<td>Reference Input Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The standard reference input VAREF is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The alternative reference input CH0 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>reserved, do not use</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>reserved, do not use</td></tr>
</table>
</td>
</tr>
<tr>
<td>ICLSEL</td>
<td>2</td>
<td>10 - 11</td>
<td>rw</td>
<td><tt>0x00000c00</tt></td>
<td>Input Class Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The input class 0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The input class 1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The input class 2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The input class 3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RESRSEL</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Result Register Selection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Result register 0 is selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Result register 1 is selected.</td></tr>
<tr><td>F</td><td>&nbsp;</td><td>Result register 15 is selected.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_CHCTR20">&nbsp;</a>
<h3>ADC1_CHCTR20</h3>
<h3>"Channel 20 Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_CHCTR20_ADDR = 0xF0101710</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_CHCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_CHCTR20.bits</b>&nbsp;&quot;Channel 20 Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_CHCTRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_CHCTRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_CHCTRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>BNDASEL</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Boundary A Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The value given by LCBR0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The value given by LCBR1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The value given by LCBR2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The value given by LCBR3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BNDBSEL</td>
<td>2</td>
<td>2 - 3</td>
<td>rw</td>
<td><tt>0x0000000c</tt></td>
<td>Boundary B Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The value given by LCBR0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The value given by LCBR1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The value given by LCBR2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The value given by LCBR3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LCC</td>
<td>3</td>
<td>4 - 6</td>
<td>rw</td>
<td><tt>0x00000070</tt></td>
<td>Limit Check Control
</td>
</tr>
<tr>
<td>SYNC</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Synchronization Request
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>This channel does not request a synchronized conversion.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>This channel requests a synchronized conversion if the ADC kernel is a potential synchronization master.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REFSEL</td>
<td>2</td>
<td>8 - 9</td>
<td>rw</td>
<td><tt>0x00000300</tt></td>
<td>Reference Input Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The standard reference input VAREF is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The alternative reference input CH0 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>reserved, do not use</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>reserved, do not use</td></tr>
</table>
</td>
</tr>
<tr>
<td>ICLSEL</td>
<td>2</td>
<td>10 - 11</td>
<td>rw</td>
<td><tt>0x00000c00</tt></td>
<td>Input Class Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The input class 0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The input class 1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The input class 2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The input class 3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RESRSEL</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Result Register Selection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Result register 0 is selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Result register 1 is selected.</td></tr>
<tr><td>F</td><td>&nbsp;</td><td>Result register 15 is selected.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_CHCTR21">&nbsp;</a>
<h3>ADC1_CHCTR21</h3>
<h3>"Channel 21 Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_CHCTR21_ADDR = 0xF0101714</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_CHCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_CHCTR21.bits</b>&nbsp;&quot;Channel 21 Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_CHCTRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_CHCTRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_CHCTRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>BNDASEL</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Boundary A Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The value given by LCBR0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The value given by LCBR1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The value given by LCBR2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The value given by LCBR3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BNDBSEL</td>
<td>2</td>
<td>2 - 3</td>
<td>rw</td>
<td><tt>0x0000000c</tt></td>
<td>Boundary B Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The value given by LCBR0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The value given by LCBR1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The value given by LCBR2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The value given by LCBR3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LCC</td>
<td>3</td>
<td>4 - 6</td>
<td>rw</td>
<td><tt>0x00000070</tt></td>
<td>Limit Check Control
</td>
</tr>
<tr>
<td>SYNC</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Synchronization Request
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>This channel does not request a synchronized conversion.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>This channel requests a synchronized conversion if the ADC kernel is a potential synchronization master.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REFSEL</td>
<td>2</td>
<td>8 - 9</td>
<td>rw</td>
<td><tt>0x00000300</tt></td>
<td>Reference Input Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The standard reference input VAREF is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The alternative reference input CH0 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>reserved, do not use</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>reserved, do not use</td></tr>
</table>
</td>
</tr>
<tr>
<td>ICLSEL</td>
<td>2</td>
<td>10 - 11</td>
<td>rw</td>
<td><tt>0x00000c00</tt></td>
<td>Input Class Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The input class 0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The input class 1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The input class 2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The input class 3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RESRSEL</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Result Register Selection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Result register 0 is selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Result register 1 is selected.</td></tr>
<tr><td>F</td><td>&nbsp;</td><td>Result register 15 is selected.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_CHCTR22">&nbsp;</a>
<h3>ADC1_CHCTR22</h3>
<h3>"Channel 22 Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_CHCTR22_ADDR = 0xF0101718</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_CHCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_CHCTR22.bits</b>&nbsp;&quot;Channel 22 Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_CHCTRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_CHCTRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_CHCTRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>BNDASEL</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Boundary A Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The value given by LCBR0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The value given by LCBR1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The value given by LCBR2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The value given by LCBR3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BNDBSEL</td>
<td>2</td>
<td>2 - 3</td>
<td>rw</td>
<td><tt>0x0000000c</tt></td>
<td>Boundary B Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The value given by LCBR0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The value given by LCBR1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The value given by LCBR2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The value given by LCBR3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LCC</td>
<td>3</td>
<td>4 - 6</td>
<td>rw</td>
<td><tt>0x00000070</tt></td>
<td>Limit Check Control
</td>
</tr>
<tr>
<td>SYNC</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Synchronization Request
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>This channel does not request a synchronized conversion.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>This channel requests a synchronized conversion if the ADC kernel is a potential synchronization master.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REFSEL</td>
<td>2</td>
<td>8 - 9</td>
<td>rw</td>
<td><tt>0x00000300</tt></td>
<td>Reference Input Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The standard reference input VAREF is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The alternative reference input CH0 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>reserved, do not use</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>reserved, do not use</td></tr>
</table>
</td>
</tr>
<tr>
<td>ICLSEL</td>
<td>2</td>
<td>10 - 11</td>
<td>rw</td>
<td><tt>0x00000c00</tt></td>
<td>Input Class Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The input class 0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The input class 1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The input class 2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The input class 3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RESRSEL</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Result Register Selection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Result register 0 is selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Result register 1 is selected.</td></tr>
<tr><td>F</td><td>&nbsp;</td><td>Result register 15 is selected.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_CHCTR23">&nbsp;</a>
<h3>ADC1_CHCTR23</h3>
<h3>"Channel 23 Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_CHCTR23_ADDR = 0xF010171C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_CHCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ADC1_CHCTR23.bits</b>&nbsp;&quot;Channel 23 Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ADCn_CHCTRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ADCn_CHCTRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ADCn_CHCTRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>BNDASEL</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Boundary A Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The value given by LCBR0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The value given by LCBR1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The value given by LCBR2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The value given by LCBR3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BNDBSEL</td>
<td>2</td>
<td>2 - 3</td>
<td>rw</td>
<td><tt>0x0000000c</tt></td>
<td>Boundary B Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The value given by LCBR0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The value given by LCBR1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The value given by LCBR2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The value given by LCBR3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LCC</td>
<td>3</td>
<td>4 - 6</td>
<td>rw</td>
<td><tt>0x00000070</tt></td>
<td>Limit Check Control
</td>
</tr>
<tr>
<td>SYNC</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Synchronization Request
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>This channel does not request a synchronized conversion.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>This channel requests a synchronized conversion if the ADC kernel is a potential synchronization master.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REFSEL</td>
<td>2</td>
<td>8 - 9</td>
<td>rw</td>
<td><tt>0x00000300</tt></td>
<td>Reference Input Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The standard reference input VAREF is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The alternative reference input CH0 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>reserved, do not use</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>reserved, do not use</td></tr>
</table>
</td>
</tr>
<tr>
<td>ICLSEL</td>
<td>2</td>
<td>10 - 11</td>
<td>rw</td>
<td><tt>0x00000c00</tt></td>
<td>Input Class Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The input class 0 is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The input class 1 is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The input class 2 is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The input class 3 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RESRSEL</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Result Register Selection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Result register 0 is selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Result register 1 is selected.</td></tr>
<tr><td>F</td><td>&nbsp;</td><td>Result register 15 is selected.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>




</body>
</html>


