--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml m.twx m.ncd -o m.twr m.pcf -ucf initialize.ucf

Design file:              m.ncd
Physical constraint file: m.pcf
Device,package,speed:     xc3s400,tq144,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
CLK_PAR     |    8.988(R)|    0.475(R)|clk_BUFGP         |   0.000|
HALL11      |    2.482(R)|    1.124(R)|clk_BUFGP         |   0.000|
HALL12      |    7.279(R)|   -1.020(R)|clk_BUFGP         |   0.000|
HALL13      |    4.812(R)|    0.402(R)|clk_BUFGP         |   0.000|
HALL14      |    5.072(R)|   -0.933(R)|clk_BUFGP         |   0.000|
HALL21      |    2.601(R)|    0.862(R)|clk_BUFGP         |   0.000|
HALL22      |    5.836(R)|   -0.659(R)|clk_BUFGP         |   0.000|
HALL23      |    2.949(R)|    0.867(R)|clk_BUFGP         |   0.000|
HALL24      |    4.811(R)|   -0.566(R)|clk_BUFGP         |   0.000|
HALL31      |    3.619(R)|    0.490(R)|clk_BUFGP         |   0.000|
HALL32      |    4.651(R)|   -0.834(R)|clk_BUFGP         |   0.000|
HALL33      |    2.926(R)|    0.858(R)|clk_BUFGP         |   0.000|
HALL34      |    4.739(R)|   -0.277(R)|clk_BUFGP         |   0.000|
MOTOR_NUM<0>|    7.134(R)|   -0.433(R)|clk_BUFGP         |   0.000|
MOTOR_NUM<1>|    6.755(R)|   -1.007(R)|clk_BUFGP         |   0.000|
PARITY_IN   |    8.514(R)|   -1.911(R)|clk_BUFGP         |   0.000|
RPM_IN<0>   |    5.350(R)|    0.578(R)|clk_BUFGP         |   0.000|
RPM_IN<1>   |    4.795(R)|    0.554(R)|clk_BUFGP         |   0.000|
RPM_IN<2>   |    4.320(R)|    0.964(R)|clk_BUFGP         |   0.000|
RPM_IN<3>   |    5.295(R)|    0.886(R)|clk_BUFGP         |   0.000|
RPM_IN<4>   |    5.599(R)|    0.974(R)|clk_BUFGP         |   0.000|
RPM_IN<5>   |    5.332(R)|    0.900(R)|clk_BUFGP         |   0.000|
RPM_IN<6>   |    5.401(R)|    0.804(R)|clk_BUFGP         |   0.000|
RPM_IN<7>   |    4.369(R)|    1.037(R)|clk_BUFGP         |   0.000|
TXE         |    2.802(R)|   -0.723(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
DATA_USB<1> |    9.955(R)|clk_BUFGP         |   0.000|
DATA_USB<3> |    8.448(R)|clk_BUFGP         |   0.000|
DATA_USB<4> |    9.953(R)|clk_BUFGP         |   0.000|
DATA_USB<6> |    8.409(R)|clk_BUFGP         |   0.000|
LED<0>      |   13.025(R)|clk_BUFGP         |   0.000|
M1n1        |   14.743(R)|clk_BUFGP         |   0.000|
M1n2        |   13.650(R)|clk_BUFGP         |   0.000|
M1n3        |   13.874(R)|clk_BUFGP         |   0.000|
M1n4        |   14.101(R)|clk_BUFGP         |   0.000|
M1p1        |   14.070(R)|clk_BUFGP         |   0.000|
M1p2        |   13.959(R)|clk_BUFGP         |   0.000|
M1p3        |   13.642(R)|clk_BUFGP         |   0.000|
M1p4        |   14.913(R)|clk_BUFGP         |   0.000|
M2n1        |   14.288(R)|clk_BUFGP         |   0.000|
M2n2        |   14.102(R)|clk_BUFGP         |   0.000|
M2n3        |   13.258(R)|clk_BUFGP         |   0.000|
M2n4        |   13.476(R)|clk_BUFGP         |   0.000|
M2p1        |   13.472(R)|clk_BUFGP         |   0.000|
M2p2        |   14.164(R)|clk_BUFGP         |   0.000|
M2p3        |   12.206(R)|clk_BUFGP         |   0.000|
M2p4        |   14.787(R)|clk_BUFGP         |   0.000|
M3n1        |   13.827(R)|clk_BUFGP         |   0.000|
M3n2        |   13.824(R)|clk_BUFGP         |   0.000|
M3n3        |   13.226(R)|clk_BUFGP         |   0.000|
M3n4        |   13.782(R)|clk_BUFGP         |   0.000|
M3p1        |   12.708(R)|clk_BUFGP         |   0.000|
M3p2        |   14.713(R)|clk_BUFGP         |   0.000|
M3p3        |   12.580(R)|clk_BUFGP         |   0.000|
M3p4        |   13.858(R)|clk_BUFGP         |   0.000|
USB_WR      |    9.553(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   28.301|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
HALL11         |LED<1>         |   11.469|
HALL11         |M1n1           |    8.588|
HALL11         |M1p1           |    9.084|
HALL11         |M3n1           |    9.738|
HALL11         |M3p1           |    8.084|
HALL12         |M1n2           |   11.890|
HALL12         |M1p2           |    8.842|
HALL12         |M3n2           |   10.971|
HALL12         |M3p2           |   11.612|
HALL13         |M1n3           |    8.973|
HALL13         |M1p3           |   12.612|
HALL13         |M3n3           |    8.325|
HALL13         |M3p3           |    9.518|
HALL14         |M1n4           |   10.592|
HALL14         |M1p4           |    9.970|
HALL14         |M3n4           |   10.805|
HALL14         |M3p4           |    9.203|
HALL21         |LED<2>         |   10.497|
HALL21         |M2n1           |    8.921|
HALL21         |M2p1           |    8.698|
HALL21         |M3n1           |    9.043|
HALL21         |M3p1           |    7.892|
HALL22         |M2n2           |   12.012|
HALL22         |M2p2           |    8.175|
HALL22         |M3n2           |   12.211|
HALL22         |M3p2           |   11.872|
HALL23         |M2n3           |    8.591|
HALL23         |M2p3           |    8.989|
HALL23         |M3n3           |    8.486|
HALL23         |M3p3           |    9.272|
HALL24         |M2n4           |   10.335|
HALL24         |M2p4           |    9.828|
HALL24         |M3n4           |   10.798|
HALL24         |M3p4           |    9.687|
HALL31         |LED<3>         |    9.631|
HALL31         |M1n1           |    8.901|
HALL31         |M1p1           |    8.702|
HALL31         |M2n1           |    8.830|
HALL31         |M2p1           |    8.904|
HALL32         |M1n2           |   11.841|
HALL32         |M1p2           |    8.081|
HALL32         |M2n2           |   11.592|
HALL32         |M2p2           |    8.014|
HALL33         |M1n3           |    8.785|
HALL33         |M1p3           |   11.980|
HALL33         |M2n3           |    8.786|
HALL33         |M2p3           |    8.347|
HALL34         |M1n4           |   11.338|
HALL34         |M1p4           |    9.712|
HALL34         |M2n4           |   10.881|
HALL34         |M2p4           |    9.466|
---------------+---------------+---------+


Analysis completed Sun Feb 01 16:18:55 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 188 MB



