@verdi rc file Version 1.0
[General]
saveDB = TRUE
relativePath = FALSE
saveSingleView = FALSE
saveNWaveWinId = 
VerdiVersion = Verdi_R-2020.12-SP2
[KeyNote]
Line1 = Automatic Backup 0
Line2 = Save Open Database Information: Yes
Line3 = Path Option: Absolute Paths
Line4 = Windows Option: All Windows
[OneSearch]
isExisted = TRUE
[TestBench]
ConstrViewShow = 0
InherViewShow = 0
FSDBMsgShow = 0
AnnotationShow = 0
Console = TRUE
powerDumped = 0
[fusa]
fdb_server = 
fdb_proj = 
fdb_campaign = 
fdb_tool = 
[hb]
postSimFile = /home/DAVID_BADILLA/Documents/Proyecto_1_Verificacion/inter.fsdb
syncTime = 0
viewport = 0 26 1360 704 0 0 274 898
activeNode = "prll_d_reg"
activeScope = "prll_d_reg"
activeFile = "Library.sv#inc___vcs_unit__1__2#"
interactiveMode = False
viewType = Source
simulatorMode = False
sourceBeginLine = 58
baMode = False
srcLineNum = True
AutoWrap = True
IdentifyFalseLogic = False
syncSignal = False
traceMode = Hierarchical
showTraceInSchema = True
paMode = False
funcMode = False
powerAwareAnnot = True
safetyAwareAnnot = True
amsAnnot = True
DnDtraceCrossHierOnly = True
leadingZero = False
signalPane = True
SourceVerticalScrollLines = 5
Scope1 = "prll_d_reg"
multipleSelection = 1 58 2 0 0
sdfCheckUndef = FALSE
simFlow = FALSE
[hb.design]
importCmd = "-simflow" "-dbdir" "./salida.daidir" 
invokeDir = /home/DAVID_BADILLA/Documents/Proyecto_1_Verificacion
[hb.sourceTab.1]
scope = prll_d_reg
File = /home/DAVID_BADILLA/Documents/Proyecto_1_Verificacion/Library.sv#inc___vcs_unit__1__2#
Line = 59
[nMemoryManager]
WaveformFile = /home/DAVID_BADILLA/Documents/Proyecto_1_Verificacion/inter.fsdb
UserActionNum = 0
nMemWindowNum = 0
