design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GRT_ADJUSTMENT,STD_CELL_LIBRARY,DIODE_INSERTION_STRATEGY
/home/rodrigowue/IC1-CASS-2023/openlane/egd_top_wrapper,egd_top_wrapper,23_11_03_13_38,flow completed,0h9m8s0ms,0h6m49s0ms,106460.37927565425,0.07349630442499999,47907.17067404441,46.71,744.13,3521,0,0,0,0,0,0,0,2,0,-1,-1,167211,30264,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,129989855.0,0.0,59.32,66.39,18.1,34.78,-1,4561,4910,41,363,0,0,0,4717,45,0,82,51,2208,45,8,35,193,340,29,186,902,0,1088,64347.96479999999,-1,-1,-1,-1,-1,-1,-1,-1,-1,28.76,25.0,40.0,25,3,1,45,153.18,153.6,0.3,0.47,sky130_fd_sc_hd,10,AREA 3
