{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "core_clock: 3200.0000"
  ],
  "cts__clock__skew__hold": 882.517,
  "cts__clock__skew__hold__post_repair": 888.885,
  "cts__clock__skew__hold__pre_repair": 888.885,
  "cts__clock__skew__setup": 882.512,
  "cts__clock__skew__setup__post_repair": 888.88,
  "cts__clock__skew__setup__pre_repair": 888.88,
  "cts__design__core__area": 30403.3,
  "cts__design__core__area__post_repair": 30403.3,
  "cts__design__core__area__pre_repair": 30403.3,
  "cts__design__die__area": 32030.3,
  "cts__design__die__area__post_repair": 32030.3,
  "cts__design__die__area__pre_repair": 32030.3,
  "cts__design__instance__area": 14133.7,
  "cts__design__instance__area__macros": 0,
  "cts__design__instance__area__macros__post_repair": 0,
  "cts__design__instance__area__macros__pre_repair": 0,
  "cts__design__instance__area__post_repair": 12732.9,
  "cts__design__instance__area__pre_repair": 12732.9,
  "cts__design__instance__area__stdcell": 14133.7,
  "cts__design__instance__area__stdcell__post_repair": 12732.9,
  "cts__design__instance__area__stdcell__pre_repair": 12732.9,
  "cts__design__instance__count": 17437,
  "cts__design__instance__count__hold_buffer": 714.0,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 15865,
  "cts__design__instance__count__pre_repair": 15865,
  "cts__design__instance__count__setup_buffer": 858.0,
  "cts__design__instance__count__stdcell": 17437,
  "cts__design__instance__count__stdcell__post_repair": 15865,
  "cts__design__instance__count__stdcell__pre_repair": 15865,
  "cts__design__instance__displacement__max": 10.782,
  "cts__design__instance__displacement__mean": 0.296,
  "cts__design__instance__displacement__total": 5452.76,
  "cts__design__instance__utilization": 0.464876,
  "cts__design__instance__utilization__post_repair": 0.418802,
  "cts__design__instance__utilization__pre_repair": 0.418802,
  "cts__design__instance__utilization__stdcell": 0.464876,
  "cts__design__instance__utilization__stdcell__post_repair": 0.418802,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.418802,
  "cts__design__io": 264,
  "cts__design__io__post_repair": 264,
  "cts__design__io__pre_repair": 264,
  "cts__design__violations": 0,
  "cts__power__internal__total": 0.00536085,
  "cts__power__internal__total__post_repair": 0.00513226,
  "cts__power__internal__total__pre_repair": 0.00513226,
  "cts__power__leakage__total": 2.00252e-08,
  "cts__power__leakage__total__post_repair": 1.7064e-08,
  "cts__power__leakage__total__pre_repair": 1.7064e-08,
  "cts__power__switching__total": 0.00493813,
  "cts__power__switching__total__post_repair": 0.00493857,
  "cts__power__switching__total__pre_repair": 0.00493857,
  "cts__power__total": 0.010299,
  "cts__power__total__post_repair": 0.0100708,
  "cts__power__total__pre_repair": 0.0100708,
  "cts__route__wirelength__estimated": 193540,
  "cts__timing__drv__hold_violation_count": 1,
  "cts__timing__drv__hold_violation_count__post_repair": 1516,
  "cts__timing__drv__hold_violation_count__pre_repair": 1516,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.953826,
  "cts__timing__drv__max_cap_limit__post_repair": 0.94392,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.94392,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 1e+30,
  "cts__timing__drv__max_fanout_limit__post_repair": 1e+30,
  "cts__timing__drv__max_fanout_limit__pre_repair": 1e+30,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.27865,
  "cts__timing__drv__max_slew_limit__post_repair": 0.176653,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.176653,
  "cts__timing__drv__setup_violation_count": 1630,
  "cts__timing__drv__setup_violation_count__post_repair": 1879,
  "cts__timing__drv__setup_violation_count__pre_repair": 1879,
  "cts__timing__setup__tns": -1343690.0,
  "cts__timing__setup__tns__post_repair": -4268570.0,
  "cts__timing__setup__tns__pre_repair": -4268570.0,
  "cts__timing__setup__ws": -1179.15,
  "cts__timing__setup__ws__post_repair": -3310.49,
  "cts__timing__setup__ws__pre_repair": -3310.49,
  "detailedplace__cpu__total": 14.39,
  "detailedplace__design__core__area": 30403.3,
  "detailedplace__design__die__area": 32030.3,
  "detailedplace__design__instance__area": 12603.1,
  "detailedplace__design__instance__area__macros": 0,
  "detailedplace__design__instance__area__stdcell": 12603.1,
  "detailedplace__design__instance__count": 15653,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 15653,
  "detailedplace__design__instance__displacement__max": 6.7805,
  "detailedplace__design__instance__displacement__mean": 0.819,
  "detailedplace__design__instance__displacement__total": 13617.8,
  "detailedplace__design__instance__utilization": 0.414532,
  "detailedplace__design__instance__utilization__stdcell": 0.414532,
  "detailedplace__design__io": 264,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 367216.0,
  "detailedplace__power__internal__total": 0.00498596,
  "detailedplace__power__leakage__total": 1.67853e-08,
  "detailedplace__power__switching__total": 0.00474442,
  "detailedplace__power__total": 0.00973039,
  "detailedplace__route__wirelength__estimated": 157342,
  "detailedplace__runtime__total": "0:17.42",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.94392,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 1e+30,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.177229,
  "detailedplace__timing__drv__setup_violation_count": 1873,
  "detailedplace__timing__setup__tns": -3304970.0,
  "detailedplace__timing__setup__ws": -2482.64,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 20485,
  "detailedroute__route__drc_errors__iter:10": 5,
  "detailedroute__route__drc_errors__iter:11": 4,
  "detailedroute__route__drc_errors__iter:12": 4,
  "detailedroute__route__drc_errors__iter:13": 4,
  "detailedroute__route__drc_errors__iter:14": 4,
  "detailedroute__route__drc_errors__iter:15": 4,
  "detailedroute__route__drc_errors__iter:16": 4,
  "detailedroute__route__drc_errors__iter:17": 4,
  "detailedroute__route__drc_errors__iter:18": 3,
  "detailedroute__route__drc_errors__iter:19": 2,
  "detailedroute__route__drc_errors__iter:2": 5158,
  "detailedroute__route__drc_errors__iter:20": 1,
  "detailedroute__route__drc_errors__iter:21": 0,
  "detailedroute__route__drc_errors__iter:3": 4824,
  "detailedroute__route__drc_errors__iter:4": 742,
  "detailedroute__route__drc_errors__iter:5": 192,
  "detailedroute__route__drc_errors__iter:6": 59,
  "detailedroute__route__drc_errors__iter:7": 25,
  "detailedroute__route__drc_errors__iter:8": 10,
  "detailedroute__route__drc_errors__iter:9": 7,
  "detailedroute__route__net": 17596,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 174578,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 174578,
  "detailedroute__route__wirelength": 254000,
  "detailedroute__route__wirelength__iter:1": 254978,
  "detailedroute__route__wirelength__iter:10": 254013,
  "detailedroute__route__wirelength__iter:11": 254014,
  "detailedroute__route__wirelength__iter:12": 254014,
  "detailedroute__route__wirelength__iter:13": 254014,
  "detailedroute__route__wirelength__iter:14": 254014,
  "detailedroute__route__wirelength__iter:15": 254014,
  "detailedroute__route__wirelength__iter:16": 254014,
  "detailedroute__route__wirelength__iter:17": 254014,
  "detailedroute__route__wirelength__iter:18": 254002,
  "detailedroute__route__wirelength__iter:19": 254000,
  "detailedroute__route__wirelength__iter:2": 254740,
  "detailedroute__route__wirelength__iter:20": 254000,
  "detailedroute__route__wirelength__iter:21": 254000,
  "detailedroute__route__wirelength__iter:3": 254292,
  "detailedroute__route__wirelength__iter:4": 254131,
  "detailedroute__route__wirelength__iter:5": 254079,
  "detailedroute__route__wirelength__iter:6": 254052,
  "detailedroute__route__wirelength__iter:7": 254026,
  "detailedroute__route__wirelength__iter:8": 254017,
  "detailedroute__route__wirelength__iter:9": 254013,
  "finish__clock__skew__hold": 81.7495,
  "finish__clock__skew__setup": 79.1326,
  "finish__cpu__total": 44.92,
  "finish__design__core__area": 30403.3,
  "finish__design__die__area": 32030.3,
  "finish__design__instance__area": 14133.7,
  "finish__design__instance__area__macros": 0,
  "finish__design__instance__area__stdcell": 14133.7,
  "finish__design__instance__count": 17437,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 17437,
  "finish__design__instance__utilization": 0.464876,
  "finish__design__instance__utilization__stdcell": 0.464876,
  "finish__design__io": 264,
  "finish__mem__peak": 606548.0,
  "finish__power__internal__total": 0.00555483,
  "finish__power__leakage__total": 2.00252e-08,
  "finish__power__switching__total": 0.00277,
  "finish__power__total": 0.00832485,
  "finish__runtime__total": "0:45.53",
  "finish__timing__drv__hold_violation_count": 0.0,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.957561,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 1e+30,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.720338,
  "finish__timing__drv__setup_violation_count": 1.0,
  "finish__timing__setup__tns": -1678.43,
  "finish__timing__setup__ws": -335.713,
  "finish__timing__wns_percent_delay": -8.763145,
  "floorplan__cpu__total": 3.48,
  "floorplan__design__core__area": 30403.3,
  "floorplan__design__die__area": 32030.3,
  "floorplan__design__instance__area": 8722.86,
  "floorplan__design__instance__area__macros": 0,
  "floorplan__design__instance__area__stdcell": 8722.86,
  "floorplan__design__instance__count": 15366,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 15366,
  "floorplan__design__instance__utilization": 0.286905,
  "floorplan__design__instance__utilization__stdcell": 0.286905,
  "floorplan__design__io": 264,
  "floorplan__mem__peak": 297848.0,
  "floorplan__power__internal__total": 0.00248884,
  "floorplan__power__leakage__total": 8.62507e-09,
  "floorplan__power__switching__total": 0.00122951,
  "floorplan__power__total": 0.00371836,
  "floorplan__runtime__total": "0:03.74",
  "floorplan__timing__setup__tns": -11530600.0,
  "floorplan__timing__setup__ws": -7320.08,
  "globalplace__cpu__total": 16.54,
  "globalplace__design__core__area": 30403.3,
  "globalplace__design__die__area": 32030.3,
  "globalplace__design__instance__area": 8722.86,
  "globalplace__design__instance__area__macros": 0,
  "globalplace__design__instance__area__stdcell": 8722.86,
  "globalplace__design__instance__count": 15366,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 15366,
  "globalplace__design__instance__utilization": 0.286905,
  "globalplace__design__instance__utilization__stdcell": 0.286905,
  "globalplace__design__io": 264,
  "globalplace__mem__peak": 384696.0,
  "globalplace__power__internal__total": 0.00246453,
  "globalplace__power__leakage__total": 8.62507e-09,
  "globalplace__power__switching__total": 0.00329613,
  "globalplace__power__total": 0.00576067,
  "globalplace__runtime__total": "0:17.03",
  "globalplace__timing__setup__tns": -38634800.0,
  "globalplace__timing__setup__ws": -19701.8,
  "globalroute__antenna__violating__nets": 0,
  "globalroute__antenna__violating__pins": 0,
  "globalroute__clock__skew__hold": 883.525,
  "globalroute__clock__skew__setup": 883.075,
  "globalroute__design__core__area": 30403.3,
  "globalroute__design__die__area": 32030.3,
  "globalroute__design__instance__area": 14133.7,
  "globalroute__design__instance__area__macros": 0,
  "globalroute__design__instance__area__stdcell": 14133.7,
  "globalroute__design__instance__count": 17437,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__stdcell": 17437,
  "globalroute__design__instance__utilization": 0.464876,
  "globalroute__design__instance__utilization__stdcell": 0.464876,
  "globalroute__design__io": 264,
  "globalroute__power__internal__total": 0.00553142,
  "globalroute__power__leakage__total": 2.00252e-08,
  "globalroute__power__switching__total": 0.00564751,
  "globalroute__power__total": 0.0111789,
  "globalroute__timing__clock__slack": -1497.832,
  "globalroute__timing__drv__hold_violation_count": 1,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.900459,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 1e+30,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.200522,
  "globalroute__timing__drv__setup_violation_count": 1706,
  "globalroute__timing__setup__tns": -1717260.0,
  "globalroute__timing__setup__ws": -1497.83,
  "placeopt__cpu__total": 16.54,
  "placeopt__design__core__area": 30403.3,
  "placeopt__design__core__area__pre_opt": 30403.3,
  "placeopt__design__die__area": 32030.3,
  "placeopt__design__die__area__pre_opt": 32030.3,
  "placeopt__design__instance__area": 12603.1,
  "placeopt__design__instance__area__macros": 0,
  "placeopt__design__instance__area__macros__pre_opt": 0,
  "placeopt__design__instance__area__pre_opt": 8722.86,
  "placeopt__design__instance__area__stdcell": 12603.1,
  "placeopt__design__instance__area__stdcell__pre_opt": 8722.86,
  "placeopt__design__instance__count": 15653,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 15366,
  "placeopt__design__instance__count__stdcell": 15653,
  "placeopt__design__instance__count__stdcell__pre_opt": 15366,
  "placeopt__design__instance__utilization": 0.414532,
  "placeopt__design__instance__utilization__pre_opt": 0.286905,
  "placeopt__design__instance__utilization__stdcell": 0.414532,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.286905,
  "placeopt__design__io": 264,
  "placeopt__design__io__pre_opt": 264,
  "placeopt__mem__peak": 384696.0,
  "placeopt__power__internal__total": 0.0049759,
  "placeopt__power__internal__total__pre_opt": 0.00246453,
  "placeopt__power__leakage__total": 1.67853e-08,
  "placeopt__power__leakage__total__pre_opt": 8.62507e-09,
  "placeopt__power__switching__total": 0.00464462,
  "placeopt__power__switching__total__pre_opt": 0.00329613,
  "placeopt__power__total": 0.00962053,
  "placeopt__power__total__pre_opt": 0.00576067,
  "placeopt__runtime__total": "0:17.03",
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.955035,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 1e+30,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.170621,
  "placeopt__timing__drv__setup_violation_count": 1869,
  "placeopt__timing__setup__tns": -3206150.0,
  "placeopt__timing__setup__tns__pre_opt": -38634800.0,
  "placeopt__timing__setup__ws": -2421.14,
  "placeopt__timing__setup__ws__pre_opt": -19701.8,
  "run__flow__design": "ibex",
  "run__flow__generate_date": "2023-01-20 13:42",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-6565-g7d2bade83",
  "run__flow__platform": "intel22",
  "run__flow__platform__capacitance_units": "1fF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1uW",
  "run__flow__platform__resistance_units": "1ohm",
  "run__flow__platform__time_units": "1ps",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "edcdbdb80fc4e37a2f79567fa40becf24410f069",
  "run__flow__scripts_commit": "17d6d54f0bf6f520a9e6a7a6d576f587c6742c79",
  "run__flow__uuid": "58107617-bff4-4374-b067-3ccad44e150a",
  "run__flow__variant": "base",
  "synth__cpu__total": 130.19,
  "synth__design__instance__area__stdcell": 9184.3794,
  "synth__design__instance__count__stdcell": 16702.0,
  "synth__mem__peak": 320016.0,
  "synth__runtime__total": "2:14.39",
  "total_time": "0:03:55.140000"
}