#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Jan 13 10:19:39 2023
# Process ID: 3784
# Current directory: C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13868 C:\Users\Marco\Desktop\GitHub\Architettura\Esercitazione_4\Esercitazione_4\Esercitazione_4.xpr
# Log file: C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/vivado.log
# Journal file: C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4\vivado.jou
# Running On: LAPTOP-RRM7JM00, OS: Windows, CPU Frequency: 1800 MHz, CPU Physical cores: 4, Host memory: 8461 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.xpr
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.1 available at C:/Xilinx/Vivado/2022.1/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.1 available at C:/Xilinx/Vivado/2022.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.1 available at C:/Xilinx/Vivado/2022.1/data/boards/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.1 available at C:/Xilinx/Vivado/2022.1/data/boards/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.1 available at C:/Xilinx/Vivado/2022.1/data/boards/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-10:part0:1.1 available at C:/Xilinx/Vivado/2022.1/data/boards/board_files/cora-z7-10/B.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/boards/board_files/eclypse-z7/A.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.1 available at C:/Xilinx/Vivado/2022.1/data/boards/board_files/eclypse-z7/B.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2022.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at C:/Xilinx/Vivado/2022.1/data/boards/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at C:/Xilinx/Vivado/2022.1/data/boards/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/boards/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.1 available at C:/Xilinx/Vivado/2022.1/data/boards/board_files/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.1 available at C:/Xilinx/Vivado/2022.1/data/boards/board_files/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/boards/board_files/zybo/B.4/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:41 ; elapsed = 00:00:16 . Memory (MB): peak = 1632.664 ; gain = 0.000
update_compile_order -fileset sources_1
close_project
open_project C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a12ticsg325-1L
Top: shift_register
INFO: [Device 21-403] Loading part xc7a12ticsg325-1L
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1865.465 ; gain = 232.801
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'shift_register' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:45]
INFO: [Synth 8-226] default block is never used [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:67]
INFO: [Synth 8-226] default block is never used [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (0#1) [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:45]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1952.223 ; gain = 319.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1968.562 ; gain = 335.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1968.562 ; gain = 335.898
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1968.562 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2030.070 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2041.477 ; gain = 408.812
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2041.477 ; gain = 408.812
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'shift_register_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'shift_register_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj shift_register_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_register'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_register_tb_behav xil_defaultlib.shift_register_tb -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_register_tb_behav xil_defaultlib.shift_register_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture shift_register_behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture shift_register_tb_arch of entity xil_defaultlib.shift_register_tb
Built simulation snapshot shift_register_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "shift_register_tb_behav -key {Behavioral:sim_1:Functional:shift_register_tb} -tclbatch {shift_register_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source shift_register_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'shift_register_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2083.418 ; gain = 18.184
close [ open C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd w ]
add_files C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd
update_compile_order -fileset sources_1
close [ open C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/FF.vhd w ]
add_files C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/FF.vhd
update_compile_order -fileset sources_1
set_property top FF [current_fileset]
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2162.258 ; gain = 78.672
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FF' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/FF.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'FF' (0#1) [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/FF.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2242.566 ; gain = 158.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2266.391 ; gain = 182.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2266.391 ; gain = 182.805
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2266.391 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2266.391 ; gain = 182.805
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2266.391 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FF' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/FF.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'FF' (0#1) [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/FF.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2266.391 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2266.391 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2266.391 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2266.391 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2266.391 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2266.391 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FF' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/FF.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'FF' (0#1) [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/FF.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2266.391 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2266.391 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2266.391 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2269.750 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2269.750 ; gain = 3.359
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2269.750 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FF' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/FF.vhd:42]
WARNING: [Synth 8-614] signal 'state' is read in the process but is not in the sensitivity list [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/FF.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'FF' (0#1) [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/FF.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2269.750 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2269.750 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2269.750 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2281.359 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2281.359 ; gain = 11.609
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2281.359 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-2551] possible infinite loop; process does not have a wait statement [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/FF.vhd:53]
INFO: [Synth 8-638] synthesizing module 'FF' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/FF.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'FF' (0#1) [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/FF.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2281.359 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2281.359 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2281.359 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2286.309 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2286.309 ; gain = 4.949
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2286.309 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FF' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/FF.vhd:42]
WARNING: [Synth 8-614] signal 'data_in' is read in the process but is not in the sensitivity list [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/FF.vhd:47]
WARNING: [Synth 8-614] signal 'state' is read in the process but is not in the sensitivity list [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/FF.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'FF' (0#1) [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/FF.vhd:42]
WARNING: [Synth 8-3330] design FF has an empty top module
WARNING: [Synth 8-7129] Port clk in module FF is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2286.309 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2286.309 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2286.309 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2296.207 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2296.207 ; gain = 9.898
set_property top shift_unit [current_fileset]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2296.207 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-439] module 'shift_unit' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2296.207 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2296.207 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2296.207 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'shift_unit' (0#1) [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:45]
WARNING: [Synth 8-3330] design shift_unit has an empty top module
WARNING: [Synth 8-7129] Port input[1] in module shift_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[2] in module shift_unit is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2296.207 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2296.207 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2296.207 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2303.789 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2303.789 ; gain = 7.582
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2303.789 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-2788] types for range bounds are not compatible [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:42]
ERROR: [Synth 8-9645] index constraint cannot apply to non array type 'integer' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:42]
INFO: [Synth 8-10126] unit 'shift_unit' ignored due to previous errors [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:45]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2303.789 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2303.789 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2303.789 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-10098] type error near 'ceil' ; expected type 'natural' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:42]
ERROR: [Synth 8-9823] no feasible entry for subprogram 'ceil' found [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:42]
INFO: [Synth 8-10126] unit 'shift_unit' ignored due to previous errors [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:45]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2303.789 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2303.789 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2303.789 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-2788] types for range bounds are not compatible [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:42]
ERROR: [Synth 8-9645] index constraint cannot apply to non array type 'natural' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:42]
INFO: [Synth 8-10126] unit 'shift_unit' ignored due to previous errors [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:45]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2303.789 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2303.789 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2303.789 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-2788] types for range bounds are not compatible [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:42]
ERROR: [Synth 8-9645] index constraint cannot apply to non array type 'natural' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:42]
INFO: [Synth 8-10126] unit 'shift_unit' ignored due to previous errors [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:45]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2303.789 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2303.789 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2303.789 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'shift_unit' (0#1) [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:46]
WARNING: [Synth 8-3330] design shift_unit has an empty top module
WARNING: [Synth 8-7129] Port input[1] in module shift_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[2] in module shift_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[3] in module shift_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[4] in module shift_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[5] in module shift_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[6] in module shift_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[7] in module shift_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[8] in module shift_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[3] in module shift_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[2] in module shift_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[1] in module shift_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[0] in module shift_unit is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2303.789 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2303.789 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2303.789 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2315.109 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2315.109 ; gain = 11.320
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2315.109 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-36] 'unsigned' is not declared [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:63]
INFO: [Synth 8-10126] unit 'shift_unit_arch' ignored due to previous errors [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:69]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2315.109 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2315.109 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2315.109 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-9788] near 'unsigned' ; type conversion does not match type 'natural' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:64]
INFO: [Synth 8-10126] unit 'shift_unit_arch' ignored due to previous errors [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:70]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2315.109 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2315.109 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2315.109 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-9788] near 'unsigned' ; type conversion does not match type 'natural' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:64]
INFO: [Synth 8-10126] unit 'shift_unit_arch' ignored due to previous errors [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:70]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2315.109 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2315.109 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2315.109 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:51]
ERROR: [Synth 8-421] mismatched array sizes in rhs and lhs of assignment [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:54]
ERROR: [Synth 8-285] failed synthesizing module 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:51]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2315.109 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2315.109 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2315.109 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'shift_unit' (0#1) [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:51]
WARNING: [Synth 8-7129] Port sh_dir in module shift_unit is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2315.109 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2315.109 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2315.109 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2331.094 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2334.004 ; gain = 18.895
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2334.887 ; gain = 0.883
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'shift_unit' (0#1) [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:51]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2334.887 ; gain = 0.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2334.887 ; gain = 0.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2334.887 ; gain = 0.883
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2351.289 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2351.289 ; gain = 17.285
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2351.289 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-9224] cannot convert type 'unsigned' to type 'natural' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:64]
INFO: [Synth 8-10126] unit 'shift_unit_arch' ignored due to previous errors [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:70]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2351.289 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2351.289 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2351.523 ; gain = 0.234
---------------------------------------------------------------------------------
ERROR: [Synth 8-9224] cannot convert type 'std_logic_vector' to type 'natural' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:64]
INFO: [Synth 8-10126] unit 'shift_unit_arch' ignored due to previous errors [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:70]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2351.523 ; gain = 0.234
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2351.523 ; gain = 0.234
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2354.461 ; gain = 0.430
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'shift_unit' (0#1) [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:51]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2354.461 ; gain = 0.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2354.461 ; gain = 0.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2354.461 ; gain = 0.430
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2371.812 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2371.812 ; gain = 17.781
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2371.812 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'shift_unit' (0#1) [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:51]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2371.812 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2371.812 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2371.812 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2372.008 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2372.008 ; gain = 0.195
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2372.008 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'shift_unit' (0#1) [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:51]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2372.008 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2372.008 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2372.008 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2376.195 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2376.195 ; gain = 4.188
close [ open C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shitf_unit_tb.vhd w ]
add_files C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shitf_unit_tb.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shitf_unit_tb.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shitf_unit_tb.vhd
remove_files  C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shitf_unit_tb.vhd
WARNING: [Vivado 12-818] No files matched 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shitf_unit_tb.vhd'
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sim_1/new/shift_unit_tb.vhd w ]
add_files -fileset sim_1 C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sim_1/new/shift_unit_tb.vhd
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'shift_register_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'shift_register_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj shift_register_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_register_tb_behav xil_defaultlib.shift_register_tb -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_register_tb_behav xil_defaultlib.shift_register_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "shift_register_tb_behav -key {Behavioral:sim_1:Functional:shift_register_tb} -tclbatch {shift_register_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source shift_register_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'shift_register_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2376.352 ; gain = 0.156
set_property top shift_unit_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'shift_unit_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: Impossibile accedere al file. Il file  utilizzato da un altro processo: "C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'shift_unit_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'shift_unit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj shift_unit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sim_1/new/shift_unit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_unit_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_unit_tb_behav xil_defaultlib.shift_unit_tb -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_unit_tb_behav xil_defaultlib.shift_unit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'input_left' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:54]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling architecture shift_unit_arch of entity xil_defaultlib.shift_unit [shift_unit_default]
Compiling architecture shift_unit_tb_arch of entity xil_defaultlib.shift_unit_tb
Built simulation snapshot shift_unit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "shift_unit_tb_behav -key {Behavioral:sim_1:Functional:shift_unit_tb} -tclbatch {shift_unit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source shift_unit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'shift_unit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2376.570 ; gain = 0.219
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'shift_unit_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'shift_unit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj shift_unit_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'shift_unit_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_unit_tb_behav xil_defaultlib.shift_unit_tb -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_unit_tb_behav xil_defaultlib.shift_unit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'input_left' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:54]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2384.832 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'shift_unit_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj shift_unit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_unit'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'shift_unit_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_unit_tb_behav xil_defaultlib.shift_unit_tb -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_unit_tb_behav xil_defaultlib.shift_unit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling architecture shift_unit_arch of entity xil_defaultlib.shift_unit [shift_unit_default]
Compiling architecture shift_unit_tb_arch of entity xil_defaultlib.shift_unit_tb
Built simulation snapshot shift_unit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2388.176 ; gain = 0.141
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sim_1/new/prova_tb.vhd w ]
add_files -fileset sim_1 C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sim_1/new/prova_tb.vhd
update_compile_order -fileset sim_1
set_property top prova_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'prova_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: Impossibile accedere al file. Il file  utilizzato da un altro processo: "C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'prova_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'prova_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj prova_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sim_1/new/prova_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'prova_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot prova_tb_behav xil_defaultlib.prova_tb -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot prova_tb_behav xil_defaultlib.prova_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.prova_tb
Built simulation snapshot prova_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "prova_tb_behav -key {Behavioral:sim_1:Functional:prova_tb} -tclbatch {prova_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source prova_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'prova_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2390.906 ; gain = 0.668
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'prova_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'prova_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj prova_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sim_1/new/prova_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'prova_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot prova_tb_behav xil_defaultlib.prova_tb -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot prova_tb_behav xil_defaultlib.prova_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 's1' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sim_1/new/prova_tb.vhd:42]
WARNING: [VRFC 10-3813] value in initialization depends on signal 's2' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sim_1/new/prova_tb.vhd:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.prova_tb
Built simulation snapshot prova_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "prova_tb_behav -key {Behavioral:sim_1:Functional:prova_tb} -tclbatch {prova_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source prova_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'prova_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2392.363 ; gain = 1.414
close [ open C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/prova_to_downto.vhd w ]
add_files C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/prova_to_downto.vhd
update_compile_order -fileset sources_1
set_property top prova_to_downto [current_fileset]
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2722.738 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'prova_to_downto' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/prova_to_downto.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'prova_to_downto' (0#1) [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/prova_to_downto.vhd:40]
WARNING: [Synth 8-3330] design prova_to_downto has an empty top module
WARNING: [Synth 8-3917] design prova_to_downto has port output driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2722.738 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2722.738 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2722.738 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2732.555 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2732.555 ; gain = 9.816
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2732.555 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'prova_to_downto' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/prova_to_downto.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'prova_to_downto' (0#1) [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/prova_to_downto.vhd:40]
WARNING: [Synth 8-3848] Net s1 in module/entity prova_to_downto does not have driver. [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/prova_to_downto.vhd:42]
WARNING: [Synth 8-3848] Net s2 in module/entity prova_to_downto does not have driver. [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/prova_to_downto.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2732.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2732.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2732.555 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2732.555 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2732.555 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2732.555 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'prova_to_downto' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/prova_to_downto.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'prova_to_downto' (0#1) [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/prova_to_downto.vhd:42]
WARNING: [Synth 8-7129] Port s1[1] in module prova_to_downto is either unconnected or has no load
WARNING: [Synth 8-7129] Port s1[2] in module prova_to_downto is either unconnected or has no load
WARNING: [Synth 8-7129] Port s1[3] in module prova_to_downto is either unconnected or has no load
WARNING: [Synth 8-7129] Port s2[3] in module prova_to_downto is either unconnected or has no load
WARNING: [Synth 8-7129] Port s2[2] in module prova_to_downto is either unconnected or has no load
WARNING: [Synth 8-7129] Port s2[1] in module prova_to_downto is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2732.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2732.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2732.555 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2732.555 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2732.555 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2732.555 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'prova_to_downto' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/prova_to_downto.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'prova_to_downto' (0#1) [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/prova_to_downto.vhd:42]
WARNING: [Synth 8-3330] design prova_to_downto has an empty top module
WARNING: [Synth 8-7129] Port s1[1] in module prova_to_downto is either unconnected or has no load
WARNING: [Synth 8-7129] Port s1[2] in module prova_to_downto is either unconnected or has no load
WARNING: [Synth 8-7129] Port s1[3] in module prova_to_downto is either unconnected or has no load
WARNING: [Synth 8-7129] Port s2[3] in module prova_to_downto is either unconnected or has no load
WARNING: [Synth 8-7129] Port s2[2] in module prova_to_downto is either unconnected or has no load
WARNING: [Synth 8-7129] Port s2[1] in module prova_to_downto is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2732.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2732.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2732.555 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2732.555 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2732.555 ; gain = 0.000
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a12ticsg325-1L
Top: prova_to_downto
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2732.555 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'prova_to_downto' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/prova_to_downto.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'prova_to_downto' (0#1) [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/prova_to_downto.vhd:45]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2732.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2732.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2732.555 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2732.555 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2732.555 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2732.555 ; gain = 0.000
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2732.555 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project C:/Users/Marco/Vivado/Esercizio_1_1_Multiplexer/Esercizio_1_1_Multiplexer.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Marco/Vivado/Esercizio_1_1_Multiplexer/Esercizio_1_1_Multiplexer.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a12ticsg325-1L
Top: mux_16_1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2732.555 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mux_16_1' [C:/Users/Marco/Vivado/Esercizio_1_1_Multiplexer/Esercizio_1_1_Multiplexer.srcs/sources_1/new/mux_16_1.vhd:43]
WARNING: [Synth 8-506] null port 's' ignored [C:/Users/Marco/Vivado/Esercizio_1_1_Multiplexer/Esercizio_1_1_Multiplexer.srcs/sources_1/new/mux_16_1.vhd:38]
INFO: [Synth 8-3491] module 'mux_4_1' declared at 'C:/Users/Marco/Vivado/Esercizio_1_1_Multiplexer/Esercizio_1_1_Multiplexer.srcs/sources_1/new/mux_4_1.vhd:34' bound to instance 'mux0' of component 'mux_4_1' [C:/Users/Marco/Vivado/Esercizio_1_1_Multiplexer/Esercizio_1_1_Multiplexer.srcs/sources_1/new/mux_16_1.vhd:58]
INFO: [Synth 8-638] synthesizing module 'mux_4_1' [C:/Users/Marco/Vivado/Esercizio_1_1_Multiplexer/Esercizio_1_1_Multiplexer.srcs/sources_1/new/mux_4_1.vhd:43]
INFO: [Synth 8-226] default block is never used [C:/Users/Marco/Vivado/Esercizio_1_1_Multiplexer/Esercizio_1_1_Multiplexer.srcs/sources_1/new/mux_4_1.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mux_4_1' (0#1) [C:/Users/Marco/Vivado/Esercizio_1_1_Multiplexer/Esercizio_1_1_Multiplexer.srcs/sources_1/new/mux_4_1.vhd:43]
INFO: [Synth 8-3491] module 'mux_4_1' declared at 'C:/Users/Marco/Vivado/Esercizio_1_1_Multiplexer/Esercizio_1_1_Multiplexer.srcs/sources_1/new/mux_4_1.vhd:34' bound to instance 'mux1' of component 'mux_4_1' [C:/Users/Marco/Vivado/Esercizio_1_1_Multiplexer/Esercizio_1_1_Multiplexer.srcs/sources_1/new/mux_16_1.vhd:65]
INFO: [Synth 8-3491] module 'mux_4_1' declared at 'C:/Users/Marco/Vivado/Esercizio_1_1_Multiplexer/Esercizio_1_1_Multiplexer.srcs/sources_1/new/mux_4_1.vhd:34' bound to instance 'mux2' of component 'mux_4_1' [C:/Users/Marco/Vivado/Esercizio_1_1_Multiplexer/Esercizio_1_1_Multiplexer.srcs/sources_1/new/mux_16_1.vhd:72]
INFO: [Synth 8-3491] module 'mux_4_1' declared at 'C:/Users/Marco/Vivado/Esercizio_1_1_Multiplexer/Esercizio_1_1_Multiplexer.srcs/sources_1/new/mux_4_1.vhd:34' bound to instance 'mux3' of component 'mux_4_1' [C:/Users/Marco/Vivado/Esercizio_1_1_Multiplexer/Esercizio_1_1_Multiplexer.srcs/sources_1/new/mux_16_1.vhd:79]
INFO: [Synth 8-3491] module 'mux_4_1' declared at 'C:/Users/Marco/Vivado/Esercizio_1_1_Multiplexer/Esercizio_1_1_Multiplexer.srcs/sources_1/new/mux_4_1.vhd:34' bound to instance 'mux4' of component 'mux_4_1' [C:/Users/Marco/Vivado/Esercizio_1_1_Multiplexer/Esercizio_1_1_Multiplexer.srcs/sources_1/new/mux_16_1.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'mux_16_1' (0#1) [C:/Users/Marco/Vivado/Esercizio_1_1_Multiplexer/Esercizio_1_1_Multiplexer.srcs/sources_1/new/mux_16_1.vhd:43]
WARNING: [Synth 8-7129] Port b[16] in module mux_16_1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2732.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2732.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2732.555 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2732.555 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2732.555 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2732.555 ; gain = 0.000
12 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2732.555 ; gain = 0.000
set_property top mux_4_1 [current_fileset]
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2732.555 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mux_4_1' [C:/Users/Marco/Vivado/Esercizio_1_1_Multiplexer/Esercizio_1_1_Multiplexer.srcs/sources_1/new/mux_4_1.vhd:43]
INFO: [Synth 8-226] default block is never used [C:/Users/Marco/Vivado/Esercizio_1_1_Multiplexer/Esercizio_1_1_Multiplexer.srcs/sources_1/new/mux_4_1.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mux_4_1' (0#1) [C:/Users/Marco/Vivado/Esercizio_1_1_Multiplexer/Esercizio_1_1_Multiplexer.srcs/sources_1/new/mux_4_1.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2732.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2732.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2732.555 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2732.555 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2732.555 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2732.555 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mux_4_1' [C:/Users/Marco/Vivado/Esercizio_1_1_Multiplexer/Esercizio_1_1_Multiplexer.srcs/sources_1/new/mux_4_1.vhd:43]
INFO: [Synth 8-226] default block is never used [C:/Users/Marco/Vivado/Esercizio_1_1_Multiplexer/Esercizio_1_1_Multiplexer.srcs/sources_1/new/mux_4_1.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mux_4_1' (0#1) [C:/Users/Marco/Vivado/Esercizio_1_1_Multiplexer/Esercizio_1_1_Multiplexer.srcs/sources_1/new/mux_4_1.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2732.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2732.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2732.555 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2732.555 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2732.555 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2732.555 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mux_4_1' [C:/Users/Marco/Vivado/Esercizio_1_1_Multiplexer/Esercizio_1_1_Multiplexer.srcs/sources_1/new/mux_4_1.vhd:43]
INFO: [Synth 8-226] default block is never used [C:/Users/Marco/Vivado/Esercizio_1_1_Multiplexer/Esercizio_1_1_Multiplexer.srcs/sources_1/new/mux_4_1.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mux_4_1' (0#1) [C:/Users/Marco/Vivado/Esercizio_1_1_Multiplexer/Esercizio_1_1_Multiplexer.srcs/sources_1/new/mux_4_1.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2732.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2732.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2732.555 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2732.555 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2732.555 ; gain = 0.000
set_property top mux_16_1 [current_fileset]
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2732.555 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mux_16_1' [C:/Users/Marco/Vivado/Esercizio_1_1_Multiplexer/Esercizio_1_1_Multiplexer.srcs/sources_1/new/mux_16_1.vhd:43]
WARNING: [Synth 8-506] null port 's' ignored [C:/Users/Marco/Vivado/Esercizio_1_1_Multiplexer/Esercizio_1_1_Multiplexer.srcs/sources_1/new/mux_16_1.vhd:38]
INFO: [Synth 8-3491] module 'mux_4_1' declared at 'C:/Users/Marco/Vivado/Esercizio_1_1_Multiplexer/Esercizio_1_1_Multiplexer.srcs/sources_1/new/mux_4_1.vhd:34' bound to instance 'mux0' of component 'mux_4_1' [C:/Users/Marco/Vivado/Esercizio_1_1_Multiplexer/Esercizio_1_1_Multiplexer.srcs/sources_1/new/mux_16_1.vhd:58]
INFO: [Synth 8-638] synthesizing module 'mux_4_1' [C:/Users/Marco/Vivado/Esercizio_1_1_Multiplexer/Esercizio_1_1_Multiplexer.srcs/sources_1/new/mux_4_1.vhd:43]
INFO: [Synth 8-226] default block is never used [C:/Users/Marco/Vivado/Esercizio_1_1_Multiplexer/Esercizio_1_1_Multiplexer.srcs/sources_1/new/mux_4_1.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mux_4_1' (0#1) [C:/Users/Marco/Vivado/Esercizio_1_1_Multiplexer/Esercizio_1_1_Multiplexer.srcs/sources_1/new/mux_4_1.vhd:43]
INFO: [Synth 8-3491] module 'mux_4_1' declared at 'C:/Users/Marco/Vivado/Esercizio_1_1_Multiplexer/Esercizio_1_1_Multiplexer.srcs/sources_1/new/mux_4_1.vhd:34' bound to instance 'mux1' of component 'mux_4_1' [C:/Users/Marco/Vivado/Esercizio_1_1_Multiplexer/Esercizio_1_1_Multiplexer.srcs/sources_1/new/mux_16_1.vhd:65]
INFO: [Synth 8-3491] module 'mux_4_1' declared at 'C:/Users/Marco/Vivado/Esercizio_1_1_Multiplexer/Esercizio_1_1_Multiplexer.srcs/sources_1/new/mux_4_1.vhd:34' bound to instance 'mux2' of component 'mux_4_1' [C:/Users/Marco/Vivado/Esercizio_1_1_Multiplexer/Esercizio_1_1_Multiplexer.srcs/sources_1/new/mux_16_1.vhd:72]
INFO: [Synth 8-3491] module 'mux_4_1' declared at 'C:/Users/Marco/Vivado/Esercizio_1_1_Multiplexer/Esercizio_1_1_Multiplexer.srcs/sources_1/new/mux_4_1.vhd:34' bound to instance 'mux3' of component 'mux_4_1' [C:/Users/Marco/Vivado/Esercizio_1_1_Multiplexer/Esercizio_1_1_Multiplexer.srcs/sources_1/new/mux_16_1.vhd:79]
INFO: [Synth 8-3491] module 'mux_4_1' declared at 'C:/Users/Marco/Vivado/Esercizio_1_1_Multiplexer/Esercizio_1_1_Multiplexer.srcs/sources_1/new/mux_4_1.vhd:34' bound to instance 'mux4' of component 'mux_4_1' [C:/Users/Marco/Vivado/Esercizio_1_1_Multiplexer/Esercizio_1_1_Multiplexer.srcs/sources_1/new/mux_16_1.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'mux_16_1' (0#1) [C:/Users/Marco/Vivado/Esercizio_1_1_Multiplexer/Esercizio_1_1_Multiplexer.srcs/sources_1/new/mux_16_1.vhd:43]
WARNING: [Synth 8-7129] Port b[16] in module mux_16_1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2732.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2732.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2732.555 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2732.555 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2736.891 ; gain = 4.336
close_project
open_project C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a12ticsg325-1L
Top: prova_to_downto
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2736.891 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'prova_to_downto' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/prova_to_downto.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'prova_to_downto' (0#1) [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/prova_to_downto.vhd:45]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2736.891 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2736.891 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2736.891 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2736.891 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2736.891 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2736.891 ; gain = 0.000
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2736.891 ; gain = 0.000
set_property top shift_unit [current_fileset]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2736.891 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-439] module 'shift_unit' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2736.891 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2736.891 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2736.891 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'shift_unit' (0#1) [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:51]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2736.891 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2736.891 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2736.891 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2736.891 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2736.891 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2736.891 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'shift_unit' (0#1) [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:51]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2736.891 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2736.891 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2736.891 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2736.891 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2736.891 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2736.891 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'shift_unit' (0#1) [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:51]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2736.891 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2736.891 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2736.891 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2747.789 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2747.789 ; gain = 10.898
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2747.789 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'shift_unit' (0#1) [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:51]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2747.789 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2747.789 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2747.789 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2749.914 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2749.914 ; gain = 2.125
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a12ticsg325-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2749.914 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2751.598 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

current_design rtl_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3216.203 ; gain = 108.922
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'shift_unit' (0#1) [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:51]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 3288.930 ; gain = 181.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 3310.820 ; gain = 203.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 3310.820 ; gain = 203.539
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3325.227 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3325.227 ; gain = 217.945
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3325.227 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'shift_unit' (0#1) [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:51]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3325.227 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3325.227 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3325.227 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3325.227 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3325.227 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3325.227 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'shift_unit' (0#1) [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:51]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3325.227 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3328.023 ; gain = 2.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3328.023 ; gain = 2.797
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3342.434 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3342.434 ; gain = 17.207
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3342.434 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:51]
WARNING: [Synth 8-614] signal 'sh_selection' is read in the process but is not in the sensitivity list [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'shift_unit' (0#1) [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:51]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3342.434 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3342.434 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3342.434 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3343.953 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3343.953 ; gain = 1.520
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3343.953 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'shift_unit' (0#1) [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:51]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3343.953 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3343.953 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3343.953 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3351.570 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3351.570 ; gain = 7.617
set_property top shift_unit_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'shift_unit_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'shift_unit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj shift_unit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_unit'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_unit_tb_behav xil_defaultlib.shift_unit_tb -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_unit_tb_behav xil_defaultlib.shift_unit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'sh_dir' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling architecture shift_unit_arch of entity xil_defaultlib.shift_unit [shift_unit_default]
Compiling architecture shift_unit_tb_arch of entity xil_defaultlib.shift_unit_tb
Built simulation snapshot shift_unit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "shift_unit_tb_behav -key {Behavioral:sim_1:Functional:shift_unit_tb} -tclbatch {shift_unit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source shift_unit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'shift_unit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 3351.570 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'shift_unit_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj shift_unit_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'shift_unit_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_unit_tb_behav xil_defaultlib.shift_unit_tb -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_unit_tb_behav xil_defaultlib.shift_unit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'sh_dir' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:53]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3352.359 ; gain = 0.223
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'shift_unit_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj shift_unit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sim_1/new/shift_unit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_unit_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'shift_unit_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_unit_tb_behav xil_defaultlib.shift_unit_tb -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_unit_tb_behav xil_defaultlib.shift_unit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'sh_dir' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling architecture shift_unit_arch of entity xil_defaultlib.shift_unit [shift_unit_default]
Compiling architecture shift_unit_tb_arch of entity xil_defaultlib.shift_unit_tb
Built simulation snapshot shift_unit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3352.359 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'shift_unit_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj shift_unit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sim_1/new/shift_unit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_unit_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'shift_unit_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_unit_tb_behav xil_defaultlib.shift_unit_tb -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_unit_tb_behav xil_defaultlib.shift_unit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'sh_dir' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling architecture shift_unit_arch of entity xil_defaultlib.shift_unit [shift_unit_default]
Compiling architecture shift_unit_tb_arch of entity xil_defaultlib.shift_unit_tb
Built simulation snapshot shift_unit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3352.359 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'shift_unit_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj shift_unit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sim_1/new/shift_unit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_unit_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'shift_unit_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_unit_tb_behav xil_defaultlib.shift_unit_tb -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_unit_tb_behav xil_defaultlib.shift_unit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'sh_dir' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling architecture shift_unit_arch of entity xil_defaultlib.shift_unit [shift_unit_default]
Compiling architecture shift_unit_tb_arch of entity xil_defaultlib.shift_unit_tb
Built simulation snapshot shift_unit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3352.359 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'shift_unit_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj shift_unit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sim_1/new/shift_unit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_unit_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'shift_unit_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_unit_tb_behav xil_defaultlib.shift_unit_tb -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_unit_tb_behav xil_defaultlib.shift_unit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'sh_dir' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling architecture shift_unit_arch of entity xil_defaultlib.shift_unit [shift_unit_default]
Compiling architecture shift_unit_tb_arch of entity xil_defaultlib.shift_unit_tb
Built simulation snapshot shift_unit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3352.359 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'shift_unit_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj shift_unit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sim_1/new/shift_unit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_unit_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'shift_unit_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_unit_tb_behav xil_defaultlib.shift_unit_tb -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_unit_tb_behav xil_defaultlib.shift_unit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'sh_dir' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling architecture shift_unit_arch of entity xil_defaultlib.shift_unit [shift_unit_default]
Compiling architecture shift_unit_tb_arch of entity xil_defaultlib.shift_unit_tb
Built simulation snapshot shift_unit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3352.359 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'shift_unit_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj shift_unit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sim_1/new/shift_unit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_unit_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'shift_unit_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_unit_tb_behav xil_defaultlib.shift_unit_tb -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_unit_tb_behav xil_defaultlib.shift_unit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'sh_dir' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling architecture shift_unit_arch of entity xil_defaultlib.shift_unit [shift_unit_default]
Compiling architecture shift_unit_tb_arch of entity xil_defaultlib.shift_unit_tb
Built simulation snapshot shift_unit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3352.359 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'shift_unit_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'shift_unit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj shift_unit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sim_1/new/shift_unit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_unit_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_unit_tb_behav xil_defaultlib.shift_unit_tb -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_unit_tb_behav xil_defaultlib.shift_unit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'sh_dir' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling architecture shift_unit_arch of entity xil_defaultlib.shift_unit [shift_unit_default]
Compiling architecture shift_unit_tb_arch of entity xil_defaultlib.shift_unit_tb
Built simulation snapshot shift_unit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "shift_unit_tb_behav -key {Behavioral:sim_1:Functional:shift_unit_tb} -tclbatch {shift_unit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source shift_unit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'shift_unit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3352.441 ; gain = 0.082
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'shift_unit_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'shift_unit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj shift_unit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sim_1/new/shift_unit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_unit_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_unit_tb_behav xil_defaultlib.shift_unit_tb -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_unit_tb_behav xil_defaultlib.shift_unit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'sh_dir' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling architecture shift_unit_arch of entity xil_defaultlib.shift_unit [shift_unit_default]
Compiling architecture shift_unit_tb_arch of entity xil_defaultlib.shift_unit_tb
Built simulation snapshot shift_unit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "shift_unit_tb_behav -key {Behavioral:sim_1:Functional:shift_unit_tb} -tclbatch {shift_unit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source shift_unit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'shift_unit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3352.477 ; gain = 0.035
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'shift_unit_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'shift_unit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj shift_unit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sim_1/new/shift_unit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_unit_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_unit_tb_behav xil_defaultlib.shift_unit_tb -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_unit_tb_behav xil_defaultlib.shift_unit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'sh_dir' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling architecture shift_unit_arch of entity xil_defaultlib.shift_unit [shift_unit_default]
Compiling architecture shift_unit_tb_arch of entity xil_defaultlib.shift_unit_tb
Built simulation snapshot shift_unit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "shift_unit_tb_behav -key {Behavioral:sim_1:Functional:shift_unit_tb} -tclbatch {shift_unit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source shift_unit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'shift_unit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3353.145 ; gain = 0.668
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'shift_unit_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'shift_unit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj shift_unit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sim_1/new/shift_unit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_unit_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_unit_tb_behav xil_defaultlib.shift_unit_tb -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_unit_tb_behav xil_defaultlib.shift_unit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'sh_dir' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling architecture shift_unit_arch of entity xil_defaultlib.shift_unit [shift_unit_default]
Compiling architecture shift_unit_tb_arch of entity xil_defaultlib.shift_unit_tb
Built simulation snapshot shift_unit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "shift_unit_tb_behav -key {Behavioral:sim_1:Functional:shift_unit_tb} -tclbatch {shift_unit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source shift_unit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'shift_unit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 3353.492 ; gain = 0.348
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'shift_unit_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'shift_unit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj shift_unit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sim_1/new/shift_unit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_unit_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_unit_tb_behav xil_defaultlib.shift_unit_tb -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_unit_tb_behav xil_defaultlib.shift_unit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'sh_dir' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture shift_unit_arch of entity xil_defaultlib.shift_unit [shift_unit_default]
Compiling architecture shift_unit_tb_arch of entity xil_defaultlib.shift_unit_tb
Built simulation snapshot shift_unit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "shift_unit_tb_behav -key {Behavioral:sim_1:Functional:shift_unit_tb} -tclbatch {shift_unit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source shift_unit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'shift_unit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3357.156 ; gain = 3.664
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'shift_unit_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'shift_unit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj shift_unit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sim_1/new/shift_unit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_unit_tb'
ERROR: [VRFC 10-3214] character 'x' is not in element type 'std_ulogic' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sim_1/new/shift_unit_tb.vhd:91]
ERROR: [VRFC 10-9458] unit 'shift_unit_tb_arch' is ignored due to previous errors [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sim_1/new/shift_unit_tb.vhd:39]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sim_1/new/shift_unit_tb.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'shift_unit_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'shift_unit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj shift_unit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sim_1/new/shift_unit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_unit_tb'
ERROR: [VRFC 10-3214] character 'x' is not in element type 'std_ulogic' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sim_1/new/shift_unit_tb.vhd:91]
ERROR: [VRFC 10-9458] unit 'shift_unit_tb_arch' is ignored due to previous errors [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sim_1/new/shift_unit_tb.vhd:39]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sim_1/new/shift_unit_tb.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'shift_unit_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'shift_unit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj shift_unit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sim_1/new/shift_unit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_unit_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_unit_tb_behav xil_defaultlib.shift_unit_tb -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_unit_tb_behav xil_defaultlib.shift_unit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'sh_dir' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture shift_unit_arch of entity xil_defaultlib.shift_unit [shift_unit_default]
Compiling architecture shift_unit_tb_arch of entity xil_defaultlib.shift_unit_tb
Built simulation snapshot shift_unit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "shift_unit_tb_behav -key {Behavioral:sim_1:Functional:shift_unit_tb} -tclbatch {shift_unit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source shift_unit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'shift_unit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3357.156 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'shift_unit_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'shift_unit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj shift_unit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sim_1/new/shift_unit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_unit_tb'
ERROR: [VRFC 10-3167] cannot convert type 'integer' to type 'std_logic_vector' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sim_1/new/shift_unit_tb.vhd:97]
ERROR: [VRFC 10-9458] unit 'shift_unit_tb_arch' is ignored due to previous errors [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sim_1/new/shift_unit_tb.vhd:39]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sim_1/new/shift_unit_tb.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'shift_unit_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'shift_unit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj shift_unit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sim_1/new/shift_unit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_unit_tb'
ERROR: [VRFC 10-3167] cannot convert type 'integer' to type 'unsigned' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sim_1/new/shift_unit_tb.vhd:97]
ERROR: [VRFC 10-2942] 'unsigned' is illegal in an expression [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sim_1/new/shift_unit_tb.vhd:97]
ERROR: [VRFC 10-9434] type conversion expression type for 'std_logic_vector' cannot be uniquely determined [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sim_1/new/shift_unit_tb.vhd:97]
ERROR: [VRFC 10-9458] unit 'shift_unit_tb_arch' is ignored due to previous errors [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sim_1/new/shift_unit_tb.vhd:39]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sim_1/new/shift_unit_tb.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'shift_unit_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'shift_unit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj shift_unit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sim_1/new/shift_unit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_unit_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_unit_tb_behav xil_defaultlib.shift_unit_tb -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_unit_tb_behav xil_defaultlib.shift_unit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'sh_dir' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture shift_unit_arch of entity xil_defaultlib.shift_unit [shift_unit_default]
Compiling architecture shift_unit_tb_arch of entity xil_defaultlib.shift_unit_tb
Built simulation snapshot shift_unit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "shift_unit_tb_behav -key {Behavioral:sim_1:Functional:shift_unit_tb} -tclbatch {shift_unit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source shift_unit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'shift_unit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3357.156 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'shift_unit_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'shift_unit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj shift_unit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sim_1/new/shift_unit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_unit_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_unit_tb_behav xil_defaultlib.shift_unit_tb -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_unit_tb_behav xil_defaultlib.shift_unit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'sh_dir' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture shift_unit_arch of entity xil_defaultlib.shift_unit [shift_unit_default]
Compiling architecture shift_unit_tb_arch of entity xil_defaultlib.shift_unit_tb
Built simulation snapshot shift_unit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "shift_unit_tb_behav -key {Behavioral:sim_1:Functional:shift_unit_tb} -tclbatch {shift_unit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source shift_unit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'shift_unit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3357.156 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'shift_unit_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'shift_unit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj shift_unit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sim_1/new/shift_unit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_unit_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_unit_tb_behav xil_defaultlib.shift_unit_tb -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_unit_tb_behav xil_defaultlib.shift_unit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'sh_dir' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture shift_unit_arch of entity xil_defaultlib.shift_unit [shift_unit_default]
Compiling architecture shift_unit_tb_arch of entity xil_defaultlib.shift_unit_tb
Built simulation snapshot shift_unit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "shift_unit_tb_behav -key {Behavioral:sim_1:Functional:shift_unit_tb} -tclbatch {shift_unit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source shift_unit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'shift_unit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3357.156 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'shift_unit_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'shift_unit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj shift_unit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_unit'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_unit_tb_behav xil_defaultlib.shift_unit_tb -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_unit_tb_behav xil_defaultlib.shift_unit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture shift_unit_arch of entity xil_defaultlib.shift_unit [shift_unit_default]
Compiling architecture shift_unit_tb_arch of entity xil_defaultlib.shift_unit_tb
Built simulation snapshot shift_unit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "shift_unit_tb_behav -key {Behavioral:sim_1:Functional:shift_unit_tb} -tclbatch {shift_unit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source shift_unit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'shift_unit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3362.562 ; gain = 5.406
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'shift_unit_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'shift_unit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj shift_unit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sim_1/new/shift_unit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_unit_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_unit_tb_behav xil_defaultlib.shift_unit_tb -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_unit_tb_behav xil_defaultlib.shift_unit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture shift_unit_arch of entity xil_defaultlib.shift_unit [shift_unit_default]
Compiling architecture shift_unit_tb_arch of entity xil_defaultlib.shift_unit_tb
Built simulation snapshot shift_unit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "shift_unit_tb_behav -key {Behavioral:sim_1:Functional:shift_unit_tb} -tclbatch {shift_unit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source shift_unit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'shift_unit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3362.656 ; gain = 0.094
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'shift_unit_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'shift_unit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj shift_unit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sim_1/new/shift_unit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_unit_tb'
ERROR: [VRFC 10-3167] cannot convert type 'integer' to type 'std_logic' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sim_1/new/shift_unit_tb.vhd:103]
ERROR: [VRFC 10-9458] unit 'shift_unit_tb_arch' is ignored due to previous errors [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sim_1/new/shift_unit_tb.vhd:39]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sim_1/new/shift_unit_tb.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'shift_unit_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'shift_unit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj shift_unit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sim_1/new/shift_unit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_unit_tb'
ERROR: [VRFC 10-3167] cannot convert type 'std_logic' to type 'unsigned' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sim_1/new/shift_unit_tb.vhd:103]
ERROR: [VRFC 10-2942] 'unsigned' is illegal in an expression [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sim_1/new/shift_unit_tb.vhd:103]
ERROR: [VRFC 10-9434] type conversion expression type for 'std_logic' cannot be uniquely determined [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sim_1/new/shift_unit_tb.vhd:103]
ERROR: [VRFC 10-9458] unit 'shift_unit_tb_arch' is ignored due to previous errors [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sim_1/new/shift_unit_tb.vhd:39]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sim_1/new/shift_unit_tb.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'shift_unit_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'shift_unit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj shift_unit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sim_1/new/shift_unit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_unit_tb'
ERROR: [VRFC 10-3167] cannot convert type 'std_logic' to type 'unsigned' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sim_1/new/shift_unit_tb.vhd:113]
ERROR: [VRFC 10-2942] 'unsigned' is illegal in an expression [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sim_1/new/shift_unit_tb.vhd:113]
ERROR: [VRFC 10-9434] type conversion expression type for 'std_logic' cannot be uniquely determined [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sim_1/new/shift_unit_tb.vhd:113]
ERROR: [VRFC 10-9458] unit 'shift_unit_tb_arch' is ignored due to previous errors [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sim_1/new/shift_unit_tb.vhd:39]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sim_1/new/shift_unit_tb.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'shift_unit_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'shift_unit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj shift_unit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sim_1/new/shift_unit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_unit_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_unit_tb_behav xil_defaultlib.shift_unit_tb -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_unit_tb_behav xil_defaultlib.shift_unit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture shift_unit_arch of entity xil_defaultlib.shift_unit [shift_unit_default]
Compiling architecture shift_unit_tb_arch of entity xil_defaultlib.shift_unit_tb
Built simulation snapshot shift_unit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "shift_unit_tb_behav -key {Behavioral:sim_1:Functional:shift_unit_tb} -tclbatch {shift_unit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source shift_unit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'shift_unit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3364.152 ; gain = 0.547
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'shift_unit_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'shift_unit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj shift_unit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sim_1/new/shift_unit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_unit_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_unit_tb_behav xil_defaultlib.shift_unit_tb -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_unit_tb_behav xil_defaultlib.shift_unit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture shift_unit_arch of entity xil_defaultlib.shift_unit [shift_unit_default]
Compiling architecture shift_unit_tb_arch of entity xil_defaultlib.shift_unit_tb
Built simulation snapshot shift_unit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "shift_unit_tb_behav -key {Behavioral:sim_1:Functional:shift_unit_tb} -tclbatch {shift_unit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source shift_unit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'shift_unit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3364.332 ; gain = 0.180
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'shift_unit_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'shift_unit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj shift_unit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sim_1/new/shift_unit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_unit_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_unit_tb_behav xil_defaultlib.shift_unit_tb -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_unit_tb_behav xil_defaultlib.shift_unit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture shift_unit_arch of entity xil_defaultlib.shift_unit [shift_unit_default]
Compiling architecture shift_unit_tb_arch of entity xil_defaultlib.shift_unit_tb
Built simulation snapshot shift_unit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "shift_unit_tb_behav -key {Behavioral:sim_1:Functional:shift_unit_tb} -tclbatch {shift_unit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source shift_unit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'shift_unit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3364.367 ; gain = 0.035
set_property top shift_register [current_fileset]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3379.211 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-9112] actual for formal port 'input_left' is neither a static name nor a globally static expression [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:84]
WARNING: [Synth 8-9112] actual for formal port 'input_right' is neither a static name nor a globally static expression [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:85]
INFO: [Synth 8-638] synthesizing module 'shift_register' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:125]
INFO: [Synth 8-226] default block is never used [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:146]
INFO: [Synth 8-226] default block is never used [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (0#1) [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:125]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3379.211 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3379.211 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3379.211 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3387.344 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3405.188 ; gain = 25.977
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3405.188 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-9112] actual for formal port 'input_left' is neither a static name nor a globally static expression [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:84]
WARNING: [Synth 8-9112] actual for formal port 'input_right' is neither a static name nor a globally static expression [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:85]
INFO: [Synth 8-638] synthesizing module 'shift_register' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:48]
	Parameter nbits_shift_quantity bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'shift_unit' declared at 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:36' bound to instance 'sh_u' of component 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:77]
INFO: [Synth 8-638] synthesizing module 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:52]
	Parameter nbits_shift_quantity bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shift_unit' (0#1) [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:52]
ERROR: [Synth 8-549] port width mismatch for port 'input_left': port width = 8, actual width = 3 [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:84]
ERROR: [Synth 8-248] direction of slice does not match direction of prefix [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:85]
ERROR: [Synth 8-549] port width mismatch for port 'sh_qnt': port width = 3, actual width = 2 [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:87]
ERROR: [Synth 8-285] failed synthesizing module 'shift_register' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:48]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3405.188 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3405.188 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3406.324 ; gain = 1.137
---------------------------------------------------------------------------------
WARNING: [Synth 8-9112] actual for formal port 'input_left' is neither a static name nor a globally static expression [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:83]
WARNING: [Synth 8-9112] actual for formal port 'input_left' is neither a static name nor a globally static expression [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:101]
WARNING: [Synth 8-9112] actual for formal port 'input_right' is neither a static name nor a globally static expression [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:102]
WARNING: [Synth 8-9112] actual for formal port 'input_right' is neither a static name nor a globally static expression [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:120]
INFO: [Synth 8-638] synthesizing module 'shift_register' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:48]
	Parameter nbits_shift_quantity bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'shift_unit' declared at 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:36' bound to instance 'sh_u_first' of component 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:76]
INFO: [Synth 8-638] synthesizing module 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:52]
	Parameter nbits_shift_quantity bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shift_unit' (0#1) [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:52]
ERROR: [Synth 8-549] port width mismatch for port 'input_left': port width = 8, actual width = 3 [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:83]
ERROR: [Synth 8-549] port width mismatch for port 'input_right': port width = 8, actual width = 3 [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:84]
ERROR: [Synth 8-549] port width mismatch for port 'sh_qnt': port width = 3, actual width = 2 [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:86]
ERROR: [Synth 8-285] failed synthesizing module 'shift_register' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:48]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3406.324 ; gain = 1.137
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3406.324 ; gain = 1.137
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3406.395 ; gain = 0.070
---------------------------------------------------------------------------------
WARNING: [Synth 8-9112] actual for formal port 'input_left' is neither a static name nor a globally static expression [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:83]
WARNING: [Synth 8-9112] actual for formal port 'input_left' is neither a static name nor a globally static expression [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:101]
WARNING: [Synth 8-9112] actual for formal port 'input_right' is neither a static name nor a globally static expression [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:102]
WARNING: [Synth 8-9112] actual for formal port 'input_right' is neither a static name nor a globally static expression [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:120]
INFO: [Synth 8-638] synthesizing module 'shift_register' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:48]
	Parameter nbits_shift_quantity bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'shift_unit' declared at 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:36' bound to instance 'sh_u_first' of component 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:76]
INFO: [Synth 8-638] synthesizing module 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:52]
	Parameter nbits_shift_quantity bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shift_unit' (0#1) [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:52]
ERROR: [Synth 8-549] port width mismatch for port 'input_left': port width = 8, actual width = 3 [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:83]
ERROR: [Synth 8-549] port width mismatch for port 'input_right': port width = 8, actual width = 3 [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:84]
ERROR: [Synth 8-549] port width mismatch for port 'sh_qnt': port width = 3, actual width = 2 [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:86]
ERROR: [Synth 8-285] failed synthesizing module 'shift_register' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:48]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3406.395 ; gain = 0.070
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3406.395 ; gain = 0.070
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3406.395 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-9112] actual for formal port 'input_left' is neither a static name nor a globally static expression [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:85]
WARNING: [Synth 8-9112] actual for formal port 'input_left' is neither a static name nor a globally static expression [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:103]
WARNING: [Synth 8-9112] actual for formal port 'input_right' is neither a static name nor a globally static expression [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:104]
WARNING: [Synth 8-9112] actual for formal port 'input_right' is neither a static name nor a globally static expression [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:122]
INFO: [Synth 8-638] synthesizing module 'shift_register' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:48]
	Parameter nbits_shift_quantity bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'shift_unit' declared at 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:36' bound to instance 'sh_u_first' of component 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:78]
INFO: [Synth 8-638] synthesizing module 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:52]
	Parameter nbits_shift_quantity bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shift_unit' (0#1) [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:52]
ERROR: [Synth 8-549] port width mismatch for port 'input_left': port width = 256, actual width = 8 [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:85]
ERROR: [Synth 8-549] port width mismatch for port 'input_right': port width = 256, actual width = 8 [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:86]
ERROR: [Synth 8-549] port width mismatch for port 'sh_qnt': port width = 8, actual width = 2 [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:88]
ERROR: [Synth 8-285] failed synthesizing module 'shift_register' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:48]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3406.395 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3406.395 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3409.359 ; gain = 2.965
---------------------------------------------------------------------------------
WARNING: [Synth 8-9112] actual for formal port 'input_left' is neither a static name nor a globally static expression [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:85]
WARNING: [Synth 8-9112] actual for formal port 'input_left' is neither a static name nor a globally static expression [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:103]
WARNING: [Synth 8-9112] actual for formal port 'input_right' is neither a static name nor a globally static expression [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:104]
WARNING: [Synth 8-9112] actual for formal port 'input_right' is neither a static name nor a globally static expression [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:122]
INFO: [Synth 8-638] synthesizing module 'shift_register' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:48]
	Parameter nbits_shift_quantity bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'shift_unit' declared at 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:36' bound to instance 'sh_u_first' of component 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:78]
INFO: [Synth 8-638] synthesizing module 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:52]
	Parameter nbits_shift_quantity bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shift_unit' (0#1) [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:52]
ERROR: [Synth 8-549] port width mismatch for port 'sh_qnt': port width = 3, actual width = 2 [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:88]
ERROR: [Synth 8-285] failed synthesizing module 'shift_register' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:48]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3409.359 ; gain = 2.965
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3409.359 ; gain = 2.965
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3409.598 ; gain = 0.238
---------------------------------------------------------------------------------
WARNING: [Synth 8-9112] actual for formal port 'input_left' is neither a static name nor a globally static expression [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:85]
WARNING: [Synth 8-9112] actual for formal port 'input_left' is neither a static name nor a globally static expression [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:103]
WARNING: [Synth 8-9112] actual for formal port 'input_right' is neither a static name nor a globally static expression [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:104]
WARNING: [Synth 8-9112] actual for formal port 'input_right' is neither a static name nor a globally static expression [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:122]
INFO: [Synth 8-638] synthesizing module 'shift_register' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:48]
	Parameter nbits_shift_quantity bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'shift_unit' declared at 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:36' bound to instance 'sh_u_first' of component 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:78]
INFO: [Synth 8-638] synthesizing module 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:52]
	Parameter nbits_shift_quantity bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shift_unit' (0#1) [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:52]
	Parameter nbits_shift_quantity bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'shift_unit' declared at 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:36' bound to instance 'sh_u' of component 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:96]
	Parameter nbits_shift_quantity bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'shift_unit' declared at 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:36' bound to instance 'sh_u' of component 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:96]
ERROR: [Synth 8-248] direction of slice does not match direction of prefix [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:104]
ERROR: [Synth 8-285] failed synthesizing module 'shift_register' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:48]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3409.621 ; gain = 0.262
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3409.621 ; gain = 0.262
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.runs/synth_1/shift_register.dcp to C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/utils_1/imports/synth_1 and adding it to utils fileset
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.runs/synth_1

launch_runs synth_1 -jobs 8
[Fri Jan 13 19:50:36 2023] Launched synth_1...
Run output will be captured here: C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.runs/synth_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3415.980 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-9112] actual for formal port 'input_left' is neither a static name nor a globally static expression [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:85]
WARNING: [Synth 8-9112] actual for formal port 'input_left' is neither a static name nor a globally static expression [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:103]
WARNING: [Synth 8-9112] actual for formal port 'input_right' is neither a static name nor a globally static expression [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:104]
WARNING: [Synth 8-9112] actual for formal port 'input_right' is neither a static name nor a globally static expression [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:122]
INFO: [Synth 8-638] synthesizing module 'shift_register' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:48]
	Parameter nbits_shift_quantity bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'shift_unit' declared at 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:36' bound to instance 'sh_u_first' of component 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:78]
INFO: [Synth 8-638] synthesizing module 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:52]
	Parameter nbits_shift_quantity bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shift_unit' (0#1) [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:52]
	Parameter nbits_shift_quantity bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'shift_unit' declared at 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:36' bound to instance 'sh_u' of component 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:96]
ERROR: [Synth 8-248] direction of slice does not match direction of prefix [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:104]
ERROR: [Synth 8-285] failed synthesizing module 'shift_register' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:48]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3415.980 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3415.980 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3415.980 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-9112] actual for formal port 'input_left' is neither a static name nor a globally static expression [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:85]
WARNING: [Synth 8-9112] actual for formal port 'input_left' is neither a static name nor a globally static expression [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:103]
WARNING: [Synth 8-9112] actual for formal port 'input_right' is neither a static name nor a globally static expression [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:104]
WARNING: [Synth 8-9112] actual for formal port 'input_right' is neither a static name nor a globally static expression [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:122]
INFO: [Synth 8-638] synthesizing module 'shift_register' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:48]
	Parameter nbits_shift_quantity bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'shift_unit' declared at 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:36' bound to instance 'sh_u_first' of component 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:78]
INFO: [Synth 8-638] synthesizing module 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:52]
	Parameter nbits_shift_quantity bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shift_unit' (0#1) [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:52]
	Parameter nbits_shift_quantity bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'shift_unit' declared at 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:36' bound to instance 'sh_u' of component 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:96]
ERROR: [Synth 8-248] direction of slice does not match direction of prefix [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:104]
ERROR: [Synth 8-285] failed synthesizing module 'shift_register' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:48]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3415.980 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3415.980 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3415.980 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-9112] actual for formal port 'input_left' is neither a static name nor a globally static expression [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:85]
WARNING: [Synth 8-9112] actual for formal port 'input_left' is neither a static name nor a globally static expression [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:103]
WARNING: [Synth 8-9112] actual for formal port 'input_right' is neither a static name nor a globally static expression [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:104]
WARNING: [Synth 8-9112] actual for formal port 'input_right' is neither a static name nor a globally static expression [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:122]
INFO: [Synth 8-638] synthesizing module 'shift_register' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:48]
	Parameter nbits_shift_quantity bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'shift_unit' declared at 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:36' bound to instance 'sh_u_first' of component 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:78]
INFO: [Synth 8-638] synthesizing module 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:52]
	Parameter nbits_shift_quantity bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shift_unit' (0#1) [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:52]
	Parameter nbits_shift_quantity bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'shift_unit' declared at 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:36' bound to instance 'sh_u' of component 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:96]
ERROR: [Synth 8-422] missing port association for 'input_right' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:104]
ERROR: [Synth 8-422] missing port association for 'input_right' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:104]
ERROR: [Synth 8-285] failed synthesizing module 'shift_register' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:48]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3415.980 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3415.980 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3415.980 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-9112] actual for formal port 'input_left' is neither a static name nor a globally static expression [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:87]
WARNING: [Synth 8-9112] actual for formal port 'input_left' is neither a static name nor a globally static expression [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:105]
WARNING: [Synth 8-9112] actual for formal port 'input_right' is neither a static name nor a globally static expression [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:106]
WARNING: [Synth 8-9112] actual for formal port 'input_right' is neither a static name nor a globally static expression [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:124]
INFO: [Synth 8-638] synthesizing module 'shift_register' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:48]
	Parameter nbits_shift_quantity bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'shift_unit' declared at 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:36' bound to instance 'sh_u_first' of component 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:80]
INFO: [Synth 8-638] synthesizing module 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:52]
	Parameter nbits_shift_quantity bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shift_unit' (0#1) [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:52]
	Parameter nbits_shift_quantity bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'shift_unit' declared at 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:36' bound to instance 'sh_u' of component 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:98]
	Parameter nbits_shift_quantity bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'shift_unit' declared at 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:36' bound to instance 'sh_u' of component 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:98]
	Parameter nbits_shift_quantity bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'shift_unit' declared at 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:36' bound to instance 'sh_u' of component 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:98]
	Parameter nbits_shift_quantity bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'shift_unit' declared at 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:36' bound to instance 'sh_u' of component 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:98]
	Parameter nbits_shift_quantity bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'shift_unit' declared at 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:36' bound to instance 'sh_u' of component 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:98]
	Parameter nbits_shift_quantity bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'shift_unit' declared at 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:36' bound to instance 'sh_u' of component 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:98]
	Parameter nbits_shift_quantity bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'shift_unit' declared at 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:36' bound to instance 'sh_u_last' of component 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:116]
ERROR: [Synth 8-248] direction of slice does not match direction of prefix [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:124]
ERROR: [Synth 8-285] failed synthesizing module 'shift_register' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:48]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3415.980 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3415.980 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.runs/synth_1

launch_runs synth_1 -jobs 8
[Fri Jan 13 20:10:29 2023] Launched synth_1...
Run output will be captured here: C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.runs/synth_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3416.207 ; gain = 0.227
---------------------------------------------------------------------------------
WARNING: [Synth 8-9112] actual for formal port 'input_left' is neither a static name nor a globally static expression [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:87]
WARNING: [Synth 8-9112] actual for formal port 'input_left' is neither a static name nor a globally static expression [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:105]
WARNING: [Synth 8-9112] actual for formal port 'input_right' is neither a static name nor a globally static expression [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:106]
WARNING: [Synth 8-9112] actual for formal port 'input_right' is neither a static name nor a globally static expression [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:124]
INFO: [Synth 8-638] synthesizing module 'shift_register' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:48]
	Parameter nbits_shift_quantity bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'shift_unit' declared at 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:36' bound to instance 'sh_u_first' of component 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:80]
INFO: [Synth 8-638] synthesizing module 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:52]
	Parameter nbits_shift_quantity bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shift_unit' (0#1) [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:52]
	Parameter nbits_shift_quantity bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'shift_unit' declared at 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:36' bound to instance 'sh_u' of component 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:98]
	Parameter nbits_shift_quantity bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'shift_unit' declared at 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:36' bound to instance 'sh_u' of component 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:98]
	Parameter nbits_shift_quantity bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'shift_unit' declared at 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:36' bound to instance 'sh_u' of component 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:98]
	Parameter nbits_shift_quantity bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'shift_unit' declared at 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:36' bound to instance 'sh_u' of component 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:98]
	Parameter nbits_shift_quantity bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'shift_unit' declared at 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:36' bound to instance 'sh_u' of component 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:98]
	Parameter nbits_shift_quantity bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'shift_unit' declared at 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:36' bound to instance 'sh_u' of component 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:98]
	Parameter nbits_shift_quantity bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'shift_unit' declared at 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:36' bound to instance 'sh_u_last' of component 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (0#1) [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:48]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3416.207 ; gain = 0.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3416.207 ; gain = 0.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3416.207 ; gain = 0.227
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3430.590 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3434.879 ; gain = 18.898
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3441.105 ; gain = 0.129
---------------------------------------------------------------------------------
WARNING: [Synth 8-9112] actual for formal port 'input_left' is neither a static name nor a globally static expression [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:87]
WARNING: [Synth 8-9112] actual for formal port 'input_left' is neither a static name nor a globally static expression [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:105]
WARNING: [Synth 8-9112] actual for formal port 'input_right' is neither a static name nor a globally static expression [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:106]
WARNING: [Synth 8-9112] actual for formal port 'input_right' is neither a static name nor a globally static expression [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:124]
INFO: [Synth 8-638] synthesizing module 'shift_register' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:48]
	Parameter nbits_shift_quantity bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'shift_unit' declared at 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:36' bound to instance 'sh_u_first' of component 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:80]
INFO: [Synth 8-638] synthesizing module 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:52]
	Parameter nbits_shift_quantity bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shift_unit' (0#1) [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:52]
	Parameter nbits_shift_quantity bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'shift_unit' declared at 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:36' bound to instance 'sh_u_last' of component 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (0#1) [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:48]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3441.105 ; gain = 0.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3441.105 ; gain = 0.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3441.105 ; gain = 0.129
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3455.492 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3455.492 ; gain = 14.516
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3455.492 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-9112] actual for formal port 'input_left' is neither a static name nor a globally static expression [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:87]
WARNING: [Synth 8-9112] actual for formal port 'input_left' is neither a static name nor a globally static expression [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:105]
WARNING: [Synth 8-9112] actual for formal port 'input_right' is neither a static name nor a globally static expression [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:106]
WARNING: [Synth 8-9112] actual for formal port 'input_right' is neither a static name nor a globally static expression [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:124]
INFO: [Synth 8-638] synthesizing module 'shift_register' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:48]
	Parameter nbits_shift_quantity bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'shift_unit' declared at 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:36' bound to instance 'sh_u_first' of component 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:80]
INFO: [Synth 8-638] synthesizing module 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:52]
	Parameter nbits_shift_quantity bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shift_unit' (0#1) [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:52]
	Parameter nbits_shift_quantity bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'shift_unit' declared at 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:36' bound to instance 'sh_u_last' of component 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (0#1) [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:48]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3455.492 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3455.492 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3455.492 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3455.492 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3455.492 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3455.492 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-9112] actual for formal port 'input_left' is neither a static name nor a globally static expression [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:87]
WARNING: [Synth 8-9112] actual for formal port 'input_left' is neither a static name nor a globally static expression [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:105]
WARNING: [Synth 8-9112] actual for formal port 'input_right' is neither a static name nor a globally static expression [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:106]
WARNING: [Synth 8-9112] actual for formal port 'input_right' is neither a static name nor a globally static expression [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:124]
INFO: [Synth 8-638] synthesizing module 'shift_register' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:48]
	Parameter nbits_shift_quantity bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'shift_unit' declared at 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:36' bound to instance 'sh_u_first' of component 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:80]
INFO: [Synth 8-638] synthesizing module 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:52]
	Parameter nbits_shift_quantity bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shift_unit' (0#1) [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:52]
	Parameter nbits_shift_quantity bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'shift_unit' declared at 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:36' bound to instance 'sh_u' of component 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:98]
	Parameter nbits_shift_quantity bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'shift_unit' declared at 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:36' bound to instance 'sh_u' of component 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:98]
	Parameter nbits_shift_quantity bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'shift_unit' declared at 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:36' bound to instance 'sh_u_last' of component 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (0#1) [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:48]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3455.492 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3455.492 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3455.492 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3455.492 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3467.691 ; gain = 12.199
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jan 13 20:41:06 2023...
