<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\zombo\Desktop\Programming\20kgol\impl\gwsynthesis\gol_20k.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\zombo\Desktop\Programming\20kgol\constraints.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Feb  7 15:37:06 2026
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>6308</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>3892</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>27</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>I_clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>I_clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250
<td>0.000</td>
<td>1.347</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>u_tmds_rpll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>u_tmds_rpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250
<td>0.000</td>
<td>1.347</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>u_tmds_rpll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>u_tmds_rpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>5.387</td>
<td>185.625
<td>0.000</td>
<td>2.694</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>u_tmds_rpll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>u_tmds_rpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>8.081</td>
<td>123.750
<td>0.000</td>
<td>4.040</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>u_tmds_rpll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>6</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>13.468</td>
<td>74.250
<td>0.000</td>
<td>6.734</td>
<td>u_tmds_rpll/rpll_inst/CLKOUT</td>
<td>u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_clkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>74.250(MHz)</td>
<td style="color: #FF0000;" class = "error">41.696(MHz)</td>
<td>28</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of I_clk!</h4>
<h4>No timing paths to get frequency of u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_tmds_rpll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_tmds_rpll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_tmds_rpll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>I_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_rpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_rpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_rpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_rpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_rpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_rpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-205.452</td>
<td>27</td>
</tr>
<tr>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-10.515</td>
<td>svo/pixel_y_d1_2_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>23.948</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-10.387</td>
<td>svo/pixel_y_d1_2_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>23.820</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-9.859</td>
<td>svo/pixel_y_d1_2_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>23.292</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-8.234</td>
<td>svo/pixel_y_d1_2_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_4_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>21.667</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-8.200</td>
<td>svo/pixel_y_d1_2_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>21.633</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-8.199</td>
<td>svo/pixel_y_d1_2_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>21.632</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-7.986</td>
<td>svo/pixel_y_d1_2_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>21.419</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-7.861</td>
<td>svo/pixel_y_d1_2_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_7_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>21.294</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-7.787</td>
<td>svo/pixel_y_d1_2_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>21.220</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-7.721</td>
<td>svo/pixel_y_d1_2_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_2_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>21.154</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-7.467</td>
<td>svo/pixel_y_d1_2_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_5_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>20.900</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-7.434</td>
<td>svo/pixel_y_d1_2_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_6_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>20.867</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-7.398</td>
<td>svo/pixel_y_d1_2_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_6_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>20.831</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-7.395</td>
<td>svo/pixel_y_d1_2_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>20.828</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-7.272</td>
<td>svo/pixel_y_d1_2_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_3_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>20.705</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-7.263</td>
<td>svo/pixel_y_d1_2_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_4_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>20.696</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-7.258</td>
<td>svo/pixel_y_d1_2_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>20.691</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-7.138</td>
<td>svo/pixel_y_d1_2_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>20.571</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-7.036</td>
<td>svo/pixel_y_d1_2_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>20.469</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-6.868</td>
<td>svo/pixel_y_d1_2_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>20.301</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-6.844</td>
<td>svo/pixel_y_d1_2_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_5_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>20.277</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-6.750</td>
<td>svo/pixel_y_d1_2_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>20.183</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-6.653</td>
<td>svo/pixel_y_d1_2_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_0_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>20.086</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-6.587</td>
<td>svo/pixel_y_d1_2_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_6_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>20.020</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-6.513</td>
<td>svo/pixel_y_d1_2_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>19.946</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.187</td>
<td>engine/we0_s1/Q</td>
<td>bank0/mem_mem_3_1_s/WREA</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.328</td>
</tr>
<tr>
<td>2</td>
<td>0.210</td>
<td>svo/video_gol/addr_display_8_s7/Q</td>
<td>bank0/mem_mem_1_0_s/ADB[8]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.328</td>
</tr>
<tr>
<td>3</td>
<td>0.214</td>
<td>svo/video_gol/addr_display_0_s7/Q</td>
<td>bank0/mem_mem_1_0_s/ADB[0]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.332</td>
</tr>
<tr>
<td>4</td>
<td>0.219</td>
<td>svo/video_gol/addr_display_6_s7/Q</td>
<td>bank0/mem_mem_1_0_s/ADB[6]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.337</td>
</tr>
<tr>
<td>5</td>
<td>0.228</td>
<td>svo/video_gol/addr_display_2_s7/Q</td>
<td>bank0/mem_mem_1_0_s/ADB[2]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.346</td>
</tr>
<tr>
<td>6</td>
<td>0.228</td>
<td>svo/video_gol/addr_display_12_s7/Q</td>
<td>bank0/mem_mem_1_0_s/ADB[12]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.346</td>
</tr>
<tr>
<td>7</td>
<td>0.315</td>
<td>engine/we0_s1/Q</td>
<td>bank0/mem_mem_3_0_s/WREA</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.456</td>
</tr>
<tr>
<td>8</td>
<td>0.315</td>
<td>engine/we0_s1/Q</td>
<td>bank0/mem_mem_2_3_s/WREA</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.456</td>
</tr>
<tr>
<td>9</td>
<td>0.315</td>
<td>engine/we0_s1/Q</td>
<td>bank0/mem_mem_1_2_s/WREA</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.456</td>
</tr>
<tr>
<td>10</td>
<td>0.324</td>
<td>engine/we0_s1/Q</td>
<td>bank0/mem_mem_3_2_s/WREA</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.465</td>
</tr>
<tr>
<td>11</td>
<td>0.337</td>
<td>engine/we1_s1/Q</td>
<td>bank1/mem_mem_2_0_s/WREA</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.478</td>
</tr>
<tr>
<td>12</td>
<td>0.337</td>
<td>engine/we1_s1/Q</td>
<td>bank1/mem_mem_1_3_s/WREA</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.478</td>
</tr>
<tr>
<td>13</td>
<td>0.337</td>
<td>engine/we0_s1/Q</td>
<td>bank0/mem_mem_3_3_s/WREA</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.478</td>
</tr>
<tr>
<td>14</td>
<td>0.337</td>
<td>svo/video_gol/addr_display_7_s7/Q</td>
<td>bank0/mem_mem_1_0_s/ADB[7]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.455</td>
</tr>
<tr>
<td>15</td>
<td>0.337</td>
<td>svo/video_gol/addr_display_1_s7/Q</td>
<td>bank0/mem_mem_1_0_s/ADB[1]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.455</td>
</tr>
<tr>
<td>16</td>
<td>0.347</td>
<td>svo/video_gol/addr_display_9_s7/Q</td>
<td>bank0/mem_mem_1_0_s/ADB[9]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.465</td>
</tr>
<tr>
<td>17</td>
<td>0.347</td>
<td>svo/video_gol/addr_display_4_s7/Q</td>
<td>bank0/mem_mem_1_0_s/ADB[4]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.465</td>
</tr>
<tr>
<td>18</td>
<td>0.347</td>
<td>svo/video_gol/addr_display_10_s7/Q</td>
<td>bank0/mem_mem_1_0_s/ADB[10]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.465</td>
</tr>
<tr>
<td>19</td>
<td>0.348</td>
<td>svo/video_gol/addr_display_13_s7/Q</td>
<td>bank0/mem_mem_1_0_s/ADB[13]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.466</td>
</tr>
<tr>
<td>20</td>
<td>0.348</td>
<td>svo/video_gol/addr_display_11_s7/Q</td>
<td>bank0/mem_mem_1_0_s/ADB[11]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.466</td>
</tr>
<tr>
<td>21</td>
<td>0.350</td>
<td>svo/video_gol/addr_display_5_s7/Q</td>
<td>bank0/mem_mem_1_0_s/ADB[5]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.468</td>
</tr>
<tr>
<td>22</td>
<td>0.350</td>
<td>svo/video_gol/addr_display_3_s7/Q</td>
<td>bank0/mem_mem_1_0_s/ADB[3]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.468</td>
</tr>
<tr>
<td>23</td>
<td>0.350</td>
<td>svo/video_gol/addr_display_5_s7/Q</td>
<td>bank0/mem_mem_0_3_s/ADB[5]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.468</td>
</tr>
<tr>
<td>24</td>
<td>0.350</td>
<td>svo/video_gol/addr_display_4_s7/Q</td>
<td>bank0/mem_mem_0_3_s/ADB[4]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.468</td>
</tr>
<tr>
<td>25</td>
<td>0.353</td>
<td>svo/video_gol/addr_display_9_s7/Q</td>
<td>bank0/mem_mem_0_3_s/ADB[9]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.471</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>bank0/mem_ADBREG_G[14]_s0</td>
</tr>
<tr>
<td>2</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>bank0/mem_mem_0_0_s</td>
</tr>
<tr>
<td>3</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>bank0/mem_mem_0_2_s</td>
</tr>
<tr>
<td>4</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>bank0/mem_mem_1_1_s</td>
</tr>
<tr>
<td>5</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>bank0/mem_mem_2_4_s</td>
</tr>
<tr>
<td>6</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>bank1/mem_mem_1_4_s</td>
</tr>
<tr>
<td>7</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>engine/lfsr_7_s0</td>
</tr>
<tr>
<td>8</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>engine/pop_count_r[3]_4_s2</td>
</tr>
<tr>
<td>9</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>engine/pop_count_r[29]_10_s2</td>
</tr>
<tr>
<td>10</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>engine/pop_count_r[29]_11_s2</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.515</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/pixel_y_d1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[1][B]</td>
<td>svo/pixel_y_d1_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>336</td>
<td>R22C20[1][B]</td>
<td style=" font-weight:bold;">svo/pixel_y_d1_2_s0/Q</td>
</tr>
<tr>
<td>3.264</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[3][A]</td>
<td>svo/n1470_s5/I0</td>
</tr>
<tr>
<td>3.635</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C21[3][A]</td>
<td style=" background: #97FFFF;">svo/n1470_s5/F</td>
</tr>
<tr>
<td>4.410</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[0][B]</td>
<td>svo/n1470_s6/I1</td>
</tr>
<tr>
<td>4.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R21C27[0][B]</td>
<td style=" background: #97FFFF;">svo/n1470_s6/F</td>
</tr>
<tr>
<td>6.001</td>
<td>1.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>svo/pop_val_4_s35/I2</td>
</tr>
<tr>
<td>6.454</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s35/F</td>
</tr>
<tr>
<td>6.454</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][A]</td>
<td>svo/pop_val_4_s24/I1</td>
</tr>
<tr>
<td>6.557</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s24/O</td>
</tr>
<tr>
<td>6.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][B]</td>
<td>svo/pop_val_4_s21/I0</td>
</tr>
<tr>
<td>6.660</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s21/O</td>
</tr>
<tr>
<td>6.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>svo/pop_val_4_s19/I1</td>
</tr>
<tr>
<td>6.763</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s19/O</td>
</tr>
<tr>
<td>6.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][B]</td>
<td>svo/pop_val_4_s10/I1</td>
</tr>
<tr>
<td>6.866</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s10/O</td>
</tr>
<tr>
<td>7.903</td>
<td>1.037</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[1][B]</td>
<td>svo/pop_nibble_0_s33/I1</td>
</tr>
<tr>
<td>8.365</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C28[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s33/F</td>
</tr>
<tr>
<td>8.367</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[3][A]</td>
<td>svo/pop_nibble_0_s14/I1</td>
</tr>
<tr>
<td>8.922</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R23C28[3][A]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s14/F</td>
</tr>
<tr>
<td>9.614</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td>svo/debug_r_7_s163/I2</td>
</tr>
<tr>
<td>9.985</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s163/F</td>
</tr>
<tr>
<td>10.382</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>svo/debug_r_7_s116/I3</td>
</tr>
<tr>
<td>10.753</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s116/F</td>
</tr>
<tr>
<td>11.409</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td>svo/debug_r_7_s62/I0</td>
</tr>
<tr>
<td>11.926</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s62/F</td>
</tr>
<tr>
<td>12.829</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>svo/debug_r_7_s58/I0</td>
</tr>
<tr>
<td>13.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s58/F</td>
</tr>
<tr>
<td>13.375</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[1][B]</td>
<td>svo/debug_r_7_s24/I1</td>
</tr>
<tr>
<td>13.837</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C20[1][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s24/F</td>
</tr>
<tr>
<td>13.838</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td>svo/debug_r_7_s7/I2</td>
</tr>
<tr>
<td>14.393</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s7/F</td>
</tr>
<tr>
<td>14.807</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][B]</td>
<td>svo/debug_r_7_s1/I2</td>
</tr>
<tr>
<td>15.260</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R26C21[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s1/F</td>
</tr>
<tr>
<td>15.791</td>
<td>0.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C19[3][B]</td>
<td>svo/n3273_s/I0</td>
</tr>
<tr>
<td>16.244</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C19[3][B]</td>
<td style=" background: #97FFFF;">svo/n3273_s/F</td>
</tr>
<tr>
<td>18.099</td>
<td>1.855</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C17[0][A]</td>
<td>svo/n3271_s/CIN</td>
</tr>
<tr>
<td>18.135</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][A]</td>
<td style=" background: #97FFFF;">svo/n3271_s/COUT</td>
</tr>
<tr>
<td>18.135</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C17[0][B]</td>
<td>svo/n3270_s/CIN</td>
</tr>
<tr>
<td>18.170</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">svo/n3270_s/COUT</td>
</tr>
<tr>
<td>18.170</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C17[1][A]</td>
<td>svo/n3269_s/CIN</td>
</tr>
<tr>
<td>18.205</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C17[1][A]</td>
<td style=" background: #97FFFF;">svo/n3269_s/COUT</td>
</tr>
<tr>
<td>18.205</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C17[1][B]</td>
<td>svo/n3268_s/CIN</td>
</tr>
<tr>
<td>18.675</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C17[1][B]</td>
<td style=" background: #97FFFF;">svo/n3268_s/SUM</td>
</tr>
<tr>
<td>19.088</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C17[2][B]</td>
<td>svo/n3279_s/I0</td>
</tr>
<tr>
<td>19.658</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C17[2][B]</td>
<td style=" background: #97FFFF;">svo/n3279_s/COUT</td>
</tr>
<tr>
<td>19.658</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C18[0][A]</td>
<td>svo/n3278_s/CIN</td>
</tr>
<tr>
<td>20.128</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C18[0][A]</td>
<td style=" background: #97FFFF;">svo/n3278_s/SUM</td>
</tr>
<tr>
<td>20.132</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C18[3][B]</td>
<td>svo/rgb_r_Z_4_s1/I1</td>
</tr>
<tr>
<td>20.503</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C18[3][B]</td>
<td style=" background: #97FFFF;">svo/rgb_r_Z_4_s1/F</td>
</tr>
<tr>
<td>20.751</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C20[0][B]</td>
<td>svo/rgb_r_Z_4_s0/I1</td>
</tr>
<tr>
<td>21.268</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C20[0][B]</td>
<td style=" background: #97FFFF;">svo/rgb_r_Z_4_s0/F</td>
</tr>
<tr>
<td>21.665</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C22[3][B]</td>
<td>svo/rgb_r_Z_4_s/I2</td>
</tr>
<tr>
<td>22.036</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C22[3][B]</td>
<td style=" background: #97FFFF;">svo/rgb_r_Z_4_s/F</td>
</tr>
<tr>
<td>23.266</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C37[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s9/I3</td>
</tr>
<tr>
<td>23.637</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C37[1][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s9/F</td>
</tr>
<tr>
<td>23.646</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C37[3][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s6/I1</td>
</tr>
<tr>
<td>24.201</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C37[3][A]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s6/F</td>
</tr>
<tr>
<td>24.696</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C35[3][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s10/I3</td>
</tr>
<tr>
<td>25.067</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[3][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s10/F</td>
</tr>
<tr>
<td>25.072</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C35[3][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s3/I1</td>
</tr>
<tr>
<td>25.621</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R40C35[3][A]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s3/F</td>
</tr>
<tr>
<td>25.623</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C35[2][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s1/I3</td>
</tr>
<tr>
<td>26.085</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C35[2][A]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s1/F</td>
</tr>
<tr>
<td>26.087</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C35[2][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s0/I1</td>
</tr>
<tr>
<td>26.549</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C35[2][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s0/F</td>
</tr>
<tr>
<td>26.549</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C35[2][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C35[2][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C35[2][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>28</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.968, 49.974%; route: 11.748, 49.058%; tC2Q: 0.232, 0.969%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.387</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.421</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/pixel_y_d1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[1][B]</td>
<td>svo/pixel_y_d1_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>336</td>
<td>R22C20[1][B]</td>
<td style=" font-weight:bold;">svo/pixel_y_d1_2_s0/Q</td>
</tr>
<tr>
<td>3.264</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[3][A]</td>
<td>svo/n1470_s5/I0</td>
</tr>
<tr>
<td>3.635</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C21[3][A]</td>
<td style=" background: #97FFFF;">svo/n1470_s5/F</td>
</tr>
<tr>
<td>4.410</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[0][B]</td>
<td>svo/n1470_s6/I1</td>
</tr>
<tr>
<td>4.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R21C27[0][B]</td>
<td style=" background: #97FFFF;">svo/n1470_s6/F</td>
</tr>
<tr>
<td>6.001</td>
<td>1.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>svo/pop_val_4_s35/I2</td>
</tr>
<tr>
<td>6.454</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s35/F</td>
</tr>
<tr>
<td>6.454</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][A]</td>
<td>svo/pop_val_4_s24/I1</td>
</tr>
<tr>
<td>6.557</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s24/O</td>
</tr>
<tr>
<td>6.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][B]</td>
<td>svo/pop_val_4_s21/I0</td>
</tr>
<tr>
<td>6.660</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s21/O</td>
</tr>
<tr>
<td>6.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>svo/pop_val_4_s19/I1</td>
</tr>
<tr>
<td>6.763</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s19/O</td>
</tr>
<tr>
<td>6.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][B]</td>
<td>svo/pop_val_4_s10/I1</td>
</tr>
<tr>
<td>6.866</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s10/O</td>
</tr>
<tr>
<td>7.903</td>
<td>1.037</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[1][B]</td>
<td>svo/pop_nibble_0_s33/I1</td>
</tr>
<tr>
<td>8.365</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C28[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s33/F</td>
</tr>
<tr>
<td>8.367</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[3][A]</td>
<td>svo/pop_nibble_0_s14/I1</td>
</tr>
<tr>
<td>8.922</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R23C28[3][A]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s14/F</td>
</tr>
<tr>
<td>9.614</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td>svo/debug_r_7_s163/I2</td>
</tr>
<tr>
<td>9.985</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s163/F</td>
</tr>
<tr>
<td>10.382</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>svo/debug_r_7_s116/I3</td>
</tr>
<tr>
<td>10.753</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s116/F</td>
</tr>
<tr>
<td>11.409</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td>svo/debug_r_7_s62/I0</td>
</tr>
<tr>
<td>11.926</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s62/F</td>
</tr>
<tr>
<td>12.829</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>svo/debug_r_7_s58/I0</td>
</tr>
<tr>
<td>13.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s58/F</td>
</tr>
<tr>
<td>13.375</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[1][B]</td>
<td>svo/debug_r_7_s24/I1</td>
</tr>
<tr>
<td>13.837</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C20[1][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s24/F</td>
</tr>
<tr>
<td>13.838</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td>svo/debug_r_7_s7/I2</td>
</tr>
<tr>
<td>14.393</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s7/F</td>
</tr>
<tr>
<td>14.807</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][B]</td>
<td>svo/debug_r_7_s1/I2</td>
</tr>
<tr>
<td>15.260</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R26C21[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s1/F</td>
</tr>
<tr>
<td>17.084</td>
<td>1.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[3][A]</td>
<td>svo/debug_b_4_s0/I0</td>
</tr>
<tr>
<td>17.654</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R34C22[3][A]</td>
<td style=" background: #97FFFF;">svo/debug_b_4_s0/F</td>
</tr>
<tr>
<td>17.800</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C22[2][A]</td>
<td>svo/n3347_s/I0</td>
</tr>
<tr>
<td>18.370</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C22[2][A]</td>
<td style=" background: #97FFFF;">svo/n3347_s/COUT</td>
</tr>
<tr>
<td>18.370</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C22[2][B]</td>
<td>svo/n3346_s/CIN</td>
</tr>
<tr>
<td>18.840</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C22[2][B]</td>
<td style=" background: #97FFFF;">svo/n3346_s/SUM</td>
</tr>
<tr>
<td>19.253</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C22[2][B]</td>
<td>svo/n3357_s/I0</td>
</tr>
<tr>
<td>19.823</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C22[2][B]</td>
<td style=" background: #97FFFF;">svo/n3357_s/COUT</td>
</tr>
<tr>
<td>19.823</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C23[0][A]</td>
<td>svo/n3356_s/CIN</td>
</tr>
<tr>
<td>20.293</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C23[0][A]</td>
<td style=" background: #97FFFF;">svo/n3356_s/SUM</td>
</tr>
<tr>
<td>20.811</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[3][B]</td>
<td>svo/rgb_b_Z_4_s1/I1</td>
</tr>
<tr>
<td>21.366</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C22[3][B]</td>
<td style=" background: #97FFFF;">svo/rgb_b_Z_4_s1/F</td>
</tr>
<tr>
<td>21.613</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C20[1][A]</td>
<td>svo/rgb_b_Z_4_s0/I1</td>
</tr>
<tr>
<td>22.162</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C20[1][A]</td>
<td style=" background: #97FFFF;">svo/rgb_b_Z_4_s0/F</td>
</tr>
<tr>
<td>22.163</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C20[0][A]</td>
<td>svo/rgb_b_Z_4_s/I2</td>
</tr>
<tr>
<td>22.534</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R31C20[0][A]</td>
<td style=" background: #97FFFF;">svo/rgb_b_Z_4_s/F</td>
</tr>
<tr>
<td>23.417</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C29[2][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s10/I3</td>
</tr>
<tr>
<td>23.987</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R38C29[2][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s10/F</td>
</tr>
<tr>
<td>23.990</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C29[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s4/I3</td>
</tr>
<tr>
<td>24.539</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R38C29[1][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s4/F</td>
</tr>
<tr>
<td>24.712</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C30[3][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s9/I0</td>
</tr>
<tr>
<td>25.174</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C30[3][A]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s9/F</td>
</tr>
<tr>
<td>25.347</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C29[2][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s3/I3</td>
</tr>
<tr>
<td>25.718</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C29[2][A]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s3/F</td>
</tr>
<tr>
<td>25.872</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C29[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s0/I2</td>
</tr>
<tr>
<td>26.421</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C29[1][A]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s0/F</td>
</tr>
<tr>
<td>26.421</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C29[1][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C29[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C29[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>27</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.496, 52.459%; route: 11.092, 46.567%; tC2Q: 0.232, 0.974%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.859</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/pixel_y_d1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[1][B]</td>
<td>svo/pixel_y_d1_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>336</td>
<td>R22C20[1][B]</td>
<td style=" font-weight:bold;">svo/pixel_y_d1_2_s0/Q</td>
</tr>
<tr>
<td>3.264</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[3][A]</td>
<td>svo/n1470_s5/I0</td>
</tr>
<tr>
<td>3.635</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C21[3][A]</td>
<td style=" background: #97FFFF;">svo/n1470_s5/F</td>
</tr>
<tr>
<td>4.410</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[0][B]</td>
<td>svo/n1470_s6/I1</td>
</tr>
<tr>
<td>4.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R21C27[0][B]</td>
<td style=" background: #97FFFF;">svo/n1470_s6/F</td>
</tr>
<tr>
<td>6.001</td>
<td>1.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>svo/pop_val_4_s35/I2</td>
</tr>
<tr>
<td>6.454</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s35/F</td>
</tr>
<tr>
<td>6.454</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][A]</td>
<td>svo/pop_val_4_s24/I1</td>
</tr>
<tr>
<td>6.557</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s24/O</td>
</tr>
<tr>
<td>6.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][B]</td>
<td>svo/pop_val_4_s21/I0</td>
</tr>
<tr>
<td>6.660</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s21/O</td>
</tr>
<tr>
<td>6.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>svo/pop_val_4_s19/I1</td>
</tr>
<tr>
<td>6.763</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s19/O</td>
</tr>
<tr>
<td>6.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][B]</td>
<td>svo/pop_val_4_s10/I1</td>
</tr>
<tr>
<td>6.866</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s10/O</td>
</tr>
<tr>
<td>7.903</td>
<td>1.037</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[1][B]</td>
<td>svo/pop_nibble_0_s33/I1</td>
</tr>
<tr>
<td>8.365</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C28[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s33/F</td>
</tr>
<tr>
<td>8.367</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[3][A]</td>
<td>svo/pop_nibble_0_s14/I1</td>
</tr>
<tr>
<td>8.922</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R23C28[3][A]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s14/F</td>
</tr>
<tr>
<td>9.614</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td>svo/debug_r_7_s163/I2</td>
</tr>
<tr>
<td>9.985</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s163/F</td>
</tr>
<tr>
<td>10.382</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>svo/debug_r_7_s116/I3</td>
</tr>
<tr>
<td>10.753</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s116/F</td>
</tr>
<tr>
<td>11.409</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td>svo/debug_r_7_s62/I0</td>
</tr>
<tr>
<td>11.926</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s62/F</td>
</tr>
<tr>
<td>12.829</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>svo/debug_r_7_s58/I0</td>
</tr>
<tr>
<td>13.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s58/F</td>
</tr>
<tr>
<td>13.375</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[1][B]</td>
<td>svo/debug_r_7_s24/I1</td>
</tr>
<tr>
<td>13.837</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C20[1][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s24/F</td>
</tr>
<tr>
<td>13.838</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td>svo/debug_r_7_s7/I2</td>
</tr>
<tr>
<td>14.393</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s7/F</td>
</tr>
<tr>
<td>14.807</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][B]</td>
<td>svo/debug_r_7_s1/I2</td>
</tr>
<tr>
<td>15.260</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R26C21[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s1/F</td>
</tr>
<tr>
<td>16.830</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C17[1][A]</td>
<td>svo/debug_g_4_s0/I0</td>
</tr>
<tr>
<td>17.385</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C17[1][A]</td>
<td style=" background: #97FFFF;">svo/debug_g_4_s0/F</td>
</tr>
<tr>
<td>17.804</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C17[2][A]</td>
<td>svo/n3308_s/I0</td>
</tr>
<tr>
<td>18.374</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C17[2][A]</td>
<td style=" background: #97FFFF;">svo/n3308_s/COUT</td>
</tr>
<tr>
<td>18.374</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C17[2][B]</td>
<td>svo/n3307_s/CIN</td>
</tr>
<tr>
<td>18.844</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C17[2][B]</td>
<td style=" background: #97FFFF;">svo/n3307_s/SUM</td>
</tr>
<tr>
<td>19.334</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C19[2][B]</td>
<td>svo/n3318_s/I0</td>
</tr>
<tr>
<td>19.904</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C19[2][B]</td>
<td style=" background: #97FFFF;">svo/n3318_s/COUT</td>
</tr>
<tr>
<td>19.904</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C20[0][A]</td>
<td>svo/n3317_s/CIN</td>
</tr>
<tr>
<td>20.374</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C20[0][A]</td>
<td style=" background: #97FFFF;">svo/n3317_s/SUM</td>
</tr>
<tr>
<td>20.787</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C19[2][A]</td>
<td>svo/rgb_g_Z_4_s1/I1</td>
</tr>
<tr>
<td>21.357</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C19[2][A]</td>
<td style=" background: #97FFFF;">svo/rgb_g_Z_4_s1/F</td>
</tr>
<tr>
<td>21.358</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C19[1][B]</td>
<td>svo/rgb_g_Z_4_s2/I1</td>
</tr>
<tr>
<td>21.811</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C19[1][B]</td>
<td style=" background: #97FFFF;">svo/rgb_g_Z_4_s2/F</td>
</tr>
<tr>
<td>22.208</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C19[2][A]</td>
<td>svo/rgb_g_Z_4_s/I2</td>
</tr>
<tr>
<td>22.661</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C19[2][A]</td>
<td style=" background: #97FFFF;">svo/rgb_g_Z_4_s/F</td>
</tr>
<tr>
<td>22.925</td>
<td>0.264</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C19[3][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s10/I3</td>
</tr>
<tr>
<td>23.296</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C19[3][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s10/F</td>
</tr>
<tr>
<td>23.549</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C19[3][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s6/I1</td>
</tr>
<tr>
<td>24.119</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R36C19[3][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s6/F</td>
</tr>
<tr>
<td>24.122</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C19[3][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s11/I0</td>
</tr>
<tr>
<td>24.671</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C19[3][A]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s11/F</td>
</tr>
<tr>
<td>24.672</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C19[2][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s2/I2</td>
</tr>
<tr>
<td>25.125</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C19[2][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s2/F</td>
</tr>
<tr>
<td>25.522</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C19[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s0/I1</td>
</tr>
<tr>
<td>25.893</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C19[0][A]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s0/F</td>
</tr>
<tr>
<td>25.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C19[0][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C19[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C19[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>27</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.295, 52.785%; route: 10.765, 46.219%; tC2Q: 0.232, 0.996%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.234</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/pixel_y_d1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[1][B]</td>
<td>svo/pixel_y_d1_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>336</td>
<td>R22C20[1][B]</td>
<td style=" font-weight:bold;">svo/pixel_y_d1_2_s0/Q</td>
</tr>
<tr>
<td>3.264</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[3][A]</td>
<td>svo/n1470_s5/I0</td>
</tr>
<tr>
<td>3.635</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C21[3][A]</td>
<td style=" background: #97FFFF;">svo/n1470_s5/F</td>
</tr>
<tr>
<td>4.410</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[0][B]</td>
<td>svo/n1470_s6/I1</td>
</tr>
<tr>
<td>4.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R21C27[0][B]</td>
<td style=" background: #97FFFF;">svo/n1470_s6/F</td>
</tr>
<tr>
<td>6.001</td>
<td>1.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>svo/pop_val_4_s35/I2</td>
</tr>
<tr>
<td>6.454</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s35/F</td>
</tr>
<tr>
<td>6.454</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][A]</td>
<td>svo/pop_val_4_s24/I1</td>
</tr>
<tr>
<td>6.557</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s24/O</td>
</tr>
<tr>
<td>6.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][B]</td>
<td>svo/pop_val_4_s21/I0</td>
</tr>
<tr>
<td>6.660</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s21/O</td>
</tr>
<tr>
<td>6.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>svo/pop_val_4_s19/I1</td>
</tr>
<tr>
<td>6.763</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s19/O</td>
</tr>
<tr>
<td>6.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][B]</td>
<td>svo/pop_val_4_s10/I1</td>
</tr>
<tr>
<td>6.866</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s10/O</td>
</tr>
<tr>
<td>7.903</td>
<td>1.037</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[1][B]</td>
<td>svo/pop_nibble_0_s33/I1</td>
</tr>
<tr>
<td>8.365</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C28[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s33/F</td>
</tr>
<tr>
<td>8.367</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[3][A]</td>
<td>svo/pop_nibble_0_s14/I1</td>
</tr>
<tr>
<td>8.922</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R23C28[3][A]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s14/F</td>
</tr>
<tr>
<td>9.614</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td>svo/debug_r_7_s163/I2</td>
</tr>
<tr>
<td>9.985</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s163/F</td>
</tr>
<tr>
<td>10.382</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>svo/debug_r_7_s116/I3</td>
</tr>
<tr>
<td>10.753</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s116/F</td>
</tr>
<tr>
<td>11.409</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td>svo/debug_r_7_s62/I0</td>
</tr>
<tr>
<td>11.926</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s62/F</td>
</tr>
<tr>
<td>12.829</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>svo/debug_r_7_s58/I0</td>
</tr>
<tr>
<td>13.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s58/F</td>
</tr>
<tr>
<td>13.375</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[1][B]</td>
<td>svo/debug_r_7_s24/I1</td>
</tr>
<tr>
<td>13.837</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C20[1][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s24/F</td>
</tr>
<tr>
<td>13.838</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td>svo/debug_r_7_s7/I2</td>
</tr>
<tr>
<td>14.393</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s7/F</td>
</tr>
<tr>
<td>14.807</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][B]</td>
<td>svo/debug_r_7_s1/I2</td>
</tr>
<tr>
<td>15.260</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R26C21[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s1/F</td>
</tr>
<tr>
<td>17.084</td>
<td>1.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[3][A]</td>
<td>svo/debug_b_4_s0/I0</td>
</tr>
<tr>
<td>17.654</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R34C22[3][A]</td>
<td style=" background: #97FFFF;">svo/debug_b_4_s0/F</td>
</tr>
<tr>
<td>17.800</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C22[2][A]</td>
<td>svo/n3347_s/I0</td>
</tr>
<tr>
<td>18.370</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C22[2][A]</td>
<td style=" background: #97FFFF;">svo/n3347_s/COUT</td>
</tr>
<tr>
<td>18.370</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C22[2][B]</td>
<td>svo/n3346_s/CIN</td>
</tr>
<tr>
<td>18.840</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C22[2][B]</td>
<td style=" background: #97FFFF;">svo/n3346_s/SUM</td>
</tr>
<tr>
<td>19.253</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C22[2][B]</td>
<td>svo/n3357_s/I0</td>
</tr>
<tr>
<td>19.823</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C22[2][B]</td>
<td style=" background: #97FFFF;">svo/n3357_s/COUT</td>
</tr>
<tr>
<td>19.823</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C23[0][A]</td>
<td>svo/n3356_s/CIN</td>
</tr>
<tr>
<td>20.293</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C23[0][A]</td>
<td style=" background: #97FFFF;">svo/n3356_s/SUM</td>
</tr>
<tr>
<td>20.811</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[3][B]</td>
<td>svo/rgb_b_Z_4_s1/I1</td>
</tr>
<tr>
<td>21.366</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C22[3][B]</td>
<td style=" background: #97FFFF;">svo/rgb_b_Z_4_s1/F</td>
</tr>
<tr>
<td>21.613</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C20[1][A]</td>
<td>svo/rgb_b_Z_4_s0/I1</td>
</tr>
<tr>
<td>22.162</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C20[1][A]</td>
<td style=" background: #97FFFF;">svo/rgb_b_Z_4_s0/F</td>
</tr>
<tr>
<td>22.163</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C20[0][A]</td>
<td>svo/rgb_b_Z_4_s/I2</td>
</tr>
<tr>
<td>22.534</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R31C20[0][A]</td>
<td style=" background: #97FFFF;">svo/rgb_b_Z_4_s/F</td>
</tr>
<tr>
<td>24.268</td>
<td>1.734</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C29[2][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C29[2][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_4_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C29[2][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.995, 46.130%; route: 11.440, 52.799%; tC2Q: 0.232, 1.071%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.233</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/pixel_y_d1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[1][B]</td>
<td>svo/pixel_y_d1_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>336</td>
<td>R22C20[1][B]</td>
<td style=" font-weight:bold;">svo/pixel_y_d1_2_s0/Q</td>
</tr>
<tr>
<td>3.264</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[3][A]</td>
<td>svo/n1470_s5/I0</td>
</tr>
<tr>
<td>3.635</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C21[3][A]</td>
<td style=" background: #97FFFF;">svo/n1470_s5/F</td>
</tr>
<tr>
<td>4.410</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[0][B]</td>
<td>svo/n1470_s6/I1</td>
</tr>
<tr>
<td>4.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R21C27[0][B]</td>
<td style=" background: #97FFFF;">svo/n1470_s6/F</td>
</tr>
<tr>
<td>6.001</td>
<td>1.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>svo/pop_val_4_s35/I2</td>
</tr>
<tr>
<td>6.454</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s35/F</td>
</tr>
<tr>
<td>6.454</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][A]</td>
<td>svo/pop_val_4_s24/I1</td>
</tr>
<tr>
<td>6.557</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s24/O</td>
</tr>
<tr>
<td>6.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][B]</td>
<td>svo/pop_val_4_s21/I0</td>
</tr>
<tr>
<td>6.660</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s21/O</td>
</tr>
<tr>
<td>6.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>svo/pop_val_4_s19/I1</td>
</tr>
<tr>
<td>6.763</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s19/O</td>
</tr>
<tr>
<td>6.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][B]</td>
<td>svo/pop_val_4_s10/I1</td>
</tr>
<tr>
<td>6.866</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s10/O</td>
</tr>
<tr>
<td>7.903</td>
<td>1.037</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[1][B]</td>
<td>svo/pop_nibble_0_s33/I1</td>
</tr>
<tr>
<td>8.365</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C28[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s33/F</td>
</tr>
<tr>
<td>8.367</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[3][A]</td>
<td>svo/pop_nibble_0_s14/I1</td>
</tr>
<tr>
<td>8.922</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R23C28[3][A]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s14/F</td>
</tr>
<tr>
<td>9.614</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td>svo/debug_r_7_s163/I2</td>
</tr>
<tr>
<td>9.985</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s163/F</td>
</tr>
<tr>
<td>10.382</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>svo/debug_r_7_s116/I3</td>
</tr>
<tr>
<td>10.753</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s116/F</td>
</tr>
<tr>
<td>11.409</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td>svo/debug_r_7_s62/I0</td>
</tr>
<tr>
<td>11.926</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s62/F</td>
</tr>
<tr>
<td>12.829</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>svo/debug_r_7_s58/I0</td>
</tr>
<tr>
<td>13.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s58/F</td>
</tr>
<tr>
<td>13.375</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[1][B]</td>
<td>svo/debug_r_7_s24/I1</td>
</tr>
<tr>
<td>13.837</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C20[1][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s24/F</td>
</tr>
<tr>
<td>13.838</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td>svo/debug_r_7_s7/I2</td>
</tr>
<tr>
<td>14.393</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s7/F</td>
</tr>
<tr>
<td>14.807</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][B]</td>
<td>svo/debug_r_7_s1/I2</td>
</tr>
<tr>
<td>15.260</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R26C21[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s1/F</td>
</tr>
<tr>
<td>17.333</td>
<td>2.073</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[2][A]</td>
<td>svo/debug_b_6_s0/I0</td>
</tr>
<tr>
<td>17.903</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R34C23[2][A]</td>
<td style=" background: #97FFFF;">svo/debug_b_6_s0/F</td>
</tr>
<tr>
<td>18.048</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C23[0][A]</td>
<td>svo/n3345_s/I0</td>
</tr>
<tr>
<td>18.618</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C23[0][A]</td>
<td style=" background: #97FFFF;">svo/n3345_s/COUT</td>
</tr>
<tr>
<td>18.618</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td>svo/n3344_s/CIN</td>
</tr>
<tr>
<td>19.088</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">svo/n3344_s/SUM</td>
</tr>
<tr>
<td>19.335</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C23[0][B]</td>
<td>svo/n3355_s/I0</td>
</tr>
<tr>
<td>19.905</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C23[0][B]</td>
<td style=" background: #97FFFF;">svo/n3355_s/COUT</td>
</tr>
<tr>
<td>19.905</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C23[1][A]</td>
<td>svo/n3354_s/CIN</td>
</tr>
<tr>
<td>19.940</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C23[1][A]</td>
<td style=" background: #97FFFF;">svo/n3354_s/COUT</td>
</tr>
<tr>
<td>20.415</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C23[3][B]</td>
<td>svo/rgb_b_Z_7_s4/I2</td>
</tr>
<tr>
<td>20.985</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C23[3][B]</td>
<td style=" background: #97FFFF;">svo/rgb_b_Z_7_s4/F</td>
</tr>
<tr>
<td>20.986</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C23[3][A]</td>
<td>svo/rgb_b_Z_7_s3/I1</td>
</tr>
<tr>
<td>21.535</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C23[3][A]</td>
<td style=" background: #97FFFF;">svo/rgb_b_Z_7_s3/F</td>
</tr>
<tr>
<td>21.536</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C23[2][A]</td>
<td>svo/rgb_b_Z_7_s2/I1</td>
</tr>
<tr>
<td>21.998</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C23[2][A]</td>
<td style=" background: #97FFFF;">svo/rgb_b_Z_7_s2/F</td>
</tr>
<tr>
<td>22.000</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C23[2][B]</td>
<td>svo/rgb_b_Z_7_s/I2</td>
</tr>
<tr>
<td>22.453</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R35C23[2][B]</td>
<td style=" background: #97FFFF;">svo/rgb_b_Z_7_s/F</td>
</tr>
<tr>
<td>24.233</td>
<td>1.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C30[1][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C30[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C30[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.119, 46.777%; route: 11.281, 52.150%; tC2Q: 0.232, 1.072%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.199</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.233</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/pixel_y_d1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[1][B]</td>
<td>svo/pixel_y_d1_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>336</td>
<td>R22C20[1][B]</td>
<td style=" font-weight:bold;">svo/pixel_y_d1_2_s0/Q</td>
</tr>
<tr>
<td>3.264</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[3][A]</td>
<td>svo/n1470_s5/I0</td>
</tr>
<tr>
<td>3.635</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C21[3][A]</td>
<td style=" background: #97FFFF;">svo/n1470_s5/F</td>
</tr>
<tr>
<td>4.410</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[0][B]</td>
<td>svo/n1470_s6/I1</td>
</tr>
<tr>
<td>4.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R21C27[0][B]</td>
<td style=" background: #97FFFF;">svo/n1470_s6/F</td>
</tr>
<tr>
<td>6.001</td>
<td>1.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>svo/pop_val_4_s35/I2</td>
</tr>
<tr>
<td>6.454</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s35/F</td>
</tr>
<tr>
<td>6.454</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][A]</td>
<td>svo/pop_val_4_s24/I1</td>
</tr>
<tr>
<td>6.557</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s24/O</td>
</tr>
<tr>
<td>6.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][B]</td>
<td>svo/pop_val_4_s21/I0</td>
</tr>
<tr>
<td>6.660</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s21/O</td>
</tr>
<tr>
<td>6.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>svo/pop_val_4_s19/I1</td>
</tr>
<tr>
<td>6.763</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s19/O</td>
</tr>
<tr>
<td>6.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][B]</td>
<td>svo/pop_val_4_s10/I1</td>
</tr>
<tr>
<td>6.866</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s10/O</td>
</tr>
<tr>
<td>7.903</td>
<td>1.037</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[1][B]</td>
<td>svo/pop_nibble_0_s33/I1</td>
</tr>
<tr>
<td>8.365</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C28[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s33/F</td>
</tr>
<tr>
<td>8.367</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[3][A]</td>
<td>svo/pop_nibble_0_s14/I1</td>
</tr>
<tr>
<td>8.922</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R23C28[3][A]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s14/F</td>
</tr>
<tr>
<td>9.614</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td>svo/debug_r_7_s163/I2</td>
</tr>
<tr>
<td>9.985</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s163/F</td>
</tr>
<tr>
<td>10.382</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>svo/debug_r_7_s116/I3</td>
</tr>
<tr>
<td>10.753</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s116/F</td>
</tr>
<tr>
<td>11.409</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td>svo/debug_r_7_s62/I0</td>
</tr>
<tr>
<td>11.926</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s62/F</td>
</tr>
<tr>
<td>12.829</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>svo/debug_r_7_s58/I0</td>
</tr>
<tr>
<td>13.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s58/F</td>
</tr>
<tr>
<td>13.375</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[1][B]</td>
<td>svo/debug_r_7_s24/I1</td>
</tr>
<tr>
<td>13.837</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C20[1][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s24/F</td>
</tr>
<tr>
<td>13.838</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td>svo/debug_r_7_s7/I2</td>
</tr>
<tr>
<td>14.393</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s7/F</td>
</tr>
<tr>
<td>14.807</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][B]</td>
<td>svo/debug_r_7_s1/I2</td>
</tr>
<tr>
<td>15.260</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R26C21[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s1/F</td>
</tr>
<tr>
<td>16.830</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C17[1][A]</td>
<td>svo/debug_g_4_s0/I0</td>
</tr>
<tr>
<td>17.385</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C17[1][A]</td>
<td style=" background: #97FFFF;">svo/debug_g_4_s0/F</td>
</tr>
<tr>
<td>17.804</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C17[2][A]</td>
<td>svo/n3308_s/I0</td>
</tr>
<tr>
<td>18.374</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C17[2][A]</td>
<td style=" background: #97FFFF;">svo/n3308_s/COUT</td>
</tr>
<tr>
<td>18.374</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C17[2][B]</td>
<td>svo/n3307_s/CIN</td>
</tr>
<tr>
<td>18.844</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C17[2][B]</td>
<td style=" background: #97FFFF;">svo/n3307_s/SUM</td>
</tr>
<tr>
<td>19.334</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C19[2][B]</td>
<td>svo/n3318_s/I0</td>
</tr>
<tr>
<td>19.904</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C19[2][B]</td>
<td style=" background: #97FFFF;">svo/n3318_s/COUT</td>
</tr>
<tr>
<td>19.904</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C20[0][A]</td>
<td>svo/n3317_s/CIN</td>
</tr>
<tr>
<td>19.939</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C20[0][A]</td>
<td style=" background: #97FFFF;">svo/n3317_s/COUT</td>
</tr>
<tr>
<td>19.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C20[0][B]</td>
<td>svo/n3316_s/CIN</td>
</tr>
<tr>
<td>19.974</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C20[0][B]</td>
<td style=" background: #97FFFF;">svo/n3316_s/COUT</td>
</tr>
<tr>
<td>19.974</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C20[1][A]</td>
<td>svo/n3315_s/CIN</td>
</tr>
<tr>
<td>20.009</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C20[1][A]</td>
<td style=" background: #97FFFF;">svo/n3315_s/COUT</td>
</tr>
<tr>
<td>20.876</td>
<td>0.867</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C18[3][A]</td>
<td>svo/rgb_g_Z_7_s3/I2</td>
</tr>
<tr>
<td>21.247</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C18[3][A]</td>
<td style=" background: #97FFFF;">svo/rgb_g_Z_7_s3/F</td>
</tr>
<tr>
<td>21.252</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C18[3][B]</td>
<td>svo/rgb_g_Z_7_s2/I1</td>
</tr>
<tr>
<td>21.714</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C18[3][B]</td>
<td style=" background: #97FFFF;">svo/rgb_g_Z_7_s2/F</td>
</tr>
<tr>
<td>21.886</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C17[3][B]</td>
<td>svo/rgb_g_Z_7_s0/I1</td>
</tr>
<tr>
<td>22.257</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C17[3][B]</td>
<td style=" background: #97FFFF;">svo/rgb_g_Z_7_s0/F</td>
</tr>
<tr>
<td>22.428</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C17[0][A]</td>
<td>svo/rgb_g_Z_7_s/I2</td>
</tr>
<tr>
<td>22.799</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C17[0][A]</td>
<td style=" background: #97FFFF;">svo/rgb_g_Z_7_s/F</td>
</tr>
<tr>
<td>24.233</td>
<td>1.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C19[1][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C19[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C19[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.716, 44.913%; route: 11.684, 54.014%; tC2Q: 0.232, 1.072%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.986</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/pixel_y_d1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[1][B]</td>
<td>svo/pixel_y_d1_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>336</td>
<td>R22C20[1][B]</td>
<td style=" font-weight:bold;">svo/pixel_y_d1_2_s0/Q</td>
</tr>
<tr>
<td>3.264</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[3][A]</td>
<td>svo/n1470_s5/I0</td>
</tr>
<tr>
<td>3.635</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C21[3][A]</td>
<td style=" background: #97FFFF;">svo/n1470_s5/F</td>
</tr>
<tr>
<td>4.410</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[0][B]</td>
<td>svo/n1470_s6/I1</td>
</tr>
<tr>
<td>4.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R21C27[0][B]</td>
<td style=" background: #97FFFF;">svo/n1470_s6/F</td>
</tr>
<tr>
<td>6.001</td>
<td>1.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>svo/pop_val_4_s35/I2</td>
</tr>
<tr>
<td>6.454</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s35/F</td>
</tr>
<tr>
<td>6.454</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][A]</td>
<td>svo/pop_val_4_s24/I1</td>
</tr>
<tr>
<td>6.557</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s24/O</td>
</tr>
<tr>
<td>6.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][B]</td>
<td>svo/pop_val_4_s21/I0</td>
</tr>
<tr>
<td>6.660</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s21/O</td>
</tr>
<tr>
<td>6.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>svo/pop_val_4_s19/I1</td>
</tr>
<tr>
<td>6.763</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s19/O</td>
</tr>
<tr>
<td>6.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][B]</td>
<td>svo/pop_val_4_s10/I1</td>
</tr>
<tr>
<td>6.866</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s10/O</td>
</tr>
<tr>
<td>7.903</td>
<td>1.037</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[1][B]</td>
<td>svo/pop_nibble_0_s33/I1</td>
</tr>
<tr>
<td>8.365</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C28[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s33/F</td>
</tr>
<tr>
<td>8.367</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[3][A]</td>
<td>svo/pop_nibble_0_s14/I1</td>
</tr>
<tr>
<td>8.922</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R23C28[3][A]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s14/F</td>
</tr>
<tr>
<td>9.614</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td>svo/debug_r_7_s163/I2</td>
</tr>
<tr>
<td>9.985</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s163/F</td>
</tr>
<tr>
<td>10.382</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>svo/debug_r_7_s116/I3</td>
</tr>
<tr>
<td>10.753</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s116/F</td>
</tr>
<tr>
<td>11.409</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td>svo/debug_r_7_s62/I0</td>
</tr>
<tr>
<td>11.926</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s62/F</td>
</tr>
<tr>
<td>12.829</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>svo/debug_r_7_s58/I0</td>
</tr>
<tr>
<td>13.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s58/F</td>
</tr>
<tr>
<td>13.375</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[1][B]</td>
<td>svo/debug_r_7_s24/I1</td>
</tr>
<tr>
<td>13.837</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C20[1][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s24/F</td>
</tr>
<tr>
<td>13.838</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td>svo/debug_r_7_s7/I2</td>
</tr>
<tr>
<td>14.393</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s7/F</td>
</tr>
<tr>
<td>14.807</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][B]</td>
<td>svo/debug_r_7_s1/I2</td>
</tr>
<tr>
<td>15.260</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R26C21[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s1/F</td>
</tr>
<tr>
<td>16.980</td>
<td>1.720</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[2][A]</td>
<td>svo/n3351_s/I0</td>
</tr>
<tr>
<td>17.351</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C20[2][A]</td>
<td style=" background: #97FFFF;">svo/n3351_s/F</td>
</tr>
<tr>
<td>17.768</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C22[0][B]</td>
<td>svo/n3350_s/I1</td>
</tr>
<tr>
<td>18.139</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C22[0][B]</td>
<td style=" background: #97FFFF;">svo/n3350_s/COUT</td>
</tr>
<tr>
<td>18.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C22[1][A]</td>
<td>svo/n3349_s/CIN</td>
</tr>
<tr>
<td>18.609</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C22[1][A]</td>
<td style=" background: #97FFFF;">svo/n3349_s/SUM</td>
</tr>
<tr>
<td>19.006</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C22[1][A]</td>
<td>svo/n3360_s/I0</td>
</tr>
<tr>
<td>19.576</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C22[1][A]</td>
<td style=" background: #97FFFF;">svo/n3360_s/COUT</td>
</tr>
<tr>
<td>19.576</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C22[1][B]</td>
<td>svo/n3359_s/CIN</td>
</tr>
<tr>
<td>20.046</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C22[1][B]</td>
<td style=" background: #97FFFF;">svo/n3359_s/SUM</td>
</tr>
<tr>
<td>20.459</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C22[3][A]</td>
<td>svo/rgb_b_Z_1_s1/I1</td>
</tr>
<tr>
<td>21.008</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C22[3][A]</td>
<td style=" background: #97FFFF;">svo/rgb_b_Z_1_s1/F</td>
</tr>
<tr>
<td>21.181</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[3][A]</td>
<td>svo/rgb_b_Z_1_s0/I3</td>
</tr>
<tr>
<td>21.730</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C22[3][A]</td>
<td style=" background: #97FFFF;">svo/rgb_b_Z_1_s0/F</td>
</tr>
<tr>
<td>21.902</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[3][B]</td>
<td>svo/rgb_b_Z_1_s/I2</td>
</tr>
<tr>
<td>22.355</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R31C23[3][B]</td>
<td style=" background: #97FFFF;">svo/rgb_b_Z_1_s/F</td>
</tr>
<tr>
<td>24.020</td>
<td>1.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C30[0][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C30[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C30[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.673, 45.161%; route: 11.514, 53.756%; tC2Q: 0.232, 1.083%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.861</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.894</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/pixel_y_d1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[1][B]</td>
<td>svo/pixel_y_d1_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>336</td>
<td>R22C20[1][B]</td>
<td style=" font-weight:bold;">svo/pixel_y_d1_2_s0/Q</td>
</tr>
<tr>
<td>3.264</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[3][A]</td>
<td>svo/n1470_s5/I0</td>
</tr>
<tr>
<td>3.635</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C21[3][A]</td>
<td style=" background: #97FFFF;">svo/n1470_s5/F</td>
</tr>
<tr>
<td>4.410</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[0][B]</td>
<td>svo/n1470_s6/I1</td>
</tr>
<tr>
<td>4.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R21C27[0][B]</td>
<td style=" background: #97FFFF;">svo/n1470_s6/F</td>
</tr>
<tr>
<td>6.001</td>
<td>1.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>svo/pop_val_4_s35/I2</td>
</tr>
<tr>
<td>6.454</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s35/F</td>
</tr>
<tr>
<td>6.454</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][A]</td>
<td>svo/pop_val_4_s24/I1</td>
</tr>
<tr>
<td>6.557</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s24/O</td>
</tr>
<tr>
<td>6.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][B]</td>
<td>svo/pop_val_4_s21/I0</td>
</tr>
<tr>
<td>6.660</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s21/O</td>
</tr>
<tr>
<td>6.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>svo/pop_val_4_s19/I1</td>
</tr>
<tr>
<td>6.763</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s19/O</td>
</tr>
<tr>
<td>6.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][B]</td>
<td>svo/pop_val_4_s10/I1</td>
</tr>
<tr>
<td>6.866</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s10/O</td>
</tr>
<tr>
<td>7.903</td>
<td>1.037</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[1][B]</td>
<td>svo/pop_nibble_0_s33/I1</td>
</tr>
<tr>
<td>8.365</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C28[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s33/F</td>
</tr>
<tr>
<td>8.367</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[3][A]</td>
<td>svo/pop_nibble_0_s14/I1</td>
</tr>
<tr>
<td>8.922</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R23C28[3][A]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s14/F</td>
</tr>
<tr>
<td>9.614</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td>svo/debug_r_7_s163/I2</td>
</tr>
<tr>
<td>9.985</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s163/F</td>
</tr>
<tr>
<td>10.382</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>svo/debug_r_7_s116/I3</td>
</tr>
<tr>
<td>10.753</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s116/F</td>
</tr>
<tr>
<td>11.409</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td>svo/debug_r_7_s62/I0</td>
</tr>
<tr>
<td>11.926</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s62/F</td>
</tr>
<tr>
<td>12.829</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>svo/debug_r_7_s58/I0</td>
</tr>
<tr>
<td>13.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s58/F</td>
</tr>
<tr>
<td>13.375</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[1][B]</td>
<td>svo/debug_r_7_s24/I1</td>
</tr>
<tr>
<td>13.837</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C20[1][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s24/F</td>
</tr>
<tr>
<td>13.838</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td>svo/debug_r_7_s7/I2</td>
</tr>
<tr>
<td>14.393</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s7/F</td>
</tr>
<tr>
<td>14.807</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][B]</td>
<td>svo/debug_r_7_s1/I2</td>
</tr>
<tr>
<td>15.260</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R26C21[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s1/F</td>
</tr>
<tr>
<td>15.791</td>
<td>0.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C19[3][B]</td>
<td>svo/n3273_s/I0</td>
</tr>
<tr>
<td>16.244</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C19[3][B]</td>
<td style=" background: #97FFFF;">svo/n3273_s/F</td>
</tr>
<tr>
<td>18.099</td>
<td>1.855</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C17[0][A]</td>
<td>svo/n3271_s/CIN</td>
</tr>
<tr>
<td>18.135</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][A]</td>
<td style=" background: #97FFFF;">svo/n3271_s/COUT</td>
</tr>
<tr>
<td>18.135</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C17[0][B]</td>
<td>svo/n3270_s/CIN</td>
</tr>
<tr>
<td>18.170</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">svo/n3270_s/COUT</td>
</tr>
<tr>
<td>18.170</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C17[1][A]</td>
<td>svo/n3269_s/CIN</td>
</tr>
<tr>
<td>18.205</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C17[1][A]</td>
<td style=" background: #97FFFF;">svo/n3269_s/COUT</td>
</tr>
<tr>
<td>18.205</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C17[1][B]</td>
<td>svo/n3268_s/CIN</td>
</tr>
<tr>
<td>18.240</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C17[1][B]</td>
<td style=" background: #97FFFF;">svo/n3268_s/COUT</td>
</tr>
<tr>
<td>18.240</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C17[2][A]</td>
<td>svo/n3267_s/CIN</td>
</tr>
<tr>
<td>18.275</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C17[2][A]</td>
<td style=" background: #97FFFF;">svo/n3267_s/COUT</td>
</tr>
<tr>
<td>18.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C17[2][B]</td>
<td>svo/n3266_s/CIN</td>
</tr>
<tr>
<td>18.745</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C17[2][B]</td>
<td style=" background: #97FFFF;">svo/n3266_s/SUM</td>
</tr>
<tr>
<td>19.158</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C18[0][B]</td>
<td>svo/n3277_s/I0</td>
</tr>
<tr>
<td>19.728</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C18[0][B]</td>
<td style=" background: #97FFFF;">svo/n3277_s/COUT</td>
</tr>
<tr>
<td>19.728</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C18[1][A]</td>
<td>svo/n3276_s/CIN</td>
</tr>
<tr>
<td>19.764</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C18[1][A]</td>
<td style=" background: #97FFFF;">svo/n3276_s/COUT</td>
</tr>
<tr>
<td>20.238</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C18[2][B]</td>
<td>svo/rgb_r_Z_7_s3/I2</td>
</tr>
<tr>
<td>20.808</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C18[2][B]</td>
<td style=" background: #97FFFF;">svo/rgb_r_Z_7_s3/F</td>
</tr>
<tr>
<td>20.809</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C18[3][A]</td>
<td>svo/rgb_r_Z_7_s2/I1</td>
</tr>
<tr>
<td>21.358</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C18[3][A]</td>
<td style=" background: #97FFFF;">svo/rgb_r_Z_7_s2/F</td>
</tr>
<tr>
<td>21.531</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C19[1][A]</td>
<td>svo/rgb_r_Z_7_s0/I1</td>
</tr>
<tr>
<td>21.993</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C19[1][A]</td>
<td style=" background: #97FFFF;">svo/rgb_r_Z_7_s0/F</td>
</tr>
<tr>
<td>21.994</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C19[0][A]</td>
<td>svo/rgb_r_Z_7_s/I2</td>
</tr>
<tr>
<td>22.365</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R30C19[0][A]</td>
<td style=" background: #97FFFF;">svo/rgb_r_Z_7_s/F</td>
</tr>
<tr>
<td>23.894</td>
<td>1.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C35[2][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C35[2][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_7_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C35[2][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.526, 44.737%; route: 11.536, 54.173%; tC2Q: 0.232, 1.090%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.787</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.821</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/pixel_y_d1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[1][B]</td>
<td>svo/pixel_y_d1_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>336</td>
<td>R22C20[1][B]</td>
<td style=" font-weight:bold;">svo/pixel_y_d1_2_s0/Q</td>
</tr>
<tr>
<td>3.264</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[3][A]</td>
<td>svo/n1470_s5/I0</td>
</tr>
<tr>
<td>3.635</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C21[3][A]</td>
<td style=" background: #97FFFF;">svo/n1470_s5/F</td>
</tr>
<tr>
<td>4.410</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[0][B]</td>
<td>svo/n1470_s6/I1</td>
</tr>
<tr>
<td>4.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R21C27[0][B]</td>
<td style=" background: #97FFFF;">svo/n1470_s6/F</td>
</tr>
<tr>
<td>6.001</td>
<td>1.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>svo/pop_val_4_s35/I2</td>
</tr>
<tr>
<td>6.454</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s35/F</td>
</tr>
<tr>
<td>6.454</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][A]</td>
<td>svo/pop_val_4_s24/I1</td>
</tr>
<tr>
<td>6.557</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s24/O</td>
</tr>
<tr>
<td>6.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][B]</td>
<td>svo/pop_val_4_s21/I0</td>
</tr>
<tr>
<td>6.660</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s21/O</td>
</tr>
<tr>
<td>6.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>svo/pop_val_4_s19/I1</td>
</tr>
<tr>
<td>6.763</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s19/O</td>
</tr>
<tr>
<td>6.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][B]</td>
<td>svo/pop_val_4_s10/I1</td>
</tr>
<tr>
<td>6.866</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s10/O</td>
</tr>
<tr>
<td>7.903</td>
<td>1.037</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[1][B]</td>
<td>svo/pop_nibble_0_s33/I1</td>
</tr>
<tr>
<td>8.365</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C28[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s33/F</td>
</tr>
<tr>
<td>8.367</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[3][A]</td>
<td>svo/pop_nibble_0_s14/I1</td>
</tr>
<tr>
<td>8.922</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R23C28[3][A]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s14/F</td>
</tr>
<tr>
<td>9.614</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td>svo/debug_r_7_s163/I2</td>
</tr>
<tr>
<td>9.985</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s163/F</td>
</tr>
<tr>
<td>10.382</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>svo/debug_r_7_s116/I3</td>
</tr>
<tr>
<td>10.753</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s116/F</td>
</tr>
<tr>
<td>11.409</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td>svo/debug_r_7_s62/I0</td>
</tr>
<tr>
<td>11.926</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s62/F</td>
</tr>
<tr>
<td>12.829</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>svo/debug_r_7_s58/I0</td>
</tr>
<tr>
<td>13.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s58/F</td>
</tr>
<tr>
<td>13.375</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[1][B]</td>
<td>svo/debug_r_7_s24/I1</td>
</tr>
<tr>
<td>13.837</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C20[1][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s24/F</td>
</tr>
<tr>
<td>13.838</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td>svo/debug_r_7_s7/I2</td>
</tr>
<tr>
<td>14.393</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s7/F</td>
</tr>
<tr>
<td>14.807</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][B]</td>
<td>svo/debug_r_7_s1/I2</td>
</tr>
<tr>
<td>15.260</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R26C21[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s1/F</td>
</tr>
<tr>
<td>15.791</td>
<td>0.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C19[3][B]</td>
<td>svo/n3273_s/I0</td>
</tr>
<tr>
<td>16.244</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C19[3][B]</td>
<td style=" background: #97FFFF;">svo/n3273_s/F</td>
</tr>
<tr>
<td>18.099</td>
<td>1.855</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C17[0][A]</td>
<td>svo/n3271_s/CIN</td>
</tr>
<tr>
<td>18.135</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][A]</td>
<td style=" background: #97FFFF;">svo/n3271_s/COUT</td>
</tr>
<tr>
<td>18.135</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C17[0][B]</td>
<td>svo/n3270_s/CIN</td>
</tr>
<tr>
<td>18.170</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">svo/n3270_s/COUT</td>
</tr>
<tr>
<td>18.170</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C17[1][A]</td>
<td>svo/n3269_s/CIN</td>
</tr>
<tr>
<td>18.205</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C17[1][A]</td>
<td style=" background: #97FFFF;">svo/n3269_s/COUT</td>
</tr>
<tr>
<td>18.205</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C17[1][B]</td>
<td>svo/n3268_s/CIN</td>
</tr>
<tr>
<td>18.675</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C17[1][B]</td>
<td style=" background: #97FFFF;">svo/n3268_s/SUM</td>
</tr>
<tr>
<td>19.088</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C17[2][B]</td>
<td>svo/n3279_s/I0</td>
</tr>
<tr>
<td>19.658</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C17[2][B]</td>
<td style=" background: #97FFFF;">svo/n3279_s/COUT</td>
</tr>
<tr>
<td>19.658</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C18[0][A]</td>
<td>svo/n3278_s/CIN</td>
</tr>
<tr>
<td>20.128</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C18[0][A]</td>
<td style=" background: #97FFFF;">svo/n3278_s/SUM</td>
</tr>
<tr>
<td>20.132</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C18[3][B]</td>
<td>svo/rgb_r_Z_4_s1/I1</td>
</tr>
<tr>
<td>20.503</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C18[3][B]</td>
<td style=" background: #97FFFF;">svo/rgb_r_Z_4_s1/F</td>
</tr>
<tr>
<td>20.751</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C20[0][B]</td>
<td>svo/rgb_r_Z_4_s0/I1</td>
</tr>
<tr>
<td>21.268</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C20[0][B]</td>
<td style=" background: #97FFFF;">svo/rgb_r_Z_4_s0/F</td>
</tr>
<tr>
<td>21.665</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C22[3][B]</td>
<td>svo/rgb_r_Z_4_s/I2</td>
</tr>
<tr>
<td>22.036</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C22[3][B]</td>
<td style=" background: #97FFFF;">svo/rgb_r_Z_4_s/F</td>
</tr>
<tr>
<td>23.821</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C37[1][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C37[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C37[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.198, 43.344%; route: 11.791, 55.563%; tC2Q: 0.232, 1.093%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.721</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/pixel_y_d1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[1][B]</td>
<td>svo/pixel_y_d1_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>336</td>
<td>R22C20[1][B]</td>
<td style=" font-weight:bold;">svo/pixel_y_d1_2_s0/Q</td>
</tr>
<tr>
<td>3.264</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[3][A]</td>
<td>svo/n1470_s5/I0</td>
</tr>
<tr>
<td>3.635</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C21[3][A]</td>
<td style=" background: #97FFFF;">svo/n1470_s5/F</td>
</tr>
<tr>
<td>4.410</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[0][B]</td>
<td>svo/n1470_s6/I1</td>
</tr>
<tr>
<td>4.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R21C27[0][B]</td>
<td style=" background: #97FFFF;">svo/n1470_s6/F</td>
</tr>
<tr>
<td>6.001</td>
<td>1.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>svo/pop_val_4_s35/I2</td>
</tr>
<tr>
<td>6.454</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s35/F</td>
</tr>
<tr>
<td>6.454</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][A]</td>
<td>svo/pop_val_4_s24/I1</td>
</tr>
<tr>
<td>6.557</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s24/O</td>
</tr>
<tr>
<td>6.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][B]</td>
<td>svo/pop_val_4_s21/I0</td>
</tr>
<tr>
<td>6.660</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s21/O</td>
</tr>
<tr>
<td>6.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>svo/pop_val_4_s19/I1</td>
</tr>
<tr>
<td>6.763</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s19/O</td>
</tr>
<tr>
<td>6.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][B]</td>
<td>svo/pop_val_4_s10/I1</td>
</tr>
<tr>
<td>6.866</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s10/O</td>
</tr>
<tr>
<td>7.903</td>
<td>1.037</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[1][B]</td>
<td>svo/pop_nibble_0_s33/I1</td>
</tr>
<tr>
<td>8.365</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C28[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s33/F</td>
</tr>
<tr>
<td>8.367</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[3][A]</td>
<td>svo/pop_nibble_0_s14/I1</td>
</tr>
<tr>
<td>8.922</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R23C28[3][A]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s14/F</td>
</tr>
<tr>
<td>9.614</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td>svo/debug_r_7_s163/I2</td>
</tr>
<tr>
<td>9.985</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s163/F</td>
</tr>
<tr>
<td>10.382</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>svo/debug_r_7_s116/I3</td>
</tr>
<tr>
<td>10.753</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s116/F</td>
</tr>
<tr>
<td>11.409</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td>svo/debug_r_7_s62/I0</td>
</tr>
<tr>
<td>11.926</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s62/F</td>
</tr>
<tr>
<td>12.829</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>svo/debug_r_7_s58/I0</td>
</tr>
<tr>
<td>13.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s58/F</td>
</tr>
<tr>
<td>13.375</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[1][B]</td>
<td>svo/debug_r_7_s24/I1</td>
</tr>
<tr>
<td>13.837</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C20[1][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s24/F</td>
</tr>
<tr>
<td>13.838</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td>svo/debug_r_7_s7/I2</td>
</tr>
<tr>
<td>14.393</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s7/F</td>
</tr>
<tr>
<td>14.807</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][B]</td>
<td>svo/debug_r_7_s1/I2</td>
</tr>
<tr>
<td>15.260</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R26C21[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s1/F</td>
</tr>
<tr>
<td>16.980</td>
<td>1.720</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[2][A]</td>
<td>svo/n3351_s/I0</td>
</tr>
<tr>
<td>17.351</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C20[2][A]</td>
<td style=" background: #97FFFF;">svo/n3351_s/F</td>
</tr>
<tr>
<td>17.768</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C22[0][B]</td>
<td>svo/n3350_s/I1</td>
</tr>
<tr>
<td>18.139</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C22[0][B]</td>
<td style=" background: #97FFFF;">svo/n3350_s/COUT</td>
</tr>
<tr>
<td>18.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C22[1][A]</td>
<td>svo/n3349_s/CIN</td>
</tr>
<tr>
<td>18.609</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C22[1][A]</td>
<td style=" background: #97FFFF;">svo/n3349_s/SUM</td>
</tr>
<tr>
<td>19.006</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C22[1][A]</td>
<td>svo/n3360_s/I0</td>
</tr>
<tr>
<td>19.576</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C22[1][A]</td>
<td style=" background: #97FFFF;">svo/n3360_s/COUT</td>
</tr>
<tr>
<td>19.576</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C22[1][B]</td>
<td>svo/n3359_s/CIN</td>
</tr>
<tr>
<td>19.611</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C22[1][B]</td>
<td style=" background: #97FFFF;">svo/n3359_s/COUT</td>
</tr>
<tr>
<td>19.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C22[2][A]</td>
<td>svo/n3358_s/CIN</td>
</tr>
<tr>
<td>20.081</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C22[2][A]</td>
<td style=" background: #97FFFF;">svo/n3358_s/SUM</td>
</tr>
<tr>
<td>20.252</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[3][B]</td>
<td>svo/rgb_b_Z_2_s1/I1</td>
</tr>
<tr>
<td>20.801</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C22[3][B]</td>
<td style=" background: #97FFFF;">svo/rgb_b_Z_2_s1/F</td>
</tr>
<tr>
<td>20.973</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[3][B]</td>
<td>svo/rgb_b_Z_2_s2/I1</td>
</tr>
<tr>
<td>21.435</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C23[3][B]</td>
<td style=" background: #97FFFF;">svo/rgb_b_Z_2_s2/F</td>
</tr>
<tr>
<td>21.437</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[2][B]</td>
<td>svo/rgb_b_Z_2_s/I2</td>
</tr>
<tr>
<td>21.954</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R34C23[2][B]</td>
<td style=" background: #97FFFF;">svo/rgb_b_Z_2_s/F</td>
</tr>
<tr>
<td>23.755</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C29[1][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C29[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_2_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C29[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.685, 45.784%; route: 11.237, 53.119%; tC2Q: 0.232, 1.097%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.467</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.501</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/pixel_y_d1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[1][B]</td>
<td>svo/pixel_y_d1_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>336</td>
<td>R22C20[1][B]</td>
<td style=" font-weight:bold;">svo/pixel_y_d1_2_s0/Q</td>
</tr>
<tr>
<td>3.264</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[3][A]</td>
<td>svo/n1470_s5/I0</td>
</tr>
<tr>
<td>3.635</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C21[3][A]</td>
<td style=" background: #97FFFF;">svo/n1470_s5/F</td>
</tr>
<tr>
<td>4.410</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[0][B]</td>
<td>svo/n1470_s6/I1</td>
</tr>
<tr>
<td>4.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R21C27[0][B]</td>
<td style=" background: #97FFFF;">svo/n1470_s6/F</td>
</tr>
<tr>
<td>6.001</td>
<td>1.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>svo/pop_val_4_s35/I2</td>
</tr>
<tr>
<td>6.454</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s35/F</td>
</tr>
<tr>
<td>6.454</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][A]</td>
<td>svo/pop_val_4_s24/I1</td>
</tr>
<tr>
<td>6.557</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s24/O</td>
</tr>
<tr>
<td>6.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][B]</td>
<td>svo/pop_val_4_s21/I0</td>
</tr>
<tr>
<td>6.660</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s21/O</td>
</tr>
<tr>
<td>6.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>svo/pop_val_4_s19/I1</td>
</tr>
<tr>
<td>6.763</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s19/O</td>
</tr>
<tr>
<td>6.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][B]</td>
<td>svo/pop_val_4_s10/I1</td>
</tr>
<tr>
<td>6.866</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s10/O</td>
</tr>
<tr>
<td>7.903</td>
<td>1.037</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[1][B]</td>
<td>svo/pop_nibble_0_s33/I1</td>
</tr>
<tr>
<td>8.365</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C28[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s33/F</td>
</tr>
<tr>
<td>8.367</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[3][A]</td>
<td>svo/pop_nibble_0_s14/I1</td>
</tr>
<tr>
<td>8.922</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R23C28[3][A]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s14/F</td>
</tr>
<tr>
<td>9.614</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td>svo/debug_r_7_s163/I2</td>
</tr>
<tr>
<td>9.985</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s163/F</td>
</tr>
<tr>
<td>10.382</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>svo/debug_r_7_s116/I3</td>
</tr>
<tr>
<td>10.753</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s116/F</td>
</tr>
<tr>
<td>11.409</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td>svo/debug_r_7_s62/I0</td>
</tr>
<tr>
<td>11.926</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s62/F</td>
</tr>
<tr>
<td>12.829</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>svo/debug_r_7_s58/I0</td>
</tr>
<tr>
<td>13.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s58/F</td>
</tr>
<tr>
<td>13.375</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[1][B]</td>
<td>svo/debug_r_7_s24/I1</td>
</tr>
<tr>
<td>13.837</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C20[1][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s24/F</td>
</tr>
<tr>
<td>13.838</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td>svo/debug_r_7_s7/I2</td>
</tr>
<tr>
<td>14.393</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s7/F</td>
</tr>
<tr>
<td>14.807</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][B]</td>
<td>svo/debug_r_7_s1/I2</td>
</tr>
<tr>
<td>15.260</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R26C21[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s1/F</td>
</tr>
<tr>
<td>17.084</td>
<td>1.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[3][A]</td>
<td>svo/debug_b_4_s0/I0</td>
</tr>
<tr>
<td>17.654</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R34C22[3][A]</td>
<td style=" background: #97FFFF;">svo/debug_b_4_s0/F</td>
</tr>
<tr>
<td>17.800</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C22[2][A]</td>
<td>svo/n3347_s/I0</td>
</tr>
<tr>
<td>18.370</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C22[2][A]</td>
<td style=" background: #97FFFF;">svo/n3347_s/COUT</td>
</tr>
<tr>
<td>18.370</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C22[2][B]</td>
<td>svo/n3346_s/CIN</td>
</tr>
<tr>
<td>18.840</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C22[2][B]</td>
<td style=" background: #97FFFF;">svo/n3346_s/SUM</td>
</tr>
<tr>
<td>19.253</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C22[2][B]</td>
<td>svo/n3357_s/I0</td>
</tr>
<tr>
<td>19.823</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C22[2][B]</td>
<td style=" background: #97FFFF;">svo/n3357_s/COUT</td>
</tr>
<tr>
<td>19.823</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C23[0][A]</td>
<td>svo/n3356_s/CIN</td>
</tr>
<tr>
<td>19.858</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C23[0][A]</td>
<td style=" background: #97FFFF;">svo/n3356_s/COUT</td>
</tr>
<tr>
<td>19.858</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C23[0][B]</td>
<td>svo/n3355_s/CIN</td>
</tr>
<tr>
<td>20.328</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C23[0][B]</td>
<td style=" background: #97FFFF;">svo/n3355_s/SUM</td>
</tr>
<tr>
<td>20.741</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C22[0][A]</td>
<td>svo/rgb_b_Z_5_s0/I1</td>
</tr>
<tr>
<td>21.311</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C22[0][A]</td>
<td style=" background: #97FFFF;">svo/rgb_b_Z_5_s0/F</td>
</tr>
<tr>
<td>21.312</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C22[2][A]</td>
<td>svo/rgb_b_Z_5_s/I1</td>
</tr>
<tr>
<td>21.683</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R33C22[2][A]</td>
<td style=" background: #97FFFF;">svo/rgb_b_Z_5_s/F</td>
</tr>
<tr>
<td>23.501</td>
<td>1.817</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C29[0][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C29[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_5_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C29[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.496, 45.437%; route: 11.172, 53.453%; tC2Q: 0.232, 1.110%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.434</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/pixel_y_d1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[1][B]</td>
<td>svo/pixel_y_d1_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>336</td>
<td>R22C20[1][B]</td>
<td style=" font-weight:bold;">svo/pixel_y_d1_2_s0/Q</td>
</tr>
<tr>
<td>3.264</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[3][A]</td>
<td>svo/n1470_s5/I0</td>
</tr>
<tr>
<td>3.635</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C21[3][A]</td>
<td style=" background: #97FFFF;">svo/n1470_s5/F</td>
</tr>
<tr>
<td>4.410</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[0][B]</td>
<td>svo/n1470_s6/I1</td>
</tr>
<tr>
<td>4.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R21C27[0][B]</td>
<td style=" background: #97FFFF;">svo/n1470_s6/F</td>
</tr>
<tr>
<td>6.001</td>
<td>1.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>svo/pop_val_4_s35/I2</td>
</tr>
<tr>
<td>6.454</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s35/F</td>
</tr>
<tr>
<td>6.454</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][A]</td>
<td>svo/pop_val_4_s24/I1</td>
</tr>
<tr>
<td>6.557</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s24/O</td>
</tr>
<tr>
<td>6.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][B]</td>
<td>svo/pop_val_4_s21/I0</td>
</tr>
<tr>
<td>6.660</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s21/O</td>
</tr>
<tr>
<td>6.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>svo/pop_val_4_s19/I1</td>
</tr>
<tr>
<td>6.763</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s19/O</td>
</tr>
<tr>
<td>6.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][B]</td>
<td>svo/pop_val_4_s10/I1</td>
</tr>
<tr>
<td>6.866</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s10/O</td>
</tr>
<tr>
<td>7.903</td>
<td>1.037</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[1][B]</td>
<td>svo/pop_nibble_0_s33/I1</td>
</tr>
<tr>
<td>8.365</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C28[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s33/F</td>
</tr>
<tr>
<td>8.367</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[3][A]</td>
<td>svo/pop_nibble_0_s14/I1</td>
</tr>
<tr>
<td>8.922</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R23C28[3][A]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s14/F</td>
</tr>
<tr>
<td>9.614</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td>svo/debug_r_7_s163/I2</td>
</tr>
<tr>
<td>9.985</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s163/F</td>
</tr>
<tr>
<td>10.382</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>svo/debug_r_7_s116/I3</td>
</tr>
<tr>
<td>10.753</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s116/F</td>
</tr>
<tr>
<td>11.409</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td>svo/debug_r_7_s62/I0</td>
</tr>
<tr>
<td>11.926</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s62/F</td>
</tr>
<tr>
<td>12.829</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>svo/debug_r_7_s58/I0</td>
</tr>
<tr>
<td>13.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s58/F</td>
</tr>
<tr>
<td>13.375</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[1][B]</td>
<td>svo/debug_r_7_s24/I1</td>
</tr>
<tr>
<td>13.837</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C20[1][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s24/F</td>
</tr>
<tr>
<td>13.838</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td>svo/debug_r_7_s7/I2</td>
</tr>
<tr>
<td>14.393</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s7/F</td>
</tr>
<tr>
<td>14.807</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][B]</td>
<td>svo/debug_r_7_s1/I2</td>
</tr>
<tr>
<td>15.260</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R26C21[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s1/F</td>
</tr>
<tr>
<td>17.333</td>
<td>2.073</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[2][A]</td>
<td>svo/debug_b_6_s0/I0</td>
</tr>
<tr>
<td>17.903</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R34C23[2][A]</td>
<td style=" background: #97FFFF;">svo/debug_b_6_s0/F</td>
</tr>
<tr>
<td>18.048</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C23[0][A]</td>
<td>svo/n3345_s/I0</td>
</tr>
<tr>
<td>18.618</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C23[0][A]</td>
<td style=" background: #97FFFF;">svo/n3345_s/COUT</td>
</tr>
<tr>
<td>18.618</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td>svo/n3344_s/CIN</td>
</tr>
<tr>
<td>19.088</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">svo/n3344_s/SUM</td>
</tr>
<tr>
<td>19.335</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C23[0][B]</td>
<td>svo/n3355_s/I0</td>
</tr>
<tr>
<td>19.905</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C23[0][B]</td>
<td style=" background: #97FFFF;">svo/n3355_s/COUT</td>
</tr>
<tr>
<td>19.905</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C23[1][A]</td>
<td>svo/n3354_s/CIN</td>
</tr>
<tr>
<td>20.375</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C23[1][A]</td>
<td style=" background: #97FFFF;">svo/n3354_s/SUM</td>
</tr>
<tr>
<td>20.546</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C22[3][A]</td>
<td>svo/rgb_b_Z_6_s1/I1</td>
</tr>
<tr>
<td>20.917</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C22[3][A]</td>
<td style=" background: #97FFFF;">svo/rgb_b_Z_6_s1/F</td>
</tr>
<tr>
<td>20.921</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C22[3][B]</td>
<td>svo/rgb_b_Z_6_s0/I1</td>
</tr>
<tr>
<td>21.374</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C22[3][B]</td>
<td style=" background: #97FFFF;">svo/rgb_b_Z_6_s0/F</td>
</tr>
<tr>
<td>21.787</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C22[0][A]</td>
<td>svo/rgb_b_Z_6_s/I2</td>
</tr>
<tr>
<td>22.158</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C22[0][A]</td>
<td style=" background: #97FFFF;">svo/rgb_b_Z_6_s/F</td>
</tr>
<tr>
<td>23.467</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C29[2][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C29[2][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_6_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C29[2][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.715, 46.557%; route: 10.920, 52.331%; tC2Q: 0.232, 1.112%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.398</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.432</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/pixel_y_d1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[1][B]</td>
<td>svo/pixel_y_d1_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>336</td>
<td>R22C20[1][B]</td>
<td style=" font-weight:bold;">svo/pixel_y_d1_2_s0/Q</td>
</tr>
<tr>
<td>3.264</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[3][A]</td>
<td>svo/n1470_s5/I0</td>
</tr>
<tr>
<td>3.635</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C21[3][A]</td>
<td style=" background: #97FFFF;">svo/n1470_s5/F</td>
</tr>
<tr>
<td>4.410</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[0][B]</td>
<td>svo/n1470_s6/I1</td>
</tr>
<tr>
<td>4.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R21C27[0][B]</td>
<td style=" background: #97FFFF;">svo/n1470_s6/F</td>
</tr>
<tr>
<td>6.001</td>
<td>1.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>svo/pop_val_4_s35/I2</td>
</tr>
<tr>
<td>6.454</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s35/F</td>
</tr>
<tr>
<td>6.454</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][A]</td>
<td>svo/pop_val_4_s24/I1</td>
</tr>
<tr>
<td>6.557</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s24/O</td>
</tr>
<tr>
<td>6.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][B]</td>
<td>svo/pop_val_4_s21/I0</td>
</tr>
<tr>
<td>6.660</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s21/O</td>
</tr>
<tr>
<td>6.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>svo/pop_val_4_s19/I1</td>
</tr>
<tr>
<td>6.763</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s19/O</td>
</tr>
<tr>
<td>6.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][B]</td>
<td>svo/pop_val_4_s10/I1</td>
</tr>
<tr>
<td>6.866</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s10/O</td>
</tr>
<tr>
<td>7.903</td>
<td>1.037</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[1][B]</td>
<td>svo/pop_nibble_0_s33/I1</td>
</tr>
<tr>
<td>8.365</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C28[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s33/F</td>
</tr>
<tr>
<td>8.367</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[3][A]</td>
<td>svo/pop_nibble_0_s14/I1</td>
</tr>
<tr>
<td>8.922</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R23C28[3][A]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s14/F</td>
</tr>
<tr>
<td>9.614</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td>svo/debug_r_7_s163/I2</td>
</tr>
<tr>
<td>9.985</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s163/F</td>
</tr>
<tr>
<td>10.382</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>svo/debug_r_7_s116/I3</td>
</tr>
<tr>
<td>10.753</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s116/F</td>
</tr>
<tr>
<td>11.409</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td>svo/debug_r_7_s62/I0</td>
</tr>
<tr>
<td>11.926</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s62/F</td>
</tr>
<tr>
<td>12.829</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>svo/debug_r_7_s58/I0</td>
</tr>
<tr>
<td>13.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s58/F</td>
</tr>
<tr>
<td>13.375</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[1][B]</td>
<td>svo/debug_r_7_s24/I1</td>
</tr>
<tr>
<td>13.837</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C20[1][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s24/F</td>
</tr>
<tr>
<td>13.838</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td>svo/debug_r_7_s7/I2</td>
</tr>
<tr>
<td>14.393</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s7/F</td>
</tr>
<tr>
<td>14.807</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][B]</td>
<td>svo/debug_r_7_s1/I2</td>
</tr>
<tr>
<td>15.260</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R26C21[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s1/F</td>
</tr>
<tr>
<td>15.791</td>
<td>0.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C19[3][B]</td>
<td>svo/n3273_s/I0</td>
</tr>
<tr>
<td>16.244</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C19[3][B]</td>
<td style=" background: #97FFFF;">svo/n3273_s/F</td>
</tr>
<tr>
<td>18.099</td>
<td>1.855</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C17[0][A]</td>
<td>svo/n3271_s/CIN</td>
</tr>
<tr>
<td>18.135</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][A]</td>
<td style=" background: #97FFFF;">svo/n3271_s/COUT</td>
</tr>
<tr>
<td>18.135</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C17[0][B]</td>
<td>svo/n3270_s/CIN</td>
</tr>
<tr>
<td>18.170</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">svo/n3270_s/COUT</td>
</tr>
<tr>
<td>18.170</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C17[1][A]</td>
<td>svo/n3269_s/CIN</td>
</tr>
<tr>
<td>18.205</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C17[1][A]</td>
<td style=" background: #97FFFF;">svo/n3269_s/COUT</td>
</tr>
<tr>
<td>18.205</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C17[1][B]</td>
<td>svo/n3268_s/CIN</td>
</tr>
<tr>
<td>18.240</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C17[1][B]</td>
<td style=" background: #97FFFF;">svo/n3268_s/COUT</td>
</tr>
<tr>
<td>18.240</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C17[2][A]</td>
<td>svo/n3267_s/CIN</td>
</tr>
<tr>
<td>18.275</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C17[2][A]</td>
<td style=" background: #97FFFF;">svo/n3267_s/COUT</td>
</tr>
<tr>
<td>18.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C17[2][B]</td>
<td>svo/n3266_s/CIN</td>
</tr>
<tr>
<td>18.745</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C17[2][B]</td>
<td style=" background: #97FFFF;">svo/n3266_s/SUM</td>
</tr>
<tr>
<td>19.158</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C18[0][B]</td>
<td>svo/n3277_s/I0</td>
</tr>
<tr>
<td>19.728</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C18[0][B]</td>
<td style=" background: #97FFFF;">svo/n3277_s/COUT</td>
</tr>
<tr>
<td>19.728</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C18[1][A]</td>
<td>svo/n3276_s/CIN</td>
</tr>
<tr>
<td>20.198</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C18[1][A]</td>
<td style=" background: #97FFFF;">svo/n3276_s/SUM</td>
</tr>
<tr>
<td>20.203</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C18[2][A]</td>
<td>svo/rgb_r_Z_6_s1/I1</td>
</tr>
<tr>
<td>20.574</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C18[2][A]</td>
<td style=" background: #97FFFF;">svo/rgb_r_Z_6_s1/F</td>
</tr>
<tr>
<td>20.744</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C19[2][A]</td>
<td>svo/rgb_r_Z_6_s0/I1</td>
</tr>
<tr>
<td>21.293</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C19[2][A]</td>
<td style=" background: #97FFFF;">svo/rgb_r_Z_6_s0/F</td>
</tr>
<tr>
<td>21.295</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C19[0][B]</td>
<td>svo/rgb_r_Z_6_s/I2</td>
</tr>
<tr>
<td>21.748</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R30C19[0][B]</td>
<td style=" background: #97FFFF;">svo/rgb_r_Z_6_s/F</td>
</tr>
<tr>
<td>23.432</td>
<td>1.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C37[2][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C37[2][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_6_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C37[2][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.382, 45.039%; route: 11.217, 53.848%; tC2Q: 0.232, 1.114%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.428</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/pixel_y_d1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[1][B]</td>
<td>svo/pixel_y_d1_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>336</td>
<td>R22C20[1][B]</td>
<td style=" font-weight:bold;">svo/pixel_y_d1_2_s0/Q</td>
</tr>
<tr>
<td>3.264</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[3][A]</td>
<td>svo/n1470_s5/I0</td>
</tr>
<tr>
<td>3.635</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C21[3][A]</td>
<td style=" background: #97FFFF;">svo/n1470_s5/F</td>
</tr>
<tr>
<td>4.410</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[0][B]</td>
<td>svo/n1470_s6/I1</td>
</tr>
<tr>
<td>4.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R21C27[0][B]</td>
<td style=" background: #97FFFF;">svo/n1470_s6/F</td>
</tr>
<tr>
<td>6.001</td>
<td>1.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>svo/pop_val_4_s35/I2</td>
</tr>
<tr>
<td>6.454</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s35/F</td>
</tr>
<tr>
<td>6.454</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][A]</td>
<td>svo/pop_val_4_s24/I1</td>
</tr>
<tr>
<td>6.557</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s24/O</td>
</tr>
<tr>
<td>6.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][B]</td>
<td>svo/pop_val_4_s21/I0</td>
</tr>
<tr>
<td>6.660</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s21/O</td>
</tr>
<tr>
<td>6.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>svo/pop_val_4_s19/I1</td>
</tr>
<tr>
<td>6.763</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s19/O</td>
</tr>
<tr>
<td>6.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][B]</td>
<td>svo/pop_val_4_s10/I1</td>
</tr>
<tr>
<td>6.866</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s10/O</td>
</tr>
<tr>
<td>7.903</td>
<td>1.037</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[1][B]</td>
<td>svo/pop_nibble_0_s33/I1</td>
</tr>
<tr>
<td>8.365</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C28[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s33/F</td>
</tr>
<tr>
<td>8.367</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[3][A]</td>
<td>svo/pop_nibble_0_s14/I1</td>
</tr>
<tr>
<td>8.922</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R23C28[3][A]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s14/F</td>
</tr>
<tr>
<td>9.614</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td>svo/debug_r_7_s163/I2</td>
</tr>
<tr>
<td>9.985</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s163/F</td>
</tr>
<tr>
<td>10.382</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>svo/debug_r_7_s116/I3</td>
</tr>
<tr>
<td>10.753</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s116/F</td>
</tr>
<tr>
<td>11.409</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td>svo/debug_r_7_s62/I0</td>
</tr>
<tr>
<td>11.926</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s62/F</td>
</tr>
<tr>
<td>12.829</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>svo/debug_r_7_s58/I0</td>
</tr>
<tr>
<td>13.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s58/F</td>
</tr>
<tr>
<td>13.375</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[1][B]</td>
<td>svo/debug_r_7_s24/I1</td>
</tr>
<tr>
<td>13.837</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C20[1][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s24/F</td>
</tr>
<tr>
<td>13.838</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td>svo/debug_r_7_s7/I2</td>
</tr>
<tr>
<td>14.393</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s7/F</td>
</tr>
<tr>
<td>14.807</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][B]</td>
<td>svo/debug_r_7_s1/I2</td>
</tr>
<tr>
<td>15.260</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R26C21[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s1/F</td>
</tr>
<tr>
<td>15.791</td>
<td>0.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C19[3][B]</td>
<td>svo/n3273_s/I0</td>
</tr>
<tr>
<td>16.244</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C19[3][B]</td>
<td style=" background: #97FFFF;">svo/n3273_s/F</td>
</tr>
<tr>
<td>18.099</td>
<td>1.855</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C17[0][A]</td>
<td>svo/n3271_s/CIN</td>
</tr>
<tr>
<td>18.135</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][A]</td>
<td style=" background: #97FFFF;">svo/n3271_s/COUT</td>
</tr>
<tr>
<td>18.135</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C17[0][B]</td>
<td>svo/n3270_s/CIN</td>
</tr>
<tr>
<td>18.605</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">svo/n3270_s/SUM</td>
</tr>
<tr>
<td>18.852</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C17[1][B]</td>
<td>svo/n3281_s/I0</td>
</tr>
<tr>
<td>19.422</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C17[1][B]</td>
<td style=" background: #97FFFF;">svo/n3281_s/COUT</td>
</tr>
<tr>
<td>19.422</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C17[2][A]</td>
<td>svo/n3280_s/CIN</td>
</tr>
<tr>
<td>19.892</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C17[2][A]</td>
<td style=" background: #97FFFF;">svo/n3280_s/SUM</td>
</tr>
<tr>
<td>20.062</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C17[3][B]</td>
<td>svo/rgb_r_Z_2_s1/I1</td>
</tr>
<tr>
<td>20.433</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C17[3][B]</td>
<td style=" background: #97FFFF;">svo/rgb_r_Z_2_s1/F</td>
</tr>
<tr>
<td>20.437</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C17[0][B]</td>
<td>svo/rgb_r_Z_2_s0/I1</td>
</tr>
<tr>
<td>20.954</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C17[0][B]</td>
<td style=" background: #97FFFF;">svo/rgb_r_Z_2_s0/F</td>
</tr>
<tr>
<td>21.351</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C17[0][B]</td>
<td>svo/rgb_r_Z_2_s/I2</td>
</tr>
<tr>
<td>21.722</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C17[0][B]</td>
<td style=" background: #97FFFF;">svo/rgb_r_Z_2_s/F</td>
</tr>
<tr>
<td>23.428</td>
<td>1.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C37[0][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C37[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C37[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.127, 43.822%; route: 11.469, 55.064%; tC2Q: 0.232, 1.114%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.272</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/pixel_y_d1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[1][B]</td>
<td>svo/pixel_y_d1_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>336</td>
<td>R22C20[1][B]</td>
<td style=" font-weight:bold;">svo/pixel_y_d1_2_s0/Q</td>
</tr>
<tr>
<td>3.264</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[3][A]</td>
<td>svo/n1470_s5/I0</td>
</tr>
<tr>
<td>3.635</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C21[3][A]</td>
<td style=" background: #97FFFF;">svo/n1470_s5/F</td>
</tr>
<tr>
<td>4.410</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[0][B]</td>
<td>svo/n1470_s6/I1</td>
</tr>
<tr>
<td>4.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R21C27[0][B]</td>
<td style=" background: #97FFFF;">svo/n1470_s6/F</td>
</tr>
<tr>
<td>6.001</td>
<td>1.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>svo/pop_val_4_s35/I2</td>
</tr>
<tr>
<td>6.454</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s35/F</td>
</tr>
<tr>
<td>6.454</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][A]</td>
<td>svo/pop_val_4_s24/I1</td>
</tr>
<tr>
<td>6.557</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s24/O</td>
</tr>
<tr>
<td>6.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][B]</td>
<td>svo/pop_val_4_s21/I0</td>
</tr>
<tr>
<td>6.660</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s21/O</td>
</tr>
<tr>
<td>6.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>svo/pop_val_4_s19/I1</td>
</tr>
<tr>
<td>6.763</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s19/O</td>
</tr>
<tr>
<td>6.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][B]</td>
<td>svo/pop_val_4_s10/I1</td>
</tr>
<tr>
<td>6.866</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s10/O</td>
</tr>
<tr>
<td>7.903</td>
<td>1.037</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[1][B]</td>
<td>svo/pop_nibble_0_s33/I1</td>
</tr>
<tr>
<td>8.365</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C28[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s33/F</td>
</tr>
<tr>
<td>8.367</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[3][A]</td>
<td>svo/pop_nibble_0_s14/I1</td>
</tr>
<tr>
<td>8.922</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R23C28[3][A]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s14/F</td>
</tr>
<tr>
<td>9.614</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td>svo/debug_r_7_s163/I2</td>
</tr>
<tr>
<td>9.985</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s163/F</td>
</tr>
<tr>
<td>10.382</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>svo/debug_r_7_s116/I3</td>
</tr>
<tr>
<td>10.753</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s116/F</td>
</tr>
<tr>
<td>11.409</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td>svo/debug_r_7_s62/I0</td>
</tr>
<tr>
<td>11.926</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s62/F</td>
</tr>
<tr>
<td>12.829</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>svo/debug_r_7_s58/I0</td>
</tr>
<tr>
<td>13.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s58/F</td>
</tr>
<tr>
<td>13.375</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[1][B]</td>
<td>svo/debug_r_7_s24/I1</td>
</tr>
<tr>
<td>13.837</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C20[1][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s24/F</td>
</tr>
<tr>
<td>13.838</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td>svo/debug_r_7_s7/I2</td>
</tr>
<tr>
<td>14.393</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s7/F</td>
</tr>
<tr>
<td>14.807</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][B]</td>
<td>svo/debug_r_7_s1/I2</td>
</tr>
<tr>
<td>15.260</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R26C21[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s1/F</td>
</tr>
<tr>
<td>16.980</td>
<td>1.720</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[2][A]</td>
<td>svo/n3351_s/I0</td>
</tr>
<tr>
<td>17.351</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C20[2][A]</td>
<td style=" background: #97FFFF;">svo/n3351_s/F</td>
</tr>
<tr>
<td>17.768</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C22[0][B]</td>
<td>svo/n3350_s/I1</td>
</tr>
<tr>
<td>18.139</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C22[0][B]</td>
<td style=" background: #97FFFF;">svo/n3350_s/COUT</td>
</tr>
<tr>
<td>18.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C22[1][A]</td>
<td>svo/n3349_s/CIN</td>
</tr>
<tr>
<td>18.609</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C22[1][A]</td>
<td style=" background: #97FFFF;">svo/n3349_s/SUM</td>
</tr>
<tr>
<td>19.006</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C22[1][A]</td>
<td>svo/n3360_s/I0</td>
</tr>
<tr>
<td>19.576</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C22[1][A]</td>
<td style=" background: #97FFFF;">svo/n3360_s/COUT</td>
</tr>
<tr>
<td>19.576</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C22[1][B]</td>
<td>svo/n3359_s/CIN</td>
</tr>
<tr>
<td>19.611</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C22[1][B]</td>
<td style=" background: #97FFFF;">svo/n3359_s/COUT</td>
</tr>
<tr>
<td>19.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C22[2][A]</td>
<td>svo/n3358_s/CIN</td>
</tr>
<tr>
<td>19.647</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C22[2][A]</td>
<td style=" background: #97FFFF;">svo/n3358_s/COUT</td>
</tr>
<tr>
<td>19.647</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C22[2][B]</td>
<td>svo/n3357_s/CIN</td>
</tr>
<tr>
<td>20.117</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C22[2][B]</td>
<td style=" background: #97FFFF;">svo/n3357_s/SUM</td>
</tr>
<tr>
<td>20.514</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C22[0][B]</td>
<td>svo/rgb_b_Z_3_s0/I1</td>
</tr>
<tr>
<td>20.885</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C22[0][B]</td>
<td style=" background: #97FFFF;">svo/rgb_b_Z_3_s0/F</td>
</tr>
<tr>
<td>21.039</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C22[1][A]</td>
<td>svo/rgb_b_Z_3_s/I1</td>
</tr>
<tr>
<td>21.410</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R33C22[1][A]</td>
<td style=" background: #97FFFF;">svo/rgb_b_Z_3_s/F</td>
</tr>
<tr>
<td>23.306</td>
<td>1.896</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C29[0][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C29[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_3_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C29[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.934, 43.151%; route: 11.539, 55.729%; tC2Q: 0.232, 1.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.263</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/pixel_y_d1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[1][B]</td>
<td>svo/pixel_y_d1_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>336</td>
<td>R22C20[1][B]</td>
<td style=" font-weight:bold;">svo/pixel_y_d1_2_s0/Q</td>
</tr>
<tr>
<td>3.264</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[3][A]</td>
<td>svo/n1470_s5/I0</td>
</tr>
<tr>
<td>3.635</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C21[3][A]</td>
<td style=" background: #97FFFF;">svo/n1470_s5/F</td>
</tr>
<tr>
<td>4.410</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[0][B]</td>
<td>svo/n1470_s6/I1</td>
</tr>
<tr>
<td>4.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R21C27[0][B]</td>
<td style=" background: #97FFFF;">svo/n1470_s6/F</td>
</tr>
<tr>
<td>6.001</td>
<td>1.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>svo/pop_val_4_s35/I2</td>
</tr>
<tr>
<td>6.454</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s35/F</td>
</tr>
<tr>
<td>6.454</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][A]</td>
<td>svo/pop_val_4_s24/I1</td>
</tr>
<tr>
<td>6.557</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s24/O</td>
</tr>
<tr>
<td>6.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][B]</td>
<td>svo/pop_val_4_s21/I0</td>
</tr>
<tr>
<td>6.660</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s21/O</td>
</tr>
<tr>
<td>6.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>svo/pop_val_4_s19/I1</td>
</tr>
<tr>
<td>6.763</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s19/O</td>
</tr>
<tr>
<td>6.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][B]</td>
<td>svo/pop_val_4_s10/I1</td>
</tr>
<tr>
<td>6.866</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s10/O</td>
</tr>
<tr>
<td>7.903</td>
<td>1.037</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[1][B]</td>
<td>svo/pop_nibble_0_s33/I1</td>
</tr>
<tr>
<td>8.365</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C28[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s33/F</td>
</tr>
<tr>
<td>8.367</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[3][A]</td>
<td>svo/pop_nibble_0_s14/I1</td>
</tr>
<tr>
<td>8.922</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R23C28[3][A]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s14/F</td>
</tr>
<tr>
<td>9.614</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td>svo/debug_r_7_s163/I2</td>
</tr>
<tr>
<td>9.985</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s163/F</td>
</tr>
<tr>
<td>10.382</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>svo/debug_r_7_s116/I3</td>
</tr>
<tr>
<td>10.753</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s116/F</td>
</tr>
<tr>
<td>11.409</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td>svo/debug_r_7_s62/I0</td>
</tr>
<tr>
<td>11.926</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s62/F</td>
</tr>
<tr>
<td>12.829</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>svo/debug_r_7_s58/I0</td>
</tr>
<tr>
<td>13.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s58/F</td>
</tr>
<tr>
<td>13.375</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[1][B]</td>
<td>svo/debug_r_7_s24/I1</td>
</tr>
<tr>
<td>13.837</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C20[1][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s24/F</td>
</tr>
<tr>
<td>13.838</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td>svo/debug_r_7_s7/I2</td>
</tr>
<tr>
<td>14.393</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s7/F</td>
</tr>
<tr>
<td>14.807</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][B]</td>
<td>svo/debug_r_7_s1/I2</td>
</tr>
<tr>
<td>15.260</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R26C21[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s1/F</td>
</tr>
<tr>
<td>16.830</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C17[1][A]</td>
<td>svo/debug_g_4_s0/I0</td>
</tr>
<tr>
<td>17.385</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C17[1][A]</td>
<td style=" background: #97FFFF;">svo/debug_g_4_s0/F</td>
</tr>
<tr>
<td>17.804</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C17[2][A]</td>
<td>svo/n3308_s/I0</td>
</tr>
<tr>
<td>18.374</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C17[2][A]</td>
<td style=" background: #97FFFF;">svo/n3308_s/COUT</td>
</tr>
<tr>
<td>18.374</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C17[2][B]</td>
<td>svo/n3307_s/CIN</td>
</tr>
<tr>
<td>18.844</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C17[2][B]</td>
<td style=" background: #97FFFF;">svo/n3307_s/SUM</td>
</tr>
<tr>
<td>19.334</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C19[2][B]</td>
<td>svo/n3318_s/I0</td>
</tr>
<tr>
<td>19.904</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C19[2][B]</td>
<td style=" background: #97FFFF;">svo/n3318_s/COUT</td>
</tr>
<tr>
<td>19.904</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C20[0][A]</td>
<td>svo/n3317_s/CIN</td>
</tr>
<tr>
<td>20.374</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C20[0][A]</td>
<td style=" background: #97FFFF;">svo/n3317_s/SUM</td>
</tr>
<tr>
<td>20.787</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C19[2][A]</td>
<td>svo/rgb_g_Z_4_s1/I1</td>
</tr>
<tr>
<td>21.357</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C19[2][A]</td>
<td style=" background: #97FFFF;">svo/rgb_g_Z_4_s1/F</td>
</tr>
<tr>
<td>21.358</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C19[1][B]</td>
<td>svo/rgb_g_Z_4_s2/I1</td>
</tr>
<tr>
<td>21.811</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C19[1][B]</td>
<td style=" background: #97FFFF;">svo/rgb_g_Z_4_s2/F</td>
</tr>
<tr>
<td>22.208</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C19[2][A]</td>
<td>svo/rgb_g_Z_4_s/I2</td>
</tr>
<tr>
<td>22.661</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C19[2][A]</td>
<td style=" background: #97FFFF;">svo/rgb_g_Z_4_s/F</td>
</tr>
<tr>
<td>23.296</td>
<td>0.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C19[2][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C19[2][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_4_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C19[2][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.981, 48.227%; route: 10.483, 50.652%; tC2Q: 0.232, 1.121%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.258</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/pixel_y_d1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[1][B]</td>
<td>svo/pixel_y_d1_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>336</td>
<td>R22C20[1][B]</td>
<td style=" font-weight:bold;">svo/pixel_y_d1_2_s0/Q</td>
</tr>
<tr>
<td>3.264</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[3][A]</td>
<td>svo/n1470_s5/I0</td>
</tr>
<tr>
<td>3.635</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C21[3][A]</td>
<td style=" background: #97FFFF;">svo/n1470_s5/F</td>
</tr>
<tr>
<td>4.410</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[0][B]</td>
<td>svo/n1470_s6/I1</td>
</tr>
<tr>
<td>4.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R21C27[0][B]</td>
<td style=" background: #97FFFF;">svo/n1470_s6/F</td>
</tr>
<tr>
<td>6.001</td>
<td>1.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>svo/pop_val_4_s35/I2</td>
</tr>
<tr>
<td>6.454</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s35/F</td>
</tr>
<tr>
<td>6.454</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][A]</td>
<td>svo/pop_val_4_s24/I1</td>
</tr>
<tr>
<td>6.557</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s24/O</td>
</tr>
<tr>
<td>6.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][B]</td>
<td>svo/pop_val_4_s21/I0</td>
</tr>
<tr>
<td>6.660</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s21/O</td>
</tr>
<tr>
<td>6.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>svo/pop_val_4_s19/I1</td>
</tr>
<tr>
<td>6.763</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s19/O</td>
</tr>
<tr>
<td>6.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][B]</td>
<td>svo/pop_val_4_s10/I1</td>
</tr>
<tr>
<td>6.866</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s10/O</td>
</tr>
<tr>
<td>7.903</td>
<td>1.037</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[1][B]</td>
<td>svo/pop_nibble_0_s33/I1</td>
</tr>
<tr>
<td>8.365</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C28[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s33/F</td>
</tr>
<tr>
<td>8.367</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[3][A]</td>
<td>svo/pop_nibble_0_s14/I1</td>
</tr>
<tr>
<td>8.922</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R23C28[3][A]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s14/F</td>
</tr>
<tr>
<td>9.614</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td>svo/debug_r_7_s163/I2</td>
</tr>
<tr>
<td>9.985</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s163/F</td>
</tr>
<tr>
<td>10.382</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>svo/debug_r_7_s116/I3</td>
</tr>
<tr>
<td>10.753</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s116/F</td>
</tr>
<tr>
<td>11.409</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td>svo/debug_r_7_s62/I0</td>
</tr>
<tr>
<td>11.926</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s62/F</td>
</tr>
<tr>
<td>12.829</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>svo/debug_r_7_s58/I0</td>
</tr>
<tr>
<td>13.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s58/F</td>
</tr>
<tr>
<td>13.375</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[1][B]</td>
<td>svo/debug_r_7_s24/I1</td>
</tr>
<tr>
<td>13.837</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C20[1][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s24/F</td>
</tr>
<tr>
<td>13.838</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td>svo/debug_r_7_s7/I2</td>
</tr>
<tr>
<td>14.393</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s7/F</td>
</tr>
<tr>
<td>14.807</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][B]</td>
<td>svo/debug_r_7_s1/I2</td>
</tr>
<tr>
<td>15.260</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R26C21[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s1/F</td>
</tr>
<tr>
<td>15.791</td>
<td>0.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C19[3][B]</td>
<td>svo/n3273_s/I0</td>
</tr>
<tr>
<td>16.244</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C19[3][B]</td>
<td style=" background: #97FFFF;">svo/n3273_s/F</td>
</tr>
<tr>
<td>18.099</td>
<td>1.855</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C17[0][A]</td>
<td>svo/n3271_s/CIN</td>
</tr>
<tr>
<td>18.135</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][A]</td>
<td style=" background: #97FFFF;">svo/n3271_s/COUT</td>
</tr>
<tr>
<td>18.135</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C17[0][B]</td>
<td>svo/n3270_s/CIN</td>
</tr>
<tr>
<td>18.170</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">svo/n3270_s/COUT</td>
</tr>
<tr>
<td>18.170</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C17[1][A]</td>
<td>svo/n3269_s/CIN</td>
</tr>
<tr>
<td>18.205</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C17[1][A]</td>
<td style=" background: #97FFFF;">svo/n3269_s/COUT</td>
</tr>
<tr>
<td>18.205</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C17[1][B]</td>
<td>svo/n3268_s/CIN</td>
</tr>
<tr>
<td>18.240</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C17[1][B]</td>
<td style=" background: #97FFFF;">svo/n3268_s/COUT</td>
</tr>
<tr>
<td>18.240</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C17[2][A]</td>
<td>svo/n3267_s/CIN</td>
</tr>
<tr>
<td>18.710</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C17[2][A]</td>
<td style=" background: #97FFFF;">svo/n3267_s/SUM</td>
</tr>
<tr>
<td>19.123</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C18[0][A]</td>
<td>svo/n3278_s/I0</td>
</tr>
<tr>
<td>19.693</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C18[0][A]</td>
<td style=" background: #97FFFF;">svo/n3278_s/COUT</td>
</tr>
<tr>
<td>19.693</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C18[0][B]</td>
<td>svo/n3277_s/CIN</td>
</tr>
<tr>
<td>20.163</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C18[0][B]</td>
<td style=" background: #97FFFF;">svo/n3277_s/SUM</td>
</tr>
<tr>
<td>20.334</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C18[3][B]</td>
<td>svo/rgb_r_Z_5_s0/I1</td>
</tr>
<tr>
<td>20.904</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C18[3][B]</td>
<td style=" background: #97FFFF;">svo/rgb_r_Z_5_s0/F</td>
</tr>
<tr>
<td>21.076</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C19[1][B]</td>
<td>svo/rgb_r_Z_5_s/I1</td>
</tr>
<tr>
<td>21.529</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R31C19[1][B]</td>
<td style=" background: #97FFFF;">svo/rgb_r_Z_5_s/F</td>
</tr>
<tr>
<td>23.291</td>
<td>1.762</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C37[1][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C37[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C37[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.997, 43.482%; route: 11.462, 55.396%; tC2Q: 0.232, 1.121%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.138</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.172</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/pixel_y_d1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[1][B]</td>
<td>svo/pixel_y_d1_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>336</td>
<td>R22C20[1][B]</td>
<td style=" font-weight:bold;">svo/pixel_y_d1_2_s0/Q</td>
</tr>
<tr>
<td>3.264</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[3][A]</td>
<td>svo/n1470_s5/I0</td>
</tr>
<tr>
<td>3.635</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C21[3][A]</td>
<td style=" background: #97FFFF;">svo/n1470_s5/F</td>
</tr>
<tr>
<td>4.410</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[0][B]</td>
<td>svo/n1470_s6/I1</td>
</tr>
<tr>
<td>4.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R21C27[0][B]</td>
<td style=" background: #97FFFF;">svo/n1470_s6/F</td>
</tr>
<tr>
<td>6.001</td>
<td>1.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>svo/pop_val_4_s35/I2</td>
</tr>
<tr>
<td>6.454</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s35/F</td>
</tr>
<tr>
<td>6.454</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][A]</td>
<td>svo/pop_val_4_s24/I1</td>
</tr>
<tr>
<td>6.557</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s24/O</td>
</tr>
<tr>
<td>6.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][B]</td>
<td>svo/pop_val_4_s21/I0</td>
</tr>
<tr>
<td>6.660</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s21/O</td>
</tr>
<tr>
<td>6.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>svo/pop_val_4_s19/I1</td>
</tr>
<tr>
<td>6.763</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s19/O</td>
</tr>
<tr>
<td>6.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][B]</td>
<td>svo/pop_val_4_s10/I1</td>
</tr>
<tr>
<td>6.866</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s10/O</td>
</tr>
<tr>
<td>7.903</td>
<td>1.037</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[1][B]</td>
<td>svo/pop_nibble_0_s33/I1</td>
</tr>
<tr>
<td>8.365</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C28[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s33/F</td>
</tr>
<tr>
<td>8.367</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[3][A]</td>
<td>svo/pop_nibble_0_s14/I1</td>
</tr>
<tr>
<td>8.922</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R23C28[3][A]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s14/F</td>
</tr>
<tr>
<td>9.614</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td>svo/debug_r_7_s163/I2</td>
</tr>
<tr>
<td>9.985</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s163/F</td>
</tr>
<tr>
<td>10.382</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>svo/debug_r_7_s116/I3</td>
</tr>
<tr>
<td>10.753</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s116/F</td>
</tr>
<tr>
<td>11.409</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td>svo/debug_r_7_s62/I0</td>
</tr>
<tr>
<td>11.926</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s62/F</td>
</tr>
<tr>
<td>12.829</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>svo/debug_r_7_s58/I0</td>
</tr>
<tr>
<td>13.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s58/F</td>
</tr>
<tr>
<td>13.375</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[1][B]</td>
<td>svo/debug_r_7_s24/I1</td>
</tr>
<tr>
<td>13.837</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C20[1][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s24/F</td>
</tr>
<tr>
<td>13.838</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td>svo/debug_r_7_s7/I2</td>
</tr>
<tr>
<td>14.393</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s7/F</td>
</tr>
<tr>
<td>14.807</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][B]</td>
<td>svo/debug_r_7_s1/I2</td>
</tr>
<tr>
<td>15.260</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R26C21[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s1/F</td>
</tr>
<tr>
<td>15.791</td>
<td>0.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C19[3][B]</td>
<td>svo/n3273_s/I0</td>
</tr>
<tr>
<td>16.244</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C19[3][B]</td>
<td style=" background: #97FFFF;">svo/n3273_s/F</td>
</tr>
<tr>
<td>18.099</td>
<td>1.855</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C17[0][A]</td>
<td>svo/n3271_s/CIN</td>
</tr>
<tr>
<td>18.569</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][A]</td>
<td style=" background: #97FFFF;">svo/n3271_s/SUM</td>
</tr>
<tr>
<td>18.740</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C17[1][A]</td>
<td>svo/n3282_s/I0</td>
</tr>
<tr>
<td>19.310</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C17[1][A]</td>
<td style=" background: #97FFFF;">svo/n3282_s/COUT</td>
</tr>
<tr>
<td>19.310</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C17[1][B]</td>
<td>svo/n3281_s/CIN</td>
</tr>
<tr>
<td>19.780</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C17[1][B]</td>
<td style=" background: #97FFFF;">svo/n3281_s/SUM</td>
</tr>
<tr>
<td>19.950</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C17[1][B]</td>
<td>svo/rgb_r_Z_1_s1/I1</td>
</tr>
<tr>
<td>20.321</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C17[1][B]</td>
<td style=" background: #97FFFF;">svo/rgb_r_Z_1_s1/F</td>
</tr>
<tr>
<td>20.326</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C17[2][A]</td>
<td>svo/rgb_r_Z_1_s0/I1</td>
</tr>
<tr>
<td>20.881</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C17[2][A]</td>
<td style=" background: #97FFFF;">svo/rgb_r_Z_1_s0/F</td>
</tr>
<tr>
<td>21.128</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C19[0][B]</td>
<td>svo/rgb_r_Z_1_s/I3</td>
</tr>
<tr>
<td>21.581</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R31C19[0][B]</td>
<td style=" background: #97FFFF;">svo/rgb_r_Z_1_s/F</td>
</tr>
<tr>
<td>23.172</td>
<td>1.591</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C37[0][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C37[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C37[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.212, 44.781%; route: 11.127, 54.091%; tC2Q: 0.232, 1.128%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.070</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/pixel_y_d1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[1][B]</td>
<td>svo/pixel_y_d1_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>336</td>
<td>R22C20[1][B]</td>
<td style=" font-weight:bold;">svo/pixel_y_d1_2_s0/Q</td>
</tr>
<tr>
<td>3.264</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[3][A]</td>
<td>svo/n1470_s5/I0</td>
</tr>
<tr>
<td>3.635</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C21[3][A]</td>
<td style=" background: #97FFFF;">svo/n1470_s5/F</td>
</tr>
<tr>
<td>4.410</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[0][B]</td>
<td>svo/n1470_s6/I1</td>
</tr>
<tr>
<td>4.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R21C27[0][B]</td>
<td style=" background: #97FFFF;">svo/n1470_s6/F</td>
</tr>
<tr>
<td>6.001</td>
<td>1.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>svo/pop_val_4_s35/I2</td>
</tr>
<tr>
<td>6.454</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s35/F</td>
</tr>
<tr>
<td>6.454</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][A]</td>
<td>svo/pop_val_4_s24/I1</td>
</tr>
<tr>
<td>6.557</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s24/O</td>
</tr>
<tr>
<td>6.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][B]</td>
<td>svo/pop_val_4_s21/I0</td>
</tr>
<tr>
<td>6.660</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s21/O</td>
</tr>
<tr>
<td>6.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>svo/pop_val_4_s19/I1</td>
</tr>
<tr>
<td>6.763</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s19/O</td>
</tr>
<tr>
<td>6.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][B]</td>
<td>svo/pop_val_4_s10/I1</td>
</tr>
<tr>
<td>6.866</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s10/O</td>
</tr>
<tr>
<td>7.903</td>
<td>1.037</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[1][B]</td>
<td>svo/pop_nibble_0_s33/I1</td>
</tr>
<tr>
<td>8.365</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C28[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s33/F</td>
</tr>
<tr>
<td>8.367</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[3][A]</td>
<td>svo/pop_nibble_0_s14/I1</td>
</tr>
<tr>
<td>8.922</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R23C28[3][A]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s14/F</td>
</tr>
<tr>
<td>9.614</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td>svo/debug_r_7_s163/I2</td>
</tr>
<tr>
<td>9.985</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s163/F</td>
</tr>
<tr>
<td>10.382</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>svo/debug_r_7_s116/I3</td>
</tr>
<tr>
<td>10.753</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s116/F</td>
</tr>
<tr>
<td>11.409</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td>svo/debug_r_7_s62/I0</td>
</tr>
<tr>
<td>11.926</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s62/F</td>
</tr>
<tr>
<td>12.829</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>svo/debug_r_7_s58/I0</td>
</tr>
<tr>
<td>13.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s58/F</td>
</tr>
<tr>
<td>13.375</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[1][B]</td>
<td>svo/debug_r_7_s24/I1</td>
</tr>
<tr>
<td>13.837</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C20[1][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s24/F</td>
</tr>
<tr>
<td>13.838</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td>svo/debug_r_7_s7/I2</td>
</tr>
<tr>
<td>14.393</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s7/F</td>
</tr>
<tr>
<td>14.807</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][B]</td>
<td>svo/debug_r_7_s1/I2</td>
</tr>
<tr>
<td>15.260</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R26C21[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s1/F</td>
</tr>
<tr>
<td>15.791</td>
<td>0.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C19[3][B]</td>
<td>svo/n3273_s/I0</td>
</tr>
<tr>
<td>16.244</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C19[3][B]</td>
<td style=" background: #97FFFF;">svo/n3273_s/F</td>
</tr>
<tr>
<td>18.099</td>
<td>1.855</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C17[0][A]</td>
<td>svo/n3271_s/CIN</td>
</tr>
<tr>
<td>18.569</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][A]</td>
<td style=" background: #97FFFF;">svo/n3271_s/SUM</td>
</tr>
<tr>
<td>18.740</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C17[1][A]</td>
<td>svo/n3282_s/I0</td>
</tr>
<tr>
<td>19.310</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C17[1][A]</td>
<td style=" background: #97FFFF;">svo/n3282_s/SUM</td>
</tr>
<tr>
<td>19.311</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C17[3][A]</td>
<td>svo/rgb_r_Z_0_s2/I1</td>
</tr>
<tr>
<td>19.682</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C17[3][A]</td>
<td style=" background: #97FFFF;">svo/rgb_r_Z_0_s2/F</td>
</tr>
<tr>
<td>19.853</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C17[3][A]</td>
<td>svo/rgb_r_Z_0_s1/I1</td>
</tr>
<tr>
<td>20.370</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C17[3][A]</td>
<td style=" background: #97FFFF;">svo/rgb_r_Z_0_s1/F</td>
</tr>
<tr>
<td>20.617</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C19[0][A]</td>
<td>svo/rgb_r_Z_0_s/I3</td>
</tr>
<tr>
<td>21.070</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C19[0][A]</td>
<td style=" background: #97FFFF;">svo/rgb_r_Z_0_s/F</td>
</tr>
<tr>
<td>23.070</td>
<td>2.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C37[0][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C37[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C37[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.704, 42.523%; route: 11.533, 56.344%; tC2Q: 0.232, 1.133%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.868</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.901</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/pixel_y_d1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[1][B]</td>
<td>svo/pixel_y_d1_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>336</td>
<td>R22C20[1][B]</td>
<td style=" font-weight:bold;">svo/pixel_y_d1_2_s0/Q</td>
</tr>
<tr>
<td>3.264</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[3][A]</td>
<td>svo/n1470_s5/I0</td>
</tr>
<tr>
<td>3.635</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C21[3][A]</td>
<td style=" background: #97FFFF;">svo/n1470_s5/F</td>
</tr>
<tr>
<td>4.410</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[0][B]</td>
<td>svo/n1470_s6/I1</td>
</tr>
<tr>
<td>4.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R21C27[0][B]</td>
<td style=" background: #97FFFF;">svo/n1470_s6/F</td>
</tr>
<tr>
<td>6.001</td>
<td>1.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>svo/pop_val_4_s35/I2</td>
</tr>
<tr>
<td>6.454</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s35/F</td>
</tr>
<tr>
<td>6.454</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][A]</td>
<td>svo/pop_val_4_s24/I1</td>
</tr>
<tr>
<td>6.557</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s24/O</td>
</tr>
<tr>
<td>6.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][B]</td>
<td>svo/pop_val_4_s21/I0</td>
</tr>
<tr>
<td>6.660</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s21/O</td>
</tr>
<tr>
<td>6.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>svo/pop_val_4_s19/I1</td>
</tr>
<tr>
<td>6.763</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s19/O</td>
</tr>
<tr>
<td>6.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][B]</td>
<td>svo/pop_val_4_s10/I1</td>
</tr>
<tr>
<td>6.866</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s10/O</td>
</tr>
<tr>
<td>7.903</td>
<td>1.037</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[1][B]</td>
<td>svo/pop_nibble_0_s33/I1</td>
</tr>
<tr>
<td>8.365</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C28[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s33/F</td>
</tr>
<tr>
<td>8.367</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[3][A]</td>
<td>svo/pop_nibble_0_s14/I1</td>
</tr>
<tr>
<td>8.922</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R23C28[3][A]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s14/F</td>
</tr>
<tr>
<td>9.614</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td>svo/debug_r_7_s163/I2</td>
</tr>
<tr>
<td>9.985</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s163/F</td>
</tr>
<tr>
<td>10.382</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>svo/debug_r_7_s116/I3</td>
</tr>
<tr>
<td>10.753</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s116/F</td>
</tr>
<tr>
<td>11.409</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td>svo/debug_r_7_s62/I0</td>
</tr>
<tr>
<td>11.926</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s62/F</td>
</tr>
<tr>
<td>12.829</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>svo/debug_r_7_s58/I0</td>
</tr>
<tr>
<td>13.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s58/F</td>
</tr>
<tr>
<td>13.375</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[1][B]</td>
<td>svo/debug_r_7_s24/I1</td>
</tr>
<tr>
<td>13.837</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C20[1][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s24/F</td>
</tr>
<tr>
<td>13.838</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td>svo/debug_r_7_s7/I2</td>
</tr>
<tr>
<td>14.393</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s7/F</td>
</tr>
<tr>
<td>14.807</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][B]</td>
<td>svo/debug_r_7_s1/I2</td>
</tr>
<tr>
<td>15.260</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R26C21[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s1/F</td>
</tr>
<tr>
<td>15.791</td>
<td>0.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C19[3][B]</td>
<td>svo/n3273_s/I0</td>
</tr>
<tr>
<td>16.244</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C19[3][B]</td>
<td style=" background: #97FFFF;">svo/n3273_s/F</td>
</tr>
<tr>
<td>18.099</td>
<td>1.855</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C17[0][A]</td>
<td>svo/n3271_s/CIN</td>
</tr>
<tr>
<td>18.135</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][A]</td>
<td style=" background: #97FFFF;">svo/n3271_s/COUT</td>
</tr>
<tr>
<td>18.135</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C17[0][B]</td>
<td>svo/n3270_s/CIN</td>
</tr>
<tr>
<td>18.605</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">svo/n3270_s/SUM</td>
</tr>
<tr>
<td>18.852</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C17[1][B]</td>
<td>svo/n3281_s/I0</td>
</tr>
<tr>
<td>19.422</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C17[1][B]</td>
<td style=" background: #97FFFF;">svo/n3281_s/COUT</td>
</tr>
<tr>
<td>19.422</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C17[2][A]</td>
<td>svo/n3280_s/CIN</td>
</tr>
<tr>
<td>19.457</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C17[2][A]</td>
<td style=" background: #97FFFF;">svo/n3280_s/COUT</td>
</tr>
<tr>
<td>19.457</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C17[2][B]</td>
<td>svo/n3279_s/CIN</td>
</tr>
<tr>
<td>19.927</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C17[2][B]</td>
<td style=" background: #97FFFF;">svo/n3279_s/SUM</td>
</tr>
<tr>
<td>19.931</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C17[3][B]</td>
<td>svo/rgb_r_Z_3_s0/I1</td>
</tr>
<tr>
<td>20.448</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C17[3][B]</td>
<td style=" background: #97FFFF;">svo/rgb_r_Z_3_s0/F</td>
</tr>
<tr>
<td>20.695</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C19[2][B]</td>
<td>svo/rgb_r_Z_3_s/I1</td>
</tr>
<tr>
<td>21.212</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R30C19[2][B]</td>
<td style=" background: #97FFFF;">svo/rgb_r_Z_3_s/F</td>
</tr>
<tr>
<td>22.901</td>
<td>1.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C37[0][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C37[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C37[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.937, 44.025%; route: 11.131, 54.832%; tC2Q: 0.232, 1.143%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.844</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.878</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/pixel_y_d1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[1][B]</td>
<td>svo/pixel_y_d1_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>336</td>
<td>R22C20[1][B]</td>
<td style=" font-weight:bold;">svo/pixel_y_d1_2_s0/Q</td>
</tr>
<tr>
<td>3.264</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[3][A]</td>
<td>svo/n1470_s5/I0</td>
</tr>
<tr>
<td>3.635</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C21[3][A]</td>
<td style=" background: #97FFFF;">svo/n1470_s5/F</td>
</tr>
<tr>
<td>4.410</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[0][B]</td>
<td>svo/n1470_s6/I1</td>
</tr>
<tr>
<td>4.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R21C27[0][B]</td>
<td style=" background: #97FFFF;">svo/n1470_s6/F</td>
</tr>
<tr>
<td>6.001</td>
<td>1.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>svo/pop_val_4_s35/I2</td>
</tr>
<tr>
<td>6.454</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s35/F</td>
</tr>
<tr>
<td>6.454</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][A]</td>
<td>svo/pop_val_4_s24/I1</td>
</tr>
<tr>
<td>6.557</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s24/O</td>
</tr>
<tr>
<td>6.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][B]</td>
<td>svo/pop_val_4_s21/I0</td>
</tr>
<tr>
<td>6.660</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s21/O</td>
</tr>
<tr>
<td>6.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>svo/pop_val_4_s19/I1</td>
</tr>
<tr>
<td>6.763</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s19/O</td>
</tr>
<tr>
<td>6.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][B]</td>
<td>svo/pop_val_4_s10/I1</td>
</tr>
<tr>
<td>6.866</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s10/O</td>
</tr>
<tr>
<td>7.903</td>
<td>1.037</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[1][B]</td>
<td>svo/pop_nibble_0_s33/I1</td>
</tr>
<tr>
<td>8.365</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C28[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s33/F</td>
</tr>
<tr>
<td>8.367</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[3][A]</td>
<td>svo/pop_nibble_0_s14/I1</td>
</tr>
<tr>
<td>8.922</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R23C28[3][A]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s14/F</td>
</tr>
<tr>
<td>9.614</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td>svo/debug_r_7_s163/I2</td>
</tr>
<tr>
<td>9.985</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s163/F</td>
</tr>
<tr>
<td>10.382</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>svo/debug_r_7_s116/I3</td>
</tr>
<tr>
<td>10.753</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s116/F</td>
</tr>
<tr>
<td>11.409</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td>svo/debug_r_7_s62/I0</td>
</tr>
<tr>
<td>11.926</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s62/F</td>
</tr>
<tr>
<td>12.829</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>svo/debug_r_7_s58/I0</td>
</tr>
<tr>
<td>13.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s58/F</td>
</tr>
<tr>
<td>13.375</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[1][B]</td>
<td>svo/debug_r_7_s24/I1</td>
</tr>
<tr>
<td>13.837</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C20[1][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s24/F</td>
</tr>
<tr>
<td>13.838</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td>svo/debug_r_7_s7/I2</td>
</tr>
<tr>
<td>14.393</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s7/F</td>
</tr>
<tr>
<td>14.807</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][B]</td>
<td>svo/debug_r_7_s1/I2</td>
</tr>
<tr>
<td>15.260</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R26C21[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s1/F</td>
</tr>
<tr>
<td>16.830</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C17[1][A]</td>
<td>svo/debug_g_4_s0/I0</td>
</tr>
<tr>
<td>17.385</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C17[1][A]</td>
<td style=" background: #97FFFF;">svo/debug_g_4_s0/F</td>
</tr>
<tr>
<td>17.804</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C17[2][A]</td>
<td>svo/n3308_s/I0</td>
</tr>
<tr>
<td>18.374</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C17[2][A]</td>
<td style=" background: #97FFFF;">svo/n3308_s/COUT</td>
</tr>
<tr>
<td>18.374</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C17[2][B]</td>
<td>svo/n3307_s/CIN</td>
</tr>
<tr>
<td>18.844</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C17[2][B]</td>
<td style=" background: #97FFFF;">svo/n3307_s/SUM</td>
</tr>
<tr>
<td>19.334</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C19[2][B]</td>
<td>svo/n3318_s/I0</td>
</tr>
<tr>
<td>19.904</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C19[2][B]</td>
<td style=" background: #97FFFF;">svo/n3318_s/COUT</td>
</tr>
<tr>
<td>19.904</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C20[0][A]</td>
<td>svo/n3317_s/CIN</td>
</tr>
<tr>
<td>19.939</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C20[0][A]</td>
<td style=" background: #97FFFF;">svo/n3317_s/COUT</td>
</tr>
<tr>
<td>19.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C20[0][B]</td>
<td>svo/n3316_s/CIN</td>
</tr>
<tr>
<td>20.409</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C20[0][B]</td>
<td style=" background: #97FFFF;">svo/n3316_s/SUM</td>
</tr>
<tr>
<td>20.413</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C20[3][A]</td>
<td>svo/rgb_g_Z_5_s0/I1</td>
</tr>
<tr>
<td>20.983</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C20[3][A]</td>
<td style=" background: #97FFFF;">svo/rgb_g_Z_5_s0/F</td>
</tr>
<tr>
<td>21.156</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[0][B]</td>
<td>svo/rgb_g_Z_5_s/I1</td>
</tr>
<tr>
<td>21.609</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R34C20[0][B]</td>
<td style=" background: #97FFFF;">svo/rgb_g_Z_5_s/F</td>
</tr>
<tr>
<td>22.878</td>
<td>1.269</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C20[0][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C20[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_5_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C20[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.563, 47.162%; route: 10.482, 51.694%; tC2Q: 0.232, 1.144%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.750</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.784</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/pixel_y_d1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[1][B]</td>
<td>svo/pixel_y_d1_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>336</td>
<td>R22C20[1][B]</td>
<td style=" font-weight:bold;">svo/pixel_y_d1_2_s0/Q</td>
</tr>
<tr>
<td>3.264</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[3][A]</td>
<td>svo/n1470_s5/I0</td>
</tr>
<tr>
<td>3.635</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C21[3][A]</td>
<td style=" background: #97FFFF;">svo/n1470_s5/F</td>
</tr>
<tr>
<td>4.410</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[0][B]</td>
<td>svo/n1470_s6/I1</td>
</tr>
<tr>
<td>4.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R21C27[0][B]</td>
<td style=" background: #97FFFF;">svo/n1470_s6/F</td>
</tr>
<tr>
<td>6.001</td>
<td>1.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>svo/pop_val_4_s35/I2</td>
</tr>
<tr>
<td>6.454</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s35/F</td>
</tr>
<tr>
<td>6.454</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][A]</td>
<td>svo/pop_val_4_s24/I1</td>
</tr>
<tr>
<td>6.557</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s24/O</td>
</tr>
<tr>
<td>6.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][B]</td>
<td>svo/pop_val_4_s21/I0</td>
</tr>
<tr>
<td>6.660</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s21/O</td>
</tr>
<tr>
<td>6.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>svo/pop_val_4_s19/I1</td>
</tr>
<tr>
<td>6.763</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s19/O</td>
</tr>
<tr>
<td>6.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][B]</td>
<td>svo/pop_val_4_s10/I1</td>
</tr>
<tr>
<td>6.866</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s10/O</td>
</tr>
<tr>
<td>7.903</td>
<td>1.037</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[1][B]</td>
<td>svo/pop_nibble_0_s33/I1</td>
</tr>
<tr>
<td>8.365</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C28[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s33/F</td>
</tr>
<tr>
<td>8.367</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[3][A]</td>
<td>svo/pop_nibble_0_s14/I1</td>
</tr>
<tr>
<td>8.922</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R23C28[3][A]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s14/F</td>
</tr>
<tr>
<td>9.614</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td>svo/debug_r_7_s163/I2</td>
</tr>
<tr>
<td>9.985</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s163/F</td>
</tr>
<tr>
<td>10.382</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>svo/debug_r_7_s116/I3</td>
</tr>
<tr>
<td>10.753</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s116/F</td>
</tr>
<tr>
<td>11.409</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td>svo/debug_r_7_s62/I0</td>
</tr>
<tr>
<td>11.926</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s62/F</td>
</tr>
<tr>
<td>12.829</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>svo/debug_r_7_s58/I0</td>
</tr>
<tr>
<td>13.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s58/F</td>
</tr>
<tr>
<td>13.375</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[1][B]</td>
<td>svo/debug_r_7_s24/I1</td>
</tr>
<tr>
<td>13.837</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C20[1][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s24/F</td>
</tr>
<tr>
<td>13.838</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td>svo/debug_r_7_s7/I2</td>
</tr>
<tr>
<td>14.393</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s7/F</td>
</tr>
<tr>
<td>14.807</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][B]</td>
<td>svo/debug_r_7_s1/I2</td>
</tr>
<tr>
<td>15.260</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R26C21[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s1/F</td>
</tr>
<tr>
<td>16.980</td>
<td>1.720</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[2][A]</td>
<td>svo/n3351_s/I0</td>
</tr>
<tr>
<td>17.351</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C20[2][A]</td>
<td style=" background: #97FFFF;">svo/n3351_s/F</td>
</tr>
<tr>
<td>17.768</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C22[0][B]</td>
<td>svo/n3350_s/I1</td>
</tr>
<tr>
<td>18.139</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C22[0][B]</td>
<td style=" background: #97FFFF;">svo/n3350_s/COUT</td>
</tr>
<tr>
<td>18.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C22[1][A]</td>
<td>svo/n3349_s/CIN</td>
</tr>
<tr>
<td>18.609</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C22[1][A]</td>
<td style=" background: #97FFFF;">svo/n3349_s/SUM</td>
</tr>
<tr>
<td>19.006</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C22[1][A]</td>
<td>svo/n3360_s/I0</td>
</tr>
<tr>
<td>19.576</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C22[1][A]</td>
<td style=" background: #97FFFF;">svo/n3360_s/SUM</td>
</tr>
<tr>
<td>19.749</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C21[1][A]</td>
<td>svo/rgb_b_Z_0_s1/I1</td>
</tr>
<tr>
<td>20.120</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C21[1][A]</td>
<td style=" background: #97FFFF;">svo/rgb_b_Z_0_s1/F</td>
</tr>
<tr>
<td>20.124</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C21[1][B]</td>
<td>svo/rgb_b_Z_0_s0/I3</td>
</tr>
<tr>
<td>20.495</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C21[1][B]</td>
<td style=" background: #97FFFF;">svo/rgb_b_Z_0_s0/F</td>
</tr>
<tr>
<td>20.500</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C21[3][A]</td>
<td>svo/rgb_b_Z_0_s/I2</td>
</tr>
<tr>
<td>21.055</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R35C21[3][A]</td>
<td style=" background: #97FFFF;">svo/rgb_b_Z_0_s/F</td>
</tr>
<tr>
<td>22.784</td>
<td>1.729</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C29[1][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C29[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C29[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.949, 44.339%; route: 11.002, 54.512%; tC2Q: 0.232, 1.149%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.653</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.687</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/pixel_y_d1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[1][B]</td>
<td>svo/pixel_y_d1_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>336</td>
<td>R22C20[1][B]</td>
<td style=" font-weight:bold;">svo/pixel_y_d1_2_s0/Q</td>
</tr>
<tr>
<td>3.264</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[3][A]</td>
<td>svo/n1470_s5/I0</td>
</tr>
<tr>
<td>3.635</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C21[3][A]</td>
<td style=" background: #97FFFF;">svo/n1470_s5/F</td>
</tr>
<tr>
<td>4.410</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[0][B]</td>
<td>svo/n1470_s6/I1</td>
</tr>
<tr>
<td>4.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R21C27[0][B]</td>
<td style=" background: #97FFFF;">svo/n1470_s6/F</td>
</tr>
<tr>
<td>6.001</td>
<td>1.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>svo/pop_val_4_s35/I2</td>
</tr>
<tr>
<td>6.454</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s35/F</td>
</tr>
<tr>
<td>6.454</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][A]</td>
<td>svo/pop_val_4_s24/I1</td>
</tr>
<tr>
<td>6.557</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s24/O</td>
</tr>
<tr>
<td>6.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][B]</td>
<td>svo/pop_val_4_s21/I0</td>
</tr>
<tr>
<td>6.660</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s21/O</td>
</tr>
<tr>
<td>6.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>svo/pop_val_4_s19/I1</td>
</tr>
<tr>
<td>6.763</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s19/O</td>
</tr>
<tr>
<td>6.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][B]</td>
<td>svo/pop_val_4_s10/I1</td>
</tr>
<tr>
<td>6.866</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s10/O</td>
</tr>
<tr>
<td>7.903</td>
<td>1.037</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[1][B]</td>
<td>svo/pop_nibble_0_s33/I1</td>
</tr>
<tr>
<td>8.365</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C28[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s33/F</td>
</tr>
<tr>
<td>8.367</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[3][A]</td>
<td>svo/pop_nibble_0_s14/I1</td>
</tr>
<tr>
<td>8.922</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R23C28[3][A]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s14/F</td>
</tr>
<tr>
<td>9.614</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td>svo/debug_r_7_s163/I2</td>
</tr>
<tr>
<td>9.985</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s163/F</td>
</tr>
<tr>
<td>10.382</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>svo/debug_r_7_s116/I3</td>
</tr>
<tr>
<td>10.753</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s116/F</td>
</tr>
<tr>
<td>11.409</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td>svo/debug_r_7_s62/I0</td>
</tr>
<tr>
<td>11.926</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s62/F</td>
</tr>
<tr>
<td>12.829</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>svo/debug_r_7_s58/I0</td>
</tr>
<tr>
<td>13.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s58/F</td>
</tr>
<tr>
<td>13.375</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[1][B]</td>
<td>svo/debug_r_7_s24/I1</td>
</tr>
<tr>
<td>13.837</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C20[1][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s24/F</td>
</tr>
<tr>
<td>13.838</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td>svo/debug_r_7_s7/I2</td>
</tr>
<tr>
<td>14.393</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s7/F</td>
</tr>
<tr>
<td>14.807</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][B]</td>
<td>svo/debug_r_7_s1/I2</td>
</tr>
<tr>
<td>15.260</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R26C21[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s1/F</td>
</tr>
<tr>
<td>16.830</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C17[0][B]</td>
<td>svo/debug_g_1_s0/I0</td>
</tr>
<tr>
<td>17.400</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R34C17[0][B]</td>
<td style=" background: #97FFFF;">svo/debug_g_1_s0/F</td>
</tr>
<tr>
<td>17.574</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C17[0][B]</td>
<td>svo/n3311_s/I0</td>
</tr>
<tr>
<td>18.144</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C17[0][B]</td>
<td style=" background: #97FFFF;">svo/n3311_s/COUT</td>
</tr>
<tr>
<td>18.144</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C17[1][A]</td>
<td>svo/n3310_s/CIN</td>
</tr>
<tr>
<td>18.614</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C17[1][A]</td>
<td style=" background: #97FFFF;">svo/n3310_s/SUM</td>
</tr>
<tr>
<td>19.011</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C19[1][A]</td>
<td>svo/n3321_s/I0</td>
</tr>
<tr>
<td>19.581</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C19[1][A]</td>
<td style=" background: #97FFFF;">svo/n3321_s/SUM</td>
</tr>
<tr>
<td>19.753</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C19[0][B]</td>
<td>svo/rgb_g_Z_0_s1/I1</td>
</tr>
<tr>
<td>20.215</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C19[0][B]</td>
<td style=" background: #97FFFF;">svo/rgb_g_Z_0_s1/F</td>
</tr>
<tr>
<td>20.388</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C18[1][B]</td>
<td>svo/rgb_g_Z_0_s0/I3</td>
</tr>
<tr>
<td>20.759</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C18[1][B]</td>
<td style=" background: #97FFFF;">svo/rgb_g_Z_0_s0/F</td>
</tr>
<tr>
<td>21.172</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C18[3][B]</td>
<td>svo/rgb_g_Z_0_s/I2</td>
</tr>
<tr>
<td>21.727</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R36C18[3][B]</td>
<td style=" background: #97FFFF;">svo/rgb_g_Z_0_s/F</td>
</tr>
<tr>
<td>22.687</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C19[0][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C19[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_0_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C19[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.438, 46.987%; route: 10.416, 51.858%; tC2Q: 0.232, 1.155%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.587</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/pixel_y_d1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[1][B]</td>
<td>svo/pixel_y_d1_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>336</td>
<td>R22C20[1][B]</td>
<td style=" font-weight:bold;">svo/pixel_y_d1_2_s0/Q</td>
</tr>
<tr>
<td>3.264</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[3][A]</td>
<td>svo/n1470_s5/I0</td>
</tr>
<tr>
<td>3.635</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C21[3][A]</td>
<td style=" background: #97FFFF;">svo/n1470_s5/F</td>
</tr>
<tr>
<td>4.410</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[0][B]</td>
<td>svo/n1470_s6/I1</td>
</tr>
<tr>
<td>4.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R21C27[0][B]</td>
<td style=" background: #97FFFF;">svo/n1470_s6/F</td>
</tr>
<tr>
<td>6.001</td>
<td>1.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>svo/pop_val_4_s35/I2</td>
</tr>
<tr>
<td>6.454</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s35/F</td>
</tr>
<tr>
<td>6.454</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][A]</td>
<td>svo/pop_val_4_s24/I1</td>
</tr>
<tr>
<td>6.557</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s24/O</td>
</tr>
<tr>
<td>6.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][B]</td>
<td>svo/pop_val_4_s21/I0</td>
</tr>
<tr>
<td>6.660</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s21/O</td>
</tr>
<tr>
<td>6.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>svo/pop_val_4_s19/I1</td>
</tr>
<tr>
<td>6.763</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s19/O</td>
</tr>
<tr>
<td>6.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][B]</td>
<td>svo/pop_val_4_s10/I1</td>
</tr>
<tr>
<td>6.866</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s10/O</td>
</tr>
<tr>
<td>7.903</td>
<td>1.037</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[1][B]</td>
<td>svo/pop_nibble_0_s33/I1</td>
</tr>
<tr>
<td>8.365</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C28[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s33/F</td>
</tr>
<tr>
<td>8.367</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[3][A]</td>
<td>svo/pop_nibble_0_s14/I1</td>
</tr>
<tr>
<td>8.922</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R23C28[3][A]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s14/F</td>
</tr>
<tr>
<td>9.614</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td>svo/debug_r_7_s163/I2</td>
</tr>
<tr>
<td>9.985</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s163/F</td>
</tr>
<tr>
<td>10.382</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>svo/debug_r_7_s116/I3</td>
</tr>
<tr>
<td>10.753</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s116/F</td>
</tr>
<tr>
<td>11.409</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td>svo/debug_r_7_s62/I0</td>
</tr>
<tr>
<td>11.926</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s62/F</td>
</tr>
<tr>
<td>12.829</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>svo/debug_r_7_s58/I0</td>
</tr>
<tr>
<td>13.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s58/F</td>
</tr>
<tr>
<td>13.375</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[1][B]</td>
<td>svo/debug_r_7_s24/I1</td>
</tr>
<tr>
<td>13.837</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C20[1][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s24/F</td>
</tr>
<tr>
<td>13.838</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td>svo/debug_r_7_s7/I2</td>
</tr>
<tr>
<td>14.393</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s7/F</td>
</tr>
<tr>
<td>14.807</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][B]</td>
<td>svo/debug_r_7_s1/I2</td>
</tr>
<tr>
<td>15.260</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R26C21[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s1/F</td>
</tr>
<tr>
<td>16.830</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C17[1][A]</td>
<td>svo/debug_g_4_s0/I0</td>
</tr>
<tr>
<td>17.385</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C17[1][A]</td>
<td style=" background: #97FFFF;">svo/debug_g_4_s0/F</td>
</tr>
<tr>
<td>17.804</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C17[2][A]</td>
<td>svo/n3308_s/I0</td>
</tr>
<tr>
<td>18.374</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C17[2][A]</td>
<td style=" background: #97FFFF;">svo/n3308_s/COUT</td>
</tr>
<tr>
<td>18.374</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C17[2][B]</td>
<td>svo/n3307_s/CIN</td>
</tr>
<tr>
<td>18.844</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C17[2][B]</td>
<td style=" background: #97FFFF;">svo/n3307_s/SUM</td>
</tr>
<tr>
<td>19.334</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C19[2][B]</td>
<td>svo/n3318_s/I0</td>
</tr>
<tr>
<td>19.904</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C19[2][B]</td>
<td style=" background: #97FFFF;">svo/n3318_s/COUT</td>
</tr>
<tr>
<td>19.904</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C20[0][A]</td>
<td>svo/n3317_s/CIN</td>
</tr>
<tr>
<td>19.939</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C20[0][A]</td>
<td style=" background: #97FFFF;">svo/n3317_s/COUT</td>
</tr>
<tr>
<td>19.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C20[0][B]</td>
<td>svo/n3316_s/CIN</td>
</tr>
<tr>
<td>19.974</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C20[0][B]</td>
<td style=" background: #97FFFF;">svo/n3316_s/COUT</td>
</tr>
<tr>
<td>19.974</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C20[1][A]</td>
<td>svo/n3315_s/CIN</td>
</tr>
<tr>
<td>20.444</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C20[1][A]</td>
<td style=" background: #97FFFF;">svo/n3315_s/SUM</td>
</tr>
<tr>
<td>20.448</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C20[3][B]</td>
<td>svo/rgb_g_Z_6_s1/I1</td>
</tr>
<tr>
<td>20.819</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C20[3][B]</td>
<td style=" background: #97FFFF;">svo/rgb_g_Z_6_s1/F</td>
</tr>
<tr>
<td>20.824</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C20[2][A]</td>
<td>svo/rgb_g_Z_6_s0/I1</td>
</tr>
<tr>
<td>21.373</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C20[2][A]</td>
<td style=" background: #97FFFF;">svo/rgb_g_Z_6_s0/F</td>
</tr>
<tr>
<td>21.374</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C20[2][B]</td>
<td>svo/rgb_g_Z_6_s/I2</td>
</tr>
<tr>
<td>21.827</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R35C20[2][B]</td>
<td style=" background: #97FFFF;">svo/rgb_g_Z_6_s/F</td>
</tr>
<tr>
<td>22.620</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_6_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C20[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.948, 49.693%; route: 9.839, 49.148%; tC2Q: 0.232, 1.159%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.513</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/pixel_y_d1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[1][B]</td>
<td>svo/pixel_y_d1_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>336</td>
<td>R22C20[1][B]</td>
<td style=" font-weight:bold;">svo/pixel_y_d1_2_s0/Q</td>
</tr>
<tr>
<td>3.264</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[3][A]</td>
<td>svo/n1470_s5/I0</td>
</tr>
<tr>
<td>3.635</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C21[3][A]</td>
<td style=" background: #97FFFF;">svo/n1470_s5/F</td>
</tr>
<tr>
<td>4.410</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[0][B]</td>
<td>svo/n1470_s6/I1</td>
</tr>
<tr>
<td>4.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R21C27[0][B]</td>
<td style=" background: #97FFFF;">svo/n1470_s6/F</td>
</tr>
<tr>
<td>6.001</td>
<td>1.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>svo/pop_val_4_s35/I2</td>
</tr>
<tr>
<td>6.454</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s35/F</td>
</tr>
<tr>
<td>6.454</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][A]</td>
<td>svo/pop_val_4_s24/I1</td>
</tr>
<tr>
<td>6.557</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s24/O</td>
</tr>
<tr>
<td>6.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][B]</td>
<td>svo/pop_val_4_s21/I0</td>
</tr>
<tr>
<td>6.660</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s21/O</td>
</tr>
<tr>
<td>6.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>svo/pop_val_4_s19/I1</td>
</tr>
<tr>
<td>6.763</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s19/O</td>
</tr>
<tr>
<td>6.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][B]</td>
<td>svo/pop_val_4_s10/I1</td>
</tr>
<tr>
<td>6.866</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_4_s10/O</td>
</tr>
<tr>
<td>7.903</td>
<td>1.037</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[1][B]</td>
<td>svo/pop_nibble_0_s33/I1</td>
</tr>
<tr>
<td>8.365</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C28[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s33/F</td>
</tr>
<tr>
<td>8.367</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[3][A]</td>
<td>svo/pop_nibble_0_s14/I1</td>
</tr>
<tr>
<td>8.922</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R23C28[3][A]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s14/F</td>
</tr>
<tr>
<td>9.614</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td>svo/debug_r_7_s163/I2</td>
</tr>
<tr>
<td>9.985</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s163/F</td>
</tr>
<tr>
<td>10.382</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>svo/debug_r_7_s116/I3</td>
</tr>
<tr>
<td>10.753</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s116/F</td>
</tr>
<tr>
<td>11.409</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td>svo/debug_r_7_s62/I0</td>
</tr>
<tr>
<td>11.926</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s62/F</td>
</tr>
<tr>
<td>12.829</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>svo/debug_r_7_s58/I0</td>
</tr>
<tr>
<td>13.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s58/F</td>
</tr>
<tr>
<td>13.375</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[1][B]</td>
<td>svo/debug_r_7_s24/I1</td>
</tr>
<tr>
<td>13.837</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C20[1][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s24/F</td>
</tr>
<tr>
<td>13.838</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td>svo/debug_r_7_s7/I2</td>
</tr>
<tr>
<td>14.393</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s7/F</td>
</tr>
<tr>
<td>14.807</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][B]</td>
<td>svo/debug_r_7_s1/I2</td>
</tr>
<tr>
<td>15.260</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R26C21[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s1/F</td>
</tr>
<tr>
<td>16.830</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C17[0][B]</td>
<td>svo/debug_g_1_s0/I0</td>
</tr>
<tr>
<td>17.400</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R34C17[0][B]</td>
<td style=" background: #97FFFF;">svo/debug_g_1_s0/F</td>
</tr>
<tr>
<td>17.574</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C17[0][B]</td>
<td>svo/n3311_s/I0</td>
</tr>
<tr>
<td>18.144</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C17[0][B]</td>
<td style=" background: #97FFFF;">svo/n3311_s/COUT</td>
</tr>
<tr>
<td>18.144</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C17[1][A]</td>
<td>svo/n3310_s/CIN</td>
</tr>
<tr>
<td>18.179</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C17[1][A]</td>
<td style=" background: #97FFFF;">svo/n3310_s/COUT</td>
</tr>
<tr>
<td>18.179</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C17[1][B]</td>
<td>svo/n3309_s/CIN</td>
</tr>
<tr>
<td>18.214</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C17[1][B]</td>
<td style=" background: #97FFFF;">svo/n3309_s/COUT</td>
</tr>
<tr>
<td>18.214</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C17[2][A]</td>
<td>svo/n3308_s/CIN</td>
</tr>
<tr>
<td>18.684</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C17[2][A]</td>
<td style=" background: #97FFFF;">svo/n3308_s/SUM</td>
</tr>
<tr>
<td>19.081</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C19[2][A]</td>
<td>svo/n3319_s/I0</td>
</tr>
<tr>
<td>19.651</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C19[2][A]</td>
<td style=" background: #97FFFF;">svo/n3319_s/COUT</td>
</tr>
<tr>
<td>19.651</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C19[2][B]</td>
<td>svo/n3318_s/CIN</td>
</tr>
<tr>
<td>20.121</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C19[2][B]</td>
<td style=" background: #97FFFF;">svo/n3318_s/SUM</td>
</tr>
<tr>
<td>20.292</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C19[2][B]</td>
<td>svo/rgb_g_Z_3_s0/I1</td>
</tr>
<tr>
<td>20.754</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C19[2][B]</td>
<td style=" background: #97FFFF;">svo/rgb_g_Z_3_s0/F</td>
</tr>
<tr>
<td>20.755</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C19[3][B]</td>
<td>svo/rgb_g_Z_3_s/I1</td>
</tr>
<tr>
<td>21.272</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R34C19[3][B]</td>
<td style=" background: #97FFFF;">svo/rgb_g_Z_3_s/F</td>
</tr>
<tr>
<td>22.547</td>
<td>1.275</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[0][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C20[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.569, 47.976%; route: 10.145, 50.861%; tC2Q: 0.232, 1.163%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.187</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.169</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.982</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine/we0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>bank0/mem_mem_3_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[1][A]</td>
<td>engine/we0_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R35C36[1][A]</td>
<td style=" font-weight:bold;">engine/we0_s1/Q</td>
</tr>
<tr>
<td>2.169</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">bank0/mem_mem_3_1_s/WREA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>bank0/mem_mem_3_1_s/CLKA</td>
</tr>
<tr>
<td>1.982</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>bank0/mem_mem_3_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.126, 38.465%; tC2Q: 0.202, 61.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/video_gol/addr_display_8_s7</td>
</tr>
<tr>
<td class="label">To</td>
<td>bank0/mem_mem_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C20[2][B]</td>
<td>svo/video_gol/addr_display_8_s7/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R27C20[2][B]</td>
<td style=" font-weight:bold;">svo/video_gol/addr_display_8_s7/Q</td>
</tr>
<tr>
<td>2.168</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">bank0/mem_mem_1_0_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>bank0/mem_mem_1_0_s/CLKB</td>
</tr>
<tr>
<td>1.959</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>bank0/mem_mem_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.126, 38.352%; tC2Q: 0.202, 61.648%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.214</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.172</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/video_gol/addr_display_0_s7</td>
</tr>
<tr>
<td class="label">To</td>
<td>bank0/mem_mem_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C22[0][A]</td>
<td>svo/video_gol/addr_display_0_s7/CLK</td>
</tr>
<tr>
<td>2.042</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R29C22[0][A]</td>
<td style=" font-weight:bold;">svo/video_gol/addr_display_0_s7/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">bank0/mem_mem_1_0_s/ADB[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>bank0/mem_mem_1_0_s/CLKB</td>
</tr>
<tr>
<td>1.959</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>bank0/mem_mem_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.131, 39.420%; tC2Q: 0.201, 60.580%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.219</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.178</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/video_gol/addr_display_6_s7</td>
</tr>
<tr>
<td class="label">To</td>
<td>bank0/mem_mem_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C20[1][A]</td>
<td>svo/video_gol/addr_display_6_s7/CLK</td>
</tr>
<tr>
<td>2.042</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R27C20[1][A]</td>
<td style=" font-weight:bold;">svo/video_gol/addr_display_6_s7/Q</td>
</tr>
<tr>
<td>2.178</td>
<td>0.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">bank0/mem_mem_1_0_s/ADB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>bank0/mem_mem_1_0_s/CLKB</td>
</tr>
<tr>
<td>1.959</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>bank0/mem_mem_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 40.429%; tC2Q: 0.201, 59.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.228</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/video_gol/addr_display_2_s7</td>
</tr>
<tr>
<td class="label">To</td>
<td>bank0/mem_mem_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[0][A]</td>
<td>svo/video_gol/addr_display_2_s7/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R27C22[0][A]</td>
<td style=" font-weight:bold;">svo/video_gol/addr_display_2_s7/Q</td>
</tr>
<tr>
<td>2.187</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">bank0/mem_mem_1_0_s/ADB[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>bank0/mem_mem_1_0_s/CLKB</td>
</tr>
<tr>
<td>1.959</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>bank0/mem_mem_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.144, 41.656%; tC2Q: 0.202, 58.344%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.228</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/video_gol/addr_display_12_s7</td>
</tr>
<tr>
<td class="label">To</td>
<td>bank0/mem_mem_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C21[2][A]</td>
<td>svo/video_gol/addr_display_12_s7/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R29C21[2][A]</td>
<td style=" font-weight:bold;">svo/video_gol/addr_display_12_s7/Q</td>
</tr>
<tr>
<td>2.187</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">bank0/mem_mem_1_0_s/ADB[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>bank0/mem_mem_1_0_s/CLKB</td>
</tr>
<tr>
<td>1.959</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>bank0/mem_mem_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.144, 41.665%; tC2Q: 0.202, 58.335%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.982</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine/we0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>bank0/mem_mem_3_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[1][A]</td>
<td>engine/we0_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R35C36[1][A]</td>
<td style=" font-weight:bold;">engine/we0_s1/Q</td>
</tr>
<tr>
<td>2.297</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">bank0/mem_mem_3_0_s/WREA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>bank0/mem_mem_3_0_s/CLKA</td>
</tr>
<tr>
<td>1.982</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>bank0/mem_mem_3_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.254, 55.722%; tC2Q: 0.202, 44.278%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.982</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine/we0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>bank0/mem_mem_2_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[1][A]</td>
<td>engine/we0_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R35C36[1][A]</td>
<td style=" font-weight:bold;">engine/we0_s1/Q</td>
</tr>
<tr>
<td>2.297</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">bank0/mem_mem_2_3_s/WREA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>bank0/mem_mem_2_3_s/CLKA</td>
</tr>
<tr>
<td>1.982</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>bank0/mem_mem_2_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.254, 55.722%; tC2Q: 0.202, 44.278%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.982</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine/we0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>bank0/mem_mem_1_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[1][A]</td>
<td>engine/we0_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R35C36[1][A]</td>
<td style=" font-weight:bold;">engine/we0_s1/Q</td>
</tr>
<tr>
<td>2.297</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">bank0/mem_mem_1_2_s/WREA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>bank0/mem_mem_1_2_s/CLKA</td>
</tr>
<tr>
<td>1.982</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>bank0/mem_mem_1_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.254, 55.722%; tC2Q: 0.202, 44.278%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.324</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.982</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine/we0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>bank0/mem_mem_3_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[1][A]</td>
<td>engine/we0_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R35C36[1][A]</td>
<td style=" font-weight:bold;">engine/we0_s1/Q</td>
</tr>
<tr>
<td>2.306</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">bank0/mem_mem_3_2_s/WREA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>bank0/mem_mem_3_2_s/CLKA</td>
</tr>
<tr>
<td>1.982</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>bank0/mem_mem_3_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.600%; tC2Q: 0.202, 43.400%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.982</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine/we1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>bank1/mem_mem_2_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C37[1][A]</td>
<td>engine/we1_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R34C37[1][A]</td>
<td style=" font-weight:bold;">engine/we1_s1/Q</td>
</tr>
<tr>
<td>2.318</td>
<td>0.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td style=" font-weight:bold;">bank1/mem_mem_2_0_s/WREA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>bank1/mem_mem_2_0_s/CLKA</td>
</tr>
<tr>
<td>1.982</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>bank1/mem_mem_2_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.276, 57.698%; tC2Q: 0.202, 42.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.982</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine/we1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>bank1/mem_mem_1_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C37[1][A]</td>
<td>engine/we1_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R34C37[1][A]</td>
<td style=" font-weight:bold;">engine/we1_s1/Q</td>
</tr>
<tr>
<td>2.318</td>
<td>0.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td style=" font-weight:bold;">bank1/mem_mem_1_3_s/WREA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>bank1/mem_mem_1_3_s/CLKA</td>
</tr>
<tr>
<td>1.982</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>bank1/mem_mem_1_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.276, 57.698%; tC2Q: 0.202, 42.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.982</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine/we0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>bank0/mem_mem_3_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[1][A]</td>
<td>engine/we0_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R35C36[1][A]</td>
<td style=" font-weight:bold;">engine/we0_s1/Q</td>
</tr>
<tr>
<td>2.318</td>
<td>0.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">bank0/mem_mem_3_3_s/WREA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>bank0/mem_mem_3_3_s/CLKA</td>
</tr>
<tr>
<td>1.982</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>bank0/mem_mem_3_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.276, 57.698%; tC2Q: 0.202, 42.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/video_gol/addr_display_7_s7</td>
</tr>
<tr>
<td class="label">To</td>
<td>bank0/mem_mem_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[0][A]</td>
<td>svo/video_gol/addr_display_7_s7/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R30C20[0][A]</td>
<td style=" font-weight:bold;">svo/video_gol/addr_display_7_s7/Q</td>
</tr>
<tr>
<td>2.296</td>
<td>0.253</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">bank0/mem_mem_1_0_s/ADB[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>bank0/mem_mem_1_0_s/CLKB</td>
</tr>
<tr>
<td>1.959</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>bank0/mem_mem_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.253, 55.645%; tC2Q: 0.202, 44.355%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/video_gol/addr_display_1_s7</td>
</tr>
<tr>
<td class="label">To</td>
<td>bank0/mem_mem_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C22[2][A]</td>
<td>svo/video_gol/addr_display_1_s7/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R29C22[2][A]</td>
<td style=" font-weight:bold;">svo/video_gol/addr_display_1_s7/Q</td>
</tr>
<tr>
<td>2.296</td>
<td>0.253</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">bank0/mem_mem_1_0_s/ADB[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>bank0/mem_mem_1_0_s/CLKB</td>
</tr>
<tr>
<td>1.959</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>bank0/mem_mem_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.253, 55.645%; tC2Q: 0.202, 44.355%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/video_gol/addr_display_9_s7</td>
</tr>
<tr>
<td class="label">To</td>
<td>bank0/mem_mem_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C19[2][B]</td>
<td>svo/video_gol/addr_display_9_s7/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R29C19[2][B]</td>
<td style=" font-weight:bold;">svo/video_gol/addr_display_9_s7/Q</td>
</tr>
<tr>
<td>2.305</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">bank0/mem_mem_1_0_s/ADB[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>bank0/mem_mem_1_0_s/CLKB</td>
</tr>
<tr>
<td>1.959</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>bank0/mem_mem_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.538%; tC2Q: 0.202, 43.462%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/video_gol/addr_display_4_s7</td>
</tr>
<tr>
<td class="label">To</td>
<td>bank0/mem_mem_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C19[0][A]</td>
<td>svo/video_gol/addr_display_4_s7/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R29C19[0][A]</td>
<td style=" font-weight:bold;">svo/video_gol/addr_display_4_s7/Q</td>
</tr>
<tr>
<td>2.305</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">bank0/mem_mem_1_0_s/ADB[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>bank0/mem_mem_1_0_s/CLKB</td>
</tr>
<tr>
<td>1.959</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>bank0/mem_mem_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.538%; tC2Q: 0.202, 43.462%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/video_gol/addr_display_10_s7</td>
</tr>
<tr>
<td class="label">To</td>
<td>bank0/mem_mem_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C21[1][A]</td>
<td>svo/video_gol/addr_display_10_s7/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R29C21[1][A]</td>
<td style=" font-weight:bold;">svo/video_gol/addr_display_10_s7/Q</td>
</tr>
<tr>
<td>2.305</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">bank0/mem_mem_1_0_s/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>bank0/mem_mem_1_0_s/CLKB</td>
</tr>
<tr>
<td>1.959</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>bank0/mem_mem_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.544%; tC2Q: 0.202, 43.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.307</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/video_gol/addr_display_13_s7</td>
</tr>
<tr>
<td class="label">To</td>
<td>bank0/mem_mem_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C20[2][A]</td>
<td>svo/video_gol/addr_display_13_s7/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R29C20[2][A]</td>
<td style=" font-weight:bold;">svo/video_gol/addr_display_13_s7/Q</td>
</tr>
<tr>
<td>2.307</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">bank0/mem_mem_1_0_s/ADB[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>bank0/mem_mem_1_0_s/CLKB</td>
</tr>
<tr>
<td>1.959</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>bank0/mem_mem_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.264, 56.652%; tC2Q: 0.202, 43.348%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.307</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/video_gol/addr_display_11_s7</td>
</tr>
<tr>
<td class="label">To</td>
<td>bank0/mem_mem_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C21[0][A]</td>
<td>svo/video_gol/addr_display_11_s7/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R29C21[0][A]</td>
<td style=" font-weight:bold;">svo/video_gol/addr_display_11_s7/Q</td>
</tr>
<tr>
<td>2.307</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">bank0/mem_mem_1_0_s/ADB[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>bank0/mem_mem_1_0_s/CLKB</td>
</tr>
<tr>
<td>1.959</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>bank0/mem_mem_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.264, 56.652%; tC2Q: 0.202, 43.348%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.350</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/video_gol/addr_display_5_s7</td>
</tr>
<tr>
<td class="label">To</td>
<td>bank0/mem_mem_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C20[0][A]</td>
<td>svo/video_gol/addr_display_5_s7/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R27C20[0][A]</td>
<td style=" font-weight:bold;">svo/video_gol/addr_display_5_s7/Q</td>
</tr>
<tr>
<td>2.308</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">bank0/mem_mem_1_0_s/ADB[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>bank0/mem_mem_1_0_s/CLKB</td>
</tr>
<tr>
<td>1.959</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>bank0/mem_mem_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.266, 56.817%; tC2Q: 0.202, 43.183%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.350</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/video_gol/addr_display_3_s7</td>
</tr>
<tr>
<td class="label">To</td>
<td>bank0/mem_mem_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[0][B]</td>
<td>svo/video_gol/addr_display_3_s7/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R27C21[0][B]</td>
<td style=" font-weight:bold;">svo/video_gol/addr_display_3_s7/Q</td>
</tr>
<tr>
<td>2.308</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">bank0/mem_mem_1_0_s/ADB[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>bank0/mem_mem_1_0_s/CLKB</td>
</tr>
<tr>
<td>1.959</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>bank0/mem_mem_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.266, 56.817%; tC2Q: 0.202, 43.183%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.350</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/video_gol/addr_display_5_s7</td>
</tr>
<tr>
<td class="label">To</td>
<td>bank0/mem_mem_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C20[0][A]</td>
<td>svo/video_gol/addr_display_5_s7/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R27C20[0][A]</td>
<td style=" font-weight:bold;">svo/video_gol/addr_display_5_s7/Q</td>
</tr>
<tr>
<td>2.308</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">bank0/mem_mem_0_3_s/ADB[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>bank0/mem_mem_0_3_s/CLKB</td>
</tr>
<tr>
<td>1.959</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>bank0/mem_mem_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.266, 56.817%; tC2Q: 0.202, 43.183%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.350</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/video_gol/addr_display_4_s7</td>
</tr>
<tr>
<td class="label">To</td>
<td>bank0/mem_mem_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C19[0][A]</td>
<td>svo/video_gol/addr_display_4_s7/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R29C19[0][A]</td>
<td style=" font-weight:bold;">svo/video_gol/addr_display_4_s7/Q</td>
</tr>
<tr>
<td>2.308</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">bank0/mem_mem_0_3_s/ADB[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>bank0/mem_mem_0_3_s/CLKB</td>
</tr>
<tr>
<td>1.959</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>bank0/mem_mem_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.266, 56.817%; tC2Q: 0.202, 43.183%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.353</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.311</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/video_gol/addr_display_9_s7</td>
</tr>
<tr>
<td class="label">To</td>
<td>bank0/mem_mem_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C19[2][B]</td>
<td>svo/video_gol/addr_display_9_s7/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R29C19[2][B]</td>
<td style=" font-weight:bold;">svo/video_gol/addr_display_9_s7/Q</td>
</tr>
<tr>
<td>2.311</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">bank0/mem_mem_0_3_s/ADB[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>bank0/mem_mem_0_3_s/CLKB</td>
</tr>
<tr>
<td>1.959</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>bank0/mem_mem_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.269, 57.092%; tC2Q: 0.202, 42.908%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>bank0/mem_ADBREG_G[14]_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.063</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>bank0/mem_ADBREG_G[14]_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.309</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>bank0/mem_ADBREG_G[14]_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>bank0/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.063</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>bank0/mem_mem_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.309</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>bank0/mem_mem_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>bank0/mem_mem_0_2_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.063</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>bank0/mem_mem_0_2_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.309</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>bank0/mem_mem_0_2_s/CLKA</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>bank0/mem_mem_1_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.063</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>bank0/mem_mem_1_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.309</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>bank0/mem_mem_1_1_s/CLKA</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>bank0/mem_mem_2_4_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.063</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>bank0/mem_mem_2_4_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.309</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>bank0/mem_mem_2_4_s/CLKA</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>bank1/mem_mem_1_4_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.063</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>bank1/mem_mem_1_4_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.309</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>bank1/mem_mem_1_4_s/CLKA</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>engine/lfsr_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.063</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>engine/lfsr_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.309</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>engine/lfsr_7_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>engine/pop_count_r[3]_4_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.063</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>engine/pop_count_r[3]_4_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.309</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>engine/pop_count_r[3]_4_s2/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>engine/pop_count_r[29]_10_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.063</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>engine/pop_count_r[29]_10_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.309</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>engine/pop_count_r[29]_10_s2/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>engine/pop_count_r[29]_11_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.063</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>engine/pop_count_r[29]_11_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.309</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>engine/pop_count_r[29]_11_s2/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>951</td>
<td>pix_clk</td>
<td>-10.515</td>
<td>2.274</td>
</tr>
<tr>
<td>336</td>
<td>svo/pixel_y_d1[2]</td>
<td>-10.515</td>
<td>3.580</td>
</tr>
<tr>
<td>290</td>
<td>engine/center_cell[0]</td>
<td>2.620</td>
<td>1.818</td>
</tr>
<tr>
<td>243</td>
<td>engine/n5892_3</td>
<td>5.616</td>
<td>2.005</td>
</tr>
<tr>
<td>162</td>
<td>engine/center_cell[1]</td>
<td>2.571</td>
<td>2.285</td>
</tr>
<tr>
<td>111</td>
<td>svo/pixel_y_d1[6]</td>
<td>-10.436</td>
<td>2.965</td>
</tr>
<tr>
<td>101</td>
<td>svo/pixel_y_d1[1]</td>
<td>-5.961</td>
<td>1.966</td>
</tr>
<tr>
<td>98</td>
<td>engine/n1683_79</td>
<td>2.314</td>
<td>2.786</td>
</tr>
<tr>
<td>98</td>
<td>engine/center_cell[2]</td>
<td>3.287</td>
<td>2.864</td>
</tr>
<tr>
<td>96</td>
<td>svo/pixel_y_d1[0]</td>
<td>-5.830</td>
<td>1.699</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C8</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C16</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C32</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C10</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C20</td>
<td>100.00%</td>
</tr>
<tr>
<td>R6C40</td>
<td>100.00%</td>
</tr>
<tr>
<td>R11C30</td>
<td>100.00%</td>
</tr>
<tr>
<td>R40C52</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
