{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1674560666048 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674560666055 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 24 17:14:25 2023 " "Processing started: Tue Jan 24 17:14:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1674560666055 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674560666055 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off path_plan -c path_plan " "Command: quartus_map --read_settings_files=on --write_settings_files=off path_plan -c path_plan" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674560666055 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1674560666364 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1674560666364 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "dist path_plan.v(12) " "Verilog HDL Declaration warning at path_plan.v(12): \"dist\" is SystemVerilog-2005 keyword" {  } { { "path_plan.v" "" { Text "E:/github/iterative_path_plan/path_plan.v" 12 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1674560674216 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "path_plan.v(82) " "Verilog HDL information at path_plan.v(82): always construct contains both blocking and non-blocking assignments" {  } { { "path_plan.v" "" { Text "E:/github/iterative_path_plan/path_plan.v" 82 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1674560674217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "path_plan.v 1 1 " "Found 1 design units, including 1 entities, in source file path_plan.v" { { "Info" "ISGN_ENTITY_NAME" "1 path_plan " "Found entity 1: path_plan" {  } { { "path_plan.v" "" { Text "E:/github/iterative_path_plan/path_plan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674560674219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674560674219 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "path_plan " "Elaborating entity \"path_plan\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1674560674243 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adj path_plan.v(9) " "Verilog HDL or VHDL warning at path_plan.v(9): object \"adj\" assigned a value but never read" {  } { { "path_plan.v" "" { Text "E:/github/iterative_path_plan/path_plan.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1674560674275 "|path_plan"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "temp_e_node path_plan.v(21) " "Verilog HDL warning at path_plan.v(21): initial value for variable temp_e_node should be constant" {  } { { "path_plan.v" "" { Text "E:/github/iterative_path_plan/path_plan.v" 21 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1674560674275 "|path_plan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 path_plan.v(168) " "Verilog HDL assignment warning at path_plan.v(168): truncated value with size 32 to match size of target (5)" {  } { { "path_plan.v" "" { Text "E:/github/iterative_path_plan/path_plan.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674560674275 "|path_plan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 path_plan.v(169) " "Verilog HDL assignment warning at path_plan.v(169): truncated value with size 32 to match size of target (5)" {  } { { "path_plan.v" "" { Text "E:/github/iterative_path_plan/path_plan.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674560674275 "|path_plan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 path_plan.v(170) " "Verilog HDL assignment warning at path_plan.v(170): truncated value with size 32 to match size of target (5)" {  } { { "path_plan.v" "" { Text "E:/github/iterative_path_plan/path_plan.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674560674275 "|path_plan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 path_plan.v(171) " "Verilog HDL assignment warning at path_plan.v(171): truncated value with size 32 to match size of target (5)" {  } { { "path_plan.v" "" { Text "E:/github/iterative_path_plan/path_plan.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674560674275 "|path_plan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 path_plan.v(172) " "Verilog HDL assignment warning at path_plan.v(172): truncated value with size 32 to match size of target (5)" {  } { { "path_plan.v" "" { Text "E:/github/iterative_path_plan/path_plan.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674560674275 "|path_plan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 path_plan.v(173) " "Verilog HDL assignment warning at path_plan.v(173): truncated value with size 32 to match size of target (5)" {  } { { "path_plan.v" "" { Text "E:/github/iterative_path_plan/path_plan.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674560674276 "|path_plan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 path_plan.v(174) " "Verilog HDL assignment warning at path_plan.v(174): truncated value with size 32 to match size of target (5)" {  } { { "path_plan.v" "" { Text "E:/github/iterative_path_plan/path_plan.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674560674276 "|path_plan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 path_plan.v(175) " "Verilog HDL assignment warning at path_plan.v(175): truncated value with size 32 to match size of target (5)" {  } { { "path_plan.v" "" { Text "E:/github/iterative_path_plan/path_plan.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674560674276 "|path_plan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 path_plan.v(176) " "Verilog HDL assignment warning at path_plan.v(176): truncated value with size 32 to match size of target (5)" {  } { { "path_plan.v" "" { Text "E:/github/iterative_path_plan/path_plan.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674560674276 "|path_plan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 path_plan.v(177) " "Verilog HDL assignment warning at path_plan.v(177): truncated value with size 32 to match size of target (5)" {  } { { "path_plan.v" "" { Text "E:/github/iterative_path_plan/path_plan.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674560674276 "|path_plan"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "path_plan.v(85) " "Verilog HDL Case Statement warning at path_plan.v(85): can't check case statement for completeness because the case expression has too many possible states" {  } { { "path_plan.v" "" { Text "E:/github/iterative_path_plan/path_plan.v" 85 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1674560674276 "|path_plan"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "adj " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"adj\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1674560674276 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "graph " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"graph\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1674560674276 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1674560677923 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/github/iterative_path_plan/output_files/path_plan.map.smsg " "Generated suppressed messages file E:/github/iterative_path_plan/output_files/path_plan.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674560679340 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1674560679516 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674560679516 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4475 " "Implemented 4475 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1674560679704 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1674560679704 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4412 " "Implemented 4412 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1674560679704 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1674560679704 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1674560679724 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 24 17:14:39 2023 " "Processing ended: Tue Jan 24 17:14:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1674560679724 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1674560679724 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1674560679724 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1674560679724 ""}
