INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/GIT_Clones/RISC-V-Core/IVM_SoC/V2_5/Testbenches/soc_fpga_tb_v1.sv" into library work
INFO: [VRFC 10-311] analyzing module soc_fpga_tb_v1
