<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="API documentation for the Rust `regs` mod in crate `stm32_metapac`."><title>stm32_metapac::timer::regs - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../static.files/rustdoc-6c3ea77c.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="stm32_metapac" data-themes="" data-resource-suffix="" data-rustdoc-version="1.86.0 (05f9846f8 2025-03-31)" data-channel="1.86.0" data-search-js="search-581efc7a.js" data-settings-js="settings-6dad6058.js" ><script src="../../../static.files/storage-3a5871a4.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../../static.files/main-4d63596a.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-893ab5e7.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-044be391.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle" title="show sidebar"></button></nav><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../../stm32_metapac/index.html">stm32_<wbr>metapac</a><span class="version">15.0.0</span></h2></div><div class="sidebar-elems"><section id="rustdoc-toc"><h2 class="location"><a href="#">Module regs</a></h2><h3><a href="#structs">Module Items</a></h3><ul class="block"><li><a href="#structs" title="Structs">Structs</a></li></ul></section><div id="rustdoc-modnav"><h2><a href="../index.html">In stm32_<wbr>metapac::<wbr>timer</a></h2></div></div></nav><div class="sidebar-resizer"></div><main><div class="width-limiter"><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><div class="rustdoc-breadcrumbs"><a href="../../index.html">stm32_metapac</a>::<wbr><a href="../index.html">timer</a></div><h1>Module <span>regs</span><button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"></span></div><h2 id="structs" class="section-header">Structs<a href="#structs" class="anchor">ยง</a></h2><dl class="item-table"><dt><a class="struct" href="struct.Arr16.html" title="struct stm32_metapac::timer::regs::Arr16">Arr16</a></dt><dd>auto-reload register</dd><dt><a class="struct" href="struct.Arr32.html" title="struct stm32_metapac::timer::regs::Arr32">Arr32</a></dt><dd>auto-reload register</dd><dt><a class="struct" href="struct.Bdtr.html" title="struct stm32_metapac::timer::regs::Bdtr">Bdtr</a></dt><dd>break and dead-time register</dd><dt><a class="struct" href="struct.CcerAdv.html" title="struct stm32_metapac::timer::regs::CcerAdv">CcerAdv</a></dt><dd>capture/compare enable register</dd><dt><a class="struct" href="struct.CcerGp.html" title="struct stm32_metapac::timer::regs::CcerGp">CcerGp</a></dt><dd>capture/compare enable register</dd><dt><a class="struct" href="struct.CcmrInput.html" title="struct stm32_metapac::timer::regs::CcmrInput">Ccmr<wbr>Input</a></dt><dd>capture/compare mode register 1 (input mode)</dd><dt><a class="struct" href="struct.CcmrOutput.html" title="struct stm32_metapac::timer::regs::CcmrOutput">Ccmr<wbr>Output</a></dt><dd>capture/compare mode register 2 (output mode)</dd><dt><a class="struct" href="struct.Ccr16.html" title="struct stm32_metapac::timer::regs::Ccr16">Ccr16</a></dt><dd>capture/compare register 1</dd><dt><a class="struct" href="struct.Ccr32.html" title="struct stm32_metapac::timer::regs::Ccr32">Ccr32</a></dt><dd>capture/compare register 1</dd><dt><a class="struct" href="struct.Cnt16.html" title="struct stm32_metapac::timer::regs::Cnt16">Cnt16</a></dt><dd>counter</dd><dt><a class="struct" href="struct.Cnt32.html" title="struct stm32_metapac::timer::regs::Cnt32">Cnt32</a></dt><dd>counter</dd><dt><a class="struct" href="struct.Cr1Basic.html" title="struct stm32_metapac::timer::regs::Cr1Basic">Cr1Basic</a></dt><dd>control register 1</dd><dt><a class="struct" href="struct.Cr1Gp.html" title="struct stm32_metapac::timer::regs::Cr1Gp">Cr1Gp</a></dt><dd>control register 1</dd><dt><a class="struct" href="struct.Cr2Adv.html" title="struct stm32_metapac::timer::regs::Cr2Adv">Cr2Adv</a></dt><dd>control register 2</dd><dt><a class="struct" href="struct.Cr2Basic.html" title="struct stm32_metapac::timer::regs::Cr2Basic">Cr2Basic</a></dt><dd>control register 2</dd><dt><a class="struct" href="struct.Cr2Gp.html" title="struct stm32_metapac::timer::regs::Cr2Gp">Cr2Gp</a></dt><dd>control register 2</dd><dt><a class="struct" href="struct.Dcr.html" title="struct stm32_metapac::timer::regs::Dcr">Dcr</a></dt><dd>DMA control register</dd><dt><a class="struct" href="struct.DierAdv.html" title="struct stm32_metapac::timer::regs::DierAdv">DierAdv</a></dt><dd>DMA/Interrupt enable register</dd><dt><a class="struct" href="struct.DierBasic.html" title="struct stm32_metapac::timer::regs::DierBasic">Dier<wbr>Basic</a></dt><dd>DMA/Interrupt enable register</dd><dt><a class="struct" href="struct.DierGp.html" title="struct stm32_metapac::timer::regs::DierGp">DierGp</a></dt><dd>DMA/Interrupt enable register</dd><dt><a class="struct" href="struct.Dmar.html" title="struct stm32_metapac::timer::regs::Dmar">Dmar</a></dt><dd>DMA address for full transfer</dd><dt><a class="struct" href="struct.EgrAdv.html" title="struct stm32_metapac::timer::regs::EgrAdv">EgrAdv</a></dt><dd>event generation register</dd><dt><a class="struct" href="struct.EgrBasic.html" title="struct stm32_metapac::timer::regs::EgrBasic">EgrBasic</a></dt><dd>event generation register</dd><dt><a class="struct" href="struct.EgrGp.html" title="struct stm32_metapac::timer::regs::EgrGp">EgrGp</a></dt><dd>event generation register</dd><dt><a class="struct" href="struct.Psc.html" title="struct stm32_metapac::timer::regs::Psc">Psc</a></dt><dd>prescaler</dd><dt><a class="struct" href="struct.Rcr.html" title="struct stm32_metapac::timer::regs::Rcr">Rcr</a></dt><dd>repetition counter register</dd><dt><a class="struct" href="struct.Smcr.html" title="struct stm32_metapac::timer::regs::Smcr">Smcr</a></dt><dd>slave mode control register</dd><dt><a class="struct" href="struct.SrAdv.html" title="struct stm32_metapac::timer::regs::SrAdv">SrAdv</a></dt><dd>status register</dd><dt><a class="struct" href="struct.SrBasic.html" title="struct stm32_metapac::timer::regs::SrBasic">SrBasic</a></dt><dd>status register</dd><dt><a class="struct" href="struct.SrGp.html" title="struct stm32_metapac::timer::regs::SrGp">SrGp</a></dt><dd>status register</dd></dl></section></div></main></body></html>