AArch64 3.LB.FFF+ctrlisb+po+po
"DpCtrlIsbdW Iffe PodRW Iffe PodRW Iffe"
Cycle=PodRW Iffe PodRW Iffe DpCtrlIsbdW Iffe
Relax=Iffe
Safe=PodRW DpCtrlIsbdW
Generator=diy7 (version 7.52+10(dev))
Com=Iff Iff Iff
Orig=DpCtrlIsbdW Iffe PodRW Iffe PodRW Iffe
{
0:X1=0x14000001; 0:X2=P1:Lself03;
1:X1=0x14000001; 1:X2=P2:Lself04;
2:X1=0x14000001; 2:X2=P0:Lself02;
}
 P0           | P1          | P2          ;
 Lself02:     | Lself03:    | Lself04:    ;
 B L00        | B L03       | B L05       ;
 MOV W0,#2    | MOV W0,#2   | MOV W0,#2   ;
 B L01        | B L04       | B L06       ;
 L00:         | L03:        | L05:        ;
 MOV W0,#1    | MOV W0,#1   | MOV W0,#1   ;
 L01:         | L04:        | L06:        ;
 CBNZ W0,LC02 | STR W1,[X2] | STR W1,[X2] ;
 LC02:        |             |             ;
 ISB          |             |             ;
 STR W1,[X2]  |             |             ;
exists
(0:X0=0x2 /\ 1:X0=0x2 /\ 2:X0=0x2)
