
*** Running vivado
    with args -log RISCV_CPU_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source RISCV_CPU_top.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source RISCV_CPU_top.tcl -notrace
Command: synth_design -top RISCV_CPU_top -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17816 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 849.102 ; gain = 232.902
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RISCV_CPU_top' [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/RSICV_CPU_top.v:24]
INFO: [Synth 8-6157] synthesizing module 'Program_counter' [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Program_counter.v:26]
INFO: [Synth 8-6155] done synthesizing module 'Program_counter' (1#1) [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Program_counter.v:26]
INFO: [Synth 8-6157] synthesizing module 'Instruction_memory' [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Instruction_memory.v:24]
INFO: [Synth 8-6157] synthesizing module 'Frequency_multiplier_2x' [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Frequency_multiplier.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Frequency_multiplier_2x' (2#1) [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Frequency_multiplier.v:23]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.runs/synth_1/.Xil/Vivado-3392-Dell-G15-WJJ/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (3#1) [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.runs/synth_1/.Xil/Vivado-3392-Dell-G15-WJJ/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_memory' (4#1) [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Instruction_memory.v:24]
INFO: [Synth 8-6157] synthesizing module 'Instruction_decoder' [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Instruction_decoder.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_decoder' (5#1) [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Instruction_decoder.v:24]
INFO: [Synth 8-6157] synthesizing module 'Register_bank' [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Register_bank.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Register_bank' (6#1) [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Register_bank.v:23]
INFO: [Synth 8-6157] synthesizing module 'Arithmetic_logic_unit' [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Arithmetic_logic_unit.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Arithmetic_logic_unit' (7#1) [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Arithmetic_logic_unit.v:24]
INFO: [Synth 8-6157] synthesizing module 'Mux_alu_source1' [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Mux_alu_source.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Mux_alu_source1' (8#1) [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Mux_alu_source.v:24]
INFO: [Synth 8-6157] synthesizing module 'Mux_alu_source2' [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Mux_alu_source.v:42]
INFO: [Synth 8-6155] done synthesizing module 'Mux_alu_source2' (9#1) [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Mux_alu_source.v:42]
INFO: [Synth 8-6157] synthesizing module 'Mux_reg_source' [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Mux_reg_source.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Mux_reg_source' (10#1) [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Mux_reg_source.v:24]
INFO: [Synth 8-6157] synthesizing module 'Control_unit' [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Control_unit.v:25]
INFO: [Synth 8-6155] done synthesizing module 'Control_unit' (11#1) [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Control_unit.v:25]
INFO: [Synth 8-6157] synthesizing module 'Data_memory' [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Data_memory.v:24]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_2' [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.runs/synth_1/.Xil/Vivado-3392-Dell-G15-WJJ/realtime/blk_mem_gen_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_2' (12#1) [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.runs/synth_1/.Xil/Vivado-3392-Dell-G15-WJJ/realtime/blk_mem_gen_2_stub.v:6]
WARNING: [Synth 8-689] width (30) of port connection 'addra' does not match port width (17) of module 'blk_mem_gen_2' [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Data_memory.v:52]
WARNING: [Synth 8-567] referenced signal 'mem_read_sig' should be on the sensitivity list [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Data_memory.v:57]
INFO: [Synth 8-6155] done synthesizing module 'Data_memory' (13#1) [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Data_memory.v:24]
INFO: [Synth 8-6155] done synthesizing module 'RISCV_CPU_top' (14#1) [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/RSICV_CPU_top.v:24]
WARNING: [Synth 8-3331] design Data_memory has unconnected port mem_addr[31]
WARNING: [Synth 8-3331] design Data_memory has unconnected port mem_addr[30]
WARNING: [Synth 8-3331] design Data_memory has unconnected port mem_addr[29]
WARNING: [Synth 8-3331] design Data_memory has unconnected port mem_addr[28]
WARNING: [Synth 8-3331] design Data_memory has unconnected port mem_addr[27]
WARNING: [Synth 8-3331] design Data_memory has unconnected port mem_addr[26]
WARNING: [Synth 8-3331] design Data_memory has unconnected port mem_addr[25]
WARNING: [Synth 8-3331] design Data_memory has unconnected port mem_addr[24]
WARNING: [Synth 8-3331] design Data_memory has unconnected port mem_addr[23]
WARNING: [Synth 8-3331] design Data_memory has unconnected port mem_addr[22]
WARNING: [Synth 8-3331] design Data_memory has unconnected port mem_addr[21]
WARNING: [Synth 8-3331] design Data_memory has unconnected port mem_addr[20]
WARNING: [Synth 8-3331] design Data_memory has unconnected port mem_addr[19]
WARNING: [Synth 8-3331] design Data_memory has unconnected port mem_addr[1]
WARNING: [Synth 8-3331] design Data_memory has unconnected port mem_addr[0]
WARNING: [Synth 8-3331] design Control_unit has unconnected port clk
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[31]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[30]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[29]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[28]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[27]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[26]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[25]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[24]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[23]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[22]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[21]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[20]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[19]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[18]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[17]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[16]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[15]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[14]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[13]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[1]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 923.484 ; gain = 307.285
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 923.484 ; gain = 307.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 923.484 ; gain = 307.285
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 923.484 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'new_im_instance/uut'
Finished Parsing XDC File [e:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'new_im_instance/uut'
Parsing XDC File [e:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2/blk_mem_gen_2_in_context.xdc] for cell 'new_data_mem_instance/bram'
Finished Parsing XDC File [e:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2/blk_mem_gen_2_in_context.xdc] for cell 'new_data_mem_instance/bram'
Parsing XDC File [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1024.805 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1024.805 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 1024.805 ; gain = 408.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 1024.805 ; gain = 408.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for new_im_instance/uut. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for new_data_mem_instance/bram. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 1024.805 ; gain = 408.605
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'data_out_reg' [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Data_memory.v:40]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 1024.805 ; gain = 408.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 34    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 1     
	  15 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	  17 Input      5 Bit        Muxes := 1     
	  18 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 38    
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Program_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module Frequency_multiplier_2x 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module Instruction_memory 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Instruction_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
Module Register_bank 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module Arithmetic_logic_unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	  15 Input     32 Bit        Muxes := 1     
	  18 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Mux_alu_source1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module Mux_alu_source2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module Mux_reg_source 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module Control_unit 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design Control_unit has unconnected port clk
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[31]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[30]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[29]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[28]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[27]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[26]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[25]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[24]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[23]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[22]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[21]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[20]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[19]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[18]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[17]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[16]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[15]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[14]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[13]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[1]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:01:42 . Memory (MB): peak = 1109.703 ; gain = 493.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:01:56 . Memory (MB): peak = 1109.703 ; gain = 493.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:02:16 . Memory (MB): peak = 1109.703 ; gain = 493.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:00 ; elapsed = 00:02:28 . Memory (MB): peak = 1109.703 ; gain = 493.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:03 ; elapsed = 00:02:36 . Memory (MB): peak = 1109.703 ; gain = 493.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:03 ; elapsed = 00:02:36 . Memory (MB): peak = 1109.703 ; gain = 493.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:03 ; elapsed = 00:02:36 . Memory (MB): peak = 1109.703 ; gain = 493.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:03 ; elapsed = 00:02:36 . Memory (MB): peak = 1109.703 ; gain = 493.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:03 ; elapsed = 00:02:36 . Memory (MB): peak = 1109.703 ; gain = 493.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:03 ; elapsed = 00:02:36 . Memory (MB): peak = 1109.703 ; gain = 493.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_2 |         1|
|2     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |blk_mem_gen_0 |     1|
|2     |blk_mem_gen_2 |     1|
|3     |BUFG          |     2|
|4     |CARRY4        |    51|
|5     |LUT1          |   109|
|6     |LUT2          |   168|
|7     |LUT3          |    64|
|8     |LUT4          |   226|
|9     |LUT5          |    78|
|10    |LUT6          |   992|
|11    |MUXF7         |   265|
|12    |MUXF8         |    68|
|13    |FDRE          |  1084|
|14    |FDSE          |     8|
|15    |LD            |    32|
|16    |IBUF          |     2|
|17    |OBUF          |  1460|
+------+--------------+------+

Report Instance Areas: 
+------+-------------------------------+--------------------------+------+
|      |Instance                       |Module                    |Cells |
+------+-------------------------------+--------------------------+------+
|1     |top                            |                          |  4673|
|2     |  new_alu_instance             |Arithmetic_logic_unit     |    27|
|3     |  new_data_mem_instance        |Data_memory               |    67|
|4     |    freq_mul                   |Frequency_multiplier_2x_0 |     3|
|5     |  new_im_instance              |Instruction_memory        |  1070|
|6     |    freq_mul                   |Frequency_multiplier_2x   |     4|
|7     |  new_mux_alu_source1_instance |Mux_alu_source1           |     8|
|8     |  new_pc_instance              |Program_counter           |   106|
|9     |  new_reg_instance             |Register_bank             |  1931|
+------+-------------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:03 ; elapsed = 00:02:36 . Memory (MB): peak = 1109.703 ; gain = 493.504
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 23 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:55 ; elapsed = 00:02:32 . Memory (MB): peak = 1109.703 ; gain = 392.184
Synthesis Optimization Complete : Time (s): cpu = 00:01:03 ; elapsed = 00:02:36 . Memory (MB): peak = 1109.703 ; gain = 493.504
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.145 . Memory (MB): peak = 1114.594 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 416 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1114.594 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  LD => LDCE: 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 62 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:09 ; elapsed = 00:02:51 . Memory (MB): peak = 1114.594 ; gain = 773.504
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1114.594 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.runs/synth_1/RISCV_CPU_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file RISCV_CPU_top_utilization_synth.rpt -pb RISCV_CPU_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr 29 00:55:00 2023...
