// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* x_core_info = "c_counter_binary_v12_0_13,Vivado 2019.1.3" *)
module pcie_c_counter_binary_0_2(CLK, Q);
  input CLK;
  output [25:0]Q;
endmodule
