--------------------------------------------------------------------------------
Release 11.5 Trace  (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

/tools/xilinx/11.5/ISE/bin/lin64/unwrapped/trce -ise ../__xps/ise/system.ise -e
200 -xml system.twx system.ncd system.pcf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc5vsx95t,ff1136,-1 (PRODUCTION 1.66 2010-02-13, STEPPING level 0)
Report level:             error report, limited to 200 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "epb_cs_n_IBUF" MAXDELAY = 4 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   3.676ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "baopoco_adc/baopoco_adc/adc_clk_buf" PERIOD = 5 ns HIGH 
50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "baopoco_adc/baopoco_adc/adc_clk_buf" PERIOD = 5 ns HIGH 
50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.600ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"baopoco_adc/baopoco_adc/adc_clk90_dcm" derived from  NET 
"baopoco_adc/baopoco_adc/adc_clk_buf" PERIOD = 5 ns HIGH 50%;  duty cycle 
corrected to 5 nS  HIGH 2.500 nS  

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.202ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"baopoco_adc/baopoco_adc/adc_clk_dcm" derived from  NET 
"baopoco_adc/baopoco_adc/adc_clk_buf" PERIOD = 5 ns HIGH 50%;  duty cycle 
corrected to 5 nS  HIGH 2.500 nS  

 750037 paths analyzed, 107789 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.971ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "baopoco_adc1/baopoco_adc1/adc_clk_buf" PERIOD = 5 ns 
HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "baopoco_adc1/baopoco_adc1/adc_clk_buf" PERIOD = 5 ns 
HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.600ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"baopoco_adc1/baopoco_adc1/adc_clk90_dcm" derived from  NET 
"baopoco_adc1/baopoco_adc1/adc_clk_buf" PERIOD = 5 ns HIGH 50%;  duty cycle 
corrected to 5 nS  HIGH 2.500 nS  

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.722ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"baopoco_adc1/baopoco_adc1/adc_clk_dcm" derived from  NET 
"baopoco_adc1/baopoco_adc1/adc_clk_buf" PERIOD = 5 ns HIGH 50%;  duty cycle 
corrected to 5 nS  HIGH 2.500 nS  

 1218 paths analyzed, 1181 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.640ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_epb_clk = PERIOD TIMEGRP "epb_clk" 88 MHz HIGH 50%;

 234399 paths analyzed, 10313 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.328ns.
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for baopoco_adc/baopoco_adc/adc_clk_buf
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|baopoco_adc/baopoco_adc/adc_clk|      5.000ns|      3.600ns|      4.971ns|            0|            0|            0|       750039|
|_buf                           |             |             |             |             |             |             |             |
| baopoco_adc/baopoco_adc/adc_cl|      5.000ns|      3.202ns|          N/A|            0|            0|            2|            0|
| k90_dcm                       |             |             |             |             |             |             |             |
| baopoco_adc/baopoco_adc/adc_cl|      5.000ns|      4.971ns|          N/A|            0|            0|       750037|            0|
| k_dcm                         |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for baopoco_adc1/baopoco_adc1/adc_clk_buf
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|baopoco_adc1/baopoco_adc1/adc_c|      5.000ns|      3.600ns|      3.722ns|            0|            0|            0|         1220|
|lk_buf                         |             |             |             |             |             |             |             |
| baopoco_adc1/baopoco_adc1/adc_|      5.000ns|      3.722ns|          N/A|            0|            0|            2|            0|
| clk90_dcm                     |             |             |             |             |             |             |             |
| baopoco_adc1/baopoco_adc1/adc_|      5.000ns|      3.640ns|          N/A|            0|            0|         1218|            0|
| clk_dcm                       |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock adc0clk_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
adc0clk_n      |    4.971|    2.402|         |         |
adc0clk_p      |    4.971|    2.402|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock adc0clk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
adc0clk_n      |    4.971|    2.402|         |         |
adc0clk_p      |    4.971|    2.402|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock adc1clk_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
adc1clk_n      |    3.640|    2.792|         |         |
adc1clk_p      |    3.640|    2.792|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock adc1clk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
adc1clk_n      |    3.640|    2.792|         |         |
adc1clk_p      |    3.640|    2.792|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock epb_clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
epb_clk_in     |   11.328|         |    4.641|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 985658 paths, 1 nets, and 120134 connections

Design statistics:
   Minimum period:  11.328ns   (Maximum frequency:  88.277MHz)
   Maximum net delay:   3.676ns


Analysis completed Thu Oct 13 23:32:42 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1265 MB

Total REAL time to Trace completion: 1 mins 28 secs 
Total CPU time to Trace completion: 1 mins 28 secs 



