{
  "leaf_sv_files": [],
  "Assertion 1": {
    "clock signal condition": "@(posedge clk)",
    "disable condition": "disable iff (~rst)",
    "logical expression": "dout[0] == din[DATA_WIDTH-1]",
    "Signals": ["dout", "din"],
    "Signal Explanations": {
      "dout": "reversed output bus signal",
      "din": "input bus signal to be reversed"
    },
    "Logical Operators": ["=="],
    "Logical Operators Explanation": {
      "==": "equal"
    },
    "Assertion Explaination": "reversed output bus signal's first bit equals input bus signal's DATA_WIDTH-1-th bit"
  }
}