{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543602034218 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543602034222 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 30 18:20:34 2018 " "Processing started: Fri Nov 30 18:20:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543602034222 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543602034222 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex13 -c ex13_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex13 -c ex13_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543602034222 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543602034706 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543602034706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive - imperial college london/uni/year2/eelab/veri/part_3/lib/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive - imperial college london/uni/year2/eelab/veri/part_3/lib/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "../lib/rom.v" "" { Text "E:/OneDrive - Imperial College London/uni/year2/EELab/VERI/part_3/lib/rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543602041201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543602041201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_10.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_10 " "Found entity 1: counter_10" {  } { { "counter_10.v" "" { Text "E:/OneDrive - Imperial College London/uni/year2/EELab/VERI/part_3/ex13/counter_10.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543602041207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543602041207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive - imperial college london/uni/year2/eelab/veri/part_3/lib/spi2dac.v 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive - imperial college london/uni/year2/eelab/veri/part_3/lib/spi2dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi2dac " "Found entity 1: spi2dac" {  } { { "../lib/spi2dac.v" "" { Text "E:/OneDrive - Imperial College London/uni/year2/EELab/VERI/part_3/lib/spi2dac.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543602041211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543602041211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive - imperial college london/uni/year2/eelab/veri/part_3/lib/spi2adc.v 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive - imperial college london/uni/year2/eelab/veri/part_3/lib/spi2adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi2adc " "Found entity 1: spi2adc" {  } { { "../lib/spi2adc.v" "" { Text "E:/OneDrive - Imperial College London/uni/year2/EELab/VERI/part_3/lib/spi2adc.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543602041215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543602041215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive - imperial college london/uni/year2/eelab/veri/part_3/lib/pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive - imperial college london/uni/year2/eelab/veri/part_3/lib/pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "../lib/pwm.v" "" { Text "E:/OneDrive - Imperial College London/uni/year2/EELab/VERI/part_3/lib/pwm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543602041221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543602041221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive - imperial college london/uni/year2/eelab/veri/part_3/lib/hex_2_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive - imperial college london/uni/year2/eelab/veri/part_3/lib/hex_2_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_2_7seg " "Found entity 1: hex_2_7seg" {  } { { "../lib/hex_2_7seg.v" "" { Text "E:/OneDrive - Imperial College London/uni/year2/EELab/VERI/part_3/lib/hex_2_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543602041226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543602041226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive - imperial college london/uni/year2/eelab/veri/part_3/lib/divclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive - imperial college london/uni/year2/eelab/veri/part_3/lib/divclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 divclk " "Found entity 1: divclk" {  } { { "../lib/divclk.v" "" { Text "E:/OneDrive - Imperial College London/uni/year2/EELab/VERI/part_3/lib/divclk.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543602041232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543602041232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex13_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ex13_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex13_top " "Found entity 1: ex13_top" {  } { { "ex13_top.v" "" { Text "E:/OneDrive - Imperial College London/uni/year2/EELab/VERI/part_3/ex13/ex13_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543602041237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543602041237 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PWM_OUT ex13_top.v(34) " "Verilog HDL Implicit Net warning at ex13_top.v(34): created implicit net for \"PWM_OUT\"" {  } { { "ex13_top.v" "" { Text "E:/OneDrive - Imperial College London/uni/year2/EELab/VERI/part_3/ex13/ex13_top.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543602041237 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "PWM_OUT ex13_top.v(7) " "Verilog HDL Module Declaration error at ex13_top.v(7): port \"PWM_OUT\" is not declared as port" {  } { { "ex13_top.v" "" { Text "E:/OneDrive - Imperial College London/uni/year2/EELab/VERI/part_3/ex13/ex13_top.v" 7 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Analysis & Synthesis" 0 -1 1543602041238 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "pwm_out ex13_top.v(10) " "Verilog HDL Module Declaration error at ex13_top.v(10): top module port \"pwm_out\" is not found in the port list" {  } { { "ex13_top.v" "" { Text "E:/OneDrive - Imperial College London/uni/year2/EELab/VERI/part_3/ex13/ex13_top.v" 10 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1543602041238 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543602041297 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 30 18:20:41 2018 " "Processing ended: Fri Nov 30 18:20:41 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543602041297 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543602041297 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543602041297 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543602041297 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543602041897 ""}
