# do SingleCycle_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/parsa/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/parsa/intelFPGA_lite/Projects/SingleCycle {/home/parsa/intelFPGA_lite/Projects/SingleCycle/top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:47:28 on May 08,2021
# vlog -reportprogress 300 -sv -work work "+incdir+/home/parsa/intelFPGA_lite/Projects/SingleCycle" /home/parsa/intelFPGA_lite/Projects/SingleCycle/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 21:47:28 on May 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/parsa/intelFPGA_lite/Projects/SingleCycle {/home/parsa/intelFPGA_lite/Projects/SingleCycle/arm.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:47:28 on May 08,2021
# vlog -reportprogress 300 -sv -work work "+incdir+/home/parsa/intelFPGA_lite/Projects/SingleCycle" /home/parsa/intelFPGA_lite/Projects/SingleCycle/arm.sv 
# -- Compiling module arm
# 
# Top level modules:
# 	arm
# End time: 21:47:29 on May 08,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/parsa/intelFPGA_lite/Projects/SingleCycle {/home/parsa/intelFPGA_lite/Projects/SingleCycle/controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:47:29 on May 08,2021
# vlog -reportprogress 300 -sv -work work "+incdir+/home/parsa/intelFPGA_lite/Projects/SingleCycle" /home/parsa/intelFPGA_lite/Projects/SingleCycle/controller.sv 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 21:47:29 on May 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/parsa/intelFPGA_lite/Projects/SingleCycle {/home/parsa/intelFPGA_lite/Projects/SingleCycle/decoder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:47:29 on May 08,2021
# vlog -reportprogress 300 -sv -work work "+incdir+/home/parsa/intelFPGA_lite/Projects/SingleCycle" /home/parsa/intelFPGA_lite/Projects/SingleCycle/decoder.sv 
# -- Compiling module decoder
# 
# Top level modules:
# 	decoder
# End time: 21:47:29 on May 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/parsa/intelFPGA_lite/Projects/SingleCycle {/home/parsa/intelFPGA_lite/Projects/SingleCycle/condlogic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:47:29 on May 08,2021
# vlog -reportprogress 300 -sv -work work "+incdir+/home/parsa/intelFPGA_lite/Projects/SingleCycle" /home/parsa/intelFPGA_lite/Projects/SingleCycle/condlogic.sv 
# -- Compiling module condlogic
# -- Compiling module condcheck
# 
# Top level modules:
# 	condlogic
# End time: 21:47:29 on May 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/parsa/intelFPGA_lite/Projects/SingleCycle {/home/parsa/intelFPGA_lite/Projects/SingleCycle/flopenr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:47:29 on May 08,2021
# vlog -reportprogress 300 -sv -work work "+incdir+/home/parsa/intelFPGA_lite/Projects/SingleCycle" /home/parsa/intelFPGA_lite/Projects/SingleCycle/flopenr.sv 
# -- Compiling module flopenr
# 
# Top level modules:
# 	flopenr
# End time: 21:47:29 on May 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/parsa/intelFPGA_lite/Projects/SingleCycle {/home/parsa/intelFPGA_lite/Projects/SingleCycle/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:47:29 on May 08,2021
# vlog -reportprogress 300 -sv -work work "+incdir+/home/parsa/intelFPGA_lite/Projects/SingleCycle" /home/parsa/intelFPGA_lite/Projects/SingleCycle/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 21:47:29 on May 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/parsa/intelFPGA_lite/Projects/SingleCycle {/home/parsa/intelFPGA_lite/Projects/SingleCycle/mux2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:47:29 on May 08,2021
# vlog -reportprogress 300 -sv -work work "+incdir+/home/parsa/intelFPGA_lite/Projects/SingleCycle" /home/parsa/intelFPGA_lite/Projects/SingleCycle/mux2.sv 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 21:47:29 on May 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/parsa/intelFPGA_lite/Projects/SingleCycle {/home/parsa/intelFPGA_lite/Projects/SingleCycle/flopr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:47:29 on May 08,2021
# vlog -reportprogress 300 -sv -work work "+incdir+/home/parsa/intelFPGA_lite/Projects/SingleCycle" /home/parsa/intelFPGA_lite/Projects/SingleCycle/flopr.sv 
# -- Compiling module flopr
# 
# Top level modules:
# 	flopr
# End time: 21:47:29 on May 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/parsa/intelFPGA_lite/Projects/SingleCycle {/home/parsa/intelFPGA_lite/Projects/SingleCycle/adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:47:29 on May 08,2021
# vlog -reportprogress 300 -sv -work work "+incdir+/home/parsa/intelFPGA_lite/Projects/SingleCycle" /home/parsa/intelFPGA_lite/Projects/SingleCycle/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 21:47:29 on May 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/parsa/intelFPGA_lite/Projects/SingleCycle {/home/parsa/intelFPGA_lite/Projects/SingleCycle/regfile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:47:29 on May 08,2021
# vlog -reportprogress 300 -sv -work work "+incdir+/home/parsa/intelFPGA_lite/Projects/SingleCycle" /home/parsa/intelFPGA_lite/Projects/SingleCycle/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 21:47:29 on May 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/parsa/intelFPGA_lite/Projects/SingleCycle {/home/parsa/intelFPGA_lite/Projects/SingleCycle/extend.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:47:29 on May 08,2021
# vlog -reportprogress 300 -sv -work work "+incdir+/home/parsa/intelFPGA_lite/Projects/SingleCycle" /home/parsa/intelFPGA_lite/Projects/SingleCycle/extend.sv 
# -- Compiling module extend
# 
# Top level modules:
# 	extend
# End time: 21:47:29 on May 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/parsa/intelFPGA_lite/Projects/SingleCycle {/home/parsa/intelFPGA_lite/Projects/SingleCycle/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:47:29 on May 08,2021
# vlog -reportprogress 300 -sv -work work "+incdir+/home/parsa/intelFPGA_lite/Projects/SingleCycle" /home/parsa/intelFPGA_lite/Projects/SingleCycle/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 21:47:29 on May 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/parsa/intelFPGA_lite/Projects/SingleCycle {/home/parsa/intelFPGA_lite/Projects/SingleCycle/dmem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:47:29 on May 08,2021
# vlog -reportprogress 300 -sv -work work "+incdir+/home/parsa/intelFPGA_lite/Projects/SingleCycle" /home/parsa/intelFPGA_lite/Projects/SingleCycle/dmem.sv 
# -- Compiling module dmem
# 
# Top level modules:
# 	dmem
# End time: 21:47:29 on May 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/parsa/intelFPGA_lite/Projects/SingleCycle {/home/parsa/intelFPGA_lite/Projects/SingleCycle/imem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:47:29 on May 08,2021
# vlog -reportprogress 300 -sv -work work "+incdir+/home/parsa/intelFPGA_lite/Projects/SingleCycle" /home/parsa/intelFPGA_lite/Projects/SingleCycle/imem.sv 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 21:47:29 on May 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vlog -reportprogress 300 -work work /home/parsa/intelFPGA_lite/Projects/SingleCycle/tbrsc.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:47:37 on May 08,2021
# vlog -reportprogress 300 -work work /home/parsa/intelFPGA_lite/Projects/SingleCycle/tbrsc.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:47:37 on May 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.testbench
# vsim work.testbench 
# Start time: 21:47:41 on May 08,2021
# Loading sv_std.std
# Loading work.testbench
# Loading work.top
# Loading work.arm
# Loading work.controller
# Loading work.decoder
# Loading work.condlogic
# Loading work.flopenr
# Loading work.condcheck
# Loading work.datapath
# Loading work.mux2
# Loading work.flopr
# Loading work.adder
# Loading work.regfile
# Loading work.extend
# Loading work.alu
# Loading work.imem
# Loading work.dmem
add wave -position insertpoint  \
sim:/testbench/clk \
sim:/testbench/reset \
sim:/testbench/WriteData \
sim:/testbench/DataAdr \
sim:/testbench/MemWrite
run
# Simulation succeeded
# ** Note: $stop    : /home/parsa/intelFPGA_lite/Projects/SingleCycle/tbrsc.sv(23)
#    Time: 65 ps  Iteration: 1  Instance: /testbench
# Break in Module testbench at /home/parsa/intelFPGA_lite/Projects/SingleCycle/tbrsc.sv line 23
# End time: 21:47:53 on May 08,2021, Elapsed time: 0:00:12
# Errors: 0, Warnings: 0
