//
//Written by GowinSynthesis
//Tool Version "V1.9.10.01 (64-bit)"
//Sat Sep  7 18:02:49 2024

//Source file index table:
//file0 "\J:/FPGA/tst/scr1test/scr1test/src/ahb_lite_uart16550/src/ahb_lite_uart16550.v"
//file1 "\J:/FPGA/tst/scr1test/scr1test/src/ahb_lite_uart16550/src/uart16550/raminfr.v"
//file2 "\J:/FPGA/tst/scr1test/scr1test/src/ahb_lite_uart16550/src/uart16550/uart_defines.v"
//file3 "\J:/FPGA/tst/scr1test/scr1test/src/ahb_lite_uart16550/src/uart16550/uart_receiver.v"
//file4 "\J:/FPGA/tst/scr1test/scr1test/src/ahb_lite_uart16550/src/uart16550/uart_regs.v"
//file5 "\J:/FPGA/tst/scr1test/scr1test/src/ahb_lite_uart16550/src/uart16550/uart_rfifo.v"
//file6 "\J:/FPGA/tst/scr1test/scr1test/src/ahb_lite_uart16550/src/uart16550/uart_sync_flops.v"
//file7 "\J:/FPGA/tst/scr1test/scr1test/src/ahb_lite_uart16550/src/uart16550/uart_tfifo.v"
//file8 "\J:/FPGA/tst/scr1test/scr1test/src/ahb_lite_uart16550/src/uart16550/uart_transmitter.v"
//file9 "\J:/FPGA/tst/scr1test/scr1test/src/core/pipeline/scr1_ipic.sv"
//file10 "\J:/FPGA/tst/scr1test/scr1test/src/core/pipeline/scr1_pipe_csr.sv"
//file11 "\J:/FPGA/tst/scr1test/scr1test/src/core/pipeline/scr1_pipe_exu.sv"
//file12 "\J:/FPGA/tst/scr1test/scr1test/src/core/pipeline/scr1_pipe_hdu.sv"
//file13 "\J:/FPGA/tst/scr1test/scr1test/src/core/pipeline/scr1_pipe_ialu.sv"
//file14 "\J:/FPGA/tst/scr1test/scr1test/src/core/pipeline/scr1_pipe_idu.sv"
//file15 "\J:/FPGA/tst/scr1test/scr1test/src/core/pipeline/scr1_pipe_ifu.sv"
//file16 "\J:/FPGA/tst/scr1test/scr1test/src/core/pipeline/scr1_pipe_lsu.sv"
//file17 "\J:/FPGA/tst/scr1test/scr1test/src/core/pipeline/scr1_pipe_mprf.sv"
//file18 "\J:/FPGA/tst/scr1test/scr1test/src/core/pipeline/scr1_pipe_tdu.sv"
//file19 "\J:/FPGA/tst/scr1test/scr1test/src/core/pipeline/scr1_pipe_top.sv"
//file20 "\J:/FPGA/tst/scr1test/scr1test/src/core/primitives/scr1_cg.sv"
//file21 "\J:/FPGA/tst/scr1test/scr1test/src/core/primitives/scr1_reset_cells.sv"
//file22 "\J:/FPGA/tst/scr1test/scr1test/src/core/scr1_clk_ctrl.sv"
//file23 "\J:/FPGA/tst/scr1test/scr1test/src/core/scr1_core_top.sv"
//file24 "\J:/FPGA/tst/scr1test/scr1test/src/core/scr1_dm.sv"
//file25 "\J:/FPGA/tst/scr1test/scr1test/src/core/scr1_dmi.sv"
//file26 "\J:/FPGA/tst/scr1test/scr1test/src/core/scr1_scu.sv"
//file27 "\J:/FPGA/tst/scr1test/scr1test/src/core/scr1_tapc.sv"
//file28 "\J:/FPGA/tst/scr1test/scr1test/src/core/scr1_tapc_shift_reg.sv"
//file29 "\J:/FPGA/tst/scr1test/scr1test/src/core/scr1_tapc_synchronizer.sv"
//file30 "\J:/FPGA/tst/scr1test/scr1test/src/tang20k_scr1.sv"
//file31 "\J:/FPGA/tst/scr1test/scr1test/src/top/scr1_dmem_ahb.sv"
//file32 "\J:/FPGA/tst/scr1test/scr1test/src/top/scr1_dmem_router.sv"
//file33 "\J:/FPGA/tst/scr1test/scr1test/src/top/scr1_dp_memory.sv"
//file34 "\J:/FPGA/tst/scr1test/scr1test/src/top/scr1_imem_ahb.sv"
//file35 "\J:/FPGA/tst/scr1test/scr1test/src/top/scr1_imem_router.sv"
//file36 "\J:/FPGA/tst/scr1test/scr1test/src/top/scr1_tcm.sv"
//file37 "\J:/FPGA/tst/scr1test/scr1test/src/top/scr1_timer.sv"
//file38 "\J:/FPGA/tst/scr1test/scr1test/src/top/scr1_top_ahb.sv"
`timescale 100 ps/100 ps
module scr1_reset_sync_cell (
  hard_rst_n,
  CLK_d,
  rst_n_dff
)
;
input hard_rst_n;
input CLK_d;
output [1:1] rst_n_dff;
wire [0:0] rst_n_dff_0;
wire VCC;
wire GND;
  DFF rst_n_dff_0_s0 (
    .Q(rst_n_dff_0[0]),
    .D(hard_rst_n),
    .CLK(CLK_d) 
);
  DFF rst_n_dff_1_s0 (
    .Q(rst_n_dff[1]),
    .D(rst_n_dff_0[0]),
    .CLK(CLK_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* scr1_reset_sync_cell */
module scr1_reset_buf_cell (
  reset_n_front_ff,
  CLK_d,
  reset_n_ff
)
;
input reset_n_front_ff;
input CLK_d;
output reset_n_ff;
wire VCC;
wire GND;
  DFF reset_n_ff_s0 (
    .Q(reset_n_ff),
    .D(reset_n_front_ff),
    .CLK(CLK_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* scr1_reset_buf_cell */
module scr1_reset_qlfy_adapter_cell_sync (
  CLK_d,
  rst_n_dff,
  reset_n_ff
)
;
input CLK_d;
input [1:1] rst_n_dff;
output reset_n_ff;
wire reset_n_front_ff;
wire reset_n_front_ff_7;
wire VCC;
wire GND;
  DFFR reset_n_front_ff_s0 (
    .Q(reset_n_front_ff),
    .D(rst_n_dff[1]),
    .CLK(CLK_d),
    .RESET(reset_n_front_ff_7) 
);
  INV reset_n_front_ff_s3 (
    .O(reset_n_front_ff_7),
    .I(rst_n_dff[1]) 
);
  scr1_reset_buf_cell i_reset_output_buf (
    .reset_n_front_ff(reset_n_front_ff),
    .CLK_d(CLK_d),
    .reset_n_ff(reset_n_ff)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* scr1_reset_qlfy_adapter_cell_sync */
module scr1_pipe_ifu (
  CLK_d,
  csr_mstatus_mie_next_15,
  n27_3,
  csr_mepc_next_31_15,
  n615_4,
  n618_4,
  n617_4,
  n616_4,
  n619_4,
  port_sel_6,
  n620_4,
  n623_12,
  n630_4,
  n635_4,
  n636_4,
  port_sel,
  req_fifo_full,
  tcm_imem_req_4,
  n27_7,
  n639_4,
  n638_4,
  pc_curr_next_5_4,
  pc_curr_next_4_9,
  pc_curr_next_3_6,
  pc_curr_next_2_6,
  port_sel_r,
  exu2csr_rw_addr_3_6,
  exu2csr_rw_addr_3_7,
  n47_14,
  n615_7,
  n615_5,
  \idu2exu_cmd.imm_31_7 ,
  n47_11,
  \idu2exu_cmd.imm_16_5 ,
  n617_5,
  n623_5,
  port_sel_4,
  pc_curr_next_4_15,
  port_sel_5,
  exu2mprf_rd_data_28_36,
  exu2mprf_rd_data_0_15,
  exu2mprf_rd_data_0_12,
  csr_mcause_ec_next_3_14,
  csr_mcause_ec_next_3_15,
  exu2csr_rw_addr_10_9,
  ialu_addr_op1_31_6,
  n47_10,
  \idu2exu_cmd.imm_31_13 ,
  pc_curr_next_4_6,
  timer_dmem_wdata_11_18,
  \idu2exu_cmd.imm_15_4 ,
  csr_mcause_ec_next_3_27,
  csr_mepc_next_31_23,
  wfi_run_start_next_7,
  wfi_halted_ff,
  port_sel_15,
  \idu2exu_cmd.imm_23_6 ,
  n47_16,
  exu2csr_rw_addr_11_9,
  exu2csr_rw_addr_7_17,
  csr_mepc_next_31_14,
  reset_n_ff,
  tcm_imem_rdata_1,
  tcm_imem_rdata_4,
  tcm_imem_rdata_5,
  tcm_imem_rdata_9,
  tcm_imem_rdata_10,
  tcm_imem_rdata_11,
  tcm_imem_rdata_13,
  tcm_imem_rdata_18,
  tcm_imem_rdata_19,
  tcm_imem_rdata_20,
  tcm_imem_rdata_22,
  tcm_imem_rdata_23,
  tcm_imem_rdata_24,
  tcm_imem_rdata_31,
  tcm_imem_resp,
  curr_pc_1,
  curr_pc_2,
  curr_pc_3,
  curr_pc_8,
  curr_pc_11,
  curr_pc_12,
  curr_pc_13,
  curr_pc_14,
  curr_pc_16,
  curr_pc_17,
  curr_pc_18,
  curr_pc_19,
  curr_pc_20,
  curr_pc_21,
  curr_pc_23,
  curr_pc_24,
  curr_pc_28,
  curr_pc_31,
  timer_dmem_addr,
  inc_pc_1_1,
  inc_pc_2_6,
  inc_pc_3_1,
  inc_pc_8_1,
  inc_pc_11_1,
  inc_pc_12_1,
  inc_pc_13_1,
  inc_pc_14_1,
  inc_pc_16_1,
  inc_pc_17_1,
  inc_pc_18_1,
  inc_pc_19_1,
  inc_pc_20_1,
  inc_pc_21_1,
  inc_pc_23_1,
  inc_pc_24_1,
  inc_pc_31_1,
  ahb_dmem_addr_8_1,
  ahb_dmem_addr_11_1,
  ahb_dmem_addr_12_1,
  ahb_dmem_addr_13_1,
  ahb_dmem_addr_14_1,
  ahb_dmem_addr_16_1,
  ahb_dmem_addr_17_1,
  ahb_dmem_addr_18_1,
  ahb_dmem_addr_19_1,
  ahb_dmem_addr_20_1,
  ahb_dmem_addr_21_1,
  ahb_dmem_addr_23_1,
  ahb_dmem_addr_24_1,
  ahb_dmem_addr_31_1,
  funct3,
  init_pc_v,
  ifu_fsm_curr,
  new_pc_unaligned_ff,
  instr_hi_rvi_lo_ff,
  n739_3,
  ifu2idu_instr_o_14_6,
  ifu2idu_instr_o_13_6,
  q_rptr_upd_6,
  n908_5,
  n922_4,
  n926_6,
  imem_addr_next_2_4,
  imem_resp_discard_cnt_upd_4,
  imem_resp_discard_cnt_upd_5,
  ifu2idu_instr_o_14_7,
  ifu2idu_instr_o_14_8,
  ifu2idu_instr_o_13_8,
  n422_18,
  n423_18,
  n11_7,
  n38_8,
  q_rptr_upd_7,
  n902_11,
  n903_8,
  n908_11,
  n909_8,
  n910_8,
  n912_6,
  n913_9,
  n914_6,
  n915_7,
  n916_6,
  n917_6,
  n919_6,
  n920_6,
  n921_6,
  n922_6,
  n925_8,
  imem_addr_next_3_8,
  imem_addr_next_2_5,
  ifu2idu_instr_o_14_9,
  q_rptr_upd_10,
  q_rptr_upd_13,
  instr_hi_rvi_lo_ff_11,
  ifu_fsm_next_7,
  n902_31,
  n909_21,
  n910_18,
  n913_16,
  n915_14,
  n916_13,
  n919_16,
  n925_17,
  n11_10,
  n912_11,
  n914_11,
  n917_14,
  n920_16,
  n921_11,
  n168_6,
  imem_addr_ff_3,
  imem_addr_ff_4,
  imem_addr_ff_5,
  imem_addr_ff_6,
  imem_addr_ff_8,
  imem_addr_ff_9,
  imem_addr_ff_10,
  imem_addr_ff_11,
  imem_addr_ff_12,
  imem_addr_ff_13,
  imem_addr_ff_14,
  imem_addr_ff_15,
  imem_addr_ff_16,
  imem_addr_ff_17,
  imem_addr_ff_18,
  imem_addr_ff_19,
  imem_addr_ff_20,
  imem_addr_ff_21,
  imem_addr_ff_22,
  imem_addr_ff_23,
  imem_addr_ff_24,
  imem_addr_ff_25,
  imem_addr_ff_26,
  imem_addr_ff_27,
  imem_addr_ff_28,
  imem_addr_ff_29,
  imem_addr_ff_30,
  imem_addr_ff_31,
  imem_pnd_txns_cnt,
  imem_resp_discard_cnt,
  q_ocpd_h,
  q_data_head_0,
  q_data_head_1,
  q_data_head_2,
  q_data_head_3,
  q_data_head_4,
  q_data_head_5,
  q_data_head_6,
  q_data_head_7,
  q_data_head_8,
  q_data_head_9,
  q_data_head_10,
  q_data_head_11,
  q_data_head_12,
  q_data_head_15,
  q_data_next_0,
  q_data_next_1,
  q_data_next_2,
  q_data_next_3,
  q_data_next_4,
  q_data_next_5,
  q_data_next_6,
  q_data_next_7,
  q_data_next_8,
  q_data_next_9,
  q_data_next_10,
  q_data_next_11,
  q_data_next_12,
  q_data_next_13,
  q_data_next_15
)
;
input CLK_d;
input csr_mstatus_mie_next_15;
input n27_3;
input csr_mepc_next_31_15;
input n615_4;
input n618_4;
input n617_4;
input n616_4;
input n619_4;
input port_sel_6;
input n620_4;
input n623_12;
input n630_4;
input n635_4;
input n636_4;
input port_sel;
input req_fifo_full;
input tcm_imem_req_4;
input n27_7;
input n639_4;
input n638_4;
input pc_curr_next_5_4;
input pc_curr_next_4_9;
input pc_curr_next_3_6;
input pc_curr_next_2_6;
input port_sel_r;
input exu2csr_rw_addr_3_6;
input exu2csr_rw_addr_3_7;
input n47_14;
input n615_7;
input n615_5;
input \idu2exu_cmd.imm_31_7 ;
input n47_11;
input \idu2exu_cmd.imm_16_5 ;
input n617_5;
input n623_5;
input port_sel_4;
input pc_curr_next_4_15;
input port_sel_5;
input exu2mprf_rd_data_28_36;
input exu2mprf_rd_data_0_15;
input exu2mprf_rd_data_0_12;
input csr_mcause_ec_next_3_14;
input csr_mcause_ec_next_3_15;
input exu2csr_rw_addr_10_9;
input ialu_addr_op1_31_6;
input n47_10;
input \idu2exu_cmd.imm_31_13 ;
input pc_curr_next_4_6;
input timer_dmem_wdata_11_18;
input \idu2exu_cmd.imm_15_4 ;
input csr_mcause_ec_next_3_27;
input csr_mepc_next_31_23;
input wfi_run_start_next_7;
input wfi_halted_ff;
input port_sel_15;
input \idu2exu_cmd.imm_23_6 ;
input n47_16;
input exu2csr_rw_addr_11_9;
input exu2csr_rw_addr_7_17;
input csr_mepc_next_31_14;
input reset_n_ff;
input tcm_imem_rdata_1;
input tcm_imem_rdata_4;
input tcm_imem_rdata_5;
input tcm_imem_rdata_9;
input tcm_imem_rdata_10;
input tcm_imem_rdata_11;
input tcm_imem_rdata_13;
input tcm_imem_rdata_18;
input tcm_imem_rdata_19;
input tcm_imem_rdata_20;
input tcm_imem_rdata_22;
input tcm_imem_rdata_23;
input tcm_imem_rdata_24;
input tcm_imem_rdata_31;
input [0:0] tcm_imem_resp;
input curr_pc_1;
input curr_pc_2;
input curr_pc_3;
input curr_pc_8;
input curr_pc_11;
input curr_pc_12;
input curr_pc_13;
input curr_pc_14;
input curr_pc_16;
input curr_pc_17;
input curr_pc_18;
input curr_pc_19;
input curr_pc_20;
input curr_pc_21;
input curr_pc_23;
input curr_pc_24;
input curr_pc_28;
input curr_pc_31;
input [3:1] timer_dmem_addr;
input inc_pc_1_1;
input inc_pc_2_6;
input inc_pc_3_1;
input inc_pc_8_1;
input inc_pc_11_1;
input inc_pc_12_1;
input inc_pc_13_1;
input inc_pc_14_1;
input inc_pc_16_1;
input inc_pc_17_1;
input inc_pc_18_1;
input inc_pc_19_1;
input inc_pc_20_1;
input inc_pc_21_1;
input inc_pc_23_1;
input inc_pc_24_1;
input inc_pc_31_1;
input ahb_dmem_addr_8_1;
input ahb_dmem_addr_11_1;
input ahb_dmem_addr_12_1;
input ahb_dmem_addr_13_1;
input ahb_dmem_addr_14_1;
input ahb_dmem_addr_16_1;
input ahb_dmem_addr_17_1;
input ahb_dmem_addr_18_1;
input ahb_dmem_addr_19_1;
input ahb_dmem_addr_20_1;
input ahb_dmem_addr_21_1;
input ahb_dmem_addr_23_1;
input ahb_dmem_addr_24_1;
input ahb_dmem_addr_31_1;
input [1:0] funct3;
input [3:2] init_pc_v;
output ifu_fsm_curr;
output new_pc_unaligned_ff;
output instr_hi_rvi_lo_ff;
output n739_3;
output ifu2idu_instr_o_14_6;
output ifu2idu_instr_o_13_6;
output q_rptr_upd_6;
output n908_5;
output n922_4;
output n926_6;
output imem_addr_next_2_4;
output imem_resp_discard_cnt_upd_4;
output imem_resp_discard_cnt_upd_5;
output ifu2idu_instr_o_14_7;
output ifu2idu_instr_o_14_8;
output ifu2idu_instr_o_13_8;
output n422_18;
output n423_18;
output n11_7;
output n38_8;
output q_rptr_upd_7;
output n902_11;
output n903_8;
output n908_11;
output n909_8;
output n910_8;
output n912_6;
output n913_9;
output n914_6;
output n915_7;
output n916_6;
output n917_6;
output n919_6;
output n920_6;
output n921_6;
output n922_6;
output n925_8;
output imem_addr_next_3_8;
output imem_addr_next_2_5;
output ifu2idu_instr_o_14_9;
output q_rptr_upd_10;
output q_rptr_upd_13;
output instr_hi_rvi_lo_ff_11;
output ifu_fsm_next_7;
output n902_31;
output n909_21;
output n910_18;
output n913_16;
output n915_14;
output n916_13;
output n919_16;
output n925_17;
output n11_10;
output n912_11;
output n914_11;
output n917_14;
output n920_16;
output n921_11;
output n168_6;
output imem_addr_ff_3;
output imem_addr_ff_4;
output imem_addr_ff_5;
output imem_addr_ff_6;
output imem_addr_ff_8;
output imem_addr_ff_9;
output imem_addr_ff_10;
output imem_addr_ff_11;
output imem_addr_ff_12;
output imem_addr_ff_13;
output imem_addr_ff_14;
output imem_addr_ff_15;
output imem_addr_ff_16;
output imem_addr_ff_17;
output imem_addr_ff_18;
output imem_addr_ff_19;
output imem_addr_ff_20;
output imem_addr_ff_21;
output imem_addr_ff_22;
output imem_addr_ff_23;
output imem_addr_ff_24;
output imem_addr_ff_25;
output imem_addr_ff_26;
output imem_addr_ff_27;
output imem_addr_ff_28;
output imem_addr_ff_29;
output imem_addr_ff_30;
output imem_addr_ff_31;
output [2:0] imem_pnd_txns_cnt;
output [2:0] imem_resp_discard_cnt;
output [2:0] q_ocpd_h;
output q_data_head_0;
output q_data_head_1;
output q_data_head_2;
output q_data_head_3;
output q_data_head_4;
output q_data_head_5;
output q_data_head_6;
output q_data_head_7;
output q_data_head_8;
output q_data_head_9;
output q_data_head_10;
output q_data_head_11;
output q_data_head_12;
output q_data_head_15;
output q_data_next_0;
output q_data_next_1;
output q_data_next_2;
output q_data_next_3;
output q_data_next_4;
output q_data_next_5;
output q_data_next_6;
output q_data_next_7;
output q_data_next_8;
output q_data_next_9;
output q_data_next_10;
output q_data_next_11;
output q_data_next_12;
output q_data_next_13;
output q_data_next_15;
wire q_data_head_8_9;
wire q_data_next_8_8;
wire q_data_head_7_8;
wire q_data_next_7_8;
wire q_data_head_6_8;
wire q_data_next_6_8;
wire q_data_head_5_8;
wire q_data_next_5_8;
wire q_data_head_4_8;
wire q_data_next_4_8;
wire q_data_head_3_8;
wire q_data_next_3_8;
wire q_data_head_2_8;
wire q_data_next_2_8;
wire q_data_head_1_8;
wire q_data_next_1_8;
wire q_data_head_0_8;
wire q_data_next_0_8;
wire q_data_head_15_8;
wire q_data_next_15_8;
wire q_data_head_12_8;
wire q_data_next_12_8;
wire q_data_head_13_8;
wire q_data_next_13_8;
wire q_data_head_11_8;
wire q_data_next_11_8;
wire q_data_head_10_8;
wire q_data_next_10_8;
wire q_data_head_9_8;
wire q_data_next_9_8;
wire n902_3;
wire n903_3;
wire n904_3;
wire n905_3;
wire n906_3;
wire n907_3;
wire n908_3;
wire n909_3;
wire n910_3;
wire n911_3;
wire n912_3;
wire n913_3;
wire n914_3;
wire n915_3;
wire n916_3;
wire n917_3;
wire n918_3;
wire n919_3;
wire n920_3;
wire n921_3;
wire n922_3;
wire n923_3;
wire n924_3;
wire n925_3;
wire n926_3;
wire n927_3;
wire n417_17;
wire n418_17;
wire n419_17;
wire n421_17;
wire n423_17;
wire n424_16;
wire n425_16;
wire n426_22;
wire n427_16;
wire n428_16;
wire n430_16;
wire n431_16;
wire n432_16;
wire n433_17;
wire n435_17;
wire n437_17;
wire n439_17;
wire n440_16;
wire n441_16;
wire n449_17;
wire n450_17;
wire n451_17;
wire n453_17;
wire n455_17;
wire n456_16;
wire n457_16;
wire n458_22;
wire n459_16;
wire n460_16;
wire n462_16;
wire n463_16;
wire n464_16;
wire n465_17;
wire n467_17;
wire n469_17;
wire n471_17;
wire n472_16;
wire n473_16;
wire n632_6;
wire n103_6;
wire n102_6;
wire n38_6;
wire q_free_h_next_1_17;
wire q_free_h_next_2_12;
wire n902_4;
wire n902_5;
wire n903_4;
wire n903_5;
wire n903_6;
wire n904_4;
wire n904_5;
wire n904_6;
wire n905_4;
wire n906_4;
wire n906_5;
wire n906_6;
wire n907_4;
wire n907_5;
wire n908_4;
wire n908_6;
wire n909_4;
wire n910_4;
wire n911_4;
wire n911_5;
wire n912_5;
wire n913_4;
wire n913_5;
wire n914_5;
wire n915_4;
wire n915_5;
wire n916_5;
wire n917_5;
wire n918_4;
wire n918_5;
wire n919_5;
wire n920_5;
wire n921_5;
wire n922_5;
wire n923_4;
wire n923_5;
wire n924_4;
wire n924_5;
wire n925_4;
wire n925_5;
wire n926_4;
wire n926_5;
wire n927_4;
wire n927_5;
wire imem_addr_next_5_4;
wire imem_addr_next_5_5;
wire imem_addr_next_4_4;
wire imem_addr_next_4_5;
wire imem_addr_next_4_6;
wire imem_addr_next_3_4;
wire imem_addr_next_3_5;
wire imem_addr_next_3_6;
wire imem_addr_next_3_7;
wire imem_resp_discard_cnt_next_2_4;
wire imem_resp_discard_cnt_next_2_5;
wire imem_resp_discard_cnt_next_1_4;
wire ifu2idu_instr_o_13_7;
wire q_wptr_2_7;
wire q_wptr_2_8;
wire \q_data[0]_15_8 ;
wire \q_data[1]_15_8 ;
wire \q_data[2]_15_8 ;
wire \q_data[3]_15_8 ;
wire n420_17;
wire n436_17;
wire n452_17;
wire n468_17;
wire n417_18;
wire n418_18;
wire n419_18;
wire n424_17;
wire n426_23;
wire n427_17;
wire n428_17;
wire n430_17;
wire n431_17;
wire n432_17;
wire n433_18;
wire n437_18;
wire n449_18;
wire n465_18;
wire n11_6;
wire n38_7;
wire q_rptr_next_1_7;
wire n902_7;
wire n902_8;
wire n902_10;
wire n903_10;
wire n904_7;
wire n906_7;
wire n906_8;
wire n907_6;
wire n908_8;
wire n908_9;
wire n908_10;
wire n909_7;
wire n910_7;
wire n910_9;
wire n911_7;
wire n912_7;
wire n912_8;
wire n913_7;
wire n913_8;
wire n914_7;
wire n914_8;
wire n917_7;
wire n917_8;
wire n918_7;
wire n921_7;
wire n921_8;
wire n922_7;
wire n922_8;
wire n923_6;
wire n923_7;
wire n925_7;
wire n926_7;
wire imem_addr_next_5_7;
wire imem_addr_next_4_8;
wire imem_addr_next_4_9;
wire imem_addr_next_4_11;
wire imem_addr_next_4_12;
wire imem_addr_next_3_10;
wire imem_addr_next_3_11;
wire imem_addr_next_3_12;
wire ifu2idu_instr_o_14_10;
wire q_wptr_2_10;
wire n426_24;
wire n426_25;
wire n427_18;
wire n428_18;
wire n430_18;
wire n431_18;
wire n432_18;
wire n437_19;
wire n437_20;
wire n11_8;
wire q_rptr_upd_9;
wire q_rptr_upd_11;
wire n902_12;
wire n902_14;
wire n903_11;
wire n908_13;
wire n909_9;
wire n910_10;
wire n912_9;
wire n913_10;
wire n914_9;
wire n915_8;
wire n916_7;
wire n917_9;
wire n919_8;
wire n920_9;
wire n921_9;
wire n922_9;
wire n922_10;
wire n925_9;
wire n925_10;
wire n925_11;
wire imem_addr_next_3_13;
wire imem_addr_next_3_14;
wire imem_addr_next_2_6;
wire q_rptr_upd_14;
wire n902_15;
wire n903_12;
wire n906_11;
wire n902_17;
wire q_wptr_2_12;
wire n434_19;
wire n466_19;
wire n902_19;
wire n906_13;
wire n906_15;
wire n918_10;
wire n920_12;
wire n920_14;
wire imem_addr_next_5_9;
wire q_rptr_upd_17;
wire imem_addr_next_4_15;
wire imem_addr_next_4_17;
wire imem_addr_ff_31_9;
wire n905_7;
wire n902_21;
wire n436_19;
wire n468_19;
wire n416_18;
wire n415_18;
wire n414_18;
wire n412_18;
wire n411_18;
wire n410_27;
wire n448_18;
wire n447_18;
wire n446_18;
wire n444_18;
wire n443_18;
wire n442_25;
wire imem_resp_discard_cnt_upd;
wire n973_20;
wire n973_22;
wire imem_addr_ff_31_11;
wire imem_addr_upd;
wire n421_20;
wire n420_19;
wire n453_20;
wire n452_19;
wire n470_19;
wire n454_19;
wire n438_19;
wire n422_20;
wire q_rptr_next_0_9;
wire n102_9;
wire q_rptr_upd_19;
wire imem_addr_next_3_16;
wire \q_data[3]_15_10 ;
wire \q_data[2]_15_10 ;
wire \q_data[1]_15_10 ;
wire \q_data[0]_15_10 ;
wire new_pc_unaligned_ff_7;
wire q_rptr_upd;
wire n104_9;
wire n104_11;
wire q_wptr_2_14;
wire n910_14;
wire n903_16;
wire n908_15;
wire n919_14;
wire imem_pnd_txns_cnt_upd;
wire n907_11;
wire n909_19;
wire n918_12;
wire n917_12;
wire ifu_fsm_next;
wire q_rptr_upd_25;
wire q_rptr_upd_27;
wire n902_33;
wire n903_20;
wire n904_14;
wire n911_13;
wire n924_12;
wire n908_19;
wire imem_addr_next_4_19;
wire q_ocpd_h_0_3;
wire q_ocpd_h_1_3;
wire q_ocpd_h_2_0_COUT;
wire imem_vd_pnd_txns_cnt_0_3;
wire imem_vd_pnd_txns_cnt_1_3;
wire imem_vd_pnd_txns_cnt_2_0_COUT;
wire q_free_h_next_0_7;
wire q_free_h_next_1_7;
wire q_free_h_next_2_2_COUT;
wire imem_pnd_txns_cnt_next_0_5;
wire imem_pnd_txns_cnt_next_1_5;
wire imem_pnd_txns_cnt_next_2_2_COUT;
wire n737_1_SUM;
wire n737_3;
wire n738_1_SUM;
wire n738_3;
wire n739_1_SUM;
wire [13:13] q_data_head_13;
wire [5:2] imem_addr_next;
wire [2:0] imem_resp_discard_cnt_next;
wire [2:0] q_rptr_next;
wire [2:0] q_wptr;
wire [2:0] q_rptr;
wire [15:0] \q_data[0] ;
wire [15:0] \q_data[1] ;
wire [15:0] \q_data[2] ;
wire [15:0] \q_data[3] ;
wire [7:2] imem_addr_ff_0;
wire [2:0] imem_vd_pnd_txns_cnt;
wire [2:0] q_free_h_next;
wire [2:0] imem_pnd_txns_cnt_next;
wire VCC;
wire GND;
  LUT4 q_data_head_8_s3 (
    .F(q_data_head_8),
    .I0(q_data_head_8_9),
    .I1(q_rptr[1]),
    .I2(\q_data[2] [8]),
    .I3(\q_data[3] [8]) 
);
defparam q_data_head_8_s3.INIT=16'hD591;
  LUT4 q_data_next_8_s3 (
    .F(q_data_next_8),
    .I0(q_data_next_8_8),
    .I1(n632_6),
    .I2(\q_data[2] [8]),
    .I3(\q_data[3] [8]) 
);
defparam q_data_next_8_s3.INIT=16'hD951;
  LUT4 q_data_head_7_s3 (
    .F(q_data_head_7),
    .I0(q_data_head_7_8),
    .I1(q_rptr[0]),
    .I2(\q_data[1] [7]),
    .I3(\q_data[3] [7]) 
);
defparam q_data_head_7_s3.INIT=16'hEA62;
  LUT4 q_data_next_7_s3 (
    .F(q_data_next_7),
    .I0(q_data_next_7_8),
    .I1(n632_6),
    .I2(\q_data[2] [7]),
    .I3(\q_data[3] [7]) 
);
defparam q_data_next_7_s3.INIT=16'hD951;
  LUT4 q_data_head_6_s3 (
    .F(q_data_head_6),
    .I0(q_data_head_6_8),
    .I1(q_rptr[0]),
    .I2(\q_data[1] [6]),
    .I3(\q_data[3] [6]) 
);
defparam q_data_head_6_s3.INIT=16'hD591;
  LUT4 q_data_next_6_s3 (
    .F(q_data_next_6),
    .I0(q_data_next_6_8),
    .I1(n632_6),
    .I2(\q_data[2] [6]),
    .I3(\q_data[3] [6]) 
);
defparam q_data_next_6_s3.INIT=16'hD951;
  LUT4 q_data_head_5_s3 (
    .F(q_data_head_5),
    .I0(q_data_head_5_8),
    .I1(q_rptr[0]),
    .I2(\q_data[1] [5]),
    .I3(\q_data[3] [5]) 
);
defparam q_data_head_5_s3.INIT=16'hD591;
  LUT4 q_data_next_5_s3 (
    .F(q_data_next_5),
    .I0(q_data_next_5_8),
    .I1(n632_6),
    .I2(\q_data[2] [5]),
    .I3(\q_data[3] [5]) 
);
defparam q_data_next_5_s3.INIT=16'hD951;
  LUT4 q_data_head_4_s3 (
    .F(q_data_head_4),
    .I0(q_data_head_4_8),
    .I1(q_rptr[0]),
    .I2(\q_data[1] [4]),
    .I3(\q_data[3] [4]) 
);
defparam q_data_head_4_s3.INIT=16'hD591;
  LUT4 q_data_next_4_s3 (
    .F(q_data_next_4),
    .I0(q_data_next_4_8),
    .I1(n632_6),
    .I2(\q_data[2] [4]),
    .I3(\q_data[3] [4]) 
);
defparam q_data_next_4_s3.INIT=16'hD951;
  LUT4 q_data_head_3_s3 (
    .F(q_data_head_3),
    .I0(q_data_head_3_8),
    .I1(q_rptr[0]),
    .I2(\q_data[1] [3]),
    .I3(\q_data[3] [3]) 
);
defparam q_data_head_3_s3.INIT=16'hD591;
  LUT4 q_data_next_3_s3 (
    .F(q_data_next_3),
    .I0(q_data_next_3_8),
    .I1(n632_6),
    .I2(\q_data[2] [3]),
    .I3(\q_data[3] [3]) 
);
defparam q_data_next_3_s3.INIT=16'hD951;
  LUT4 q_data_head_2_s3 (
    .F(q_data_head_2),
    .I0(q_data_head_2_8),
    .I1(q_rptr[0]),
    .I2(\q_data[1] [2]),
    .I3(\q_data[3] [2]) 
);
defparam q_data_head_2_s3.INIT=16'hD591;
  LUT4 q_data_next_2_s3 (
    .F(q_data_next_2),
    .I0(q_data_next_2_8),
    .I1(n632_6),
    .I2(\q_data[2] [2]),
    .I3(\q_data[3] [2]) 
);
defparam q_data_next_2_s3.INIT=16'hD951;
  LUT4 q_data_head_1_s3 (
    .F(q_data_head_1),
    .I0(q_data_head_1_8),
    .I1(q_rptr[0]),
    .I2(\q_data[1] [1]),
    .I3(\q_data[3] [1]) 
);
defparam q_data_head_1_s3.INIT=16'hD591;
  LUT4 q_data_next_1_s3 (
    .F(q_data_next_1),
    .I0(q_data_next_1_8),
    .I1(n632_6),
    .I2(\q_data[2] [1]),
    .I3(\q_data[3] [1]) 
);
defparam q_data_next_1_s3.INIT=16'hD951;
  LUT4 q_data_head_0_s3 (
    .F(q_data_head_0),
    .I0(q_data_head_0_8),
    .I1(q_rptr[0]),
    .I2(\q_data[1] [0]),
    .I3(\q_data[3] [0]) 
);
defparam q_data_head_0_s3.INIT=16'hD591;
  LUT4 q_data_next_0_s3 (
    .F(q_data_next_0),
    .I0(q_data_next_0_8),
    .I1(n632_6),
    .I2(\q_data[2] [0]),
    .I3(\q_data[3] [0]) 
);
defparam q_data_next_0_s3.INIT=16'hD951;
  LUT4 q_data_head_15_s3 (
    .F(q_data_head_15),
    .I0(q_data_head_15_8),
    .I1(q_rptr[0]),
    .I2(\q_data[1] [15]),
    .I3(\q_data[3] [15]) 
);
defparam q_data_head_15_s3.INIT=16'hD591;
  LUT4 q_data_next_15_s3 (
    .F(q_data_next_15),
    .I0(q_data_next_15_8),
    .I1(n632_6),
    .I2(\q_data[2] [15]),
    .I3(\q_data[3] [15]) 
);
defparam q_data_next_15_s3.INIT=16'hD951;
  LUT4 q_data_head_12_s3 (
    .F(q_data_head_12),
    .I0(q_data_head_12_8),
    .I1(q_rptr[0]),
    .I2(\q_data[1] [14]),
    .I3(\q_data[3] [14]) 
);
defparam q_data_head_12_s3.INIT=16'hD591;
  LUT4 q_data_next_12_s3 (
    .F(q_data_next_12),
    .I0(q_data_next_12_8),
    .I1(n632_6),
    .I2(\q_data[2] [14]),
    .I3(\q_data[3] [14]) 
);
defparam q_data_next_12_s3.INIT=16'hD951;
  LUT4 q_data_head_13_s3 (
    .F(q_data_head_13[13]),
    .I0(q_data_head_13_8),
    .I1(q_rptr[0]),
    .I2(\q_data[1] [13]),
    .I3(\q_data[3] [13]) 
);
defparam q_data_head_13_s3.INIT=16'hE6A2;
  LUT4 q_data_next_13_s3 (
    .F(q_data_next_13),
    .I0(q_data_next_13_8),
    .I1(n632_6),
    .I2(\q_data[2] [13]),
    .I3(\q_data[3] [13]) 
);
defparam q_data_next_13_s3.INIT=16'hEA62;
  LUT4 q_data_head_11_s3 (
    .F(q_data_head_11),
    .I0(q_data_head_11_8),
    .I1(q_rptr[0]),
    .I2(\q_data[1] [11]),
    .I3(\q_data[3] [11]) 
);
defparam q_data_head_11_s3.INIT=16'hE6A2;
  LUT4 q_data_next_11_s3 (
    .F(q_data_next_11),
    .I0(q_data_next_11_8),
    .I1(n632_6),
    .I2(\q_data[2] [11]),
    .I3(\q_data[3] [11]) 
);
defparam q_data_next_11_s3.INIT=16'hEA62;
  LUT4 q_data_head_10_s3 (
    .F(q_data_head_10),
    .I0(q_data_head_10_8),
    .I1(q_rptr[0]),
    .I2(\q_data[1] [10]),
    .I3(\q_data[3] [10]) 
);
defparam q_data_head_10_s3.INIT=16'hE6A2;
  LUT4 q_data_next_10_s3 (
    .F(q_data_next_10),
    .I0(q_data_next_10_8),
    .I1(n632_6),
    .I2(\q_data[2] [10]),
    .I3(\q_data[3] [10]) 
);
defparam q_data_next_10_s3.INIT=16'hEA62;
  LUT4 q_data_head_9_s3 (
    .F(q_data_head_9),
    .I0(q_data_head_9_8),
    .I1(q_rptr[0]),
    .I2(\q_data[1] [9]),
    .I3(\q_data[3] [9]) 
);
defparam q_data_head_9_s3.INIT=16'hE6A2;
  LUT4 q_data_next_9_s3 (
    .F(q_data_next_9),
    .I0(q_data_next_9_8),
    .I1(n632_6),
    .I2(\q_data[2] [9]),
    .I3(\q_data[3] [9]) 
);
defparam q_data_next_9_s3.INIT=16'hEA62;
  LUT4 q_data_head_8_s4 (
    .F(q_data_head_8_9),
    .I0(q_rptr[1]),
    .I1(\q_data[0] [8]),
    .I2(\q_data[1] [8]),
    .I3(q_rptr[0]) 
);
defparam q_data_head_8_s4.INIT=16'h05BB;
  LUT4 q_data_next_8_s4 (
    .F(q_data_next_8_8),
    .I0(n632_6),
    .I1(\q_data[0] [8]),
    .I2(\q_data[1] [8]),
    .I3(q_rptr[0]) 
);
defparam q_data_next_8_s4.INIT=16'h11AF;
  LUT4 q_data_head_7_s4 (
    .F(q_data_head_7_8),
    .I0(q_rptr[0]),
    .I1(q_rptr[1]),
    .I2(\q_data[0] [7]),
    .I3(\q_data[2] [7]) 
);
defparam q_data_head_7_s4.INIT=16'hDC98;
  LUT4 q_data_next_7_s4 (
    .F(q_data_next_7_8),
    .I0(n632_6),
    .I1(q_rptr[0]),
    .I2(\q_data[0] [7]),
    .I3(\q_data[1] [7]) 
);
defparam q_data_next_7_s4.INIT=16'h2637;
  LUT4 q_data_head_6_s4 (
    .F(q_data_head_6_8),
    .I0(q_rptr[0]),
    .I1(q_rptr[1]),
    .I2(\q_data[0] [6]),
    .I3(\q_data[2] [6]) 
);
defparam q_data_head_6_s4.INIT=16'h2367;
  LUT4 q_data_next_6_s4 (
    .F(q_data_next_6_8),
    .I0(n632_6),
    .I1(q_rptr[0]),
    .I2(\q_data[0] [6]),
    .I3(\q_data[1] [6]) 
);
defparam q_data_next_6_s4.INIT=16'h2637;
  LUT4 q_data_head_5_s4 (
    .F(q_data_head_5_8),
    .I0(q_rptr[0]),
    .I1(q_rptr[1]),
    .I2(\q_data[0] [5]),
    .I3(\q_data[2] [5]) 
);
defparam q_data_head_5_s4.INIT=16'h2367;
  LUT4 q_data_next_5_s4 (
    .F(q_data_next_5_8),
    .I0(n632_6),
    .I1(q_rptr[0]),
    .I2(\q_data[0] [5]),
    .I3(\q_data[1] [5]) 
);
defparam q_data_next_5_s4.INIT=16'h2637;
  LUT4 q_data_head_4_s4 (
    .F(q_data_head_4_8),
    .I0(q_rptr[0]),
    .I1(q_rptr[1]),
    .I2(\q_data[0] [4]),
    .I3(\q_data[2] [4]) 
);
defparam q_data_head_4_s4.INIT=16'h2367;
  LUT4 q_data_next_4_s4 (
    .F(q_data_next_4_8),
    .I0(n632_6),
    .I1(q_rptr[0]),
    .I2(\q_data[0] [4]),
    .I3(\q_data[1] [4]) 
);
defparam q_data_next_4_s4.INIT=16'h2637;
  LUT4 q_data_head_3_s4 (
    .F(q_data_head_3_8),
    .I0(q_rptr[0]),
    .I1(q_rptr[1]),
    .I2(\q_data[0] [3]),
    .I3(\q_data[2] [3]) 
);
defparam q_data_head_3_s4.INIT=16'h2367;
  LUT4 q_data_next_3_s4 (
    .F(q_data_next_3_8),
    .I0(n632_6),
    .I1(q_rptr[0]),
    .I2(\q_data[0] [3]),
    .I3(\q_data[1] [3]) 
);
defparam q_data_next_3_s4.INIT=16'h2637;
  LUT4 q_data_head_2_s4 (
    .F(q_data_head_2_8),
    .I0(q_rptr[0]),
    .I1(q_rptr[1]),
    .I2(\q_data[0] [2]),
    .I3(\q_data[2] [2]) 
);
defparam q_data_head_2_s4.INIT=16'h2367;
  LUT4 q_data_next_2_s4 (
    .F(q_data_next_2_8),
    .I0(n632_6),
    .I1(q_rptr[0]),
    .I2(\q_data[0] [2]),
    .I3(\q_data[1] [2]) 
);
defparam q_data_next_2_s4.INIT=16'h2637;
  LUT4 q_data_head_1_s4 (
    .F(q_data_head_1_8),
    .I0(q_rptr[0]),
    .I1(q_rptr[1]),
    .I2(\q_data[0] [1]),
    .I3(\q_data[2] [1]) 
);
defparam q_data_head_1_s4.INIT=16'h2367;
  LUT4 q_data_next_1_s4 (
    .F(q_data_next_1_8),
    .I0(n632_6),
    .I1(q_rptr[0]),
    .I2(\q_data[0] [1]),
    .I3(\q_data[1] [1]) 
);
defparam q_data_next_1_s4.INIT=16'h2637;
  LUT4 q_data_head_0_s4 (
    .F(q_data_head_0_8),
    .I0(q_rptr[0]),
    .I1(q_rptr[1]),
    .I2(\q_data[0] [0]),
    .I3(\q_data[2] [0]) 
);
defparam q_data_head_0_s4.INIT=16'h2367;
  LUT4 q_data_next_0_s4 (
    .F(q_data_next_0_8),
    .I0(n632_6),
    .I1(q_rptr[0]),
    .I2(\q_data[0] [0]),
    .I3(\q_data[1] [0]) 
);
defparam q_data_next_0_s4.INIT=16'h2637;
  LUT4 q_data_head_15_s4 (
    .F(q_data_head_15_8),
    .I0(q_rptr[0]),
    .I1(q_rptr[1]),
    .I2(\q_data[0] [15]),
    .I3(\q_data[2] [15]) 
);
defparam q_data_head_15_s4.INIT=16'h2367;
  LUT4 q_data_next_15_s4 (
    .F(q_data_next_15_8),
    .I0(n632_6),
    .I1(q_rptr[0]),
    .I2(\q_data[0] [15]),
    .I3(\q_data[1] [15]) 
);
defparam q_data_next_15_s4.INIT=16'h2637;
  LUT4 q_data_head_12_s4 (
    .F(q_data_head_12_8),
    .I0(q_rptr[0]),
    .I1(q_rptr[1]),
    .I2(\q_data[0] [14]),
    .I3(\q_data[2] [14]) 
);
defparam q_data_head_12_s4.INIT=16'h2367;
  LUT4 q_data_next_12_s4 (
    .F(q_data_next_12_8),
    .I0(n632_6),
    .I1(q_rptr[0]),
    .I2(\q_data[0] [14]),
    .I3(\q_data[1] [14]) 
);
defparam q_data_next_12_s4.INIT=16'h2637;
  LUT4 q_data_head_13_s4 (
    .F(q_data_head_13_8),
    .I0(q_rptr[0]),
    .I1(q_rptr[1]),
    .I2(\q_data[0] [13]),
    .I3(\q_data[2] [13]) 
);
defparam q_data_head_13_s4.INIT=16'h7632;
  LUT4 q_data_next_13_s4 (
    .F(q_data_next_13_8),
    .I0(n632_6),
    .I1(q_rptr[0]),
    .I2(\q_data[0] [13]),
    .I3(\q_data[1] [13]) 
);
defparam q_data_next_13_s4.INIT=16'h7362;
  LUT4 q_data_head_11_s4 (
    .F(q_data_head_11_8),
    .I0(q_rptr[0]),
    .I1(q_rptr[1]),
    .I2(\q_data[0] [11]),
    .I3(\q_data[2] [11]) 
);
defparam q_data_head_11_s4.INIT=16'h7632;
  LUT4 q_data_next_11_s4 (
    .F(q_data_next_11_8),
    .I0(n632_6),
    .I1(q_rptr[0]),
    .I2(\q_data[0] [11]),
    .I3(\q_data[1] [11]) 
);
defparam q_data_next_11_s4.INIT=16'h7362;
  LUT4 q_data_head_10_s4 (
    .F(q_data_head_10_8),
    .I0(q_rptr[0]),
    .I1(q_rptr[1]),
    .I2(\q_data[0] [10]),
    .I3(\q_data[2] [10]) 
);
defparam q_data_head_10_s4.INIT=16'h7632;
  LUT4 q_data_next_10_s4 (
    .F(q_data_next_10_8),
    .I0(n632_6),
    .I1(q_rptr[0]),
    .I2(\q_data[0] [10]),
    .I3(\q_data[1] [10]) 
);
defparam q_data_next_10_s4.INIT=16'h7362;
  LUT4 q_data_head_9_s4 (
    .F(q_data_head_9_8),
    .I0(q_rptr[0]),
    .I1(q_rptr[1]),
    .I2(\q_data[0] [9]),
    .I3(\q_data[2] [9]) 
);
defparam q_data_head_9_s4.INIT=16'h7632;
  LUT4 q_data_next_9_s4 (
    .F(q_data_next_9_8),
    .I0(n632_6),
    .I1(q_rptr[0]),
    .I2(\q_data[0] [9]),
    .I3(\q_data[1] [9]) 
);
defparam q_data_next_9_s4.INIT=16'h7362;
  LUT4 n902_s0 (
    .F(n902_3),
    .I0(n902_4),
    .I1(n902_5),
    .I2(n902_31),
    .I3(q_rptr_upd_6) 
);
defparam n902_s0.INIT=16'h55C3;
  LUT4 n903_s0 (
    .F(n903_3),
    .I0(csr_mstatus_mie_next_15),
    .I1(n903_4),
    .I2(n903_5),
    .I3(n903_6) 
);
defparam n903_s0.INIT=16'h001F;
  LUT4 n904_s0 (
    .F(n904_3),
    .I0(n904_4),
    .I1(n904_5),
    .I2(n904_6),
    .I3(q_rptr_upd_6) 
);
defparam n904_s0.INIT=16'h5A3C;
  LUT4 n905_s0 (
    .F(n905_3),
    .I0(n905_4),
    .I1(imem_addr_ff_28),
    .I2(n905_7),
    .I3(q_rptr_upd_6) 
);
defparam n905_s0.INIT=16'h3CAA;
  LUT4 n906_s0 (
    .F(n906_3),
    .I0(q_rptr_upd_6),
    .I1(n906_4),
    .I2(n906_5),
    .I3(n906_6) 
);
defparam n906_s0.INIT=16'hE01F;
  LUT3 n907_s0 (
    .F(n907_3),
    .I0(n907_4),
    .I1(n907_5),
    .I2(q_rptr_upd_6) 
);
defparam n907_s0.INIT=8'h53;
  LUT3 n908_s0 (
    .F(n908_3),
    .I0(n908_4),
    .I1(n908_5),
    .I2(n908_6) 
);
defparam n908_s0.INIT=8'h4B;
  LUT4 n909_s0 (
    .F(n909_3),
    .I0(n909_4),
    .I1(n909_19),
    .I2(n909_21),
    .I3(q_rptr_upd_6) 
);
defparam n909_s0.INIT=16'h553C;
  LUT4 n910_s0 (
    .F(n910_3),
    .I0(n910_4),
    .I1(n910_18),
    .I2(n910_14),
    .I3(q_rptr_upd_6) 
);
defparam n910_s0.INIT=16'h553C;
  LUT4 n911_s0 (
    .F(n911_3),
    .I0(n911_4),
    .I1(imem_addr_ff_22),
    .I2(n911_5),
    .I3(q_rptr_upd_6) 
);
defparam n911_s0.INIT=16'h3CAA;
  LUT4 n912_s0 (
    .F(n912_3),
    .I0(imem_addr_ff_21),
    .I1(q_rptr_upd_6),
    .I2(n912_11),
    .I3(n912_5) 
);
defparam n912_s0.INIT=16'hCB34;
  LUT4 n913_s0 (
    .F(n913_3),
    .I0(n913_4),
    .I1(n913_5),
    .I2(n913_16),
    .I3(q_rptr_upd_6) 
);
defparam n913_s0.INIT=16'h553C;
  LUT4 n914_s0 (
    .F(n914_3),
    .I0(q_rptr_upd_6),
    .I1(imem_addr_ff_19),
    .I2(n914_11),
    .I3(n914_5) 
);
defparam n914_s0.INIT=16'h07F8;
  LUT4 n915_s0 (
    .F(n915_3),
    .I0(n915_4),
    .I1(n915_5),
    .I2(n915_14),
    .I3(q_rptr_upd_6) 
);
defparam n915_s0.INIT=16'h553C;
  LUT4 n916_s0 (
    .F(n916_3),
    .I0(imem_addr_ff_17),
    .I1(n916_13),
    .I2(n916_5),
    .I3(q_rptr_upd_6) 
);
defparam n916_s0.INIT=16'h5A3C;
  LUT4 n917_s0 (
    .F(n917_3),
    .I0(q_rptr_upd_6),
    .I1(imem_addr_ff_16),
    .I2(n917_14),
    .I3(n917_5) 
);
defparam n917_s0.INIT=16'h07F8;
  LUT3 n918_s0 (
    .F(n918_3),
    .I0(n918_4),
    .I1(n908_5),
    .I2(n918_5) 
);
defparam n918_s0.INIT=8'h4B;
  LUT4 n919_s0 (
    .F(n919_3),
    .I0(imem_addr_ff_14),
    .I1(n919_16),
    .I2(n919_5),
    .I3(q_rptr_upd_6) 
);
defparam n919_s0.INIT=16'h5A3C;
  LUT4 n920_s0 (
    .F(n920_3),
    .I0(q_rptr_upd_6),
    .I1(imem_addr_ff_13),
    .I2(n920_16),
    .I3(n920_5) 
);
defparam n920_s0.INIT=16'h07F8;
  LUT4 n921_s0 (
    .F(n921_3),
    .I0(imem_addr_ff_12),
    .I1(q_rptr_upd_6),
    .I2(n921_11),
    .I3(n921_5) 
);
defparam n921_s0.INIT=16'hCB34;
  LUT4 n922_s0 (
    .F(n922_3),
    .I0(imem_addr_ff_11),
    .I1(q_rptr_upd_6),
    .I2(n922_4),
    .I3(n922_5) 
);
defparam n922_s0.INIT=16'hCB34;
  LUT4 n923_s0 (
    .F(n923_3),
    .I0(n923_4),
    .I1(n923_5),
    .I2(imem_addr_ff_10),
    .I3(q_rptr_upd_6) 
);
defparam n923_s0.INIT=16'h3CAA;
  LUT3 n924_s0 (
    .F(n924_3),
    .I0(n924_4),
    .I1(n908_5),
    .I2(n924_5) 
);
defparam n924_s0.INIT=8'h4B;
  LUT4 n925_s0 (
    .F(n925_3),
    .I0(n925_4),
    .I1(n925_5),
    .I2(n925_17),
    .I3(q_rptr_upd_6) 
);
defparam n925_s0.INIT=16'hAA3C;
  LUT4 n926_s0 (
    .F(n926_3),
    .I0(n926_4),
    .I1(n926_5),
    .I2(n908_5),
    .I3(n926_6) 
);
defparam n926_s0.INIT=16'hE01F;
  LUT4 n927_s0 (
    .F(n927_3),
    .I0(n927_4),
    .I1(n927_5),
    .I2(imem_addr_ff_6),
    .I3(q_rptr_upd_6) 
);
defparam n927_s0.INIT=16'h3CAA;
  LUT4 imem_addr_next_5_s0 (
    .F(imem_addr_next[5]),
    .I0(imem_addr_next_5_4),
    .I1(imem_addr_ff_5),
    .I2(imem_addr_next_5_5),
    .I3(q_rptr_upd_6) 
);
defparam imem_addr_next_5_s0.INIT=16'h3CAA;
  LUT4 imem_addr_next_4_s0 (
    .F(imem_addr_next[4]),
    .I0(imem_addr_next_4_4),
    .I1(imem_addr_next_4_5),
    .I2(imem_addr_next_4_6),
    .I3(q_rptr_upd_6) 
);
defparam imem_addr_next_4_s0.INIT=16'h3F5F;
  LUT4 imem_addr_next_3_s0 (
    .F(imem_addr_next[3]),
    .I0(imem_addr_next_3_4),
    .I1(imem_addr_next_3_5),
    .I2(imem_addr_next_3_6),
    .I3(imem_addr_next_3_7) 
);
defparam imem_addr_next_3_s0.INIT=16'hF3FA;
  LUT4 imem_resp_discard_cnt_next_2_s0 (
    .F(imem_resp_discard_cnt_next[2]),
    .I0(imem_resp_discard_cnt_next_2_4),
    .I1(imem_pnd_txns_cnt_next[2]),
    .I2(imem_resp_discard_cnt_next_2_5),
    .I3(q_rptr_upd_6) 
);
defparam imem_resp_discard_cnt_next_2_s0.INIT=16'h553C;
  LUT4 imem_resp_discard_cnt_next_1_s0 (
    .F(imem_resp_discard_cnt_next[1]),
    .I0(imem_resp_discard_cnt_next_1_4),
    .I1(imem_resp_discard_cnt[0]),
    .I2(imem_resp_discard_cnt[1]),
    .I3(q_rptr_upd_6) 
);
defparam imem_resp_discard_cnt_next_1_s0.INIT=16'hC3AA;
  LUT4 imem_resp_discard_cnt_next_0_s0 (
    .F(imem_resp_discard_cnt_next[0]),
    .I0(imem_resp_discard_cnt[0]),
    .I1(imem_pnd_txns_cnt_next[0]),
    .I2(n27_3),
    .I3(q_rptr_upd_6) 
);
defparam imem_resp_discard_cnt_next_0_s0.INIT=16'h553C;
  LUT2 ifu2idu_instr_o_14_s4 (
    .F(ifu2idu_instr_o_14_6),
    .I0(ifu2idu_instr_o_14_7),
    .I1(ifu2idu_instr_o_14_8) 
);
defparam ifu2idu_instr_o_14_s4.INIT=4'h1;
  LUT3 ifu2idu_instr_o_13_s4 (
    .F(ifu2idu_instr_o_13_6),
    .I0(q_data_head_13[13]),
    .I1(ifu2idu_instr_o_13_7),
    .I2(ifu2idu_instr_o_13_8) 
);
defparam ifu2idu_instr_o_13_s4.INIT=8'hCA;
  LUT2 n417_s12 (
    .F(n417_17),
    .I0(n417_18),
    .I1(tcm_imem_rdata_24) 
);
defparam n417_s12.INIT=4'h4;
  LUT4 n418_s12 (
    .F(n418_17),
    .I0(n417_18),
    .I1(n418_18),
    .I2(tcm_imem_rdata_11),
    .I3(n420_17) 
);
defparam n418_s12.INIT=16'hF444;
  LUT4 n419_s12 (
    .F(n419_17),
    .I0(n417_18),
    .I1(n419_18),
    .I2(tcm_imem_rdata_31),
    .I3(n420_17) 
);
defparam n419_s12.INIT=16'hF444;
  LUT3 n421_s12 (
    .F(n421_17),
    .I0(n417_18),
    .I1(tcm_imem_rdata_20),
    .I2(n421_20) 
);
defparam n421_s12.INIT=8'hF4;
  LUT4 n423_s12 (
    .F(n423_17),
    .I0(n417_18),
    .I1(n423_18),
    .I2(tcm_imem_rdata_19),
    .I3(n420_17) 
);
defparam n423_s12.INIT=16'hF444;
  LUT4 n424_s11 (
    .F(n424_16),
    .I0(n420_17),
    .I1(n424_17),
    .I2(n417_18),
    .I3(n423_18) 
);
defparam n424_s11.INIT=16'h8F88;
  LUT4 n425_s11 (
    .F(n425_16),
    .I0(n420_17),
    .I1(n424_17),
    .I2(n417_18),
    .I3(n422_18) 
);
defparam n425_s11.INIT=16'h8F88;
  LUT2 n426_s17 (
    .F(n426_22),
    .I0(q_wptr[1]),
    .I1(n426_23) 
);
defparam n426_s17.INIT=4'h1;
  LUT2 n427_s11 (
    .F(n427_16),
    .I0(q_wptr[1]),
    .I1(n427_17) 
);
defparam n427_s11.INIT=4'h1;
  LUT2 n428_s11 (
    .F(n428_16),
    .I0(q_wptr[1]),
    .I1(n428_17) 
);
defparam n428_s11.INIT=4'h1;
  LUT2 n430_s11 (
    .F(n430_16),
    .I0(q_wptr[1]),
    .I1(n430_17) 
);
defparam n430_s11.INIT=4'h1;
  LUT2 n431_s11 (
    .F(n431_16),
    .I0(q_wptr[1]),
    .I1(n431_17) 
);
defparam n431_s11.INIT=4'h1;
  LUT2 n432_s11 (
    .F(n432_16),
    .I0(q_wptr[1]),
    .I1(n432_17) 
);
defparam n432_s11.INIT=4'h1;
  LUT2 n433_s12 (
    .F(n433_17),
    .I0(tcm_imem_rdata_24),
    .I1(n433_18) 
);
defparam n433_s12.INIT=4'h8;
  LUT4 n435_s12 (
    .F(n435_17),
    .I0(n419_18),
    .I1(n433_18),
    .I2(tcm_imem_rdata_31),
    .I3(n436_17) 
);
defparam n435_s12.INIT=16'hF888;
  LUT2 n437_s12 (
    .F(n437_17),
    .I0(q_wptr[1]),
    .I1(n437_18) 
);
defparam n437_s12.INIT=4'h4;
  LUT4 n439_s12 (
    .F(n439_17),
    .I0(n423_18),
    .I1(n433_18),
    .I2(n422_18),
    .I3(n436_17) 
);
defparam n439_s12.INIT=16'hF888;
  LUT4 n440_s11 (
    .F(n440_16),
    .I0(n436_17),
    .I1(n424_17),
    .I2(n423_18),
    .I3(n433_18) 
);
defparam n440_s11.INIT=16'hF888;
  LUT4 n441_s11 (
    .F(n441_16),
    .I0(n436_17),
    .I1(n424_17),
    .I2(n422_18),
    .I3(n433_18) 
);
defparam n441_s11.INIT=16'hF888;
  LUT2 n449_s12 (
    .F(n449_17),
    .I0(n449_18),
    .I1(tcm_imem_rdata_24) 
);
defparam n449_s12.INIT=4'h4;
  LUT4 n450_s12 (
    .F(n450_17),
    .I0(n449_18),
    .I1(n418_18),
    .I2(tcm_imem_rdata_11),
    .I3(n452_17) 
);
defparam n450_s12.INIT=16'hF444;
  LUT4 n451_s12 (
    .F(n451_17),
    .I0(n449_18),
    .I1(n419_18),
    .I2(tcm_imem_rdata_31),
    .I3(n452_17) 
);
defparam n451_s12.INIT=16'hF444;
  LUT3 n453_s12 (
    .F(n453_17),
    .I0(n449_18),
    .I1(tcm_imem_rdata_20),
    .I2(n453_20) 
);
defparam n453_s12.INIT=8'hF4;
  LUT4 n455_s12 (
    .F(n455_17),
    .I0(n449_18),
    .I1(n423_18),
    .I2(tcm_imem_rdata_19),
    .I3(n452_17) 
);
defparam n455_s12.INIT=16'hF444;
  LUT4 n456_s11 (
    .F(n456_16),
    .I0(n452_17),
    .I1(n424_17),
    .I2(n449_18),
    .I3(n423_18) 
);
defparam n456_s11.INIT=16'h8F88;
  LUT4 n457_s11 (
    .F(n457_16),
    .I0(n452_17),
    .I1(n424_17),
    .I2(n449_18),
    .I3(n422_18) 
);
defparam n457_s11.INIT=16'h8F88;
  LUT2 n458_s17 (
    .F(n458_22),
    .I0(n426_23),
    .I1(q_wptr[1]) 
);
defparam n458_s17.INIT=4'h4;
  LUT2 n459_s11 (
    .F(n459_16),
    .I0(n427_17),
    .I1(q_wptr[1]) 
);
defparam n459_s11.INIT=4'h4;
  LUT2 n460_s11 (
    .F(n460_16),
    .I0(n428_17),
    .I1(q_wptr[1]) 
);
defparam n460_s11.INIT=4'h4;
  LUT2 n462_s11 (
    .F(n462_16),
    .I0(n430_17),
    .I1(q_wptr[1]) 
);
defparam n462_s11.INIT=4'h4;
  LUT2 n463_s11 (
    .F(n463_16),
    .I0(n431_17),
    .I1(q_wptr[1]) 
);
defparam n463_s11.INIT=4'h4;
  LUT2 n464_s11 (
    .F(n464_16),
    .I0(n432_17),
    .I1(q_wptr[1]) 
);
defparam n464_s11.INIT=4'h4;
  LUT2 n465_s12 (
    .F(n465_17),
    .I0(tcm_imem_rdata_24),
    .I1(n465_18) 
);
defparam n465_s12.INIT=4'h8;
  LUT4 n467_s12 (
    .F(n467_17),
    .I0(n419_18),
    .I1(n465_18),
    .I2(tcm_imem_rdata_31),
    .I3(n468_17) 
);
defparam n467_s12.INIT=16'hF888;
  LUT2 n469_s12 (
    .F(n469_17),
    .I0(q_wptr[1]),
    .I1(n437_18) 
);
defparam n469_s12.INIT=4'h8;
  LUT4 n471_s12 (
    .F(n471_17),
    .I0(n423_18),
    .I1(n465_18),
    .I2(n422_18),
    .I3(n468_17) 
);
defparam n471_s12.INIT=16'hF888;
  LUT4 n472_s11 (
    .F(n472_16),
    .I0(n468_17),
    .I1(n424_17),
    .I2(n423_18),
    .I3(n465_18) 
);
defparam n472_s11.INIT=16'hF888;
  LUT4 n473_s11 (
    .F(n473_16),
    .I0(n468_17),
    .I1(n424_17),
    .I2(n422_18),
    .I3(n465_18) 
);
defparam n473_s11.INIT=16'hF888;
  LUT2 n632_s2 (
    .F(n632_6),
    .I0(q_rptr[1]),
    .I1(q_rptr[0]) 
);
defparam n632_s2.INIT=4'h6;
  LUT4 n103_s2 (
    .F(n103_6),
    .I0(q_wptr[0]),
    .I1(q_wptr_2_7),
    .I2(q_wptr[1]),
    .I3(q_rptr_upd_6) 
);
defparam n103_s2.INIT=16'h1E00;
  LUT4 n102_s2 (
    .F(n102_6),
    .I0(n102_9),
    .I1(q_wptr[1]),
    .I2(q_wptr[2]),
    .I3(q_rptr_upd_6) 
);
defparam n102_s2.INIT=16'hB400;
  LUT4 n38_s2 (
    .F(n38_6),
    .I0(n38_7),
    .I1(instr_hi_rvi_lo_ff_11),
    .I2(n38_8),
    .I3(q_rptr_upd_6) 
);
defparam n38_s2.INIT=16'h4000;
  LUT4 q_rptr_next_0_s2 (
    .F(q_rptr_next[0]),
    .I0(q_rptr_next_0_9),
    .I1(q_rptr_upd_17),
    .I2(q_rptr[0]),
    .I3(q_rptr_upd_6) 
);
defparam q_rptr_next_0_s2.INIT=16'hB400;
  LUT3 q_rptr_next_1_s2 (
    .F(q_rptr_next[1]),
    .I0(q_rptr[1]),
    .I1(q_rptr_next_1_7),
    .I2(q_rptr_upd_6) 
);
defparam q_rptr_next_1_s2.INIT=8'h60;
  LUT4 q_rptr_next_2_s2 (
    .F(q_rptr_next[2]),
    .I0(q_rptr[1]),
    .I1(q_rptr_next_1_7),
    .I2(q_rptr[2]),
    .I3(q_rptr_upd_6) 
);
defparam q_rptr_next_2_s2.INIT=16'h7800;
  LUT2 q_free_h_next_1_s6 (
    .F(q_free_h_next_1_17),
    .I0(q_wptr[0]),
    .I1(q_wptr[1]) 
);
defparam q_free_h_next_1_s6.INIT=4'h6;
  LUT3 q_free_h_next_2_s3 (
    .F(q_free_h_next_2_12),
    .I0(q_wptr[0]),
    .I1(q_wptr[1]),
    .I2(q_wptr[2]) 
);
defparam q_free_h_next_2_s3.INIT=8'hE1;
  LUT3 q_rptr_upd_s2 (
    .F(q_rptr_upd_6),
    .I0(q_rptr_upd_7),
    .I1(csr_mepc_next_31_15),
    .I2(q_rptr_upd_27) 
);
defparam q_rptr_upd_s2.INIT=8'hB0;
  LUT4 n902_s1 (
    .F(n902_4),
    .I0(n902_7),
    .I1(n908_5),
    .I2(n902_8),
    .I3(imem_addr_ff_31) 
);
defparam n902_s1.INIT=16'h807F;
  LUT3 n902_s2 (
    .F(n902_5),
    .I0(n908_5),
    .I1(n902_33),
    .I2(n902_10) 
);
defparam n902_s2.INIT=8'h80;
  LUT4 n903_s1 (
    .F(n903_4),
    .I0(n908_5),
    .I1(n903_16),
    .I2(n615_4),
    .I3(n903_8) 
);
defparam n903_s1.INIT=16'hF70F;
  LUT4 n903_s2 (
    .F(n903_5),
    .I0(n908_5),
    .I1(n903_16),
    .I2(n903_20),
    .I3(q_rptr_upd_6) 
);
defparam n903_s2.INIT=16'h00F8;
  LUT4 n903_s3 (
    .F(n903_6),
    .I0(n903_10),
    .I1(n908_5),
    .I2(imem_addr_ff_30),
    .I3(q_rptr_upd_6) 
);
defparam n903_s3.INIT=16'h8700;
  LUT4 n904_s1 (
    .F(n904_4),
    .I0(imem_addr_ff_28),
    .I1(n908_5),
    .I2(n904_7),
    .I3(n902_8) 
);
defparam n904_s1.INIT=16'h8000;
  LUT4 n904_s2 (
    .F(n904_5),
    .I0(n618_4),
    .I1(n617_4),
    .I2(n908_5),
    .I3(n906_4) 
);
defparam n904_s2.INIT=16'h1000;
  LUT4 n904_s3 (
    .F(n904_6),
    .I0(imem_addr_ff_29),
    .I1(n616_4),
    .I2(n904_14),
    .I3(q_rptr_upd_6) 
);
defparam n904_s3.INIT=16'hBACF;
  LUT3 n905_s1 (
    .F(n905_4),
    .I0(n908_5),
    .I1(n903_16),
    .I2(n617_4) 
);
defparam n905_s1.INIT=8'h87;
  LUT4 n906_s1 (
    .F(n906_4),
    .I0(n619_4),
    .I1(n906_7),
    .I2(n910_18),
    .I3(n906_8) 
);
defparam n906_s1.INIT=16'h4000;
  LUT4 n906_s2 (
    .F(n906_5),
    .I0(n906_15),
    .I1(n902_8),
    .I2(q_rptr_upd_6),
    .I3(n908_5) 
);
defparam n906_s2.INIT=16'h7FF0;
  LUT4 n906_s3 (
    .F(n906_6),
    .I0(csr_mstatus_mie_next_15),
    .I1(n618_4),
    .I2(imem_addr_ff_27),
    .I3(q_rptr_upd_6) 
);
defparam n906_s3.INIT=16'hF0EE;
  LUT4 n907_s1 (
    .F(n907_4),
    .I0(n908_5),
    .I1(n907_6),
    .I2(n902_8),
    .I3(imem_addr_ff_26) 
);
defparam n907_s1.INIT=16'h807F;
  LUT4 n907_s2 (
    .F(n907_5),
    .I0(csr_mstatus_mie_next_15),
    .I1(n908_5),
    .I2(n907_11),
    .I3(n619_4) 
);
defparam n907_s2.INIT=16'h3F6A;
  LUT4 n908_s1 (
    .F(n908_4),
    .I0(n909_21),
    .I1(n908_15),
    .I2(n908_8),
    .I3(q_rptr_upd_6) 
);
defparam n908_s1.INIT=16'h0F77;
  LUT4 n908_s2 (
    .F(n908_5),
    .I0(port_sel_6),
    .I1(n908_9),
    .I2(n908_10),
    .I3(n908_11) 
);
defparam n908_s2.INIT=16'hBBB0;
  LUT4 n908_s3 (
    .F(n908_6),
    .I0(n620_4),
    .I1(n904_14),
    .I2(imem_addr_ff_25),
    .I3(q_rptr_upd_6) 
);
defparam n908_s3.INIT=16'h0BBB;
  LUT4 n909_s1 (
    .F(n909_4),
    .I0(n908_5),
    .I1(n909_7),
    .I2(n902_8),
    .I3(imem_addr_ff_24) 
);
defparam n909_s1.INIT=16'h807F;
  LUT4 n910_s1 (
    .F(n910_4),
    .I0(n910_7),
    .I1(n908_5),
    .I2(n902_8),
    .I3(imem_addr_ff_23) 
);
defparam n910_s1.INIT=16'h807F;
  LUT4 n911_s1 (
    .F(n911_4),
    .I0(n908_5),
    .I1(n902_33),
    .I2(n911_13),
    .I3(n623_12) 
);
defparam n911_s1.INIT=16'h7F80;
  LUT4 n911_s2 (
    .F(n911_5),
    .I0(imem_addr_ff_21),
    .I1(n908_5),
    .I2(n911_7),
    .I3(n902_8) 
);
defparam n911_s2.INIT=16'h8000;
  LUT4 n912_s2 (
    .F(n912_5),
    .I0(n912_7),
    .I1(n912_8),
    .I2(n908_5),
    .I3(q_rptr_upd_6) 
);
defparam n912_s2.INIT=16'h5FC0;
  LUT4 n913_s1 (
    .F(n913_4),
    .I0(n913_7),
    .I1(n908_5),
    .I2(n902_8),
    .I3(imem_addr_ff_20) 
);
defparam n913_s1.INIT=16'h807F;
  LUT4 n913_s2 (
    .F(n913_5),
    .I0(n908_5),
    .I1(n916_13),
    .I2(n913_8),
    .I3(n902_33) 
);
defparam n913_s2.INIT=16'h8000;
  LUT4 n914_s2 (
    .F(n914_5),
    .I0(n914_7),
    .I1(n914_8),
    .I2(q_rptr_upd_6),
    .I3(n908_5) 
);
defparam n914_s2.INIT=16'hCA00;
  LUT4 n915_s1 (
    .F(n915_4),
    .I0(imem_addr_ff_17),
    .I1(n908_5),
    .I2(n902_8),
    .I3(imem_addr_ff_18) 
);
defparam n915_s1.INIT=16'h807F;
  LUT3 n915_s2 (
    .F(n915_5),
    .I0(n908_5),
    .I1(n916_13),
    .I2(n902_33) 
);
defparam n915_s2.INIT=8'h80;
  LUT4 n916_s2 (
    .F(n916_5),
    .I0(n902_33),
    .I1(n902_8),
    .I2(q_rptr_upd_6),
    .I3(n908_5) 
);
defparam n916_s2.INIT=16'hCA00;
  LUT4 n917_s2 (
    .F(n917_5),
    .I0(n917_7),
    .I1(n917_8),
    .I2(q_rptr_upd_6),
    .I3(n908_5) 
);
defparam n917_s2.INIT=16'hCA00;
  LUT4 n918_s1 (
    .F(n918_4),
    .I0(n918_12),
    .I1(n919_16),
    .I2(n918_7),
    .I3(q_rptr_upd_6) 
);
defparam n918_s1.INIT=16'h0F77;
  LUT4 n918_s2 (
    .F(n918_5),
    .I0(csr_mstatus_mie_next_15),
    .I1(n630_4),
    .I2(imem_addr_ff_15),
    .I3(q_rptr_upd_6) 
);
defparam n918_s2.INIT=16'h0FEE;
  LUT4 n919_s2 (
    .F(n919_5),
    .I0(n918_12),
    .I1(n919_14),
    .I2(q_rptr_upd_6),
    .I3(n908_5) 
);
defparam n919_s2.INIT=16'hCA00;
  LUT4 n920_s2 (
    .F(n920_5),
    .I0(n920_12),
    .I1(n920_14),
    .I2(q_rptr_upd_6),
    .I3(n908_5) 
);
defparam n920_s2.INIT=16'hCA00;
  LUT4 n921_s2 (
    .F(n921_5),
    .I0(n921_7),
    .I1(n921_8),
    .I2(n908_5),
    .I3(q_rptr_upd_6) 
);
defparam n921_s2.INIT=16'h5FC0;
  LUT2 n922_s1 (
    .F(n922_4),
    .I0(n922_6),
    .I1(n904_14) 
);
defparam n922_s1.INIT=4'h4;
  LUT4 n922_s2 (
    .F(n922_5),
    .I0(n922_7),
    .I1(n922_8),
    .I2(n908_5),
    .I3(q_rptr_upd_6) 
);
defparam n922_s2.INIT=16'h5FC0;
  LUT4 n923_s1 (
    .F(n923_4),
    .I0(n908_5),
    .I1(n923_6),
    .I2(csr_mstatus_mie_next_15),
    .I3(n635_4) 
);
defparam n923_s1.INIT=16'h0807;
  LUT4 n923_s2 (
    .F(n923_5),
    .I0(imem_addr_ff_9),
    .I1(imem_addr_ff_8),
    .I2(n908_5),
    .I3(n923_7) 
);
defparam n923_s2.INIT=16'h8000;
  LUT4 n924_s1 (
    .F(n924_4),
    .I0(n923_7),
    .I1(imem_addr_ff_8),
    .I2(n924_12),
    .I3(q_rptr_upd_6) 
);
defparam n924_s1.INIT=16'h770F;
  LUT4 n924_s2 (
    .F(n924_5),
    .I0(csr_mstatus_mie_next_15),
    .I1(n636_4),
    .I2(imem_addr_ff_9),
    .I3(q_rptr_upd_6) 
);
defparam n924_s2.INIT=16'h0FEE;
  LUT3 n925_s1 (
    .F(n925_4),
    .I0(n908_5),
    .I1(n923_7),
    .I2(imem_addr_ff_8) 
);
defparam n925_s1.INIT=8'h78;
  LUT4 n925_s2 (
    .F(n925_5),
    .I0(port_sel),
    .I1(req_fifo_full),
    .I2(tcm_imem_req_4),
    .I3(n925_7) 
);
defparam n925_s2.INIT=16'hB000;
  LUT4 n926_s1 (
    .F(n926_4),
    .I0(imem_addr_ff_6),
    .I1(q_rptr_upd_6),
    .I2(n27_7),
    .I3(imem_addr_ff_31_9) 
);
defparam n926_s1.INIT=16'h8000;
  LUT4 n926_s2 (
    .F(n926_5),
    .I0(csr_mstatus_mie_next_15),
    .I1(q_rptr_upd_6),
    .I2(n639_4),
    .I3(n926_7) 
);
defparam n926_s2.INIT=16'h0100;
  LUT4 n926_s3 (
    .F(n926_6),
    .I0(csr_mstatus_mie_next_15),
    .I1(n638_4),
    .I2(imem_addr_ff_0[7]),
    .I3(q_rptr_upd_6) 
);
defparam n926_s3.INIT=16'h0FEE;
  LUT4 n927_s1 (
    .F(n927_4),
    .I0(n908_5),
    .I1(n926_7),
    .I2(csr_mstatus_mie_next_15),
    .I3(n639_4) 
);
defparam n927_s1.INIT=16'h0807;
  LUT3 n927_s2 (
    .F(n927_5),
    .I0(n27_7),
    .I1(n908_5),
    .I2(imem_addr_ff_31_9) 
);
defparam n927_s2.INIT=8'h80;
  LUT4 imem_addr_next_5_s1 (
    .F(imem_addr_next_5_4),
    .I0(n908_5),
    .I1(imem_addr_next_5_9),
    .I2(csr_mstatus_mie_next_15),
    .I3(pc_curr_next_5_4) 
);
defparam imem_addr_next_5_s1.INIT=16'h0807;
  LUT4 imem_addr_next_5_s2 (
    .F(imem_addr_next_5_5),
    .I0(imem_addr_ff_4),
    .I1(n27_7),
    .I2(n908_5),
    .I3(imem_addr_next_5_7) 
);
defparam imem_addr_next_5_s2.INIT=16'h8000;
  LUT4 imem_addr_next_4_s1 (
    .F(imem_addr_next_4_4),
    .I0(n27_7),
    .I1(n908_5),
    .I2(pc_curr_next_4_9),
    .I3(imem_addr_next_4_15) 
);
defparam imem_addr_next_4_s1.INIT=16'hF70F;
  LUT4 imem_addr_next_4_s2 (
    .F(imem_addr_next_4_5),
    .I0(n908_5),
    .I1(imem_addr_next_4_8),
    .I2(imem_addr_next_4_9),
    .I3(imem_addr_next_4_17) 
);
defparam imem_addr_next_4_s2.INIT=16'h770F;
  LUT4 imem_addr_next_4_s3 (
    .F(imem_addr_next_4_6),
    .I0(imem_addr_next_4_11),
    .I1(imem_addr_next_4_12),
    .I2(n27_7),
    .I3(n908_5) 
);
defparam imem_addr_next_4_s3.INIT=16'h5CCC;
  LUT4 imem_addr_next_3_s1 (
    .F(imem_addr_next_3_4),
    .I0(csr_mstatus_mie_next_15),
    .I1(q_rptr_upd_6),
    .I2(n11_7),
    .I3(imem_addr_next_3_8) 
);
defparam imem_addr_next_3_s1.INIT=16'h0001;
  LUT4 imem_addr_next_3_s2 (
    .F(imem_addr_next_3_5),
    .I0(imem_addr_next_3_16),
    .I1(pc_curr_next_3_6),
    .I2(imem_addr_next_3_10),
    .I3(imem_addr_next_3_11) 
);
defparam imem_addr_next_3_s2.INIT=16'h001F;
  LUT4 imem_addr_next_3_s3 (
    .F(imem_addr_next_3_6),
    .I0(n27_7),
    .I1(n908_5),
    .I2(imem_addr_next_3_10),
    .I3(imem_addr_next_3_12) 
);
defparam imem_addr_next_3_s3.INIT=16'h7F00;
  LUT4 imem_addr_next_3_s4 (
    .F(imem_addr_next_3_7),
    .I0(pc_curr_next_2_6),
    .I1(imem_addr_next_3_4),
    .I2(n908_5),
    .I3(n27_7) 
);
defparam imem_addr_next_3_s4.INIT=16'hB000;
  LUT4 imem_addr_next_2_s1 (
    .F(imem_addr_next_2_4),
    .I0(csr_mstatus_mie_next_15),
    .I1(imem_addr_next_2_5),
    .I2(imem_addr_ff_0[2]),
    .I3(q_rptr_upd_6) 
);
defparam imem_addr_next_2_s1.INIT=16'h0FEE;
  LUT3 imem_resp_discard_cnt_upd_s1 (
    .F(imem_resp_discard_cnt_upd_4),
    .I0(imem_resp_discard_cnt[0]),
    .I1(imem_resp_discard_cnt[1]),
    .I2(imem_resp_discard_cnt[2]) 
);
defparam imem_resp_discard_cnt_upd_s1.INIT=8'h01;
  LUT2 imem_resp_discard_cnt_upd_s2 (
    .F(imem_resp_discard_cnt_upd_5),
    .I0(tcm_imem_resp[0]),
    .I1(port_sel_r) 
);
defparam imem_resp_discard_cnt_upd_s2.INIT=4'h8;
  LUT3 imem_resp_discard_cnt_next_2_s1 (
    .F(imem_resp_discard_cnt_next_2_4),
    .I0(imem_resp_discard_cnt[0]),
    .I1(imem_resp_discard_cnt[1]),
    .I2(imem_resp_discard_cnt[2]) 
);
defparam imem_resp_discard_cnt_next_2_s1.INIT=8'h1E;
  LUT4 imem_resp_discard_cnt_next_2_s2 (
    .F(imem_resp_discard_cnt_next_2_5),
    .I0(imem_pnd_txns_cnt_next[0]),
    .I1(imem_pnd_txns_cnt_next[1]),
    .I2(n27_7),
    .I3(n908_5) 
);
defparam imem_resp_discard_cnt_next_2_s2.INIT=16'h1000;
  LUT4 imem_resp_discard_cnt_next_1_s1 (
    .F(imem_resp_discard_cnt_next_1_4),
    .I0(imem_pnd_txns_cnt_next[0]),
    .I1(n27_7),
    .I2(n908_5),
    .I3(imem_pnd_txns_cnt_next[1]) 
);
defparam imem_resp_discard_cnt_next_1_s1.INIT=16'hBF40;
  LUT4 ifu2idu_instr_o_14_s5 (
    .F(ifu2idu_instr_o_14_7),
    .I0(ifu2idu_instr_o_14_9),
    .I1(exu2csr_rw_addr_3_6),
    .I2(exu2csr_rw_addr_3_7),
    .I3(ifu2idu_instr_o_14_10) 
);
defparam ifu2idu_instr_o_14_s5.INIT=16'h0040;
  LUT4 ifu2idu_instr_o_14_s6 (
    .F(ifu2idu_instr_o_14_8),
    .I0(ifu2idu_instr_o_14_9),
    .I1(exu2csr_rw_addr_3_7),
    .I2(exu2csr_rw_addr_3_6),
    .I3(q_data_head_12) 
);
defparam ifu2idu_instr_o_14_s6.INIT=16'h00BF;
  LUT3 ifu2idu_instr_o_13_s5 (
    .F(ifu2idu_instr_o_13_7),
    .I0(tcm_imem_rdata_13),
    .I1(tcm_imem_rdata_31),
    .I2(new_pc_unaligned_ff) 
);
defparam ifu2idu_instr_o_13_s5.INIT=8'hCA;
  LUT3 ifu2idu_instr_o_13_s6 (
    .F(ifu2idu_instr_o_13_8),
    .I0(ifu2idu_instr_o_14_9),
    .I1(exu2csr_rw_addr_3_7),
    .I2(exu2csr_rw_addr_3_6) 
);
defparam ifu2idu_instr_o_13_s6.INIT=8'h40;
  LUT3 q_wptr_2_s3 (
    .F(q_wptr_2_7),
    .I0(new_pc_unaligned_ff),
    .I1(q_wptr_2_12),
    .I2(instr_hi_rvi_lo_ff_11) 
);
defparam q_wptr_2_s3.INIT=8'h10;
  LUT4 q_wptr_2_s4 (
    .F(q_wptr_2_8),
    .I0(n38_8),
    .I1(q_wptr_2_10),
    .I2(n47_14),
    .I3(q_wptr_2_12) 
);
defparam q_wptr_2_s4.INIT=16'h0BCC;
  LUT4 \q_data[0]_15_s4  (
    .F(\q_data[0]_15_8 ),
    .I0(q_wptr_2_8),
    .I1(q_wptr_2_7),
    .I2(q_wptr[1]),
    .I3(q_wptr[0]) 
);
defparam \q_data[0]_15_s4 .INIT=16'hBFF1;
  LUT4 \q_data[1]_15_s4  (
    .F(\q_data[1]_15_8 ),
    .I0(q_wptr[0]),
    .I1(q_wptr_2_8),
    .I2(q_wptr_2_7),
    .I3(q_wptr[1]) 
);
defparam \q_data[1]_15_s4 .INIT=16'h00F8;
  LUT4 \q_data[2]_15_s4  (
    .F(\q_data[2]_15_8 ),
    .I0(q_wptr_2_8),
    .I1(q_wptr_2_7),
    .I2(q_wptr[1]),
    .I3(q_wptr[0]) 
);
defparam \q_data[2]_15_s4 .INIT=16'hFB1F;
  LUT4 \q_data[3]_15_s4  (
    .F(\q_data[3]_15_8 ),
    .I0(q_wptr[0]),
    .I1(q_wptr_2_8),
    .I2(q_wptr_2_7),
    .I3(q_wptr[1]) 
);
defparam \q_data[3]_15_s4 .INIT=16'hF800;
  LUT3 n420_s12 (
    .F(n420_17),
    .I0(q_wptr[0]),
    .I1(q_wptr[1]),
    .I2(q_wptr_2_7) 
);
defparam n420_s12.INIT=8'h10;
  LUT3 n436_s12 (
    .F(n436_17),
    .I0(q_wptr[1]),
    .I1(q_wptr[0]),
    .I2(q_wptr_2_7) 
);
defparam n436_s12.INIT=8'h40;
  LUT3 n452_s12 (
    .F(n452_17),
    .I0(q_wptr[0]),
    .I1(q_wptr[1]),
    .I2(q_wptr_2_7) 
);
defparam n452_s12.INIT=8'h40;
  LUT3 n468_s12 (
    .F(n468_17),
    .I0(q_wptr[0]),
    .I1(q_wptr[1]),
    .I2(q_wptr_2_7) 
);
defparam n468_s12.INIT=8'h80;
  LUT4 n417_s13 (
    .F(n417_18),
    .I0(q_wptr_2_8),
    .I1(q_wptr_2_7),
    .I2(q_wptr[0]),
    .I3(q_wptr[1]) 
);
defparam n417_s13.INIT=16'h3FF5;
  LUT2 n418_s13 (
    .F(n418_18),
    .I0(port_sel_r),
    .I1(tcm_imem_rdata_23) 
);
defparam n418_s13.INIT=4'h8;
  LUT2 n419_s13 (
    .F(n419_18),
    .I0(port_sel_r),
    .I1(tcm_imem_rdata_22) 
);
defparam n419_s13.INIT=4'h8;
  LUT2 n422_s13 (
    .F(n422_18),
    .I0(port_sel_r),
    .I1(tcm_imem_rdata_19) 
);
defparam n422_s13.INIT=4'h8;
  LUT2 n423_s13 (
    .F(n423_18),
    .I0(port_sel_r),
    .I1(tcm_imem_rdata_18) 
);
defparam n423_s13.INIT=4'h8;
  LUT2 n424_s12 (
    .F(n424_17),
    .I0(port_sel_r),
    .I1(tcm_imem_rdata_1) 
);
defparam n424_s12.INIT=4'h8;
  LUT4 n426_s18 (
    .F(n426_23),
    .I0(q_wptr[0]),
    .I1(n426_24),
    .I2(n426_25),
    .I3(q_wptr_2_7) 
);
defparam n426_s18.INIT=16'h0777;
  LUT4 n427_s12 (
    .F(n427_17),
    .I0(q_wptr[0]),
    .I1(n426_24),
    .I2(n427_18),
    .I3(q_wptr_2_7) 
);
defparam n427_s12.INIT=16'h0777;
  LUT4 n428_s12 (
    .F(n428_17),
    .I0(q_wptr[0]),
    .I1(n426_24),
    .I2(n428_18),
    .I3(q_wptr_2_7) 
);
defparam n428_s12.INIT=16'h0777;
  LUT4 n430_s12 (
    .F(n430_17),
    .I0(q_wptr[0]),
    .I1(n426_24),
    .I2(n430_18),
    .I3(q_wptr_2_7) 
);
defparam n430_s12.INIT=16'h0777;
  LUT4 n431_s12 (
    .F(n431_17),
    .I0(q_wptr[0]),
    .I1(n426_24),
    .I2(n431_18),
    .I3(q_wptr_2_7) 
);
defparam n431_s12.INIT=16'h0777;
  LUT4 n432_s12 (
    .F(n432_17),
    .I0(q_wptr[0]),
    .I1(n426_24),
    .I2(n432_18),
    .I3(q_wptr_2_7) 
);
defparam n432_s12.INIT=16'h0777;
  LUT4 n433_s13 (
    .F(n433_18),
    .I0(q_wptr_2_7),
    .I1(q_wptr_2_8),
    .I2(q_wptr[1]),
    .I3(q_wptr[0]) 
);
defparam n433_s13.INIT=16'h0C0A;
  LUT4 n437_s13 (
    .F(n437_18),
    .I0(q_wptr_2_8),
    .I1(n437_19),
    .I2(n437_20),
    .I3(q_wptr[0]) 
);
defparam n437_s13.INIT=16'hB3C0;
  LUT4 n449_s13 (
    .F(n449_18),
    .I0(q_wptr_2_8),
    .I1(q_wptr_2_7),
    .I2(q_wptr[0]),
    .I3(q_wptr[1]) 
);
defparam n449_s13.INIT=16'hF53F;
  LUT4 n465_s13 (
    .F(n465_18),
    .I0(q_wptr_2_7),
    .I1(q_wptr_2_8),
    .I2(q_wptr[0]),
    .I3(q_wptr[1]) 
);
defparam n465_s13.INIT=16'hCA00;
  LUT4 n11_s2 (
    .F(n11_6),
    .I0(n615_7),
    .I1(n11_8),
    .I2(curr_pc_1),
    .I3(n615_5) 
);
defparam n11_s2.INIT=16'h0DDD;
  LUT3 n11_s3 (
    .F(n11_7),
    .I0(q_rptr_upd_7),
    .I1(csr_mepc_next_31_15),
    .I2(n615_7) 
);
defparam n11_s3.INIT=8'hB0;
  LUT3 n38_s3 (
    .F(n38_7),
    .I0(new_pc_unaligned_ff),
    .I1(instr_hi_rvi_lo_ff),
    .I2(tcm_imem_rdata_1) 
);
defparam n38_s3.INIT=8'h10;
  LUT2 n38_s4 (
    .F(n38_8),
    .I0(tcm_imem_rdata_19),
    .I1(tcm_imem_rdata_18) 
);
defparam n38_s4.INIT=4'h8;
  LUT4 q_rptr_next_1_s3 (
    .F(q_rptr_next_1_7),
    .I0(\idu2exu_cmd.imm_31_7 ),
    .I1(n47_11),
    .I2(q_rptr[0]),
    .I3(q_rptr_upd_17) 
);
defparam q_rptr_next_1_s3.INIT=16'hF400;
  LUT4 q_rptr_upd_s3 (
    .F(q_rptr_upd_7),
    .I0(q_rptr_upd_9),
    .I1(\idu2exu_cmd.imm_16_5 ),
    .I2(q_rptr_upd_10),
    .I3(q_rptr_upd_11) 
);
defparam q_rptr_upd_s3.INIT=16'h0307;
  LUT4 n902_s4 (
    .F(n902_7),
    .I0(imem_addr_ff_30),
    .I1(imem_addr_ff_29),
    .I2(imem_addr_ff_28),
    .I3(n904_7) 
);
defparam n902_s4.INIT=16'h8000;
  LUT2 n902_s5 (
    .F(n902_8),
    .I0(imem_addr_ff_16),
    .I1(n917_8) 
);
defparam n902_s5.INIT=4'h8;
  LUT4 n902_s7 (
    .F(n902_10),
    .I0(n902_21),
    .I1(n910_18),
    .I2(n623_12),
    .I3(n916_13) 
);
defparam n902_s7.INIT=16'h8000;
  LUT4 n902_s8 (
    .F(n902_11),
    .I0(curr_pc_31),
    .I1(n615_5),
    .I2(n902_14),
    .I3(n615_7) 
);
defparam n902_s8.INIT=16'h0BBB;
  LUT4 n903_s5 (
    .F(n903_8),
    .I0(n615_5),
    .I1(curr_pc_28),
    .I2(n617_5),
    .I3(n616_4) 
);
defparam n903_s5.INIT=16'h0D00;
  LUT4 n903_s7 (
    .F(n903_10),
    .I0(imem_addr_ff_29),
    .I1(imem_addr_ff_28),
    .I2(n904_7),
    .I3(n902_8) 
);
defparam n903_s7.INIT=16'h8000;
  LUT2 n904_s4 (
    .F(n904_7),
    .I0(imem_addr_ff_27),
    .I1(n906_15) 
);
defparam n904_s4.INIT=4'h8;
  LUT2 n906_s4 (
    .F(n906_7),
    .I0(n620_4),
    .I1(n909_8) 
);
defparam n906_s4.INIT=4'h1;
  LUT4 n906_s5 (
    .F(n906_8),
    .I0(csr_mstatus_mie_next_15),
    .I1(n623_5),
    .I2(n902_12),
    .I3(n906_13) 
);
defparam n906_s5.INIT=16'h1000;
  LUT3 n907_s3 (
    .F(n907_6),
    .I0(imem_addr_ff_25),
    .I1(imem_addr_ff_24),
    .I2(n909_7) 
);
defparam n907_s3.INIT=8'h80;
  LUT3 n908_s5 (
    .F(n908_8),
    .I0(imem_addr_ff_24),
    .I1(n909_7),
    .I2(n902_8) 
);
defparam n908_s5.INIT=8'h80;
  LUT4 n908_s6 (
    .F(n908_9),
    .I0(q_rptr_upd_7),
    .I1(csr_mepc_next_31_15),
    .I2(port_sel_4),
    .I3(n908_19) 
);
defparam n908_s6.INIT=16'h4F00;
  LUT4 n908_s7 (
    .F(n908_10),
    .I0(q_rptr_upd_7),
    .I1(csr_mepc_next_31_15),
    .I2(q_rptr_upd_27),
    .I3(ifu_fsm_next_7) 
);
defparam n908_s7.INIT=16'h004F;
  LUT3 n908_s8 (
    .F(n908_11),
    .I0(n908_13),
    .I1(imem_vd_pnd_txns_cnt[2]),
    .I2(ifu_fsm_curr) 
);
defparam n908_s8.INIT=8'h10;
  LUT4 n909_s4 (
    .F(n909_7),
    .I0(imem_addr_ff_23),
    .I1(imem_addr_ff_22),
    .I2(imem_addr_ff_21),
    .I3(n911_7) 
);
defparam n909_s4.INIT=16'h8000;
  LUT4 n909_s5 (
    .F(n909_8),
    .I0(curr_pc_24),
    .I1(n615_5),
    .I2(n909_9),
    .I3(n615_7) 
);
defparam n909_s5.INIT=16'h7077;
  LUT3 n910_s4 (
    .F(n910_7),
    .I0(imem_addr_ff_22),
    .I1(imem_addr_ff_21),
    .I2(n911_7) 
);
defparam n910_s4.INIT=8'h80;
  LUT4 n910_s5 (
    .F(n910_8),
    .I0(curr_pc_23),
    .I1(n615_5),
    .I2(n910_10),
    .I3(n615_7) 
);
defparam n910_s5.INIT=16'h7077;
  LUT2 n910_s6 (
    .F(n910_9),
    .I0(n902_33),
    .I1(n906_13) 
);
defparam n910_s6.INIT=4'h8;
  LUT4 n911_s4 (
    .F(n911_7),
    .I0(imem_addr_ff_20),
    .I1(imem_addr_ff_19),
    .I2(imem_addr_ff_18),
    .I3(imem_addr_ff_17) 
);
defparam n911_s4.INIT=16'h8000;
  LUT4 n912_s3 (
    .F(n912_6),
    .I0(curr_pc_21),
    .I1(n615_5),
    .I2(n912_9),
    .I3(n615_7) 
);
defparam n912_s3.INIT=16'h7077;
  LUT2 n912_s4 (
    .F(n912_7),
    .I0(n911_7),
    .I1(n902_8) 
);
defparam n912_s4.INIT=4'h8;
  LUT4 n912_s5 (
    .F(n912_8),
    .I0(n916_13),
    .I1(n913_8),
    .I2(n902_33),
    .I3(n913_16) 
);
defparam n912_s5.INIT=16'h8000;
  LUT3 n913_s4 (
    .F(n913_7),
    .I0(imem_addr_ff_19),
    .I1(imem_addr_ff_18),
    .I2(imem_addr_ff_17) 
);
defparam n913_s4.INIT=8'h80;
  LUT2 n913_s5 (
    .F(n913_8),
    .I0(n915_7),
    .I1(n914_6) 
);
defparam n913_s5.INIT=4'h1;
  LUT4 n913_s6 (
    .F(n913_9),
    .I0(curr_pc_20),
    .I1(n615_5),
    .I2(n913_10),
    .I3(n615_7) 
);
defparam n913_s6.INIT=16'h7077;
  LUT4 n914_s3 (
    .F(n914_6),
    .I0(curr_pc_19),
    .I1(n615_5),
    .I2(n914_9),
    .I3(n615_7) 
);
defparam n914_s3.INIT=16'h7077;
  LUT3 n914_s4 (
    .F(n914_7),
    .I0(n915_7),
    .I1(n916_13),
    .I2(n902_33) 
);
defparam n914_s4.INIT=8'h40;
  LUT3 n914_s5 (
    .F(n914_8),
    .I0(imem_addr_ff_18),
    .I1(imem_addr_ff_17),
    .I2(n902_8) 
);
defparam n914_s5.INIT=8'h80;
  LUT4 n915_s4 (
    .F(n915_7),
    .I0(curr_pc_18),
    .I1(n615_5),
    .I2(n915_8),
    .I3(n615_7) 
);
defparam n915_s4.INIT=16'h7077;
  LUT4 n916_s3 (
    .F(n916_6),
    .I0(curr_pc_17),
    .I1(n615_5),
    .I2(n916_7),
    .I3(n615_7) 
);
defparam n916_s3.INIT=16'h7077;
  LUT4 n917_s3 (
    .F(n917_6),
    .I0(curr_pc_16),
    .I1(n615_5),
    .I2(n917_9),
    .I3(n615_7) 
);
defparam n917_s3.INIT=16'h7077;
  LUT4 n917_s4 (
    .F(n917_7),
    .I0(csr_mstatus_mie_next_15),
    .I1(n630_4),
    .I2(n917_12),
    .I3(n922_8) 
);
defparam n917_s4.INIT=16'h1000;
  LUT2 n917_s5 (
    .F(n917_8),
    .I0(imem_addr_ff_15),
    .I1(n918_7) 
);
defparam n917_s5.INIT=4'h8;
  LUT2 n918_s4 (
    .F(n918_7),
    .I0(imem_addr_ff_14),
    .I1(n919_14) 
);
defparam n918_s4.INIT=4'h8;
  LUT4 n919_s3 (
    .F(n919_6),
    .I0(curr_pc_14),
    .I1(n615_5),
    .I2(n919_8),
    .I3(n615_7) 
);
defparam n919_s3.INIT=16'h7077;
  LUT4 n920_s3 (
    .F(n920_6),
    .I0(curr_pc_13),
    .I1(n615_5),
    .I2(n920_9),
    .I3(n615_7) 
);
defparam n920_s3.INIT=16'h7077;
  LUT4 n921_s3 (
    .F(n921_6),
    .I0(curr_pc_12),
    .I1(n615_5),
    .I2(n921_9),
    .I3(n615_7) 
);
defparam n921_s3.INIT=16'h7077;
  LUT2 n921_s4 (
    .F(n921_7),
    .I0(imem_addr_ff_11),
    .I1(n922_7) 
);
defparam n921_s4.INIT=4'h8;
  LUT2 n921_s5 (
    .F(n921_8),
    .I0(n922_6),
    .I1(n922_8) 
);
defparam n921_s5.INIT=4'h4;
  LUT4 n922_s3 (
    .F(n922_6),
    .I0(curr_pc_11),
    .I1(n615_5),
    .I2(n922_9),
    .I3(n615_7) 
);
defparam n922_s3.INIT=16'h7077;
  LUT4 n922_s4 (
    .F(n922_7),
    .I0(imem_addr_ff_10),
    .I1(imem_addr_ff_9),
    .I2(imem_addr_ff_8),
    .I3(n923_7) 
);
defparam n922_s4.INIT=16'h8000;
  LUT4 n922_s5 (
    .F(n922_8),
    .I0(csr_mstatus_mie_next_15),
    .I1(n636_4),
    .I2(n635_4),
    .I3(n922_10) 
);
defparam n922_s5.INIT=16'h0100;
  LUT2 n923_s3 (
    .F(n923_6),
    .I0(n636_4),
    .I1(n922_10) 
);
defparam n923_s3.INIT=4'h4;
  LUT4 n923_s4 (
    .F(n923_7),
    .I0(imem_addr_ff_0[7]),
    .I1(imem_addr_ff_6),
    .I2(n27_7),
    .I3(imem_addr_ff_31_9) 
);
defparam n923_s4.INIT=16'h8000;
  LUT4 n925_s4 (
    .F(n925_7),
    .I0(csr_mstatus_mie_next_15),
    .I1(n639_4),
    .I2(n925_9),
    .I3(n925_10) 
);
defparam n925_s4.INIT=16'h1000;
  LUT4 n925_s5 (
    .F(n925_8),
    .I0(curr_pc_8),
    .I1(n615_5),
    .I2(n925_11),
    .I3(n615_7) 
);
defparam n925_s5.INIT=16'h7077;
  LUT2 n926_s4 (
    .F(n926_7),
    .I0(pc_curr_next_5_4),
    .I1(imem_addr_next_5_9) 
);
defparam n926_s4.INIT=4'h4;
  LUT2 imem_addr_next_5_s4 (
    .F(imem_addr_next_5_7),
    .I0(imem_addr_ff_0[2]),
    .I1(imem_addr_ff_3) 
);
defparam imem_addr_next_5_s4.INIT=4'h8;
  LUT2 imem_addr_next_4_s5 (
    .F(imem_addr_next_4_8),
    .I0(imem_addr_ff_4),
    .I1(n27_7) 
);
defparam imem_addr_next_4_s5.INIT=4'h4;
  LUT3 imem_addr_next_4_s6 (
    .F(imem_addr_next_4_9),
    .I0(pc_curr_next_4_15),
    .I1(n11_7),
    .I2(imem_addr_ff_4) 
);
defparam imem_addr_next_4_s6.INIT=8'hD0;
  LUT4 imem_addr_next_4_s8 (
    .F(imem_addr_next_4_11),
    .I0(n11_7),
    .I1(imem_addr_next_4_19),
    .I2(imem_addr_next_5_7),
    .I3(pc_curr_next_4_15) 
);
defparam imem_addr_next_4_s8.INIT=16'h1000;
  LUT4 imem_addr_next_4_s9 (
    .F(imem_addr_next_4_12),
    .I0(imem_addr_ff_4),
    .I1(n11_7),
    .I2(pc_curr_next_4_15),
    .I3(q_rptr_upd_6) 
);
defparam imem_addr_next_4_s9.INIT=16'h75CF;
  LUT4 imem_addr_next_3_s5 (
    .F(imem_addr_next_3_8),
    .I0(curr_pc_3),
    .I1(n615_5),
    .I2(imem_addr_next_3_13),
    .I3(n615_7) 
);
defparam imem_addr_next_3_s5.INIT=16'h7077;
  LUT4 imem_addr_next_3_s7 (
    .F(imem_addr_next_3_10),
    .I0(csr_mstatus_mie_next_15),
    .I1(n11_7),
    .I2(imem_addr_next_2_5),
    .I3(imem_addr_ff_0[2]) 
);
defparam imem_addr_next_3_s7.INIT=16'hFE00;
  LUT4 imem_addr_next_3_s8 (
    .F(imem_addr_next_3_11),
    .I0(csr_mstatus_mie_next_15),
    .I1(q_rptr_upd_6),
    .I2(n11_7),
    .I3(imem_addr_next_3_14) 
);
defparam imem_addr_next_3_s8.INIT=16'h0100;
  LUT4 imem_addr_next_3_s9 (
    .F(imem_addr_next_3_12),
    .I0(csr_mstatus_mie_next_15),
    .I1(port_sel_5),
    .I2(n615_7),
    .I3(imem_addr_ff_3) 
);
defparam imem_addr_next_3_s9.INIT=16'h1000;
  LUT4 imem_addr_next_2_s2 (
    .F(imem_addr_next_2_5),
    .I0(curr_pc_2),
    .I1(n615_5),
    .I2(imem_addr_next_2_6),
    .I3(n615_7) 
);
defparam imem_addr_next_2_s2.INIT=16'h7077;
  LUT3 ifu2idu_instr_o_14_s7 (
    .F(ifu2idu_instr_o_14_9),
    .I0(new_pc_unaligned_ff),
    .I1(tcm_imem_rdata_19),
    .I2(tcm_imem_rdata_18) 
);
defparam ifu2idu_instr_o_14_s7.INIT=8'h80;
  LUT3 ifu2idu_instr_o_14_s8 (
    .F(ifu2idu_instr_o_14_10),
    .I0(tcm_imem_rdata_20),
    .I1(tcm_imem_rdata_31),
    .I2(new_pc_unaligned_ff) 
);
defparam ifu2idu_instr_o_14_s8.INIT=8'hCA;
  LUT2 q_wptr_2_s6 (
    .F(q_wptr_2_10),
    .I0(new_pc_unaligned_ff),
    .I1(instr_hi_rvi_lo_ff_11) 
);
defparam q_wptr_2_s6.INIT=4'h8;
  LUT2 n426_s19 (
    .F(n426_24),
    .I0(tcm_imem_rdata_31),
    .I1(q_wptr_2_8) 
);
defparam n426_s19.INIT=4'h8;
  LUT3 n426_s20 (
    .F(n426_25),
    .I0(tcm_imem_rdata_31),
    .I1(tcm_imem_rdata_19),
    .I2(q_wptr[0]) 
);
defparam n426_s20.INIT=8'hCA;
  LUT3 n427_s13 (
    .F(n427_18),
    .I0(tcm_imem_rdata_31),
    .I1(tcm_imem_rdata_20),
    .I2(q_wptr[0]) 
);
defparam n427_s13.INIT=8'hCA;
  LUT3 n428_s13 (
    .F(n428_18),
    .I0(tcm_imem_rdata_31),
    .I1(tcm_imem_rdata_13),
    .I2(q_wptr[0]) 
);
defparam n428_s13.INIT=8'hCA;
  LUT3 n430_s13 (
    .F(n430_18),
    .I0(tcm_imem_rdata_31),
    .I1(tcm_imem_rdata_11),
    .I2(q_wptr[0]) 
);
defparam n430_s13.INIT=8'hCA;
  LUT3 n431_s13 (
    .F(n431_18),
    .I0(tcm_imem_rdata_31),
    .I1(tcm_imem_rdata_10),
    .I2(q_wptr[0]) 
);
defparam n431_s13.INIT=8'hCA;
  LUT3 n432_s13 (
    .F(n432_18),
    .I0(tcm_imem_rdata_31),
    .I1(tcm_imem_rdata_9),
    .I2(q_wptr[0]) 
);
defparam n432_s13.INIT=8'hCA;
  LUT3 n437_s14 (
    .F(n437_19),
    .I0(tcm_imem_rdata_4),
    .I1(q_wptr[0]),
    .I2(q_wptr_2_7) 
);
defparam n437_s14.INIT=8'h7C;
  LUT2 n437_s15 (
    .F(n437_20),
    .I0(port_sel_r),
    .I1(tcm_imem_rdata_20) 
);
defparam n437_s15.INIT=4'h8;
  LUT3 n11_s4 (
    .F(n11_8),
    .I0(timer_dmem_addr[1]),
    .I1(inc_pc_1_1),
    .I2(q_rptr_upd_10) 
);
defparam n11_s4.INIT=8'h35;
  LUT4 q_rptr_upd_s5 (
    .F(q_rptr_upd_9),
    .I0(q_rptr_upd_19),
    .I1(exu2mprf_rd_data_28_36),
    .I2(exu2mprf_rd_data_0_15),
    .I3(exu2mprf_rd_data_0_12) 
);
defparam q_rptr_upd_s5.INIT=16'h4001;
  LUT4 q_rptr_upd_s6 (
    .F(q_rptr_upd_10),
    .I0(csr_mcause_ec_next_3_14),
    .I1(q_rptr_upd_13),
    .I2(q_rptr_upd_14),
    .I3(csr_mcause_ec_next_3_15) 
);
defparam q_rptr_upd_s6.INIT=16'h4000;
  LUT4 q_rptr_upd_s7 (
    .F(q_rptr_upd_11),
    .I0(exu2csr_rw_addr_10_9),
    .I1(ialu_addr_op1_31_6),
    .I2(n47_10),
    .I3(\idu2exu_cmd.imm_31_13 ) 
);
defparam q_rptr_upd_s7.INIT=16'hE0EE;
  LUT4 n902_s9 (
    .F(n902_12),
    .I0(n636_4),
    .I1(n635_4),
    .I2(n902_15),
    .I3(n922_10) 
);
defparam n902_s9.INIT=16'h1000;
  LUT3 n902_s11 (
    .F(n902_14),
    .I0(ahb_dmem_addr_31_1),
    .I1(inc_pc_31_1),
    .I2(q_rptr_upd_10) 
);
defparam n902_s11.INIT=8'h35;
  LUT2 n903_s8 (
    .F(n903_11),
    .I0(n906_13),
    .I1(n903_12) 
);
defparam n903_s8.INIT=4'h8;
  LUT4 n908_s10 (
    .F(n908_13),
    .I0(q_free_h_next[2]),
    .I1(imem_vd_pnd_txns_cnt[1]),
    .I2(imem_vd_pnd_txns_cnt[0]),
    .I3(q_free_h_next[1]) 
);
defparam n908_s10.INIT=16'hD4DD;
  LUT3 n909_s6 (
    .F(n909_9),
    .I0(ahb_dmem_addr_24_1),
    .I1(inc_pc_24_1),
    .I2(q_rptr_upd_10) 
);
defparam n909_s6.INIT=8'h35;
  LUT3 n910_s7 (
    .F(n910_10),
    .I0(ahb_dmem_addr_23_1),
    .I1(inc_pc_23_1),
    .I2(q_rptr_upd_10) 
);
defparam n910_s7.INIT=8'h35;
  LUT3 n912_s6 (
    .F(n912_9),
    .I0(ahb_dmem_addr_21_1),
    .I1(inc_pc_21_1),
    .I2(q_rptr_upd_10) 
);
defparam n912_s6.INIT=8'h35;
  LUT3 n913_s7 (
    .F(n913_10),
    .I0(ahb_dmem_addr_20_1),
    .I1(inc_pc_20_1),
    .I2(q_rptr_upd_10) 
);
defparam n913_s7.INIT=8'h35;
  LUT3 n914_s6 (
    .F(n914_9),
    .I0(ahb_dmem_addr_19_1),
    .I1(inc_pc_19_1),
    .I2(q_rptr_upd_10) 
);
defparam n914_s6.INIT=8'h35;
  LUT3 n915_s5 (
    .F(n915_8),
    .I0(ahb_dmem_addr_18_1),
    .I1(inc_pc_18_1),
    .I2(q_rptr_upd_10) 
);
defparam n915_s5.INIT=8'h35;
  LUT3 n916_s4 (
    .F(n916_7),
    .I0(ahb_dmem_addr_17_1),
    .I1(inc_pc_17_1),
    .I2(q_rptr_upd_10) 
);
defparam n916_s4.INIT=8'h35;
  LUT3 n917_s6 (
    .F(n917_9),
    .I0(ahb_dmem_addr_16_1),
    .I1(inc_pc_16_1),
    .I2(q_rptr_upd_10) 
);
defparam n917_s6.INIT=8'h35;
  LUT3 n919_s5 (
    .F(n919_8),
    .I0(ahb_dmem_addr_14_1),
    .I1(inc_pc_14_1),
    .I2(q_rptr_upd_10) 
);
defparam n919_s5.INIT=8'h35;
  LUT3 n920_s6 (
    .F(n920_9),
    .I0(ahb_dmem_addr_13_1),
    .I1(inc_pc_13_1),
    .I2(q_rptr_upd_10) 
);
defparam n920_s6.INIT=8'h35;
  LUT3 n921_s6 (
    .F(n921_9),
    .I0(ahb_dmem_addr_12_1),
    .I1(inc_pc_12_1),
    .I2(q_rptr_upd_10) 
);
defparam n921_s6.INIT=8'h35;
  LUT3 n922_s6 (
    .F(n922_9),
    .I0(ahb_dmem_addr_11_1),
    .I1(inc_pc_11_1),
    .I2(q_rptr_upd_10) 
);
defparam n922_s6.INIT=8'h35;
  LUT4 n922_s7 (
    .F(n922_10),
    .I0(n925_8),
    .I1(n639_4),
    .I2(imem_addr_next_5_9),
    .I3(n925_9) 
);
defparam n922_s7.INIT=16'h1000;
  LUT2 n925_s6 (
    .F(n925_9),
    .I0(pc_curr_next_5_4),
    .I1(n638_4) 
);
defparam n925_s6.INIT=4'h1;
  LUT3 n925_s7 (
    .F(n925_10),
    .I0(pc_curr_next_4_6),
    .I1(imem_addr_next_2_5),
    .I2(imem_addr_next_3_8) 
);
defparam n925_s7.INIT=8'h01;
  LUT3 n925_s8 (
    .F(n925_11),
    .I0(ahb_dmem_addr_8_1),
    .I1(inc_pc_8_1),
    .I2(q_rptr_upd_10) 
);
defparam n925_s8.INIT=8'h35;
  LUT3 imem_addr_next_3_s10 (
    .F(imem_addr_next_3_13),
    .I0(timer_dmem_addr[3]),
    .I1(inc_pc_3_1),
    .I2(q_rptr_upd_10) 
);
defparam imem_addr_next_3_s10.INIT=8'h35;
  LUT2 imem_addr_next_3_s11 (
    .F(imem_addr_next_3_14),
    .I0(imem_addr_next_2_5),
    .I1(imem_addr_next_3_8) 
);
defparam imem_addr_next_3_s11.INIT=4'h4;
  LUT3 imem_addr_next_2_s3 (
    .F(imem_addr_next_2_6),
    .I0(timer_dmem_addr[2]),
    .I1(inc_pc_2_6),
    .I2(q_rptr_upd_10) 
);
defparam imem_addr_next_2_s3.INIT=8'h35;
  LUT2 q_rptr_upd_s9 (
    .F(q_rptr_upd_13),
    .I0(n47_11),
    .I1(timer_dmem_wdata_11_18) 
);
defparam q_rptr_upd_s9.INIT=4'h8;
  LUT4 q_rptr_upd_s10 (
    .F(q_rptr_upd_14),
    .I0(ifu2idu_instr_o_14_6),
    .I1(\idu2exu_cmd.imm_15_4 ),
    .I2(q_rptr_upd_25),
    .I3(csr_mcause_ec_next_3_27) 
);
defparam q_rptr_upd_s10.INIT=16'h0010;
  LUT4 n902_s12 (
    .F(n902_15),
    .I0(n630_4),
    .I1(n917_6),
    .I2(n919_6),
    .I3(n918_10) 
);
defparam n902_s12.INIT=16'h0100;
  LUT4 n903_s9 (
    .F(n903_12),
    .I0(n910_8),
    .I1(n906_7),
    .I2(n902_17),
    .I3(n902_15) 
);
defparam n903_s9.INIT=16'h4000;
  LUT2 n906_s8 (
    .F(n906_11),
    .I0(n913_9),
    .I1(n912_6) 
);
defparam n906_s8.INIT=4'h1;
  LUT2 n902_s14 (
    .F(n902_17),
    .I0(n619_4),
    .I1(n618_4) 
);
defparam n902_s14.INIT=4'h1;
  LUT4 q_wptr_2_s7 (
    .F(q_wptr_2_12),
    .I0(csr_mepc_next_31_23),
    .I1(wfi_run_start_next_7),
    .I2(wfi_halted_ff),
    .I3(GND) 
);
defparam q_wptr_2_s7.INIT=16'h0001;
  LUT4 n434_s13 (
    .F(n434_19),
    .I0(tcm_imem_rdata_23),
    .I1(n433_18),
    .I2(q_wptr[1]),
    .I3(n430_17) 
);
defparam n434_s13.INIT=16'h888B;
  LUT4 n466_s13 (
    .F(n466_19),
    .I0(tcm_imem_rdata_23),
    .I1(n465_18),
    .I2(n430_17),
    .I3(q_wptr[1]) 
);
defparam n466_s13.INIT=16'h8B88;
  LUT4 n902_s15 (
    .F(n902_19),
    .I0(port_sel_15),
    .I1(n619_4),
    .I2(n618_4),
    .I3(n906_11) 
);
defparam n902_s15.INIT=16'h0200;
  LUT4 n906_s9 (
    .F(n906_13),
    .I0(n916_6),
    .I1(n913_9),
    .I2(n912_6),
    .I3(n913_8) 
);
defparam n906_s9.INIT=16'h0100;
  LUT4 n906_s10 (
    .F(n906_15),
    .I0(imem_addr_ff_26),
    .I1(imem_addr_ff_25),
    .I2(imem_addr_ff_24),
    .I3(n909_7) 
);
defparam n906_s10.INIT=16'h8000;
  LUT3 n918_s6 (
    .F(n918_10),
    .I0(n920_6),
    .I1(n922_6),
    .I2(n921_6) 
);
defparam n918_s6.INIT=8'h01;
  LUT3 n920_s8 (
    .F(n920_12),
    .I0(n922_6),
    .I1(n921_6),
    .I2(n922_8) 
);
defparam n920_s8.INIT=8'h10;
  LUT3 n920_s9 (
    .F(n920_14),
    .I0(imem_addr_ff_12),
    .I1(imem_addr_ff_11),
    .I2(n922_7) 
);
defparam n920_s9.INIT=8'h80;
  LUT4 imem_addr_next_5_s5 (
    .F(imem_addr_next_5_9),
    .I0(n27_7),
    .I1(pc_curr_next_4_6),
    .I2(imem_addr_next_2_5),
    .I3(imem_addr_next_3_8) 
);
defparam imem_addr_next_5_s5.INIT=16'h0002;
  LUT3 q_rptr_upd_s12 (
    .F(q_rptr_upd_17),
    .I0(n739_3),
    .I1(wfi_run_start_next_7),
    .I2(csr_mepc_next_31_15) 
);
defparam q_rptr_upd_s12.INIT=8'h20;
  LUT4 imem_addr_next_4_s11 (
    .F(imem_addr_next_4_15),
    .I0(n11_7),
    .I1(csr_mstatus_mie_next_15),
    .I2(imem_addr_next_2_5),
    .I3(imem_addr_next_3_8) 
);
defparam imem_addr_next_4_s11.INIT=16'h0001;
  LUT4 imem_addr_next_4_s12 (
    .F(imem_addr_next_4_17),
    .I0(imem_addr_next_4_19),
    .I1(n11_7),
    .I2(imem_addr_ff_0[2]),
    .I3(imem_addr_ff_3) 
);
defparam imem_addr_next_4_s12.INIT=16'hD000;
  LUT4 imem_addr_ff_31_s4 (
    .F(imem_addr_ff_31_9),
    .I0(imem_addr_ff_4),
    .I1(imem_addr_ff_5),
    .I2(imem_addr_ff_0[2]),
    .I3(imem_addr_ff_3) 
);
defparam imem_addr_ff_31_s4.INIT=16'h8000;
  LUT4 instr_hi_rvi_lo_ff_s5 (
    .F(instr_hi_rvi_lo_ff_11),
    .I0(imem_resp_discard_cnt_upd_5),
    .I1(imem_resp_discard_cnt[0]),
    .I2(imem_resp_discard_cnt[1]),
    .I3(imem_resp_discard_cnt[2]) 
);
defparam instr_hi_rvi_lo_ff_s5.INIT=16'h0002;
  LUT4 n905_s3 (
    .F(n905_7),
    .I0(n908_5),
    .I1(imem_addr_ff_27),
    .I2(n906_15),
    .I3(n902_8) 
);
defparam n905_s3.INIT=16'h8000;
  LUT4 n902_s16 (
    .F(n902_21),
    .I0(n620_4),
    .I1(n909_8),
    .I2(n913_8),
    .I3(n902_19) 
);
defparam n902_s16.INIT=16'h1000;
  LUT4 n436_s13 (
    .F(n436_19),
    .I0(tcm_imem_rdata_5),
    .I1(q_wptr[1]),
    .I2(q_wptr[0]),
    .I3(q_wptr_2_7) 
);
defparam n436_s13.INIT=16'h2000;
  LUT4 n468_s13 (
    .F(n468_19),
    .I0(tcm_imem_rdata_5),
    .I1(q_wptr[0]),
    .I2(q_wptr[1]),
    .I3(q_wptr_2_7) 
);
defparam n468_s13.INIT=16'h8000;
  LUT4 n416_s12 (
    .F(n416_18),
    .I0(n420_17),
    .I1(tcm_imem_rdata_9),
    .I2(n417_18),
    .I3(tcm_imem_rdata_31) 
);
defparam n416_s12.INIT=16'h8F88;
  LUT4 n415_s12 (
    .F(n415_18),
    .I0(n420_17),
    .I1(tcm_imem_rdata_10),
    .I2(n417_18),
    .I3(tcm_imem_rdata_31) 
);
defparam n415_s12.INIT=16'h8F88;
  LUT4 n414_s12 (
    .F(n414_18),
    .I0(n420_17),
    .I1(tcm_imem_rdata_11),
    .I2(n417_18),
    .I3(tcm_imem_rdata_31) 
);
defparam n414_s12.INIT=16'h8F88;
  LUT4 n412_s12 (
    .F(n412_18),
    .I0(n420_17),
    .I1(tcm_imem_rdata_13),
    .I2(n417_18),
    .I3(tcm_imem_rdata_31) 
);
defparam n412_s12.INIT=16'h8F88;
  LUT4 n411_s12 (
    .F(n411_18),
    .I0(n420_17),
    .I1(tcm_imem_rdata_20),
    .I2(n417_18),
    .I3(tcm_imem_rdata_31) 
);
defparam n411_s12.INIT=16'h8F88;
  LUT4 n410_s21 (
    .F(n410_27),
    .I0(n420_17),
    .I1(tcm_imem_rdata_19),
    .I2(n417_18),
    .I3(tcm_imem_rdata_31) 
);
defparam n410_s21.INIT=16'h8F88;
  LUT4 n448_s12 (
    .F(n448_18),
    .I0(n452_17),
    .I1(tcm_imem_rdata_9),
    .I2(n449_18),
    .I3(tcm_imem_rdata_31) 
);
defparam n448_s12.INIT=16'h8F88;
  LUT4 n447_s12 (
    .F(n447_18),
    .I0(n452_17),
    .I1(tcm_imem_rdata_10),
    .I2(n449_18),
    .I3(tcm_imem_rdata_31) 
);
defparam n447_s12.INIT=16'h8F88;
  LUT4 n446_s12 (
    .F(n446_18),
    .I0(n452_17),
    .I1(tcm_imem_rdata_11),
    .I2(n449_18),
    .I3(tcm_imem_rdata_31) 
);
defparam n446_s12.INIT=16'h8F88;
  LUT4 n444_s12 (
    .F(n444_18),
    .I0(n452_17),
    .I1(tcm_imem_rdata_13),
    .I2(n449_18),
    .I3(tcm_imem_rdata_31) 
);
defparam n444_s12.INIT=16'h8F88;
  LUT4 n443_s12 (
    .F(n443_18),
    .I0(n452_17),
    .I1(tcm_imem_rdata_20),
    .I2(n449_18),
    .I3(tcm_imem_rdata_31) 
);
defparam n443_s12.INIT=16'h8F88;
  LUT4 n442_s19 (
    .F(n442_25),
    .I0(n452_17),
    .I1(tcm_imem_rdata_19),
    .I2(n449_18),
    .I3(tcm_imem_rdata_31) 
);
defparam n442_s19.INIT=16'h8F88;
  LUT4 imem_resp_discard_cnt_upd_s3 (
    .F(imem_resp_discard_cnt_upd),
    .I0(imem_resp_discard_cnt_upd_4),
    .I1(tcm_imem_resp[0]),
    .I2(port_sel_r),
    .I3(q_rptr_upd_6) 
);
defparam imem_resp_discard_cnt_upd_s3.INIT=16'h40FF;
  LUT4 n973_s12 (
    .F(n973_20),
    .I0(n27_7),
    .I1(n908_5),
    .I2(tcm_imem_resp[0]),
    .I3(port_sel_r) 
);
defparam n973_s12.INIT=16'h8FFF;
  LUT4 n973_s13 (
    .F(n973_22),
    .I0(tcm_imem_resp[0]),
    .I1(port_sel_r),
    .I2(n27_7),
    .I3(n908_5) 
);
defparam n973_s13.INIT=16'h8777;
  LUT4 imem_addr_ff_31_s5 (
    .F(imem_addr_ff_31_11),
    .I0(n27_7),
    .I1(n908_5),
    .I2(imem_addr_ff_31_9),
    .I3(q_rptr_upd_6) 
);
defparam imem_addr_ff_31_s5.INIT=16'h80FF;
  LUT3 imem_addr_next_2_s4 (
    .F(imem_addr_next[2]),
    .I0(n27_7),
    .I1(n908_5),
    .I2(imem_addr_next_2_4) 
);
defparam imem_addr_next_2_s4.INIT=8'h87;
  LUT3 imem_addr_upd_s1 (
    .F(imem_addr_upd),
    .I0(n27_7),
    .I1(n908_5),
    .I2(q_rptr_upd_6) 
);
defparam imem_addr_upd_s1.INIT=8'h8F;
  LUT4 n421_s14 (
    .F(n421_20),
    .I0(tcm_imem_rdata_4),
    .I1(q_wptr[0]),
    .I2(q_wptr[1]),
    .I3(q_wptr_2_7) 
);
defparam n421_s14.INIT=16'h0200;
  LUT4 n420_s13 (
    .F(n420_19),
    .I0(tcm_imem_rdata_5),
    .I1(q_wptr[0]),
    .I2(q_wptr[1]),
    .I3(q_wptr_2_7) 
);
defparam n420_s13.INIT=16'h0200;
  LUT4 n453_s14 (
    .F(n453_20),
    .I0(tcm_imem_rdata_4),
    .I1(q_wptr[0]),
    .I2(q_wptr[1]),
    .I3(q_wptr_2_7) 
);
defparam n453_s14.INIT=16'h2000;
  LUT4 n452_s13 (
    .F(n452_19),
    .I0(tcm_imem_rdata_5),
    .I1(q_wptr[0]),
    .I2(q_wptr[1]),
    .I3(q_wptr_2_7) 
);
defparam n452_s13.INIT=16'h2000;
  LUT3 n470_s13 (
    .F(n470_19),
    .I0(port_sel_r),
    .I1(tcm_imem_rdata_19),
    .I2(\q_data[3]_15_8 ) 
);
defparam n470_s13.INIT=8'h80;
  LUT3 n454_s13 (
    .F(n454_19),
    .I0(\q_data[2]_15_8 ),
    .I1(port_sel_r),
    .I2(tcm_imem_rdata_19) 
);
defparam n454_s13.INIT=8'h40;
  LUT3 n438_s13 (
    .F(n438_19),
    .I0(port_sel_r),
    .I1(tcm_imem_rdata_19),
    .I2(\q_data[1]_15_8 ) 
);
defparam n438_s13.INIT=8'h80;
  LUT3 n422_s14 (
    .F(n422_20),
    .I0(\q_data[0]_15_8 ),
    .I1(port_sel_r),
    .I2(tcm_imem_rdata_19) 
);
defparam n422_s14.INIT=8'h40;
  LUT3 q_rptr_next_0_s4 (
    .F(q_rptr_next_0_9),
    .I0(\idu2exu_cmd.imm_23_6 ),
    .I1(instr_hi_rvi_lo_ff_11),
    .I2(n47_11) 
);
defparam q_rptr_next_0_s4.INIT=8'hB0;
  LUT4 n102_s4 (
    .F(n102_9),
    .I0(q_wptr[0]),
    .I1(new_pc_unaligned_ff),
    .I2(q_wptr_2_12),
    .I3(instr_hi_rvi_lo_ff_11) 
);
defparam n102_s4.INIT=16'h5455;
  LUT3 q_rptr_upd_s13 (
    .F(q_rptr_upd_19),
    .I0(n47_11),
    .I1(n47_16),
    .I2(exu2csr_rw_addr_11_9) 
);
defparam q_rptr_upd_s13.INIT=8'hE0;
  LUT4 imem_addr_next_3_s12 (
    .F(imem_addr_next_3_16),
    .I0(imem_addr_ff_3),
    .I1(q_rptr_upd_7),
    .I2(csr_mepc_next_31_15),
    .I3(q_rptr_upd_27) 
);
defparam imem_addr_next_3_s12.INIT=16'h4500;
  LUT4 \q_data[3]_15_s5  (
    .F(\q_data[3]_15_10 ),
    .I0(q_rptr_upd_7),
    .I1(csr_mepc_next_31_15),
    .I2(q_rptr_upd_27),
    .I3(\q_data[3]_15_8 ) 
);
defparam \q_data[3]_15_s5 .INIT=16'hB000;
  LUT4 \q_data[2]_15_s5  (
    .F(\q_data[2]_15_10 ),
    .I0(\q_data[2]_15_8 ),
    .I1(q_rptr_upd_7),
    .I2(csr_mepc_next_31_15),
    .I3(q_rptr_upd_27) 
);
defparam \q_data[2]_15_s5 .INIT=16'h4500;
  LUT4 \q_data[1]_15_s5  (
    .F(\q_data[1]_15_10 ),
    .I0(q_rptr_upd_7),
    .I1(csr_mepc_next_31_15),
    .I2(q_rptr_upd_27),
    .I3(\q_data[1]_15_8 ) 
);
defparam \q_data[1]_15_s5 .INIT=16'hB000;
  LUT4 \q_data[0]_15_s5  (
    .F(\q_data[0]_15_10 ),
    .I0(\q_data[0]_15_8 ),
    .I1(q_rptr_upd_7),
    .I2(csr_mepc_next_31_15),
    .I3(q_rptr_upd_27) 
);
defparam \q_data[0]_15_s5 .INIT=16'h4500;
  LUT4 new_pc_unaligned_ff_s2 (
    .F(new_pc_unaligned_ff_7),
    .I0(instr_hi_rvi_lo_ff_11),
    .I1(q_rptr_upd_7),
    .I2(csr_mepc_next_31_15),
    .I3(q_rptr_upd_27) 
);
defparam new_pc_unaligned_ff_s2.INIT=16'hBAFF;
  LUT4 q_rptr_upd_s14 (
    .F(q_rptr_upd),
    .I0(q_rptr_upd_17),
    .I1(q_rptr_upd_7),
    .I2(csr_mepc_next_31_15),
    .I3(q_rptr_upd_27) 
);
defparam q_rptr_upd_s14.INIT=16'hBAFF;
  LUT3 n104_s4 (
    .F(n104_9),
    .I0(q_wptr_2_14),
    .I1(n104_11),
    .I2(q_wptr[0]) 
);
defparam n104_s4.INIT=8'hD8;
  LUT3 n104_s5 (
    .F(n104_11),
    .I0(q_wptr[0]),
    .I1(q_wptr_2_7),
    .I2(q_rptr_upd_6) 
);
defparam n104_s5.INIT=8'h90;
  LUT3 q_wptr_2_s8 (
    .F(q_wptr_2_14),
    .I0(q_wptr_2_7),
    .I1(q_rptr_upd_6),
    .I2(q_wptr_2_8) 
);
defparam q_wptr_2_s8.INIT=8'hFB;
  LUT2 ifu_fsm_next_s3 (
    .F(ifu_fsm_next_7),
    .I0(wfi_halted_ff),
    .I1(GND) 
);
defparam ifu_fsm_next_s3.INIT=4'h4;
  LUT4 n910_s9 (
    .F(n910_14),
    .I0(csr_mstatus_mie_next_15),
    .I1(n910_9),
    .I2(n908_5),
    .I3(n623_5) 
);
defparam n910_s9.INIT=16'h0040;
  LUT4 n903_s11 (
    .F(n903_16),
    .I0(csr_mstatus_mie_next_15),
    .I1(n903_11),
    .I2(n922_8),
    .I3(n623_5) 
);
defparam n903_s11.INIT=16'h0040;
  LUT2 n908_s11 (
    .F(n908_15),
    .I0(n906_8),
    .I1(n910_8) 
);
defparam n908_s11.INIT=4'h2;
  LUT4 n919_s8 (
    .F(n919_14),
    .I0(imem_addr_ff_13),
    .I1(imem_addr_ff_12),
    .I2(imem_addr_ff_11),
    .I3(n922_7) 
);
defparam n919_s8.INIT=16'h8000;
  LUT4 imem_pnd_txns_cnt_upd_s1 (
    .F(imem_pnd_txns_cnt_upd),
    .I0(tcm_imem_resp[0]),
    .I1(port_sel_r),
    .I2(n27_7),
    .I3(n908_5) 
);
defparam imem_pnd_txns_cnt_upd_s1.INIT=16'h7888;
  LUT4 n907_s6 (
    .F(n907_11),
    .I0(csr_mstatus_mie_next_15),
    .I1(n908_15),
    .I2(n620_4),
    .I3(n909_8) 
);
defparam n907_s6.INIT=16'h0004;
  LUT3 n909_s11 (
    .F(n909_19),
    .I0(n906_8),
    .I1(n910_8),
    .I2(n908_5) 
);
defparam n909_s11.INIT=8'h20;
  LUT4 n918_s7 (
    .F(n918_12),
    .I0(n920_6),
    .I1(n922_6),
    .I2(n921_6),
    .I3(n922_8) 
);
defparam n918_s7.INIT=16'h0100;
  LUT4 n917_s8 (
    .F(n917_12),
    .I0(n919_6),
    .I1(n920_6),
    .I2(n922_6),
    .I3(n921_6) 
);
defparam n917_s8.INIT=16'h0001;
  LUT4 ifu_fsm_next_s4 (
    .F(ifu_fsm_next),
    .I0(q_rptr_upd_6),
    .I1(ifu_fsm_curr),
    .I2(wfi_halted_ff),
    .I3(GND) 
);
defparam ifu_fsm_next_s4.INIT=16'hD0DD;
  LUT4 q_rptr_upd_s16 (
    .F(q_rptr_upd_25),
    .I0(q_data_head_8),
    .I1(funct3[1]),
    .I2(funct3[0]),
    .I3(exu2csr_rw_addr_7_17) 
);
defparam q_rptr_upd_s16.INIT=16'h1000;
  LUT4 q_rptr_upd_s17 (
    .F(q_rptr_upd_27),
    .I0(csr_mstatus_mie_next_15),
    .I1(init_pc_v[3]),
    .I2(init_pc_v[2]),
    .I3(GND) 
);
defparam q_rptr_upd_s17.INIT=16'h0045;
  LUT3 n902_s21 (
    .F(n902_31),
    .I0(csr_mepc_next_31_14),
    .I1(csr_mepc_next_31_15),
    .I2(n902_11) 
);
defparam n902_s21.INIT=8'h0B;
  LUT3 n909_s12 (
    .F(n909_21),
    .I0(csr_mepc_next_31_14),
    .I1(csr_mepc_next_31_15),
    .I2(n909_8) 
);
defparam n909_s12.INIT=8'h0B;
  LUT3 n910_s11 (
    .F(n910_18),
    .I0(csr_mepc_next_31_14),
    .I1(csr_mepc_next_31_15),
    .I2(n910_8) 
);
defparam n910_s11.INIT=8'h0B;
  LUT3 n913_s10 (
    .F(n913_16),
    .I0(csr_mepc_next_31_14),
    .I1(csr_mepc_next_31_15),
    .I2(n913_9) 
);
defparam n913_s10.INIT=8'h0B;
  LUT3 n915_s8 (
    .F(n915_14),
    .I0(csr_mepc_next_31_14),
    .I1(csr_mepc_next_31_15),
    .I2(n915_7) 
);
defparam n915_s8.INIT=8'h0B;
  LUT3 n916_s7 (
    .F(n916_13),
    .I0(csr_mepc_next_31_14),
    .I1(csr_mepc_next_31_15),
    .I2(n916_6) 
);
defparam n916_s7.INIT=8'h0B;
  LUT3 n919_s9 (
    .F(n919_16),
    .I0(csr_mepc_next_31_14),
    .I1(csr_mepc_next_31_15),
    .I2(n919_6) 
);
defparam n919_s9.INIT=8'h0B;
  LUT3 n925_s11 (
    .F(n925_17),
    .I0(csr_mepc_next_31_14),
    .I1(csr_mepc_next_31_15),
    .I2(n925_8) 
);
defparam n925_s11.INIT=8'h0B;
  LUT3 n902_s22 (
    .F(n902_33),
    .I0(csr_mepc_next_31_14),
    .I1(csr_mepc_next_31_15),
    .I2(n902_12) 
);
defparam n902_s22.INIT=8'hB0;
  LUT3 n903_s13 (
    .F(n903_20),
    .I0(csr_mepc_next_31_14),
    .I1(csr_mepc_next_31_15),
    .I2(n615_4) 
);
defparam n903_s13.INIT=8'h0B;
  LUT3 n904_s8 (
    .F(n904_14),
    .I0(csr_mepc_next_31_14),
    .I1(csr_mepc_next_31_15),
    .I2(q_rptr_upd_6) 
);
defparam n904_s8.INIT=8'h0B;
  LUT3 n911_s7 (
    .F(n911_13),
    .I0(csr_mepc_next_31_14),
    .I1(csr_mepc_next_31_15),
    .I2(n906_13) 
);
defparam n911_s7.INIT=8'hB0;
  LUT3 n924_s6 (
    .F(n924_12),
    .I0(csr_mepc_next_31_14),
    .I1(csr_mepc_next_31_15),
    .I2(n922_10) 
);
defparam n924_s6.INIT=8'hB0;
  LUT3 n908_s13 (
    .F(n908_19),
    .I0(csr_mepc_next_31_14),
    .I1(csr_mepc_next_31_15),
    .I2(req_fifo_full) 
);
defparam n908_s13.INIT=8'hB0;
  LUT4 n11_s5 (
    .F(n11_10),
    .I0(n11_6),
    .I1(csr_mepc_next_31_14),
    .I2(csr_mepc_next_31_15),
    .I3(n11_7) 
);
defparam n11_s5.INIT=16'h0045;
  LUT4 n912_s7 (
    .F(n912_11),
    .I0(csr_mepc_next_31_14),
    .I1(csr_mepc_next_31_15),
    .I2(n11_7),
    .I3(n912_6) 
);
defparam n912_s7.INIT=16'h000B;
  LUT4 n914_s7 (
    .F(n914_11),
    .I0(csr_mepc_next_31_14),
    .I1(csr_mepc_next_31_15),
    .I2(n11_7),
    .I3(n914_6) 
);
defparam n914_s7.INIT=16'h000B;
  LUT4 n917_s9 (
    .F(n917_14),
    .I0(csr_mepc_next_31_14),
    .I1(csr_mepc_next_31_15),
    .I2(n11_7),
    .I3(n917_6) 
);
defparam n917_s9.INIT=16'h000B;
  LUT4 n920_s10 (
    .F(n920_16),
    .I0(csr_mepc_next_31_14),
    .I1(csr_mepc_next_31_15),
    .I2(n11_7),
    .I3(n920_6) 
);
defparam n920_s10.INIT=16'h000B;
  LUT4 n921_s7 (
    .F(n921_11),
    .I0(csr_mepc_next_31_14),
    .I1(csr_mepc_next_31_15),
    .I2(n11_7),
    .I3(n921_6) 
);
defparam n921_s7.INIT=16'h000B;
  LUT4 imem_addr_next_4_s13 (
    .F(imem_addr_next_4_19),
    .I0(csr_mepc_next_31_14),
    .I1(csr_mepc_next_31_15),
    .I2(imem_addr_next_2_5),
    .I3(imem_addr_next_3_8) 
);
defparam imem_addr_next_4_s13.INIT=16'h000B;
  DFFCE q_wptr_2_s0 (
    .Q(q_wptr[2]),
    .D(n102_6),
    .CLK(CLK_d),
    .CE(q_wptr_2_14),
    .CLEAR(n168_6) 
);
  DFFCE q_wptr_1_s0 (
    .Q(q_wptr[1]),
    .D(n103_6),
    .CLK(CLK_d),
    .CE(q_wptr_2_14),
    .CLEAR(n168_6) 
);
  DFFCE q_rptr_2_s0 (
    .Q(q_rptr[2]),
    .D(q_rptr_next[2]),
    .CLK(CLK_d),
    .CE(q_rptr_upd),
    .CLEAR(n168_6) 
);
  DFFCE q_rptr_1_s0 (
    .Q(q_rptr[1]),
    .D(q_rptr_next[1]),
    .CLK(CLK_d),
    .CE(q_rptr_upd),
    .CLEAR(n168_6) 
);
  DFFCE q_rptr_0_s0 (
    .Q(q_rptr[0]),
    .D(q_rptr_next[0]),
    .CLK(CLK_d),
    .CE(q_rptr_upd),
    .CLEAR(n168_6) 
);
  DFFCE \q_data[0]_15_s0  (
    .Q(\q_data[0] [15]),
    .D(n410_27),
    .CLK(CLK_d),
    .CE(\q_data[0]_15_10 ),
    .CLEAR(n168_6) 
);
  DFFCE \q_data[0]_14_s0  (
    .Q(\q_data[0] [14]),
    .D(n411_18),
    .CLK(CLK_d),
    .CE(\q_data[0]_15_10 ),
    .CLEAR(n168_6) 
);
  DFFCE \q_data[0]_13_s0  (
    .Q(\q_data[0] [13]),
    .D(n412_18),
    .CLK(CLK_d),
    .CE(\q_data[0]_15_10 ),
    .CLEAR(n168_6) 
);
  DFFCE \q_data[0]_11_s0  (
    .Q(\q_data[0] [11]),
    .D(n414_18),
    .CLK(CLK_d),
    .CE(\q_data[0]_15_10 ),
    .CLEAR(n168_6) 
);
  DFFCE \q_data[0]_10_s0  (
    .Q(\q_data[0] [10]),
    .D(n415_18),
    .CLK(CLK_d),
    .CE(\q_data[0]_15_10 ),
    .CLEAR(n168_6) 
);
  DFFCE \q_data[0]_9_s0  (
    .Q(\q_data[0] [9]),
    .D(n416_18),
    .CLK(CLK_d),
    .CE(\q_data[0]_15_10 ),
    .CLEAR(n168_6) 
);
  DFFCE \q_data[0]_8_s0  (
    .Q(\q_data[0] [8]),
    .D(n417_17),
    .CLK(CLK_d),
    .CE(\q_data[0]_15_10 ),
    .CLEAR(n168_6) 
);
  DFFCE \q_data[0]_7_s0  (
    .Q(\q_data[0] [7]),
    .D(n418_17),
    .CLK(CLK_d),
    .CE(\q_data[0]_15_10 ),
    .CLEAR(n168_6) 
);
  DFFCE \q_data[0]_6_s0  (
    .Q(\q_data[0] [6]),
    .D(n419_17),
    .CLK(CLK_d),
    .CE(\q_data[0]_15_10 ),
    .CLEAR(n168_6) 
);
  DFFCE \q_data[0]_5_s0  (
    .Q(\q_data[0] [5]),
    .D(n420_19),
    .CLK(CLK_d),
    .CE(\q_data[0]_15_10 ),
    .CLEAR(n168_6) 
);
  DFFCE \q_data[0]_4_s0  (
    .Q(\q_data[0] [4]),
    .D(n421_17),
    .CLK(CLK_d),
    .CE(\q_data[0]_15_10 ),
    .CLEAR(n168_6) 
);
  DFFCE \q_data[0]_3_s0  (
    .Q(\q_data[0] [3]),
    .D(n422_20),
    .CLK(CLK_d),
    .CE(\q_data[0]_15_10 ),
    .CLEAR(n168_6) 
);
  DFFCE \q_data[0]_2_s0  (
    .Q(\q_data[0] [2]),
    .D(n423_17),
    .CLK(CLK_d),
    .CE(\q_data[0]_15_10 ),
    .CLEAR(n168_6) 
);
  DFFCE \q_data[0]_1_s0  (
    .Q(\q_data[0] [1]),
    .D(n424_16),
    .CLK(CLK_d),
    .CE(\q_data[0]_15_10 ),
    .CLEAR(n168_6) 
);
  DFFCE \q_data[0]_0_s0  (
    .Q(\q_data[0] [0]),
    .D(n425_16),
    .CLK(CLK_d),
    .CE(\q_data[0]_15_10 ),
    .CLEAR(n168_6) 
);
  DFFCE \q_data[1]_15_s0  (
    .Q(\q_data[1] [15]),
    .D(n426_22),
    .CLK(CLK_d),
    .CE(\q_data[1]_15_10 ),
    .CLEAR(n168_6) 
);
  DFFCE \q_data[1]_14_s0  (
    .Q(\q_data[1] [14]),
    .D(n427_16),
    .CLK(CLK_d),
    .CE(\q_data[1]_15_10 ),
    .CLEAR(n168_6) 
);
  DFFCE \q_data[1]_13_s0  (
    .Q(\q_data[1] [13]),
    .D(n428_16),
    .CLK(CLK_d),
    .CE(\q_data[1]_15_10 ),
    .CLEAR(n168_6) 
);
  DFFCE \q_data[1]_11_s0  (
    .Q(\q_data[1] [11]),
    .D(n430_16),
    .CLK(CLK_d),
    .CE(\q_data[1]_15_10 ),
    .CLEAR(n168_6) 
);
  DFFCE \q_data[1]_10_s0  (
    .Q(\q_data[1] [10]),
    .D(n431_16),
    .CLK(CLK_d),
    .CE(\q_data[1]_15_10 ),
    .CLEAR(n168_6) 
);
  DFFCE \q_data[1]_9_s0  (
    .Q(\q_data[1] [9]),
    .D(n432_16),
    .CLK(CLK_d),
    .CE(\q_data[1]_15_10 ),
    .CLEAR(n168_6) 
);
  DFFCE \q_data[1]_8_s0  (
    .Q(\q_data[1] [8]),
    .D(n433_17),
    .CLK(CLK_d),
    .CE(\q_data[1]_15_10 ),
    .CLEAR(n168_6) 
);
  DFFCE \q_data[1]_7_s0  (
    .Q(\q_data[1] [7]),
    .D(n434_19),
    .CLK(CLK_d),
    .CE(\q_data[1]_15_10 ),
    .CLEAR(n168_6) 
);
  DFFCE \q_data[1]_6_s0  (
    .Q(\q_data[1] [6]),
    .D(n435_17),
    .CLK(CLK_d),
    .CE(\q_data[1]_15_10 ),
    .CLEAR(n168_6) 
);
  DFFCE \q_data[1]_5_s0  (
    .Q(\q_data[1] [5]),
    .D(n436_19),
    .CLK(CLK_d),
    .CE(\q_data[1]_15_10 ),
    .CLEAR(n168_6) 
);
  DFFCE \q_data[1]_4_s0  (
    .Q(\q_data[1] [4]),
    .D(n437_17),
    .CLK(CLK_d),
    .CE(\q_data[1]_15_10 ),
    .CLEAR(n168_6) 
);
  DFFCE \q_data[1]_3_s0  (
    .Q(\q_data[1] [3]),
    .D(n438_19),
    .CLK(CLK_d),
    .CE(\q_data[1]_15_10 ),
    .CLEAR(n168_6) 
);
  DFFCE \q_data[1]_2_s0  (
    .Q(\q_data[1] [2]),
    .D(n439_17),
    .CLK(CLK_d),
    .CE(\q_data[1]_15_10 ),
    .CLEAR(n168_6) 
);
  DFFCE \q_data[1]_1_s0  (
    .Q(\q_data[1] [1]),
    .D(n440_16),
    .CLK(CLK_d),
    .CE(\q_data[1]_15_10 ),
    .CLEAR(n168_6) 
);
  DFFCE \q_data[1]_0_s0  (
    .Q(\q_data[1] [0]),
    .D(n441_16),
    .CLK(CLK_d),
    .CE(\q_data[1]_15_10 ),
    .CLEAR(n168_6) 
);
  DFFCE \q_data[2]_15_s0  (
    .Q(\q_data[2] [15]),
    .D(n442_25),
    .CLK(CLK_d),
    .CE(\q_data[2]_15_10 ),
    .CLEAR(n168_6) 
);
  DFFCE \q_data[2]_14_s0  (
    .Q(\q_data[2] [14]),
    .D(n443_18),
    .CLK(CLK_d),
    .CE(\q_data[2]_15_10 ),
    .CLEAR(n168_6) 
);
  DFFCE \q_data[2]_13_s0  (
    .Q(\q_data[2] [13]),
    .D(n444_18),
    .CLK(CLK_d),
    .CE(\q_data[2]_15_10 ),
    .CLEAR(n168_6) 
);
  DFFCE \q_data[2]_11_s0  (
    .Q(\q_data[2] [11]),
    .D(n446_18),
    .CLK(CLK_d),
    .CE(\q_data[2]_15_10 ),
    .CLEAR(n168_6) 
);
  DFFCE \q_data[2]_10_s0  (
    .Q(\q_data[2] [10]),
    .D(n447_18),
    .CLK(CLK_d),
    .CE(\q_data[2]_15_10 ),
    .CLEAR(n168_6) 
);
  DFFCE \q_data[2]_9_s0  (
    .Q(\q_data[2] [9]),
    .D(n448_18),
    .CLK(CLK_d),
    .CE(\q_data[2]_15_10 ),
    .CLEAR(n168_6) 
);
  DFFCE \q_data[2]_8_s0  (
    .Q(\q_data[2] [8]),
    .D(n449_17),
    .CLK(CLK_d),
    .CE(\q_data[2]_15_10 ),
    .CLEAR(n168_6) 
);
  DFFCE \q_data[2]_7_s0  (
    .Q(\q_data[2] [7]),
    .D(n450_17),
    .CLK(CLK_d),
    .CE(\q_data[2]_15_10 ),
    .CLEAR(n168_6) 
);
  DFFCE \q_data[2]_6_s0  (
    .Q(\q_data[2] [6]),
    .D(n451_17),
    .CLK(CLK_d),
    .CE(\q_data[2]_15_10 ),
    .CLEAR(n168_6) 
);
  DFFCE \q_data[2]_5_s0  (
    .Q(\q_data[2] [5]),
    .D(n452_19),
    .CLK(CLK_d),
    .CE(\q_data[2]_15_10 ),
    .CLEAR(n168_6) 
);
  DFFCE \q_data[2]_4_s0  (
    .Q(\q_data[2] [4]),
    .D(n453_17),
    .CLK(CLK_d),
    .CE(\q_data[2]_15_10 ),
    .CLEAR(n168_6) 
);
  DFFCE \q_data[2]_3_s0  (
    .Q(\q_data[2] [3]),
    .D(n454_19),
    .CLK(CLK_d),
    .CE(\q_data[2]_15_10 ),
    .CLEAR(n168_6) 
);
  DFFCE \q_data[2]_2_s0  (
    .Q(\q_data[2] [2]),
    .D(n455_17),
    .CLK(CLK_d),
    .CE(\q_data[2]_15_10 ),
    .CLEAR(n168_6) 
);
  DFFCE \q_data[2]_1_s0  (
    .Q(\q_data[2] [1]),
    .D(n456_16),
    .CLK(CLK_d),
    .CE(\q_data[2]_15_10 ),
    .CLEAR(n168_6) 
);
  DFFCE \q_data[2]_0_s0  (
    .Q(\q_data[2] [0]),
    .D(n457_16),
    .CLK(CLK_d),
    .CE(\q_data[2]_15_10 ),
    .CLEAR(n168_6) 
);
  DFFCE \q_data[3]_15_s0  (
    .Q(\q_data[3] [15]),
    .D(n458_22),
    .CLK(CLK_d),
    .CE(\q_data[3]_15_10 ),
    .CLEAR(n168_6) 
);
  DFFCE \q_data[3]_14_s0  (
    .Q(\q_data[3] [14]),
    .D(n459_16),
    .CLK(CLK_d),
    .CE(\q_data[3]_15_10 ),
    .CLEAR(n168_6) 
);
  DFFCE \q_data[3]_13_s0  (
    .Q(\q_data[3] [13]),
    .D(n460_16),
    .CLK(CLK_d),
    .CE(\q_data[3]_15_10 ),
    .CLEAR(n168_6) 
);
  DFFCE \q_data[3]_11_s0  (
    .Q(\q_data[3] [11]),
    .D(n462_16),
    .CLK(CLK_d),
    .CE(\q_data[3]_15_10 ),
    .CLEAR(n168_6) 
);
  DFFCE \q_data[3]_10_s0  (
    .Q(\q_data[3] [10]),
    .D(n463_16),
    .CLK(CLK_d),
    .CE(\q_data[3]_15_10 ),
    .CLEAR(n168_6) 
);
  DFFCE \q_data[3]_9_s0  (
    .Q(\q_data[3] [9]),
    .D(n464_16),
    .CLK(CLK_d),
    .CE(\q_data[3]_15_10 ),
    .CLEAR(n168_6) 
);
  DFFCE \q_data[3]_8_s0  (
    .Q(\q_data[3] [8]),
    .D(n465_17),
    .CLK(CLK_d),
    .CE(\q_data[3]_15_10 ),
    .CLEAR(n168_6) 
);
  DFFCE \q_data[3]_7_s0  (
    .Q(\q_data[3] [7]),
    .D(n466_19),
    .CLK(CLK_d),
    .CE(\q_data[3]_15_10 ),
    .CLEAR(n168_6) 
);
  DFFCE \q_data[3]_6_s0  (
    .Q(\q_data[3] [6]),
    .D(n467_17),
    .CLK(CLK_d),
    .CE(\q_data[3]_15_10 ),
    .CLEAR(n168_6) 
);
  DFFCE \q_data[3]_5_s0  (
    .Q(\q_data[3] [5]),
    .D(n468_19),
    .CLK(CLK_d),
    .CE(\q_data[3]_15_10 ),
    .CLEAR(n168_6) 
);
  DFFCE \q_data[3]_4_s0  (
    .Q(\q_data[3] [4]),
    .D(n469_17),
    .CLK(CLK_d),
    .CE(\q_data[3]_15_10 ),
    .CLEAR(n168_6) 
);
  DFFCE \q_data[3]_3_s0  (
    .Q(\q_data[3] [3]),
    .D(n470_19),
    .CLK(CLK_d),
    .CE(\q_data[3]_15_10 ),
    .CLEAR(n168_6) 
);
  DFFCE \q_data[3]_2_s0  (
    .Q(\q_data[3] [2]),
    .D(n471_17),
    .CLK(CLK_d),
    .CE(\q_data[3]_15_10 ),
    .CLEAR(n168_6) 
);
  DFFCE \q_data[3]_1_s0  (
    .Q(\q_data[3] [1]),
    .D(n472_16),
    .CLK(CLK_d),
    .CE(\q_data[3]_15_10 ),
    .CLEAR(n168_6) 
);
  DFFCE \q_data[3]_0_s0  (
    .Q(\q_data[3] [0]),
    .D(n473_16),
    .CLK(CLK_d),
    .CE(\q_data[3]_15_10 ),
    .CLEAR(n168_6) 
);
  DFFC ifu_fsm_curr_s0 (
    .Q(ifu_fsm_curr),
    .D(ifu_fsm_next),
    .CLK(CLK_d),
    .CLEAR(n168_6) 
);
  DFFCE imem_addr_ff_31_s0 (
    .Q(imem_addr_ff_31),
    .D(n902_3),
    .CLK(CLK_d),
    .CE(imem_addr_ff_31_11),
    .CLEAR(n168_6) 
);
  DFFCE imem_addr_ff_30_s0 (
    .Q(imem_addr_ff_30),
    .D(n903_3),
    .CLK(CLK_d),
    .CE(imem_addr_ff_31_11),
    .CLEAR(n168_6) 
);
  DFFCE imem_addr_ff_29_s0 (
    .Q(imem_addr_ff_29),
    .D(n904_3),
    .CLK(CLK_d),
    .CE(imem_addr_ff_31_11),
    .CLEAR(n168_6) 
);
  DFFCE imem_addr_ff_28_s0 (
    .Q(imem_addr_ff_28),
    .D(n905_3),
    .CLK(CLK_d),
    .CE(imem_addr_ff_31_11),
    .CLEAR(n168_6) 
);
  DFFCE imem_addr_ff_27_s0 (
    .Q(imem_addr_ff_27),
    .D(n906_3),
    .CLK(CLK_d),
    .CE(imem_addr_ff_31_11),
    .CLEAR(n168_6) 
);
  DFFCE imem_addr_ff_26_s0 (
    .Q(imem_addr_ff_26),
    .D(n907_3),
    .CLK(CLK_d),
    .CE(imem_addr_ff_31_11),
    .CLEAR(n168_6) 
);
  DFFCE imem_addr_ff_25_s0 (
    .Q(imem_addr_ff_25),
    .D(n908_3),
    .CLK(CLK_d),
    .CE(imem_addr_ff_31_11),
    .CLEAR(n168_6) 
);
  DFFCE imem_addr_ff_24_s0 (
    .Q(imem_addr_ff_24),
    .D(n909_3),
    .CLK(CLK_d),
    .CE(imem_addr_ff_31_11),
    .CLEAR(n168_6) 
);
  DFFCE imem_addr_ff_23_s0 (
    .Q(imem_addr_ff_23),
    .D(n910_3),
    .CLK(CLK_d),
    .CE(imem_addr_ff_31_11),
    .CLEAR(n168_6) 
);
  DFFCE imem_addr_ff_22_s0 (
    .Q(imem_addr_ff_22),
    .D(n911_3),
    .CLK(CLK_d),
    .CE(imem_addr_ff_31_11),
    .CLEAR(n168_6) 
);
  DFFCE imem_addr_ff_21_s0 (
    .Q(imem_addr_ff_21),
    .D(n912_3),
    .CLK(CLK_d),
    .CE(imem_addr_ff_31_11),
    .CLEAR(n168_6) 
);
  DFFCE imem_addr_ff_20_s0 (
    .Q(imem_addr_ff_20),
    .D(n913_3),
    .CLK(CLK_d),
    .CE(imem_addr_ff_31_11),
    .CLEAR(n168_6) 
);
  DFFCE imem_addr_ff_19_s0 (
    .Q(imem_addr_ff_19),
    .D(n914_3),
    .CLK(CLK_d),
    .CE(imem_addr_ff_31_11),
    .CLEAR(n168_6) 
);
  DFFCE imem_addr_ff_18_s0 (
    .Q(imem_addr_ff_18),
    .D(n915_3),
    .CLK(CLK_d),
    .CE(imem_addr_ff_31_11),
    .CLEAR(n168_6) 
);
  DFFCE imem_addr_ff_17_s0 (
    .Q(imem_addr_ff_17),
    .D(n916_3),
    .CLK(CLK_d),
    .CE(imem_addr_ff_31_11),
    .CLEAR(n168_6) 
);
  DFFCE imem_addr_ff_16_s0 (
    .Q(imem_addr_ff_16),
    .D(n917_3),
    .CLK(CLK_d),
    .CE(imem_addr_ff_31_11),
    .CLEAR(n168_6) 
);
  DFFCE imem_addr_ff_15_s0 (
    .Q(imem_addr_ff_15),
    .D(n918_3),
    .CLK(CLK_d),
    .CE(imem_addr_ff_31_11),
    .CLEAR(n168_6) 
);
  DFFCE imem_addr_ff_14_s0 (
    .Q(imem_addr_ff_14),
    .D(n919_3),
    .CLK(CLK_d),
    .CE(imem_addr_ff_31_11),
    .CLEAR(n168_6) 
);
  DFFCE imem_addr_ff_13_s0 (
    .Q(imem_addr_ff_13),
    .D(n920_3),
    .CLK(CLK_d),
    .CE(imem_addr_ff_31_11),
    .CLEAR(n168_6) 
);
  DFFCE imem_addr_ff_12_s0 (
    .Q(imem_addr_ff_12),
    .D(n921_3),
    .CLK(CLK_d),
    .CE(imem_addr_ff_31_11),
    .CLEAR(n168_6) 
);
  DFFCE imem_addr_ff_11_s0 (
    .Q(imem_addr_ff_11),
    .D(n922_3),
    .CLK(CLK_d),
    .CE(imem_addr_ff_31_11),
    .CLEAR(n168_6) 
);
  DFFCE imem_addr_ff_10_s0 (
    .Q(imem_addr_ff_10),
    .D(n923_3),
    .CLK(CLK_d),
    .CE(imem_addr_ff_31_11),
    .CLEAR(n168_6) 
);
  DFFCE imem_addr_ff_9_s0 (
    .Q(imem_addr_ff_9),
    .D(n924_3),
    .CLK(CLK_d),
    .CE(imem_addr_ff_31_11),
    .CLEAR(n168_6) 
);
  DFFCE imem_addr_ff_8_s0 (
    .Q(imem_addr_ff_8),
    .D(n925_3),
    .CLK(CLK_d),
    .CE(imem_addr_ff_31_11),
    .CLEAR(n168_6) 
);
  DFFCE imem_addr_ff_7_s0 (
    .Q(imem_addr_ff_0[7]),
    .D(n926_3),
    .CLK(CLK_d),
    .CE(imem_addr_ff_31_11),
    .CLEAR(n168_6) 
);
  DFFCE imem_addr_ff_6_s0 (
    .Q(imem_addr_ff_6),
    .D(n927_3),
    .CLK(CLK_d),
    .CE(imem_addr_ff_31_11),
    .CLEAR(n168_6) 
);
  DFFCE imem_addr_ff_5_s0 (
    .Q(imem_addr_ff_5),
    .D(imem_addr_next[5]),
    .CLK(CLK_d),
    .CE(imem_addr_upd),
    .CLEAR(n168_6) 
);
  DFFCE imem_addr_ff_4_s0 (
    .Q(imem_addr_ff_4),
    .D(imem_addr_next[4]),
    .CLK(CLK_d),
    .CE(imem_addr_upd),
    .CLEAR(n168_6) 
);
  DFFCE imem_addr_ff_3_s0 (
    .Q(imem_addr_ff_3),
    .D(imem_addr_next[3]),
    .CLK(CLK_d),
    .CE(imem_addr_upd),
    .CLEAR(n168_6) 
);
  DFFCE imem_addr_ff_2_s0 (
    .Q(imem_addr_ff_0[2]),
    .D(imem_addr_next[2]),
    .CLK(CLK_d),
    .CE(imem_addr_upd),
    .CLEAR(n168_6) 
);
  DFFCE imem_pnd_txns_cnt_2_s0 (
    .Q(imem_pnd_txns_cnt[2]),
    .D(imem_pnd_txns_cnt_next[2]),
    .CLK(CLK_d),
    .CE(imem_pnd_txns_cnt_upd),
    .CLEAR(n168_6) 
);
  DFFCE imem_pnd_txns_cnt_1_s0 (
    .Q(imem_pnd_txns_cnt[1]),
    .D(imem_pnd_txns_cnt_next[1]),
    .CLK(CLK_d),
    .CE(imem_pnd_txns_cnt_upd),
    .CLEAR(n168_6) 
);
  DFFCE imem_pnd_txns_cnt_0_s0 (
    .Q(imem_pnd_txns_cnt[0]),
    .D(imem_pnd_txns_cnt_next[0]),
    .CLK(CLK_d),
    .CE(imem_pnd_txns_cnt_upd),
    .CLEAR(n168_6) 
);
  DFFCE imem_resp_discard_cnt_2_s0 (
    .Q(imem_resp_discard_cnt[2]),
    .D(imem_resp_discard_cnt_next[2]),
    .CLK(CLK_d),
    .CE(imem_resp_discard_cnt_upd),
    .CLEAR(n168_6) 
);
  DFFCE imem_resp_discard_cnt_1_s0 (
    .Q(imem_resp_discard_cnt[1]),
    .D(imem_resp_discard_cnt_next[1]),
    .CLK(CLK_d),
    .CE(imem_resp_discard_cnt_upd),
    .CLEAR(n168_6) 
);
  DFFCE imem_resp_discard_cnt_0_s0 (
    .Q(imem_resp_discard_cnt[0]),
    .D(imem_resp_discard_cnt_next[0]),
    .CLK(CLK_d),
    .CE(imem_resp_discard_cnt_upd),
    .CLEAR(n168_6) 
);
  DFFCE new_pc_unaligned_ff_s0 (
    .Q(new_pc_unaligned_ff),
    .D(n11_10),
    .CLK(CLK_d),
    .CE(new_pc_unaligned_ff_7),
    .CLEAR(n168_6) 
);
  DFFCE instr_hi_rvi_lo_ff_s1 (
    .Q(instr_hi_rvi_lo_ff),
    .D(n38_6),
    .CLK(CLK_d),
    .CE(new_pc_unaligned_ff_7),
    .CLEAR(n168_6) 
);
defparam instr_hi_rvi_lo_ff_s1.INIT=1'b0;
  DFFC q_wptr_0_s2 (
    .Q(q_wptr[0]),
    .D(n104_9),
    .CLK(CLK_d),
    .CLEAR(n168_6) 
);
defparam q_wptr_0_s2.INIT=1'b0;
  ALU q_ocpd_h_0_s (
    .SUM(q_ocpd_h[0]),
    .COUT(q_ocpd_h_0_3),
    .I0(q_wptr[0]),
    .I1(q_rptr[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam q_ocpd_h_0_s.ALU_MODE=1;
  ALU q_ocpd_h_1_s (
    .SUM(q_ocpd_h[1]),
    .COUT(q_ocpd_h_1_3),
    .I0(q_wptr[1]),
    .I1(q_rptr[1]),
    .I3(GND),
    .CIN(q_ocpd_h_0_3) 
);
defparam q_ocpd_h_1_s.ALU_MODE=1;
  ALU q_ocpd_h_2_s (
    .SUM(q_ocpd_h[2]),
    .COUT(q_ocpd_h_2_0_COUT),
    .I0(q_wptr[2]),
    .I1(q_rptr[2]),
    .I3(GND),
    .CIN(q_ocpd_h_1_3) 
);
defparam q_ocpd_h_2_s.ALU_MODE=1;
  ALU imem_vd_pnd_txns_cnt_0_s (
    .SUM(imem_vd_pnd_txns_cnt[0]),
    .COUT(imem_vd_pnd_txns_cnt_0_3),
    .I0(imem_pnd_txns_cnt[0]),
    .I1(imem_resp_discard_cnt[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam imem_vd_pnd_txns_cnt_0_s.ALU_MODE=1;
  ALU imem_vd_pnd_txns_cnt_1_s (
    .SUM(imem_vd_pnd_txns_cnt[1]),
    .COUT(imem_vd_pnd_txns_cnt_1_3),
    .I0(imem_pnd_txns_cnt[1]),
    .I1(imem_resp_discard_cnt[1]),
    .I3(GND),
    .CIN(imem_vd_pnd_txns_cnt_0_3) 
);
defparam imem_vd_pnd_txns_cnt_1_s.ALU_MODE=1;
  ALU imem_vd_pnd_txns_cnt_2_s (
    .SUM(imem_vd_pnd_txns_cnt[2]),
    .COUT(imem_vd_pnd_txns_cnt_2_0_COUT),
    .I0(imem_pnd_txns_cnt[2]),
    .I1(imem_resp_discard_cnt[2]),
    .I3(GND),
    .CIN(imem_vd_pnd_txns_cnt_1_3) 
);
defparam imem_vd_pnd_txns_cnt_2_s.ALU_MODE=1;
  ALU q_free_h_next_0_s1 (
    .SUM(q_free_h_next[0]),
    .COUT(q_free_h_next_0_7),
    .I0(q_wptr[0]),
    .I1(q_rptr_next[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam q_free_h_next_0_s1.ALU_MODE=0;
  ALU q_free_h_next_1_s1 (
    .SUM(q_free_h_next[1]),
    .COUT(q_free_h_next_1_7),
    .I0(q_free_h_next_1_17),
    .I1(q_rptr_next[1]),
    .I3(GND),
    .CIN(q_free_h_next_0_7) 
);
defparam q_free_h_next_1_s1.ALU_MODE=0;
  ALU q_free_h_next_2_s1 (
    .SUM(q_free_h_next[2]),
    .COUT(q_free_h_next_2_2_COUT),
    .I0(q_free_h_next_2_12),
    .I1(q_rptr_next[2]),
    .I3(GND),
    .CIN(q_free_h_next_1_7) 
);
defparam q_free_h_next_2_s1.ALU_MODE=0;
  ALU imem_pnd_txns_cnt_next_0_s1 (
    .SUM(imem_pnd_txns_cnt_next[0]),
    .COUT(imem_pnd_txns_cnt_next_0_5),
    .I0(imem_pnd_txns_cnt[0]),
    .I1(n973_22),
    .I3(GND),
    .CIN(GND) 
);
defparam imem_pnd_txns_cnt_next_0_s1.ALU_MODE=1;
  ALU imem_pnd_txns_cnt_next_1_s1 (
    .SUM(imem_pnd_txns_cnt_next[1]),
    .COUT(imem_pnd_txns_cnt_next_1_5),
    .I0(imem_pnd_txns_cnt[1]),
    .I1(n973_20),
    .I3(GND),
    .CIN(imem_pnd_txns_cnt_next_0_5) 
);
defparam imem_pnd_txns_cnt_next_1_s1.ALU_MODE=1;
  ALU imem_pnd_txns_cnt_next_2_s1 (
    .SUM(imem_pnd_txns_cnt_next[2]),
    .COUT(imem_pnd_txns_cnt_next_2_2_COUT),
    .I0(imem_pnd_txns_cnt[2]),
    .I1(n973_20),
    .I3(GND),
    .CIN(imem_pnd_txns_cnt_next_1_5) 
);
defparam imem_pnd_txns_cnt_next_2_s1.ALU_MODE=1;
  ALU n737_s0 (
    .SUM(n737_1_SUM),
    .COUT(n737_3),
    .I0(q_rptr[0]),
    .I1(q_wptr[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n737_s0.ALU_MODE=3;
  ALU n738_s0 (
    .SUM(n738_1_SUM),
    .COUT(n738_3),
    .I0(q_rptr[1]),
    .I1(q_wptr[1]),
    .I3(GND),
    .CIN(n737_3) 
);
defparam n738_s0.ALU_MODE=3;
  ALU n739_s0 (
    .SUM(n739_1_SUM),
    .COUT(n739_3),
    .I0(q_rptr[2]),
    .I1(q_wptr[2]),
    .I3(GND),
    .CIN(n738_3) 
);
defparam n739_s0.ALU_MODE=3;
  INV n168_s2 (
    .O(n168_6),
    .I(reset_n_ff) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* scr1_pipe_ifu */
module scr1_pipe_idu (
  ifu2idu_instr_o_13_6,
  dmem_cmd_store_4,
  ifu2idu_instr_o_14_7,
  ifu2idu_instr_o_14_8,
  timer_dmem_wdata_11_4,
  timer_dmem_wdata_11_5,
  instr_hi_rvi_lo_ff_11,
  n422_18,
  ifu2idu_instr_o_13_8,
  csr_w_data_9_12,
  csr_w_data_9_10,
  new_pc_unaligned_ff,
  ifu2idu_instr_o_14_9,
  dmem_cmd_store_7,
  ifu2idu_instr_o_14_6,
  n1258_12,
  instr_hi_rvi_lo_ff,
  q_rptr_upd_10,
  ialu_main_op2_31_5,
  ialu_addr_op1_31_7,
  n38_8,
  imem_resp_discard_cnt_upd_5,
  imem_resp_discard_cnt_upd_4,
  ialu_main_op2_31_16,
  n1258_26,
  n739_3,
  port_sel_r,
  dmem_cmd_store_16,
  dmem_cmd_store_10,
  csr_mcause_ec_next_0_16,
  n423_18,
  csr_mcause_ec_next_3_21,
  q_rptr_upd_13,
  csr_mcause_ec_next_3_15,
  csr_w_data_1_14,
  csr_mcause_ec_next_0_18,
  ialu_addr_op1_31_15,
  ialu_addr_op1_31_13,
  ialu_main_op2_31_10,
  csr_mcause_ec_next_3_22,
  q_data_next_0,
  q_data_next_1,
  q_data_next_2,
  q_data_next_3,
  q_data_next_4,
  q_data_next_5,
  q_data_next_6,
  q_data_next_7,
  q_data_next_8,
  q_data_next_9,
  q_data_next_10,
  q_data_next_11,
  q_data_next_12,
  q_data_next_13,
  q_data_next_15,
  tcm_imem_rdata_1,
  tcm_imem_rdata_4,
  tcm_imem_rdata_5,
  tcm_imem_rdata_9,
  tcm_imem_rdata_10,
  tcm_imem_rdata_11,
  tcm_imem_rdata_13,
  tcm_imem_rdata_18,
  tcm_imem_rdata_19,
  tcm_imem_rdata_20,
  tcm_imem_rdata_22,
  tcm_imem_rdata_23,
  tcm_imem_rdata_24,
  tcm_imem_rdata_31,
  q_data_head_0,
  q_data_head_1,
  q_data_head_2,
  q_data_head_3,
  q_data_head_4,
  q_data_head_5,
  q_data_head_6,
  q_data_head_7,
  q_data_head_8,
  q_data_head_9,
  q_data_head_10,
  q_data_head_11,
  q_data_head_12,
  q_data_head_15,
  imem_resp_discard_cnt,
  tcm_imem_resp,
  q_ocpd_h,
  n78_13,
  n102_13,
  n103_13,
  n104_13,
  n255_13,
  n258_13,
  n769_19,
  n47_10,
  funct3_2_4,
  funct3_2_5,
  \idu2exu_cmd.imm_31_3 ,
  \idu2exu_cmd.imm_31_5 ,
  \idu2exu_cmd.imm_25_3 ,
  \idu2exu_cmd.imm_24_3 ,
  \idu2exu_cmd.imm_23_3 ,
  \idu2exu_cmd.imm_22_3 ,
  \idu2exu_cmd.imm_21_3 ,
  \idu2exu_cmd.imm_20_3 ,
  \idu2exu_cmd.imm_19_4 ,
  \idu2exu_cmd.imm_18_3 ,
  \idu2exu_cmd.imm_17_3 ,
  \idu2exu_cmd.imm_16_3 ,
  \idu2exu_cmd.imm_16_4 ,
  \idu2exu_cmd.imm_16_5 ,
  \idu2exu_cmd.imm_15_3 ,
  \idu2exu_cmd.imm_15_4 ,
  \idu2exu_cmd.imm_14_3 ,
  \idu2exu_cmd.imm_12_3 ,
  exu2csr_rw_addr_11_3,
  exu2csr_rw_addr_11_4,
  exu2csr_rw_addr_10_3,
  exu2csr_rw_addr_10_4,
  exu2csr_rw_addr_9_3,
  exu2csr_rw_addr_8_3,
  exu2csr_rw_addr_8_4,
  exu2csr_rw_addr_7_4,
  exu2csr_rw_addr_7_5,
  exu2csr_rw_addr_6_3,
  exu2csr_rw_addr_6_4,
  exu2csr_rw_addr_5_3,
  exu2csr_rw_addr_5_4,
  exu2csr_rw_addr_4_3,
  exu2csr_rw_addr_4_4,
  exu2csr_rw_addr_3_3,
  exu2csr_rw_addr_3_4,
  exu2csr_rw_addr_2_3,
  exu2csr_rw_addr_2_4,
  exu2csr_rw_addr_1_5,
  exu2mprf_rd_addr_3_7,
  n47_11,
  \idu2exu_cmd.lsu_cmd_0_4 ,
  \idu2exu_cmd.lsu_cmd_2_4 ,
  funct3_2_6,
  funct3_2_7,
  \idu2exu_cmd.imm_31_7 ,
  \idu2exu_cmd.imm_31_10 ,
  \idu2exu_cmd.imm_29_6 ,
  \idu2exu_cmd.imm_23_6 ,
  \idu2exu_cmd.imm_22_4 ,
  \idu2exu_cmd.imm_20_4 ,
  \idu2exu_cmd.imm_19_6 ,
  exu2csr_rw_addr_11_8,
  exu2csr_rw_addr_10_8,
  exu2csr_rw_addr_9_6,
  exu2csr_rw_addr_8_5,
  exu2csr_rw_addr_7_6,
  exu2csr_rw_addr_7_8,
  exu2csr_rw_addr_6_8,
  exu2csr_rw_addr_4_5,
  exu2csr_rw_addr_3_6,
  exu2csr_rw_addr_3_7,
  exu2csr_rw_addr_2_5,
  exu2csr_rw_addr_1_7,
  exu2csr_rw_addr_0_6,
  exu2csr_rw_addr_0_7,
  exu2csr_rw_addr_0_9,
  exu2mprf_rd_addr_3_10,
  exu2mprf_rd_addr_3_12,
  exu2mprf_rd_addr_3_16,
  n47_14,
  \idu2exu_cmd.lsu_cmd_0_6 ,
  \idu2exu_cmd.lsu_cmd_1_5 ,
  \idu2exu_cmd.lsu_cmd_2_5 ,
  \idu2exu_cmd.imm_31_13 ,
  \idu2exu_cmd.imm_29_7 ,
  \idu2exu_cmd.imm_13_6 ,
  exu2csr_rw_addr_11_9,
  exu2csr_rw_addr_11_11,
  exu2csr_rw_addr_10_9,
  exu2csr_rw_addr_0_14,
  \idu2exu_cmd.lsu_cmd_1_6 ,
  \idu2exu_cmd.imm_19_15 ,
  exu2csr_rw_addr_11_12,
  exu2csr_rw_addr_11_13,
  exu2csr_rw_addr_7_17,
  exu2csr_rw_addr_7_18,
  exu2csr_rw_addr_3_15,
  exu2csr_rw_addr_0_20,
  exu2csr_rw_addr_0_21,
  \idu2exu_cmd.imm_16_14 ,
  exu2csr_rw_addr_0_23,
  \idu2exu_cmd.imm_14_8 ,
  \idu2exu_cmd.imm_31_21 ,
  exu2csr_rw_addr_5_10,
  exu2csr_rw_addr_11_16,
  exu2csr_rw_addr_6_15,
  n47_16,
  exu2mprf_rd_addr_3_20,
  exu2csr_rw_addr_0_25,
  exu2mprf_rd_addr_3_22,
  exu2mprf_rd_addr_3_24,
  exu2mprf_rd_addr_3_26,
  \idu2exu_cmd.lsu_cmd_1_9 ,
  \idu2exu_cmd.imm_13_8 ,
  exu2csr_rw_addr_7_24,
  exu2mprf_rd_addr_3_28,
  \idu2exu_cmd.lsu_cmd_0_14 ,
  exu2mprf_rd_addr_0_16,
  \idu2exu_cmd.imm_12 ,
  \idu2exu_cmd.imm_13 ,
  \idu2exu_cmd.imm_14 ,
  \idu2exu_cmd.imm_15 ,
  \idu2exu_cmd.imm_16 ,
  \idu2exu_cmd.imm_17 ,
  \idu2exu_cmd.imm_18 ,
  \idu2exu_cmd.imm_19 ,
  \idu2exu_cmd.imm_20 ,
  \idu2exu_cmd.imm_21 ,
  \idu2exu_cmd.imm_22 ,
  \idu2exu_cmd.imm_23 ,
  \idu2exu_cmd.imm_24 ,
  \idu2exu_cmd.imm_25 ,
  \idu2exu_cmd.imm_26 ,
  \idu2exu_cmd.imm_27 ,
  \idu2exu_cmd.imm_28 ,
  \idu2exu_cmd.imm_29 ,
  \idu2exu_cmd.imm_31 ,
  exu2csr_rw_addr,
  exu2mprf_rd_addr,
  \idu2exu_cmd.lsu_cmd ,
  funct3
)
;
input ifu2idu_instr_o_13_6;
input dmem_cmd_store_4;
input ifu2idu_instr_o_14_7;
input ifu2idu_instr_o_14_8;
input timer_dmem_wdata_11_4;
input timer_dmem_wdata_11_5;
input instr_hi_rvi_lo_ff_11;
input n422_18;
input ifu2idu_instr_o_13_8;
input csr_w_data_9_12;
input csr_w_data_9_10;
input new_pc_unaligned_ff;
input ifu2idu_instr_o_14_9;
input dmem_cmd_store_7;
input ifu2idu_instr_o_14_6;
input n1258_12;
input instr_hi_rvi_lo_ff;
input q_rptr_upd_10;
input ialu_main_op2_31_5;
input ialu_addr_op1_31_7;
input n38_8;
input imem_resp_discard_cnt_upd_5;
input imem_resp_discard_cnt_upd_4;
input ialu_main_op2_31_16;
input n1258_26;
input n739_3;
input port_sel_r;
input dmem_cmd_store_16;
input dmem_cmd_store_10;
input csr_mcause_ec_next_0_16;
input n423_18;
input csr_mcause_ec_next_3_21;
input q_rptr_upd_13;
input csr_mcause_ec_next_3_15;
input csr_w_data_1_14;
input csr_mcause_ec_next_0_18;
input ialu_addr_op1_31_15;
input ialu_addr_op1_31_13;
input ialu_main_op2_31_10;
input csr_mcause_ec_next_3_22;
input q_data_next_0;
input q_data_next_1;
input q_data_next_2;
input q_data_next_3;
input q_data_next_4;
input q_data_next_5;
input q_data_next_6;
input q_data_next_7;
input q_data_next_8;
input q_data_next_9;
input q_data_next_10;
input q_data_next_11;
input q_data_next_12;
input q_data_next_13;
input q_data_next_15;
input tcm_imem_rdata_1;
input tcm_imem_rdata_4;
input tcm_imem_rdata_5;
input tcm_imem_rdata_9;
input tcm_imem_rdata_10;
input tcm_imem_rdata_11;
input tcm_imem_rdata_13;
input tcm_imem_rdata_18;
input tcm_imem_rdata_19;
input tcm_imem_rdata_20;
input tcm_imem_rdata_22;
input tcm_imem_rdata_23;
input tcm_imem_rdata_24;
input tcm_imem_rdata_31;
input q_data_head_0;
input q_data_head_1;
input q_data_head_2;
input q_data_head_3;
input q_data_head_4;
input q_data_head_5;
input q_data_head_6;
input q_data_head_7;
input q_data_head_8;
input q_data_head_9;
input q_data_head_10;
input q_data_head_11;
input q_data_head_12;
input q_data_head_15;
input [2:0] imem_resp_discard_cnt;
input [0:0] tcm_imem_resp;
input [2:0] q_ocpd_h;
output n78_13;
output n102_13;
output n103_13;
output n104_13;
output n255_13;
output n258_13;
output n769_19;
output n47_10;
output funct3_2_4;
output funct3_2_5;
output \idu2exu_cmd.imm_31_3 ;
output \idu2exu_cmd.imm_31_5 ;
output \idu2exu_cmd.imm_25_3 ;
output \idu2exu_cmd.imm_24_3 ;
output \idu2exu_cmd.imm_23_3 ;
output \idu2exu_cmd.imm_22_3 ;
output \idu2exu_cmd.imm_21_3 ;
output \idu2exu_cmd.imm_20_3 ;
output \idu2exu_cmd.imm_19_4 ;
output \idu2exu_cmd.imm_18_3 ;
output \idu2exu_cmd.imm_17_3 ;
output \idu2exu_cmd.imm_16_3 ;
output \idu2exu_cmd.imm_16_4 ;
output \idu2exu_cmd.imm_16_5 ;
output \idu2exu_cmd.imm_15_3 ;
output \idu2exu_cmd.imm_15_4 ;
output \idu2exu_cmd.imm_14_3 ;
output \idu2exu_cmd.imm_12_3 ;
output exu2csr_rw_addr_11_3;
output exu2csr_rw_addr_11_4;
output exu2csr_rw_addr_10_3;
output exu2csr_rw_addr_10_4;
output exu2csr_rw_addr_9_3;
output exu2csr_rw_addr_8_3;
output exu2csr_rw_addr_8_4;
output exu2csr_rw_addr_7_4;
output exu2csr_rw_addr_7_5;
output exu2csr_rw_addr_6_3;
output exu2csr_rw_addr_6_4;
output exu2csr_rw_addr_5_3;
output exu2csr_rw_addr_5_4;
output exu2csr_rw_addr_4_3;
output exu2csr_rw_addr_4_4;
output exu2csr_rw_addr_3_3;
output exu2csr_rw_addr_3_4;
output exu2csr_rw_addr_2_3;
output exu2csr_rw_addr_2_4;
output exu2csr_rw_addr_1_5;
output exu2mprf_rd_addr_3_7;
output n47_11;
output \idu2exu_cmd.lsu_cmd_0_4 ;
output \idu2exu_cmd.lsu_cmd_2_4 ;
output funct3_2_6;
output funct3_2_7;
output \idu2exu_cmd.imm_31_7 ;
output \idu2exu_cmd.imm_31_10 ;
output \idu2exu_cmd.imm_29_6 ;
output \idu2exu_cmd.imm_23_6 ;
output \idu2exu_cmd.imm_22_4 ;
output \idu2exu_cmd.imm_20_4 ;
output \idu2exu_cmd.imm_19_6 ;
output exu2csr_rw_addr_11_8;
output exu2csr_rw_addr_10_8;
output exu2csr_rw_addr_9_6;
output exu2csr_rw_addr_8_5;
output exu2csr_rw_addr_7_6;
output exu2csr_rw_addr_7_8;
output exu2csr_rw_addr_6_8;
output exu2csr_rw_addr_4_5;
output exu2csr_rw_addr_3_6;
output exu2csr_rw_addr_3_7;
output exu2csr_rw_addr_2_5;
output exu2csr_rw_addr_1_7;
output exu2csr_rw_addr_0_6;
output exu2csr_rw_addr_0_7;
output exu2csr_rw_addr_0_9;
output exu2mprf_rd_addr_3_10;
output exu2mprf_rd_addr_3_12;
output exu2mprf_rd_addr_3_16;
output n47_14;
output \idu2exu_cmd.lsu_cmd_0_6 ;
output \idu2exu_cmd.lsu_cmd_1_5 ;
output \idu2exu_cmd.lsu_cmd_2_5 ;
output \idu2exu_cmd.imm_31_13 ;
output \idu2exu_cmd.imm_29_7 ;
output \idu2exu_cmd.imm_13_6 ;
output exu2csr_rw_addr_11_9;
output exu2csr_rw_addr_11_11;
output exu2csr_rw_addr_10_9;
output exu2csr_rw_addr_0_14;
output \idu2exu_cmd.lsu_cmd_1_6 ;
output \idu2exu_cmd.imm_19_15 ;
output exu2csr_rw_addr_11_12;
output exu2csr_rw_addr_11_13;
output exu2csr_rw_addr_7_17;
output exu2csr_rw_addr_7_18;
output exu2csr_rw_addr_3_15;
output exu2csr_rw_addr_0_20;
output exu2csr_rw_addr_0_21;
output \idu2exu_cmd.imm_16_14 ;
output exu2csr_rw_addr_0_23;
output \idu2exu_cmd.imm_14_8 ;
output \idu2exu_cmd.imm_31_21 ;
output exu2csr_rw_addr_5_10;
output exu2csr_rw_addr_11_16;
output exu2csr_rw_addr_6_15;
output n47_16;
output exu2mprf_rd_addr_3_20;
output exu2csr_rw_addr_0_25;
output exu2mprf_rd_addr_3_22;
output exu2mprf_rd_addr_3_24;
output exu2mprf_rd_addr_3_26;
output \idu2exu_cmd.lsu_cmd_1_9 ;
output \idu2exu_cmd.imm_13_8 ;
output exu2csr_rw_addr_7_24;
output exu2mprf_rd_addr_3_28;
output \idu2exu_cmd.lsu_cmd_0_14 ;
output exu2mprf_rd_addr_0_16;
output \idu2exu_cmd.imm_12 ;
output \idu2exu_cmd.imm_13 ;
output \idu2exu_cmd.imm_14 ;
output \idu2exu_cmd.imm_15 ;
output \idu2exu_cmd.imm_16 ;
output \idu2exu_cmd.imm_17 ;
output \idu2exu_cmd.imm_18 ;
output \idu2exu_cmd.imm_19 ;
output \idu2exu_cmd.imm_20 ;
output \idu2exu_cmd.imm_21 ;
output \idu2exu_cmd.imm_22 ;
output \idu2exu_cmd.imm_23 ;
output \idu2exu_cmd.imm_24 ;
output \idu2exu_cmd.imm_25 ;
output \idu2exu_cmd.imm_26 ;
output \idu2exu_cmd.imm_27 ;
output \idu2exu_cmd.imm_28 ;
output \idu2exu_cmd.imm_29 ;
output \idu2exu_cmd.imm_31 ;
output [11:0] exu2csr_rw_addr;
output [3:0] exu2mprf_rd_addr;
output [3:0] \idu2exu_cmd.lsu_cmd ;
output [2:0] funct3;
wire n80_13;
wire n81_13;
wire n760_12;
wire n768_16;
wire \idu2exu_cmd.imm_29_3 ;
wire \idu2exu_cmd.imm_28_3 ;
wire \idu2exu_cmd.imm_27_3 ;
wire \idu2exu_cmd.imm_26_3 ;
wire \idu2exu_cmd.imm_19_5 ;
wire \idu2exu_cmd.imm_13_4 ;
wire exu2csr_rw_addr_7_3;
wire exu2csr_rw_addr_1_3;
wire exu2csr_rw_addr_1_4;
wire exu2csr_rw_addr_0_4;
wire exu2csr_rw_addr_0_5;
wire exu2mprf_rd_addr_0_7;
wire exu2mprf_rd_addr_0_8;
wire \idu2exu_cmd.imm_31_9 ;
wire \idu2exu_cmd.imm_25_4 ;
wire \idu2exu_cmd.imm_23_4 ;
wire \idu2exu_cmd.imm_23_5 ;
wire \idu2exu_cmd.imm_19_7 ;
wire \idu2exu_cmd.imm_19_8 ;
wire \idu2exu_cmd.imm_19_9 ;
wire \idu2exu_cmd.imm_16_9 ;
wire \idu2exu_cmd.imm_14_6 ;
wire \idu2exu_cmd.imm_13_5 ;
wire exu2csr_rw_addr_11_5;
wire exu2csr_rw_addr_11_6;
wire exu2csr_rw_addr_11_7;
wire exu2csr_rw_addr_10_5;
wire exu2csr_rw_addr_10_7;
wire exu2csr_rw_addr_9_5;
wire exu2csr_rw_addr_8_6;
wire exu2csr_rw_addr_8_7;
wire exu2csr_rw_addr_7_10;
wire exu2csr_rw_addr_7_11;
wire exu2csr_rw_addr_7_12;
wire exu2csr_rw_addr_6_6;
wire exu2csr_rw_addr_6_7;
wire exu2csr_rw_addr_5_5;
wire exu2csr_rw_addr_5_6;
wire exu2csr_rw_addr_5_7;
wire exu2csr_rw_addr_4_6;
wire exu2csr_rw_addr_4_7;
wire exu2csr_rw_addr_4_8;
wire exu2csr_rw_addr_4_9;
wire exu2csr_rw_addr_3_5;
wire exu2csr_rw_addr_3_8;
wire exu2csr_rw_addr_3_9;
wire exu2csr_rw_addr_3_10;
wire exu2csr_rw_addr_2_6;
wire exu2csr_rw_addr_2_7;
wire exu2csr_rw_addr_2_8;
wire exu2csr_rw_addr_1_6;
wire exu2csr_rw_addr_1_8;
wire exu2csr_rw_addr_1_9;
wire exu2csr_rw_addr_0_8;
wire exu2csr_rw_addr_0_10;
wire exu2csr_rw_addr_0_12;
wire exu2mprf_rd_addr_3_15;
wire exu2mprf_rd_addr_0_10;
wire exu2mprf_rd_addr_0_11;
wire n47_13;
wire \idu2exu_cmd.lsu_cmd_2_6 ;
wire funct3_2_8;
wire funct3_2_9;
wire \idu2exu_cmd.imm_31_11 ;
wire \idu2exu_cmd.imm_31_12 ;
wire \idu2exu_cmd.imm_31_14 ;
wire \idu2exu_cmd.imm_31_15 ;
wire \idu2exu_cmd.imm_31_17 ;
wire \idu2exu_cmd.imm_29_8 ;
wire \idu2exu_cmd.imm_23_7 ;
wire \idu2exu_cmd.imm_23_8 ;
wire \idu2exu_cmd.imm_19_10 ;
wire \idu2exu_cmd.imm_19_11 ;
wire \idu2exu_cmd.imm_19_12 ;
wire \idu2exu_cmd.imm_19_13 ;
wire \idu2exu_cmd.imm_19_14 ;
wire \idu2exu_cmd.imm_16_10 ;
wire \idu2exu_cmd.imm_16_11 ;
wire exu2csr_rw_addr_10_10;
wire exu2csr_rw_addr_8_8;
wire exu2csr_rw_addr_8_9;
wire exu2csr_rw_addr_8_10;
wire exu2csr_rw_addr_7_13;
wire exu2csr_rw_addr_7_14;
wire exu2csr_rw_addr_7_15;
wire exu2csr_rw_addr_7_16;
wire exu2csr_rw_addr_6_9;
wire exu2csr_rw_addr_6_11;
wire exu2csr_rw_addr_6_12;
wire exu2csr_rw_addr_4_10;
wire exu2csr_rw_addr_4_12;
wire exu2csr_rw_addr_3_11;
wire exu2csr_rw_addr_3_13;
wire exu2csr_rw_addr_3_14;
wire exu2csr_rw_addr_2_11;
wire exu2csr_rw_addr_0_13;
wire exu2csr_rw_addr_0_15;
wire exu2csr_rw_addr_0_16;
wire exu2csr_rw_addr_0_18;
wire exu2mprf_rd_addr_3_17;
wire exu2mprf_rd_addr_3_18;
wire \idu2exu_cmd.lsu_cmd_0_8 ;
wire \idu2exu_cmd.lsu_cmd_1_7 ;
wire \idu2exu_cmd.imm_31_18 ;
wire \idu2exu_cmd.imm_31_19 ;
wire \idu2exu_cmd.imm_19_16 ;
wire \idu2exu_cmd.imm_16_13 ;
wire exu2csr_rw_addr_8_11;
wire exu2csr_rw_addr_8_12;
wire exu2csr_rw_addr_7_20;
wire exu2csr_rw_addr_0_19;
wire \idu2exu_cmd.lsu_cmd_0_9 ;
wire \idu2exu_cmd.lsu_cmd_0_10 ;
wire exu2csr_rw_addr_8_13;
wire \idu2exu_cmd.imm_16_16 ;
wire \idu2exu_cmd.imm_28_6 ;
wire \idu2exu_cmd.lsu_cmd_2_9 ;
wire \idu2exu_cmd.lsu_cmd_0_12 ;
wire \idu2exu_cmd.imm_26_6 ;
wire \idu2exu_cmd.imm_27_6 ;
wire \idu2exu_cmd.imm_29_10 ;
wire \idu2exu_cmd.imm_31_23 ;
wire exu2csr_rw_addr_2_13;
wire \idu2exu_cmd.imm_14_10 ;
wire exu2csr_rw_addr_3_18;
wire \idu2exu_cmd.imm_16_18 ;
wire exu2csr_rw_addr_11_18;
wire exu2csr_rw_addr_6_17;
wire \idu2exu_cmd.imm_17_8 ;
wire \idu2exu_cmd.imm_18_8 ;
wire exu2csr_rw_addr_3_20;
wire exu2csr_rw_addr_4_15;
wire exu2csr_rw_addr_7_22;
wire \idu2exu_cmd.imm_16_20 ;
wire exu2csr_rw_addr_9_12;
wire \idu2exu_cmd.imm_16_22 ;
wire exu2csr_rw_addr_6_19;
wire exu2csr_rw_addr_10_13;
wire \idu2exu_cmd.imm_31_25 ;
wire exu2mprf_rd_addr_0_14;
wire \idu2exu_cmd.imm_15_7 ;
wire exu2csr_rw_addr_2_15;
wire exu2csr_rw_addr_9_14;
wire exu2csr_rw_addr_10_15;
wire exu2csr_rw_addr_7_26;
wire exu2csr_rw_addr_0_27;
wire VCC;
wire GND;
  LUT3 n78_s8 (
    .F(n78_13),
    .I0(funct3[0]),
    .I1(funct3[1]),
    .I2(funct3[2]) 
);
defparam n78_s8.INIT=8'hC8;
  LUT3 n80_s8 (
    .F(n80_13),
    .I0(funct3[0]),
    .I1(funct3[1]),
    .I2(funct3[2]) 
);
defparam n80_s8.INIT=8'h06;
  LUT3 n81_s8 (
    .F(n81_13),
    .I0(funct3[0]),
    .I1(funct3[1]),
    .I2(funct3[2]) 
);
defparam n81_s8.INIT=8'h25;
  LUT3 n102_s8 (
    .F(n102_13),
    .I0(funct3[0]),
    .I1(funct3[1]),
    .I2(funct3[2]) 
);
defparam n102_s8.INIT=8'h2F;
  LUT3 n103_s8 (
    .F(n103_13),
    .I0(funct3[0]),
    .I1(funct3[1]),
    .I2(funct3[2]) 
);
defparam n103_s8.INIT=8'h5C;
  LUT3 n104_s8 (
    .F(n104_13),
    .I0(funct3[0]),
    .I1(funct3[1]),
    .I2(funct3[2]) 
);
defparam n104_s8.INIT=8'hB8;
  LUT3 n255_s8 (
    .F(n255_13),
    .I0(funct3[0]),
    .I1(funct3[1]),
    .I2(funct3[2]) 
);
defparam n255_s8.INIT=8'hA3;
  LUT3 n258_s8 (
    .F(n258_13),
    .I0(funct3[0]),
    .I1(funct3[1]),
    .I2(funct3[2]) 
);
defparam n258_s8.INIT=8'hC2;
  LUT3 n760_s8 (
    .F(n760_12),
    .I0(funct3[2]),
    .I1(funct3[0]),
    .I2(funct3[1]) 
);
defparam n760_s8.INIT=8'hB1;
  LUT3 n768_s10 (
    .F(n768_16),
    .I0(funct3[2]),
    .I1(funct3[0]),
    .I2(funct3[1]) 
);
defparam n768_s10.INIT=8'hE4;
  LUT2 n769_s12 (
    .F(n769_19),
    .I0(funct3[2]),
    .I1(funct3[1]) 
);
defparam n769_s12.INIT=4'h9;
  LUT3 \idu2exu_cmd.imm_16_s  (
    .F(\idu2exu_cmd.imm_16 ),
    .I0(\idu2exu_cmd.imm_16_3 ),
    .I1(\idu2exu_cmd.imm_16_4 ),
    .I2(\idu2exu_cmd.imm_16_5 ) 
);
defparam \idu2exu_cmd.imm_16_s .INIT=8'h35;
  LUT3 \idu2exu_cmd.imm_15_s  (
    .F(\idu2exu_cmd.imm_15 ),
    .I0(\idu2exu_cmd.imm_15_3 ),
    .I1(\idu2exu_cmd.imm_15_4 ),
    .I2(\idu2exu_cmd.imm_16_5 ) 
);
defparam \idu2exu_cmd.imm_15_s .INIT=8'h5C;
  LUT4 \idu2exu_cmd.imm_13_s  (
    .F(\idu2exu_cmd.imm_13 ),
    .I0(\idu2exu_cmd.imm_13_8 ),
    .I1(\idu2exu_cmd.imm_13_4 ),
    .I2(\idu2exu_cmd.imm_16_5 ),
    .I3(ifu2idu_instr_o_13_6) 
);
defparam \idu2exu_cmd.imm_13_s .INIT=16'hBF30;
  LUT3 exu2csr_rw_addr_11_s (
    .F(exu2csr_rw_addr[11]),
    .I0(exu2csr_rw_addr_11_3),
    .I1(exu2csr_rw_addr_11_4),
    .I2(\idu2exu_cmd.imm_16_5 ) 
);
defparam exu2csr_rw_addr_11_s.INIT=8'h5C;
  LUT3 exu2csr_rw_addr_10_s (
    .F(exu2csr_rw_addr[10]),
    .I0(exu2csr_rw_addr_10_3),
    .I1(exu2csr_rw_addr_10_4),
    .I2(\idu2exu_cmd.imm_16_5 ) 
);
defparam exu2csr_rw_addr_10_s.INIT=8'h3A;
  LUT3 exu2csr_rw_addr_8_s (
    .F(exu2csr_rw_addr[8]),
    .I0(exu2csr_rw_addr_8_3),
    .I1(exu2csr_rw_addr_8_4),
    .I2(\idu2exu_cmd.imm_16_5 ) 
);
defparam exu2csr_rw_addr_8_s.INIT=8'hC5;
  LUT4 exu2csr_rw_addr_7_s (
    .F(exu2csr_rw_addr[7]),
    .I0(exu2csr_rw_addr_7_3),
    .I1(exu2csr_rw_addr_7_4),
    .I2(exu2csr_rw_addr_7_5),
    .I3(\idu2exu_cmd.imm_16_5 ) 
);
defparam exu2csr_rw_addr_7_s.INIT=16'hBB0F;
  LUT3 exu2csr_rw_addr_6_s (
    .F(exu2csr_rw_addr[6]),
    .I0(exu2csr_rw_addr_6_3),
    .I1(exu2csr_rw_addr_6_4),
    .I2(\idu2exu_cmd.imm_16_5 ) 
);
defparam exu2csr_rw_addr_6_s.INIT=8'h53;
  LUT3 exu2csr_rw_addr_5_s (
    .F(exu2csr_rw_addr[5]),
    .I0(exu2csr_rw_addr_5_3),
    .I1(exu2csr_rw_addr_5_4),
    .I2(\idu2exu_cmd.imm_16_5 ) 
);
defparam exu2csr_rw_addr_5_s.INIT=8'h53;
  LUT3 exu2csr_rw_addr_4_s (
    .F(exu2csr_rw_addr[4]),
    .I0(exu2csr_rw_addr_4_3),
    .I1(exu2csr_rw_addr_4_4),
    .I2(\idu2exu_cmd.imm_16_5 ) 
);
defparam exu2csr_rw_addr_4_s.INIT=8'h35;
  LUT3 exu2csr_rw_addr_3_s (
    .F(exu2csr_rw_addr[3]),
    .I0(exu2csr_rw_addr_3_3),
    .I1(exu2csr_rw_addr_3_4),
    .I2(\idu2exu_cmd.imm_16_5 ) 
);
defparam exu2csr_rw_addr_3_s.INIT=8'hC5;
  LUT3 exu2csr_rw_addr_2_s (
    .F(exu2csr_rw_addr[2]),
    .I0(exu2csr_rw_addr_2_3),
    .I1(exu2csr_rw_addr_2_4),
    .I2(\idu2exu_cmd.imm_16_5 ) 
);
defparam exu2csr_rw_addr_2_s.INIT=8'hCA;
  LUT4 exu2csr_rw_addr_1_s (
    .F(exu2csr_rw_addr[1]),
    .I0(exu2csr_rw_addr_1_3),
    .I1(exu2csr_rw_addr_1_4),
    .I2(\idu2exu_cmd.imm_16_5 ),
    .I3(exu2csr_rw_addr_1_5) 
);
defparam exu2csr_rw_addr_1_s.INIT=16'h3FA0;
  LUT4 exu2csr_rw_addr_0_s (
    .F(exu2csr_rw_addr[0]),
    .I0(exu2csr_rw_addr_0_23),
    .I1(exu2csr_rw_addr_0_4),
    .I2(exu2csr_rw_addr_0_5),
    .I3(\idu2exu_cmd.imm_16_5 ) 
);
defparam exu2csr_rw_addr_0_s.INIT=16'hF3FA;
  LUT3 exu2mprf_rd_addr_3_s1 (
    .F(exu2mprf_rd_addr[3]),
    .I0(exu2mprf_rd_addr_3_7),
    .I1(exu2mprf_rd_addr_3_22),
    .I2(exu2mprf_rd_addr_3_20) 
);
defparam exu2mprf_rd_addr_3_s1.INIT=8'hF1;
  LUT4 exu2mprf_rd_addr_2_s1 (
    .F(exu2mprf_rd_addr[2]),
    .I0(exu2mprf_rd_addr_3_20),
    .I1(exu2csr_rw_addr_4_3),
    .I2(exu2csr_rw_addr_9_3),
    .I3(exu2mprf_rd_addr_3_7) 
);
defparam exu2mprf_rd_addr_2_s1.INIT=16'h22F2;
  LUT4 exu2mprf_rd_addr_1_s1 (
    .F(exu2mprf_rd_addr[1]),
    .I0(exu2mprf_rd_addr_3_20),
    .I1(exu2csr_rw_addr_3_3),
    .I2(exu2csr_rw_addr_8_3),
    .I3(exu2mprf_rd_addr_3_7) 
);
defparam exu2mprf_rd_addr_1_s1.INIT=16'h222F;
  LUT3 exu2mprf_rd_addr_0_s1 (
    .F(exu2mprf_rd_addr[0]),
    .I0(exu2mprf_rd_addr_0_7),
    .I1(exu2mprf_rd_addr_0_8),
    .I2(exu2csr_rw_addr_1_5) 
);
defparam exu2mprf_rd_addr_0_s1.INIT=8'h53;
  LUT2 n47_s6 (
    .F(n47_10),
    .I0(n47_11),
    .I1(n47_16) 
);
defparam n47_s6.INIT=4'h1;
  LUT4 \idu2exu_cmd.lsu_cmd_0_s  (
    .F(\idu2exu_cmd.lsu_cmd [0]),
    .I0(\idu2exu_cmd.lsu_cmd_0_4 ),
    .I1(n47_10),
    .I2(\idu2exu_cmd.lsu_cmd_0_14 ),
    .I3(\idu2exu_cmd.imm_16_5 ) 
);
defparam \idu2exu_cmd.lsu_cmd_0_s .INIT=16'hF200;
  LUT2 \idu2exu_cmd.lsu_cmd_1_s  (
    .F(\idu2exu_cmd.lsu_cmd [1]),
    .I0(\idu2exu_cmd.lsu_cmd_1_9 ),
    .I1(\idu2exu_cmd.imm_16_5 ) 
);
defparam \idu2exu_cmd.lsu_cmd_1_s .INIT=4'h4;
  LUT2 \idu2exu_cmd.lsu_cmd_2_s  (
    .F(\idu2exu_cmd.lsu_cmd [2]),
    .I0(\idu2exu_cmd.lsu_cmd_2_4 ),
    .I1(\idu2exu_cmd.imm_16_5 ) 
);
defparam \idu2exu_cmd.lsu_cmd_2_s .INIT=4'h8;
  LUT2 \idu2exu_cmd.lsu_cmd_3_s  (
    .F(\idu2exu_cmd.lsu_cmd [3]),
    .I0(\idu2exu_cmd.imm_16_5 ),
    .I1(dmem_cmd_store_4) 
);
defparam \idu2exu_cmd.lsu_cmd_3_s .INIT=4'h8;
  LUT4 funct3_2_s1 (
    .F(funct3_2_4),
    .I0(n47_16),
    .I1(n47_11),
    .I2(ifu2idu_instr_o_14_7),
    .I3(ifu2idu_instr_o_14_8) 
);
defparam funct3_2_s1.INIT=16'h000E;
  LUT3 funct3_2_s2 (
    .F(funct3_2_5),
    .I0(n47_16),
    .I1(funct3_2_6),
    .I2(funct3_2_7) 
);
defparam funct3_2_s2.INIT=8'h01;
  LUT4 \idu2exu_cmd.imm_31_s0  (
    .F(\idu2exu_cmd.imm_31_3 ),
    .I0(q_data_next_15),
    .I1(n47_11),
    .I2(\idu2exu_cmd.imm_31_23 ),
    .I3(\idu2exu_cmd.imm_31_7 ) 
);
defparam \idu2exu_cmd.imm_31_s0 .INIT=16'hF077;
  LUT4 \idu2exu_cmd.imm_31_s2  (
    .F(\idu2exu_cmd.imm_31_5 ),
    .I0(\idu2exu_cmd.imm_31_9 ),
    .I1(timer_dmem_wdata_11_4),
    .I2(timer_dmem_wdata_11_5),
    .I3(\idu2exu_cmd.imm_31_10 ) 
);
defparam \idu2exu_cmd.imm_31_s2 .INIT=16'h0100;
  LUT4 \idu2exu_cmd.imm_29_s0  (
    .F(\idu2exu_cmd.imm_29_3 ),
    .I0(q_data_next_13),
    .I1(n47_11),
    .I2(\idu2exu_cmd.imm_29_10 ),
    .I3(\idu2exu_cmd.imm_31_7 ) 
);
defparam \idu2exu_cmd.imm_29_s0 .INIT=16'hF077;
  LUT4 \idu2exu_cmd.imm_28_s0  (
    .F(\idu2exu_cmd.imm_28_3 ),
    .I0(q_data_next_12),
    .I1(n47_11),
    .I2(\idu2exu_cmd.imm_28_6 ),
    .I3(\idu2exu_cmd.imm_31_7 ) 
);
defparam \idu2exu_cmd.imm_28_s0 .INIT=16'hF077;
  LUT4 \idu2exu_cmd.imm_27_s0  (
    .F(\idu2exu_cmd.imm_27_3 ),
    .I0(q_data_next_11),
    .I1(n47_11),
    .I2(\idu2exu_cmd.imm_27_6 ),
    .I3(\idu2exu_cmd.imm_31_7 ) 
);
defparam \idu2exu_cmd.imm_27_s0 .INIT=16'hF077;
  LUT4 \idu2exu_cmd.imm_26_s0  (
    .F(\idu2exu_cmd.imm_26_3 ),
    .I0(q_data_next_10),
    .I1(n47_11),
    .I2(\idu2exu_cmd.imm_26_6 ),
    .I3(\idu2exu_cmd.imm_31_7 ) 
);
defparam \idu2exu_cmd.imm_26_s0 .INIT=16'hF077;
  LUT4 \idu2exu_cmd.imm_25_s0  (
    .F(\idu2exu_cmd.imm_25_3 ),
    .I0(q_data_next_9),
    .I1(n47_11),
    .I2(\idu2exu_cmd.imm_25_4 ),
    .I3(\idu2exu_cmd.imm_31_7 ) 
);
defparam \idu2exu_cmd.imm_25_s0 .INIT=16'h0F77;
  LUT4 \idu2exu_cmd.imm_24_s0  (
    .F(\idu2exu_cmd.imm_24_3 ),
    .I0(n47_11),
    .I1(tcm_imem_rdata_24),
    .I2(q_data_next_8),
    .I3(\idu2exu_cmd.imm_31_7 ) 
);
defparam \idu2exu_cmd.imm_24_s0 .INIT=16'hBB5F;
  LUT4 \idu2exu_cmd.imm_23_s0  (
    .F(\idu2exu_cmd.imm_23_3 ),
    .I0(\idu2exu_cmd.imm_23_4 ),
    .I1(\idu2exu_cmd.imm_23_5 ),
    .I2(\idu2exu_cmd.imm_23_6 ),
    .I3(instr_hi_rvi_lo_ff_11) 
);
defparam \idu2exu_cmd.imm_23_s0 .INIT=16'h3A33;
  LUT4 \idu2exu_cmd.imm_22_s0  (
    .F(\idu2exu_cmd.imm_22_3 ),
    .I0(n47_11),
    .I1(q_data_next_6),
    .I2(\idu2exu_cmd.imm_22_4 ),
    .I3(\idu2exu_cmd.imm_31_7 ) 
);
defparam \idu2exu_cmd.imm_22_s0 .INIT=16'hF077;
  LUT4 \idu2exu_cmd.imm_21_s0  (
    .F(\idu2exu_cmd.imm_21_3 ),
    .I0(q_data_next_5),
    .I1(n47_11),
    .I2(\idu2exu_cmd.imm_31_7 ),
    .I3(tcm_imem_rdata_5) 
);
defparam \idu2exu_cmd.imm_21_s0 .INIT=16'hC808;
  LUT4 \idu2exu_cmd.imm_20_s0  (
    .F(\idu2exu_cmd.imm_20_3 ),
    .I0(n47_11),
    .I1(q_data_next_4),
    .I2(\idu2exu_cmd.imm_20_4 ),
    .I3(\idu2exu_cmd.imm_31_7 ) 
);
defparam \idu2exu_cmd.imm_20_s0 .INIT=16'hF077;
  LUT4 \idu2exu_cmd.imm_19_s1  (
    .F(\idu2exu_cmd.imm_19_4 ),
    .I0(n422_18),
    .I1(\idu2exu_cmd.imm_19_7 ),
    .I2(\idu2exu_cmd.imm_23_6 ),
    .I3(instr_hi_rvi_lo_ff_11) 
);
defparam \idu2exu_cmd.imm_19_s1 .INIT=16'h3533;
  LUT3 \idu2exu_cmd.imm_19_s2  (
    .F(\idu2exu_cmd.imm_19_5 ),
    .I0(\idu2exu_cmd.imm_19_8 ),
    .I1(\idu2exu_cmd.imm_19_9 ),
    .I2(\idu2exu_cmd.imm_16_5 ) 
);
defparam \idu2exu_cmd.imm_19_s2 .INIT=8'hE0;
  LUT4 \idu2exu_cmd.imm_18_s0  (
    .F(\idu2exu_cmd.imm_18_3 ),
    .I0(q_data_next_2),
    .I1(n47_11),
    .I2(\idu2exu_cmd.imm_18_8 ),
    .I3(\idu2exu_cmd.imm_31_7 ) 
);
defparam \idu2exu_cmd.imm_18_s0 .INIT=16'hF077;
  LUT4 \idu2exu_cmd.imm_17_s0  (
    .F(\idu2exu_cmd.imm_17_3 ),
    .I0(q_data_next_1),
    .I1(n47_11),
    .I2(\idu2exu_cmd.imm_17_8 ),
    .I3(\idu2exu_cmd.imm_31_7 ) 
);
defparam \idu2exu_cmd.imm_17_s0 .INIT=16'h0F77;
  LUT4 \idu2exu_cmd.imm_16_s0  (
    .F(\idu2exu_cmd.imm_16_3 ),
    .I0(q_data_next_0),
    .I1(n47_11),
    .I2(\idu2exu_cmd.imm_16_18 ),
    .I3(\idu2exu_cmd.imm_31_7 ) 
);
defparam \idu2exu_cmd.imm_16_s0 .INIT=16'h0F77;
  LUT4 \idu2exu_cmd.imm_16_s1  (
    .F(\idu2exu_cmd.imm_16_4 ),
    .I0(\idu2exu_cmd.imm_16_3 ),
    .I1(\idu2exu_cmd.imm_19_6 ),
    .I2(\idu2exu_cmd.imm_16_20 ),
    .I3(\idu2exu_cmd.imm_16_16 ) 
);
defparam \idu2exu_cmd.imm_16_s1 .INIT=16'h0B00;
  LUT4 \idu2exu_cmd.imm_16_s2  (
    .F(\idu2exu_cmd.imm_16_5 ),
    .I0(timer_dmem_wdata_11_4),
    .I1(timer_dmem_wdata_11_5),
    .I2(\idu2exu_cmd.imm_31_10 ),
    .I3(\idu2exu_cmd.imm_16_9 ) 
);
defparam \idu2exu_cmd.imm_16_s2 .INIT=16'h1000;
  LUT4 \idu2exu_cmd.imm_15_s0  (
    .F(\idu2exu_cmd.imm_15_3 ),
    .I0(\idu2exu_cmd.imm_13_8 ),
    .I1(\idu2exu_cmd.imm_15_4 ),
    .I2(\idu2exu_cmd.imm_15_7 ),
    .I3(\idu2exu_cmd.imm_16_16 ) 
);
defparam \idu2exu_cmd.imm_15_s0 .INIT=16'h0700;
  LUT3 \idu2exu_cmd.imm_15_s1  (
    .F(\idu2exu_cmd.imm_15_4 ),
    .I0(ifu2idu_instr_o_13_8),
    .I1(q_data_head_15),
    .I2(funct3_2_6) 
);
defparam \idu2exu_cmd.imm_15_s1 .INIT=8'h0E;
  LUT4 \idu2exu_cmd.imm_14_s0  (
    .F(\idu2exu_cmd.imm_14_3 ),
    .I0(funct3[2]),
    .I1(\idu2exu_cmd.imm_14_8 ),
    .I2(\idu2exu_cmd.imm_14_10 ),
    .I3(\idu2exu_cmd.imm_14_6 ) 
);
defparam \idu2exu_cmd.imm_14_s0 .INIT=16'h0700;
  LUT4 \idu2exu_cmd.imm_13_s1  (
    .F(\idu2exu_cmd.imm_13_4 ),
    .I0(\idu2exu_cmd.imm_13_5 ),
    .I1(exu2csr_rw_addr_3_3),
    .I2(csr_w_data_9_12),
    .I3(\idu2exu_cmd.imm_16_16 ) 
);
defparam \idu2exu_cmd.imm_13_s1 .INIT=16'h0D00;
  LUT4 \idu2exu_cmd.imm_12_s0  (
    .F(\idu2exu_cmd.imm_12_3 ),
    .I0(\idu2exu_cmd.imm_13_5 ),
    .I1(exu2csr_rw_addr_2_3),
    .I2(csr_w_data_9_10),
    .I3(\idu2exu_cmd.imm_14_6 ) 
);
defparam \idu2exu_cmd.imm_12_s0 .INIT=16'h0700;
  LUT4 exu2csr_rw_addr_11_s0 (
    .F(exu2csr_rw_addr_11_3),
    .I0(\idu2exu_cmd.imm_31_3 ),
    .I1(exu2csr_rw_addr_11_5),
    .I2(exu2csr_rw_addr_11_6),
    .I3(exu2csr_rw_addr_11_7) 
);
defparam exu2csr_rw_addr_11_s0.INIT=16'h0E00;
  LUT3 exu2csr_rw_addr_11_s1 (
    .F(exu2csr_rw_addr_11_4),
    .I0(q_data_head_11),
    .I1(exu2csr_rw_addr_11_8),
    .I2(ifu2idu_instr_o_13_8) 
);
defparam exu2csr_rw_addr_11_s1.INIT=8'hCA;
  LUT3 exu2csr_rw_addr_10_s0 (
    .F(exu2csr_rw_addr_10_3),
    .I0(q_data_head_10),
    .I1(exu2csr_rw_addr_10_5),
    .I2(ifu2idu_instr_o_13_8) 
);
defparam exu2csr_rw_addr_10_s0.INIT=8'h3A;
  LUT3 exu2csr_rw_addr_10_s1 (
    .F(exu2csr_rw_addr_10_4),
    .I0(exu2csr_rw_addr_10_15),
    .I1(exu2csr_rw_addr_10_7),
    .I2(exu2csr_rw_addr_10_8) 
);
defparam exu2csr_rw_addr_10_s1.INIT=8'h4E;
  LUT3 exu2csr_rw_addr_9_s0 (
    .F(exu2csr_rw_addr_9_3),
    .I0(q_data_head_9),
    .I1(exu2csr_rw_addr_9_5),
    .I2(ifu2idu_instr_o_13_8) 
);
defparam exu2csr_rw_addr_9_s0.INIT=8'h3A;
  LUT3 exu2csr_rw_addr_8_s0 (
    .F(exu2csr_rw_addr_8_3),
    .I0(ifu2idu_instr_o_13_8),
    .I1(q_data_head_8),
    .I2(exu2csr_rw_addr_8_5) 
);
defparam exu2csr_rw_addr_8_s0.INIT=8'h0B;
  LUT4 exu2csr_rw_addr_8_s1 (
    .F(exu2csr_rw_addr_8_4),
    .I0(exu2csr_rw_addr_0_23),
    .I1(exu2csr_rw_addr_8_6),
    .I2(exu2csr_rw_addr_8_7),
    .I3(exu2csr_rw_addr_10_7) 
);
defparam exu2csr_rw_addr_8_s1.INIT=16'h008F;
  LUT4 exu2csr_rw_addr_7_s0 (
    .F(exu2csr_rw_addr_7_3),
    .I0(exu2csr_rw_addr_7_6),
    .I1(funct3[0]),
    .I2(exu2csr_rw_addr_7_24),
    .I3(exu2csr_rw_addr_7_8) 
);
defparam exu2csr_rw_addr_7_s0.INIT=16'h4F00;
  LUT4 exu2csr_rw_addr_7_s1 (
    .F(exu2csr_rw_addr_7_4),
    .I0(\idu2exu_cmd.imm_27_3 ),
    .I1(exu2csr_rw_addr_7_22),
    .I2(exu2csr_rw_addr_7_10),
    .I3(exu2csr_rw_addr_7_11) 
);
defparam exu2csr_rw_addr_7_s1.INIT=16'h000E;
  LUT3 exu2csr_rw_addr_7_s2 (
    .F(exu2csr_rw_addr_7_5),
    .I0(q_data_head_7),
    .I1(exu2csr_rw_addr_7_12),
    .I2(ifu2idu_instr_o_13_8) 
);
defparam exu2csr_rw_addr_7_s2.INIT=8'h35;
  LUT4 exu2csr_rw_addr_6_s0 (
    .F(exu2csr_rw_addr_6_3),
    .I0(exu2csr_rw_addr_6_17),
    .I1(exu2csr_rw_addr_6_6),
    .I2(exu2csr_rw_addr_1_5),
    .I3(exu2csr_rw_addr_6_7) 
);
defparam exu2csr_rw_addr_6_s0.INIT=16'hF400;
  LUT3 exu2csr_rw_addr_6_s1 (
    .F(exu2csr_rw_addr_6_4),
    .I0(exu2csr_rw_addr_6_8),
    .I1(q_data_head_6),
    .I2(ifu2idu_instr_o_13_8) 
);
defparam exu2csr_rw_addr_6_s1.INIT=8'hA3;
  LUT4 exu2csr_rw_addr_5_s0 (
    .F(exu2csr_rw_addr_5_3),
    .I0(exu2csr_rw_addr_5_5),
    .I1(exu2csr_rw_addr_7_24),
    .I2(exu2csr_rw_addr_5_6),
    .I3(exu2csr_rw_addr_5_7) 
);
defparam exu2csr_rw_addr_5_s0.INIT=16'h4F00;
  LUT4 exu2csr_rw_addr_5_s1 (
    .F(exu2csr_rw_addr_5_4),
    .I0(new_pc_unaligned_ff),
    .I1(tcm_imem_rdata_5),
    .I2(q_data_head_5),
    .I3(ifu2idu_instr_o_13_8) 
);
defparam exu2csr_rw_addr_5_s1.INIT=16'hBB0F;
  LUT3 exu2csr_rw_addr_4_s0 (
    .F(exu2csr_rw_addr_4_3),
    .I0(exu2csr_rw_addr_4_5),
    .I1(q_data_head_4),
    .I2(ifu2idu_instr_o_13_8) 
);
defparam exu2csr_rw_addr_4_s0.INIT=8'hA3;
  LUT4 exu2csr_rw_addr_4_s1 (
    .F(exu2csr_rw_addr_4_4),
    .I0(exu2csr_rw_addr_4_6),
    .I1(exu2csr_rw_addr_4_7),
    .I2(exu2csr_rw_addr_4_8),
    .I3(exu2csr_rw_addr_4_9) 
);
defparam exu2csr_rw_addr_4_s1.INIT=16'h00F1;
  LUT4 exu2csr_rw_addr_3_s0 (
    .F(exu2csr_rw_addr_3_3),
    .I0(exu2csr_rw_addr_3_5),
    .I1(q_data_head_3),
    .I2(exu2csr_rw_addr_3_6),
    .I3(exu2csr_rw_addr_3_7) 
);
defparam exu2csr_rw_addr_3_s0.INIT=16'h5333;
  LUT4 exu2csr_rw_addr_3_s1 (
    .F(exu2csr_rw_addr_3_4),
    .I0(exu2csr_rw_addr_3_8),
    .I1(exu2csr_rw_addr_3_9),
    .I2(exu2csr_rw_addr_0_23),
    .I3(exu2csr_rw_addr_3_10) 
);
defparam exu2csr_rw_addr_3_s1.INIT=16'h305F;
  LUT4 exu2csr_rw_addr_2_s0 (
    .F(exu2csr_rw_addr_2_3),
    .I0(exu2csr_rw_addr_2_5),
    .I1(exu2csr_rw_addr_2_6),
    .I2(q_data_head_2),
    .I3(ifu2idu_instr_o_13_8) 
);
defparam exu2csr_rw_addr_2_s0.INIT=16'hEEF0;
  LUT3 exu2csr_rw_addr_2_s1 (
    .F(exu2csr_rw_addr_2_4),
    .I0(exu2csr_rw_addr_2_7),
    .I1(exu2csr_rw_addr_2_8),
    .I2(exu2csr_rw_addr_0_23) 
);
defparam exu2csr_rw_addr_2_s1.INIT=8'h3A;
  LUT3 exu2csr_rw_addr_1_s0 (
    .F(exu2csr_rw_addr_1_3),
    .I0(exu2csr_rw_addr_0_23),
    .I1(exu2csr_rw_addr_3_3),
    .I2(exu2csr_rw_addr_1_6) 
);
defparam exu2csr_rw_addr_1_s0.INIT=8'h20;
  LUT4 exu2csr_rw_addr_1_s1 (
    .F(exu2csr_rw_addr_1_4),
    .I0(exu2csr_rw_addr_1_7),
    .I1(exu2csr_rw_addr_3_3),
    .I2(exu2csr_rw_addr_1_8),
    .I3(exu2csr_rw_addr_0_23) 
);
defparam exu2csr_rw_addr_1_s1.INIT=16'hF0DD;
  LUT3 exu2csr_rw_addr_1_s2 (
    .F(exu2csr_rw_addr_1_5),
    .I0(q_data_head_1),
    .I1(exu2csr_rw_addr_1_9),
    .I2(ifu2idu_instr_o_13_8) 
);
defparam exu2csr_rw_addr_1_s2.INIT=8'hCA;
  LUT4 exu2csr_rw_addr_0_s1 (
    .F(exu2csr_rw_addr_0_4),
    .I0(exu2csr_rw_addr_0_8),
    .I1(exu2csr_rw_addr_0_9),
    .I2(\idu2exu_cmd.imm_20_3 ),
    .I3(exu2csr_rw_addr_0_10) 
);
defparam exu2csr_rw_addr_0_s1.INIT=16'hF100;
  LUT4 exu2csr_rw_addr_0_s2 (
    .F(exu2csr_rw_addr_0_5),
    .I0(funct3[0]),
    .I1(exu2csr_rw_addr_0_25),
    .I2(funct3[2]),
    .I3(exu2csr_rw_addr_0_12) 
);
defparam exu2csr_rw_addr_0_s2.INIT=16'h1F00;
  LUT4 exu2mprf_rd_addr_3_s2 (
    .F(exu2mprf_rd_addr_3_7),
    .I0(exu2mprf_rd_addr_3_10),
    .I1(exu2mprf_rd_addr_3_26),
    .I2(exu2mprf_rd_addr_3_12),
    .I3(exu2mprf_rd_addr_3_24) 
);
defparam exu2mprf_rd_addr_3_s2.INIT=16'h00F1;
  LUT3 exu2mprf_rd_addr_0_s2 (
    .F(exu2mprf_rd_addr_0_7),
    .I0(exu2csr_rw_addr_7_5),
    .I1(exu2mprf_rd_addr_0_14),
    .I2(exu2mprf_rd_addr_0_10) 
);
defparam exu2mprf_rd_addr_0_s2.INIT=8'h3A;
  LUT4 exu2mprf_rd_addr_0_s3 (
    .F(exu2mprf_rd_addr_0_8),
    .I0(exu2mprf_rd_addr_3_16),
    .I1(exu2csr_rw_addr_2_3),
    .I2(exu2mprf_rd_addr_0_11),
    .I3(exu2csr_rw_addr_0_23) 
);
defparam exu2mprf_rd_addr_0_s3.INIT=16'hF077;
  LUT4 n47_s7 (
    .F(n47_11),
    .I0(ifu2idu_instr_o_14_9),
    .I1(exu2csr_rw_addr_3_7),
    .I2(exu2csr_rw_addr_3_6),
    .I3(n47_13) 
);
defparam n47_s7.INIT=16'hBF00;
  LUT4 \idu2exu_cmd.lsu_cmd_0_s0  (
    .F(\idu2exu_cmd.lsu_cmd_0_4 ),
    .I0(\idu2exu_cmd.lsu_cmd_0_6 ),
    .I1(n81_13),
    .I2(dmem_cmd_store_7),
    .I3(funct3[0]) 
);
defparam \idu2exu_cmd.lsu_cmd_0_s0 .INIT=16'h4F45;
  LUT4 \idu2exu_cmd.lsu_cmd_2_s0  (
    .F(\idu2exu_cmd.lsu_cmd_2_4 ),
    .I0(\idu2exu_cmd.lsu_cmd_2_5 ),
    .I1(ifu2idu_instr_o_14_6),
    .I2(exu2csr_rw_addr_5_4),
    .I3(\idu2exu_cmd.lsu_cmd_2_6 ) 
);
defparam \idu2exu_cmd.lsu_cmd_2_s0 .INIT=16'h4100;
  LUT3 funct3_2_s3 (
    .F(funct3_2_6),
    .I0(funct3_2_8),
    .I1(exu2csr_rw_addr_3_6),
    .I2(exu2csr_rw_addr_3_7) 
);
defparam funct3_2_s3.INIT=8'h80;
  LUT4 funct3_2_s4 (
    .F(funct3_2_7),
    .I0(ifu2idu_instr_o_14_9),
    .I1(exu2csr_rw_addr_3_7),
    .I2(exu2csr_rw_addr_3_6),
    .I3(funct3_2_9) 
);
defparam funct3_2_s4.INIT=16'h00BF;
  LUT2 \idu2exu_cmd.imm_31_s4  (
    .F(\idu2exu_cmd.imm_31_7 ),
    .I0(\idu2exu_cmd.imm_23_6 ),
    .I1(instr_hi_rvi_lo_ff_11) 
);
defparam \idu2exu_cmd.imm_31_s4 .INIT=4'h4;
  LUT4 \idu2exu_cmd.imm_31_s6  (
    .F(\idu2exu_cmd.imm_31_9 ),
    .I0(\idu2exu_cmd.imm_31_13 ),
    .I1(\idu2exu_cmd.imm_31_14 ),
    .I2(\idu2exu_cmd.imm_31_3 ),
    .I3(\idu2exu_cmd.imm_19_9 ) 
);
defparam \idu2exu_cmd.imm_31_s6 .INIT=16'h00F8;
  LUT4 \idu2exu_cmd.imm_31_s7  (
    .F(\idu2exu_cmd.imm_31_10 ),
    .I0(\idu2exu_cmd.imm_31_15 ),
    .I1(\idu2exu_cmd.imm_31_25 ),
    .I2(n1258_12),
    .I3(\idu2exu_cmd.imm_31_17 ) 
);
defparam \idu2exu_cmd.imm_31_s7 .INIT=16'h00F4;
  LUT4 \idu2exu_cmd.imm_29_s3  (
    .F(\idu2exu_cmd.imm_29_6 ),
    .I0(\idu2exu_cmd.imm_29_7 ),
    .I1(q_data_head_2),
    .I2(\idu2exu_cmd.imm_29_8 ),
    .I3(ifu2idu_instr_o_13_8) 
);
defparam \idu2exu_cmd.imm_29_s3 .INIT=16'h0F77;
  LUT3 \idu2exu_cmd.imm_25_s1  (
    .F(\idu2exu_cmd.imm_25_4 ),
    .I0(tcm_imem_rdata_9),
    .I1(tcm_imem_rdata_31),
    .I2(exu2csr_rw_addr_3_6) 
);
defparam \idu2exu_cmd.imm_25_s1 .INIT=8'hCA;
  LUT3 \idu2exu_cmd.imm_23_s1  (
    .F(\idu2exu_cmd.imm_23_4 ),
    .I0(tcm_imem_rdata_23),
    .I1(tcm_imem_rdata_11),
    .I2(exu2csr_rw_addr_3_6) 
);
defparam \idu2exu_cmd.imm_23_s1 .INIT=8'h53;
  LUT4 \idu2exu_cmd.imm_23_s2  (
    .F(\idu2exu_cmd.imm_23_5 ),
    .I0(ifu2idu_instr_o_14_9),
    .I1(exu2csr_rw_addr_3_7),
    .I2(exu2csr_rw_addr_3_6),
    .I3(\idu2exu_cmd.imm_23_7 ) 
);
defparam \idu2exu_cmd.imm_23_s2 .INIT=16'hBF00;
  LUT4 \idu2exu_cmd.imm_23_s3  (
    .F(\idu2exu_cmd.imm_23_6 ),
    .I0(instr_hi_rvi_lo_ff),
    .I1(n47_13),
    .I2(\idu2exu_cmd.imm_23_8 ),
    .I3(n47_14) 
);
defparam \idu2exu_cmd.imm_23_s3 .INIT=16'h007F;
  LUT3 \idu2exu_cmd.imm_22_s1  (
    .F(\idu2exu_cmd.imm_22_4 ),
    .I0(tcm_imem_rdata_22),
    .I1(tcm_imem_rdata_31),
    .I2(exu2csr_rw_addr_3_6) 
);
defparam \idu2exu_cmd.imm_22_s1 .INIT=8'h53;
  LUT3 \idu2exu_cmd.imm_20_s1  (
    .F(\idu2exu_cmd.imm_20_4 ),
    .I0(tcm_imem_rdata_20),
    .I1(tcm_imem_rdata_4),
    .I2(exu2csr_rw_addr_3_6) 
);
defparam \idu2exu_cmd.imm_20_s1 .INIT=8'h53;
  LUT4 \idu2exu_cmd.imm_19_s3  (
    .F(\idu2exu_cmd.imm_19_6 ),
    .I0(\idu2exu_cmd.imm_19_10 ),
    .I1(\idu2exu_cmd.imm_29_8 ),
    .I2(\idu2exu_cmd.imm_19_11 ),
    .I3(ifu2idu_instr_o_13_8) 
);
defparam \idu2exu_cmd.imm_19_s3 .INIT=16'hEEF0;
  LUT4 \idu2exu_cmd.imm_19_s4  (
    .F(\idu2exu_cmd.imm_19_7 ),
    .I0(ifu2idu_instr_o_14_9),
    .I1(exu2csr_rw_addr_3_7),
    .I2(exu2csr_rw_addr_3_6),
    .I3(\idu2exu_cmd.imm_19_12 ) 
);
defparam \idu2exu_cmd.imm_19_s4 .INIT=16'hBF00;
  LUT3 \idu2exu_cmd.imm_19_s5  (
    .F(\idu2exu_cmd.imm_19_8 ),
    .I0(\idu2exu_cmd.imm_31_14 ),
    .I1(exu2csr_rw_addr_0_9),
    .I2(\idu2exu_cmd.imm_31_3 ) 
);
defparam \idu2exu_cmd.imm_19_s5 .INIT=8'h0D;
  LUT4 \idu2exu_cmd.imm_19_s6  (
    .F(\idu2exu_cmd.imm_19_9 ),
    .I0(\idu2exu_cmd.imm_19_13 ),
    .I1(exu2mprf_rd_addr_3_10),
    .I2(funct3_2_5),
    .I3(\idu2exu_cmd.imm_19_14 ) 
);
defparam \idu2exu_cmd.imm_19_s6 .INIT=16'hBF00;
  LUT4 \idu2exu_cmd.imm_16_s6  (
    .F(\idu2exu_cmd.imm_16_9 ),
    .I0(\idu2exu_cmd.imm_16_10 ),
    .I1(\idu2exu_cmd.imm_16_11 ),
    .I2(exu2mprf_rd_addr_3_10),
    .I3(q_rptr_upd_10) 
);
defparam \idu2exu_cmd.imm_16_s6 .INIT=16'hBF15;
  LUT3 \idu2exu_cmd.imm_14_s3  (
    .F(\idu2exu_cmd.imm_14_6 ),
    .I0(\idu2exu_cmd.imm_19_6 ),
    .I1(funct3_2_4),
    .I2(\idu2exu_cmd.imm_16_16 ) 
);
defparam \idu2exu_cmd.imm_14_s3 .INIT=8'h70;
  LUT3 \idu2exu_cmd.imm_13_s2  (
    .F(\idu2exu_cmd.imm_13_5 ),
    .I0(exu2mprf_rd_addr_3_12),
    .I1(exu2mprf_rd_addr_3_26),
    .I2(\idu2exu_cmd.imm_13_6 ) 
);
defparam \idu2exu_cmd.imm_13_s2 .INIT=8'h40;
  LUT3 exu2csr_rw_addr_11_s2 (
    .F(exu2csr_rw_addr_11_5),
    .I0(\idu2exu_cmd.imm_31_12 ),
    .I1(ialu_main_op2_31_5),
    .I2(ialu_addr_op1_31_7) 
);
defparam exu2csr_rw_addr_11_s2.INIT=8'h80;
  LUT3 exu2csr_rw_addr_11_s3 (
    .F(exu2csr_rw_addr_11_6),
    .I0(\idu2exu_cmd.imm_13_6 ),
    .I1(exu2mprf_rd_addr_3_26),
    .I2(\idu2exu_cmd.imm_19_9 ) 
);
defparam exu2csr_rw_addr_11_s3.INIT=8'h70;
  LUT4 exu2csr_rw_addr_11_s4 (
    .F(exu2csr_rw_addr_11_7),
    .I0(exu2csr_rw_addr_11_9),
    .I1(exu2csr_rw_addr_11_18),
    .I2(exu2csr_rw_addr_11_11),
    .I3(\idu2exu_cmd.imm_20_3 ) 
);
defparam exu2csr_rw_addr_11_s4.INIT=16'hBBB0;
  LUT3 exu2csr_rw_addr_11_s5 (
    .F(exu2csr_rw_addr_11_8),
    .I0(tcm_imem_rdata_11),
    .I1(tcm_imem_rdata_31),
    .I2(new_pc_unaligned_ff) 
);
defparam exu2csr_rw_addr_11_s5.INIT=8'hCA;
  LUT3 exu2csr_rw_addr_10_s2 (
    .F(exu2csr_rw_addr_10_5),
    .I0(tcm_imem_rdata_10),
    .I1(tcm_imem_rdata_31),
    .I2(new_pc_unaligned_ff) 
);
defparam exu2csr_rw_addr_10_s2.INIT=8'h35;
  LUT3 exu2csr_rw_addr_10_s4 (
    .F(exu2csr_rw_addr_10_7),
    .I0(\idu2exu_cmd.imm_28_3 ),
    .I1(exu2csr_rw_addr_7_22),
    .I2(exu2csr_rw_addr_1_5) 
);
defparam exu2csr_rw_addr_10_s4.INIT=8'hE0;
  LUT4 exu2csr_rw_addr_10_s5 (
    .F(exu2csr_rw_addr_10_8),
    .I0(\idu2exu_cmd.imm_13_6 ),
    .I1(funct3[2]),
    .I2(exu2csr_rw_addr_10_10),
    .I3(exu2csr_rw_addr_10_13) 
);
defparam exu2csr_rw_addr_10_s5.INIT=16'h0D00;
  LUT3 exu2csr_rw_addr_9_s2 (
    .F(exu2csr_rw_addr_9_5),
    .I0(tcm_imem_rdata_9),
    .I1(tcm_imem_rdata_31),
    .I2(new_pc_unaligned_ff) 
);
defparam exu2csr_rw_addr_9_s2.INIT=8'h35;
  LUT4 exu2csr_rw_addr_9_s3 (
    .F(exu2csr_rw_addr_9_6),
    .I0(exu2csr_rw_addr_7_22),
    .I1(\idu2exu_cmd.imm_29_3 ),
    .I2(exu2csr_rw_addr_9_14),
    .I3(exu2csr_rw_addr_9_12) 
);
defparam exu2csr_rw_addr_9_s3.INIT=16'hE0EE;
  LUT4 exu2csr_rw_addr_8_s2 (
    .F(exu2csr_rw_addr_8_5),
    .I0(n38_8),
    .I1(imem_resp_discard_cnt_upd_5),
    .I2(imem_resp_discard_cnt_upd_4),
    .I3(exu2csr_rw_addr_8_8) 
);
defparam exu2csr_rw_addr_8_s2.INIT=16'h4000;
  LUT4 exu2csr_rw_addr_8_s3 (
    .F(exu2csr_rw_addr_8_6),
    .I0(n255_13),
    .I1(n760_12),
    .I2(exu2csr_rw_addr_8_9),
    .I3(exu2csr_rw_addr_8_10) 
);
defparam exu2csr_rw_addr_8_s3.INIT=16'hEF00;
  LUT4 exu2csr_rw_addr_8_s4 (
    .F(exu2csr_rw_addr_8_7),
    .I0(exu2csr_rw_addr_0_23),
    .I1(exu2csr_rw_addr_9_3),
    .I2(exu2csr_rw_addr_1_7),
    .I3(exu2csr_rw_addr_1_5) 
);
defparam exu2csr_rw_addr_8_s4.INIT=16'h00BF;
  LUT4 exu2csr_rw_addr_7_s3 (
    .F(exu2csr_rw_addr_7_6),
    .I0(exu2csr_rw_addr_8_3),
    .I1(exu2csr_rw_addr_7_13),
    .I2(exu2csr_rw_addr_6_4),
    .I3(funct3[1]) 
);
defparam exu2csr_rw_addr_7_s3.INIT=16'hBBF0;
  LUT4 exu2csr_rw_addr_7_s5 (
    .F(exu2csr_rw_addr_7_8),
    .I0(exu2csr_rw_addr_7_14),
    .I1(exu2csr_rw_addr_7_15),
    .I2(funct3_2_5),
    .I3(exu2mprf_rd_addr_3_12) 
);
defparam exu2csr_rw_addr_7_s5.INIT=16'h00EF;
  LUT3 exu2csr_rw_addr_7_s7 (
    .F(exu2csr_rw_addr_7_10),
    .I0(exu2csr_rw_addr_8_3),
    .I1(exu2mprf_rd_addr_3_15),
    .I2(ialu_main_op2_31_16) 
);
defparam exu2csr_rw_addr_7_s7.INIT=8'h10;
  LUT4 exu2csr_rw_addr_7_s8 (
    .F(exu2csr_rw_addr_7_11),
    .I0(exu2csr_rw_addr_3_3),
    .I1(exu2csr_rw_addr_8_3),
    .I2(funct3_2_5),
    .I3(exu2csr_rw_addr_7_16) 
);
defparam exu2csr_rw_addr_7_s8.INIT=16'h3500;
  LUT3 exu2csr_rw_addr_7_s9 (
    .F(exu2csr_rw_addr_7_12),
    .I0(tcm_imem_rdata_11),
    .I1(tcm_imem_rdata_23),
    .I2(new_pc_unaligned_ff) 
);
defparam exu2csr_rw_addr_7_s9.INIT=8'hCA;
  LUT4 exu2csr_rw_addr_6_s3 (
    .F(exu2csr_rw_addr_6_6),
    .I0(exu2csr_rw_addr_7_24),
    .I1(exu2csr_rw_addr_6_9),
    .I2(exu2csr_rw_addr_6_19),
    .I3(exu2csr_rw_addr_6_11) 
);
defparam exu2csr_rw_addr_6_s3.INIT=16'hCACC;
  LUT4 exu2csr_rw_addr_6_s4 (
    .F(exu2csr_rw_addr_6_7),
    .I0(\idu2exu_cmd.imm_26_3 ),
    .I1(exu2csr_rw_addr_7_22),
    .I2(exu2csr_rw_addr_6_12),
    .I3(exu2csr_rw_addr_7_16) 
);
defparam exu2csr_rw_addr_6_s4.INIT=16'hE0EE;
  LUT3 exu2csr_rw_addr_6_s5 (
    .F(exu2csr_rw_addr_6_8),
    .I0(tcm_imem_rdata_31),
    .I1(tcm_imem_rdata_22),
    .I2(new_pc_unaligned_ff) 
);
defparam exu2csr_rw_addr_6_s5.INIT=8'h35;
  LUT4 exu2csr_rw_addr_5_s2 (
    .F(exu2csr_rw_addr_5_5),
    .I0(exu2csr_rw_addr_5_10),
    .I1(funct3[1]),
    .I2(funct3[0]),
    .I3(exu2csr_rw_addr_2_3) 
);
defparam exu2csr_rw_addr_5_s2.INIT=16'hB000;
  LUT4 exu2csr_rw_addr_5_s3 (
    .F(exu2csr_rw_addr_5_6),
    .I0(exu2mprf_rd_addr_3_10),
    .I1(exu2csr_rw_addr_2_3),
    .I2(exu2csr_rw_addr_6_19),
    .I3(exu2mprf_rd_addr_3_12) 
);
defparam exu2csr_rw_addr_5_s3.INIT=16'h004F;
  LUT4 exu2csr_rw_addr_5_s4 (
    .F(exu2csr_rw_addr_5_7),
    .I0(\idu2exu_cmd.imm_25_3 ),
    .I1(exu2csr_rw_addr_7_22),
    .I2(ifu2idu_instr_o_14_6),
    .I3(n1258_26) 
);
defparam exu2csr_rw_addr_5_s4.INIT=16'h0EEE;
  LUT3 exu2csr_rw_addr_4_s2 (
    .F(exu2csr_rw_addr_4_5),
    .I0(tcm_imem_rdata_4),
    .I1(tcm_imem_rdata_20),
    .I2(new_pc_unaligned_ff) 
);
defparam exu2csr_rw_addr_4_s2.INIT=8'h35;
  LUT4 exu2csr_rw_addr_4_s3 (
    .F(exu2csr_rw_addr_4_6),
    .I0(exu2csr_rw_addr_5_10),
    .I1(funct3[0]),
    .I2(exu2csr_rw_addr_6_4),
    .I3(exu2csr_rw_addr_4_10) 
);
defparam exu2csr_rw_addr_4_s3.INIT=16'h0B00;
  LUT4 exu2csr_rw_addr_4_s4 (
    .F(exu2csr_rw_addr_4_7),
    .I0(exu2mprf_rd_addr_3_10),
    .I1(exu2csr_rw_addr_4_15),
    .I2(exu2csr_rw_addr_11_4),
    .I3(exu2mprf_rd_addr_3_26) 
);
defparam exu2csr_rw_addr_4_s4.INIT=16'h00D0;
  LUT2 exu2csr_rw_addr_4_s5 (
    .F(exu2csr_rw_addr_4_8),
    .I0(n1258_12),
    .I1(exu2mprf_rd_addr_3_12) 
);
defparam exu2csr_rw_addr_4_s5.INIT=4'h8;
  LUT4 exu2csr_rw_addr_4_s6 (
    .F(exu2csr_rw_addr_4_9),
    .I0(\idu2exu_cmd.imm_24_3 ),
    .I1(exu2csr_rw_addr_4_12),
    .I2(exu2csr_rw_addr_11_4),
    .I3(exu2mprf_rd_addr_3_12) 
);
defparam exu2csr_rw_addr_4_s6.INIT=16'hF100;
  LUT4 exu2csr_rw_addr_3_s2 (
    .F(exu2csr_rw_addr_3_5),
    .I0(q_data_head_3),
    .I1(new_pc_unaligned_ff),
    .I2(tcm_imem_rdata_18),
    .I3(tcm_imem_rdata_19) 
);
defparam exu2csr_rw_addr_3_s2.INIT=16'hBF00;
  LUT4 exu2csr_rw_addr_3_s3 (
    .F(exu2csr_rw_addr_3_6),
    .I0(imem_resp_discard_cnt[0]),
    .I1(imem_resp_discard_cnt[1]),
    .I2(imem_resp_discard_cnt[2]),
    .I3(n739_3) 
);
defparam exu2csr_rw_addr_3_s3.INIT=16'h0001;
  LUT4 exu2csr_rw_addr_3_s4 (
    .F(exu2csr_rw_addr_3_7),
    .I0(instr_hi_rvi_lo_ff),
    .I1(new_pc_unaligned_ff),
    .I2(tcm_imem_resp[0]),
    .I3(port_sel_r) 
);
defparam exu2csr_rw_addr_3_s4.INIT=16'hD000;
  LUT4 exu2csr_rw_addr_3_s5 (
    .F(exu2csr_rw_addr_3_8),
    .I0(exu2csr_rw_addr_4_12),
    .I1(\idu2exu_cmd.imm_23_3 ),
    .I2(exu2csr_rw_addr_10_3),
    .I3(exu2csr_rw_addr_3_11) 
);
defparam exu2csr_rw_addr_3_s5.INIT=16'hEE0E;
  LUT4 exu2csr_rw_addr_3_s6 (
    .F(exu2csr_rw_addr_3_9),
    .I0(exu2csr_rw_addr_10_3),
    .I1(exu2csr_rw_addr_3_18),
    .I2(exu2csr_rw_addr_5_4),
    .I3(exu2csr_rw_addr_1_6) 
);
defparam exu2csr_rw_addr_3_s6.INIT=16'h74FC;
  LUT4 exu2csr_rw_addr_3_s7 (
    .F(exu2csr_rw_addr_3_10),
    .I0(exu2csr_rw_addr_5_4),
    .I1(exu2csr_rw_addr_3_13),
    .I2(exu2csr_rw_addr_3_14),
    .I3(exu2csr_rw_addr_0_23) 
);
defparam exu2csr_rw_addr_3_s7.INIT=16'h0C0B;
  LUT2 exu2csr_rw_addr_2_s2 (
    .F(exu2csr_rw_addr_2_5),
    .I0(new_pc_unaligned_ff),
    .I1(tcm_imem_rdata_18) 
);
defparam exu2csr_rw_addr_2_s2.INIT=4'h8;
  LUT2 exu2csr_rw_addr_2_s3 (
    .F(exu2csr_rw_addr_2_6),
    .I0(new_pc_unaligned_ff),
    .I1(tcm_imem_rdata_19) 
);
defparam exu2csr_rw_addr_2_s3.INIT=4'h4;
  LUT4 exu2csr_rw_addr_2_s4 (
    .F(exu2csr_rw_addr_2_7),
    .I0(exu2csr_rw_addr_2_13),
    .I1(exu2csr_rw_addr_2_15),
    .I2(exu2csr_rw_addr_6_4),
    .I3(exu2csr_rw_addr_1_5) 
);
defparam exu2csr_rw_addr_2_s4.INIT=16'hEE0F;
  LUT4 exu2csr_rw_addr_2_s5 (
    .F(exu2csr_rw_addr_2_8),
    .I0(exu2csr_rw_addr_4_3),
    .I1(exu2csr_rw_addr_1_6),
    .I2(exu2csr_rw_addr_2_11),
    .I3(exu2csr_rw_addr_1_5) 
);
defparam exu2csr_rw_addr_2_s5.INIT=16'hF0BB;
  LUT4 exu2csr_rw_addr_1_s3 (
    .F(exu2csr_rw_addr_1_6),
    .I0(exu2csr_rw_addr_0_25),
    .I1(funct3[1]),
    .I2(funct3[0]),
    .I3(funct3[2]) 
);
defparam exu2csr_rw_addr_1_s3.INIT=16'hFD3F;
  LUT2 exu2csr_rw_addr_1_s4 (
    .F(exu2csr_rw_addr_1_7),
    .I0(funct3_2_4),
    .I1(ialu_main_op2_31_16) 
);
defparam exu2csr_rw_addr_1_s4.INIT=4'h4;
  LUT4 exu2csr_rw_addr_1_s5 (
    .F(exu2csr_rw_addr_1_8),
    .I0(exu2csr_rw_addr_4_12),
    .I1(\idu2exu_cmd.imm_21_3 ),
    .I2(exu2csr_rw_addr_8_3),
    .I3(exu2csr_rw_addr_3_11) 
);
defparam exu2csr_rw_addr_1_s5.INIT=16'hBBB0;
  LUT3 exu2csr_rw_addr_1_s6 (
    .F(exu2csr_rw_addr_1_9),
    .I0(tcm_imem_rdata_1),
    .I1(tcm_imem_rdata_18),
    .I2(new_pc_unaligned_ff) 
);
defparam exu2csr_rw_addr_1_s6.INIT=8'hCA;
  LUT4 exu2csr_rw_addr_0_s3 (
    .F(exu2csr_rw_addr_0_6),
    .I0(ifu2idu_instr_o_14_9),
    .I1(exu2csr_rw_addr_3_7),
    .I2(exu2csr_rw_addr_3_6),
    .I3(q_data_head_0) 
);
defparam exu2csr_rw_addr_0_s3.INIT=16'h00BF;
  LUT3 exu2csr_rw_addr_0_s4 (
    .F(exu2csr_rw_addr_0_7),
    .I0(exu2csr_rw_addr_0_13),
    .I1(exu2csr_rw_addr_3_6),
    .I2(exu2csr_rw_addr_3_7) 
);
defparam exu2csr_rw_addr_0_s4.INIT=8'h40;
  LUT4 exu2csr_rw_addr_0_s5 (
    .F(exu2csr_rw_addr_0_8),
    .I0(exu2csr_rw_addr_0_14),
    .I1(exu2csr_rw_addr_0_15),
    .I2(exu2csr_rw_addr_0_16),
    .I3(ifu2idu_instr_o_13_8) 
);
defparam exu2csr_rw_addr_0_s5.INIT=16'hEEF0;
  LUT4 exu2csr_rw_addr_0_s6 (
    .F(exu2csr_rw_addr_0_9),
    .I0(q_data_head_3),
    .I1(ifu2idu_instr_o_13_8),
    .I2(funct3_2_4),
    .I3(exu2csr_rw_addr_0_27) 
);
defparam exu2csr_rw_addr_0_s6.INIT=16'h0100;
  LUT4 exu2csr_rw_addr_0_s7 (
    .F(exu2csr_rw_addr_0_10),
    .I0(n1258_12),
    .I1(exu2csr_rw_addr_1_7),
    .I2(exu2csr_rw_addr_2_3),
    .I3(exu2csr_rw_addr_0_18) 
);
defparam exu2csr_rw_addr_0_s7.INIT=16'h00BF;
  LUT3 exu2csr_rw_addr_0_s9 (
    .F(exu2csr_rw_addr_0_12),
    .I0(n768_16),
    .I1(exu2mprf_rd_addr_3_12),
    .I2(exu2csr_rw_addr_2_3) 
);
defparam exu2csr_rw_addr_0_s9.INIT=8'h10;
  LUT2 exu2mprf_rd_addr_3_s5 (
    .F(exu2mprf_rd_addr_3_10),
    .I0(funct3[0]),
    .I1(funct3[1]) 
);
defparam exu2mprf_rd_addr_3_s5.INIT=4'h1;
  LUT4 exu2mprf_rd_addr_3_s7 (
    .F(exu2mprf_rd_addr_3_12),
    .I0(q_data_head_1),
    .I1(q_data_head_0),
    .I2(exu2mprf_rd_addr_3_17),
    .I3(ifu2idu_instr_o_13_8) 
);
defparam exu2mprf_rd_addr_3_s7.INIT=16'h0FBB;
  LUT4 exu2mprf_rd_addr_3_s10 (
    .F(exu2mprf_rd_addr_3_15),
    .I0(q_data_head_0),
    .I1(ifu2idu_instr_o_13_8),
    .I2(q_data_head_1),
    .I3(exu2mprf_rd_addr_3_18) 
);
defparam exu2mprf_rd_addr_3_s10.INIT=16'hFE32;
  LUT3 exu2mprf_rd_addr_3_s11 (
    .F(exu2mprf_rd_addr_3_16),
    .I0(funct3_2_7),
    .I1(funct3_2_6),
    .I2(funct3[0]) 
);
defparam exu2mprf_rd_addr_3_s11.INIT=8'h0E;
  LUT4 exu2mprf_rd_addr_0_s5 (
    .F(exu2mprf_rd_addr_0_10),
    .I0(exu2mprf_rd_addr_0_16),
    .I1(\idu2exu_cmd.lsu_cmd_0_6 ),
    .I2(exu2mprf_rd_addr_3_16),
    .I3(exu2csr_rw_addr_0_23) 
);
defparam exu2mprf_rd_addr_0_s5.INIT=16'h0007;
  LUT4 exu2mprf_rd_addr_0_s6 (
    .F(exu2mprf_rd_addr_0_11),
    .I0(funct3[2]),
    .I1(funct3[1]),
    .I2(funct3[0]),
    .I3(exu2csr_rw_addr_7_5) 
);
defparam exu2mprf_rd_addr_0_s6.INIT=16'hEFA8;
  LUT2 n47_s9 (
    .F(n47_13),
    .I0(q_data_head_1),
    .I1(q_data_head_0) 
);
defparam n47_s9.INIT=4'h8;
  LUT4 n47_s10 (
    .F(n47_14),
    .I0(new_pc_unaligned_ff),
    .I1(instr_hi_rvi_lo_ff),
    .I2(n739_3),
    .I3(tcm_imem_rdata_1) 
);
defparam n47_s10.INIT=16'h0100;
  LUT3 \idu2exu_cmd.lsu_cmd_0_s2  (
    .F(\idu2exu_cmd.lsu_cmd_0_6 ),
    .I0(\idu2exu_cmd.lsu_cmd_0_12 ),
    .I1(\idu2exu_cmd.lsu_cmd_0_8 ),
    .I2(ifu2idu_instr_o_13_8) 
);
defparam \idu2exu_cmd.lsu_cmd_0_s2 .INIT=8'h35;
  LUT4 \idu2exu_cmd.lsu_cmd_1_s1  (
    .F(\idu2exu_cmd.lsu_cmd_1_5 ),
    .I0(dmem_cmd_store_7),
    .I1(funct3_2_4),
    .I2(\idu2exu_cmd.lsu_cmd_1_6 ),
    .I3(\idu2exu_cmd.lsu_cmd_1_7 ) 
);
defparam \idu2exu_cmd.lsu_cmd_1_s1 .INIT=16'h00EF;
  LUT4 \idu2exu_cmd.lsu_cmd_2_s1  (
    .F(\idu2exu_cmd.lsu_cmd_2_5 ),
    .I0(tcm_imem_rdata_19),
    .I1(\idu2exu_cmd.lsu_cmd_2_9 ),
    .I2(dmem_cmd_store_16),
    .I3(ifu2idu_instr_o_13_8) 
);
defparam \idu2exu_cmd.lsu_cmd_2_s1 .INIT=16'hBB0F;
  LUT3 \idu2exu_cmd.lsu_cmd_2_s2  (
    .F(\idu2exu_cmd.lsu_cmd_2_6 ),
    .I0(n47_16),
    .I1(n47_11),
    .I2(funct3[1]) 
);
defparam \idu2exu_cmd.lsu_cmd_2_s2 .INIT=8'h0E;
  LUT4 funct3_2_s5 (
    .F(funct3_2_8),
    .I0(tcm_imem_rdata_18),
    .I1(tcm_imem_rdata_19),
    .I2(tcm_imem_rdata_31),
    .I3(new_pc_unaligned_ff) 
);
defparam funct3_2_s5.INIT=16'h0733;
  LUT3 funct3_2_s6 (
    .F(funct3_2_9),
    .I0(q_data_head_0),
    .I1(q_data_head_1),
    .I2(q_data_head_15) 
);
defparam funct3_2_s6.INIT=8'h70;
  LUT2 \idu2exu_cmd.imm_31_s8  (
    .F(\idu2exu_cmd.imm_31_11 ),
    .I0(n739_3),
    .I1(tcm_imem_rdata_31) 
);
defparam \idu2exu_cmd.imm_31_s8 .INIT=4'h4;
  LUT3 \idu2exu_cmd.imm_31_s9  (
    .F(\idu2exu_cmd.imm_31_12 ),
    .I0(exu2csr_rw_addr_0_15),
    .I1(\idu2exu_cmd.imm_31_18 ),
    .I2(ifu2idu_instr_o_13_8) 
);
defparam \idu2exu_cmd.imm_31_s9 .INIT=8'h53;
  LUT2 \idu2exu_cmd.imm_31_s10  (
    .F(\idu2exu_cmd.imm_31_13 ),
    .I0(exu2csr_rw_addr_0_9),
    .I1(exu2csr_rw_addr_11_11) 
);
defparam \idu2exu_cmd.imm_31_s10 .INIT=4'h4;
  LUT3 \idu2exu_cmd.imm_31_s11  (
    .F(\idu2exu_cmd.imm_31_14 ),
    .I0(\idu2exu_cmd.lsu_cmd_0_6 ),
    .I1(exu2csr_rw_addr_3_11),
    .I2(ialu_main_op2_31_5) 
);
defparam \idu2exu_cmd.imm_31_s11 .INIT=8'h80;
  LUT4 \idu2exu_cmd.imm_31_s12  (
    .F(\idu2exu_cmd.imm_31_15 ),
    .I0(\idu2exu_cmd.imm_31_19 ),
    .I1(dmem_cmd_store_10),
    .I2(funct3_2_5),
    .I3(csr_mcause_ec_next_0_16) 
);
defparam \idu2exu_cmd.imm_31_s12 .INIT=16'h2C00;
  LUT4 \idu2exu_cmd.imm_31_s14  (
    .F(\idu2exu_cmd.imm_31_17 ),
    .I0(exu2csr_rw_addr_10_9),
    .I1(funct3_2_5),
    .I2(exu2mprf_rd_addr_3_12),
    .I3(exu2csr_rw_addr_11_4) 
);
defparam \idu2exu_cmd.imm_31_s14 .INIT=16'h0100;
  LUT3 \idu2exu_cmd.imm_29_s4  (
    .F(\idu2exu_cmd.imm_29_7 ),
    .I0(q_data_head_6),
    .I1(q_data_head_3),
    .I2(q_data_head_4) 
);
defparam \idu2exu_cmd.imm_29_s4 .INIT=8'h10;
  LUT4 \idu2exu_cmd.imm_29_s5  (
    .F(\idu2exu_cmd.imm_29_8 ),
    .I0(tcm_imem_rdata_22),
    .I1(tcm_imem_rdata_20),
    .I2(new_pc_unaligned_ff),
    .I3(n423_18) 
);
defparam \idu2exu_cmd.imm_29_s5 .INIT=16'h4000;
  LUT3 \idu2exu_cmd.imm_23_s4  (
    .F(\idu2exu_cmd.imm_23_7 ),
    .I0(q_data_head_1),
    .I1(q_data_head_0),
    .I2(q_data_next_7) 
);
defparam \idu2exu_cmd.imm_23_s4 .INIT=8'h80;
  LUT4 \idu2exu_cmd.imm_23_s5  (
    .F(\idu2exu_cmd.imm_23_8 ),
    .I0(q_ocpd_h[1]),
    .I1(q_ocpd_h[2]),
    .I2(q_ocpd_h[0]),
    .I3(n739_3) 
);
defparam \idu2exu_cmd.imm_23_s5 .INIT=16'h1000;
  LUT4 \idu2exu_cmd.imm_19_s7  (
    .F(\idu2exu_cmd.imm_19_10 ),
    .I0(tcm_imem_rdata_4),
    .I1(tcm_imem_rdata_5),
    .I2(tcm_imem_rdata_31),
    .I3(exu2csr_rw_addr_2_6) 
);
defparam \idu2exu_cmd.imm_19_s7 .INIT=16'h4000;
  LUT4 \idu2exu_cmd.imm_19_s8  (
    .F(\idu2exu_cmd.imm_19_11 ),
    .I0(\idu2exu_cmd.imm_19_15 ),
    .I1(q_data_head_3),
    .I2(\idu2exu_cmd.imm_29_7 ),
    .I3(q_data_head_2) 
);
defparam \idu2exu_cmd.imm_19_s8 .INIT=16'hF800;
  LUT3 \idu2exu_cmd.imm_19_s9  (
    .F(\idu2exu_cmd.imm_19_12 ),
    .I0(q_data_head_1),
    .I1(q_data_head_0),
    .I2(q_data_next_3) 
);
defparam \idu2exu_cmd.imm_19_s9 .INIT=8'h80;
  LUT3 \idu2exu_cmd.imm_19_s10  (
    .F(\idu2exu_cmd.imm_19_13 ),
    .I0(q_data_head_10),
    .I1(ifu2idu_instr_o_13_8),
    .I2(q_data_head_11) 
);
defparam \idu2exu_cmd.imm_19_s10 .INIT=8'h10;
  LUT4 \idu2exu_cmd.imm_19_s11  (
    .F(\idu2exu_cmd.imm_19_14 ),
    .I0(exu2mprf_rd_addr_3_17),
    .I1(\idu2exu_cmd.imm_19_16 ),
    .I2(ifu2idu_instr_o_14_7),
    .I3(ifu2idu_instr_o_13_8) 
);
defparam \idu2exu_cmd.imm_19_s11 .INIT=16'h0A0C;
  LUT4 \idu2exu_cmd.imm_16_s7  (
    .F(\idu2exu_cmd.imm_16_10 ),
    .I0(csr_mcause_ec_next_3_21),
    .I1(exu2csr_rw_addr_1_7),
    .I2(\idu2exu_cmd.imm_16_22 ),
    .I3(q_rptr_upd_13) 
);
defparam \idu2exu_cmd.imm_16_s7 .INIT=16'hF700;
  LUT4 \idu2exu_cmd.imm_16_s8  (
    .F(\idu2exu_cmd.imm_16_11 ),
    .I0(csr_mcause_ec_next_3_21),
    .I1(csr_mcause_ec_next_3_15),
    .I2(\idu2exu_cmd.imm_16_13 ),
    .I3(\idu2exu_cmd.imm_14_8 ) 
);
defparam \idu2exu_cmd.imm_16_s8 .INIT=16'h7F00;
  LUT3 \idu2exu_cmd.imm_13_s3  (
    .F(\idu2exu_cmd.imm_13_6 ),
    .I0(csr_w_data_1_14),
    .I1(exu2csr_rw_addr_8_3),
    .I2(funct3[0]) 
);
defparam \idu2exu_cmd.imm_13_s3 .INIT=8'hE0;
  LUT4 exu2csr_rw_addr_11_s6 (
    .F(exu2csr_rw_addr_11_9),
    .I0(exu2csr_rw_addr_11_12),
    .I1(\idu2exu_cmd.imm_19_15 ),
    .I2(exu2csr_rw_addr_11_13),
    .I3(ifu2idu_instr_o_13_8) 
);
defparam exu2csr_rw_addr_11_s6.INIT=16'h0F77;
  LUT4 exu2csr_rw_addr_11_s8 (
    .F(exu2csr_rw_addr_11_11),
    .I0(q_data_head_3),
    .I1(exu2csr_rw_addr_11_16),
    .I2(\idu2exu_cmd.imm_19_10 ),
    .I3(ifu2idu_instr_o_13_8) 
);
defparam exu2csr_rw_addr_11_s8.INIT=16'h0F77;
  LUT2 exu2csr_rw_addr_10_s6 (
    .F(exu2csr_rw_addr_10_9),
    .I0(funct3[1]),
    .I1(funct3[0]) 
);
defparam exu2csr_rw_addr_10_s6.INIT=4'h4;
  LUT4 exu2csr_rw_addr_10_s7 (
    .F(exu2csr_rw_addr_10_10),
    .I0(\idu2exu_cmd.imm_19_13 ),
    .I1(funct3_2_5),
    .I2(funct3[0]),
    .I3(funct3[1]) 
);
defparam exu2csr_rw_addr_10_s7.INIT=16'h00F4;
  LUT3 exu2csr_rw_addr_8_s5 (
    .F(exu2csr_rw_addr_8_8),
    .I0(n739_3),
    .I1(tcm_imem_rdata_24),
    .I2(new_pc_unaligned_ff) 
);
defparam exu2csr_rw_addr_8_s5.INIT=8'h40;
  LUT4 exu2csr_rw_addr_8_s6 (
    .F(exu2csr_rw_addr_8_9),
    .I0(exu2csr_rw_addr_8_3),
    .I1(exu2csr_rw_addr_8_11),
    .I2(exu2csr_rw_addr_8_12),
    .I3(funct3_2_5) 
);
defparam exu2csr_rw_addr_8_s6.INIT=16'h0FEE;
  LUT4 exu2csr_rw_addr_8_s7 (
    .F(exu2csr_rw_addr_8_10),
    .I0(n255_13),
    .I1(exu2csr_rw_addr_9_3),
    .I2(ifu2idu_instr_o_14_6),
    .I3(n760_12) 
);
defparam exu2csr_rw_addr_8_s7.INIT=16'hF0DD;
  LUT4 exu2csr_rw_addr_7_s10 (
    .F(exu2csr_rw_addr_7_13),
    .I0(exu2csr_rw_addr_7_17),
    .I1(csr_mcause_ec_next_0_18),
    .I2(ifu2idu_instr_o_13_8),
    .I3(exu2csr_rw_addr_3_3) 
);
defparam exu2csr_rw_addr_7_s10.INIT=16'h003A;
  LUT4 exu2csr_rw_addr_7_s11 (
    .F(exu2csr_rw_addr_7_14),
    .I0(exu2csr_rw_addr_6_8),
    .I1(q_data_head_6),
    .I2(exu2mprf_rd_addr_3_10),
    .I3(ifu2idu_instr_o_13_8) 
);
defparam exu2csr_rw_addr_7_s11.INIT=16'h050C;
  LUT4 exu2csr_rw_addr_7_s12 (
    .F(exu2csr_rw_addr_7_15),
    .I0(ifu2idu_instr_o_14_9),
    .I1(exu2csr_rw_addr_7_18),
    .I2(exu2csr_rw_addr_7_26),
    .I3(q_data_head_12) 
);
defparam exu2csr_rw_addr_7_s12.INIT=16'hB000;
  LUT4 exu2csr_rw_addr_7_s13 (
    .F(exu2csr_rw_addr_7_16),
    .I0(exu2csr_rw_addr_2_5),
    .I1(exu2csr_rw_addr_7_20),
    .I2(ifu2idu_instr_o_13_8),
    .I3(dmem_cmd_store_10) 
);
defparam exu2csr_rw_addr_7_s13.INIT=16'hAC00;
  LUT4 exu2csr_rw_addr_6_s6 (
    .F(exu2csr_rw_addr_6_9),
    .I0(exu2csr_rw_addr_6_15),
    .I1(exu2csr_rw_addr_7_5),
    .I2(exu2csr_rw_addr_5_4),
    .I3(funct3[1]) 
);
defparam exu2csr_rw_addr_6_s6.INIT=16'hF0EE;
  LUT4 exu2csr_rw_addr_6_s8 (
    .F(exu2csr_rw_addr_6_11),
    .I0(exu2csr_rw_addr_8_3),
    .I1(funct3[0]),
    .I2(csr_w_data_1_14),
    .I3(exu2csr_rw_addr_0_23) 
);
defparam exu2csr_rw_addr_6_s8.INIT=16'hFB00;
  LUT3 exu2csr_rw_addr_6_s9 (
    .F(exu2csr_rw_addr_6_12),
    .I0(exu2csr_rw_addr_2_3),
    .I1(exu2csr_rw_addr_7_5),
    .I2(funct3_2_5) 
);
defparam exu2csr_rw_addr_6_s9.INIT=8'hC5;
  LUT4 exu2csr_rw_addr_4_s7 (
    .F(exu2csr_rw_addr_4_10),
    .I0(exu2csr_rw_addr_11_4),
    .I1(funct3_2_5),
    .I2(funct3[0]),
    .I3(funct3[1]) 
);
defparam exu2csr_rw_addr_4_s7.INIT=16'h3307;
  LUT4 exu2csr_rw_addr_4_s9 (
    .F(exu2csr_rw_addr_4_12),
    .I0(funct3_2_4),
    .I1(ialu_addr_op1_31_15),
    .I2(exu2csr_rw_addr_0_8),
    .I3(exu2csr_rw_addr_11_11) 
);
defparam exu2csr_rw_addr_4_s9.INIT=16'h0B00;
  LUT3 exu2csr_rw_addr_3_s8 (
    .F(exu2csr_rw_addr_3_11),
    .I0(exu2csr_rw_addr_3_15),
    .I1(exu2csr_rw_addr_3_20),
    .I2(ifu2idu_instr_o_13_8) 
);
defparam exu2csr_rw_addr_3_s8.INIT=8'h53;
  LUT4 exu2csr_rw_addr_3_s10 (
    .F(exu2csr_rw_addr_3_13),
    .I0(dmem_cmd_store_10),
    .I1(exu2mprf_rd_addr_3_16),
    .I2(exu2csr_rw_addr_0_23),
    .I3(exu2csr_rw_addr_1_5) 
);
defparam exu2csr_rw_addr_3_s10.INIT=16'h0CF5;
  LUT4 exu2csr_rw_addr_3_s11 (
    .F(exu2csr_rw_addr_3_14),
    .I0(exu2csr_rw_addr_1_5),
    .I1(exu2mprf_rd_addr_3_16),
    .I2(exu2csr_rw_addr_10_3),
    .I3(ialu_addr_op1_31_13) 
);
defparam exu2csr_rw_addr_3_s11.INIT=16'h7000;
  LUT4 exu2csr_rw_addr_2_s8 (
    .F(exu2csr_rw_addr_2_11),
    .I0(exu2csr_rw_addr_4_12),
    .I1(\idu2exu_cmd.imm_22_3 ),
    .I2(exu2csr_rw_addr_9_3),
    .I3(exu2csr_rw_addr_3_11) 
);
defparam exu2csr_rw_addr_2_s8.INIT=16'hEE0E;
  LUT3 exu2csr_rw_addr_0_s10 (
    .F(exu2csr_rw_addr_0_13),
    .I0(tcm_imem_rdata_1),
    .I1(tcm_imem_rdata_19),
    .I2(new_pc_unaligned_ff) 
);
defparam exu2csr_rw_addr_0_s10.INIT=8'hCA;
  LUT3 exu2csr_rw_addr_0_s11 (
    .F(exu2csr_rw_addr_0_14),
    .I0(exu2csr_rw_addr_0_19),
    .I1(tcm_imem_rdata_19),
    .I2(exu2csr_rw_addr_0_20) 
);
defparam exu2csr_rw_addr_0_s11.INIT=8'h32;
  LUT4 exu2csr_rw_addr_0_s12 (
    .F(exu2csr_rw_addr_0_15),
    .I0(new_pc_unaligned_ff),
    .I1(tcm_imem_rdata_5),
    .I2(tcm_imem_rdata_31),
    .I3(exu2csr_rw_addr_0_21) 
);
defparam exu2csr_rw_addr_0_s12.INIT=16'h4000;
  LUT4 exu2csr_rw_addr_0_s13 (
    .F(exu2csr_rw_addr_0_16),
    .I0(q_data_head_4),
    .I1(q_data_head_5),
    .I2(q_data_head_6),
    .I3(exu2csr_rw_addr_11_12) 
);
defparam exu2csr_rw_addr_0_s13.INIT=16'h8300;
  LUT2 exu2csr_rw_addr_0_s15 (
    .F(exu2csr_rw_addr_0_18),
    .I0(dmem_cmd_store_7),
    .I1(exu2csr_rw_addr_11_18) 
);
defparam exu2csr_rw_addr_0_s15.INIT=4'h4;
  LUT2 exu2mprf_rd_addr_3_s12 (
    .F(exu2mprf_rd_addr_3_17),
    .I0(new_pc_unaligned_ff),
    .I1(tcm_imem_rdata_19) 
);
defparam exu2mprf_rd_addr_3_s12.INIT=4'h8;
  LUT4 exu2mprf_rd_addr_3_s13 (
    .F(exu2mprf_rd_addr_3_18),
    .I0(tcm_imem_rdata_19),
    .I1(tcm_imem_rdata_18),
    .I2(tcm_imem_rdata_1),
    .I3(new_pc_unaligned_ff) 
);
defparam exu2mprf_rd_addr_3_s13.INIT=16'hEEF0;
  LUT3 \idu2exu_cmd.lsu_cmd_0_s4  (
    .F(\idu2exu_cmd.lsu_cmd_0_8 ),
    .I0(\idu2exu_cmd.lsu_cmd_0_9 ),
    .I1(\idu2exu_cmd.lsu_cmd_0_10 ),
    .I2(tcm_imem_rdata_19) 
);
defparam \idu2exu_cmd.lsu_cmd_0_s4 .INIT=8'h0E;
  LUT3 \idu2exu_cmd.lsu_cmd_1_s2  (
    .F(\idu2exu_cmd.lsu_cmd_1_6 ),
    .I0(funct3_2_7),
    .I1(funct3_2_6),
    .I2(funct3[1]) 
);
defparam \idu2exu_cmd.lsu_cmd_1_s2 .INIT=8'h0E;
  LUT4 \idu2exu_cmd.lsu_cmd_1_s3  (
    .F(\idu2exu_cmd.lsu_cmd_1_7 ),
    .I0(\idu2exu_cmd.lsu_cmd_0_12 ),
    .I1(\idu2exu_cmd.lsu_cmd_0_8 ),
    .I2(ifu2idu_instr_o_13_8),
    .I3(n80_13) 
);
defparam \idu2exu_cmd.lsu_cmd_1_s3 .INIT=16'hCA00;
  LUT4 \idu2exu_cmd.imm_31_s15  (
    .F(\idu2exu_cmd.imm_31_18 ),
    .I0(q_data_head_6),
    .I1(q_data_head_5),
    .I2(q_data_head_4),
    .I3(exu2csr_rw_addr_11_12) 
);
defparam \idu2exu_cmd.imm_31_s15 .INIT=16'h8000;
  LUT2 \idu2exu_cmd.imm_31_s16  (
    .F(\idu2exu_cmd.imm_31_19 ),
    .I0(q_data_head_12),
    .I1(\idu2exu_cmd.lsu_cmd_0_12 ) 
);
defparam \idu2exu_cmd.imm_31_s16 .INIT=4'h4;
  LUT3 \idu2exu_cmd.imm_19_s12  (
    .F(\idu2exu_cmd.imm_19_15 ),
    .I0(q_data_head_4),
    .I1(q_data_head_5),
    .I2(q_data_head_6) 
);
defparam \idu2exu_cmd.imm_19_s12 .INIT=8'h40;
  LUT3 \idu2exu_cmd.imm_19_s13  (
    .F(\idu2exu_cmd.imm_19_16 ),
    .I0(q_data_head_1),
    .I1(q_data_head_12),
    .I2(q_data_head_0) 
);
defparam \idu2exu_cmd.imm_19_s13 .INIT=8'h40;
  LUT4 \idu2exu_cmd.imm_16_s10  (
    .F(\idu2exu_cmd.imm_16_13 ),
    .I0(tcm_imem_rdata_9),
    .I1(q_data_next_9),
    .I2(funct3_2_4),
    .I3(\idu2exu_cmd.imm_31_7 ) 
);
defparam \idu2exu_cmd.imm_16_s10 .INIT=16'h0503;
  LUT2 exu2csr_rw_addr_11_s9 (
    .F(exu2csr_rw_addr_11_12),
    .I0(q_data_head_3),
    .I1(q_data_head_2) 
);
defparam exu2csr_rw_addr_11_s9.INIT=4'h1;
  LUT2 exu2csr_rw_addr_11_s10 (
    .F(exu2csr_rw_addr_11_13),
    .I0(tcm_imem_rdata_31),
    .I1(exu2csr_rw_addr_3_15) 
);
defparam exu2csr_rw_addr_11_s10.INIT=4'h8;
  LUT4 exu2csr_rw_addr_8_s8 (
    .F(exu2csr_rw_addr_8_11),
    .I0(csr_mcause_ec_next_0_18),
    .I1(exu2csr_rw_addr_4_5),
    .I2(exu2csr_rw_addr_8_13),
    .I3(ifu2idu_instr_o_13_8) 
);
defparam exu2csr_rw_addr_8_s8.INIT=16'hEE0F;
  LUT4 exu2csr_rw_addr_8_s9 (
    .F(exu2csr_rw_addr_8_12),
    .I0(q_data_head_10),
    .I1(ifu2idu_instr_o_13_8),
    .I2(q_data_head_12),
    .I3(q_data_head_11) 
);
defparam exu2csr_rw_addr_8_s9.INIT=16'h1000;
  LUT4 exu2csr_rw_addr_7_s14 (
    .F(exu2csr_rw_addr_7_17),
    .I0(q_data_head_11),
    .I1(q_data_head_10),
    .I2(q_data_head_9),
    .I3(q_data_head_7) 
);
defparam exu2csr_rw_addr_7_s14.INIT=16'h0001;
  LUT2 exu2csr_rw_addr_7_s15 (
    .F(exu2csr_rw_addr_7_18),
    .I0(exu2csr_rw_addr_3_6),
    .I1(exu2csr_rw_addr_3_7) 
);
defparam exu2csr_rw_addr_7_s15.INIT=4'h8;
  LUT2 exu2csr_rw_addr_7_s17 (
    .F(exu2csr_rw_addr_7_20),
    .I0(q_data_head_0),
    .I1(q_data_head_1) 
);
defparam exu2csr_rw_addr_7_s17.INIT=4'h4;
  LUT4 exu2csr_rw_addr_3_s12 (
    .F(exu2csr_rw_addr_3_15),
    .I0(new_pc_unaligned_ff),
    .I1(tcm_imem_rdata_19),
    .I2(tcm_imem_rdata_4),
    .I3(tcm_imem_rdata_5) 
);
defparam exu2csr_rw_addr_3_s12.INIT=16'h0100;
  LUT3 exu2csr_rw_addr_0_s16 (
    .F(exu2csr_rw_addr_0_19),
    .I0(tcm_imem_rdata_18),
    .I1(tcm_imem_rdata_22),
    .I2(new_pc_unaligned_ff) 
);
defparam exu2csr_rw_addr_0_s16.INIT=8'h10;
  LUT3 exu2csr_rw_addr_0_s17 (
    .F(exu2csr_rw_addr_0_20),
    .I0(new_pc_unaligned_ff),
    .I1(tcm_imem_rdata_5),
    .I2(tcm_imem_rdata_31) 
);
defparam exu2csr_rw_addr_0_s17.INIT=8'h01;
  LUT2 exu2csr_rw_addr_0_s18 (
    .F(exu2csr_rw_addr_0_21),
    .I0(tcm_imem_rdata_19),
    .I1(tcm_imem_rdata_4) 
);
defparam exu2csr_rw_addr_0_s18.INIT=4'h4;
  LUT4 \idu2exu_cmd.lsu_cmd_0_s5  (
    .F(\idu2exu_cmd.lsu_cmd_0_9 ),
    .I0(tcm_imem_rdata_20),
    .I1(tcm_imem_rdata_18),
    .I2(tcm_imem_rdata_22),
    .I3(new_pc_unaligned_ff) 
);
defparam \idu2exu_cmd.lsu_cmd_0_s5 .INIT=16'h0100;
  LUT4 \idu2exu_cmd.lsu_cmd_0_s6  (
    .F(\idu2exu_cmd.lsu_cmd_0_10 ),
    .I0(new_pc_unaligned_ff),
    .I1(tcm_imem_rdata_4),
    .I2(tcm_imem_rdata_5),
    .I3(tcm_imem_rdata_31) 
);
defparam \idu2exu_cmd.lsu_cmd_0_s6 .INIT=16'h0001;
  LUT3 \idu2exu_cmd.imm_16_s11  (
    .F(\idu2exu_cmd.imm_16_14 ),
    .I0(q_data_next_12),
    .I1(q_data_next_13),
    .I2(q_data_next_15) 
);
defparam \idu2exu_cmd.imm_16_s11 .INIT=8'h01;
  LUT2 exu2csr_rw_addr_8_s10 (
    .F(exu2csr_rw_addr_8_13),
    .I0(q_data_head_4),
    .I1(exu2csr_rw_addr_7_17) 
);
defparam exu2csr_rw_addr_8_s10.INIT=4'h8;
  LUT4 exu2csr_rw_addr_0_s19 (
    .F(exu2csr_rw_addr_0_23),
    .I0(exu2csr_rw_addr_0_6),
    .I1(exu2csr_rw_addr_0_13),
    .I2(exu2csr_rw_addr_3_6),
    .I3(exu2csr_rw_addr_3_7) 
);
defparam exu2csr_rw_addr_0_s19.INIT=16'h4555;
  LUT4 exu2csr_rw_addr_9_s6 (
    .F(exu2csr_rw_addr[9]),
    .I0(exu2csr_rw_addr_9_3),
    .I1(exu2csr_rw_addr_10_8),
    .I2(exu2csr_rw_addr_9_6),
    .I3(\idu2exu_cmd.imm_16_5 ) 
);
defparam exu2csr_rw_addr_9_s6.INIT=16'hCFAA;
  LUT4 \idu2exu_cmd.imm_16_s12  (
    .F(\idu2exu_cmd.imm_16_16 ),
    .I0(exu2csr_rw_addr_11_6),
    .I1(\idu2exu_cmd.imm_31_14 ),
    .I2(exu2csr_rw_addr_0_9),
    .I3(\idu2exu_cmd.imm_31_3 ) 
);
defparam \idu2exu_cmd.imm_16_s12 .INIT=16'h5504;
  LUT4 \idu2exu_cmd.imm_28_s2  (
    .F(\idu2exu_cmd.imm_28_6 ),
    .I0(port_sel_r),
    .I1(tcm_imem_rdata_20),
    .I2(exu2csr_rw_addr_3_6),
    .I3(\idu2exu_cmd.imm_31_11 ) 
);
defparam \idu2exu_cmd.imm_28_s2 .INIT=16'h00F7;
  LUT4 \idu2exu_cmd.imm_17_s2  (
    .F(\idu2exu_cmd.imm_17 ),
    .I0(\idu2exu_cmd.imm_17_3 ),
    .I1(\idu2exu_cmd.imm_19_6 ),
    .I2(\idu2exu_cmd.imm_16_5 ),
    .I3(\idu2exu_cmd.imm_19_5 ) 
);
defparam \idu2exu_cmd.imm_17_s2 .INIT=16'hFF45;
  LUT4 \idu2exu_cmd.imm_18_s2  (
    .F(\idu2exu_cmd.imm_18 ),
    .I0(\idu2exu_cmd.imm_18_3 ),
    .I1(\idu2exu_cmd.imm_19_6 ),
    .I2(\idu2exu_cmd.imm_16_5 ),
    .I3(\idu2exu_cmd.imm_19_5 ) 
);
defparam \idu2exu_cmd.imm_18_s2 .INIT=16'hFF45;
  LUT4 \idu2exu_cmd.imm_19_s14  (
    .F(\idu2exu_cmd.imm_19 ),
    .I0(\idu2exu_cmd.imm_19_6 ),
    .I1(\idu2exu_cmd.imm_16_5 ),
    .I2(\idu2exu_cmd.imm_19_4 ),
    .I3(\idu2exu_cmd.imm_19_5 ) 
);
defparam \idu2exu_cmd.imm_19_s14 .INIT=16'hFF0B;
  LUT4 \idu2exu_cmd.imm_14_s4  (
    .F(\idu2exu_cmd.imm_14_8 ),
    .I0(n47_10),
    .I1(exu2csr_rw_addr_0_15),
    .I2(\idu2exu_cmd.imm_31_18 ),
    .I3(ifu2idu_instr_o_13_8) 
);
defparam \idu2exu_cmd.imm_14_s4 .INIT=16'h4450;
  LUT4 \idu2exu_cmd.imm_31_s17  (
    .F(\idu2exu_cmd.imm_31_21 ),
    .I0(exu2mprf_rd_addr_3_10),
    .I1(exu2csr_rw_addr_0_15),
    .I2(\idu2exu_cmd.imm_31_18 ),
    .I3(ifu2idu_instr_o_13_8) 
);
defparam \idu2exu_cmd.imm_31_s17 .INIT=16'h4450;
  LUT4 exu2csr_rw_addr_5_s6 (
    .F(exu2csr_rw_addr_5_10),
    .I0(exu2csr_rw_addr_8_3),
    .I1(exu2csr_rw_addr_7_17),
    .I2(csr_mcause_ec_next_0_18),
    .I3(ifu2idu_instr_o_13_8) 
);
defparam exu2csr_rw_addr_5_s6.INIT=16'h0544;
  LUT4 \idu2exu_cmd.lsu_cmd_2_s4  (
    .F(\idu2exu_cmd.lsu_cmd_2_9 ),
    .I0(tcm_imem_rdata_31),
    .I1(tcm_imem_rdata_4),
    .I2(tcm_imem_rdata_20),
    .I3(new_pc_unaligned_ff) 
);
defparam \idu2exu_cmd.lsu_cmd_2_s4 .INIT=16'h0511;
  LUT4 \idu2exu_cmd.lsu_cmd_0_s7  (
    .F(\idu2exu_cmd.lsu_cmd_0_12 ),
    .I0(q_data_head_4),
    .I1(exu2csr_rw_addr_11_12),
    .I2(q_data_head_6),
    .I3(q_data_head_5) 
);
defparam \idu2exu_cmd.lsu_cmd_0_s7 .INIT=16'h0004;
  LUT4 exu2csr_rw_addr_11_s12 (
    .F(exu2csr_rw_addr_11_16),
    .I0(q_data_head_2),
    .I1(q_data_head_4),
    .I2(q_data_head_5),
    .I3(q_data_head_6) 
);
defparam exu2csr_rw_addr_11_s12.INIT=16'h2000;
  LUT4 \idu2exu_cmd.imm_26_s2  (
    .F(\idu2exu_cmd.imm_26_6 ),
    .I0(exu2csr_rw_addr_3_6),
    .I1(tcm_imem_rdata_10),
    .I2(n739_3),
    .I3(tcm_imem_rdata_31) 
);
defparam \idu2exu_cmd.imm_26_s2 .INIT=16'hB0BB;
  LUT4 \idu2exu_cmd.imm_27_s2  (
    .F(\idu2exu_cmd.imm_27_6 ),
    .I0(exu2csr_rw_addr_3_6),
    .I1(tcm_imem_rdata_11),
    .I2(n739_3),
    .I3(tcm_imem_rdata_31) 
);
defparam \idu2exu_cmd.imm_27_s2 .INIT=16'hB0BB;
  LUT4 \idu2exu_cmd.imm_29_s6  (
    .F(\idu2exu_cmd.imm_29_10 ),
    .I0(exu2csr_rw_addr_3_6),
    .I1(tcm_imem_rdata_13),
    .I2(n739_3),
    .I3(tcm_imem_rdata_31) 
);
defparam \idu2exu_cmd.imm_29_s6 .INIT=16'hB0BB;
  LUT4 \idu2exu_cmd.imm_31_s18  (
    .F(\idu2exu_cmd.imm_31_23 ),
    .I0(n422_18),
    .I1(exu2csr_rw_addr_3_6),
    .I2(n739_3),
    .I3(tcm_imem_rdata_31) 
);
defparam \idu2exu_cmd.imm_31_s18 .INIT=16'hD0DD;
  LUT4 exu2csr_rw_addr_2_s9 (
    .F(exu2csr_rw_addr_2_13),
    .I0(exu2mprf_rd_addr_3_16),
    .I1(exu2csr_rw_addr_4_5),
    .I2(q_data_head_4),
    .I3(ifu2idu_instr_o_13_8) 
);
defparam exu2csr_rw_addr_2_s9.INIT=16'h22A0;
  LUT4 \idu2exu_cmd.imm_14_s5  (
    .F(\idu2exu_cmd.imm_14_10 ),
    .I0(exu2csr_rw_addr_4_5),
    .I1(q_data_head_4),
    .I2(ifu2idu_instr_o_13_8),
    .I3(\idu2exu_cmd.imm_13_5 ) 
);
defparam \idu2exu_cmd.imm_14_s5 .INIT=16'h5C00;
  LUT4 exu2csr_rw_addr_6_s11 (
    .F(exu2csr_rw_addr_6_15),
    .I0(funct3_2_8),
    .I1(exu2csr_rw_addr_3_6),
    .I2(exu2csr_rw_addr_3_7),
    .I3(funct3_2_7) 
);
defparam exu2csr_rw_addr_6_s11.INIT=16'h007F;
  LUT4 n47_s11 (
    .F(n47_16),
    .I0(tcm_imem_resp[0]),
    .I1(port_sel_r),
    .I2(imem_resp_discard_cnt_upd_4),
    .I3(n47_14) 
);
defparam n47_s11.INIT=16'h8000;
  LUT4 exu2csr_rw_addr_3_s14 (
    .F(exu2csr_rw_addr_3_18),
    .I0(funct3_2_7),
    .I1(funct3_2_6),
    .I2(funct3[0]),
    .I3(ialu_main_op2_31_10) 
);
defparam exu2csr_rw_addr_3_s14.INIT=16'h00F1;
  LUT4 exu2mprf_rd_addr_3_s14 (
    .F(exu2mprf_rd_addr_3_20),
    .I0(exu2mprf_rd_addr_3_15),
    .I1(funct3_2_7),
    .I2(funct3_2_6),
    .I3(funct3[0]) 
);
defparam exu2mprf_rd_addr_3_s14.INIT=16'h0054;
  LUT4 \idu2exu_cmd.imm_16_s13  (
    .F(\idu2exu_cmd.imm_16_18 ),
    .I0(port_sel_r),
    .I1(tcm_imem_rdata_1),
    .I2(n422_18),
    .I3(exu2csr_rw_addr_3_6) 
);
defparam \idu2exu_cmd.imm_16_s13 .INIT=16'hF088;
  LUT4 exu2csr_rw_addr_11_s13 (
    .F(exu2csr_rw_addr_11_18),
    .I0(n47_10),
    .I1(q_data_head_7),
    .I2(exu2csr_rw_addr_7_12),
    .I3(ifu2idu_instr_o_13_8) 
);
defparam exu2csr_rw_addr_11_s13.INIT=16'h5044;
  LUT4 exu2csr_rw_addr_6_s12 (
    .F(exu2csr_rw_addr_6_17),
    .I0(exu2csr_rw_addr_10_9),
    .I1(q_data_head_7),
    .I2(exu2csr_rw_addr_7_12),
    .I3(ifu2idu_instr_o_13_8) 
);
defparam exu2csr_rw_addr_6_s12.INIT=16'hA088;
  LUT4 \idu2exu_cmd.imm_20_s2  (
    .F(\idu2exu_cmd.imm_20 ),
    .I0(\idu2exu_cmd.imm_20_3 ),
    .I1(\idu2exu_cmd.imm_16_5 ),
    .I2(\idu2exu_cmd.imm_29_6 ),
    .I3(\idu2exu_cmd.imm_31_5 ) 
);
defparam \idu2exu_cmd.imm_20_s2 .INIT=16'hFF15;
  LUT4 \idu2exu_cmd.imm_21_s1  (
    .F(\idu2exu_cmd.imm_21 ),
    .I0(\idu2exu_cmd.imm_21_3 ),
    .I1(\idu2exu_cmd.imm_16_5 ),
    .I2(\idu2exu_cmd.imm_29_6 ),
    .I3(\idu2exu_cmd.imm_31_5 ) 
);
defparam \idu2exu_cmd.imm_21_s1 .INIT=16'hFF2A;
  LUT4 \idu2exu_cmd.imm_22_s2  (
    .F(\idu2exu_cmd.imm_22 ),
    .I0(\idu2exu_cmd.imm_22_3 ),
    .I1(\idu2exu_cmd.imm_16_5 ),
    .I2(\idu2exu_cmd.imm_29_6 ),
    .I3(\idu2exu_cmd.imm_31_5 ) 
);
defparam \idu2exu_cmd.imm_22_s2 .INIT=16'hFF15;
  LUT4 \idu2exu_cmd.imm_23_s6  (
    .F(\idu2exu_cmd.imm_23 ),
    .I0(\idu2exu_cmd.imm_16_5 ),
    .I1(\idu2exu_cmd.imm_29_6 ),
    .I2(\idu2exu_cmd.imm_23_3 ),
    .I3(\idu2exu_cmd.imm_31_5 ) 
);
defparam \idu2exu_cmd.imm_23_s6 .INIT=16'hFF07;
  LUT4 \idu2exu_cmd.imm_24_s1  (
    .F(\idu2exu_cmd.imm_24 ),
    .I0(\idu2exu_cmd.imm_24_3 ),
    .I1(\idu2exu_cmd.imm_16_5 ),
    .I2(\idu2exu_cmd.imm_29_6 ),
    .I3(\idu2exu_cmd.imm_31_5 ) 
);
defparam \idu2exu_cmd.imm_24_s1 .INIT=16'hFF15;
  LUT4 \idu2exu_cmd.imm_25_s2  (
    .F(\idu2exu_cmd.imm_25 ),
    .I0(\idu2exu_cmd.imm_25_3 ),
    .I1(\idu2exu_cmd.imm_16_5 ),
    .I2(\idu2exu_cmd.imm_29_6 ),
    .I3(\idu2exu_cmd.imm_31_5 ) 
);
defparam \idu2exu_cmd.imm_25_s2 .INIT=16'hFF15;
  LUT4 \idu2exu_cmd.imm_26_s3  (
    .F(\idu2exu_cmd.imm_26 ),
    .I0(\idu2exu_cmd.imm_26_3 ),
    .I1(\idu2exu_cmd.imm_16_5 ),
    .I2(\idu2exu_cmd.imm_29_6 ),
    .I3(\idu2exu_cmd.imm_31_5 ) 
);
defparam \idu2exu_cmd.imm_26_s3 .INIT=16'hFF15;
  LUT4 \idu2exu_cmd.imm_27_s3  (
    .F(\idu2exu_cmd.imm_27 ),
    .I0(\idu2exu_cmd.imm_27_3 ),
    .I1(\idu2exu_cmd.imm_16_5 ),
    .I2(\idu2exu_cmd.imm_29_6 ),
    .I3(\idu2exu_cmd.imm_31_5 ) 
);
defparam \idu2exu_cmd.imm_27_s3 .INIT=16'hFF15;
  LUT4 \idu2exu_cmd.imm_28_s3  (
    .F(\idu2exu_cmd.imm_28 ),
    .I0(\idu2exu_cmd.imm_28_3 ),
    .I1(\idu2exu_cmd.imm_16_5 ),
    .I2(\idu2exu_cmd.imm_29_6 ),
    .I3(\idu2exu_cmd.imm_31_5 ) 
);
defparam \idu2exu_cmd.imm_28_s3 .INIT=16'hFF15;
  LUT4 \idu2exu_cmd.imm_29_s7  (
    .F(\idu2exu_cmd.imm_29 ),
    .I0(\idu2exu_cmd.imm_29_3 ),
    .I1(\idu2exu_cmd.imm_16_5 ),
    .I2(\idu2exu_cmd.imm_29_6 ),
    .I3(\idu2exu_cmd.imm_31_5 ) 
);
defparam \idu2exu_cmd.imm_29_s7 .INIT=16'hFF15;
  LUT4 \idu2exu_cmd.imm_17_s3  (
    .F(\idu2exu_cmd.imm_17_8 ),
    .I0(port_sel_r),
    .I1(tcm_imem_rdata_18),
    .I2(exu2csr_rw_addr_3_6),
    .I3(tcm_imem_rdata_1) 
);
defparam \idu2exu_cmd.imm_17_s3 .INIT=16'h8F00;
  LUT4 \idu2exu_cmd.imm_18_s3  (
    .F(\idu2exu_cmd.imm_18_8 ),
    .I0(n422_18),
    .I1(port_sel_r),
    .I2(tcm_imem_rdata_18),
    .I3(ifu2idu_instr_o_13_8) 
);
defparam \idu2exu_cmd.imm_18_s3 .INIT=16'h3F55;
  LUT4 exu2csr_rw_addr_3_s15 (
    .F(exu2csr_rw_addr_3_20),
    .I0(q_data_head_4),
    .I1(q_data_head_5),
    .I2(q_data_head_3),
    .I3(q_data_head_2) 
);
defparam exu2csr_rw_addr_3_s15.INIT=16'h0004;
  LUT4 exu2csr_rw_addr_4_s11 (
    .F(exu2csr_rw_addr_4_15),
    .I0(exu2csr_rw_addr_6_8),
    .I1(q_data_head_6),
    .I2(ifu2idu_instr_o_13_8),
    .I3(exu2csr_rw_addr_10_3) 
);
defparam exu2csr_rw_addr_4_s11.INIT=16'h005C;
  LUT4 exu2csr_rw_addr_7_s18 (
    .F(exu2csr_rw_addr_7_22),
    .I0(exu2csr_rw_addr_6_8),
    .I1(q_data_head_6),
    .I2(ifu2idu_instr_o_13_8),
    .I3(q_data_head_2) 
);
defparam exu2csr_rw_addr_7_s18.INIT=16'hA300;
  LUT4 \idu2exu_cmd.imm_16_s14  (
    .F(\idu2exu_cmd.imm_16_20 ),
    .I0(exu2csr_rw_addr_6_8),
    .I1(q_data_head_6),
    .I2(ifu2idu_instr_o_13_8),
    .I3(\idu2exu_cmd.imm_13_5 ) 
);
defparam \idu2exu_cmd.imm_16_s14 .INIT=16'h5C00;
  LUT4 exu2csr_rw_addr_9_s7 (
    .F(exu2csr_rw_addr_9_12),
    .I0(q_data_head_10),
    .I1(exu2csr_rw_addr_10_5),
    .I2(ifu2idu_instr_o_13_8),
    .I3(exu2csr_rw_addr_1_5) 
);
defparam exu2csr_rw_addr_9_s7.INIT=16'h003A;
  LUT4 exu2csr_rw_addr_0_s20 (
    .F(exu2csr_rw_addr_0_25),
    .I0(exu2csr_rw_addr_11_4),
    .I1(q_data_head_10),
    .I2(exu2csr_rw_addr_10_5),
    .I3(ifu2idu_instr_o_13_8) 
);
defparam exu2csr_rw_addr_0_s20.INIT=16'h0A88;
  LUT4 exu2mprf_rd_addr_3_s15 (
    .F(exu2mprf_rd_addr_3_22),
    .I0(exu2mprf_rd_addr_3_28),
    .I1(q_data_head_10),
    .I2(exu2csr_rw_addr_10_5),
    .I3(ifu2idu_instr_o_13_8) 
);
defparam exu2mprf_rd_addr_3_s15.INIT=16'h5011;
  LUT4 exu2mprf_rd_addr_3_s16 (
    .F(exu2mprf_rd_addr_3_24),
    .I0(q_data_head_1),
    .I1(exu2csr_rw_addr_1_9),
    .I2(ifu2idu_instr_o_13_8),
    .I3(exu2mprf_rd_addr_0_10) 
);
defparam exu2mprf_rd_addr_3_s16.INIT=16'h00CA;
  LUT4 \idu2exu_cmd.imm_16_s15  (
    .F(\idu2exu_cmd.imm_16_22 ),
    .I0(csr_mcause_ec_next_3_22),
    .I1(\idu2exu_cmd.imm_16_14 ),
    .I2(\idu2exu_cmd.imm_23_6 ),
    .I3(instr_hi_rvi_lo_ff_11) 
);
defparam \idu2exu_cmd.imm_16_s15 .INIT=16'h3533;
  LUT4 exu2csr_rw_addr_6_s13 (
    .F(exu2csr_rw_addr_6_19),
    .I0(exu2csr_rw_addr_7_15),
    .I1(n47_16),
    .I2(funct3_2_6),
    .I3(funct3_2_7) 
);
defparam exu2csr_rw_addr_6_s13.INIT=16'h0001;
  LUT4 exu2mprf_rd_addr_3_s17 (
    .F(exu2mprf_rd_addr_3_26),
    .I0(n47_16),
    .I1(funct3_2_6),
    .I2(funct3_2_7),
    .I3(funct3[1]) 
);
defparam exu2mprf_rd_addr_3_s17.INIT=16'hFE00;
  LUT4 funct3_2_s7 (
    .F(funct3[2]),
    .I0(funct3_2_4),
    .I1(n47_16),
    .I2(funct3_2_6),
    .I3(funct3_2_7) 
);
defparam funct3_2_s7.INIT=16'hAAAB;
  LUT4 \idu2exu_cmd.lsu_cmd_1_s4  (
    .F(\idu2exu_cmd.lsu_cmd_1_9 ),
    .I0(\idu2exu_cmd.lsu_cmd_1_5 ),
    .I1(n47_11),
    .I2(n47_16),
    .I3(\idu2exu_cmd.lsu_cmd_0_14 ) 
);
defparam \idu2exu_cmd.lsu_cmd_1_s4 .INIT=16'h00AB;
  LUT3 \idu2exu_cmd.imm_13_s4  (
    .F(\idu2exu_cmd.imm_13_8 ),
    .I0(n47_11),
    .I1(n47_16),
    .I2(\idu2exu_cmd.imm_19_6 ) 
);
defparam \idu2exu_cmd.imm_13_s4 .INIT=8'hE0;
  LUT4 funct3_1_s1 (
    .F(funct3[1]),
    .I0(ifu2idu_instr_o_13_6),
    .I1(ifu2idu_instr_o_14_6),
    .I2(n47_11),
    .I3(n47_16) 
);
defparam funct3_1_s1.INIT=16'hAAAC;
  LUT4 funct3_0_s1 (
    .F(funct3[0]),
    .I0(ifu2idu_instr_o_13_6),
    .I1(ifu2idu_instr_o_14_6),
    .I2(n47_11),
    .I3(n47_16) 
);
defparam funct3_0_s1.INIT=16'hCCCA;
  LUT3 exu2csr_rw_addr_10_s9 (
    .F(exu2csr_rw_addr_10_13),
    .I0(exu2mprf_rd_addr_3_12),
    .I1(ifu2idu_instr_o_14_7),
    .I2(ifu2idu_instr_o_14_8) 
);
defparam exu2csr_rw_addr_10_s9.INIT=8'h01;
  LUT4 \idu2exu_cmd.imm_31_s19  (
    .F(\idu2exu_cmd.imm_31_25 ),
    .I0(\idu2exu_cmd.lsu_cmd_1_6 ),
    .I1(ifu2idu_instr_o_14_7),
    .I2(ifu2idu_instr_o_14_8),
    .I3(funct3[0]) 
);
defparam \idu2exu_cmd.imm_31_s19 .INIT=16'h00FD;
  LUT4 exu2mprf_rd_addr_0_s8 (
    .F(exu2mprf_rd_addr_0_14),
    .I0(csr_mcause_ec_next_0_16),
    .I1(ifu2idu_instr_o_14_7),
    .I2(ifu2idu_instr_o_14_8),
    .I3(exu2mprf_rd_addr_0_16) 
);
defparam exu2mprf_rd_addr_0_s8.INIT=16'h0100;
  LUT4 exu2csr_rw_addr_7_s19 (
    .F(exu2csr_rw_addr_7_24),
    .I0(ifu2idu_instr_o_14_7),
    .I1(ifu2idu_instr_o_14_8),
    .I2(funct3[0]),
    .I3(funct3_2_5) 
);
defparam exu2csr_rw_addr_7_s19.INIT=16'h00FE;
  LUT4 \idu2exu_cmd.imm_12_s1  (
    .F(\idu2exu_cmd.imm_12 ),
    .I0(\idu2exu_cmd.imm_12_3 ),
    .I1(ifu2idu_instr_o_14_7),
    .I2(ifu2idu_instr_o_14_8),
    .I3(\idu2exu_cmd.imm_16_5 ) 
);
defparam \idu2exu_cmd.imm_12_s1 .INIT=16'h5503;
  LUT4 \idu2exu_cmd.imm_14_s6  (
    .F(\idu2exu_cmd.imm_14 ),
    .I0(\idu2exu_cmd.imm_14_3 ),
    .I1(ifu2idu_instr_o_14_7),
    .I2(ifu2idu_instr_o_14_8),
    .I3(\idu2exu_cmd.imm_16_5 ) 
);
defparam \idu2exu_cmd.imm_14_s6 .INIT=16'h5503;
  LUT4 \idu2exu_cmd.imm_31_s20  (
    .F(\idu2exu_cmd.imm_31 ),
    .I0(\idu2exu_cmd.imm_31_3 ),
    .I1(timer_dmem_wdata_11_4),
    .I2(\idu2exu_cmd.imm_31_21 ),
    .I3(\idu2exu_cmd.imm_31_5 ) 
);
defparam \idu2exu_cmd.imm_31_s20 .INIT=16'hFF45;
  LUT4 \idu2exu_cmd.imm_15_s3  (
    .F(\idu2exu_cmd.imm_15_7 ),
    .I0(exu2csr_rw_addr_5_4),
    .I1(exu2mprf_rd_addr_3_12),
    .I2(exu2mprf_rd_addr_3_26),
    .I3(\idu2exu_cmd.imm_13_6 ) 
);
defparam \idu2exu_cmd.imm_15_s3 .INIT=16'h1000;
  LUT4 exu2csr_rw_addr_2_s10 (
    .F(exu2csr_rw_addr_2_15),
    .I0(exu2csr_rw_addr_9_3),
    .I1(funct3[2]),
    .I2(funct3[0]),
    .I3(funct3[1]) 
);
defparam exu2csr_rw_addr_2_s10.INIT=16'h0800;
  LUT4 exu2mprf_rd_addr_3_s18 (
    .F(exu2mprf_rd_addr_3_28),
    .I0(exu2csr_rw_addr_0_23),
    .I1(funct3[0]),
    .I2(funct3[1]),
    .I3(funct3_2_5) 
);
defparam exu2mprf_rd_addr_3_s18.INIT=16'hBA00;
  LUT4 \idu2exu_cmd.lsu_cmd_0_s8  (
    .F(\idu2exu_cmd.lsu_cmd_0_14 ),
    .I0(funct3_2_5),
    .I1(exu2csr_rw_addr_0_23),
    .I2(funct3[0]),
    .I3(funct3[1]) 
);
defparam \idu2exu_cmd.lsu_cmd_0_s8 .INIT=16'h0100;
  LUT4 exu2csr_rw_addr_9_s8 (
    .F(exu2csr_rw_addr_9_14),
    .I0(ialu_main_op2_31_16),
    .I1(funct3[1]),
    .I2(funct3[0]),
    .I3(exu2csr_rw_addr_0_23) 
);
defparam exu2csr_rw_addr_9_s8.INIT=16'hEF55;
  LUT4 exu2csr_rw_addr_10_s10 (
    .F(exu2csr_rw_addr_10_15),
    .I0(exu2csr_rw_addr_8_3),
    .I1(funct3[1]),
    .I2(funct3[0]),
    .I3(exu2csr_rw_addr_1_5) 
);
defparam exu2csr_rw_addr_10_s10.INIT=16'h00EF;
  LUT4 exu2csr_rw_addr_7_s20 (
    .F(exu2csr_rw_addr_7_26),
    .I0(q_data_head_10),
    .I1(q_data_head_11),
    .I2(funct3[0]),
    .I3(funct3[1]) 
);
defparam exu2csr_rw_addr_7_s20.INIT=16'h0004;
  LUT3 exu2mprf_rd_addr_0_s9 (
    .F(exu2mprf_rd_addr_0_16),
    .I0(funct3_2_7),
    .I1(funct3[0]),
    .I2(funct3[1]) 
);
defparam exu2mprf_rd_addr_0_s9.INIT=8'h01;
  LUT3 exu2csr_rw_addr_0_s21 (
    .F(exu2csr_rw_addr_0_27),
    .I0(exu2csr_rw_addr_11_16),
    .I1(funct3[0]),
    .I2(funct3[1]) 
);
defparam exu2csr_rw_addr_0_s21.INIT=8'h02;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* scr1_pipe_idu */
module scr1_pipe_ialu (
  mprf2exu_rs1_data_o_0_217,
  mprf2exu_rs1_data_o_0_215,
  mprf2exu_rs1_data_o_0_213,
  mprf2exu_rs1_data_o_0_211,
  mprf2exu_rs1_data_o_0_209,
  mprf2exu_rs1_data_o_0_207,
  mprf2exu_rs1_data_o_0_205,
  mprf2exu_rs1_data_o_0_203,
  mprf2exu_rs1_data_o_0_201,
  mprf2exu_rs1_data_o_0_199,
  mprf2exu_rs1_data_o_0_197,
  mprf2exu_rs1_data_o_0_195,
  mprf2exu_rs1_data_o_0_193,
  mprf2exu_rs1_data_o_0_191,
  mprf2exu_rs1_data_o_0_189,
  mprf2exu_rs1_data_o_0_187,
  mprf2exu_rs1_data_o_0_185,
  mprf2exu_rs1_data_o_0_183,
  mprf2exu_rs1_data_o_0_181,
  mprf2exu_rs1_data_o_0_179,
  mprf2exu_rs1_data_o_0_177,
  mprf2exu_rs1_data_o_0_175,
  mprf2exu_rs1_data_o_0_173,
  mprf2exu_rs1_data_o_0_171,
  mprf2exu_rs1_data_o_0_169,
  mprf2exu_rs1_data_o_0_167,
  mprf2exu_rs1_data_o_0_165,
  mprf2exu_rs1_data_o_0_163,
  mprf2exu_rs1_data_o_0_161,
  mprf2exu_rs1_data_o_0_159,
  mprf2exu_rs1_data_o_0_157,
  mprf2exu_rs1_data_o_0_155,
  mprf2exu_rs1_data_o_0_221,
  mprf2exu_rs1_data_o_0_223,
  mprf2exu_rs1_data_o_0_225,
  mprf2exu_rs1_data_o_0_229,
  mprf2exu_rs1_data_o_0_231,
  mprf2exu_rs1_data_o_0_227,
  exu2mprf_rd_data_28_36,
  timer_dmem_wdata_11_4,
  timer_dmem_wdata_11_5,
  n47_10,
  \idu2exu_cmd.lsu_cmd_1_6 ,
  ifu2idu_instr_o_14_6,
  dmem_cmd_store_10,
  ialu_main_op2_31_5,
  exu2csr_rw_addr_11_9,
  n258_13,
  n104_13,
  exu2mprf_rd_data_28_25,
  exu2csr_rw_addr_10_3,
  exu2csr_rw_addr_6_4,
  exu2csr_rw_addr_5_4,
  exu2csr_rw_addr_11_4,
  funct3_2_5,
  exu2csr_rw_addr_1_5,
  n39_1,
  mprf2exu_rs1_data_o_0_218,
  n38_1,
  n10_1,
  n11_1,
  n12_1,
  n14_1,
  n17_1,
  n19_1,
  n20_1,
  n21_1,
  n24_1,
  n31_1,
  n32_1,
  n37_1,
  n15_1,
  n25_1,
  n27_1,
  n28_1,
  n29_1,
  n9_1,
  n33_1,
  n35_1,
  exu2mprf_rd_data_30_19,
  exu2mprf_rd_data_28_10,
  ialu_main_op2,
  ialu_addr_op1,
  exu2csr_rw_addr,
  \idu2exu_cmd.imm_12 ,
  \idu2exu_cmd.imm_13 ,
  \idu2exu_cmd.imm_14 ,
  \idu2exu_cmd.imm_15 ,
  \idu2exu_cmd.imm_16 ,
  \idu2exu_cmd.imm_17 ,
  \idu2exu_cmd.imm_18 ,
  \idu2exu_cmd.imm_19 ,
  \idu2exu_cmd.imm_20 ,
  \idu2exu_cmd.imm_21 ,
  \idu2exu_cmd.imm_22 ,
  \idu2exu_cmd.imm_23 ,
  \idu2exu_cmd.imm_24 ,
  \idu2exu_cmd.imm_25 ,
  \idu2exu_cmd.imm_26 ,
  \idu2exu_cmd.imm_27 ,
  \idu2exu_cmd.imm_28 ,
  \idu2exu_cmd.imm_29 ,
  \idu2exu_cmd.imm_31 ,
  funct3,
  \main_sum_res[31]_1_1 ,
  n1_41,
  n36_49,
  n2_79,
  n59_11,
  n35_49,
  n2_81,
  n36_51,
  n1_43,
  n36_53,
  n2_83,
  n55_11,
  n35_51,
  n2_85,
  n36_55,
  n1_45,
  n36_57,
  n2_87,
  n51_11,
  n35_53,
  n2_89,
  n36_59,
  n1_47,
  n36_61,
  n2_91,
  n47_11,
  n35_55,
  n2_93,
  n36_63,
  n1_49,
  n36_65,
  n2_95,
  n43_11,
  n35_57,
  n2_97,
  n36_67,
  n1_51,
  n36_69,
  n2_99,
  n39_11,
  n35_59,
  n2_101,
  n36_71,
  n1_53,
  n36_73,
  n2_103,
  n35_61,
  n35_63,
  n2_105,
  n36_75,
  n1_55,
  n5_4_2,
  n5_4_3,
  n5_4_5,
  n31_15,
  n30_15,
  n30_17,
  n59_14,
  n55_14,
  n51_14,
  n47_14,
  n39_14,
  n43_14,
  n31_17,
  n5_4_12,
  main_sum_res,
  timer_dmem_addr,
  tcm_dmem_addr,
  ahb_dmem_addr
)
;
input mprf2exu_rs1_data_o_0_217;
input mprf2exu_rs1_data_o_0_215;
input mprf2exu_rs1_data_o_0_213;
input mprf2exu_rs1_data_o_0_211;
input mprf2exu_rs1_data_o_0_209;
input mprf2exu_rs1_data_o_0_207;
input mprf2exu_rs1_data_o_0_205;
input mprf2exu_rs1_data_o_0_203;
input mprf2exu_rs1_data_o_0_201;
input mprf2exu_rs1_data_o_0_199;
input mprf2exu_rs1_data_o_0_197;
input mprf2exu_rs1_data_o_0_195;
input mprf2exu_rs1_data_o_0_193;
input mprf2exu_rs1_data_o_0_191;
input mprf2exu_rs1_data_o_0_189;
input mprf2exu_rs1_data_o_0_187;
input mprf2exu_rs1_data_o_0_185;
input mprf2exu_rs1_data_o_0_183;
input mprf2exu_rs1_data_o_0_181;
input mprf2exu_rs1_data_o_0_179;
input mprf2exu_rs1_data_o_0_177;
input mprf2exu_rs1_data_o_0_175;
input mprf2exu_rs1_data_o_0_173;
input mprf2exu_rs1_data_o_0_171;
input mprf2exu_rs1_data_o_0_169;
input mprf2exu_rs1_data_o_0_167;
input mprf2exu_rs1_data_o_0_165;
input mprf2exu_rs1_data_o_0_163;
input mprf2exu_rs1_data_o_0_161;
input mprf2exu_rs1_data_o_0_159;
input mprf2exu_rs1_data_o_0_157;
input mprf2exu_rs1_data_o_0_155;
input mprf2exu_rs1_data_o_0_221;
input mprf2exu_rs1_data_o_0_223;
input mprf2exu_rs1_data_o_0_225;
input mprf2exu_rs1_data_o_0_229;
input mprf2exu_rs1_data_o_0_231;
input mprf2exu_rs1_data_o_0_227;
input exu2mprf_rd_data_28_36;
input timer_dmem_wdata_11_4;
input timer_dmem_wdata_11_5;
input n47_10;
input \idu2exu_cmd.lsu_cmd_1_6 ;
input ifu2idu_instr_o_14_6;
input dmem_cmd_store_10;
input ialu_main_op2_31_5;
input exu2csr_rw_addr_11_9;
input n258_13;
input n104_13;
input exu2mprf_rd_data_28_25;
input exu2csr_rw_addr_10_3;
input exu2csr_rw_addr_6_4;
input exu2csr_rw_addr_5_4;
input exu2csr_rw_addr_11_4;
input funct3_2_5;
input exu2csr_rw_addr_1_5;
input n39_1;
input mprf2exu_rs1_data_o_0_218;
input n38_1;
input n10_1;
input n11_1;
input n12_1;
input n14_1;
input n17_1;
input n19_1;
input n20_1;
input n21_1;
input n24_1;
input n31_1;
input n32_1;
input n37_1;
input n15_1;
input n25_1;
input n27_1;
input n28_1;
input n29_1;
input n9_1;
input n33_1;
input n35_1;
input exu2mprf_rd_data_30_19;
input exu2mprf_rd_data_28_10;
input [31:0] ialu_main_op2;
input [31:0] ialu_addr_op1;
input [11:0] exu2csr_rw_addr;
input \idu2exu_cmd.imm_12 ;
input \idu2exu_cmd.imm_13 ;
input \idu2exu_cmd.imm_14 ;
input \idu2exu_cmd.imm_15 ;
input \idu2exu_cmd.imm_16 ;
input \idu2exu_cmd.imm_17 ;
input \idu2exu_cmd.imm_18 ;
input \idu2exu_cmd.imm_19 ;
input \idu2exu_cmd.imm_20 ;
input \idu2exu_cmd.imm_21 ;
input \idu2exu_cmd.imm_22 ;
input \idu2exu_cmd.imm_23 ;
input \idu2exu_cmd.imm_24 ;
input \idu2exu_cmd.imm_25 ;
input \idu2exu_cmd.imm_26 ;
input \idu2exu_cmd.imm_27 ;
input \idu2exu_cmd.imm_28 ;
input \idu2exu_cmd.imm_29 ;
input \idu2exu_cmd.imm_31 ;
input [1:0] funct3;
output \main_sum_res[31]_1_1 ;
output n1_41;
output n36_49;
output n2_79;
output n59_11;
output n35_49;
output n2_81;
output n36_51;
output n1_43;
output n36_53;
output n2_83;
output n55_11;
output n35_51;
output n2_85;
output n36_55;
output n1_45;
output n36_57;
output n2_87;
output n51_11;
output n35_53;
output n2_89;
output n36_59;
output n1_47;
output n36_61;
output n2_91;
output n47_11;
output n35_55;
output n2_93;
output n36_63;
output n1_49;
output n36_65;
output n2_95;
output n43_11;
output n35_57;
output n2_97;
output n36_67;
output n1_51;
output n36_69;
output n2_99;
output n39_11;
output n35_59;
output n2_101;
output n36_71;
output n1_53;
output n36_73;
output n2_103;
output n35_61;
output n35_63;
output n2_105;
output n36_75;
output n1_55;
output n5_4_2;
output n5_4_3;
output n5_4_5;
output n31_15;
output n30_15;
output n30_17;
output n59_14;
output n55_14;
output n51_14;
output n47_14;
output n39_14;
output n43_14;
output n31_17;
output n5_4_12;
output [31:0] main_sum_res;
output [4:0] timer_dmem_addr;
output [7:5] tcm_dmem_addr;
output [31:8] ahb_dmem_addr;
wire n1_56;
wire n2_106;
wire n35_64;
wire n36_77;
wire n1_57;
wire n2_108;
wire n35_65;
wire n36_79;
wire n1_58;
wire n2_110;
wire n35_66;
wire n36_81;
wire n1_59;
wire n2_112;
wire n35_67;
wire n36_83;
wire n1_60;
wire n2_114;
wire n35_68;
wire n36_85;
wire n1_61;
wire n2_116;
wire n35_69;
wire n36_87;
wire n1_62;
wire n36_88;
wire n2_118;
wire n35_70;
wire n35_71;
wire n2_119;
wire n5_4_6;
wire n5_4_7;
wire n5_4_8;
wire n5_4_9;
wire n5_4_10;
wire n36_91;
wire n2_121;
wire n2_123;
wire n36_93;
wire n2_125;
wire n36_95;
wire n36_97;
wire n1_65;
wire n36_99;
wire n2_127;
wire n36_101;
wire n2_129;
wire n2_131;
wire n36_103;
wire \main_sum_res[0]_1_1 ;
wire \main_sum_res[1]_1_1 ;
wire \main_sum_res[2]_1_1 ;
wire \main_sum_res[3]_1_1 ;
wire \main_sum_res[4]_1_1 ;
wire \main_sum_res[5]_1_1 ;
wire \main_sum_res[6]_1_1 ;
wire \main_sum_res[7]_1_1 ;
wire \main_sum_res[8]_1_1 ;
wire \main_sum_res[9]_1_1 ;
wire \main_sum_res[10]_1_1 ;
wire \main_sum_res[11]_1_1 ;
wire \main_sum_res[12]_1_1 ;
wire \main_sum_res[13]_1_1 ;
wire \main_sum_res[14]_1_1 ;
wire \main_sum_res[15]_1_1 ;
wire \main_sum_res[16]_1_1 ;
wire \main_sum_res[17]_1_1 ;
wire \main_sum_res[18]_1_1 ;
wire \main_sum_res[19]_1_1 ;
wire \main_sum_res[20]_1_1 ;
wire \main_sum_res[21]_1_1 ;
wire \main_sum_res[22]_1_1 ;
wire \main_sum_res[23]_1_1 ;
wire \main_sum_res[24]_1_1 ;
wire \main_sum_res[25]_1_1 ;
wire \main_sum_res[26]_1_1 ;
wire \main_sum_res[27]_1_1 ;
wire \main_sum_res[28]_1_1 ;
wire \main_sum_res[29]_1_1 ;
wire \main_sum_res[30]_1_1 ;
wire timer_dmem_addr_0_2;
wire timer_dmem_addr_1_2;
wire timer_dmem_addr_2_2;
wire timer_dmem_addr_3_2;
wire timer_dmem_addr_4_2;
wire tcm_dmem_addr_5_2;
wire tcm_dmem_addr_6_2;
wire tcm_dmem_addr_7_2;
wire ahb_dmem_addr_8_2;
wire ahb_dmem_addr_9_2;
wire ahb_dmem_addr_10_2;
wire ahb_dmem_addr_11_2;
wire ahb_dmem_addr_12_2;
wire ahb_dmem_addr_13_2;
wire ahb_dmem_addr_14_2;
wire ahb_dmem_addr_15_2;
wire ahb_dmem_addr_16_2;
wire ahb_dmem_addr_17_2;
wire ahb_dmem_addr_18_2;
wire ahb_dmem_addr_19_2;
wire ahb_dmem_addr_20_2;
wire ahb_dmem_addr_21_2;
wire ahb_dmem_addr_22_2;
wire ahb_dmem_addr_23_2;
wire ahb_dmem_addr_24_2;
wire ahb_dmem_addr_25_2;
wire ahb_dmem_addr_26_2;
wire ahb_dmem_addr_27_2;
wire ahb_dmem_addr_28_2;
wire ahb_dmem_addr_29_2;
wire ahb_dmem_addr_30_2;
wire ahb_dmem_addr_31_0_COUT;
wire n5_11;
wire VCC;
wire GND;
  LUT4 n1_s35 (
    .F(n1_41),
    .I0(n1_56),
    .I1(ialu_main_op2[0]),
    .I2(mprf2exu_rs1_data_o_0_161),
    .I3(mprf2exu_rs1_data_o_0_157) 
);
defparam n1_s35.INIT=16'hEA62;
  LUT3 n36_s40 (
    .F(n36_49),
    .I0(ialu_main_op2[1]),
    .I1(n36_91),
    .I2(n30_17) 
);
defparam n36_s40.INIT=8'hE4;
  LUT4 n2_s71 (
    .F(n2_79),
    .I0(n2_106),
    .I1(ialu_main_op2[1]),
    .I2(mprf2exu_rs1_data_o_0_161),
    .I3(mprf2exu_rs1_data_o_0_163) 
);
defparam n2_s71.INIT=16'hEA62;
  LUT3 n59_s3 (
    .F(n59_11),
    .I0(ialu_main_op2[1]),
    .I1(mprf2exu_rs1_data_o_0_221),
    .I2(n59_14) 
);
defparam n59_s3.INIT=8'hD8;
  LUT4 n35_s40 (
    .F(n35_49),
    .I0(n35_64),
    .I1(ialu_main_op2[0]),
    .I2(mprf2exu_rs1_data_o_0_161),
    .I3(mprf2exu_rs1_data_o_0_165) 
);
defparam n35_s40.INIT=16'hD951;
  LUT3 n2_s72 (
    .F(n2_81),
    .I0(ialu_main_op2[1]),
    .I1(n36_91),
    .I2(n2_121) 
);
defparam n2_s72.INIT=8'hD8;
  LUT4 n36_s41 (
    .F(n36_51),
    .I0(n36_77),
    .I1(ialu_main_op2[0]),
    .I2(mprf2exu_rs1_data_o_0_163),
    .I3(mprf2exu_rs1_data_o_0_167) 
);
defparam n36_s41.INIT=16'hE6A2;
  LUT4 n1_s36 (
    .F(n1_43),
    .I0(n1_57),
    .I1(ialu_main_op2[0]),
    .I2(mprf2exu_rs1_data_o_0_165),
    .I3(mprf2exu_rs1_data_o_0_169) 
);
defparam n1_s36.INIT=16'hE6A2;
  LUT3 n36_s42 (
    .F(n36_53),
    .I0(ialu_main_op2[1]),
    .I1(n2_121),
    .I2(n36_99) 
);
defparam n36_s42.INIT=8'hD8;
  LUT4 n2_s73 (
    .F(n2_83),
    .I0(n2_108),
    .I1(ialu_main_op2[0]),
    .I2(mprf2exu_rs1_data_o_0_167),
    .I3(mprf2exu_rs1_data_o_0_171) 
);
defparam n2_s73.INIT=16'hE6A2;
  LUT3 n55_s3 (
    .F(n55_11),
    .I0(ialu_main_op2[1]),
    .I1(mprf2exu_rs1_data_o_0_223),
    .I2(n55_14) 
);
defparam n55_s3.INIT=8'hD8;
  LUT4 n35_s41 (
    .F(n35_51),
    .I0(n35_65),
    .I1(ialu_main_op2[0]),
    .I2(mprf2exu_rs1_data_o_0_169),
    .I3(mprf2exu_rs1_data_o_0_173) 
);
defparam n35_s41.INIT=16'hE6A2;
  LUT3 n2_s74 (
    .F(n2_85),
    .I0(ialu_main_op2[1]),
    .I1(n36_99),
    .I2(n2_123) 
);
defparam n2_s74.INIT=8'hD8;
  LUT4 n36_s43 (
    .F(n36_55),
    .I0(n36_79),
    .I1(ialu_main_op2[0]),
    .I2(mprf2exu_rs1_data_o_0_171),
    .I3(mprf2exu_rs1_data_o_0_175) 
);
defparam n36_s43.INIT=16'hE6A2;
  LUT4 n1_s37 (
    .F(n1_45),
    .I0(n1_58),
    .I1(ialu_main_op2[0]),
    .I2(mprf2exu_rs1_data_o_0_173),
    .I3(mprf2exu_rs1_data_o_0_177) 
);
defparam n1_s37.INIT=16'hE6A2;
  LUT3 n36_s44 (
    .F(n36_57),
    .I0(ialu_main_op2[1]),
    .I1(n2_123),
    .I2(n36_93) 
);
defparam n36_s44.INIT=8'hD8;
  LUT4 n2_s75 (
    .F(n2_87),
    .I0(n2_110),
    .I1(ialu_main_op2[0]),
    .I2(mprf2exu_rs1_data_o_0_175),
    .I3(mprf2exu_rs1_data_o_0_179) 
);
defparam n2_s75.INIT=16'hE6A2;
  LUT3 n51_s3 (
    .F(n51_11),
    .I0(ialu_main_op2[1]),
    .I1(mprf2exu_rs1_data_o_0_225),
    .I2(n51_14) 
);
defparam n51_s3.INIT=8'hD8;
  LUT4 n35_s42 (
    .F(n35_53),
    .I0(n35_66),
    .I1(ialu_main_op2[0]),
    .I2(mprf2exu_rs1_data_o_0_177),
    .I3(mprf2exu_rs1_data_o_0_181) 
);
defparam n35_s42.INIT=16'hE6A2;
  LUT3 n2_s76 (
    .F(n2_89),
    .I0(ialu_main_op2[1]),
    .I1(n36_93),
    .I2(n2_125) 
);
defparam n2_s76.INIT=8'hD8;
  LUT4 n36_s45 (
    .F(n36_59),
    .I0(n36_81),
    .I1(ialu_main_op2[0]),
    .I2(mprf2exu_rs1_data_o_0_179),
    .I3(mprf2exu_rs1_data_o_0_183) 
);
defparam n36_s45.INIT=16'hE6A2;
  LUT4 n1_s38 (
    .F(n1_47),
    .I0(n1_59),
    .I1(ialu_main_op2[0]),
    .I2(mprf2exu_rs1_data_o_0_181),
    .I3(mprf2exu_rs1_data_o_0_185) 
);
defparam n1_s38.INIT=16'hE6A2;
  LUT3 n36_s46 (
    .F(n36_61),
    .I0(ialu_main_op2[1]),
    .I1(n2_125),
    .I2(n36_95) 
);
defparam n36_s46.INIT=8'hD8;
  LUT4 n2_s77 (
    .F(n2_91),
    .I0(n2_112),
    .I1(ialu_main_op2[0]),
    .I2(mprf2exu_rs1_data_o_0_183),
    .I3(mprf2exu_rs1_data_o_0_187) 
);
defparam n2_s77.INIT=16'hE6A2;
  LUT3 n47_s3 (
    .F(n47_11),
    .I0(ialu_main_op2[1]),
    .I1(mprf2exu_rs1_data_o_0_229),
    .I2(n47_14) 
);
defparam n47_s3.INIT=8'hD8;
  LUT4 n35_s43 (
    .F(n35_55),
    .I0(n35_67),
    .I1(ialu_main_op2[0]),
    .I2(mprf2exu_rs1_data_o_0_185),
    .I3(mprf2exu_rs1_data_o_0_189) 
);
defparam n35_s43.INIT=16'hE6A2;
  LUT3 n2_s78 (
    .F(n2_93),
    .I0(ialu_main_op2[1]),
    .I1(n36_95),
    .I2(n2_127) 
);
defparam n2_s78.INIT=8'hD8;
  LUT4 n36_s47 (
    .F(n36_63),
    .I0(n36_83),
    .I1(ialu_main_op2[0]),
    .I2(mprf2exu_rs1_data_o_0_187),
    .I3(mprf2exu_rs1_data_o_0_191) 
);
defparam n36_s47.INIT=16'hE6A2;
  LUT4 n1_s39 (
    .F(n1_49),
    .I0(n1_60),
    .I1(ialu_main_op2[0]),
    .I2(mprf2exu_rs1_data_o_0_189),
    .I3(mprf2exu_rs1_data_o_0_193) 
);
defparam n1_s39.INIT=16'hE6A2;
  LUT3 n36_s48 (
    .F(n36_65),
    .I0(ialu_main_op2[1]),
    .I1(n2_127),
    .I2(n36_101) 
);
defparam n36_s48.INIT=8'hD8;
  LUT4 n2_s79 (
    .F(n2_95),
    .I0(n2_114),
    .I1(ialu_main_op2[0]),
    .I2(mprf2exu_rs1_data_o_0_191),
    .I3(mprf2exu_rs1_data_o_0_195) 
);
defparam n2_s79.INIT=16'hE6A2;
  LUT3 n43_s3 (
    .F(n43_11),
    .I0(ialu_main_op2[1]),
    .I1(mprf2exu_rs1_data_o_0_231),
    .I2(n43_14) 
);
defparam n43_s3.INIT=8'hD8;
  LUT4 n35_s44 (
    .F(n35_57),
    .I0(n35_68),
    .I1(ialu_main_op2[0]),
    .I2(mprf2exu_rs1_data_o_0_193),
    .I3(mprf2exu_rs1_data_o_0_197) 
);
defparam n35_s44.INIT=16'hE6A2;
  LUT3 n2_s80 (
    .F(n2_97),
    .I0(ialu_main_op2[1]),
    .I1(n36_101),
    .I2(n2_129) 
);
defparam n2_s80.INIT=8'hD8;
  LUT4 n36_s49 (
    .F(n36_67),
    .I0(n36_85),
    .I1(ialu_main_op2[0]),
    .I2(mprf2exu_rs1_data_o_0_195),
    .I3(mprf2exu_rs1_data_o_0_199) 
);
defparam n36_s49.INIT=16'hE6A2;
  LUT4 n1_s40 (
    .F(n1_51),
    .I0(n1_61),
    .I1(ialu_main_op2[0]),
    .I2(mprf2exu_rs1_data_o_0_197),
    .I3(mprf2exu_rs1_data_o_0_201) 
);
defparam n1_s40.INIT=16'hE6A2;
  LUT3 n36_s50 (
    .F(n36_69),
    .I0(ialu_main_op2[1]),
    .I1(n2_129),
    .I2(n36_97) 
);
defparam n36_s50.INIT=8'hD8;
  LUT4 n2_s81 (
    .F(n2_99),
    .I0(n2_116),
    .I1(ialu_main_op2[0]),
    .I2(mprf2exu_rs1_data_o_0_199),
    .I3(mprf2exu_rs1_data_o_0_203) 
);
defparam n2_s81.INIT=16'hE6A2;
  LUT3 n39_s4 (
    .F(n39_11),
    .I0(ialu_main_op2[1]),
    .I1(mprf2exu_rs1_data_o_0_227),
    .I2(n39_14) 
);
defparam n39_s4.INIT=8'hD8;
  LUT4 n35_s45 (
    .F(n35_59),
    .I0(n35_69),
    .I1(ialu_main_op2[0]),
    .I2(mprf2exu_rs1_data_o_0_201),
    .I3(mprf2exu_rs1_data_o_0_205) 
);
defparam n35_s45.INIT=16'hE6A2;
  LUT3 n2_s82 (
    .F(n2_101),
    .I0(n2_131),
    .I1(ialu_main_op2[1]),
    .I2(n36_97) 
);
defparam n2_s82.INIT=8'hD1;
  LUT4 n36_s51 (
    .F(n36_71),
    .I0(n36_87),
    .I1(ialu_main_op2[0]),
    .I2(mprf2exu_rs1_data_o_0_203),
    .I3(mprf2exu_rs1_data_o_0_207) 
);
defparam n36_s51.INIT=16'hD591;
  LUT4 n1_s41 (
    .F(n1_53),
    .I0(n1_62),
    .I1(ialu_main_op2[0]),
    .I2(mprf2exu_rs1_data_o_0_205),
    .I3(mprf2exu_rs1_data_o_0_209) 
);
defparam n1_s41.INIT=16'hD591;
  LUT4 n36_s52 (
    .F(n36_73),
    .I0(n36_88),
    .I1(ialu_main_op2[0]),
    .I2(mprf2exu_rs1_data_o_0_205),
    .I3(mprf2exu_rs1_data_o_0_209) 
);
defparam n36_s52.INIT=16'hD951;
  LUT4 n2_s83 (
    .F(n2_103),
    .I0(n2_118),
    .I1(ialu_main_op2[0]),
    .I2(mprf2exu_rs1_data_o_0_207),
    .I3(mprf2exu_rs1_data_o_0_211) 
);
defparam n2_s83.INIT=16'hD591;
  LUT4 n35_s46 (
    .F(n35_61),
    .I0(n35_70),
    .I1(ialu_main_op2[0]),
    .I2(mprf2exu_rs1_data_o_0_207),
    .I3(mprf2exu_rs1_data_o_0_211) 
);
defparam n35_s46.INIT=16'hD951;
  LUT4 n35_s47 (
    .F(n35_63),
    .I0(n35_71),
    .I1(ialu_main_op2[0]),
    .I2(mprf2exu_rs1_data_o_0_209),
    .I3(mprf2exu_rs1_data_o_0_213) 
);
defparam n35_s47.INIT=16'hD591;
  LUT4 n2_s84 (
    .F(n2_105),
    .I0(n2_119),
    .I1(ialu_main_op2[0]),
    .I2(mprf2exu_rs1_data_o_0_209),
    .I3(mprf2exu_rs1_data_o_0_213) 
);
defparam n2_s84.INIT=16'hD951;
  LUT3 n36_s53 (
    .F(n36_75),
    .I0(n36_103),
    .I1(ialu_main_op2[1]),
    .I2(n30_15) 
);
defparam n36_s53.INIT=8'hE2;
  LUT3 n1_s42 (
    .F(n1_55),
    .I0(n1_65),
    .I1(ialu_main_op2[1]),
    .I2(n31_15) 
);
defparam n1_s42.INIT=8'hE2;
  LUT4 n1_s43 (
    .F(n1_56),
    .I0(ialu_main_op2[0]),
    .I1(ialu_main_op2[1]),
    .I2(mprf2exu_rs1_data_o_0_159),
    .I3(mprf2exu_rs1_data_o_0_155) 
);
defparam n1_s43.INIT=16'h7362;
  LUT4 n2_s85 (
    .F(n2_106),
    .I0(ialu_main_op2[1]),
    .I1(mprf2exu_rs1_data_o_0_159),
    .I2(ialu_main_op2[0]),
    .I3(mprf2exu_rs1_data_o_0_157) 
);
defparam n2_s85.INIT=16'hE5E0;
  LUT4 n35_s48 (
    .F(n35_64),
    .I0(ialu_main_op2[0]),
    .I1(ialu_main_op2[1]),
    .I2(mprf2exu_rs1_data_o_0_159),
    .I3(mprf2exu_rs1_data_o_0_163) 
);
defparam n35_s48.INIT=16'h89CD;
  LUT4 n36_s55 (
    .F(n36_77),
    .I0(ialu_main_op2[0]),
    .I1(ialu_main_op2[1]),
    .I2(mprf2exu_rs1_data_o_0_161),
    .I3(mprf2exu_rs1_data_o_0_165) 
);
defparam n36_s55.INIT=16'h7632;
  LUT4 n1_s44 (
    .F(n1_57),
    .I0(ialu_main_op2[0]),
    .I1(ialu_main_op2[1]),
    .I2(mprf2exu_rs1_data_o_0_163),
    .I3(mprf2exu_rs1_data_o_0_167) 
);
defparam n1_s44.INIT=16'h7632;
  LUT4 n2_s87 (
    .F(n2_108),
    .I0(ialu_main_op2[0]),
    .I1(ialu_main_op2[1]),
    .I2(mprf2exu_rs1_data_o_0_165),
    .I3(mprf2exu_rs1_data_o_0_169) 
);
defparam n2_s87.INIT=16'h7632;
  LUT4 n35_s49 (
    .F(n35_65),
    .I0(ialu_main_op2[0]),
    .I1(ialu_main_op2[1]),
    .I2(mprf2exu_rs1_data_o_0_167),
    .I3(mprf2exu_rs1_data_o_0_171) 
);
defparam n35_s49.INIT=16'h7632;
  LUT4 n36_s57 (
    .F(n36_79),
    .I0(ialu_main_op2[0]),
    .I1(ialu_main_op2[1]),
    .I2(mprf2exu_rs1_data_o_0_169),
    .I3(mprf2exu_rs1_data_o_0_173) 
);
defparam n36_s57.INIT=16'h7632;
  LUT4 n1_s45 (
    .F(n1_58),
    .I0(ialu_main_op2[0]),
    .I1(ialu_main_op2[1]),
    .I2(mprf2exu_rs1_data_o_0_171),
    .I3(mprf2exu_rs1_data_o_0_175) 
);
defparam n1_s45.INIT=16'h7632;
  LUT4 n2_s89 (
    .F(n2_110),
    .I0(ialu_main_op2[0]),
    .I1(ialu_main_op2[1]),
    .I2(mprf2exu_rs1_data_o_0_173),
    .I3(mprf2exu_rs1_data_o_0_177) 
);
defparam n2_s89.INIT=16'h7632;
  LUT4 n35_s50 (
    .F(n35_66),
    .I0(ialu_main_op2[0]),
    .I1(ialu_main_op2[1]),
    .I2(mprf2exu_rs1_data_o_0_175),
    .I3(mprf2exu_rs1_data_o_0_179) 
);
defparam n35_s50.INIT=16'h7632;
  LUT4 n36_s59 (
    .F(n36_81),
    .I0(ialu_main_op2[0]),
    .I1(ialu_main_op2[1]),
    .I2(mprf2exu_rs1_data_o_0_177),
    .I3(mprf2exu_rs1_data_o_0_181) 
);
defparam n36_s59.INIT=16'h7632;
  LUT4 n1_s46 (
    .F(n1_59),
    .I0(ialu_main_op2[0]),
    .I1(ialu_main_op2[1]),
    .I2(mprf2exu_rs1_data_o_0_179),
    .I3(mprf2exu_rs1_data_o_0_183) 
);
defparam n1_s46.INIT=16'h7632;
  LUT4 n2_s91 (
    .F(n2_112),
    .I0(ialu_main_op2[0]),
    .I1(ialu_main_op2[1]),
    .I2(mprf2exu_rs1_data_o_0_181),
    .I3(mprf2exu_rs1_data_o_0_185) 
);
defparam n2_s91.INIT=16'h7632;
  LUT4 n35_s51 (
    .F(n35_67),
    .I0(ialu_main_op2[0]),
    .I1(ialu_main_op2[1]),
    .I2(mprf2exu_rs1_data_o_0_183),
    .I3(mprf2exu_rs1_data_o_0_187) 
);
defparam n35_s51.INIT=16'h7632;
  LUT4 n36_s61 (
    .F(n36_83),
    .I0(ialu_main_op2[0]),
    .I1(ialu_main_op2[1]),
    .I2(mprf2exu_rs1_data_o_0_185),
    .I3(mprf2exu_rs1_data_o_0_189) 
);
defparam n36_s61.INIT=16'h7632;
  LUT4 n1_s47 (
    .F(n1_60),
    .I0(ialu_main_op2[0]),
    .I1(ialu_main_op2[1]),
    .I2(mprf2exu_rs1_data_o_0_187),
    .I3(mprf2exu_rs1_data_o_0_191) 
);
defparam n1_s47.INIT=16'h7632;
  LUT4 n2_s93 (
    .F(n2_114),
    .I0(ialu_main_op2[0]),
    .I1(ialu_main_op2[1]),
    .I2(mprf2exu_rs1_data_o_0_189),
    .I3(mprf2exu_rs1_data_o_0_193) 
);
defparam n2_s93.INIT=16'h7632;
  LUT4 n35_s52 (
    .F(n35_68),
    .I0(ialu_main_op2[0]),
    .I1(ialu_main_op2[1]),
    .I2(mprf2exu_rs1_data_o_0_191),
    .I3(mprf2exu_rs1_data_o_0_195) 
);
defparam n35_s52.INIT=16'h7632;
  LUT4 n36_s63 (
    .F(n36_85),
    .I0(ialu_main_op2[0]),
    .I1(ialu_main_op2[1]),
    .I2(mprf2exu_rs1_data_o_0_193),
    .I3(mprf2exu_rs1_data_o_0_197) 
);
defparam n36_s63.INIT=16'h7632;
  LUT4 n1_s48 (
    .F(n1_61),
    .I0(ialu_main_op2[0]),
    .I1(ialu_main_op2[1]),
    .I2(mprf2exu_rs1_data_o_0_195),
    .I3(mprf2exu_rs1_data_o_0_199) 
);
defparam n1_s48.INIT=16'h7632;
  LUT4 n2_s95 (
    .F(n2_116),
    .I0(ialu_main_op2[0]),
    .I1(ialu_main_op2[1]),
    .I2(mprf2exu_rs1_data_o_0_197),
    .I3(mprf2exu_rs1_data_o_0_201) 
);
defparam n2_s95.INIT=16'h7632;
  LUT4 n35_s53 (
    .F(n35_69),
    .I0(ialu_main_op2[0]),
    .I1(ialu_main_op2[1]),
    .I2(mprf2exu_rs1_data_o_0_199),
    .I3(mprf2exu_rs1_data_o_0_203) 
);
defparam n35_s53.INIT=16'h7632;
  LUT4 n36_s65 (
    .F(n36_87),
    .I0(ialu_main_op2[0]),
    .I1(ialu_main_op2[1]),
    .I2(mprf2exu_rs1_data_o_0_201),
    .I3(mprf2exu_rs1_data_o_0_205) 
);
defparam n36_s65.INIT=16'h2367;
  LUT4 n1_s49 (
    .F(n1_62),
    .I0(ialu_main_op2[0]),
    .I1(ialu_main_op2[1]),
    .I2(mprf2exu_rs1_data_o_0_203),
    .I3(mprf2exu_rs1_data_o_0_207) 
);
defparam n1_s49.INIT=16'h2367;
  LUT4 n36_s66 (
    .F(n36_88),
    .I0(ialu_main_op2[0]),
    .I1(ialu_main_op2[1]),
    .I2(mprf2exu_rs1_data_o_0_207),
    .I3(mprf2exu_rs1_data_o_0_211) 
);
defparam n36_s66.INIT=16'h2637;
  LUT4 n2_s97 (
    .F(n2_118),
    .I0(ialu_main_op2[0]),
    .I1(ialu_main_op2[1]),
    .I2(mprf2exu_rs1_data_o_0_205),
    .I3(mprf2exu_rs1_data_o_0_209) 
);
defparam n2_s97.INIT=16'h2367;
  LUT4 n35_s54 (
    .F(n35_70),
    .I0(ialu_main_op2[0]),
    .I1(ialu_main_op2[1]),
    .I2(mprf2exu_rs1_data_o_0_209),
    .I3(mprf2exu_rs1_data_o_0_213) 
);
defparam n35_s54.INIT=16'h2637;
  LUT4 n35_s55 (
    .F(n35_71),
    .I0(ialu_main_op2[0]),
    .I1(ialu_main_op2[1]),
    .I2(mprf2exu_rs1_data_o_0_207),
    .I3(mprf2exu_rs1_data_o_0_211) 
);
defparam n35_s55.INIT=16'h2367;
  LUT4 n2_s98 (
    .F(n2_119),
    .I0(ialu_main_op2[0]),
    .I1(ialu_main_op2[1]),
    .I2(mprf2exu_rs1_data_o_0_211),
    .I3(mprf2exu_rs1_data_o_0_215) 
);
defparam n2_s98.INIT=16'h2637;
  LUT3 n5_4_s0 (
    .F(n5_4_2),
    .I0(exu2mprf_rd_data_28_36),
    .I1(n5_4_3),
    .I2(n5_4_12) 
);
defparam n5_4_s0.INIT=8'h10;
  LUT3 n5_4_s1 (
    .F(n5_4_3),
    .I0(timer_dmem_wdata_11_4),
    .I1(timer_dmem_wdata_11_5),
    .I2(n5_4_5) 
);
defparam n5_4_s1.INIT=8'h01;
  LUT4 n5_4_s3 (
    .F(n5_4_5),
    .I0(n5_4_6),
    .I1(n5_4_7),
    .I2(n47_10),
    .I3(n5_4_8) 
);
defparam n5_4_s3.INIT=16'h00F4;
  LUT4 n5_4_s4 (
    .F(n5_4_6),
    .I0(\idu2exu_cmd.lsu_cmd_1_6 ),
    .I1(ifu2idu_instr_o_14_6),
    .I2(dmem_cmd_store_10),
    .I3(ialu_main_op2_31_5) 
);
defparam n5_4_s4.INIT=16'h000D;
  LUT4 n5_4_s5 (
    .F(n5_4_7),
    .I0(exu2csr_rw_addr_11_9),
    .I1(n258_13),
    .I2(n104_13),
    .I3(exu2mprf_rd_data_28_25) 
);
defparam n5_4_s5.INIT=16'h0BBB;
  LUT4 n5_4_s6 (
    .F(n5_4_8),
    .I0(funct3[0]),
    .I1(exu2csr_rw_addr_10_3),
    .I2(n5_4_9),
    .I3(n5_4_10) 
);
defparam n5_4_s6.INIT=16'hFB00;
  LUT4 n5_4_s7 (
    .F(n5_4_9),
    .I0(exu2csr_rw_addr_6_4),
    .I1(exu2csr_rw_addr_5_4),
    .I2(exu2csr_rw_addr_11_4),
    .I3(ifu2idu_instr_o_14_6) 
);
defparam n5_4_s7.INIT=16'h00B0;
  LUT4 n5_4_s8 (
    .F(n5_4_10),
    .I0(funct3[0]),
    .I1(funct3[1]),
    .I2(funct3_2_5),
    .I3(exu2csr_rw_addr_1_5) 
);
defparam n5_4_s8.INIT=16'h0090;
  LUT4 n31_s6 (
    .F(n31_15),
    .I0(ialu_main_op2[0]),
    .I1(mprf2exu_rs1_data_o_0_215),
    .I2(n39_1),
    .I3(mprf2exu_rs1_data_o_0_218) 
);
defparam n31_s6.INIT=16'hE444;
  LUT4 n30_s6 (
    .F(n30_15),
    .I0(ialu_main_op2[0]),
    .I1(mprf2exu_rs1_data_o_0_213),
    .I2(n38_1),
    .I3(mprf2exu_rs1_data_o_0_218) 
);
defparam n30_s6.INIT=16'hE444;
  LUT4 n30_s7 (
    .F(n30_17),
    .I0(n10_1),
    .I1(mprf2exu_rs1_data_o_0_218),
    .I2(ialu_main_op2[0]),
    .I3(mprf2exu_rs1_data_o_0_157) 
);
defparam n30_s7.INIT=16'hF808;
  LUT4 n36_s68 (
    .F(n36_91),
    .I0(n11_1),
    .I1(mprf2exu_rs1_data_o_0_218),
    .I2(ialu_main_op2[0]),
    .I3(mprf2exu_rs1_data_o_0_163) 
);
defparam n36_s68.INIT=16'h8F80;
  LUT4 n59_s5 (
    .F(n59_14),
    .I0(ialu_main_op2[0]),
    .I1(n12_1),
    .I2(mprf2exu_rs1_data_o_0_218),
    .I3(mprf2exu_rs1_data_o_0_165) 
);
defparam n59_s5.INIT=16'hD580;
  LUT4 n2_s99 (
    .F(n2_121),
    .I0(ialu_main_op2[0]),
    .I1(mprf2exu_rs1_data_o_0_165),
    .I2(n14_1),
    .I3(mprf2exu_rs1_data_o_0_218) 
);
defparam n2_s99.INIT=16'hD888;
  LUT4 n55_s5 (
    .F(n55_14),
    .I0(ialu_main_op2[0]),
    .I1(mprf2exu_rs1_data_o_0_171),
    .I2(n17_1),
    .I3(mprf2exu_rs1_data_o_0_218) 
);
defparam n55_s5.INIT=16'hD888;
  LUT4 n2_s100 (
    .F(n2_123),
    .I0(ialu_main_op2[0]),
    .I1(n17_1),
    .I2(mprf2exu_rs1_data_o_0_218),
    .I3(mprf2exu_rs1_data_o_0_175) 
);
defparam n2_s100.INIT=16'hD580;
  LUT4 n36_s69 (
    .F(n36_93),
    .I0(ialu_main_op2[0]),
    .I1(n19_1),
    .I2(mprf2exu_rs1_data_o_0_218),
    .I3(mprf2exu_rs1_data_o_0_179) 
);
defparam n36_s69.INIT=16'hD580;
  LUT4 n51_s5 (
    .F(n51_14),
    .I0(ialu_main_op2[0]),
    .I1(n20_1),
    .I2(mprf2exu_rs1_data_o_0_218),
    .I3(mprf2exu_rs1_data_o_0_181) 
);
defparam n51_s5.INIT=16'hD580;
  LUT4 n2_s101 (
    .F(n2_125),
    .I0(ialu_main_op2[0]),
    .I1(n21_1),
    .I2(mprf2exu_rs1_data_o_0_218),
    .I3(mprf2exu_rs1_data_o_0_183) 
);
defparam n2_s101.INIT=16'hD580;
  LUT4 n36_s70 (
    .F(n36_95),
    .I0(ialu_main_op2[0]),
    .I1(mprf2exu_rs1_data_o_0_185),
    .I2(n24_1),
    .I3(mprf2exu_rs1_data_o_0_218) 
);
defparam n36_s70.INIT=16'hD888;
  LUT4 n47_s5 (
    .F(n47_14),
    .I0(ialu_main_op2[0]),
    .I1(n24_1),
    .I2(mprf2exu_rs1_data_o_0_218),
    .I3(mprf2exu_rs1_data_o_0_189) 
);
defparam n47_s5.INIT=16'hD580;
  LUT4 n36_s71 (
    .F(n36_97),
    .I0(ialu_main_op2[0]),
    .I1(n31_1),
    .I2(mprf2exu_rs1_data_o_0_218),
    .I3(mprf2exu_rs1_data_o_0_203) 
);
defparam n36_s71.INIT=16'hD580;
  LUT4 n39_s6 (
    .F(n39_14),
    .I0(ialu_main_op2[0]),
    .I1(n32_1),
    .I2(mprf2exu_rs1_data_o_0_218),
    .I3(mprf2exu_rs1_data_o_0_205) 
);
defparam n39_s6.INIT=16'hD580;
  LUT4 n1_s51 (
    .F(n1_65),
    .I0(ialu_main_op2[0]),
    .I1(mprf2exu_rs1_data_o_0_211),
    .I2(n37_1),
    .I3(mprf2exu_rs1_data_o_0_218) 
);
defparam n1_s51.INIT=16'hE444;
  LUT4 n36_s72 (
    .F(n36_99),
    .I0(ialu_main_op2[0]),
    .I1(n15_1),
    .I2(mprf2exu_rs1_data_o_0_218),
    .I3(mprf2exu_rs1_data_o_0_171) 
);
defparam n36_s72.INIT=16'hD580;
  LUT4 n2_s102 (
    .F(n2_127),
    .I0(ialu_main_op2[0]),
    .I1(n25_1),
    .I2(mprf2exu_rs1_data_o_0_218),
    .I3(mprf2exu_rs1_data_o_0_191) 
);
defparam n2_s102.INIT=16'hD580;
  LUT4 n36_s73 (
    .F(n36_101),
    .I0(ialu_main_op2[0]),
    .I1(n27_1),
    .I2(mprf2exu_rs1_data_o_0_218),
    .I3(mprf2exu_rs1_data_o_0_195) 
);
defparam n36_s73.INIT=16'hD580;
  LUT4 n43_s5 (
    .F(n43_14),
    .I0(ialu_main_op2[0]),
    .I1(n28_1),
    .I2(mprf2exu_rs1_data_o_0_218),
    .I3(mprf2exu_rs1_data_o_0_197) 
);
defparam n43_s5.INIT=16'hD580;
  LUT4 n2_s103 (
    .F(n2_129),
    .I0(ialu_main_op2[0]),
    .I1(n29_1),
    .I2(mprf2exu_rs1_data_o_0_218),
    .I3(mprf2exu_rs1_data_o_0_199) 
);
defparam n2_s103.INIT=16'hD580;
  LUT4 n31_s7 (
    .F(n31_17),
    .I0(ialu_main_op2[0]),
    .I1(n9_1),
    .I2(mprf2exu_rs1_data_o_0_218),
    .I3(mprf2exu_rs1_data_o_0_155) 
);
defparam n31_s7.INIT=16'hEA40;
  LUT4 n2_s104 (
    .F(n2_131),
    .I0(ialu_main_op2[0]),
    .I1(n33_1),
    .I2(mprf2exu_rs1_data_o_0_218),
    .I3(mprf2exu_rs1_data_o_0_207) 
);
defparam n2_s104.INIT=16'h2A7F;
  LUT4 n36_s74 (
    .F(n36_103),
    .I0(ialu_main_op2[0]),
    .I1(n35_1),
    .I2(mprf2exu_rs1_data_o_0_218),
    .I3(mprf2exu_rs1_data_o_0_211) 
);
defparam n36_s74.INIT=16'hEA40;
  LUT4 n5_4_s9 (
    .F(n5_4_12),
    .I0(exu2mprf_rd_data_30_19),
    .I1(timer_dmem_wdata_11_4),
    .I2(timer_dmem_wdata_11_5),
    .I3(exu2mprf_rd_data_28_10) 
);
defparam n5_4_s9.INIT=16'hFE00;
  ALU \main_sum_res[0]_1_s  (
    .SUM(main_sum_res[0]),
    .COUT(\main_sum_res[0]_1_1 ),
    .I0(mprf2exu_rs1_data_o_0_217),
    .I1(ialu_main_op2[0]),
    .I3(n5_4_2),
    .CIN(n5_11) 
);
defparam \main_sum_res[0]_1_s .ALU_MODE=2;
  ALU \main_sum_res[1]_1_s  (
    .SUM(main_sum_res[1]),
    .COUT(\main_sum_res[1]_1_1 ),
    .I0(mprf2exu_rs1_data_o_0_215),
    .I1(ialu_main_op2[1]),
    .I3(n5_4_2),
    .CIN(\main_sum_res[0]_1_1 ) 
);
defparam \main_sum_res[1]_1_s .ALU_MODE=2;
  ALU \main_sum_res[2]_1_s  (
    .SUM(main_sum_res[2]),
    .COUT(\main_sum_res[2]_1_1 ),
    .I0(mprf2exu_rs1_data_o_0_213),
    .I1(ialu_main_op2[2]),
    .I3(n5_4_2),
    .CIN(\main_sum_res[1]_1_1 ) 
);
defparam \main_sum_res[2]_1_s .ALU_MODE=2;
  ALU \main_sum_res[3]_1_s  (
    .SUM(main_sum_res[3]),
    .COUT(\main_sum_res[3]_1_1 ),
    .I0(mprf2exu_rs1_data_o_0_211),
    .I1(ialu_main_op2[3]),
    .I3(n5_4_2),
    .CIN(\main_sum_res[2]_1_1 ) 
);
defparam \main_sum_res[3]_1_s .ALU_MODE=2;
  ALU \main_sum_res[4]_1_s  (
    .SUM(main_sum_res[4]),
    .COUT(\main_sum_res[4]_1_1 ),
    .I0(mprf2exu_rs1_data_o_0_209),
    .I1(ialu_main_op2[4]),
    .I3(n5_4_2),
    .CIN(\main_sum_res[3]_1_1 ) 
);
defparam \main_sum_res[4]_1_s .ALU_MODE=2;
  ALU \main_sum_res[5]_1_s  (
    .SUM(main_sum_res[5]),
    .COUT(\main_sum_res[5]_1_1 ),
    .I0(mprf2exu_rs1_data_o_0_207),
    .I1(ialu_main_op2[5]),
    .I3(n5_4_2),
    .CIN(\main_sum_res[4]_1_1 ) 
);
defparam \main_sum_res[5]_1_s .ALU_MODE=2;
  ALU \main_sum_res[6]_1_s  (
    .SUM(main_sum_res[6]),
    .COUT(\main_sum_res[6]_1_1 ),
    .I0(mprf2exu_rs1_data_o_0_205),
    .I1(ialu_main_op2[6]),
    .I3(n5_4_2),
    .CIN(\main_sum_res[5]_1_1 ) 
);
defparam \main_sum_res[6]_1_s .ALU_MODE=2;
  ALU \main_sum_res[7]_1_s  (
    .SUM(main_sum_res[7]),
    .COUT(\main_sum_res[7]_1_1 ),
    .I0(mprf2exu_rs1_data_o_0_203),
    .I1(ialu_main_op2[7]),
    .I3(n5_4_2),
    .CIN(\main_sum_res[6]_1_1 ) 
);
defparam \main_sum_res[7]_1_s .ALU_MODE=2;
  ALU \main_sum_res[8]_1_s  (
    .SUM(main_sum_res[8]),
    .COUT(\main_sum_res[8]_1_1 ),
    .I0(mprf2exu_rs1_data_o_0_201),
    .I1(ialu_main_op2[8]),
    .I3(n5_4_2),
    .CIN(\main_sum_res[7]_1_1 ) 
);
defparam \main_sum_res[8]_1_s .ALU_MODE=2;
  ALU \main_sum_res[9]_1_s  (
    .SUM(main_sum_res[9]),
    .COUT(\main_sum_res[9]_1_1 ),
    .I0(mprf2exu_rs1_data_o_0_199),
    .I1(ialu_main_op2[9]),
    .I3(n5_4_2),
    .CIN(\main_sum_res[8]_1_1 ) 
);
defparam \main_sum_res[9]_1_s .ALU_MODE=2;
  ALU \main_sum_res[10]_1_s  (
    .SUM(main_sum_res[10]),
    .COUT(\main_sum_res[10]_1_1 ),
    .I0(mprf2exu_rs1_data_o_0_197),
    .I1(ialu_main_op2[10]),
    .I3(n5_4_2),
    .CIN(\main_sum_res[9]_1_1 ) 
);
defparam \main_sum_res[10]_1_s .ALU_MODE=2;
  ALU \main_sum_res[11]_1_s  (
    .SUM(main_sum_res[11]),
    .COUT(\main_sum_res[11]_1_1 ),
    .I0(mprf2exu_rs1_data_o_0_195),
    .I1(ialu_main_op2[11]),
    .I3(n5_4_2),
    .CIN(\main_sum_res[10]_1_1 ) 
);
defparam \main_sum_res[11]_1_s .ALU_MODE=2;
  ALU \main_sum_res[12]_1_s  (
    .SUM(main_sum_res[12]),
    .COUT(\main_sum_res[12]_1_1 ),
    .I0(mprf2exu_rs1_data_o_0_193),
    .I1(ialu_main_op2[12]),
    .I3(n5_4_2),
    .CIN(\main_sum_res[11]_1_1 ) 
);
defparam \main_sum_res[12]_1_s .ALU_MODE=2;
  ALU \main_sum_res[13]_1_s  (
    .SUM(main_sum_res[13]),
    .COUT(\main_sum_res[13]_1_1 ),
    .I0(mprf2exu_rs1_data_o_0_191),
    .I1(ialu_main_op2[13]),
    .I3(n5_4_2),
    .CIN(\main_sum_res[12]_1_1 ) 
);
defparam \main_sum_res[13]_1_s .ALU_MODE=2;
  ALU \main_sum_res[14]_1_s  (
    .SUM(main_sum_res[14]),
    .COUT(\main_sum_res[14]_1_1 ),
    .I0(mprf2exu_rs1_data_o_0_189),
    .I1(ialu_main_op2[14]),
    .I3(n5_4_2),
    .CIN(\main_sum_res[13]_1_1 ) 
);
defparam \main_sum_res[14]_1_s .ALU_MODE=2;
  ALU \main_sum_res[15]_1_s  (
    .SUM(main_sum_res[15]),
    .COUT(\main_sum_res[15]_1_1 ),
    .I0(mprf2exu_rs1_data_o_0_187),
    .I1(ialu_main_op2[15]),
    .I3(n5_4_2),
    .CIN(\main_sum_res[14]_1_1 ) 
);
defparam \main_sum_res[15]_1_s .ALU_MODE=2;
  ALU \main_sum_res[16]_1_s  (
    .SUM(main_sum_res[16]),
    .COUT(\main_sum_res[16]_1_1 ),
    .I0(mprf2exu_rs1_data_o_0_185),
    .I1(ialu_main_op2[16]),
    .I3(n5_4_2),
    .CIN(\main_sum_res[15]_1_1 ) 
);
defparam \main_sum_res[16]_1_s .ALU_MODE=2;
  ALU \main_sum_res[17]_1_s  (
    .SUM(main_sum_res[17]),
    .COUT(\main_sum_res[17]_1_1 ),
    .I0(mprf2exu_rs1_data_o_0_183),
    .I1(ialu_main_op2[17]),
    .I3(n5_4_2),
    .CIN(\main_sum_res[16]_1_1 ) 
);
defparam \main_sum_res[17]_1_s .ALU_MODE=2;
  ALU \main_sum_res[18]_1_s  (
    .SUM(main_sum_res[18]),
    .COUT(\main_sum_res[18]_1_1 ),
    .I0(mprf2exu_rs1_data_o_0_181),
    .I1(ialu_main_op2[18]),
    .I3(n5_4_2),
    .CIN(\main_sum_res[17]_1_1 ) 
);
defparam \main_sum_res[18]_1_s .ALU_MODE=2;
  ALU \main_sum_res[19]_1_s  (
    .SUM(main_sum_res[19]),
    .COUT(\main_sum_res[19]_1_1 ),
    .I0(mprf2exu_rs1_data_o_0_179),
    .I1(ialu_main_op2[19]),
    .I3(n5_4_2),
    .CIN(\main_sum_res[18]_1_1 ) 
);
defparam \main_sum_res[19]_1_s .ALU_MODE=2;
  ALU \main_sum_res[20]_1_s  (
    .SUM(main_sum_res[20]),
    .COUT(\main_sum_res[20]_1_1 ),
    .I0(mprf2exu_rs1_data_o_0_177),
    .I1(ialu_main_op2[20]),
    .I3(n5_4_2),
    .CIN(\main_sum_res[19]_1_1 ) 
);
defparam \main_sum_res[20]_1_s .ALU_MODE=2;
  ALU \main_sum_res[21]_1_s  (
    .SUM(main_sum_res[21]),
    .COUT(\main_sum_res[21]_1_1 ),
    .I0(mprf2exu_rs1_data_o_0_175),
    .I1(ialu_main_op2[21]),
    .I3(n5_4_2),
    .CIN(\main_sum_res[20]_1_1 ) 
);
defparam \main_sum_res[21]_1_s .ALU_MODE=2;
  ALU \main_sum_res[22]_1_s  (
    .SUM(main_sum_res[22]),
    .COUT(\main_sum_res[22]_1_1 ),
    .I0(mprf2exu_rs1_data_o_0_173),
    .I1(ialu_main_op2[22]),
    .I3(n5_4_2),
    .CIN(\main_sum_res[21]_1_1 ) 
);
defparam \main_sum_res[22]_1_s .ALU_MODE=2;
  ALU \main_sum_res[23]_1_s  (
    .SUM(main_sum_res[23]),
    .COUT(\main_sum_res[23]_1_1 ),
    .I0(mprf2exu_rs1_data_o_0_171),
    .I1(ialu_main_op2[23]),
    .I3(n5_4_2),
    .CIN(\main_sum_res[22]_1_1 ) 
);
defparam \main_sum_res[23]_1_s .ALU_MODE=2;
  ALU \main_sum_res[24]_1_s  (
    .SUM(main_sum_res[24]),
    .COUT(\main_sum_res[24]_1_1 ),
    .I0(mprf2exu_rs1_data_o_0_169),
    .I1(ialu_main_op2[24]),
    .I3(n5_4_2),
    .CIN(\main_sum_res[23]_1_1 ) 
);
defparam \main_sum_res[24]_1_s .ALU_MODE=2;
  ALU \main_sum_res[25]_1_s  (
    .SUM(main_sum_res[25]),
    .COUT(\main_sum_res[25]_1_1 ),
    .I0(mprf2exu_rs1_data_o_0_167),
    .I1(ialu_main_op2[25]),
    .I3(n5_4_2),
    .CIN(\main_sum_res[24]_1_1 ) 
);
defparam \main_sum_res[25]_1_s .ALU_MODE=2;
  ALU \main_sum_res[26]_1_s  (
    .SUM(main_sum_res[26]),
    .COUT(\main_sum_res[26]_1_1 ),
    .I0(mprf2exu_rs1_data_o_0_165),
    .I1(ialu_main_op2[26]),
    .I3(n5_4_2),
    .CIN(\main_sum_res[25]_1_1 ) 
);
defparam \main_sum_res[26]_1_s .ALU_MODE=2;
  ALU \main_sum_res[27]_1_s  (
    .SUM(main_sum_res[27]),
    .COUT(\main_sum_res[27]_1_1 ),
    .I0(mprf2exu_rs1_data_o_0_163),
    .I1(ialu_main_op2[27]),
    .I3(n5_4_2),
    .CIN(\main_sum_res[26]_1_1 ) 
);
defparam \main_sum_res[27]_1_s .ALU_MODE=2;
  ALU \main_sum_res[28]_1_s  (
    .SUM(main_sum_res[28]),
    .COUT(\main_sum_res[28]_1_1 ),
    .I0(mprf2exu_rs1_data_o_0_161),
    .I1(ialu_main_op2[28]),
    .I3(n5_4_2),
    .CIN(\main_sum_res[27]_1_1 ) 
);
defparam \main_sum_res[28]_1_s .ALU_MODE=2;
  ALU \main_sum_res[29]_1_s  (
    .SUM(main_sum_res[29]),
    .COUT(\main_sum_res[29]_1_1 ),
    .I0(mprf2exu_rs1_data_o_0_159),
    .I1(ialu_main_op2[29]),
    .I3(n5_4_2),
    .CIN(\main_sum_res[28]_1_1 ) 
);
defparam \main_sum_res[29]_1_s .ALU_MODE=2;
  ALU \main_sum_res[30]_1_s  (
    .SUM(main_sum_res[30]),
    .COUT(\main_sum_res[30]_1_1 ),
    .I0(mprf2exu_rs1_data_o_0_157),
    .I1(ialu_main_op2[30]),
    .I3(n5_4_2),
    .CIN(\main_sum_res[29]_1_1 ) 
);
defparam \main_sum_res[30]_1_s .ALU_MODE=2;
  ALU \main_sum_res[31]_1_s  (
    .SUM(main_sum_res[31]),
    .COUT(\main_sum_res[31]_1_1 ),
    .I0(mprf2exu_rs1_data_o_0_155),
    .I1(ialu_main_op2[31]),
    .I3(n5_4_2),
    .CIN(\main_sum_res[30]_1_1 ) 
);
defparam \main_sum_res[31]_1_s .ALU_MODE=2;
  ALU timer_dmem_addr_0_s (
    .SUM(timer_dmem_addr[0]),
    .COUT(timer_dmem_addr_0_2),
    .I0(ialu_addr_op1[0]),
    .I1(exu2csr_rw_addr[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam timer_dmem_addr_0_s.ALU_MODE=0;
  ALU timer_dmem_addr_1_s (
    .SUM(timer_dmem_addr[1]),
    .COUT(timer_dmem_addr_1_2),
    .I0(ialu_addr_op1[1]),
    .I1(exu2csr_rw_addr[1]),
    .I3(GND),
    .CIN(timer_dmem_addr_0_2) 
);
defparam timer_dmem_addr_1_s.ALU_MODE=0;
  ALU timer_dmem_addr_2_s (
    .SUM(timer_dmem_addr[2]),
    .COUT(timer_dmem_addr_2_2),
    .I0(ialu_addr_op1[2]),
    .I1(exu2csr_rw_addr[2]),
    .I3(GND),
    .CIN(timer_dmem_addr_1_2) 
);
defparam timer_dmem_addr_2_s.ALU_MODE=0;
  ALU timer_dmem_addr_3_s (
    .SUM(timer_dmem_addr[3]),
    .COUT(timer_dmem_addr_3_2),
    .I0(ialu_addr_op1[3]),
    .I1(exu2csr_rw_addr[3]),
    .I3(GND),
    .CIN(timer_dmem_addr_2_2) 
);
defparam timer_dmem_addr_3_s.ALU_MODE=0;
  ALU timer_dmem_addr_4_s (
    .SUM(timer_dmem_addr[4]),
    .COUT(timer_dmem_addr_4_2),
    .I0(ialu_addr_op1[4]),
    .I1(exu2csr_rw_addr[4]),
    .I3(GND),
    .CIN(timer_dmem_addr_3_2) 
);
defparam timer_dmem_addr_4_s.ALU_MODE=0;
  ALU tcm_dmem_addr_5_s (
    .SUM(tcm_dmem_addr[5]),
    .COUT(tcm_dmem_addr_5_2),
    .I0(ialu_addr_op1[5]),
    .I1(exu2csr_rw_addr[5]),
    .I3(GND),
    .CIN(timer_dmem_addr_4_2) 
);
defparam tcm_dmem_addr_5_s.ALU_MODE=0;
  ALU tcm_dmem_addr_6_s (
    .SUM(tcm_dmem_addr[6]),
    .COUT(tcm_dmem_addr_6_2),
    .I0(ialu_addr_op1[6]),
    .I1(exu2csr_rw_addr[6]),
    .I3(GND),
    .CIN(tcm_dmem_addr_5_2) 
);
defparam tcm_dmem_addr_6_s.ALU_MODE=0;
  ALU tcm_dmem_addr_7_s (
    .SUM(tcm_dmem_addr[7]),
    .COUT(tcm_dmem_addr_7_2),
    .I0(ialu_addr_op1[7]),
    .I1(exu2csr_rw_addr[7]),
    .I3(GND),
    .CIN(tcm_dmem_addr_6_2) 
);
defparam tcm_dmem_addr_7_s.ALU_MODE=0;
  ALU ahb_dmem_addr_8_s (
    .SUM(ahb_dmem_addr[8]),
    .COUT(ahb_dmem_addr_8_2),
    .I0(ialu_addr_op1[8]),
    .I1(exu2csr_rw_addr[8]),
    .I3(GND),
    .CIN(tcm_dmem_addr_7_2) 
);
defparam ahb_dmem_addr_8_s.ALU_MODE=0;
  ALU ahb_dmem_addr_9_s (
    .SUM(ahb_dmem_addr[9]),
    .COUT(ahb_dmem_addr_9_2),
    .I0(ialu_addr_op1[9]),
    .I1(exu2csr_rw_addr[9]),
    .I3(GND),
    .CIN(ahb_dmem_addr_8_2) 
);
defparam ahb_dmem_addr_9_s.ALU_MODE=0;
  ALU ahb_dmem_addr_10_s (
    .SUM(ahb_dmem_addr[10]),
    .COUT(ahb_dmem_addr_10_2),
    .I0(ialu_addr_op1[10]),
    .I1(exu2csr_rw_addr[10]),
    .I3(GND),
    .CIN(ahb_dmem_addr_9_2) 
);
defparam ahb_dmem_addr_10_s.ALU_MODE=0;
  ALU ahb_dmem_addr_11_s (
    .SUM(ahb_dmem_addr[11]),
    .COUT(ahb_dmem_addr_11_2),
    .I0(ialu_addr_op1[11]),
    .I1(exu2csr_rw_addr[11]),
    .I3(GND),
    .CIN(ahb_dmem_addr_10_2) 
);
defparam ahb_dmem_addr_11_s.ALU_MODE=0;
  ALU ahb_dmem_addr_12_s (
    .SUM(ahb_dmem_addr[12]),
    .COUT(ahb_dmem_addr_12_2),
    .I0(ialu_addr_op1[12]),
    .I1(\idu2exu_cmd.imm_12 ),
    .I3(GND),
    .CIN(ahb_dmem_addr_11_2) 
);
defparam ahb_dmem_addr_12_s.ALU_MODE=0;
  ALU ahb_dmem_addr_13_s (
    .SUM(ahb_dmem_addr[13]),
    .COUT(ahb_dmem_addr_13_2),
    .I0(ialu_addr_op1[13]),
    .I1(\idu2exu_cmd.imm_13 ),
    .I3(GND),
    .CIN(ahb_dmem_addr_12_2) 
);
defparam ahb_dmem_addr_13_s.ALU_MODE=0;
  ALU ahb_dmem_addr_14_s (
    .SUM(ahb_dmem_addr[14]),
    .COUT(ahb_dmem_addr_14_2),
    .I0(ialu_addr_op1[14]),
    .I1(\idu2exu_cmd.imm_14 ),
    .I3(GND),
    .CIN(ahb_dmem_addr_13_2) 
);
defparam ahb_dmem_addr_14_s.ALU_MODE=0;
  ALU ahb_dmem_addr_15_s (
    .SUM(ahb_dmem_addr[15]),
    .COUT(ahb_dmem_addr_15_2),
    .I0(ialu_addr_op1[15]),
    .I1(\idu2exu_cmd.imm_15 ),
    .I3(GND),
    .CIN(ahb_dmem_addr_14_2) 
);
defparam ahb_dmem_addr_15_s.ALU_MODE=0;
  ALU ahb_dmem_addr_16_s (
    .SUM(ahb_dmem_addr[16]),
    .COUT(ahb_dmem_addr_16_2),
    .I0(ialu_addr_op1[16]),
    .I1(\idu2exu_cmd.imm_16 ),
    .I3(GND),
    .CIN(ahb_dmem_addr_15_2) 
);
defparam ahb_dmem_addr_16_s.ALU_MODE=0;
  ALU ahb_dmem_addr_17_s (
    .SUM(ahb_dmem_addr[17]),
    .COUT(ahb_dmem_addr_17_2),
    .I0(ialu_addr_op1[17]),
    .I1(\idu2exu_cmd.imm_17 ),
    .I3(GND),
    .CIN(ahb_dmem_addr_16_2) 
);
defparam ahb_dmem_addr_17_s.ALU_MODE=0;
  ALU ahb_dmem_addr_18_s (
    .SUM(ahb_dmem_addr[18]),
    .COUT(ahb_dmem_addr_18_2),
    .I0(ialu_addr_op1[18]),
    .I1(\idu2exu_cmd.imm_18 ),
    .I3(GND),
    .CIN(ahb_dmem_addr_17_2) 
);
defparam ahb_dmem_addr_18_s.ALU_MODE=0;
  ALU ahb_dmem_addr_19_s (
    .SUM(ahb_dmem_addr[19]),
    .COUT(ahb_dmem_addr_19_2),
    .I0(ialu_addr_op1[19]),
    .I1(\idu2exu_cmd.imm_19 ),
    .I3(GND),
    .CIN(ahb_dmem_addr_18_2) 
);
defparam ahb_dmem_addr_19_s.ALU_MODE=0;
  ALU ahb_dmem_addr_20_s (
    .SUM(ahb_dmem_addr[20]),
    .COUT(ahb_dmem_addr_20_2),
    .I0(ialu_addr_op1[20]),
    .I1(\idu2exu_cmd.imm_20 ),
    .I3(GND),
    .CIN(ahb_dmem_addr_19_2) 
);
defparam ahb_dmem_addr_20_s.ALU_MODE=0;
  ALU ahb_dmem_addr_21_s (
    .SUM(ahb_dmem_addr[21]),
    .COUT(ahb_dmem_addr_21_2),
    .I0(ialu_addr_op1[21]),
    .I1(\idu2exu_cmd.imm_21 ),
    .I3(GND),
    .CIN(ahb_dmem_addr_20_2) 
);
defparam ahb_dmem_addr_21_s.ALU_MODE=0;
  ALU ahb_dmem_addr_22_s (
    .SUM(ahb_dmem_addr[22]),
    .COUT(ahb_dmem_addr_22_2),
    .I0(ialu_addr_op1[22]),
    .I1(\idu2exu_cmd.imm_22 ),
    .I3(GND),
    .CIN(ahb_dmem_addr_21_2) 
);
defparam ahb_dmem_addr_22_s.ALU_MODE=0;
  ALU ahb_dmem_addr_23_s (
    .SUM(ahb_dmem_addr[23]),
    .COUT(ahb_dmem_addr_23_2),
    .I0(ialu_addr_op1[23]),
    .I1(\idu2exu_cmd.imm_23 ),
    .I3(GND),
    .CIN(ahb_dmem_addr_22_2) 
);
defparam ahb_dmem_addr_23_s.ALU_MODE=0;
  ALU ahb_dmem_addr_24_s (
    .SUM(ahb_dmem_addr[24]),
    .COUT(ahb_dmem_addr_24_2),
    .I0(ialu_addr_op1[24]),
    .I1(\idu2exu_cmd.imm_24 ),
    .I3(GND),
    .CIN(ahb_dmem_addr_23_2) 
);
defparam ahb_dmem_addr_24_s.ALU_MODE=0;
  ALU ahb_dmem_addr_25_s (
    .SUM(ahb_dmem_addr[25]),
    .COUT(ahb_dmem_addr_25_2),
    .I0(ialu_addr_op1[25]),
    .I1(\idu2exu_cmd.imm_25 ),
    .I3(GND),
    .CIN(ahb_dmem_addr_24_2) 
);
defparam ahb_dmem_addr_25_s.ALU_MODE=0;
  ALU ahb_dmem_addr_26_s (
    .SUM(ahb_dmem_addr[26]),
    .COUT(ahb_dmem_addr_26_2),
    .I0(ialu_addr_op1[26]),
    .I1(\idu2exu_cmd.imm_26 ),
    .I3(GND),
    .CIN(ahb_dmem_addr_25_2) 
);
defparam ahb_dmem_addr_26_s.ALU_MODE=0;
  ALU ahb_dmem_addr_27_s (
    .SUM(ahb_dmem_addr[27]),
    .COUT(ahb_dmem_addr_27_2),
    .I0(ialu_addr_op1[27]),
    .I1(\idu2exu_cmd.imm_27 ),
    .I3(GND),
    .CIN(ahb_dmem_addr_26_2) 
);
defparam ahb_dmem_addr_27_s.ALU_MODE=0;
  ALU ahb_dmem_addr_28_s (
    .SUM(ahb_dmem_addr[28]),
    .COUT(ahb_dmem_addr_28_2),
    .I0(ialu_addr_op1[28]),
    .I1(\idu2exu_cmd.imm_28 ),
    .I3(GND),
    .CIN(ahb_dmem_addr_27_2) 
);
defparam ahb_dmem_addr_28_s.ALU_MODE=0;
  ALU ahb_dmem_addr_29_s (
    .SUM(ahb_dmem_addr[29]),
    .COUT(ahb_dmem_addr_29_2),
    .I0(ialu_addr_op1[29]),
    .I1(\idu2exu_cmd.imm_29 ),
    .I3(GND),
    .CIN(ahb_dmem_addr_28_2) 
);
defparam ahb_dmem_addr_29_s.ALU_MODE=0;
  ALU ahb_dmem_addr_30_s (
    .SUM(ahb_dmem_addr[30]),
    .COUT(ahb_dmem_addr_30_2),
    .I0(ialu_addr_op1[30]),
    .I1(\idu2exu_cmd.imm_28 ),
    .I3(GND),
    .CIN(ahb_dmem_addr_29_2) 
);
defparam ahb_dmem_addr_30_s.ALU_MODE=0;
  ALU ahb_dmem_addr_31_s (
    .SUM(ahb_dmem_addr[31]),
    .COUT(ahb_dmem_addr_31_0_COUT),
    .I0(ialu_addr_op1[31]),
    .I1(\idu2exu_cmd.imm_31 ),
    .I3(GND),
    .CIN(ahb_dmem_addr_30_2) 
);
defparam ahb_dmem_addr_31_s.ALU_MODE=0;
  INV n5_s5 (
    .O(n5_11),
    .I(n5_4_2) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* scr1_pipe_ialu */
module scr1_pipe_lsu (
  CLK_d,
  n168_6,
  req_fifo_full,
  \idu2exu_cmd.lsu_cmd_1_9 ,
  \idu2exu_cmd.lsu_cmd_2_4 ,
  timer_dmem_wdata_11_4,
  timer_dmem_wdata_11_5,
  ifu2idu_instr_o_13_8,
  ifu2idu_instr_o_14_7,
  ifu2idu_instr_o_14_8,
  n47_11,
  n47_16,
  exu2csr_rw_addr_0_6,
  exu2csr_rw_addr_0_7,
  funct3_2_6,
  fsm,
  exu2csr_rw_addr_3_15,
  n234_14,
  csr_mepc_next_31_15,
  \idu2exu_cmd.lsu_cmd_0_4 ,
  \idu2exu_cmd.imm_16_5 ,
  fsm_0,
  port_sel_0_8,
  port_sel_1_8,
  \idu2exu_cmd.lsu_cmd ,
  q_data_head_2,
  q_data_head_3,
  q_data_head_4,
  q_data_head_5,
  q_data_head_6,
  q_data_head_15,
  funct3,
  timer_dmem_resp,
  port_sel_r,
  tcm_imem_rdata,
  timer_dmem_addr,
  tcm_dmem_resp,
  State,
  port_sel,
  ahb_dmem_addr,
  n40_2,
  dmem_cmd_store_4,
  dmem_cmd_store_6,
  lsu_fsm_next_5,
  dmem_cmd_store_7,
  dmem_cmd_store_10,
  lsu_cmd_upd_8,
  lsu_fsm_next_6,
  lsu_fsm_next_7,
  lsu_cmd_upd_9,
  lsu_cmd_upd_10,
  lsu_cmd_upd_14,
  dmem_cmd_store,
  dmem_cmd_store_16,
  lsu_cmd_upd_18,
  lsu_cmd_ff
)
;
input CLK_d;
input n168_6;
input req_fifo_full;
input \idu2exu_cmd.lsu_cmd_1_9 ;
input \idu2exu_cmd.lsu_cmd_2_4 ;
input timer_dmem_wdata_11_4;
input timer_dmem_wdata_11_5;
input ifu2idu_instr_o_13_8;
input ifu2idu_instr_o_14_7;
input ifu2idu_instr_o_14_8;
input n47_11;
input n47_16;
input exu2csr_rw_addr_0_6;
input exu2csr_rw_addr_0_7;
input funct3_2_6;
input fsm;
input exu2csr_rw_addr_3_15;
input n234_14;
input csr_mepc_next_31_15;
input \idu2exu_cmd.lsu_cmd_0_4 ;
input \idu2exu_cmd.imm_16_5 ;
input fsm_0;
input port_sel_0_8;
input port_sel_1_8;
input [3:0] \idu2exu_cmd.lsu_cmd ;
input q_data_head_2;
input q_data_head_3;
input q_data_head_4;
input q_data_head_5;
input q_data_head_6;
input q_data_head_15;
input [1:0] funct3;
input [1:0] timer_dmem_resp;
input [1:0] port_sel_r;
input [31:31] tcm_imem_rdata;
input [1:0] timer_dmem_addr;
input [0:0] tcm_dmem_resp;
input [1:0] State;
input [1:1] port_sel;
input [18:18] ahb_dmem_addr;
output n40_2;
output dmem_cmd_store_4;
output dmem_cmd_store_6;
output lsu_fsm_next_5;
output dmem_cmd_store_7;
output dmem_cmd_store_10;
output lsu_cmd_upd_8;
output lsu_fsm_next_6;
output lsu_fsm_next_7;
output lsu_cmd_upd_9;
output lsu_cmd_upd_10;
output lsu_cmd_upd_14;
output dmem_cmd_store;
output dmem_cmd_store_16;
output lsu_cmd_upd_18;
output [3:0] lsu_cmd_ff;
wire dmem_cmd_store_5;
wire dmem_cmd_store_8;
wire dmem_cmd_store_9;
wire dmem_cmd_store_12;
wire lsu_fsm_next_9;
wire lsu_cmd_upd_11;
wire lsu_fsm_next;
wire lsu_fsm_next_13;
wire lsu_cmd_upd_16;
wire lsu_fsm_curr;
wire VCC;
wire GND;
  LUT3 lsu_cmd_upd_s1 (
    .F(n40_2),
    .I0(lsu_cmd_upd_18),
    .I1(req_fifo_full),
    .I2(lsu_cmd_upd_14) 
);
defparam lsu_cmd_upd_s1.INIT=8'h70;
  LUT4 dmem_cmd_store_s1 (
    .F(dmem_cmd_store_4),
    .I0(dmem_cmd_store_7),
    .I1(dmem_cmd_store_8),
    .I2(dmem_cmd_store_9),
    .I3(dmem_cmd_store_10) 
);
defparam dmem_cmd_store_s1.INIT=16'hF400;
  LUT2 dmem_cmd_store_s2 (
    .F(dmem_cmd_store_5),
    .I0(\idu2exu_cmd.lsu_cmd_1_9 ),
    .I1(\idu2exu_cmd.lsu_cmd_2_4 ) 
);
defparam dmem_cmd_store_s2.INIT=4'h4;
  LUT2 dmem_cmd_store_s3 (
    .F(dmem_cmd_store_6),
    .I0(timer_dmem_wdata_11_4),
    .I1(timer_dmem_wdata_11_5) 
);
defparam dmem_cmd_store_s3.INIT=4'h1;
  LUT2 lsu_fsm_next_s2 (
    .F(lsu_fsm_next_5),
    .I0(lsu_fsm_next_6),
    .I1(lsu_fsm_next_7) 
);
defparam lsu_fsm_next_s2.INIT=4'h1;
  LUT4 dmem_cmd_store_s4 (
    .F(dmem_cmd_store_7),
    .I0(q_data_head_5),
    .I1(dmem_cmd_store_16),
    .I2(dmem_cmd_store_12),
    .I3(ifu2idu_instr_o_13_8) 
);
defparam dmem_cmd_store_s4.INIT=16'h0F77;
  LUT4 dmem_cmd_store_s5 (
    .F(dmem_cmd_store_8),
    .I0(ifu2idu_instr_o_14_7),
    .I1(ifu2idu_instr_o_14_8),
    .I2(n47_11),
    .I3(n47_16) 
);
defparam dmem_cmd_store_s5.INIT=16'hEEE0;
  LUT4 dmem_cmd_store_s6 (
    .F(dmem_cmd_store_9),
    .I0(exu2csr_rw_addr_0_6),
    .I1(q_data_head_15),
    .I2(exu2csr_rw_addr_0_7),
    .I3(funct3_2_6) 
);
defparam dmem_cmd_store_s6.INIT=16'h00F8;
  LUT2 dmem_cmd_store_s7 (
    .F(dmem_cmd_store_10),
    .I0(funct3[0]),
    .I1(funct3[1]) 
);
defparam dmem_cmd_store_s7.INIT=4'h4;
  LUT3 lsu_cmd_upd_s5 (
    .F(lsu_cmd_upd_8),
    .I0(lsu_fsm_next_7),
    .I1(fsm),
    .I2(lsu_fsm_curr) 
);
defparam lsu_cmd_upd_s5.INIT=8'h0B;
  LUT4 lsu_fsm_next_s3 (
    .F(lsu_fsm_next_6),
    .I0(timer_dmem_resp[0]),
    .I1(timer_dmem_resp[1]),
    .I2(port_sel_r[0]),
    .I3(port_sel_r[1]) 
);
defparam lsu_fsm_next_s3.INIT=16'hF400;
  LUT4 lsu_fsm_next_s4 (
    .F(lsu_fsm_next_7),
    .I0(lsu_fsm_next_13),
    .I1(lsu_fsm_next_9),
    .I2(port_sel_r[0]),
    .I3(port_sel_r[1]) 
);
defparam lsu_fsm_next_s4.INIT=16'h03CA;
  LUT2 dmem_cmd_store_s9 (
    .F(dmem_cmd_store_12),
    .I0(tcm_imem_rdata[31]),
    .I1(exu2csr_rw_addr_3_15) 
);
defparam dmem_cmd_store_s9.INIT=4'h4;
  LUT4 lsu_cmd_upd_s6 (
    .F(lsu_cmd_upd_9),
    .I0(timer_dmem_addr[1]),
    .I1(lsu_cmd_upd_11),
    .I2(n234_14),
    .I3(timer_dmem_addr[0]) 
);
defparam lsu_cmd_upd_s6.INIT=16'hFCA0;
  LUT4 lsu_cmd_upd_s7 (
    .F(lsu_cmd_upd_10),
    .I0(\idu2exu_cmd.lsu_cmd_2_4 ),
    .I1(lsu_cmd_upd_16),
    .I2(\idu2exu_cmd.lsu_cmd_1_9 ),
    .I3(csr_mepc_next_31_15) 
);
defparam lsu_cmd_upd_s7.INIT=16'hBF00;
  LUT4 lsu_fsm_next_s6 (
    .F(lsu_fsm_next_9),
    .I0(timer_dmem_resp[1]),
    .I1(timer_dmem_resp[0]),
    .I2(tcm_dmem_resp[0]),
    .I3(port_sel_r[0]) 
);
defparam lsu_fsm_next_s6.INIT=16'hF0BB;
  LUT2 lsu_cmd_upd_s8 (
    .F(lsu_cmd_upd_11),
    .I0(\idu2exu_cmd.lsu_cmd_2_4 ),
    .I1(\idu2exu_cmd.lsu_cmd_0_4 ) 
);
defparam lsu_cmd_upd_s8.INIT=4'h9;
  LUT4 lsu_cmd_upd_s10 (
    .F(lsu_cmd_upd_14),
    .I0(lsu_cmd_upd_9),
    .I1(\idu2exu_cmd.imm_16_5 ),
    .I2(lsu_cmd_upd_10),
    .I3(lsu_cmd_upd_8) 
);
defparam lsu_cmd_upd_s10.INIT=16'h4000;
  LUT4 lsu_fsm_next_s7 (
    .F(lsu_fsm_next),
    .I0(lsu_fsm_next_6),
    .I1(lsu_fsm_next_7),
    .I2(lsu_fsm_curr),
    .I3(n40_2) 
);
defparam lsu_fsm_next_s7.INIT=16'hFF10;
  LUT4 dmem_cmd_store_s10 (
    .F(dmem_cmd_store),
    .I0(dmem_cmd_store_4),
    .I1(dmem_cmd_store_5),
    .I2(timer_dmem_wdata_11_4),
    .I3(timer_dmem_wdata_11_5) 
);
defparam dmem_cmd_store_s10.INIT=16'h000E;
  LUT3 lsu_fsm_next_s8 (
    .F(lsu_fsm_next_13),
    .I0(fsm_0),
    .I1(State[1]),
    .I2(State[0]) 
);
defparam lsu_fsm_next_s8.INIT=8'h20;
  LUT4 dmem_cmd_store_s11 (
    .F(dmem_cmd_store_16),
    .I0(q_data_head_6),
    .I1(q_data_head_4),
    .I2(q_data_head_3),
    .I3(q_data_head_2) 
);
defparam dmem_cmd_store_s11.INIT=16'h0001;
  LUT4 lsu_cmd_upd_s11 (
    .F(lsu_cmd_upd_16),
    .I0(\idu2exu_cmd.lsu_cmd_0_4 ),
    .I1(n47_11),
    .I2(n47_16),
    .I3(dmem_cmd_store_4) 
);
defparam lsu_cmd_upd_s11.INIT=16'h0057;
  LUT4 lsu_cmd_upd_s12 (
    .F(lsu_cmd_upd_18),
    .I0(port_sel[1]),
    .I1(port_sel_0_8),
    .I2(ahb_dmem_addr[18]),
    .I3(port_sel_1_8) 
);
defparam lsu_cmd_upd_s12.INIT=16'h5155;
  DFFCE lsu_cmd_ff_2_s0 (
    .Q(lsu_cmd_ff[2]),
    .D(\idu2exu_cmd.lsu_cmd [2]),
    .CLK(CLK_d),
    .CE(n40_2),
    .CLEAR(n168_6) 
);
  DFFCE lsu_cmd_ff_1_s0 (
    .Q(lsu_cmd_ff[1]),
    .D(\idu2exu_cmd.lsu_cmd [1]),
    .CLK(CLK_d),
    .CE(n40_2),
    .CLEAR(n168_6) 
);
  DFFCE lsu_cmd_ff_0_s0 (
    .Q(lsu_cmd_ff[0]),
    .D(\idu2exu_cmd.lsu_cmd [0]),
    .CLK(CLK_d),
    .CE(n40_2),
    .CLEAR(n168_6) 
);
  DFFC lsu_fsm_curr_s0 (
    .Q(lsu_fsm_curr),
    .D(lsu_fsm_next),
    .CLK(CLK_d),
    .CLEAR(n168_6) 
);
  DFFCE lsu_cmd_ff_3_s0 (
    .Q(lsu_cmd_ff[3]),
    .D(\idu2exu_cmd.lsu_cmd [3]),
    .CLK(CLK_d),
    .CE(n40_2),
    .CLEAR(n168_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* scr1_pipe_lsu */
module scr1_pipe_exu (
  CLK_d,
  n168_6,
  n47_10,
  \idu2exu_cmd.imm_31_5 ,
  \idu2exu_cmd.imm_31_3 ,
  n902_31,
  q_rptr_upd_6,
  csr_mstatus_mie_next_15,
  n909_21,
  n910_18,
  n912_11,
  n913_16,
  n914_11,
  n915_14,
  n916_13,
  n917_14,
  n919_16,
  n920_16,
  n921_11,
  n922_4,
  n925_17,
  n11_10,
  exu2csr_rw_addr_2_3,
  \idu2exu_cmd.imm_20_3 ,
  exu2csr_rw_addr_3_3,
  \idu2exu_cmd.imm_21_3 ,
  exu2csr_rw_addr_4_3,
  \idu2exu_cmd.imm_22_3 ,
  csr_mepc_next_31_15,
  csr_w_data_16_10,
  \idu2exu_cmd.imm_16_5 ,
  \idu2exu_cmd.imm_15_3 ,
  \idu2exu_cmd.imm_14_3 ,
  exu2csr_rw_addr_4_4,
  csr_w_data_3_10,
  ifu2idu_instr_o_13_8,
  n1258_12,
  funct3_2_5,
  exu2csr_rw_addr_1_5,
  exu2csr_rw_addr_0_23,
  \idu2exu_cmd.imm_23_3 ,
  \idu2exu_cmd.imm_18_3 ,
  \idu2exu_cmd.imm_13_6 ,
  funct3_2_4,
  \idu2exu_cmd.lsu_cmd_2_5 ,
  q_rptr_upd_10,
  mprf2exu_rs1_data_o_0_155,
  exu2mprf_rd_addr_3_12,
  mprf2exu_rs1_data_o_0_161,
  \idu2exu_cmd.imm_31_10 ,
  mprf2exu_rs1_data_o_0_131,
  csr_mcause_ec_next_0_16,
  csr_mcause_ec_next_0_15,
  \idu2exu_cmd.lsu_cmd_0_6 ,
  exu2mprf_rd_addr_3_24,
  mprf2exu_rs1_data_o_0_189,
  mprf2exu_rs1_data_o_0_191,
  \idu2exu_cmd.imm_31_21 ,
  \idu2exu_cmd.imm_29_6 ,
  funct3_2_6,
  funct3_2_7,
  exu2csr_rw_addr_10_3,
  csr_w_data_2_12,
  exu2csr_rw_addr_0_20,
  exu2csr_rw_addr_4_5,
  exu2csr_rw_addr_11_4,
  ifu2idu_instr_o_14_6,
  exu2mprf_rd_addr_3_10,
  mprf2exu_rs1_data_o_0_157,
  csr_w_data_29_25,
  exu2csr_rw_addr_1_7,
  n102_13,
  mprf2exu_rs1_data_o_0_163,
  mprf2exu_rs1_data_o_0_167,
  exu2csr_rw_addr_6_4,
  exu2mprf_rd_addr_3_26,
  exu2mprf_rd_addr_3_20,
  mprf2exu_rs1_data_o_0_173,
  mprf2exu_rs1_data_o_0_177,
  mprf2exu_rs1_data_o_0_179,
  mprf2exu_rs1_data_o_0_187,
  mprf2exu_rs1_data_o_0_201,
  exu2csr_rw_addr_5_10,
  mprf2exu_rs1_data_o_0_209,
  mprf2exu_rs1_data_o_0_217,
  timer_dmem_wdata_11_4,
  timer_dmem_wdata_11_5,
  timer_dmem_wdata_11_17,
  exu2csr_rw_addr_5_4,
  exu2mprf_rd_addr_0_16,
  timer_dmem_wdata_11_16,
  exu2csr_rw_addr_10_9,
  exu2csr_rw_addr_11_9,
  n255_13,
  timer_dmem_wdata_7_11,
  mprf2exu_rs1_data_o_0_133,
  mprf2exu_rs1_data_o_0_175,
  mprf2exu_rs1_data_o_0_181,
  mprf2exu_rs1_data_o_0_135,
  mprf2exu_rs1_data_o_0_137,
  mprf2exu_rs1_data_o_0_139,
  mprf2exu_rs1_data_o_0_203,
  mprf2exu_rs1_data_o_0_207,
  mprf2exu_rs1_data_o_0_141,
  mprf2exu_rs1_data_o_0_143,
  mprf2exu_rs1_data_o_0_213,
  mprf2exu_rs1_data_o_0_219,
  n8_2,
  mprf2exu_rs1_data_o_0_145,
  n102_1,
  n103_1,
  timer_dmem_wdata_0_4,
  n103_13,
  exu2csr_rw_addr_11_13,
  ifu2idu_instr_o_14_7,
  exu2csr_rw_addr_11_12,
  n1258_18,
  n1258_17,
  \idu2exu_cmd.imm_13_8 ,
  timer_dmem_wdata_7_6,
  exu2csr_rw_addr_9_3,
  csr_w_data_2_11,
  \idu2exu_cmd.imm_17_3 ,
  exu2csr_rw_addr_10_8,
  exu2csr_rw_addr_9_6,
  exu2csr_rw_addr_0_9,
  exu2csr_rw_addr_11_11,
  n39_1,
  mprf2exu_rs1_data_o_0_218,
  n38_1,
  n10_1,
  n11_1,
  n12_1,
  n14_1,
  n17_1,
  n18_1,
  n19_1,
  n20_1,
  n21_1,
  n24_1,
  n31_1,
  n32_1,
  n37_1,
  n13_1,
  n15_1,
  n16_1,
  n22_1,
  n23_1,
  n25_1,
  n26_1,
  n27_1,
  n28_1,
  n29_1,
  n30_1,
  n9_1,
  n33_1,
  n34_1,
  n35_1,
  \idu2exu_cmd.imm_19_15 ,
  n36_1,
  q_rptr_upd_7,
  exu2csr_rw_addr_11_3,
  ifu2idu_instr_o_14_8,
  exu2csr_rw_addr_0_25,
  \idu2exu_cmd.imm_16_4 ,
  exu2csr_rw_addr_2_4,
  exu2csr_rw_addr_3_4,
  \idu2exu_cmd.imm_12_3 ,
  csr_w_data_0_10,
  csr_w_data_1_10,
  exu2csr_rw_addr_11_16,
  csr_mepc_next_31_14,
  n11_7,
  imem_addr_next_3_8,
  imem_addr_next_2_5,
  req_fifo_full,
  \idu2exu_cmd.lsu_cmd_1_9 ,
  \idu2exu_cmd.lsu_cmd_2_4 ,
  n47_11,
  n47_16,
  exu2csr_rw_addr_0_6,
  exu2csr_rw_addr_0_7,
  fsm,
  exu2csr_rw_addr_3_15,
  n234_14,
  \idu2exu_cmd.lsu_cmd_0_4 ,
  fsm_1,
  port_sel_0_8,
  port_sel_1_8,
  mprf2exu_rs1_data_o_0_215,
  mprf2exu_rs1_data_o_0_211,
  mprf2exu_rs1_data_o_0_205,
  mprf2exu_rs1_data_o_0_199,
  mprf2exu_rs1_data_o_0_197,
  mprf2exu_rs1_data_o_0_195,
  mprf2exu_rs1_data_o_0_193,
  mprf2exu_rs1_data_o_0_185,
  mprf2exu_rs1_data_o_0_183,
  mprf2exu_rs1_data_o_0_171,
  mprf2exu_rs1_data_o_0_169,
  mprf2exu_rs1_data_o_0_165,
  mprf2exu_rs1_data_o_0_159,
  mprf2exu_rs1_data_o_0_221,
  mprf2exu_rs1_data_o_0_223,
  mprf2exu_rs1_data_o_0_225,
  mprf2exu_rs1_data_o_0_229,
  mprf2exu_rs1_data_o_0_231,
  mprf2exu_rs1_data_o_0_227,
  \idu2exu_cmd.lsu_cmd_1_6 ,
  n258_13,
  n104_13,
  timer_dmem_wdata,
  \idu2exu_cmd.imm_12 ,
  \idu2exu_cmd.imm_13 ,
  \idu2exu_cmd.imm_14 ,
  \idu2exu_cmd.imm_15 ,
  \idu2exu_cmd.imm_16 ,
  \idu2exu_cmd.imm_17 ,
  \idu2exu_cmd.imm_18 ,
  \idu2exu_cmd.imm_19 ,
  \idu2exu_cmd.imm_20 ,
  \idu2exu_cmd.imm_21 ,
  \idu2exu_cmd.imm_22 ,
  \idu2exu_cmd.imm_23 ,
  \idu2exu_cmd.imm_24 ,
  \idu2exu_cmd.imm_25 ,
  \idu2exu_cmd.imm_26 ,
  \idu2exu_cmd.imm_27 ,
  \idu2exu_cmd.imm_28 ,
  \idu2exu_cmd.imm_29 ,
  \idu2exu_cmd.imm_31 ,
  exu2csr_rw_addr,
  q_data_head_2,
  q_data_head_3,
  q_data_head_4,
  q_data_head_5,
  q_data_head_6,
  q_data_head_12,
  q_data_head_15,
  funct3,
  timer_dmem_rdata,
  port_sel_r,
  dmem_rdata_shift_reg,
  ahb_dmem_hrdata,
  dmem_rdata_local_1,
  dmem_rdata_local_4,
  dmem_rdata_local_5,
  dmem_rdata_local_9,
  dmem_rdata_local_10,
  dmem_rdata_local_11,
  dmem_rdata_local_13,
  dmem_rdata_local_18,
  dmem_rdata_local_19,
  dmem_rdata_local_20,
  dmem_rdata_local_22,
  dmem_rdata_local_23,
  dmem_rdata_local_24,
  dmem_rdata_local_31,
  tcm_imem_rdata_4,
  tcm_imem_rdata_5,
  tcm_imem_rdata_19,
  tcm_imem_rdata_31,
  \data_fifo.haddr ,
  \data_fifo.hwidth ,
  \idu2exu_cmd.lsu_cmd ,
  timer_dmem_resp,
  tcm_dmem_resp,
  State,
  port_sel,
  pc_curr_upd_4,
  n615_4,
  n616_4,
  n617_4,
  n618_4,
  n619_4,
  n620_4,
  n630_4,
  n635_4,
  n636_4,
  n638_4,
  n639_4,
  pc_curr_next_5_4,
  exu2mprf_rd_data_25_7,
  exu2mprf_rd_data_11_4,
  exu2mprf_rs2_addr_3_6,
  exu2mprf_rs1_addr_3_5,
  ialu_main_op2_31_5,
  ialu_addr_op1_31_6,
  ialu_addr_op1_31_7,
  n615_5,
  n615_7,
  n617_5,
  n623_5,
  exu2mprf_rd_data_8_11,
  exu2mprf_rs2_addr_0_7,
  exu2mprf_rs2_addr_0_8,
  ialu_main_op2_31_10,
  pc_curr_next_4_6,
  exu2mprf_rd_data_0_12,
  exu2mprf_rd_data_0_15,
  ialu_main_op2_31_12,
  wfi_run_start_next_7,
  exu2mprf_rd_data_28_36,
  pc_curr_next_4_9,
  wfi_halted_ff,
  ialu_addr_op1_31_13,
  ialu_addr_op1_31_15,
  ialu_main_op2_31_16,
  n623_12,
  pc_curr_next_4_15,
  pc_curr_next_3_6,
  pc_curr_next_2_6,
  n40_2,
  dmem_cmd_store_4,
  dmem_cmd_store_7,
  dmem_cmd_store_10,
  lsu_cmd_upd_8,
  lsu_fsm_next_6,
  lsu_fsm_next_7,
  lsu_cmd_upd_9,
  lsu_cmd_upd_10,
  lsu_cmd_upd_14,
  dmem_cmd_store,
  dmem_cmd_store_16,
  lsu_cmd_upd_18,
  n59_14,
  n55_14,
  n51_14,
  n47_14,
  n39_14,
  n43_14,
  n31_17,
  init_pc_v,
  curr_pc_1,
  curr_pc_2,
  curr_pc_3,
  curr_pc_8,
  curr_pc_11,
  curr_pc_12,
  curr_pc_13,
  curr_pc_14,
  curr_pc_16,
  curr_pc_17,
  curr_pc_18,
  curr_pc_19,
  curr_pc_20,
  curr_pc_21,
  curr_pc_23,
  curr_pc_24,
  curr_pc_28,
  curr_pc_31,
  inc_pc_1_1,
  inc_pc_2_6,
  inc_pc_3_1,
  inc_pc_8_1,
  inc_pc_11_1,
  inc_pc_12_1,
  inc_pc_13_1,
  inc_pc_14_1,
  inc_pc_16_1,
  inc_pc_17_1,
  inc_pc_18_1,
  inc_pc_19_1,
  inc_pc_20_1,
  inc_pc_21_1,
  inc_pc_23_1,
  inc_pc_24_1,
  inc_pc_31_1,
  ialu_main_op2,
  exu2mprf_rd_data,
  exu2mprf_rs2_addr,
  exu2mprf_rs1_addr,
  lsu_cmd_ff,
  timer_dmem_addr,
  tcm_dmem_addr,
  ahb_dmem_addr
)
;
input CLK_d;
input n168_6;
input n47_10;
input \idu2exu_cmd.imm_31_5 ;
input \idu2exu_cmd.imm_31_3 ;
input n902_31;
input q_rptr_upd_6;
input csr_mstatus_mie_next_15;
input n909_21;
input n910_18;
input n912_11;
input n913_16;
input n914_11;
input n915_14;
input n916_13;
input n917_14;
input n919_16;
input n920_16;
input n921_11;
input n922_4;
input n925_17;
input n11_10;
input exu2csr_rw_addr_2_3;
input \idu2exu_cmd.imm_20_3 ;
input exu2csr_rw_addr_3_3;
input \idu2exu_cmd.imm_21_3 ;
input exu2csr_rw_addr_4_3;
input \idu2exu_cmd.imm_22_3 ;
input csr_mepc_next_31_15;
input csr_w_data_16_10;
input \idu2exu_cmd.imm_16_5 ;
input \idu2exu_cmd.imm_15_3 ;
input \idu2exu_cmd.imm_14_3 ;
input exu2csr_rw_addr_4_4;
input csr_w_data_3_10;
input ifu2idu_instr_o_13_8;
input n1258_12;
input funct3_2_5;
input exu2csr_rw_addr_1_5;
input exu2csr_rw_addr_0_23;
input \idu2exu_cmd.imm_23_3 ;
input \idu2exu_cmd.imm_18_3 ;
input \idu2exu_cmd.imm_13_6 ;
input funct3_2_4;
input \idu2exu_cmd.lsu_cmd_2_5 ;
input q_rptr_upd_10;
input mprf2exu_rs1_data_o_0_155;
input exu2mprf_rd_addr_3_12;
input mprf2exu_rs1_data_o_0_161;
input \idu2exu_cmd.imm_31_10 ;
input mprf2exu_rs1_data_o_0_131;
input csr_mcause_ec_next_0_16;
input csr_mcause_ec_next_0_15;
input \idu2exu_cmd.lsu_cmd_0_6 ;
input exu2mprf_rd_addr_3_24;
input mprf2exu_rs1_data_o_0_189;
input mprf2exu_rs1_data_o_0_191;
input \idu2exu_cmd.imm_31_21 ;
input \idu2exu_cmd.imm_29_6 ;
input funct3_2_6;
input funct3_2_7;
input exu2csr_rw_addr_10_3;
input csr_w_data_2_12;
input exu2csr_rw_addr_0_20;
input exu2csr_rw_addr_4_5;
input exu2csr_rw_addr_11_4;
input ifu2idu_instr_o_14_6;
input exu2mprf_rd_addr_3_10;
input mprf2exu_rs1_data_o_0_157;
input csr_w_data_29_25;
input exu2csr_rw_addr_1_7;
input n102_13;
input mprf2exu_rs1_data_o_0_163;
input mprf2exu_rs1_data_o_0_167;
input exu2csr_rw_addr_6_4;
input exu2mprf_rd_addr_3_26;
input exu2mprf_rd_addr_3_20;
input mprf2exu_rs1_data_o_0_173;
input mprf2exu_rs1_data_o_0_177;
input mprf2exu_rs1_data_o_0_179;
input mprf2exu_rs1_data_o_0_187;
input mprf2exu_rs1_data_o_0_201;
input exu2csr_rw_addr_5_10;
input mprf2exu_rs1_data_o_0_209;
input mprf2exu_rs1_data_o_0_217;
input timer_dmem_wdata_11_4;
input timer_dmem_wdata_11_5;
input timer_dmem_wdata_11_17;
input exu2csr_rw_addr_5_4;
input exu2mprf_rd_addr_0_16;
input timer_dmem_wdata_11_16;
input exu2csr_rw_addr_10_9;
input exu2csr_rw_addr_11_9;
input n255_13;
input timer_dmem_wdata_7_11;
input mprf2exu_rs1_data_o_0_133;
input mprf2exu_rs1_data_o_0_175;
input mprf2exu_rs1_data_o_0_181;
input mprf2exu_rs1_data_o_0_135;
input mprf2exu_rs1_data_o_0_137;
input mprf2exu_rs1_data_o_0_139;
input mprf2exu_rs1_data_o_0_203;
input mprf2exu_rs1_data_o_0_207;
input mprf2exu_rs1_data_o_0_141;
input mprf2exu_rs1_data_o_0_143;
input mprf2exu_rs1_data_o_0_213;
input mprf2exu_rs1_data_o_0_219;
input n8_2;
input mprf2exu_rs1_data_o_0_145;
input n102_1;
input n103_1;
input timer_dmem_wdata_0_4;
input n103_13;
input exu2csr_rw_addr_11_13;
input ifu2idu_instr_o_14_7;
input exu2csr_rw_addr_11_12;
input n1258_18;
input n1258_17;
input \idu2exu_cmd.imm_13_8 ;
input timer_dmem_wdata_7_6;
input exu2csr_rw_addr_9_3;
input csr_w_data_2_11;
input \idu2exu_cmd.imm_17_3 ;
input exu2csr_rw_addr_10_8;
input exu2csr_rw_addr_9_6;
input exu2csr_rw_addr_0_9;
input exu2csr_rw_addr_11_11;
input n39_1;
input mprf2exu_rs1_data_o_0_218;
input n38_1;
input n10_1;
input n11_1;
input n12_1;
input n14_1;
input n17_1;
input n18_1;
input n19_1;
input n20_1;
input n21_1;
input n24_1;
input n31_1;
input n32_1;
input n37_1;
input n13_1;
input n15_1;
input n16_1;
input n22_1;
input n23_1;
input n25_1;
input n26_1;
input n27_1;
input n28_1;
input n29_1;
input n30_1;
input n9_1;
input n33_1;
input n34_1;
input n35_1;
input \idu2exu_cmd.imm_19_15 ;
input n36_1;
input q_rptr_upd_7;
input exu2csr_rw_addr_11_3;
input ifu2idu_instr_o_14_8;
input exu2csr_rw_addr_0_25;
input \idu2exu_cmd.imm_16_4 ;
input exu2csr_rw_addr_2_4;
input exu2csr_rw_addr_3_4;
input \idu2exu_cmd.imm_12_3 ;
input csr_w_data_0_10;
input csr_w_data_1_10;
input exu2csr_rw_addr_11_16;
input csr_mepc_next_31_14;
input n11_7;
input imem_addr_next_3_8;
input imem_addr_next_2_5;
input req_fifo_full;
input \idu2exu_cmd.lsu_cmd_1_9 ;
input \idu2exu_cmd.lsu_cmd_2_4 ;
input n47_11;
input n47_16;
input exu2csr_rw_addr_0_6;
input exu2csr_rw_addr_0_7;
input fsm;
input exu2csr_rw_addr_3_15;
input n234_14;
input \idu2exu_cmd.lsu_cmd_0_4 ;
input fsm_1;
input port_sel_0_8;
input port_sel_1_8;
input mprf2exu_rs1_data_o_0_215;
input mprf2exu_rs1_data_o_0_211;
input mprf2exu_rs1_data_o_0_205;
input mprf2exu_rs1_data_o_0_199;
input mprf2exu_rs1_data_o_0_197;
input mprf2exu_rs1_data_o_0_195;
input mprf2exu_rs1_data_o_0_193;
input mprf2exu_rs1_data_o_0_185;
input mprf2exu_rs1_data_o_0_183;
input mprf2exu_rs1_data_o_0_171;
input mprf2exu_rs1_data_o_0_169;
input mprf2exu_rs1_data_o_0_165;
input mprf2exu_rs1_data_o_0_159;
input mprf2exu_rs1_data_o_0_221;
input mprf2exu_rs1_data_o_0_223;
input mprf2exu_rs1_data_o_0_225;
input mprf2exu_rs1_data_o_0_229;
input mprf2exu_rs1_data_o_0_231;
input mprf2exu_rs1_data_o_0_227;
input \idu2exu_cmd.lsu_cmd_1_6 ;
input n258_13;
input n104_13;
input [31:0] timer_dmem_wdata;
input \idu2exu_cmd.imm_12 ;
input \idu2exu_cmd.imm_13 ;
input \idu2exu_cmd.imm_14 ;
input \idu2exu_cmd.imm_15 ;
input \idu2exu_cmd.imm_16 ;
input \idu2exu_cmd.imm_17 ;
input \idu2exu_cmd.imm_18 ;
input \idu2exu_cmd.imm_19 ;
input \idu2exu_cmd.imm_20 ;
input \idu2exu_cmd.imm_21 ;
input \idu2exu_cmd.imm_22 ;
input \idu2exu_cmd.imm_23 ;
input \idu2exu_cmd.imm_24 ;
input \idu2exu_cmd.imm_25 ;
input \idu2exu_cmd.imm_26 ;
input \idu2exu_cmd.imm_27 ;
input \idu2exu_cmd.imm_28 ;
input \idu2exu_cmd.imm_29 ;
input \idu2exu_cmd.imm_31 ;
input [11:0] exu2csr_rw_addr;
input q_data_head_2;
input q_data_head_3;
input q_data_head_4;
input q_data_head_5;
input q_data_head_6;
input q_data_head_12;
input q_data_head_15;
input [2:0] funct3;
input [31:0] timer_dmem_rdata;
input [1:0] port_sel_r;
input [1:0] dmem_rdata_shift_reg;
input [7:0] ahb_dmem_hrdata;
input dmem_rdata_local_1;
input dmem_rdata_local_4;
input dmem_rdata_local_5;
input dmem_rdata_local_9;
input dmem_rdata_local_10;
input dmem_rdata_local_11;
input dmem_rdata_local_13;
input dmem_rdata_local_18;
input dmem_rdata_local_19;
input dmem_rdata_local_20;
input dmem_rdata_local_22;
input dmem_rdata_local_23;
input dmem_rdata_local_24;
input dmem_rdata_local_31;
input tcm_imem_rdata_4;
input tcm_imem_rdata_5;
input tcm_imem_rdata_19;
input tcm_imem_rdata_31;
input [1:0] \data_fifo.haddr ;
input [1:0] \data_fifo.hwidth ;
input [3:0] \idu2exu_cmd.lsu_cmd ;
input [1:0] timer_dmem_resp;
input [0:0] tcm_dmem_resp;
input [1:0] State;
input [1:1] port_sel;
output pc_curr_upd_4;
output n615_4;
output n616_4;
output n617_4;
output n618_4;
output n619_4;
output n620_4;
output n630_4;
output n635_4;
output n636_4;
output n638_4;
output n639_4;
output pc_curr_next_5_4;
output exu2mprf_rd_data_25_7;
output exu2mprf_rd_data_11_4;
output exu2mprf_rs2_addr_3_6;
output exu2mprf_rs1_addr_3_5;
output ialu_main_op2_31_5;
output ialu_addr_op1_31_6;
output ialu_addr_op1_31_7;
output n615_5;
output n615_7;
output n617_5;
output n623_5;
output exu2mprf_rd_data_8_11;
output exu2mprf_rs2_addr_0_7;
output exu2mprf_rs2_addr_0_8;
output ialu_main_op2_31_10;
output pc_curr_next_4_6;
output exu2mprf_rd_data_0_12;
output exu2mprf_rd_data_0_15;
output ialu_main_op2_31_12;
output wfi_run_start_next_7;
output exu2mprf_rd_data_28_36;
output pc_curr_next_4_9;
output wfi_halted_ff;
output ialu_addr_op1_31_13;
output ialu_addr_op1_31_15;
output ialu_main_op2_31_16;
output n623_12;
output pc_curr_next_4_15;
output pc_curr_next_3_6;
output pc_curr_next_2_6;
output n40_2;
output dmem_cmd_store_4;
output dmem_cmd_store_7;
output dmem_cmd_store_10;
output lsu_cmd_upd_8;
output lsu_fsm_next_6;
output lsu_fsm_next_7;
output lsu_cmd_upd_9;
output lsu_cmd_upd_10;
output lsu_cmd_upd_14;
output dmem_cmd_store;
output dmem_cmd_store_16;
output lsu_cmd_upd_18;
output n59_14;
output n55_14;
output n51_14;
output n47_14;
output n39_14;
output n43_14;
output n31_17;
output [3:2] init_pc_v;
output curr_pc_1;
output curr_pc_2;
output curr_pc_3;
output curr_pc_8;
output curr_pc_11;
output curr_pc_12;
output curr_pc_13;
output curr_pc_14;
output curr_pc_16;
output curr_pc_17;
output curr_pc_18;
output curr_pc_19;
output curr_pc_20;
output curr_pc_21;
output curr_pc_23;
output curr_pc_24;
output curr_pc_28;
output curr_pc_31;
output inc_pc_1_1;
output inc_pc_2_6;
output inc_pc_3_1;
output inc_pc_8_1;
output inc_pc_11_1;
output inc_pc_12_1;
output inc_pc_13_1;
output inc_pc_14_1;
output inc_pc_16_1;
output inc_pc_17_1;
output inc_pc_18_1;
output inc_pc_19_1;
output inc_pc_20_1;
output inc_pc_21_1;
output inc_pc_23_1;
output inc_pc_24_1;
output inc_pc_31_1;
output [1:0] ialu_main_op2;
output [31:0] exu2mprf_rd_data;
output [3:0] exu2mprf_rs2_addr;
output [3:0] exu2mprf_rs1_addr;
output [3:0] lsu_cmd_ff;
output [4:0] timer_dmem_addr;
output [7:5] tcm_dmem_addr;
output [31:8] ahb_dmem_addr;
wire n499_3;
wire n614_3;
wire n615_3;
wire n616_3;
wire n617_3;
wire n618_3;
wire n619_3;
wire n620_3;
wire n621_3;
wire n622_3;
wire n623_3;
wire n624_3;
wire n625_3;
wire n626_3;
wire n627_3;
wire n628_3;
wire n629_3;
wire n630_3;
wire n631_3;
wire n632_3;
wire n633_3;
wire n634_3;
wire n635_3;
wire n636_3;
wire n637_3;
wire n638_3;
wire n639_3;
wire pc_curr_ff_30_5;
wire ialu_main_op2_31_4;
wire ialu_addr_op1_31_4;
wire exu2mprf_rd_data_31_5;
wire exu2mprf_rd_data_31_6;
wire exu2mprf_rd_data_31_7;
wire exu2mprf_rd_data_30_4;
wire exu2mprf_rd_data_30_5;
wire exu2mprf_rd_data_30_6;
wire exu2mprf_rd_data_30_7;
wire exu2mprf_rd_data_29_4;
wire exu2mprf_rd_data_29_5;
wire exu2mprf_rd_data_29_6;
wire exu2mprf_rd_data_28_5;
wire exu2mprf_rd_data_28_6;
wire exu2mprf_rd_data_28_7;
wire exu2mprf_rd_data_27_4;
wire exu2mprf_rd_data_27_5;
wire exu2mprf_rd_data_27_6;
wire exu2mprf_rd_data_27_7;
wire exu2mprf_rd_data_26_4;
wire exu2mprf_rd_data_26_5;
wire exu2mprf_rd_data_26_6;
wire exu2mprf_rd_data_26_7;
wire exu2mprf_rd_data_25_5;
wire exu2mprf_rd_data_25_6;
wire exu2mprf_rd_data_24_4;
wire exu2mprf_rd_data_24_6;
wire exu2mprf_rd_data_24_7;
wire exu2mprf_rd_data_23_4;
wire exu2mprf_rd_data_23_5;
wire exu2mprf_rd_data_23_6;
wire exu2mprf_rd_data_22_4;
wire exu2mprf_rd_data_22_5;
wire exu2mprf_rd_data_22_6;
wire exu2mprf_rd_data_22_7;
wire exu2mprf_rd_data_21_4;
wire exu2mprf_rd_data_21_5;
wire exu2mprf_rd_data_21_6;
wire exu2mprf_rd_data_20_4;
wire exu2mprf_rd_data_20_5;
wire exu2mprf_rd_data_19_4;
wire exu2mprf_rd_data_19_5;
wire exu2mprf_rd_data_18_4;
wire exu2mprf_rd_data_18_5;
wire exu2mprf_rd_data_17_4;
wire exu2mprf_rd_data_17_5;
wire exu2mprf_rd_data_17_6;
wire exu2mprf_rd_data_16_4;
wire exu2mprf_rd_data_16_5;
wire exu2mprf_rd_data_16_6;
wire exu2mprf_rd_data_15_4;
wire exu2mprf_rd_data_15_5;
wire exu2mprf_rd_data_15_6;
wire exu2mprf_rd_data_14_4;
wire exu2mprf_rd_data_14_5;
wire exu2mprf_rd_data_14_6;
wire exu2mprf_rd_data_13_4;
wire exu2mprf_rd_data_13_5;
wire exu2mprf_rd_data_13_6;
wire exu2mprf_rd_data_12_4;
wire exu2mprf_rd_data_12_5;
wire exu2mprf_rd_data_12_6;
wire exu2mprf_rd_data_11_6;
wire exu2mprf_rd_data_10_4;
wire exu2mprf_rd_data_10_5;
wire exu2mprf_rd_data_10_6;
wire exu2mprf_rd_data_9_4;
wire exu2mprf_rd_data_9_5;
wire exu2mprf_rd_data_9_6;
wire exu2mprf_rd_data_8_5;
wire exu2mprf_rd_data_8_6;
wire exu2mprf_rd_data_6_4;
wire exu2mprf_rd_data_5_4;
wire exu2mprf_rd_data_4_4;
wire exu2mprf_rd_data_4_5;
wire exu2mprf_rd_data_4_6;
wire exu2mprf_rd_data_3_4;
wire exu2mprf_rd_data_3_5;
wire exu2mprf_rd_data_3_6;
wire exu2mprf_rd_data_2_4;
wire exu2mprf_rd_data_2_5;
wire exu2mprf_rd_data_2_6;
wire exu2mprf_rd_data_1_4;
wire exu2mprf_rd_data_1_5;
wire exu2mprf_rd_data_1_6;
wire exu2mprf_rd_data_0_4;
wire exu2mprf_rd_data_0_5;
wire exu2mprf_rd_data_0_6;
wire exu2mprf_rs2_addr_3_5;
wire ialu_main_op2_31_7;
wire n615_6;
wire n616_5;
wire n618_5;
wire n619_5;
wire n620_5;
wire n630_5;
wire n635_5;
wire n636_5;
wire n638_5;
wire n639_5;
wire pc_curr_next_5_5;
wire exu2mprf_rd_data_31_8;
wire exu2mprf_rd_data_31_9;
wire exu2mprf_rd_data_31_10;
wire exu2mprf_rd_data_31_11;
wire exu2mprf_rd_data_31_12;
wire exu2mprf_rd_data_30_8;
wire exu2mprf_rd_data_30_9;
wire exu2mprf_rd_data_30_10;
wire exu2mprf_rd_data_30_11;
wire exu2mprf_rd_data_30_12;
wire exu2mprf_rd_data_29_10;
wire exu2mprf_rd_data_29_11;
wire exu2mprf_rd_data_29_12;
wire exu2mprf_rd_data_28_8;
wire exu2mprf_rd_data_28_9;
wire exu2mprf_rd_data_28_10;
wire exu2mprf_rd_data_28_11;
wire exu2mprf_rd_data_28_12;
wire exu2mprf_rd_data_28_13;
wire exu2mprf_rd_data_27_8;
wire exu2mprf_rd_data_27_9;
wire exu2mprf_rd_data_27_10;
wire exu2mprf_rd_data_27_11;
wire exu2mprf_rd_data_26_8;
wire exu2mprf_rd_data_26_9;
wire exu2mprf_rd_data_26_11;
wire exu2mprf_rd_data_26_12;
wire exu2mprf_rd_data_25_8;
wire exu2mprf_rd_data_25_9;
wire exu2mprf_rd_data_25_10;
wire exu2mprf_rd_data_25_12;
wire exu2mprf_rd_data_24_8;
wire exu2mprf_rd_data_24_9;
wire exu2mprf_rd_data_24_10;
wire exu2mprf_rd_data_24_11;
wire exu2mprf_rd_data_23_7;
wire exu2mprf_rd_data_23_8;
wire exu2mprf_rd_data_23_9;
wire exu2mprf_rd_data_22_8;
wire exu2mprf_rd_data_22_9;
wire exu2mprf_rd_data_22_10;
wire exu2mprf_rd_data_22_11;
wire exu2mprf_rd_data_21_7;
wire exu2mprf_rd_data_21_8;
wire exu2mprf_rd_data_21_9;
wire exu2mprf_rd_data_20_7;
wire exu2mprf_rd_data_20_8;
wire exu2mprf_rd_data_20_9;
wire exu2mprf_rd_data_19_7;
wire exu2mprf_rd_data_19_8;
wire exu2mprf_rd_data_19_9;
wire exu2mprf_rd_data_18_6;
wire exu2mprf_rd_data_18_7;
wire exu2mprf_rd_data_18_8;
wire exu2mprf_rd_data_18_9;
wire exu2mprf_rd_data_17_7;
wire exu2mprf_rd_data_17_8;
wire exu2mprf_rd_data_17_9;
wire exu2mprf_rd_data_16_7;
wire exu2mprf_rd_data_16_8;
wire exu2mprf_rd_data_16_9;
wire exu2mprf_rd_data_16_11;
wire exu2mprf_rd_data_16_12;
wire exu2mprf_rd_data_15_7;
wire exu2mprf_rd_data_15_8;
wire exu2mprf_rd_data_15_9;
wire exu2mprf_rd_data_14_7;
wire exu2mprf_rd_data_14_8;
wire exu2mprf_rd_data_14_9;
wire exu2mprf_rd_data_14_10;
wire exu2mprf_rd_data_14_11;
wire exu2mprf_rd_data_13_7;
wire exu2mprf_rd_data_13_8;
wire exu2mprf_rd_data_13_9;
wire exu2mprf_rd_data_13_10;
wire exu2mprf_rd_data_12_8;
wire exu2mprf_rd_data_12_9;
wire exu2mprf_rd_data_12_11;
wire exu2mprf_rd_data_11_7;
wire exu2mprf_rd_data_11_8;
wire exu2mprf_rd_data_10_7;
wire exu2mprf_rd_data_10_8;
wire exu2mprf_rd_data_10_9;
wire exu2mprf_rd_data_9_8;
wire exu2mprf_rd_data_9_9;
wire exu2mprf_rd_data_9_10;
wire exu2mprf_rd_data_8_8;
wire exu2mprf_rd_data_8_9;
wire exu2mprf_rd_data_8_10;
wire exu2mprf_rd_data_7_6;
wire exu2mprf_rd_data_6_5;
wire exu2mprf_rd_data_6_6;
wire exu2mprf_rd_data_6_7;
wire exu2mprf_rd_data_5_5;
wire exu2mprf_rd_data_5_6;
wire exu2mprf_rd_data_5_7;
wire exu2mprf_rd_data_4_8;
wire exu2mprf_rd_data_4_9;
wire exu2mprf_rd_data_4_10;
wire exu2mprf_rd_data_3_7;
wire exu2mprf_rd_data_3_9;
wire exu2mprf_rd_data_3_11;
wire exu2mprf_rd_data_2_7;
wire exu2mprf_rd_data_2_8;
wire exu2mprf_rd_data_2_9;
wire exu2mprf_rd_data_2_10;
wire exu2mprf_rd_data_1_7;
wire exu2mprf_rd_data_1_8;
wire exu2mprf_rd_data_1_9;
wire exu2mprf_rd_data_1_10;
wire exu2mprf_rd_data_0_7;
wire exu2mprf_rd_data_0_8;
wire exu2mprf_rd_data_0_9;
wire exu2mprf_rd_data_0_10;
wire exu2mprf_rs1_addr_3_6;
wire exu2mprf_rs1_addr_3_7;
wire ialu_main_op2_31_8;
wire ialu_main_op2_31_11;
wire ialu_addr_op1_31_8;
wire n623_6;
wire exu2mprf_rd_data_31_13;
wire exu2mprf_rd_data_31_14;
wire exu2mprf_rd_data_31_15;
wire exu2mprf_rd_data_31_16;
wire exu2mprf_rd_data_31_19;
wire exu2mprf_rd_data_31_20;
wire exu2mprf_rd_data_30_13;
wire exu2mprf_rd_data_30_15;
wire exu2mprf_rd_data_30_16;
wire exu2mprf_rd_data_30_17;
wire exu2mprf_rd_data_30_18;
wire exu2mprf_rd_data_30_19;
wire exu2mprf_rd_data_30_20;
wire exu2mprf_rd_data_30_21;
wire exu2mprf_rd_data_29_17;
wire exu2mprf_rd_data_29_18;
wire exu2mprf_rd_data_29_19;
wire exu2mprf_rd_data_29_21;
wire exu2mprf_rd_data_29_22;
wire exu2mprf_rd_data_29_23;
wire exu2mprf_rd_data_28_15;
wire exu2mprf_rd_data_28_16;
wire exu2mprf_rd_data_28_17;
wire exu2mprf_rd_data_28_18;
wire exu2mprf_rd_data_28_19;
wire exu2mprf_rd_data_28_20;
wire exu2mprf_rd_data_28_23;
wire exu2mprf_rd_data_27_12;
wire exu2mprf_rd_data_27_13;
wire exu2mprf_rd_data_27_14;
wire exu2mprf_rd_data_27_15;
wire exu2mprf_rd_data_27_16;
wire exu2mprf_rd_data_27_17;
wire exu2mprf_rd_data_26_14;
wire exu2mprf_rd_data_26_16;
wire exu2mprf_rd_data_26_17;
wire exu2mprf_rd_data_26_18;
wire exu2mprf_rd_data_26_19;
wire exu2mprf_rd_data_26_21;
wire exu2mprf_rd_data_25_13;
wire exu2mprf_rd_data_25_14;
wire exu2mprf_rd_data_25_15;
wire exu2mprf_rd_data_25_16;
wire exu2mprf_rd_data_24_12;
wire exu2mprf_rd_data_24_13;
wire exu2mprf_rd_data_24_14;
wire exu2mprf_rd_data_24_15;
wire exu2mprf_rd_data_24_16;
wire exu2mprf_rd_data_24_18;
wire exu2mprf_rd_data_24_19;
wire exu2mprf_rd_data_23_10;
wire exu2mprf_rd_data_23_11;
wire exu2mprf_rd_data_23_12;
wire exu2mprf_rd_data_23_13;
wire exu2mprf_rd_data_23_15;
wire exu2mprf_rd_data_22_12;
wire exu2mprf_rd_data_22_13;
wire exu2mprf_rd_data_22_14;
wire exu2mprf_rd_data_22_16;
wire exu2mprf_rd_data_22_17;
wire exu2mprf_rd_data_21_10;
wire exu2mprf_rd_data_21_11;
wire exu2mprf_rd_data_21_12;
wire exu2mprf_rd_data_21_13;
wire exu2mprf_rd_data_20_10;
wire exu2mprf_rd_data_20_11;
wire exu2mprf_rd_data_20_12;
wire exu2mprf_rd_data_20_13;
wire exu2mprf_rd_data_19_10;
wire exu2mprf_rd_data_19_11;
wire exu2mprf_rd_data_19_12;
wire exu2mprf_rd_data_19_13;
wire exu2mprf_rd_data_18_10;
wire exu2mprf_rd_data_18_11;
wire exu2mprf_rd_data_18_12;
wire exu2mprf_rd_data_18_13;
wire exu2mprf_rd_data_18_14;
wire exu2mprf_rd_data_17_12;
wire exu2mprf_rd_data_17_13;
wire exu2mprf_rd_data_17_15;
wire exu2mprf_rd_data_16_13;
wire exu2mprf_rd_data_16_14;
wire exu2mprf_rd_data_16_15;
wire exu2mprf_rd_data_16_19;
wire exu2mprf_rd_data_15_11;
wire exu2mprf_rd_data_15_12;
wire exu2mprf_rd_data_15_13;
wire exu2mprf_rd_data_15_14;
wire exu2mprf_rd_data_14_12;
wire exu2mprf_rd_data_14_13;
wire exu2mprf_rd_data_14_14;
wire exu2mprf_rd_data_14_16;
wire exu2mprf_rd_data_14_17;
wire exu2mprf_rd_data_13_11;
wire exu2mprf_rd_data_13_12;
wire exu2mprf_rd_data_13_14;
wire exu2mprf_rd_data_13_15;
wire exu2mprf_rd_data_12_14;
wire exu2mprf_rd_data_12_15;
wire exu2mprf_rd_data_12_18;
wire exu2mprf_rd_data_11_11;
wire exu2mprf_rd_data_11_12;
wire exu2mprf_rd_data_11_13;
wire exu2mprf_rd_data_10_11;
wire exu2mprf_rd_data_10_12;
wire exu2mprf_rd_data_10_13;
wire exu2mprf_rd_data_10_14;
wire exu2mprf_rd_data_10_16;
wire exu2mprf_rd_data_9_13;
wire exu2mprf_rd_data_9_14;
wire exu2mprf_rd_data_9_15;
wire exu2mprf_rd_data_8_13;
wire exu2mprf_rd_data_8_14;
wire exu2mprf_rd_data_8_15;
wire exu2mprf_rd_data_8_16;
wire exu2mprf_rd_data_7_8;
wire exu2mprf_rd_data_7_9;
wire exu2mprf_rd_data_7_10;
wire exu2mprf_rd_data_6_8;
wire exu2mprf_rd_data_6_9;
wire exu2mprf_rd_data_6_11;
wire exu2mprf_rd_data_6_12;
wire exu2mprf_rd_data_5_8;
wire exu2mprf_rd_data_5_9;
wire exu2mprf_rd_data_5_10;
wire exu2mprf_rd_data_4_11;
wire exu2mprf_rd_data_4_12;
wire exu2mprf_rd_data_4_13;
wire exu2mprf_rd_data_4_14;
wire exu2mprf_rd_data_4_15;
wire exu2mprf_rd_data_3_14;
wire exu2mprf_rd_data_3_15;
wire exu2mprf_rd_data_3_16;
wire exu2mprf_rd_data_3_18;
wire exu2mprf_rd_data_3_20;
wire exu2mprf_rd_data_2_12;
wire exu2mprf_rd_data_2_13;
wire exu2mprf_rd_data_2_14;
wire exu2mprf_rd_data_2_15;
wire exu2mprf_rd_data_2_16;
wire exu2mprf_rd_data_2_17;
wire exu2mprf_rd_data_1_11;
wire exu2mprf_rd_data_1_12;
wire exu2mprf_rd_data_1_14;
wire exu2mprf_rd_data_0_11;
wire exu2mprf_rd_data_0_13;
wire exu2mprf_rd_data_0_14;
wire exu2mprf_rd_data_0_16;
wire exu2mprf_rs1_addr_3_8;
wire pc_curr_next_4_7;
wire exu2mprf_rd_data_31_22;
wire exu2mprf_rd_data_31_23;
wire exu2mprf_rd_data_30_22;
wire exu2mprf_rd_data_30_23;
wire exu2mprf_rd_data_30_24;
wire exu2mprf_rd_data_30_25;
wire exu2mprf_rd_data_30_26;
wire exu2mprf_rd_data_30_28;
wire exu2mprf_rd_data_30_29;
wire exu2mprf_rd_data_30_30;
wire exu2mprf_rd_data_29_24;
wire exu2mprf_rd_data_29_25;
wire exu2mprf_rd_data_29_26;
wire exu2mprf_rd_data_28_24;
wire exu2mprf_rd_data_28_25;
wire exu2mprf_rd_data_28_26;
wire exu2mprf_rd_data_28_27;
wire exu2mprf_rd_data_28_28;
wire exu2mprf_rd_data_27_18;
wire exu2mprf_rd_data_27_19;
wire exu2mprf_rd_data_26_23;
wire exu2mprf_rd_data_26_24;
wire exu2mprf_rd_data_25_18;
wire exu2mprf_rd_data_25_19;
wire exu2mprf_rd_data_25_20;
wire exu2mprf_rd_data_25_21;
wire exu2mprf_rd_data_24_20;
wire exu2mprf_rd_data_24_22;
wire exu2mprf_rd_data_24_23;
wire exu2mprf_rd_data_24_24;
wire exu2mprf_rd_data_23_16;
wire exu2mprf_rd_data_23_17;
wire exu2mprf_rd_data_22_18;
wire exu2mprf_rd_data_22_19;
wire exu2mprf_rd_data_22_20;
wire exu2mprf_rd_data_22_21;
wire exu2mprf_rd_data_21_14;
wire exu2mprf_rd_data_21_15;
wire exu2mprf_rd_data_21_16;
wire exu2mprf_rd_data_21_17;
wire exu2mprf_rd_data_21_18;
wire exu2mprf_rd_data_20_14;
wire exu2mprf_rd_data_20_15;
wire exu2mprf_rd_data_20_16;
wire exu2mprf_rd_data_20_18;
wire exu2mprf_rd_data_19_14;
wire exu2mprf_rd_data_19_15;
wire exu2mprf_rd_data_19_16;
wire exu2mprf_rd_data_18_15;
wire exu2mprf_rd_data_18_16;
wire exu2mprf_rd_data_18_17;
wire exu2mprf_rd_data_17_16;
wire exu2mprf_rd_data_17_17;
wire exu2mprf_rd_data_17_19;
wire exu2mprf_rd_data_16_20;
wire exu2mprf_rd_data_16_21;
wire exu2mprf_rd_data_15_15;
wire exu2mprf_rd_data_15_16;
wire exu2mprf_rd_data_14_18;
wire exu2mprf_rd_data_14_19;
wire exu2mprf_rd_data_14_20;
wire exu2mprf_rd_data_14_21;
wire exu2mprf_rd_data_13_16;
wire exu2mprf_rd_data_13_17;
wire exu2mprf_rd_data_12_19;
wire exu2mprf_rd_data_12_20;
wire exu2mprf_rd_data_11_16;
wire exu2mprf_rd_data_11_17;
wire exu2mprf_rd_data_11_18;
wire exu2mprf_rd_data_10_17;
wire exu2mprf_rd_data_10_18;
wire exu2mprf_rd_data_9_16;
wire exu2mprf_rd_data_9_17;
wire exu2mprf_rd_data_8_17;
wire exu2mprf_rd_data_8_18;
wire exu2mprf_rd_data_8_19;
wire exu2mprf_rd_data_7_12;
wire exu2mprf_rd_data_7_13;
wire exu2mprf_rd_data_7_15;
wire exu2mprf_rd_data_7_16;
wire exu2mprf_rd_data_6_13;
wire exu2mprf_rd_data_6_15;
wire exu2mprf_rd_data_6_16;
wire exu2mprf_rd_data_6_17;
wire exu2mprf_rd_data_5_11;
wire exu2mprf_rd_data_5_12;
wire exu2mprf_rd_data_5_13;
wire exu2mprf_rd_data_5_14;
wire exu2mprf_rd_data_4_16;
wire exu2mprf_rd_data_4_17;
wire exu2mprf_rd_data_4_18;
wire exu2mprf_rd_data_3_22;
wire exu2mprf_rd_data_3_23;
wire exu2mprf_rd_data_3_24;
wire exu2mprf_rd_data_2_18;
wire exu2mprf_rd_data_2_19;
wire exu2mprf_rd_data_2_20;
wire exu2mprf_rd_data_1_15;
wire exu2mprf_rd_data_0_17;
wire exu2mprf_rd_data_0_18;
wire exu2mprf_rd_data_0_20;
wire exu2mprf_rd_data_0_21;
wire exu2mprf_rd_data_0_22;
wire exu2mprf_rd_data_31_25;
wire exu2mprf_rd_data_31_26;
wire exu2mprf_rd_data_31_27;
wire exu2mprf_rd_data_30_31;
wire exu2mprf_rd_data_30_32;
wire exu2mprf_rd_data_30_33;
wire exu2mprf_rd_data_30_34;
wire exu2mprf_rd_data_29_28;
wire exu2mprf_rd_data_28_29;
wire exu2mprf_rd_data_28_30;
wire exu2mprf_rd_data_28_32;
wire exu2mprf_rd_data_28_33;
wire exu2mprf_rd_data_28_34;
wire exu2mprf_rd_data_26_25;
wire exu2mprf_rd_data_25_24;
wire exu2mprf_rd_data_25_25;
wire exu2mprf_rd_data_22_22;
wire exu2mprf_rd_data_22_23;
wire exu2mprf_rd_data_21_19;
wire exu2mprf_rd_data_20_19;
wire exu2mprf_rd_data_20_20;
wire exu2mprf_rd_data_19_17;
wire exu2mprf_rd_data_17_21;
wire exu2mprf_rd_data_17_22;
wire exu2mprf_rd_data_16_22;
wire exu2mprf_rd_data_15_17;
wire exu2mprf_rd_data_14_22;
wire exu2mprf_rd_data_14_23;
wire exu2mprf_rd_data_13_18;
wire exu2mprf_rd_data_12_21;
wire exu2mprf_rd_data_11_19;
wire exu2mprf_rd_data_11_20;
wire exu2mprf_rd_data_9_18;
wire exu2mprf_rd_data_8_20;
wire exu2mprf_rd_data_7_17;
wire exu2mprf_rd_data_6_18;
wire exu2mprf_rd_data_5_15;
wire exu2mprf_rd_data_5_16;
wire exu2mprf_rd_data_4_19;
wire exu2mprf_rd_data_3_25;
wire exu2mprf_rd_data_3_26;
wire exu2mprf_rd_data_1_17;
wire exu2mprf_rd_data_0_23;
wire exu2mprf_rd_data_0_24;
wire exu2mprf_rd_data_0_25;
wire exu2mprf_rd_data_0_26;
wire exu2mprf_rd_data_0_27;
wire exu2mprf_rd_data_14_24;
wire exu2mprf_rd_data_0_28;
wire exu2mprf_rd_data_0_29;
wire exu2mprf_rd_data_0_30;
wire exu2mprf_rd_data_0_31;
wire exu2mprf_rd_data_0_32;
wire exu2mprf_rd_data_0_33;
wire exu2mprf_rd_data_0_34;
wire exu2mprf_rs1_addr_0_7;
wire exu2mprf_rs2_addr_0_10;
wire exu2mprf_rd_data_15_19;
wire exu2mprf_rd_data_9_20;
wire exu2mprf_rd_data_17_24;
wire exu2mprf_rd_data_25_27;
wire ialu_main_op2_31_14;
wire exu2mprf_rd_data_29_30;
wire exu2mprf_rd_data_16_24;
wire exu2mprf_rd_data_31_29;
wire exu2mprf_rd_data_4_21;
wire exu2mprf_rd_data_1_19;
wire exu2mprf_rd_data_1_21;
wire exu2mprf_rd_data_3_28;
wire exu2mprf_rd_data_26_27;
wire exu2mprf_rd_data_28_38;
wire exu2mprf_rd_data_29_32;
wire exu2mprf_rd_data_29_34;
wire exu2mprf_rd_data_26_29;
wire exu2mprf_rd_data_26_31;
wire exu2mprf_rd_data_24_28;
wire exu2mprf_rd_data_24_30;
wire exu2mprf_rd_data_23_20;
wire exu2mprf_rd_data_23_22;
wire exu2mprf_rd_data_17_26;
wire exu2mprf_rd_data_17_28;
wire exu2mprf_rd_data_16_26;
wire exu2mprf_rd_data_16_28;
wire exu2mprf_rd_data_14_26;
wire exu2mprf_rd_data_13_20;
wire exu2mprf_rd_data_12_24;
wire exu2mprf_rd_data_12_26;
wire exu2mprf_rd_data_11_22;
wire exu2mprf_rd_data_11_24;
wire exu2mprf_rd_data_10_21;
wire exu2mprf_rd_data_10_23;
wire exu2mprf_rd_data_9_22;
wire exu2mprf_rd_data_9_24;
wire exu2mprf_rd_data_26_33;
wire exu2mprf_rd_data_6_20;
wire exu2mprf_rd_data_6_22;
wire exu2mprf_rd_data_30_37;
wire exu2mprf_rd_data_3_30;
wire exu2mprf_rd_data_3_32;
wire exu2mprf_rd_data_3_34;
wire exu2mprf_rd_data_7_19;
wire exu2mprf_rd_data_11_26;
wire exu2mprf_rd_data_12_28;
wire exu2mprf_rd_data_8_22;
wire exu2mprf_rd_data_11_28;
wire exu2mprf_rd_data_24_32;
wire exu2mprf_rd_data_29_36;
wire exu2mprf_rd_data_31_31;
wire exu2mprf_rd_data_28_40;
wire exu2mprf_rd_data_24_34;
wire exu2mprf_rd_data_10_25;
wire exu2mprf_rd_data_25_29;
wire exu2mprf_rd_data_3_36;
wire exu2mprf_rd_data_20_22;
wire exu2mprf_rd_data_31_33;
wire exu2mprf_rd_data_12_30;
wire exu2mprf_rd_data_31_35;
wire exu2mprf_rd_data_12_32;
wire exu2mprf_rd_data_24_36;
wire exu2mprf_rd_data_29_38;
wire exu2mprf_rd_data_7_21;
wire exu2mprf_rd_data_17_30;
wire exu2mprf_rd_data_22_25;
wire exu2mprf_rd_data_28_42;
wire exu2mprf_rd_data_29_40;
wire exu2mprf_rd_data_30_39;
wire exu2mprf_rd_data_3_38;
wire exu2mprf_rd_data_12_34;
wire exu2mprf_rd_data_29_42;
wire exu2mprf_rd_data_7_23;
wire exu2mprf_rd_data_11_30;
wire exu2mprf_rd_data_16_30;
wire exu2mprf_rd_data_2_22;
wire exu2mprf_rd_data_3_40;
wire exu2mprf_rd_data_8_24;
wire exu2mprf_rd_data_12_36;
wire exu2mprf_rd_data_26_35;
wire exu2mprf_rd_data_28_44;
wire exu2mprf_rd_data_29_44;
wire exu2mprf_rd_data_29_46;
wire exu2mprf_rd_data_8_26;
wire exu2mprf_rd_data_19_19;
wire exu2mprf_rd_data_20_24;
wire exu2mprf_rd_data_25_31;
wire exu2mprf_rd_data_25_33;
wire exu2mprf_rd_data_17_32;
wire exu2mprf_rd_data_30_41;
wire pc_curr_upd;
wire exu2mprf_rd_data_0_36;
wire exu2mprf_rd_data_7_25;
wire exu2mprf_rs2_addr_0_12;
wire wfi_halted_next_11;
wire exu2mprf_rd_data_25_35;
wire exu2mprf_rd_data_31_37;
wire inc_pc_1_2;
wire inc_pc_3_2;
wire inc_pc_4_2;
wire inc_pc_5_2;
wire inc_pc_6_2;
wire inc_pc_7_2;
wire inc_pc_8_2;
wire inc_pc_9_2;
wire inc_pc_10_2;
wire inc_pc_11_2;
wire inc_pc_12_2;
wire inc_pc_13_2;
wire inc_pc_14_2;
wire inc_pc_15_2;
wire inc_pc_16_2;
wire inc_pc_17_2;
wire inc_pc_18_2;
wire inc_pc_19_2;
wire inc_pc_20_2;
wire inc_pc_21_2;
wire inc_pc_22_2;
wire inc_pc_23_2;
wire inc_pc_24_2;
wire inc_pc_25_2;
wire inc_pc_26_2;
wire inc_pc_27_2;
wire inc_pc_28_2;
wire inc_pc_29_2;
wire inc_pc_30_2;
wire inc_pc_31_0_COUT;
wire inc_pc_2_5;
wire \main_sum_res[31]_1_1 ;
wire n1_41;
wire n36_49;
wire n2_79;
wire n59_11;
wire n35_49;
wire n2_81;
wire n36_51;
wire n1_43;
wire n36_53;
wire n2_83;
wire n55_11;
wire n35_51;
wire n2_85;
wire n36_55;
wire n1_45;
wire n36_57;
wire n2_87;
wire n51_11;
wire n35_53;
wire n2_89;
wire n36_59;
wire n1_47;
wire n36_61;
wire n2_91;
wire n47_11_2;
wire n35_55;
wire n2_93;
wire n36_63;
wire n1_49;
wire n36_65;
wire n2_95;
wire n43_11;
wire n35_57;
wire n2_97;
wire n36_67;
wire n1_51;
wire n36_69;
wire n2_99;
wire n39_11;
wire n35_59;
wire n2_101;
wire n36_71;
wire n1_53;
wire n36_73;
wire n2_103;
wire n35_61;
wire n35_63;
wire n2_105;
wire n36_75;
wire n1_55;
wire n5_4_2;
wire n5_4_3;
wire n5_4_5;
wire n31_15;
wire n30_15;
wire n30_17;
wire n5_4_12;
wire dmem_cmd_store_6;
wire lsu_fsm_next_5;
wire [31:2] ialu_main_op2_0;
wire [5:1] pc_curr_next;
wire [31:0] ialu_addr_op1;
wire [1:0] init_pc_v_0;
wire [30:4] curr_pc_0;
wire [30:4] inc_pc_0;
wire [31:0] main_sum_res;
wire VCC;
wire GND;
  LUT4 ialu_main_op2_31_s0 (
    .F(ialu_main_op2_0[31]),
    .I0(\idu2exu_cmd.imm_31_5 ),
    .I1(ialu_main_op2_31_4),
    .I2(timer_dmem_wdata[31]),
    .I3(\idu2exu_cmd.imm_31_3 ) 
);
defparam ialu_main_op2_31_s0.INIT=16'hF2F3;
  LUT3 ialu_main_op2_30_s0 (
    .F(ialu_main_op2_0[30]),
    .I0(ialu_main_op2_31_4),
    .I1(\idu2exu_cmd.imm_28 ),
    .I2(timer_dmem_wdata[30]) 
);
defparam ialu_main_op2_30_s0.INIT=8'hF4;
  LUT3 ialu_main_op2_29_s0 (
    .F(ialu_main_op2_0[29]),
    .I0(ialu_main_op2_31_4),
    .I1(\idu2exu_cmd.imm_29 ),
    .I2(timer_dmem_wdata[29]) 
);
defparam ialu_main_op2_29_s0.INIT=8'hF4;
  LUT3 ialu_main_op2_28_s0 (
    .F(ialu_main_op2_0[28]),
    .I0(ialu_main_op2_31_4),
    .I1(\idu2exu_cmd.imm_28 ),
    .I2(timer_dmem_wdata[28]) 
);
defparam ialu_main_op2_28_s0.INIT=8'hF4;
  LUT3 ialu_main_op2_27_s0 (
    .F(ialu_main_op2_0[27]),
    .I0(ialu_main_op2_31_4),
    .I1(\idu2exu_cmd.imm_27 ),
    .I2(timer_dmem_wdata[27]) 
);
defparam ialu_main_op2_27_s0.INIT=8'hF4;
  LUT3 ialu_main_op2_26_s0 (
    .F(ialu_main_op2_0[26]),
    .I0(ialu_main_op2_31_4),
    .I1(\idu2exu_cmd.imm_26 ),
    .I2(timer_dmem_wdata[26]) 
);
defparam ialu_main_op2_26_s0.INIT=8'hF4;
  LUT3 ialu_main_op2_25_s0 (
    .F(ialu_main_op2_0[25]),
    .I0(ialu_main_op2_31_4),
    .I1(\idu2exu_cmd.imm_25 ),
    .I2(timer_dmem_wdata[25]) 
);
defparam ialu_main_op2_25_s0.INIT=8'hF4;
  LUT3 ialu_main_op2_24_s0 (
    .F(ialu_main_op2_0[24]),
    .I0(ialu_main_op2_31_4),
    .I1(\idu2exu_cmd.imm_24 ),
    .I2(timer_dmem_wdata[24]) 
);
defparam ialu_main_op2_24_s0.INIT=8'hF4;
  LUT3 ialu_main_op2_23_s0 (
    .F(ialu_main_op2_0[23]),
    .I0(ialu_main_op2_31_4),
    .I1(\idu2exu_cmd.imm_23 ),
    .I2(timer_dmem_wdata[23]) 
);
defparam ialu_main_op2_23_s0.INIT=8'hF4;
  LUT3 ialu_main_op2_22_s0 (
    .F(ialu_main_op2_0[22]),
    .I0(ialu_main_op2_31_4),
    .I1(\idu2exu_cmd.imm_22 ),
    .I2(timer_dmem_wdata[22]) 
);
defparam ialu_main_op2_22_s0.INIT=8'hF4;
  LUT3 ialu_main_op2_21_s0 (
    .F(ialu_main_op2_0[21]),
    .I0(ialu_main_op2_31_4),
    .I1(\idu2exu_cmd.imm_21 ),
    .I2(timer_dmem_wdata[21]) 
);
defparam ialu_main_op2_21_s0.INIT=8'hF4;
  LUT3 ialu_main_op2_20_s0 (
    .F(ialu_main_op2_0[20]),
    .I0(ialu_main_op2_31_4),
    .I1(\idu2exu_cmd.imm_20 ),
    .I2(timer_dmem_wdata[20]) 
);
defparam ialu_main_op2_20_s0.INIT=8'hF4;
  LUT3 ialu_main_op2_19_s0 (
    .F(ialu_main_op2_0[19]),
    .I0(ialu_main_op2_31_4),
    .I1(\idu2exu_cmd.imm_19 ),
    .I2(timer_dmem_wdata[19]) 
);
defparam ialu_main_op2_19_s0.INIT=8'hF4;
  LUT3 ialu_main_op2_18_s0 (
    .F(ialu_main_op2_0[18]),
    .I0(ialu_main_op2_31_4),
    .I1(\idu2exu_cmd.imm_18 ),
    .I2(timer_dmem_wdata[18]) 
);
defparam ialu_main_op2_18_s0.INIT=8'hF4;
  LUT3 ialu_main_op2_17_s0 (
    .F(ialu_main_op2_0[17]),
    .I0(ialu_main_op2_31_4),
    .I1(\idu2exu_cmd.imm_17 ),
    .I2(timer_dmem_wdata[17]) 
);
defparam ialu_main_op2_17_s0.INIT=8'hF4;
  LUT3 ialu_main_op2_16_s0 (
    .F(ialu_main_op2_0[16]),
    .I0(ialu_main_op2_31_4),
    .I1(\idu2exu_cmd.imm_16 ),
    .I2(timer_dmem_wdata[16]) 
);
defparam ialu_main_op2_16_s0.INIT=8'hF4;
  LUT3 ialu_main_op2_15_s0 (
    .F(ialu_main_op2_0[15]),
    .I0(ialu_main_op2_31_4),
    .I1(\idu2exu_cmd.imm_15 ),
    .I2(timer_dmem_wdata[15]) 
);
defparam ialu_main_op2_15_s0.INIT=8'hF4;
  LUT3 ialu_main_op2_13_s0 (
    .F(ialu_main_op2_0[13]),
    .I0(ialu_main_op2_31_4),
    .I1(\idu2exu_cmd.imm_13 ),
    .I2(timer_dmem_wdata[13]) 
);
defparam ialu_main_op2_13_s0.INIT=8'hF4;
  LUT3 ialu_main_op2_11_s0 (
    .F(ialu_main_op2_0[11]),
    .I0(ialu_main_op2_31_4),
    .I1(exu2csr_rw_addr[11]),
    .I2(timer_dmem_wdata[11]) 
);
defparam ialu_main_op2_11_s0.INIT=8'hF4;
  LUT3 ialu_main_op2_10_s0 (
    .F(ialu_main_op2_0[10]),
    .I0(ialu_main_op2_31_4),
    .I1(exu2csr_rw_addr[10]),
    .I2(timer_dmem_wdata[10]) 
);
defparam ialu_main_op2_10_s0.INIT=8'hF4;
  LUT3 ialu_main_op2_9_s0 (
    .F(ialu_main_op2_0[9]),
    .I0(ialu_main_op2_31_4),
    .I1(exu2csr_rw_addr[9]),
    .I2(timer_dmem_wdata[9]) 
);
defparam ialu_main_op2_9_s0.INIT=8'hF4;
  LUT3 ialu_main_op2_8_s0 (
    .F(ialu_main_op2_0[8]),
    .I0(ialu_main_op2_31_4),
    .I1(exu2csr_rw_addr[8]),
    .I2(timer_dmem_wdata[8]) 
);
defparam ialu_main_op2_8_s0.INIT=8'hF4;
  LUT3 ialu_main_op2_7_s0 (
    .F(ialu_main_op2_0[7]),
    .I0(ialu_main_op2_31_4),
    .I1(exu2csr_rw_addr[7]),
    .I2(timer_dmem_wdata[7]) 
);
defparam ialu_main_op2_7_s0.INIT=8'hF4;
  LUT3 ialu_main_op2_6_s0 (
    .F(ialu_main_op2_0[6]),
    .I0(ialu_main_op2_31_4),
    .I1(exu2csr_rw_addr[6]),
    .I2(timer_dmem_wdata[6]) 
);
defparam ialu_main_op2_6_s0.INIT=8'hF4;
  LUT3 ialu_main_op2_5_s0 (
    .F(ialu_main_op2_0[5]),
    .I0(ialu_main_op2_31_4),
    .I1(exu2csr_rw_addr[5]),
    .I2(timer_dmem_wdata[5]) 
);
defparam ialu_main_op2_5_s0.INIT=8'hF4;
  LUT3 ialu_main_op2_4_s0 (
    .F(ialu_main_op2_0[4]),
    .I0(ialu_main_op2_31_4),
    .I1(exu2csr_rw_addr[4]),
    .I2(timer_dmem_wdata[4]) 
);
defparam ialu_main_op2_4_s0.INIT=8'hF4;
  LUT3 ialu_main_op2_3_s0 (
    .F(ialu_main_op2_0[3]),
    .I0(ialu_main_op2_31_4),
    .I1(exu2csr_rw_addr[3]),
    .I2(timer_dmem_wdata[3]) 
);
defparam ialu_main_op2_3_s0.INIT=8'hF4;
  LUT3 ialu_main_op2_2_s0 (
    .F(ialu_main_op2_0[2]),
    .I0(ialu_main_op2_31_4),
    .I1(exu2csr_rw_addr[2]),
    .I2(timer_dmem_wdata[2]) 
);
defparam ialu_main_op2_2_s0.INIT=8'hF4;
  LUT3 ialu_main_op2_1_s0 (
    .F(ialu_main_op2[1]),
    .I0(ialu_main_op2_31_4),
    .I1(exu2csr_rw_addr[1]),
    .I2(timer_dmem_wdata[1]) 
);
defparam ialu_main_op2_1_s0.INIT=8'hF4;
  LUT3 ialu_main_op2_0_s0 (
    .F(ialu_main_op2[0]),
    .I0(ialu_main_op2_31_4),
    .I1(exu2csr_rw_addr[0]),
    .I2(timer_dmem_wdata[0]) 
);
defparam ialu_main_op2_0_s0.INIT=8'hF4;
  LUT4 n499_s0 (
    .F(n499_3),
    .I0(init_pc_v_0[0]),
    .I1(init_pc_v_0[1]),
    .I2(init_pc_v[2]),
    .I3(init_pc_v[3]) 
);
defparam n499_s0.INIT=16'h7FFF;
  LUT3 n614_s0 (
    .F(n614_3),
    .I0(n902_31),
    .I1(inc_pc_31_1),
    .I2(q_rptr_upd_6) 
);
defparam n614_s0.INIT=8'hC5;
  LUT4 n615_s0 (
    .F(n615_3),
    .I0(csr_mstatus_mie_next_15),
    .I1(n615_4),
    .I2(inc_pc_0[30]),
    .I3(q_rptr_upd_6) 
);
defparam n615_s0.INIT=16'hF0EE;
  LUT4 n616_s0 (
    .F(n616_3),
    .I0(csr_mstatus_mie_next_15),
    .I1(n616_4),
    .I2(inc_pc_0[29]),
    .I3(q_rptr_upd_6) 
);
defparam n616_s0.INIT=16'hF0EE;
  LUT3 n617_s0 (
    .F(n617_3),
    .I0(n617_4),
    .I1(inc_pc_0[28]),
    .I2(q_rptr_upd_6) 
);
defparam n617_s0.INIT=8'hC5;
  LUT4 n618_s0 (
    .F(n618_3),
    .I0(csr_mstatus_mie_next_15),
    .I1(n618_4),
    .I2(inc_pc_0[27]),
    .I3(q_rptr_upd_6) 
);
defparam n618_s0.INIT=16'hF011;
  LUT4 n619_s0 (
    .F(n619_3),
    .I0(csr_mstatus_mie_next_15),
    .I1(n619_4),
    .I2(inc_pc_0[26]),
    .I3(q_rptr_upd_6) 
);
defparam n619_s0.INIT=16'hF011;
  LUT4 n620_s0 (
    .F(n620_3),
    .I0(csr_mstatus_mie_next_15),
    .I1(n620_4),
    .I2(inc_pc_0[25]),
    .I3(q_rptr_upd_6) 
);
defparam n620_s0.INIT=16'hF011;
  LUT3 n621_s0 (
    .F(n621_3),
    .I0(n909_21),
    .I1(inc_pc_24_1),
    .I2(q_rptr_upd_6) 
);
defparam n621_s0.INIT=8'hCA;
  LUT3 n622_s0 (
    .F(n622_3),
    .I0(n910_18),
    .I1(inc_pc_23_1),
    .I2(q_rptr_upd_6) 
);
defparam n622_s0.INIT=8'hCA;
  LUT3 n623_s0 (
    .F(n623_3),
    .I0(n623_12),
    .I1(inc_pc_0[22]),
    .I2(q_rptr_upd_6) 
);
defparam n623_s0.INIT=8'hCA;
  LUT3 n624_s0 (
    .F(n624_3),
    .I0(q_rptr_upd_6),
    .I1(inc_pc_21_1),
    .I2(n912_11) 
);
defparam n624_s0.INIT=8'hF8;
  LUT3 n625_s0 (
    .F(n625_3),
    .I0(n913_16),
    .I1(inc_pc_20_1),
    .I2(q_rptr_upd_6) 
);
defparam n625_s0.INIT=8'hCA;
  LUT3 n626_s0 (
    .F(n626_3),
    .I0(q_rptr_upd_6),
    .I1(inc_pc_19_1),
    .I2(n914_11) 
);
defparam n626_s0.INIT=8'hF8;
  LUT3 n627_s0 (
    .F(n627_3),
    .I0(n915_14),
    .I1(inc_pc_18_1),
    .I2(q_rptr_upd_6) 
);
defparam n627_s0.INIT=8'hCA;
  LUT3 n628_s0 (
    .F(n628_3),
    .I0(n916_13),
    .I1(inc_pc_17_1),
    .I2(q_rptr_upd_6) 
);
defparam n628_s0.INIT=8'hCA;
  LUT3 n629_s0 (
    .F(n629_3),
    .I0(q_rptr_upd_6),
    .I1(inc_pc_16_1),
    .I2(n917_14) 
);
defparam n629_s0.INIT=8'hF8;
  LUT4 n630_s0 (
    .F(n630_3),
    .I0(csr_mstatus_mie_next_15),
    .I1(n630_4),
    .I2(inc_pc_0[15]),
    .I3(q_rptr_upd_6) 
);
defparam n630_s0.INIT=16'hF011;
  LUT3 n631_s0 (
    .F(n631_3),
    .I0(n919_16),
    .I1(inc_pc_14_1),
    .I2(q_rptr_upd_6) 
);
defparam n631_s0.INIT=8'hCA;
  LUT3 n632_s0 (
    .F(n632_3),
    .I0(q_rptr_upd_6),
    .I1(inc_pc_13_1),
    .I2(n920_16) 
);
defparam n632_s0.INIT=8'hF8;
  LUT3 n633_s0 (
    .F(n633_3),
    .I0(q_rptr_upd_6),
    .I1(inc_pc_12_1),
    .I2(n921_11) 
);
defparam n633_s0.INIT=8'hF8;
  LUT3 n634_s0 (
    .F(n634_3),
    .I0(q_rptr_upd_6),
    .I1(inc_pc_11_1),
    .I2(n922_4) 
);
defparam n634_s0.INIT=8'hF8;
  LUT4 n635_s0 (
    .F(n635_3),
    .I0(csr_mstatus_mie_next_15),
    .I1(n635_4),
    .I2(inc_pc_0[10]),
    .I3(q_rptr_upd_6) 
);
defparam n635_s0.INIT=16'hF011;
  LUT4 n636_s0 (
    .F(n636_3),
    .I0(csr_mstatus_mie_next_15),
    .I1(n636_4),
    .I2(inc_pc_0[9]),
    .I3(q_rptr_upd_6) 
);
defparam n636_s0.INIT=16'hF011;
  LUT3 n637_s0 (
    .F(n637_3),
    .I0(n925_17),
    .I1(inc_pc_8_1),
    .I2(q_rptr_upd_6) 
);
defparam n637_s0.INIT=8'hCA;
  LUT4 n638_s0 (
    .F(n638_3),
    .I0(csr_mstatus_mie_next_15),
    .I1(n638_4),
    .I2(inc_pc_0[7]),
    .I3(q_rptr_upd_6) 
);
defparam n638_s0.INIT=16'hF011;
  LUT4 n639_s0 (
    .F(n639_3),
    .I0(csr_mstatus_mie_next_15),
    .I1(n639_4),
    .I2(inc_pc_0[6]),
    .I3(q_rptr_upd_6) 
);
defparam n639_s0.INIT=16'hF011;
  LUT4 pc_curr_next_5_s0 (
    .F(pc_curr_next[5]),
    .I0(csr_mstatus_mie_next_15),
    .I1(pc_curr_next_5_4),
    .I2(inc_pc_0[5]),
    .I3(q_rptr_upd_6) 
);
defparam pc_curr_next_5_s0.INIT=16'hF011;
  LUT3 pc_curr_next_4_s0 (
    .F(pc_curr_next[4]),
    .I0(q_rptr_upd_6),
    .I1(inc_pc_0[4]),
    .I2(pc_curr_next_4_9) 
);
defparam pc_curr_next_4_s0.INIT=8'hF8;
  LUT3 pc_curr_next_3_s0 (
    .F(pc_curr_next[3]),
    .I0(q_rptr_upd_6),
    .I1(inc_pc_3_1),
    .I2(pc_curr_next_3_6) 
);
defparam pc_curr_next_3_s0.INIT=8'hF8;
  LUT3 pc_curr_next_2_s0 (
    .F(pc_curr_next[2]),
    .I0(q_rptr_upd_6),
    .I1(inc_pc_2_6),
    .I2(pc_curr_next_2_6) 
);
defparam pc_curr_next_2_s0.INIT=8'hF8;
  LUT3 pc_curr_next_1_s0 (
    .F(pc_curr_next[1]),
    .I0(q_rptr_upd_6),
    .I1(inc_pc_1_1),
    .I2(n11_10) 
);
defparam pc_curr_next_1_s0.INIT=8'hF8;
  LUT4 exu2mprf_rd_data_31_s (
    .F(exu2mprf_rd_data[31]),
    .I0(exu2mprf_rd_data_31_31),
    .I1(exu2mprf_rd_data_31_5),
    .I2(exu2mprf_rd_data_31_6),
    .I3(exu2mprf_rd_data_31_7) 
);
defparam exu2mprf_rd_data_31_s.INIT=16'hFFF8;
  LUT4 exu2mprf_rd_data_30_s (
    .F(exu2mprf_rd_data[30]),
    .I0(exu2mprf_rd_data_30_4),
    .I1(exu2mprf_rd_data_30_5),
    .I2(exu2mprf_rd_data_30_6),
    .I3(exu2mprf_rd_data_30_7) 
);
defparam exu2mprf_rd_data_30_s.INIT=16'h001F;
  LUT4 exu2mprf_rd_data_29_s (
    .F(exu2mprf_rd_data[29]),
    .I0(exu2mprf_rd_data_29_4),
    .I1(exu2mprf_rd_data_29_5),
    .I2(exu2mprf_rd_data_29_6),
    .I3(exu2mprf_rd_data_29_36) 
);
defparam exu2mprf_rd_data_29_s.INIT=16'h00F1;
  LUT4 exu2mprf_rd_data_28_s (
    .F(exu2mprf_rd_data[28]),
    .I0(exu2mprf_rd_data_28_36),
    .I1(exu2mprf_rd_data_28_5),
    .I2(exu2mprf_rd_data_28_6),
    .I3(exu2mprf_rd_data_28_7) 
);
defparam exu2mprf_rd_data_28_s.INIT=16'h0BFF;
  LUT4 exu2mprf_rd_data_27_s (
    .F(exu2mprf_rd_data[27]),
    .I0(exu2mprf_rd_data_27_4),
    .I1(exu2mprf_rd_data_27_5),
    .I2(exu2mprf_rd_data_27_6),
    .I3(exu2mprf_rd_data_27_7) 
);
defparam exu2mprf_rd_data_27_s.INIT=16'h001F;
  LUT4 exu2mprf_rd_data_26_s (
    .F(exu2mprf_rd_data[26]),
    .I0(exu2mprf_rd_data_26_4),
    .I1(exu2mprf_rd_data_26_5),
    .I2(exu2mprf_rd_data_26_6),
    .I3(exu2mprf_rd_data_26_7) 
);
defparam exu2mprf_rd_data_26_s.INIT=16'h0BFF;
  LUT4 exu2mprf_rd_data_25_s (
    .F(exu2mprf_rd_data[25]),
    .I0(exu2mprf_rd_data_25_31),
    .I1(exu2mprf_rd_data_25_5),
    .I2(exu2mprf_rd_data_25_6),
    .I3(exu2mprf_rd_data_25_7) 
);
defparam exu2mprf_rd_data_25_s.INIT=16'hCFAC;
  LUT4 exu2mprf_rd_data_24_s (
    .F(exu2mprf_rd_data[24]),
    .I0(exu2mprf_rd_data_24_4),
    .I1(exu2mprf_rd_data_24_32),
    .I2(exu2mprf_rd_data_24_6),
    .I3(exu2mprf_rd_data_24_7) 
);
defparam exu2mprf_rd_data_24_s.INIT=16'hFFF4;
  LUT4 exu2mprf_rd_data_23_s (
    .F(exu2mprf_rd_data[23]),
    .I0(exu2mprf_rd_data_23_4),
    .I1(exu2mprf_rd_data_31_31),
    .I2(exu2mprf_rd_data_23_5),
    .I3(exu2mprf_rd_data_23_6) 
);
defparam exu2mprf_rd_data_23_s.INIT=16'hFFF8;
  LUT4 exu2mprf_rd_data_22_s (
    .F(exu2mprf_rd_data[22]),
    .I0(exu2mprf_rd_data_22_4),
    .I1(exu2mprf_rd_data_22_5),
    .I2(exu2mprf_rd_data_22_6),
    .I3(exu2mprf_rd_data_22_7) 
);
defparam exu2mprf_rd_data_22_s.INIT=16'h001F;
  LUT4 exu2mprf_rd_data_21_s (
    .F(exu2mprf_rd_data[21]),
    .I0(exu2mprf_rd_data_21_4),
    .I1(exu2mprf_rd_data_31_31),
    .I2(exu2mprf_rd_data_21_5),
    .I3(exu2mprf_rd_data_21_6) 
);
defparam exu2mprf_rd_data_21_s.INIT=16'hFFF8;
  LUT4 exu2mprf_rd_data_20_s (
    .F(exu2mprf_rd_data[20]),
    .I0(exu2mprf_rd_data_20_4),
    .I1(exu2mprf_rd_data_20_5),
    .I2(exu2mprf_rd_data_20_24),
    .I3(exu2mprf_rd_data_24_32) 
);
defparam exu2mprf_rd_data_20_s.INIT=16'hF0EE;
  LUT4 exu2mprf_rd_data_19_s (
    .F(exu2mprf_rd_data[19]),
    .I0(exu2mprf_rd_data_19_4),
    .I1(exu2mprf_rd_data_19_5),
    .I2(exu2mprf_rd_data_19_19),
    .I3(exu2mprf_rd_data_24_32) 
);
defparam exu2mprf_rd_data_19_s.INIT=16'hF0EE;
  LUT2 exu2mprf_rd_data_18_s (
    .F(exu2mprf_rd_data[18]),
    .I0(exu2mprf_rd_data_18_4),
    .I1(exu2mprf_rd_data_18_5) 
);
defparam exu2mprf_rd_data_18_s.INIT=4'hE;
  LUT4 exu2mprf_rd_data_17_s (
    .F(exu2mprf_rd_data[17]),
    .I0(exu2mprf_rd_data_31_31),
    .I1(exu2mprf_rd_data_17_4),
    .I2(exu2mprf_rd_data_17_5),
    .I3(exu2mprf_rd_data_17_6) 
);
defparam exu2mprf_rd_data_17_s.INIT=16'h008F;
  LUT4 exu2mprf_rd_data_16_s (
    .F(exu2mprf_rd_data[16]),
    .I0(exu2mprf_rd_data_16_4),
    .I1(exu2mprf_rd_data_26_5),
    .I2(exu2mprf_rd_data_16_5),
    .I3(exu2mprf_rd_data_16_6) 
);
defparam exu2mprf_rd_data_16_s.INIT=16'h0BFF;
  LUT4 exu2mprf_rd_data_15_s (
    .F(exu2mprf_rd_data[15]),
    .I0(exu2mprf_rd_data_15_4),
    .I1(exu2mprf_rd_data_15_5),
    .I2(exu2mprf_rd_data_15_6),
    .I3(exu2mprf_rd_data_31_31) 
);
defparam exu2mprf_rd_data_15_s.INIT=16'h0FEE;
  LUT4 exu2mprf_rd_data_14_s (
    .F(exu2mprf_rd_data[14]),
    .I0(exu2mprf_rd_data_14_4),
    .I1(exu2mprf_rd_data_31_31),
    .I2(exu2mprf_rd_data_14_5),
    .I3(exu2mprf_rd_data_14_6) 
);
defparam exu2mprf_rd_data_14_s.INIT=16'hFFF4;
  LUT4 exu2mprf_rd_data_13_s (
    .F(exu2mprf_rd_data[13]),
    .I0(exu2mprf_rd_data_13_4),
    .I1(exu2mprf_rd_data_31_31),
    .I2(exu2mprf_rd_data_13_5),
    .I3(exu2mprf_rd_data_13_6) 
);
defparam exu2mprf_rd_data_13_s.INIT=16'hFFF4;
  LUT4 exu2mprf_rd_data_12_s (
    .F(exu2mprf_rd_data[12]),
    .I0(exu2mprf_rd_data_12_4),
    .I1(exu2mprf_rd_data_26_5),
    .I2(exu2mprf_rd_data_12_5),
    .I3(exu2mprf_rd_data_12_6) 
);
defparam exu2mprf_rd_data_12_s.INIT=16'hFF0B;
  LUT4 exu2mprf_rd_data_11_s (
    .F(exu2mprf_rd_data[11]),
    .I0(exu2mprf_rd_data_11_4),
    .I1(ahb_dmem_addr[11]),
    .I2(exu2mprf_rd_data_11_28),
    .I3(exu2mprf_rd_data_11_6) 
);
defparam exu2mprf_rd_data_11_s.INIT=16'h004F;
  LUT4 exu2mprf_rd_data_10_s (
    .F(exu2mprf_rd_data[10]),
    .I0(exu2mprf_rd_data_10_4),
    .I1(exu2mprf_rd_data_31_31),
    .I2(exu2mprf_rd_data_10_5),
    .I3(exu2mprf_rd_data_10_6) 
);
defparam exu2mprf_rd_data_10_s.INIT=16'hFFF4;
  LUT4 exu2mprf_rd_data_9_s (
    .F(exu2mprf_rd_data[9]),
    .I0(exu2mprf_rd_data_9_4),
    .I1(exu2mprf_rd_data_9_5),
    .I2(exu2mprf_rd_data_9_6),
    .I3(exu2mprf_rd_data_29_36) 
);
defparam exu2mprf_rd_data_9_s.INIT=16'h00F1;
  LUT4 exu2mprf_rd_data_8_s (
    .F(exu2mprf_rd_data[8]),
    .I0(exu2mprf_rd_data_8_26),
    .I1(exu2mprf_rd_data_8_5),
    .I2(exu2mprf_rd_data_8_6),
    .I3(exu2mprf_rd_data_8_22) 
);
defparam exu2mprf_rd_data_8_s.INIT=16'hFC05;
  LUT4 exu2mprf_rd_data_7_s (
    .F(exu2mprf_rd_data[7]),
    .I0(exu2mprf_rd_data_11_4),
    .I1(tcm_dmem_addr[7]),
    .I2(exu2mprf_rd_data_11_28),
    .I3(exu2mprf_rd_data_7_25) 
);
defparam exu2mprf_rd_data_7_s.INIT=16'h004F;
  LUT4 exu2mprf_rd_data_6_s (
    .F(exu2mprf_rd_data[6]),
    .I0(exu2mprf_rd_data_11_4),
    .I1(tcm_dmem_addr[6]),
    .I2(exu2mprf_rd_data_11_28),
    .I3(exu2mprf_rd_data_6_4) 
);
defparam exu2mprf_rd_data_6_s.INIT=16'h004F;
  LUT4 exu2mprf_rd_data_5_s (
    .F(exu2mprf_rd_data[5]),
    .I0(exu2mprf_rd_data_11_4),
    .I1(tcm_dmem_addr[5]),
    .I2(exu2mprf_rd_data_11_28),
    .I3(exu2mprf_rd_data_5_4) 
);
defparam exu2mprf_rd_data_5_s.INIT=16'h004F;
  LUT4 exu2mprf_rd_data_4_s (
    .F(exu2mprf_rd_data[4]),
    .I0(exu2mprf_rd_data_4_4),
    .I1(exu2mprf_rd_data_31_31),
    .I2(exu2mprf_rd_data_4_5),
    .I3(exu2mprf_rd_data_4_6) 
);
defparam exu2mprf_rd_data_4_s.INIT=16'hFFF8;
  LUT4 exu2mprf_rd_data_3_s (
    .F(exu2mprf_rd_data[3]),
    .I0(exu2mprf_rd_data_3_4),
    .I1(exu2mprf_rd_data_26_5),
    .I2(exu2mprf_rd_data_3_5),
    .I3(exu2mprf_rd_data_3_6) 
);
defparam exu2mprf_rd_data_3_s.INIT=16'h0BFF;
  LUT4 exu2mprf_rd_data_2_s (
    .F(exu2mprf_rd_data[2]),
    .I0(exu2mprf_rd_data_2_4),
    .I1(exu2mprf_rd_data_2_5),
    .I2(exu2mprf_rd_data_8_6),
    .I3(exu2mprf_rd_data_2_6) 
);
defparam exu2mprf_rd_data_2_s.INIT=16'h0AFC;
  LUT4 exu2mprf_rd_data_1_s (
    .F(exu2mprf_rd_data[1]),
    .I0(exu2mprf_rd_data_1_4),
    .I1(exu2mprf_rd_data_31_31),
    .I2(exu2mprf_rd_data_1_5),
    .I3(exu2mprf_rd_data_1_6) 
);
defparam exu2mprf_rd_data_1_s.INIT=16'hFFF8;
  LUT4 exu2mprf_rd_data_0_s (
    .F(exu2mprf_rd_data[0]),
    .I0(exu2mprf_rd_data_0_4),
    .I1(exu2mprf_rd_data_0_5),
    .I2(exu2mprf_rd_data_0_6),
    .I3(exu2mprf_rd_data_25_7) 
);
defparam exu2mprf_rd_data_0_s.INIT=16'hF0EE;
  LUT4 pc_curr_ff_30_s2 (
    .F(pc_curr_ff_30_5),
    .I0(q_rptr_upd_6),
    .I1(curr_pc_0[6]),
    .I2(inc_pc_0[6]),
    .I3(pc_curr_upd) 
);
defparam pc_curr_ff_30_s2.INIT=16'h7D00;
  LUT4 exu2mprf_rs2_addr_0_s0 (
    .F(exu2mprf_rs2_addr[0]),
    .I0(exu2mprf_rs2_addr_0_12),
    .I1(exu2csr_rw_addr_2_3),
    .I2(\idu2exu_cmd.imm_20_3 ),
    .I3(exu2mprf_rs2_addr_0_10) 
);
defparam exu2mprf_rs2_addr_0_s0.INIT=16'h4F00;
  LUT4 exu2mprf_rs2_addr_1_s0 (
    .F(exu2mprf_rs2_addr[1]),
    .I0(exu2mprf_rs2_addr_0_12),
    .I1(exu2csr_rw_addr_3_3),
    .I2(\idu2exu_cmd.imm_21_3 ),
    .I3(exu2mprf_rs2_addr_0_10) 
);
defparam exu2mprf_rs2_addr_1_s0.INIT=16'hF100;
  LUT4 exu2mprf_rs2_addr_2_s0 (
    .F(exu2mprf_rs2_addr[2]),
    .I0(exu2mprf_rs2_addr_0_12),
    .I1(exu2csr_rw_addr_4_3),
    .I2(\idu2exu_cmd.imm_22_3 ),
    .I3(exu2mprf_rs2_addr_0_10) 
);
defparam exu2mprf_rs2_addr_2_s0.INIT=16'h1F00;
  LUT3 exu2mprf_rs2_addr_3_s0 (
    .F(exu2mprf_rs2_addr[3]),
    .I0(exu2mprf_rs2_addr_3_5),
    .I1(exu2mprf_rs2_addr_3_6),
    .I2(exu2mprf_rs2_addr_0_10) 
);
defparam exu2mprf_rs2_addr_3_s0.INIT=8'hB0;
  LUT4 ialu_main_op2_31_s1 (
    .F(ialu_main_op2_31_4),
    .I0(ialu_main_op2_31_5),
    .I1(ialu_main_op2_31_16),
    .I2(ialu_main_op2_31_7),
    .I3(n47_10) 
);
defparam ialu_main_op2_31_s1.INIT=16'h030A;
  LUT3 ialu_addr_op1_31_s1 (
    .F(ialu_addr_op1_31_4),
    .I0(ialu_addr_op1_31_13),
    .I1(ialu_addr_op1_31_6),
    .I2(ialu_addr_op1_31_7) 
);
defparam ialu_addr_op1_31_s1.INIT=8'h51;
  LUT2 pc_curr_upd_s1 (
    .F(pc_curr_upd_4),
    .I0(wfi_run_start_next_7),
    .I1(csr_mepc_next_31_15) 
);
defparam pc_curr_upd_s1.INIT=4'h4;
  LUT4 n615_s1 (
    .F(n615_4),
    .I0(curr_pc_0[30]),
    .I1(n615_5),
    .I2(n615_6),
    .I3(n615_7) 
);
defparam n615_s1.INIT=16'h0BBB;
  LUT4 n616_s1 (
    .F(n616_4),
    .I0(curr_pc_0[29]),
    .I1(n615_5),
    .I2(n616_5),
    .I3(n615_7) 
);
defparam n616_s1.INIT=16'h0BBB;
  LUT4 n617_s1 (
    .F(n617_4),
    .I0(curr_pc_28),
    .I1(n615_5),
    .I2(n617_5),
    .I3(csr_mstatus_mie_next_15) 
);
defparam n617_s1.INIT=16'h00F4;
  LUT4 n618_s1 (
    .F(n618_4),
    .I0(curr_pc_0[27]),
    .I1(n615_5),
    .I2(n618_5),
    .I3(n615_7) 
);
defparam n618_s1.INIT=16'h7077;
  LUT4 n619_s1 (
    .F(n619_4),
    .I0(curr_pc_0[26]),
    .I1(n615_5),
    .I2(n619_5),
    .I3(n615_7) 
);
defparam n619_s1.INIT=16'h7077;
  LUT4 n620_s1 (
    .F(n620_4),
    .I0(curr_pc_0[25]),
    .I1(n615_5),
    .I2(n620_5),
    .I3(n615_7) 
);
defparam n620_s1.INIT=16'h7077;
  LUT4 n630_s1 (
    .F(n630_4),
    .I0(curr_pc_0[15]),
    .I1(n615_5),
    .I2(n630_5),
    .I3(n615_7) 
);
defparam n630_s1.INIT=16'h7077;
  LUT4 n635_s1 (
    .F(n635_4),
    .I0(curr_pc_0[10]),
    .I1(n615_5),
    .I2(n635_5),
    .I3(n615_7) 
);
defparam n635_s1.INIT=16'h7077;
  LUT4 n636_s1 (
    .F(n636_4),
    .I0(curr_pc_0[9]),
    .I1(n615_5),
    .I2(n636_5),
    .I3(n615_7) 
);
defparam n636_s1.INIT=16'h7077;
  LUT4 n638_s1 (
    .F(n638_4),
    .I0(curr_pc_0[7]),
    .I1(n615_5),
    .I2(n638_5),
    .I3(n615_7) 
);
defparam n638_s1.INIT=16'h7077;
  LUT4 n639_s1 (
    .F(n639_4),
    .I0(curr_pc_0[6]),
    .I1(n615_5),
    .I2(n639_5),
    .I3(n615_7) 
);
defparam n639_s1.INIT=16'h7077;
  LUT4 pc_curr_next_5_s1 (
    .F(pc_curr_next_5_4),
    .I0(curr_pc_0[5]),
    .I1(n615_5),
    .I2(pc_curr_next_5_5),
    .I3(n615_7) 
);
defparam pc_curr_next_5_s1.INIT=16'h7077;
  LUT4 exu2mprf_rd_data_31_s1 (
    .F(exu2mprf_rd_data_31_5),
    .I0(exu2mprf_rd_data_31_8),
    .I1(exu2mprf_rd_data_31_9),
    .I2(inc_pc_31_1),
    .I3(exu2mprf_rd_data_11_4) 
);
defparam exu2mprf_rd_data_31_s1.INIT=16'hEEF0;
  LUT4 exu2mprf_rd_data_31_s2 (
    .F(exu2mprf_rd_data_31_6),
    .I0(\idu2exu_cmd.imm_31 ),
    .I1(ahb_dmem_addr[31]),
    .I2(exu2mprf_rd_data_11_4),
    .I3(exu2mprf_rd_data_24_32) 
);
defparam exu2mprf_rd_data_31_s2.INIT=16'hAC00;
  LUT4 exu2mprf_rd_data_31_s3 (
    .F(exu2mprf_rd_data_31_7),
    .I0(exu2mprf_rd_data_28_36),
    .I1(exu2mprf_rd_data_31_10),
    .I2(exu2mprf_rd_data_31_11),
    .I3(exu2mprf_rd_data_31_12) 
);
defparam exu2mprf_rd_data_31_s3.INIT=16'h00FE;
  LUT4 exu2mprf_rd_data_30_s0 (
    .F(exu2mprf_rd_data_30_4),
    .I0(exu2mprf_rd_data_30_8),
    .I1(exu2mprf_rd_data_30_9),
    .I2(exu2mprf_rd_data_30_10),
    .I3(exu2mprf_rd_data_26_5) 
);
defparam exu2mprf_rd_data_30_s0.INIT=16'h8F00;
  LUT4 exu2mprf_rd_data_30_s1 (
    .F(exu2mprf_rd_data_30_5),
    .I0(n5_4_12),
    .I1(main_sum_res[30]),
    .I2(exu2mprf_rd_data_28_36),
    .I3(exu2mprf_rd_data_30_11) 
);
defparam exu2mprf_rd_data_30_s1.INIT=16'h0007;
  LUT3 exu2mprf_rd_data_30_s2 (
    .F(exu2mprf_rd_data_30_6),
    .I0(exu2mprf_rd_data_30_12),
    .I1(exu2mprf_rd_data_31_31),
    .I2(exu2mprf_rd_data_24_32) 
);
defparam exu2mprf_rd_data_30_s2.INIT=8'h07;
  LUT4 exu2mprf_rd_data_30_s3 (
    .F(exu2mprf_rd_data_30_7),
    .I0(\idu2exu_cmd.imm_28 ),
    .I1(ahb_dmem_addr[30]),
    .I2(exu2mprf_rd_data_11_4),
    .I3(exu2mprf_rd_data_24_32) 
);
defparam exu2mprf_rd_data_30_s3.INIT=16'h5300;
  LUT4 exu2mprf_rd_data_29_s0 (
    .F(exu2mprf_rd_data_29_4),
    .I0(exu2mprf_rd_data_29_34),
    .I1(exu2mprf_rd_data_28_36),
    .I2(exu2mprf_rd_data_29_30),
    .I3(exu2mprf_rd_data_29_10) 
);
defparam exu2mprf_rd_data_29_s0.INIT=16'h0130;
  LUT4 exu2mprf_rd_data_29_s1 (
    .F(exu2mprf_rd_data_29_5),
    .I0(exu2mprf_rd_data_29_11),
    .I1(exu2mprf_rd_data_29_12),
    .I2(exu2mprf_rd_data_30_10),
    .I3(exu2mprf_rd_data_26_5) 
);
defparam exu2mprf_rd_data_29_s1.INIT=16'h8F00;
  LUT4 exu2mprf_rd_data_29_s2 (
    .F(exu2mprf_rd_data_29_6),
    .I0(exu2mprf_rd_data_29_46),
    .I1(exu2mprf_rd_data_29_44),
    .I2(exu2mprf_rd_data_8_6),
    .I3(exu2mprf_rd_data_25_7) 
);
defparam exu2mprf_rd_data_29_s2.INIT=16'hF3A0;
  LUT4 exu2mprf_rd_data_28_s1 (
    .F(exu2mprf_rd_data_28_5),
    .I0(main_sum_res[28]),
    .I1(exu2mprf_rd_data_28_9),
    .I2(exu2mprf_rd_data_28_10),
    .I3(exu2mprf_rd_data_29_30) 
);
defparam exu2mprf_rd_data_28_s1.INIT=16'hF35C;
  LUT4 exu2mprf_rd_data_28_s2 (
    .F(exu2mprf_rd_data_28_6),
    .I0(exu2mprf_rd_data_28_11),
    .I1(exu2mprf_rd_data_28_12),
    .I2(exu2mprf_rd_data_30_10),
    .I3(exu2mprf_rd_data_26_5) 
);
defparam exu2mprf_rd_data_28_s2.INIT=16'h8F00;
  LUT4 exu2mprf_rd_data_28_s3 (
    .F(exu2mprf_rd_data_28_7),
    .I0(exu2mprf_rd_data_31_31),
    .I1(exu2mprf_rd_data_28_13),
    .I2(exu2mprf_rd_data_28_44),
    .I3(exu2mprf_rd_data_24_32) 
);
defparam exu2mprf_rd_data_28_s3.INIT=16'h7077;
  LUT4 exu2mprf_rd_data_27_s0 (
    .F(exu2mprf_rd_data_27_4),
    .I0(exu2mprf_rd_data_27_8),
    .I1(exu2mprf_rd_data_27_9),
    .I2(exu2mprf_rd_data_30_10),
    .I3(exu2mprf_rd_data_26_5) 
);
defparam exu2mprf_rd_data_27_s0.INIT=16'h4F00;
  LUT4 exu2mprf_rd_data_27_s1 (
    .F(exu2mprf_rd_data_27_5),
    .I0(n5_4_12),
    .I1(main_sum_res[27]),
    .I2(exu2mprf_rd_data_28_36),
    .I3(exu2mprf_rd_data_27_10) 
);
defparam exu2mprf_rd_data_27_s1.INIT=16'h0007;
  LUT3 exu2mprf_rd_data_27_s2 (
    .F(exu2mprf_rd_data_27_6),
    .I0(exu2mprf_rd_data_27_11),
    .I1(exu2mprf_rd_data_31_31),
    .I2(exu2mprf_rd_data_24_32) 
);
defparam exu2mprf_rd_data_27_s2.INIT=8'h07;
  LUT4 exu2mprf_rd_data_27_s3 (
    .F(exu2mprf_rd_data_27_7),
    .I0(\idu2exu_cmd.imm_27 ),
    .I1(ahb_dmem_addr[27]),
    .I2(exu2mprf_rd_data_11_4),
    .I3(exu2mprf_rd_data_24_32) 
);
defparam exu2mprf_rd_data_27_s3.INIT=16'h5300;
  LUT4 exu2mprf_rd_data_26_s0 (
    .F(exu2mprf_rd_data_26_4),
    .I0(exu2mprf_rd_data_26_8),
    .I1(ialu_main_op2_0[3]),
    .I2(exu2mprf_rd_data_26_9),
    .I3(exu2mprf_rd_data_30_10) 
);
defparam exu2mprf_rd_data_26_s0.INIT=16'h1F00;
  LUT4 exu2mprf_rd_data_26_s1 (
    .F(exu2mprf_rd_data_26_5),
    .I0(exu2mprf_rd_data_29_30),
    .I1(n5_4_3),
    .I2(exu2mprf_rd_data_28_10),
    .I3(exu2mprf_rd_data_28_36) 
);
defparam exu2mprf_rd_data_26_s1.INIT=16'hF100;
  LUT4 exu2mprf_rd_data_26_s2 (
    .F(exu2mprf_rd_data_26_6),
    .I0(exu2mprf_rd_data_26_31),
    .I1(exu2mprf_rd_data_29_30),
    .I2(exu2mprf_rd_data_28_36),
    .I3(exu2mprf_rd_data_26_11) 
);
defparam exu2mprf_rd_data_26_s2.INIT=16'h0D00;
  LUT4 exu2mprf_rd_data_26_s3 (
    .F(exu2mprf_rd_data_26_7),
    .I0(exu2mprf_rd_data_31_31),
    .I1(exu2mprf_rd_data_26_12),
    .I2(exu2mprf_rd_data_26_35),
    .I3(exu2mprf_rd_data_24_32) 
);
defparam exu2mprf_rd_data_26_s3.INIT=16'h0777;
  LUT4 exu2mprf_rd_data_25_s1 (
    .F(exu2mprf_rd_data_25_5),
    .I0(exu2mprf_rd_data_25_8),
    .I1(exu2mprf_rd_data_26_5),
    .I2(exu2mprf_rd_data_28_36),
    .I3(exu2mprf_rd_data_25_9) 
);
defparam exu2mprf_rd_data_25_s1.INIT=16'hB0BB;
  LUT4 exu2mprf_rd_data_25_s2 (
    .F(exu2mprf_rd_data_25_6),
    .I0(csr_w_data_16_10),
    .I1(exu2mprf_rd_data_25_10),
    .I2(exu2mprf_rd_data_25_7),
    .I3(exu2mprf_rd_data_8_6) 
);
defparam exu2mprf_rd_data_25_s2.INIT=16'hAF30;
  LUT4 exu2mprf_rd_data_25_s3 (
    .F(exu2mprf_rd_data_25_7),
    .I0(n47_10),
    .I1(exu2mprf_rd_data_25_27),
    .I2(exu2mprf_rd_data_25_12),
    .I3(\idu2exu_cmd.imm_16_5 ) 
);
defparam exu2mprf_rd_data_25_s3.INIT=16'h1F00;
  LUT4 exu2mprf_rd_data_24_s0 (
    .F(exu2mprf_rd_data_24_4),
    .I0(\idu2exu_cmd.imm_24 ),
    .I1(exu2mprf_rd_data_11_4),
    .I2(ahb_dmem_addr[24]),
    .I3(exu2mprf_rd_data_24_8) 
);
defparam exu2mprf_rd_data_24_s0.INIT=16'h0777;
  LUT4 exu2mprf_rd_data_24_s2 (
    .F(exu2mprf_rd_data_24_6),
    .I0(exu2mprf_rd_data_24_9),
    .I1(exu2mprf_rd_data_30_10),
    .I2(exu2mprf_rd_data_26_5),
    .I3(exu2mprf_rd_data_24_10) 
);
defparam exu2mprf_rd_data_24_s2.INIT=16'h004F;
  LUT4 exu2mprf_rd_data_24_s3 (
    .F(exu2mprf_rd_data_24_7),
    .I0(inc_pc_24_1),
    .I1(exu2mprf_rd_data_24_11),
    .I2(exu2mprf_rd_data_11_4),
    .I3(exu2mprf_rd_data_31_31) 
);
defparam exu2mprf_rd_data_24_s3.INIT=16'h3A00;
  LUT4 exu2mprf_rd_data_23_s0 (
    .F(exu2mprf_rd_data_23_4),
    .I0(exu2mprf_rd_data_31_8),
    .I1(exu2mprf_rd_data_23_7),
    .I2(inc_pc_23_1),
    .I3(exu2mprf_rd_data_11_4) 
);
defparam exu2mprf_rd_data_23_s0.INIT=16'hEEF0;
  LUT4 exu2mprf_rd_data_23_s1 (
    .F(exu2mprf_rd_data_23_5),
    .I0(\idu2exu_cmd.imm_23 ),
    .I1(ahb_dmem_addr[23]),
    .I2(exu2mprf_rd_data_11_4),
    .I3(exu2mprf_rd_data_24_32) 
);
defparam exu2mprf_rd_data_23_s1.INIT=16'hAC00;
  LUT4 exu2mprf_rd_data_23_s2 (
    .F(exu2mprf_rd_data_23_6),
    .I0(exu2mprf_rd_data_23_8),
    .I1(exu2mprf_rd_data_30_10),
    .I2(exu2mprf_rd_data_26_5),
    .I3(exu2mprf_rd_data_23_9) 
);
defparam exu2mprf_rd_data_23_s2.INIT=16'h004F;
  LUT2 exu2mprf_rd_data_22_s0 (
    .F(exu2mprf_rd_data_22_4),
    .I0(exu2mprf_rd_data_28_36),
    .I1(exu2mprf_rd_data_22_8) 
);
defparam exu2mprf_rd_data_22_s0.INIT=4'h4;
  LUT4 exu2mprf_rd_data_22_s1 (
    .F(exu2mprf_rd_data_22_5),
    .I0(exu2mprf_rd_data_22_9),
    .I1(exu2mprf_rd_data_22_10),
    .I2(exu2mprf_rd_data_30_10),
    .I3(exu2mprf_rd_data_26_5) 
);
defparam exu2mprf_rd_data_22_s1.INIT=16'h4F00;
  LUT3 exu2mprf_rd_data_22_s2 (
    .F(exu2mprf_rd_data_22_6),
    .I0(exu2mprf_rd_data_22_11),
    .I1(exu2mprf_rd_data_31_31),
    .I2(exu2mprf_rd_data_24_32) 
);
defparam exu2mprf_rd_data_22_s2.INIT=8'h07;
  LUT4 exu2mprf_rd_data_22_s3 (
    .F(exu2mprf_rd_data_22_7),
    .I0(\idu2exu_cmd.imm_22 ),
    .I1(ahb_dmem_addr[22]),
    .I2(exu2mprf_rd_data_11_4),
    .I3(exu2mprf_rd_data_24_32) 
);
defparam exu2mprf_rd_data_22_s3.INIT=16'h5300;
  LUT4 exu2mprf_rd_data_21_s0 (
    .F(exu2mprf_rd_data_21_4),
    .I0(exu2mprf_rd_data_31_8),
    .I1(exu2mprf_rd_data_21_7),
    .I2(inc_pc_21_1),
    .I3(exu2mprf_rd_data_11_4) 
);
defparam exu2mprf_rd_data_21_s0.INIT=16'hEEF0;
  LUT4 exu2mprf_rd_data_21_s1 (
    .F(exu2mprf_rd_data_21_5),
    .I0(\idu2exu_cmd.imm_21 ),
    .I1(ahb_dmem_addr[21]),
    .I2(exu2mprf_rd_data_24_8),
    .I3(exu2mprf_rd_data_24_32) 
);
defparam exu2mprf_rd_data_21_s1.INIT=16'hCA00;
  LUT4 exu2mprf_rd_data_21_s2 (
    .F(exu2mprf_rd_data_21_6),
    .I0(exu2mprf_rd_data_21_8),
    .I1(exu2mprf_rd_data_30_10),
    .I2(exu2mprf_rd_data_26_5),
    .I3(exu2mprf_rd_data_21_9) 
);
defparam exu2mprf_rd_data_21_s2.INIT=16'h004F;
  LUT4 exu2mprf_rd_data_20_s0 (
    .F(exu2mprf_rd_data_20_4),
    .I0(inc_pc_20_1),
    .I1(exu2mprf_rd_data_20_7),
    .I2(exu2mprf_rd_data_11_4),
    .I3(exu2mprf_rd_data_31_31) 
);
defparam exu2mprf_rd_data_20_s0.INIT=16'h3A00;
  LUT4 exu2mprf_rd_data_20_s1 (
    .F(exu2mprf_rd_data_20_5),
    .I0(exu2mprf_rd_data_20_8),
    .I1(exu2mprf_rd_data_26_5),
    .I2(exu2mprf_rd_data_28_36),
    .I3(exu2mprf_rd_data_20_9) 
);
defparam exu2mprf_rd_data_20_s1.INIT=16'hB0BB;
  LUT4 exu2mprf_rd_data_19_s0 (
    .F(exu2mprf_rd_data_19_4),
    .I0(exu2mprf_rd_data_19_7),
    .I1(exu2mprf_rd_data_26_5),
    .I2(exu2mprf_rd_data_28_36),
    .I3(exu2mprf_rd_data_19_8) 
);
defparam exu2mprf_rd_data_19_s0.INIT=16'hB0BB;
  LUT4 exu2mprf_rd_data_19_s1 (
    .F(exu2mprf_rd_data_19_5),
    .I0(inc_pc_19_1),
    .I1(exu2mprf_rd_data_19_9),
    .I2(exu2mprf_rd_data_11_4),
    .I3(exu2mprf_rd_data_31_31) 
);
defparam exu2mprf_rd_data_19_s1.INIT=16'h3A00;
  LUT4 exu2mprf_rd_data_18_s0 (
    .F(exu2mprf_rd_data_18_4),
    .I0(inc_pc_18_1),
    .I1(exu2mprf_rd_data_18_6),
    .I2(exu2mprf_rd_data_18_7),
    .I3(exu2mprf_rd_data_11_4) 
);
defparam exu2mprf_rd_data_18_s0.INIT=16'hCFF8;
  LUT4 exu2mprf_rd_data_18_s1 (
    .F(exu2mprf_rd_data_18_5),
    .I0(exu2mprf_rd_data_18_8),
    .I1(exu2mprf_rd_data_30_10),
    .I2(exu2mprf_rd_data_26_5),
    .I3(exu2mprf_rd_data_18_9) 
);
defparam exu2mprf_rd_data_18_s1.INIT=16'h004F;
  LUT4 exu2mprf_rd_data_17_s0 (
    .F(exu2mprf_rd_data_17_4),
    .I0(exu2mprf_rd_data_17_7),
    .I1(exu2mprf_rd_data_31_8),
    .I2(inc_pc_17_1),
    .I3(exu2mprf_rd_data_11_4) 
);
defparam exu2mprf_rd_data_17_s0.INIT=16'hEEF0;
  LUT4 exu2mprf_rd_data_17_s1 (
    .F(exu2mprf_rd_data_17_5),
    .I0(exu2mprf_rd_data_17_8),
    .I1(exu2mprf_rd_data_26_5),
    .I2(exu2mprf_rd_data_17_9),
    .I3(exu2mprf_rd_data_24_32) 
);
defparam exu2mprf_rd_data_17_s1.INIT=16'h00F4;
  LUT4 exu2mprf_rd_data_17_s2 (
    .F(exu2mprf_rd_data_17_6),
    .I0(\idu2exu_cmd.imm_17 ),
    .I1(ahb_dmem_addr[17]),
    .I2(exu2mprf_rd_data_11_4),
    .I3(exu2mprf_rd_data_24_32) 
);
defparam exu2mprf_rd_data_17_s2.INIT=16'h5300;
  LUT4 exu2mprf_rd_data_16_s0 (
    .F(exu2mprf_rd_data_16_4),
    .I0(exu2mprf_rd_data_16_7),
    .I1(exu2mprf_rd_data_16_8),
    .I2(exu2mprf_rd_data_16_9),
    .I3(exu2mprf_rd_data_30_10) 
);
defparam exu2mprf_rd_data_16_s0.INIT=16'h0100;
  LUT4 exu2mprf_rd_data_16_s1 (
    .F(exu2mprf_rd_data_16_5),
    .I0(exu2mprf_rd_data_16_28),
    .I1(exu2mprf_rd_data_29_30),
    .I2(exu2mprf_rd_data_28_36),
    .I3(exu2mprf_rd_data_16_11) 
);
defparam exu2mprf_rd_data_16_s1.INIT=16'h0D00;
  LUT4 exu2mprf_rd_data_16_s2 (
    .F(exu2mprf_rd_data_16_6),
    .I0(csr_w_data_16_10),
    .I1(exu2mprf_rd_data_16_12),
    .I2(exu2mprf_rd_data_25_7),
    .I3(exu2mprf_rd_data_8_6) 
);
defparam exu2mprf_rd_data_16_s2.INIT=16'hA23F;
  LUT4 exu2mprf_rd_data_15_s0 (
    .F(exu2mprf_rd_data_15_4),
    .I0(\idu2exu_cmd.imm_15_3 ),
    .I1(ahb_dmem_addr[15]),
    .I2(exu2mprf_rd_data_11_4),
    .I3(exu2mprf_rd_data_24_32) 
);
defparam exu2mprf_rd_data_15_s0.INIT=16'h5C00;
  LUT4 exu2mprf_rd_data_15_s1 (
    .F(exu2mprf_rd_data_15_5),
    .I0(exu2mprf_rd_data_15_7),
    .I1(exu2mprf_rd_data_26_5),
    .I2(exu2mprf_rd_data_15_8),
    .I3(exu2mprf_rd_data_28_36) 
);
defparam exu2mprf_rd_data_15_s1.INIT=16'hBB0F;
  LUT4 exu2mprf_rd_data_15_s2 (
    .F(exu2mprf_rd_data_15_6),
    .I0(inc_pc_0[15]),
    .I1(exu2mprf_rd_data_15_9),
    .I2(exu2mprf_rd_data_8_6),
    .I3(exu2mprf_rd_data_11_4) 
);
defparam exu2mprf_rd_data_15_s2.INIT=16'h0305;
  LUT4 exu2mprf_rd_data_14_s0 (
    .F(exu2mprf_rd_data_14_4),
    .I0(exu2mprf_rd_data_14_7),
    .I1(exu2mprf_rd_data_14_8),
    .I2(inc_pc_14_1),
    .I3(exu2mprf_rd_data_24_8) 
);
defparam exu2mprf_rd_data_14_s0.INIT=16'h0FEE;
  LUT4 exu2mprf_rd_data_14_s1 (
    .F(exu2mprf_rd_data_14_5),
    .I0(\idu2exu_cmd.imm_14_3 ),
    .I1(ahb_dmem_addr[14]),
    .I2(exu2mprf_rd_data_11_4),
    .I3(exu2mprf_rd_data_24_32) 
);
defparam exu2mprf_rd_data_14_s1.INIT=16'h5C00;
  LUT4 exu2mprf_rd_data_14_s2 (
    .F(exu2mprf_rd_data_14_6),
    .I0(exu2mprf_rd_data_28_36),
    .I1(exu2mprf_rd_data_14_9),
    .I2(exu2mprf_rd_data_14_10),
    .I3(exu2mprf_rd_data_14_11) 
);
defparam exu2mprf_rd_data_14_s2.INIT=16'h00FE;
  LUT4 exu2mprf_rd_data_13_s0 (
    .F(exu2mprf_rd_data_13_4),
    .I0(exu2mprf_rd_data_14_7),
    .I1(exu2mprf_rd_data_13_7),
    .I2(inc_pc_13_1),
    .I3(exu2mprf_rd_data_11_4) 
);
defparam exu2mprf_rd_data_13_s0.INIT=16'hEE0F;
  LUT4 exu2mprf_rd_data_13_s1 (
    .F(exu2mprf_rd_data_13_5),
    .I0(\idu2exu_cmd.imm_13 ),
    .I1(ahb_dmem_addr[13]),
    .I2(exu2mprf_rd_data_11_4),
    .I3(exu2mprf_rd_data_24_32) 
);
defparam exu2mprf_rd_data_13_s1.INIT=16'hAC00;
  LUT4 exu2mprf_rd_data_13_s2 (
    .F(exu2mprf_rd_data_13_6),
    .I0(exu2mprf_rd_data_28_36),
    .I1(exu2mprf_rd_data_13_8),
    .I2(exu2mprf_rd_data_13_9),
    .I3(exu2mprf_rd_data_13_10) 
);
defparam exu2mprf_rd_data_13_s2.INIT=16'h00FE;
  LUT4 exu2mprf_rd_data_12_s0 (
    .F(exu2mprf_rd_data_12_4),
    .I0(exu2mprf_rd_data_12_34),
    .I1(exu2mprf_rd_data_12_8),
    .I2(exu2mprf_rd_data_12_9),
    .I3(exu2mprf_rd_data_30_10) 
);
defparam exu2mprf_rd_data_12_s0.INIT=16'h2F00;
  LUT4 exu2mprf_rd_data_12_s1 (
    .F(exu2mprf_rd_data_12_5),
    .I0(exu2mprf_rd_data_12_26),
    .I1(exu2mprf_rd_data_28_36),
    .I2(exu2mprf_rd_data_29_30),
    .I3(exu2mprf_rd_data_12_11) 
);
defparam exu2mprf_rd_data_12_s1.INIT=16'h0130;
  LUT4 exu2mprf_rd_data_12_s2 (
    .F(exu2mprf_rd_data_12_6),
    .I0(csr_w_data_16_10),
    .I1(exu2mprf_rd_data_12_36),
    .I2(exu2mprf_rd_data_8_6),
    .I3(exu2mprf_rd_data_12_28) 
);
defparam exu2mprf_rd_data_12_s2.INIT=16'h5FC0;
  LUT2 exu2mprf_rd_data_11_s0 (
    .F(exu2mprf_rd_data_11_4),
    .I0(exu2mprf_rd_data_24_8),
    .I1(\idu2exu_cmd.imm_16_5 ) 
);
defparam exu2mprf_rd_data_11_s0.INIT=4'h4;
  LUT4 exu2mprf_rd_data_11_s2 (
    .F(exu2mprf_rd_data_11_6),
    .I0(exu2mprf_rd_data_25_7),
    .I1(exu2mprf_rd_data_11_7),
    .I2(exu2mprf_rd_data_11_8),
    .I3(exu2mprf_rd_data_11_26) 
);
defparam exu2mprf_rd_data_11_s2.INIT=16'hFE00;
  LUT4 exu2mprf_rd_data_10_s0 (
    .F(exu2mprf_rd_data_10_4),
    .I0(exu2mprf_rd_data_14_7),
    .I1(exu2mprf_rd_data_10_7),
    .I2(inc_pc_0[10]),
    .I3(exu2mprf_rd_data_11_4) 
);
defparam exu2mprf_rd_data_10_s0.INIT=16'hEE0F;
  LUT4 exu2mprf_rd_data_10_s1 (
    .F(exu2mprf_rd_data_10_5),
    .I0(exu2mprf_rd_data_10_8),
    .I1(exu2mprf_rd_data_30_10),
    .I2(exu2mprf_rd_data_26_5),
    .I3(exu2mprf_rd_data_10_9) 
);
defparam exu2mprf_rd_data_10_s1.INIT=16'h004F;
  LUT4 exu2mprf_rd_data_10_s2 (
    .F(exu2mprf_rd_data_10_6),
    .I0(ahb_dmem_addr[10]),
    .I1(exu2mprf_rd_data_10_25),
    .I2(exu2mprf_rd_data_24_8),
    .I3(exu2mprf_rd_data_24_32) 
);
defparam exu2mprf_rd_data_10_s2.INIT=16'hAC00;
  LUT4 exu2mprf_rd_data_9_s0 (
    .F(exu2mprf_rd_data_9_4),
    .I0(exu2mprf_rd_data_9_24),
    .I1(exu2mprf_rd_data_28_36),
    .I2(exu2mprf_rd_data_29_30),
    .I3(exu2mprf_rd_data_9_8) 
);
defparam exu2mprf_rd_data_9_s0.INIT=16'h0130;
  LUT3 exu2mprf_rd_data_9_s1 (
    .F(exu2mprf_rd_data_9_5),
    .I0(exu2mprf_rd_data_30_10),
    .I1(exu2mprf_rd_data_9_9),
    .I2(exu2mprf_rd_data_26_5) 
);
defparam exu2mprf_rd_data_9_s1.INIT=8'hD0;
  LUT4 exu2mprf_rd_data_9_s2 (
    .F(exu2mprf_rd_data_9_6),
    .I0(exu2mprf_rd_data_9_10),
    .I1(exu2mprf_rd_data_9_20),
    .I2(exu2mprf_rd_data_25_7),
    .I3(exu2mprf_rd_data_8_6) 
);
defparam exu2mprf_rd_data_9_s2.INIT=16'hF350;
  LUT4 exu2mprf_rd_data_8_s1 (
    .F(exu2mprf_rd_data_8_5),
    .I0(exu2mprf_rd_data_8_9),
    .I1(exu2mprf_rd_data_26_5),
    .I2(exu2mprf_rd_data_28_36),
    .I3(exu2mprf_rd_data_8_10) 
);
defparam exu2mprf_rd_data_8_s1.INIT=16'hB0BB;
  LUT2 exu2mprf_rd_data_8_s2 (
    .F(exu2mprf_rd_data_8_6),
    .I0(exu2mprf_rd_data_8_11),
    .I1(\idu2exu_cmd.imm_16_5 ) 
);
defparam exu2mprf_rd_data_8_s2.INIT=4'h4;
  LUT4 exu2mprf_rd_data_6_s0 (
    .F(exu2mprf_rd_data_6_4),
    .I0(exu2mprf_rd_data_6_5),
    .I1(exu2mprf_rd_data_6_6),
    .I2(exu2mprf_rd_data_6_7),
    .I3(exu2mprf_rd_data_24_32) 
);
defparam exu2mprf_rd_data_6_s0.INIT=16'h000E;
  LUT4 exu2mprf_rd_data_5_s0 (
    .F(exu2mprf_rd_data_5_4),
    .I0(exu2mprf_rd_data_5_5),
    .I1(exu2mprf_rd_data_26_5),
    .I2(exu2mprf_rd_data_5_6),
    .I3(exu2mprf_rd_data_5_7) 
);
defparam exu2mprf_rd_data_5_s0.INIT=16'hF400;
  LUT4 exu2mprf_rd_data_4_s0 (
    .F(exu2mprf_rd_data_4_4),
    .I0(exu2mprf_rd_data_4_21),
    .I1(exu2mprf_rd_data_4_8),
    .I2(inc_pc_0[4]),
    .I3(exu2mprf_rd_data_11_4) 
);
defparam exu2mprf_rd_data_4_s0.INIT=16'hBBF0;
  LUT4 exu2mprf_rd_data_4_s1 (
    .F(exu2mprf_rd_data_4_5),
    .I0(exu2mprf_rd_data_4_9),
    .I1(exu2mprf_rd_data_26_5),
    .I2(exu2mprf_rd_data_28_36),
    .I3(exu2mprf_rd_data_4_10) 
);
defparam exu2mprf_rd_data_4_s1.INIT=16'hB0BB;
  LUT4 exu2mprf_rd_data_4_s2 (
    .F(exu2mprf_rd_data_4_6),
    .I0(exu2csr_rw_addr_4_4),
    .I1(timer_dmem_addr[4]),
    .I2(exu2mprf_rd_data_11_4),
    .I3(exu2mprf_rd_data_24_32) 
);
defparam exu2mprf_rd_data_4_s2.INIT=16'h5C00;
  LUT4 exu2mprf_rd_data_3_s0 (
    .F(exu2mprf_rd_data_3_4),
    .I0(exu2mprf_rd_data_3_7),
    .I1(exu2mprf_rd_data_3_38),
    .I2(exu2mprf_rd_data_3_9),
    .I3(exu2mprf_rd_data_30_10) 
);
defparam exu2mprf_rd_data_3_s0.INIT=16'h4F00;
  LUT4 exu2mprf_rd_data_3_s1 (
    .F(exu2mprf_rd_data_3_5),
    .I0(exu2mprf_rd_data_3_32),
    .I1(exu2mprf_rd_data_3_11),
    .I2(exu2mprf_rd_data_28_36),
    .I3(exu2mprf_rd_data_29_30) 
);
defparam exu2mprf_rd_data_3_s1.INIT=16'h070C;
  LUT4 exu2mprf_rd_data_3_s2 (
    .F(exu2mprf_rd_data_3_6),
    .I0(exu2mprf_rd_data_3_40),
    .I1(csr_w_data_3_10),
    .I2(exu2mprf_rd_data_8_6),
    .I3(exu2mprf_rd_data_3_34) 
);
defparam exu2mprf_rd_data_3_s2.INIT=16'h305F;
  LUT4 exu2mprf_rd_data_2_s0 (
    .F(exu2mprf_rd_data_2_4),
    .I0(exu2mprf_rd_data_2_7),
    .I1(exu2mprf_rd_data_30_10),
    .I2(exu2mprf_rd_data_26_5),
    .I3(exu2mprf_rd_data_2_8) 
);
defparam exu2mprf_rd_data_2_s0.INIT=16'h004F;
  LUT4 exu2mprf_rd_data_2_s1 (
    .F(exu2mprf_rd_data_2_5),
    .I0(exu2mprf_rd_data_2_9),
    .I1(exu2mprf_rd_data_2_10),
    .I2(inc_pc_2_6),
    .I3(exu2mprf_rd_data_11_4) 
);
defparam exu2mprf_rd_data_2_s1.INIT=16'hBBF0;
  LUT3 exu2mprf_rd_data_2_s2 (
    .F(exu2mprf_rd_data_2_6),
    .I0(exu2mprf_rd_data_24_32),
    .I1(exu2mprf_rd_data_2_22),
    .I2(exu2mprf_rd_data_31_31) 
);
defparam exu2mprf_rd_data_2_s2.INIT=8'h0D;
  LUT4 exu2mprf_rd_data_1_s0 (
    .F(exu2mprf_rd_data_1_4),
    .I0(exu2mprf_rd_data_1_7),
    .I1(exu2mprf_rd_data_1_8),
    .I2(inc_pc_1_1),
    .I3(exu2mprf_rd_data_24_8) 
);
defparam exu2mprf_rd_data_1_s0.INIT=16'hF0BB;
  LUT4 exu2mprf_rd_data_1_s1 (
    .F(exu2mprf_rd_data_1_5),
    .I0(exu2csr_rw_addr[1]),
    .I1(timer_dmem_addr[1]),
    .I2(exu2mprf_rd_data_11_4),
    .I3(exu2mprf_rd_data_24_32) 
);
defparam exu2mprf_rd_data_1_s1.INIT=16'hAC00;
  LUT4 exu2mprf_rd_data_1_s2 (
    .F(exu2mprf_rd_data_1_6),
    .I0(exu2mprf_rd_data_1_9),
    .I1(exu2mprf_rd_data_30_10),
    .I2(exu2mprf_rd_data_26_5),
    .I3(exu2mprf_rd_data_1_10) 
);
defparam exu2mprf_rd_data_1_s2.INIT=16'h004F;
  LUT4 exu2mprf_rd_data_0_s0 (
    .F(exu2mprf_rd_data_0_4),
    .I0(exu2csr_rw_addr[0]),
    .I1(timer_dmem_addr[0]),
    .I2(exu2mprf_rd_data_11_4),
    .I3(exu2mprf_rd_data_8_6) 
);
defparam exu2mprf_rd_data_0_s0.INIT=16'hAC00;
  LUT3 exu2mprf_rd_data_0_s1 (
    .F(exu2mprf_rd_data_0_5),
    .I0(exu2mprf_rd_data_0_7),
    .I1(exu2mprf_rd_data_0_8),
    .I2(exu2mprf_rd_data_28_36) 
);
defparam exu2mprf_rd_data_0_s1.INIT=8'h3A;
  LUT4 exu2mprf_rd_data_0_s2 (
    .F(exu2mprf_rd_data_0_6),
    .I0(exu2mprf_rd_data_0_9),
    .I1(exu2mprf_rd_data_0_10),
    .I2(exu2mprf_rd_data_24_8),
    .I3(exu2mprf_rd_data_8_6) 
);
defparam exu2mprf_rd_data_0_s2.INIT=16'h000B;
  LUT4 exu2mprf_rs2_addr_3_s1 (
    .F(exu2mprf_rs2_addr_3_5),
    .I0(ifu2idu_instr_o_13_8),
    .I1(n1258_12),
    .I2(q_data_head_5),
    .I3(funct3_2_5) 
);
defparam exu2mprf_rs2_addr_3_s1.INIT=16'h1000;
  LUT4 exu2mprf_rs2_addr_3_s2 (
    .F(exu2mprf_rs2_addr_3_6),
    .I0(exu2csr_rw_addr_1_5),
    .I1(exu2csr_rw_addr_0_23),
    .I2(funct3[1]),
    .I3(\idu2exu_cmd.imm_23_3 ) 
);
defparam exu2mprf_rs2_addr_3_s2.INIT=16'hEB00;
  LUT4 exu2mprf_rs1_addr_3_s1 (
    .F(exu2mprf_rs1_addr_3_5),
    .I0(exu2mprf_rs1_addr_3_6),
    .I1(\idu2exu_cmd.imm_18_3 ),
    .I2(exu2mprf_rs1_addr_3_7),
    .I3(exu2csr_rw_addr_1_5) 
);
defparam exu2mprf_rs1_addr_3_s1.INIT=16'hBB0F;
  LUT3 ialu_main_op2_31_s2 (
    .F(ialu_main_op2_31_5),
    .I0(ialu_main_op2_31_8),
    .I1(ialu_main_op2_31_14),
    .I2(ifu2idu_instr_o_13_8) 
);
defparam ialu_main_op2_31_s2.INIT=8'h53;
  LUT4 ialu_main_op2_31_s4 (
    .F(ialu_main_op2_31_7),
    .I0(ialu_main_op2_31_10),
    .I1(funct3[2]),
    .I2(\idu2exu_cmd.imm_13_6 ),
    .I3(ialu_main_op2_31_11) 
);
defparam ialu_main_op2_31_s4.INIT=16'h0B00;
  LUT4 ialu_addr_op1_31_s3 (
    .F(ialu_addr_op1_31_6),
    .I0(ialu_addr_op1_31_8),
    .I1(funct3[2]),
    .I2(n1258_12),
    .I3(exu2csr_rw_addr_1_5) 
);
defparam ialu_addr_op1_31_s3.INIT=16'hF800;
  LUT4 ialu_addr_op1_31_s4 (
    .F(ialu_addr_op1_31_7),
    .I0(q_data_head_3),
    .I1(funct3_2_4),
    .I2(ialu_addr_op1_31_15),
    .I3(\idu2exu_cmd.lsu_cmd_2_5 ) 
);
defparam ialu_addr_op1_31_s4.INIT=16'hEF00;
  LUT3 n615_s2 (
    .F(n615_5),
    .I0(init_pc_v[3]),
    .I1(init_pc_v[2]),
    .I2(GND) 
);
defparam n615_s2.INIT=8'hB0;
  LUT3 n615_s3 (
    .F(n615_6),
    .I0(ahb_dmem_addr[30]),
    .I1(inc_pc_0[30]),
    .I2(q_rptr_upd_10) 
);
defparam n615_s3.INIT=8'h35;
  LUT3 n615_s4 (
    .F(n615_7),
    .I0(init_pc_v[3]),
    .I1(init_pc_v[2]),
    .I2(GND) 
);
defparam n615_s4.INIT=8'h0B;
  LUT3 n616_s2 (
    .F(n616_5),
    .I0(ahb_dmem_addr[29]),
    .I1(inc_pc_0[29]),
    .I2(q_rptr_upd_10) 
);
defparam n616_s2.INIT=8'h35;
  LUT4 n617_s2 (
    .F(n617_5),
    .I0(ahb_dmem_addr[28]),
    .I1(inc_pc_0[28]),
    .I2(q_rptr_upd_10),
    .I3(n615_7) 
);
defparam n617_s2.INIT=16'h3500;
  LUT3 n618_s2 (
    .F(n618_5),
    .I0(ahb_dmem_addr[27]),
    .I1(inc_pc_0[27]),
    .I2(q_rptr_upd_10) 
);
defparam n618_s2.INIT=8'h35;
  LUT3 n619_s2 (
    .F(n619_5),
    .I0(ahb_dmem_addr[26]),
    .I1(inc_pc_0[26]),
    .I2(q_rptr_upd_10) 
);
defparam n619_s2.INIT=8'h35;
  LUT3 n620_s2 (
    .F(n620_5),
    .I0(ahb_dmem_addr[25]),
    .I1(inc_pc_0[25]),
    .I2(q_rptr_upd_10) 
);
defparam n620_s2.INIT=8'h35;
  LUT4 n623_s2 (
    .F(n623_5),
    .I0(curr_pc_0[22]),
    .I1(n615_5),
    .I2(n623_6),
    .I3(n615_7) 
);
defparam n623_s2.INIT=16'h7077;
  LUT3 n630_s2 (
    .F(n630_5),
    .I0(ahb_dmem_addr[15]),
    .I1(inc_pc_0[15]),
    .I2(q_rptr_upd_10) 
);
defparam n630_s2.INIT=8'h35;
  LUT3 n635_s2 (
    .F(n635_5),
    .I0(ahb_dmem_addr[10]),
    .I1(inc_pc_0[10]),
    .I2(q_rptr_upd_10) 
);
defparam n635_s2.INIT=8'h35;
  LUT3 n636_s2 (
    .F(n636_5),
    .I0(ahb_dmem_addr[9]),
    .I1(inc_pc_0[9]),
    .I2(q_rptr_upd_10) 
);
defparam n636_s2.INIT=8'h35;
  LUT3 n638_s2 (
    .F(n638_5),
    .I0(tcm_dmem_addr[7]),
    .I1(inc_pc_0[7]),
    .I2(q_rptr_upd_10) 
);
defparam n638_s2.INIT=8'h35;
  LUT3 n639_s2 (
    .F(n639_5),
    .I0(tcm_dmem_addr[6]),
    .I1(inc_pc_0[6]),
    .I2(q_rptr_upd_10) 
);
defparam n639_s2.INIT=8'h35;
  LUT3 pc_curr_next_5_s2 (
    .F(pc_curr_next_5_5),
    .I0(tcm_dmem_addr[5]),
    .I1(inc_pc_0[5]),
    .I2(q_rptr_upd_10) 
);
defparam pc_curr_next_5_s2.INIT=8'h35;
  LUT3 exu2mprf_rd_data_31_s4 (
    .F(exu2mprf_rd_data_31_8),
    .I0(exu2mprf_rd_data_31_13),
    .I1(lsu_cmd_ff[2]),
    .I2(lsu_cmd_ff[3]) 
);
defparam exu2mprf_rd_data_31_s4.INIT=8'h01;
  LUT4 exu2mprf_rd_data_31_s5 (
    .F(exu2mprf_rd_data_31_9),
    .I0(exu2mprf_rd_data_31_14),
    .I1(timer_dmem_rdata[31]),
    .I2(exu2mprf_rd_data_31_15),
    .I3(exu2mprf_rd_data_31_16) 
);
defparam exu2mprf_rd_data_31_s5.INIT=16'h00F8;
  LUT4 exu2mprf_rd_data_31_s6 (
    .F(exu2mprf_rd_data_31_10),
    .I0(n5_4_3),
    .I1(ialu_main_op2_0[31]),
    .I2(mprf2exu_rs1_data_o_0_155),
    .I3(exu2mprf_rd_data_31_37) 
);
defparam exu2mprf_rd_data_31_s6.INIT=16'h7C00;
  LUT4 exu2mprf_rd_data_31_s7 (
    .F(exu2mprf_rd_data_31_11),
    .I0(main_sum_res[31]),
    .I1(exu2mprf_rd_data_28_10),
    .I2(exu2mprf_rd_data_31_35),
    .I3(exu2mprf_rd_data_29_30) 
);
defparam exu2mprf_rd_data_31_s7.INIT=16'h00F8;
  LUT4 exu2mprf_rd_data_31_s8 (
    .F(exu2mprf_rd_data_31_12),
    .I0(exu2mprf_rd_data_31_19),
    .I1(exu2mprf_rd_data_31_20),
    .I2(exu2mprf_rd_data_30_10),
    .I3(exu2mprf_rd_data_26_5) 
);
defparam exu2mprf_rd_data_31_s8.INIT=16'h4F00;
  LUT4 exu2mprf_rd_data_30_s4 (
    .F(exu2mprf_rd_data_30_8),
    .I0(exu2mprf_rd_data_30_13),
    .I1(exu2mprf_rd_data_30_39),
    .I2(exu2mprf_rd_data_30_15),
    .I3(exu2mprf_rd_data_30_16) 
);
defparam exu2mprf_rd_data_30_s4.INIT=16'hBB0B;
  LUT3 exu2mprf_rd_data_30_s5 (
    .F(exu2mprf_rd_data_30_9),
    .I0(exu2mprf_rd_data_30_17),
    .I1(exu2mprf_rd_data_12_34),
    .I2(exu2mprf_rd_data_30_18) 
);
defparam exu2mprf_rd_data_30_s5.INIT=8'h07;
  LUT3 exu2mprf_rd_data_30_s6 (
    .F(exu2mprf_rd_data_30_10),
    .I0(n5_4_3),
    .I1(exu2mprf_rd_data_30_19),
    .I2(exu2mprf_rd_data_28_10) 
);
defparam exu2mprf_rd_data_30_s6.INIT=8'hD0;
  LUT2 exu2mprf_rd_data_30_s7 (
    .F(exu2mprf_rd_data_30_11),
    .I0(exu2mprf_rd_data_30_20),
    .I1(exu2mprf_rd_data_28_10) 
);
defparam exu2mprf_rd_data_30_s7.INIT=4'h1;
  LUT4 exu2mprf_rd_data_30_s8 (
    .F(exu2mprf_rd_data_30_12),
    .I0(exu2mprf_rd_data_30_21),
    .I1(exu2mprf_rd_data_31_8),
    .I2(inc_pc_0[30]),
    .I3(exu2mprf_rd_data_11_4) 
);
defparam exu2mprf_rd_data_30_s8.INIT=16'hEEF0;
  LUT4 exu2mprf_rd_data_29_s6 (
    .F(exu2mprf_rd_data_29_10),
    .I0(main_sum_res[29]),
    .I1(exu2mprf_rd_data_29_32),
    .I2(exu2mprf_rd_data_29_30),
    .I3(exu2mprf_rd_data_28_10) 
);
defparam exu2mprf_rd_data_29_s6.INIT=16'h05CF;
  LUT4 exu2mprf_rd_data_29_s7 (
    .F(exu2mprf_rd_data_29_11),
    .I0(exu2mprf_rd_data_30_39),
    .I1(exu2mprf_rd_data_29_17),
    .I2(exu2mprf_rd_data_30_15),
    .I3(exu2mprf_rd_data_29_18) 
);
defparam exu2mprf_rd_data_29_s7.INIT=16'hDD0D;
  LUT4 exu2mprf_rd_data_29_s8 (
    .F(exu2mprf_rd_data_29_12),
    .I0(exu2mprf_rd_data_29_19),
    .I1(exu2mprf_rd_data_29_40),
    .I2(exu2mprf_rd_data_29_21),
    .I3(exu2mprf_rd_data_29_22) 
);
defparam exu2mprf_rd_data_29_s8.INIT=16'hB00F;
  LUT4 exu2mprf_rd_data_28_s4 (
    .F(exu2mprf_rd_data_28_8),
    .I0(exu2mprf_rd_addr_3_12),
    .I1(exu2mprf_rd_data_28_15),
    .I2(funct3[2]),
    .I3(exu2mprf_rd_data_28_16) 
);
defparam exu2mprf_rd_data_28_s4.INIT=16'hEF00;
  LUT4 exu2mprf_rd_data_28_s5 (
    .F(exu2mprf_rd_data_28_9),
    .I0(n5_4_3),
    .I1(exu2mprf_rd_data_29_30),
    .I2(ialu_main_op2_0[28]),
    .I3(mprf2exu_rs1_data_o_0_161) 
);
defparam exu2mprf_rd_data_28_s5.INIT=16'h5FF3;
  LUT4 exu2mprf_rd_data_28_s6 (
    .F(exu2mprf_rd_data_28_10),
    .I0(exu2mprf_rd_data_28_17),
    .I1(\idu2exu_cmd.imm_31_10 ),
    .I2(dmem_cmd_store_6),
    .I3(exu2mprf_rd_data_28_18) 
);
defparam exu2mprf_rd_data_28_s6.INIT=16'h4000;
  LUT4 exu2mprf_rd_data_28_s7 (
    .F(exu2mprf_rd_data_28_11),
    .I0(exu2mprf_rd_data_30_39),
    .I1(exu2mprf_rd_data_12_8),
    .I2(exu2mprf_rd_data_12_34),
    .I3(exu2mprf_rd_data_28_19) 
);
defparam exu2mprf_rd_data_28_s7.INIT=16'hDD0D;
  LUT4 exu2mprf_rd_data_28_s8 (
    .F(exu2mprf_rd_data_28_12),
    .I0(mprf2exu_rs1_data_o_0_131),
    .I1(exu2mprf_rd_data_28_20),
    .I2(exu2mprf_rd_data_28_38),
    .I3(exu2mprf_rd_data_28_42) 
);
defparam exu2mprf_rd_data_28_s8.INIT=16'h770F;
  LUT4 exu2mprf_rd_data_28_s9 (
    .F(exu2mprf_rd_data_28_13),
    .I0(exu2mprf_rd_data_28_23),
    .I1(exu2mprf_rd_data_31_8),
    .I2(inc_pc_0[28]),
    .I3(exu2mprf_rd_data_11_4) 
);
defparam exu2mprf_rd_data_28_s9.INIT=16'hEEF0;
  LUT4 exu2mprf_rd_data_27_s4 (
    .F(exu2mprf_rd_data_27_8),
    .I0(exu2mprf_rd_data_27_12),
    .I1(exu2mprf_rd_data_27_13),
    .I2(exu2mprf_rd_data_28_20),
    .I3(ialu_main_op2_0[4]) 
);
defparam exu2mprf_rd_data_27_s4.INIT=16'h0305;
  LUT4 exu2mprf_rd_data_27_s5 (
    .F(exu2mprf_rd_data_27_9),
    .I0(exu2mprf_rd_data_27_14),
    .I1(ialu_main_op2_0[3]),
    .I2(exu2mprf_rd_data_29_40),
    .I3(exu2mprf_rd_data_27_15) 
);
defparam exu2mprf_rd_data_27_s5.INIT=16'h00EF;
  LUT2 exu2mprf_rd_data_27_s6 (
    .F(exu2mprf_rd_data_27_10),
    .I0(exu2mprf_rd_data_27_16),
    .I1(exu2mprf_rd_data_28_10) 
);
defparam exu2mprf_rd_data_27_s6.INIT=4'h1;
  LUT4 exu2mprf_rd_data_27_s7 (
    .F(exu2mprf_rd_data_27_11),
    .I0(exu2mprf_rd_data_27_17),
    .I1(exu2mprf_rd_data_31_8),
    .I2(inc_pc_0[27]),
    .I3(exu2mprf_rd_data_11_4) 
);
defparam exu2mprf_rd_data_27_s7.INIT=16'hEEF0;
  LUT4 exu2mprf_rd_data_26_s4 (
    .F(exu2mprf_rd_data_26_8),
    .I0(exu2mprf_rd_data_26_14),
    .I1(exu2mprf_rd_data_26_27),
    .I2(exu2mprf_rd_data_26_16),
    .I3(exu2mprf_rd_data_29_40) 
);
defparam exu2mprf_rd_data_26_s4.INIT=16'hB0BB;
  LUT4 exu2mprf_rd_data_26_s5 (
    .F(exu2mprf_rd_data_26_9),
    .I0(exu2mprf_rd_data_26_17),
    .I1(exu2mprf_rd_data_30_39),
    .I2(exu2mprf_rd_data_26_18),
    .I3(exu2mprf_rd_data_26_19) 
);
defparam exu2mprf_rd_data_26_s5.INIT=16'h000B;
  LUT4 exu2mprf_rd_data_26_s7 (
    .F(exu2mprf_rd_data_26_11),
    .I0(main_sum_res[26]),
    .I1(exu2mprf_rd_data_26_29),
    .I2(exu2mprf_rd_data_29_30),
    .I3(exu2mprf_rd_data_28_10) 
);
defparam exu2mprf_rd_data_26_s7.INIT=16'hF53F;
  LUT4 exu2mprf_rd_data_26_s8 (
    .F(exu2mprf_rd_data_26_12),
    .I0(exu2mprf_rd_data_26_21),
    .I1(exu2mprf_rd_data_31_8),
    .I2(inc_pc_0[26]),
    .I3(exu2mprf_rd_data_11_4) 
);
defparam exu2mprf_rd_data_26_s8.INIT=16'hEEF0;
  LUT4 exu2mprf_rd_data_25_s4 (
    .F(exu2mprf_rd_data_25_8),
    .I0(exu2mprf_rd_data_26_18),
    .I1(exu2mprf_rd_data_25_13),
    .I2(exu2mprf_rd_data_25_14),
    .I3(exu2mprf_rd_data_30_10) 
);
defparam exu2mprf_rd_data_25_s4.INIT=16'hEF00;
  LUT4 exu2mprf_rd_data_25_s5 (
    .F(exu2mprf_rd_data_25_9),
    .I0(main_sum_res[25]),
    .I1(exu2mprf_rd_data_25_15),
    .I2(exu2mprf_rd_data_29_30),
    .I3(exu2mprf_rd_data_28_10) 
);
defparam exu2mprf_rd_data_25_s5.INIT=16'hF53C;
  LUT4 exu2mprf_rd_data_25_s6 (
    .F(exu2mprf_rd_data_25_10),
    .I0(exu2mprf_rd_data_25_16),
    .I1(exu2mprf_rd_data_31_8),
    .I2(inc_pc_0[25]),
    .I3(exu2mprf_rd_data_11_4) 
);
defparam exu2mprf_rd_data_25_s6.INIT=16'hEEF0;
  LUT4 exu2mprf_rd_data_25_s8 (
    .F(exu2mprf_rd_data_25_12),
    .I0(csr_mcause_ec_next_0_16),
    .I1(csr_mcause_ec_next_0_15),
    .I2(exu2mprf_rd_data_25_35),
    .I3(funct3[2]) 
);
defparam exu2mprf_rd_data_25_s8.INIT=16'hBBB0;
  LUT4 exu2mprf_rd_data_24_s4 (
    .F(exu2mprf_rd_data_24_8),
    .I0(\idu2exu_cmd.lsu_cmd_0_6 ),
    .I1(exu2mprf_rd_data_24_12),
    .I2(exu2mprf_rd_addr_3_24),
    .I3(exu2mprf_rd_data_24_13) 
);
defparam exu2mprf_rd_data_24_s4.INIT=16'h8F00;
  LUT4 exu2mprf_rd_data_24_s5 (
    .F(exu2mprf_rd_data_24_9),
    .I0(exu2mprf_rd_data_24_14),
    .I1(exu2mprf_rd_data_30_39),
    .I2(exu2mprf_rd_data_24_15),
    .I3(exu2mprf_rd_data_24_16) 
);
defparam exu2mprf_rd_data_24_s5.INIT=16'h00B0;
  LUT4 exu2mprf_rd_data_24_s6 (
    .F(exu2mprf_rd_data_24_10),
    .I0(exu2mprf_rd_data_24_30),
    .I1(exu2mprf_rd_data_29_30),
    .I2(exu2mprf_rd_data_28_36),
    .I3(exu2mprf_rd_data_24_18) 
);
defparam exu2mprf_rd_data_24_s6.INIT=16'h0D00;
  LUT3 exu2mprf_rd_data_24_s7 (
    .F(exu2mprf_rd_data_24_11),
    .I0(exu2mprf_rd_data_24_19),
    .I1(exu2mprf_rd_data_31_16),
    .I2(exu2mprf_rd_data_31_8) 
);
defparam exu2mprf_rd_data_24_s7.INIT=8'h0E;
  LUT4 exu2mprf_rd_data_23_s3 (
    .F(exu2mprf_rd_data_23_7),
    .I0(timer_dmem_rdata[23]),
    .I1(exu2mprf_rd_data_31_14),
    .I2(exu2mprf_rd_data_23_10),
    .I3(exu2mprf_rd_data_31_16) 
);
defparam exu2mprf_rd_data_23_s3.INIT=16'h00F8;
  LUT4 exu2mprf_rd_data_23_s4 (
    .F(exu2mprf_rd_data_23_8),
    .I0(ialu_main_op2_0[3]),
    .I1(exu2mprf_rd_data_23_11),
    .I2(exu2mprf_rd_data_23_12),
    .I3(exu2mprf_rd_data_23_13) 
);
defparam exu2mprf_rd_data_23_s4.INIT=16'h4F00;
  LUT4 exu2mprf_rd_data_23_s5 (
    .F(exu2mprf_rd_data_23_9),
    .I0(exu2mprf_rd_data_23_22),
    .I1(exu2mprf_rd_data_29_30),
    .I2(exu2mprf_rd_data_28_36),
    .I3(exu2mprf_rd_data_23_15) 
);
defparam exu2mprf_rd_data_23_s5.INIT=16'h0D00;
  LUT4 exu2mprf_rd_data_22_s4 (
    .F(exu2mprf_rd_data_22_8),
    .I0(main_sum_res[22]),
    .I1(exu2mprf_rd_data_22_12),
    .I2(exu2mprf_rd_data_29_30),
    .I3(exu2mprf_rd_data_28_10) 
);
defparam exu2mprf_rd_data_22_s4.INIT=16'hF53C;
  LUT2 exu2mprf_rd_data_22_s5 (
    .F(exu2mprf_rd_data_22_9),
    .I0(exu2mprf_rd_data_30_39),
    .I1(exu2mprf_rd_data_22_13) 
);
defparam exu2mprf_rd_data_22_s5.INIT=4'h8;
  LUT4 exu2mprf_rd_data_22_s6 (
    .F(exu2mprf_rd_data_22_10),
    .I0(exu2mprf_rd_data_22_14),
    .I1(exu2mprf_rd_data_29_40),
    .I2(exu2mprf_rd_data_22_25),
    .I3(exu2mprf_rd_data_22_16) 
);
defparam exu2mprf_rd_data_22_s6.INIT=16'h0B00;
  LUT4 exu2mprf_rd_data_22_s7 (
    .F(exu2mprf_rd_data_22_11),
    .I0(exu2mprf_rd_data_31_8),
    .I1(exu2mprf_rd_data_22_17),
    .I2(inc_pc_0[22]),
    .I3(exu2mprf_rd_data_11_4) 
);
defparam exu2mprf_rd_data_22_s7.INIT=16'hEEF0;
  LUT4 exu2mprf_rd_data_21_s3 (
    .F(exu2mprf_rd_data_21_7),
    .I0(timer_dmem_rdata[21]),
    .I1(exu2mprf_rd_data_31_14),
    .I2(exu2mprf_rd_data_21_10),
    .I3(exu2mprf_rd_data_31_16) 
);
defparam exu2mprf_rd_data_21_s3.INIT=16'h00F8;
  LUT4 exu2mprf_rd_data_21_s4 (
    .F(exu2mprf_rd_data_21_8),
    .I0(exu2mprf_rd_data_21_11),
    .I1(ialu_main_op2_0[4]),
    .I2(exu2mprf_rd_data_21_12),
    .I3(exu2mprf_rd_data_22_25) 
);
defparam exu2mprf_rd_data_21_s4.INIT=16'h000D;
  LUT2 exu2mprf_rd_data_21_s5 (
    .F(exu2mprf_rd_data_21_9),
    .I0(exu2mprf_rd_data_28_36),
    .I1(exu2mprf_rd_data_21_13) 
);
defparam exu2mprf_rd_data_21_s5.INIT=4'h4;
  LUT3 exu2mprf_rd_data_20_s3 (
    .F(exu2mprf_rd_data_20_7),
    .I0(exu2mprf_rd_data_20_10),
    .I1(exu2mprf_rd_data_31_16),
    .I2(exu2mprf_rd_data_31_8) 
);
defparam exu2mprf_rd_data_20_s3.INIT=8'h0E;
  LUT4 exu2mprf_rd_data_20_s4 (
    .F(exu2mprf_rd_data_20_8),
    .I0(exu2mprf_rd_data_22_25),
    .I1(exu2mprf_rd_data_20_11),
    .I2(exu2mprf_rd_data_20_12),
    .I3(exu2mprf_rd_data_30_10) 
);
defparam exu2mprf_rd_data_20_s4.INIT=16'hFE00;
  LUT4 exu2mprf_rd_data_20_s5 (
    .F(exu2mprf_rd_data_20_9),
    .I0(main_sum_res[20]),
    .I1(exu2mprf_rd_data_20_13),
    .I2(exu2mprf_rd_data_29_30),
    .I3(exu2mprf_rd_data_28_10) 
);
defparam exu2mprf_rd_data_20_s5.INIT=16'hF53C;
  LUT4 exu2mprf_rd_data_19_s3 (
    .F(exu2mprf_rd_data_19_7),
    .I0(exu2mprf_rd_data_22_25),
    .I1(exu2mprf_rd_data_19_10),
    .I2(exu2mprf_rd_data_19_11),
    .I3(exu2mprf_rd_data_30_10) 
);
defparam exu2mprf_rd_data_19_s3.INIT=16'hBF00;
  LUT4 exu2mprf_rd_data_19_s4 (
    .F(exu2mprf_rd_data_19_8),
    .I0(main_sum_res[19]),
    .I1(exu2mprf_rd_data_19_12),
    .I2(exu2mprf_rd_data_28_10),
    .I3(exu2mprf_rd_data_29_30) 
);
defparam exu2mprf_rd_data_19_s4.INIT=16'hF35C;
  LUT3 exu2mprf_rd_data_19_s5 (
    .F(exu2mprf_rd_data_19_9),
    .I0(exu2mprf_rd_data_19_13),
    .I1(exu2mprf_rd_data_31_16),
    .I2(exu2mprf_rd_data_31_8) 
);
defparam exu2mprf_rd_data_19_s5.INIT=8'h0E;
  LUT4 exu2mprf_rd_data_18_s2 (
    .F(exu2mprf_rd_data_18_6),
    .I0(exu2mprf_rd_data_18_10),
    .I1(exu2mprf_rd_data_31_8),
    .I2(exu2mprf_rd_data_11_4),
    .I3(exu2mprf_rd_data_31_31) 
);
defparam exu2mprf_rd_data_18_s2.INIT=16'hEF00;
  LUT4 exu2mprf_rd_data_18_s3 (
    .F(exu2mprf_rd_data_18_7),
    .I0(\idu2exu_cmd.imm_18 ),
    .I1(ahb_dmem_addr[18]),
    .I2(exu2mprf_rd_data_24_32),
    .I3(exu2mprf_rd_data_11_4) 
);
defparam exu2mprf_rd_data_18_s3.INIT=16'h5FC0;
  LUT4 exu2mprf_rd_data_18_s4 (
    .F(exu2mprf_rd_data_18_8),
    .I0(exu2mprf_rd_data_18_11),
    .I1(exu2mprf_rd_data_26_27),
    .I2(exu2mprf_rd_data_18_12),
    .I3(exu2mprf_rd_data_18_13) 
);
defparam exu2mprf_rd_data_18_s4.INIT=16'h0B00;
  LUT4 exu2mprf_rd_data_18_s5 (
    .F(exu2mprf_rd_data_18_9),
    .I0(n5_4_12),
    .I1(main_sum_res[18]),
    .I2(exu2mprf_rd_data_28_36),
    .I3(exu2mprf_rd_data_18_14) 
);
defparam exu2mprf_rd_data_18_s5.INIT=16'h0007;
  LUT4 exu2mprf_rd_data_17_s3 (
    .F(exu2mprf_rd_data_17_7),
    .I0(exu2mprf_rd_data_31_14),
    .I1(timer_dmem_rdata[17]),
    .I2(exu2mprf_rd_data_17_24),
    .I3(exu2mprf_rd_data_31_16) 
);
defparam exu2mprf_rd_data_17_s3.INIT=16'h00F8;
  LUT4 exu2mprf_rd_data_17_s4 (
    .F(exu2mprf_rd_data_17_8),
    .I0(exu2mprf_rd_data_17_30),
    .I1(exu2mprf_rd_data_17_12),
    .I2(exu2mprf_rd_data_17_13),
    .I3(exu2mprf_rd_data_30_10) 
);
defparam exu2mprf_rd_data_17_s4.INIT=16'h2F00;
  LUT4 exu2mprf_rd_data_17_s5 (
    .F(exu2mprf_rd_data_17_9),
    .I0(exu2mprf_rd_data_17_28),
    .I1(exu2mprf_rd_data_28_36),
    .I2(exu2mprf_rd_data_29_30),
    .I3(exu2mprf_rd_data_17_15) 
);
defparam exu2mprf_rd_data_17_s5.INIT=16'h0130;
  LUT4 exu2mprf_rd_data_16_s3 (
    .F(exu2mprf_rd_data_16_7),
    .I0(exu2mprf_rd_data_16_13),
    .I1(exu2mprf_rd_data_28_38),
    .I2(ialu_main_op2_0[4]),
    .I3(exu2mprf_rd_data_28_20) 
);
defparam exu2mprf_rd_data_16_s3.INIT=16'h3A00;
  LUT4 exu2mprf_rd_data_16_s4 (
    .F(exu2mprf_rd_data_16_8),
    .I0(exu2mprf_rd_data_16_14),
    .I1(exu2mprf_rd_data_16_15),
    .I2(ialu_main_op2_0[3]),
    .I3(exu2mprf_rd_data_12_34) 
);
defparam exu2mprf_rd_data_16_s4.INIT=16'hA300;
  LUT4 exu2mprf_rd_data_16_s5 (
    .F(exu2mprf_rd_data_16_9),
    .I0(exu2mprf_rd_data_16_24),
    .I1(exu2mprf_rd_data_29_22),
    .I2(exu2mprf_rd_data_28_38),
    .I3(ialu_main_op2_0[4]) 
);
defparam exu2mprf_rd_data_16_s5.INIT=16'h0700;
  LUT4 exu2mprf_rd_data_16_s7 (
    .F(exu2mprf_rd_data_16_11),
    .I0(main_sum_res[16]),
    .I1(exu2mprf_rd_data_16_26),
    .I2(exu2mprf_rd_data_29_30),
    .I3(exu2mprf_rd_data_28_10) 
);
defparam exu2mprf_rd_data_16_s7.INIT=16'hF53F;
  LUT3 exu2mprf_rd_data_16_s8 (
    .F(exu2mprf_rd_data_16_12),
    .I0(exu2mprf_rd_data_16_30),
    .I1(exu2mprf_rd_data_16_19),
    .I2(exu2mprf_rd_data_25_7) 
);
defparam exu2mprf_rd_data_16_s8.INIT=8'hCA;
  LUT4 exu2mprf_rd_data_15_s3 (
    .F(exu2mprf_rd_data_15_7),
    .I0(exu2mprf_rd_data_15_19),
    .I1(exu2mprf_rd_data_22_25),
    .I2(exu2mprf_rd_data_15_11),
    .I3(exu2mprf_rd_data_30_10) 
);
defparam exu2mprf_rd_data_15_s3.INIT=16'hEF00;
  LUT4 exu2mprf_rd_data_15_s4 (
    .F(exu2mprf_rd_data_15_8),
    .I0(exu2mprf_rd_data_29_30),
    .I1(main_sum_res[15]),
    .I2(exu2mprf_rd_data_15_12),
    .I3(exu2mprf_rd_data_28_10) 
);
defparam exu2mprf_rd_data_15_s4.INIT=16'hBBF0;
  LUT3 exu2mprf_rd_data_15_s5 (
    .F(exu2mprf_rd_data_15_9),
    .I0(exu2mprf_rd_data_15_13),
    .I1(exu2mprf_rd_data_15_14),
    .I2(exu2mprf_rd_data_14_7) 
);
defparam exu2mprf_rd_data_15_s5.INIT=8'h0B;
  LUT3 exu2mprf_rd_data_14_s3 (
    .F(exu2mprf_rd_data_14_7),
    .I0(exu2mprf_rd_data_14_12),
    .I1(lsu_cmd_ff[0]),
    .I2(exu2mprf_rd_data_15_13) 
);
defparam exu2mprf_rd_data_14_s3.INIT=8'hB0;
  LUT4 exu2mprf_rd_data_14_s4 (
    .F(exu2mprf_rd_data_14_8),
    .I0(exu2mprf_rd_data_31_14),
    .I1(timer_dmem_rdata[14]),
    .I2(exu2mprf_rd_data_14_13),
    .I3(exu2mprf_rd_data_14_14) 
);
defparam exu2mprf_rd_data_14_s4.INIT=16'h0700;
  LUT4 exu2mprf_rd_data_14_s5 (
    .F(exu2mprf_rd_data_14_9),
    .I0(main_sum_res[14]),
    .I1(exu2mprf_rd_data_28_10),
    .I2(exu2mprf_rd_data_14_26),
    .I3(exu2mprf_rd_data_29_30) 
);
defparam exu2mprf_rd_data_14_s5.INIT=16'h00F8;
  LUT4 exu2mprf_rd_data_14_s6 (
    .F(exu2mprf_rd_data_14_10),
    .I0(n5_4_3),
    .I1(ialu_main_op2_0[14]),
    .I2(mprf2exu_rs1_data_o_0_189),
    .I3(exu2mprf_rd_data_31_37) 
);
defparam exu2mprf_rd_data_14_s6.INIT=16'h7C00;
  LUT4 exu2mprf_rd_data_14_s7 (
    .F(exu2mprf_rd_data_14_11),
    .I0(exu2mprf_rd_data_14_16),
    .I1(exu2mprf_rd_data_14_17),
    .I2(exu2mprf_rd_data_30_10),
    .I3(exu2mprf_rd_data_26_5) 
);
defparam exu2mprf_rd_data_14_s7.INIT=16'h8F00;
  LUT4 exu2mprf_rd_data_13_s3 (
    .F(exu2mprf_rd_data_13_7),
    .I0(exu2mprf_rd_data_31_14),
    .I1(timer_dmem_rdata[13]),
    .I2(exu2mprf_rd_data_13_11),
    .I3(exu2mprf_rd_data_13_12) 
);
defparam exu2mprf_rd_data_13_s3.INIT=16'h0700;
  LUT4 exu2mprf_rd_data_13_s4 (
    .F(exu2mprf_rd_data_13_8),
    .I0(main_sum_res[13]),
    .I1(exu2mprf_rd_data_28_10),
    .I2(exu2mprf_rd_data_13_20),
    .I3(exu2mprf_rd_data_29_30) 
);
defparam exu2mprf_rd_data_13_s4.INIT=16'h00F8;
  LUT4 exu2mprf_rd_data_13_s5 (
    .F(exu2mprf_rd_data_13_9),
    .I0(n5_4_3),
    .I1(ialu_main_op2_0[13]),
    .I2(mprf2exu_rs1_data_o_0_191),
    .I3(exu2mprf_rd_data_31_37) 
);
defparam exu2mprf_rd_data_13_s5.INIT=16'h7C00;
  LUT4 exu2mprf_rd_data_13_s6 (
    .F(exu2mprf_rd_data_13_10),
    .I0(exu2mprf_rd_data_13_14),
    .I1(exu2mprf_rd_data_13_15),
    .I2(exu2mprf_rd_data_30_10),
    .I3(exu2mprf_rd_data_26_5) 
);
defparam exu2mprf_rd_data_13_s6.INIT=16'h8F00;
  LUT4 exu2mprf_rd_data_12_s4 (
    .F(exu2mprf_rd_data_12_8),
    .I0(exu2mprf_rd_data_16_24),
    .I1(n36_71),
    .I2(ialu_main_op2_0[2]),
    .I3(exu2mprf_rd_data_12_14) 
);
defparam exu2mprf_rd_data_12_s4.INIT=16'h5F30;
  LUT3 exu2mprf_rd_data_12_s5 (
    .F(exu2mprf_rd_data_12_9),
    .I0(exu2mprf_rd_data_12_15),
    .I1(exu2mprf_rd_data_28_20),
    .I2(exu2mprf_rd_data_12_30) 
);
defparam exu2mprf_rd_data_12_s5.INIT=8'h0B;
  LUT4 exu2mprf_rd_data_12_s7 (
    .F(exu2mprf_rd_data_12_11),
    .I0(main_sum_res[12]),
    .I1(exu2mprf_rd_data_12_24),
    .I2(exu2mprf_rd_data_29_30),
    .I3(exu2mprf_rd_data_28_10) 
);
defparam exu2mprf_rd_data_12_s7.INIT=16'h05CF;
  LUT4 exu2mprf_rd_data_11_s3 (
    .F(exu2mprf_rd_data_11_7),
    .I0(exu2mprf_rd_data_11_24),
    .I1(exu2mprf_rd_data_28_36),
    .I2(exu2mprf_rd_data_29_30),
    .I3(exu2mprf_rd_data_11_11) 
);
defparam exu2mprf_rd_data_11_s3.INIT=16'h0130;
  LUT4 exu2mprf_rd_data_11_s4 (
    .F(exu2mprf_rd_data_11_8),
    .I0(exu2mprf_rd_data_11_12),
    .I1(exu2mprf_rd_data_11_13),
    .I2(exu2mprf_rd_data_30_10),
    .I3(exu2mprf_rd_data_26_5) 
);
defparam exu2mprf_rd_data_11_s4.INIT=16'h4F00;
  LUT4 exu2mprf_rd_data_10_s3 (
    .F(exu2mprf_rd_data_10_7),
    .I0(exu2mprf_rd_data_31_14),
    .I1(timer_dmem_rdata[10]),
    .I2(exu2mprf_rd_data_10_11),
    .I3(exu2mprf_rd_data_14_14) 
);
defparam exu2mprf_rd_data_10_s3.INIT=16'h0700;
  LUT4 exu2mprf_rd_data_10_s4 (
    .F(exu2mprf_rd_data_10_8),
    .I0(ialu_main_op2_0[3]),
    .I1(exu2mprf_rd_data_10_12),
    .I2(exu2mprf_rd_data_10_13),
    .I3(exu2mprf_rd_data_10_14) 
);
defparam exu2mprf_rd_data_10_s4.INIT=16'h0E00;
  LUT4 exu2mprf_rd_data_10_s5 (
    .F(exu2mprf_rd_data_10_9),
    .I0(exu2mprf_rd_data_10_23),
    .I1(exu2mprf_rd_data_28_36),
    .I2(exu2mprf_rd_data_29_30),
    .I3(exu2mprf_rd_data_10_16) 
);
defparam exu2mprf_rd_data_10_s5.INIT=16'h0130;
  LUT4 exu2mprf_rd_data_9_s4 (
    .F(exu2mprf_rd_data_9_8),
    .I0(main_sum_res[9]),
    .I1(exu2mprf_rd_data_9_22),
    .I2(exu2mprf_rd_data_29_30),
    .I3(exu2mprf_rd_data_28_10) 
);
defparam exu2mprf_rd_data_9_s4.INIT=16'h05CF;
  LUT4 exu2mprf_rd_data_9_s5 (
    .F(exu2mprf_rd_data_9_9),
    .I0(exu2mprf_rd_data_28_20),
    .I1(exu2mprf_rd_data_9_13),
    .I2(exu2mprf_rd_data_9_14),
    .I3(ialu_main_op2_0[4]) 
);
defparam exu2mprf_rd_data_9_s5.INIT=16'hDDF0;
  LUT4 exu2mprf_rd_data_9_s6 (
    .F(exu2mprf_rd_data_9_10),
    .I0(exu2mprf_rd_data_14_7),
    .I1(exu2mprf_rd_data_9_15),
    .I2(inc_pc_0[9]),
    .I3(exu2mprf_rd_data_11_4) 
);
defparam exu2mprf_rd_data_9_s6.INIT=16'hEE0F;
  LUT3 exu2mprf_rd_data_8_s4 (
    .F(exu2mprf_rd_data_8_8),
    .I0(exu2mprf_rd_data_15_13),
    .I1(exu2mprf_rd_data_8_13),
    .I2(exu2mprf_rd_data_14_7) 
);
defparam exu2mprf_rd_data_8_s4.INIT=8'h0B;
  LUT4 exu2mprf_rd_data_8_s5 (
    .F(exu2mprf_rd_data_8_9),
    .I0(exu2mprf_rd_data_24_14),
    .I1(exu2mprf_rd_data_12_34),
    .I2(exu2mprf_rd_data_8_14),
    .I3(exu2mprf_rd_data_30_10) 
);
defparam exu2mprf_rd_data_8_s5.INIT=16'h4F00;
  LUT4 exu2mprf_rd_data_8_s6 (
    .F(exu2mprf_rd_data_8_10),
    .I0(main_sum_res[8]),
    .I1(exu2mprf_rd_data_8_15),
    .I2(exu2mprf_rd_data_28_10),
    .I3(exu2mprf_rd_data_29_30) 
);
defparam exu2mprf_rd_data_8_s6.INIT=16'hF35C;
  LUT4 exu2mprf_rd_data_8_s7 (
    .F(exu2mprf_rd_data_8_11),
    .I0(\idu2exu_cmd.imm_31_21 ),
    .I1(\idu2exu_cmd.imm_29_6 ),
    .I2(n47_10),
    .I3(exu2mprf_rd_data_8_16) 
);
defparam exu2mprf_rd_data_8_s7.INIT=16'h00F4;
  LUT4 exu2mprf_rd_data_7_s2 (
    .F(exu2mprf_rd_data_7_6),
    .I0(exu2mprf_rd_data_7_9),
    .I1(exu2mprf_rd_data_7_10),
    .I2(exu2mprf_rd_data_30_10),
    .I3(exu2mprf_rd_data_26_5) 
);
defparam exu2mprf_rd_data_7_s2.INIT=16'h1F00;
  LUT4 exu2mprf_rd_data_6_s1 (
    .F(exu2mprf_rd_data_6_5),
    .I0(exu2mprf_rd_data_6_8),
    .I1(exu2mprf_rd_data_6_9),
    .I2(exu2mprf_rd_data_30_10),
    .I3(exu2mprf_rd_data_26_5) 
);
defparam exu2mprf_rd_data_6_s1.INIT=16'h4F00;
  LUT4 exu2mprf_rd_data_6_s2 (
    .F(exu2mprf_rd_data_6_6),
    .I0(exu2mprf_rd_data_6_22),
    .I1(exu2mprf_rd_data_29_30),
    .I2(exu2mprf_rd_data_28_36),
    .I3(exu2mprf_rd_data_6_11) 
);
defparam exu2mprf_rd_data_6_s2.INIT=16'h0D00;
  LUT4 exu2mprf_rd_data_6_s3 (
    .F(exu2mprf_rd_data_6_7),
    .I0(exu2mprf_rd_data_6_12),
    .I1(inc_pc_0[6]),
    .I2(exu2mprf_rd_data_11_4),
    .I3(exu2mprf_rd_data_31_31) 
);
defparam exu2mprf_rd_data_6_s3.INIT=16'h5C00;
  LUT4 exu2mprf_rd_data_5_s1 (
    .F(exu2mprf_rd_data_5_5),
    .I0(exu2mprf_rd_data_21_11),
    .I1(exu2mprf_rd_data_5_8),
    .I2(ialu_main_op2_0[4]),
    .I3(exu2mprf_rd_data_30_10) 
);
defparam exu2mprf_rd_data_5_s1.INIT=16'hA300;
  LUT2 exu2mprf_rd_data_5_s2 (
    .F(exu2mprf_rd_data_5_6),
    .I0(exu2mprf_rd_data_28_36),
    .I1(exu2mprf_rd_data_5_9) 
);
defparam exu2mprf_rd_data_5_s2.INIT=4'h4;
  LUT3 exu2mprf_rd_data_5_s3 (
    .F(exu2mprf_rd_data_5_7),
    .I0(exu2mprf_rd_data_5_10),
    .I1(exu2mprf_rd_data_31_31),
    .I2(exu2mprf_rd_data_24_32) 
);
defparam exu2mprf_rd_data_5_s3.INIT=8'h07;
  LUT4 exu2mprf_rd_data_4_s4 (
    .F(exu2mprf_rd_data_4_8),
    .I0(timer_dmem_rdata[4]),
    .I1(exu2mprf_rd_data_4_12),
    .I2(port_sel_r[0]),
    .I3(port_sel_r[1]) 
);
defparam exu2mprf_rd_data_4_s4.INIT=16'hF5CF;
  LUT4 exu2mprf_rd_data_4_s5 (
    .F(exu2mprf_rd_data_4_9),
    .I0(exu2mprf_rd_data_4_13),
    .I1(exu2mprf_rd_data_4_14),
    .I2(ialu_main_op2_0[4]),
    .I3(exu2mprf_rd_data_30_10) 
);
defparam exu2mprf_rd_data_4_s5.INIT=16'hA300;
  LUT4 exu2mprf_rd_data_4_s6 (
    .F(exu2mprf_rd_data_4_10),
    .I0(exu2mprf_rd_data_29_30),
    .I1(main_sum_res[4]),
    .I2(exu2mprf_rd_data_4_15),
    .I3(exu2mprf_rd_data_28_10) 
);
defparam exu2mprf_rd_data_4_s6.INIT=16'hBBF0;
  LUT3 exu2mprf_rd_data_3_s3 (
    .F(exu2mprf_rd_data_3_7),
    .I0(exu2mprf_rd_data_3_14),
    .I1(exu2mprf_rd_data_27_14),
    .I2(ialu_main_op2_0[3]) 
);
defparam exu2mprf_rd_data_3_s3.INIT=8'hCA;
  LUT4 exu2mprf_rd_data_3_s5 (
    .F(exu2mprf_rd_data_3_9),
    .I0(exu2mprf_rd_data_3_16),
    .I1(exu2mprf_rd_data_3_28),
    .I2(exu2mprf_rd_data_3_18),
    .I3(ialu_main_op2_0[4]) 
);
defparam exu2mprf_rd_data_3_s5.INIT=16'h7770;
  LUT4 exu2mprf_rd_data_3_s7 (
    .F(exu2mprf_rd_data_3_11),
    .I0(exu2mprf_rd_data_3_30),
    .I1(main_sum_res[3]),
    .I2(exu2mprf_rd_data_29_30),
    .I3(exu2mprf_rd_data_28_10) 
);
defparam exu2mprf_rd_data_3_s7.INIT=16'h03F5;
  LUT4 exu2mprf_rd_data_2_s3 (
    .F(exu2mprf_rd_data_2_7),
    .I0(exu2mprf_rd_data_3_28),
    .I1(exu2mprf_rd_data_18_11),
    .I2(exu2mprf_rd_data_2_12),
    .I3(exu2mprf_rd_data_2_13) 
);
defparam exu2mprf_rd_data_2_s3.INIT=16'h0D00;
  LUT4 exu2mprf_rd_data_2_s4 (
    .F(exu2mprf_rd_data_2_8),
    .I0(n5_4_12),
    .I1(main_sum_res[2]),
    .I2(exu2mprf_rd_data_28_36),
    .I3(exu2mprf_rd_data_2_14) 
);
defparam exu2mprf_rd_data_2_s4.INIT=16'h0007;
  LUT4 exu2mprf_rd_data_2_s5 (
    .F(exu2mprf_rd_data_2_9),
    .I0(exu2mprf_rd_data_2_15),
    .I1(exu2mprf_rd_data_2_16),
    .I2(dmem_rdata_shift_reg[1]),
    .I3(exu2mprf_rd_data_2_17) 
);
defparam exu2mprf_rd_data_2_s5.INIT=16'h5300;
  LUT4 exu2mprf_rd_data_2_s6 (
    .F(exu2mprf_rd_data_2_10),
    .I0(exu2mprf_rd_data_4_11),
    .I1(ahb_dmem_hrdata[2]),
    .I2(timer_dmem_rdata[2]),
    .I3(exu2mprf_rd_data_31_14) 
);
defparam exu2mprf_rd_data_2_s6.INIT=16'h0777;
  LUT4 exu2mprf_rd_data_1_s3 (
    .F(exu2mprf_rd_data_1_7),
    .I0(exu2mprf_rd_data_2_15),
    .I1(exu2mprf_rd_data_1_11),
    .I2(dmem_rdata_shift_reg[1]),
    .I3(exu2mprf_rd_data_2_17) 
);
defparam exu2mprf_rd_data_1_s3.INIT=16'h5300;
  LUT4 exu2mprf_rd_data_1_s4 (
    .F(exu2mprf_rd_data_1_8),
    .I0(exu2mprf_rd_data_4_11),
    .I1(ahb_dmem_hrdata[1]),
    .I2(timer_dmem_rdata[1]),
    .I3(exu2mprf_rd_data_31_14) 
);
defparam exu2mprf_rd_data_1_s4.INIT=16'h0777;
  LUT4 exu2mprf_rd_data_1_s5 (
    .F(exu2mprf_rd_data_1_9),
    .I0(exu2mprf_rd_data_28_20),
    .I1(exu2mprf_rd_data_17_12),
    .I2(exu2mprf_rd_data_1_12),
    .I3(ialu_main_op2_0[4]) 
);
defparam exu2mprf_rd_data_1_s5.INIT=16'hDDF0;
  LUT4 exu2mprf_rd_data_1_s6 (
    .F(exu2mprf_rd_data_1_10),
    .I0(exu2mprf_rd_data_1_21),
    .I1(exu2mprf_rd_data_28_36),
    .I2(exu2mprf_rd_data_29_30),
    .I3(exu2mprf_rd_data_1_14) 
);
defparam exu2mprf_rd_data_1_s6.INIT=16'h0130;
  LUT4 exu2mprf_rd_data_0_s3 (
    .F(exu2mprf_rd_data_0_7),
    .I0(exu2mprf_rd_data_0_11),
    .I1(exu2mprf_rd_data_0_12),
    .I2(exu2mprf_rd_data_0_13),
    .I3(exu2mprf_rd_data_28_10) 
);
defparam exu2mprf_rd_data_0_s3.INIT=16'hBB0F;
  LUT4 exu2mprf_rd_data_0_s4 (
    .F(exu2mprf_rd_data_0_8),
    .I0(exu2mprf_rd_data_30_10),
    .I1(exu2mprf_rd_data_0_14),
    .I2(exu2mprf_rd_data_0_15),
    .I3(exu2mprf_rd_data_0_12) 
);
defparam exu2mprf_rd_data_0_s4.INIT=16'h0DDD;
  LUT4 exu2mprf_rd_data_0_s5 (
    .F(exu2mprf_rd_data_0_9),
    .I0(dmem_rdata_local_24),
    .I1(dmem_rdata_shift_reg[0]),
    .I2(exu2mprf_rd_data_0_16),
    .I3(exu2mprf_rd_data_2_17) 
);
defparam exu2mprf_rd_data_0_s5.INIT=16'h0B00;
  LUT4 exu2mprf_rd_data_0_s6 (
    .F(exu2mprf_rd_data_0_10),
    .I0(exu2mprf_rd_data_4_11),
    .I1(ahb_dmem_hrdata[0]),
    .I2(timer_dmem_rdata[0]),
    .I3(exu2mprf_rd_data_31_14) 
);
defparam exu2mprf_rd_data_0_s6.INIT=16'h0777;
  LUT2 exu2mprf_rs2_addr_0_s3 (
    .F(exu2mprf_rs2_addr_0_7),
    .I0(funct3[1]),
    .I1(exu2csr_rw_addr_0_23) 
);
defparam exu2mprf_rs2_addr_0_s3.INIT=4'h9;
  LUT3 exu2mprf_rs2_addr_0_s4 (
    .F(exu2mprf_rs2_addr_0_8),
    .I0(funct3[0]),
    .I1(funct3_2_6),
    .I2(funct3_2_7) 
);
defparam exu2mprf_rs2_addr_0_s4.INIT=8'h01;
  LUT3 exu2mprf_rs1_addr_3_s2 (
    .F(exu2mprf_rs1_addr_3_6),
    .I0(exu2csr_rw_addr_0_23),
    .I1(exu2csr_rw_addr_10_3),
    .I2(csr_w_data_2_12) 
);
defparam exu2mprf_rs1_addr_3_s2.INIT=8'h40;
  LUT4 exu2mprf_rs1_addr_3_s3 (
    .F(exu2mprf_rs1_addr_3_7),
    .I0(exu2mprf_rs1_addr_3_8),
    .I1(funct3[0]),
    .I2(funct3[1]),
    .I3(exu2csr_rw_addr_0_23) 
);
defparam exu2mprf_rs1_addr_3_s3.INIT=16'hAECF;
  LUT3 ialu_main_op2_31_s5 (
    .F(ialu_main_op2_31_8),
    .I0(exu2csr_rw_addr_0_20),
    .I1(tcm_imem_rdata_19),
    .I2(exu2csr_rw_addr_4_5) 
);
defparam ialu_main_op2_31_s5.INIT=8'h02;
  LUT4 ialu_main_op2_31_s7 (
    .F(ialu_main_op2_31_10),
    .I0(funct3[0]),
    .I1(exu2csr_rw_addr_11_4),
    .I2(exu2csr_rw_addr_10_3),
    .I3(funct3[1]) 
);
defparam ialu_main_op2_31_s7.INIT=16'h00BF;
  LUT3 ialu_main_op2_31_s8 (
    .F(ialu_main_op2_31_11),
    .I0(exu2mprf_rd_addr_3_12),
    .I1(funct3[1]),
    .I2(funct3[0]) 
);
defparam ialu_main_op2_31_s8.INIT=8'h41;
  LUT4 ialu_addr_op1_31_s5 (
    .F(ialu_addr_op1_31_8),
    .I0(csr_mcause_ec_next_0_16),
    .I1(ifu2idu_instr_o_14_6),
    .I2(\idu2exu_cmd.lsu_cmd_0_6 ),
    .I3(exu2mprf_rd_addr_3_10) 
);
defparam ialu_addr_op1_31_s5.INIT=16'h0700;
  LUT3 n623_s3 (
    .F(n623_6),
    .I0(ahb_dmem_addr[22]),
    .I1(inc_pc_0[22]),
    .I2(q_rptr_upd_10) 
);
defparam n623_s3.INIT=8'h35;
  LUT4 pc_curr_next_4_s3 (
    .F(pc_curr_next_4_6),
    .I0(curr_pc_0[4]),
    .I1(n615_5),
    .I2(pc_curr_next_4_7),
    .I3(n615_7) 
);
defparam pc_curr_next_4_s3.INIT=16'h7077;
  LUT4 exu2mprf_rd_data_31_s9 (
    .F(exu2mprf_rd_data_31_13),
    .I0(exu2mprf_rd_data_15_14),
    .I1(exu2mprf_rd_data_14_12),
    .I2(lsu_cmd_ff[0]),
    .I3(lsu_cmd_ff[1]) 
);
defparam exu2mprf_rd_data_31_s9.INIT=16'hFACF;
  LUT2 exu2mprf_rd_data_31_s10 (
    .F(exu2mprf_rd_data_31_14),
    .I0(port_sel_r[0]),
    .I1(port_sel_r[1]) 
);
defparam exu2mprf_rd_data_31_s10.INIT=4'h4;
  LUT3 exu2mprf_rd_data_31_s11 (
    .F(exu2mprf_rd_data_31_15),
    .I0(dmem_rdata_shift_reg[0]),
    .I1(dmem_rdata_local_31),
    .I2(exu2mprf_rd_data_31_29) 
);
defparam exu2mprf_rd_data_31_s11.INIT=8'h40;
  LUT4 exu2mprf_rd_data_31_s12 (
    .F(exu2mprf_rd_data_31_16),
    .I0(lsu_cmd_ff[0]),
    .I1(lsu_cmd_ff[2]),
    .I2(lsu_cmd_ff[3]),
    .I3(lsu_cmd_ff[1]) 
);
defparam exu2mprf_rd_data_31_s12.INIT=16'h010E;
  LUT4 exu2mprf_rd_data_31_s15 (
    .F(exu2mprf_rd_data_31_19),
    .I0(exu2mprf_rd_data_31_22),
    .I1(exu2mprf_rd_data_31_23),
    .I2(exu2mprf_rd_data_28_20),
    .I3(ialu_main_op2_0[4]) 
);
defparam exu2mprf_rd_data_31_s15.INIT=16'h0305;
  LUT4 exu2mprf_rd_data_31_s16 (
    .F(exu2mprf_rd_data_31_20),
    .I0(ialu_main_op2_0[3]),
    .I1(exu2mprf_rd_data_31_33),
    .I2(exu2mprf_rd_data_29_40),
    .I3(exu2mprf_rd_data_28_38) 
);
defparam exu2mprf_rd_data_31_s16.INIT=16'h00BF;
  LUT4 exu2mprf_rd_data_30_s9 (
    .F(exu2mprf_rd_data_30_13),
    .I0(n2_99),
    .I1(exu2mprf_rd_data_30_22),
    .I2(ialu_main_op2_0[2]),
    .I3(exu2mprf_rd_data_30_23) 
);
defparam exu2mprf_rd_data_30_s9.INIT=16'h5FC0;
  LUT3 exu2mprf_rd_data_30_s11 (
    .F(exu2mprf_rd_data_30_15),
    .I0(exu2mprf_rd_data_28_36),
    .I1(exu2mprf_rd_data_28_10),
    .I2(exu2mprf_rd_data_30_24) 
);
defparam exu2mprf_rd_data_30_s11.INIT=8'h80;
  LUT4 exu2mprf_rd_data_30_s12 (
    .F(exu2mprf_rd_data_30_16),
    .I0(mprf2exu_rs1_data_o_0_157),
    .I1(mprf2exu_rs1_data_o_0_155),
    .I2(exu2mprf_rd_data_30_25),
    .I3(exu2mprf_rd_data_28_42) 
);
defparam exu2mprf_rd_data_30_s12.INIT=16'h5333;
  LUT4 exu2mprf_rd_data_30_s13 (
    .F(exu2mprf_rd_data_30_17),
    .I0(n2_79),
    .I1(n2_87),
    .I2(ialu_main_op2_0[2]),
    .I3(exu2mprf_rd_data_30_26) 
);
defparam exu2mprf_rd_data_30_s13.INIT=16'hFA0C;
  LUT4 exu2mprf_rd_data_30_s14 (
    .F(exu2mprf_rd_data_30_18),
    .I0(ialu_main_op2_0[3]),
    .I1(ialu_main_op2_0[2]),
    .I2(exu2mprf_rd_data_29_40),
    .I3(exu2mprf_rd_data_30_41) 
);
defparam exu2mprf_rd_data_30_s14.INIT=16'h1000;
  LUT4 exu2mprf_rd_data_30_s15 (
    .F(exu2mprf_rd_data_30_19),
    .I0(exu2mprf_rd_data_30_28),
    .I1(n47_10),
    .I2(exu2mprf_rd_data_30_29),
    .I3(exu2mprf_rd_data_30_30) 
);
defparam exu2mprf_rd_data_30_s15.INIT=16'hE0EE;
  LUT4 exu2mprf_rd_data_30_s16 (
    .F(exu2mprf_rd_data_30_20),
    .I0(n5_4_3),
    .I1(ialu_main_op2_0[30]),
    .I2(exu2mprf_rd_data_29_30),
    .I3(mprf2exu_rs1_data_o_0_157) 
);
defparam exu2mprf_rd_data_30_s16.INIT=16'h873F;
  LUT4 exu2mprf_rd_data_30_s17 (
    .F(exu2mprf_rd_data_30_21),
    .I0(exu2mprf_rd_data_31_14),
    .I1(timer_dmem_rdata[30]),
    .I2(exu2mprf_rd_data_31_15),
    .I3(exu2mprf_rd_data_31_16) 
);
defparam exu2mprf_rd_data_30_s17.INIT=16'h00F8;
  LUT3 exu2mprf_rd_data_29_s13 (
    .F(exu2mprf_rd_data_29_17),
    .I0(exu2mprf_rd_data_29_24),
    .I1(exu2mprf_rd_data_29_25),
    .I2(ialu_main_op2_0[3]) 
);
defparam exu2mprf_rd_data_29_s13.INIT=8'hCA;
  LUT4 exu2mprf_rd_data_29_s14 (
    .F(exu2mprf_rd_data_29_18),
    .I0(n30_17),
    .I1(mprf2exu_rs1_data_o_0_155),
    .I2(ialu_main_op2[1]),
    .I3(exu2mprf_rd_data_28_42) 
);
defparam exu2mprf_rd_data_29_s14.INIT=16'h3533;
  LUT4 exu2mprf_rd_data_29_s15 (
    .F(exu2mprf_rd_data_29_19),
    .I0(ialu_main_op2[0]),
    .I1(mprf2exu_rs1_data_o_0_155),
    .I2(n30_17),
    .I3(ialu_main_op2[1]) 
);
defparam exu2mprf_rd_data_29_s15.INIT=16'hBB0F;
  LUT4 exu2mprf_rd_data_29_s17 (
    .F(exu2mprf_rd_data_29_21),
    .I0(n35_49),
    .I1(exu2mprf_rd_data_12_34),
    .I2(exu2mprf_rd_data_29_26),
    .I3(exu2mprf_rd_data_29_22) 
);
defparam exu2mprf_rd_data_29_s17.INIT=16'h7FC0;
  LUT4 exu2mprf_rd_data_29_s18 (
    .F(exu2mprf_rd_data_29_22),
    .I0(csr_w_data_29_25),
    .I1(ialu_main_op2_31_4),
    .I2(timer_dmem_wdata[2]),
    .I3(timer_dmem_wdata[3]) 
);
defparam exu2mprf_rd_data_29_s18.INIT=16'h000E;
  LUT4 exu2mprf_rd_data_29_s19 (
    .F(exu2mprf_rd_data_29_23),
    .I0(exu2mprf_rd_data_29_38),
    .I1(exu2mprf_rd_data_31_16),
    .I2(exu2mprf_rd_data_31_8),
    .I3(exu2mprf_rd_data_24_8) 
);
defparam exu2mprf_rd_data_29_s19.INIT=16'h00F1;
  LUT3 exu2mprf_rd_data_28_s11 (
    .F(exu2mprf_rd_data_28_15),
    .I0(exu2csr_rw_addr_11_4),
    .I1(funct3[0]),
    .I2(funct3[1]) 
);
defparam exu2mprf_rd_data_28_s11.INIT=8'h0E;
  LUT4 exu2mprf_rd_data_28_s12 (
    .F(exu2mprf_rd_data_28_16),
    .I0(n1258_12),
    .I1(exu2csr_rw_addr_1_7),
    .I2(exu2mprf_rd_data_28_24),
    .I3(n47_10) 
);
defparam exu2mprf_rd_data_28_s12.INIT=16'hBBB0;
  LUT4 exu2mprf_rd_data_28_s13 (
    .F(exu2mprf_rd_data_28_17),
    .I0(\idu2exu_cmd.lsu_cmd_0_6 ),
    .I1(funct3[2]),
    .I2(exu2mprf_rd_addr_3_10),
    .I3(n1258_12) 
);
defparam exu2mprf_rd_data_28_s13.INIT=16'h004F;
  LUT4 exu2mprf_rd_data_28_s14 (
    .F(exu2mprf_rd_data_28_18),
    .I0(exu2mprf_rd_data_28_25),
    .I1(n102_13),
    .I2(exu2mprf_rd_data_28_26),
    .I3(exu2mprf_rd_data_28_27) 
);
defparam exu2mprf_rd_data_28_s14.INIT=16'h008F;
  LUT4 exu2mprf_rd_data_28_s15 (
    .F(exu2mprf_rd_data_28_19),
    .I0(n36_51),
    .I1(n36_59),
    .I2(ialu_main_op2_0[2]),
    .I3(exu2mprf_rd_data_28_28) 
);
defparam exu2mprf_rd_data_28_s15.INIT=16'h03F5;
  LUT4 exu2mprf_rd_data_28_s16 (
    .F(exu2mprf_rd_data_28_20),
    .I0(exu2mprf_rd_data_28_8),
    .I1(exu2mprf_rd_data_30_19),
    .I2(n5_4_5),
    .I3(exu2mprf_rd_data_28_10) 
);
defparam exu2mprf_rd_data_28_s16.INIT=16'h1400;
  LUT4 exu2mprf_rd_data_28_s19 (
    .F(exu2mprf_rd_data_28_23),
    .I0(exu2mprf_rd_data_31_14),
    .I1(timer_dmem_rdata[28]),
    .I2(exu2mprf_rd_data_31_15),
    .I3(exu2mprf_rd_data_31_16) 
);
defparam exu2mprf_rd_data_28_s19.INIT=16'h00F8;
  LUT4 exu2mprf_rd_data_27_s8 (
    .F(exu2mprf_rd_data_27_12),
    .I0(n1_47),
    .I1(n1_43),
    .I2(ialu_main_op2_0[2]),
    .I3(exu2mprf_rd_data_27_18) 
);
defparam exu2mprf_rd_data_27_s8.INIT=16'h03F5;
  LUT4 exu2mprf_rd_data_27_s9 (
    .F(exu2mprf_rd_data_27_13),
    .I0(ialu_main_op2_0[2]),
    .I1(n1_55),
    .I2(exu2mprf_rd_data_27_19),
    .I3(ialu_main_op2_0[3]) 
);
defparam exu2mprf_rd_data_27_s9.INIT=16'hBB0F;
  LUT4 exu2mprf_rd_data_27_s10 (
    .F(exu2mprf_rd_data_27_14),
    .I0(mprf2exu_rs1_data_o_0_155),
    .I1(exu2mprf_rd_data_30_25),
    .I2(n36_49),
    .I3(ialu_main_op2_0[2]) 
);
defparam exu2mprf_rd_data_27_s10.INIT=16'h770F;
  LUT4 exu2mprf_rd_data_27_s11 (
    .F(exu2mprf_rd_data_27_15),
    .I0(mprf2exu_rs1_data_o_0_155),
    .I1(n36_49),
    .I2(exu2mprf_rd_data_28_42),
    .I3(exu2mprf_rd_data_30_15) 
);
defparam exu2mprf_rd_data_27_s11.INIT=16'hCA00;
  LUT4 exu2mprf_rd_data_27_s12 (
    .F(exu2mprf_rd_data_27_16),
    .I0(n5_4_3),
    .I1(ialu_main_op2_0[27]),
    .I2(exu2mprf_rd_data_29_30),
    .I3(mprf2exu_rs1_data_o_0_163) 
);
defparam exu2mprf_rd_data_27_s12.INIT=16'h873F;
  LUT4 exu2mprf_rd_data_27_s13 (
    .F(exu2mprf_rd_data_27_17),
    .I0(exu2mprf_rd_data_31_14),
    .I1(timer_dmem_rdata[27]),
    .I2(exu2mprf_rd_data_31_15),
    .I3(exu2mprf_rd_data_31_16) 
);
defparam exu2mprf_rd_data_27_s13.INIT=16'h00F8;
  LUT3 exu2mprf_rd_data_26_s10 (
    .F(exu2mprf_rd_data_26_14),
    .I0(n59_11),
    .I1(exu2mprf_rd_data_26_33),
    .I2(ialu_main_op2_0[2]) 
);
defparam exu2mprf_rd_data_26_s10.INIT=8'h35;
  LUT4 exu2mprf_rd_data_26_s12 (
    .F(exu2mprf_rd_data_26_16),
    .I0(ialu_main_op2[1]),
    .I1(n31_17),
    .I2(n59_11),
    .I3(ialu_main_op2_0[2]) 
);
defparam exu2mprf_rd_data_26_s12.INIT=16'hBB0F;
  LUT4 exu2mprf_rd_data_26_s13 (
    .F(exu2mprf_rd_data_26_17),
    .I0(ialu_main_op2_0[2]),
    .I1(exu2mprf_rd_data_30_22),
    .I2(exu2mprf_rd_data_26_23),
    .I3(ialu_main_op2_0[3]) 
);
defparam exu2mprf_rd_data_26_s13.INIT=16'hEEF0;
  LUT3 exu2mprf_rd_data_26_s14 (
    .F(exu2mprf_rd_data_26_18),
    .I0(ialu_main_op2_0[3]),
    .I1(ialu_main_op2_0[4]),
    .I2(exu2mprf_rd_data_28_38) 
);
defparam exu2mprf_rd_data_26_s14.INIT=8'hE0;
  LUT4 exu2mprf_rd_data_26_s15 (
    .F(exu2mprf_rd_data_26_19),
    .I0(exu2mprf_rd_data_29_22),
    .I1(n2_83),
    .I2(exu2mprf_rd_data_26_24),
    .I3(exu2mprf_rd_data_12_34) 
);
defparam exu2mprf_rd_data_26_s15.INIT=16'hD000;
  LUT4 exu2mprf_rd_data_26_s17 (
    .F(exu2mprf_rd_data_26_21),
    .I0(exu2mprf_rd_data_31_14),
    .I1(timer_dmem_rdata[26]),
    .I2(exu2mprf_rd_data_31_15),
    .I3(exu2mprf_rd_data_31_16) 
);
defparam exu2mprf_rd_data_26_s17.INIT=16'h00F8;
  LUT4 exu2mprf_rd_data_25_s9 (
    .F(exu2mprf_rd_data_25_13),
    .I0(exu2mprf_rd_data_25_18),
    .I1(exu2mprf_rd_data_29_40),
    .I2(exu2mprf_rd_data_26_27),
    .I3(exu2mprf_rd_data_25_19) 
);
defparam exu2mprf_rd_data_25_s9.INIT=16'hF400;
  LUT4 exu2mprf_rd_data_25_s10 (
    .F(exu2mprf_rd_data_25_14),
    .I0(exu2mprf_rd_data_25_20),
    .I1(exu2mprf_rd_data_30_39),
    .I2(exu2mprf_rd_data_25_21),
    .I3(exu2mprf_rd_data_12_34) 
);
defparam exu2mprf_rd_data_25_s10.INIT=16'h0BBB;
  LUT4 exu2mprf_rd_data_25_s11 (
    .F(exu2mprf_rd_data_25_15),
    .I0(n5_4_3),
    .I1(exu2mprf_rd_data_29_30),
    .I2(ialu_main_op2_0[25]),
    .I3(mprf2exu_rs1_data_o_0_167) 
);
defparam exu2mprf_rd_data_25_s11.INIT=16'h5FF3;
  LUT4 exu2mprf_rd_data_25_s12 (
    .F(exu2mprf_rd_data_25_16),
    .I0(exu2mprf_rd_data_31_14),
    .I1(timer_dmem_rdata[25]),
    .I2(exu2mprf_rd_data_31_15),
    .I3(exu2mprf_rd_data_31_16) 
);
defparam exu2mprf_rd_data_25_s12.INIT=16'h00F8;
  LUT4 exu2mprf_rd_data_24_s8 (
    .F(exu2mprf_rd_data_24_12),
    .I0(exu2csr_rw_addr_6_4),
    .I1(exu2mprf_rd_data_24_20),
    .I2(exu2csr_rw_addr_4_3),
    .I3(exu2csr_rw_addr_0_23) 
);
defparam exu2mprf_rd_data_24_s8.INIT=16'hFD00;
  LUT4 exu2mprf_rd_data_24_s9 (
    .F(exu2mprf_rd_data_24_13),
    .I0(exu2mprf_rd_addr_3_10),
    .I1(exu2mprf_rd_addr_3_26),
    .I2(exu2mprf_rd_data_24_34),
    .I3(exu2mprf_rd_addr_3_20) 
);
defparam exu2mprf_rd_data_24_s9.INIT=16'h001F;
  LUT4 exu2mprf_rd_data_24_s10 (
    .F(exu2mprf_rd_data_24_14),
    .I0(ialu_main_op2_0[2]),
    .I1(exu2mprf_rd_data_16_24),
    .I2(exu2mprf_rd_data_16_14),
    .I3(ialu_main_op2_0[3]) 
);
defparam exu2mprf_rd_data_24_s10.INIT=16'hBBF0;
  LUT4 exu2mprf_rd_data_24_s11 (
    .F(exu2mprf_rd_data_24_15),
    .I0(exu2mprf_rd_data_24_22),
    .I1(exu2mprf_rd_data_28_38),
    .I2(ialu_main_op2_0[3]),
    .I3(exu2mprf_rd_data_17_30) 
);
defparam exu2mprf_rd_data_24_s11.INIT=16'h3A33;
  LUT4 exu2mprf_rd_data_24_s12 (
    .F(exu2mprf_rd_data_24_16),
    .I0(exu2mprf_rd_data_29_22),
    .I1(n36_55),
    .I2(exu2mprf_rd_data_24_23),
    .I3(exu2mprf_rd_data_24_24) 
);
defparam exu2mprf_rd_data_24_s12.INIT=16'h0D00;
  LUT4 exu2mprf_rd_data_24_s14 (
    .F(exu2mprf_rd_data_24_18),
    .I0(main_sum_res[24]),
    .I1(exu2mprf_rd_data_24_28),
    .I2(exu2mprf_rd_data_29_30),
    .I3(exu2mprf_rd_data_28_10) 
);
defparam exu2mprf_rd_data_24_s14.INIT=16'hF53F;
  LUT4 exu2mprf_rd_data_24_s15 (
    .F(exu2mprf_rd_data_24_19),
    .I0(dmem_rdata_shift_reg[0]),
    .I1(dmem_rdata_local_24),
    .I2(exu2mprf_rd_data_31_29),
    .I3(exu2mprf_rd_data_24_36) 
);
defparam exu2mprf_rd_data_24_s15.INIT=16'h00BF;
  LUT4 exu2mprf_rd_data_23_s6 (
    .F(exu2mprf_rd_data_23_10),
    .I0(dmem_rdata_local_23),
    .I1(dmem_rdata_local_31),
    .I2(dmem_rdata_shift_reg[0]),
    .I3(exu2mprf_rd_data_31_29) 
);
defparam exu2mprf_rd_data_23_s6.INIT=16'hCA00;
  LUT3 exu2mprf_rd_data_23_s7 (
    .F(exu2mprf_rd_data_23_11),
    .I0(n36_49),
    .I1(n36_53),
    .I2(ialu_main_op2_0[2]) 
);
defparam exu2mprf_rd_data_23_s7.INIT=8'h53;
  LUT4 exu2mprf_rd_data_23_s8 (
    .F(exu2mprf_rd_data_23_12),
    .I0(exu2mprf_rd_data_26_27),
    .I1(exu2mprf_rd_data_31_33),
    .I2(ialu_main_op2_0[3]),
    .I3(exu2mprf_rd_data_29_40) 
);
defparam exu2mprf_rd_data_23_s8.INIT=16'hCF0A;
  LUT4 exu2mprf_rd_data_23_s9 (
    .F(exu2mprf_rd_data_23_13),
    .I0(exu2mprf_rd_data_28_20),
    .I1(exu2mprf_rd_data_23_16),
    .I2(exu2mprf_rd_data_23_17),
    .I3(exu2mprf_rd_data_26_18) 
);
defparam exu2mprf_rd_data_23_s9.INIT=16'h00FB;
  LUT4 exu2mprf_rd_data_23_s11 (
    .F(exu2mprf_rd_data_23_15),
    .I0(main_sum_res[23]),
    .I1(exu2mprf_rd_data_23_20),
    .I2(exu2mprf_rd_data_29_30),
    .I3(exu2mprf_rd_data_28_10) 
);
defparam exu2mprf_rd_data_23_s11.INIT=16'hF53F;
  LUT4 exu2mprf_rd_data_22_s8 (
    .F(exu2mprf_rd_data_22_12),
    .I0(n5_4_3),
    .I1(exu2mprf_rd_data_29_30),
    .I2(ialu_main_op2_0[22]),
    .I3(mprf2exu_rs1_data_o_0_173) 
);
defparam exu2mprf_rd_data_22_s8.INIT=16'h5FF3;
  LUT4 exu2mprf_rd_data_22_s9 (
    .F(exu2mprf_rd_data_22_13),
    .I0(exu2mprf_rd_data_30_22),
    .I1(n2_103),
    .I2(ialu_main_op2_0[3]),
    .I3(ialu_main_op2_0[2]) 
);
defparam exu2mprf_rd_data_22_s9.INIT=16'h050C;
  LUT4 exu2mprf_rd_data_22_s10 (
    .F(exu2mprf_rd_data_22_14),
    .I0(ialu_main_op2_0[2]),
    .I1(exu2mprf_rd_data_30_41),
    .I2(exu2mprf_rd_data_22_18),
    .I3(ialu_main_op2_0[3]) 
);
defparam exu2mprf_rd_data_22_s10.INIT=16'hBBF0;
  LUT4 exu2mprf_rd_data_22_s12 (
    .F(exu2mprf_rd_data_22_16),
    .I0(exu2mprf_rd_data_26_27),
    .I1(exu2mprf_rd_data_22_19),
    .I2(exu2mprf_rd_data_22_20),
    .I3(exu2mprf_rd_data_12_34) 
);
defparam exu2mprf_rd_data_22_s12.INIT=16'h0DDD;
  LUT4 exu2mprf_rd_data_22_s13 (
    .F(exu2mprf_rd_data_22_17),
    .I0(timer_dmem_rdata[22]),
    .I1(exu2mprf_rd_data_31_14),
    .I2(exu2mprf_rd_data_22_21),
    .I3(exu2mprf_rd_data_31_16) 
);
defparam exu2mprf_rd_data_22_s13.INIT=16'h00F8;
  LUT3 exu2mprf_rd_data_21_s6 (
    .F(exu2mprf_rd_data_21_10),
    .I0(dmem_rdata_shift_reg[0]),
    .I1(dmem_rdata_local_31),
    .I2(exu2mprf_rd_data_31_29) 
);
defparam exu2mprf_rd_data_21_s6.INIT=8'h80;
  LUT4 exu2mprf_rd_data_21_s7 (
    .F(exu2mprf_rd_data_21_11),
    .I0(ialu_main_op2_0[3]),
    .I1(exu2mprf_rd_data_21_14),
    .I2(exu2mprf_rd_data_21_15),
    .I3(exu2mprf_rd_data_21_16) 
);
defparam exu2mprf_rd_data_21_s7.INIT=16'hBBB0;
  LUT4 exu2mprf_rd_data_21_s8 (
    .F(exu2mprf_rd_data_21_12),
    .I0(exu2mprf_rd_data_29_24),
    .I1(ialu_main_op2_0[3]),
    .I2(exu2mprf_rd_data_28_20),
    .I3(exu2mprf_rd_data_21_17) 
);
defparam exu2mprf_rd_data_21_s8.INIT=16'h0700;
  LUT4 exu2mprf_rd_data_21_s9 (
    .F(exu2mprf_rd_data_21_13),
    .I0(main_sum_res[21]),
    .I1(exu2mprf_rd_data_21_18),
    .I2(exu2mprf_rd_data_28_10),
    .I3(exu2mprf_rd_data_29_30) 
);
defparam exu2mprf_rd_data_21_s9.INIT=16'hF35C;
  LUT4 exu2mprf_rd_data_20_s6 (
    .F(exu2mprf_rd_data_20_10),
    .I0(exu2mprf_rd_data_31_14),
    .I1(timer_dmem_rdata[20]),
    .I2(exu2mprf_rd_data_20_14),
    .I3(exu2mprf_rd_data_31_29) 
);
defparam exu2mprf_rd_data_20_s6.INIT=16'h7077;
  LUT4 exu2mprf_rd_data_20_s7 (
    .F(exu2mprf_rd_data_20_11),
    .I0(exu2mprf_rd_data_20_15),
    .I1(exu2mprf_rd_data_20_16),
    .I2(exu2mprf_rd_data_28_20),
    .I3(ialu_main_op2_0[4]) 
);
defparam exu2mprf_rd_data_20_s7.INIT=16'h0C05;
  LUT4 exu2mprf_rd_data_20_s8 (
    .F(exu2mprf_rd_data_20_12),
    .I0(exu2mprf_rd_data_20_22),
    .I1(exu2mprf_rd_data_29_40),
    .I2(exu2mprf_rd_data_26_27),
    .I3(exu2mprf_rd_data_20_18) 
);
defparam exu2mprf_rd_data_20_s8.INIT=16'hA0FC;
  LUT4 exu2mprf_rd_data_20_s9 (
    .F(exu2mprf_rd_data_20_13),
    .I0(n5_4_3),
    .I1(exu2mprf_rd_data_29_30),
    .I2(ialu_main_op2_0[20]),
    .I3(mprf2exu_rs1_data_o_0_177) 
);
defparam exu2mprf_rd_data_20_s9.INIT=16'h5FF3;
  LUT4 exu2mprf_rd_data_19_s6 (
    .F(exu2mprf_rd_data_19_10),
    .I0(exu2mprf_rd_data_3_16),
    .I1(exu2mprf_rd_data_26_27),
    .I2(exu2mprf_rd_data_29_40),
    .I3(exu2mprf_rd_data_3_7) 
);
defparam exu2mprf_rd_data_19_s6.INIT=16'h7707;
  LUT4 exu2mprf_rd_data_19_s7 (
    .F(exu2mprf_rd_data_19_11),
    .I0(exu2mprf_rd_data_19_14),
    .I1(exu2mprf_rd_data_12_34),
    .I2(n1_55),
    .I3(exu2mprf_rd_data_19_15) 
);
defparam exu2mprf_rd_data_19_s7.INIT=16'h0BBB;
  LUT4 exu2mprf_rd_data_19_s8 (
    .F(exu2mprf_rd_data_19_12),
    .I0(n5_4_3),
    .I1(exu2mprf_rd_data_29_30),
    .I2(ialu_main_op2_0[19]),
    .I3(mprf2exu_rs1_data_o_0_179) 
);
defparam exu2mprf_rd_data_19_s8.INIT=16'h5FF3;
  LUT4 exu2mprf_rd_data_19_s9 (
    .F(exu2mprf_rd_data_19_13),
    .I0(exu2mprf_rd_data_31_14),
    .I1(timer_dmem_rdata[19]),
    .I2(exu2mprf_rd_data_19_16),
    .I3(exu2mprf_rd_data_31_29) 
);
defparam exu2mprf_rd_data_19_s9.INIT=16'h7077;
  LUT4 exu2mprf_rd_data_18_s6 (
    .F(exu2mprf_rd_data_18_10),
    .I0(exu2mprf_rd_data_31_14),
    .I1(timer_dmem_rdata[18]),
    .I2(exu2mprf_rd_data_17_24),
    .I3(exu2mprf_rd_data_31_16) 
);
defparam exu2mprf_rd_data_18_s6.INIT=16'h00F8;
  LUT3 exu2mprf_rd_data_18_s7 (
    .F(exu2mprf_rd_data_18_11),
    .I0(exu2mprf_rd_data_18_15),
    .I1(exu2mprf_rd_data_26_14),
    .I2(ialu_main_op2_0[3]) 
);
defparam exu2mprf_rd_data_18_s7.INIT=8'hCA;
  LUT4 exu2mprf_rd_data_18_s8 (
    .F(exu2mprf_rd_data_18_12),
    .I0(exu2mprf_rd_data_18_15),
    .I1(exu2mprf_rd_data_26_16),
    .I2(ialu_main_op2_0[3]),
    .I3(exu2mprf_rd_data_29_40) 
);
defparam exu2mprf_rd_data_18_s8.INIT=16'h3500;
  LUT4 exu2mprf_rd_data_18_s9 (
    .F(exu2mprf_rd_data_18_13),
    .I0(exu2mprf_rd_data_19_15),
    .I1(exu2mprf_rd_data_30_22),
    .I2(exu2mprf_rd_data_22_25),
    .I3(exu2mprf_rd_data_18_16) 
);
defparam exu2mprf_rd_data_18_s9.INIT=16'h000D;
  LUT2 exu2mprf_rd_data_18_s10 (
    .F(exu2mprf_rd_data_18_14),
    .I0(exu2mprf_rd_data_18_17),
    .I1(exu2mprf_rd_data_28_10) 
);
defparam exu2mprf_rd_data_18_s10.INIT=4'h1;
  LUT3 exu2mprf_rd_data_17_s8 (
    .F(exu2mprf_rd_data_17_12),
    .I0(exu2mprf_rd_data_17_16),
    .I1(exu2mprf_rd_data_17_17),
    .I2(ialu_main_op2_0[3]) 
);
defparam exu2mprf_rd_data_17_s8.INIT=8'h3A;
  LUT4 exu2mprf_rd_data_17_s9 (
    .F(exu2mprf_rd_data_17_13),
    .I0(exu2mprf_rd_data_17_32),
    .I1(exu2mprf_rd_data_19_15),
    .I2(exu2mprf_rd_data_17_19),
    .I3(exu2mprf_rd_data_22_25) 
);
defparam exu2mprf_rd_data_17_s9.INIT=16'h0007;
  LUT4 exu2mprf_rd_data_17_s11 (
    .F(exu2mprf_rd_data_17_15),
    .I0(main_sum_res[17]),
    .I1(exu2mprf_rd_data_17_26),
    .I2(exu2mprf_rd_data_29_30),
    .I3(exu2mprf_rd_data_28_10) 
);
defparam exu2mprf_rd_data_17_s11.INIT=16'h05CF;
  LUT3 exu2mprf_rd_data_16_s9 (
    .F(exu2mprf_rd_data_16_13),
    .I0(exu2mprf_rd_data_16_20),
    .I1(exu2mprf_rd_data_24_22),
    .I2(ialu_main_op2_0[3]) 
);
defparam exu2mprf_rd_data_16_s9.INIT=8'hCA;
  LUT3 exu2mprf_rd_data_16_s10 (
    .F(exu2mprf_rd_data_16_14),
    .I0(n36_75),
    .I1(n36_71),
    .I2(ialu_main_op2_0[2]) 
);
defparam exu2mprf_rd_data_16_s10.INIT=8'h53;
  LUT3 exu2mprf_rd_data_16_s11 (
    .F(exu2mprf_rd_data_16_15),
    .I0(n36_67),
    .I1(n36_63),
    .I2(ialu_main_op2_0[2]) 
);
defparam exu2mprf_rd_data_16_s11.INIT=8'hAC;
  LUT4 exu2mprf_rd_data_16_s15 (
    .F(exu2mprf_rd_data_16_19),
    .I0(exu2mprf_rd_data_31_8),
    .I1(exu2mprf_rd_data_16_21),
    .I2(inc_pc_16_1),
    .I3(exu2mprf_rd_data_11_4) 
);
defparam exu2mprf_rd_data_16_s15.INIT=16'hEEF0;
  LUT4 exu2mprf_rd_data_15_s7 (
    .F(exu2mprf_rd_data_15_11),
    .I0(exu2mprf_rd_data_17_30),
    .I1(exu2mprf_rd_data_23_11),
    .I2(exu2mprf_rd_data_15_15),
    .I3(ialu_main_op2_0[3]) 
);
defparam exu2mprf_rd_data_15_s7.INIT=16'hDDF0;
  LUT4 exu2mprf_rd_data_15_s8 (
    .F(exu2mprf_rd_data_15_12),
    .I0(n5_4_3),
    .I1(ialu_main_op2_0[15]),
    .I2(exu2mprf_rd_data_29_30),
    .I3(mprf2exu_rs1_data_o_0_187) 
);
defparam exu2mprf_rd_data_15_s8.INIT=16'h873F;
  LUT4 exu2mprf_rd_data_15_s9 (
    .F(exu2mprf_rd_data_15_13),
    .I0(lsu_cmd_ff[1]),
    .I1(lsu_cmd_ff[3]),
    .I2(lsu_cmd_ff[0]),
    .I3(lsu_cmd_ff[2]) 
);
defparam exu2mprf_rd_data_15_s9.INIT=16'h0110;
  LUT4 exu2mprf_rd_data_15_s10 (
    .F(exu2mprf_rd_data_15_14),
    .I0(exu2mprf_rd_data_31_14),
    .I1(timer_dmem_rdata[15]),
    .I2(exu2mprf_rd_data_15_16),
    .I3(exu2mprf_rd_data_13_11) 
);
defparam exu2mprf_rd_data_15_s10.INIT=16'h0007;
  LUT3 exu2mprf_rd_data_14_s8 (
    .F(exu2mprf_rd_data_14_12),
    .I0(exu2mprf_rd_data_4_11),
    .I1(ahb_dmem_hrdata[7]),
    .I2(exu2mprf_rd_data_14_18) 
);
defparam exu2mprf_rd_data_14_s8.INIT=8'h70;
  LUT4 exu2mprf_rd_data_14_s9 (
    .F(exu2mprf_rd_data_14_13),
    .I0(dmem_rdata_local_20),
    .I1(dmem_rdata_local_22),
    .I2(dmem_rdata_shift_reg[0]),
    .I3(exu2mprf_rd_data_31_29) 
);
defparam exu2mprf_rd_data_14_s9.INIT=16'hCA00;
  LUT2 exu2mprf_rd_data_14_s10 (
    .F(exu2mprf_rd_data_14_14),
    .I0(exu2mprf_rd_data_13_11),
    .I1(exu2mprf_rd_data_15_13) 
);
defparam exu2mprf_rd_data_14_s10.INIT=4'h1;
  LUT4 exu2mprf_rd_data_14_s12 (
    .F(exu2mprf_rd_data_14_16),
    .I0(exu2mprf_rd_data_30_41),
    .I1(exu2mprf_rd_data_14_19),
    .I2(exu2mprf_rd_data_12_34),
    .I3(exu2mprf_rd_data_30_13) 
);
defparam exu2mprf_rd_data_14_s12.INIT=16'h7707;
  LUT3 exu2mprf_rd_data_14_s13 (
    .F(exu2mprf_rd_data_14_17),
    .I0(exu2mprf_rd_data_3_28),
    .I1(exu2mprf_rd_data_14_20),
    .I2(exu2mprf_rd_data_14_21) 
);
defparam exu2mprf_rd_data_14_s13.INIT=8'h0D;
  LUT4 exu2mprf_rd_data_13_s7 (
    .F(exu2mprf_rd_data_13_11),
    .I0(dmem_rdata_shift_reg[0]),
    .I1(dmem_rdata_local_31),
    .I2(dmem_rdata_shift_reg[1]),
    .I3(exu2mprf_rd_data_2_17) 
);
defparam exu2mprf_rd_data_13_s7.INIT=16'h4000;
  LUT4 exu2mprf_rd_data_13_s8 (
    .F(exu2mprf_rd_data_13_12),
    .I0(dmem_rdata_shift_reg[0]),
    .I1(exu2mprf_rd_data_31_29),
    .I2(dmem_rdata_local_13),
    .I3(exu2mprf_rd_data_15_13) 
);
defparam exu2mprf_rd_data_13_s8.INIT=16'h00BF;
  LUT4 exu2mprf_rd_data_13_s10 (
    .F(exu2mprf_rd_data_13_14),
    .I0(exu2mprf_rd_data_3_28),
    .I1(exu2mprf_rd_data_13_16),
    .I2(exu2mprf_rd_data_12_34),
    .I3(exu2mprf_rd_data_29_17) 
);
defparam exu2mprf_rd_data_13_s10.INIT=16'hDD0D;
  LUT4 exu2mprf_rd_data_13_s11 (
    .F(exu2mprf_rd_data_13_15),
    .I0(exu2mprf_rd_data_29_19),
    .I1(exu2mprf_rd_data_14_19),
    .I2(exu2mprf_rd_data_13_17),
    .I3(exu2mprf_rd_data_17_30) 
);
defparam exu2mprf_rd_data_13_s11.INIT=16'h0BBB;
  LUT4 exu2mprf_rd_data_12_s10 (
    .F(exu2mprf_rd_data_12_14),
    .I0(n36_75),
    .I1(n36_67),
    .I2(ialu_main_op2_0[2]),
    .I3(ialu_main_op2_0[3]) 
);
defparam exu2mprf_rd_data_12_s10.INIT=16'hF503;
  LUT4 exu2mprf_rd_data_12_s11 (
    .F(exu2mprf_rd_data_12_15),
    .I0(mprf2exu_rs1_data_o_0_131),
    .I1(exu2mprf_rd_data_12_19),
    .I2(ialu_main_op2_0[4]),
    .I3(exu2mprf_rd_data_29_22) 
);
defparam exu2mprf_rd_data_12_s11.INIT=16'h53FC;
  LUT4 exu2mprf_rd_data_12_s14 (
    .F(exu2mprf_rd_data_12_18),
    .I0(exu2mprf_rd_data_14_7),
    .I1(exu2mprf_rd_data_12_20),
    .I2(inc_pc_12_1),
    .I3(exu2mprf_rd_data_11_4) 
);
defparam exu2mprf_rd_data_12_s14.INIT=16'hEE0F;
  LUT4 exu2mprf_rd_data_11_s7 (
    .F(exu2mprf_rd_data_11_11),
    .I0(main_sum_res[11]),
    .I1(exu2mprf_rd_data_11_22),
    .I2(exu2mprf_rd_data_29_30),
    .I3(exu2mprf_rd_data_28_10) 
);
defparam exu2mprf_rd_data_11_s7.INIT=16'h05CF;
  LUT4 exu2mprf_rd_data_11_s8 (
    .F(exu2mprf_rd_data_11_12),
    .I0(exu2mprf_rd_data_27_13),
    .I1(exu2mprf_rd_data_11_16),
    .I2(ialu_main_op2_0[4]),
    .I3(exu2mprf_rd_data_28_20) 
);
defparam exu2mprf_rd_data_11_s8.INIT=16'h0305;
  LUT4 exu2mprf_rd_data_11_s9 (
    .F(exu2mprf_rd_data_11_13),
    .I0(exu2mprf_rd_data_27_14),
    .I1(ialu_main_op2_0[3]),
    .I2(exu2mprf_rd_data_3_38),
    .I3(exu2mprf_rd_data_11_17) 
);
defparam exu2mprf_rd_data_11_s9.INIT=16'h00EF;
  LUT4 exu2mprf_rd_data_10_s7 (
    .F(exu2mprf_rd_data_10_11),
    .I0(dmem_rdata_local_10),
    .I1(dmem_rdata_local_18),
    .I2(dmem_rdata_shift_reg[0]),
    .I3(exu2mprf_rd_data_31_29) 
);
defparam exu2mprf_rd_data_10_s7.INIT=16'hCA00;
  LUT4 exu2mprf_rd_data_10_s8 (
    .F(exu2mprf_rd_data_10_12),
    .I0(exu2mprf_rd_data_26_16),
    .I1(exu2mprf_rd_data_3_38),
    .I2(exu2mprf_rd_data_26_14),
    .I3(exu2mprf_rd_data_3_28) 
);
defparam exu2mprf_rd_data_10_s8.INIT=16'hB0BB;
  LUT2 exu2mprf_rd_data_10_s9 (
    .F(exu2mprf_rd_data_10_13),
    .I0(exu2mprf_rd_data_26_17),
    .I1(exu2mprf_rd_data_12_34) 
);
defparam exu2mprf_rd_data_10_s9.INIT=4'h4;
  LUT4 exu2mprf_rd_data_10_s10 (
    .F(exu2mprf_rd_data_10_14),
    .I0(exu2mprf_rd_data_10_17),
    .I1(exu2mprf_rd_data_22_25),
    .I2(exu2mprf_rd_data_10_18),
    .I3(ialu_main_op2_0[3]) 
);
defparam exu2mprf_rd_data_10_s10.INIT=16'h30AF;
  LUT4 exu2mprf_rd_data_10_s12 (
    .F(exu2mprf_rd_data_10_16),
    .I0(main_sum_res[10]),
    .I1(exu2mprf_rd_data_10_21),
    .I2(exu2mprf_rd_data_29_30),
    .I3(exu2mprf_rd_data_28_10) 
);
defparam exu2mprf_rd_data_10_s12.INIT=16'h05CF;
  LUT3 exu2mprf_rd_data_9_s9 (
    .F(exu2mprf_rd_data_9_13),
    .I0(exu2mprf_rd_data_17_17),
    .I1(exu2mprf_rd_data_28_38),
    .I2(ialu_main_op2_0[3]) 
);
defparam exu2mprf_rd_data_9_s9.INIT=8'h35;
  LUT3 exu2mprf_rd_data_9_s10 (
    .F(exu2mprf_rd_data_9_14),
    .I0(exu2mprf_rd_data_25_20),
    .I1(exu2mprf_rd_data_9_16),
    .I2(exu2mprf_rd_data_28_20) 
);
defparam exu2mprf_rd_data_9_s10.INIT=8'h3A;
  LUT4 exu2mprf_rd_data_9_s11 (
    .F(exu2mprf_rd_data_9_15),
    .I0(exu2mprf_rd_data_31_14),
    .I1(timer_dmem_rdata[9]),
    .I2(exu2mprf_rd_data_9_17),
    .I3(exu2mprf_rd_data_14_14) 
);
defparam exu2mprf_rd_data_9_s11.INIT=16'h0700;
  LUT4 exu2mprf_rd_data_8_s9 (
    .F(exu2mprf_rd_data_8_13),
    .I0(timer_dmem_rdata[8]),
    .I1(exu2mprf_rd_data_8_17),
    .I2(port_sel_r[0]),
    .I3(port_sel_r[1]) 
);
defparam exu2mprf_rd_data_8_s9.INIT=16'hF5CF;
  LUT3 exu2mprf_rd_data_8_s10 (
    .F(exu2mprf_rd_data_8_14),
    .I0(exu2mprf_rd_data_28_38),
    .I1(exu2mprf_rd_data_8_18),
    .I2(exu2mprf_rd_data_8_19) 
);
defparam exu2mprf_rd_data_8_s10.INIT=8'h3D;
  LUT4 exu2mprf_rd_data_8_s11 (
    .F(exu2mprf_rd_data_8_15),
    .I0(n5_4_3),
    .I1(exu2mprf_rd_data_29_30),
    .I2(ialu_main_op2_0[8]),
    .I3(mprf2exu_rs1_data_o_0_201) 
);
defparam exu2mprf_rd_data_8_s11.INIT=16'h5FF3;
  LUT4 exu2mprf_rd_data_8_s12 (
    .F(exu2mprf_rd_data_8_16),
    .I0(exu2csr_rw_addr_5_10),
    .I1(funct3[0]),
    .I2(exu2mprf_rd_addr_3_12),
    .I3(exu2mprf_rd_addr_3_26) 
);
defparam exu2mprf_rd_data_8_s12.INIT=16'h0700;
  LUT4 exu2mprf_rd_data_7_s4 (
    .F(exu2mprf_rd_data_7_8),
    .I0(exu2mprf_rd_data_29_30),
    .I1(main_sum_res[7]),
    .I2(exu2mprf_rd_data_7_12),
    .I3(exu2mprf_rd_data_28_10) 
);
defparam exu2mprf_rd_data_7_s4.INIT=16'hBBF0;
  LUT4 exu2mprf_rd_data_7_s5 (
    .F(exu2mprf_rd_data_7_9),
    .I0(exu2mprf_rd_data_23_11),
    .I1(exu2mprf_rd_data_7_13),
    .I2(ialu_main_op2_0[3]),
    .I3(exu2mprf_rd_data_7_21) 
);
defparam exu2mprf_rd_data_7_s5.INIT=16'hC500;
  LUT4 exu2mprf_rd_data_7_s6 (
    .F(exu2mprf_rd_data_7_10),
    .I0(exu2mprf_rd_data_7_15),
    .I1(ialu_main_op2_0[4]),
    .I2(exu2mprf_rd_data_28_20),
    .I3(exu2mprf_rd_data_7_16) 
);
defparam exu2mprf_rd_data_7_s6.INIT=16'h0130;
  LUT4 exu2mprf_rd_data_6_s4 (
    .F(exu2mprf_rd_data_6_8),
    .I0(exu2mprf_rd_data_22_13),
    .I1(exu2mprf_rd_data_6_13),
    .I2(ialu_main_op2_0[4]),
    .I3(exu2mprf_rd_data_28_20) 
);
defparam exu2mprf_rd_data_6_s4.INIT=16'h030A;
  LUT4 exu2mprf_rd_data_6_s5 (
    .F(exu2mprf_rd_data_6_9),
    .I0(exu2mprf_rd_data_22_19),
    .I1(exu2mprf_rd_data_3_28),
    .I2(exu2mprf_rd_data_22_14),
    .I3(exu2mprf_rd_data_3_38) 
);
defparam exu2mprf_rd_data_6_s5.INIT=16'hB0BB;
  LUT4 exu2mprf_rd_data_6_s7 (
    .F(exu2mprf_rd_data_6_11),
    .I0(main_sum_res[6]),
    .I1(exu2mprf_rd_data_6_20),
    .I2(exu2mprf_rd_data_29_30),
    .I3(exu2mprf_rd_data_28_10) 
);
defparam exu2mprf_rd_data_6_s7.INIT=16'hF53F;
  LUT4 exu2mprf_rd_data_6_s8 (
    .F(exu2mprf_rd_data_6_12),
    .I0(exu2mprf_rd_data_6_15),
    .I1(exu2mprf_rd_data_6_16),
    .I2(exu2mprf_rd_data_2_17),
    .I3(exu2mprf_rd_data_6_17) 
);
defparam exu2mprf_rd_data_6_s8.INIT=16'h1F00;
  LUT4 exu2mprf_rd_data_5_s4 (
    .F(exu2mprf_rd_data_5_8),
    .I0(exu2mprf_rd_data_29_25),
    .I1(ialu_main_op2_0[3]),
    .I2(exu2mprf_rd_data_5_11),
    .I3(exu2mprf_rd_data_28_20) 
);
defparam exu2mprf_rd_data_5_s4.INIT=16'hF0EE;
  LUT4 exu2mprf_rd_data_5_s5 (
    .F(exu2mprf_rd_data_5_9),
    .I0(main_sum_res[5]),
    .I1(exu2mprf_rd_data_5_12),
    .I2(exu2mprf_rd_data_28_10),
    .I3(exu2mprf_rd_data_29_30) 
);
defparam exu2mprf_rd_data_5_s5.INIT=16'hF35C;
  LUT4 exu2mprf_rd_data_5_s6 (
    .F(exu2mprf_rd_data_5_10),
    .I0(exu2mprf_rd_data_5_13),
    .I1(exu2mprf_rd_data_5_14),
    .I2(inc_pc_0[5]),
    .I3(exu2mprf_rd_data_11_4) 
);
defparam exu2mprf_rd_data_5_s6.INIT=16'hBBF0;
  LUT3 exu2mprf_rd_data_4_s7 (
    .F(exu2mprf_rd_data_4_11),
    .I0(port_sel_r[0]),
    .I1(port_sel_r[1]),
    .I2(exu2mprf_rd_data_4_16) 
);
defparam exu2mprf_rd_data_4_s7.INIT=8'h10;
  LUT4 exu2mprf_rd_data_4_s8 (
    .F(exu2mprf_rd_data_4_12),
    .I0(exu2mprf_rd_data_4_17),
    .I1(dmem_rdata_local_20),
    .I2(dmem_rdata_shift_reg[0]),
    .I3(dmem_rdata_shift_reg[1]) 
);
defparam exu2mprf_rd_data_4_s8.INIT=16'h5335;
  LUT4 exu2mprf_rd_data_4_s9 (
    .F(exu2mprf_rd_data_4_13),
    .I0(exu2mprf_rd_data_20_22),
    .I1(exu2mprf_rd_data_3_15),
    .I2(exu2mprf_rd_data_30_15),
    .I3(exu2mprf_rd_data_20_18) 
);
defparam exu2mprf_rd_data_4_s9.INIT=16'hA0FC;
  LUT3 exu2mprf_rd_data_4_s10 (
    .F(exu2mprf_rd_data_4_14),
    .I0(exu2mprf_rd_data_20_16),
    .I1(exu2mprf_rd_data_4_18),
    .I2(exu2mprf_rd_data_28_20) 
);
defparam exu2mprf_rd_data_4_s10.INIT=8'hC5;
  LUT4 exu2mprf_rd_data_4_s11 (
    .F(exu2mprf_rd_data_4_15),
    .I0(n5_4_3),
    .I1(ialu_main_op2_0[4]),
    .I2(exu2mprf_rd_data_29_30),
    .I3(mprf2exu_rs1_data_o_0_209) 
);
defparam exu2mprf_rd_data_4_s11.INIT=16'h873F;
  LUT3 exu2mprf_rd_data_3_s10 (
    .F(exu2mprf_rd_data_3_14),
    .I0(n36_53),
    .I1(n36_57),
    .I2(ialu_main_op2_0[2]) 
);
defparam exu2mprf_rd_data_3_s10.INIT=8'h53;
  LUT4 exu2mprf_rd_data_3_s11 (
    .F(exu2mprf_rd_data_3_15),
    .I0(exu2mprf_rd_data_29_30),
    .I1(exu2mprf_rd_data_28_10),
    .I2(exu2mprf_rd_data_28_36),
    .I3(n5_4_3) 
);
defparam exu2mprf_rd_data_3_s11.INIT=16'h4000;
  LUT3 exu2mprf_rd_data_3_s12 (
    .F(exu2mprf_rd_data_3_16),
    .I0(exu2mprf_rd_data_3_14),
    .I1(exu2mprf_rd_data_3_36),
    .I2(ialu_main_op2_0[3]) 
);
defparam exu2mprf_rd_data_3_s12.INIT=8'h35;
  LUT4 exu2mprf_rd_data_3_s14 (
    .F(exu2mprf_rd_data_3_18),
    .I0(exu2mprf_rd_data_29_22),
    .I1(n1_55),
    .I2(exu2mprf_rd_data_3_22),
    .I3(exu2mprf_rd_data_28_20) 
);
defparam exu2mprf_rd_data_3_s14.INIT=16'hF077;
  LUT4 exu2mprf_rd_data_3_s16 (
    .F(exu2mprf_rd_data_3_20),
    .I0(exu2mprf_rd_data_3_23),
    .I1(exu2mprf_rd_data_3_24),
    .I2(inc_pc_3_1),
    .I3(exu2mprf_rd_data_11_4) 
);
defparam exu2mprf_rd_data_3_s16.INIT=16'hBBF0;
  LUT4 exu2mprf_rd_data_2_s8 (
    .F(exu2mprf_rd_data_2_12),
    .I0(exu2mprf_rd_data_10_17),
    .I1(exu2mprf_rd_data_2_18),
    .I2(ialu_main_op2_0[3]),
    .I3(exu2mprf_rd_data_17_30) 
);
defparam exu2mprf_rd_data_2_s8.INIT=16'h5300;
  LUT4 exu2mprf_rd_data_2_s9 (
    .F(exu2mprf_rd_data_2_13),
    .I0(exu2mprf_rd_data_30_22),
    .I1(exu2mprf_rd_data_12_34),
    .I2(exu2mprf_rd_data_29_22),
    .I3(exu2mprf_rd_data_2_19) 
);
defparam exu2mprf_rd_data_2_s9.INIT=16'h00BF;
  LUT2 exu2mprf_rd_data_2_s10 (
    .F(exu2mprf_rd_data_2_14),
    .I0(exu2mprf_rd_data_2_20),
    .I1(exu2mprf_rd_data_28_10) 
);
defparam exu2mprf_rd_data_2_s10.INIT=4'h1;
  LUT3 exu2mprf_rd_data_2_s11 (
    .F(exu2mprf_rd_data_2_15),
    .I0(dmem_rdata_local_18),
    .I1(dmem_rdata_local_31),
    .I2(dmem_rdata_shift_reg[0]) 
);
defparam exu2mprf_rd_data_2_s11.INIT=8'h35;
  LUT3 exu2mprf_rd_data_2_s12 (
    .F(exu2mprf_rd_data_2_16),
    .I0(dmem_rdata_local_19),
    .I1(dmem_rdata_local_10),
    .I2(dmem_rdata_shift_reg[0]) 
);
defparam exu2mprf_rd_data_2_s12.INIT=8'h35;
  LUT2 exu2mprf_rd_data_2_s13 (
    .F(exu2mprf_rd_data_2_17),
    .I0(port_sel_r[1]),
    .I1(port_sel_r[0]) 
);
defparam exu2mprf_rd_data_2_s13.INIT=4'h4;
  LUT3 exu2mprf_rd_data_1_s7 (
    .F(exu2mprf_rd_data_1_11),
    .I0(dmem_rdata_local_9),
    .I1(dmem_rdata_local_1),
    .I2(dmem_rdata_shift_reg[0]) 
);
defparam exu2mprf_rd_data_1_s7.INIT=8'h53;
  LUT4 exu2mprf_rd_data_1_s8 (
    .F(exu2mprf_rd_data_1_12),
    .I0(exu2mprf_rd_data_29_22),
    .I1(exu2mprf_rd_data_17_32),
    .I2(exu2mprf_rd_data_1_15),
    .I3(exu2mprf_rd_data_28_20) 
);
defparam exu2mprf_rd_data_1_s8.INIT=16'hF077;
  LUT4 exu2mprf_rd_data_1_s10 (
    .F(exu2mprf_rd_data_1_14),
    .I0(main_sum_res[1]),
    .I1(exu2mprf_rd_data_1_19),
    .I2(exu2mprf_rd_data_29_30),
    .I3(exu2mprf_rd_data_28_10) 
);
defparam exu2mprf_rd_data_1_s10.INIT=16'h05CF;
  LUT2 exu2mprf_rd_data_0_s7 (
    .F(exu2mprf_rd_data_0_11),
    .I0(main_sum_res[0]),
    .I1(exu2mprf_rd_data_30_19) 
);
defparam exu2mprf_rd_data_0_s7.INIT=4'h8;
  LUT4 exu2mprf_rd_data_0_s8 (
    .F(exu2mprf_rd_data_0_12),
    .I0(exu2mprf_rd_data_0_17),
    .I1(ialu_main_op2_0[31]),
    .I2(exu2mprf_rd_data_0_18),
    .I3(exu2mprf_rd_data_0_36) 
);
defparam exu2mprf_rd_data_0_s8.INIT=16'h004F;
  LUT4 exu2mprf_rd_data_0_s9 (
    .F(exu2mprf_rd_data_0_13),
    .I0(n5_4_3),
    .I1(ialu_main_op2[0]),
    .I2(exu2mprf_rd_data_29_30),
    .I3(mprf2exu_rs1_data_o_0_217) 
);
defparam exu2mprf_rd_data_0_s9.INIT=16'h873F;
  LUT4 exu2mprf_rd_data_0_s10 (
    .F(exu2mprf_rd_data_0_14),
    .I0(exu2mprf_rd_data_0_20),
    .I1(exu2mprf_rd_data_16_13),
    .I2(exu2mprf_rd_data_28_20),
    .I3(exu2mprf_rd_data_0_21) 
);
defparam exu2mprf_rd_data_0_s10.INIT=16'hAFC0;
  LUT4 exu2mprf_rd_data_0_s11 (
    .F(exu2mprf_rd_data_0_15),
    .I0(exu2mprf_rd_data_29_30),
    .I1(n5_4_3),
    .I2(exu2mprf_rd_data_0_22),
    .I3(exu2mprf_rd_data_28_10) 
);
defparam exu2mprf_rd_data_0_s11.INIT=16'h00BE;
  LUT4 exu2mprf_rd_data_0_s12 (
    .F(exu2mprf_rd_data_0_16),
    .I0(dmem_rdata_local_1),
    .I1(dmem_rdata_local_19),
    .I2(dmem_rdata_shift_reg[0]),
    .I3(dmem_rdata_shift_reg[1]) 
);
defparam exu2mprf_rd_data_0_s12.INIT=16'h03F5;
  LUT3 exu2mprf_rs1_addr_3_s4 (
    .F(exu2mprf_rs1_addr_3_8),
    .I0(exu2csr_rw_addr_10_3),
    .I1(funct3[1]),
    .I2(funct3_2_5) 
);
defparam exu2mprf_rs1_addr_3_s4.INIT=8'h0D;
  LUT2 ialu_main_op2_31_s9 (
    .F(ialu_main_op2_31_12),
    .I0(q_data_head_6),
    .I1(q_data_head_5) 
);
defparam ialu_main_op2_31_s9.INIT=4'h1;
  LUT3 pc_curr_next_4_s4 (
    .F(pc_curr_next_4_7),
    .I0(timer_dmem_addr[4]),
    .I1(inc_pc_0[4]),
    .I2(q_rptr_upd_10) 
);
defparam pc_curr_next_4_s4.INIT=8'h35;
  LUT3 exu2mprf_rd_data_31_s18 (
    .F(exu2mprf_rd_data_31_22),
    .I0(exu2mprf_rd_data_31_25),
    .I1(exu2mprf_rd_data_31_26),
    .I2(ialu_main_op2_0[3]) 
);
defparam exu2mprf_rd_data_31_s18.INIT=8'hA3;
  LUT3 exu2mprf_rd_data_31_s19 (
    .F(exu2mprf_rd_data_31_23),
    .I0(exu2mprf_rd_data_7_15),
    .I1(exu2mprf_rd_data_31_27),
    .I2(ialu_main_op2_0[3]) 
);
defparam exu2mprf_rd_data_31_s19.INIT=8'hA3;
  LUT4 exu2mprf_rd_data_30_s18 (
    .F(exu2mprf_rd_data_30_22),
    .I0(ialu_main_op2[0]),
    .I1(mprf2exu_rs1_data_o_0_217),
    .I2(n30_15),
    .I3(ialu_main_op2[1]) 
);
defparam exu2mprf_rd_data_30_s18.INIT=16'hBB0F;
  LUT4 exu2mprf_rd_data_30_s19 (
    .F(exu2mprf_rd_data_30_23),
    .I0(n2_95),
    .I1(n2_103),
    .I2(ialu_main_op2_0[2]),
    .I3(ialu_main_op2_0[3]) 
);
defparam exu2mprf_rd_data_30_s19.INIT=16'h03F5;
  LUT4 exu2mprf_rd_data_30_s20 (
    .F(exu2mprf_rd_data_30_24),
    .I0(timer_dmem_wdata_11_4),
    .I1(timer_dmem_wdata_11_5),
    .I2(n5_4_5),
    .I3(exu2mprf_rd_data_30_19) 
);
defparam exu2mprf_rd_data_30_s20.INIT=16'h0010;
  LUT4 exu2mprf_rd_data_30_s21 (
    .F(exu2mprf_rd_data_30_25),
    .I0(exu2csr_rw_addr[1]),
    .I1(exu2csr_rw_addr[0]),
    .I2(ialu_main_op2_31_4),
    .I3(exu2mprf_rd_data_30_31) 
);
defparam exu2mprf_rd_data_30_s21.INIT=16'h00F1;
  LUT4 exu2mprf_rd_data_30_s22 (
    .F(exu2mprf_rd_data_30_26),
    .I0(n2_83),
    .I1(n2_91),
    .I2(ialu_main_op2_0[2]),
    .I3(ialu_main_op2_0[3]) 
);
defparam exu2mprf_rd_data_30_s22.INIT=16'hC0AF;
  LUT4 exu2mprf_rd_data_30_s24 (
    .F(exu2mprf_rd_data_30_28),
    .I0(timer_dmem_wdata_11_17),
    .I1(exu2mprf_rd_data_30_32),
    .I2(exu2mprf_rd_data_30_33),
    .I3(exu2mprf_rd_data_30_34) 
);
defparam exu2mprf_rd_data_30_s24.INIT=16'h000B;
  LUT4 exu2mprf_rd_data_30_s25 (
    .F(exu2mprf_rd_data_30_29),
    .I0(ifu2idu_instr_o_14_6),
    .I1(exu2csr_rw_addr_5_4),
    .I2(exu2csr_rw_addr_6_4),
    .I3(exu2csr_rw_addr_11_4) 
);
defparam exu2mprf_rd_data_30_s25.INIT=16'hEB00;
  LUT3 exu2mprf_rd_data_30_s26 (
    .F(exu2mprf_rd_data_30_30),
    .I0(exu2mprf_rd_addr_3_12),
    .I1(exu2csr_rw_addr_10_3),
    .I2(exu2mprf_rd_addr_0_16) 
);
defparam exu2mprf_rd_data_30_s26.INIT=8'h40;
  LUT3 exu2mprf_rd_data_29_s20 (
    .F(exu2mprf_rd_data_29_24),
    .I0(n35_59),
    .I1(n35_57),
    .I2(ialu_main_op2_0[2]) 
);
defparam exu2mprf_rd_data_29_s20.INIT=8'h53;
  LUT4 exu2mprf_rd_data_29_s21 (
    .F(exu2mprf_rd_data_29_25),
    .I0(ialu_main_op2[1]),
    .I1(n31_15),
    .I2(n35_63),
    .I3(ialu_main_op2_0[2]) 
);
defparam exu2mprf_rd_data_29_s21.INIT=16'hBB0F;
  LUT4 exu2mprf_rd_data_29_s22 (
    .F(exu2mprf_rd_data_29_26),
    .I0(n35_51),
    .I1(ialu_main_op2_0[2]),
    .I2(exu2mprf_rd_data_29_28),
    .I3(ialu_main_op2_0[3]) 
);
defparam exu2mprf_rd_data_29_s22.INIT=16'h0FBB;
  LUT4 exu2mprf_rd_data_28_s20 (
    .F(exu2mprf_rd_data_28_24),
    .I0(timer_dmem_wdata_11_16),
    .I1(exu2csr_rw_addr_10_9),
    .I2(exu2csr_rw_addr_11_9),
    .I3(n255_13) 
);
defparam exu2mprf_rd_data_28_s20.INIT=16'hB0BB;
  LUT4 exu2mprf_rd_data_28_s21 (
    .F(exu2mprf_rd_data_28_25),
    .I0(exu2mprf_rd_data_28_29),
    .I1(exu2mprf_rd_data_28_30),
    .I2(ifu2idu_instr_o_13_8),
    .I3(timer_dmem_wdata_11_17) 
);
defparam exu2mprf_rd_data_28_s21.INIT=16'h00CA;
  LUT4 exu2mprf_rd_data_28_s22 (
    .F(exu2mprf_rd_data_28_26),
    .I0(exu2mprf_rd_data_28_40),
    .I1(ialu_main_op2_31_5),
    .I2(exu2mprf_rd_data_28_32),
    .I3(n47_10) 
);
defparam exu2mprf_rd_data_28_s22.INIT=16'h004D;
  LUT4 exu2mprf_rd_data_28_s23 (
    .F(exu2mprf_rd_data_28_27),
    .I0(funct3_2_5),
    .I1(exu2mprf_rd_data_28_33),
    .I2(exu2mprf_rd_data_28_34),
    .I3(exu2csr_rw_addr_1_5) 
);
defparam exu2mprf_rd_data_28_s23.INIT=16'h000E;
  LUT4 exu2mprf_rd_data_28_s24 (
    .F(exu2mprf_rd_data_28_28),
    .I0(n36_63),
    .I1(n36_55),
    .I2(ialu_main_op2_0[2]),
    .I3(ialu_main_op2_0[3]) 
);
defparam exu2mprf_rd_data_28_s24.INIT=16'hAFC0;
  LUT4 exu2mprf_rd_data_27_s14 (
    .F(exu2mprf_rd_data_27_18),
    .I0(n1_45),
    .I1(n1_49),
    .I2(ialu_main_op2_0[2]),
    .I3(ialu_main_op2_0[3]) 
);
defparam exu2mprf_rd_data_27_s14.INIT=16'hC0AF;
  LUT3 exu2mprf_rd_data_27_s15 (
    .F(exu2mprf_rd_data_27_19),
    .I0(n1_51),
    .I1(n1_53),
    .I2(ialu_main_op2_0[2]) 
);
defparam exu2mprf_rd_data_27_s15.INIT=8'hCA;
  LUT3 exu2mprf_rd_data_26_s19 (
    .F(exu2mprf_rd_data_26_23),
    .I0(n2_103),
    .I1(n2_99),
    .I2(ialu_main_op2_0[2]) 
);
defparam exu2mprf_rd_data_26_s19.INIT=8'h53;
  LUT4 exu2mprf_rd_data_26_s20 (
    .F(exu2mprf_rd_data_26_24),
    .I0(n2_87),
    .I1(ialu_main_op2_0[2]),
    .I2(exu2mprf_rd_data_26_25),
    .I3(ialu_main_op2_0[3]) 
);
defparam exu2mprf_rd_data_26_s20.INIT=16'h0FBB;
  LUT4 exu2mprf_rd_data_25_s14 (
    .F(exu2mprf_rd_data_25_18),
    .I0(ialu_main_op2_0[2]),
    .I1(n2_81),
    .I2(exu2mprf_rd_data_25_33),
    .I3(ialu_main_op2[0]) 
);
defparam exu2mprf_rd_data_25_s14.INIT=16'h0B00;
  LUT4 exu2mprf_rd_data_25_s15 (
    .F(exu2mprf_rd_data_25_19),
    .I0(n2_81),
    .I1(exu2mprf_rd_data_25_29),
    .I2(ialu_main_op2_0[3]),
    .I3(ialu_main_op2_0[2]) 
);
defparam exu2mprf_rd_data_25_s15.INIT=16'h0C0A;
  LUT4 exu2mprf_rd_data_25_s16 (
    .F(exu2mprf_rd_data_25_20),
    .I0(ialu_main_op2_0[2]),
    .I1(exu2mprf_rd_data_17_32),
    .I2(exu2mprf_rd_data_25_24),
    .I3(ialu_main_op2_0[3]) 
);
defparam exu2mprf_rd_data_25_s16.INIT=16'hBBF0;
  LUT4 exu2mprf_rd_data_25_s17 (
    .F(exu2mprf_rd_data_25_21),
    .I0(n35_51),
    .I1(n35_55),
    .I2(ialu_main_op2_0[2]),
    .I3(exu2mprf_rd_data_25_25) 
);
defparam exu2mprf_rd_data_25_s17.INIT=16'hFA0C;
  LUT4 exu2mprf_rd_data_24_s16 (
    .F(exu2mprf_rd_data_24_20),
    .I0(q_data_head_3),
    .I1(ifu2idu_instr_o_13_8),
    .I2(q_data_head_5),
    .I3(timer_dmem_wdata_7_11) 
);
defparam exu2mprf_rd_data_24_s16.INIT=16'hEF00;
  LUT3 exu2mprf_rd_data_24_s18 (
    .F(exu2mprf_rd_data_24_22),
    .I0(mprf2exu_rs1_data_o_0_131),
    .I1(mprf2exu_rs1_data_o_0_133),
    .I2(ialu_main_op2_0[2]) 
);
defparam exu2mprf_rd_data_24_s18.INIT=8'h53;
  LUT4 exu2mprf_rd_data_24_s19 (
    .F(exu2mprf_rd_data_24_23),
    .I0(n36_67),
    .I1(n36_63),
    .I2(ialu_main_op2_0[2]),
    .I3(ialu_main_op2_0[3]) 
);
defparam exu2mprf_rd_data_24_s19.INIT=16'h5300;
  LUT4 exu2mprf_rd_data_24_s20 (
    .F(exu2mprf_rd_data_24_24),
    .I0(ialu_main_op2_0[3]),
    .I1(n36_59),
    .I2(ialu_main_op2_0[2]),
    .I3(exu2mprf_rd_data_12_34) 
);
defparam exu2mprf_rd_data_24_s20.INIT=16'hEF00;
  LUT4 exu2mprf_rd_data_23_s12 (
    .F(exu2mprf_rd_data_23_16),
    .I0(exu2mprf_rd_data_31_25),
    .I1(exu2mprf_rd_data_7_15),
    .I2(ialu_main_op2_0[3]),
    .I3(ialu_main_op2_0[4]) 
);
defparam exu2mprf_rd_data_23_s12.INIT=16'h03F5;
  LUT4 exu2mprf_rd_data_23_s13 (
    .F(exu2mprf_rd_data_23_17),
    .I0(n1_51),
    .I1(n1_49),
    .I2(ialu_main_op2_0[2]),
    .I3(ialu_main_op2_0[3]) 
);
defparam exu2mprf_rd_data_23_s13.INIT=16'h5300;
  LUT3 exu2mprf_rd_data_22_s14 (
    .F(exu2mprf_rd_data_22_18),
    .I0(n55_11),
    .I1(n59_11),
    .I2(ialu_main_op2_0[2]) 
);
defparam exu2mprf_rd_data_22_s14.INIT=8'h35;
  LUT3 exu2mprf_rd_data_22_s15 (
    .F(exu2mprf_rd_data_22_19),
    .I0(exu2mprf_rd_data_22_18),
    .I1(exu2mprf_rd_data_22_22),
    .I2(ialu_main_op2_0[3]) 
);
defparam exu2mprf_rd_data_22_s15.INIT=8'hCA;
  LUT4 exu2mprf_rd_data_22_s16 (
    .F(exu2mprf_rd_data_22_20),
    .I0(n2_87),
    .I1(n2_91),
    .I2(ialu_main_op2_0[3]),
    .I3(exu2mprf_rd_data_22_23) 
);
defparam exu2mprf_rd_data_22_s16.INIT=16'h0CFA;
  LUT4 exu2mprf_rd_data_22_s17 (
    .F(exu2mprf_rd_data_22_21),
    .I0(dmem_rdata_local_22),
    .I1(dmem_rdata_local_31),
    .I2(dmem_rdata_shift_reg[0]),
    .I3(exu2mprf_rd_data_31_29) 
);
defparam exu2mprf_rd_data_22_s17.INIT=16'hCA00;
  LUT3 exu2mprf_rd_data_21_s10 (
    .F(exu2mprf_rd_data_21_14),
    .I0(n2_81),
    .I1(n2_85),
    .I2(ialu_main_op2_0[2]) 
);
defparam exu2mprf_rd_data_21_s10.INIT=8'h53;
  LUT3 exu2mprf_rd_data_21_s11 (
    .F(exu2mprf_rd_data_21_15),
    .I0(ialu_main_op2_0[2]),
    .I1(exu2mprf_rd_data_29_19),
    .I2(exu2mprf_rd_data_3_15) 
);
defparam exu2mprf_rd_data_21_s11.INIT=8'h10;
  LUT4 exu2mprf_rd_data_21_s12 (
    .F(exu2mprf_rd_data_21_16),
    .I0(exu2mprf_rd_data_3_15),
    .I1(exu2mprf_rd_data_21_19),
    .I2(ialu_main_op2_0[3]),
    .I3(exu2mprf_rd_data_30_15) 
);
defparam exu2mprf_rd_data_21_s12.INIT=16'h3F0A;
  LUT4 exu2mprf_rd_data_21_s13 (
    .F(exu2mprf_rd_data_21_17),
    .I0(exu2mprf_rd_data_29_25),
    .I1(ialu_main_op2_0[3]),
    .I2(ialu_main_op2_0[4]),
    .I3(exu2mprf_rd_data_29_28) 
);
defparam exu2mprf_rd_data_21_s13.INIT=16'h1C1F;
  LUT4 exu2mprf_rd_data_21_s14 (
    .F(exu2mprf_rd_data_21_18),
    .I0(n5_4_3),
    .I1(exu2mprf_rd_data_29_30),
    .I2(ialu_main_op2_0[21]),
    .I3(mprf2exu_rs1_data_o_0_175) 
);
defparam exu2mprf_rd_data_21_s14.INIT=16'h5FF3;
  LUT3 exu2mprf_rd_data_20_s10 (
    .F(exu2mprf_rd_data_20_14),
    .I0(dmem_rdata_local_20),
    .I1(dmem_rdata_local_31),
    .I2(dmem_rdata_shift_reg[0]) 
);
defparam exu2mprf_rd_data_20_s10.INIT=8'h35;
  LUT4 exu2mprf_rd_data_20_s11 (
    .F(exu2mprf_rd_data_20_15),
    .I0(n36_63),
    .I1(n36_59),
    .I2(ialu_main_op2_0[3]),
    .I3(exu2mprf_rd_data_20_19) 
);
defparam exu2mprf_rd_data_20_s11.INIT=16'hF503;
  LUT4 exu2mprf_rd_data_20_s12 (
    .F(exu2mprf_rd_data_20_16),
    .I0(exu2mprf_rd_data_16_24),
    .I1(n36_75),
    .I2(ialu_main_op2_0[3]),
    .I3(ialu_main_op2_0[2]) 
);
defparam exu2mprf_rd_data_20_s12.INIT=16'h0A0C;
  LUT4 exu2mprf_rd_data_20_s14 (
    .F(exu2mprf_rd_data_20_18),
    .I0(ialu_main_op2_0[2]),
    .I1(mprf2exu_rs1_data_o_0_131),
    .I2(exu2mprf_rd_data_20_20),
    .I3(ialu_main_op2_0[3]) 
);
defparam exu2mprf_rd_data_20_s14.INIT=16'hBBF0;
  LUT4 exu2mprf_rd_data_19_s10 (
    .F(exu2mprf_rd_data_19_14),
    .I0(n1_49),
    .I1(n1_47),
    .I2(ialu_main_op2_0[3]),
    .I3(exu2mprf_rd_data_19_17) 
);
defparam exu2mprf_rd_data_19_s10.INIT=16'hF503;
  LUT2 exu2mprf_rd_data_19_s11 (
    .F(exu2mprf_rd_data_19_15),
    .I0(exu2mprf_rd_data_29_22),
    .I1(exu2mprf_rd_data_30_39) 
);
defparam exu2mprf_rd_data_19_s11.INIT=4'h8;
  LUT3 exu2mprf_rd_data_19_s12 (
    .F(exu2mprf_rd_data_19_16),
    .I0(dmem_rdata_local_19),
    .I1(dmem_rdata_local_31),
    .I2(dmem_rdata_shift_reg[0]) 
);
defparam exu2mprf_rd_data_19_s12.INIT=8'h35;
  LUT3 exu2mprf_rd_data_18_s11 (
    .F(exu2mprf_rd_data_18_15),
    .I0(n55_11),
    .I1(n51_11),
    .I2(ialu_main_op2_0[2]) 
);
defparam exu2mprf_rd_data_18_s11.INIT=8'h53;
  LUT4 exu2mprf_rd_data_18_s12 (
    .F(exu2mprf_rd_data_18_16),
    .I0(exu2mprf_rd_data_26_25),
    .I1(exu2mprf_rd_data_26_23),
    .I2(ialu_main_op2_0[3]),
    .I3(exu2mprf_rd_data_12_34) 
);
defparam exu2mprf_rd_data_18_s12.INIT=16'h3500;
  LUT4 exu2mprf_rd_data_18_s13 (
    .F(exu2mprf_rd_data_18_17),
    .I0(n5_4_3),
    .I1(ialu_main_op2_0[18]),
    .I2(exu2mprf_rd_data_29_30),
    .I3(mprf2exu_rs1_data_o_0_181) 
);
defparam exu2mprf_rd_data_18_s13.INIT=16'h873F;
  LUT3 exu2mprf_rd_data_17_s12 (
    .F(exu2mprf_rd_data_17_16),
    .I0(n2_85),
    .I1(n2_89),
    .I2(ialu_main_op2_0[2]) 
);
defparam exu2mprf_rd_data_17_s12.INIT=8'h53;
  LUT4 exu2mprf_rd_data_17_s13 (
    .F(exu2mprf_rd_data_17_17),
    .I0(exu2mprf_rd_data_17_21),
    .I1(exu2mprf_rd_data_25_33),
    .I2(n2_81),
    .I3(ialu_main_op2_0[2]) 
);
defparam exu2mprf_rd_data_17_s13.INIT=16'hEEF0;
  LUT4 exu2mprf_rd_data_17_s15 (
    .F(exu2mprf_rd_data_17_19),
    .I0(exu2mprf_rd_data_25_24),
    .I1(exu2mprf_rd_data_17_22),
    .I2(ialu_main_op2_0[3]),
    .I3(exu2mprf_rd_data_12_34) 
);
defparam exu2mprf_rd_data_17_s15.INIT=16'h5300;
  LUT3 exu2mprf_rd_data_16_s16 (
    .F(exu2mprf_rd_data_16_20),
    .I0(mprf2exu_rs1_data_o_0_135),
    .I1(mprf2exu_rs1_data_o_0_137),
    .I2(ialu_main_op2_0[2]) 
);
defparam exu2mprf_rd_data_16_s16.INIT=8'h53;
  LUT4 exu2mprf_rd_data_16_s17 (
    .F(exu2mprf_rd_data_16_21),
    .I0(timer_dmem_rdata[16]),
    .I1(exu2mprf_rd_data_31_14),
    .I2(exu2mprf_rd_data_16_22),
    .I3(exu2mprf_rd_data_31_16) 
);
defparam exu2mprf_rd_data_16_s17.INIT=16'h00F8;
  LUT4 exu2mprf_rd_data_15_s11 (
    .F(exu2mprf_rd_data_15_15),
    .I0(exu2mprf_rd_data_15_17),
    .I1(exu2mprf_rd_data_17_30),
    .I2(exu2mprf_rd_data_31_33),
    .I3(exu2mprf_rd_data_3_38) 
);
defparam exu2mprf_rd_data_15_s11.INIT=16'h0BBB;
  LUT4 exu2mprf_rd_data_15_s12 (
    .F(exu2mprf_rd_data_15_16),
    .I0(dmem_rdata_local_19),
    .I1(dmem_rdata_local_23),
    .I2(dmem_rdata_shift_reg[0]),
    .I3(exu2mprf_rd_data_31_29) 
);
defparam exu2mprf_rd_data_15_s12.INIT=16'hCA00;
  LUT4 exu2mprf_rd_data_14_s14 (
    .F(exu2mprf_rd_data_14_18),
    .I0(timer_dmem_rdata[7]),
    .I1(exu2mprf_rd_data_14_22),
    .I2(port_sel_r[0]),
    .I3(port_sel_r[1]) 
);
defparam exu2mprf_rd_data_14_s14.INIT=16'hF5CF;
  LUT2 exu2mprf_rd_data_14_s15 (
    .F(exu2mprf_rd_data_14_19),
    .I0(exu2mprf_rd_data_29_22),
    .I1(exu2mprf_rd_data_3_38) 
);
defparam exu2mprf_rd_data_14_s15.INIT=4'h8;
  LUT4 exu2mprf_rd_data_14_s16 (
    .F(exu2mprf_rd_data_14_20),
    .I0(mprf2exu_rs1_data_o_0_157),
    .I1(mprf2exu_rs1_data_o_0_155),
    .I2(exu2mprf_rd_data_30_25),
    .I3(exu2mprf_rd_data_29_22) 
);
defparam exu2mprf_rd_data_14_s16.INIT=16'h5333;
  LUT4 exu2mprf_rd_data_14_s17 (
    .F(exu2mprf_rd_data_14_21),
    .I0(exu2mprf_rd_data_22_18),
    .I1(exu2mprf_rd_data_14_23),
    .I2(ialu_main_op2_0[3]),
    .I3(exu2mprf_rd_data_17_30) 
);
defparam exu2mprf_rd_data_14_s17.INIT=16'h5300;
  LUT4 exu2mprf_rd_data_13_s12 (
    .F(exu2mprf_rd_data_13_16),
    .I0(n30_17),
    .I1(mprf2exu_rs1_data_o_0_155),
    .I2(ialu_main_op2[1]),
    .I3(exu2mprf_rd_data_29_22) 
);
defparam exu2mprf_rd_data_13_s12.INIT=16'h3533;
  LUT4 exu2mprf_rd_data_13_s13 (
    .F(exu2mprf_rd_data_13_17),
    .I0(n2_93),
    .I1(n2_89),
    .I2(ialu_main_op2_0[3]),
    .I3(exu2mprf_rd_data_13_18) 
);
defparam exu2mprf_rd_data_13_s13.INIT=16'h0CFA;
  LUT4 exu2mprf_rd_data_12_s15 (
    .F(exu2mprf_rd_data_12_19),
    .I0(mprf2exu_rs1_data_o_0_139),
    .I1(mprf2exu_rs1_data_o_0_137),
    .I2(ialu_main_op2_0[3]),
    .I3(exu2mprf_rd_data_12_21) 
);
defparam exu2mprf_rd_data_12_s15.INIT=16'h03FA;
  LUT4 exu2mprf_rd_data_12_s16 (
    .F(exu2mprf_rd_data_12_20),
    .I0(exu2mprf_rd_data_31_29),
    .I1(dmem_rdata_local_20),
    .I2(exu2mprf_rd_data_13_11),
    .I3(exu2mprf_rd_data_12_32) 
);
defparam exu2mprf_rd_data_12_s16.INIT=16'h0700;
  LUT3 exu2mprf_rd_data_11_s12 (
    .F(exu2mprf_rd_data_11_16),
    .I0(exu2mprf_rd_data_3_14),
    .I1(exu2mprf_rd_data_11_19),
    .I2(ialu_main_op2_0[3]) 
);
defparam exu2mprf_rd_data_11_s12.INIT=8'hA3;
  LUT4 exu2mprf_rd_data_11_s13 (
    .F(exu2mprf_rd_data_11_17),
    .I0(mprf2exu_rs1_data_o_0_155),
    .I1(n36_49),
    .I2(exu2mprf_rd_data_29_22),
    .I3(exu2mprf_rd_data_3_28) 
);
defparam exu2mprf_rd_data_11_s13.INIT=16'hCA00;
  LUT4 exu2mprf_rd_data_11_s14 (
    .F(exu2mprf_rd_data_11_18),
    .I0(exu2mprf_rd_data_13_11),
    .I1(exu2mprf_rd_data_15_13),
    .I2(exu2mprf_rd_data_11_20),
    .I3(exu2mprf_rd_data_14_7) 
);
defparam exu2mprf_rd_data_11_s14.INIT=16'h00EF;
  LUT3 exu2mprf_rd_data_10_s13 (
    .F(exu2mprf_rd_data_10_17),
    .I0(n47_11_2),
    .I1(n43_11),
    .I2(ialu_main_op2_0[2]) 
);
defparam exu2mprf_rd_data_10_s13.INIT=8'h53;
  LUT4 exu2mprf_rd_data_10_s14 (
    .F(exu2mprf_rd_data_10_18),
    .I0(exu2mprf_rd_data_18_15),
    .I1(ialu_main_op2_0[4]),
    .I2(exu2mprf_rd_data_28_20),
    .I3(ialu_main_op2_0[3]) 
);
defparam exu2mprf_rd_data_10_s14.INIT=16'hEF30;
  LUT3 exu2mprf_rd_data_9_s12 (
    .F(exu2mprf_rd_data_9_16),
    .I0(exu2mprf_rd_data_9_18),
    .I1(exu2mprf_rd_data_17_16),
    .I2(ialu_main_op2_0[3]) 
);
defparam exu2mprf_rd_data_9_s12.INIT=8'h35;
  LUT4 exu2mprf_rd_data_9_s13 (
    .F(exu2mprf_rd_data_9_17),
    .I0(dmem_rdata_local_18),
    .I1(dmem_rdata_local_9),
    .I2(dmem_rdata_shift_reg[0]),
    .I3(exu2mprf_rd_data_31_29) 
);
defparam exu2mprf_rd_data_9_s13.INIT=16'hAC00;
  LUT4 exu2mprf_rd_data_8_s13 (
    .F(exu2mprf_rd_data_8_17),
    .I0(dmem_rdata_local_24),
    .I1(dmem_rdata_local_19),
    .I2(dmem_rdata_shift_reg[0]),
    .I3(dmem_rdata_shift_reg[1]) 
);
defparam exu2mprf_rd_data_8_s13.INIT=16'hF53F;
  LUT4 exu2mprf_rd_data_8_s14 (
    .F(exu2mprf_rd_data_8_18),
    .I0(ialu_main_op2_0[4]),
    .I1(exu2mprf_rd_data_16_20),
    .I2(ialu_main_op2_0[3]),
    .I3(exu2mprf_rd_data_28_20) 
);
defparam exu2mprf_rd_data_8_s14.INIT=16'h1F00;
  LUT4 exu2mprf_rd_data_8_s15 (
    .F(exu2mprf_rd_data_8_19),
    .I0(exu2mprf_rd_data_8_20),
    .I1(exu2mprf_rd_data_24_22),
    .I2(ialu_main_op2_0[3]),
    .I3(ialu_main_op2_0[4]) 
);
defparam exu2mprf_rd_data_8_s15.INIT=16'h03F5;
  LUT4 exu2mprf_rd_data_7_s8 (
    .F(exu2mprf_rd_data_7_12),
    .I0(n5_4_3),
    .I1(ialu_main_op2_0[7]),
    .I2(exu2mprf_rd_data_29_30),
    .I3(mprf2exu_rs1_data_o_0_203) 
);
defparam exu2mprf_rd_data_7_s8.INIT=16'h873F;
  LUT4 exu2mprf_rd_data_7_s9 (
    .F(exu2mprf_rd_data_7_13),
    .I0(ialu_main_op2_0[2]),
    .I1(exu2mprf_rd_data_30_25),
    .I2(exu2mprf_rd_data_3_28),
    .I3(mprf2exu_rs1_data_o_0_155) 
);
defparam exu2mprf_rd_data_7_s9.INIT=16'hF400;
  LUT3 exu2mprf_rd_data_7_s11 (
    .F(exu2mprf_rd_data_7_15),
    .I0(n1_55),
    .I1(n1_53),
    .I2(ialu_main_op2_0[2]) 
);
defparam exu2mprf_rd_data_7_s11.INIT=8'h53;
  LUT4 exu2mprf_rd_data_7_s12 (
    .F(exu2mprf_rd_data_7_16),
    .I0(exu2mprf_rd_data_7_17),
    .I1(exu2mprf_rd_data_15_17),
    .I2(exu2mprf_rd_data_28_20),
    .I3(ialu_main_op2_0[3]) 
);
defparam exu2mprf_rd_data_7_s12.INIT=16'hC0AF;
  LUT4 exu2mprf_rd_data_6_s9 (
    .F(exu2mprf_rd_data_6_13),
    .I0(n43_11),
    .I1(n39_11),
    .I2(ialu_main_op2_0[3]),
    .I3(exu2mprf_rd_data_6_18) 
);
defparam exu2mprf_rd_data_6_s9.INIT=16'h03F5;
  LUT4 exu2mprf_rd_data_6_s11 (
    .F(exu2mprf_rd_data_6_15),
    .I0(dmem_rdata_local_31),
    .I1(dmem_rdata_local_20),
    .I2(dmem_rdata_shift_reg[1]),
    .I3(dmem_rdata_shift_reg[0]) 
);
defparam exu2mprf_rd_data_6_s11.INIT=16'hAC00;
  LUT4 exu2mprf_rd_data_6_s12 (
    .F(exu2mprf_rd_data_6_16),
    .I0(dmem_rdata_local_22),
    .I1(dmem_rdata_local_31),
    .I2(dmem_rdata_shift_reg[0]),
    .I3(dmem_rdata_shift_reg[1]) 
);
defparam exu2mprf_rd_data_6_s12.INIT=16'h0A0C;
  LUT4 exu2mprf_rd_data_6_s13 (
    .F(exu2mprf_rd_data_6_17),
    .I0(exu2mprf_rd_data_4_11),
    .I1(ahb_dmem_hrdata[6]),
    .I2(timer_dmem_rdata[6]),
    .I3(exu2mprf_rd_data_31_14) 
);
defparam exu2mprf_rd_data_6_s13.INIT=16'h0777;
  LUT4 exu2mprf_rd_data_5_s7 (
    .F(exu2mprf_rd_data_5_11),
    .I0(n2_97),
    .I1(n2_101),
    .I2(ialu_main_op2_0[3]),
    .I3(exu2mprf_rd_data_5_15) 
);
defparam exu2mprf_rd_data_5_s7.INIT=16'h03F5;
  LUT4 exu2mprf_rd_data_5_s8 (
    .F(exu2mprf_rd_data_5_12),
    .I0(n5_4_3),
    .I1(exu2mprf_rd_data_29_30),
    .I2(ialu_main_op2_0[5]),
    .I3(mprf2exu_rs1_data_o_0_207) 
);
defparam exu2mprf_rd_data_5_s8.INIT=16'h5FF3;
  LUT4 exu2mprf_rd_data_5_s9 (
    .F(exu2mprf_rd_data_5_13),
    .I0(dmem_rdata_local_31),
    .I1(dmem_rdata_shift_reg[1]),
    .I2(exu2mprf_rd_data_5_16),
    .I3(exu2mprf_rd_data_2_17) 
);
defparam exu2mprf_rd_data_5_s9.INIT=16'hB000;
  LUT4 exu2mprf_rd_data_5_s10 (
    .F(exu2mprf_rd_data_5_14),
    .I0(exu2mprf_rd_data_4_11),
    .I1(ahb_dmem_hrdata[5]),
    .I2(timer_dmem_rdata[5]),
    .I3(exu2mprf_rd_data_31_14) 
);
defparam exu2mprf_rd_data_5_s10.INIT=16'h0777;
  LUT4 exu2mprf_rd_data_4_s12 (
    .F(exu2mprf_rd_data_4_16),
    .I0(\data_fifo.haddr [0]),
    .I1(\data_fifo.hwidth [0]),
    .I2(\data_fifo.haddr [1]),
    .I3(\data_fifo.hwidth [1]) 
);
defparam exu2mprf_rd_data_4_s12.INIT=16'h330D;
  LUT3 exu2mprf_rd_data_4_s13 (
    .F(exu2mprf_rd_data_4_17),
    .I0(dmem_rdata_local_4),
    .I1(dmem_rdata_local_31),
    .I2(dmem_rdata_shift_reg[0]) 
);
defparam exu2mprf_rd_data_4_s13.INIT=8'hCA;
  LUT4 exu2mprf_rd_data_4_s14 (
    .F(exu2mprf_rd_data_4_18),
    .I0(mprf2exu_rs1_data_o_0_141),
    .I1(mprf2exu_rs1_data_o_0_143),
    .I2(ialu_main_op2_0[3]),
    .I3(exu2mprf_rd_data_4_19) 
);
defparam exu2mprf_rd_data_4_s14.INIT=16'h03F5;
  LUT4 exu2mprf_rd_data_3_s18 (
    .F(exu2mprf_rd_data_3_22),
    .I0(n36_69),
    .I1(n36_73),
    .I2(ialu_main_op2_0[3]),
    .I3(exu2mprf_rd_data_3_25) 
);
defparam exu2mprf_rd_data_3_s18.INIT=16'h03F5;
  LUT4 exu2mprf_rd_data_3_s19 (
    .F(exu2mprf_rd_data_3_23),
    .I0(dmem_rdata_local_19),
    .I1(exu2mprf_rd_data_3_26),
    .I2(dmem_rdata_shift_reg[0]),
    .I3(exu2mprf_rd_data_2_17) 
);
defparam exu2mprf_rd_data_3_s19.INIT=16'h3A00;
  LUT4 exu2mprf_rd_data_3_s20 (
    .F(exu2mprf_rd_data_3_24),
    .I0(exu2mprf_rd_data_4_11),
    .I1(ahb_dmem_hrdata[3]),
    .I2(timer_dmem_rdata[3]),
    .I3(exu2mprf_rd_data_31_14) 
);
defparam exu2mprf_rd_data_3_s20.INIT=16'h0777;
  LUT3 exu2mprf_rd_data_2_s14 (
    .F(exu2mprf_rd_data_2_18),
    .I0(n39_11),
    .I1(n35_61),
    .I2(ialu_main_op2_0[2]) 
);
defparam exu2mprf_rd_data_2_s14.INIT=8'h53;
  LUT4 exu2mprf_rd_data_2_s15 (
    .F(exu2mprf_rd_data_2_19),
    .I0(exu2mprf_rd_data_18_15),
    .I1(exu2mprf_rd_data_26_16),
    .I2(ialu_main_op2_0[3]),
    .I3(exu2mprf_rd_data_3_38) 
);
defparam exu2mprf_rd_data_2_s15.INIT=16'h3500;
  LUT4 exu2mprf_rd_data_2_s16 (
    .F(exu2mprf_rd_data_2_20),
    .I0(n5_4_3),
    .I1(ialu_main_op2_0[2]),
    .I2(exu2mprf_rd_data_29_30),
    .I3(mprf2exu_rs1_data_o_0_213) 
);
defparam exu2mprf_rd_data_2_s16.INIT=16'h873F;
  LUT3 exu2mprf_rd_data_1_s11 (
    .F(exu2mprf_rd_data_1_15),
    .I0(exu2mprf_rd_data_9_18),
    .I1(exu2mprf_rd_data_1_17),
    .I2(ialu_main_op2_0[3]) 
);
defparam exu2mprf_rd_data_1_s11.INIT=8'hAC;
  LUT4 exu2mprf_rd_data_0_s13 (
    .F(exu2mprf_rd_data_0_17),
    .I0(mprf2exu_rs1_data_o_0_219),
    .I1(n8_2),
    .I2(csr_mepc_next_31_15),
    .I3(main_sum_res[31]) 
);
defparam exu2mprf_rd_data_0_s13.INIT=16'h4000;
  LUT4 exu2mprf_rd_data_0_s14 (
    .F(exu2mprf_rd_data_0_18),
    .I0(mprf2exu_rs1_data_o_0_219),
    .I1(exu2mprf_rd_data_0_23),
    .I2(main_sum_res[31]),
    .I3(exu2mprf_rd_data_30_24) 
);
defparam exu2mprf_rd_data_0_s14.INIT=16'hF400;
  LUT4 exu2mprf_rd_data_0_s16 (
    .F(exu2mprf_rd_data_0_20),
    .I0(mprf2exu_rs1_data_o_0_145),
    .I1(mprf2exu_rs1_data_o_0_141),
    .I2(ialu_main_op2_0[2]),
    .I3(exu2mprf_rd_data_0_24) 
);
defparam exu2mprf_rd_data_0_s16.INIT=16'hF503;
  LUT4 exu2mprf_rd_data_0_s17 (
    .F(exu2mprf_rd_data_0_21),
    .I0(exu2mprf_rd_data_29_22),
    .I1(exu2mprf_rd_data_16_24),
    .I2(exu2mprf_rd_data_28_20),
    .I3(ialu_main_op2_0[4]) 
);
defparam exu2mprf_rd_data_0_s17.INIT=16'h0FF7;
  LUT4 exu2mprf_rd_data_0_s18 (
    .F(exu2mprf_rd_data_0_22),
    .I0(main_sum_res[19]),
    .I1(exu2mprf_rd_data_0_25),
    .I2(exu2mprf_rd_data_0_26),
    .I3(exu2mprf_rd_data_0_27) 
);
defparam exu2mprf_rd_data_0_s18.INIT=16'h4000;
  LUT3 exu2mprf_rd_data_31_s21 (
    .F(exu2mprf_rd_data_31_25),
    .I0(n1_47),
    .I1(n1_45),
    .I2(ialu_main_op2_0[2]) 
);
defparam exu2mprf_rd_data_31_s21.INIT=8'h53;
  LUT3 exu2mprf_rd_data_31_s22 (
    .F(exu2mprf_rd_data_31_26),
    .I0(n1_43),
    .I1(n1_41),
    .I2(ialu_main_op2_0[2]) 
);
defparam exu2mprf_rd_data_31_s22.INIT=8'hAC;
  LUT3 exu2mprf_rd_data_31_s23 (
    .F(exu2mprf_rd_data_31_27),
    .I0(n1_51),
    .I1(n1_49),
    .I2(ialu_main_op2_0[2]) 
);
defparam exu2mprf_rd_data_31_s23.INIT=8'hAC;
  LUT3 exu2mprf_rd_data_30_s27 (
    .F(exu2mprf_rd_data_30_31),
    .I0(n102_1),
    .I1(n103_1),
    .I2(timer_dmem_wdata_0_4) 
);
defparam exu2mprf_rd_data_30_s27.INIT=8'hE0;
  LUT4 exu2mprf_rd_data_30_s28 (
    .F(exu2mprf_rd_data_30_32),
    .I0(exu2mprf_rd_data_28_29),
    .I1(exu2mprf_rd_data_28_30),
    .I2(ifu2idu_instr_o_13_8),
    .I3(n103_13) 
);
defparam exu2mprf_rd_data_30_s28.INIT=16'hCA00;
  LUT4 exu2mprf_rd_data_30_s29 (
    .F(exu2mprf_rd_data_30_33),
    .I0(exu2csr_rw_addr_11_13),
    .I1(exu2mprf_rd_data_30_37),
    .I2(ifu2idu_instr_o_14_7),
    .I3(ifu2idu_instr_o_13_8) 
);
defparam exu2mprf_rd_data_30_s29.INIT=16'h0A0C;
  LUT4 exu2mprf_rd_data_30_s30 (
    .F(exu2mprf_rd_data_30_34),
    .I0(ialu_main_op2_31_8),
    .I1(n255_13),
    .I2(ifu2idu_instr_o_13_8),
    .I3(ialu_main_op2_31_14) 
);
defparam exu2mprf_rd_data_30_s30.INIT=16'h2320;
  LUT3 exu2mprf_rd_data_29_s24 (
    .F(exu2mprf_rd_data_29_28),
    .I0(n35_53),
    .I1(n35_55),
    .I2(ialu_main_op2_0[2]) 
);
defparam exu2mprf_rd_data_29_s24.INIT=8'h35;
  LUT4 exu2mprf_rd_data_28_s25 (
    .F(exu2mprf_rd_data_28_29),
    .I0(q_data_head_6),
    .I1(q_data_head_5),
    .I2(q_data_head_4),
    .I3(exu2csr_rw_addr_11_12) 
);
defparam exu2mprf_rd_data_28_s25.INIT=16'h4000;
  LUT4 exu2mprf_rd_data_28_s26 (
    .F(exu2mprf_rd_data_28_30),
    .I0(tcm_imem_rdata_31),
    .I1(tcm_imem_rdata_5),
    .I2(tcm_imem_rdata_4),
    .I3(n1258_18) 
);
defparam exu2mprf_rd_data_28_s26.INIT=16'h4000;
  LUT2 exu2mprf_rd_data_28_s28 (
    .F(exu2mprf_rd_data_28_32),
    .I0(funct3[0]),
    .I1(exu2csr_rw_addr_11_9) 
);
defparam exu2mprf_rd_data_28_s28.INIT=4'h1;
  LUT3 exu2mprf_rd_data_28_s29 (
    .F(exu2mprf_rd_data_28_33),
    .I0(exu2csr_rw_addr_5_10),
    .I1(funct3[1]),
    .I2(funct3[0]) 
);
defparam exu2mprf_rd_data_28_s29.INIT=8'h7C;
  LUT4 exu2mprf_rd_data_28_s30 (
    .F(exu2mprf_rd_data_28_34),
    .I0(n1258_17),
    .I1(exu2csr_rw_addr_10_3),
    .I2(exu2csr_rw_addr_11_4),
    .I3(exu2mprf_rd_addr_0_16) 
);
defparam exu2mprf_rd_data_28_s30.INIT=16'h4F00;
  LUT3 exu2mprf_rd_data_26_s21 (
    .F(exu2mprf_rd_data_26_25),
    .I0(n2_95),
    .I1(n2_91),
    .I2(ialu_main_op2_0[2]) 
);
defparam exu2mprf_rd_data_26_s21.INIT=8'h53;
  LUT3 exu2mprf_rd_data_25_s20 (
    .F(exu2mprf_rd_data_25_24),
    .I0(n35_63),
    .I1(n35_59),
    .I2(ialu_main_op2_0[2]) 
);
defparam exu2mprf_rd_data_25_s20.INIT=8'h53;
  LUT4 exu2mprf_rd_data_25_s21 (
    .F(exu2mprf_rd_data_25_25),
    .I0(n35_53),
    .I1(n35_57),
    .I2(ialu_main_op2_0[2]),
    .I3(ialu_main_op2_0[3]) 
);
defparam exu2mprf_rd_data_25_s21.INIT=16'hC0AF;
  LUT4 exu2mprf_rd_data_22_s18 (
    .F(exu2mprf_rd_data_22_22),
    .I0(mprf2exu_rs1_data_o_0_157),
    .I1(mprf2exu_rs1_data_o_0_155),
    .I2(ialu_main_op2_0[2]),
    .I3(exu2mprf_rd_data_30_25) 
);
defparam exu2mprf_rd_data_22_s18.INIT=16'h3533;
  LUT4 exu2mprf_rd_data_22_s19 (
    .F(exu2mprf_rd_data_22_23),
    .I0(n2_99),
    .I1(n2_95),
    .I2(ialu_main_op2_0[3]),
    .I3(ialu_main_op2_0[2]) 
);
defparam exu2mprf_rd_data_22_s19.INIT=16'h5F30;
  LUT4 exu2mprf_rd_data_21_s15 (
    .F(exu2mprf_rd_data_21_19),
    .I0(n30_17),
    .I1(mprf2exu_rs1_data_o_0_155),
    .I2(ialu_main_op2_0[2]),
    .I3(ialu_main_op2[1]) 
);
defparam exu2mprf_rd_data_21_s15.INIT=16'h3335;
  LUT4 exu2mprf_rd_data_20_s15 (
    .F(exu2mprf_rd_data_20_19),
    .I0(n36_71),
    .I1(n36_67),
    .I2(ialu_main_op2_0[3]),
    .I3(ialu_main_op2_0[2]) 
);
defparam exu2mprf_rd_data_20_s15.INIT=16'h5F30;
  LUT3 exu2mprf_rd_data_20_s16 (
    .F(exu2mprf_rd_data_20_20),
    .I0(mprf2exu_rs1_data_o_0_135),
    .I1(mprf2exu_rs1_data_o_0_133),
    .I2(ialu_main_op2_0[2]) 
);
defparam exu2mprf_rd_data_20_s16.INIT=8'h35;
  LUT4 exu2mprf_rd_data_19_s13 (
    .F(exu2mprf_rd_data_19_17),
    .I0(n1_53),
    .I1(n1_51),
    .I2(ialu_main_op2_0[3]),
    .I3(ialu_main_op2_0[2]) 
);
defparam exu2mprf_rd_data_19_s13.INIT=16'h5F30;
  LUT4 exu2mprf_rd_data_17_s17 (
    .F(exu2mprf_rd_data_17_21),
    .I0(exu2mprf_rd_data_30_15),
    .I1(ialu_main_op2[0]),
    .I2(mprf2exu_rs1_data_o_0_155),
    .I3(ialu_main_op2[1]) 
);
defparam exu2mprf_rd_data_17_s17.INIT=16'hB000;
  LUT3 exu2mprf_rd_data_17_s18 (
    .F(exu2mprf_rd_data_17_22),
    .I0(n35_57),
    .I1(n35_55),
    .I2(ialu_main_op2_0[2]) 
);
defparam exu2mprf_rd_data_17_s18.INIT=8'h53;
  LUT4 exu2mprf_rd_data_16_s18 (
    .F(exu2mprf_rd_data_16_22),
    .I0(dmem_rdata_local_19),
    .I1(dmem_rdata_local_24),
    .I2(dmem_rdata_shift_reg[0]),
    .I3(exu2mprf_rd_data_31_29) 
);
defparam exu2mprf_rd_data_16_s18.INIT=16'hCA00;
  LUT3 exu2mprf_rd_data_15_s13 (
    .F(exu2mprf_rd_data_15_17),
    .I0(n36_57),
    .I1(n36_61),
    .I2(ialu_main_op2_0[2]) 
);
defparam exu2mprf_rd_data_15_s13.INIT=8'h53;
  LUT4 exu2mprf_rd_data_14_s18 (
    .F(exu2mprf_rd_data_14_22),
    .I0(dmem_rdata_local_23),
    .I1(dmem_rdata_local_31),
    .I2(dmem_rdata_shift_reg[1]),
    .I3(exu2mprf_rd_data_14_24) 
);
defparam exu2mprf_rd_data_14_s18.INIT=16'h305F;
  LUT3 exu2mprf_rd_data_14_s19 (
    .F(exu2mprf_rd_data_14_23),
    .I0(n51_11),
    .I1(n47_11_2),
    .I2(ialu_main_op2_0[2]) 
);
defparam exu2mprf_rd_data_14_s19.INIT=8'h53;
  LUT4 exu2mprf_rd_data_13_s14 (
    .F(exu2mprf_rd_data_13_18),
    .I0(n2_81),
    .I1(n2_85),
    .I2(ialu_main_op2_0[3]),
    .I3(ialu_main_op2_0[2]) 
);
defparam exu2mprf_rd_data_13_s14.INIT=16'h5F30;
  LUT4 exu2mprf_rd_data_12_s17 (
    .F(exu2mprf_rd_data_12_21),
    .I0(mprf2exu_rs1_data_o_0_133),
    .I1(mprf2exu_rs1_data_o_0_135),
    .I2(ialu_main_op2_0[3]),
    .I3(ialu_main_op2_0[2]) 
);
defparam exu2mprf_rd_data_12_s17.INIT=16'hAFC0;
  LUT3 exu2mprf_rd_data_11_s15 (
    .F(exu2mprf_rd_data_11_19),
    .I0(n36_61),
    .I1(n36_65),
    .I2(ialu_main_op2_0[2]) 
);
defparam exu2mprf_rd_data_11_s15.INIT=8'hAC;
  LUT4 exu2mprf_rd_data_11_s16 (
    .F(exu2mprf_rd_data_11_20),
    .I0(exu2mprf_rd_data_14_24),
    .I1(exu2mprf_rd_data_31_29),
    .I2(timer_dmem_rdata[11]),
    .I3(exu2mprf_rd_data_31_14) 
);
defparam exu2mprf_rd_data_11_s16.INIT=16'h0F77;
  LUT3 exu2mprf_rd_data_9_s14 (
    .F(exu2mprf_rd_data_9_18),
    .I0(n2_93),
    .I1(n2_97),
    .I2(ialu_main_op2_0[2]) 
);
defparam exu2mprf_rd_data_9_s14.INIT=8'h53;
  LUT3 exu2mprf_rd_data_8_s16 (
    .F(exu2mprf_rd_data_8_20),
    .I0(mprf2exu_rs1_data_o_0_139),
    .I1(mprf2exu_rs1_data_o_0_141),
    .I2(ialu_main_op2_0[2]) 
);
defparam exu2mprf_rd_data_8_s16.INIT=8'h53;
  LUT3 exu2mprf_rd_data_7_s13 (
    .F(exu2mprf_rd_data_7_17),
    .I0(n36_65),
    .I1(n36_69),
    .I2(ialu_main_op2_0[2]) 
);
defparam exu2mprf_rd_data_7_s13.INIT=8'h53;
  LUT4 exu2mprf_rd_data_6_s14 (
    .F(exu2mprf_rd_data_6_18),
    .I0(n47_11_2),
    .I1(n51_11),
    .I2(ialu_main_op2_0[3]),
    .I3(ialu_main_op2_0[2]) 
);
defparam exu2mprf_rd_data_6_s14.INIT=16'hC0AF;
  LUT4 exu2mprf_rd_data_5_s11 (
    .F(exu2mprf_rd_data_5_15),
    .I0(n2_93),
    .I1(n2_89),
    .I2(ialu_main_op2_0[3]),
    .I3(ialu_main_op2_0[2]) 
);
defparam exu2mprf_rd_data_5_s11.INIT=16'hC0AF;
  LUT4 exu2mprf_rd_data_5_s12 (
    .F(exu2mprf_rd_data_5_16),
    .I0(dmem_rdata_local_13),
    .I1(dmem_rdata_local_5),
    .I2(dmem_rdata_shift_reg[1]),
    .I3(dmem_rdata_shift_reg[0]) 
);
defparam exu2mprf_rd_data_5_s12.INIT=16'hFA0C;
  LUT4 exu2mprf_rd_data_4_s15 (
    .F(exu2mprf_rd_data_4_19),
    .I0(mprf2exu_rs1_data_o_0_139),
    .I1(mprf2exu_rs1_data_o_0_137),
    .I2(ialu_main_op2_0[3]),
    .I3(ialu_main_op2_0[2]) 
);
defparam exu2mprf_rd_data_4_s15.INIT=16'hC0AF;
  LUT4 exu2mprf_rd_data_3_s21 (
    .F(exu2mprf_rd_data_3_25),
    .I0(n36_65),
    .I1(n36_61),
    .I2(ialu_main_op2_0[3]),
    .I3(ialu_main_op2_0[2]) 
);
defparam exu2mprf_rd_data_3_s21.INIT=16'hC0AF;
  LUT3 exu2mprf_rd_data_3_s22 (
    .F(exu2mprf_rd_data_3_26),
    .I0(dmem_rdata_local_11),
    .I1(dmem_rdata_local_31),
    .I2(dmem_rdata_shift_reg[1]) 
);
defparam exu2mprf_rd_data_3_s22.INIT=8'h35;
  LUT3 exu2mprf_rd_data_1_s13 (
    .F(exu2mprf_rd_data_1_17),
    .I0(n2_101),
    .I1(n2_105),
    .I2(ialu_main_op2_0[2]) 
);
defparam exu2mprf_rd_data_1_s13.INIT=8'h53;
  LUT2 exu2mprf_rd_data_0_s19 (
    .F(exu2mprf_rd_data_0_23),
    .I0(n8_2),
    .I1(csr_mepc_next_31_15) 
);
defparam exu2mprf_rd_data_0_s19.INIT=4'h8;
  LUT4 exu2mprf_rd_data_0_s20 (
    .F(exu2mprf_rd_data_0_24),
    .I0(mprf2exu_rs1_data_o_0_143),
    .I1(mprf2exu_rs1_data_o_0_139),
    .I2(ialu_main_op2_0[2]),
    .I3(ialu_main_op2_0[3]) 
);
defparam exu2mprf_rd_data_0_s20.INIT=16'h305F;
  LUT4 exu2mprf_rd_data_0_s21 (
    .F(exu2mprf_rd_data_0_25),
    .I0(main_sum_res[20]),
    .I1(main_sum_res[21]),
    .I2(main_sum_res[22]),
    .I3(exu2mprf_rd_data_0_28) 
);
defparam exu2mprf_rd_data_0_s21.INIT=16'h0100;
  LUT4 exu2mprf_rd_data_0_s22 (
    .F(exu2mprf_rd_data_0_26),
    .I0(main_sum_res[27]),
    .I1(main_sum_res[28]),
    .I2(exu2mprf_rd_data_0_29),
    .I3(exu2mprf_rd_data_0_30) 
);
defparam exu2mprf_rd_data_0_s22.INIT=16'h1000;
  LUT4 exu2mprf_rd_data_0_s23 (
    .F(exu2mprf_rd_data_0_27),
    .I0(exu2mprf_rd_data_0_31),
    .I1(exu2mprf_rd_data_0_32),
    .I2(exu2mprf_rd_data_0_33),
    .I3(exu2mprf_rd_data_0_34) 
);
defparam exu2mprf_rd_data_0_s23.INIT=16'h8000;
  LUT4 exu2mprf_rd_data_14_s20 (
    .F(exu2mprf_rd_data_14_24),
    .I0(dmem_rdata_local_19),
    .I1(dmem_rdata_local_11),
    .I2(dmem_rdata_shift_reg[1]),
    .I3(dmem_rdata_shift_reg[0]) 
);
defparam exu2mprf_rd_data_14_s20.INIT=16'hFA0C;
  LUT4 exu2mprf_rd_data_0_s24 (
    .F(exu2mprf_rd_data_0_28),
    .I0(main_sum_res[15]),
    .I1(main_sum_res[16]),
    .I2(main_sum_res[17]),
    .I3(main_sum_res[18]) 
);
defparam exu2mprf_rd_data_0_s24.INIT=16'h0001;
  LUT2 exu2mprf_rd_data_0_s25 (
    .F(exu2mprf_rd_data_0_29),
    .I0(main_sum_res[29]),
    .I1(main_sum_res[30]) 
);
defparam exu2mprf_rd_data_0_s25.INIT=4'h1;
  LUT4 exu2mprf_rd_data_0_s26 (
    .F(exu2mprf_rd_data_0_30),
    .I0(main_sum_res[23]),
    .I1(main_sum_res[24]),
    .I2(main_sum_res[25]),
    .I3(main_sum_res[26]) 
);
defparam exu2mprf_rd_data_0_s26.INIT=16'h0001;
  LUT4 exu2mprf_rd_data_0_s27 (
    .F(exu2mprf_rd_data_0_31),
    .I0(main_sum_res[3]),
    .I1(main_sum_res[4]),
    .I2(main_sum_res[5]),
    .I3(main_sum_res[6]) 
);
defparam exu2mprf_rd_data_0_s27.INIT=16'h0001;
  LUT4 exu2mprf_rd_data_0_s28 (
    .F(exu2mprf_rd_data_0_32),
    .I0(main_sum_res[11]),
    .I1(main_sum_res[12]),
    .I2(main_sum_res[13]),
    .I3(main_sum_res[14]) 
);
defparam exu2mprf_rd_data_0_s28.INIT=16'h0001;
  LUT4 exu2mprf_rd_data_0_s29 (
    .F(exu2mprf_rd_data_0_33),
    .I0(main_sum_res[7]),
    .I1(main_sum_res[8]),
    .I2(main_sum_res[9]),
    .I3(main_sum_res[10]) 
);
defparam exu2mprf_rd_data_0_s29.INIT=16'h0001;
  LUT4 exu2mprf_rd_data_0_s30 (
    .F(exu2mprf_rd_data_0_34),
    .I0(main_sum_res[31]),
    .I1(main_sum_res[0]),
    .I2(main_sum_res[1]),
    .I3(main_sum_res[2]) 
);
defparam exu2mprf_rd_data_0_s30.INIT=16'h0001;
  LUT3 exu2mprf_rs1_addr_0_s2 (
    .F(exu2mprf_rs1_addr_0_7),
    .I0(\idu2exu_cmd.imm_13_8 ),
    .I1(\idu2exu_cmd.imm_16_5 ),
    .I2(csr_mepc_next_31_15) 
);
defparam exu2mprf_rs1_addr_0_s2.INIT=8'h40;
  LUT3 exu2mprf_rs2_addr_0_s5 (
    .F(exu2mprf_rs2_addr_0_10),
    .I0(timer_dmem_wdata_7_6),
    .I1(\idu2exu_cmd.imm_16_5 ),
    .I2(csr_mepc_next_31_15) 
);
defparam exu2mprf_rs2_addr_0_s5.INIT=8'h40;
  LUT4 exu2mprf_rs1_addr_2_s1 (
    .F(exu2mprf_rs1_addr[2]),
    .I0(exu2csr_rw_addr_9_3),
    .I1(csr_w_data_2_11),
    .I2(\idu2exu_cmd.imm_17_3 ),
    .I3(exu2mprf_rs1_addr_0_7) 
);
defparam exu2mprf_rs1_addr_2_s1.INIT=16'h2F00;
  LUT4 exu2mprf_rd_data_15_s14 (
    .F(exu2mprf_rd_data_15_19),
    .I0(exu2mprf_rd_data_7_15),
    .I1(exu2mprf_rd_data_31_27),
    .I2(ialu_main_op2_0[3]),
    .I3(exu2mprf_rd_data_12_34) 
);
defparam exu2mprf_rd_data_15_s14.INIT=16'h5C00;
  LUT4 wfi_run_start_next_s3 (
    .F(wfi_run_start_next_7),
    .I0(lsu_fsm_next_5),
    .I1(lsu_cmd_upd_9),
    .I2(\idu2exu_cmd.imm_16_5 ),
    .I3(lsu_cmd_upd_10) 
);
defparam wfi_run_start_next_s3.INIT=16'h2000;
  LUT4 exu2mprf_rd_data_9_s15 (
    .F(exu2mprf_rd_data_9_20),
    .I0(exu2csr_rw_addr_10_8),
    .I1(exu2csr_rw_addr_9_6),
    .I2(ahb_dmem_addr[9]),
    .I3(exu2mprf_rd_data_11_4) 
);
defparam exu2mprf_rd_data_9_s15.INIT=16'h440F;
  LUT4 exu2mprf_rd_data_17_s19 (
    .F(exu2mprf_rd_data_17_24),
    .I0(exu2mprf_rd_data_31_29),
    .I1(dmem_rdata_local_18),
    .I2(dmem_rdata_local_31),
    .I3(dmem_rdata_shift_reg[0]) 
);
defparam exu2mprf_rd_data_17_s19.INIT=16'hA088;
  LUT4 exu2mprf_rd_data_25_s22 (
    .F(exu2mprf_rd_data_25_27),
    .I0(\idu2exu_cmd.lsu_cmd_0_6 ),
    .I1(\idu2exu_cmd.imm_31_21 ),
    .I2(exu2csr_rw_addr_0_9),
    .I3(exu2csr_rw_addr_11_11) 
);
defparam exu2mprf_rd_data_25_s22.INIT=16'h0200;
  LUT4 ialu_main_op2_31_s10 (
    .F(ialu_main_op2_31_14),
    .I0(q_data_head_4),
    .I1(exu2csr_rw_addr_11_12),
    .I2(q_data_head_6),
    .I3(q_data_head_5) 
);
defparam ialu_main_op2_31_s10.INIT=16'h0008;
  LUT3 exu2mprf_rd_data_29_s25 (
    .F(exu2mprf_rd_data_29_30),
    .I0(exu2mprf_rd_data_30_19),
    .I1(timer_dmem_wdata_11_4),
    .I2(timer_dmem_wdata_11_5) 
);
defparam exu2mprf_rd_data_29_s25.INIT=8'h01;
  LUT4 exu2mprf_rd_data_28_s31 (
    .F(exu2mprf_rd_data_28_36),
    .I0(exu2mprf_rd_data_28_8),
    .I1(timer_dmem_wdata_11_4),
    .I2(timer_dmem_wdata_11_5),
    .I3(\idu2exu_cmd.imm_31_10 ) 
);
defparam exu2mprf_rd_data_28_s31.INIT=16'h0100;
  LUT3 exu2mprf_rd_data_16_s19 (
    .F(exu2mprf_rd_data_16_24),
    .I0(exu2mprf_rd_data_30_25),
    .I1(n39_1),
    .I2(mprf2exu_rs1_data_o_0_218) 
);
defparam exu2mprf_rd_data_16_s19.INIT=8'h80;
  LUT3 ialu_addr_op1_0_s2 (
    .F(ialu_addr_op1[0]),
    .I0(ialu_addr_op1_31_4),
    .I1(n39_1),
    .I2(mprf2exu_rs1_data_o_0_218) 
);
defparam ialu_addr_op1_0_s2.INIT=8'h40;
  LUT3 exu2mprf_rd_data_31_s24 (
    .F(exu2mprf_rd_data_31_29),
    .I0(dmem_rdata_shift_reg[1]),
    .I1(port_sel_r[1]),
    .I2(port_sel_r[0]) 
);
defparam exu2mprf_rd_data_31_s24.INIT=8'h10;
  LUT4 exu2mprf_rd_data_4_s16 (
    .F(exu2mprf_rd_data_4_21),
    .I0(ahb_dmem_hrdata[4]),
    .I1(port_sel_r[0]),
    .I2(port_sel_r[1]),
    .I3(exu2mprf_rd_data_4_16) 
);
defparam exu2mprf_rd_data_4_s16.INIT=16'h0200;
  LUT4 exu2mprf_rd_data_1_s14 (
    .F(exu2mprf_rd_data_1_19),
    .I0(n5_4_3),
    .I1(ialu_main_op2[1]),
    .I2(n38_1),
    .I3(mprf2exu_rs1_data_o_0_218) 
);
defparam exu2mprf_rd_data_1_s14.INIT=16'h7CCC;
  LUT4 exu2mprf_rd_data_1_s15 (
    .F(exu2mprf_rd_data_1_21),
    .I0(ialu_main_op2[1]),
    .I1(n38_1),
    .I2(mprf2exu_rs1_data_o_0_218),
    .I3(exu2mprf_rd_data_29_42) 
);
defparam exu2mprf_rd_data_1_s15.INIT=16'h8000;
  LUT4 ialu_addr_op1_1_s1 (
    .F(ialu_addr_op1[1]),
    .I0(n38_1),
    .I1(mprf2exu_rs1_data_o_0_218),
    .I2(curr_pc_1),
    .I3(ialu_addr_op1_31_4) 
);
defparam ialu_addr_op1_1_s1.INIT=16'hF088;
  LUT4 exu2mprf_rd_data_3_s23 (
    .F(exu2mprf_rd_data_3_28),
    .I0(ialu_main_op2_0[4]),
    .I1(exu2mprf_rd_data_28_36),
    .I2(exu2mprf_rd_data_28_10),
    .I3(exu2mprf_rd_data_30_24) 
);
defparam exu2mprf_rd_data_3_s23.INIT=16'h8000;
  LUT4 exu2mprf_rd_data_26_s22 (
    .F(exu2mprf_rd_data_26_27),
    .I0(ialu_main_op2_0[4]),
    .I1(exu2mprf_rd_data_28_36),
    .I2(exu2mprf_rd_data_28_10),
    .I3(exu2mprf_rd_data_30_24) 
);
defparam exu2mprf_rd_data_26_s22.INIT=16'h4000;
  LUT4 exu2mprf_rd_data_28_s32 (
    .F(exu2mprf_rd_data_28_38),
    .I0(mprf2exu_rs1_data_o_0_155),
    .I1(exu2mprf_rd_data_28_36),
    .I2(exu2mprf_rd_data_28_10),
    .I3(exu2mprf_rd_data_30_24) 
);
defparam exu2mprf_rd_data_28_s32.INIT=16'h8000;
  LUT4 exu2mprf_rd_data_29_s26 (
    .F(exu2mprf_rd_data_29_32),
    .I0(n5_4_3),
    .I1(ialu_main_op2_0[29]),
    .I2(n10_1),
    .I3(mprf2exu_rs1_data_o_0_218) 
);
defparam exu2mprf_rd_data_29_s26.INIT=16'h7CCC;
  LUT4 exu2mprf_rd_data_29_s27 (
    .F(exu2mprf_rd_data_29_34),
    .I0(ialu_main_op2_0[29]),
    .I1(n10_1),
    .I2(mprf2exu_rs1_data_o_0_218),
    .I3(exu2mprf_rd_data_29_42) 
);
defparam exu2mprf_rd_data_29_s27.INIT=16'h8000;
  LUT4 ialu_addr_op1_29_s1 (
    .F(ialu_addr_op1[29]),
    .I0(n10_1),
    .I1(mprf2exu_rs1_data_o_0_218),
    .I2(curr_pc_0[29]),
    .I3(ialu_addr_op1_31_4) 
);
defparam ialu_addr_op1_29_s1.INIT=16'hF088;
  LUT4 ialu_addr_op1_28_s1 (
    .F(ialu_addr_op1[28]),
    .I0(n11_1),
    .I1(mprf2exu_rs1_data_o_0_218),
    .I2(curr_pc_28),
    .I3(ialu_addr_op1_31_4) 
);
defparam ialu_addr_op1_28_s1.INIT=16'hF088;
  LUT4 ialu_addr_op1_27_s1 (
    .F(ialu_addr_op1[27]),
    .I0(n12_1),
    .I1(mprf2exu_rs1_data_o_0_218),
    .I2(curr_pc_0[27]),
    .I3(ialu_addr_op1_31_4) 
);
defparam ialu_addr_op1_27_s1.INIT=16'hF088;
  LUT4 ialu_addr_op1_25_s1 (
    .F(ialu_addr_op1[25]),
    .I0(n14_1),
    .I1(mprf2exu_rs1_data_o_0_218),
    .I2(curr_pc_0[25]),
    .I3(ialu_addr_op1_31_4) 
);
defparam ialu_addr_op1_25_s1.INIT=16'hF088;
  LUT4 ialu_addr_op1_22_s1 (
    .F(ialu_addr_op1[22]),
    .I0(n17_1),
    .I1(mprf2exu_rs1_data_o_0_218),
    .I2(curr_pc_0[22]),
    .I3(ialu_addr_op1_31_4) 
);
defparam ialu_addr_op1_22_s1.INIT=16'hF088;
  LUT4 ialu_addr_op1_21_s1 (
    .F(ialu_addr_op1[21]),
    .I0(n18_1),
    .I1(mprf2exu_rs1_data_o_0_218),
    .I2(curr_pc_21),
    .I3(ialu_addr_op1_31_4) 
);
defparam ialu_addr_op1_21_s1.INIT=16'hF088;
  LUT4 ialu_addr_op1_20_s1 (
    .F(ialu_addr_op1[20]),
    .I0(n19_1),
    .I1(mprf2exu_rs1_data_o_0_218),
    .I2(curr_pc_20),
    .I3(ialu_addr_op1_31_4) 
);
defparam ialu_addr_op1_20_s1.INIT=16'hF088;
  LUT4 ialu_addr_op1_19_s1 (
    .F(ialu_addr_op1[19]),
    .I0(n20_1),
    .I1(mprf2exu_rs1_data_o_0_218),
    .I2(curr_pc_19),
    .I3(ialu_addr_op1_31_4) 
);
defparam ialu_addr_op1_19_s1.INIT=16'hF088;
  LUT4 ialu_addr_op1_18_s1 (
    .F(ialu_addr_op1[18]),
    .I0(n21_1),
    .I1(mprf2exu_rs1_data_o_0_218),
    .I2(curr_pc_18),
    .I3(ialu_addr_op1_31_4) 
);
defparam ialu_addr_op1_18_s1.INIT=16'hF088;
  LUT4 ialu_addr_op1_15_s1 (
    .F(ialu_addr_op1[15]),
    .I0(n24_1),
    .I1(mprf2exu_rs1_data_o_0_218),
    .I2(curr_pc_0[15]),
    .I3(ialu_addr_op1_31_4) 
);
defparam ialu_addr_op1_15_s1.INIT=16'hF088;
  LUT4 ialu_addr_op1_8_s1 (
    .F(ialu_addr_op1[8]),
    .I0(n31_1),
    .I1(mprf2exu_rs1_data_o_0_218),
    .I2(curr_pc_8),
    .I3(ialu_addr_op1_31_4) 
);
defparam ialu_addr_op1_8_s1.INIT=16'hF088;
  LUT4 ialu_addr_op1_7_s1 (
    .F(ialu_addr_op1[7]),
    .I0(n32_1),
    .I1(mprf2exu_rs1_data_o_0_218),
    .I2(curr_pc_0[7]),
    .I3(ialu_addr_op1_31_4) 
);
defparam ialu_addr_op1_7_s1.INIT=16'hF088;
  LUT4 ialu_addr_op1_2_s1 (
    .F(ialu_addr_op1[2]),
    .I0(n37_1),
    .I1(mprf2exu_rs1_data_o_0_218),
    .I2(curr_pc_2),
    .I3(ialu_addr_op1_31_4) 
);
defparam ialu_addr_op1_2_s1.INIT=16'hF088;
  LUT4 exu2mprf_rd_data_26_s23 (
    .F(exu2mprf_rd_data_26_29),
    .I0(n5_4_3),
    .I1(ialu_main_op2_0[26]),
    .I2(n13_1),
    .I3(mprf2exu_rs1_data_o_0_218) 
);
defparam exu2mprf_rd_data_26_s23.INIT=16'h7CCC;
  LUT4 exu2mprf_rd_data_26_s24 (
    .F(exu2mprf_rd_data_26_31),
    .I0(ialu_main_op2_0[26]),
    .I1(n13_1),
    .I2(mprf2exu_rs1_data_o_0_218),
    .I3(exu2mprf_rd_data_29_42) 
);
defparam exu2mprf_rd_data_26_s24.INIT=16'h8000;
  LUT4 ialu_addr_op1_26_s1 (
    .F(ialu_addr_op1[26]),
    .I0(n13_1),
    .I1(mprf2exu_rs1_data_o_0_218),
    .I2(curr_pc_0[26]),
    .I3(ialu_addr_op1_31_4) 
);
defparam ialu_addr_op1_26_s1.INIT=16'hF088;
  LUT4 exu2mprf_rd_data_24_s23 (
    .F(exu2mprf_rd_data_24_28),
    .I0(n5_4_3),
    .I1(ialu_main_op2_0[24]),
    .I2(n15_1),
    .I3(mprf2exu_rs1_data_o_0_218) 
);
defparam exu2mprf_rd_data_24_s23.INIT=16'h7CCC;
  LUT4 exu2mprf_rd_data_24_s24 (
    .F(exu2mprf_rd_data_24_30),
    .I0(ialu_main_op2_0[24]),
    .I1(n15_1),
    .I2(mprf2exu_rs1_data_o_0_218),
    .I3(exu2mprf_rd_data_29_42) 
);
defparam exu2mprf_rd_data_24_s24.INIT=16'h8000;
  LUT4 ialu_addr_op1_24_s1 (
    .F(ialu_addr_op1[24]),
    .I0(n15_1),
    .I1(mprf2exu_rs1_data_o_0_218),
    .I2(curr_pc_24),
    .I3(ialu_addr_op1_31_4) 
);
defparam ialu_addr_op1_24_s1.INIT=16'hF088;
  LUT4 exu2mprf_rd_data_23_s15 (
    .F(exu2mprf_rd_data_23_20),
    .I0(n5_4_3),
    .I1(ialu_main_op2_0[23]),
    .I2(n16_1),
    .I3(mprf2exu_rs1_data_o_0_218) 
);
defparam exu2mprf_rd_data_23_s15.INIT=16'h7CCC;
  LUT4 exu2mprf_rd_data_23_s16 (
    .F(exu2mprf_rd_data_23_22),
    .I0(ialu_main_op2_0[23]),
    .I1(n16_1),
    .I2(mprf2exu_rs1_data_o_0_218),
    .I3(exu2mprf_rd_data_29_42) 
);
defparam exu2mprf_rd_data_23_s16.INIT=16'h8000;
  LUT4 ialu_addr_op1_23_s1 (
    .F(ialu_addr_op1[23]),
    .I0(n16_1),
    .I1(mprf2exu_rs1_data_o_0_218),
    .I2(curr_pc_23),
    .I3(ialu_addr_op1_31_4) 
);
defparam ialu_addr_op1_23_s1.INIT=16'hF088;
  LUT4 exu2mprf_rd_data_17_s20 (
    .F(exu2mprf_rd_data_17_26),
    .I0(n5_4_3),
    .I1(ialu_main_op2_0[17]),
    .I2(n22_1),
    .I3(mprf2exu_rs1_data_o_0_218) 
);
defparam exu2mprf_rd_data_17_s20.INIT=16'h7CCC;
  LUT4 exu2mprf_rd_data_17_s21 (
    .F(exu2mprf_rd_data_17_28),
    .I0(ialu_main_op2_0[17]),
    .I1(n22_1),
    .I2(mprf2exu_rs1_data_o_0_218),
    .I3(exu2mprf_rd_data_29_42) 
);
defparam exu2mprf_rd_data_17_s21.INIT=16'h8000;
  LUT4 ialu_addr_op1_17_s1 (
    .F(ialu_addr_op1[17]),
    .I0(n22_1),
    .I1(mprf2exu_rs1_data_o_0_218),
    .I2(curr_pc_17),
    .I3(ialu_addr_op1_31_4) 
);
defparam ialu_addr_op1_17_s1.INIT=16'hF088;
  LUT4 exu2mprf_rd_data_16_s20 (
    .F(exu2mprf_rd_data_16_26),
    .I0(n5_4_3),
    .I1(ialu_main_op2_0[16]),
    .I2(n23_1),
    .I3(mprf2exu_rs1_data_o_0_218) 
);
defparam exu2mprf_rd_data_16_s20.INIT=16'h7CCC;
  LUT4 exu2mprf_rd_data_16_s21 (
    .F(exu2mprf_rd_data_16_28),
    .I0(ialu_main_op2_0[16]),
    .I1(n23_1),
    .I2(mprf2exu_rs1_data_o_0_218),
    .I3(exu2mprf_rd_data_29_42) 
);
defparam exu2mprf_rd_data_16_s21.INIT=16'h8000;
  LUT4 ialu_addr_op1_16_s1 (
    .F(ialu_addr_op1[16]),
    .I0(n23_1),
    .I1(mprf2exu_rs1_data_o_0_218),
    .I2(curr_pc_16),
    .I3(ialu_addr_op1_31_4) 
);
defparam ialu_addr_op1_16_s1.INIT=16'hF088;
  LUT4 exu2mprf_rd_data_14_s21 (
    .F(exu2mprf_rd_data_14_26),
    .I0(ialu_main_op2_0[14]),
    .I1(n25_1),
    .I2(mprf2exu_rs1_data_o_0_218),
    .I3(exu2mprf_rd_data_29_42) 
);
defparam exu2mprf_rd_data_14_s21.INIT=16'h8000;
  LUT4 ialu_addr_op1_14_s1 (
    .F(ialu_addr_op1[14]),
    .I0(n25_1),
    .I1(mprf2exu_rs1_data_o_0_218),
    .I2(curr_pc_14),
    .I3(ialu_addr_op1_31_4) 
);
defparam ialu_addr_op1_14_s1.INIT=16'hF088;
  LUT4 exu2mprf_rd_data_13_s15 (
    .F(exu2mprf_rd_data_13_20),
    .I0(ialu_main_op2_0[13]),
    .I1(n26_1),
    .I2(mprf2exu_rs1_data_o_0_218),
    .I3(exu2mprf_rd_data_29_42) 
);
defparam exu2mprf_rd_data_13_s15.INIT=16'h8000;
  LUT4 ialu_addr_op1_13_s1 (
    .F(ialu_addr_op1[13]),
    .I0(n26_1),
    .I1(mprf2exu_rs1_data_o_0_218),
    .I2(curr_pc_13),
    .I3(ialu_addr_op1_31_4) 
);
defparam ialu_addr_op1_13_s1.INIT=16'hF088;
  LUT4 exu2mprf_rd_data_12_s19 (
    .F(exu2mprf_rd_data_12_24),
    .I0(n5_4_3),
    .I1(ialu_main_op2_0[12]),
    .I2(n27_1),
    .I3(mprf2exu_rs1_data_o_0_218) 
);
defparam exu2mprf_rd_data_12_s19.INIT=16'h7CCC;
  LUT4 exu2mprf_rd_data_12_s20 (
    .F(exu2mprf_rd_data_12_26),
    .I0(ialu_main_op2_0[12]),
    .I1(n27_1),
    .I2(mprf2exu_rs1_data_o_0_218),
    .I3(exu2mprf_rd_data_29_42) 
);
defparam exu2mprf_rd_data_12_s20.INIT=16'h8000;
  LUT4 ialu_addr_op1_12_s1 (
    .F(ialu_addr_op1[12]),
    .I0(n27_1),
    .I1(mprf2exu_rs1_data_o_0_218),
    .I2(curr_pc_12),
    .I3(ialu_addr_op1_31_4) 
);
defparam ialu_addr_op1_12_s1.INIT=16'hF088;
  LUT4 exu2mprf_rd_data_11_s17 (
    .F(exu2mprf_rd_data_11_22),
    .I0(n5_4_3),
    .I1(ialu_main_op2_0[11]),
    .I2(n28_1),
    .I3(mprf2exu_rs1_data_o_0_218) 
);
defparam exu2mprf_rd_data_11_s17.INIT=16'h7CCC;
  LUT4 exu2mprf_rd_data_11_s18 (
    .F(exu2mprf_rd_data_11_24),
    .I0(ialu_main_op2_0[11]),
    .I1(n28_1),
    .I2(mprf2exu_rs1_data_o_0_218),
    .I3(exu2mprf_rd_data_29_42) 
);
defparam exu2mprf_rd_data_11_s18.INIT=16'h8000;
  LUT4 ialu_addr_op1_11_s1 (
    .F(ialu_addr_op1[11]),
    .I0(n28_1),
    .I1(mprf2exu_rs1_data_o_0_218),
    .I2(curr_pc_11),
    .I3(ialu_addr_op1_31_4) 
);
defparam ialu_addr_op1_11_s1.INIT=16'hF088;
  LUT4 exu2mprf_rd_data_10_s16 (
    .F(exu2mprf_rd_data_10_21),
    .I0(n5_4_3),
    .I1(ialu_main_op2_0[10]),
    .I2(n29_1),
    .I3(mprf2exu_rs1_data_o_0_218) 
);
defparam exu2mprf_rd_data_10_s16.INIT=16'h7CCC;
  LUT4 exu2mprf_rd_data_10_s17 (
    .F(exu2mprf_rd_data_10_23),
    .I0(ialu_main_op2_0[10]),
    .I1(n29_1),
    .I2(mprf2exu_rs1_data_o_0_218),
    .I3(exu2mprf_rd_data_29_42) 
);
defparam exu2mprf_rd_data_10_s17.INIT=16'h8000;
  LUT4 ialu_addr_op1_10_s1 (
    .F(ialu_addr_op1[10]),
    .I0(n29_1),
    .I1(mprf2exu_rs1_data_o_0_218),
    .I2(curr_pc_0[10]),
    .I3(ialu_addr_op1_31_4) 
);
defparam ialu_addr_op1_10_s1.INIT=16'hF088;
  LUT4 exu2mprf_rd_data_9_s16 (
    .F(exu2mprf_rd_data_9_22),
    .I0(n5_4_3),
    .I1(ialu_main_op2_0[9]),
    .I2(n30_1),
    .I3(mprf2exu_rs1_data_o_0_218) 
);
defparam exu2mprf_rd_data_9_s16.INIT=16'h7CCC;
  LUT4 exu2mprf_rd_data_9_s17 (
    .F(exu2mprf_rd_data_9_24),
    .I0(ialu_main_op2_0[9]),
    .I1(n30_1),
    .I2(mprf2exu_rs1_data_o_0_218),
    .I3(exu2mprf_rd_data_29_42) 
);
defparam exu2mprf_rd_data_9_s17.INIT=16'h8000;
  LUT4 ialu_addr_op1_9_s1 (
    .F(ialu_addr_op1[9]),
    .I0(n30_1),
    .I1(mprf2exu_rs1_data_o_0_218),
    .I2(curr_pc_0[9]),
    .I3(ialu_addr_op1_31_4) 
);
defparam ialu_addr_op1_9_s1.INIT=16'hF088;
  LUT4 exu2mprf_rd_data_26_s25 (
    .F(exu2mprf_rd_data_26_33),
    .I0(n9_1),
    .I1(mprf2exu_rs1_data_o_0_218),
    .I2(mprf2exu_rs1_data_o_0_155),
    .I3(exu2mprf_rd_data_30_25) 
);
defparam exu2mprf_rd_data_26_s25.INIT=16'h88F0;
  LUT4 ialu_addr_op1_30_s1 (
    .F(ialu_addr_op1[30]),
    .I0(n9_1),
    .I1(mprf2exu_rs1_data_o_0_218),
    .I2(curr_pc_0[30]),
    .I3(ialu_addr_op1_31_4) 
);
defparam ialu_addr_op1_30_s1.INIT=16'hF088;
  LUT4 exu2mprf_rd_data_6_s15 (
    .F(exu2mprf_rd_data_6_20),
    .I0(n5_4_3),
    .I1(ialu_main_op2_0[6]),
    .I2(n33_1),
    .I3(mprf2exu_rs1_data_o_0_218) 
);
defparam exu2mprf_rd_data_6_s15.INIT=16'h7CCC;
  LUT4 exu2mprf_rd_data_6_s16 (
    .F(exu2mprf_rd_data_6_22),
    .I0(ialu_main_op2_0[6]),
    .I1(n33_1),
    .I2(mprf2exu_rs1_data_o_0_218),
    .I3(exu2mprf_rd_data_29_42) 
);
defparam exu2mprf_rd_data_6_s16.INIT=16'h8000;
  LUT4 ialu_addr_op1_6_s1 (
    .F(ialu_addr_op1[6]),
    .I0(n33_1),
    .I1(mprf2exu_rs1_data_o_0_218),
    .I2(curr_pc_0[6]),
    .I3(ialu_addr_op1_31_4) 
);
defparam ialu_addr_op1_6_s1.INIT=16'hF088;
  LUT4 ialu_addr_op1_5_s1 (
    .F(ialu_addr_op1[5]),
    .I0(n34_1),
    .I1(mprf2exu_rs1_data_o_0_218),
    .I2(curr_pc_0[5]),
    .I3(ialu_addr_op1_31_4) 
);
defparam ialu_addr_op1_5_s1.INIT=16'hF088;
  LUT4 ialu_addr_op1_4_s1 (
    .F(ialu_addr_op1[4]),
    .I0(n35_1),
    .I1(mprf2exu_rs1_data_o_0_218),
    .I2(curr_pc_0[4]),
    .I3(ialu_addr_op1_31_4) 
);
defparam ialu_addr_op1_4_s1.INIT=16'hF088;
  LUT4 exu2mprf_rd_data_30_s32 (
    .F(exu2mprf_rd_data_30_37),
    .I0(q_data_head_12),
    .I1(q_data_head_3),
    .I2(q_data_head_2),
    .I3(\idu2exu_cmd.imm_19_15 ) 
);
defparam exu2mprf_rd_data_30_s32.INIT=16'h0200;
  LUT4 exu2mprf_rd_data_3_s24 (
    .F(exu2mprf_rd_data_3_30),
    .I0(n5_4_3),
    .I1(ialu_main_op2_0[3]),
    .I2(n36_1),
    .I3(mprf2exu_rs1_data_o_0_218) 
);
defparam exu2mprf_rd_data_3_s24.INIT=16'h8000;
  LUT4 exu2mprf_rd_data_3_s25 (
    .F(exu2mprf_rd_data_3_32),
    .I0(n5_4_3),
    .I1(ialu_main_op2_0[3]),
    .I2(n36_1),
    .I3(mprf2exu_rs1_data_o_0_218) 
);
defparam exu2mprf_rd_data_3_s25.INIT=16'h7CCC;
  LUT4 ialu_addr_op1_3_s1 (
    .F(ialu_addr_op1[3]),
    .I0(n36_1),
    .I1(mprf2exu_rs1_data_o_0_218),
    .I2(curr_pc_3),
    .I3(ialu_addr_op1_31_4) 
);
defparam ialu_addr_op1_3_s1.INIT=16'hF088;
  LUT4 pc_curr_next_4_s5 (
    .F(pc_curr_next_4_9),
    .I0(q_rptr_upd_7),
    .I1(csr_mepc_next_31_15),
    .I2(n615_7),
    .I3(pc_curr_next_4_15) 
);
defparam pc_curr_next_4_s5.INIT=16'h4F00;
  LUT4 exu2mprf_rd_data_3_s26 (
    .F(exu2mprf_rd_data_3_34),
    .I0(exu2mprf_rd_data_3_20),
    .I1(exu2mprf_rd_data_8_11),
    .I2(\idu2exu_cmd.imm_16_5 ),
    .I3(exu2mprf_rd_data_25_7) 
);
defparam exu2mprf_rd_data_3_s26.INIT=16'hBA00;
  LUT4 exu2mprf_rd_data_7_s14 (
    .F(exu2mprf_rd_data_7_19),
    .I0(exu2mprf_rd_data_7_23),
    .I1(exu2mprf_rd_data_8_11),
    .I2(\idu2exu_cmd.imm_16_5 ),
    .I3(exu2mprf_rd_data_25_7) 
);
defparam exu2mprf_rd_data_7_s14.INIT=16'h75CF;
  LUT4 exu2mprf_rd_data_11_s19 (
    .F(exu2mprf_rd_data_11_26),
    .I0(exu2mprf_rd_data_11_30),
    .I1(exu2mprf_rd_data_8_11),
    .I2(\idu2exu_cmd.imm_16_5 ),
    .I3(exu2mprf_rd_data_25_7) 
);
defparam exu2mprf_rd_data_11_s19.INIT=16'hBACF;
  LUT4 exu2mprf_rd_data_12_s21 (
    .F(exu2mprf_rd_data_12_28),
    .I0(exu2mprf_rd_data_12_18),
    .I1(exu2mprf_rd_data_8_11),
    .I2(\idu2exu_cmd.imm_16_5 ),
    .I3(exu2mprf_rd_data_25_7) 
);
defparam exu2mprf_rd_data_12_s21.INIT=16'h7500;
  LUT4 exu2mprf_rd_data_8_s17 (
    .F(exu2mprf_rd_data_8_22),
    .I0(exu2mprf_rd_data_8_24),
    .I1(exu2mprf_rd_data_8_11),
    .I2(\idu2exu_cmd.imm_16_5 ),
    .I3(exu2mprf_rd_data_25_7) 
);
defparam exu2mprf_rd_data_8_s17.INIT=16'h00DF;
  LUT4 exu2mprf_rd_data_11_s20 (
    .F(exu2mprf_rd_data_11_28),
    .I0(exu2mprf_rd_data_24_8),
    .I1(exu2csr_rw_addr_11_3),
    .I2(exu2mprf_rd_data_8_11),
    .I3(\idu2exu_cmd.imm_16_5 ) 
);
defparam exu2mprf_rd_data_11_s20.INIT=16'h0E00;
  LUT3 exu2mprf_rd_data_24_s25 (
    .F(exu2mprf_rd_data_24_32),
    .I0(exu2mprf_rd_data_25_7),
    .I1(exu2mprf_rd_data_8_11),
    .I2(\idu2exu_cmd.imm_16_5 ) 
);
defparam exu2mprf_rd_data_24_s25.INIT=8'h10;
  LUT4 exu2mprf_rd_data_29_s28 (
    .F(exu2mprf_rd_data_29_36),
    .I0(exu2mprf_rd_data_8_11),
    .I1(\idu2exu_cmd.imm_16_5 ),
    .I2(exu2mprf_rd_data_25_7),
    .I3(csr_w_data_16_10) 
);
defparam exu2mprf_rd_data_29_s28.INIT=16'h4000;
  LUT3 exu2mprf_rd_data_31_s25 (
    .F(exu2mprf_rd_data_31_31),
    .I0(exu2mprf_rd_data_8_11),
    .I1(\idu2exu_cmd.imm_16_5 ),
    .I2(exu2mprf_rd_data_25_7) 
);
defparam exu2mprf_rd_data_31_s25.INIT=8'hB0;
  LUT4 exu2mprf_rd_data_28_s33 (
    .F(exu2mprf_rd_data_28_40),
    .I0(exu2csr_rw_addr_10_9),
    .I1(ialu_main_op2_31_5),
    .I2(ifu2idu_instr_o_14_7),
    .I3(ifu2idu_instr_o_14_8) 
);
defparam exu2mprf_rd_data_28_s33.INIT=16'h333E;
  LUT4 exu2mprf_rd_data_24_s26 (
    .F(exu2mprf_rd_data_24_34),
    .I0(exu2csr_rw_addr_0_25),
    .I1(ifu2idu_instr_o_14_7),
    .I2(ifu2idu_instr_o_14_8),
    .I3(exu2mprf_rd_addr_3_12) 
);
defparam exu2mprf_rd_data_24_s26.INIT=16'h00FD;
  LUT4 exu2mprf_rd_data_10_s18 (
    .F(exu2mprf_rd_data_10_25),
    .I0(funct3[2]),
    .I1(\idu2exu_cmd.imm_13_6 ),
    .I2(ifu2idu_instr_o_14_7),
    .I3(ifu2idu_instr_o_14_8) 
);
defparam exu2mprf_rd_data_10_s18.INIT=16'h0001;
  LUT4 exu2mprf_rd_data_25_s23 (
    .F(exu2mprf_rd_data_25_29),
    .I0(n8_2),
    .I1(mprf2exu_rs1_data_o_0_218),
    .I2(n30_17),
    .I3(ialu_main_op2[1]) 
);
defparam exu2mprf_rd_data_25_s23.INIT=16'h88F0;
  LUT4 exu2mprf_rd_data_3_s27 (
    .F(exu2mprf_rd_data_3_36),
    .I0(n8_2),
    .I1(mprf2exu_rs1_data_o_0_218),
    .I2(n36_49),
    .I3(ialu_main_op2_0[2]) 
);
defparam exu2mprf_rd_data_3_s27.INIT=16'h770F;
  LUT4 exu2mprf_rd_data_20_s17 (
    .F(exu2mprf_rd_data_20_22),
    .I0(ialu_main_op2_0[3]),
    .I1(ialu_main_op2_0[2]),
    .I2(n8_2),
    .I3(mprf2exu_rs1_data_o_0_218) 
);
defparam exu2mprf_rd_data_20_s17.INIT=16'h8000;
  LUT4 exu2mprf_rd_data_31_s26 (
    .F(exu2mprf_rd_data_31_33),
    .I0(ialu_main_op2_0[2]),
    .I1(n8_2),
    .I2(mprf2exu_rs1_data_o_0_218),
    .I3(exu2mprf_rd_data_30_25) 
);
defparam exu2mprf_rd_data_31_s26.INIT=16'h4000;
  LUT4 exu2mprf_rd_data_12_s22 (
    .F(exu2mprf_rd_data_12_30),
    .I0(exu2mprf_rd_data_29_22),
    .I1(n8_2),
    .I2(mprf2exu_rs1_data_o_0_218),
    .I3(exu2mprf_rd_data_3_28) 
);
defparam exu2mprf_rd_data_12_s22.INIT=16'h4000;
  LUT4 exu2mprf_rd_data_31_s27 (
    .F(exu2mprf_rd_data_31_35),
    .I0(ialu_main_op2_0[31]),
    .I1(n8_2),
    .I2(mprf2exu_rs1_data_o_0_218),
    .I3(exu2mprf_rd_data_29_42) 
);
defparam exu2mprf_rd_data_31_s27.INIT=16'h8000;
  LUT4 ialu_addr_op1_31_s7 (
    .F(ialu_addr_op1[31]),
    .I0(n8_2),
    .I1(mprf2exu_rs1_data_o_0_218),
    .I2(curr_pc_31),
    .I3(ialu_addr_op1_31_4) 
);
defparam ialu_addr_op1_31_s7.INIT=16'hF088;
  LUT4 exu2mprf_rd_data_12_s23 (
    .F(exu2mprf_rd_data_12_32),
    .I0(port_sel_r[0]),
    .I1(port_sel_r[1]),
    .I2(timer_dmem_rdata[12]),
    .I3(exu2mprf_rd_data_15_13) 
);
defparam exu2mprf_rd_data_12_s23.INIT=16'h00BF;
  LUT3 exu2mprf_rd_data_24_s27 (
    .F(exu2mprf_rd_data_24_36),
    .I0(timer_dmem_rdata[24]),
    .I1(port_sel_r[0]),
    .I2(port_sel_r[1]) 
);
defparam exu2mprf_rd_data_24_s27.INIT=8'h20;
  LUT4 exu2mprf_rd_data_29_s29 (
    .F(exu2mprf_rd_data_29_38),
    .I0(port_sel_r[0]),
    .I1(port_sel_r[1]),
    .I2(timer_dmem_rdata[29]),
    .I3(exu2mprf_rd_data_31_15) 
);
defparam exu2mprf_rd_data_29_s29.INIT=16'h00BF;
  LUT4 exu2mprf_rd_data_7_s15 (
    .F(exu2mprf_rd_data_7_21),
    .I0(ialu_main_op2_31_4),
    .I1(exu2csr_rw_addr[4]),
    .I2(timer_dmem_wdata[4]),
    .I3(exu2mprf_rd_data_28_20) 
);
defparam exu2mprf_rd_data_7_s15.INIT=16'hF400;
  LUT4 exu2mprf_rd_data_17_s22 (
    .F(exu2mprf_rd_data_17_30),
    .I0(ialu_main_op2_31_4),
    .I1(exu2csr_rw_addr[4]),
    .I2(timer_dmem_wdata[4]),
    .I3(exu2mprf_rd_data_28_20) 
);
defparam exu2mprf_rd_data_17_s22.INIT=16'h0B00;
  LUT4 exu2mprf_rd_data_22_s20 (
    .F(exu2mprf_rd_data_22_25),
    .I0(ialu_main_op2_31_4),
    .I1(exu2csr_rw_addr[4]),
    .I2(timer_dmem_wdata[4]),
    .I3(exu2mprf_rd_data_28_38) 
);
defparam exu2mprf_rd_data_22_s20.INIT=16'hF400;
  LUT4 exu2mprf_rd_data_28_s34 (
    .F(exu2mprf_rd_data_28_42),
    .I0(ialu_main_op2_31_4),
    .I1(exu2csr_rw_addr[4]),
    .I2(timer_dmem_wdata[4]),
    .I3(exu2mprf_rd_data_29_22) 
);
defparam exu2mprf_rd_data_28_s34.INIT=16'h0B00;
  LUT4 exu2mprf_rd_data_29_s30 (
    .F(exu2mprf_rd_data_29_40),
    .I0(ialu_main_op2_31_4),
    .I1(exu2csr_rw_addr[4]),
    .I2(timer_dmem_wdata[4]),
    .I3(exu2mprf_rd_data_3_15) 
);
defparam exu2mprf_rd_data_29_s30.INIT=16'h0B00;
  LUT4 exu2mprf_rd_data_30_s33 (
    .F(exu2mprf_rd_data_30_39),
    .I0(exu2mprf_rd_data_28_20),
    .I1(ialu_main_op2_31_4),
    .I2(exu2csr_rw_addr[4]),
    .I3(timer_dmem_wdata[4]) 
);
defparam exu2mprf_rd_data_30_s33.INIT=16'h5510;
  LUT4 exu2mprf_rd_data_3_s28 (
    .F(exu2mprf_rd_data_3_38),
    .I0(ialu_main_op2_31_4),
    .I1(exu2csr_rw_addr[4]),
    .I2(timer_dmem_wdata[4]),
    .I3(exu2mprf_rd_data_3_15) 
);
defparam exu2mprf_rd_data_3_s28.INIT=16'hF400;
  LUT4 exu2mprf_rd_data_12_s24 (
    .F(exu2mprf_rd_data_12_34),
    .I0(ialu_main_op2_31_4),
    .I1(exu2csr_rw_addr[4]),
    .I2(timer_dmem_wdata[4]),
    .I3(exu2mprf_rd_data_28_20) 
);
defparam exu2mprf_rd_data_12_s24.INIT=16'h000B;
  LUT4 exu2mprf_rd_data_29_s31 (
    .F(exu2mprf_rd_data_29_42),
    .I0(exu2mprf_rd_data_28_10),
    .I1(timer_dmem_wdata_11_4),
    .I2(timer_dmem_wdata_11_5),
    .I3(n5_4_5) 
);
defparam exu2mprf_rd_data_29_s31.INIT=16'h0001;
  LUT4 exu2mprf_rd_data_7_s16 (
    .F(exu2mprf_rd_data_7_23),
    .I0(exu2mprf_rd_data_14_12),
    .I1(inc_pc_0[7]),
    .I2(exu2mprf_rd_data_24_8),
    .I3(\idu2exu_cmd.imm_16_5 ) 
);
defparam exu2mprf_rd_data_7_s16.INIT=16'hC5CC;
  LUT4 exu2mprf_rd_data_11_s21 (
    .F(exu2mprf_rd_data_11_30),
    .I0(exu2mprf_rd_data_11_18),
    .I1(inc_pc_11_1),
    .I2(exu2mprf_rd_data_24_8),
    .I3(\idu2exu_cmd.imm_16_5 ) 
);
defparam exu2mprf_rd_data_11_s21.INIT=16'h3533;
  LUT4 exu2mprf_rd_data_16_s22 (
    .F(exu2mprf_rd_data_16_30),
    .I0(\idu2exu_cmd.imm_16_4 ),
    .I1(ahb_dmem_addr[16]),
    .I2(exu2mprf_rd_data_24_8),
    .I3(\idu2exu_cmd.imm_16_5 ) 
);
defparam exu2mprf_rd_data_16_s22.INIT=16'hC5CC;
  LUT4 exu2mprf_rd_data_2_s17 (
    .F(exu2mprf_rd_data_2_22),
    .I0(exu2csr_rw_addr_2_4),
    .I1(timer_dmem_addr[2]),
    .I2(exu2mprf_rd_data_24_8),
    .I3(\idu2exu_cmd.imm_16_5 ) 
);
defparam exu2mprf_rd_data_2_s17.INIT=16'h3533;
  LUT4 exu2mprf_rd_data_3_s29 (
    .F(exu2mprf_rd_data_3_40),
    .I0(exu2csr_rw_addr_3_4),
    .I1(timer_dmem_addr[3]),
    .I2(exu2mprf_rd_data_24_8),
    .I3(\idu2exu_cmd.imm_16_5 ) 
);
defparam exu2mprf_rd_data_3_s29.INIT=16'hCACC;
  LUT4 exu2mprf_rd_data_8_s18 (
    .F(exu2mprf_rd_data_8_24),
    .I0(exu2csr_rw_addr[8]),
    .I1(ahb_dmem_addr[8]),
    .I2(exu2mprf_rd_data_24_8),
    .I3(\idu2exu_cmd.imm_16_5 ) 
);
defparam exu2mprf_rd_data_8_s18.INIT=16'h3533;
  LUT4 exu2mprf_rd_data_12_s25 (
    .F(exu2mprf_rd_data_12_36),
    .I0(\idu2exu_cmd.imm_12_3 ),
    .I1(ahb_dmem_addr[12]),
    .I2(exu2mprf_rd_data_24_8),
    .I3(\idu2exu_cmd.imm_16_5 ) 
);
defparam exu2mprf_rd_data_12_s25.INIT=16'hC5CC;
  LUT4 exu2mprf_rd_data_26_s26 (
    .F(exu2mprf_rd_data_26_35),
    .I0(\idu2exu_cmd.imm_26 ),
    .I1(ahb_dmem_addr[26]),
    .I2(exu2mprf_rd_data_24_8),
    .I3(\idu2exu_cmd.imm_16_5 ) 
);
defparam exu2mprf_rd_data_26_s26.INIT=16'hCACC;
  LUT4 exu2mprf_rd_data_28_s35 (
    .F(exu2mprf_rd_data_28_44),
    .I0(\idu2exu_cmd.imm_28 ),
    .I1(ahb_dmem_addr[28]),
    .I2(exu2mprf_rd_data_24_8),
    .I3(\idu2exu_cmd.imm_16_5 ) 
);
defparam exu2mprf_rd_data_28_s35.INIT=16'h3533;
  LUT4 exu2mprf_rd_data_29_s32 (
    .F(exu2mprf_rd_data_29_44),
    .I0(exu2mprf_rd_data_24_8),
    .I1(\idu2exu_cmd.imm_16_5 ),
    .I2(inc_pc_0[29]),
    .I3(exu2mprf_rd_data_29_23) 
);
defparam exu2mprf_rd_data_29_s32.INIT=16'h004F;
  LUT4 exu2mprf_rd_data_29_s33 (
    .F(exu2mprf_rd_data_29_46),
    .I0(\idu2exu_cmd.imm_29 ),
    .I1(ahb_dmem_addr[29]),
    .I2(exu2mprf_rd_data_24_8),
    .I3(\idu2exu_cmd.imm_16_5 ) 
);
defparam exu2mprf_rd_data_29_s33.INIT=16'hCACC;
  LUT4 exu2mprf_rd_data_8_s19 (
    .F(exu2mprf_rd_data_8_26),
    .I0(exu2mprf_rd_data_8_8),
    .I1(inc_pc_8_1),
    .I2(exu2mprf_rd_data_24_8),
    .I3(\idu2exu_cmd.imm_16_5 ) 
);
defparam exu2mprf_rd_data_8_s19.INIT=16'h3533;
  LUT4 exu2mprf_rd_data_19_s14 (
    .F(exu2mprf_rd_data_19_19),
    .I0(\idu2exu_cmd.imm_19 ),
    .I1(ahb_dmem_addr[19]),
    .I2(exu2mprf_rd_data_24_8),
    .I3(\idu2exu_cmd.imm_16_5 ) 
);
defparam exu2mprf_rd_data_19_s14.INIT=16'hCACC;
  LUT4 exu2mprf_rd_data_20_s18 (
    .F(exu2mprf_rd_data_20_24),
    .I0(\idu2exu_cmd.imm_20 ),
    .I1(ahb_dmem_addr[20]),
    .I2(exu2mprf_rd_data_24_8),
    .I3(\idu2exu_cmd.imm_16_5 ) 
);
defparam exu2mprf_rd_data_20_s18.INIT=16'hCACC;
  LUT4 exu2mprf_rd_data_25_s24 (
    .F(exu2mprf_rd_data_25_31),
    .I0(\idu2exu_cmd.imm_25 ),
    .I1(ahb_dmem_addr[25]),
    .I2(exu2mprf_rd_data_24_8),
    .I3(\idu2exu_cmd.imm_16_5 ) 
);
defparam exu2mprf_rd_data_25_s24.INIT=16'hCACC;
  LUT4 exu2mprf_rd_data_25_s25 (
    .F(exu2mprf_rd_data_25_33),
    .I0(ialu_main_op2_31_4),
    .I1(exu2csr_rw_addr[1]),
    .I2(timer_dmem_wdata[1]),
    .I3(n30_17) 
);
defparam exu2mprf_rd_data_25_s25.INIT=16'h0B00;
  LUT4 exu2mprf_rd_data_17_s23 (
    .F(exu2mprf_rd_data_17_32),
    .I0(ialu_main_op2_31_4),
    .I1(exu2csr_rw_addr[1]),
    .I2(timer_dmem_wdata[1]),
    .I3(n31_15) 
);
defparam exu2mprf_rd_data_17_s23.INIT=16'h0B00;
  LUT4 exu2mprf_rd_data_30_s34 (
    .F(exu2mprf_rd_data_30_41),
    .I0(ialu_main_op2_31_4),
    .I1(exu2csr_rw_addr[1]),
    .I2(timer_dmem_wdata[1]),
    .I3(n31_17) 
);
defparam exu2mprf_rd_data_30_s34.INIT=16'h0B00;
  LUT2 pc_curr_upd_s3 (
    .F(pc_curr_upd),
    .I0(csr_mepc_next_31_15),
    .I1(wfi_run_start_next_7) 
);
defparam pc_curr_upd_s3.INIT=4'h2;
  LUT4 exu2mprf_rd_data_0_s31 (
    .F(exu2mprf_rd_data_0_36),
    .I0(n5_4_2),
    .I1(\main_sum_res[31]_1_1 ),
    .I2(exu2mprf_rd_data_30_19),
    .I3(n5_4_3) 
);
defparam exu2mprf_rd_data_0_s31.INIT=16'h0900;
  LUT4 exu2mprf_rd_data_7_s17 (
    .F(exu2mprf_rd_data_7_25),
    .I0(exu2mprf_rd_data_28_36),
    .I1(exu2mprf_rd_data_7_8),
    .I2(exu2mprf_rd_data_7_6),
    .I3(exu2mprf_rd_data_7_19) 
);
defparam exu2mprf_rd_data_7_s17.INIT=16'hF400;
  LUT4 exu2mprf_rs2_addr_0_s6 (
    .F(exu2mprf_rs2_addr_0_12),
    .I0(funct3[1]),
    .I1(exu2csr_rw_addr_0_23),
    .I2(exu2mprf_rs2_addr_0_8),
    .I3(n1258_12) 
);
defparam exu2mprf_rs2_addr_0_s6.INIT=16'h9F00;
  LUT3 ialu_main_op2_12_s1 (
    .F(ialu_main_op2_0[12]),
    .I0(ialu_main_op2_31_4),
    .I1(\idu2exu_cmd.imm_14 ),
    .I2(timer_dmem_wdata[12]) 
);
defparam ialu_main_op2_12_s1.INIT=8'hF4;
  LUT3 ialu_main_op2_14_s2 (
    .F(ialu_main_op2_0[14]),
    .I0(timer_dmem_wdata[14]),
    .I1(ialu_main_op2_31_4),
    .I2(\idu2exu_cmd.imm_14 ) 
);
defparam ialu_main_op2_14_s2.INIT=8'hBA;
  LUT4 exu2mprf_rs1_addr_0_s3 (
    .F(exu2mprf_rs1_addr[0]),
    .I0(csr_w_data_0_10),
    .I1(\idu2exu_cmd.imm_13_8 ),
    .I2(\idu2exu_cmd.imm_16_5 ),
    .I3(csr_mepc_next_31_15) 
);
defparam exu2mprf_rs1_addr_0_s3.INIT=16'h1000;
  LUT4 exu2mprf_rs1_addr_1_s1 (
    .F(exu2mprf_rs1_addr[1]),
    .I0(csr_w_data_1_10),
    .I1(\idu2exu_cmd.imm_13_8 ),
    .I2(\idu2exu_cmd.imm_16_5 ),
    .I3(csr_mepc_next_31_15) 
);
defparam exu2mprf_rs1_addr_1_s1.INIT=16'h1000;
  LUT4 exu2mprf_rs1_addr_3_s5 (
    .F(exu2mprf_rs1_addr[3]),
    .I0(exu2mprf_rs1_addr_3_5),
    .I1(\idu2exu_cmd.imm_13_8 ),
    .I2(\idu2exu_cmd.imm_16_5 ),
    .I3(csr_mepc_next_31_15) 
);
defparam exu2mprf_rs1_addr_3_s5.INIT=16'h2000;
  LUT3 wfi_halted_next_s5 (
    .F(wfi_halted_next_11),
    .I0(wfi_halted_ff),
    .I1(wfi_halted_ff),
    .I2(GND) 
);
defparam wfi_halted_next_s5.INIT=8'hBA;
  LUT3 ialu_addr_op1_31_s8 (
    .F(ialu_addr_op1_31_13),
    .I0(exu2csr_rw_addr_0_23),
    .I1(funct3[0]),
    .I2(funct3[1]) 
);
defparam ialu_addr_op1_31_s8.INIT=8'h10;
  LUT4 exu2mprf_rd_data_25_s26 (
    .F(exu2mprf_rd_data_25_35),
    .I0(exu2mprf_rd_addr_3_12),
    .I1(funct3[1]),
    .I2(funct3[0]),
    .I3(ialu_addr_op1_31_13) 
);
defparam exu2mprf_rd_data_25_s26.INIT=16'h00EF;
  LUT4 ialu_addr_op1_31_s9 (
    .F(ialu_addr_op1_31_15),
    .I0(ifu2idu_instr_o_13_8),
    .I1(exu2csr_rw_addr_11_16),
    .I2(funct3[0]),
    .I3(funct3[1]) 
);
defparam ialu_addr_op1_31_s9.INIT=16'h0004;
  LUT4 ialu_main_op2_31_s11 (
    .F(ialu_main_op2_31_16),
    .I0(funct3_2_7),
    .I1(funct3_2_6),
    .I2(funct3[0]),
    .I3(funct3[1]) 
);
defparam ialu_main_op2_31_s11.INIT=16'h000E;
  LUT4 exu2mprf_rd_data_31_s28 (
    .F(exu2mprf_rd_data_31_37),
    .I0(exu2mprf_rd_data_28_10),
    .I1(exu2mprf_rd_data_30_19),
    .I2(timer_dmem_wdata_11_4),
    .I3(timer_dmem_wdata_11_5) 
);
defparam exu2mprf_rd_data_31_s28.INIT=16'h0001;
  LUT3 n623_s6 (
    .F(n623_12),
    .I0(csr_mepc_next_31_14),
    .I1(csr_mepc_next_31_15),
    .I2(n623_5) 
);
defparam n623_s6.INIT=8'h0B;
  LUT3 pc_curr_next_4_s8 (
    .F(pc_curr_next_4_15),
    .I0(csr_mepc_next_31_14),
    .I1(csr_mepc_next_31_15),
    .I2(pc_curr_next_4_6) 
);
defparam pc_curr_next_4_s8.INIT=8'h0B;
  LUT4 pc_curr_next_3_s2 (
    .F(pc_curr_next_3_6),
    .I0(csr_mepc_next_31_14),
    .I1(csr_mepc_next_31_15),
    .I2(n11_7),
    .I3(imem_addr_next_3_8) 
);
defparam pc_curr_next_3_s2.INIT=16'h000B;
  LUT4 pc_curr_next_2_s2 (
    .F(pc_curr_next_2_6),
    .I0(csr_mepc_next_31_14),
    .I1(csr_mepc_next_31_15),
    .I2(n11_7),
    .I3(imem_addr_next_2_5) 
);
defparam pc_curr_next_2_s2.INIT=16'h000B;
  DFFCE init_pc_v_3_s0 (
    .Q(init_pc_v[3]),
    .D(init_pc_v[2]),
    .CLK(CLK_d),
    .CE(n499_3),
    .CLEAR(n168_6) 
);
  DFFCE init_pc_v_2_s0 (
    .Q(init_pc_v[2]),
    .D(init_pc_v_0[1]),
    .CLK(CLK_d),
    .CE(n499_3),
    .CLEAR(n168_6) 
);
  DFFCE init_pc_v_1_s0 (
    .Q(init_pc_v_0[1]),
    .D(init_pc_v_0[0]),
    .CLK(CLK_d),
    .CE(n499_3),
    .CLEAR(n168_6) 
);
  DFFCE init_pc_v_0_s0 (
    .Q(init_pc_v_0[0]),
    .D(VCC),
    .CLK(CLK_d),
    .CE(n499_3),
    .CLEAR(n168_6) 
);
  DFFPE pc_curr_ff_30_s0 (
    .Q(curr_pc_0[30]),
    .D(n615_3),
    .CLK(CLK_d),
    .CE(pc_curr_ff_30_5),
    .PRESET(n168_6) 
);
  DFFPE pc_curr_ff_29_s0 (
    .Q(curr_pc_0[29]),
    .D(n616_3),
    .CLK(CLK_d),
    .CE(pc_curr_ff_30_5),
    .PRESET(n168_6) 
);
  DFFPE pc_curr_ff_28_s0 (
    .Q(curr_pc_28),
    .D(n617_3),
    .CLK(CLK_d),
    .CE(pc_curr_ff_30_5),
    .PRESET(n168_6) 
);
  DFFCE pc_curr_ff_27_s0 (
    .Q(curr_pc_0[27]),
    .D(n618_3),
    .CLK(CLK_d),
    .CE(pc_curr_ff_30_5),
    .CLEAR(n168_6) 
);
  DFFCE pc_curr_ff_26_s0 (
    .Q(curr_pc_0[26]),
    .D(n619_3),
    .CLK(CLK_d),
    .CE(pc_curr_ff_30_5),
    .CLEAR(n168_6) 
);
  DFFCE pc_curr_ff_25_s0 (
    .Q(curr_pc_0[25]),
    .D(n620_3),
    .CLK(CLK_d),
    .CE(pc_curr_ff_30_5),
    .CLEAR(n168_6) 
);
  DFFCE pc_curr_ff_24_s0 (
    .Q(curr_pc_24),
    .D(n621_3),
    .CLK(CLK_d),
    .CE(pc_curr_ff_30_5),
    .CLEAR(n168_6) 
);
  DFFCE pc_curr_ff_23_s0 (
    .Q(curr_pc_23),
    .D(n622_3),
    .CLK(CLK_d),
    .CE(pc_curr_ff_30_5),
    .CLEAR(n168_6) 
);
  DFFCE pc_curr_ff_22_s0 (
    .Q(curr_pc_0[22]),
    .D(n623_3),
    .CLK(CLK_d),
    .CE(pc_curr_ff_30_5),
    .CLEAR(n168_6) 
);
  DFFCE pc_curr_ff_21_s0 (
    .Q(curr_pc_21),
    .D(n624_3),
    .CLK(CLK_d),
    .CE(pc_curr_ff_30_5),
    .CLEAR(n168_6) 
);
  DFFCE pc_curr_ff_20_s0 (
    .Q(curr_pc_20),
    .D(n625_3),
    .CLK(CLK_d),
    .CE(pc_curr_ff_30_5),
    .CLEAR(n168_6) 
);
  DFFCE pc_curr_ff_19_s0 (
    .Q(curr_pc_19),
    .D(n626_3),
    .CLK(CLK_d),
    .CE(pc_curr_ff_30_5),
    .CLEAR(n168_6) 
);
  DFFCE pc_curr_ff_18_s0 (
    .Q(curr_pc_18),
    .D(n627_3),
    .CLK(CLK_d),
    .CE(pc_curr_ff_30_5),
    .CLEAR(n168_6) 
);
  DFFCE pc_curr_ff_17_s0 (
    .Q(curr_pc_17),
    .D(n628_3),
    .CLK(CLK_d),
    .CE(pc_curr_ff_30_5),
    .CLEAR(n168_6) 
);
  DFFCE pc_curr_ff_16_s0 (
    .Q(curr_pc_16),
    .D(n629_3),
    .CLK(CLK_d),
    .CE(pc_curr_ff_30_5),
    .CLEAR(n168_6) 
);
  DFFCE pc_curr_ff_15_s0 (
    .Q(curr_pc_0[15]),
    .D(n630_3),
    .CLK(CLK_d),
    .CE(pc_curr_ff_30_5),
    .CLEAR(n168_6) 
);
  DFFCE pc_curr_ff_14_s0 (
    .Q(curr_pc_14),
    .D(n631_3),
    .CLK(CLK_d),
    .CE(pc_curr_ff_30_5),
    .CLEAR(n168_6) 
);
  DFFCE pc_curr_ff_13_s0 (
    .Q(curr_pc_13),
    .D(n632_3),
    .CLK(CLK_d),
    .CE(pc_curr_ff_30_5),
    .CLEAR(n168_6) 
);
  DFFCE pc_curr_ff_12_s0 (
    .Q(curr_pc_12),
    .D(n633_3),
    .CLK(CLK_d),
    .CE(pc_curr_ff_30_5),
    .CLEAR(n168_6) 
);
  DFFCE pc_curr_ff_11_s0 (
    .Q(curr_pc_11),
    .D(n634_3),
    .CLK(CLK_d),
    .CE(pc_curr_ff_30_5),
    .CLEAR(n168_6) 
);
  DFFCE pc_curr_ff_10_s0 (
    .Q(curr_pc_0[10]),
    .D(n635_3),
    .CLK(CLK_d),
    .CE(pc_curr_ff_30_5),
    .CLEAR(n168_6) 
);
  DFFCE pc_curr_ff_9_s0 (
    .Q(curr_pc_0[9]),
    .D(n636_3),
    .CLK(CLK_d),
    .CE(pc_curr_ff_30_5),
    .CLEAR(n168_6) 
);
  DFFCE pc_curr_ff_8_s0 (
    .Q(curr_pc_8),
    .D(n637_3),
    .CLK(CLK_d),
    .CE(pc_curr_ff_30_5),
    .CLEAR(n168_6) 
);
  DFFCE pc_curr_ff_7_s0 (
    .Q(curr_pc_0[7]),
    .D(n638_3),
    .CLK(CLK_d),
    .CE(pc_curr_ff_30_5),
    .CLEAR(n168_6) 
);
  DFFCE pc_curr_ff_6_s0 (
    .Q(curr_pc_0[6]),
    .D(n639_3),
    .CLK(CLK_d),
    .CE(pc_curr_ff_30_5),
    .CLEAR(n168_6) 
);
  DFFCE pc_curr_ff_5_s0 (
    .Q(curr_pc_0[5]),
    .D(pc_curr_next[5]),
    .CLK(CLK_d),
    .CE(pc_curr_upd),
    .CLEAR(n168_6) 
);
  DFFCE pc_curr_ff_4_s0 (
    .Q(curr_pc_0[4]),
    .D(pc_curr_next[4]),
    .CLK(CLK_d),
    .CE(pc_curr_upd),
    .CLEAR(n168_6) 
);
  DFFCE pc_curr_ff_3_s0 (
    .Q(curr_pc_3),
    .D(pc_curr_next[3]),
    .CLK(CLK_d),
    .CE(pc_curr_upd),
    .CLEAR(n168_6) 
);
  DFFCE pc_curr_ff_2_s0 (
    .Q(curr_pc_2),
    .D(pc_curr_next[2]),
    .CLK(CLK_d),
    .CE(pc_curr_upd),
    .CLEAR(n168_6) 
);
  DFFCE pc_curr_ff_1_s0 (
    .Q(curr_pc_1),
    .D(pc_curr_next[1]),
    .CLK(CLK_d),
    .CE(pc_curr_upd),
    .CLEAR(n168_6) 
);
  DFFPE pc_curr_ff_31_s0 (
    .Q(curr_pc_31),
    .D(n614_3),
    .CLK(CLK_d),
    .CE(pc_curr_ff_30_5),
    .PRESET(n168_6) 
);
  DFFC wfi_halted_ff_s1 (
    .Q(wfi_halted_ff),
    .D(wfi_halted_next_11),
    .CLK(CLK_d),
    .CLEAR(n168_6) 
);
defparam wfi_halted_ff_s1.INIT=1'b0;
  ALU inc_pc_1_s (
    .SUM(inc_pc_1_1),
    .COUT(inc_pc_1_2),
    .I0(curr_pc_1),
    .I1(n47_10),
    .I3(GND),
    .CIN(GND) 
);
defparam inc_pc_1_s.ALU_MODE=0;
  ALU inc_pc_3_s (
    .SUM(inc_pc_3_1),
    .COUT(inc_pc_3_2),
    .I0(curr_pc_3),
    .I1(GND),
    .I3(GND),
    .CIN(inc_pc_2_5) 
);
defparam inc_pc_3_s.ALU_MODE=0;
  ALU inc_pc_4_s (
    .SUM(inc_pc_0[4]),
    .COUT(inc_pc_4_2),
    .I0(curr_pc_0[4]),
    .I1(GND),
    .I3(GND),
    .CIN(inc_pc_3_2) 
);
defparam inc_pc_4_s.ALU_MODE=0;
  ALU inc_pc_5_s (
    .SUM(inc_pc_0[5]),
    .COUT(inc_pc_5_2),
    .I0(curr_pc_0[5]),
    .I1(GND),
    .I3(GND),
    .CIN(inc_pc_4_2) 
);
defparam inc_pc_5_s.ALU_MODE=0;
  ALU inc_pc_6_s (
    .SUM(inc_pc_0[6]),
    .COUT(inc_pc_6_2),
    .I0(curr_pc_0[6]),
    .I1(GND),
    .I3(GND),
    .CIN(inc_pc_5_2) 
);
defparam inc_pc_6_s.ALU_MODE=0;
  ALU inc_pc_7_s (
    .SUM(inc_pc_0[7]),
    .COUT(inc_pc_7_2),
    .I0(curr_pc_0[7]),
    .I1(GND),
    .I3(GND),
    .CIN(inc_pc_6_2) 
);
defparam inc_pc_7_s.ALU_MODE=0;
  ALU inc_pc_8_s (
    .SUM(inc_pc_8_1),
    .COUT(inc_pc_8_2),
    .I0(curr_pc_8),
    .I1(GND),
    .I3(GND),
    .CIN(inc_pc_7_2) 
);
defparam inc_pc_8_s.ALU_MODE=0;
  ALU inc_pc_9_s (
    .SUM(inc_pc_0[9]),
    .COUT(inc_pc_9_2),
    .I0(curr_pc_0[9]),
    .I1(GND),
    .I3(GND),
    .CIN(inc_pc_8_2) 
);
defparam inc_pc_9_s.ALU_MODE=0;
  ALU inc_pc_10_s (
    .SUM(inc_pc_0[10]),
    .COUT(inc_pc_10_2),
    .I0(curr_pc_0[10]),
    .I1(GND),
    .I3(GND),
    .CIN(inc_pc_9_2) 
);
defparam inc_pc_10_s.ALU_MODE=0;
  ALU inc_pc_11_s (
    .SUM(inc_pc_11_1),
    .COUT(inc_pc_11_2),
    .I0(curr_pc_11),
    .I1(GND),
    .I3(GND),
    .CIN(inc_pc_10_2) 
);
defparam inc_pc_11_s.ALU_MODE=0;
  ALU inc_pc_12_s (
    .SUM(inc_pc_12_1),
    .COUT(inc_pc_12_2),
    .I0(curr_pc_12),
    .I1(GND),
    .I3(GND),
    .CIN(inc_pc_11_2) 
);
defparam inc_pc_12_s.ALU_MODE=0;
  ALU inc_pc_13_s (
    .SUM(inc_pc_13_1),
    .COUT(inc_pc_13_2),
    .I0(curr_pc_13),
    .I1(GND),
    .I3(GND),
    .CIN(inc_pc_12_2) 
);
defparam inc_pc_13_s.ALU_MODE=0;
  ALU inc_pc_14_s (
    .SUM(inc_pc_14_1),
    .COUT(inc_pc_14_2),
    .I0(curr_pc_14),
    .I1(GND),
    .I3(GND),
    .CIN(inc_pc_13_2) 
);
defparam inc_pc_14_s.ALU_MODE=0;
  ALU inc_pc_15_s (
    .SUM(inc_pc_0[15]),
    .COUT(inc_pc_15_2),
    .I0(curr_pc_0[15]),
    .I1(GND),
    .I3(GND),
    .CIN(inc_pc_14_2) 
);
defparam inc_pc_15_s.ALU_MODE=0;
  ALU inc_pc_16_s (
    .SUM(inc_pc_16_1),
    .COUT(inc_pc_16_2),
    .I0(curr_pc_16),
    .I1(GND),
    .I3(GND),
    .CIN(inc_pc_15_2) 
);
defparam inc_pc_16_s.ALU_MODE=0;
  ALU inc_pc_17_s (
    .SUM(inc_pc_17_1),
    .COUT(inc_pc_17_2),
    .I0(curr_pc_17),
    .I1(GND),
    .I3(GND),
    .CIN(inc_pc_16_2) 
);
defparam inc_pc_17_s.ALU_MODE=0;
  ALU inc_pc_18_s (
    .SUM(inc_pc_18_1),
    .COUT(inc_pc_18_2),
    .I0(curr_pc_18),
    .I1(GND),
    .I3(GND),
    .CIN(inc_pc_17_2) 
);
defparam inc_pc_18_s.ALU_MODE=0;
  ALU inc_pc_19_s (
    .SUM(inc_pc_19_1),
    .COUT(inc_pc_19_2),
    .I0(curr_pc_19),
    .I1(GND),
    .I3(GND),
    .CIN(inc_pc_18_2) 
);
defparam inc_pc_19_s.ALU_MODE=0;
  ALU inc_pc_20_s (
    .SUM(inc_pc_20_1),
    .COUT(inc_pc_20_2),
    .I0(curr_pc_20),
    .I1(GND),
    .I3(GND),
    .CIN(inc_pc_19_2) 
);
defparam inc_pc_20_s.ALU_MODE=0;
  ALU inc_pc_21_s (
    .SUM(inc_pc_21_1),
    .COUT(inc_pc_21_2),
    .I0(curr_pc_21),
    .I1(GND),
    .I3(GND),
    .CIN(inc_pc_20_2) 
);
defparam inc_pc_21_s.ALU_MODE=0;
  ALU inc_pc_22_s (
    .SUM(inc_pc_0[22]),
    .COUT(inc_pc_22_2),
    .I0(curr_pc_0[22]),
    .I1(GND),
    .I3(GND),
    .CIN(inc_pc_21_2) 
);
defparam inc_pc_22_s.ALU_MODE=0;
  ALU inc_pc_23_s (
    .SUM(inc_pc_23_1),
    .COUT(inc_pc_23_2),
    .I0(curr_pc_23),
    .I1(GND),
    .I3(GND),
    .CIN(inc_pc_22_2) 
);
defparam inc_pc_23_s.ALU_MODE=0;
  ALU inc_pc_24_s (
    .SUM(inc_pc_24_1),
    .COUT(inc_pc_24_2),
    .I0(curr_pc_24),
    .I1(GND),
    .I3(GND),
    .CIN(inc_pc_23_2) 
);
defparam inc_pc_24_s.ALU_MODE=0;
  ALU inc_pc_25_s (
    .SUM(inc_pc_0[25]),
    .COUT(inc_pc_25_2),
    .I0(curr_pc_0[25]),
    .I1(GND),
    .I3(GND),
    .CIN(inc_pc_24_2) 
);
defparam inc_pc_25_s.ALU_MODE=0;
  ALU inc_pc_26_s (
    .SUM(inc_pc_0[26]),
    .COUT(inc_pc_26_2),
    .I0(curr_pc_0[26]),
    .I1(GND),
    .I3(GND),
    .CIN(inc_pc_25_2) 
);
defparam inc_pc_26_s.ALU_MODE=0;
  ALU inc_pc_27_s (
    .SUM(inc_pc_0[27]),
    .COUT(inc_pc_27_2),
    .I0(curr_pc_0[27]),
    .I1(GND),
    .I3(GND),
    .CIN(inc_pc_26_2) 
);
defparam inc_pc_27_s.ALU_MODE=0;
  ALU inc_pc_28_s (
    .SUM(inc_pc_0[28]),
    .COUT(inc_pc_28_2),
    .I0(curr_pc_28),
    .I1(GND),
    .I3(GND),
    .CIN(inc_pc_27_2) 
);
defparam inc_pc_28_s.ALU_MODE=0;
  ALU inc_pc_29_s (
    .SUM(inc_pc_0[29]),
    .COUT(inc_pc_29_2),
    .I0(curr_pc_0[29]),
    .I1(GND),
    .I3(GND),
    .CIN(inc_pc_28_2) 
);
defparam inc_pc_29_s.ALU_MODE=0;
  ALU inc_pc_30_s (
    .SUM(inc_pc_0[30]),
    .COUT(inc_pc_30_2),
    .I0(curr_pc_0[30]),
    .I1(GND),
    .I3(GND),
    .CIN(inc_pc_29_2) 
);
defparam inc_pc_30_s.ALU_MODE=0;
  ALU inc_pc_31_s (
    .SUM(inc_pc_31_1),
    .COUT(inc_pc_31_0_COUT),
    .I0(curr_pc_31),
    .I1(GND),
    .I3(GND),
    .CIN(inc_pc_30_2) 
);
defparam inc_pc_31_s.ALU_MODE=0;
  ALU inc_pc_2_s1 (
    .SUM(inc_pc_2_6),
    .COUT(inc_pc_2_5),
    .I0(curr_pc_2),
    .I1(n47_10),
    .I3(GND),
    .CIN(inc_pc_1_2) 
);
defparam inc_pc_2_s1.ALU_MODE=1;
  scr1_pipe_ialu i_ialu (
    .mprf2exu_rs1_data_o_0_217(mprf2exu_rs1_data_o_0_217),
    .mprf2exu_rs1_data_o_0_215(mprf2exu_rs1_data_o_0_215),
    .mprf2exu_rs1_data_o_0_213(mprf2exu_rs1_data_o_0_213),
    .mprf2exu_rs1_data_o_0_211(mprf2exu_rs1_data_o_0_211),
    .mprf2exu_rs1_data_o_0_209(mprf2exu_rs1_data_o_0_209),
    .mprf2exu_rs1_data_o_0_207(mprf2exu_rs1_data_o_0_207),
    .mprf2exu_rs1_data_o_0_205(mprf2exu_rs1_data_o_0_205),
    .mprf2exu_rs1_data_o_0_203(mprf2exu_rs1_data_o_0_203),
    .mprf2exu_rs1_data_o_0_201(mprf2exu_rs1_data_o_0_201),
    .mprf2exu_rs1_data_o_0_199(mprf2exu_rs1_data_o_0_199),
    .mprf2exu_rs1_data_o_0_197(mprf2exu_rs1_data_o_0_197),
    .mprf2exu_rs1_data_o_0_195(mprf2exu_rs1_data_o_0_195),
    .mprf2exu_rs1_data_o_0_193(mprf2exu_rs1_data_o_0_193),
    .mprf2exu_rs1_data_o_0_191(mprf2exu_rs1_data_o_0_191),
    .mprf2exu_rs1_data_o_0_189(mprf2exu_rs1_data_o_0_189),
    .mprf2exu_rs1_data_o_0_187(mprf2exu_rs1_data_o_0_187),
    .mprf2exu_rs1_data_o_0_185(mprf2exu_rs1_data_o_0_185),
    .mprf2exu_rs1_data_o_0_183(mprf2exu_rs1_data_o_0_183),
    .mprf2exu_rs1_data_o_0_181(mprf2exu_rs1_data_o_0_181),
    .mprf2exu_rs1_data_o_0_179(mprf2exu_rs1_data_o_0_179),
    .mprf2exu_rs1_data_o_0_177(mprf2exu_rs1_data_o_0_177),
    .mprf2exu_rs1_data_o_0_175(mprf2exu_rs1_data_o_0_175),
    .mprf2exu_rs1_data_o_0_173(mprf2exu_rs1_data_o_0_173),
    .mprf2exu_rs1_data_o_0_171(mprf2exu_rs1_data_o_0_171),
    .mprf2exu_rs1_data_o_0_169(mprf2exu_rs1_data_o_0_169),
    .mprf2exu_rs1_data_o_0_167(mprf2exu_rs1_data_o_0_167),
    .mprf2exu_rs1_data_o_0_165(mprf2exu_rs1_data_o_0_165),
    .mprf2exu_rs1_data_o_0_163(mprf2exu_rs1_data_o_0_163),
    .mprf2exu_rs1_data_o_0_161(mprf2exu_rs1_data_o_0_161),
    .mprf2exu_rs1_data_o_0_159(mprf2exu_rs1_data_o_0_159),
    .mprf2exu_rs1_data_o_0_157(mprf2exu_rs1_data_o_0_157),
    .mprf2exu_rs1_data_o_0_155(mprf2exu_rs1_data_o_0_155),
    .mprf2exu_rs1_data_o_0_221(mprf2exu_rs1_data_o_0_221),
    .mprf2exu_rs1_data_o_0_223(mprf2exu_rs1_data_o_0_223),
    .mprf2exu_rs1_data_o_0_225(mprf2exu_rs1_data_o_0_225),
    .mprf2exu_rs1_data_o_0_229(mprf2exu_rs1_data_o_0_229),
    .mprf2exu_rs1_data_o_0_231(mprf2exu_rs1_data_o_0_231),
    .mprf2exu_rs1_data_o_0_227(mprf2exu_rs1_data_o_0_227),
    .exu2mprf_rd_data_28_36(exu2mprf_rd_data_28_36),
    .timer_dmem_wdata_11_4(timer_dmem_wdata_11_4),
    .timer_dmem_wdata_11_5(timer_dmem_wdata_11_5),
    .n47_10(n47_10),
    .\idu2exu_cmd.lsu_cmd_1_6 (\idu2exu_cmd.lsu_cmd_1_6 ),
    .ifu2idu_instr_o_14_6(ifu2idu_instr_o_14_6),
    .dmem_cmd_store_10(dmem_cmd_store_10),
    .ialu_main_op2_31_5(ialu_main_op2_31_5),
    .exu2csr_rw_addr_11_9(exu2csr_rw_addr_11_9),
    .n258_13(n258_13),
    .n104_13(n104_13),
    .exu2mprf_rd_data_28_25(exu2mprf_rd_data_28_25),
    .exu2csr_rw_addr_10_3(exu2csr_rw_addr_10_3),
    .exu2csr_rw_addr_6_4(exu2csr_rw_addr_6_4),
    .exu2csr_rw_addr_5_4(exu2csr_rw_addr_5_4),
    .exu2csr_rw_addr_11_4(exu2csr_rw_addr_11_4),
    .funct3_2_5(funct3_2_5),
    .exu2csr_rw_addr_1_5(exu2csr_rw_addr_1_5),
    .n39_1(n39_1),
    .mprf2exu_rs1_data_o_0_218(mprf2exu_rs1_data_o_0_218),
    .n38_1(n38_1),
    .n10_1(n10_1),
    .n11_1(n11_1),
    .n12_1(n12_1),
    .n14_1(n14_1),
    .n17_1(n17_1),
    .n19_1(n19_1),
    .n20_1(n20_1),
    .n21_1(n21_1),
    .n24_1(n24_1),
    .n31_1(n31_1),
    .n32_1(n32_1),
    .n37_1(n37_1),
    .n15_1(n15_1),
    .n25_1(n25_1),
    .n27_1(n27_1),
    .n28_1(n28_1),
    .n29_1(n29_1),
    .n9_1(n9_1),
    .n33_1(n33_1),
    .n35_1(n35_1),
    .exu2mprf_rd_data_30_19(exu2mprf_rd_data_30_19),
    .exu2mprf_rd_data_28_10(exu2mprf_rd_data_28_10),
    .ialu_main_op2({ialu_main_op2_0[31:2],ialu_main_op2[1:0]}),
    .ialu_addr_op1(ialu_addr_op1[31:0]),
    .exu2csr_rw_addr(exu2csr_rw_addr[11:0]),
    .\idu2exu_cmd.imm_12 (\idu2exu_cmd.imm_12 ),
    .\idu2exu_cmd.imm_13 (\idu2exu_cmd.imm_13 ),
    .\idu2exu_cmd.imm_14 (\idu2exu_cmd.imm_14 ),
    .\idu2exu_cmd.imm_15 (\idu2exu_cmd.imm_15 ),
    .\idu2exu_cmd.imm_16 (\idu2exu_cmd.imm_16 ),
    .\idu2exu_cmd.imm_17 (\idu2exu_cmd.imm_17 ),
    .\idu2exu_cmd.imm_18 (\idu2exu_cmd.imm_18 ),
    .\idu2exu_cmd.imm_19 (\idu2exu_cmd.imm_19 ),
    .\idu2exu_cmd.imm_20 (\idu2exu_cmd.imm_20 ),
    .\idu2exu_cmd.imm_21 (\idu2exu_cmd.imm_21 ),
    .\idu2exu_cmd.imm_22 (\idu2exu_cmd.imm_22 ),
    .\idu2exu_cmd.imm_23 (\idu2exu_cmd.imm_23 ),
    .\idu2exu_cmd.imm_24 (\idu2exu_cmd.imm_24 ),
    .\idu2exu_cmd.imm_25 (\idu2exu_cmd.imm_25 ),
    .\idu2exu_cmd.imm_26 (\idu2exu_cmd.imm_26 ),
    .\idu2exu_cmd.imm_27 (\idu2exu_cmd.imm_27 ),
    .\idu2exu_cmd.imm_28 (\idu2exu_cmd.imm_28 ),
    .\idu2exu_cmd.imm_29 (\idu2exu_cmd.imm_29 ),
    .\idu2exu_cmd.imm_31 (\idu2exu_cmd.imm_31 ),
    .funct3(funct3[1:0]),
    .\main_sum_res[31]_1_1 (\main_sum_res[31]_1_1 ),
    .n1_41(n1_41),
    .n36_49(n36_49),
    .n2_79(n2_79),
    .n59_11(n59_11),
    .n35_49(n35_49),
    .n2_81(n2_81),
    .n36_51(n36_51),
    .n1_43(n1_43),
    .n36_53(n36_53),
    .n2_83(n2_83),
    .n55_11(n55_11),
    .n35_51(n35_51),
    .n2_85(n2_85),
    .n36_55(n36_55),
    .n1_45(n1_45),
    .n36_57(n36_57),
    .n2_87(n2_87),
    .n51_11(n51_11),
    .n35_53(n35_53),
    .n2_89(n2_89),
    .n36_59(n36_59),
    .n1_47(n1_47),
    .n36_61(n36_61),
    .n2_91(n2_91),
    .n47_11(n47_11_2),
    .n35_55(n35_55),
    .n2_93(n2_93),
    .n36_63(n36_63),
    .n1_49(n1_49),
    .n36_65(n36_65),
    .n2_95(n2_95),
    .n43_11(n43_11),
    .n35_57(n35_57),
    .n2_97(n2_97),
    .n36_67(n36_67),
    .n1_51(n1_51),
    .n36_69(n36_69),
    .n2_99(n2_99),
    .n39_11(n39_11),
    .n35_59(n35_59),
    .n2_101(n2_101),
    .n36_71(n36_71),
    .n1_53(n1_53),
    .n36_73(n36_73),
    .n2_103(n2_103),
    .n35_61(n35_61),
    .n35_63(n35_63),
    .n2_105(n2_105),
    .n36_75(n36_75),
    .n1_55(n1_55),
    .n5_4_2(n5_4_2),
    .n5_4_3(n5_4_3),
    .n5_4_5(n5_4_5),
    .n31_15(n31_15),
    .n30_15(n30_15),
    .n30_17(n30_17),
    .n59_14(n59_14),
    .n55_14(n55_14),
    .n51_14(n51_14),
    .n47_14(n47_14),
    .n39_14(n39_14),
    .n43_14(n43_14),
    .n31_17(n31_17),
    .n5_4_12(n5_4_12),
    .main_sum_res(main_sum_res[31:0]),
    .timer_dmem_addr(timer_dmem_addr[4:0]),
    .tcm_dmem_addr(tcm_dmem_addr[7:5]),
    .ahb_dmem_addr(ahb_dmem_addr[31:8])
);
  scr1_pipe_lsu i_lsu (
    .CLK_d(CLK_d),
    .n168_6(n168_6),
    .req_fifo_full(req_fifo_full),
    .\idu2exu_cmd.lsu_cmd_1_9 (\idu2exu_cmd.lsu_cmd_1_9 ),
    .\idu2exu_cmd.lsu_cmd_2_4 (\idu2exu_cmd.lsu_cmd_2_4 ),
    .timer_dmem_wdata_11_4(timer_dmem_wdata_11_4),
    .timer_dmem_wdata_11_5(timer_dmem_wdata_11_5),
    .ifu2idu_instr_o_13_8(ifu2idu_instr_o_13_8),
    .ifu2idu_instr_o_14_7(ifu2idu_instr_o_14_7),
    .ifu2idu_instr_o_14_8(ifu2idu_instr_o_14_8),
    .n47_11(n47_11),
    .n47_16(n47_16),
    .exu2csr_rw_addr_0_6(exu2csr_rw_addr_0_6),
    .exu2csr_rw_addr_0_7(exu2csr_rw_addr_0_7),
    .funct3_2_6(funct3_2_6),
    .fsm(fsm),
    .exu2csr_rw_addr_3_15(exu2csr_rw_addr_3_15),
    .n234_14(n234_14),
    .csr_mepc_next_31_15(csr_mepc_next_31_15),
    .\idu2exu_cmd.lsu_cmd_0_4 (\idu2exu_cmd.lsu_cmd_0_4 ),
    .\idu2exu_cmd.imm_16_5 (\idu2exu_cmd.imm_16_5 ),
    .fsm_0(fsm_1),
    .port_sel_0_8(port_sel_0_8),
    .port_sel_1_8(port_sel_1_8),
    .\idu2exu_cmd.lsu_cmd (\idu2exu_cmd.lsu_cmd [3:0]),
    .q_data_head_2(q_data_head_2),
    .q_data_head_3(q_data_head_3),
    .q_data_head_4(q_data_head_4),
    .q_data_head_5(q_data_head_5),
    .q_data_head_6(q_data_head_6),
    .q_data_head_15(q_data_head_15),
    .funct3(funct3[1:0]),
    .timer_dmem_resp(timer_dmem_resp[1:0]),
    .port_sel_r(port_sel_r[1:0]),
    .tcm_imem_rdata(tcm_imem_rdata_31),
    .timer_dmem_addr(timer_dmem_addr[1:0]),
    .tcm_dmem_resp(tcm_dmem_resp[0]),
    .State(State[1:0]),
    .port_sel(port_sel[1]),
    .ahb_dmem_addr(ahb_dmem_addr[18]),
    .n40_2(n40_2),
    .dmem_cmd_store_4(dmem_cmd_store_4),
    .dmem_cmd_store_6(dmem_cmd_store_6),
    .lsu_fsm_next_5(lsu_fsm_next_5),
    .dmem_cmd_store_7(dmem_cmd_store_7),
    .dmem_cmd_store_10(dmem_cmd_store_10),
    .lsu_cmd_upd_8(lsu_cmd_upd_8),
    .lsu_fsm_next_6(lsu_fsm_next_6),
    .lsu_fsm_next_7(lsu_fsm_next_7),
    .lsu_cmd_upd_9(lsu_cmd_upd_9),
    .lsu_cmd_upd_10(lsu_cmd_upd_10),
    .lsu_cmd_upd_14(lsu_cmd_upd_14),
    .dmem_cmd_store(dmem_cmd_store),
    .dmem_cmd_store_16(dmem_cmd_store_16),
    .lsu_cmd_upd_18(lsu_cmd_upd_18),
    .lsu_cmd_ff(lsu_cmd_ff[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* scr1_pipe_exu */
module scr1_pipe_mprf (
  CLK_d,
  n31_17,
  n59_14,
  n55_14,
  n51_14,
  n47_14,
  n43_14,
  n39_14,
  pc_curr_upd_4,
  csr_mepc_next_31_14,
  csr_mepc_next_31_15,
  \idu2exu_cmd.imm_13_8 ,
  \idu2exu_cmd.imm_16_5 ,
  n1258_4,
  n1258_5,
  n47_10,
  exu2csr_rw_addr_9_3,
  exu2mprf_rd_addr_3_22,
  exu2mprf_rd_addr_3_7,
  exu2mprf_rd_addr_3_20,
  csr_mtval_next_31_16,
  csr_mcause_ec_next_0_13,
  exu2mprf_rs1_addr_3_5,
  csr_w_data_0_10,
  csr_w_data_2_10,
  csr_w_data_1_10,
  n1258_12,
  exu2mprf_rs2_addr_3_6,
  ialu_main_op2_31_10,
  exu2mprf_rd_addr_3_28,
  \idu2exu_cmd.imm_31_21 ,
  exu2csr_rw_addr_11_4,
  n769_19,
  exu2mprf_rd_addr_3_12,
  exu2csr_rw_addr_10_9,
  exu2csr_rw_addr_5_4,
  ifu2idu_instr_o_13_8,
  exu2csr_rw_addr_0_9,
  \idu2exu_cmd.lsu_cmd_0_6 ,
  n78_13,
  \idu2exu_cmd.imm_22_4 ,
  \idu2exu_cmd.imm_31_7 ,
  exu2mprf_rs2_addr_0_8,
  n1258_7,
  exu2csr_rw_addr_0_14,
  ifu2idu_instr_o_14_6,
  funct3_2_5,
  n1258_19,
  csr_mcause_ec_next_3_17,
  csr_mcause_ec_next_3_24,
  \idu2exu_cmd.imm_23_6 ,
  instr_hi_rvi_lo_ff_11,
  ialu_main_op2_31_12,
  exu2csr_rw_addr_6_4,
  \idu2exu_cmd.imm_19_6 ,
  funct3_2_4,
  exu2csr_rw_addr_11_9,
  dmem_cmd_store_7,
  exu2csr_rw_addr_11_12,
  exu2csr_rw_addr_2_5,
  exu2csr_rw_addr_7_18,
  exu2csr_rw_addr_3_6,
  \idu2exu_cmd.imm_20_4 ,
  n47_11,
  \idu2exu_cmd.imm_19_15 ,
  ifu2idu_instr_o_14_7,
  ifu2idu_instr_o_14_8,
  \idu2exu_cmd.imm_19_4 ,
  exu2mprf_rd_data_11_4,
  exu2mprf_rd_data_25_7,
  exu2mprf_rd_data_8_11,
  exu2mprf_rd_data,
  exu2mprf_rd_addr,
  exu2mprf_rs1_addr,
  exu2mprf_rs2_addr,
  ialu_main_op2,
  q_data_head_2,
  q_data_head_3,
  q_data_head_4,
  q_data_head_5,
  q_data_head_6,
  q_data_head_10,
  q_data_head_11,
  q_data_head_12,
  funct3,
  tcm_imem_rdata_5,
  tcm_imem_rdata_19,
  q_data_next,
  n39_1,
  n38_1,
  n37_1,
  n36_1,
  n35_1,
  n34_1,
  n33_1,
  n32_1,
  n31_1,
  n30_1,
  n29_1,
  n28_1,
  n27_1,
  n26_1,
  n25_1,
  n24_1,
  n23_1,
  n22_1,
  n21_1,
  n20_1,
  n19_1,
  n18_1,
  n17_1,
  n16_1,
  n15_1,
  n14_1,
  n13_1,
  n12_1,
  n11_1,
  n10_1,
  n9_1,
  n8_2,
  n103_1,
  n102_1,
  mprf2exu_rs1_data_o_0_131,
  mprf2exu_rs1_data_o_0_133,
  mprf2exu_rs1_data_o_0_135,
  mprf2exu_rs1_data_o_0_137,
  mprf2exu_rs1_data_o_0_139,
  mprf2exu_rs1_data_o_0_141,
  mprf2exu_rs1_data_o_0_143,
  mprf2exu_rs1_data_o_0_145,
  mprf2exu_rs1_data_o_0_155,
  mprf2exu_rs1_data_o_0_157,
  mprf2exu_rs1_data_o_0_159,
  mprf2exu_rs1_data_o_0_161,
  mprf2exu_rs1_data_o_0_163,
  mprf2exu_rs1_data_o_0_165,
  mprf2exu_rs1_data_o_0_167,
  mprf2exu_rs1_data_o_0_169,
  mprf2exu_rs1_data_o_0_171,
  mprf2exu_rs1_data_o_0_173,
  mprf2exu_rs1_data_o_0_175,
  mprf2exu_rs1_data_o_0_177,
  mprf2exu_rs1_data_o_0_179,
  mprf2exu_rs1_data_o_0_181,
  mprf2exu_rs1_data_o_0_183,
  mprf2exu_rs1_data_o_0_185,
  mprf2exu_rs1_data_o_0_187,
  mprf2exu_rs1_data_o_0_189,
  mprf2exu_rs1_data_o_0_191,
  mprf2exu_rs1_data_o_0_193,
  mprf2exu_rs1_data_o_0_195,
  mprf2exu_rs1_data_o_0_197,
  mprf2exu_rs1_data_o_0_199,
  mprf2exu_rs1_data_o_0_201,
  mprf2exu_rs1_data_o_0_203,
  mprf2exu_rs1_data_o_0_205,
  mprf2exu_rs1_data_o_0_207,
  mprf2exu_rs1_data_o_0_209,
  mprf2exu_rs1_data_o_0_211,
  mprf2exu_rs1_data_o_0_213,
  mprf2exu_rs1_data_o_0_215,
  mprf2exu_rs1_data_o_0_217,
  wr_req_vd_4,
  mprf2exu_rs1_data_o_0_218,
  timer_dmem_wdata_0_4,
  timer_dmem_wdata_7_4,
  timer_dmem_wdata_11_4,
  timer_dmem_wdata_11_5,
  mprf2exu_rs1_data_o_0_219,
  timer_dmem_wdata_7_6,
  timer_dmem_wdata_11_16,
  timer_dmem_wdata_11_17,
  timer_dmem_wdata_11_18,
  timer_dmem_wdata_7_11,
  mprf2exu_rs1_data_o_0_221,
  mprf2exu_rs1_data_o_0_223,
  mprf2exu_rs1_data_o_0_225,
  mprf2exu_rs1_data_o_0_227,
  mprf2exu_rs1_data_o_0_229,
  mprf2exu_rs1_data_o_0_231,
  timer_dmem_wdata
)
;
input CLK_d;
input n31_17;
input n59_14;
input n55_14;
input n51_14;
input n47_14;
input n43_14;
input n39_14;
input pc_curr_upd_4;
input csr_mepc_next_31_14;
input csr_mepc_next_31_15;
input \idu2exu_cmd.imm_13_8 ;
input \idu2exu_cmd.imm_16_5 ;
input n1258_4;
input n1258_5;
input n47_10;
input exu2csr_rw_addr_9_3;
input exu2mprf_rd_addr_3_22;
input exu2mprf_rd_addr_3_7;
input exu2mprf_rd_addr_3_20;
input csr_mtval_next_31_16;
input csr_mcause_ec_next_0_13;
input exu2mprf_rs1_addr_3_5;
input csr_w_data_0_10;
input csr_w_data_2_10;
input csr_w_data_1_10;
input n1258_12;
input exu2mprf_rs2_addr_3_6;
input ialu_main_op2_31_10;
input exu2mprf_rd_addr_3_28;
input \idu2exu_cmd.imm_31_21 ;
input exu2csr_rw_addr_11_4;
input n769_19;
input exu2mprf_rd_addr_3_12;
input exu2csr_rw_addr_10_9;
input exu2csr_rw_addr_5_4;
input ifu2idu_instr_o_13_8;
input exu2csr_rw_addr_0_9;
input \idu2exu_cmd.lsu_cmd_0_6 ;
input n78_13;
input \idu2exu_cmd.imm_22_4 ;
input \idu2exu_cmd.imm_31_7 ;
input exu2mprf_rs2_addr_0_8;
input n1258_7;
input exu2csr_rw_addr_0_14;
input ifu2idu_instr_o_14_6;
input funct3_2_5;
input n1258_19;
input csr_mcause_ec_next_3_17;
input csr_mcause_ec_next_3_24;
input \idu2exu_cmd.imm_23_6 ;
input instr_hi_rvi_lo_ff_11;
input ialu_main_op2_31_12;
input exu2csr_rw_addr_6_4;
input \idu2exu_cmd.imm_19_6 ;
input funct3_2_4;
input exu2csr_rw_addr_11_9;
input dmem_cmd_store_7;
input exu2csr_rw_addr_11_12;
input exu2csr_rw_addr_2_5;
input exu2csr_rw_addr_7_18;
input exu2csr_rw_addr_3_6;
input \idu2exu_cmd.imm_20_4 ;
input n47_11;
input \idu2exu_cmd.imm_19_15 ;
input ifu2idu_instr_o_14_7;
input ifu2idu_instr_o_14_8;
input \idu2exu_cmd.imm_19_4 ;
input exu2mprf_rd_data_11_4;
input exu2mprf_rd_data_25_7;
input exu2mprf_rd_data_8_11;
input [31:0] exu2mprf_rd_data;
input [3:0] exu2mprf_rd_addr;
input [3:0] exu2mprf_rs1_addr;
input [3:0] exu2mprf_rs2_addr;
input [1:0] ialu_main_op2;
input q_data_head_2;
input q_data_head_3;
input q_data_head_4;
input q_data_head_5;
input q_data_head_6;
input q_data_head_10;
input q_data_head_11;
input q_data_head_12;
input [1:0] funct3;
input tcm_imem_rdata_5;
input tcm_imem_rdata_19;
input [6:4] q_data_next;
output n39_1;
output n38_1;
output n37_1;
output n36_1;
output n35_1;
output n34_1;
output n33_1;
output n32_1;
output n31_1;
output n30_1;
output n29_1;
output n28_1;
output n27_1;
output n26_1;
output n25_1;
output n24_1;
output n23_1;
output n22_1;
output n21_1;
output n20_1;
output n19_1;
output n18_1;
output n17_1;
output n16_1;
output n15_1;
output n14_1;
output n13_1;
output n12_1;
output n11_1;
output n10_1;
output n9_1;
output n8_2;
output n103_1;
output n102_1;
output mprf2exu_rs1_data_o_0_131;
output mprf2exu_rs1_data_o_0_133;
output mprf2exu_rs1_data_o_0_135;
output mprf2exu_rs1_data_o_0_137;
output mprf2exu_rs1_data_o_0_139;
output mprf2exu_rs1_data_o_0_141;
output mprf2exu_rs1_data_o_0_143;
output mprf2exu_rs1_data_o_0_145;
output mprf2exu_rs1_data_o_0_155;
output mprf2exu_rs1_data_o_0_157;
output mprf2exu_rs1_data_o_0_159;
output mprf2exu_rs1_data_o_0_161;
output mprf2exu_rs1_data_o_0_163;
output mprf2exu_rs1_data_o_0_165;
output mprf2exu_rs1_data_o_0_167;
output mprf2exu_rs1_data_o_0_169;
output mprf2exu_rs1_data_o_0_171;
output mprf2exu_rs1_data_o_0_173;
output mprf2exu_rs1_data_o_0_175;
output mprf2exu_rs1_data_o_0_177;
output mprf2exu_rs1_data_o_0_179;
output mprf2exu_rs1_data_o_0_181;
output mprf2exu_rs1_data_o_0_183;
output mprf2exu_rs1_data_o_0_185;
output mprf2exu_rs1_data_o_0_187;
output mprf2exu_rs1_data_o_0_189;
output mprf2exu_rs1_data_o_0_191;
output mprf2exu_rs1_data_o_0_193;
output mprf2exu_rs1_data_o_0_195;
output mprf2exu_rs1_data_o_0_197;
output mprf2exu_rs1_data_o_0_199;
output mprf2exu_rs1_data_o_0_201;
output mprf2exu_rs1_data_o_0_203;
output mprf2exu_rs1_data_o_0_205;
output mprf2exu_rs1_data_o_0_207;
output mprf2exu_rs1_data_o_0_209;
output mprf2exu_rs1_data_o_0_211;
output mprf2exu_rs1_data_o_0_213;
output mprf2exu_rs1_data_o_0_215;
output mprf2exu_rs1_data_o_0_217;
output wr_req_vd_4;
output mprf2exu_rs1_data_o_0_218;
output timer_dmem_wdata_0_4;
output timer_dmem_wdata_7_4;
output timer_dmem_wdata_11_4;
output timer_dmem_wdata_11_5;
output mprf2exu_rs1_data_o_0_219;
output timer_dmem_wdata_7_6;
output timer_dmem_wdata_11_16;
output timer_dmem_wdata_11_17;
output timer_dmem_wdata_11_18;
output timer_dmem_wdata_7_11;
output mprf2exu_rs1_data_o_0_221;
output mprf2exu_rs1_data_o_0_223;
output mprf2exu_rs1_data_o_0_225;
output mprf2exu_rs1_data_o_0_227;
output mprf2exu_rs1_data_o_0_229;
output mprf2exu_rs1_data_o_0_231;
output [31:0] timer_dmem_wdata;
wire mprf2exu_rs1_data_o_0_153;
wire wr_req_vd;
wire wr_req_vd_6;
wire timer_dmem_wdata_11_6;
wire wr_req_vd_7;
wire wr_req_vd_8;
wire timer_dmem_wdata_7_5;
wire timer_dmem_wdata_11_7;
wire timer_dmem_wdata_11_8;
wire timer_dmem_wdata_11_9;
wire timer_dmem_wdata_11_10;
wire timer_dmem_wdata_11_11;
wire timer_dmem_wdata_7_8;
wire timer_dmem_wdata_7_9;
wire timer_dmem_wdata_11_12;
wire timer_dmem_wdata_11_14;
wire timer_dmem_wdata_11_15;
wire timer_dmem_wdata_11_19;
wire timer_dmem_wdata_11_20;
wire timer_dmem_wdata_11_21;
wire timer_dmem_wdata_7_12;
wire timer_dmem_wdata_7_13;
wire timer_dmem_wdata_11_23;
wire timer_dmem_wdata_11_24;
wire timer_dmem_wdata_7_15;
wire timer_dmem_wdata_11_26;
wire mprf2exu_rs1_data_o_0_233;
wire timer_dmem_wdata_11_28;
wire wr_req_vd_12;
wire n100_1;
wire n101_1;
wire n96_1;
wire n97_1;
wire n98_1;
wire n99_1;
wire n92_1;
wire n93_1;
wire n94_1;
wire n95_1;
wire n88_1;
wire n89_1;
wire n90_1;
wire n91_1;
wire n84_1;
wire n85_1;
wire n86_1;
wire n87_1;
wire n80_1;
wire n81_1;
wire n82_1;
wire n83_1;
wire n76_1;
wire n77_1;
wire n78_1;
wire n79_1;
wire n72_2;
wire n73_1;
wire n74_1;
wire n75_1;
wire VCC;
wire GND;
  LUT3 mprf2exu_rs1_data_o_0_s97 (
    .F(mprf2exu_rs1_data_o_0_131),
    .I0(ialu_main_op2[1]),
    .I1(mprf2exu_rs1_data_o_0_221),
    .I2(n31_17) 
);
defparam mprf2exu_rs1_data_o_0_s97.INIT=8'hE4;
  LUT3 mprf2exu_rs1_data_o_0_s98 (
    .F(mprf2exu_rs1_data_o_0_133),
    .I0(ialu_main_op2[1]),
    .I1(n59_14),
    .I2(mprf2exu_rs1_data_o_0_223) 
);
defparam mprf2exu_rs1_data_o_0_s98.INIT=8'hD8;
  LUT3 mprf2exu_rs1_data_o_0_s99 (
    .F(mprf2exu_rs1_data_o_0_135),
    .I0(ialu_main_op2[1]),
    .I1(n55_14),
    .I2(mprf2exu_rs1_data_o_0_225) 
);
defparam mprf2exu_rs1_data_o_0_s99.INIT=8'hD8;
  LUT3 mprf2exu_rs1_data_o_0_s100 (
    .F(mprf2exu_rs1_data_o_0_137),
    .I0(ialu_main_op2[1]),
    .I1(n51_14),
    .I2(mprf2exu_rs1_data_o_0_229) 
);
defparam mprf2exu_rs1_data_o_0_s100.INIT=8'hD8;
  LUT3 mprf2exu_rs1_data_o_0_s101 (
    .F(mprf2exu_rs1_data_o_0_139),
    .I0(ialu_main_op2[1]),
    .I1(n47_14),
    .I2(mprf2exu_rs1_data_o_0_231) 
);
defparam mprf2exu_rs1_data_o_0_s101.INIT=8'hD8;
  LUT3 mprf2exu_rs1_data_o_0_s102 (
    .F(mprf2exu_rs1_data_o_0_141),
    .I0(ialu_main_op2[1]),
    .I1(n43_14),
    .I2(mprf2exu_rs1_data_o_0_227) 
);
defparam mprf2exu_rs1_data_o_0_s102.INIT=8'hD8;
  LUT3 mprf2exu_rs1_data_o_0_s103 (
    .F(mprf2exu_rs1_data_o_0_143),
    .I0(mprf2exu_rs1_data_o_0_233),
    .I1(ialu_main_op2[1]),
    .I2(n39_14) 
);
defparam mprf2exu_rs1_data_o_0_s103.INIT=8'hD1;
  LUT4 mprf2exu_rs1_data_o_0_s104 (
    .F(mprf2exu_rs1_data_o_0_145),
    .I0(mprf2exu_rs1_data_o_0_153),
    .I1(ialu_main_op2[0]),
    .I2(mprf2exu_rs1_data_o_0_211),
    .I3(mprf2exu_rs1_data_o_0_215) 
);
defparam mprf2exu_rs1_data_o_0_s104.INIT=16'hD951;
  LUT4 mprf2exu_rs1_data_o_0_s112 (
    .F(mprf2exu_rs1_data_o_0_153),
    .I0(ialu_main_op2[0]),
    .I1(ialu_main_op2[1]),
    .I2(mprf2exu_rs1_data_o_0_213),
    .I3(mprf2exu_rs1_data_o_0_217) 
);
defparam mprf2exu_rs1_data_o_0_s112.INIT=16'h2637;
  LUT4 wr_req_vd_s0 (
    .F(wr_req_vd),
    .I0(wr_req_vd_4),
    .I1(wr_req_vd_12),
    .I2(pc_curr_upd_4),
    .I3(wr_req_vd_6) 
);
defparam wr_req_vd_s0.INIT=16'h4000;
  LUT2 mprf2exu_rs1_data_o_0_s113 (
    .F(mprf2exu_rs1_data_o_0_155),
    .I0(n8_2),
    .I1(mprf2exu_rs1_data_o_0_218) 
);
defparam mprf2exu_rs1_data_o_0_s113.INIT=4'h8;
  LUT2 mprf2exu_rs1_data_o_0_s114 (
    .F(mprf2exu_rs1_data_o_0_157),
    .I0(n9_1),
    .I1(mprf2exu_rs1_data_o_0_218) 
);
defparam mprf2exu_rs1_data_o_0_s114.INIT=4'h8;
  LUT2 mprf2exu_rs1_data_o_0_s115 (
    .F(mprf2exu_rs1_data_o_0_159),
    .I0(n10_1),
    .I1(mprf2exu_rs1_data_o_0_218) 
);
defparam mprf2exu_rs1_data_o_0_s115.INIT=4'h8;
  LUT2 mprf2exu_rs1_data_o_0_s116 (
    .F(mprf2exu_rs1_data_o_0_161),
    .I0(n11_1),
    .I1(mprf2exu_rs1_data_o_0_218) 
);
defparam mprf2exu_rs1_data_o_0_s116.INIT=4'h8;
  LUT2 mprf2exu_rs1_data_o_0_s117 (
    .F(mprf2exu_rs1_data_o_0_163),
    .I0(n12_1),
    .I1(mprf2exu_rs1_data_o_0_218) 
);
defparam mprf2exu_rs1_data_o_0_s117.INIT=4'h8;
  LUT2 mprf2exu_rs1_data_o_0_s118 (
    .F(mprf2exu_rs1_data_o_0_165),
    .I0(n13_1),
    .I1(mprf2exu_rs1_data_o_0_218) 
);
defparam mprf2exu_rs1_data_o_0_s118.INIT=4'h8;
  LUT2 mprf2exu_rs1_data_o_0_s119 (
    .F(mprf2exu_rs1_data_o_0_167),
    .I0(n14_1),
    .I1(mprf2exu_rs1_data_o_0_218) 
);
defparam mprf2exu_rs1_data_o_0_s119.INIT=4'h8;
  LUT2 mprf2exu_rs1_data_o_0_s120 (
    .F(mprf2exu_rs1_data_o_0_169),
    .I0(n15_1),
    .I1(mprf2exu_rs1_data_o_0_218) 
);
defparam mprf2exu_rs1_data_o_0_s120.INIT=4'h8;
  LUT2 mprf2exu_rs1_data_o_0_s121 (
    .F(mprf2exu_rs1_data_o_0_171),
    .I0(n16_1),
    .I1(mprf2exu_rs1_data_o_0_218) 
);
defparam mprf2exu_rs1_data_o_0_s121.INIT=4'h8;
  LUT2 mprf2exu_rs1_data_o_0_s122 (
    .F(mprf2exu_rs1_data_o_0_173),
    .I0(n17_1),
    .I1(mprf2exu_rs1_data_o_0_218) 
);
defparam mprf2exu_rs1_data_o_0_s122.INIT=4'h8;
  LUT2 mprf2exu_rs1_data_o_0_s123 (
    .F(mprf2exu_rs1_data_o_0_175),
    .I0(n18_1),
    .I1(mprf2exu_rs1_data_o_0_218) 
);
defparam mprf2exu_rs1_data_o_0_s123.INIT=4'h8;
  LUT2 mprf2exu_rs1_data_o_0_s124 (
    .F(mprf2exu_rs1_data_o_0_177),
    .I0(n19_1),
    .I1(mprf2exu_rs1_data_o_0_218) 
);
defparam mprf2exu_rs1_data_o_0_s124.INIT=4'h8;
  LUT2 mprf2exu_rs1_data_o_0_s125 (
    .F(mprf2exu_rs1_data_o_0_179),
    .I0(n20_1),
    .I1(mprf2exu_rs1_data_o_0_218) 
);
defparam mprf2exu_rs1_data_o_0_s125.INIT=4'h8;
  LUT2 mprf2exu_rs1_data_o_0_s126 (
    .F(mprf2exu_rs1_data_o_0_181),
    .I0(n21_1),
    .I1(mprf2exu_rs1_data_o_0_218) 
);
defparam mprf2exu_rs1_data_o_0_s126.INIT=4'h8;
  LUT2 mprf2exu_rs1_data_o_0_s127 (
    .F(mprf2exu_rs1_data_o_0_183),
    .I0(n22_1),
    .I1(mprf2exu_rs1_data_o_0_218) 
);
defparam mprf2exu_rs1_data_o_0_s127.INIT=4'h8;
  LUT2 mprf2exu_rs1_data_o_0_s128 (
    .F(mprf2exu_rs1_data_o_0_185),
    .I0(n23_1),
    .I1(mprf2exu_rs1_data_o_0_218) 
);
defparam mprf2exu_rs1_data_o_0_s128.INIT=4'h8;
  LUT2 mprf2exu_rs1_data_o_0_s129 (
    .F(mprf2exu_rs1_data_o_0_187),
    .I0(n24_1),
    .I1(mprf2exu_rs1_data_o_0_218) 
);
defparam mprf2exu_rs1_data_o_0_s129.INIT=4'h8;
  LUT2 mprf2exu_rs1_data_o_0_s130 (
    .F(mprf2exu_rs1_data_o_0_189),
    .I0(n25_1),
    .I1(mprf2exu_rs1_data_o_0_218) 
);
defparam mprf2exu_rs1_data_o_0_s130.INIT=4'h8;
  LUT2 mprf2exu_rs1_data_o_0_s131 (
    .F(mprf2exu_rs1_data_o_0_191),
    .I0(n26_1),
    .I1(mprf2exu_rs1_data_o_0_218) 
);
defparam mprf2exu_rs1_data_o_0_s131.INIT=4'h8;
  LUT2 mprf2exu_rs1_data_o_0_s132 (
    .F(mprf2exu_rs1_data_o_0_193),
    .I0(n27_1),
    .I1(mprf2exu_rs1_data_o_0_218) 
);
defparam mprf2exu_rs1_data_o_0_s132.INIT=4'h8;
  LUT2 mprf2exu_rs1_data_o_0_s133 (
    .F(mprf2exu_rs1_data_o_0_195),
    .I0(n28_1),
    .I1(mprf2exu_rs1_data_o_0_218) 
);
defparam mprf2exu_rs1_data_o_0_s133.INIT=4'h8;
  LUT2 mprf2exu_rs1_data_o_0_s134 (
    .F(mprf2exu_rs1_data_o_0_197),
    .I0(n29_1),
    .I1(mprf2exu_rs1_data_o_0_218) 
);
defparam mprf2exu_rs1_data_o_0_s134.INIT=4'h8;
  LUT2 mprf2exu_rs1_data_o_0_s135 (
    .F(mprf2exu_rs1_data_o_0_199),
    .I0(n30_1),
    .I1(mprf2exu_rs1_data_o_0_218) 
);
defparam mprf2exu_rs1_data_o_0_s135.INIT=4'h8;
  LUT2 mprf2exu_rs1_data_o_0_s136 (
    .F(mprf2exu_rs1_data_o_0_201),
    .I0(n31_1),
    .I1(mprf2exu_rs1_data_o_0_218) 
);
defparam mprf2exu_rs1_data_o_0_s136.INIT=4'h8;
  LUT2 mprf2exu_rs1_data_o_0_s137 (
    .F(mprf2exu_rs1_data_o_0_203),
    .I0(n32_1),
    .I1(mprf2exu_rs1_data_o_0_218) 
);
defparam mprf2exu_rs1_data_o_0_s137.INIT=4'h8;
  LUT2 mprf2exu_rs1_data_o_0_s138 (
    .F(mprf2exu_rs1_data_o_0_205),
    .I0(n33_1),
    .I1(mprf2exu_rs1_data_o_0_218) 
);
defparam mprf2exu_rs1_data_o_0_s138.INIT=4'h8;
  LUT2 mprf2exu_rs1_data_o_0_s139 (
    .F(mprf2exu_rs1_data_o_0_207),
    .I0(n34_1),
    .I1(mprf2exu_rs1_data_o_0_218) 
);
defparam mprf2exu_rs1_data_o_0_s139.INIT=4'h8;
  LUT2 mprf2exu_rs1_data_o_0_s140 (
    .F(mprf2exu_rs1_data_o_0_209),
    .I0(n35_1),
    .I1(mprf2exu_rs1_data_o_0_218) 
);
defparam mprf2exu_rs1_data_o_0_s140.INIT=4'h8;
  LUT2 mprf2exu_rs1_data_o_0_s141 (
    .F(mprf2exu_rs1_data_o_0_211),
    .I0(n36_1),
    .I1(mprf2exu_rs1_data_o_0_218) 
);
defparam mprf2exu_rs1_data_o_0_s141.INIT=4'h8;
  LUT2 mprf2exu_rs1_data_o_0_s142 (
    .F(mprf2exu_rs1_data_o_0_213),
    .I0(n37_1),
    .I1(mprf2exu_rs1_data_o_0_218) 
);
defparam mprf2exu_rs1_data_o_0_s142.INIT=4'h8;
  LUT2 mprf2exu_rs1_data_o_0_s143 (
    .F(mprf2exu_rs1_data_o_0_215),
    .I0(n38_1),
    .I1(mprf2exu_rs1_data_o_0_218) 
);
defparam mprf2exu_rs1_data_o_0_s143.INIT=4'h8;
  LUT2 mprf2exu_rs1_data_o_0_s144 (
    .F(mprf2exu_rs1_data_o_0_217),
    .I0(n39_1),
    .I1(mprf2exu_rs1_data_o_0_218) 
);
defparam mprf2exu_rs1_data_o_0_s144.INIT=4'h8;
  LUT4 timer_dmem_wdata_11_s (
    .F(timer_dmem_wdata[11]),
    .I0(timer_dmem_wdata_11_4),
    .I1(timer_dmem_wdata_11_5),
    .I2(n92_1),
    .I3(timer_dmem_wdata_11_6) 
);
defparam timer_dmem_wdata_11_s.INIT=16'h1000;
  LUT4 timer_dmem_wdata_12_s (
    .F(timer_dmem_wdata[12]),
    .I0(timer_dmem_wdata_11_4),
    .I1(timer_dmem_wdata_11_5),
    .I2(n91_1),
    .I3(timer_dmem_wdata_11_6) 
);
defparam timer_dmem_wdata_12_s.INIT=16'h1000;
  LUT4 timer_dmem_wdata_13_s (
    .F(timer_dmem_wdata[13]),
    .I0(timer_dmem_wdata_11_4),
    .I1(timer_dmem_wdata_11_5),
    .I2(n90_1),
    .I3(timer_dmem_wdata_11_6) 
);
defparam timer_dmem_wdata_13_s.INIT=16'h1000;
  LUT4 timer_dmem_wdata_14_s (
    .F(timer_dmem_wdata[14]),
    .I0(timer_dmem_wdata_11_4),
    .I1(timer_dmem_wdata_11_5),
    .I2(n89_1),
    .I3(timer_dmem_wdata_11_6) 
);
defparam timer_dmem_wdata_14_s.INIT=16'h1000;
  LUT4 timer_dmem_wdata_31_s (
    .F(timer_dmem_wdata[31]),
    .I0(timer_dmem_wdata_11_4),
    .I1(timer_dmem_wdata_11_5),
    .I2(n72_2),
    .I3(timer_dmem_wdata_11_6) 
);
defparam timer_dmem_wdata_31_s.INIT=16'h1000;
  LUT2 wr_req_vd_s1 (
    .F(wr_req_vd_4),
    .I0(csr_mepc_next_31_14),
    .I1(csr_mepc_next_31_15) 
);
defparam wr_req_vd_s1.INIT=4'h4;
  LUT4 wr_req_vd_s3 (
    .F(wr_req_vd_6),
    .I0(exu2mprf_rd_addr[0]),
    .I1(exu2mprf_rd_addr[1]),
    .I2(wr_req_vd_7),
    .I3(wr_req_vd_8) 
);
defparam wr_req_vd_s3.INIT=16'hEF00;
  LUT4 mprf2exu_rs1_data_o_0_s145 (
    .F(mprf2exu_rs1_data_o_0_218),
    .I0(mprf2exu_rs1_data_o_0_219),
    .I1(\idu2exu_cmd.imm_13_8 ),
    .I2(\idu2exu_cmd.imm_16_5 ),
    .I3(csr_mepc_next_31_15) 
);
defparam mprf2exu_rs1_data_o_0_s145.INIT=16'h1000;
  LUT3 timer_dmem_wdata_0_s0 (
    .F(timer_dmem_wdata_0_4),
    .I0(timer_dmem_wdata_11_4),
    .I1(timer_dmem_wdata_11_5),
    .I2(timer_dmem_wdata_11_6) 
);
defparam timer_dmem_wdata_0_s0.INIT=8'h10;
  LUT4 timer_dmem_wdata_7_s0 (
    .F(timer_dmem_wdata_7_4),
    .I0(timer_dmem_wdata_7_5),
    .I1(timer_dmem_wdata_7_6),
    .I2(n96_1),
    .I3(csr_mepc_next_31_15) 
);
defparam timer_dmem_wdata_7_s0.INIT=16'h1000;
  LUT4 timer_dmem_wdata_11_s0 (
    .F(timer_dmem_wdata_11_4),
    .I0(n1258_4),
    .I1(timer_dmem_wdata_11_7),
    .I2(timer_dmem_wdata_11_8),
    .I3(n1258_5) 
);
defparam timer_dmem_wdata_11_s0.INIT=16'h0D00;
  LUT4 timer_dmem_wdata_11_s1 (
    .F(timer_dmem_wdata_11_5),
    .I0(timer_dmem_wdata_11_9),
    .I1(timer_dmem_wdata_11_10),
    .I2(timer_dmem_wdata_11_11),
    .I3(n47_10) 
);
defparam timer_dmem_wdata_11_s1.INIT=16'h00EF;
  LUT3 timer_dmem_wdata_11_s2 (
    .F(timer_dmem_wdata_11_6),
    .I0(timer_dmem_wdata_7_5),
    .I1(timer_dmem_wdata_7_6),
    .I2(csr_mepc_next_31_15) 
);
defparam timer_dmem_wdata_11_s2.INIT=8'h10;
  LUT4 wr_req_vd_s4 (
    .F(wr_req_vd_7),
    .I0(exu2csr_rw_addr_9_3),
    .I1(exu2mprf_rd_addr_3_22),
    .I2(exu2mprf_rd_addr_3_7),
    .I3(exu2mprf_rd_addr_3_20) 
);
defparam wr_req_vd_s4.INIT=16'h00F4;
  LUT3 wr_req_vd_s5 (
    .F(wr_req_vd_8),
    .I0(\idu2exu_cmd.imm_16_5 ),
    .I1(csr_mtval_next_31_16),
    .I2(csr_mcause_ec_next_0_13) 
);
defparam wr_req_vd_s5.INIT=8'h80;
  LUT4 mprf2exu_rs1_data_o_0_s146 (
    .F(mprf2exu_rs1_data_o_0_219),
    .I0(exu2mprf_rs1_addr_3_5),
    .I1(csr_w_data_0_10),
    .I2(csr_w_data_2_10),
    .I3(csr_w_data_1_10) 
);
defparam mprf2exu_rs1_data_o_0_s146.INIT=16'h4000;
  LUT4 timer_dmem_wdata_7_s1 (
    .F(timer_dmem_wdata_7_5),
    .I0(timer_dmem_wdata_7_15),
    .I1(n1258_12),
    .I2(timer_dmem_wdata_7_8),
    .I3(exu2mprf_rs2_addr_3_6) 
);
defparam timer_dmem_wdata_7_s1.INIT=16'h0E00;
  LUT3 timer_dmem_wdata_7_s2 (
    .F(timer_dmem_wdata_7_6),
    .I0(ialu_main_op2_31_10),
    .I1(exu2mprf_rd_addr_3_28),
    .I2(timer_dmem_wdata_7_9) 
);
defparam timer_dmem_wdata_7_s2.INIT=8'hB0;
  LUT4 timer_dmem_wdata_11_s3 (
    .F(timer_dmem_wdata_11_7),
    .I0(\idu2exu_cmd.imm_31_21 ),
    .I1(timer_dmem_wdata_11_12),
    .I2(timer_dmem_wdata_11_28),
    .I3(exu2csr_rw_addr_11_4) 
);
defparam timer_dmem_wdata_11_s3.INIT=16'hBBB0;
  LUT4 timer_dmem_wdata_11_s4 (
    .F(timer_dmem_wdata_11_8),
    .I0(timer_dmem_wdata_11_14),
    .I1(timer_dmem_wdata_11_15),
    .I2(n769_19),
    .I3(exu2mprf_rd_addr_3_12) 
);
defparam timer_dmem_wdata_11_s4.INIT=16'h00F1;
  LUT4 timer_dmem_wdata_11_s5 (
    .F(timer_dmem_wdata_11_9),
    .I0(exu2csr_rw_addr_10_9),
    .I1(exu2csr_rw_addr_5_4),
    .I2(timer_dmem_wdata_11_16),
    .I3(timer_dmem_wdata_11_17) 
);
defparam timer_dmem_wdata_11_s5.INIT=16'h0B00;
  LUT4 timer_dmem_wdata_11_s6 (
    .F(timer_dmem_wdata_11_10),
    .I0(timer_dmem_wdata_11_18),
    .I1(ifu2idu_instr_o_13_8),
    .I2(exu2csr_rw_addr_0_9),
    .I3(timer_dmem_wdata_11_19) 
);
defparam timer_dmem_wdata_11_s6.INIT=16'h0D00;
  LUT4 timer_dmem_wdata_11_s7 (
    .F(timer_dmem_wdata_11_11),
    .I0(\idu2exu_cmd.lsu_cmd_0_6 ),
    .I1(n78_13),
    .I2(timer_dmem_wdata_11_20),
    .I3(timer_dmem_wdata_11_21) 
);
defparam timer_dmem_wdata_11_s7.INIT=16'h000B;
  LUT4 timer_dmem_wdata_7_s4 (
    .F(timer_dmem_wdata_7_8),
    .I0(\idu2exu_cmd.imm_22_4 ),
    .I1(timer_dmem_wdata_7_12),
    .I2(timer_dmem_wdata_7_13),
    .I3(\idu2exu_cmd.imm_31_7 ) 
);
defparam timer_dmem_wdata_7_s4.INIT=16'h77F0;
  LUT4 timer_dmem_wdata_7_s5 (
    .F(timer_dmem_wdata_7_9),
    .I0(n1258_12),
    .I1(exu2mprf_rs2_addr_0_8),
    .I2(n47_10),
    .I3(n1258_7) 
);
defparam timer_dmem_wdata_7_s5.INIT=16'hBBB0;
  LUT4 timer_dmem_wdata_11_s8 (
    .F(timer_dmem_wdata_11_12),
    .I0(q_data_head_3),
    .I1(timer_dmem_wdata_11_26),
    .I2(exu2csr_rw_addr_0_14),
    .I3(ifu2idu_instr_o_13_8) 
);
defparam timer_dmem_wdata_11_s8.INIT=16'h0FBB;
  LUT4 timer_dmem_wdata_11_s10 (
    .F(timer_dmem_wdata_11_14),
    .I0(ifu2idu_instr_o_14_6),
    .I1(funct3_2_5),
    .I2(\idu2exu_cmd.lsu_cmd_0_6 ),
    .I3(funct3[0]) 
);
defparam timer_dmem_wdata_11_s10.INIT=16'h0100;
  LUT4 timer_dmem_wdata_11_s11 (
    .F(timer_dmem_wdata_11_15),
    .I0(timer_dmem_wdata_11_23),
    .I1(q_data_head_12),
    .I2(ifu2idu_instr_o_13_8),
    .I3(exu2mprf_rs2_addr_0_8) 
);
defparam timer_dmem_wdata_11_s11.INIT=16'hF400;
  LUT2 timer_dmem_wdata_11_s12 (
    .F(timer_dmem_wdata_11_16),
    .I0(timer_dmem_wdata_11_24),
    .I1(n1258_19) 
);
defparam timer_dmem_wdata_11_s12.INIT=4'h1;
  LUT4 timer_dmem_wdata_11_s13 (
    .F(timer_dmem_wdata_11_17),
    .I0(csr_mcause_ec_next_3_17),
    .I1(csr_mcause_ec_next_3_24),
    .I2(\idu2exu_cmd.imm_23_6 ),
    .I3(instr_hi_rvi_lo_ff_11) 
);
defparam timer_dmem_wdata_11_s13.INIT=16'h3A33;
  LUT4 timer_dmem_wdata_11_s14 (
    .F(timer_dmem_wdata_11_18),
    .I0(q_data_head_4),
    .I1(q_data_head_3),
    .I2(q_data_head_2),
    .I3(ialu_main_op2_31_12) 
);
defparam timer_dmem_wdata_11_s14.INIT=16'h4000;
  LUT4 timer_dmem_wdata_11_s15 (
    .F(timer_dmem_wdata_11_19),
    .I0(exu2csr_rw_addr_6_4),
    .I1(exu2csr_rw_addr_5_4),
    .I2(timer_dmem_wdata_7_11),
    .I3(\idu2exu_cmd.imm_19_6 ) 
);
defparam timer_dmem_wdata_11_s15.INIT=16'h00F4;
  LUT3 timer_dmem_wdata_11_s16 (
    .F(timer_dmem_wdata_11_20),
    .I0(funct3_2_4),
    .I1(exu2csr_rw_addr_11_9),
    .I2(funct3[1]) 
);
defparam timer_dmem_wdata_11_s16.INIT=8'h10;
  LUT4 timer_dmem_wdata_11_s17 (
    .F(timer_dmem_wdata_11_21),
    .I0(funct3[1]),
    .I1(funct3[0]),
    .I2(ifu2idu_instr_o_14_6),
    .I3(dmem_cmd_store_7) 
);
defparam timer_dmem_wdata_11_s17.INIT=16'h00F8;
  LUT4 timer_dmem_wdata_7_s7 (
    .F(timer_dmem_wdata_7_11),
    .I0(exu2csr_rw_addr_11_12),
    .I1(tcm_imem_rdata_19),
    .I2(exu2csr_rw_addr_2_5),
    .I3(exu2csr_rw_addr_7_18) 
);
defparam timer_dmem_wdata_7_s7.INIT=16'h7C55;
  LUT3 timer_dmem_wdata_7_s8 (
    .F(timer_dmem_wdata_7_12),
    .I0(exu2csr_rw_addr_3_6),
    .I1(tcm_imem_rdata_5),
    .I2(\idu2exu_cmd.imm_20_4 ) 
);
defparam timer_dmem_wdata_7_s8.INIT=8'hB0;
  LUT4 timer_dmem_wdata_7_s9 (
    .F(timer_dmem_wdata_7_13),
    .I0(q_data_next[5]),
    .I1(q_data_next[6]),
    .I2(q_data_next[4]),
    .I3(n47_11) 
);
defparam timer_dmem_wdata_7_s9.INIT=16'hFE00;
  LUT2 timer_dmem_wdata_11_s19 (
    .F(timer_dmem_wdata_11_23),
    .I0(q_data_head_10),
    .I1(q_data_head_11) 
);
defparam timer_dmem_wdata_11_s19.INIT=4'h4;
  LUT4 timer_dmem_wdata_11_s20 (
    .F(timer_dmem_wdata_11_24),
    .I0(q_data_head_6),
    .I1(ifu2idu_instr_o_13_8),
    .I2(q_data_head_4),
    .I3(exu2csr_rw_addr_11_12) 
);
defparam timer_dmem_wdata_11_s20.INIT=16'h1000;
  LUT4 timer_dmem_wdata_7_s10 (
    .F(timer_dmem_wdata_7_15),
    .I0(q_data_head_5),
    .I1(funct3[0]),
    .I2(q_data_head_4),
    .I3(timer_dmem_wdata_7_11) 
);
defparam timer_dmem_wdata_7_s10.INIT=16'h000D;
  LUT4 timer_dmem_wdata_11_s21 (
    .F(timer_dmem_wdata_11_26),
    .I0(q_data_head_6),
    .I1(q_data_head_5),
    .I2(\idu2exu_cmd.imm_19_15 ),
    .I3(q_data_head_2) 
);
defparam timer_dmem_wdata_11_s21.INIT=16'hF011;
  LUT3 timer_dmem_wdata_7_s11 (
    .F(timer_dmem_wdata[7]),
    .I0(timer_dmem_wdata_11_4),
    .I1(timer_dmem_wdata_11_5),
    .I2(timer_dmem_wdata_7_4) 
);
defparam timer_dmem_wdata_7_s11.INIT=8'h10;
  LUT4 mprf2exu_rs1_data_o_0_s147 (
    .F(mprf2exu_rs1_data_o_0_221),
    .I0(mprf2exu_rs1_data_o_0_161),
    .I1(n10_1),
    .I2(mprf2exu_rs1_data_o_0_218),
    .I3(ialu_main_op2[0]) 
);
defparam mprf2exu_rs1_data_o_0_s147.INIT=16'hC0AA;
  LUT4 mprf2exu_rs1_data_o_0_s148 (
    .F(mprf2exu_rs1_data_o_0_223),
    .I0(ialu_main_op2[0]),
    .I1(n14_1),
    .I2(mprf2exu_rs1_data_o_0_218),
    .I3(mprf2exu_rs1_data_o_0_169) 
);
defparam mprf2exu_rs1_data_o_0_s148.INIT=16'hD580;
  LUT4 mprf2exu_rs1_data_o_0_s149 (
    .F(mprf2exu_rs1_data_o_0_225),
    .I0(ialu_main_op2[0]),
    .I1(n18_1),
    .I2(mprf2exu_rs1_data_o_0_218),
    .I3(mprf2exu_rs1_data_o_0_177) 
);
defparam mprf2exu_rs1_data_o_0_s149.INIT=16'hD580;
  LUT4 mprf2exu_rs1_data_o_0_s150 (
    .F(mprf2exu_rs1_data_o_0_227),
    .I0(ialu_main_op2[0]),
    .I1(mprf2exu_rs1_data_o_0_199),
    .I2(n31_1),
    .I3(mprf2exu_rs1_data_o_0_218) 
);
defparam mprf2exu_rs1_data_o_0_s150.INIT=16'hD888;
  LUT4 mprf2exu_rs1_data_o_0_s151 (
    .F(mprf2exu_rs1_data_o_0_229),
    .I0(ialu_main_op2[0]),
    .I1(n22_1),
    .I2(mprf2exu_rs1_data_o_0_218),
    .I3(mprf2exu_rs1_data_o_0_185) 
);
defparam mprf2exu_rs1_data_o_0_s151.INIT=16'hD580;
  LUT4 mprf2exu_rs1_data_o_0_s152 (
    .F(mprf2exu_rs1_data_o_0_231),
    .I0(ialu_main_op2[0]),
    .I1(n26_1),
    .I2(mprf2exu_rs1_data_o_0_218),
    .I3(mprf2exu_rs1_data_o_0_193) 
);
defparam mprf2exu_rs1_data_o_0_s152.INIT=16'hD580;
  LUT4 mprf2exu_rs1_data_o_0_s153 (
    .F(mprf2exu_rs1_data_o_0_233),
    .I0(ialu_main_op2[0]),
    .I1(n34_1),
    .I2(mprf2exu_rs1_data_o_0_218),
    .I3(mprf2exu_rs1_data_o_0_209) 
);
defparam mprf2exu_rs1_data_o_0_s153.INIT=16'h2A7F;
  LUT4 timer_dmem_wdata_11_s22 (
    .F(timer_dmem_wdata_11_28),
    .I0(ifu2idu_instr_o_14_7),
    .I1(ifu2idu_instr_o_14_8),
    .I2(timer_dmem_wdata_11_12),
    .I3(\idu2exu_cmd.imm_19_4 ) 
);
defparam timer_dmem_wdata_11_s22.INIT=16'h00EF;
  LUT4 timer_dmem_wdata_30_s0 (
    .F(timer_dmem_wdata[30]),
    .I0(n73_1),
    .I1(timer_dmem_wdata_11_4),
    .I2(timer_dmem_wdata_11_5),
    .I3(timer_dmem_wdata_11_6) 
);
defparam timer_dmem_wdata_30_s0.INIT=16'h0200;
  LUT4 timer_dmem_wdata_29_s0 (
    .F(timer_dmem_wdata[29]),
    .I0(n74_1),
    .I1(timer_dmem_wdata_11_4),
    .I2(timer_dmem_wdata_11_5),
    .I3(timer_dmem_wdata_11_6) 
);
defparam timer_dmem_wdata_29_s0.INIT=16'h0200;
  LUT4 timer_dmem_wdata_28_s0 (
    .F(timer_dmem_wdata[28]),
    .I0(n75_1),
    .I1(timer_dmem_wdata_11_4),
    .I2(timer_dmem_wdata_11_5),
    .I3(timer_dmem_wdata_11_6) 
);
defparam timer_dmem_wdata_28_s0.INIT=16'h0200;
  LUT4 timer_dmem_wdata_27_s0 (
    .F(timer_dmem_wdata[27]),
    .I0(n76_1),
    .I1(timer_dmem_wdata_11_4),
    .I2(timer_dmem_wdata_11_5),
    .I3(timer_dmem_wdata_11_6) 
);
defparam timer_dmem_wdata_27_s0.INIT=16'h0200;
  LUT4 timer_dmem_wdata_26_s0 (
    .F(timer_dmem_wdata[26]),
    .I0(n77_1),
    .I1(timer_dmem_wdata_11_4),
    .I2(timer_dmem_wdata_11_5),
    .I3(timer_dmem_wdata_11_6) 
);
defparam timer_dmem_wdata_26_s0.INIT=16'h0200;
  LUT4 timer_dmem_wdata_25_s0 (
    .F(timer_dmem_wdata[25]),
    .I0(n78_1),
    .I1(timer_dmem_wdata_11_4),
    .I2(timer_dmem_wdata_11_5),
    .I3(timer_dmem_wdata_11_6) 
);
defparam timer_dmem_wdata_25_s0.INIT=16'h0200;
  LUT4 timer_dmem_wdata_24_s0 (
    .F(timer_dmem_wdata[24]),
    .I0(n79_1),
    .I1(timer_dmem_wdata_11_4),
    .I2(timer_dmem_wdata_11_5),
    .I3(timer_dmem_wdata_11_6) 
);
defparam timer_dmem_wdata_24_s0.INIT=16'h0200;
  LUT4 timer_dmem_wdata_23_s0 (
    .F(timer_dmem_wdata[23]),
    .I0(n80_1),
    .I1(timer_dmem_wdata_11_4),
    .I2(timer_dmem_wdata_11_5),
    .I3(timer_dmem_wdata_11_6) 
);
defparam timer_dmem_wdata_23_s0.INIT=16'h0200;
  LUT4 timer_dmem_wdata_22_s0 (
    .F(timer_dmem_wdata[22]),
    .I0(n81_1),
    .I1(timer_dmem_wdata_11_4),
    .I2(timer_dmem_wdata_11_5),
    .I3(timer_dmem_wdata_11_6) 
);
defparam timer_dmem_wdata_22_s0.INIT=16'h0200;
  LUT4 timer_dmem_wdata_21_s0 (
    .F(timer_dmem_wdata[21]),
    .I0(n82_1),
    .I1(timer_dmem_wdata_11_4),
    .I2(timer_dmem_wdata_11_5),
    .I3(timer_dmem_wdata_11_6) 
);
defparam timer_dmem_wdata_21_s0.INIT=16'h0200;
  LUT4 timer_dmem_wdata_20_s0 (
    .F(timer_dmem_wdata[20]),
    .I0(n83_1),
    .I1(timer_dmem_wdata_11_4),
    .I2(timer_dmem_wdata_11_5),
    .I3(timer_dmem_wdata_11_6) 
);
defparam timer_dmem_wdata_20_s0.INIT=16'h0200;
  LUT4 timer_dmem_wdata_19_s0 (
    .F(timer_dmem_wdata[19]),
    .I0(n84_1),
    .I1(timer_dmem_wdata_11_4),
    .I2(timer_dmem_wdata_11_5),
    .I3(timer_dmem_wdata_11_6) 
);
defparam timer_dmem_wdata_19_s0.INIT=16'h0200;
  LUT4 timer_dmem_wdata_18_s0 (
    .F(timer_dmem_wdata[18]),
    .I0(n85_1),
    .I1(timer_dmem_wdata_11_4),
    .I2(timer_dmem_wdata_11_5),
    .I3(timer_dmem_wdata_11_6) 
);
defparam timer_dmem_wdata_18_s0.INIT=16'h0200;
  LUT4 timer_dmem_wdata_17_s0 (
    .F(timer_dmem_wdata[17]),
    .I0(n86_1),
    .I1(timer_dmem_wdata_11_4),
    .I2(timer_dmem_wdata_11_5),
    .I3(timer_dmem_wdata_11_6) 
);
defparam timer_dmem_wdata_17_s0.INIT=16'h0200;
  LUT4 timer_dmem_wdata_16_s0 (
    .F(timer_dmem_wdata[16]),
    .I0(n87_1),
    .I1(timer_dmem_wdata_11_4),
    .I2(timer_dmem_wdata_11_5),
    .I3(timer_dmem_wdata_11_6) 
);
defparam timer_dmem_wdata_16_s0.INIT=16'h0200;
  LUT4 timer_dmem_wdata_15_s0 (
    .F(timer_dmem_wdata[15]),
    .I0(n88_1),
    .I1(timer_dmem_wdata_11_4),
    .I2(timer_dmem_wdata_11_5),
    .I3(timer_dmem_wdata_11_6) 
);
defparam timer_dmem_wdata_15_s0.INIT=16'h0200;
  LUT4 timer_dmem_wdata_10_s0 (
    .F(timer_dmem_wdata[10]),
    .I0(n93_1),
    .I1(timer_dmem_wdata_11_4),
    .I2(timer_dmem_wdata_11_5),
    .I3(timer_dmem_wdata_11_6) 
);
defparam timer_dmem_wdata_10_s0.INIT=16'h0200;
  LUT4 timer_dmem_wdata_9_s0 (
    .F(timer_dmem_wdata[9]),
    .I0(n94_1),
    .I1(timer_dmem_wdata_11_4),
    .I2(timer_dmem_wdata_11_5),
    .I3(timer_dmem_wdata_11_6) 
);
defparam timer_dmem_wdata_9_s0.INIT=16'h0200;
  LUT4 timer_dmem_wdata_8_s0 (
    .F(timer_dmem_wdata[8]),
    .I0(n95_1),
    .I1(timer_dmem_wdata_11_4),
    .I2(timer_dmem_wdata_11_5),
    .I3(timer_dmem_wdata_11_6) 
);
defparam timer_dmem_wdata_8_s0.INIT=16'h0200;
  LUT4 timer_dmem_wdata_6_s0 (
    .F(timer_dmem_wdata[6]),
    .I0(n97_1),
    .I1(timer_dmem_wdata_11_4),
    .I2(timer_dmem_wdata_11_5),
    .I3(timer_dmem_wdata_11_6) 
);
defparam timer_dmem_wdata_6_s0.INIT=16'h0200;
  LUT4 timer_dmem_wdata_5_s0 (
    .F(timer_dmem_wdata[5]),
    .I0(n98_1),
    .I1(timer_dmem_wdata_11_4),
    .I2(timer_dmem_wdata_11_5),
    .I3(timer_dmem_wdata_11_6) 
);
defparam timer_dmem_wdata_5_s0.INIT=16'h0200;
  LUT4 timer_dmem_wdata_4_s0 (
    .F(timer_dmem_wdata[4]),
    .I0(n99_1),
    .I1(timer_dmem_wdata_11_4),
    .I2(timer_dmem_wdata_11_5),
    .I3(timer_dmem_wdata_11_6) 
);
defparam timer_dmem_wdata_4_s0.INIT=16'h0200;
  LUT4 timer_dmem_wdata_3_s0 (
    .F(timer_dmem_wdata[3]),
    .I0(n100_1),
    .I1(timer_dmem_wdata_11_4),
    .I2(timer_dmem_wdata_11_5),
    .I3(timer_dmem_wdata_11_6) 
);
defparam timer_dmem_wdata_3_s0.INIT=16'h0200;
  LUT4 timer_dmem_wdata_2_s0 (
    .F(timer_dmem_wdata[2]),
    .I0(n101_1),
    .I1(timer_dmem_wdata_11_4),
    .I2(timer_dmem_wdata_11_5),
    .I3(timer_dmem_wdata_11_6) 
);
defparam timer_dmem_wdata_2_s0.INIT=16'h0200;
  LUT4 timer_dmem_wdata_1_s0 (
    .F(timer_dmem_wdata[1]),
    .I0(n102_1),
    .I1(timer_dmem_wdata_11_4),
    .I2(timer_dmem_wdata_11_5),
    .I3(timer_dmem_wdata_11_6) 
);
defparam timer_dmem_wdata_1_s0.INIT=16'h0200;
  LUT4 timer_dmem_wdata_0_s1 (
    .F(timer_dmem_wdata[0]),
    .I0(n103_1),
    .I1(timer_dmem_wdata_11_4),
    .I2(timer_dmem_wdata_11_5),
    .I3(timer_dmem_wdata_11_6) 
);
defparam timer_dmem_wdata_0_s1.INIT=16'h0200;
  LUT4 wr_req_vd_s7 (
    .F(wr_req_vd_12),
    .I0(exu2mprf_rd_data_11_4),
    .I1(exu2mprf_rd_data_25_7),
    .I2(exu2mprf_rd_data_8_11),
    .I3(\idu2exu_cmd.imm_16_5 ) 
);
defparam wr_req_vd_s7.INIT=16'hEFEE;
  RAM16SDP4 mprf_int_mprf_int_0_0_s (
    .DO({n36_1,n37_1,n38_1,n39_1}),
    .DI(exu2mprf_rd_data[3:0]),
    .WAD(exu2mprf_rd_addr[3:0]),
    .RAD(exu2mprf_rs1_addr[3:0]),
    .WRE(wr_req_vd),
    .CLK(CLK_d) 
);
  RAM16SDP4 mprf_int_mprf_int_0_1_s (
    .DO({n32_1,n33_1,n34_1,n35_1}),
    .DI(exu2mprf_rd_data[7:4]),
    .WAD(exu2mprf_rd_addr[3:0]),
    .RAD(exu2mprf_rs1_addr[3:0]),
    .WRE(wr_req_vd),
    .CLK(CLK_d) 
);
  RAM16SDP4 mprf_int_mprf_int_0_2_s (
    .DO({n28_1,n29_1,n30_1,n31_1}),
    .DI(exu2mprf_rd_data[11:8]),
    .WAD(exu2mprf_rd_addr[3:0]),
    .RAD(exu2mprf_rs1_addr[3:0]),
    .WRE(wr_req_vd),
    .CLK(CLK_d) 
);
  RAM16SDP4 mprf_int_mprf_int_0_3_s (
    .DO({n24_1,n25_1,n26_1,n27_1}),
    .DI(exu2mprf_rd_data[15:12]),
    .WAD(exu2mprf_rd_addr[3:0]),
    .RAD(exu2mprf_rs1_addr[3:0]),
    .WRE(wr_req_vd),
    .CLK(CLK_d) 
);
  RAM16SDP4 mprf_int_mprf_int_0_4_s (
    .DO({n20_1,n21_1,n22_1,n23_1}),
    .DI(exu2mprf_rd_data[19:16]),
    .WAD(exu2mprf_rd_addr[3:0]),
    .RAD(exu2mprf_rs1_addr[3:0]),
    .WRE(wr_req_vd),
    .CLK(CLK_d) 
);
  RAM16SDP4 mprf_int_mprf_int_0_5_s (
    .DO({n16_1,n17_1,n18_1,n19_1}),
    .DI(exu2mprf_rd_data[23:20]),
    .WAD(exu2mprf_rd_addr[3:0]),
    .RAD(exu2mprf_rs1_addr[3:0]),
    .WRE(wr_req_vd),
    .CLK(CLK_d) 
);
  RAM16SDP4 mprf_int_mprf_int_0_6_s (
    .DO({n12_1,n13_1,n14_1,n15_1}),
    .DI(exu2mprf_rd_data[27:24]),
    .WAD(exu2mprf_rd_addr[3:0]),
    .RAD(exu2mprf_rs1_addr[3:0]),
    .WRE(wr_req_vd),
    .CLK(CLK_d) 
);
  RAM16SDP4 mprf_int_mprf_int_0_7_s (
    .DO({n8_2,n9_1,n10_1,n11_1}),
    .DI(exu2mprf_rd_data[31:28]),
    .WAD(exu2mprf_rd_addr[3:0]),
    .RAD(exu2mprf_rs1_addr[3:0]),
    .WRE(wr_req_vd),
    .CLK(CLK_d) 
);
  RAM16SDP4 mprf_int_mprf_int_0_0_s0 (
    .DO({n100_1,n101_1,n102_1,n103_1}),
    .DI(exu2mprf_rd_data[3:0]),
    .WAD(exu2mprf_rd_addr[3:0]),
    .RAD(exu2mprf_rs2_addr[3:0]),
    .WRE(wr_req_vd),
    .CLK(CLK_d) 
);
  RAM16SDP4 mprf_int_mprf_int_0_1_s0 (
    .DO({n96_1,n97_1,n98_1,n99_1}),
    .DI(exu2mprf_rd_data[7:4]),
    .WAD(exu2mprf_rd_addr[3:0]),
    .RAD(exu2mprf_rs2_addr[3:0]),
    .WRE(wr_req_vd),
    .CLK(CLK_d) 
);
  RAM16SDP4 mprf_int_mprf_int_0_2_s0 (
    .DO({n92_1,n93_1,n94_1,n95_1}),
    .DI(exu2mprf_rd_data[11:8]),
    .WAD(exu2mprf_rd_addr[3:0]),
    .RAD(exu2mprf_rs2_addr[3:0]),
    .WRE(wr_req_vd),
    .CLK(CLK_d) 
);
  RAM16SDP4 mprf_int_mprf_int_0_3_s0 (
    .DO({n88_1,n89_1,n90_1,n91_1}),
    .DI(exu2mprf_rd_data[15:12]),
    .WAD(exu2mprf_rd_addr[3:0]),
    .RAD(exu2mprf_rs2_addr[3:0]),
    .WRE(wr_req_vd),
    .CLK(CLK_d) 
);
  RAM16SDP4 mprf_int_mprf_int_0_4_s0 (
    .DO({n84_1,n85_1,n86_1,n87_1}),
    .DI(exu2mprf_rd_data[19:16]),
    .WAD(exu2mprf_rd_addr[3:0]),
    .RAD(exu2mprf_rs2_addr[3:0]),
    .WRE(wr_req_vd),
    .CLK(CLK_d) 
);
  RAM16SDP4 mprf_int_mprf_int_0_5_s0 (
    .DO({n80_1,n81_1,n82_1,n83_1}),
    .DI(exu2mprf_rd_data[23:20]),
    .WAD(exu2mprf_rd_addr[3:0]),
    .RAD(exu2mprf_rs2_addr[3:0]),
    .WRE(wr_req_vd),
    .CLK(CLK_d) 
);
  RAM16SDP4 mprf_int_mprf_int_0_6_s0 (
    .DO({n76_1,n77_1,n78_1,n79_1}),
    .DI(exu2mprf_rd_data[27:24]),
    .WAD(exu2mprf_rd_addr[3:0]),
    .RAD(exu2mprf_rs2_addr[3:0]),
    .WRE(wr_req_vd),
    .CLK(CLK_d) 
);
  RAM16SDP4 mprf_int_mprf_int_0_7_s0 (
    .DO({n72_2,n73_1,n74_1,n75_1}),
    .DI(exu2mprf_rd_data[31:28]),
    .WAD(exu2mprf_rd_addr[3:0]),
    .RAD(exu2mprf_rs2_addr[3:0]),
    .WRE(wr_req_vd),
    .CLK(CLK_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* scr1_pipe_mprf */
module scr1_pipe_csr (
  CLK_d,
  n168_6,
  \idu2exu_cmd.imm_16_3 ,
  \idu2exu_cmd.imm_14_8 ,
  exu2csr_rw_addr_9_3,
  \idu2exu_cmd.imm_17_3 ,
  exu2csr_rw_addr_1_5,
  exu2csr_rw_addr_7_5,
  n47_10,
  \idu2exu_cmd.imm_15_4 ,
  n739_3,
  lsu_fsm_next_6,
  \idu2exu_cmd.imm_16_5 ,
  wr_req_vd_4,
  exu2csr_rw_addr_8_3,
  exu2csr_rw_addr_1_7,
  exu2mprf_rs2_addr_0_7,
  ifu_fsm_curr,
  \idu2exu_cmd.imm_23_6 ,
  instr_hi_rvi_lo_ff_11,
  ifu2idu_instr_o_13_8,
  wfi_halted_ff,
  \idu2exu_cmd.imm_20_4 ,
  \idu2exu_cmd.imm_31_7 ,
  \idu2exu_cmd.imm_25_3 ,
  ifu2idu_instr_o_14_6,
  \idu2exu_cmd.lsu_cmd_0_6 ,
  exu2csr_rw_addr_8_5,
  lsu_cmd_upd_10,
  lsu_cmd_upd_9,
  exu2csr_rw_addr_11_3,
  exu2csr_rw_addr_10_4,
  exu2csr_rw_addr_6_3,
  exu2csr_rw_addr_4_4,
  exu2csr_rw_addr_5_3,
  exu2csr_rw_addr_8_4,
  exu2csr_rw_addr_6_4,
  exu2csr_rw_addr_0_25,
  exu2csr_rw_addr_6_15,
  exu2mprf_rd_addr_3_10,
  funct3_2_5,
  exu2csr_rw_addr_0_23,
  exu2csr_rw_addr_7_17,
  n1258_12,
  mprf2exu_rs1_data_o_0_219,
  exu2csr_rw_addr_3_6,
  new_pc_unaligned_ff,
  exu2csr_rw_addr_9_6,
  exu2csr_rw_addr_10_8,
  exu2csr_rw_addr_7_4,
  exu2csr_rw_addr_5_4,
  \idu2exu_cmd.imm_16_14 ,
  exu2csr_rw_addr_7_6,
  exu2csr_rw_addr_7_24,
  exu2csr_rw_addr_7_8,
  exu2csr_rw_addr_10_3,
  exu2csr_rw_addr_11_4,
  exu2csr_rw_addr_4_3,
  exu2csr_rw_addr_2_3,
  exu2csr_rw_addr_2_4,
  exu2csr_rw_addr_4_5,
  exu2csr_rw_addr_11_8,
  \idu2exu_cmd.imm_19_4 ,
  ahb_dmem_addr,
  funct3,
  exu2csr_rw_addr_0,
  exu2csr_rw_addr_1,
  exu2csr_rw_addr_2,
  exu2csr_rw_addr_3,
  exu2csr_rw_addr_5,
  exu2csr_rw_addr_6,
  exu2csr_rw_addr_7,
  exu2csr_rw_addr_8,
  exu2csr_rw_addr_9,
  lsu_cmd_ff,
  timer_val_16,
  timer_val_48,
  q_ocpd_h,
  tcm_imem_rdata_1,
  tcm_imem_rdata_5,
  tcm_imem_rdata_9,
  tcm_imem_rdata_10,
  tcm_imem_rdata_11,
  tcm_imem_rdata_13,
  tcm_imem_rdata_19,
  tcm_imem_rdata_20,
  tcm_imem_rdata_23,
  tcm_imem_rdata_31,
  q_data_next,
  q_data_head_0,
  q_data_head_1,
  q_data_head_4,
  q_data_head_8,
  q_data_head_11,
  curr_pc,
  csr_w_data_16_10,
  csr_w_data_9_10,
  csr_w_data_9_12,
  csr_w_data_3_10,
  csr_w_data_2_10,
  csr_w_data_1_10,
  csr_w_data_0_10,
  csr_mepc_next_31_14,
  csr_mepc_next_31_15,
  csr_mcause_ec_next_0_13,
  csr_w_data_2_11,
  csr_mepc_next_31_23,
  csr_mcause_ec_next_3_14,
  csr_mcause_ec_next_3_15,
  csr_mcause_ec_next_0_15,
  csr_mcause_ec_next_0_16,
  csr_mtval_next_31_16,
  csr_w_data_2_12,
  csr_w_data_1_14,
  csr_mcause_ec_next_3_17,
  csr_mcause_ec_next_3_21,
  csr_mcause_ec_next_0_18,
  csr_mcause_ec_next_3_22,
  csr_mcause_ec_next_3_24,
  csr_mcause_ec_next_3_27,
  csr_w_data_29_25,
  csr_mstatus_mie_next_15
)
;
input CLK_d;
input n168_6;
input \idu2exu_cmd.imm_16_3 ;
input \idu2exu_cmd.imm_14_8 ;
input exu2csr_rw_addr_9_3;
input \idu2exu_cmd.imm_17_3 ;
input exu2csr_rw_addr_1_5;
input exu2csr_rw_addr_7_5;
input n47_10;
input \idu2exu_cmd.imm_15_4 ;
input n739_3;
input lsu_fsm_next_6;
input \idu2exu_cmd.imm_16_5 ;
input wr_req_vd_4;
input exu2csr_rw_addr_8_3;
input exu2csr_rw_addr_1_7;
input exu2mprf_rs2_addr_0_7;
input ifu_fsm_curr;
input \idu2exu_cmd.imm_23_6 ;
input instr_hi_rvi_lo_ff_11;
input ifu2idu_instr_o_13_8;
input wfi_halted_ff;
input \idu2exu_cmd.imm_20_4 ;
input \idu2exu_cmd.imm_31_7 ;
input \idu2exu_cmd.imm_25_3 ;
input ifu2idu_instr_o_14_6;
input \idu2exu_cmd.lsu_cmd_0_6 ;
input exu2csr_rw_addr_8_5;
input lsu_cmd_upd_10;
input lsu_cmd_upd_9;
input exu2csr_rw_addr_11_3;
input exu2csr_rw_addr_10_4;
input exu2csr_rw_addr_6_3;
input exu2csr_rw_addr_4_4;
input exu2csr_rw_addr_5_3;
input exu2csr_rw_addr_8_4;
input exu2csr_rw_addr_6_4;
input exu2csr_rw_addr_0_25;
input exu2csr_rw_addr_6_15;
input exu2mprf_rd_addr_3_10;
input funct3_2_5;
input exu2csr_rw_addr_0_23;
input exu2csr_rw_addr_7_17;
input n1258_12;
input mprf2exu_rs1_data_o_0_219;
input exu2csr_rw_addr_3_6;
input new_pc_unaligned_ff;
input exu2csr_rw_addr_9_6;
input exu2csr_rw_addr_10_8;
input exu2csr_rw_addr_7_4;
input exu2csr_rw_addr_5_4;
input \idu2exu_cmd.imm_16_14 ;
input exu2csr_rw_addr_7_6;
input exu2csr_rw_addr_7_24;
input exu2csr_rw_addr_7_8;
input exu2csr_rw_addr_10_3;
input exu2csr_rw_addr_11_4;
input exu2csr_rw_addr_4_3;
input exu2csr_rw_addr_2_3;
input exu2csr_rw_addr_2_4;
input exu2csr_rw_addr_4_5;
input exu2csr_rw_addr_11_8;
input \idu2exu_cmd.imm_19_4 ;
input [16:16] ahb_dmem_addr;
input [2:0] funct3;
input exu2csr_rw_addr_0;
input exu2csr_rw_addr_1;
input exu2csr_rw_addr_2;
input exu2csr_rw_addr_3;
input exu2csr_rw_addr_5;
input exu2csr_rw_addr_6;
input exu2csr_rw_addr_7;
input exu2csr_rw_addr_8;
input exu2csr_rw_addr_9;
input [3:0] lsu_cmd_ff;
input timer_val_16;
input timer_val_48;
input [2:0] q_ocpd_h;
input tcm_imem_rdata_1;
input tcm_imem_rdata_5;
input tcm_imem_rdata_9;
input tcm_imem_rdata_10;
input tcm_imem_rdata_11;
input tcm_imem_rdata_13;
input tcm_imem_rdata_19;
input tcm_imem_rdata_20;
input tcm_imem_rdata_23;
input tcm_imem_rdata_31;
input [11:0] q_data_next;
input q_data_head_0;
input q_data_head_1;
input q_data_head_4;
input q_data_head_8;
input q_data_head_11;
input [16:16] curr_pc;
output csr_w_data_16_10;
output csr_w_data_9_10;
output csr_w_data_9_12;
output csr_w_data_3_10;
output csr_w_data_2_10;
output csr_w_data_1_10;
output csr_w_data_0_10;
output csr_mepc_next_31_14;
output csr_mepc_next_31_15;
output csr_mcause_ec_next_0_13;
output csr_w_data_2_11;
output csr_mepc_next_31_23;
output csr_mcause_ec_next_3_14;
output csr_mcause_ec_next_3_15;
output csr_mcause_ec_next_0_15;
output csr_mcause_ec_next_0_16;
output csr_mtval_next_31_16;
output csr_w_data_2_12;
output csr_w_data_1_14;
output csr_mcause_ec_next_3_17;
output csr_mcause_ec_next_3_21;
output csr_mcause_ec_next_0_18;
output csr_mcause_ec_next_3_22;
output csr_mcause_ec_next_3_24;
output csr_mcause_ec_next_3_27;
output csr_w_data_29_25;
output csr_mstatus_mie_next_15;
wire csr_mtval_next_16_13;
wire csr_mcause_ec_next_2_12;
wire csr_mtval_next_31_15;
wire csr_w_data_29_14;
wire csr_w_data_29_15;
wire csr_w_data_16_12;
wire csr_w_data_16_13;
wire csr_w_data_16_14;
wire csr_w_data_3_12;
wire csr_w_data_1_11;
wire csr_w_data_1_12;
wire csr_w_data_1_13;
wire csr_mepc_next_31_19;
wire csr_mepc_next_31_22;
wire csr_mepc_next_31_24;
wire csr_mcause_ec_next_3_16;
wire csr_mcause_ec_next_2_13;
wire csr_w_data_29_16;
wire csr_w_data_29_17;
wire csr_w_data_29_18;
wire csr_w_data_16_15;
wire csr_w_data_16_17;
wire csr_w_data_16_18;
wire csr_w_data_2_13;
wire csr_w_data_1_15;
wire csr_w_data_1_16;
wire csr_w_data_1_17;
wire csr_mepc_next_31_28;
wire csr_mcause_ec_next_3_18;
wire csr_mcause_ec_next_3_19;
wire csr_mcause_ec_next_3_20;
wire csr_mcause_ec_next_0_19;
wire csr_w_data_29_20;
wire csr_w_data_29_21;
wire csr_w_data_16_20;
wire csr_w_data_16_21;
wire csr_mcause_ec_next_3_23;
wire csr_mcause_ec_next_3_26;
wire csr_w_data_29_22;
wire csr_w_data_16_22;
wire csr_w_data_16_23;
wire csr_mcause_ec_next_3_29;
wire csr_mcause_ec_next_3_31;
wire csr_mcause_ec_next_2_16;
wire csr_w_data_16_25;
wire csr_mepc_next_31_35;
wire csr_w_data_29_27;
wire csr_w_data_4_13;
wire csr_w_data_16_27;
wire csr_mepc_next_16_15;
wire csr_mcause_ec_next_3_35;
wire csr_w_data_29_29;
wire csr_mepc_next_31_41;
wire csr_mepc_next_31_43;
wire csr_mcause_ec_next_0_21;
wire csr_mepc_next_31_45;
wire [16:16] csr_mepc_ff;
wire [3:3] csr_mcause_ec_ff;
wire [16:16] csr_mtval_ff;
wire VCC;
wire GND;
  LUT4 csr_mtval_next_16_s8 (
    .F(csr_mtval_next_16_13),
    .I0(\idu2exu_cmd.imm_16_3 ),
    .I1(csr_mtval_next_31_15),
    .I2(ahb_dmem_addr[16]),
    .I3(csr_mcause_ec_next_2_12) 
);
defparam csr_mtval_next_16_s8.INIT=16'hF444;
  LUT4 csr_w_data_16_s5 (
    .F(csr_w_data_16_10),
    .I0(csr_w_data_16_12),
    .I1(csr_w_data_16_13),
    .I2(csr_w_data_16_14),
    .I3(csr_w_data_29_29) 
);
defparam csr_w_data_16_s5.INIT=16'h001F;
  LUT2 csr_w_data_9_s5 (
    .F(csr_w_data_9_10),
    .I0(funct3[0]),
    .I1(\idu2exu_cmd.imm_14_8 ) 
);
defparam csr_w_data_9_s5.INIT=4'h8;
  LUT2 csr_w_data_9_s7 (
    .F(csr_w_data_9_12),
    .I0(funct3[1]),
    .I1(\idu2exu_cmd.imm_14_8 ) 
);
defparam csr_w_data_9_s7.INIT=4'h8;
  LUT4 csr_w_data_3_s5 (
    .F(csr_w_data_3_10),
    .I0(csr_w_data_29_14),
    .I1(csr_w_data_3_12),
    .I2(exu2csr_rw_addr_0),
    .I3(csr_w_data_29_15) 
);
defparam csr_w_data_3_s5.INIT=16'h0D00;
  LUT3 csr_w_data_2_s5 (
    .F(csr_w_data_2_10),
    .I0(exu2csr_rw_addr_9_3),
    .I1(csr_w_data_2_11),
    .I2(\idu2exu_cmd.imm_17_3 ) 
);
defparam csr_w_data_2_s5.INIT=8'hD0;
  LUT4 csr_w_data_1_s5 (
    .F(csr_w_data_1_10),
    .I0(csr_w_data_1_11),
    .I1(csr_w_data_1_12),
    .I2(exu2csr_rw_addr_1_5),
    .I3(csr_w_data_1_13) 
);
defparam csr_w_data_1_s5.INIT=16'hF100;
  LUT4 csr_w_data_0_s5 (
    .F(csr_w_data_0_10),
    .I0(csr_w_data_2_11),
    .I1(exu2csr_rw_addr_7_5),
    .I2(n47_10),
    .I3(\idu2exu_cmd.imm_15_4 ) 
);
defparam csr_w_data_0_s5.INIT=16'hE0EE;
  LUT4 csr_mepc_next_31_s9 (
    .F(csr_mepc_next_31_14),
    .I0(exu2csr_rw_addr_3),
    .I1(csr_mepc_next_31_19),
    .I2(csr_mepc_next_31_43),
    .I3(csr_mepc_next_31_41) 
);
defparam csr_mepc_next_31_s9.INIT=16'h4F00;
  LUT4 csr_mepc_next_31_s10 (
    .F(csr_mepc_next_31_15),
    .I0(csr_mepc_next_31_22),
    .I1(csr_mepc_next_31_23),
    .I2(n739_3),
    .I3(csr_mepc_next_31_24) 
);
defparam csr_mepc_next_31_s10.INIT=16'hB200;
  LUT4 csr_mcause_ec_next_2_s8 (
    .F(csr_mcause_ec_next_2_12),
    .I0(lsu_fsm_next_6),
    .I1(lsu_cmd_ff[3]),
    .I2(csr_mcause_ec_next_2_13),
    .I3(csr_mcause_ec_next_2_16) 
);
defparam csr_mcause_ec_next_2_s8.INIT=16'hD700;
  LUT3 csr_mcause_ec_next_0_s9 (
    .F(csr_mcause_ec_next_0_13),
    .I0(csr_mcause_ec_next_0_15),
    .I1(csr_mcause_ec_next_0_16),
    .I2(csr_mcause_ec_next_3_16) 
);
defparam csr_mcause_ec_next_0_s9.INIT=8'h07;
  LUT4 csr_mtval_next_31_s9 (
    .F(csr_mtval_next_31_15),
    .I0(csr_mtval_next_31_16),
    .I1(csr_mcause_ec_next_0_13),
    .I2(\idu2exu_cmd.imm_16_5 ),
    .I3(wr_req_vd_4) 
);
defparam csr_mtval_next_31_s9.INIT=16'h8F00;
  LUT4 csr_w_data_29_s9 (
    .F(csr_w_data_29_14),
    .I0(csr_w_data_29_16),
    .I1(csr_w_data_29_17),
    .I2(csr_w_data_29_18),
    .I3(\idu2exu_cmd.imm_16_5 ) 
);
defparam csr_w_data_29_s9.INIT=16'h770F;
  LUT2 csr_w_data_29_s10 (
    .F(csr_w_data_29_15),
    .I0(exu2csr_rw_addr_1),
    .I1(csr_w_data_29_25) 
);
defparam csr_w_data_29_s10.INIT=4'h8;
  LUT4 csr_w_data_16_s7 (
    .F(csr_w_data_16_12),
    .I0(csr_mepc_ff[16]),
    .I1(csr_w_data_16_15),
    .I2(csr_w_data_16_27),
    .I3(csr_w_data_16_17) 
);
defparam csr_w_data_16_s7.INIT=16'h8F00;
  LUT4 csr_w_data_16_s8 (
    .F(csr_w_data_16_13),
    .I0(timer_val_16),
    .I1(timer_val_48),
    .I2(exu2csr_rw_addr_7),
    .I3(csr_w_data_16_18) 
);
defparam csr_w_data_16_s8.INIT=16'hCA00;
  LUT2 csr_w_data_16_s9 (
    .F(csr_w_data_16_14),
    .I0(csr_w_data_29_25),
    .I1(csr_w_data_16_25) 
);
defparam csr_w_data_16_s9.INIT=4'h8;
  LUT3 csr_w_data_3_s7 (
    .F(csr_w_data_3_12),
    .I0(csr_mcause_ec_ff[3]),
    .I1(csr_w_data_16_25),
    .I2(csr_w_data_16_17) 
);
defparam csr_w_data_3_s7.INIT=8'h80;
  LUT3 csr_w_data_2_s6 (
    .F(csr_w_data_2_11),
    .I0(csr_w_data_2_12),
    .I1(exu2csr_rw_addr_1_5),
    .I2(csr_w_data_2_13) 
);
defparam csr_w_data_2_s6.INIT=8'h7C;
  LUT4 csr_w_data_1_s6 (
    .F(csr_w_data_1_11),
    .I0(funct3[0]),
    .I1(csr_w_data_1_14),
    .I2(funct3[2]),
    .I3(csr_w_data_1_15) 
);
defparam csr_w_data_1_s6.INIT=16'hF200;
  LUT4 csr_w_data_1_s7 (
    .F(csr_w_data_1_12),
    .I0(exu2csr_rw_addr_8_3),
    .I1(exu2csr_rw_addr_1_7),
    .I2(funct3[0]),
    .I3(exu2mprf_rs2_addr_0_7) 
);
defparam csr_w_data_1_s7.INIT=16'hCCC5;
  LUT4 csr_w_data_1_s8 (
    .F(csr_w_data_1_13),
    .I0(funct3[1]),
    .I1(csr_w_data_1_16),
    .I2(csr_w_data_1_17),
    .I3(\idu2exu_cmd.imm_16_3 ) 
);
defparam csr_w_data_1_s8.INIT=16'h1F00;
  LUT4 csr_mepc_next_31_s14 (
    .F(csr_mepc_next_31_19),
    .I0(exu2csr_rw_addr_1),
    .I1(exu2csr_rw_addr_0),
    .I2(csr_w_data_29_14),
    .I3(exu2csr_rw_addr_2) 
);
defparam csr_mepc_next_31_s14.INIT=16'h010E;
  LUT4 csr_mepc_next_31_s17 (
    .F(csr_mepc_next_31_22),
    .I0(q_ocpd_h[2]),
    .I1(csr_mepc_next_31_35),
    .I2(ifu_fsm_curr),
    .I3(n739_3) 
);
defparam csr_mepc_next_31_s17.INIT=16'hBBF0;
  LUT3 csr_mepc_next_31_s18 (
    .F(csr_mepc_next_31_23),
    .I0(\idu2exu_cmd.imm_23_6 ),
    .I1(instr_hi_rvi_lo_ff_11),
    .I2(ifu2idu_instr_o_13_8) 
);
defparam csr_mepc_next_31_s18.INIT=8'h0B;
  LUT2 csr_mepc_next_31_s19 (
    .F(csr_mepc_next_31_24),
    .I0(wfi_halted_ff),
    .I1(GND) 
);
defparam csr_mepc_next_31_s19.INIT=4'h1;
  LUT4 csr_mcause_ec_next_3_s10 (
    .F(csr_mcause_ec_next_3_14),
    .I0(csr_mcause_ec_next_3_17),
    .I1(\idu2exu_cmd.imm_20_4 ),
    .I2(csr_mcause_ec_next_3_18),
    .I3(\idu2exu_cmd.imm_31_7 ) 
);
defparam csr_mcause_ec_next_3_s10.INIT=16'hBB0F;
  LUT4 csr_mcause_ec_next_3_s11 (
    .F(csr_mcause_ec_next_3_15),
    .I0(\idu2exu_cmd.imm_31_7 ),
    .I1(csr_mcause_ec_next_3_19),
    .I2(csr_mcause_ec_next_3_20),
    .I3(tcm_imem_rdata_5) 
);
defparam csr_mcause_ec_next_3_s11.INIT=16'h040E;
  LUT4 csr_mcause_ec_next_3_s12 (
    .F(csr_mcause_ec_next_3_16),
    .I0(csr_mcause_ec_next_3_21),
    .I1(exu2csr_rw_addr_1_7),
    .I2(\idu2exu_cmd.imm_14_8 ),
    .I3(\idu2exu_cmd.imm_25_3 ) 
);
defparam csr_mcause_ec_next_3_s12.INIT=16'h8000;
  LUT3 csr_mcause_ec_next_2_s9 (
    .F(csr_mcause_ec_next_2_13),
    .I0(lsu_cmd_ff[0]),
    .I1(lsu_cmd_ff[1]),
    .I2(lsu_cmd_ff[2]) 
);
defparam csr_mcause_ec_next_2_s9.INIT=8'h01;
  LUT4 csr_mcause_ec_next_0_s11 (
    .F(csr_mcause_ec_next_0_15),
    .I0(csr_mcause_ec_next_0_21),
    .I1(ifu2idu_instr_o_14_6),
    .I2(\idu2exu_cmd.lsu_cmd_0_6 ),
    .I3(funct3[2]) 
);
defparam csr_mcause_ec_next_0_s11.INIT=16'h0800;
  LUT4 csr_mcause_ec_next_0_s12 (
    .F(csr_mcause_ec_next_0_16),
    .I0(csr_mcause_ec_next_0_18),
    .I1(csr_mcause_ec_next_0_19),
    .I2(exu2csr_rw_addr_8_5),
    .I3(ifu2idu_instr_o_13_8) 
);
defparam csr_mcause_ec_next_0_s12.INIT=16'h050C;
  LUT3 csr_mtval_next_31_s10 (
    .F(csr_mtval_next_31_16),
    .I0(lsu_cmd_upd_10),
    .I1(lsu_cmd_upd_9),
    .I2(lsu_fsm_next_6) 
);
defparam csr_mtval_next_31_s10.INIT=8'h07;
  LUT3 csr_w_data_29_s11 (
    .F(csr_w_data_29_16),
    .I0(exu2csr_rw_addr_11_3),
    .I1(exu2csr_rw_addr_10_4),
    .I2(exu2csr_rw_addr_6_3) 
);
defparam csr_w_data_29_s11.INIT=8'h10;
  LUT4 csr_w_data_29_s12 (
    .F(csr_w_data_29_17),
    .I0(exu2csr_rw_addr_4_4),
    .I1(exu2csr_rw_addr_5_3),
    .I2(exu2csr_rw_addr_8_4),
    .I3(csr_w_data_29_20) 
);
defparam csr_w_data_29_s12.INIT=16'h4000;
  LUT3 csr_w_data_29_s13 (
    .F(csr_w_data_29_18),
    .I0(exu2csr_rw_addr_6_4),
    .I1(exu2csr_rw_addr_0_25),
    .I2(csr_w_data_29_21) 
);
defparam csr_w_data_29_s13.INIT=8'h80;
  LUT2 csr_w_data_16_s10 (
    .F(csr_w_data_16_15),
    .I0(exu2csr_rw_addr_1),
    .I1(exu2csr_rw_addr_0) 
);
defparam csr_w_data_16_s10.INIT=4'h4;
  LUT3 csr_w_data_16_s12 (
    .F(csr_w_data_16_17),
    .I0(exu2csr_rw_addr_8),
    .I1(exu2csr_rw_addr_6),
    .I2(csr_w_data_16_20) 
);
defparam csr_w_data_16_s12.INIT=8'h08;
  LUT4 csr_w_data_16_s13 (
    .F(csr_w_data_16_18),
    .I0(csr_w_data_16_21),
    .I1(exu2csr_rw_addr_9),
    .I2(exu2csr_rw_addr_8),
    .I3(csr_w_data_16_15) 
);
defparam csr_w_data_16_s13.INIT=16'h0100;
  LUT4 csr_w_data_2_s7 (
    .F(csr_w_data_2_12),
    .I0(\idu2exu_cmd.lsu_cmd_0_6 ),
    .I1(ifu2idu_instr_o_14_6),
    .I2(exu2csr_rw_addr_6_15),
    .I3(exu2mprf_rd_addr_3_10) 
);
defparam csr_w_data_2_s7.INIT=16'hDF00;
  LUT4 csr_w_data_2_s8 (
    .F(csr_w_data_2_13),
    .I0(funct3_2_5),
    .I1(funct3[0]),
    .I2(funct3[1]),
    .I3(exu2csr_rw_addr_0_23) 
);
defparam csr_w_data_2_s8.INIT=16'h5CCF;
  LUT3 csr_w_data_1_s9 (
    .F(csr_w_data_1_14),
    .I0(exu2csr_rw_addr_7_17),
    .I1(csr_mcause_ec_next_0_18),
    .I2(ifu2idu_instr_o_13_8) 
);
defparam csr_w_data_1_s9.INIT=8'hC5;
  LUT3 csr_w_data_1_s10 (
    .F(csr_w_data_1_15),
    .I0(exu2csr_rw_addr_8_3),
    .I1(exu2csr_rw_addr_0_23),
    .I2(funct3[1]) 
);
defparam csr_w_data_1_s10.INIT=8'h40;
  LUT4 csr_w_data_1_s11 (
    .F(csr_w_data_1_16),
    .I0(\idu2exu_cmd.lsu_cmd_0_6 ),
    .I1(ifu2idu_instr_o_14_6),
    .I2(funct3_2_5),
    .I3(exu2csr_rw_addr_8_3) 
);
defparam csr_w_data_1_s11.INIT=16'h00DF;
  LUT2 csr_w_data_1_s12 (
    .F(csr_w_data_1_17),
    .I0(funct3[0]),
    .I1(n1258_12) 
);
defparam csr_w_data_1_s12.INIT=4'h1;
  LUT4 csr_mepc_next_31_s23 (
    .F(csr_mepc_next_31_28),
    .I0(mprf2exu_rs1_data_o_0_219),
    .I1(csr_w_data_4_13),
    .I2(csr_w_data_9_10),
    .I3(csr_w_data_9_12) 
);
defparam csr_mepc_next_31_s23.INIT=16'h77F0;
  LUT3 csr_mcause_ec_next_3_s13 (
    .F(csr_mcause_ec_next_3_17),
    .I0(csr_mcause_ec_next_3_22),
    .I1(csr_mcause_ec_next_3_23),
    .I2(exu2csr_rw_addr_3_6) 
);
defparam csr_mcause_ec_next_3_s13.INIT=8'h07;
  LUT2 csr_mcause_ec_next_3_s14 (
    .F(csr_mcause_ec_next_3_18),
    .I0(q_data_next[4]),
    .I1(csr_mcause_ec_next_3_24) 
);
defparam csr_mcause_ec_next_3_s14.INIT=4'h4;
  LUT3 csr_mcause_ec_next_3_s15 (
    .F(csr_mcause_ec_next_3_19),
    .I0(q_data_next[5]),
    .I1(q_data_next[8]),
    .I2(q_data_next[7]) 
);
defparam csr_mcause_ec_next_3_s15.INIT=8'h01;
  LUT4 csr_mcause_ec_next_3_s16 (
    .F(csr_mcause_ec_next_3_20),
    .I0(csr_mcause_ec_next_3_31),
    .I1(csr_mcause_ec_next_3_26),
    .I2(\idu2exu_cmd.imm_23_6 ),
    .I3(instr_hi_rvi_lo_ff_11) 
);
defparam csr_mcause_ec_next_3_s16.INIT=16'h3533;
  LUT4 csr_mcause_ec_next_3_s17 (
    .F(csr_mcause_ec_next_3_21),
    .I0(q_data_head_8),
    .I1(\idu2exu_cmd.imm_15_4 ),
    .I2(exu2csr_rw_addr_7_17),
    .I3(csr_mcause_ec_next_3_27) 
);
defparam csr_mcause_ec_next_3_s17.INIT=16'h0010;
  LUT4 csr_mcause_ec_next_0_s14 (
    .F(csr_mcause_ec_next_0_18),
    .I0(tcm_imem_rdata_31),
    .I1(tcm_imem_rdata_23),
    .I2(csr_mcause_ec_next_3_23),
    .I3(new_pc_unaligned_ff) 
);
defparam csr_mcause_ec_next_0_s14.INIT=16'hEE0F;
  LUT2 csr_mcause_ec_next_0_s15 (
    .F(csr_mcause_ec_next_0_19),
    .I0(q_data_head_8),
    .I1(exu2csr_rw_addr_7_17) 
);
defparam csr_mcause_ec_next_0_s15.INIT=4'h4;
  LUT4 csr_w_data_29_s15 (
    .F(csr_w_data_29_20),
    .I0(exu2csr_rw_addr_9_6),
    .I1(exu2csr_rw_addr_10_8),
    .I2(csr_w_data_29_22),
    .I3(exu2csr_rw_addr_7_4) 
);
defparam csr_w_data_29_s15.INIT=16'h0D00;
  LUT4 csr_w_data_29_s16 (
    .F(csr_w_data_29_21),
    .I0(exu2csr_rw_addr_7_5),
    .I1(exu2csr_rw_addr_9_3),
    .I2(csr_w_data_29_27),
    .I3(exu2csr_rw_addr_5_4) 
);
defparam csr_w_data_29_s16.INIT=16'h8000;
  LUT3 csr_w_data_16_s15 (
    .F(csr_w_data_16_20),
    .I0(csr_w_data_16_22),
    .I1(csr_w_data_16_23),
    .I2(\idu2exu_cmd.imm_16_5 ) 
);
defparam csr_w_data_16_s15.INIT=8'h35;
  LUT4 csr_w_data_16_s16 (
    .F(csr_w_data_16_21),
    .I0(exu2csr_rw_addr_6_4),
    .I1(exu2csr_rw_addr_0_25),
    .I2(csr_w_data_29_16),
    .I3(\idu2exu_cmd.imm_16_5 ) 
);
defparam csr_w_data_16_s16.INIT=16'h0F77;
  LUT3 csr_mcause_ec_next_3_s18 (
    .F(csr_mcause_ec_next_3_22),
    .I0(tcm_imem_rdata_19),
    .I1(tcm_imem_rdata_20),
    .I2(tcm_imem_rdata_13) 
);
defparam csr_mcause_ec_next_3_s18.INIT=8'h01;
  LUT3 csr_mcause_ec_next_3_s19 (
    .F(csr_mcause_ec_next_3_23),
    .I0(tcm_imem_rdata_11),
    .I1(tcm_imem_rdata_9),
    .I2(tcm_imem_rdata_10) 
);
defparam csr_mcause_ec_next_3_s19.INIT=8'h01;
  LUT4 csr_mcause_ec_next_3_s20 (
    .F(csr_mcause_ec_next_3_24),
    .I0(q_data_next[9]),
    .I1(q_data_next[10]),
    .I2(q_data_next[11]),
    .I3(\idu2exu_cmd.imm_16_14 ) 
);
defparam csr_mcause_ec_next_3_s20.INIT=16'h0100;
  LUT4 csr_mcause_ec_next_3_s22 (
    .F(csr_mcause_ec_next_3_26),
    .I0(q_data_next[6]),
    .I1(q_data_next[10]),
    .I2(q_data_next[11]),
    .I3(\idu2exu_cmd.imm_16_14 ) 
);
defparam csr_mcause_ec_next_3_s22.INIT=16'h0100;
  LUT4 csr_mcause_ec_next_3_s23 (
    .F(csr_mcause_ec_next_3_27),
    .I0(tcm_imem_rdata_1),
    .I1(csr_mcause_ec_next_3_29),
    .I2(\idu2exu_cmd.imm_23_6 ),
    .I3(instr_hi_rvi_lo_ff_11) 
);
defparam csr_mcause_ec_next_3_s23.INIT=16'h3A33;
  LUT3 csr_w_data_29_s17 (
    .F(csr_w_data_29_22),
    .I0(exu2csr_rw_addr_7_6),
    .I1(exu2csr_rw_addr_7_24),
    .I2(exu2csr_rw_addr_7_8) 
);
defparam csr_w_data_29_s17.INIT=8'h70;
  LUT4 csr_w_data_16_s17 (
    .F(csr_w_data_16_22),
    .I0(exu2csr_rw_addr_7_5),
    .I1(exu2csr_rw_addr_9_3),
    .I2(exu2csr_rw_addr_10_3),
    .I3(exu2csr_rw_addr_11_4) 
);
defparam csr_w_data_16_s17.INIT=16'h0008;
  LUT3 csr_w_data_16_s18 (
    .F(csr_w_data_16_23),
    .I0(exu2csr_rw_addr_10_4),
    .I1(exu2csr_rw_addr_11_3),
    .I2(csr_w_data_29_20) 
);
defparam csr_w_data_16_s18.INIT=8'h80;
  LUT4 csr_mcause_ec_next_3_s25 (
    .F(csr_mcause_ec_next_3_29),
    .I0(q_data_next[0]),
    .I1(q_data_next[1]),
    .I2(q_data_next[2]),
    .I3(q_data_next[3]) 
);
defparam csr_mcause_ec_next_3_s25.INIT=16'h0001;
  LUT4 csr_mcause_ec_next_3_s26 (
    .F(csr_mcause_ec_next_3_31),
    .I0(csr_mcause_ec_next_3_22),
    .I1(tcm_imem_rdata_31),
    .I2(tcm_imem_rdata_11),
    .I3(tcm_imem_rdata_10) 
);
defparam csr_mcause_ec_next_3_s26.INIT=16'h0002;
  LUT4 csr_mcause_ec_next_2_s11 (
    .F(csr_mcause_ec_next_2_16),
    .I0(wr_req_vd_4),
    .I1(csr_mtval_next_31_16),
    .I2(\idu2exu_cmd.imm_16_5 ),
    .I3(csr_mcause_ec_next_0_13) 
);
defparam csr_mcause_ec_next_2_s11.INIT=16'h2000;
  LUT4 csr_w_data_16_s19 (
    .F(csr_w_data_16_25),
    .I0(exu2csr_rw_addr_5),
    .I1(exu2csr_rw_addr_4_3),
    .I2(exu2csr_rw_addr_4_4),
    .I3(\idu2exu_cmd.imm_16_5 ) 
);
defparam csr_w_data_16_s19.INIT=16'h5044;
  LUT4 csr_mepc_next_31_s27 (
    .F(csr_mepc_next_31_35),
    .I0(q_ocpd_h[1]),
    .I1(q_ocpd_h[0]),
    .I2(q_data_head_1),
    .I3(q_data_head_0) 
);
defparam csr_mepc_next_31_s27.INIT=16'h4000;
  LUT4 csr_w_data_29_s19 (
    .F(csr_w_data_29_25),
    .I0(exu2csr_rw_addr_3),
    .I1(exu2csr_rw_addr_2_3),
    .I2(exu2csr_rw_addr_2_4),
    .I3(\idu2exu_cmd.imm_16_5 ) 
);
defparam csr_w_data_29_s19.INIT=16'h0511;
  LUT4 csr_w_data_29_s20 (
    .F(csr_w_data_29_27),
    .I0(exu2csr_rw_addr_8_3),
    .I1(exu2csr_rw_addr_4_5),
    .I2(q_data_head_4),
    .I3(ifu2idu_instr_o_13_8) 
);
defparam csr_w_data_29_s20.INIT=16'h1150;
  LUT4 csr_w_data_4_s7 (
    .F(csr_w_data_4_13),
    .I0(q_data_head_11),
    .I1(exu2csr_rw_addr_11_8),
    .I2(ifu2idu_instr_o_13_8),
    .I3(\idu2exu_cmd.imm_19_4 ) 
);
defparam csr_w_data_4_s7.INIT=16'h3500;
  LUT3 csr_w_data_16_s20 (
    .F(csr_w_data_16_27),
    .I0(csr_mtval_ff[16]),
    .I1(exu2csr_rw_addr_1),
    .I2(exu2csr_rw_addr_0) 
);
defparam csr_w_data_16_s20.INIT=8'h7F;
  LUT2 csr_mstatus_mie_next_s8 (
    .F(csr_mstatus_mie_next_15),
    .I0(csr_mepc_next_31_14),
    .I1(csr_mepc_next_31_15) 
);
defparam csr_mstatus_mie_next_s8.INIT=4'h4;
  LUT2 csr_mepc_next_16_s9 (
    .F(csr_mepc_next_16_15),
    .I0(csr_mepc_next_31_45),
    .I1(curr_pc[16]) 
);
defparam csr_mepc_next_16_s9.INIT=4'h8;
  LUT4 csr_mcause_ec_next_3_s28 (
    .F(csr_mcause_ec_next_3_35),
    .I0(csr_mcause_ec_next_3_14),
    .I1(csr_mcause_ec_next_3_15),
    .I2(csr_mcause_ec_next_3_16),
    .I3(wr_req_vd_4) 
);
defparam csr_mcause_ec_next_3_s28.INIT=16'h4000;
  LUT4 csr_w_data_29_s21 (
    .F(csr_w_data_29_29),
    .I0(csr_w_data_29_14),
    .I1(exu2csr_rw_addr_0),
    .I2(exu2csr_rw_addr_1),
    .I3(csr_w_data_29_25) 
);
defparam csr_w_data_29_s21.INIT=16'h4000;
  LUT4 csr_mepc_next_31_s30 (
    .F(csr_mepc_next_31_41),
    .I0(csr_mepc_next_31_28),
    .I1(\idu2exu_cmd.imm_16_5 ),
    .I2(csr_mtval_next_31_16),
    .I3(csr_mcause_ec_next_0_13) 
);
defparam csr_mepc_next_31_s30.INIT=16'h4000;
  LUT4 csr_mepc_next_31_s31 (
    .F(csr_mepc_next_31_43),
    .I0(funct3[0]),
    .I1(\idu2exu_cmd.imm_14_8 ),
    .I2(csr_w_data_9_12),
    .I3(\idu2exu_cmd.imm_16_5 ) 
);
defparam csr_mepc_next_31_s31.INIT=16'hF800;
  LUT3 csr_mcause_ec_next_0_s16 (
    .F(csr_mcause_ec_next_0_21),
    .I0(n1258_12),
    .I1(funct3[0]),
    .I2(funct3[1]) 
);
defparam csr_mcause_ec_next_0_s16.INIT=8'h01;
  LUT4 csr_mepc_next_31_s32 (
    .F(csr_mepc_next_31_45),
    .I0(csr_mepc_next_31_15),
    .I1(csr_mepc_next_31_14),
    .I2(csr_mepc_next_31_14),
    .I3(csr_mepc_next_31_15) 
);
defparam csr_mepc_next_31_s32.INIT=16'h0700;
  DFFCE csr_mepc_ff_16_s1 (
    .Q(csr_mepc_ff[16]),
    .D(csr_mepc_next_16_15),
    .CLK(CLK_d),
    .CE(csr_mstatus_mie_next_15),
    .CLEAR(n168_6) 
);
defparam csr_mepc_ff_16_s1.INIT=1'b0;
  DFFCE csr_mcause_ec_ff_3_s1 (
    .Q(csr_mcause_ec_ff[3]),
    .D(csr_mcause_ec_next_3_35),
    .CLK(CLK_d),
    .CE(csr_mstatus_mie_next_15),
    .CLEAR(n168_6) 
);
defparam csr_mcause_ec_ff_3_s1.INIT=1'b0;
  DFFCE csr_mtval_ff_16_s1 (
    .Q(csr_mtval_ff[16]),
    .D(csr_mtval_next_16_13),
    .CLK(CLK_d),
    .CE(csr_mstatus_mie_next_15),
    .CLEAR(n168_6) 
);
defparam csr_mtval_ff_16_s1.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* scr1_pipe_csr */
module scr1_pipe_top (
  CLK_d,
  n27_3,
  port_sel_6,
  port_sel,
  req_fifo_full,
  tcm_imem_req_4,
  n27_7,
  port_sel_r,
  port_sel_4,
  port_sel_5,
  port_sel_15,
  reset_n_ff,
  n1258_12,
  n1258_18,
  n1258_17,
  req_fifo_full_3,
  fsm,
  n234_14,
  fsm_4,
  port_sel_0_8,
  port_sel_1_8,
  n1258_4,
  n1258_5,
  n1258_7,
  n1258_19,
  n1258_26,
  tcm_imem_rdata_1,
  tcm_imem_rdata_4,
  tcm_imem_rdata_5,
  tcm_imem_rdata_9,
  tcm_imem_rdata_10,
  tcm_imem_rdata_11,
  tcm_imem_rdata_13,
  tcm_imem_rdata_18,
  tcm_imem_rdata_19,
  tcm_imem_rdata_20,
  tcm_imem_rdata_22,
  tcm_imem_rdata_23,
  tcm_imem_rdata_24,
  tcm_imem_rdata_31,
  tcm_imem_resp,
  timer_dmem_rdata,
  port_sel_r_5,
  dmem_rdata_shift_reg,
  ahb_dmem_hrdata,
  dmem_rdata_local_1,
  dmem_rdata_local_4,
  dmem_rdata_local_5,
  dmem_rdata_local_9,
  dmem_rdata_local_10,
  dmem_rdata_local_11,
  dmem_rdata_local_13,
  dmem_rdata_local_18,
  dmem_rdata_local_19,
  dmem_rdata_local_20,
  dmem_rdata_local_22,
  dmem_rdata_local_23,
  dmem_rdata_local_24,
  dmem_rdata_local_31,
  \data_fifo.haddr ,
  \data_fifo.hwidth ,
  timer_dmem_resp,
  tcm_dmem_resp,
  State,
  port_sel_7,
  timer_val_16,
  timer_val_48,
  new_pc_unaligned_ff,
  q_rptr_upd_6,
  n908_5,
  n926_6,
  imem_addr_next_2_4,
  ifu2idu_instr_o_14_7,
  ifu2idu_instr_o_13_8,
  n11_7,
  q_rptr_upd_7,
  n902_11,
  n903_8,
  n908_11,
  n909_8,
  n910_8,
  n912_6,
  n913_9,
  n914_6,
  n915_7,
  n916_6,
  n917_6,
  n919_6,
  n920_6,
  n921_6,
  n922_6,
  n925_8,
  imem_addr_next_3_8,
  ifu_fsm_next_7,
  n168_6,
  n615_4,
  n618_4,
  n619_4,
  n620_4,
  n630_4,
  n635_4,
  n636_4,
  n639_4,
  pc_curr_next_5_4,
  n615_7,
  n623_5,
  pc_curr_next_4_15,
  n40_2,
  dmem_cmd_store_4,
  lsu_cmd_upd_8,
  lsu_fsm_next_6,
  lsu_fsm_next_7,
  lsu_cmd_upd_14,
  dmem_cmd_store,
  lsu_cmd_upd_18,
  csr_mepc_next_31_15,
  csr_mcause_ec_next_0_16,
  csr_mstatus_mie_next_15,
  timer_dmem_wdata_7_4,
  timer_dmem_wdata_11_4,
  timer_dmem_wdata_11_5,
  n47_10,
  \idu2exu_cmd.imm_24_3 ,
  \idu2exu_cmd.imm_19_4 ,
  \idu2exu_cmd.imm_16_5 ,
  exu2csr_rw_addr_11_4,
  exu2csr_rw_addr_6_4,
  \idu2exu_cmd.lsu_cmd_0_4 ,
  \idu2exu_cmd.lsu_cmd_2_4 ,
  exu2csr_rw_addr_6_8,
  exu2csr_rw_addr_3_6,
  exu2csr_rw_addr_3_7,
  exu2csr_rw_addr_2_5,
  exu2mprf_rd_addr_3_16,
  \idu2exu_cmd.lsu_cmd_1_5 ,
  \idu2exu_cmd.imm_29_7 ,
  exu2csr_rw_addr_11_11,
  exu2csr_rw_addr_0_14,
  exu2csr_rw_addr_11_12,
  exu2csr_rw_addr_0_21,
  exu2csr_rw_addr_0_23,
  \idu2exu_cmd.lsu_cmd_1_9 ,
  \idu2exu_cmd.lsu_cmd_0_14 ,
  imem_addr_ff_3,
  imem_addr_ff_4,
  imem_addr_ff_5,
  imem_addr_ff_6,
  imem_addr_ff_8,
  imem_addr_ff_9,
  imem_addr_ff_10,
  imem_addr_ff_11,
  imem_addr_ff_12,
  imem_addr_ff_13,
  imem_addr_ff_14,
  imem_addr_ff_15,
  imem_addr_ff_16,
  imem_addr_ff_17,
  imem_addr_ff_18,
  imem_addr_ff_19,
  imem_addr_ff_20,
  imem_addr_ff_21,
  imem_addr_ff_22,
  imem_addr_ff_23,
  imem_addr_ff_24,
  imem_addr_ff_25,
  imem_addr_ff_26,
  imem_addr_ff_27,
  imem_addr_ff_28,
  imem_addr_ff_29,
  imem_addr_ff_30,
  imem_addr_ff_31,
  imem_pnd_txns_cnt,
  q_data_head_0,
  q_data_head_1,
  q_data_head_4,
  q_data_head_5,
  q_data_head_6,
  q_data_head_12,
  timer_dmem_addr,
  tcm_dmem_addr,
  ahb_dmem_addr,
  timer_dmem_wdata,
  funct3
)
;
input CLK_d;
input n27_3;
input port_sel_6;
input port_sel;
input req_fifo_full;
input tcm_imem_req_4;
input n27_7;
input port_sel_r;
input port_sel_4;
input port_sel_5;
input port_sel_15;
input reset_n_ff;
input n1258_12;
input n1258_18;
input n1258_17;
input req_fifo_full_3;
input fsm;
input n234_14;
input fsm_4;
input port_sel_0_8;
input port_sel_1_8;
input n1258_4;
input n1258_5;
input n1258_7;
input n1258_19;
input n1258_26;
input tcm_imem_rdata_1;
input tcm_imem_rdata_4;
input tcm_imem_rdata_5;
input tcm_imem_rdata_9;
input tcm_imem_rdata_10;
input tcm_imem_rdata_11;
input tcm_imem_rdata_13;
input tcm_imem_rdata_18;
input tcm_imem_rdata_19;
input tcm_imem_rdata_20;
input tcm_imem_rdata_22;
input tcm_imem_rdata_23;
input tcm_imem_rdata_24;
input tcm_imem_rdata_31;
input [0:0] tcm_imem_resp;
input [31:0] timer_dmem_rdata;
input [1:0] port_sel_r_5;
input [1:0] dmem_rdata_shift_reg;
input [7:0] ahb_dmem_hrdata;
input dmem_rdata_local_1;
input dmem_rdata_local_4;
input dmem_rdata_local_5;
input dmem_rdata_local_9;
input dmem_rdata_local_10;
input dmem_rdata_local_11;
input dmem_rdata_local_13;
input dmem_rdata_local_18;
input dmem_rdata_local_19;
input dmem_rdata_local_20;
input dmem_rdata_local_22;
input dmem_rdata_local_23;
input dmem_rdata_local_24;
input dmem_rdata_local_31;
input [1:0] \data_fifo.haddr ;
input [1:0] \data_fifo.hwidth ;
input [1:0] timer_dmem_resp;
input [0:0] tcm_dmem_resp;
input [1:0] State;
input [1:1] port_sel_7;
input timer_val_16;
input timer_val_48;
output new_pc_unaligned_ff;
output q_rptr_upd_6;
output n908_5;
output n926_6;
output imem_addr_next_2_4;
output ifu2idu_instr_o_14_7;
output ifu2idu_instr_o_13_8;
output n11_7;
output q_rptr_upd_7;
output n902_11;
output n903_8;
output n908_11;
output n909_8;
output n910_8;
output n912_6;
output n913_9;
output n914_6;
output n915_7;
output n916_6;
output n917_6;
output n919_6;
output n920_6;
output n921_6;
output n922_6;
output n925_8;
output imem_addr_next_3_8;
output ifu_fsm_next_7;
output n168_6;
output n615_4;
output n618_4;
output n619_4;
output n620_4;
output n630_4;
output n635_4;
output n636_4;
output n639_4;
output pc_curr_next_5_4;
output n615_7;
output n623_5;
output pc_curr_next_4_15;
output n40_2;
output dmem_cmd_store_4;
output lsu_cmd_upd_8;
output lsu_fsm_next_6;
output lsu_fsm_next_7;
output lsu_cmd_upd_14;
output dmem_cmd_store;
output lsu_cmd_upd_18;
output csr_mepc_next_31_15;
output csr_mcause_ec_next_0_16;
output csr_mstatus_mie_next_15;
output timer_dmem_wdata_7_4;
output timer_dmem_wdata_11_4;
output timer_dmem_wdata_11_5;
output n47_10;
output \idu2exu_cmd.imm_24_3 ;
output \idu2exu_cmd.imm_19_4 ;
output \idu2exu_cmd.imm_16_5 ;
output exu2csr_rw_addr_11_4;
output exu2csr_rw_addr_6_4;
output \idu2exu_cmd.lsu_cmd_0_4 ;
output \idu2exu_cmd.lsu_cmd_2_4 ;
output exu2csr_rw_addr_6_8;
output exu2csr_rw_addr_3_6;
output exu2csr_rw_addr_3_7;
output exu2csr_rw_addr_2_5;
output exu2mprf_rd_addr_3_16;
output \idu2exu_cmd.lsu_cmd_1_5 ;
output \idu2exu_cmd.imm_29_7 ;
output exu2csr_rw_addr_11_11;
output exu2csr_rw_addr_0_14;
output exu2csr_rw_addr_11_12;
output exu2csr_rw_addr_0_21;
output exu2csr_rw_addr_0_23;
output \idu2exu_cmd.lsu_cmd_1_9 ;
output \idu2exu_cmd.lsu_cmd_0_14 ;
output imem_addr_ff_3;
output imem_addr_ff_4;
output imem_addr_ff_5;
output imem_addr_ff_6;
output imem_addr_ff_8;
output imem_addr_ff_9;
output imem_addr_ff_10;
output imem_addr_ff_11;
output imem_addr_ff_12;
output imem_addr_ff_13;
output imem_addr_ff_14;
output imem_addr_ff_15;
output imem_addr_ff_16;
output imem_addr_ff_17;
output imem_addr_ff_18;
output imem_addr_ff_19;
output imem_addr_ff_20;
output imem_addr_ff_21;
output imem_addr_ff_22;
output imem_addr_ff_23;
output imem_addr_ff_24;
output imem_addr_ff_25;
output imem_addr_ff_26;
output imem_addr_ff_27;
output imem_addr_ff_28;
output imem_addr_ff_29;
output imem_addr_ff_30;
output imem_addr_ff_31;
output [2:0] imem_pnd_txns_cnt;
output q_data_head_0;
output q_data_head_1;
output q_data_head_4;
output q_data_head_5;
output q_data_head_6;
output q_data_head_12;
output [4:0] timer_dmem_addr;
output [7:5] tcm_dmem_addr;
output [31:8] ahb_dmem_addr;
output [31:0] timer_dmem_wdata;
output [1:0] funct3;
wire ifu_fsm_curr;
wire instr_hi_rvi_lo_ff;
wire n739_3;
wire ifu2idu_instr_o_14_6;
wire ifu2idu_instr_o_13_6;
wire n922_4;
wire imem_resp_discard_cnt_upd_4;
wire imem_resp_discard_cnt_upd_5;
wire ifu2idu_instr_o_14_8;
wire n422_18;
wire n423_18;
wire n38_8;
wire imem_addr_next_2_5;
wire ifu2idu_instr_o_14_9;
wire q_rptr_upd_10;
wire q_rptr_upd_13;
wire instr_hi_rvi_lo_ff_11;
wire n902_31;
wire n909_21;
wire n910_18;
wire n913_16;
wire n915_14;
wire n916_13;
wire n919_16;
wire n925_17;
wire n11_10;
wire n912_11;
wire n914_11;
wire n917_14;
wire n920_16;
wire n921_11;
wire n78_13;
wire n102_13;
wire n103_13;
wire n104_13;
wire n255_13;
wire n258_13;
wire n769_19;
wire funct3_2_4;
wire funct3_2_5;
wire \idu2exu_cmd.imm_31_3 ;
wire \idu2exu_cmd.imm_31_5 ;
wire \idu2exu_cmd.imm_25_3 ;
wire \idu2exu_cmd.imm_23_3 ;
wire \idu2exu_cmd.imm_22_3 ;
wire \idu2exu_cmd.imm_21_3 ;
wire \idu2exu_cmd.imm_20_3 ;
wire \idu2exu_cmd.imm_18_3 ;
wire \idu2exu_cmd.imm_17_3 ;
wire \idu2exu_cmd.imm_16_3 ;
wire \idu2exu_cmd.imm_16_4 ;
wire \idu2exu_cmd.imm_15_3 ;
wire \idu2exu_cmd.imm_15_4 ;
wire \idu2exu_cmd.imm_14_3 ;
wire \idu2exu_cmd.imm_12_3 ;
wire exu2csr_rw_addr_11_3;
wire exu2csr_rw_addr_10_3;
wire exu2csr_rw_addr_10_4;
wire exu2csr_rw_addr_9_3;
wire exu2csr_rw_addr_8_3;
wire exu2csr_rw_addr_8_4;
wire exu2csr_rw_addr_7_4;
wire exu2csr_rw_addr_7_5;
wire exu2csr_rw_addr_6_3;
wire exu2csr_rw_addr_5_3;
wire exu2csr_rw_addr_5_4;
wire exu2csr_rw_addr_4_3;
wire exu2csr_rw_addr_4_4;
wire exu2csr_rw_addr_3_3;
wire exu2csr_rw_addr_3_4;
wire exu2csr_rw_addr_2_3;
wire exu2csr_rw_addr_2_4;
wire exu2csr_rw_addr_1_5;
wire exu2mprf_rd_addr_3_7;
wire n47_11;
wire funct3_2_6;
wire funct3_2_7;
wire \idu2exu_cmd.imm_31_7 ;
wire \idu2exu_cmd.imm_31_10 ;
wire \idu2exu_cmd.imm_29_6 ;
wire \idu2exu_cmd.imm_23_6 ;
wire \idu2exu_cmd.imm_22_4 ;
wire \idu2exu_cmd.imm_20_4 ;
wire \idu2exu_cmd.imm_19_6 ;
wire exu2csr_rw_addr_11_8;
wire exu2csr_rw_addr_10_8;
wire exu2csr_rw_addr_9_6;
wire exu2csr_rw_addr_8_5;
wire exu2csr_rw_addr_7_6;
wire exu2csr_rw_addr_7_8;
wire exu2csr_rw_addr_4_5;
wire exu2csr_rw_addr_1_7;
wire exu2csr_rw_addr_0_6;
wire exu2csr_rw_addr_0_7;
wire exu2csr_rw_addr_0_9;
wire exu2mprf_rd_addr_3_10;
wire exu2mprf_rd_addr_3_12;
wire n47_14;
wire \idu2exu_cmd.lsu_cmd_0_6 ;
wire \idu2exu_cmd.lsu_cmd_2_5 ;
wire \idu2exu_cmd.imm_31_13 ;
wire \idu2exu_cmd.imm_13_6 ;
wire exu2csr_rw_addr_11_9;
wire exu2csr_rw_addr_10_9;
wire \idu2exu_cmd.lsu_cmd_1_6 ;
wire \idu2exu_cmd.imm_19_15 ;
wire exu2csr_rw_addr_11_13;
wire exu2csr_rw_addr_7_17;
wire exu2csr_rw_addr_7_18;
wire exu2csr_rw_addr_3_15;
wire exu2csr_rw_addr_0_20;
wire \idu2exu_cmd.imm_16_14 ;
wire \idu2exu_cmd.imm_14_8 ;
wire \idu2exu_cmd.imm_31_21 ;
wire exu2csr_rw_addr_5_10;
wire exu2csr_rw_addr_11_16;
wire exu2csr_rw_addr_6_15;
wire n47_16;
wire exu2mprf_rd_addr_3_20;
wire exu2csr_rw_addr_0_25;
wire exu2mprf_rd_addr_3_22;
wire exu2mprf_rd_addr_3_24;
wire exu2mprf_rd_addr_3_26;
wire \idu2exu_cmd.imm_13_8 ;
wire exu2csr_rw_addr_7_24;
wire exu2mprf_rd_addr_3_28;
wire exu2mprf_rd_addr_0_16;
wire pc_curr_upd_4;
wire n616_4;
wire n617_4;
wire n638_4;
wire exu2mprf_rd_data_25_7;
wire exu2mprf_rd_data_11_4;
wire exu2mprf_rs2_addr_3_6;
wire exu2mprf_rs1_addr_3_5;
wire ialu_main_op2_31_5;
wire ialu_addr_op1_31_6;
wire ialu_addr_op1_31_7;
wire n615_5;
wire n617_5;
wire exu2mprf_rd_data_8_11;
wire exu2mprf_rs2_addr_0_7;
wire exu2mprf_rs2_addr_0_8;
wire ialu_main_op2_31_10;
wire pc_curr_next_4_6;
wire exu2mprf_rd_data_0_12;
wire exu2mprf_rd_data_0_15;
wire ialu_main_op2_31_12;
wire wfi_run_start_next_7;
wire exu2mprf_rd_data_28_36;
wire pc_curr_next_4_9;
wire wfi_halted_ff;
wire ialu_addr_op1_31_13;
wire ialu_addr_op1_31_15;
wire ialu_main_op2_31_16;
wire n623_12;
wire pc_curr_next_3_6;
wire pc_curr_next_2_6;
wire dmem_cmd_store_7;
wire dmem_cmd_store_10;
wire lsu_cmd_upd_9;
wire lsu_cmd_upd_10;
wire dmem_cmd_store_16;
wire n59_14;
wire n55_14;
wire n51_14;
wire n47_14_8;
wire n39_14;
wire n43_14;
wire n31_17;
wire n39_1;
wire n38_1;
wire n37_1;
wire n36_1;
wire n35_1;
wire n34_1;
wire n33_1;
wire n32_1;
wire n31_1;
wire n30_1;
wire n29_1;
wire n28_1;
wire n27_1;
wire n26_1;
wire n25_1;
wire n24_1;
wire n23_1;
wire n22_1;
wire n21_1;
wire n20_1;
wire n19_1;
wire n18_1;
wire n17_1;
wire n16_1;
wire n15_1;
wire n14_1;
wire n13_1;
wire n12_1;
wire n11_1;
wire n10_1;
wire n9_1;
wire n8_2;
wire n103_1;
wire n102_1;
wire mprf2exu_rs1_data_o_0_131;
wire mprf2exu_rs1_data_o_0_133;
wire mprf2exu_rs1_data_o_0_135;
wire mprf2exu_rs1_data_o_0_137;
wire mprf2exu_rs1_data_o_0_139;
wire mprf2exu_rs1_data_o_0_141;
wire mprf2exu_rs1_data_o_0_143;
wire mprf2exu_rs1_data_o_0_145;
wire mprf2exu_rs1_data_o_0_155;
wire mprf2exu_rs1_data_o_0_157;
wire mprf2exu_rs1_data_o_0_159;
wire mprf2exu_rs1_data_o_0_161;
wire mprf2exu_rs1_data_o_0_163;
wire mprf2exu_rs1_data_o_0_165;
wire mprf2exu_rs1_data_o_0_167;
wire mprf2exu_rs1_data_o_0_169;
wire mprf2exu_rs1_data_o_0_171;
wire mprf2exu_rs1_data_o_0_173;
wire mprf2exu_rs1_data_o_0_175;
wire mprf2exu_rs1_data_o_0_177;
wire mprf2exu_rs1_data_o_0_179;
wire mprf2exu_rs1_data_o_0_181;
wire mprf2exu_rs1_data_o_0_183;
wire mprf2exu_rs1_data_o_0_185;
wire mprf2exu_rs1_data_o_0_187;
wire mprf2exu_rs1_data_o_0_189;
wire mprf2exu_rs1_data_o_0_191;
wire mprf2exu_rs1_data_o_0_193;
wire mprf2exu_rs1_data_o_0_195;
wire mprf2exu_rs1_data_o_0_197;
wire mprf2exu_rs1_data_o_0_199;
wire mprf2exu_rs1_data_o_0_201;
wire mprf2exu_rs1_data_o_0_203;
wire mprf2exu_rs1_data_o_0_205;
wire mprf2exu_rs1_data_o_0_207;
wire mprf2exu_rs1_data_o_0_209;
wire mprf2exu_rs1_data_o_0_211;
wire mprf2exu_rs1_data_o_0_213;
wire mprf2exu_rs1_data_o_0_215;
wire mprf2exu_rs1_data_o_0_217;
wire wr_req_vd_4;
wire mprf2exu_rs1_data_o_0_218;
wire timer_dmem_wdata_0_4;
wire mprf2exu_rs1_data_o_0_219;
wire timer_dmem_wdata_7_6;
wire timer_dmem_wdata_11_16;
wire timer_dmem_wdata_11_17;
wire timer_dmem_wdata_11_18;
wire timer_dmem_wdata_7_11;
wire mprf2exu_rs1_data_o_0_221;
wire mprf2exu_rs1_data_o_0_223;
wire mprf2exu_rs1_data_o_0_225;
wire mprf2exu_rs1_data_o_0_227;
wire mprf2exu_rs1_data_o_0_229;
wire mprf2exu_rs1_data_o_0_231;
wire csr_w_data_16_10;
wire csr_w_data_9_10;
wire csr_w_data_9_12;
wire csr_w_data_3_10;
wire csr_w_data_2_10;
wire csr_w_data_1_10;
wire csr_w_data_0_10;
wire csr_mepc_next_31_14;
wire csr_mcause_ec_next_0_13;
wire csr_w_data_2_11;
wire csr_mepc_next_31_23;
wire csr_mcause_ec_next_3_14;
wire csr_mcause_ec_next_3_15;
wire csr_mcause_ec_next_0_15;
wire csr_mtval_next_31_16;
wire csr_w_data_2_12;
wire csr_w_data_1_14;
wire csr_mcause_ec_next_3_17;
wire csr_mcause_ec_next_3_21;
wire csr_mcause_ec_next_0_18;
wire csr_mcause_ec_next_3_22;
wire csr_mcause_ec_next_3_24;
wire csr_mcause_ec_next_3_27;
wire csr_w_data_29_25;
wire [2:0] imem_resp_discard_cnt;
wire [2:0] q_ocpd_h;
wire [15:2] q_data_head_2;
wire [15:0] q_data_next;
wire [31:12] \idu2exu_cmd.imm ;
wire [11:0] exu2csr_rw_addr;
wire [3:0] exu2mprf_rd_addr;
wire [3:0] \idu2exu_cmd.lsu_cmd ;
wire [2:2] funct3_0;
wire [3:2] init_pc_v;
wire [31:1] curr_pc;
wire [31:1] inc_pc;
wire [1:0] ialu_main_op2;
wire [31:0] exu2mprf_rd_data;
wire [3:0] exu2mprf_rs2_addr;
wire [3:0] exu2mprf_rs1_addr;
wire [3:0] lsu_cmd_ff;
wire VCC;
wire GND;
  scr1_pipe_ifu i_pipe_ifu (
    .CLK_d(CLK_d),
    .csr_mstatus_mie_next_15(csr_mstatus_mie_next_15),
    .n27_3(n27_3),
    .csr_mepc_next_31_15(csr_mepc_next_31_15),
    .n615_4(n615_4),
    .n618_4(n618_4),
    .n617_4(n617_4),
    .n616_4(n616_4),
    .n619_4(n619_4),
    .port_sel_6(port_sel_6),
    .n620_4(n620_4),
    .n623_12(n623_12),
    .n630_4(n630_4),
    .n635_4(n635_4),
    .n636_4(n636_4),
    .port_sel(port_sel),
    .req_fifo_full(req_fifo_full),
    .tcm_imem_req_4(tcm_imem_req_4),
    .n27_7(n27_7),
    .n639_4(n639_4),
    .n638_4(n638_4),
    .pc_curr_next_5_4(pc_curr_next_5_4),
    .pc_curr_next_4_9(pc_curr_next_4_9),
    .pc_curr_next_3_6(pc_curr_next_3_6),
    .pc_curr_next_2_6(pc_curr_next_2_6),
    .port_sel_r(port_sel_r),
    .exu2csr_rw_addr_3_6(exu2csr_rw_addr_3_6),
    .exu2csr_rw_addr_3_7(exu2csr_rw_addr_3_7),
    .n47_14(n47_14),
    .n615_7(n615_7),
    .n615_5(n615_5),
    .\idu2exu_cmd.imm_31_7 (\idu2exu_cmd.imm_31_7 ),
    .n47_11(n47_11),
    .\idu2exu_cmd.imm_16_5 (\idu2exu_cmd.imm_16_5 ),
    .n617_5(n617_5),
    .n623_5(n623_5),
    .port_sel_4(port_sel_4),
    .pc_curr_next_4_15(pc_curr_next_4_15),
    .port_sel_5(port_sel_5),
    .exu2mprf_rd_data_28_36(exu2mprf_rd_data_28_36),
    .exu2mprf_rd_data_0_15(exu2mprf_rd_data_0_15),
    .exu2mprf_rd_data_0_12(exu2mprf_rd_data_0_12),
    .csr_mcause_ec_next_3_14(csr_mcause_ec_next_3_14),
    .csr_mcause_ec_next_3_15(csr_mcause_ec_next_3_15),
    .exu2csr_rw_addr_10_9(exu2csr_rw_addr_10_9),
    .ialu_addr_op1_31_6(ialu_addr_op1_31_6),
    .n47_10(n47_10),
    .\idu2exu_cmd.imm_31_13 (\idu2exu_cmd.imm_31_13 ),
    .pc_curr_next_4_6(pc_curr_next_4_6),
    .timer_dmem_wdata_11_18(timer_dmem_wdata_11_18),
    .\idu2exu_cmd.imm_15_4 (\idu2exu_cmd.imm_15_4 ),
    .csr_mcause_ec_next_3_27(csr_mcause_ec_next_3_27),
    .csr_mepc_next_31_23(csr_mepc_next_31_23),
    .wfi_run_start_next_7(wfi_run_start_next_7),
    .wfi_halted_ff(wfi_halted_ff),
    .port_sel_15(port_sel_15),
    .\idu2exu_cmd.imm_23_6 (\idu2exu_cmd.imm_23_6 ),
    .n47_16(n47_16),
    .exu2csr_rw_addr_11_9(exu2csr_rw_addr_11_9),
    .exu2csr_rw_addr_7_17(exu2csr_rw_addr_7_17),
    .csr_mepc_next_31_14(csr_mepc_next_31_14),
    .reset_n_ff(reset_n_ff),
    .tcm_imem_rdata_1(tcm_imem_rdata_1),
    .tcm_imem_rdata_4(tcm_imem_rdata_4),
    .tcm_imem_rdata_5(tcm_imem_rdata_5),
    .tcm_imem_rdata_9(tcm_imem_rdata_9),
    .tcm_imem_rdata_10(tcm_imem_rdata_10),
    .tcm_imem_rdata_11(tcm_imem_rdata_11),
    .tcm_imem_rdata_13(tcm_imem_rdata_13),
    .tcm_imem_rdata_18(tcm_imem_rdata_18),
    .tcm_imem_rdata_19(tcm_imem_rdata_19),
    .tcm_imem_rdata_20(tcm_imem_rdata_20),
    .tcm_imem_rdata_22(tcm_imem_rdata_22),
    .tcm_imem_rdata_23(tcm_imem_rdata_23),
    .tcm_imem_rdata_24(tcm_imem_rdata_24),
    .tcm_imem_rdata_31(tcm_imem_rdata_31),
    .tcm_imem_resp(tcm_imem_resp[0]),
    .curr_pc_1(curr_pc[1]),
    .curr_pc_2(curr_pc[2]),
    .curr_pc_3(curr_pc[3]),
    .curr_pc_8(curr_pc[8]),
    .curr_pc_11(curr_pc[11]),
    .curr_pc_12(curr_pc[12]),
    .curr_pc_13(curr_pc[13]),
    .curr_pc_14(curr_pc[14]),
    .curr_pc_16(curr_pc[16]),
    .curr_pc_17(curr_pc[17]),
    .curr_pc_18(curr_pc[18]),
    .curr_pc_19(curr_pc[19]),
    .curr_pc_20(curr_pc[20]),
    .curr_pc_21(curr_pc[21]),
    .curr_pc_23(curr_pc[23]),
    .curr_pc_24(curr_pc[24]),
    .curr_pc_28(curr_pc[28]),
    .curr_pc_31(curr_pc[31]),
    .timer_dmem_addr(timer_dmem_addr[3:1]),
    .inc_pc_1_1(inc_pc[1]),
    .inc_pc_2_6(inc_pc[2]),
    .inc_pc_3_1(inc_pc[3]),
    .inc_pc_8_1(inc_pc[8]),
    .inc_pc_11_1(inc_pc[11]),
    .inc_pc_12_1(inc_pc[12]),
    .inc_pc_13_1(inc_pc[13]),
    .inc_pc_14_1(inc_pc[14]),
    .inc_pc_16_1(inc_pc[16]),
    .inc_pc_17_1(inc_pc[17]),
    .inc_pc_18_1(inc_pc[18]),
    .inc_pc_19_1(inc_pc[19]),
    .inc_pc_20_1(inc_pc[20]),
    .inc_pc_21_1(inc_pc[21]),
    .inc_pc_23_1(inc_pc[23]),
    .inc_pc_24_1(inc_pc[24]),
    .inc_pc_31_1(inc_pc[31]),
    .ahb_dmem_addr_8_1(ahb_dmem_addr[8]),
    .ahb_dmem_addr_11_1(ahb_dmem_addr[11]),
    .ahb_dmem_addr_12_1(ahb_dmem_addr[12]),
    .ahb_dmem_addr_13_1(ahb_dmem_addr[13]),
    .ahb_dmem_addr_14_1(ahb_dmem_addr[14]),
    .ahb_dmem_addr_16_1(ahb_dmem_addr[16]),
    .ahb_dmem_addr_17_1(ahb_dmem_addr[17]),
    .ahb_dmem_addr_18_1(ahb_dmem_addr[18]),
    .ahb_dmem_addr_19_1(ahb_dmem_addr[19]),
    .ahb_dmem_addr_20_1(ahb_dmem_addr[20]),
    .ahb_dmem_addr_21_1(ahb_dmem_addr[21]),
    .ahb_dmem_addr_23_1(ahb_dmem_addr[23]),
    .ahb_dmem_addr_24_1(ahb_dmem_addr[24]),
    .ahb_dmem_addr_31_1(ahb_dmem_addr[31]),
    .funct3(funct3[1:0]),
    .init_pc_v(init_pc_v[3:2]),
    .ifu_fsm_curr(ifu_fsm_curr),
    .new_pc_unaligned_ff(new_pc_unaligned_ff),
    .instr_hi_rvi_lo_ff(instr_hi_rvi_lo_ff),
    .n739_3(n739_3),
    .ifu2idu_instr_o_14_6(ifu2idu_instr_o_14_6),
    .ifu2idu_instr_o_13_6(ifu2idu_instr_o_13_6),
    .q_rptr_upd_6(q_rptr_upd_6),
    .n908_5(n908_5),
    .n922_4(n922_4),
    .n926_6(n926_6),
    .imem_addr_next_2_4(imem_addr_next_2_4),
    .imem_resp_discard_cnt_upd_4(imem_resp_discard_cnt_upd_4),
    .imem_resp_discard_cnt_upd_5(imem_resp_discard_cnt_upd_5),
    .ifu2idu_instr_o_14_7(ifu2idu_instr_o_14_7),
    .ifu2idu_instr_o_14_8(ifu2idu_instr_o_14_8),
    .ifu2idu_instr_o_13_8(ifu2idu_instr_o_13_8),
    .n422_18(n422_18),
    .n423_18(n423_18),
    .n11_7(n11_7),
    .n38_8(n38_8),
    .q_rptr_upd_7(q_rptr_upd_7),
    .n902_11(n902_11),
    .n903_8(n903_8),
    .n908_11(n908_11),
    .n909_8(n909_8),
    .n910_8(n910_8),
    .n912_6(n912_6),
    .n913_9(n913_9),
    .n914_6(n914_6),
    .n915_7(n915_7),
    .n916_6(n916_6),
    .n917_6(n917_6),
    .n919_6(n919_6),
    .n920_6(n920_6),
    .n921_6(n921_6),
    .n922_6(n922_6),
    .n925_8(n925_8),
    .imem_addr_next_3_8(imem_addr_next_3_8),
    .imem_addr_next_2_5(imem_addr_next_2_5),
    .ifu2idu_instr_o_14_9(ifu2idu_instr_o_14_9),
    .q_rptr_upd_10(q_rptr_upd_10),
    .q_rptr_upd_13(q_rptr_upd_13),
    .instr_hi_rvi_lo_ff_11(instr_hi_rvi_lo_ff_11),
    .ifu_fsm_next_7(ifu_fsm_next_7),
    .n902_31(n902_31),
    .n909_21(n909_21),
    .n910_18(n910_18),
    .n913_16(n913_16),
    .n915_14(n915_14),
    .n916_13(n916_13),
    .n919_16(n919_16),
    .n925_17(n925_17),
    .n11_10(n11_10),
    .n912_11(n912_11),
    .n914_11(n914_11),
    .n917_14(n917_14),
    .n920_16(n920_16),
    .n921_11(n921_11),
    .n168_6(n168_6),
    .imem_addr_ff_3(imem_addr_ff_3),
    .imem_addr_ff_4(imem_addr_ff_4),
    .imem_addr_ff_5(imem_addr_ff_5),
    .imem_addr_ff_6(imem_addr_ff_6),
    .imem_addr_ff_8(imem_addr_ff_8),
    .imem_addr_ff_9(imem_addr_ff_9),
    .imem_addr_ff_10(imem_addr_ff_10),
    .imem_addr_ff_11(imem_addr_ff_11),
    .imem_addr_ff_12(imem_addr_ff_12),
    .imem_addr_ff_13(imem_addr_ff_13),
    .imem_addr_ff_14(imem_addr_ff_14),
    .imem_addr_ff_15(imem_addr_ff_15),
    .imem_addr_ff_16(imem_addr_ff_16),
    .imem_addr_ff_17(imem_addr_ff_17),
    .imem_addr_ff_18(imem_addr_ff_18),
    .imem_addr_ff_19(imem_addr_ff_19),
    .imem_addr_ff_20(imem_addr_ff_20),
    .imem_addr_ff_21(imem_addr_ff_21),
    .imem_addr_ff_22(imem_addr_ff_22),
    .imem_addr_ff_23(imem_addr_ff_23),
    .imem_addr_ff_24(imem_addr_ff_24),
    .imem_addr_ff_25(imem_addr_ff_25),
    .imem_addr_ff_26(imem_addr_ff_26),
    .imem_addr_ff_27(imem_addr_ff_27),
    .imem_addr_ff_28(imem_addr_ff_28),
    .imem_addr_ff_29(imem_addr_ff_29),
    .imem_addr_ff_30(imem_addr_ff_30),
    .imem_addr_ff_31(imem_addr_ff_31),
    .imem_pnd_txns_cnt(imem_pnd_txns_cnt[2:0]),
    .imem_resp_discard_cnt(imem_resp_discard_cnt[2:0]),
    .q_ocpd_h(q_ocpd_h[2:0]),
    .q_data_head_0(q_data_head_0),
    .q_data_head_1(q_data_head_1),
    .q_data_head_2(q_data_head_2[2]),
    .q_data_head_3(q_data_head_2[3]),
    .q_data_head_4(q_data_head_4),
    .q_data_head_5(q_data_head_5),
    .q_data_head_6(q_data_head_6),
    .q_data_head_7(q_data_head_2[7]),
    .q_data_head_8(q_data_head_2[8]),
    .q_data_head_9(q_data_head_2[9]),
    .q_data_head_10(q_data_head_2[10]),
    .q_data_head_11(q_data_head_2[11]),
    .q_data_head_12(q_data_head_12),
    .q_data_head_15(q_data_head_2[15]),
    .q_data_next_0(q_data_next[0]),
    .q_data_next_1(q_data_next[1]),
    .q_data_next_2(q_data_next[2]),
    .q_data_next_3(q_data_next[3]),
    .q_data_next_4(q_data_next[4]),
    .q_data_next_5(q_data_next[5]),
    .q_data_next_6(q_data_next[6]),
    .q_data_next_7(q_data_next[7]),
    .q_data_next_8(q_data_next[8]),
    .q_data_next_9(q_data_next[9]),
    .q_data_next_10(q_data_next[10]),
    .q_data_next_11(q_data_next[11]),
    .q_data_next_12(q_data_next[12]),
    .q_data_next_13(q_data_next[13]),
    .q_data_next_15(q_data_next[15])
);
  scr1_pipe_idu i_pipe_idu (
    .ifu2idu_instr_o_13_6(ifu2idu_instr_o_13_6),
    .dmem_cmd_store_4(dmem_cmd_store_4),
    .ifu2idu_instr_o_14_7(ifu2idu_instr_o_14_7),
    .ifu2idu_instr_o_14_8(ifu2idu_instr_o_14_8),
    .timer_dmem_wdata_11_4(timer_dmem_wdata_11_4),
    .timer_dmem_wdata_11_5(timer_dmem_wdata_11_5),
    .instr_hi_rvi_lo_ff_11(instr_hi_rvi_lo_ff_11),
    .n422_18(n422_18),
    .ifu2idu_instr_o_13_8(ifu2idu_instr_o_13_8),
    .csr_w_data_9_12(csr_w_data_9_12),
    .csr_w_data_9_10(csr_w_data_9_10),
    .new_pc_unaligned_ff(new_pc_unaligned_ff),
    .ifu2idu_instr_o_14_9(ifu2idu_instr_o_14_9),
    .dmem_cmd_store_7(dmem_cmd_store_7),
    .ifu2idu_instr_o_14_6(ifu2idu_instr_o_14_6),
    .n1258_12(n1258_12),
    .instr_hi_rvi_lo_ff(instr_hi_rvi_lo_ff),
    .q_rptr_upd_10(q_rptr_upd_10),
    .ialu_main_op2_31_5(ialu_main_op2_31_5),
    .ialu_addr_op1_31_7(ialu_addr_op1_31_7),
    .n38_8(n38_8),
    .imem_resp_discard_cnt_upd_5(imem_resp_discard_cnt_upd_5),
    .imem_resp_discard_cnt_upd_4(imem_resp_discard_cnt_upd_4),
    .ialu_main_op2_31_16(ialu_main_op2_31_16),
    .n1258_26(n1258_26),
    .n739_3(n739_3),
    .port_sel_r(port_sel_r),
    .dmem_cmd_store_16(dmem_cmd_store_16),
    .dmem_cmd_store_10(dmem_cmd_store_10),
    .csr_mcause_ec_next_0_16(csr_mcause_ec_next_0_16),
    .n423_18(n423_18),
    .csr_mcause_ec_next_3_21(csr_mcause_ec_next_3_21),
    .q_rptr_upd_13(q_rptr_upd_13),
    .csr_mcause_ec_next_3_15(csr_mcause_ec_next_3_15),
    .csr_w_data_1_14(csr_w_data_1_14),
    .csr_mcause_ec_next_0_18(csr_mcause_ec_next_0_18),
    .ialu_addr_op1_31_15(ialu_addr_op1_31_15),
    .ialu_addr_op1_31_13(ialu_addr_op1_31_13),
    .ialu_main_op2_31_10(ialu_main_op2_31_10),
    .csr_mcause_ec_next_3_22(csr_mcause_ec_next_3_22),
    .q_data_next_0(q_data_next[0]),
    .q_data_next_1(q_data_next[1]),
    .q_data_next_2(q_data_next[2]),
    .q_data_next_3(q_data_next[3]),
    .q_data_next_4(q_data_next[4]),
    .q_data_next_5(q_data_next[5]),
    .q_data_next_6(q_data_next[6]),
    .q_data_next_7(q_data_next[7]),
    .q_data_next_8(q_data_next[8]),
    .q_data_next_9(q_data_next[9]),
    .q_data_next_10(q_data_next[10]),
    .q_data_next_11(q_data_next[11]),
    .q_data_next_12(q_data_next[12]),
    .q_data_next_13(q_data_next[13]),
    .q_data_next_15(q_data_next[15]),
    .tcm_imem_rdata_1(tcm_imem_rdata_1),
    .tcm_imem_rdata_4(tcm_imem_rdata_4),
    .tcm_imem_rdata_5(tcm_imem_rdata_5),
    .tcm_imem_rdata_9(tcm_imem_rdata_9),
    .tcm_imem_rdata_10(tcm_imem_rdata_10),
    .tcm_imem_rdata_11(tcm_imem_rdata_11),
    .tcm_imem_rdata_13(tcm_imem_rdata_13),
    .tcm_imem_rdata_18(tcm_imem_rdata_18),
    .tcm_imem_rdata_19(tcm_imem_rdata_19),
    .tcm_imem_rdata_20(tcm_imem_rdata_20),
    .tcm_imem_rdata_22(tcm_imem_rdata_22),
    .tcm_imem_rdata_23(tcm_imem_rdata_23),
    .tcm_imem_rdata_24(tcm_imem_rdata_24),
    .tcm_imem_rdata_31(tcm_imem_rdata_31),
    .q_data_head_0(q_data_head_0),
    .q_data_head_1(q_data_head_1),
    .q_data_head_2(q_data_head_2[2]),
    .q_data_head_3(q_data_head_2[3]),
    .q_data_head_4(q_data_head_4),
    .q_data_head_5(q_data_head_5),
    .q_data_head_6(q_data_head_6),
    .q_data_head_7(q_data_head_2[7]),
    .q_data_head_8(q_data_head_2[8]),
    .q_data_head_9(q_data_head_2[9]),
    .q_data_head_10(q_data_head_2[10]),
    .q_data_head_11(q_data_head_2[11]),
    .q_data_head_12(q_data_head_12),
    .q_data_head_15(q_data_head_2[15]),
    .imem_resp_discard_cnt(imem_resp_discard_cnt[2:0]),
    .tcm_imem_resp(tcm_imem_resp[0]),
    .q_ocpd_h(q_ocpd_h[2:0]),
    .n78_13(n78_13),
    .n102_13(n102_13),
    .n103_13(n103_13),
    .n104_13(n104_13),
    .n255_13(n255_13),
    .n258_13(n258_13),
    .n769_19(n769_19),
    .n47_10(n47_10),
    .funct3_2_4(funct3_2_4),
    .funct3_2_5(funct3_2_5),
    .\idu2exu_cmd.imm_31_3 (\idu2exu_cmd.imm_31_3 ),
    .\idu2exu_cmd.imm_31_5 (\idu2exu_cmd.imm_31_5 ),
    .\idu2exu_cmd.imm_25_3 (\idu2exu_cmd.imm_25_3 ),
    .\idu2exu_cmd.imm_24_3 (\idu2exu_cmd.imm_24_3 ),
    .\idu2exu_cmd.imm_23_3 (\idu2exu_cmd.imm_23_3 ),
    .\idu2exu_cmd.imm_22_3 (\idu2exu_cmd.imm_22_3 ),
    .\idu2exu_cmd.imm_21_3 (\idu2exu_cmd.imm_21_3 ),
    .\idu2exu_cmd.imm_20_3 (\idu2exu_cmd.imm_20_3 ),
    .\idu2exu_cmd.imm_19_4 (\idu2exu_cmd.imm_19_4 ),
    .\idu2exu_cmd.imm_18_3 (\idu2exu_cmd.imm_18_3 ),
    .\idu2exu_cmd.imm_17_3 (\idu2exu_cmd.imm_17_3 ),
    .\idu2exu_cmd.imm_16_3 (\idu2exu_cmd.imm_16_3 ),
    .\idu2exu_cmd.imm_16_4 (\idu2exu_cmd.imm_16_4 ),
    .\idu2exu_cmd.imm_16_5 (\idu2exu_cmd.imm_16_5 ),
    .\idu2exu_cmd.imm_15_3 (\idu2exu_cmd.imm_15_3 ),
    .\idu2exu_cmd.imm_15_4 (\idu2exu_cmd.imm_15_4 ),
    .\idu2exu_cmd.imm_14_3 (\idu2exu_cmd.imm_14_3 ),
    .\idu2exu_cmd.imm_12_3 (\idu2exu_cmd.imm_12_3 ),
    .exu2csr_rw_addr_11_3(exu2csr_rw_addr_11_3),
    .exu2csr_rw_addr_11_4(exu2csr_rw_addr_11_4),
    .exu2csr_rw_addr_10_3(exu2csr_rw_addr_10_3),
    .exu2csr_rw_addr_10_4(exu2csr_rw_addr_10_4),
    .exu2csr_rw_addr_9_3(exu2csr_rw_addr_9_3),
    .exu2csr_rw_addr_8_3(exu2csr_rw_addr_8_3),
    .exu2csr_rw_addr_8_4(exu2csr_rw_addr_8_4),
    .exu2csr_rw_addr_7_4(exu2csr_rw_addr_7_4),
    .exu2csr_rw_addr_7_5(exu2csr_rw_addr_7_5),
    .exu2csr_rw_addr_6_3(exu2csr_rw_addr_6_3),
    .exu2csr_rw_addr_6_4(exu2csr_rw_addr_6_4),
    .exu2csr_rw_addr_5_3(exu2csr_rw_addr_5_3),
    .exu2csr_rw_addr_5_4(exu2csr_rw_addr_5_4),
    .exu2csr_rw_addr_4_3(exu2csr_rw_addr_4_3),
    .exu2csr_rw_addr_4_4(exu2csr_rw_addr_4_4),
    .exu2csr_rw_addr_3_3(exu2csr_rw_addr_3_3),
    .exu2csr_rw_addr_3_4(exu2csr_rw_addr_3_4),
    .exu2csr_rw_addr_2_3(exu2csr_rw_addr_2_3),
    .exu2csr_rw_addr_2_4(exu2csr_rw_addr_2_4),
    .exu2csr_rw_addr_1_5(exu2csr_rw_addr_1_5),
    .exu2mprf_rd_addr_3_7(exu2mprf_rd_addr_3_7),
    .n47_11(n47_11),
    .\idu2exu_cmd.lsu_cmd_0_4 (\idu2exu_cmd.lsu_cmd_0_4 ),
    .\idu2exu_cmd.lsu_cmd_2_4 (\idu2exu_cmd.lsu_cmd_2_4 ),
    .funct3_2_6(funct3_2_6),
    .funct3_2_7(funct3_2_7),
    .\idu2exu_cmd.imm_31_7 (\idu2exu_cmd.imm_31_7 ),
    .\idu2exu_cmd.imm_31_10 (\idu2exu_cmd.imm_31_10 ),
    .\idu2exu_cmd.imm_29_6 (\idu2exu_cmd.imm_29_6 ),
    .\idu2exu_cmd.imm_23_6 (\idu2exu_cmd.imm_23_6 ),
    .\idu2exu_cmd.imm_22_4 (\idu2exu_cmd.imm_22_4 ),
    .\idu2exu_cmd.imm_20_4 (\idu2exu_cmd.imm_20_4 ),
    .\idu2exu_cmd.imm_19_6 (\idu2exu_cmd.imm_19_6 ),
    .exu2csr_rw_addr_11_8(exu2csr_rw_addr_11_8),
    .exu2csr_rw_addr_10_8(exu2csr_rw_addr_10_8),
    .exu2csr_rw_addr_9_6(exu2csr_rw_addr_9_6),
    .exu2csr_rw_addr_8_5(exu2csr_rw_addr_8_5),
    .exu2csr_rw_addr_7_6(exu2csr_rw_addr_7_6),
    .exu2csr_rw_addr_7_8(exu2csr_rw_addr_7_8),
    .exu2csr_rw_addr_6_8(exu2csr_rw_addr_6_8),
    .exu2csr_rw_addr_4_5(exu2csr_rw_addr_4_5),
    .exu2csr_rw_addr_3_6(exu2csr_rw_addr_3_6),
    .exu2csr_rw_addr_3_7(exu2csr_rw_addr_3_7),
    .exu2csr_rw_addr_2_5(exu2csr_rw_addr_2_5),
    .exu2csr_rw_addr_1_7(exu2csr_rw_addr_1_7),
    .exu2csr_rw_addr_0_6(exu2csr_rw_addr_0_6),
    .exu2csr_rw_addr_0_7(exu2csr_rw_addr_0_7),
    .exu2csr_rw_addr_0_9(exu2csr_rw_addr_0_9),
    .exu2mprf_rd_addr_3_10(exu2mprf_rd_addr_3_10),
    .exu2mprf_rd_addr_3_12(exu2mprf_rd_addr_3_12),
    .exu2mprf_rd_addr_3_16(exu2mprf_rd_addr_3_16),
    .n47_14(n47_14),
    .\idu2exu_cmd.lsu_cmd_0_6 (\idu2exu_cmd.lsu_cmd_0_6 ),
    .\idu2exu_cmd.lsu_cmd_1_5 (\idu2exu_cmd.lsu_cmd_1_5 ),
    .\idu2exu_cmd.lsu_cmd_2_5 (\idu2exu_cmd.lsu_cmd_2_5 ),
    .\idu2exu_cmd.imm_31_13 (\idu2exu_cmd.imm_31_13 ),
    .\idu2exu_cmd.imm_29_7 (\idu2exu_cmd.imm_29_7 ),
    .\idu2exu_cmd.imm_13_6 (\idu2exu_cmd.imm_13_6 ),
    .exu2csr_rw_addr_11_9(exu2csr_rw_addr_11_9),
    .exu2csr_rw_addr_11_11(exu2csr_rw_addr_11_11),
    .exu2csr_rw_addr_10_9(exu2csr_rw_addr_10_9),
    .exu2csr_rw_addr_0_14(exu2csr_rw_addr_0_14),
    .\idu2exu_cmd.lsu_cmd_1_6 (\idu2exu_cmd.lsu_cmd_1_6 ),
    .\idu2exu_cmd.imm_19_15 (\idu2exu_cmd.imm_19_15 ),
    .exu2csr_rw_addr_11_12(exu2csr_rw_addr_11_12),
    .exu2csr_rw_addr_11_13(exu2csr_rw_addr_11_13),
    .exu2csr_rw_addr_7_17(exu2csr_rw_addr_7_17),
    .exu2csr_rw_addr_7_18(exu2csr_rw_addr_7_18),
    .exu2csr_rw_addr_3_15(exu2csr_rw_addr_3_15),
    .exu2csr_rw_addr_0_20(exu2csr_rw_addr_0_20),
    .exu2csr_rw_addr_0_21(exu2csr_rw_addr_0_21),
    .\idu2exu_cmd.imm_16_14 (\idu2exu_cmd.imm_16_14 ),
    .exu2csr_rw_addr_0_23(exu2csr_rw_addr_0_23),
    .\idu2exu_cmd.imm_14_8 (\idu2exu_cmd.imm_14_8 ),
    .\idu2exu_cmd.imm_31_21 (\idu2exu_cmd.imm_31_21 ),
    .exu2csr_rw_addr_5_10(exu2csr_rw_addr_5_10),
    .exu2csr_rw_addr_11_16(exu2csr_rw_addr_11_16),
    .exu2csr_rw_addr_6_15(exu2csr_rw_addr_6_15),
    .n47_16(n47_16),
    .exu2mprf_rd_addr_3_20(exu2mprf_rd_addr_3_20),
    .exu2csr_rw_addr_0_25(exu2csr_rw_addr_0_25),
    .exu2mprf_rd_addr_3_22(exu2mprf_rd_addr_3_22),
    .exu2mprf_rd_addr_3_24(exu2mprf_rd_addr_3_24),
    .exu2mprf_rd_addr_3_26(exu2mprf_rd_addr_3_26),
    .\idu2exu_cmd.lsu_cmd_1_9 (\idu2exu_cmd.lsu_cmd_1_9 ),
    .\idu2exu_cmd.imm_13_8 (\idu2exu_cmd.imm_13_8 ),
    .exu2csr_rw_addr_7_24(exu2csr_rw_addr_7_24),
    .exu2mprf_rd_addr_3_28(exu2mprf_rd_addr_3_28),
    .\idu2exu_cmd.lsu_cmd_0_14 (\idu2exu_cmd.lsu_cmd_0_14 ),
    .exu2mprf_rd_addr_0_16(exu2mprf_rd_addr_0_16),
    .\idu2exu_cmd.imm_12 (\idu2exu_cmd.imm [12]),
    .\idu2exu_cmd.imm_13 (\idu2exu_cmd.imm [13]),
    .\idu2exu_cmd.imm_14 (\idu2exu_cmd.imm [14]),
    .\idu2exu_cmd.imm_15 (\idu2exu_cmd.imm [15]),
    .\idu2exu_cmd.imm_16 (\idu2exu_cmd.imm [16]),
    .\idu2exu_cmd.imm_17 (\idu2exu_cmd.imm [17]),
    .\idu2exu_cmd.imm_18 (\idu2exu_cmd.imm [18]),
    .\idu2exu_cmd.imm_19 (\idu2exu_cmd.imm [19]),
    .\idu2exu_cmd.imm_20 (\idu2exu_cmd.imm [20]),
    .\idu2exu_cmd.imm_21 (\idu2exu_cmd.imm [21]),
    .\idu2exu_cmd.imm_22 (\idu2exu_cmd.imm [22]),
    .\idu2exu_cmd.imm_23 (\idu2exu_cmd.imm [23]),
    .\idu2exu_cmd.imm_24 (\idu2exu_cmd.imm [24]),
    .\idu2exu_cmd.imm_25 (\idu2exu_cmd.imm [25]),
    .\idu2exu_cmd.imm_26 (\idu2exu_cmd.imm [26]),
    .\idu2exu_cmd.imm_27 (\idu2exu_cmd.imm [27]),
    .\idu2exu_cmd.imm_28 (\idu2exu_cmd.imm [28]),
    .\idu2exu_cmd.imm_29 (\idu2exu_cmd.imm [29]),
    .\idu2exu_cmd.imm_31 (\idu2exu_cmd.imm [31]),
    .exu2csr_rw_addr(exu2csr_rw_addr[11:0]),
    .exu2mprf_rd_addr(exu2mprf_rd_addr[3:0]),
    .\idu2exu_cmd.lsu_cmd (\idu2exu_cmd.lsu_cmd [3:0]),
    .funct3({funct3_0[2],funct3[1:0]})
);
  scr1_pipe_exu i_pipe_exu (
    .CLK_d(CLK_d),
    .n168_6(n168_6),
    .n47_10(n47_10),
    .\idu2exu_cmd.imm_31_5 (\idu2exu_cmd.imm_31_5 ),
    .\idu2exu_cmd.imm_31_3 (\idu2exu_cmd.imm_31_3 ),
    .n902_31(n902_31),
    .q_rptr_upd_6(q_rptr_upd_6),
    .csr_mstatus_mie_next_15(csr_mstatus_mie_next_15),
    .n909_21(n909_21),
    .n910_18(n910_18),
    .n912_11(n912_11),
    .n913_16(n913_16),
    .n914_11(n914_11),
    .n915_14(n915_14),
    .n916_13(n916_13),
    .n917_14(n917_14),
    .n919_16(n919_16),
    .n920_16(n920_16),
    .n921_11(n921_11),
    .n922_4(n922_4),
    .n925_17(n925_17),
    .n11_10(n11_10),
    .exu2csr_rw_addr_2_3(exu2csr_rw_addr_2_3),
    .\idu2exu_cmd.imm_20_3 (\idu2exu_cmd.imm_20_3 ),
    .exu2csr_rw_addr_3_3(exu2csr_rw_addr_3_3),
    .\idu2exu_cmd.imm_21_3 (\idu2exu_cmd.imm_21_3 ),
    .exu2csr_rw_addr_4_3(exu2csr_rw_addr_4_3),
    .\idu2exu_cmd.imm_22_3 (\idu2exu_cmd.imm_22_3 ),
    .csr_mepc_next_31_15(csr_mepc_next_31_15),
    .csr_w_data_16_10(csr_w_data_16_10),
    .\idu2exu_cmd.imm_16_5 (\idu2exu_cmd.imm_16_5 ),
    .\idu2exu_cmd.imm_15_3 (\idu2exu_cmd.imm_15_3 ),
    .\idu2exu_cmd.imm_14_3 (\idu2exu_cmd.imm_14_3 ),
    .exu2csr_rw_addr_4_4(exu2csr_rw_addr_4_4),
    .csr_w_data_3_10(csr_w_data_3_10),
    .ifu2idu_instr_o_13_8(ifu2idu_instr_o_13_8),
    .n1258_12(n1258_12),
    .funct3_2_5(funct3_2_5),
    .exu2csr_rw_addr_1_5(exu2csr_rw_addr_1_5),
    .exu2csr_rw_addr_0_23(exu2csr_rw_addr_0_23),
    .\idu2exu_cmd.imm_23_3 (\idu2exu_cmd.imm_23_3 ),
    .\idu2exu_cmd.imm_18_3 (\idu2exu_cmd.imm_18_3 ),
    .\idu2exu_cmd.imm_13_6 (\idu2exu_cmd.imm_13_6 ),
    .funct3_2_4(funct3_2_4),
    .\idu2exu_cmd.lsu_cmd_2_5 (\idu2exu_cmd.lsu_cmd_2_5 ),
    .q_rptr_upd_10(q_rptr_upd_10),
    .mprf2exu_rs1_data_o_0_155(mprf2exu_rs1_data_o_0_155),
    .exu2mprf_rd_addr_3_12(exu2mprf_rd_addr_3_12),
    .mprf2exu_rs1_data_o_0_161(mprf2exu_rs1_data_o_0_161),
    .\idu2exu_cmd.imm_31_10 (\idu2exu_cmd.imm_31_10 ),
    .mprf2exu_rs1_data_o_0_131(mprf2exu_rs1_data_o_0_131),
    .csr_mcause_ec_next_0_16(csr_mcause_ec_next_0_16),
    .csr_mcause_ec_next_0_15(csr_mcause_ec_next_0_15),
    .\idu2exu_cmd.lsu_cmd_0_6 (\idu2exu_cmd.lsu_cmd_0_6 ),
    .exu2mprf_rd_addr_3_24(exu2mprf_rd_addr_3_24),
    .mprf2exu_rs1_data_o_0_189(mprf2exu_rs1_data_o_0_189),
    .mprf2exu_rs1_data_o_0_191(mprf2exu_rs1_data_o_0_191),
    .\idu2exu_cmd.imm_31_21 (\idu2exu_cmd.imm_31_21 ),
    .\idu2exu_cmd.imm_29_6 (\idu2exu_cmd.imm_29_6 ),
    .funct3_2_6(funct3_2_6),
    .funct3_2_7(funct3_2_7),
    .exu2csr_rw_addr_10_3(exu2csr_rw_addr_10_3),
    .csr_w_data_2_12(csr_w_data_2_12),
    .exu2csr_rw_addr_0_20(exu2csr_rw_addr_0_20),
    .exu2csr_rw_addr_4_5(exu2csr_rw_addr_4_5),
    .exu2csr_rw_addr_11_4(exu2csr_rw_addr_11_4),
    .ifu2idu_instr_o_14_6(ifu2idu_instr_o_14_6),
    .exu2mprf_rd_addr_3_10(exu2mprf_rd_addr_3_10),
    .mprf2exu_rs1_data_o_0_157(mprf2exu_rs1_data_o_0_157),
    .csr_w_data_29_25(csr_w_data_29_25),
    .exu2csr_rw_addr_1_7(exu2csr_rw_addr_1_7),
    .n102_13(n102_13),
    .mprf2exu_rs1_data_o_0_163(mprf2exu_rs1_data_o_0_163),
    .mprf2exu_rs1_data_o_0_167(mprf2exu_rs1_data_o_0_167),
    .exu2csr_rw_addr_6_4(exu2csr_rw_addr_6_4),
    .exu2mprf_rd_addr_3_26(exu2mprf_rd_addr_3_26),
    .exu2mprf_rd_addr_3_20(exu2mprf_rd_addr_3_20),
    .mprf2exu_rs1_data_o_0_173(mprf2exu_rs1_data_o_0_173),
    .mprf2exu_rs1_data_o_0_177(mprf2exu_rs1_data_o_0_177),
    .mprf2exu_rs1_data_o_0_179(mprf2exu_rs1_data_o_0_179),
    .mprf2exu_rs1_data_o_0_187(mprf2exu_rs1_data_o_0_187),
    .mprf2exu_rs1_data_o_0_201(mprf2exu_rs1_data_o_0_201),
    .exu2csr_rw_addr_5_10(exu2csr_rw_addr_5_10),
    .mprf2exu_rs1_data_o_0_209(mprf2exu_rs1_data_o_0_209),
    .mprf2exu_rs1_data_o_0_217(mprf2exu_rs1_data_o_0_217),
    .timer_dmem_wdata_11_4(timer_dmem_wdata_11_4),
    .timer_dmem_wdata_11_5(timer_dmem_wdata_11_5),
    .timer_dmem_wdata_11_17(timer_dmem_wdata_11_17),
    .exu2csr_rw_addr_5_4(exu2csr_rw_addr_5_4),
    .exu2mprf_rd_addr_0_16(exu2mprf_rd_addr_0_16),
    .timer_dmem_wdata_11_16(timer_dmem_wdata_11_16),
    .exu2csr_rw_addr_10_9(exu2csr_rw_addr_10_9),
    .exu2csr_rw_addr_11_9(exu2csr_rw_addr_11_9),
    .n255_13(n255_13),
    .timer_dmem_wdata_7_11(timer_dmem_wdata_7_11),
    .mprf2exu_rs1_data_o_0_133(mprf2exu_rs1_data_o_0_133),
    .mprf2exu_rs1_data_o_0_175(mprf2exu_rs1_data_o_0_175),
    .mprf2exu_rs1_data_o_0_181(mprf2exu_rs1_data_o_0_181),
    .mprf2exu_rs1_data_o_0_135(mprf2exu_rs1_data_o_0_135),
    .mprf2exu_rs1_data_o_0_137(mprf2exu_rs1_data_o_0_137),
    .mprf2exu_rs1_data_o_0_139(mprf2exu_rs1_data_o_0_139),
    .mprf2exu_rs1_data_o_0_203(mprf2exu_rs1_data_o_0_203),
    .mprf2exu_rs1_data_o_0_207(mprf2exu_rs1_data_o_0_207),
    .mprf2exu_rs1_data_o_0_141(mprf2exu_rs1_data_o_0_141),
    .mprf2exu_rs1_data_o_0_143(mprf2exu_rs1_data_o_0_143),
    .mprf2exu_rs1_data_o_0_213(mprf2exu_rs1_data_o_0_213),
    .mprf2exu_rs1_data_o_0_219(mprf2exu_rs1_data_o_0_219),
    .n8_2(n8_2),
    .mprf2exu_rs1_data_o_0_145(mprf2exu_rs1_data_o_0_145),
    .n102_1(n102_1),
    .n103_1(n103_1),
    .timer_dmem_wdata_0_4(timer_dmem_wdata_0_4),
    .n103_13(n103_13),
    .exu2csr_rw_addr_11_13(exu2csr_rw_addr_11_13),
    .ifu2idu_instr_o_14_7(ifu2idu_instr_o_14_7),
    .exu2csr_rw_addr_11_12(exu2csr_rw_addr_11_12),
    .n1258_18(n1258_18),
    .n1258_17(n1258_17),
    .\idu2exu_cmd.imm_13_8 (\idu2exu_cmd.imm_13_8 ),
    .timer_dmem_wdata_7_6(timer_dmem_wdata_7_6),
    .exu2csr_rw_addr_9_3(exu2csr_rw_addr_9_3),
    .csr_w_data_2_11(csr_w_data_2_11),
    .\idu2exu_cmd.imm_17_3 (\idu2exu_cmd.imm_17_3 ),
    .exu2csr_rw_addr_10_8(exu2csr_rw_addr_10_8),
    .exu2csr_rw_addr_9_6(exu2csr_rw_addr_9_6),
    .exu2csr_rw_addr_0_9(exu2csr_rw_addr_0_9),
    .exu2csr_rw_addr_11_11(exu2csr_rw_addr_11_11),
    .n39_1(n39_1),
    .mprf2exu_rs1_data_o_0_218(mprf2exu_rs1_data_o_0_218),
    .n38_1(n38_1),
    .n10_1(n10_1),
    .n11_1(n11_1),
    .n12_1(n12_1),
    .n14_1(n14_1),
    .n17_1(n17_1),
    .n18_1(n18_1),
    .n19_1(n19_1),
    .n20_1(n20_1),
    .n21_1(n21_1),
    .n24_1(n24_1),
    .n31_1(n31_1),
    .n32_1(n32_1),
    .n37_1(n37_1),
    .n13_1(n13_1),
    .n15_1(n15_1),
    .n16_1(n16_1),
    .n22_1(n22_1),
    .n23_1(n23_1),
    .n25_1(n25_1),
    .n26_1(n26_1),
    .n27_1(n27_1),
    .n28_1(n28_1),
    .n29_1(n29_1),
    .n30_1(n30_1),
    .n9_1(n9_1),
    .n33_1(n33_1),
    .n34_1(n34_1),
    .n35_1(n35_1),
    .\idu2exu_cmd.imm_19_15 (\idu2exu_cmd.imm_19_15 ),
    .n36_1(n36_1),
    .q_rptr_upd_7(q_rptr_upd_7),
    .exu2csr_rw_addr_11_3(exu2csr_rw_addr_11_3),
    .ifu2idu_instr_o_14_8(ifu2idu_instr_o_14_8),
    .exu2csr_rw_addr_0_25(exu2csr_rw_addr_0_25),
    .\idu2exu_cmd.imm_16_4 (\idu2exu_cmd.imm_16_4 ),
    .exu2csr_rw_addr_2_4(exu2csr_rw_addr_2_4),
    .exu2csr_rw_addr_3_4(exu2csr_rw_addr_3_4),
    .\idu2exu_cmd.imm_12_3 (\idu2exu_cmd.imm_12_3 ),
    .csr_w_data_0_10(csr_w_data_0_10),
    .csr_w_data_1_10(csr_w_data_1_10),
    .exu2csr_rw_addr_11_16(exu2csr_rw_addr_11_16),
    .csr_mepc_next_31_14(csr_mepc_next_31_14),
    .n11_7(n11_7),
    .imem_addr_next_3_8(imem_addr_next_3_8),
    .imem_addr_next_2_5(imem_addr_next_2_5),
    .req_fifo_full(req_fifo_full_3),
    .\idu2exu_cmd.lsu_cmd_1_9 (\idu2exu_cmd.lsu_cmd_1_9 ),
    .\idu2exu_cmd.lsu_cmd_2_4 (\idu2exu_cmd.lsu_cmd_2_4 ),
    .n47_11(n47_11),
    .n47_16(n47_16),
    .exu2csr_rw_addr_0_6(exu2csr_rw_addr_0_6),
    .exu2csr_rw_addr_0_7(exu2csr_rw_addr_0_7),
    .fsm(fsm),
    .exu2csr_rw_addr_3_15(exu2csr_rw_addr_3_15),
    .n234_14(n234_14),
    .\idu2exu_cmd.lsu_cmd_0_4 (\idu2exu_cmd.lsu_cmd_0_4 ),
    .fsm_1(fsm_4),
    .port_sel_0_8(port_sel_0_8),
    .port_sel_1_8(port_sel_1_8),
    .mprf2exu_rs1_data_o_0_215(mprf2exu_rs1_data_o_0_215),
    .mprf2exu_rs1_data_o_0_211(mprf2exu_rs1_data_o_0_211),
    .mprf2exu_rs1_data_o_0_205(mprf2exu_rs1_data_o_0_205),
    .mprf2exu_rs1_data_o_0_199(mprf2exu_rs1_data_o_0_199),
    .mprf2exu_rs1_data_o_0_197(mprf2exu_rs1_data_o_0_197),
    .mprf2exu_rs1_data_o_0_195(mprf2exu_rs1_data_o_0_195),
    .mprf2exu_rs1_data_o_0_193(mprf2exu_rs1_data_o_0_193),
    .mprf2exu_rs1_data_o_0_185(mprf2exu_rs1_data_o_0_185),
    .mprf2exu_rs1_data_o_0_183(mprf2exu_rs1_data_o_0_183),
    .mprf2exu_rs1_data_o_0_171(mprf2exu_rs1_data_o_0_171),
    .mprf2exu_rs1_data_o_0_169(mprf2exu_rs1_data_o_0_169),
    .mprf2exu_rs1_data_o_0_165(mprf2exu_rs1_data_o_0_165),
    .mprf2exu_rs1_data_o_0_159(mprf2exu_rs1_data_o_0_159),
    .mprf2exu_rs1_data_o_0_221(mprf2exu_rs1_data_o_0_221),
    .mprf2exu_rs1_data_o_0_223(mprf2exu_rs1_data_o_0_223),
    .mprf2exu_rs1_data_o_0_225(mprf2exu_rs1_data_o_0_225),
    .mprf2exu_rs1_data_o_0_229(mprf2exu_rs1_data_o_0_229),
    .mprf2exu_rs1_data_o_0_231(mprf2exu_rs1_data_o_0_231),
    .mprf2exu_rs1_data_o_0_227(mprf2exu_rs1_data_o_0_227),
    .\idu2exu_cmd.lsu_cmd_1_6 (\idu2exu_cmd.lsu_cmd_1_6 ),
    .n258_13(n258_13),
    .n104_13(n104_13),
    .timer_dmem_wdata(timer_dmem_wdata[31:0]),
    .\idu2exu_cmd.imm_12 (\idu2exu_cmd.imm [12]),
    .\idu2exu_cmd.imm_13 (\idu2exu_cmd.imm [13]),
    .\idu2exu_cmd.imm_14 (\idu2exu_cmd.imm [14]),
    .\idu2exu_cmd.imm_15 (\idu2exu_cmd.imm [15]),
    .\idu2exu_cmd.imm_16 (\idu2exu_cmd.imm [16]),
    .\idu2exu_cmd.imm_17 (\idu2exu_cmd.imm [17]),
    .\idu2exu_cmd.imm_18 (\idu2exu_cmd.imm [18]),
    .\idu2exu_cmd.imm_19 (\idu2exu_cmd.imm [19]),
    .\idu2exu_cmd.imm_20 (\idu2exu_cmd.imm [20]),
    .\idu2exu_cmd.imm_21 (\idu2exu_cmd.imm [21]),
    .\idu2exu_cmd.imm_22 (\idu2exu_cmd.imm [22]),
    .\idu2exu_cmd.imm_23 (\idu2exu_cmd.imm [23]),
    .\idu2exu_cmd.imm_24 (\idu2exu_cmd.imm [24]),
    .\idu2exu_cmd.imm_25 (\idu2exu_cmd.imm [25]),
    .\idu2exu_cmd.imm_26 (\idu2exu_cmd.imm [26]),
    .\idu2exu_cmd.imm_27 (\idu2exu_cmd.imm [27]),
    .\idu2exu_cmd.imm_28 (\idu2exu_cmd.imm [28]),
    .\idu2exu_cmd.imm_29 (\idu2exu_cmd.imm [29]),
    .\idu2exu_cmd.imm_31 (\idu2exu_cmd.imm [31]),
    .exu2csr_rw_addr(exu2csr_rw_addr[11:0]),
    .q_data_head_2(q_data_head_2[2]),
    .q_data_head_3(q_data_head_2[3]),
    .q_data_head_4(q_data_head_4),
    .q_data_head_5(q_data_head_5),
    .q_data_head_6(q_data_head_6),
    .q_data_head_12(q_data_head_12),
    .q_data_head_15(q_data_head_2[15]),
    .funct3({funct3_0[2],funct3[1:0]}),
    .timer_dmem_rdata(timer_dmem_rdata[31:0]),
    .port_sel_r(port_sel_r_5[1:0]),
    .dmem_rdata_shift_reg(dmem_rdata_shift_reg[1:0]),
    .ahb_dmem_hrdata(ahb_dmem_hrdata[7:0]),
    .dmem_rdata_local_1(dmem_rdata_local_1),
    .dmem_rdata_local_4(dmem_rdata_local_4),
    .dmem_rdata_local_5(dmem_rdata_local_5),
    .dmem_rdata_local_9(dmem_rdata_local_9),
    .dmem_rdata_local_10(dmem_rdata_local_10),
    .dmem_rdata_local_11(dmem_rdata_local_11),
    .dmem_rdata_local_13(dmem_rdata_local_13),
    .dmem_rdata_local_18(dmem_rdata_local_18),
    .dmem_rdata_local_19(dmem_rdata_local_19),
    .dmem_rdata_local_20(dmem_rdata_local_20),
    .dmem_rdata_local_22(dmem_rdata_local_22),
    .dmem_rdata_local_23(dmem_rdata_local_23),
    .dmem_rdata_local_24(dmem_rdata_local_24),
    .dmem_rdata_local_31(dmem_rdata_local_31),
    .tcm_imem_rdata_4(tcm_imem_rdata_4),
    .tcm_imem_rdata_5(tcm_imem_rdata_5),
    .tcm_imem_rdata_19(tcm_imem_rdata_19),
    .tcm_imem_rdata_31(tcm_imem_rdata_31),
    .\data_fifo.haddr (\data_fifo.haddr [1:0]),
    .\data_fifo.hwidth (\data_fifo.hwidth [1:0]),
    .\idu2exu_cmd.lsu_cmd (\idu2exu_cmd.lsu_cmd [3:0]),
    .timer_dmem_resp(timer_dmem_resp[1:0]),
    .tcm_dmem_resp(tcm_dmem_resp[0]),
    .State(State[1:0]),
    .port_sel(port_sel_7[1]),
    .pc_curr_upd_4(pc_curr_upd_4),
    .n615_4(n615_4),
    .n616_4(n616_4),
    .n617_4(n617_4),
    .n618_4(n618_4),
    .n619_4(n619_4),
    .n620_4(n620_4),
    .n630_4(n630_4),
    .n635_4(n635_4),
    .n636_4(n636_4),
    .n638_4(n638_4),
    .n639_4(n639_4),
    .pc_curr_next_5_4(pc_curr_next_5_4),
    .exu2mprf_rd_data_25_7(exu2mprf_rd_data_25_7),
    .exu2mprf_rd_data_11_4(exu2mprf_rd_data_11_4),
    .exu2mprf_rs2_addr_3_6(exu2mprf_rs2_addr_3_6),
    .exu2mprf_rs1_addr_3_5(exu2mprf_rs1_addr_3_5),
    .ialu_main_op2_31_5(ialu_main_op2_31_5),
    .ialu_addr_op1_31_6(ialu_addr_op1_31_6),
    .ialu_addr_op1_31_7(ialu_addr_op1_31_7),
    .n615_5(n615_5),
    .n615_7(n615_7),
    .n617_5(n617_5),
    .n623_5(n623_5),
    .exu2mprf_rd_data_8_11(exu2mprf_rd_data_8_11),
    .exu2mprf_rs2_addr_0_7(exu2mprf_rs2_addr_0_7),
    .exu2mprf_rs2_addr_0_8(exu2mprf_rs2_addr_0_8),
    .ialu_main_op2_31_10(ialu_main_op2_31_10),
    .pc_curr_next_4_6(pc_curr_next_4_6),
    .exu2mprf_rd_data_0_12(exu2mprf_rd_data_0_12),
    .exu2mprf_rd_data_0_15(exu2mprf_rd_data_0_15),
    .ialu_main_op2_31_12(ialu_main_op2_31_12),
    .wfi_run_start_next_7(wfi_run_start_next_7),
    .exu2mprf_rd_data_28_36(exu2mprf_rd_data_28_36),
    .pc_curr_next_4_9(pc_curr_next_4_9),
    .wfi_halted_ff(wfi_halted_ff),
    .ialu_addr_op1_31_13(ialu_addr_op1_31_13),
    .ialu_addr_op1_31_15(ialu_addr_op1_31_15),
    .ialu_main_op2_31_16(ialu_main_op2_31_16),
    .n623_12(n623_12),
    .pc_curr_next_4_15(pc_curr_next_4_15),
    .pc_curr_next_3_6(pc_curr_next_3_6),
    .pc_curr_next_2_6(pc_curr_next_2_6),
    .n40_2(n40_2),
    .dmem_cmd_store_4(dmem_cmd_store_4),
    .dmem_cmd_store_7(dmem_cmd_store_7),
    .dmem_cmd_store_10(dmem_cmd_store_10),
    .lsu_cmd_upd_8(lsu_cmd_upd_8),
    .lsu_fsm_next_6(lsu_fsm_next_6),
    .lsu_fsm_next_7(lsu_fsm_next_7),
    .lsu_cmd_upd_9(lsu_cmd_upd_9),
    .lsu_cmd_upd_10(lsu_cmd_upd_10),
    .lsu_cmd_upd_14(lsu_cmd_upd_14),
    .dmem_cmd_store(dmem_cmd_store),
    .dmem_cmd_store_16(dmem_cmd_store_16),
    .lsu_cmd_upd_18(lsu_cmd_upd_18),
    .n59_14(n59_14),
    .n55_14(n55_14),
    .n51_14(n51_14),
    .n47_14(n47_14_8),
    .n39_14(n39_14),
    .n43_14(n43_14),
    .n31_17(n31_17),
    .init_pc_v(init_pc_v[3:2]),
    .curr_pc_1(curr_pc[1]),
    .curr_pc_2(curr_pc[2]),
    .curr_pc_3(curr_pc[3]),
    .curr_pc_8(curr_pc[8]),
    .curr_pc_11(curr_pc[11]),
    .curr_pc_12(curr_pc[12]),
    .curr_pc_13(curr_pc[13]),
    .curr_pc_14(curr_pc[14]),
    .curr_pc_16(curr_pc[16]),
    .curr_pc_17(curr_pc[17]),
    .curr_pc_18(curr_pc[18]),
    .curr_pc_19(curr_pc[19]),
    .curr_pc_20(curr_pc[20]),
    .curr_pc_21(curr_pc[21]),
    .curr_pc_23(curr_pc[23]),
    .curr_pc_24(curr_pc[24]),
    .curr_pc_28(curr_pc[28]),
    .curr_pc_31(curr_pc[31]),
    .inc_pc_1_1(inc_pc[1]),
    .inc_pc_2_6(inc_pc[2]),
    .inc_pc_3_1(inc_pc[3]),
    .inc_pc_8_1(inc_pc[8]),
    .inc_pc_11_1(inc_pc[11]),
    .inc_pc_12_1(inc_pc[12]),
    .inc_pc_13_1(inc_pc[13]),
    .inc_pc_14_1(inc_pc[14]),
    .inc_pc_16_1(inc_pc[16]),
    .inc_pc_17_1(inc_pc[17]),
    .inc_pc_18_1(inc_pc[18]),
    .inc_pc_19_1(inc_pc[19]),
    .inc_pc_20_1(inc_pc[20]),
    .inc_pc_21_1(inc_pc[21]),
    .inc_pc_23_1(inc_pc[23]),
    .inc_pc_24_1(inc_pc[24]),
    .inc_pc_31_1(inc_pc[31]),
    .ialu_main_op2(ialu_main_op2[1:0]),
    .exu2mprf_rd_data(exu2mprf_rd_data[31:0]),
    .exu2mprf_rs2_addr(exu2mprf_rs2_addr[3:0]),
    .exu2mprf_rs1_addr(exu2mprf_rs1_addr[3:0]),
    .lsu_cmd_ff(lsu_cmd_ff[3:0]),
    .timer_dmem_addr(timer_dmem_addr[4:0]),
    .tcm_dmem_addr(tcm_dmem_addr[7:5]),
    .ahb_dmem_addr(ahb_dmem_addr[31:8])
);
  scr1_pipe_mprf i_pipe_mprf (
    .CLK_d(CLK_d),
    .n31_17(n31_17),
    .n59_14(n59_14),
    .n55_14(n55_14),
    .n51_14(n51_14),
    .n47_14(n47_14_8),
    .n43_14(n43_14),
    .n39_14(n39_14),
    .pc_curr_upd_4(pc_curr_upd_4),
    .csr_mepc_next_31_14(csr_mepc_next_31_14),
    .csr_mepc_next_31_15(csr_mepc_next_31_15),
    .\idu2exu_cmd.imm_13_8 (\idu2exu_cmd.imm_13_8 ),
    .\idu2exu_cmd.imm_16_5 (\idu2exu_cmd.imm_16_5 ),
    .n1258_4(n1258_4),
    .n1258_5(n1258_5),
    .n47_10(n47_10),
    .exu2csr_rw_addr_9_3(exu2csr_rw_addr_9_3),
    .exu2mprf_rd_addr_3_22(exu2mprf_rd_addr_3_22),
    .exu2mprf_rd_addr_3_7(exu2mprf_rd_addr_3_7),
    .exu2mprf_rd_addr_3_20(exu2mprf_rd_addr_3_20),
    .csr_mtval_next_31_16(csr_mtval_next_31_16),
    .csr_mcause_ec_next_0_13(csr_mcause_ec_next_0_13),
    .exu2mprf_rs1_addr_3_5(exu2mprf_rs1_addr_3_5),
    .csr_w_data_0_10(csr_w_data_0_10),
    .csr_w_data_2_10(csr_w_data_2_10),
    .csr_w_data_1_10(csr_w_data_1_10),
    .n1258_12(n1258_12),
    .exu2mprf_rs2_addr_3_6(exu2mprf_rs2_addr_3_6),
    .ialu_main_op2_31_10(ialu_main_op2_31_10),
    .exu2mprf_rd_addr_3_28(exu2mprf_rd_addr_3_28),
    .\idu2exu_cmd.imm_31_21 (\idu2exu_cmd.imm_31_21 ),
    .exu2csr_rw_addr_11_4(exu2csr_rw_addr_11_4),
    .n769_19(n769_19),
    .exu2mprf_rd_addr_3_12(exu2mprf_rd_addr_3_12),
    .exu2csr_rw_addr_10_9(exu2csr_rw_addr_10_9),
    .exu2csr_rw_addr_5_4(exu2csr_rw_addr_5_4),
    .ifu2idu_instr_o_13_8(ifu2idu_instr_o_13_8),
    .exu2csr_rw_addr_0_9(exu2csr_rw_addr_0_9),
    .\idu2exu_cmd.lsu_cmd_0_6 (\idu2exu_cmd.lsu_cmd_0_6 ),
    .n78_13(n78_13),
    .\idu2exu_cmd.imm_22_4 (\idu2exu_cmd.imm_22_4 ),
    .\idu2exu_cmd.imm_31_7 (\idu2exu_cmd.imm_31_7 ),
    .exu2mprf_rs2_addr_0_8(exu2mprf_rs2_addr_0_8),
    .n1258_7(n1258_7),
    .exu2csr_rw_addr_0_14(exu2csr_rw_addr_0_14),
    .ifu2idu_instr_o_14_6(ifu2idu_instr_o_14_6),
    .funct3_2_5(funct3_2_5),
    .n1258_19(n1258_19),
    .csr_mcause_ec_next_3_17(csr_mcause_ec_next_3_17),
    .csr_mcause_ec_next_3_24(csr_mcause_ec_next_3_24),
    .\idu2exu_cmd.imm_23_6 (\idu2exu_cmd.imm_23_6 ),
    .instr_hi_rvi_lo_ff_11(instr_hi_rvi_lo_ff_11),
    .ialu_main_op2_31_12(ialu_main_op2_31_12),
    .exu2csr_rw_addr_6_4(exu2csr_rw_addr_6_4),
    .\idu2exu_cmd.imm_19_6 (\idu2exu_cmd.imm_19_6 ),
    .funct3_2_4(funct3_2_4),
    .exu2csr_rw_addr_11_9(exu2csr_rw_addr_11_9),
    .dmem_cmd_store_7(dmem_cmd_store_7),
    .exu2csr_rw_addr_11_12(exu2csr_rw_addr_11_12),
    .exu2csr_rw_addr_2_5(exu2csr_rw_addr_2_5),
    .exu2csr_rw_addr_7_18(exu2csr_rw_addr_7_18),
    .exu2csr_rw_addr_3_6(exu2csr_rw_addr_3_6),
    .\idu2exu_cmd.imm_20_4 (\idu2exu_cmd.imm_20_4 ),
    .n47_11(n47_11),
    .\idu2exu_cmd.imm_19_15 (\idu2exu_cmd.imm_19_15 ),
    .ifu2idu_instr_o_14_7(ifu2idu_instr_o_14_7),
    .ifu2idu_instr_o_14_8(ifu2idu_instr_o_14_8),
    .\idu2exu_cmd.imm_19_4 (\idu2exu_cmd.imm_19_4 ),
    .exu2mprf_rd_data_11_4(exu2mprf_rd_data_11_4),
    .exu2mprf_rd_data_25_7(exu2mprf_rd_data_25_7),
    .exu2mprf_rd_data_8_11(exu2mprf_rd_data_8_11),
    .exu2mprf_rd_data(exu2mprf_rd_data[31:0]),
    .exu2mprf_rd_addr(exu2mprf_rd_addr[3:0]),
    .exu2mprf_rs1_addr(exu2mprf_rs1_addr[3:0]),
    .exu2mprf_rs2_addr(exu2mprf_rs2_addr[3:0]),
    .ialu_main_op2(ialu_main_op2[1:0]),
    .q_data_head_2(q_data_head_2[2]),
    .q_data_head_3(q_data_head_2[3]),
    .q_data_head_4(q_data_head_4),
    .q_data_head_5(q_data_head_5),
    .q_data_head_6(q_data_head_6),
    .q_data_head_10(q_data_head_2[10]),
    .q_data_head_11(q_data_head_2[11]),
    .q_data_head_12(q_data_head_12),
    .funct3(funct3[1:0]),
    .tcm_imem_rdata_5(tcm_imem_rdata_5),
    .tcm_imem_rdata_19(tcm_imem_rdata_19),
    .q_data_next(q_data_next[6:4]),
    .n39_1(n39_1),
    .n38_1(n38_1),
    .n37_1(n37_1),
    .n36_1(n36_1),
    .n35_1(n35_1),
    .n34_1(n34_1),
    .n33_1(n33_1),
    .n32_1(n32_1),
    .n31_1(n31_1),
    .n30_1(n30_1),
    .n29_1(n29_1),
    .n28_1(n28_1),
    .n27_1(n27_1),
    .n26_1(n26_1),
    .n25_1(n25_1),
    .n24_1(n24_1),
    .n23_1(n23_1),
    .n22_1(n22_1),
    .n21_1(n21_1),
    .n20_1(n20_1),
    .n19_1(n19_1),
    .n18_1(n18_1),
    .n17_1(n17_1),
    .n16_1(n16_1),
    .n15_1(n15_1),
    .n14_1(n14_1),
    .n13_1(n13_1),
    .n12_1(n12_1),
    .n11_1(n11_1),
    .n10_1(n10_1),
    .n9_1(n9_1),
    .n8_2(n8_2),
    .n103_1(n103_1),
    .n102_1(n102_1),
    .mprf2exu_rs1_data_o_0_131(mprf2exu_rs1_data_o_0_131),
    .mprf2exu_rs1_data_o_0_133(mprf2exu_rs1_data_o_0_133),
    .mprf2exu_rs1_data_o_0_135(mprf2exu_rs1_data_o_0_135),
    .mprf2exu_rs1_data_o_0_137(mprf2exu_rs1_data_o_0_137),
    .mprf2exu_rs1_data_o_0_139(mprf2exu_rs1_data_o_0_139),
    .mprf2exu_rs1_data_o_0_141(mprf2exu_rs1_data_o_0_141),
    .mprf2exu_rs1_data_o_0_143(mprf2exu_rs1_data_o_0_143),
    .mprf2exu_rs1_data_o_0_145(mprf2exu_rs1_data_o_0_145),
    .mprf2exu_rs1_data_o_0_155(mprf2exu_rs1_data_o_0_155),
    .mprf2exu_rs1_data_o_0_157(mprf2exu_rs1_data_o_0_157),
    .mprf2exu_rs1_data_o_0_159(mprf2exu_rs1_data_o_0_159),
    .mprf2exu_rs1_data_o_0_161(mprf2exu_rs1_data_o_0_161),
    .mprf2exu_rs1_data_o_0_163(mprf2exu_rs1_data_o_0_163),
    .mprf2exu_rs1_data_o_0_165(mprf2exu_rs1_data_o_0_165),
    .mprf2exu_rs1_data_o_0_167(mprf2exu_rs1_data_o_0_167),
    .mprf2exu_rs1_data_o_0_169(mprf2exu_rs1_data_o_0_169),
    .mprf2exu_rs1_data_o_0_171(mprf2exu_rs1_data_o_0_171),
    .mprf2exu_rs1_data_o_0_173(mprf2exu_rs1_data_o_0_173),
    .mprf2exu_rs1_data_o_0_175(mprf2exu_rs1_data_o_0_175),
    .mprf2exu_rs1_data_o_0_177(mprf2exu_rs1_data_o_0_177),
    .mprf2exu_rs1_data_o_0_179(mprf2exu_rs1_data_o_0_179),
    .mprf2exu_rs1_data_o_0_181(mprf2exu_rs1_data_o_0_181),
    .mprf2exu_rs1_data_o_0_183(mprf2exu_rs1_data_o_0_183),
    .mprf2exu_rs1_data_o_0_185(mprf2exu_rs1_data_o_0_185),
    .mprf2exu_rs1_data_o_0_187(mprf2exu_rs1_data_o_0_187),
    .mprf2exu_rs1_data_o_0_189(mprf2exu_rs1_data_o_0_189),
    .mprf2exu_rs1_data_o_0_191(mprf2exu_rs1_data_o_0_191),
    .mprf2exu_rs1_data_o_0_193(mprf2exu_rs1_data_o_0_193),
    .mprf2exu_rs1_data_o_0_195(mprf2exu_rs1_data_o_0_195),
    .mprf2exu_rs1_data_o_0_197(mprf2exu_rs1_data_o_0_197),
    .mprf2exu_rs1_data_o_0_199(mprf2exu_rs1_data_o_0_199),
    .mprf2exu_rs1_data_o_0_201(mprf2exu_rs1_data_o_0_201),
    .mprf2exu_rs1_data_o_0_203(mprf2exu_rs1_data_o_0_203),
    .mprf2exu_rs1_data_o_0_205(mprf2exu_rs1_data_o_0_205),
    .mprf2exu_rs1_data_o_0_207(mprf2exu_rs1_data_o_0_207),
    .mprf2exu_rs1_data_o_0_209(mprf2exu_rs1_data_o_0_209),
    .mprf2exu_rs1_data_o_0_211(mprf2exu_rs1_data_o_0_211),
    .mprf2exu_rs1_data_o_0_213(mprf2exu_rs1_data_o_0_213),
    .mprf2exu_rs1_data_o_0_215(mprf2exu_rs1_data_o_0_215),
    .mprf2exu_rs1_data_o_0_217(mprf2exu_rs1_data_o_0_217),
    .wr_req_vd_4(wr_req_vd_4),
    .mprf2exu_rs1_data_o_0_218(mprf2exu_rs1_data_o_0_218),
    .timer_dmem_wdata_0_4(timer_dmem_wdata_0_4),
    .timer_dmem_wdata_7_4(timer_dmem_wdata_7_4),
    .timer_dmem_wdata_11_4(timer_dmem_wdata_11_4),
    .timer_dmem_wdata_11_5(timer_dmem_wdata_11_5),
    .mprf2exu_rs1_data_o_0_219(mprf2exu_rs1_data_o_0_219),
    .timer_dmem_wdata_7_6(timer_dmem_wdata_7_6),
    .timer_dmem_wdata_11_16(timer_dmem_wdata_11_16),
    .timer_dmem_wdata_11_17(timer_dmem_wdata_11_17),
    .timer_dmem_wdata_11_18(timer_dmem_wdata_11_18),
    .timer_dmem_wdata_7_11(timer_dmem_wdata_7_11),
    .mprf2exu_rs1_data_o_0_221(mprf2exu_rs1_data_o_0_221),
    .mprf2exu_rs1_data_o_0_223(mprf2exu_rs1_data_o_0_223),
    .mprf2exu_rs1_data_o_0_225(mprf2exu_rs1_data_o_0_225),
    .mprf2exu_rs1_data_o_0_227(mprf2exu_rs1_data_o_0_227),
    .mprf2exu_rs1_data_o_0_229(mprf2exu_rs1_data_o_0_229),
    .mprf2exu_rs1_data_o_0_231(mprf2exu_rs1_data_o_0_231),
    .timer_dmem_wdata(timer_dmem_wdata[31:0])
);
  scr1_pipe_csr i_pipe_csr (
    .CLK_d(CLK_d),
    .n168_6(n168_6),
    .\idu2exu_cmd.imm_16_3 (\idu2exu_cmd.imm_16_3 ),
    .\idu2exu_cmd.imm_14_8 (\idu2exu_cmd.imm_14_8 ),
    .exu2csr_rw_addr_9_3(exu2csr_rw_addr_9_3),
    .\idu2exu_cmd.imm_17_3 (\idu2exu_cmd.imm_17_3 ),
    .exu2csr_rw_addr_1_5(exu2csr_rw_addr_1_5),
    .exu2csr_rw_addr_7_5(exu2csr_rw_addr_7_5),
    .n47_10(n47_10),
    .\idu2exu_cmd.imm_15_4 (\idu2exu_cmd.imm_15_4 ),
    .n739_3(n739_3),
    .lsu_fsm_next_6(lsu_fsm_next_6),
    .\idu2exu_cmd.imm_16_5 (\idu2exu_cmd.imm_16_5 ),
    .wr_req_vd_4(wr_req_vd_4),
    .exu2csr_rw_addr_8_3(exu2csr_rw_addr_8_3),
    .exu2csr_rw_addr_1_7(exu2csr_rw_addr_1_7),
    .exu2mprf_rs2_addr_0_7(exu2mprf_rs2_addr_0_7),
    .ifu_fsm_curr(ifu_fsm_curr),
    .\idu2exu_cmd.imm_23_6 (\idu2exu_cmd.imm_23_6 ),
    .instr_hi_rvi_lo_ff_11(instr_hi_rvi_lo_ff_11),
    .ifu2idu_instr_o_13_8(ifu2idu_instr_o_13_8),
    .wfi_halted_ff(wfi_halted_ff),
    .\idu2exu_cmd.imm_20_4 (\idu2exu_cmd.imm_20_4 ),
    .\idu2exu_cmd.imm_31_7 (\idu2exu_cmd.imm_31_7 ),
    .\idu2exu_cmd.imm_25_3 (\idu2exu_cmd.imm_25_3 ),
    .ifu2idu_instr_o_14_6(ifu2idu_instr_o_14_6),
    .\idu2exu_cmd.lsu_cmd_0_6 (\idu2exu_cmd.lsu_cmd_0_6 ),
    .exu2csr_rw_addr_8_5(exu2csr_rw_addr_8_5),
    .lsu_cmd_upd_10(lsu_cmd_upd_10),
    .lsu_cmd_upd_9(lsu_cmd_upd_9),
    .exu2csr_rw_addr_11_3(exu2csr_rw_addr_11_3),
    .exu2csr_rw_addr_10_4(exu2csr_rw_addr_10_4),
    .exu2csr_rw_addr_6_3(exu2csr_rw_addr_6_3),
    .exu2csr_rw_addr_4_4(exu2csr_rw_addr_4_4),
    .exu2csr_rw_addr_5_3(exu2csr_rw_addr_5_3),
    .exu2csr_rw_addr_8_4(exu2csr_rw_addr_8_4),
    .exu2csr_rw_addr_6_4(exu2csr_rw_addr_6_4),
    .exu2csr_rw_addr_0_25(exu2csr_rw_addr_0_25),
    .exu2csr_rw_addr_6_15(exu2csr_rw_addr_6_15),
    .exu2mprf_rd_addr_3_10(exu2mprf_rd_addr_3_10),
    .funct3_2_5(funct3_2_5),
    .exu2csr_rw_addr_0_23(exu2csr_rw_addr_0_23),
    .exu2csr_rw_addr_7_17(exu2csr_rw_addr_7_17),
    .n1258_12(n1258_12),
    .mprf2exu_rs1_data_o_0_219(mprf2exu_rs1_data_o_0_219),
    .exu2csr_rw_addr_3_6(exu2csr_rw_addr_3_6),
    .new_pc_unaligned_ff(new_pc_unaligned_ff),
    .exu2csr_rw_addr_9_6(exu2csr_rw_addr_9_6),
    .exu2csr_rw_addr_10_8(exu2csr_rw_addr_10_8),
    .exu2csr_rw_addr_7_4(exu2csr_rw_addr_7_4),
    .exu2csr_rw_addr_5_4(exu2csr_rw_addr_5_4),
    .\idu2exu_cmd.imm_16_14 (\idu2exu_cmd.imm_16_14 ),
    .exu2csr_rw_addr_7_6(exu2csr_rw_addr_7_6),
    .exu2csr_rw_addr_7_24(exu2csr_rw_addr_7_24),
    .exu2csr_rw_addr_7_8(exu2csr_rw_addr_7_8),
    .exu2csr_rw_addr_10_3(exu2csr_rw_addr_10_3),
    .exu2csr_rw_addr_11_4(exu2csr_rw_addr_11_4),
    .exu2csr_rw_addr_4_3(exu2csr_rw_addr_4_3),
    .exu2csr_rw_addr_2_3(exu2csr_rw_addr_2_3),
    .exu2csr_rw_addr_2_4(exu2csr_rw_addr_2_4),
    .exu2csr_rw_addr_4_5(exu2csr_rw_addr_4_5),
    .exu2csr_rw_addr_11_8(exu2csr_rw_addr_11_8),
    .\idu2exu_cmd.imm_19_4 (\idu2exu_cmd.imm_19_4 ),
    .ahb_dmem_addr(ahb_dmem_addr[16]),
    .funct3({funct3_0[2],funct3[1:0]}),
    .exu2csr_rw_addr_0(exu2csr_rw_addr[0]),
    .exu2csr_rw_addr_1(exu2csr_rw_addr[1]),
    .exu2csr_rw_addr_2(exu2csr_rw_addr[2]),
    .exu2csr_rw_addr_3(exu2csr_rw_addr[3]),
    .exu2csr_rw_addr_5(exu2csr_rw_addr[5]),
    .exu2csr_rw_addr_6(exu2csr_rw_addr[6]),
    .exu2csr_rw_addr_7(exu2csr_rw_addr[7]),
    .exu2csr_rw_addr_8(exu2csr_rw_addr[8]),
    .exu2csr_rw_addr_9(exu2csr_rw_addr[9]),
    .lsu_cmd_ff(lsu_cmd_ff[3:0]),
    .timer_val_16(timer_val_16),
    .timer_val_48(timer_val_48),
    .q_ocpd_h(q_ocpd_h[2:0]),
    .tcm_imem_rdata_1(tcm_imem_rdata_1),
    .tcm_imem_rdata_5(tcm_imem_rdata_5),
    .tcm_imem_rdata_9(tcm_imem_rdata_9),
    .tcm_imem_rdata_10(tcm_imem_rdata_10),
    .tcm_imem_rdata_11(tcm_imem_rdata_11),
    .tcm_imem_rdata_13(tcm_imem_rdata_13),
    .tcm_imem_rdata_19(tcm_imem_rdata_19),
    .tcm_imem_rdata_20(tcm_imem_rdata_20),
    .tcm_imem_rdata_23(tcm_imem_rdata_23),
    .tcm_imem_rdata_31(tcm_imem_rdata_31),
    .q_data_next(q_data_next[11:0]),
    .q_data_head_0(q_data_head_0),
    .q_data_head_1(q_data_head_1),
    .q_data_head_4(q_data_head_4),
    .q_data_head_8(q_data_head_2[8]),
    .q_data_head_11(q_data_head_2[11]),
    .curr_pc(curr_pc[16]),
    .csr_w_data_16_10(csr_w_data_16_10),
    .csr_w_data_9_10(csr_w_data_9_10),
    .csr_w_data_9_12(csr_w_data_9_12),
    .csr_w_data_3_10(csr_w_data_3_10),
    .csr_w_data_2_10(csr_w_data_2_10),
    .csr_w_data_1_10(csr_w_data_1_10),
    .csr_w_data_0_10(csr_w_data_0_10),
    .csr_mepc_next_31_14(csr_mepc_next_31_14),
    .csr_mepc_next_31_15(csr_mepc_next_31_15),
    .csr_mcause_ec_next_0_13(csr_mcause_ec_next_0_13),
    .csr_w_data_2_11(csr_w_data_2_11),
    .csr_mepc_next_31_23(csr_mepc_next_31_23),
    .csr_mcause_ec_next_3_14(csr_mcause_ec_next_3_14),
    .csr_mcause_ec_next_3_15(csr_mcause_ec_next_3_15),
    .csr_mcause_ec_next_0_15(csr_mcause_ec_next_0_15),
    .csr_mcause_ec_next_0_16(csr_mcause_ec_next_0_16),
    .csr_mtval_next_31_16(csr_mtval_next_31_16),
    .csr_w_data_2_12(csr_w_data_2_12),
    .csr_w_data_1_14(csr_w_data_1_14),
    .csr_mcause_ec_next_3_17(csr_mcause_ec_next_3_17),
    .csr_mcause_ec_next_3_21(csr_mcause_ec_next_3_21),
    .csr_mcause_ec_next_0_18(csr_mcause_ec_next_0_18),
    .csr_mcause_ec_next_3_22(csr_mcause_ec_next_3_22),
    .csr_mcause_ec_next_3_24(csr_mcause_ec_next_3_24),
    .csr_mcause_ec_next_3_27(csr_mcause_ec_next_3_27),
    .csr_w_data_29_25(csr_w_data_29_25),
    .csr_mstatus_mie_next_15(csr_mstatus_mie_next_15)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* scr1_pipe_top */
module scr1_core_top (
  CLK_d,
  n27_3,
  port_sel_6,
  port_sel,
  req_fifo_full,
  tcm_imem_req_4,
  n27_7,
  port_sel_r,
  port_sel_4,
  port_sel_5,
  port_sel_15,
  n1258_12,
  n1258_18,
  n1258_17,
  req_fifo_full_9,
  fsm,
  n234_14,
  fsm_10,
  port_sel_0_8,
  port_sel_1_8,
  n1258_4,
  n1258_5,
  n1258_7,
  n1258_19,
  n1258_26,
  rst_n_dff,
  tcm_imem_rdata_1,
  tcm_imem_rdata_4,
  tcm_imem_rdata_5,
  tcm_imem_rdata_9,
  tcm_imem_rdata_10,
  tcm_imem_rdata_11,
  tcm_imem_rdata_13,
  tcm_imem_rdata_18,
  tcm_imem_rdata_19,
  tcm_imem_rdata_20,
  tcm_imem_rdata_22,
  tcm_imem_rdata_23,
  tcm_imem_rdata_24,
  tcm_imem_rdata_31,
  tcm_imem_resp,
  timer_dmem_rdata,
  port_sel_r_11,
  dmem_rdata_shift_reg,
  ahb_dmem_hrdata,
  dmem_rdata_local_1,
  dmem_rdata_local_4,
  dmem_rdata_local_5,
  dmem_rdata_local_9,
  dmem_rdata_local_10,
  dmem_rdata_local_11,
  dmem_rdata_local_13,
  dmem_rdata_local_18,
  dmem_rdata_local_19,
  dmem_rdata_local_20,
  dmem_rdata_local_22,
  dmem_rdata_local_23,
  dmem_rdata_local_24,
  dmem_rdata_local_31,
  \data_fifo.haddr ,
  \data_fifo.hwidth ,
  timer_dmem_resp,
  tcm_dmem_resp,
  State,
  port_sel_12,
  timer_val_16,
  timer_val_48,
  reset_n_ff,
  new_pc_unaligned_ff,
  q_rptr_upd_6,
  n908_5,
  n926_6,
  imem_addr_next_2_4,
  ifu2idu_instr_o_14_7,
  ifu2idu_instr_o_13_8,
  n11_7,
  q_rptr_upd_7,
  n902_11,
  n903_8,
  n908_11,
  n909_8,
  n910_8,
  n912_6,
  n913_9,
  n914_6,
  n915_7,
  n916_6,
  n917_6,
  n919_6,
  n920_6,
  n921_6,
  n922_6,
  n925_8,
  imem_addr_next_3_8,
  ifu_fsm_next_7,
  n168_6,
  n615_4,
  n618_4,
  n619_4,
  n620_4,
  n630_4,
  n635_4,
  n636_4,
  n639_4,
  pc_curr_next_5_4,
  n615_7,
  n623_5,
  pc_curr_next_4_15,
  n40_2,
  dmem_cmd_store_4,
  lsu_cmd_upd_8,
  lsu_fsm_next_6,
  lsu_fsm_next_7,
  lsu_cmd_upd_14,
  dmem_cmd_store,
  lsu_cmd_upd_18,
  csr_mepc_next_31_15,
  csr_mcause_ec_next_0_16,
  csr_mstatus_mie_next_15,
  timer_dmem_wdata_7_4,
  timer_dmem_wdata_11_4,
  timer_dmem_wdata_11_5,
  n47_10,
  \idu2exu_cmd.imm_24_3 ,
  \idu2exu_cmd.imm_19_4 ,
  \idu2exu_cmd.imm_16_5 ,
  exu2csr_rw_addr_11_4,
  exu2csr_rw_addr_6_4,
  \idu2exu_cmd.lsu_cmd_0_4 ,
  \idu2exu_cmd.lsu_cmd_2_4 ,
  exu2csr_rw_addr_6_8,
  exu2csr_rw_addr_3_6,
  exu2csr_rw_addr_3_7,
  exu2csr_rw_addr_2_5,
  exu2mprf_rd_addr_3_16,
  \idu2exu_cmd.lsu_cmd_1_5 ,
  \idu2exu_cmd.imm_29_7 ,
  exu2csr_rw_addr_11_11,
  exu2csr_rw_addr_0_14,
  exu2csr_rw_addr_11_12,
  exu2csr_rw_addr_0_21,
  exu2csr_rw_addr_0_23,
  \idu2exu_cmd.lsu_cmd_1_9 ,
  \idu2exu_cmd.lsu_cmd_0_14 ,
  imem_addr_ff_3,
  imem_addr_ff_4,
  imem_addr_ff_5,
  imem_addr_ff_6,
  imem_addr_ff_8,
  imem_addr_ff_9,
  imem_addr_ff_10,
  imem_addr_ff_11,
  imem_addr_ff_12,
  imem_addr_ff_13,
  imem_addr_ff_14,
  imem_addr_ff_15,
  imem_addr_ff_16,
  imem_addr_ff_17,
  imem_addr_ff_18,
  imem_addr_ff_19,
  imem_addr_ff_20,
  imem_addr_ff_21,
  imem_addr_ff_22,
  imem_addr_ff_23,
  imem_addr_ff_24,
  imem_addr_ff_25,
  imem_addr_ff_26,
  imem_addr_ff_27,
  imem_addr_ff_28,
  imem_addr_ff_29,
  imem_addr_ff_30,
  imem_addr_ff_31,
  imem_pnd_txns_cnt,
  q_data_head_0,
  q_data_head_1,
  q_data_head_4,
  q_data_head_5,
  q_data_head_6,
  q_data_head_12,
  timer_dmem_addr,
  tcm_dmem_addr,
  ahb_dmem_addr,
  timer_dmem_wdata,
  funct3
)
;
input CLK_d;
input n27_3;
input port_sel_6;
input port_sel;
input req_fifo_full;
input tcm_imem_req_4;
input n27_7;
input port_sel_r;
input port_sel_4;
input port_sel_5;
input port_sel_15;
input n1258_12;
input n1258_18;
input n1258_17;
input req_fifo_full_9;
input fsm;
input n234_14;
input fsm_10;
input port_sel_0_8;
input port_sel_1_8;
input n1258_4;
input n1258_5;
input n1258_7;
input n1258_19;
input n1258_26;
input [1:1] rst_n_dff;
input tcm_imem_rdata_1;
input tcm_imem_rdata_4;
input tcm_imem_rdata_5;
input tcm_imem_rdata_9;
input tcm_imem_rdata_10;
input tcm_imem_rdata_11;
input tcm_imem_rdata_13;
input tcm_imem_rdata_18;
input tcm_imem_rdata_19;
input tcm_imem_rdata_20;
input tcm_imem_rdata_22;
input tcm_imem_rdata_23;
input tcm_imem_rdata_24;
input tcm_imem_rdata_31;
input [0:0] tcm_imem_resp;
input [31:0] timer_dmem_rdata;
input [1:0] port_sel_r_11;
input [1:0] dmem_rdata_shift_reg;
input [7:0] ahb_dmem_hrdata;
input dmem_rdata_local_1;
input dmem_rdata_local_4;
input dmem_rdata_local_5;
input dmem_rdata_local_9;
input dmem_rdata_local_10;
input dmem_rdata_local_11;
input dmem_rdata_local_13;
input dmem_rdata_local_18;
input dmem_rdata_local_19;
input dmem_rdata_local_20;
input dmem_rdata_local_22;
input dmem_rdata_local_23;
input dmem_rdata_local_24;
input dmem_rdata_local_31;
input [1:0] \data_fifo.haddr ;
input [1:0] \data_fifo.hwidth ;
input [1:0] timer_dmem_resp;
input [0:0] tcm_dmem_resp;
input [1:0] State;
input [1:1] port_sel_12;
input timer_val_16;
input timer_val_48;
output reset_n_ff;
output new_pc_unaligned_ff;
output q_rptr_upd_6;
output n908_5;
output n926_6;
output imem_addr_next_2_4;
output ifu2idu_instr_o_14_7;
output ifu2idu_instr_o_13_8;
output n11_7;
output q_rptr_upd_7;
output n902_11;
output n903_8;
output n908_11;
output n909_8;
output n910_8;
output n912_6;
output n913_9;
output n914_6;
output n915_7;
output n916_6;
output n917_6;
output n919_6;
output n920_6;
output n921_6;
output n922_6;
output n925_8;
output imem_addr_next_3_8;
output ifu_fsm_next_7;
output n168_6;
output n615_4;
output n618_4;
output n619_4;
output n620_4;
output n630_4;
output n635_4;
output n636_4;
output n639_4;
output pc_curr_next_5_4;
output n615_7;
output n623_5;
output pc_curr_next_4_15;
output n40_2;
output dmem_cmd_store_4;
output lsu_cmd_upd_8;
output lsu_fsm_next_6;
output lsu_fsm_next_7;
output lsu_cmd_upd_14;
output dmem_cmd_store;
output lsu_cmd_upd_18;
output csr_mepc_next_31_15;
output csr_mcause_ec_next_0_16;
output csr_mstatus_mie_next_15;
output timer_dmem_wdata_7_4;
output timer_dmem_wdata_11_4;
output timer_dmem_wdata_11_5;
output n47_10;
output \idu2exu_cmd.imm_24_3 ;
output \idu2exu_cmd.imm_19_4 ;
output \idu2exu_cmd.imm_16_5 ;
output exu2csr_rw_addr_11_4;
output exu2csr_rw_addr_6_4;
output \idu2exu_cmd.lsu_cmd_0_4 ;
output \idu2exu_cmd.lsu_cmd_2_4 ;
output exu2csr_rw_addr_6_8;
output exu2csr_rw_addr_3_6;
output exu2csr_rw_addr_3_7;
output exu2csr_rw_addr_2_5;
output exu2mprf_rd_addr_3_16;
output \idu2exu_cmd.lsu_cmd_1_5 ;
output \idu2exu_cmd.imm_29_7 ;
output exu2csr_rw_addr_11_11;
output exu2csr_rw_addr_0_14;
output exu2csr_rw_addr_11_12;
output exu2csr_rw_addr_0_21;
output exu2csr_rw_addr_0_23;
output \idu2exu_cmd.lsu_cmd_1_9 ;
output \idu2exu_cmd.lsu_cmd_0_14 ;
output imem_addr_ff_3;
output imem_addr_ff_4;
output imem_addr_ff_5;
output imem_addr_ff_6;
output imem_addr_ff_8;
output imem_addr_ff_9;
output imem_addr_ff_10;
output imem_addr_ff_11;
output imem_addr_ff_12;
output imem_addr_ff_13;
output imem_addr_ff_14;
output imem_addr_ff_15;
output imem_addr_ff_16;
output imem_addr_ff_17;
output imem_addr_ff_18;
output imem_addr_ff_19;
output imem_addr_ff_20;
output imem_addr_ff_21;
output imem_addr_ff_22;
output imem_addr_ff_23;
output imem_addr_ff_24;
output imem_addr_ff_25;
output imem_addr_ff_26;
output imem_addr_ff_27;
output imem_addr_ff_28;
output imem_addr_ff_29;
output imem_addr_ff_30;
output imem_addr_ff_31;
output [2:0] imem_pnd_txns_cnt;
output q_data_head_0;
output q_data_head_1;
output q_data_head_4;
output q_data_head_5;
output q_data_head_6;
output q_data_head_12;
output [4:0] timer_dmem_addr;
output [7:5] tcm_dmem_addr;
output [31:8] ahb_dmem_addr;
output [31:0] timer_dmem_wdata;
output [1:0] funct3;
wire VCC;
wire GND;
  scr1_reset_qlfy_adapter_cell_sync i_core_rstn_qlfy_adapter_cell_sync (
    .CLK_d(CLK_d),
    .rst_n_dff(rst_n_dff[1]),
    .reset_n_ff(reset_n_ff)
);
  scr1_pipe_top i_pipe_top (
    .CLK_d(CLK_d),
    .n27_3(n27_3),
    .port_sel_6(port_sel_6),
    .port_sel(port_sel),
    .req_fifo_full(req_fifo_full),
    .tcm_imem_req_4(tcm_imem_req_4),
    .n27_7(n27_7),
    .port_sel_r(port_sel_r),
    .port_sel_4(port_sel_4),
    .port_sel_5(port_sel_5),
    .port_sel_15(port_sel_15),
    .reset_n_ff(reset_n_ff),
    .n1258_12(n1258_12),
    .n1258_18(n1258_18),
    .n1258_17(n1258_17),
    .req_fifo_full_3(req_fifo_full_9),
    .fsm(fsm),
    .n234_14(n234_14),
    .fsm_4(fsm_10),
    .port_sel_0_8(port_sel_0_8),
    .port_sel_1_8(port_sel_1_8),
    .n1258_4(n1258_4),
    .n1258_5(n1258_5),
    .n1258_7(n1258_7),
    .n1258_19(n1258_19),
    .n1258_26(n1258_26),
    .tcm_imem_rdata_1(tcm_imem_rdata_1),
    .tcm_imem_rdata_4(tcm_imem_rdata_4),
    .tcm_imem_rdata_5(tcm_imem_rdata_5),
    .tcm_imem_rdata_9(tcm_imem_rdata_9),
    .tcm_imem_rdata_10(tcm_imem_rdata_10),
    .tcm_imem_rdata_11(tcm_imem_rdata_11),
    .tcm_imem_rdata_13(tcm_imem_rdata_13),
    .tcm_imem_rdata_18(tcm_imem_rdata_18),
    .tcm_imem_rdata_19(tcm_imem_rdata_19),
    .tcm_imem_rdata_20(tcm_imem_rdata_20),
    .tcm_imem_rdata_22(tcm_imem_rdata_22),
    .tcm_imem_rdata_23(tcm_imem_rdata_23),
    .tcm_imem_rdata_24(tcm_imem_rdata_24),
    .tcm_imem_rdata_31(tcm_imem_rdata_31),
    .tcm_imem_resp(tcm_imem_resp[0]),
    .timer_dmem_rdata(timer_dmem_rdata[31:0]),
    .port_sel_r_5(port_sel_r_11[1:0]),
    .dmem_rdata_shift_reg(dmem_rdata_shift_reg[1:0]),
    .ahb_dmem_hrdata(ahb_dmem_hrdata[7:0]),
    .dmem_rdata_local_1(dmem_rdata_local_1),
    .dmem_rdata_local_4(dmem_rdata_local_4),
    .dmem_rdata_local_5(dmem_rdata_local_5),
    .dmem_rdata_local_9(dmem_rdata_local_9),
    .dmem_rdata_local_10(dmem_rdata_local_10),
    .dmem_rdata_local_11(dmem_rdata_local_11),
    .dmem_rdata_local_13(dmem_rdata_local_13),
    .dmem_rdata_local_18(dmem_rdata_local_18),
    .dmem_rdata_local_19(dmem_rdata_local_19),
    .dmem_rdata_local_20(dmem_rdata_local_20),
    .dmem_rdata_local_22(dmem_rdata_local_22),
    .dmem_rdata_local_23(dmem_rdata_local_23),
    .dmem_rdata_local_24(dmem_rdata_local_24),
    .dmem_rdata_local_31(dmem_rdata_local_31),
    .\data_fifo.haddr (\data_fifo.haddr [1:0]),
    .\data_fifo.hwidth (\data_fifo.hwidth [1:0]),
    .timer_dmem_resp(timer_dmem_resp[1:0]),
    .tcm_dmem_resp(tcm_dmem_resp[0]),
    .State(State[1:0]),
    .port_sel_7(port_sel_12[1]),
    .timer_val_16(timer_val_16),
    .timer_val_48(timer_val_48),
    .new_pc_unaligned_ff(new_pc_unaligned_ff),
    .q_rptr_upd_6(q_rptr_upd_6),
    .n908_5(n908_5),
    .n926_6(n926_6),
    .imem_addr_next_2_4(imem_addr_next_2_4),
    .ifu2idu_instr_o_14_7(ifu2idu_instr_o_14_7),
    .ifu2idu_instr_o_13_8(ifu2idu_instr_o_13_8),
    .n11_7(n11_7),
    .q_rptr_upd_7(q_rptr_upd_7),
    .n902_11(n902_11),
    .n903_8(n903_8),
    .n908_11(n908_11),
    .n909_8(n909_8),
    .n910_8(n910_8),
    .n912_6(n912_6),
    .n913_9(n913_9),
    .n914_6(n914_6),
    .n915_7(n915_7),
    .n916_6(n916_6),
    .n917_6(n917_6),
    .n919_6(n919_6),
    .n920_6(n920_6),
    .n921_6(n921_6),
    .n922_6(n922_6),
    .n925_8(n925_8),
    .imem_addr_next_3_8(imem_addr_next_3_8),
    .ifu_fsm_next_7(ifu_fsm_next_7),
    .n168_6(n168_6),
    .n615_4(n615_4),
    .n618_4(n618_4),
    .n619_4(n619_4),
    .n620_4(n620_4),
    .n630_4(n630_4),
    .n635_4(n635_4),
    .n636_4(n636_4),
    .n639_4(n639_4),
    .pc_curr_next_5_4(pc_curr_next_5_4),
    .n615_7(n615_7),
    .n623_5(n623_5),
    .pc_curr_next_4_15(pc_curr_next_4_15),
    .n40_2(n40_2),
    .dmem_cmd_store_4(dmem_cmd_store_4),
    .lsu_cmd_upd_8(lsu_cmd_upd_8),
    .lsu_fsm_next_6(lsu_fsm_next_6),
    .lsu_fsm_next_7(lsu_fsm_next_7),
    .lsu_cmd_upd_14(lsu_cmd_upd_14),
    .dmem_cmd_store(dmem_cmd_store),
    .lsu_cmd_upd_18(lsu_cmd_upd_18),
    .csr_mepc_next_31_15(csr_mepc_next_31_15),
    .csr_mcause_ec_next_0_16(csr_mcause_ec_next_0_16),
    .csr_mstatus_mie_next_15(csr_mstatus_mie_next_15),
    .timer_dmem_wdata_7_4(timer_dmem_wdata_7_4),
    .timer_dmem_wdata_11_4(timer_dmem_wdata_11_4),
    .timer_dmem_wdata_11_5(timer_dmem_wdata_11_5),
    .n47_10(n47_10),
    .\idu2exu_cmd.imm_24_3 (\idu2exu_cmd.imm_24_3 ),
    .\idu2exu_cmd.imm_19_4 (\idu2exu_cmd.imm_19_4 ),
    .\idu2exu_cmd.imm_16_5 (\idu2exu_cmd.imm_16_5 ),
    .exu2csr_rw_addr_11_4(exu2csr_rw_addr_11_4),
    .exu2csr_rw_addr_6_4(exu2csr_rw_addr_6_4),
    .\idu2exu_cmd.lsu_cmd_0_4 (\idu2exu_cmd.lsu_cmd_0_4 ),
    .\idu2exu_cmd.lsu_cmd_2_4 (\idu2exu_cmd.lsu_cmd_2_4 ),
    .exu2csr_rw_addr_6_8(exu2csr_rw_addr_6_8),
    .exu2csr_rw_addr_3_6(exu2csr_rw_addr_3_6),
    .exu2csr_rw_addr_3_7(exu2csr_rw_addr_3_7),
    .exu2csr_rw_addr_2_5(exu2csr_rw_addr_2_5),
    .exu2mprf_rd_addr_3_16(exu2mprf_rd_addr_3_16),
    .\idu2exu_cmd.lsu_cmd_1_5 (\idu2exu_cmd.lsu_cmd_1_5 ),
    .\idu2exu_cmd.imm_29_7 (\idu2exu_cmd.imm_29_7 ),
    .exu2csr_rw_addr_11_11(exu2csr_rw_addr_11_11),
    .exu2csr_rw_addr_0_14(exu2csr_rw_addr_0_14),
    .exu2csr_rw_addr_11_12(exu2csr_rw_addr_11_12),
    .exu2csr_rw_addr_0_21(exu2csr_rw_addr_0_21),
    .exu2csr_rw_addr_0_23(exu2csr_rw_addr_0_23),
    .\idu2exu_cmd.lsu_cmd_1_9 (\idu2exu_cmd.lsu_cmd_1_9 ),
    .\idu2exu_cmd.lsu_cmd_0_14 (\idu2exu_cmd.lsu_cmd_0_14 ),
    .imem_addr_ff_3(imem_addr_ff_3),
    .imem_addr_ff_4(imem_addr_ff_4),
    .imem_addr_ff_5(imem_addr_ff_5),
    .imem_addr_ff_6(imem_addr_ff_6),
    .imem_addr_ff_8(imem_addr_ff_8),
    .imem_addr_ff_9(imem_addr_ff_9),
    .imem_addr_ff_10(imem_addr_ff_10),
    .imem_addr_ff_11(imem_addr_ff_11),
    .imem_addr_ff_12(imem_addr_ff_12),
    .imem_addr_ff_13(imem_addr_ff_13),
    .imem_addr_ff_14(imem_addr_ff_14),
    .imem_addr_ff_15(imem_addr_ff_15),
    .imem_addr_ff_16(imem_addr_ff_16),
    .imem_addr_ff_17(imem_addr_ff_17),
    .imem_addr_ff_18(imem_addr_ff_18),
    .imem_addr_ff_19(imem_addr_ff_19),
    .imem_addr_ff_20(imem_addr_ff_20),
    .imem_addr_ff_21(imem_addr_ff_21),
    .imem_addr_ff_22(imem_addr_ff_22),
    .imem_addr_ff_23(imem_addr_ff_23),
    .imem_addr_ff_24(imem_addr_ff_24),
    .imem_addr_ff_25(imem_addr_ff_25),
    .imem_addr_ff_26(imem_addr_ff_26),
    .imem_addr_ff_27(imem_addr_ff_27),
    .imem_addr_ff_28(imem_addr_ff_28),
    .imem_addr_ff_29(imem_addr_ff_29),
    .imem_addr_ff_30(imem_addr_ff_30),
    .imem_addr_ff_31(imem_addr_ff_31),
    .imem_pnd_txns_cnt(imem_pnd_txns_cnt[2:0]),
    .q_data_head_0(q_data_head_0),
    .q_data_head_1(q_data_head_1),
    .q_data_head_4(q_data_head_4),
    .q_data_head_5(q_data_head_5),
    .q_data_head_6(q_data_head_6),
    .q_data_head_12(q_data_head_12),
    .timer_dmem_addr(timer_dmem_addr[4:0]),
    .tcm_dmem_addr(tcm_dmem_addr[7:5]),
    .ahb_dmem_addr(ahb_dmem_addr[31:8]),
    .timer_dmem_wdata(timer_dmem_wdata[31:0]),
    .funct3(funct3[1:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* scr1_core_top */
module scr1_dp_memory (
  CLK_d,
  n168_6,
  dmem_rd,
  tcm_imem_req,
  imem_addr_next_2_4,
  pc_curr_next_4_15,
  q_rptr_upd_6,
  csr_mstatus_mie_next_15,
  n926_6,
  imem_addr_next_3_8,
  n11_7,
  pc_curr_next_5_4,
  n639_4,
  reset_n_ff,
  tcm_imem_req_4,
  port_sel,
  dmem_cmd_store,
  tcm_dmem_req,
  timer_dmem_addr,
  imem_addr_ff,
  tcm_dmem_addr,
  LED4_d,
  tcm_imem_rdata_1,
  tcm_imem_rdata_4,
  tcm_imem_rdata_5,
  tcm_imem_rdata_9,
  tcm_imem_rdata_10,
  tcm_imem_rdata_11,
  tcm_imem_rdata_13,
  tcm_imem_rdata_18,
  tcm_imem_rdata_19,
  tcm_imem_rdata_20,
  tcm_imem_rdata_22,
  tcm_imem_rdata_23,
  tcm_imem_rdata_24,
  tcm_imem_rdata_31,
  dmem_rdata_local_1,
  dmem_rdata_local_4,
  dmem_rdata_local_5,
  dmem_rdata_local_9,
  dmem_rdata_local_10,
  dmem_rdata_local_11,
  dmem_rdata_local_13,
  dmem_rdata_local_18,
  dmem_rdata_local_19,
  dmem_rdata_local_20,
  dmem_rdata_local_22,
  dmem_rdata_local_23,
  dmem_rdata_local_24,
  dmem_rdata_local_31
)
;
input CLK_d;
input n168_6;
input dmem_rd;
input tcm_imem_req;
input imem_addr_next_2_4;
input pc_curr_next_4_15;
input q_rptr_upd_6;
input csr_mstatus_mie_next_15;
input n926_6;
input imem_addr_next_3_8;
input n11_7;
input pc_curr_next_5_4;
input n639_4;
input reset_n_ff;
input tcm_imem_req_4;
input port_sel;
input dmem_cmd_store;
input tcm_dmem_req;
input [4:2] timer_dmem_addr;
input [6:3] imem_addr_ff;
input [7:5] tcm_dmem_addr;
output LED4_d;
output tcm_imem_rdata_1;
output tcm_imem_rdata_4;
output tcm_imem_rdata_5;
output tcm_imem_rdata_9;
output tcm_imem_rdata_10;
output tcm_imem_rdata_11;
output tcm_imem_rdata_13;
output tcm_imem_rdata_18;
output tcm_imem_rdata_19;
output tcm_imem_rdata_20;
output tcm_imem_rdata_22;
output tcm_imem_rdata_23;
output tcm_imem_rdata_24;
output tcm_imem_rdata_31;
output dmem_rdata_local_1;
output dmem_rdata_local_4;
output dmem_rdata_local_5;
output dmem_rdata_local_9;
output dmem_rdata_local_10;
output dmem_rdata_local_11;
output dmem_rdata_local_13;
output dmem_rdata_local_18;
output dmem_rdata_local_19;
output dmem_rdata_local_20;
output dmem_rdata_local_22;
output dmem_rdata_local_23;
output dmem_rdata_local_24;
output dmem_rdata_local_31;
wire n878_3;
wire n554_80;
wire n552_82;
wire n549_81;
wire n547_82;
wire n534_83;
wire n532_81;
wire n40_80;
wire n38_80;
wire n36_82;
wire n35_82;
wire n34_82;
wire n33_81;
wire n31_82;
wire n30_77;
wire n28_82;
wire n27_79;
wire n23_82;
wire n18_83;
wire n17_79;
wire n16_81;
wire n878_4;
wire n878_5;
wire n40_81;
wire n40_82;
wire n878_6;
wire n40_83;
wire n878_7;
wire n543_81;
wire n546_80;
wire n539_84;
wire n550_84;
wire n551_84;
wire n9_82;
wire n884_5;
wire n556_82;
wire n544_84;
wire n533_81;
wire n525_82;
wire VCC;
wire GND;
  LUT4 n878_s0 (
    .F(n878_3),
    .I0(n878_4),
    .I1(tcm_imem_req),
    .I2(imem_addr_next_2_4),
    .I3(n878_5) 
);
defparam n878_s0.INIT=16'h8000;
  LUT2 n554_s71 (
    .F(n554_80),
    .I0(timer_dmem_addr[2]),
    .I1(n533_81) 
);
defparam n554_s71.INIT=4'h8;
  LUT2 n552_s73 (
    .F(n552_82),
    .I0(timer_dmem_addr[4]),
    .I1(n544_84) 
);
defparam n552_s73.INIT=4'h4;
  LUT3 n549_s72 (
    .F(n549_81),
    .I0(timer_dmem_addr[2]),
    .I1(timer_dmem_addr[3]),
    .I2(n546_80) 
);
defparam n549_s72.INIT=8'h40;
  LUT3 n547_s73 (
    .F(n547_82),
    .I0(timer_dmem_addr[2]),
    .I1(timer_dmem_addr[3]),
    .I2(n546_80) 
);
defparam n547_s73.INIT=8'hB0;
  LUT3 n534_s74 (
    .F(n534_83),
    .I0(timer_dmem_addr[2]),
    .I1(timer_dmem_addr[4]),
    .I2(n543_81) 
);
defparam n534_s74.INIT=8'hD0;
  LUT3 n532_s72 (
    .F(n532_81),
    .I0(timer_dmem_addr[4]),
    .I1(timer_dmem_addr[2]),
    .I2(n543_81) 
);
defparam n532_s72.INIT=8'h10;
  LUT3 n40_s72 (
    .F(n40_80),
    .I0(n878_4),
    .I1(n40_81),
    .I2(n40_82) 
);
defparam n40_s72.INIT=8'hE0;
  LUT4 n38_s71 (
    .F(n38_80),
    .I0(imem_addr_next_2_4),
    .I1(n40_81),
    .I2(n878_4),
    .I3(n40_82) 
);
defparam n38_s71.INIT=16'h0400;
  LUT4 n36_s73 (
    .F(n36_82),
    .I0(imem_addr_next_2_4),
    .I1(n878_4),
    .I2(n40_81),
    .I3(n40_82) 
);
defparam n36_s73.INIT=16'h4000;
  LUT4 n35_s73 (
    .F(n35_82),
    .I0(imem_addr_next_2_4),
    .I1(n40_81),
    .I2(n878_4),
    .I3(n40_82) 
);
defparam n35_s73.INIT=16'h2C00;
  LUT4 n34_s72 (
    .F(n34_82),
    .I0(imem_addr_next_2_4),
    .I1(n40_81),
    .I2(n878_4),
    .I3(n40_82) 
);
defparam n34_s72.INIT=16'h2400;
  LUT4 n33_s72 (
    .F(n33_81),
    .I0(n40_81),
    .I1(n878_4),
    .I2(imem_addr_next_2_4),
    .I3(n40_82) 
);
defparam n33_s72.INIT=16'h4000;
  LUT4 n31_s73 (
    .F(n31_82),
    .I0(n40_81),
    .I1(imem_addr_next_2_4),
    .I2(n878_4),
    .I3(n40_82) 
);
defparam n31_s73.INIT=16'hB000;
  LUT2 n30_s70 (
    .F(n30_77),
    .I0(n878_4),
    .I1(n40_82) 
);
defparam n30_s70.INIT=4'h8;
  LUT3 n28_s72 (
    .F(n28_82),
    .I0(imem_addr_next_2_4),
    .I1(n40_81),
    .I2(n40_82) 
);
defparam n28_s72.INIT=8'h40;
  LUT2 n27_s71 (
    .F(n27_79),
    .I0(n40_81),
    .I1(n40_82) 
);
defparam n27_s71.INIT=4'h8;
  LUT4 n23_s72 (
    .F(n23_82),
    .I0(n878_4),
    .I1(n40_81),
    .I2(imem_addr_next_2_4),
    .I3(n40_82) 
);
defparam n23_s72.INIT=16'h2C00;
  LUT4 n18_s74 (
    .F(n18_83),
    .I0(n878_4),
    .I1(imem_addr_next_2_4),
    .I2(n40_81),
    .I3(n40_82) 
);
defparam n18_s74.INIT=16'hD000;
  LUT3 n17_s71 (
    .F(n17_79),
    .I0(n40_81),
    .I1(n878_4),
    .I2(n40_82) 
);
defparam n17_s71.INIT=8'h20;
  LUT4 n16_s72 (
    .F(n16_81),
    .I0(n878_4),
    .I1(n40_81),
    .I2(imem_addr_next_2_4),
    .I3(n40_82) 
);
defparam n16_s72.INIT=16'h8000;
  LUT3 n878_s1 (
    .F(n878_4),
    .I0(pc_curr_next_4_15),
    .I1(imem_addr_ff[4]),
    .I2(q_rptr_upd_6) 
);
defparam n878_s1.INIT=8'h35;
  LUT4 n878_s2 (
    .F(n878_5),
    .I0(n878_6),
    .I1(csr_mstatus_mie_next_15),
    .I2(n926_6),
    .I3(n40_81) 
);
defparam n878_s2.INIT=16'h1000;
  LUT4 n40_s73 (
    .F(n40_81),
    .I0(csr_mstatus_mie_next_15),
    .I1(imem_addr_next_3_8),
    .I2(imem_addr_ff[3]),
    .I3(q_rptr_upd_6) 
);
defparam n40_s73.INIT=16'h0FEE;
  LUT4 n40_s74 (
    .F(n40_82),
    .I0(imem_addr_ff[5]),
    .I1(imem_addr_ff[6]),
    .I2(q_rptr_upd_6),
    .I3(n40_83) 
);
defparam n40_s74.INIT=16'h001F;
  LUT4 n878_s3 (
    .F(n878_6),
    .I0(imem_addr_ff[6]),
    .I1(imem_addr_ff[5]),
    .I2(n878_7),
    .I3(n11_7) 
);
defparam n878_s3.INIT=16'hBB0F;
  LUT4 n40_s75 (
    .F(n40_83),
    .I0(pc_curr_next_5_4),
    .I1(n639_4),
    .I2(csr_mstatus_mie_next_15),
    .I3(n11_7) 
);
defparam n40_s75.INIT=16'h0007;
  LUT2 n878_s4 (
    .F(n878_7),
    .I0(pc_curr_next_5_4),
    .I1(n639_4) 
);
defparam n878_s4.INIT=4'h4;
  LUT3 n543_s72 (
    .F(n543_81),
    .I0(timer_dmem_addr[3]),
    .I1(tcm_dmem_addr[6]),
    .I2(tcm_dmem_addr[5]) 
);
defparam n543_s72.INIT=8'h01;
  LUT3 n546_s72 (
    .F(n546_80),
    .I0(timer_dmem_addr[4]),
    .I1(tcm_dmem_addr[6]),
    .I2(tcm_dmem_addr[5]) 
);
defparam n546_s72.INIT=8'h01;
  LUT4 n539_s73 (
    .F(n539_84),
    .I0(n544_84),
    .I1(timer_dmem_addr[2]),
    .I2(timer_dmem_addr[3]),
    .I3(n546_80) 
);
defparam n539_s73.INIT=16'hBAAA;
  LUT4 n550_s73 (
    .F(n550_84),
    .I0(n554_80),
    .I1(timer_dmem_addr[2]),
    .I2(timer_dmem_addr[3]),
    .I3(n546_80) 
);
defparam n550_s73.INIT=16'hBAAA;
  LUT4 n551_s74 (
    .F(n551_84),
    .I0(n533_81),
    .I1(timer_dmem_addr[2]),
    .I2(timer_dmem_addr[3]),
    .I3(n546_80) 
);
defparam n551_s74.INIT=16'hBAAA;
  LUT4 n9_s71 (
    .F(n9_82),
    .I0(n926_6),
    .I1(reset_n_ff),
    .I2(tcm_imem_req_4),
    .I3(port_sel) 
);
defparam n9_s71.INIT=16'h4000;
  LUT3 n884_s1 (
    .F(n884_5),
    .I0(reset_n_ff),
    .I1(tcm_imem_req_4),
    .I2(port_sel) 
);
defparam n884_s1.INIT=8'h80;
  LUT4 n556_s73 (
    .F(n556_82),
    .I0(timer_dmem_addr[3]),
    .I1(tcm_dmem_addr[6]),
    .I2(tcm_dmem_addr[5]),
    .I3(n546_80) 
);
defparam n556_s73.INIT=16'hFF01;
  LUT4 n544_s73 (
    .F(n544_84),
    .I0(timer_dmem_addr[2]),
    .I1(timer_dmem_addr[3]),
    .I2(tcm_dmem_addr[6]),
    .I3(tcm_dmem_addr[5]) 
);
defparam n544_s73.INIT=16'h0002;
  LUT4 n533_s72 (
    .F(n533_81),
    .I0(timer_dmem_addr[4]),
    .I1(timer_dmem_addr[3]),
    .I2(tcm_dmem_addr[6]),
    .I3(tcm_dmem_addr[5]) 
);
defparam n533_s72.INIT=16'h0002;
  LUT3 n525_s71 (
    .F(n525_82),
    .I0(tcm_dmem_addr[7]),
    .I1(dmem_cmd_store),
    .I2(tcm_dmem_req) 
);
defparam n525_s71.INIT=8'h20;
  DFFRE dbg_sig_s0 (
    .Q(LED4_d),
    .D(VCC),
    .CLK(CLK_d),
    .CE(n878_3),
    .RESET(n168_6) 
);
  DFFRE qa_31_s0 (
    .Q(tcm_imem_rdata_31),
    .D(n34_82),
    .CLK(CLK_d),
    .CE(n884_5),
    .RESET(n9_82) 
);
  DFFRE qa_24_s0 (
    .Q(tcm_imem_rdata_24),
    .D(n16_81),
    .CLK(CLK_d),
    .CE(n884_5),
    .RESET(n9_82) 
);
  DFFRE qa_23_s0 (
    .Q(tcm_imem_rdata_23),
    .D(n17_79),
    .CLK(CLK_d),
    .CE(n884_5),
    .RESET(n9_82) 
);
  DFFRE qa_22_s0 (
    .Q(tcm_imem_rdata_22),
    .D(n18_83),
    .CLK(CLK_d),
    .CE(n884_5),
    .RESET(n9_82) 
);
  DFFRE qa_20_s0 (
    .Q(tcm_imem_rdata_20),
    .D(n28_82),
    .CLK(CLK_d),
    .CE(n884_5),
    .RESET(n9_82) 
);
  DFFRE qa_19_s0 (
    .Q(tcm_imem_rdata_19),
    .D(n38_80),
    .CLK(CLK_d),
    .CE(n884_5),
    .RESET(n9_82) 
);
  DFFRE qa_18_s0 (
    .Q(tcm_imem_rdata_18),
    .D(n23_82),
    .CLK(CLK_d),
    .CE(n884_5),
    .RESET(n9_82) 
);
  DFFRE qa_13_s0 (
    .Q(tcm_imem_rdata_13),
    .D(n27_79),
    .CLK(CLK_d),
    .CE(n884_5),
    .RESET(n9_82) 
);
  DFFRE qa_11_s0 (
    .Q(tcm_imem_rdata_11),
    .D(n33_81),
    .CLK(CLK_d),
    .CE(n884_5),
    .RESET(n9_82) 
);
  DFFRE qa_10_s0 (
    .Q(tcm_imem_rdata_10),
    .D(n30_77),
    .CLK(CLK_d),
    .CE(n884_5),
    .RESET(n9_82) 
);
  DFFRE qa_9_s0 (
    .Q(tcm_imem_rdata_9),
    .D(n31_82),
    .CLK(CLK_d),
    .CE(n884_5),
    .RESET(n9_82) 
);
  DFFRE qa_5_s0 (
    .Q(tcm_imem_rdata_5),
    .D(n35_82),
    .CLK(CLK_d),
    .CE(n884_5),
    .RESET(n9_82) 
);
  DFFRE qa_4_s0 (
    .Q(tcm_imem_rdata_4),
    .D(n36_82),
    .CLK(CLK_d),
    .CE(n884_5),
    .RESET(n9_82) 
);
  DFFRE qa_1_s0 (
    .Q(tcm_imem_rdata_1),
    .D(n40_80),
    .CLK(CLK_d),
    .CE(n884_5),
    .RESET(n9_82) 
);
  DFFRE qb_31_s0 (
    .Q(dmem_rdata_local_31),
    .D(n550_84),
    .CLK(CLK_d),
    .CE(dmem_rd),
    .RESET(n525_82) 
);
  DFFRE qb_24_s0 (
    .Q(dmem_rdata_local_24),
    .D(n532_81),
    .CLK(CLK_d),
    .CE(dmem_rd),
    .RESET(n525_82) 
);
  DFFRE qb_23_s0 (
    .Q(dmem_rdata_local_23),
    .D(n533_81),
    .CLK(CLK_d),
    .CE(dmem_rd),
    .RESET(n525_82) 
);
  DFFRE qb_22_s0 (
    .Q(dmem_rdata_local_22),
    .D(n534_83),
    .CLK(CLK_d),
    .CE(dmem_rd),
    .RESET(n525_82) 
);
  DFFRE qb_20_s0 (
    .Q(dmem_rdata_local_20),
    .D(n544_84),
    .CLK(CLK_d),
    .CE(dmem_rd),
    .RESET(n525_82) 
);
  DFFRE qb_19_s0 (
    .Q(dmem_rdata_local_19),
    .D(n554_80),
    .CLK(CLK_d),
    .CE(dmem_rd),
    .RESET(n525_82) 
);
  DFFRE qb_18_s0 (
    .Q(dmem_rdata_local_18),
    .D(n539_84),
    .CLK(CLK_d),
    .CE(dmem_rd),
    .RESET(n525_82) 
);
  DFFRE qb_13_s0 (
    .Q(dmem_rdata_local_13),
    .D(n543_81),
    .CLK(CLK_d),
    .CE(dmem_rd),
    .RESET(n525_82) 
);
  DFFRE qb_11_s0 (
    .Q(dmem_rdata_local_11),
    .D(n549_81),
    .CLK(CLK_d),
    .CE(dmem_rd),
    .RESET(n525_82) 
);
  DFFRE qb_10_s0 (
    .Q(dmem_rdata_local_10),
    .D(n546_80),
    .CLK(CLK_d),
    .CE(dmem_rd),
    .RESET(n525_82) 
);
  DFFRE qb_9_s0 (
    .Q(dmem_rdata_local_9),
    .D(n547_82),
    .CLK(CLK_d),
    .CE(dmem_rd),
    .RESET(n525_82) 
);
  DFFRE qb_5_s0 (
    .Q(dmem_rdata_local_5),
    .D(n551_84),
    .CLK(CLK_d),
    .CE(dmem_rd),
    .RESET(n525_82) 
);
  DFFRE qb_4_s0 (
    .Q(dmem_rdata_local_4),
    .D(n552_82),
    .CLK(CLK_d),
    .CE(dmem_rd),
    .RESET(n525_82) 
);
  DFFRE qb_1_s0 (
    .Q(dmem_rdata_local_1),
    .D(n556_82),
    .CLK(CLK_d),
    .CE(dmem_rd),
    .RESET(n525_82) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* scr1_dp_memory */
module scr1_tcm (
  CLK_d,
  dmem_cmd_store,
  tcm_dmem_req,
  tcm_imem_req,
  n168_6,
  imem_addr_next_2_4,
  pc_curr_next_4_15,
  q_rptr_upd_6,
  csr_mstatus_mie_next_15,
  n926_6,
  imem_addr_next_3_8,
  n11_7,
  pc_curr_next_5_4,
  n639_4,
  reset_n_ff,
  tcm_imem_req_4,
  port_sel,
  timer_dmem_addr,
  imem_addr_ff,
  tcm_dmem_addr,
  LED4_d,
  dmem_rdata_shift_reg,
  tcm_imem_resp,
  tcm_dmem_resp,
  tcm_imem_rdata_1,
  tcm_imem_rdata_4,
  tcm_imem_rdata_5,
  tcm_imem_rdata_9,
  tcm_imem_rdata_10,
  tcm_imem_rdata_11,
  tcm_imem_rdata_13,
  tcm_imem_rdata_18,
  tcm_imem_rdata_19,
  tcm_imem_rdata_20,
  tcm_imem_rdata_22,
  tcm_imem_rdata_23,
  tcm_imem_rdata_24,
  tcm_imem_rdata_31,
  dmem_rdata_local_1,
  dmem_rdata_local_4,
  dmem_rdata_local_5,
  dmem_rdata_local_9,
  dmem_rdata_local_10,
  dmem_rdata_local_11,
  dmem_rdata_local_13,
  dmem_rdata_local_18,
  dmem_rdata_local_19,
  dmem_rdata_local_20,
  dmem_rdata_local_22,
  dmem_rdata_local_23,
  dmem_rdata_local_24,
  dmem_rdata_local_31
)
;
input CLK_d;
input dmem_cmd_store;
input tcm_dmem_req;
input tcm_imem_req;
input n168_6;
input imem_addr_next_2_4;
input pc_curr_next_4_15;
input q_rptr_upd_6;
input csr_mstatus_mie_next_15;
input n926_6;
input imem_addr_next_3_8;
input n11_7;
input pc_curr_next_5_4;
input n639_4;
input reset_n_ff;
input tcm_imem_req_4;
input port_sel;
input [4:0] timer_dmem_addr;
input [6:3] imem_addr_ff;
input [7:5] tcm_dmem_addr;
output LED4_d;
output [1:0] dmem_rdata_shift_reg;
output [0:0] tcm_imem_resp;
output [0:0] tcm_dmem_resp;
output tcm_imem_rdata_1;
output tcm_imem_rdata_4;
output tcm_imem_rdata_5;
output tcm_imem_rdata_9;
output tcm_imem_rdata_10;
output tcm_imem_rdata_11;
output tcm_imem_rdata_13;
output tcm_imem_rdata_18;
output tcm_imem_rdata_19;
output tcm_imem_rdata_20;
output tcm_imem_rdata_22;
output tcm_imem_rdata_23;
output tcm_imem_rdata_24;
output tcm_imem_rdata_31;
output dmem_rdata_local_1;
output dmem_rdata_local_4;
output dmem_rdata_local_5;
output dmem_rdata_local_9;
output dmem_rdata_local_10;
output dmem_rdata_local_11;
output dmem_rdata_local_13;
output dmem_rdata_local_18;
output dmem_rdata_local_19;
output dmem_rdata_local_20;
output dmem_rdata_local_22;
output dmem_rdata_local_23;
output dmem_rdata_local_24;
output dmem_rdata_local_31;
wire dmem_rd;
wire VCC;
wire GND;
  LUT2 dmem_rd_s1 (
    .F(dmem_rd),
    .I0(dmem_cmd_store),
    .I1(tcm_dmem_req) 
);
defparam dmem_rd_s1.INIT=4'h4;
  DFFE dmem_rdata_shift_reg_1_s0 (
    .Q(dmem_rdata_shift_reg[1]),
    .D(timer_dmem_addr[1]),
    .CLK(CLK_d),
    .CE(dmem_rd) 
);
  DFFE dmem_rdata_shift_reg_0_s0 (
    .Q(dmem_rdata_shift_reg[0]),
    .D(timer_dmem_addr[0]),
    .CLK(CLK_d),
    .CE(dmem_rd) 
);
  DFFC imem_resp_0_s1 (
    .Q(tcm_imem_resp[0]),
    .D(tcm_imem_req),
    .CLK(CLK_d),
    .CLEAR(n168_6) 
);
defparam imem_resp_0_s1.INIT=1'b0;
  DFFC dmem_resp_0_s1 (
    .Q(tcm_dmem_resp[0]),
    .D(tcm_dmem_req),
    .CLK(CLK_d),
    .CLEAR(n168_6) 
);
defparam dmem_resp_0_s1.INIT=1'b0;
  scr1_dp_memory i_dp_memory (
    .CLK_d(CLK_d),
    .n168_6(n168_6),
    .dmem_rd(dmem_rd),
    .tcm_imem_req(tcm_imem_req),
    .imem_addr_next_2_4(imem_addr_next_2_4),
    .pc_curr_next_4_15(pc_curr_next_4_15),
    .q_rptr_upd_6(q_rptr_upd_6),
    .csr_mstatus_mie_next_15(csr_mstatus_mie_next_15),
    .n926_6(n926_6),
    .imem_addr_next_3_8(imem_addr_next_3_8),
    .n11_7(n11_7),
    .pc_curr_next_5_4(pc_curr_next_5_4),
    .n639_4(n639_4),
    .reset_n_ff(reset_n_ff),
    .tcm_imem_req_4(tcm_imem_req_4),
    .port_sel(port_sel),
    .dmem_cmd_store(dmem_cmd_store),
    .tcm_dmem_req(tcm_dmem_req),
    .timer_dmem_addr(timer_dmem_addr[4:2]),
    .imem_addr_ff(imem_addr_ff[6:3]),
    .tcm_dmem_addr(tcm_dmem_addr[7:5]),
    .LED4_d(LED4_d),
    .tcm_imem_rdata_1(tcm_imem_rdata_1),
    .tcm_imem_rdata_4(tcm_imem_rdata_4),
    .tcm_imem_rdata_5(tcm_imem_rdata_5),
    .tcm_imem_rdata_9(tcm_imem_rdata_9),
    .tcm_imem_rdata_10(tcm_imem_rdata_10),
    .tcm_imem_rdata_11(tcm_imem_rdata_11),
    .tcm_imem_rdata_13(tcm_imem_rdata_13),
    .tcm_imem_rdata_18(tcm_imem_rdata_18),
    .tcm_imem_rdata_19(tcm_imem_rdata_19),
    .tcm_imem_rdata_20(tcm_imem_rdata_20),
    .tcm_imem_rdata_22(tcm_imem_rdata_22),
    .tcm_imem_rdata_23(tcm_imem_rdata_23),
    .tcm_imem_rdata_24(tcm_imem_rdata_24),
    .tcm_imem_rdata_31(tcm_imem_rdata_31),
    .dmem_rdata_local_1(dmem_rdata_local_1),
    .dmem_rdata_local_4(dmem_rdata_local_4),
    .dmem_rdata_local_5(dmem_rdata_local_5),
    .dmem_rdata_local_9(dmem_rdata_local_9),
    .dmem_rdata_local_10(dmem_rdata_local_10),
    .dmem_rdata_local_11(dmem_rdata_local_11),
    .dmem_rdata_local_13(dmem_rdata_local_13),
    .dmem_rdata_local_18(dmem_rdata_local_18),
    .dmem_rdata_local_19(dmem_rdata_local_19),
    .dmem_rdata_local_20(dmem_rdata_local_20),
    .dmem_rdata_local_22(dmem_rdata_local_22),
    .dmem_rdata_local_23(dmem_rdata_local_23),
    .dmem_rdata_local_24(dmem_rdata_local_24),
    .dmem_rdata_local_31(dmem_rdata_local_31)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* scr1_tcm */
module scr1_timer (
  CLK_d,
  n168_6,
  \idu2exu_cmd.imm_19_4 ,
  \idu2exu_cmd.imm_24_3 ,
  csr_mepc_next_31_15,
  dmem_cmd_store_4,
  lsu_cmd_upd_8,
  lsu_cmd_upd_14,
  ifu2idu_instr_o_13_8,
  exu2csr_rw_addr_11_11,
  exu2csr_rw_addr_11_4,
  n47_10,
  csr_mcause_ec_next_0_16,
  exu2mprf_rd_addr_3_16,
  exu2csr_rw_addr_6_4,
  exu2csr_rw_addr_2_5,
  exu2csr_rw_addr_11_12,
  \idu2exu_cmd.imm_29_7 ,
  exu2csr_rw_addr_0_14,
  ifu2idu_instr_o_14_7,
  new_pc_unaligned_ff,
  exu2csr_rw_addr_6_8,
  exu2csr_rw_addr_3_7,
  exu2csr_rw_addr_3_6,
  exu2csr_rw_addr_0_21,
  n234_14,
  \idu2exu_cmd.imm_16_5 ,
  dmem_cmd_store,
  exu2csr_rw_addr_0_23,
  timer_dmem_wdata,
  timer_dmem_addr,
  port_sel,
  funct3,
  q_data_head_0,
  q_data_head_1,
  q_data_head_4,
  q_data_head_5,
  q_data_head_6,
  q_data_head_12,
  tcm_imem_rdata_4,
  tcm_imem_rdata_5,
  tcm_imem_rdata_19,
  tcm_imem_rdata_31,
  n1258_4,
  n1258_5,
  n1258_7,
  n1258_12,
  n1258_17,
  n1258_18,
  n1258_19,
  n1258_26,
  timer_val_16,
  timer_val_48,
  timer_dmem_resp,
  timer_dmem_rdata
)
;
input CLK_d;
input n168_6;
input \idu2exu_cmd.imm_19_4 ;
input \idu2exu_cmd.imm_24_3 ;
input csr_mepc_next_31_15;
input dmem_cmd_store_4;
input lsu_cmd_upd_8;
input lsu_cmd_upd_14;
input ifu2idu_instr_o_13_8;
input exu2csr_rw_addr_11_11;
input exu2csr_rw_addr_11_4;
input n47_10;
input csr_mcause_ec_next_0_16;
input exu2mprf_rd_addr_3_16;
input exu2csr_rw_addr_6_4;
input exu2csr_rw_addr_2_5;
input exu2csr_rw_addr_11_12;
input \idu2exu_cmd.imm_29_7 ;
input exu2csr_rw_addr_0_14;
input ifu2idu_instr_o_14_7;
input new_pc_unaligned_ff;
input exu2csr_rw_addr_6_8;
input exu2csr_rw_addr_3_7;
input exu2csr_rw_addr_3_6;
input exu2csr_rw_addr_0_21;
input n234_14;
input \idu2exu_cmd.imm_16_5 ;
input dmem_cmd_store;
input exu2csr_rw_addr_0_23;
input [31:0] timer_dmem_wdata;
input [4:0] timer_dmem_addr;
input [1:1] port_sel;
input [1:0] funct3;
input q_data_head_0;
input q_data_head_1;
input q_data_head_4;
input q_data_head_5;
input q_data_head_6;
input q_data_head_12;
input tcm_imem_rdata_4;
input tcm_imem_rdata_5;
input tcm_imem_rdata_19;
input tcm_imem_rdata_31;
output n1258_4;
output n1258_5;
output n1258_7;
output n1258_12;
output n1258_17;
output n1258_18;
output n1258_19;
output n1258_26;
output timer_val_16;
output timer_val_48;
output [1:0] timer_dmem_resp;
output [31:0] timer_dmem_rdata;
wire n101_3;
wire n102_3;
wire n103_3;
wire n104_3;
wire n105_3;
wire n106_3;
wire n107_3;
wire n108_3;
wire n109_3;
wire n110_3;
wire n111_3;
wire n112_3;
wire n113_3;
wire n114_3;
wire n115_3;
wire n116_3;
wire n117_3;
wire n118_3;
wire n119_3;
wire n120_3;
wire n121_3;
wire n122_3;
wire n123_3;
wire n124_3;
wire n125_3;
wire n126_3;
wire n127_3;
wire n128_3;
wire n129_3;
wire n130_3;
wire n131_3;
wire n132_3;
wire n133_3;
wire n134_3;
wire n135_3;
wire n136_3;
wire n137_3;
wire n138_3;
wire n139_3;
wire n140_3;
wire n141_3;
wire n142_3;
wire n143_3;
wire n144_3;
wire n145_3;
wire n146_3;
wire n147_3;
wire n148_3;
wire n149_3;
wire n150_3;
wire n151_3;
wire n152_3;
wire n153_3;
wire n154_3;
wire n155_3;
wire n156_3;
wire n157_3;
wire n158_3;
wire n159_3;
wire n160_3;
wire n161_3;
wire n162_3;
wire n163_3;
wire n164_3;
wire n1258_3;
wire n659_13;
wire n660_11;
wire n661_11;
wire n662_11;
wire n663_11;
wire n664_11;
wire n665_11;
wire n666_11;
wire n667_11;
wire n668_11;
wire n839_5;
wire n838_5;
wire n837_5;
wire n836_5;
wire n835_5;
wire n834_5;
wire n833_5;
wire n832_5;
wire n831_5;
wire n830_5;
wire n829_5;
wire n828_5;
wire n827_5;
wire n826_5;
wire n825_5;
wire n824_5;
wire n823_5;
wire n822_5;
wire n821_5;
wire n820_5;
wire n819_5;
wire n818_5;
wire n817_5;
wire n816_5;
wire n815_5;
wire n814_5;
wire n813_5;
wire n812_5;
wire n811_5;
wire n810_5;
wire n809_5;
wire n808_5;
wire control_up;
wire n101_4;
wire n102_4;
wire n103_4;
wire n104_4;
wire n105_4;
wire n106_4;
wire n107_4;
wire n108_4;
wire n112_4;
wire n113_4;
wire n114_4;
wire n115_4;
wire n116_4;
wire n117_4;
wire n118_4;
wire n121_4;
wire n122_4;
wire n123_4;
wire n124_4;
wire n126_4;
wire n127_4;
wire n130_4;
wire n131_4;
wire n132_4;
wire n133_4;
wire n134_4;
wire n136_4;
wire n137_4;
wire n138_4;
wire n139_4;
wire n140_4;
wire n141_4;
wire n142_4;
wire n143_4;
wire n144_4;
wire n145_4;
wire n146_4;
wire n147_4;
wire n148_4;
wire n149_4;
wire n150_4;
wire n153_4;
wire n154_4;
wire n155_4;
wire n156_4;
wire n157_4;
wire n158_4;
wire n159_4;
wire n160_4;
wire n161_4;
wire n162_4;
wire n1227_5;
wire n1258_6;
wire n908_5;
wire mtime_reg_63_6;
wire n659_14;
wire n660_12;
wire n661_12;
wire n662_12;
wire n663_12;
wire n664_12;
wire n665_12;
wire n666_12;
wire n667_12;
wire n668_12;
wire n839_6;
wire n839_7;
wire n839_8;
wire n838_6;
wire n837_6;
wire n837_7;
wire n837_8;
wire n836_6;
wire n836_7;
wire n836_8;
wire n835_6;
wire n835_7;
wire n835_8;
wire n834_6;
wire n834_7;
wire n834_8;
wire n833_6;
wire n833_7;
wire n833_8;
wire n832_6;
wire n832_7;
wire n832_8;
wire n831_6;
wire n831_7;
wire n831_8;
wire n830_6;
wire n830_7;
wire n830_8;
wire n829_6;
wire n816_6;
wire divider_up_6;
wire n101_6;
wire n105_5;
wire n109_5;
wire n117_5;
wire n120_5;
wire n121_5;
wire n122_5;
wire n131_5;
wire n133_6;
wire n1227_6;
wire n1258_8;
wire n1258_9;
wire n1258_11;
wire n908_6;
wire n660_13;
wire n661_13;
wire n662_13;
wire n663_13;
wire n664_13;
wire n665_13;
wire n666_13;
wire n839_9;
wire n838_8;
wire n838_9;
wire n829_8;
wire n828_7;
wire n827_7;
wire n826_7;
wire n825_7;
wire n824_7;
wire n823_7;
wire n822_7;
wire n821_7;
wire n820_7;
wire n819_7;
wire n818_7;
wire n817_7;
wire n816_7;
wire n815_7;
wire n814_7;
wire n813_7;
wire n812_7;
wire n811_7;
wire n810_7;
wire n809_7;
wire n808_7;
wire n105_6;
wire n1258_14;
wire n1258_15;
wire n1258_16;
wire n838_10;
wire n838_11;
wire n829_9;
wire n828_8;
wire n827_8;
wire n826_8;
wire n825_8;
wire n824_8;
wire n823_8;
wire n822_8;
wire n821_8;
wire n820_8;
wire n819_8;
wire n818_8;
wire n817_8;
wire n816_8;
wire n815_8;
wire n814_8;
wire n813_8;
wire n812_8;
wire n811_8;
wire n810_8;
wire n809_8;
wire n808_8;
wire mtime_reg_63_10;
wire n125_6;
wire control_up_8;
wire n908_8;
wire n108_7;
wire n110_6;
wire n109_7;
wire n111_6;
wire n129_6;
wire n128_6;
wire n120_7;
wire n135_6;
wire n152_6;
wire n151_6;
wire n1258_22;
wire divider_up;
wire n659_16;
wire mtime_reg_31_7;
wire mtime_reg_63_12;
wire n1258_24;
wire n808_10;
wire n809_10;
wire n810_10;
wire n811_10;
wire n812_10;
wire n813_10;
wire n814_10;
wire n815_10;
wire n817_10;
wire n818_10;
wire n819_10;
wire n820_10;
wire n821_10;
wire n822_10;
wire n823_10;
wire n824_10;
wire n825_10;
wire n826_10;
wire n827_10;
wire n828_10;
wire n829_11;
wire n838_13;
wire n1227_8;
wire n133_8;
wire n101_8;
wire n840_7;
wire dmem_rdata_31_7;
wire n908_10;
wire mtime_reg_63_14;
wire n119_6;
wire n1227_10;
wire timer_clksrc_rtc;
wire timer_en;
wire [9:0] timer_div;
wire [63:0] timer_val_0;
wire [63:0] mtimecmp_reg;
wire [9:0] timeclk_cnt;
wire VCC;
wire GND;
  LUT3 n101_s0 (
    .F(n101_3),
    .I0(n101_4),
    .I1(timer_dmem_wdata[31]),
    .I2(n101_8) 
);
defparam n101_s0.INIT=8'hC5;
  LUT4 n102_s0 (
    .F(n102_3),
    .I0(timer_dmem_wdata[30]),
    .I1(n102_4),
    .I2(timer_val_0[62]),
    .I3(n101_8) 
);
defparam n102_s0.INIT=16'hAA3C;
  LUT4 n103_s0 (
    .F(n103_3),
    .I0(timer_dmem_wdata[29]),
    .I1(n103_4),
    .I2(timer_val_0[61]),
    .I3(n101_8) 
);
defparam n103_s0.INIT=16'hAA3C;
  LUT4 n104_s0 (
    .F(n104_3),
    .I0(timer_dmem_wdata[28]),
    .I1(n104_4),
    .I2(timer_val_0[60]),
    .I3(n101_8) 
);
defparam n104_s0.INIT=16'hAA3C;
  LUT4 n105_s0 (
    .F(n105_3),
    .I0(timer_dmem_wdata[27]),
    .I1(timer_val_0[59]),
    .I2(n105_4),
    .I3(n101_8) 
);
defparam n105_s0.INIT=16'hAA3C;
  LUT4 n106_s0 (
    .F(n106_3),
    .I0(timer_dmem_wdata[26]),
    .I1(n106_4),
    .I2(timer_val_0[58]),
    .I3(n101_8) 
);
defparam n106_s0.INIT=16'hAA3C;
  LUT4 n107_s0 (
    .F(n107_3),
    .I0(timer_dmem_wdata[25]),
    .I1(n107_4),
    .I2(timer_val_0[57]),
    .I3(n101_8) 
);
defparam n107_s0.INIT=16'hAA3C;
  LUT4 n108_s0 (
    .F(n108_3),
    .I0(timer_dmem_wdata[24]),
    .I1(timer_val_0[56]),
    .I2(n108_4),
    .I3(n101_8) 
);
defparam n108_s0.INIT=16'hAA3C;
  LUT4 n109_s0 (
    .F(n109_3),
    .I0(timer_dmem_wdata[23]),
    .I1(n109_7),
    .I2(timer_val_0[55]),
    .I3(n101_8) 
);
defparam n109_s0.INIT=16'hAA3C;
  LUT4 n110_s0 (
    .F(n110_3),
    .I0(timer_dmem_wdata[22]),
    .I1(n110_6),
    .I2(timer_val_0[54]),
    .I3(n101_8) 
);
defparam n110_s0.INIT=16'hAA3C;
  LUT4 n111_s0 (
    .F(n111_3),
    .I0(timer_dmem_wdata[21]),
    .I1(n111_6),
    .I2(timer_val_0[53]),
    .I3(n101_8) 
);
defparam n111_s0.INIT=16'hAA3C;
  LUT4 n112_s0 (
    .F(n112_3),
    .I0(timer_dmem_wdata[20]),
    .I1(timer_val_0[52]),
    .I2(n112_4),
    .I3(n101_8) 
);
defparam n112_s0.INIT=16'hAA3C;
  LUT4 n113_s0 (
    .F(n113_3),
    .I0(timer_dmem_wdata[19]),
    .I1(n113_4),
    .I2(timer_val_0[51]),
    .I3(n101_8) 
);
defparam n113_s0.INIT=16'hAA3C;
  LUT4 n114_s0 (
    .F(n114_3),
    .I0(timer_dmem_wdata[18]),
    .I1(timer_val_0[50]),
    .I2(n114_4),
    .I3(n101_8) 
);
defparam n114_s0.INIT=16'hAA3C;
  LUT4 n115_s0 (
    .F(n115_3),
    .I0(timer_dmem_wdata[17]),
    .I1(n115_4),
    .I2(timer_val_0[49]),
    .I3(n101_8) 
);
defparam n115_s0.INIT=16'hAA3C;
  LUT4 n116_s0 (
    .F(n116_3),
    .I0(timer_dmem_wdata[16]),
    .I1(n116_4),
    .I2(timer_val_48),
    .I3(n101_8) 
);
defparam n116_s0.INIT=16'hAA3C;
  LUT4 n117_s0 (
    .F(n117_3),
    .I0(timer_dmem_wdata[15]),
    .I1(timer_val_0[47]),
    .I2(n117_4),
    .I3(n101_8) 
);
defparam n117_s0.INIT=16'hAA3C;
  LUT4 n118_s0 (
    .F(n118_3),
    .I0(timer_dmem_wdata[14]),
    .I1(n118_4),
    .I2(timer_val_0[46]),
    .I3(n101_8) 
);
defparam n118_s0.INIT=16'hAA3C;
  LUT4 n119_s0 (
    .F(n119_3),
    .I0(timer_dmem_wdata[13]),
    .I1(timer_val_0[45]),
    .I2(n119_6),
    .I3(n101_8) 
);
defparam n119_s0.INIT=16'hAA3C;
  LUT4 n120_s0 (
    .F(n120_3),
    .I0(timer_dmem_wdata[12]),
    .I1(timer_val_0[44]),
    .I2(n120_7),
    .I3(n101_8) 
);
defparam n120_s0.INIT=16'hAA3C;
  LUT4 n121_s0 (
    .F(n121_3),
    .I0(timer_dmem_wdata[11]),
    .I1(n121_4),
    .I2(timer_val_0[43]),
    .I3(n101_8) 
);
defparam n121_s0.INIT=16'hAA3C;
  LUT4 n122_s0 (
    .F(n122_3),
    .I0(timer_dmem_wdata[10]),
    .I1(n122_4),
    .I2(timer_val_0[42]),
    .I3(n101_8) 
);
defparam n122_s0.INIT=16'hAA3C;
  LUT4 n123_s0 (
    .F(n123_3),
    .I0(timer_dmem_wdata[9]),
    .I1(n123_4),
    .I2(timer_val_0[41]),
    .I3(n101_8) 
);
defparam n123_s0.INIT=16'hAA3C;
  LUT4 n124_s0 (
    .F(n124_3),
    .I0(timer_dmem_wdata[8]),
    .I1(n124_4),
    .I2(timer_val_0[40]),
    .I3(n101_8) 
);
defparam n124_s0.INIT=16'hAA3C;
  LUT4 n125_s0 (
    .F(n125_3),
    .I0(timer_dmem_wdata[7]),
    .I1(n125_6),
    .I2(timer_val_0[39]),
    .I3(n101_8) 
);
defparam n125_s0.INIT=16'hAA3C;
  LUT4 n126_s0 (
    .F(n126_3),
    .I0(timer_dmem_wdata[6]),
    .I1(timer_val_0[38]),
    .I2(n126_4),
    .I3(n101_8) 
);
defparam n126_s0.INIT=16'hAA3C;
  LUT4 n127_s0 (
    .F(n127_3),
    .I0(timer_dmem_wdata[5]),
    .I1(n127_4),
    .I2(timer_val_0[37]),
    .I3(n101_8) 
);
defparam n127_s0.INIT=16'hAA3C;
  LUT4 n128_s0 (
    .F(n128_3),
    .I0(timer_dmem_wdata[4]),
    .I1(timer_val_0[36]),
    .I2(n128_6),
    .I3(n101_8) 
);
defparam n128_s0.INIT=16'hAA3C;
  LUT4 n129_s0 (
    .F(n129_3),
    .I0(timer_dmem_wdata[3]),
    .I1(n129_6),
    .I2(timer_val_0[35]),
    .I3(n101_8) 
);
defparam n129_s0.INIT=16'hAA3C;
  LUT4 n130_s0 (
    .F(n130_3),
    .I0(timer_dmem_wdata[2]),
    .I1(timer_val_0[34]),
    .I2(n130_4),
    .I3(n101_8) 
);
defparam n130_s0.INIT=16'hAA3C;
  LUT4 n131_s0 (
    .F(n131_3),
    .I0(timer_dmem_wdata[1]),
    .I1(timer_val_0[33]),
    .I2(n131_4),
    .I3(n101_8) 
);
defparam n131_s0.INIT=16'hAA3C;
  LUT4 n132_s0 (
    .F(n132_3),
    .I0(timer_dmem_wdata[0]),
    .I1(n132_4),
    .I2(timer_val_0[32]),
    .I3(n101_8) 
);
defparam n132_s0.INIT=16'hAA3C;
  LUT4 n133_s0 (
    .F(n133_3),
    .I0(timer_dmem_wdata[31]),
    .I1(timer_val_0[31]),
    .I2(n133_4),
    .I3(n133_8) 
);
defparam n133_s0.INIT=16'hAA3C;
  LUT4 n134_s0 (
    .F(n134_3),
    .I0(timer_dmem_wdata[30]),
    .I1(n134_4),
    .I2(timer_val_0[30]),
    .I3(n133_8) 
);
defparam n134_s0.INIT=16'hAA3C;
  LUT4 n135_s0 (
    .F(n135_3),
    .I0(timer_dmem_wdata[29]),
    .I1(n135_6),
    .I2(timer_val_0[29]),
    .I3(n133_8) 
);
defparam n135_s0.INIT=16'hAA3C;
  LUT4 n136_s0 (
    .F(n136_3),
    .I0(timer_dmem_wdata[28]),
    .I1(timer_val_0[28]),
    .I2(n136_4),
    .I3(n133_8) 
);
defparam n136_s0.INIT=16'hAA3C;
  LUT4 n137_s0 (
    .F(n137_3),
    .I0(timer_dmem_wdata[27]),
    .I1(timer_val_0[27]),
    .I2(n137_4),
    .I3(n133_8) 
);
defparam n137_s0.INIT=16'hAA3C;
  LUT4 n138_s0 (
    .F(n138_3),
    .I0(timer_dmem_wdata[26]),
    .I1(timer_val_0[26]),
    .I2(n138_4),
    .I3(n133_8) 
);
defparam n138_s0.INIT=16'hAA3C;
  LUT4 n139_s0 (
    .F(n139_3),
    .I0(timer_dmem_wdata[25]),
    .I1(n139_4),
    .I2(timer_val_0[25]),
    .I3(n133_8) 
);
defparam n139_s0.INIT=16'hAA3C;
  LUT4 n140_s0 (
    .F(n140_3),
    .I0(timer_dmem_wdata[24]),
    .I1(n140_4),
    .I2(timer_val_0[24]),
    .I3(n133_8) 
);
defparam n140_s0.INIT=16'hAA3C;
  LUT4 n141_s0 (
    .F(n141_3),
    .I0(timer_dmem_wdata[23]),
    .I1(timer_val_0[23]),
    .I2(n141_4),
    .I3(n133_8) 
);
defparam n141_s0.INIT=16'hAA3C;
  LUT4 n142_s0 (
    .F(n142_3),
    .I0(timer_dmem_wdata[22]),
    .I1(n142_4),
    .I2(timer_val_0[22]),
    .I3(n133_8) 
);
defparam n142_s0.INIT=16'hAA3C;
  LUT4 n143_s0 (
    .F(n143_3),
    .I0(timer_dmem_wdata[21]),
    .I1(n143_4),
    .I2(timer_val_0[21]),
    .I3(n133_8) 
);
defparam n143_s0.INIT=16'hAA3C;
  LUT4 n144_s0 (
    .F(n144_3),
    .I0(timer_dmem_wdata[20]),
    .I1(timer_val_0[20]),
    .I2(n144_4),
    .I3(n133_8) 
);
defparam n144_s0.INIT=16'hAA3C;
  LUT4 n145_s0 (
    .F(n145_3),
    .I0(timer_dmem_wdata[19]),
    .I1(n145_4),
    .I2(timer_val_0[19]),
    .I3(n133_8) 
);
defparam n145_s0.INIT=16'hAA3C;
  LUT4 n146_s0 (
    .F(n146_3),
    .I0(timer_dmem_wdata[18]),
    .I1(n146_4),
    .I2(timer_val_0[18]),
    .I3(n133_8) 
);
defparam n146_s0.INIT=16'hAA3C;
  LUT4 n147_s0 (
    .F(n147_3),
    .I0(timer_dmem_wdata[17]),
    .I1(timer_val_0[17]),
    .I2(n147_4),
    .I3(n133_8) 
);
defparam n147_s0.INIT=16'hAA3C;
  LUT4 n148_s0 (
    .F(n148_3),
    .I0(timer_dmem_wdata[16]),
    .I1(n148_4),
    .I2(timer_val_16),
    .I3(n133_8) 
);
defparam n148_s0.INIT=16'hAA3C;
  LUT4 n149_s0 (
    .F(n149_3),
    .I0(timer_dmem_wdata[15]),
    .I1(n149_4),
    .I2(timer_val_0[15]),
    .I3(n133_8) 
);
defparam n149_s0.INIT=16'hAA3C;
  LUT4 n150_s0 (
    .F(n150_3),
    .I0(timer_dmem_wdata[14]),
    .I1(timer_val_0[14]),
    .I2(n150_4),
    .I3(n133_8) 
);
defparam n150_s0.INIT=16'hAA3C;
  LUT4 n151_s0 (
    .F(n151_3),
    .I0(timer_dmem_wdata[13]),
    .I1(n151_6),
    .I2(timer_val_0[13]),
    .I3(n133_8) 
);
defparam n151_s0.INIT=16'hAA3C;
  LUT4 n152_s0 (
    .F(n152_3),
    .I0(timer_dmem_wdata[12]),
    .I1(n152_6),
    .I2(timer_val_0[12]),
    .I3(n133_8) 
);
defparam n152_s0.INIT=16'hAA3C;
  LUT4 n153_s0 (
    .F(n153_3),
    .I0(timer_dmem_wdata[11]),
    .I1(timer_val_0[11]),
    .I2(n153_4),
    .I3(n133_8) 
);
defparam n153_s0.INIT=16'hAA3C;
  LUT4 n154_s0 (
    .F(n154_3),
    .I0(timer_dmem_wdata[10]),
    .I1(timer_val_0[10]),
    .I2(n154_4),
    .I3(n133_8) 
);
defparam n154_s0.INIT=16'hAA3C;
  LUT4 n155_s0 (
    .F(n155_3),
    .I0(timer_dmem_wdata[9]),
    .I1(n155_4),
    .I2(timer_val_0[9]),
    .I3(n133_8) 
);
defparam n155_s0.INIT=16'hAA3C;
  LUT4 n156_s0 (
    .F(n156_3),
    .I0(timer_dmem_wdata[8]),
    .I1(n156_4),
    .I2(timer_val_0[8]),
    .I3(n133_8) 
);
defparam n156_s0.INIT=16'hAA3C;
  LUT4 n157_s0 (
    .F(n157_3),
    .I0(timer_dmem_wdata[7]),
    .I1(timer_val_0[7]),
    .I2(n157_4),
    .I3(n133_8) 
);
defparam n157_s0.INIT=16'hAA3C;
  LUT4 n158_s0 (
    .F(n158_3),
    .I0(timer_dmem_wdata[6]),
    .I1(n158_4),
    .I2(timer_val_0[6]),
    .I3(n133_8) 
);
defparam n158_s0.INIT=16'hAA3C;
  LUT4 n159_s0 (
    .F(n159_3),
    .I0(timer_dmem_wdata[5]),
    .I1(n159_4),
    .I2(timer_val_0[5]),
    .I3(n133_8) 
);
defparam n159_s0.INIT=16'hAA3C;
  LUT4 n160_s0 (
    .F(n160_3),
    .I0(timer_dmem_wdata[4]),
    .I1(timer_val_0[4]),
    .I2(n160_4),
    .I3(n133_8) 
);
defparam n160_s0.INIT=16'hAA3C;
  LUT4 n161_s0 (
    .F(n161_3),
    .I0(timer_dmem_wdata[3]),
    .I1(n161_4),
    .I2(timer_val_0[3]),
    .I3(n133_8) 
);
defparam n161_s0.INIT=16'hAA3C;
  LUT4 n162_s0 (
    .F(n162_3),
    .I0(timer_dmem_wdata[2]),
    .I1(n162_4),
    .I2(timer_val_0[2]),
    .I3(n133_8) 
);
defparam n162_s0.INIT=16'hAA3C;
  LUT4 n163_s0 (
    .F(n163_3),
    .I0(timer_dmem_wdata[1]),
    .I1(timer_val_0[0]),
    .I2(timer_val_0[1]),
    .I3(n133_8) 
);
defparam n163_s0.INIT=16'hAA3C;
  LUT3 n164_s0 (
    .F(n164_3),
    .I0(timer_dmem_wdata[0]),
    .I1(timer_val_0[0]),
    .I2(n133_8) 
);
defparam n164_s0.INIT=8'hA3;
  LUT3 n1258_s0 (
    .F(n1258_3),
    .I0(n1258_4),
    .I1(n1258_5),
    .I2(n1258_6) 
);
defparam n1258_s0.INIT=8'hB0;
  LUT4 n659_s8 (
    .F(n659_13),
    .I0(n659_14),
    .I1(mtime_reg_63_6),
    .I2(timer_dmem_wdata[9]),
    .I3(divider_up) 
);
defparam n659_s8.INIT=16'hF044;
  LUT4 n660_s7 (
    .F(n660_11),
    .I0(n660_12),
    .I1(mtime_reg_63_6),
    .I2(timer_dmem_wdata[8]),
    .I3(divider_up) 
);
defparam n660_s7.INIT=16'hF088;
  LUT4 n661_s7 (
    .F(n661_11),
    .I0(n661_12),
    .I1(mtime_reg_63_6),
    .I2(timer_dmem_wdata[7]),
    .I3(divider_up) 
);
defparam n661_s7.INIT=16'hF088;
  LUT3 n662_s7 (
    .F(n662_11),
    .I0(timer_dmem_wdata[6]),
    .I1(n662_12),
    .I2(divider_up) 
);
defparam n662_s7.INIT=8'hAC;
  LUT3 n663_s7 (
    .F(n663_11),
    .I0(n663_12),
    .I1(timer_dmem_wdata[5]),
    .I2(divider_up) 
);
defparam n663_s7.INIT=8'hCA;
  LUT4 n664_s7 (
    .F(n664_11),
    .I0(n664_12),
    .I1(mtime_reg_63_6),
    .I2(timer_dmem_wdata[4]),
    .I3(divider_up) 
);
defparam n664_s7.INIT=16'hF088;
  LUT3 n665_s7 (
    .F(n665_11),
    .I0(timer_dmem_wdata[3]),
    .I1(n665_12),
    .I2(divider_up) 
);
defparam n665_s7.INIT=8'hAC;
  LUT3 n666_s7 (
    .F(n666_11),
    .I0(n666_12),
    .I1(timer_dmem_wdata[2]),
    .I2(divider_up) 
);
defparam n666_s7.INIT=8'hCA;
  LUT4 n667_s7 (
    .F(n667_11),
    .I0(n667_12),
    .I1(mtime_reg_63_6),
    .I2(timer_dmem_wdata[1]),
    .I3(divider_up) 
);
defparam n667_s7.INIT=16'hF088;
  LUT3 n668_s7 (
    .F(n668_11),
    .I0(timer_dmem_wdata[0]),
    .I1(n668_12),
    .I2(divider_up) 
);
defparam n668_s7.INIT=8'hAC;
  LUT4 n839_s1 (
    .F(n839_5),
    .I0(n839_6),
    .I1(n839_7),
    .I2(n839_8),
    .I3(n908_5) 
);
defparam n839_s1.INIT=16'h7F00;
  LUT4 n838_s1 (
    .F(n838_5),
    .I0(timer_val_0[33]),
    .I1(n838_6),
    .I2(n838_13),
    .I3(n908_5) 
);
defparam n838_s1.INIT=16'h8F00;
  LUT4 n837_s1 (
    .F(n837_5),
    .I0(n837_6),
    .I1(n837_7),
    .I2(n837_8),
    .I3(n908_5) 
);
defparam n837_s1.INIT=16'hBF00;
  LUT4 n836_s1 (
    .F(n836_5),
    .I0(n836_6),
    .I1(n836_7),
    .I2(n836_8),
    .I3(n908_5) 
);
defparam n836_s1.INIT=16'hBF00;
  LUT4 n835_s1 (
    .F(n835_5),
    .I0(n835_6),
    .I1(n835_7),
    .I2(n835_8),
    .I3(n908_5) 
);
defparam n835_s1.INIT=16'hBF00;
  LUT4 n834_s1 (
    .F(n834_5),
    .I0(n834_6),
    .I1(n834_7),
    .I2(n834_8),
    .I3(n908_5) 
);
defparam n834_s1.INIT=16'hBF00;
  LUT4 n833_s1 (
    .F(n833_5),
    .I0(n833_6),
    .I1(n833_7),
    .I2(n833_8),
    .I3(n908_5) 
);
defparam n833_s1.INIT=16'hBF00;
  LUT4 n832_s1 (
    .F(n832_5),
    .I0(n832_6),
    .I1(n832_7),
    .I2(n832_8),
    .I3(n908_5) 
);
defparam n832_s1.INIT=16'hBF00;
  LUT4 n831_s1 (
    .F(n831_5),
    .I0(n831_6),
    .I1(n831_7),
    .I2(n831_8),
    .I3(n908_5) 
);
defparam n831_s1.INIT=16'hBF00;
  LUT4 n830_s1 (
    .F(n830_5),
    .I0(n830_6),
    .I1(n830_7),
    .I2(n830_8),
    .I3(n908_5) 
);
defparam n830_s1.INIT=16'hBF00;
  LUT4 n829_s1 (
    .F(n829_5),
    .I0(mtimecmp_reg[10]),
    .I1(n829_6),
    .I2(n829_11),
    .I3(n908_5) 
);
defparam n829_s1.INIT=16'h8F00;
  LUT4 n828_s1 (
    .F(n828_5),
    .I0(mtimecmp_reg[11]),
    .I1(n829_6),
    .I2(n828_10),
    .I3(n908_5) 
);
defparam n828_s1.INIT=16'h8F00;
  LUT4 n827_s1 (
    .F(n827_5),
    .I0(mtimecmp_reg[12]),
    .I1(n829_6),
    .I2(n827_10),
    .I3(n908_5) 
);
defparam n827_s1.INIT=16'h8F00;
  LUT4 n826_s1 (
    .F(n826_5),
    .I0(mtimecmp_reg[13]),
    .I1(n829_6),
    .I2(n826_10),
    .I3(n908_5) 
);
defparam n826_s1.INIT=16'h8F00;
  LUT4 n825_s1 (
    .F(n825_5),
    .I0(mtimecmp_reg[14]),
    .I1(n829_6),
    .I2(n825_10),
    .I3(n908_5) 
);
defparam n825_s1.INIT=16'h8F00;
  LUT4 n824_s1 (
    .F(n824_5),
    .I0(mtimecmp_reg[15]),
    .I1(n829_6),
    .I2(n824_10),
    .I3(n908_5) 
);
defparam n824_s1.INIT=16'h8F00;
  LUT4 n823_s1 (
    .F(n823_5),
    .I0(mtimecmp_reg[16]),
    .I1(n829_6),
    .I2(n823_10),
    .I3(n908_5) 
);
defparam n823_s1.INIT=16'h8F00;
  LUT4 n822_s1 (
    .F(n822_5),
    .I0(mtimecmp_reg[17]),
    .I1(n829_6),
    .I2(n822_10),
    .I3(n908_5) 
);
defparam n822_s1.INIT=16'h8F00;
  LUT4 n821_s1 (
    .F(n821_5),
    .I0(mtimecmp_reg[18]),
    .I1(n829_6),
    .I2(n821_10),
    .I3(n908_5) 
);
defparam n821_s1.INIT=16'h8F00;
  LUT4 n820_s1 (
    .F(n820_5),
    .I0(mtimecmp_reg[19]),
    .I1(n829_6),
    .I2(n820_10),
    .I3(n908_5) 
);
defparam n820_s1.INIT=16'h8F00;
  LUT4 n819_s1 (
    .F(n819_5),
    .I0(mtimecmp_reg[20]),
    .I1(n829_6),
    .I2(n819_10),
    .I3(n908_5) 
);
defparam n819_s1.INIT=16'h8F00;
  LUT4 n818_s1 (
    .F(n818_5),
    .I0(mtimecmp_reg[21]),
    .I1(n829_6),
    .I2(n818_10),
    .I3(n908_5) 
);
defparam n818_s1.INIT=16'h8F00;
  LUT4 n817_s1 (
    .F(n817_5),
    .I0(mtimecmp_reg[22]),
    .I1(n829_6),
    .I2(n817_10),
    .I3(n908_5) 
);
defparam n817_s1.INIT=16'h8F00;
  LUT4 n816_s1 (
    .F(n816_5),
    .I0(timer_val_0[55]),
    .I1(n838_6),
    .I2(n816_6),
    .I3(n908_5) 
);
defparam n816_s1.INIT=16'h8F00;
  LUT4 n815_s1 (
    .F(n815_5),
    .I0(mtimecmp_reg[24]),
    .I1(n829_6),
    .I2(n815_10),
    .I3(n908_5) 
);
defparam n815_s1.INIT=16'h8F00;
  LUT4 n814_s1 (
    .F(n814_5),
    .I0(mtimecmp_reg[25]),
    .I1(n829_6),
    .I2(n814_10),
    .I3(n908_5) 
);
defparam n814_s1.INIT=16'h8F00;
  LUT4 n813_s1 (
    .F(n813_5),
    .I0(mtimecmp_reg[26]),
    .I1(n829_6),
    .I2(n813_10),
    .I3(n908_5) 
);
defparam n813_s1.INIT=16'h8F00;
  LUT4 n812_s1 (
    .F(n812_5),
    .I0(mtimecmp_reg[27]),
    .I1(n829_6),
    .I2(n812_10),
    .I3(n908_5) 
);
defparam n812_s1.INIT=16'h8F00;
  LUT4 n811_s1 (
    .F(n811_5),
    .I0(mtimecmp_reg[28]),
    .I1(n829_6),
    .I2(n811_10),
    .I3(n908_5) 
);
defparam n811_s1.INIT=16'h8F00;
  LUT4 n810_s1 (
    .F(n810_5),
    .I0(mtimecmp_reg[29]),
    .I1(n829_6),
    .I2(n810_10),
    .I3(n908_5) 
);
defparam n810_s1.INIT=16'h8F00;
  LUT4 n809_s1 (
    .F(n809_5),
    .I0(mtimecmp_reg[30]),
    .I1(n829_6),
    .I2(n809_10),
    .I3(n908_5) 
);
defparam n809_s1.INIT=16'h8F00;
  LUT4 n808_s1 (
    .F(n808_5),
    .I0(mtimecmp_reg[31]),
    .I1(n829_6),
    .I2(n808_10),
    .I3(n908_5) 
);
defparam n808_s1.INIT=16'h8F00;
  LUT3 control_up_s1 (
    .F(control_up),
    .I0(timer_dmem_addr[2]),
    .I1(n1227_10),
    .I2(control_up_8) 
);
defparam control_up_s1.INIT=8'h40;
  LUT4 n101_s1 (
    .F(n101_4),
    .I0(n101_6),
    .I1(timer_val_0[62]),
    .I2(n105_4),
    .I3(timer_val_0[63]) 
);
defparam n101_s1.INIT=16'h807F;
  LUT4 n102_s1 (
    .F(n102_4),
    .I0(timer_val_0[61]),
    .I1(timer_val_0[60]),
    .I2(timer_val_0[59]),
    .I3(n105_4) 
);
defparam n102_s1.INIT=16'h8000;
  LUT3 n103_s1 (
    .F(n103_4),
    .I0(timer_val_0[60]),
    .I1(timer_val_0[59]),
    .I2(n105_4) 
);
defparam n103_s1.INIT=8'h80;
  LUT2 n104_s1 (
    .F(n104_4),
    .I0(timer_val_0[59]),
    .I1(n105_4) 
);
defparam n104_s1.INIT=4'h8;
  LUT4 n105_s1 (
    .F(n105_4),
    .I0(n105_5),
    .I1(timer_val_0[55]),
    .I2(timer_val_0[54]),
    .I3(n114_4) 
);
defparam n105_s1.INIT=16'h8000;
  LUT3 n106_s1 (
    .F(n106_4),
    .I0(timer_val_0[57]),
    .I1(timer_val_0[56]),
    .I2(n108_4) 
);
defparam n106_s1.INIT=8'h80;
  LUT2 n107_s1 (
    .F(n107_4),
    .I0(timer_val_0[56]),
    .I1(n108_4) 
);
defparam n107_s1.INIT=4'h8;
  LUT4 n108_s1 (
    .F(n108_4),
    .I0(n108_7),
    .I1(timer_val_0[55]),
    .I2(timer_val_0[54]),
    .I3(n114_4) 
);
defparam n108_s1.INIT=16'h8000;
  LUT3 n112_s1 (
    .F(n112_4),
    .I0(timer_val_0[51]),
    .I1(timer_val_0[50]),
    .I2(n114_4) 
);
defparam n112_s1.INIT=8'h80;
  LUT2 n113_s1 (
    .F(n113_4),
    .I0(timer_val_0[50]),
    .I1(n114_4) 
);
defparam n113_s1.INIT=4'h8;
  LUT4 n114_s1 (
    .F(n114_4),
    .I0(timer_val_0[49]),
    .I1(timer_val_48),
    .I2(timer_val_0[47]),
    .I3(n117_4) 
);
defparam n114_s1.INIT=16'h8000;
  LUT3 n115_s1 (
    .F(n115_4),
    .I0(timer_val_48),
    .I1(timer_val_0[47]),
    .I2(n117_4) 
);
defparam n115_s1.INIT=8'h80;
  LUT2 n116_s1 (
    .F(n116_4),
    .I0(timer_val_0[47]),
    .I1(n117_4) 
);
defparam n116_s1.INIT=4'h8;
  LUT4 n117_s1 (
    .F(n117_4),
    .I0(n117_5),
    .I1(timer_val_0[46]),
    .I2(timer_val_0[45]),
    .I3(n131_4) 
);
defparam n117_s1.INIT=16'h8000;
  LUT2 n118_s1 (
    .F(n118_4),
    .I0(timer_val_0[45]),
    .I1(n119_6) 
);
defparam n118_s1.INIT=4'h8;
  LUT2 n121_s1 (
    .F(n121_4),
    .I0(n121_5),
    .I1(n128_6) 
);
defparam n121_s1.INIT=4'h8;
  LUT4 n122_s1 (
    .F(n122_4),
    .I0(timer_val_0[41]),
    .I1(timer_val_0[36]),
    .I2(n122_5),
    .I3(n128_6) 
);
defparam n122_s1.INIT=16'h8000;
  LUT3 n123_s1 (
    .F(n123_4),
    .I0(timer_val_0[36]),
    .I1(n122_5),
    .I2(n128_6) 
);
defparam n123_s1.INIT=8'h80;
  LUT3 n124_s1 (
    .F(n124_4),
    .I0(timer_val_0[39]),
    .I1(timer_val_0[38]),
    .I2(n126_4) 
);
defparam n124_s1.INIT=8'h80;
  LUT3 n126_s1 (
    .F(n126_4),
    .I0(timer_val_0[37]),
    .I1(timer_val_0[36]),
    .I2(n128_6) 
);
defparam n126_s1.INIT=8'h80;
  LUT2 n127_s1 (
    .F(n127_4),
    .I0(timer_val_0[36]),
    .I1(n128_6) 
);
defparam n127_s1.INIT=4'h8;
  LUT2 n130_s1 (
    .F(n130_4),
    .I0(timer_val_0[33]),
    .I1(n131_4) 
);
defparam n130_s1.INIT=4'h8;
  LUT4 n131_s1 (
    .F(n131_4),
    .I0(n131_5),
    .I1(timer_val_0[31]),
    .I2(timer_val_0[30]),
    .I3(n137_4) 
);
defparam n131_s1.INIT=16'h8000;
  LUT2 n132_s1 (
    .F(n132_4),
    .I0(timer_val_0[31]),
    .I1(n133_4) 
);
defparam n132_s1.INIT=4'h8;
  LUT4 n133_s1 (
    .F(n133_4),
    .I0(timer_val_0[30]),
    .I1(timer_val_0[29]),
    .I2(timer_val_0[28]),
    .I3(n136_4) 
);
defparam n133_s1.INIT=16'h8000;
  LUT3 n134_s1 (
    .F(n134_4),
    .I0(timer_val_0[29]),
    .I1(timer_val_0[28]),
    .I2(n136_4) 
);
defparam n134_s1.INIT=8'h80;
  LUT3 n136_s1 (
    .F(n136_4),
    .I0(timer_val_0[27]),
    .I1(timer_val_0[26]),
    .I2(n138_4) 
);
defparam n136_s1.INIT=8'h80;
  LUT2 n137_s1 (
    .F(n137_4),
    .I0(timer_val_0[26]),
    .I1(n138_4) 
);
defparam n137_s1.INIT=4'h8;
  LUT4 n138_s1 (
    .F(n138_4),
    .I0(timer_val_0[25]),
    .I1(timer_val_0[24]),
    .I2(timer_val_0[23]),
    .I3(n141_4) 
);
defparam n138_s1.INIT=16'h8000;
  LUT3 n139_s1 (
    .F(n139_4),
    .I0(timer_val_0[24]),
    .I1(timer_val_0[23]),
    .I2(n141_4) 
);
defparam n139_s1.INIT=8'h80;
  LUT2 n140_s1 (
    .F(n140_4),
    .I0(timer_val_0[23]),
    .I1(n141_4) 
);
defparam n140_s1.INIT=4'h8;
  LUT4 n141_s1 (
    .F(n141_4),
    .I0(timer_val_0[22]),
    .I1(timer_val_0[21]),
    .I2(timer_val_0[20]),
    .I3(n144_4) 
);
defparam n141_s1.INIT=16'h8000;
  LUT3 n142_s1 (
    .F(n142_4),
    .I0(timer_val_0[21]),
    .I1(timer_val_0[20]),
    .I2(n144_4) 
);
defparam n142_s1.INIT=8'h80;
  LUT2 n143_s1 (
    .F(n143_4),
    .I0(timer_val_0[20]),
    .I1(n144_4) 
);
defparam n143_s1.INIT=4'h8;
  LUT4 n144_s1 (
    .F(n144_4),
    .I0(timer_val_0[19]),
    .I1(timer_val_0[18]),
    .I2(timer_val_0[17]),
    .I3(n147_4) 
);
defparam n144_s1.INIT=16'h8000;
  LUT3 n145_s1 (
    .F(n145_4),
    .I0(timer_val_0[18]),
    .I1(timer_val_0[17]),
    .I2(n147_4) 
);
defparam n145_s1.INIT=8'h80;
  LUT2 n146_s1 (
    .F(n146_4),
    .I0(timer_val_0[17]),
    .I1(n147_4) 
);
defparam n146_s1.INIT=4'h8;
  LUT4 n147_s1 (
    .F(n147_4),
    .I0(timer_val_16),
    .I1(timer_val_0[15]),
    .I2(timer_val_0[14]),
    .I3(n150_4) 
);
defparam n147_s1.INIT=16'h8000;
  LUT3 n148_s1 (
    .F(n148_4),
    .I0(timer_val_0[15]),
    .I1(timer_val_0[14]),
    .I2(n150_4) 
);
defparam n148_s1.INIT=8'h80;
  LUT2 n149_s1 (
    .F(n149_4),
    .I0(timer_val_0[14]),
    .I1(n150_4) 
);
defparam n149_s1.INIT=4'h8;
  LUT4 n150_s1 (
    .F(n150_4),
    .I0(timer_val_0[13]),
    .I1(timer_val_0[12]),
    .I2(timer_val_0[11]),
    .I3(n153_4) 
);
defparam n150_s1.INIT=16'h8000;
  LUT2 n153_s1 (
    .F(n153_4),
    .I0(timer_val_0[10]),
    .I1(n154_4) 
);
defparam n153_s1.INIT=4'h8;
  LUT4 n154_s1 (
    .F(n154_4),
    .I0(timer_val_0[9]),
    .I1(timer_val_0[8]),
    .I2(timer_val_0[7]),
    .I3(n157_4) 
);
defparam n154_s1.INIT=16'h8000;
  LUT3 n155_s1 (
    .F(n155_4),
    .I0(timer_val_0[8]),
    .I1(timer_val_0[7]),
    .I2(n157_4) 
);
defparam n155_s1.INIT=8'h80;
  LUT2 n156_s1 (
    .F(n156_4),
    .I0(timer_val_0[7]),
    .I1(n157_4) 
);
defparam n156_s1.INIT=4'h8;
  LUT4 n157_s1 (
    .F(n157_4),
    .I0(timer_val_0[6]),
    .I1(timer_val_0[5]),
    .I2(timer_val_0[4]),
    .I3(n160_4) 
);
defparam n157_s1.INIT=16'h8000;
  LUT3 n158_s1 (
    .F(n158_4),
    .I0(timer_val_0[5]),
    .I1(timer_val_0[4]),
    .I2(n160_4) 
);
defparam n158_s1.INIT=8'h80;
  LUT2 n159_s1 (
    .F(n159_4),
    .I0(timer_val_0[4]),
    .I1(n160_4) 
);
defparam n159_s1.INIT=4'h8;
  LUT4 n160_s1 (
    .F(n160_4),
    .I0(timer_val_0[0]),
    .I1(timer_val_0[3]),
    .I2(timer_val_0[2]),
    .I3(timer_val_0[1]) 
);
defparam n160_s1.INIT=16'h8000;
  LUT3 n161_s1 (
    .F(n161_4),
    .I0(timer_val_0[0]),
    .I1(timer_val_0[2]),
    .I2(timer_val_0[1]) 
);
defparam n161_s1.INIT=8'h80;
  LUT2 n162_s1 (
    .F(n162_4),
    .I0(timer_val_0[0]),
    .I1(timer_val_0[1]) 
);
defparam n162_s1.INIT=4'h8;
  LUT2 n1227_s2 (
    .F(n1227_5),
    .I0(timer_dmem_addr[2]),
    .I1(n1227_6) 
);
defparam n1227_s2.INIT=4'h8;
  LUT4 n1258_s1 (
    .F(n1258_4),
    .I0(\idu2exu_cmd.imm_19_4 ),
    .I1(\idu2exu_cmd.imm_24_3 ),
    .I2(n1258_7),
    .I3(n1258_8) 
);
defparam n1258_s1.INIT=16'hF800;
  LUT4 n1258_s2 (
    .F(n1258_5),
    .I0(n1258_9),
    .I1(n1258_26),
    .I2(n1258_11),
    .I3(n1258_12) 
);
defparam n1258_s2.INIT=16'hBB0F;
  LUT4 n1258_s3 (
    .F(n1258_6),
    .I0(n1258_24),
    .I1(csr_mepc_next_31_15),
    .I2(dmem_cmd_store_4),
    .I3(lsu_cmd_upd_8) 
);
defparam n1258_s3.INIT=16'h8000;
  LUT2 n908_s2 (
    .F(n908_5),
    .I0(lsu_cmd_upd_14),
    .I1(port_sel[1]) 
);
defparam n908_s2.INIT=4'h8;
  LUT2 mtime_reg_63_s3 (
    .F(mtime_reg_63_6),
    .I0(timer_clksrc_rtc),
    .I1(timer_en) 
);
defparam mtime_reg_63_s3.INIT=4'h4;
  LUT3 n659_s9 (
    .F(n659_14),
    .I0(timer_div[9]),
    .I1(timeclk_cnt[9]),
    .I2(mtime_reg_63_10) 
);
defparam n659_s9.INIT=8'hD3;
  LUT4 n660_s8 (
    .F(n660_12),
    .I0(timer_div[8]),
    .I1(timeclk_cnt[9]),
    .I2(timeclk_cnt[8]),
    .I3(n660_13) 
);
defparam n660_s8.INIT=16'h0EF0;
  LUT4 n661_s8 (
    .F(n661_12),
    .I0(timer_div[7]),
    .I1(mtime_reg_63_14),
    .I2(n661_13),
    .I3(timeclk_cnt[7]) 
);
defparam n661_s8.INIT=16'h0BB0;
  LUT4 n662_s8 (
    .F(n662_12),
    .I0(mtime_reg_63_14),
    .I1(timer_div[6]),
    .I2(mtime_reg_63_6),
    .I3(n662_13) 
);
defparam n662_s8.INIT=16'h00D0;
  LUT4 n663_s8 (
    .F(n663_12),
    .I0(mtime_reg_63_14),
    .I1(timer_div[5]),
    .I2(mtime_reg_63_6),
    .I3(n663_13) 
);
defparam n663_s8.INIT=16'h00D0;
  LUT4 n664_s8 (
    .F(n664_12),
    .I0(timer_div[4]),
    .I1(mtime_reg_63_14),
    .I2(n664_13),
    .I3(timeclk_cnt[4]) 
);
defparam n664_s8.INIT=16'h0BB0;
  LUT4 n665_s8 (
    .F(n665_12),
    .I0(mtime_reg_63_14),
    .I1(timer_div[3]),
    .I2(mtime_reg_63_6),
    .I3(n665_13) 
);
defparam n665_s8.INIT=16'h00D0;
  LUT4 n666_s8 (
    .F(n666_12),
    .I0(mtime_reg_63_14),
    .I1(timer_div[2]),
    .I2(n666_13),
    .I3(mtime_reg_63_6) 
);
defparam n666_s8.INIT=16'hD000;
  LUT4 n667_s8 (
    .F(n667_12),
    .I0(timer_div[1]),
    .I1(mtime_reg_63_14),
    .I2(timeclk_cnt[0]),
    .I3(timeclk_cnt[1]) 
);
defparam n667_s8.INIT=16'hB00B;
  LUT4 n668_s8 (
    .F(n668_12),
    .I0(mtime_reg_63_14),
    .I1(timer_div[0]),
    .I2(timeclk_cnt[0]),
    .I3(mtime_reg_63_6) 
);
defparam n668_s8.INIT=16'h0D00;
  LUT4 n839_s2 (
    .F(n839_6),
    .I0(n908_6),
    .I1(timer_dmem_rdata[0]),
    .I2(mtimecmp_reg[32]),
    .I3(n1227_5) 
);
defparam n839_s2.INIT=16'h0BBB;
  LUT4 n839_s3 (
    .F(n839_7),
    .I0(timer_en),
    .I1(n839_9),
    .I2(timer_dmem_addr[2]),
    .I3(control_up_8) 
);
defparam n839_s3.INIT=16'hC4FC;
  LUT4 n839_s4 (
    .F(n839_8),
    .I0(n838_6),
    .I1(timer_val_0[32]),
    .I2(timer_val_0[0]),
    .I3(n133_6) 
);
defparam n839_s4.INIT=16'h0777;
  LUT3 n838_s2 (
    .F(n838_6),
    .I0(timer_dmem_addr[3]),
    .I1(timer_dmem_addr[2]),
    .I2(n838_8) 
);
defparam n838_s2.INIT=8'h80;
  LUT4 n837_s2 (
    .F(n837_6),
    .I0(mtimecmp_reg[2]),
    .I1(mtimecmp_reg[34]),
    .I2(timer_dmem_addr[2]),
    .I3(n1227_6) 
);
defparam n837_s2.INIT=16'hCA00;
  LUT4 n837_s3 (
    .F(n837_7),
    .I0(timer_div[2]),
    .I1(divider_up_6),
    .I2(n908_6),
    .I3(timer_dmem_rdata[2]) 
);
defparam n837_s3.INIT=16'h7077;
  LUT4 n837_s4 (
    .F(n837_8),
    .I0(timer_val_0[2]),
    .I1(n133_6),
    .I2(timer_val_0[34]),
    .I3(n838_6) 
);
defparam n837_s4.INIT=16'h0777;
  LUT4 n836_s2 (
    .F(n836_6),
    .I0(mtimecmp_reg[3]),
    .I1(mtimecmp_reg[35]),
    .I2(timer_dmem_addr[2]),
    .I3(n1227_6) 
);
defparam n836_s2.INIT=16'hCA00;
  LUT4 n836_s3 (
    .F(n836_7),
    .I0(timer_div[3]),
    .I1(divider_up_6),
    .I2(n908_6),
    .I3(timer_dmem_rdata[3]) 
);
defparam n836_s3.INIT=16'h7077;
  LUT4 n836_s4 (
    .F(n836_8),
    .I0(timer_val_0[3]),
    .I1(n133_6),
    .I2(timer_val_0[35]),
    .I3(n838_6) 
);
defparam n836_s4.INIT=16'h0777;
  LUT4 n835_s2 (
    .F(n835_6),
    .I0(mtimecmp_reg[4]),
    .I1(mtimecmp_reg[36]),
    .I2(timer_dmem_addr[2]),
    .I3(n1227_6) 
);
defparam n835_s2.INIT=16'hCA00;
  LUT4 n835_s3 (
    .F(n835_7),
    .I0(timer_div[4]),
    .I1(divider_up_6),
    .I2(n908_6),
    .I3(timer_dmem_rdata[4]) 
);
defparam n835_s3.INIT=16'h7077;
  LUT4 n835_s4 (
    .F(n835_8),
    .I0(timer_val_0[4]),
    .I1(n133_6),
    .I2(timer_val_0[36]),
    .I3(n838_6) 
);
defparam n835_s4.INIT=16'h0777;
  LUT4 n834_s2 (
    .F(n834_6),
    .I0(mtimecmp_reg[5]),
    .I1(mtimecmp_reg[37]),
    .I2(timer_dmem_addr[2]),
    .I3(n1227_6) 
);
defparam n834_s2.INIT=16'hCA00;
  LUT4 n834_s3 (
    .F(n834_7),
    .I0(timer_div[5]),
    .I1(divider_up_6),
    .I2(n908_6),
    .I3(timer_dmem_rdata[5]) 
);
defparam n834_s3.INIT=16'h7077;
  LUT4 n834_s4 (
    .F(n834_8),
    .I0(timer_val_0[5]),
    .I1(n133_6),
    .I2(timer_val_0[37]),
    .I3(n838_6) 
);
defparam n834_s4.INIT=16'h0777;
  LUT4 n833_s2 (
    .F(n833_6),
    .I0(mtimecmp_reg[6]),
    .I1(mtimecmp_reg[38]),
    .I2(timer_dmem_addr[2]),
    .I3(n1227_6) 
);
defparam n833_s2.INIT=16'hCA00;
  LUT4 n833_s3 (
    .F(n833_7),
    .I0(timer_div[6]),
    .I1(divider_up_6),
    .I2(n908_6),
    .I3(timer_dmem_rdata[6]) 
);
defparam n833_s3.INIT=16'h7077;
  LUT4 n833_s4 (
    .F(n833_8),
    .I0(timer_val_0[6]),
    .I1(n133_6),
    .I2(timer_val_0[38]),
    .I3(n838_6) 
);
defparam n833_s4.INIT=16'h0777;
  LUT4 n832_s2 (
    .F(n832_6),
    .I0(mtimecmp_reg[7]),
    .I1(mtimecmp_reg[39]),
    .I2(timer_dmem_addr[2]),
    .I3(n1227_6) 
);
defparam n832_s2.INIT=16'hCA00;
  LUT4 n832_s3 (
    .F(n832_7),
    .I0(timer_div[7]),
    .I1(divider_up_6),
    .I2(n908_6),
    .I3(timer_dmem_rdata[7]) 
);
defparam n832_s3.INIT=16'h7077;
  LUT4 n832_s4 (
    .F(n832_8),
    .I0(timer_val_0[7]),
    .I1(n133_6),
    .I2(timer_val_0[39]),
    .I3(n838_6) 
);
defparam n832_s4.INIT=16'h0777;
  LUT4 n831_s2 (
    .F(n831_6),
    .I0(mtimecmp_reg[8]),
    .I1(mtimecmp_reg[40]),
    .I2(timer_dmem_addr[2]),
    .I3(n1227_6) 
);
defparam n831_s2.INIT=16'hCA00;
  LUT4 n831_s3 (
    .F(n831_7),
    .I0(timer_div[8]),
    .I1(divider_up_6),
    .I2(n908_6),
    .I3(timer_dmem_rdata[8]) 
);
defparam n831_s3.INIT=16'h7077;
  LUT4 n831_s4 (
    .F(n831_8),
    .I0(timer_val_0[8]),
    .I1(n133_6),
    .I2(timer_val_0[40]),
    .I3(n838_6) 
);
defparam n831_s4.INIT=16'h0777;
  LUT4 n830_s2 (
    .F(n830_6),
    .I0(mtimecmp_reg[9]),
    .I1(mtimecmp_reg[41]),
    .I2(timer_dmem_addr[2]),
    .I3(n1227_6) 
);
defparam n830_s2.INIT=16'hCA00;
  LUT4 n830_s3 (
    .F(n830_7),
    .I0(timer_div[9]),
    .I1(divider_up_6),
    .I2(n908_6),
    .I3(timer_dmem_rdata[9]) 
);
defparam n830_s3.INIT=16'h7077;
  LUT4 n830_s4 (
    .F(n830_8),
    .I0(timer_val_0[9]),
    .I1(n133_6),
    .I2(timer_val_0[41]),
    .I3(n838_6) 
);
defparam n830_s4.INIT=16'h0777;
  LUT2 n829_s2 (
    .F(n829_6),
    .I0(timer_dmem_addr[2]),
    .I1(n1227_6) 
);
defparam n829_s2.INIT=4'h4;
  LUT3 n816_s2 (
    .F(n816_6),
    .I0(n133_6),
    .I1(timer_val_0[23]),
    .I2(n816_7) 
);
defparam n816_s2.INIT=8'h70;
  LUT2 divider_up_s2 (
    .F(divider_up_6),
    .I0(timer_dmem_addr[2]),
    .I1(control_up_8) 
);
defparam divider_up_s2.INIT=4'h8;
  LUT3 n101_s3 (
    .F(n101_6),
    .I0(timer_val_0[61]),
    .I1(timer_val_0[60]),
    .I2(timer_val_0[59]) 
);
defparam n101_s3.INIT=8'h80;
  LUT4 n105_s2 (
    .F(n105_5),
    .I0(timer_val_0[51]),
    .I1(timer_val_0[50]),
    .I2(n109_5),
    .I3(n105_6) 
);
defparam n105_s2.INIT=16'h8000;
  LUT2 n109_s2 (
    .F(n109_5),
    .I0(timer_val_0[53]),
    .I1(timer_val_0[52]) 
);
defparam n109_s2.INIT=4'h8;
  LUT3 n117_s2 (
    .F(n117_5),
    .I0(timer_val_0[44]),
    .I1(timer_val_0[33]),
    .I2(n120_5) 
);
defparam n117_s2.INIT=8'h80;
  LUT4 n120_s2 (
    .F(n120_5),
    .I0(timer_val_0[43]),
    .I1(timer_val_0[35]),
    .I2(timer_val_0[34]),
    .I3(n121_5) 
);
defparam n120_s2.INIT=16'h8000;
  LUT4 n121_s2 (
    .F(n121_5),
    .I0(timer_val_0[42]),
    .I1(timer_val_0[41]),
    .I2(timer_val_0[36]),
    .I3(n122_5) 
);
defparam n121_s2.INIT=16'h8000;
  LUT4 n122_s2 (
    .F(n122_5),
    .I0(timer_val_0[40]),
    .I1(timer_val_0[39]),
    .I2(timer_val_0[38]),
    .I3(timer_val_0[37]) 
);
defparam n122_s2.INIT=16'h8000;
  LUT4 n131_s2 (
    .F(n131_5),
    .I0(timer_val_0[29]),
    .I1(timer_val_0[28]),
    .I2(timer_val_0[27]),
    .I3(timer_val_0[32]) 
);
defparam n131_s2.INIT=16'h8000;
  LUT3 n133_s3 (
    .F(n133_6),
    .I0(timer_dmem_addr[2]),
    .I1(timer_dmem_addr[3]),
    .I2(n838_8) 
);
defparam n133_s3.INIT=8'h40;
  LUT4 n1227_s3 (
    .F(n1227_6),
    .I0(timer_dmem_addr[3]),
    .I1(timer_dmem_addr[1]),
    .I2(timer_dmem_addr[0]),
    .I3(timer_dmem_addr[4]) 
);
defparam n1227_s3.INIT=16'h0100;
  LUT3 n1258_s4 (
    .F(n1258_7),
    .I0(n1258_14),
    .I1(n1258_15),
    .I2(ifu2idu_instr_o_13_8) 
);
defparam n1258_s4.INIT=8'h35;
  LUT4 n1258_s5 (
    .F(n1258_8),
    .I0(exu2csr_rw_addr_11_11),
    .I1(n1258_16),
    .I2(exu2csr_rw_addr_11_4),
    .I3(n47_10) 
);
defparam n1258_s5.INIT=16'h008F;
  LUT3 n1258_s6 (
    .F(n1258_9),
    .I0(funct3[1]),
    .I1(n1258_17),
    .I2(csr_mcause_ec_next_0_16) 
);
defparam n1258_s6.INIT=8'h10;
  LUT4 n1258_s8 (
    .F(n1258_11),
    .I0(funct3[1]),
    .I1(exu2csr_rw_addr_11_4),
    .I2(exu2mprf_rd_addr_3_16),
    .I3(exu2csr_rw_addr_6_4) 
);
defparam n1258_s8.INIT=16'h3B30;
  LUT4 n1258_s9 (
    .F(n1258_12),
    .I0(q_data_head_0),
    .I1(q_data_head_1),
    .I2(exu2csr_rw_addr_2_5),
    .I3(ifu2idu_instr_o_13_8) 
);
defparam n1258_s9.INIT=16'h0FBB;
  LUT4 n908_s3 (
    .F(n908_6),
    .I0(timer_dmem_addr[3]),
    .I1(timer_dmem_addr[4]),
    .I2(timer_dmem_addr[1]),
    .I3(timer_dmem_addr[0]) 
);
defparam n908_s3.INIT=16'h0007;
  LUT2 n660_s9 (
    .F(n660_13),
    .I0(timeclk_cnt[7]),
    .I1(n661_13) 
);
defparam n660_s9.INIT=4'h4;
  LUT4 n661_s9 (
    .F(n661_13),
    .I0(timeclk_cnt[4]),
    .I1(timeclk_cnt[5]),
    .I2(timeclk_cnt[6]),
    .I3(n664_13) 
);
defparam n661_s9.INIT=16'h0100;
  LUT4 n662_s9 (
    .F(n662_13),
    .I0(timeclk_cnt[4]),
    .I1(timeclk_cnt[5]),
    .I2(n664_13),
    .I3(timeclk_cnt[6]) 
);
defparam n662_s9.INIT=16'h10EF;
  LUT3 n663_s9 (
    .F(n663_13),
    .I0(timeclk_cnt[4]),
    .I1(n664_13),
    .I2(timeclk_cnt[5]) 
);
defparam n663_s9.INIT=8'h4B;
  LUT4 n664_s9 (
    .F(n664_13),
    .I0(timeclk_cnt[0]),
    .I1(timeclk_cnt[1]),
    .I2(timeclk_cnt[2]),
    .I3(timeclk_cnt[3]) 
);
defparam n664_s9.INIT=16'h0001;
  LUT4 n665_s9 (
    .F(n665_13),
    .I0(timeclk_cnt[0]),
    .I1(timeclk_cnt[1]),
    .I2(timeclk_cnt[2]),
    .I3(timeclk_cnt[3]) 
);
defparam n665_s9.INIT=16'h01FE;
  LUT3 n666_s9 (
    .F(n666_13),
    .I0(timeclk_cnt[0]),
    .I1(timeclk_cnt[1]),
    .I2(timeclk_cnt[2]) 
);
defparam n666_s9.INIT=8'hE1;
  LUT4 n839_s5 (
    .F(n839_9),
    .I0(mtimecmp_reg[0]),
    .I1(n1227_6),
    .I2(timer_div[0]),
    .I3(timer_dmem_addr[2]) 
);
defparam n839_s5.INIT=16'h0F77;
  LUT3 n838_s4 (
    .F(n838_8),
    .I0(timer_dmem_addr[4]),
    .I1(timer_dmem_addr[1]),
    .I2(timer_dmem_addr[0]) 
);
defparam n838_s4.INIT=8'h01;
  LUT4 n838_s5 (
    .F(n838_9),
    .I0(n133_6),
    .I1(timer_val_0[1]),
    .I2(n838_10),
    .I3(n838_11) 
);
defparam n838_s5.INIT=16'h0700;
  LUT3 n829_s4 (
    .F(n829_8),
    .I0(n908_6),
    .I1(timer_dmem_rdata[10]),
    .I2(n829_9) 
);
defparam n829_s4.INIT=8'hB0;
  LUT3 n828_s3 (
    .F(n828_7),
    .I0(n908_6),
    .I1(timer_dmem_rdata[11]),
    .I2(n828_8) 
);
defparam n828_s3.INIT=8'hB0;
  LUT3 n827_s3 (
    .F(n827_7),
    .I0(n908_6),
    .I1(timer_dmem_rdata[12]),
    .I2(n827_8) 
);
defparam n827_s3.INIT=8'hB0;
  LUT3 n826_s3 (
    .F(n826_7),
    .I0(n908_6),
    .I1(timer_dmem_rdata[13]),
    .I2(n826_8) 
);
defparam n826_s3.INIT=8'hB0;
  LUT3 n825_s3 (
    .F(n825_7),
    .I0(n908_6),
    .I1(timer_dmem_rdata[14]),
    .I2(n825_8) 
);
defparam n825_s3.INIT=8'hB0;
  LUT3 n824_s3 (
    .F(n824_7),
    .I0(n908_6),
    .I1(timer_dmem_rdata[15]),
    .I2(n824_8) 
);
defparam n824_s3.INIT=8'hB0;
  LUT3 n823_s3 (
    .F(n823_7),
    .I0(n908_6),
    .I1(timer_dmem_rdata[16]),
    .I2(n823_8) 
);
defparam n823_s3.INIT=8'hB0;
  LUT3 n822_s3 (
    .F(n822_7),
    .I0(n908_6),
    .I1(timer_dmem_rdata[17]),
    .I2(n822_8) 
);
defparam n822_s3.INIT=8'hB0;
  LUT3 n821_s3 (
    .F(n821_7),
    .I0(n908_6),
    .I1(timer_dmem_rdata[18]),
    .I2(n821_8) 
);
defparam n821_s3.INIT=8'hB0;
  LUT3 n820_s3 (
    .F(n820_7),
    .I0(n908_6),
    .I1(timer_dmem_rdata[19]),
    .I2(n820_8) 
);
defparam n820_s3.INIT=8'hB0;
  LUT3 n819_s3 (
    .F(n819_7),
    .I0(n908_6),
    .I1(timer_dmem_rdata[20]),
    .I2(n819_8) 
);
defparam n819_s3.INIT=8'hB0;
  LUT3 n818_s3 (
    .F(n818_7),
    .I0(n908_6),
    .I1(timer_dmem_rdata[21]),
    .I2(n818_8) 
);
defparam n818_s3.INIT=8'hB0;
  LUT3 n817_s3 (
    .F(n817_7),
    .I0(n908_6),
    .I1(timer_dmem_rdata[22]),
    .I2(n817_8) 
);
defparam n817_s3.INIT=8'hB0;
  LUT4 n816_s3 (
    .F(n816_7),
    .I0(n908_6),
    .I1(timer_dmem_rdata[23]),
    .I2(n816_8),
    .I3(n1227_6) 
);
defparam n816_s3.INIT=16'h0BBB;
  LUT3 n815_s3 (
    .F(n815_7),
    .I0(n908_6),
    .I1(timer_dmem_rdata[24]),
    .I2(n815_8) 
);
defparam n815_s3.INIT=8'hB0;
  LUT3 n814_s3 (
    .F(n814_7),
    .I0(n908_6),
    .I1(timer_dmem_rdata[25]),
    .I2(n814_8) 
);
defparam n814_s3.INIT=8'hB0;
  LUT3 n813_s3 (
    .F(n813_7),
    .I0(n908_6),
    .I1(timer_dmem_rdata[26]),
    .I2(n813_8) 
);
defparam n813_s3.INIT=8'hB0;
  LUT3 n812_s3 (
    .F(n812_7),
    .I0(n908_6),
    .I1(timer_dmem_rdata[27]),
    .I2(n812_8) 
);
defparam n812_s3.INIT=8'hB0;
  LUT3 n811_s3 (
    .F(n811_7),
    .I0(n908_6),
    .I1(timer_dmem_rdata[28]),
    .I2(n811_8) 
);
defparam n811_s3.INIT=8'hB0;
  LUT3 n810_s3 (
    .F(n810_7),
    .I0(n908_6),
    .I1(timer_dmem_rdata[29]),
    .I2(n810_8) 
);
defparam n810_s3.INIT=8'hB0;
  LUT3 n809_s3 (
    .F(n809_7),
    .I0(n908_6),
    .I1(timer_dmem_rdata[30]),
    .I2(n809_8) 
);
defparam n809_s3.INIT=8'hB0;
  LUT3 n808_s3 (
    .F(n808_7),
    .I0(n908_6),
    .I1(timer_dmem_rdata[31]),
    .I2(n808_8) 
);
defparam n808_s3.INIT=8'hB0;
  LUT3 n105_s3 (
    .F(n105_6),
    .I0(timer_val_0[58]),
    .I1(timer_val_0[57]),
    .I2(timer_val_0[56]) 
);
defparam n105_s3.INIT=8'h80;
  LUT4 n1258_s11 (
    .F(n1258_14),
    .I0(q_data_head_4),
    .I1(q_data_head_6),
    .I2(q_data_head_5),
    .I3(exu2csr_rw_addr_11_12) 
);
defparam n1258_s11.INIT=16'h7000;
  LUT4 n1258_s12 (
    .F(n1258_15),
    .I0(tcm_imem_rdata_31),
    .I1(tcm_imem_rdata_4),
    .I2(tcm_imem_rdata_5),
    .I3(n1258_18) 
);
defparam n1258_s12.INIT=16'h7000;
  LUT3 n1258_s13 (
    .F(n1258_16),
    .I0(\idu2exu_cmd.imm_29_7 ),
    .I1(ifu2idu_instr_o_13_8),
    .I2(n1258_19) 
);
defparam n1258_s13.INIT=8'h0D;
  LUT4 n1258_s14 (
    .F(n1258_17),
    .I0(exu2csr_rw_addr_0_14),
    .I1(ifu2idu_instr_o_14_7),
    .I2(ifu2idu_instr_o_13_8),
    .I3(n1258_22) 
);
defparam n1258_s14.INIT=16'h7077;
  LUT4 n838_s6 (
    .F(n838_10),
    .I0(timer_clksrc_rtc),
    .I1(timer_div[1]),
    .I2(timer_dmem_addr[2]),
    .I3(control_up_8) 
);
defparam n838_s6.INIT=16'hCA00;
  LUT4 n838_s7 (
    .F(n838_11),
    .I0(n908_6),
    .I1(timer_dmem_rdata[1]),
    .I2(mtimecmp_reg[1]),
    .I3(n829_6) 
);
defparam n838_s7.INIT=16'h0BBB;
  LUT4 n829_s5 (
    .F(n829_9),
    .I0(timer_val_0[10]),
    .I1(n133_6),
    .I2(timer_val_0[42]),
    .I3(n838_6) 
);
defparam n829_s5.INIT=16'h0777;
  LUT4 n828_s4 (
    .F(n828_8),
    .I0(timer_val_0[11]),
    .I1(n133_6),
    .I2(timer_val_0[43]),
    .I3(n838_6) 
);
defparam n828_s4.INIT=16'h0777;
  LUT4 n827_s4 (
    .F(n827_8),
    .I0(timer_val_0[12]),
    .I1(n133_6),
    .I2(timer_val_0[44]),
    .I3(n838_6) 
);
defparam n827_s4.INIT=16'h0777;
  LUT4 n826_s4 (
    .F(n826_8),
    .I0(timer_val_0[13]),
    .I1(n133_6),
    .I2(timer_val_0[45]),
    .I3(n838_6) 
);
defparam n826_s4.INIT=16'h0777;
  LUT4 n825_s4 (
    .F(n825_8),
    .I0(timer_val_0[14]),
    .I1(n133_6),
    .I2(timer_val_0[46]),
    .I3(n838_6) 
);
defparam n825_s4.INIT=16'h0777;
  LUT4 n824_s4 (
    .F(n824_8),
    .I0(timer_val_0[15]),
    .I1(n133_6),
    .I2(timer_val_0[47]),
    .I3(n838_6) 
);
defparam n824_s4.INIT=16'h0777;
  LUT4 n823_s4 (
    .F(n823_8),
    .I0(timer_val_16),
    .I1(n133_6),
    .I2(timer_val_48),
    .I3(n838_6) 
);
defparam n823_s4.INIT=16'h0777;
  LUT4 n822_s4 (
    .F(n822_8),
    .I0(timer_val_0[17]),
    .I1(n133_6),
    .I2(timer_val_0[49]),
    .I3(n838_6) 
);
defparam n822_s4.INIT=16'h0777;
  LUT4 n821_s4 (
    .F(n821_8),
    .I0(timer_val_0[18]),
    .I1(n133_6),
    .I2(timer_val_0[50]),
    .I3(n838_6) 
);
defparam n821_s4.INIT=16'h0777;
  LUT4 n820_s4 (
    .F(n820_8),
    .I0(timer_val_0[19]),
    .I1(n133_6),
    .I2(timer_val_0[51]),
    .I3(n838_6) 
);
defparam n820_s4.INIT=16'h0777;
  LUT4 n819_s4 (
    .F(n819_8),
    .I0(timer_val_0[20]),
    .I1(n133_6),
    .I2(timer_val_0[52]),
    .I3(n838_6) 
);
defparam n819_s4.INIT=16'h0777;
  LUT4 n818_s4 (
    .F(n818_8),
    .I0(timer_val_0[21]),
    .I1(n133_6),
    .I2(timer_val_0[53]),
    .I3(n838_6) 
);
defparam n818_s4.INIT=16'h0777;
  LUT4 n817_s4 (
    .F(n817_8),
    .I0(timer_val_0[22]),
    .I1(n133_6),
    .I2(timer_val_0[54]),
    .I3(n838_6) 
);
defparam n817_s4.INIT=16'h0777;
  LUT3 n816_s4 (
    .F(n816_8),
    .I0(mtimecmp_reg[23]),
    .I1(mtimecmp_reg[55]),
    .I2(timer_dmem_addr[2]) 
);
defparam n816_s4.INIT=8'hCA;
  LUT4 n815_s4 (
    .F(n815_8),
    .I0(timer_val_0[24]),
    .I1(n133_6),
    .I2(timer_val_0[56]),
    .I3(n838_6) 
);
defparam n815_s4.INIT=16'h0777;
  LUT4 n814_s4 (
    .F(n814_8),
    .I0(timer_val_0[25]),
    .I1(n133_6),
    .I2(timer_val_0[57]),
    .I3(n838_6) 
);
defparam n814_s4.INIT=16'h0777;
  LUT4 n813_s4 (
    .F(n813_8),
    .I0(timer_val_0[26]),
    .I1(n133_6),
    .I2(timer_val_0[58]),
    .I3(n838_6) 
);
defparam n813_s4.INIT=16'h0777;
  LUT4 n812_s4 (
    .F(n812_8),
    .I0(timer_val_0[27]),
    .I1(n133_6),
    .I2(timer_val_0[59]),
    .I3(n838_6) 
);
defparam n812_s4.INIT=16'h0777;
  LUT4 n811_s4 (
    .F(n811_8),
    .I0(timer_val_0[28]),
    .I1(n133_6),
    .I2(timer_val_0[60]),
    .I3(n838_6) 
);
defparam n811_s4.INIT=16'h0777;
  LUT4 n810_s4 (
    .F(n810_8),
    .I0(timer_val_0[29]),
    .I1(n133_6),
    .I2(timer_val_0[61]),
    .I3(n838_6) 
);
defparam n810_s4.INIT=16'h0777;
  LUT4 n809_s4 (
    .F(n809_8),
    .I0(timer_val_0[30]),
    .I1(n133_6),
    .I2(timer_val_0[62]),
    .I3(n838_6) 
);
defparam n809_s4.INIT=16'h0777;
  LUT4 n808_s4 (
    .F(n808_8),
    .I0(timer_val_0[31]),
    .I1(n133_6),
    .I2(timer_val_0[63]),
    .I3(n838_6) 
);
defparam n808_s4.INIT=16'h0777;
  LUT2 n1258_s15 (
    .F(n1258_18),
    .I0(new_pc_unaligned_ff),
    .I1(tcm_imem_rdata_19) 
);
defparam n1258_s15.INIT=4'h1;
  LUT4 n1258_s16 (
    .F(n1258_19),
    .I0(exu2csr_rw_addr_6_8),
    .I1(exu2csr_rw_addr_3_7),
    .I2(exu2csr_rw_addr_3_6),
    .I3(exu2csr_rw_addr_0_21) 
);
defparam n1258_s16.INIT=16'h8000;
  LUT3 mtime_reg_63_s6 (
    .F(mtime_reg_63_10),
    .I0(timeclk_cnt[8]),
    .I1(timeclk_cnt[7]),
    .I2(n661_13) 
);
defparam mtime_reg_63_s6.INIT=8'h10;
  LUT4 n125_s2 (
    .F(n125_6),
    .I0(timer_val_0[38]),
    .I1(timer_val_0[37]),
    .I2(timer_val_0[36]),
    .I3(n128_6) 
);
defparam n125_s2.INIT=16'h8000;
  LUT4 control_up_s3 (
    .F(control_up_8),
    .I0(timer_dmem_addr[3]),
    .I1(timer_dmem_addr[4]),
    .I2(timer_dmem_addr[1]),
    .I3(timer_dmem_addr[0]) 
);
defparam control_up_s3.INIT=16'h0001;
  LUT3 n908_s4 (
    .F(n908_8),
    .I0(n234_14),
    .I1(\idu2exu_cmd.imm_16_5 ),
    .I2(n908_6) 
);
defparam n908_s4.INIT=8'hB0;
  LUT4 n108_s3 (
    .F(n108_7),
    .I0(timer_val_0[51]),
    .I1(timer_val_0[50]),
    .I2(timer_val_0[53]),
    .I3(timer_val_0[52]) 
);
defparam n108_s3.INIT=16'h8000;
  LUT3 n110_s2 (
    .F(n110_6),
    .I0(timer_val_0[53]),
    .I1(timer_val_0[52]),
    .I2(n112_4) 
);
defparam n110_s2.INIT=8'h80;
  LUT4 n109_s3 (
    .F(n109_7),
    .I0(timer_val_0[54]),
    .I1(timer_val_0[53]),
    .I2(timer_val_0[52]),
    .I3(n112_4) 
);
defparam n109_s3.INIT=16'h8000;
  LUT4 n111_s2 (
    .F(n111_6),
    .I0(timer_val_0[52]),
    .I1(timer_val_0[51]),
    .I2(timer_val_0[50]),
    .I3(n114_4) 
);
defparam n111_s2.INIT=16'h8000;
  LUT3 n129_s2 (
    .F(n129_6),
    .I0(timer_val_0[34]),
    .I1(timer_val_0[33]),
    .I2(n131_4) 
);
defparam n129_s2.INIT=8'h80;
  LUT4 n128_s2 (
    .F(n128_6),
    .I0(timer_val_0[35]),
    .I1(timer_val_0[34]),
    .I2(timer_val_0[33]),
    .I3(n131_4) 
);
defparam n128_s2.INIT=16'h8000;
  LUT3 n120_s3 (
    .F(n120_7),
    .I0(timer_val_0[33]),
    .I1(n131_4),
    .I2(n120_5) 
);
defparam n120_s3.INIT=8'h80;
  LUT4 n135_s2 (
    .F(n135_6),
    .I0(timer_val_0[28]),
    .I1(timer_val_0[27]),
    .I2(timer_val_0[26]),
    .I3(n138_4) 
);
defparam n135_s2.INIT=16'h8000;
  LUT3 n152_s2 (
    .F(n152_6),
    .I0(timer_val_0[11]),
    .I1(timer_val_0[10]),
    .I2(n154_4) 
);
defparam n152_s2.INIT=8'h80;
  LUT4 n151_s2 (
    .F(n151_6),
    .I0(timer_val_0[12]),
    .I1(timer_val_0[11]),
    .I2(timer_val_0[10]),
    .I3(n154_4) 
);
defparam n151_s2.INIT=16'h8000;
  LUT3 n1258_s18 (
    .F(n1258_22),
    .I0(q_data_head_12),
    .I1(q_data_head_6),
    .I2(q_data_head_5) 
);
defparam n1258_s18.INIT=8'h01;
  LUT3 divider_up_s3 (
    .F(divider_up),
    .I0(n1227_10),
    .I1(timer_dmem_addr[2]),
    .I2(control_up_8) 
);
defparam divider_up_s3.INIT=8'h80;
  LUT3 n659_s10 (
    .F(n659_16),
    .I0(timer_clksrc_rtc),
    .I1(timer_en),
    .I2(divider_up) 
);
defparam n659_s10.INIT=8'hF4;
  LUT4 mtime_reg_31_s3 (
    .F(mtime_reg_31_7),
    .I0(timer_clksrc_rtc),
    .I1(timer_en),
    .I2(mtime_reg_63_14),
    .I3(n133_8) 
);
defparam mtime_reg_31_s3.INIT=16'hFF40;
  LUT4 mtime_reg_63_s7 (
    .F(mtime_reg_63_12),
    .I0(timer_clksrc_rtc),
    .I1(timer_en),
    .I2(mtime_reg_63_14),
    .I3(n101_8) 
);
defparam mtime_reg_63_s7.INIT=16'hFF40;
  LUT3 n1258_s19 (
    .F(n1258_24),
    .I0(port_sel[1]),
    .I1(timer_dmem_addr[2]),
    .I2(n1227_6) 
);
defparam n1258_s19.INIT=8'h20;
  LUT4 n808_s5 (
    .F(n808_10),
    .I0(timer_dmem_addr[2]),
    .I1(n1227_6),
    .I2(mtimecmp_reg[63]),
    .I3(n808_7) 
);
defparam n808_s5.INIT=16'h7F00;
  LUT4 n809_s5 (
    .F(n809_10),
    .I0(timer_dmem_addr[2]),
    .I1(n1227_6),
    .I2(mtimecmp_reg[62]),
    .I3(n809_7) 
);
defparam n809_s5.INIT=16'h7F00;
  LUT4 n810_s5 (
    .F(n810_10),
    .I0(timer_dmem_addr[2]),
    .I1(n1227_6),
    .I2(mtimecmp_reg[61]),
    .I3(n810_7) 
);
defparam n810_s5.INIT=16'h7F00;
  LUT4 n811_s5 (
    .F(n811_10),
    .I0(timer_dmem_addr[2]),
    .I1(n1227_6),
    .I2(mtimecmp_reg[60]),
    .I3(n811_7) 
);
defparam n811_s5.INIT=16'h7F00;
  LUT4 n812_s5 (
    .F(n812_10),
    .I0(timer_dmem_addr[2]),
    .I1(n1227_6),
    .I2(mtimecmp_reg[59]),
    .I3(n812_7) 
);
defparam n812_s5.INIT=16'h7F00;
  LUT4 n813_s5 (
    .F(n813_10),
    .I0(timer_dmem_addr[2]),
    .I1(n1227_6),
    .I2(mtimecmp_reg[58]),
    .I3(n813_7) 
);
defparam n813_s5.INIT=16'h7F00;
  LUT4 n814_s5 (
    .F(n814_10),
    .I0(timer_dmem_addr[2]),
    .I1(n1227_6),
    .I2(mtimecmp_reg[57]),
    .I3(n814_7) 
);
defparam n814_s5.INIT=16'h7F00;
  LUT4 n815_s5 (
    .F(n815_10),
    .I0(timer_dmem_addr[2]),
    .I1(n1227_6),
    .I2(mtimecmp_reg[56]),
    .I3(n815_7) 
);
defparam n815_s5.INIT=16'h7F00;
  LUT4 n817_s5 (
    .F(n817_10),
    .I0(timer_dmem_addr[2]),
    .I1(n1227_6),
    .I2(mtimecmp_reg[54]),
    .I3(n817_7) 
);
defparam n817_s5.INIT=16'h7F00;
  LUT4 n818_s5 (
    .F(n818_10),
    .I0(timer_dmem_addr[2]),
    .I1(n1227_6),
    .I2(mtimecmp_reg[53]),
    .I3(n818_7) 
);
defparam n818_s5.INIT=16'h7F00;
  LUT4 n819_s5 (
    .F(n819_10),
    .I0(timer_dmem_addr[2]),
    .I1(n1227_6),
    .I2(mtimecmp_reg[52]),
    .I3(n819_7) 
);
defparam n819_s5.INIT=16'h7F00;
  LUT4 n820_s5 (
    .F(n820_10),
    .I0(timer_dmem_addr[2]),
    .I1(n1227_6),
    .I2(mtimecmp_reg[51]),
    .I3(n820_7) 
);
defparam n820_s5.INIT=16'h7F00;
  LUT4 n821_s5 (
    .F(n821_10),
    .I0(timer_dmem_addr[2]),
    .I1(n1227_6),
    .I2(mtimecmp_reg[50]),
    .I3(n821_7) 
);
defparam n821_s5.INIT=16'h7F00;
  LUT4 n822_s5 (
    .F(n822_10),
    .I0(timer_dmem_addr[2]),
    .I1(n1227_6),
    .I2(mtimecmp_reg[49]),
    .I3(n822_7) 
);
defparam n822_s5.INIT=16'h7F00;
  LUT4 n823_s5 (
    .F(n823_10),
    .I0(timer_dmem_addr[2]),
    .I1(n1227_6),
    .I2(mtimecmp_reg[48]),
    .I3(n823_7) 
);
defparam n823_s5.INIT=16'h7F00;
  LUT4 n824_s5 (
    .F(n824_10),
    .I0(timer_dmem_addr[2]),
    .I1(n1227_6),
    .I2(mtimecmp_reg[47]),
    .I3(n824_7) 
);
defparam n824_s5.INIT=16'h7F00;
  LUT4 n825_s5 (
    .F(n825_10),
    .I0(timer_dmem_addr[2]),
    .I1(n1227_6),
    .I2(mtimecmp_reg[46]),
    .I3(n825_7) 
);
defparam n825_s5.INIT=16'h7F00;
  LUT4 n826_s5 (
    .F(n826_10),
    .I0(timer_dmem_addr[2]),
    .I1(n1227_6),
    .I2(mtimecmp_reg[45]),
    .I3(n826_7) 
);
defparam n826_s5.INIT=16'h7F00;
  LUT4 n827_s5 (
    .F(n827_10),
    .I0(timer_dmem_addr[2]),
    .I1(n1227_6),
    .I2(mtimecmp_reg[44]),
    .I3(n827_7) 
);
defparam n827_s5.INIT=16'h7F00;
  LUT4 n828_s5 (
    .F(n828_10),
    .I0(timer_dmem_addr[2]),
    .I1(n1227_6),
    .I2(mtimecmp_reg[43]),
    .I3(n828_7) 
);
defparam n828_s5.INIT=16'h7F00;
  LUT4 n829_s6 (
    .F(n829_11),
    .I0(timer_dmem_addr[2]),
    .I1(n1227_6),
    .I2(mtimecmp_reg[42]),
    .I3(n829_8) 
);
defparam n829_s6.INIT=16'h7F00;
  LUT4 n838_s8 (
    .F(n838_13),
    .I0(timer_dmem_addr[2]),
    .I1(n1227_6),
    .I2(mtimecmp_reg[33]),
    .I3(n838_9) 
);
defparam n838_s8.INIT=16'h7F00;
  LUT3 n1227_s4 (
    .F(n1227_8),
    .I0(n1227_10),
    .I1(timer_dmem_addr[2]),
    .I2(n1227_6) 
);
defparam n1227_s4.INIT=8'h80;
  LUT4 n133_s4 (
    .F(n133_8),
    .I0(n1227_10),
    .I1(timer_dmem_addr[2]),
    .I2(timer_dmem_addr[3]),
    .I3(n838_8) 
);
defparam n133_s4.INIT=16'h2000;
  LUT4 n101_s4 (
    .F(n101_8),
    .I0(timer_dmem_addr[3]),
    .I1(timer_dmem_addr[2]),
    .I2(n838_8),
    .I3(n1227_10) 
);
defparam n101_s4.INIT=16'h8000;
  LUT3 n840_s2 (
    .F(n840_7),
    .I0(n908_8),
    .I1(lsu_cmd_upd_14),
    .I2(port_sel[1]) 
);
defparam n840_s2.INIT=8'h40;
  LUT4 dmem_rdata_31_s4 (
    .F(dmem_rdata_31_7),
    .I0(dmem_cmd_store),
    .I1(n908_8),
    .I2(lsu_cmd_upd_14),
    .I3(port_sel[1]) 
);
defparam dmem_rdata_31_s4.INIT=16'h4FFF;
  LUT3 n908_s5 (
    .F(n908_10),
    .I0(n908_8),
    .I1(lsu_cmd_upd_14),
    .I2(port_sel[1]) 
);
defparam n908_s5.INIT=8'h80;
  LUT4 mtime_reg_63_s8 (
    .F(mtime_reg_63_14),
    .I0(timeclk_cnt[9]),
    .I1(timeclk_cnt[8]),
    .I2(timeclk_cnt[7]),
    .I3(n661_13) 
);
defparam mtime_reg_63_s8.INIT=16'h0100;
  LUT4 n119_s2 (
    .F(n119_6),
    .I0(timer_val_0[44]),
    .I1(timer_val_0[33]),
    .I2(n131_4),
    .I3(n120_5) 
);
defparam n119_s2.INIT=16'h8000;
  LUT4 n1227_s5 (
    .F(n1227_10),
    .I0(dmem_cmd_store),
    .I1(n908_8),
    .I2(lsu_cmd_upd_14),
    .I3(port_sel[1]) 
);
defparam n1227_s5.INIT=16'h8000;
  LUT4 n1258_s20 (
    .F(n1258_26),
    .I0(exu2mprf_rd_addr_3_16),
    .I1(funct3[0]),
    .I2(funct3[1]),
    .I3(exu2csr_rw_addr_0_23) 
);
defparam n1258_s20.INIT=16'h00BA;
  DFFCE timer_clksrc_rtc_s0 (
    .Q(timer_clksrc_rtc),
    .D(timer_dmem_wdata[1]),
    .CLK(CLK_d),
    .CE(control_up),
    .CLEAR(n168_6) 
);
  DFFCE timer_div_9_s0 (
    .Q(timer_div[9]),
    .D(timer_dmem_wdata[9]),
    .CLK(CLK_d),
    .CE(divider_up),
    .CLEAR(n168_6) 
);
  DFFCE timer_div_8_s0 (
    .Q(timer_div[8]),
    .D(timer_dmem_wdata[8]),
    .CLK(CLK_d),
    .CE(divider_up),
    .CLEAR(n168_6) 
);
  DFFCE timer_div_7_s0 (
    .Q(timer_div[7]),
    .D(timer_dmem_wdata[7]),
    .CLK(CLK_d),
    .CE(divider_up),
    .CLEAR(n168_6) 
);
  DFFCE timer_div_6_s0 (
    .Q(timer_div[6]),
    .D(timer_dmem_wdata[6]),
    .CLK(CLK_d),
    .CE(divider_up),
    .CLEAR(n168_6) 
);
  DFFCE timer_div_5_s0 (
    .Q(timer_div[5]),
    .D(timer_dmem_wdata[5]),
    .CLK(CLK_d),
    .CE(divider_up),
    .CLEAR(n168_6) 
);
  DFFCE timer_div_4_s0 (
    .Q(timer_div[4]),
    .D(timer_dmem_wdata[4]),
    .CLK(CLK_d),
    .CE(divider_up),
    .CLEAR(n168_6) 
);
  DFFCE timer_div_3_s0 (
    .Q(timer_div[3]),
    .D(timer_dmem_wdata[3]),
    .CLK(CLK_d),
    .CE(divider_up),
    .CLEAR(n168_6) 
);
  DFFCE timer_div_2_s0 (
    .Q(timer_div[2]),
    .D(timer_dmem_wdata[2]),
    .CLK(CLK_d),
    .CE(divider_up),
    .CLEAR(n168_6) 
);
  DFFCE timer_div_1_s0 (
    .Q(timer_div[1]),
    .D(timer_dmem_wdata[1]),
    .CLK(CLK_d),
    .CE(divider_up),
    .CLEAR(n168_6) 
);
  DFFCE timer_div_0_s0 (
    .Q(timer_div[0]),
    .D(timer_dmem_wdata[0]),
    .CLK(CLK_d),
    .CE(divider_up),
    .CLEAR(n168_6) 
);
  DFFCE mtime_reg_63_s0 (
    .Q(timer_val_0[63]),
    .D(n101_3),
    .CLK(CLK_d),
    .CE(mtime_reg_63_12),
    .CLEAR(n168_6) 
);
  DFFCE mtime_reg_62_s0 (
    .Q(timer_val_0[62]),
    .D(n102_3),
    .CLK(CLK_d),
    .CE(mtime_reg_63_12),
    .CLEAR(n168_6) 
);
  DFFCE mtime_reg_61_s0 (
    .Q(timer_val_0[61]),
    .D(n103_3),
    .CLK(CLK_d),
    .CE(mtime_reg_63_12),
    .CLEAR(n168_6) 
);
  DFFCE mtime_reg_60_s0 (
    .Q(timer_val_0[60]),
    .D(n104_3),
    .CLK(CLK_d),
    .CE(mtime_reg_63_12),
    .CLEAR(n168_6) 
);
  DFFCE mtime_reg_59_s0 (
    .Q(timer_val_0[59]),
    .D(n105_3),
    .CLK(CLK_d),
    .CE(mtime_reg_63_12),
    .CLEAR(n168_6) 
);
  DFFCE mtime_reg_58_s0 (
    .Q(timer_val_0[58]),
    .D(n106_3),
    .CLK(CLK_d),
    .CE(mtime_reg_63_12),
    .CLEAR(n168_6) 
);
  DFFCE mtime_reg_57_s0 (
    .Q(timer_val_0[57]),
    .D(n107_3),
    .CLK(CLK_d),
    .CE(mtime_reg_63_12),
    .CLEAR(n168_6) 
);
  DFFCE mtime_reg_56_s0 (
    .Q(timer_val_0[56]),
    .D(n108_3),
    .CLK(CLK_d),
    .CE(mtime_reg_63_12),
    .CLEAR(n168_6) 
);
  DFFCE mtime_reg_55_s0 (
    .Q(timer_val_0[55]),
    .D(n109_3),
    .CLK(CLK_d),
    .CE(mtime_reg_63_12),
    .CLEAR(n168_6) 
);
  DFFCE mtime_reg_54_s0 (
    .Q(timer_val_0[54]),
    .D(n110_3),
    .CLK(CLK_d),
    .CE(mtime_reg_63_12),
    .CLEAR(n168_6) 
);
  DFFCE mtime_reg_53_s0 (
    .Q(timer_val_0[53]),
    .D(n111_3),
    .CLK(CLK_d),
    .CE(mtime_reg_63_12),
    .CLEAR(n168_6) 
);
  DFFCE mtime_reg_52_s0 (
    .Q(timer_val_0[52]),
    .D(n112_3),
    .CLK(CLK_d),
    .CE(mtime_reg_63_12),
    .CLEAR(n168_6) 
);
  DFFCE mtime_reg_51_s0 (
    .Q(timer_val_0[51]),
    .D(n113_3),
    .CLK(CLK_d),
    .CE(mtime_reg_63_12),
    .CLEAR(n168_6) 
);
  DFFCE mtime_reg_50_s0 (
    .Q(timer_val_0[50]),
    .D(n114_3),
    .CLK(CLK_d),
    .CE(mtime_reg_63_12),
    .CLEAR(n168_6) 
);
  DFFCE mtime_reg_49_s0 (
    .Q(timer_val_0[49]),
    .D(n115_3),
    .CLK(CLK_d),
    .CE(mtime_reg_63_12),
    .CLEAR(n168_6) 
);
  DFFCE mtime_reg_48_s0 (
    .Q(timer_val_48),
    .D(n116_3),
    .CLK(CLK_d),
    .CE(mtime_reg_63_12),
    .CLEAR(n168_6) 
);
  DFFCE mtime_reg_47_s0 (
    .Q(timer_val_0[47]),
    .D(n117_3),
    .CLK(CLK_d),
    .CE(mtime_reg_63_12),
    .CLEAR(n168_6) 
);
  DFFCE mtime_reg_46_s0 (
    .Q(timer_val_0[46]),
    .D(n118_3),
    .CLK(CLK_d),
    .CE(mtime_reg_63_12),
    .CLEAR(n168_6) 
);
  DFFCE mtime_reg_45_s0 (
    .Q(timer_val_0[45]),
    .D(n119_3),
    .CLK(CLK_d),
    .CE(mtime_reg_63_12),
    .CLEAR(n168_6) 
);
  DFFCE mtime_reg_44_s0 (
    .Q(timer_val_0[44]),
    .D(n120_3),
    .CLK(CLK_d),
    .CE(mtime_reg_63_12),
    .CLEAR(n168_6) 
);
  DFFCE mtime_reg_43_s0 (
    .Q(timer_val_0[43]),
    .D(n121_3),
    .CLK(CLK_d),
    .CE(mtime_reg_63_12),
    .CLEAR(n168_6) 
);
  DFFCE mtime_reg_42_s0 (
    .Q(timer_val_0[42]),
    .D(n122_3),
    .CLK(CLK_d),
    .CE(mtime_reg_63_12),
    .CLEAR(n168_6) 
);
  DFFCE mtime_reg_41_s0 (
    .Q(timer_val_0[41]),
    .D(n123_3),
    .CLK(CLK_d),
    .CE(mtime_reg_63_12),
    .CLEAR(n168_6) 
);
  DFFCE mtime_reg_40_s0 (
    .Q(timer_val_0[40]),
    .D(n124_3),
    .CLK(CLK_d),
    .CE(mtime_reg_63_12),
    .CLEAR(n168_6) 
);
  DFFCE mtime_reg_39_s0 (
    .Q(timer_val_0[39]),
    .D(n125_3),
    .CLK(CLK_d),
    .CE(mtime_reg_63_12),
    .CLEAR(n168_6) 
);
  DFFCE mtime_reg_38_s0 (
    .Q(timer_val_0[38]),
    .D(n126_3),
    .CLK(CLK_d),
    .CE(mtime_reg_63_12),
    .CLEAR(n168_6) 
);
  DFFCE mtime_reg_37_s0 (
    .Q(timer_val_0[37]),
    .D(n127_3),
    .CLK(CLK_d),
    .CE(mtime_reg_63_12),
    .CLEAR(n168_6) 
);
  DFFCE mtime_reg_36_s0 (
    .Q(timer_val_0[36]),
    .D(n128_3),
    .CLK(CLK_d),
    .CE(mtime_reg_63_12),
    .CLEAR(n168_6) 
);
  DFFCE mtime_reg_35_s0 (
    .Q(timer_val_0[35]),
    .D(n129_3),
    .CLK(CLK_d),
    .CE(mtime_reg_63_12),
    .CLEAR(n168_6) 
);
  DFFCE mtime_reg_34_s0 (
    .Q(timer_val_0[34]),
    .D(n130_3),
    .CLK(CLK_d),
    .CE(mtime_reg_63_12),
    .CLEAR(n168_6) 
);
  DFFCE mtime_reg_33_s0 (
    .Q(timer_val_0[33]),
    .D(n131_3),
    .CLK(CLK_d),
    .CE(mtime_reg_63_12),
    .CLEAR(n168_6) 
);
  DFFCE mtime_reg_32_s0 (
    .Q(timer_val_0[32]),
    .D(n132_3),
    .CLK(CLK_d),
    .CE(mtime_reg_63_12),
    .CLEAR(n168_6) 
);
  DFFCE mtime_reg_31_s0 (
    .Q(timer_val_0[31]),
    .D(n133_3),
    .CLK(CLK_d),
    .CE(mtime_reg_31_7),
    .CLEAR(n168_6) 
);
  DFFCE mtime_reg_30_s0 (
    .Q(timer_val_0[30]),
    .D(n134_3),
    .CLK(CLK_d),
    .CE(mtime_reg_31_7),
    .CLEAR(n168_6) 
);
  DFFCE mtime_reg_29_s0 (
    .Q(timer_val_0[29]),
    .D(n135_3),
    .CLK(CLK_d),
    .CE(mtime_reg_31_7),
    .CLEAR(n168_6) 
);
  DFFCE mtime_reg_28_s0 (
    .Q(timer_val_0[28]),
    .D(n136_3),
    .CLK(CLK_d),
    .CE(mtime_reg_31_7),
    .CLEAR(n168_6) 
);
  DFFCE mtime_reg_27_s0 (
    .Q(timer_val_0[27]),
    .D(n137_3),
    .CLK(CLK_d),
    .CE(mtime_reg_31_7),
    .CLEAR(n168_6) 
);
  DFFCE mtime_reg_26_s0 (
    .Q(timer_val_0[26]),
    .D(n138_3),
    .CLK(CLK_d),
    .CE(mtime_reg_31_7),
    .CLEAR(n168_6) 
);
  DFFCE mtime_reg_25_s0 (
    .Q(timer_val_0[25]),
    .D(n139_3),
    .CLK(CLK_d),
    .CE(mtime_reg_31_7),
    .CLEAR(n168_6) 
);
  DFFCE mtime_reg_24_s0 (
    .Q(timer_val_0[24]),
    .D(n140_3),
    .CLK(CLK_d),
    .CE(mtime_reg_31_7),
    .CLEAR(n168_6) 
);
  DFFCE mtime_reg_23_s0 (
    .Q(timer_val_0[23]),
    .D(n141_3),
    .CLK(CLK_d),
    .CE(mtime_reg_31_7),
    .CLEAR(n168_6) 
);
  DFFCE mtime_reg_22_s0 (
    .Q(timer_val_0[22]),
    .D(n142_3),
    .CLK(CLK_d),
    .CE(mtime_reg_31_7),
    .CLEAR(n168_6) 
);
  DFFCE mtime_reg_21_s0 (
    .Q(timer_val_0[21]),
    .D(n143_3),
    .CLK(CLK_d),
    .CE(mtime_reg_31_7),
    .CLEAR(n168_6) 
);
  DFFCE mtime_reg_20_s0 (
    .Q(timer_val_0[20]),
    .D(n144_3),
    .CLK(CLK_d),
    .CE(mtime_reg_31_7),
    .CLEAR(n168_6) 
);
  DFFCE mtime_reg_19_s0 (
    .Q(timer_val_0[19]),
    .D(n145_3),
    .CLK(CLK_d),
    .CE(mtime_reg_31_7),
    .CLEAR(n168_6) 
);
  DFFCE mtime_reg_18_s0 (
    .Q(timer_val_0[18]),
    .D(n146_3),
    .CLK(CLK_d),
    .CE(mtime_reg_31_7),
    .CLEAR(n168_6) 
);
  DFFCE mtime_reg_17_s0 (
    .Q(timer_val_0[17]),
    .D(n147_3),
    .CLK(CLK_d),
    .CE(mtime_reg_31_7),
    .CLEAR(n168_6) 
);
  DFFCE mtime_reg_16_s0 (
    .Q(timer_val_16),
    .D(n148_3),
    .CLK(CLK_d),
    .CE(mtime_reg_31_7),
    .CLEAR(n168_6) 
);
  DFFCE mtime_reg_15_s0 (
    .Q(timer_val_0[15]),
    .D(n149_3),
    .CLK(CLK_d),
    .CE(mtime_reg_31_7),
    .CLEAR(n168_6) 
);
  DFFCE mtime_reg_14_s0 (
    .Q(timer_val_0[14]),
    .D(n150_3),
    .CLK(CLK_d),
    .CE(mtime_reg_31_7),
    .CLEAR(n168_6) 
);
  DFFCE mtime_reg_13_s0 (
    .Q(timer_val_0[13]),
    .D(n151_3),
    .CLK(CLK_d),
    .CE(mtime_reg_31_7),
    .CLEAR(n168_6) 
);
  DFFCE mtime_reg_12_s0 (
    .Q(timer_val_0[12]),
    .D(n152_3),
    .CLK(CLK_d),
    .CE(mtime_reg_31_7),
    .CLEAR(n168_6) 
);
  DFFCE mtime_reg_11_s0 (
    .Q(timer_val_0[11]),
    .D(n153_3),
    .CLK(CLK_d),
    .CE(mtime_reg_31_7),
    .CLEAR(n168_6) 
);
  DFFCE mtime_reg_10_s0 (
    .Q(timer_val_0[10]),
    .D(n154_3),
    .CLK(CLK_d),
    .CE(mtime_reg_31_7),
    .CLEAR(n168_6) 
);
  DFFCE mtime_reg_9_s0 (
    .Q(timer_val_0[9]),
    .D(n155_3),
    .CLK(CLK_d),
    .CE(mtime_reg_31_7),
    .CLEAR(n168_6) 
);
  DFFCE mtime_reg_8_s0 (
    .Q(timer_val_0[8]),
    .D(n156_3),
    .CLK(CLK_d),
    .CE(mtime_reg_31_7),
    .CLEAR(n168_6) 
);
  DFFCE mtime_reg_7_s0 (
    .Q(timer_val_0[7]),
    .D(n157_3),
    .CLK(CLK_d),
    .CE(mtime_reg_31_7),
    .CLEAR(n168_6) 
);
  DFFCE mtime_reg_6_s0 (
    .Q(timer_val_0[6]),
    .D(n158_3),
    .CLK(CLK_d),
    .CE(mtime_reg_31_7),
    .CLEAR(n168_6) 
);
  DFFCE mtime_reg_5_s0 (
    .Q(timer_val_0[5]),
    .D(n159_3),
    .CLK(CLK_d),
    .CE(mtime_reg_31_7),
    .CLEAR(n168_6) 
);
  DFFCE mtime_reg_4_s0 (
    .Q(timer_val_0[4]),
    .D(n160_3),
    .CLK(CLK_d),
    .CE(mtime_reg_31_7),
    .CLEAR(n168_6) 
);
  DFFCE mtime_reg_3_s0 (
    .Q(timer_val_0[3]),
    .D(n161_3),
    .CLK(CLK_d),
    .CE(mtime_reg_31_7),
    .CLEAR(n168_6) 
);
  DFFCE mtime_reg_2_s0 (
    .Q(timer_val_0[2]),
    .D(n162_3),
    .CLK(CLK_d),
    .CE(mtime_reg_31_7),
    .CLEAR(n168_6) 
);
  DFFCE mtime_reg_1_s0 (
    .Q(timer_val_0[1]),
    .D(n163_3),
    .CLK(CLK_d),
    .CE(mtime_reg_31_7),
    .CLEAR(n168_6) 
);
  DFFCE mtime_reg_0_s0 (
    .Q(timer_val_0[0]),
    .D(n164_3),
    .CLK(CLK_d),
    .CE(mtime_reg_31_7),
    .CLEAR(n168_6) 
);
  DFFCE mtimecmp_reg_63_s0 (
    .Q(mtimecmp_reg[63]),
    .D(timer_dmem_wdata[31]),
    .CLK(CLK_d),
    .CE(n1227_8),
    .CLEAR(n168_6) 
);
  DFFCE mtimecmp_reg_62_s0 (
    .Q(mtimecmp_reg[62]),
    .D(timer_dmem_wdata[30]),
    .CLK(CLK_d),
    .CE(n1227_8),
    .CLEAR(n168_6) 
);
  DFFCE mtimecmp_reg_61_s0 (
    .Q(mtimecmp_reg[61]),
    .D(timer_dmem_wdata[29]),
    .CLK(CLK_d),
    .CE(n1227_8),
    .CLEAR(n168_6) 
);
  DFFCE mtimecmp_reg_60_s0 (
    .Q(mtimecmp_reg[60]),
    .D(timer_dmem_wdata[28]),
    .CLK(CLK_d),
    .CE(n1227_8),
    .CLEAR(n168_6) 
);
  DFFCE mtimecmp_reg_59_s0 (
    .Q(mtimecmp_reg[59]),
    .D(timer_dmem_wdata[27]),
    .CLK(CLK_d),
    .CE(n1227_8),
    .CLEAR(n168_6) 
);
  DFFCE mtimecmp_reg_58_s0 (
    .Q(mtimecmp_reg[58]),
    .D(timer_dmem_wdata[26]),
    .CLK(CLK_d),
    .CE(n1227_8),
    .CLEAR(n168_6) 
);
  DFFCE mtimecmp_reg_57_s0 (
    .Q(mtimecmp_reg[57]),
    .D(timer_dmem_wdata[25]),
    .CLK(CLK_d),
    .CE(n1227_8),
    .CLEAR(n168_6) 
);
  DFFCE mtimecmp_reg_56_s0 (
    .Q(mtimecmp_reg[56]),
    .D(timer_dmem_wdata[24]),
    .CLK(CLK_d),
    .CE(n1227_8),
    .CLEAR(n168_6) 
);
  DFFCE mtimecmp_reg_55_s0 (
    .Q(mtimecmp_reg[55]),
    .D(timer_dmem_wdata[23]),
    .CLK(CLK_d),
    .CE(n1227_8),
    .CLEAR(n168_6) 
);
  DFFCE mtimecmp_reg_54_s0 (
    .Q(mtimecmp_reg[54]),
    .D(timer_dmem_wdata[22]),
    .CLK(CLK_d),
    .CE(n1227_8),
    .CLEAR(n168_6) 
);
  DFFCE mtimecmp_reg_53_s0 (
    .Q(mtimecmp_reg[53]),
    .D(timer_dmem_wdata[21]),
    .CLK(CLK_d),
    .CE(n1227_8),
    .CLEAR(n168_6) 
);
  DFFCE mtimecmp_reg_52_s0 (
    .Q(mtimecmp_reg[52]),
    .D(timer_dmem_wdata[20]),
    .CLK(CLK_d),
    .CE(n1227_8),
    .CLEAR(n168_6) 
);
  DFFCE mtimecmp_reg_51_s0 (
    .Q(mtimecmp_reg[51]),
    .D(timer_dmem_wdata[19]),
    .CLK(CLK_d),
    .CE(n1227_8),
    .CLEAR(n168_6) 
);
  DFFCE mtimecmp_reg_50_s0 (
    .Q(mtimecmp_reg[50]),
    .D(timer_dmem_wdata[18]),
    .CLK(CLK_d),
    .CE(n1227_8),
    .CLEAR(n168_6) 
);
  DFFCE mtimecmp_reg_49_s0 (
    .Q(mtimecmp_reg[49]),
    .D(timer_dmem_wdata[17]),
    .CLK(CLK_d),
    .CE(n1227_8),
    .CLEAR(n168_6) 
);
  DFFCE mtimecmp_reg_48_s0 (
    .Q(mtimecmp_reg[48]),
    .D(timer_dmem_wdata[16]),
    .CLK(CLK_d),
    .CE(n1227_8),
    .CLEAR(n168_6) 
);
  DFFCE mtimecmp_reg_47_s0 (
    .Q(mtimecmp_reg[47]),
    .D(timer_dmem_wdata[15]),
    .CLK(CLK_d),
    .CE(n1227_8),
    .CLEAR(n168_6) 
);
  DFFCE mtimecmp_reg_46_s0 (
    .Q(mtimecmp_reg[46]),
    .D(timer_dmem_wdata[14]),
    .CLK(CLK_d),
    .CE(n1227_8),
    .CLEAR(n168_6) 
);
  DFFCE mtimecmp_reg_45_s0 (
    .Q(mtimecmp_reg[45]),
    .D(timer_dmem_wdata[13]),
    .CLK(CLK_d),
    .CE(n1227_8),
    .CLEAR(n168_6) 
);
  DFFCE mtimecmp_reg_44_s0 (
    .Q(mtimecmp_reg[44]),
    .D(timer_dmem_wdata[12]),
    .CLK(CLK_d),
    .CE(n1227_8),
    .CLEAR(n168_6) 
);
  DFFCE mtimecmp_reg_43_s0 (
    .Q(mtimecmp_reg[43]),
    .D(timer_dmem_wdata[11]),
    .CLK(CLK_d),
    .CE(n1227_8),
    .CLEAR(n168_6) 
);
  DFFCE mtimecmp_reg_42_s0 (
    .Q(mtimecmp_reg[42]),
    .D(timer_dmem_wdata[10]),
    .CLK(CLK_d),
    .CE(n1227_8),
    .CLEAR(n168_6) 
);
  DFFCE mtimecmp_reg_41_s0 (
    .Q(mtimecmp_reg[41]),
    .D(timer_dmem_wdata[9]),
    .CLK(CLK_d),
    .CE(n1227_8),
    .CLEAR(n168_6) 
);
  DFFCE mtimecmp_reg_40_s0 (
    .Q(mtimecmp_reg[40]),
    .D(timer_dmem_wdata[8]),
    .CLK(CLK_d),
    .CE(n1227_8),
    .CLEAR(n168_6) 
);
  DFFCE mtimecmp_reg_39_s0 (
    .Q(mtimecmp_reg[39]),
    .D(timer_dmem_wdata[7]),
    .CLK(CLK_d),
    .CE(n1227_8),
    .CLEAR(n168_6) 
);
  DFFCE mtimecmp_reg_38_s0 (
    .Q(mtimecmp_reg[38]),
    .D(timer_dmem_wdata[6]),
    .CLK(CLK_d),
    .CE(n1227_8),
    .CLEAR(n168_6) 
);
  DFFCE mtimecmp_reg_37_s0 (
    .Q(mtimecmp_reg[37]),
    .D(timer_dmem_wdata[5]),
    .CLK(CLK_d),
    .CE(n1227_8),
    .CLEAR(n168_6) 
);
  DFFCE mtimecmp_reg_36_s0 (
    .Q(mtimecmp_reg[36]),
    .D(timer_dmem_wdata[4]),
    .CLK(CLK_d),
    .CE(n1227_8),
    .CLEAR(n168_6) 
);
  DFFCE mtimecmp_reg_35_s0 (
    .Q(mtimecmp_reg[35]),
    .D(timer_dmem_wdata[3]),
    .CLK(CLK_d),
    .CE(n1227_8),
    .CLEAR(n168_6) 
);
  DFFCE mtimecmp_reg_34_s0 (
    .Q(mtimecmp_reg[34]),
    .D(timer_dmem_wdata[2]),
    .CLK(CLK_d),
    .CE(n1227_8),
    .CLEAR(n168_6) 
);
  DFFCE mtimecmp_reg_33_s0 (
    .Q(mtimecmp_reg[33]),
    .D(timer_dmem_wdata[1]),
    .CLK(CLK_d),
    .CE(n1227_8),
    .CLEAR(n168_6) 
);
  DFFCE mtimecmp_reg_32_s0 (
    .Q(mtimecmp_reg[32]),
    .D(timer_dmem_wdata[0]),
    .CLK(CLK_d),
    .CE(n1227_8),
    .CLEAR(n168_6) 
);
  DFFCE mtimecmp_reg_31_s0 (
    .Q(mtimecmp_reg[31]),
    .D(timer_dmem_wdata[31]),
    .CLK(CLK_d),
    .CE(n1258_3),
    .CLEAR(n168_6) 
);
  DFFCE mtimecmp_reg_30_s0 (
    .Q(mtimecmp_reg[30]),
    .D(timer_dmem_wdata[30]),
    .CLK(CLK_d),
    .CE(n1258_3),
    .CLEAR(n168_6) 
);
  DFFCE mtimecmp_reg_29_s0 (
    .Q(mtimecmp_reg[29]),
    .D(timer_dmem_wdata[29]),
    .CLK(CLK_d),
    .CE(n1258_3),
    .CLEAR(n168_6) 
);
  DFFCE mtimecmp_reg_28_s0 (
    .Q(mtimecmp_reg[28]),
    .D(timer_dmem_wdata[28]),
    .CLK(CLK_d),
    .CE(n1258_3),
    .CLEAR(n168_6) 
);
  DFFCE mtimecmp_reg_27_s0 (
    .Q(mtimecmp_reg[27]),
    .D(timer_dmem_wdata[27]),
    .CLK(CLK_d),
    .CE(n1258_3),
    .CLEAR(n168_6) 
);
  DFFCE mtimecmp_reg_26_s0 (
    .Q(mtimecmp_reg[26]),
    .D(timer_dmem_wdata[26]),
    .CLK(CLK_d),
    .CE(n1258_3),
    .CLEAR(n168_6) 
);
  DFFCE mtimecmp_reg_25_s0 (
    .Q(mtimecmp_reg[25]),
    .D(timer_dmem_wdata[25]),
    .CLK(CLK_d),
    .CE(n1258_3),
    .CLEAR(n168_6) 
);
  DFFCE mtimecmp_reg_24_s0 (
    .Q(mtimecmp_reg[24]),
    .D(timer_dmem_wdata[24]),
    .CLK(CLK_d),
    .CE(n1258_3),
    .CLEAR(n168_6) 
);
  DFFCE mtimecmp_reg_23_s0 (
    .Q(mtimecmp_reg[23]),
    .D(timer_dmem_wdata[23]),
    .CLK(CLK_d),
    .CE(n1258_3),
    .CLEAR(n168_6) 
);
  DFFCE mtimecmp_reg_22_s0 (
    .Q(mtimecmp_reg[22]),
    .D(timer_dmem_wdata[22]),
    .CLK(CLK_d),
    .CE(n1258_3),
    .CLEAR(n168_6) 
);
  DFFCE mtimecmp_reg_21_s0 (
    .Q(mtimecmp_reg[21]),
    .D(timer_dmem_wdata[21]),
    .CLK(CLK_d),
    .CE(n1258_3),
    .CLEAR(n168_6) 
);
  DFFCE mtimecmp_reg_20_s0 (
    .Q(mtimecmp_reg[20]),
    .D(timer_dmem_wdata[20]),
    .CLK(CLK_d),
    .CE(n1258_3),
    .CLEAR(n168_6) 
);
  DFFCE mtimecmp_reg_19_s0 (
    .Q(mtimecmp_reg[19]),
    .D(timer_dmem_wdata[19]),
    .CLK(CLK_d),
    .CE(n1258_3),
    .CLEAR(n168_6) 
);
  DFFCE mtimecmp_reg_18_s0 (
    .Q(mtimecmp_reg[18]),
    .D(timer_dmem_wdata[18]),
    .CLK(CLK_d),
    .CE(n1258_3),
    .CLEAR(n168_6) 
);
  DFFCE mtimecmp_reg_17_s0 (
    .Q(mtimecmp_reg[17]),
    .D(timer_dmem_wdata[17]),
    .CLK(CLK_d),
    .CE(n1258_3),
    .CLEAR(n168_6) 
);
  DFFCE mtimecmp_reg_16_s0 (
    .Q(mtimecmp_reg[16]),
    .D(timer_dmem_wdata[16]),
    .CLK(CLK_d),
    .CE(n1258_3),
    .CLEAR(n168_6) 
);
  DFFCE mtimecmp_reg_15_s0 (
    .Q(mtimecmp_reg[15]),
    .D(timer_dmem_wdata[15]),
    .CLK(CLK_d),
    .CE(n1258_3),
    .CLEAR(n168_6) 
);
  DFFCE mtimecmp_reg_14_s0 (
    .Q(mtimecmp_reg[14]),
    .D(timer_dmem_wdata[14]),
    .CLK(CLK_d),
    .CE(n1258_3),
    .CLEAR(n168_6) 
);
  DFFCE mtimecmp_reg_13_s0 (
    .Q(mtimecmp_reg[13]),
    .D(timer_dmem_wdata[13]),
    .CLK(CLK_d),
    .CE(n1258_3),
    .CLEAR(n168_6) 
);
  DFFCE mtimecmp_reg_12_s0 (
    .Q(mtimecmp_reg[12]),
    .D(timer_dmem_wdata[12]),
    .CLK(CLK_d),
    .CE(n1258_3),
    .CLEAR(n168_6) 
);
  DFFCE mtimecmp_reg_11_s0 (
    .Q(mtimecmp_reg[11]),
    .D(timer_dmem_wdata[11]),
    .CLK(CLK_d),
    .CE(n1258_3),
    .CLEAR(n168_6) 
);
  DFFCE mtimecmp_reg_10_s0 (
    .Q(mtimecmp_reg[10]),
    .D(timer_dmem_wdata[10]),
    .CLK(CLK_d),
    .CE(n1258_3),
    .CLEAR(n168_6) 
);
  DFFCE mtimecmp_reg_9_s0 (
    .Q(mtimecmp_reg[9]),
    .D(timer_dmem_wdata[9]),
    .CLK(CLK_d),
    .CE(n1258_3),
    .CLEAR(n168_6) 
);
  DFFCE mtimecmp_reg_8_s0 (
    .Q(mtimecmp_reg[8]),
    .D(timer_dmem_wdata[8]),
    .CLK(CLK_d),
    .CE(n1258_3),
    .CLEAR(n168_6) 
);
  DFFCE mtimecmp_reg_7_s0 (
    .Q(mtimecmp_reg[7]),
    .D(timer_dmem_wdata[7]),
    .CLK(CLK_d),
    .CE(n1258_3),
    .CLEAR(n168_6) 
);
  DFFCE mtimecmp_reg_6_s0 (
    .Q(mtimecmp_reg[6]),
    .D(timer_dmem_wdata[6]),
    .CLK(CLK_d),
    .CE(n1258_3),
    .CLEAR(n168_6) 
);
  DFFCE mtimecmp_reg_5_s0 (
    .Q(mtimecmp_reg[5]),
    .D(timer_dmem_wdata[5]),
    .CLK(CLK_d),
    .CE(n1258_3),
    .CLEAR(n168_6) 
);
  DFFCE mtimecmp_reg_4_s0 (
    .Q(mtimecmp_reg[4]),
    .D(timer_dmem_wdata[4]),
    .CLK(CLK_d),
    .CE(n1258_3),
    .CLEAR(n168_6) 
);
  DFFCE mtimecmp_reg_3_s0 (
    .Q(mtimecmp_reg[3]),
    .D(timer_dmem_wdata[3]),
    .CLK(CLK_d),
    .CE(n1258_3),
    .CLEAR(n168_6) 
);
  DFFCE mtimecmp_reg_2_s0 (
    .Q(mtimecmp_reg[2]),
    .D(timer_dmem_wdata[2]),
    .CLK(CLK_d),
    .CE(n1258_3),
    .CLEAR(n168_6) 
);
  DFFCE mtimecmp_reg_1_s0 (
    .Q(mtimecmp_reg[1]),
    .D(timer_dmem_wdata[1]),
    .CLK(CLK_d),
    .CE(n1258_3),
    .CLEAR(n168_6) 
);
  DFFCE mtimecmp_reg_0_s0 (
    .Q(mtimecmp_reg[0]),
    .D(timer_dmem_wdata[0]),
    .CLK(CLK_d),
    .CE(n1258_3),
    .CLEAR(n168_6) 
);
  DFFC dmem_resp_1_s0 (
    .Q(timer_dmem_resp[1]),
    .D(n840_7),
    .CLK(CLK_d),
    .CLEAR(n168_6) 
);
  DFFC dmem_resp_0_s0 (
    .Q(timer_dmem_resp[0]),
    .D(n908_10),
    .CLK(CLK_d),
    .CLEAR(n168_6) 
);
  DFFPE timer_en_s0 (
    .Q(timer_en),
    .D(timer_dmem_wdata[0]),
    .CLK(CLK_d),
    .CE(control_up),
    .PRESET(n168_6) 
);
  DFFCE dmem_rdata_31_s1 (
    .Q(timer_dmem_rdata[31]),
    .D(n808_5),
    .CLK(CLK_d),
    .CE(dmem_rdata_31_7),
    .CLEAR(n168_6) 
);
defparam dmem_rdata_31_s1.INIT=1'b0;
  DFFCE dmem_rdata_30_s1 (
    .Q(timer_dmem_rdata[30]),
    .D(n809_5),
    .CLK(CLK_d),
    .CE(dmem_rdata_31_7),
    .CLEAR(n168_6) 
);
defparam dmem_rdata_30_s1.INIT=1'b0;
  DFFCE dmem_rdata_29_s1 (
    .Q(timer_dmem_rdata[29]),
    .D(n810_5),
    .CLK(CLK_d),
    .CE(dmem_rdata_31_7),
    .CLEAR(n168_6) 
);
defparam dmem_rdata_29_s1.INIT=1'b0;
  DFFCE dmem_rdata_28_s1 (
    .Q(timer_dmem_rdata[28]),
    .D(n811_5),
    .CLK(CLK_d),
    .CE(dmem_rdata_31_7),
    .CLEAR(n168_6) 
);
defparam dmem_rdata_28_s1.INIT=1'b0;
  DFFCE dmem_rdata_27_s1 (
    .Q(timer_dmem_rdata[27]),
    .D(n812_5),
    .CLK(CLK_d),
    .CE(dmem_rdata_31_7),
    .CLEAR(n168_6) 
);
defparam dmem_rdata_27_s1.INIT=1'b0;
  DFFCE dmem_rdata_26_s1 (
    .Q(timer_dmem_rdata[26]),
    .D(n813_5),
    .CLK(CLK_d),
    .CE(dmem_rdata_31_7),
    .CLEAR(n168_6) 
);
defparam dmem_rdata_26_s1.INIT=1'b0;
  DFFCE dmem_rdata_25_s1 (
    .Q(timer_dmem_rdata[25]),
    .D(n814_5),
    .CLK(CLK_d),
    .CE(dmem_rdata_31_7),
    .CLEAR(n168_6) 
);
defparam dmem_rdata_25_s1.INIT=1'b0;
  DFFCE dmem_rdata_24_s1 (
    .Q(timer_dmem_rdata[24]),
    .D(n815_5),
    .CLK(CLK_d),
    .CE(dmem_rdata_31_7),
    .CLEAR(n168_6) 
);
defparam dmem_rdata_24_s1.INIT=1'b0;
  DFFCE dmem_rdata_23_s1 (
    .Q(timer_dmem_rdata[23]),
    .D(n816_5),
    .CLK(CLK_d),
    .CE(dmem_rdata_31_7),
    .CLEAR(n168_6) 
);
defparam dmem_rdata_23_s1.INIT=1'b0;
  DFFCE dmem_rdata_22_s1 (
    .Q(timer_dmem_rdata[22]),
    .D(n817_5),
    .CLK(CLK_d),
    .CE(dmem_rdata_31_7),
    .CLEAR(n168_6) 
);
defparam dmem_rdata_22_s1.INIT=1'b0;
  DFFCE dmem_rdata_21_s1 (
    .Q(timer_dmem_rdata[21]),
    .D(n818_5),
    .CLK(CLK_d),
    .CE(dmem_rdata_31_7),
    .CLEAR(n168_6) 
);
defparam dmem_rdata_21_s1.INIT=1'b0;
  DFFCE dmem_rdata_20_s1 (
    .Q(timer_dmem_rdata[20]),
    .D(n819_5),
    .CLK(CLK_d),
    .CE(dmem_rdata_31_7),
    .CLEAR(n168_6) 
);
defparam dmem_rdata_20_s1.INIT=1'b0;
  DFFCE dmem_rdata_19_s1 (
    .Q(timer_dmem_rdata[19]),
    .D(n820_5),
    .CLK(CLK_d),
    .CE(dmem_rdata_31_7),
    .CLEAR(n168_6) 
);
defparam dmem_rdata_19_s1.INIT=1'b0;
  DFFCE dmem_rdata_18_s1 (
    .Q(timer_dmem_rdata[18]),
    .D(n821_5),
    .CLK(CLK_d),
    .CE(dmem_rdata_31_7),
    .CLEAR(n168_6) 
);
defparam dmem_rdata_18_s1.INIT=1'b0;
  DFFCE dmem_rdata_17_s1 (
    .Q(timer_dmem_rdata[17]),
    .D(n822_5),
    .CLK(CLK_d),
    .CE(dmem_rdata_31_7),
    .CLEAR(n168_6) 
);
defparam dmem_rdata_17_s1.INIT=1'b0;
  DFFCE dmem_rdata_16_s1 (
    .Q(timer_dmem_rdata[16]),
    .D(n823_5),
    .CLK(CLK_d),
    .CE(dmem_rdata_31_7),
    .CLEAR(n168_6) 
);
defparam dmem_rdata_16_s1.INIT=1'b0;
  DFFCE dmem_rdata_15_s1 (
    .Q(timer_dmem_rdata[15]),
    .D(n824_5),
    .CLK(CLK_d),
    .CE(dmem_rdata_31_7),
    .CLEAR(n168_6) 
);
defparam dmem_rdata_15_s1.INIT=1'b0;
  DFFCE dmem_rdata_14_s1 (
    .Q(timer_dmem_rdata[14]),
    .D(n825_5),
    .CLK(CLK_d),
    .CE(dmem_rdata_31_7),
    .CLEAR(n168_6) 
);
defparam dmem_rdata_14_s1.INIT=1'b0;
  DFFCE dmem_rdata_13_s1 (
    .Q(timer_dmem_rdata[13]),
    .D(n826_5),
    .CLK(CLK_d),
    .CE(dmem_rdata_31_7),
    .CLEAR(n168_6) 
);
defparam dmem_rdata_13_s1.INIT=1'b0;
  DFFCE dmem_rdata_12_s1 (
    .Q(timer_dmem_rdata[12]),
    .D(n827_5),
    .CLK(CLK_d),
    .CE(dmem_rdata_31_7),
    .CLEAR(n168_6) 
);
defparam dmem_rdata_12_s1.INIT=1'b0;
  DFFCE dmem_rdata_11_s1 (
    .Q(timer_dmem_rdata[11]),
    .D(n828_5),
    .CLK(CLK_d),
    .CE(dmem_rdata_31_7),
    .CLEAR(n168_6) 
);
defparam dmem_rdata_11_s1.INIT=1'b0;
  DFFCE dmem_rdata_10_s1 (
    .Q(timer_dmem_rdata[10]),
    .D(n829_5),
    .CLK(CLK_d),
    .CE(dmem_rdata_31_7),
    .CLEAR(n168_6) 
);
defparam dmem_rdata_10_s1.INIT=1'b0;
  DFFCE dmem_rdata_9_s1 (
    .Q(timer_dmem_rdata[9]),
    .D(n830_5),
    .CLK(CLK_d),
    .CE(dmem_rdata_31_7),
    .CLEAR(n168_6) 
);
defparam dmem_rdata_9_s1.INIT=1'b0;
  DFFCE dmem_rdata_8_s1 (
    .Q(timer_dmem_rdata[8]),
    .D(n831_5),
    .CLK(CLK_d),
    .CE(dmem_rdata_31_7),
    .CLEAR(n168_6) 
);
defparam dmem_rdata_8_s1.INIT=1'b0;
  DFFCE dmem_rdata_7_s1 (
    .Q(timer_dmem_rdata[7]),
    .D(n832_5),
    .CLK(CLK_d),
    .CE(dmem_rdata_31_7),
    .CLEAR(n168_6) 
);
defparam dmem_rdata_7_s1.INIT=1'b0;
  DFFCE dmem_rdata_6_s1 (
    .Q(timer_dmem_rdata[6]),
    .D(n833_5),
    .CLK(CLK_d),
    .CE(dmem_rdata_31_7),
    .CLEAR(n168_6) 
);
defparam dmem_rdata_6_s1.INIT=1'b0;
  DFFCE dmem_rdata_5_s1 (
    .Q(timer_dmem_rdata[5]),
    .D(n834_5),
    .CLK(CLK_d),
    .CE(dmem_rdata_31_7),
    .CLEAR(n168_6) 
);
defparam dmem_rdata_5_s1.INIT=1'b0;
  DFFCE dmem_rdata_4_s1 (
    .Q(timer_dmem_rdata[4]),
    .D(n835_5),
    .CLK(CLK_d),
    .CE(dmem_rdata_31_7),
    .CLEAR(n168_6) 
);
defparam dmem_rdata_4_s1.INIT=1'b0;
  DFFCE dmem_rdata_3_s1 (
    .Q(timer_dmem_rdata[3]),
    .D(n836_5),
    .CLK(CLK_d),
    .CE(dmem_rdata_31_7),
    .CLEAR(n168_6) 
);
defparam dmem_rdata_3_s1.INIT=1'b0;
  DFFCE dmem_rdata_2_s1 (
    .Q(timer_dmem_rdata[2]),
    .D(n837_5),
    .CLK(CLK_d),
    .CE(dmem_rdata_31_7),
    .CLEAR(n168_6) 
);
defparam dmem_rdata_2_s1.INIT=1'b0;
  DFFCE dmem_rdata_1_s1 (
    .Q(timer_dmem_rdata[1]),
    .D(n838_5),
    .CLK(CLK_d),
    .CE(dmem_rdata_31_7),
    .CLEAR(n168_6) 
);
defparam dmem_rdata_1_s1.INIT=1'b0;
  DFFCE dmem_rdata_0_s1 (
    .Q(timer_dmem_rdata[0]),
    .D(n839_5),
    .CLK(CLK_d),
    .CE(dmem_rdata_31_7),
    .CLEAR(n168_6) 
);
defparam dmem_rdata_0_s1.INIT=1'b0;
  DFFCE timeclk_cnt_9_s1 (
    .Q(timeclk_cnt[9]),
    .D(n659_13),
    .CLK(CLK_d),
    .CE(n659_16),
    .CLEAR(n168_6) 
);
defparam timeclk_cnt_9_s1.INIT=1'b0;
  DFFCE timeclk_cnt_8_s1 (
    .Q(timeclk_cnt[8]),
    .D(n660_11),
    .CLK(CLK_d),
    .CE(n659_16),
    .CLEAR(n168_6) 
);
defparam timeclk_cnt_8_s1.INIT=1'b0;
  DFFCE timeclk_cnt_7_s1 (
    .Q(timeclk_cnt[7]),
    .D(n661_11),
    .CLK(CLK_d),
    .CE(n659_16),
    .CLEAR(n168_6) 
);
defparam timeclk_cnt_7_s1.INIT=1'b0;
  DFFCE timeclk_cnt_6_s1 (
    .Q(timeclk_cnt[6]),
    .D(n662_11),
    .CLK(CLK_d),
    .CE(n659_16),
    .CLEAR(n168_6) 
);
defparam timeclk_cnt_6_s1.INIT=1'b0;
  DFFCE timeclk_cnt_5_s1 (
    .Q(timeclk_cnt[5]),
    .D(n663_11),
    .CLK(CLK_d),
    .CE(n659_16),
    .CLEAR(n168_6) 
);
defparam timeclk_cnt_5_s1.INIT=1'b0;
  DFFCE timeclk_cnt_4_s1 (
    .Q(timeclk_cnt[4]),
    .D(n664_11),
    .CLK(CLK_d),
    .CE(n659_16),
    .CLEAR(n168_6) 
);
defparam timeclk_cnt_4_s1.INIT=1'b0;
  DFFCE timeclk_cnt_3_s1 (
    .Q(timeclk_cnt[3]),
    .D(n665_11),
    .CLK(CLK_d),
    .CE(n659_16),
    .CLEAR(n168_6) 
);
defparam timeclk_cnt_3_s1.INIT=1'b0;
  DFFCE timeclk_cnt_2_s1 (
    .Q(timeclk_cnt[2]),
    .D(n666_11),
    .CLK(CLK_d),
    .CE(n659_16),
    .CLEAR(n168_6) 
);
defparam timeclk_cnt_2_s1.INIT=1'b0;
  DFFCE timeclk_cnt_1_s1 (
    .Q(timeclk_cnt[1]),
    .D(n667_11),
    .CLK(CLK_d),
    .CE(n659_16),
    .CLEAR(n168_6) 
);
defparam timeclk_cnt_1_s1.INIT=1'b0;
  DFFCE timeclk_cnt_0_s1 (
    .Q(timeclk_cnt[0]),
    .D(n668_11),
    .CLK(CLK_d),
    .CE(n659_16),
    .CLEAR(n168_6) 
);
defparam timeclk_cnt_0_s1.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* scr1_timer */
module scr1_imem_router (
  CLK_d,
  n168_6,
  csr_mstatus_mie_next_15,
  n908_5,
  q_rptr_upd_7,
  csr_mepc_next_31_15,
  n615_7,
  ifu_fsm_next_7,
  q_rptr_upd_6,
  n908_11,
  n623_5,
  n916_6,
  n917_6,
  n919_6,
  n618_4,
  n615_4,
  n903_8,
  n913_9,
  n921_6,
  n630_4,
  n636_4,
  n619_4,
  n914_6,
  n909_8,
  n912_6,
  n902_11,
  n635_4,
  n915_7,
  n920_6,
  n620_4,
  n910_8,
  n922_6,
  n925_8,
  imem_addr_ff,
  imem_pnd_txns_cnt,
  tcm_imem_resp,
  port_sel_r,
  port_sel,
  n27_3,
  ahb_imem_req,
  port_sel_4,
  port_sel_5,
  port_sel_6,
  tcm_imem_req_4,
  port_sel_15,
  n27_7,
  tcm_imem_req
)
;
input CLK_d;
input n168_6;
input csr_mstatus_mie_next_15;
input n908_5;
input q_rptr_upd_7;
input csr_mepc_next_31_15;
input n615_7;
input ifu_fsm_next_7;
input q_rptr_upd_6;
input n908_11;
input n623_5;
input n916_6;
input n917_6;
input n919_6;
input n618_4;
input n615_4;
input n903_8;
input n913_9;
input n921_6;
input n630_4;
input n636_4;
input n619_4;
input n914_6;
input n909_8;
input n912_6;
input n902_11;
input n635_4;
input n915_7;
input n920_6;
input n620_4;
input n910_8;
input n922_6;
input n925_8;
input [31:8] imem_addr_ff;
input [2:0] imem_pnd_txns_cnt;
input [0:0] tcm_imem_resp;
output port_sel_r;
output port_sel;
output n27_3;
output ahb_imem_req;
output port_sel_4;
output port_sel_5;
output port_sel_6;
output tcm_imem_req_4;
output port_sel_15;
output n27_7;
output tcm_imem_req;
wire port_sel_7;
wire port_sel_8;
wire port_sel_9;
wire n27_5;
wire port_sel_10;
wire port_sel_11;
wire port_sel_12;
wire port_sel_13;
wire port_sel_14;
wire port_sel_16;
wire port_sel_17;
wire port_sel_18;
wire port_sel_19;
wire port_sel_20;
wire port_sel_21;
wire port_sel_22;
wire n13_8;
wire fsm_10;
wire fsm;
wire VCC;
wire GND;
  LUT4 port_sel_s0 (
    .F(port_sel),
    .I0(port_sel_4),
    .I1(port_sel_5),
    .I2(csr_mstatus_mie_next_15),
    .I3(port_sel_6) 
);
defparam port_sel_s0.INIT=16'hFFF2;
  LUT2 n27_s0 (
    .F(n27_3),
    .I0(n27_7),
    .I1(n908_5) 
);
defparam n27_s0.INIT=4'h8;
  LUT2 ahb_imem_req_s (
    .F(ahb_imem_req),
    .I0(port_sel),
    .I1(tcm_imem_req_4) 
);
defparam ahb_imem_req_s.INIT=4'h4;
  LUT4 port_sel_s1 (
    .F(port_sel_4),
    .I0(port_sel_7),
    .I1(imem_addr_ff[30]),
    .I2(imem_addr_ff[29]),
    .I3(port_sel_8) 
);
defparam port_sel_s1.INIT=16'h8000;
  LUT2 port_sel_s2 (
    .F(port_sel_5),
    .I0(q_rptr_upd_7),
    .I1(csr_mepc_next_31_15) 
);
defparam port_sel_s2.INIT=4'h4;
  LUT4 port_sel_s3 (
    .F(port_sel_6),
    .I0(q_rptr_upd_7),
    .I1(csr_mepc_next_31_15),
    .I2(n615_7),
    .I3(port_sel_9) 
);
defparam port_sel_s3.INIT=16'h4F00;
  LUT4 tcm_imem_req_s0 (
    .F(tcm_imem_req_4),
    .I0(ifu_fsm_next_7),
    .I1(q_rptr_upd_6),
    .I2(n908_11),
    .I3(n27_7) 
);
defparam tcm_imem_req_s0.INIT=16'hF100;
  LUT3 port_sel_s4 (
    .F(port_sel_7),
    .I0(imem_addr_ff[28]),
    .I1(port_sel_10),
    .I2(port_sel_11) 
);
defparam port_sel_s4.INIT=8'h80;
  LUT4 port_sel_s5 (
    .F(port_sel_8),
    .I0(imem_addr_ff[16]),
    .I1(imem_addr_ff[15]),
    .I2(port_sel_12),
    .I3(port_sel_13) 
);
defparam port_sel_s5.INIT=16'h1000;
  LUT4 port_sel_s6 (
    .F(port_sel_9),
    .I0(port_sel_14),
    .I1(n623_5),
    .I2(port_sel_15),
    .I3(port_sel_16) 
);
defparam port_sel_s6.INIT=16'h8000;
  LUT3 n27_s2 (
    .F(n27_5),
    .I0(imem_pnd_txns_cnt[0]),
    .I1(imem_pnd_txns_cnt[1]),
    .I2(imem_pnd_txns_cnt[2]) 
);
defparam n27_s2.INIT=8'h80;
  LUT4 port_sel_s7 (
    .F(port_sel_10),
    .I0(imem_addr_ff[24]),
    .I1(imem_addr_ff[23]),
    .I2(imem_addr_ff[22]),
    .I3(imem_addr_ff[21]) 
);
defparam port_sel_s7.INIT=16'h0001;
  LUT4 port_sel_s8 (
    .F(port_sel_11),
    .I0(imem_addr_ff[27]),
    .I1(imem_addr_ff[26]),
    .I2(imem_addr_ff[25]),
    .I3(imem_addr_ff[31]) 
);
defparam port_sel_s8.INIT=16'h0100;
  LUT3 port_sel_s9 (
    .F(port_sel_12),
    .I0(imem_addr_ff[14]),
    .I1(imem_addr_ff[13]),
    .I2(port_sel_17) 
);
defparam port_sel_s9.INIT=8'h10;
  LUT4 port_sel_s10 (
    .F(port_sel_13),
    .I0(imem_addr_ff[12]),
    .I1(imem_addr_ff[11]),
    .I2(port_sel_18),
    .I3(n615_7) 
);
defparam port_sel_s10.INIT=16'h1000;
  LUT4 port_sel_s11 (
    .F(port_sel_14),
    .I0(n916_6),
    .I1(n917_6),
    .I2(n919_6),
    .I3(n618_4) 
);
defparam port_sel_s11.INIT=16'h8000;
  LUT2 port_sel_s12 (
    .F(port_sel_15),
    .I0(n615_4),
    .I1(n903_8) 
);
defparam port_sel_s12.INIT=4'h8;
  LUT4 port_sel_s13 (
    .F(port_sel_16),
    .I0(port_sel_19),
    .I1(port_sel_20),
    .I2(port_sel_21),
    .I3(port_sel_22) 
);
defparam port_sel_s13.INIT=16'h8000;
  LUT4 port_sel_s14 (
    .F(port_sel_17),
    .I0(imem_addr_ff[20]),
    .I1(imem_addr_ff[19]),
    .I2(imem_addr_ff[18]),
    .I3(imem_addr_ff[17]) 
);
defparam port_sel_s14.INIT=16'h0001;
  LUT3 port_sel_s15 (
    .F(port_sel_18),
    .I0(imem_addr_ff[10]),
    .I1(imem_addr_ff[9]),
    .I2(imem_addr_ff[8]) 
);
defparam port_sel_s15.INIT=8'h01;
  LUT4 port_sel_s16 (
    .F(port_sel_19),
    .I0(n913_9),
    .I1(n921_6),
    .I2(n630_4),
    .I3(n636_4) 
);
defparam port_sel_s16.INIT=16'h8000;
  LUT4 port_sel_s17 (
    .F(port_sel_20),
    .I0(n619_4),
    .I1(n914_6),
    .I2(n909_8),
    .I3(n912_6) 
);
defparam port_sel_s17.INIT=16'h8000;
  LUT4 port_sel_s18 (
    .F(port_sel_21),
    .I0(n902_11),
    .I1(n635_4),
    .I2(n915_7),
    .I3(n920_6) 
);
defparam port_sel_s18.INIT=16'h8000;
  LUT4 port_sel_s19 (
    .F(port_sel_22),
    .I0(n620_4),
    .I1(n910_8),
    .I2(n922_6),
    .I3(n925_8) 
);
defparam port_sel_s19.INIT=16'h8000;
  LUT4 n27_s3 (
    .F(n27_7),
    .I0(tcm_imem_resp[0]),
    .I1(port_sel_r),
    .I2(fsm),
    .I3(n27_5) 
);
defparam n27_s3.INIT=16'h008F;
  LUT4 n13_s3 (
    .F(n13_8),
    .I0(n27_3),
    .I1(tcm_imem_resp[0]),
    .I2(port_sel_r),
    .I3(fsm) 
);
defparam n13_s3.INIT=16'hBFFF;
  LUT3 fsm_s4 (
    .F(fsm_10),
    .I0(fsm),
    .I1(n27_7),
    .I2(n908_5) 
);
defparam fsm_s4.INIT=8'hEA;
  LUT2 tcm_imem_req_s2 (
    .F(tcm_imem_req),
    .I0(tcm_imem_req_4),
    .I1(port_sel) 
);
defparam tcm_imem_req_s2.INIT=4'h8;
  DFFCE port_sel_r_s1 (
    .Q(port_sel_r),
    .D(port_sel),
    .CLK(CLK_d),
    .CE(n27_3),
    .CLEAR(n168_6) 
);
defparam port_sel_r_s1.INIT=1'b0;
  DFFCE fsm_s1 (
    .Q(fsm),
    .D(n13_8),
    .CLK(CLK_d),
    .CE(fsm_10),
    .CLEAR(n168_6) 
);
defparam fsm_s1.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* scr1_imem_router */
module scr1_dmem_router (
  CLK_d,
  n40_2,
  n168_6,
  lsu_fsm_next_6,
  lsu_fsm_next_7,
  lsu_cmd_upd_14,
  lsu_cmd_upd_18,
  req_fifo_full,
  ahb_dmem_addr,
  tcm_dmem_addr,
  port_sel_0_8,
  port_sel_0_9,
  port_sel_1_8,
  port_sel_0_11,
  fsm,
  tcm_dmem_req,
  port_sel_r,
  port_sel
)
;
input CLK_d;
input n40_2;
input n168_6;
input lsu_fsm_next_6;
input lsu_fsm_next_7;
input lsu_cmd_upd_14;
input lsu_cmd_upd_18;
input req_fifo_full;
input [31:8] ahb_dmem_addr;
input [7:5] tcm_dmem_addr;
output port_sel_0_8;
output port_sel_0_9;
output port_sel_1_8;
output port_sel_0_11;
output fsm;
output tcm_dmem_req;
output [1:0] port_sel_r;
output [1:1] port_sel;
wire port_sel_0_10;
wire port_sel_1_9;
wire port_sel_1_10;
wire port_sel_1_11;
wire port_sel_1_12;
wire port_sel_1_14;
wire n22_11;
wire n22_13;
wire fsm_14;
wire [0:0] port_sel_0;
wire VCC;
wire GND;
  LUT4 port_sel_1_s2 (
    .F(port_sel[1]),
    .I0(port_sel_1_14),
    .I1(ahb_dmem_addr[18]),
    .I2(port_sel_0_8),
    .I3(port_sel_1_8) 
);
defparam port_sel_1_s2.INIT=16'h8000;
  LUT4 port_sel_0_s5 (
    .F(port_sel_0_8),
    .I0(port_sel_0_10),
    .I1(ahb_dmem_addr[31]),
    .I2(ahb_dmem_addr[30]),
    .I3(port_sel_0_11) 
);
defparam port_sel_0_s5.INIT=16'h8000;
  LUT2 port_sel_0_s6 (
    .F(port_sel_0_9),
    .I0(ahb_dmem_addr[18]),
    .I1(port_sel_1_8) 
);
defparam port_sel_0_s6.INIT=4'h4;
  LUT4 port_sel_1_s4 (
    .F(port_sel_1_8),
    .I0(port_sel_1_9),
    .I1(port_sel_1_10),
    .I2(port_sel_1_11),
    .I3(port_sel_1_12) 
);
defparam port_sel_1_s4.INIT=16'h8000;
  LUT2 port_sel_0_s7 (
    .F(port_sel_0_10),
    .I0(ahb_dmem_addr[29]),
    .I1(ahb_dmem_addr[28]) 
);
defparam port_sel_0_s7.INIT=4'h8;
  LUT4 port_sel_0_s8 (
    .F(port_sel_0_11),
    .I0(ahb_dmem_addr[27]),
    .I1(ahb_dmem_addr[26]),
    .I2(ahb_dmem_addr[25]),
    .I3(ahb_dmem_addr[24]) 
);
defparam port_sel_0_s8.INIT=16'h0001;
  LUT3 port_sel_1_s5 (
    .F(port_sel_1_9),
    .I0(ahb_dmem_addr[23]),
    .I1(ahb_dmem_addr[22]),
    .I2(ahb_dmem_addr[8]) 
);
defparam port_sel_1_s5.INIT=8'h01;
  LUT4 port_sel_1_s6 (
    .F(port_sel_1_10),
    .I0(ahb_dmem_addr[12]),
    .I1(ahb_dmem_addr[11]),
    .I2(ahb_dmem_addr[10]),
    .I3(ahb_dmem_addr[9]) 
);
defparam port_sel_1_s6.INIT=16'h0001;
  LUT4 port_sel_1_s7 (
    .F(port_sel_1_11),
    .I0(ahb_dmem_addr[16]),
    .I1(ahb_dmem_addr[15]),
    .I2(ahb_dmem_addr[14]),
    .I3(ahb_dmem_addr[13]) 
);
defparam port_sel_1_s7.INIT=16'h0001;
  LUT4 port_sel_1_s8 (
    .F(port_sel_1_12),
    .I0(ahb_dmem_addr[21]),
    .I1(ahb_dmem_addr[20]),
    .I2(ahb_dmem_addr[19]),
    .I3(ahb_dmem_addr[17]) 
);
defparam port_sel_1_s8.INIT=16'h0001;
  LUT3 port_sel_0_s9 (
    .F(port_sel_0[0]),
    .I0(port_sel_0_8),
    .I1(ahb_dmem_addr[18]),
    .I2(port_sel_1_8) 
);
defparam port_sel_0_s9.INIT=8'h20;
  LUT3 port_sel_1_s9 (
    .F(port_sel_1_14),
    .I0(tcm_dmem_addr[7]),
    .I1(tcm_dmem_addr[6]),
    .I2(tcm_dmem_addr[5]) 
);
defparam port_sel_1_s9.INIT=8'h01;
  LUT2 n22_s5 (
    .F(n22_11),
    .I0(n22_13),
    .I1(fsm_14) 
);
defparam n22_s5.INIT=4'h8;
  LUT4 n22_s6 (
    .F(n22_13),
    .I0(fsm),
    .I1(lsu_fsm_next_6),
    .I2(lsu_fsm_next_7),
    .I3(n40_2) 
);
defparam n22_s6.INIT=16'hFF57;
  LUT4 tcm_dmem_req_s2 (
    .F(tcm_dmem_req),
    .I0(lsu_cmd_upd_14),
    .I1(port_sel_0_8),
    .I2(ahb_dmem_addr[18]),
    .I3(port_sel_1_8) 
);
defparam tcm_dmem_req_s2.INIT=16'h0800;
  LUT4 fsm_s6 (
    .F(fsm_14),
    .I0(fsm),
    .I1(lsu_cmd_upd_18),
    .I2(req_fifo_full),
    .I3(lsu_cmd_upd_14) 
);
defparam fsm_s6.INIT=16'hBFAA;
  DFFCE port_sel_r_1_s1 (
    .Q(port_sel_r[1]),
    .D(port_sel[1]),
    .CLK(CLK_d),
    .CE(n40_2),
    .CLEAR(n168_6) 
);
defparam port_sel_r_1_s1.INIT=1'b0;
  DFFCE port_sel_r_0_s1 (
    .Q(port_sel_r[0]),
    .D(port_sel_0[0]),
    .CLK(CLK_d),
    .CE(n40_2),
    .CLEAR(n168_6) 
);
defparam port_sel_r_0_s1.INIT=1'b0;
  DFFC fsm_s4 (
    .Q(fsm),
    .D(n22_11),
    .CLK(CLK_d),
    .CLEAR(n168_6) 
);
defparam fsm_s4.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* scr1_dmem_router */
module scr1_imem_ahb (
  CLK_d,
  ahb_imem_req,
  n168_6,
  req_fifo_full
)
;
input CLK_d;
input ahb_imem_req;
input n168_6;
output req_fifo_full;
wire VCC;
wire GND;
  DFFCE req_fifo_full_s1 (
    .Q(req_fifo_full),
    .D(VCC),
    .CLK(CLK_d),
    .CE(ahb_imem_req),
    .CLEAR(n168_6) 
);
defparam req_fifo_full_s1.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* scr1_imem_ahb */
module scr1_dmem_ahb (
  CLK_d,
  n168_6,
  dmem_cmd_store,
  \idu2exu_cmd.imm_16_5 ,
  lsu_cmd_upd_14,
  lsu_cmd_upd_18,
  \idu2exu_cmd.lsu_cmd_1_9 ,
  \idu2exu_cmd.lsu_cmd_0_14 ,
  \idu2exu_cmd.lsu_cmd_2_4 ,
  \idu2exu_cmd.lsu_cmd_0_4 ,
  n47_10,
  \idu2exu_cmd.lsu_cmd_1_5 ,
  timer_dmem_wdata_11_4,
  timer_dmem_wdata_11_5,
  timer_dmem_wdata_7_4,
  timer_dmem_addr,
  ahb_dmem_addr,
  timer_dmem_wdata,
  State,
  fsm,
  req_fifo_full,
  \req_fifo_r.hwrite ,
  fsm_6,
  n488_4,
  n234_14,
  n639_5,
  n488_6,
  \data_fifo.hwidth ,
  \data_fifo.haddr ,
  ahb_dmem_hwdata,
  \req_fifo_r.haddr ,
  ahb_dmem_haddr
)
;
input CLK_d;
input n168_6;
input dmem_cmd_store;
input \idu2exu_cmd.imm_16_5 ;
input lsu_cmd_upd_14;
input lsu_cmd_upd_18;
input \idu2exu_cmd.lsu_cmd_1_9 ;
input \idu2exu_cmd.lsu_cmd_0_14 ;
input \idu2exu_cmd.lsu_cmd_2_4 ;
input \idu2exu_cmd.lsu_cmd_0_4 ;
input n47_10;
input \idu2exu_cmd.lsu_cmd_1_5 ;
input timer_dmem_wdata_11_4;
input timer_dmem_wdata_11_5;
input timer_dmem_wdata_7_4;
input [4:0] timer_dmem_addr;
input [31:8] ahb_dmem_addr;
input [7:0] timer_dmem_wdata;
input [1:0] State;
output fsm;
output req_fifo_full;
output \req_fifo_r.hwrite ;
output fsm_6;
output n488_4;
output n234_14;
output n639_5;
output n488_6;
output [1:0] \data_fifo.hwidth ;
output [1:0] \data_fifo.haddr ;
output [7:0] ahb_dmem_hwdata;
output [31:8] \req_fifo_r.haddr ;
output [4:2] ahb_dmem_haddr;
wire \req_fifo_new.hwdata_7_6 ;
wire n304_10;
wire n303_10;
wire n302_10;
wire n301_10;
wire n300_10;
wire n299_10;
wire n298_10;
wire n235_14;
wire n234_13;
wire \req_fifo[0].hwdata_7_4 ;
wire n304_11;
wire n235_15;
wire req_fifo_up;
wire n89_6;
wire n297_12;
wire [1:0] \req_fifo[0].hwidth ;
wire [1:0] \req_fifo[0].haddr ;
wire [7:0] \req_fifo[0].hwdata ;
wire [7:0] \req_fifo_r.hwdata ;
wire [4:0] \req_fifo_r.haddr_0 ;
wire [1:0] \req_fifo_r.hwidth ;
wire VCC;
wire GND;
  LUT4 \req_fifo[0].hwidth_1_s0  (
    .F(\req_fifo[0].hwidth [1]),
    .I0(n234_13),
    .I1(n488_4),
    .I2(\req_fifo_r.hwidth [1]),
    .I3(req_fifo_full) 
);
defparam \req_fifo[0].hwidth_1_s0 .INIT=16'hF088;
  LUT4 \req_fifo[0].hwidth_0_s0  (
    .F(\req_fifo[0].hwidth [0]),
    .I0(n488_4),
    .I1(n235_14),
    .I2(\req_fifo_r.hwidth [0]),
    .I3(req_fifo_full) 
);
defparam \req_fifo[0].hwidth_0_s0 .INIT=16'hF088;
  LUT4 ahb_dmem_haddr_4_s (
    .F(ahb_dmem_haddr[4]),
    .I0(timer_dmem_addr[4]),
    .I1(n488_4),
    .I2(\req_fifo_r.haddr_0 [4]),
    .I3(req_fifo_full) 
);
defparam ahb_dmem_haddr_4_s.INIT=16'hF088;
  LUT4 ahb_dmem_haddr_3_s (
    .F(ahb_dmem_haddr[3]),
    .I0(timer_dmem_addr[3]),
    .I1(n488_4),
    .I2(\req_fifo_r.haddr_0 [3]),
    .I3(req_fifo_full) 
);
defparam ahb_dmem_haddr_3_s.INIT=16'hF088;
  LUT4 ahb_dmem_haddr_2_s (
    .F(ahb_dmem_haddr[2]),
    .I0(timer_dmem_addr[2]),
    .I1(n488_4),
    .I2(\req_fifo_r.haddr_0 [2]),
    .I3(req_fifo_full) 
);
defparam ahb_dmem_haddr_2_s.INIT=16'hF088;
  LUT4 \req_fifo[0].haddr_1_s0  (
    .F(\req_fifo[0].haddr [1]),
    .I0(timer_dmem_addr[1]),
    .I1(n488_4),
    .I2(\req_fifo_r.haddr_0 [1]),
    .I3(req_fifo_full) 
);
defparam \req_fifo[0].haddr_1_s0 .INIT=16'hF088;
  LUT4 \req_fifo[0].haddr_0_s0  (
    .F(\req_fifo[0].haddr [0]),
    .I0(timer_dmem_addr[0]),
    .I1(n488_4),
    .I2(\req_fifo_r.haddr_0 [0]),
    .I3(req_fifo_full) 
);
defparam \req_fifo[0].haddr_0_s0 .INIT=16'hF088;
  LUT4 \req_fifo[0].hwdata_7_s0  (
    .F(\req_fifo[0].hwdata [7]),
    .I0(timer_dmem_wdata[7]),
    .I1(\req_fifo[0].hwdata_7_4 ),
    .I2(req_fifo_full),
    .I3(\req_fifo_r.hwdata [7]) 
);
defparam \req_fifo[0].hwdata_7_s0 .INIT=16'hF888;
  LUT4 \req_fifo[0].hwdata_6_s0  (
    .F(\req_fifo[0].hwdata [6]),
    .I0(timer_dmem_wdata[6]),
    .I1(\req_fifo[0].hwdata_7_4 ),
    .I2(req_fifo_full),
    .I3(\req_fifo_r.hwdata [6]) 
);
defparam \req_fifo[0].hwdata_6_s0 .INIT=16'hF888;
  LUT4 \req_fifo[0].hwdata_5_s0  (
    .F(\req_fifo[0].hwdata [5]),
    .I0(timer_dmem_wdata[5]),
    .I1(\req_fifo[0].hwdata_7_4 ),
    .I2(req_fifo_full),
    .I3(\req_fifo_r.hwdata [5]) 
);
defparam \req_fifo[0].hwdata_5_s0 .INIT=16'hF888;
  LUT4 \req_fifo[0].hwdata_4_s0  (
    .F(\req_fifo[0].hwdata [4]),
    .I0(timer_dmem_wdata[4]),
    .I1(\req_fifo[0].hwdata_7_4 ),
    .I2(req_fifo_full),
    .I3(\req_fifo_r.hwdata [4]) 
);
defparam \req_fifo[0].hwdata_4_s0 .INIT=16'hF888;
  LUT4 \req_fifo[0].hwdata_3_s0  (
    .F(\req_fifo[0].hwdata [3]),
    .I0(timer_dmem_wdata[3]),
    .I1(\req_fifo[0].hwdata_7_4 ),
    .I2(req_fifo_full),
    .I3(\req_fifo_r.hwdata [3]) 
);
defparam \req_fifo[0].hwdata_3_s0 .INIT=16'hF888;
  LUT4 \req_fifo[0].hwdata_2_s0  (
    .F(\req_fifo[0].hwdata [2]),
    .I0(timer_dmem_wdata[2]),
    .I1(\req_fifo[0].hwdata_7_4 ),
    .I2(req_fifo_full),
    .I3(\req_fifo_r.hwdata [2]) 
);
defparam \req_fifo[0].hwdata_2_s0 .INIT=16'hF888;
  LUT4 \req_fifo[0].hwdata_1_s0  (
    .F(\req_fifo[0].hwdata [1]),
    .I0(timer_dmem_wdata[1]),
    .I1(\req_fifo[0].hwdata_7_4 ),
    .I2(req_fifo_full),
    .I3(\req_fifo_r.hwdata [1]) 
);
defparam \req_fifo[0].hwdata_1_s0 .INIT=16'hF888;
  LUT4 \req_fifo[0].hwdata_0_s0  (
    .F(\req_fifo[0].hwdata [0]),
    .I0(timer_dmem_wdata[0]),
    .I1(\req_fifo[0].hwdata_7_4 ),
    .I2(req_fifo_full),
    .I3(\req_fifo_r.hwdata [0]) 
);
defparam \req_fifo[0].hwdata_0_s0 .INIT=16'hF888;
  LUT2 \req_fifo_new.hwdata_7_s2  (
    .F(\req_fifo_new.hwdata_7_6 ),
    .I0(dmem_cmd_store),
    .I1(req_fifo_up) 
);
defparam \req_fifo_new.hwdata_7_s2 .INIT=4'h4;
  LUT2 fsm_s2 (
    .F(fsm_6),
    .I0(State[1]),
    .I1(State[0]) 
);
defparam fsm_s2.INIT=4'h4;
  LUT2 n304_s5 (
    .F(n304_10),
    .I0(n304_11),
    .I1(timer_dmem_wdata[0]) 
);
defparam n304_s5.INIT=4'h4;
  LUT2 n303_s5 (
    .F(n303_10),
    .I0(n304_11),
    .I1(timer_dmem_wdata[1]) 
);
defparam n303_s5.INIT=4'h4;
  LUT2 n302_s5 (
    .F(n302_10),
    .I0(n304_11),
    .I1(timer_dmem_wdata[2]) 
);
defparam n302_s5.INIT=4'h4;
  LUT2 n301_s5 (
    .F(n301_10),
    .I0(n304_11),
    .I1(timer_dmem_wdata[3]) 
);
defparam n301_s5.INIT=4'h4;
  LUT2 n300_s5 (
    .F(n300_10),
    .I0(n304_11),
    .I1(timer_dmem_wdata[4]) 
);
defparam n300_s5.INIT=4'h4;
  LUT2 n299_s5 (
    .F(n299_10),
    .I0(n304_11),
    .I1(timer_dmem_wdata[5]) 
);
defparam n299_s5.INIT=4'h4;
  LUT2 n298_s5 (
    .F(n298_10),
    .I0(n304_11),
    .I1(timer_dmem_wdata[6]) 
);
defparam n298_s5.INIT=4'h4;
  LUT2 n235_s7 (
    .F(n235_14),
    .I0(\idu2exu_cmd.imm_16_5 ),
    .I1(n235_15) 
);
defparam n235_s7.INIT=4'h8;
  LUT2 n234_s6 (
    .F(n234_13),
    .I0(n234_14),
    .I1(\idu2exu_cmd.imm_16_5 ) 
);
defparam n234_s6.INIT=4'hB;
  LUT2 n488_s1 (
    .F(n488_4),
    .I0(lsu_cmd_upd_14),
    .I1(lsu_cmd_upd_18) 
);
defparam n488_s1.INIT=4'h8;
  LUT4 \req_fifo[0].hwdata_7_s1  (
    .F(\req_fifo[0].hwdata_7_4 ),
    .I0(req_fifo_full),
    .I1(n304_11),
    .I2(n488_4),
    .I3(dmem_cmd_store) 
);
defparam \req_fifo[0].hwdata_7_s1 .INIT=16'h1000;
  LUT4 n304_s6 (
    .F(n304_11),
    .I0(n235_15),
    .I1(timer_dmem_addr[0]),
    .I2(timer_dmem_addr[1]),
    .I3(n234_13) 
);
defparam n304_s6.INIT=16'h00F4;
  LUT4 n235_s8 (
    .F(n235_15),
    .I0(\idu2exu_cmd.lsu_cmd_1_9 ),
    .I1(\idu2exu_cmd.lsu_cmd_0_14 ),
    .I2(\idu2exu_cmd.lsu_cmd_2_4 ),
    .I3(\idu2exu_cmd.lsu_cmd_0_4 ) 
);
defparam n235_s8.INIT=16'h3001;
  LUT4 n234_s7 (
    .F(n234_14),
    .I0(n47_10),
    .I1(\idu2exu_cmd.lsu_cmd_0_4 ),
    .I2(\idu2exu_cmd.lsu_cmd_1_5 ),
    .I3(\idu2exu_cmd.lsu_cmd_2_4 ) 
);
defparam n234_s7.INIT=16'h00BE;
  LUT4 n639_s1 (
    .F(n639_5),
    .I0(State[1]),
    .I1(State[0]),
    .I2(fsm),
    .I3(n488_6) 
);
defparam n639_s1.INIT=16'h4F00;
  LUT4 req_fifo_up_s2 (
    .F(req_fifo_up),
    .I0(req_fifo_full),
    .I1(State[1]),
    .I2(State[0]),
    .I3(n488_4) 
);
defparam req_fifo_up_s2.INIT=16'h4500;
  LUT3 n89_s2 (
    .F(n89_6),
    .I0(State[1]),
    .I1(State[0]),
    .I2(n488_6) 
);
defparam n89_s2.INIT=8'hB0;
  LUT4 n297_s6 (
    .F(n297_12),
    .I0(n304_11),
    .I1(timer_dmem_wdata_11_4),
    .I2(timer_dmem_wdata_11_5),
    .I3(timer_dmem_wdata_7_4) 
);
defparam n297_s6.INIT=16'h0100;
  LUT3 n488_s2 (
    .F(n488_6),
    .I0(req_fifo_full),
    .I1(lsu_cmd_upd_14),
    .I2(lsu_cmd_upd_18) 
);
defparam n488_s2.INIT=8'hEA;
  DFFRE \req_fifo_r.hwdata_7_s0  (
    .Q(\req_fifo_r.hwdata [7]),
    .D(n297_12),
    .CLK(CLK_d),
    .CE(req_fifo_up),
    .RESET(\req_fifo_new.hwdata_7_6 ) 
);
  DFFRE \req_fifo_r.hwdata_6_s0  (
    .Q(\req_fifo_r.hwdata [6]),
    .D(n298_10),
    .CLK(CLK_d),
    .CE(req_fifo_up),
    .RESET(\req_fifo_new.hwdata_7_6 ) 
);
  DFFRE \req_fifo_r.hwdata_5_s0  (
    .Q(\req_fifo_r.hwdata [5]),
    .D(n299_10),
    .CLK(CLK_d),
    .CE(req_fifo_up),
    .RESET(\req_fifo_new.hwdata_7_6 ) 
);
  DFFRE \req_fifo_r.hwdata_4_s0  (
    .Q(\req_fifo_r.hwdata [4]),
    .D(n300_10),
    .CLK(CLK_d),
    .CE(req_fifo_up),
    .RESET(\req_fifo_new.hwdata_7_6 ) 
);
  DFFRE \req_fifo_r.hwdata_3_s0  (
    .Q(\req_fifo_r.hwdata [3]),
    .D(n301_10),
    .CLK(CLK_d),
    .CE(req_fifo_up),
    .RESET(\req_fifo_new.hwdata_7_6 ) 
);
  DFFRE \req_fifo_r.hwdata_2_s0  (
    .Q(\req_fifo_r.hwdata [2]),
    .D(n302_10),
    .CLK(CLK_d),
    .CE(req_fifo_up),
    .RESET(\req_fifo_new.hwdata_7_6 ) 
);
  DFFRE \req_fifo_r.hwdata_1_s0  (
    .Q(\req_fifo_r.hwdata [1]),
    .D(n303_10),
    .CLK(CLK_d),
    .CE(req_fifo_up),
    .RESET(\req_fifo_new.hwdata_7_6 ) 
);
  DFFRE \req_fifo_r.hwdata_0_s0  (
    .Q(\req_fifo_r.hwdata [0]),
    .D(n304_10),
    .CLK(CLK_d),
    .CE(req_fifo_up),
    .RESET(\req_fifo_new.hwdata_7_6 ) 
);
  DFFCE fsm_s0 (
    .Q(fsm),
    .D(n488_6),
    .CLK(CLK_d),
    .CE(fsm_6),
    .CLEAR(n168_6) 
);
  DFFC req_fifo_full_s0 (
    .Q(req_fifo_full),
    .D(n89_6),
    .CLK(CLK_d),
    .CLEAR(n168_6) 
);
  DFFE \data_fifo.hwidth_1_s1  (
    .Q(\data_fifo.hwidth [1]),
    .D(\req_fifo[0].hwidth [1]),
    .CLK(CLK_d),
    .CE(n639_5) 
);
defparam \data_fifo.hwidth_1_s1 .INIT=1'b0;
  DFFE \data_fifo.hwidth_0_s1  (
    .Q(\data_fifo.hwidth [0]),
    .D(\req_fifo[0].hwidth [0]),
    .CLK(CLK_d),
    .CE(n639_5) 
);
defparam \data_fifo.hwidth_0_s1 .INIT=1'b0;
  DFFE \data_fifo.haddr_1_s1  (
    .Q(\data_fifo.haddr [1]),
    .D(\req_fifo[0].haddr [1]),
    .CLK(CLK_d),
    .CE(n639_5) 
);
defparam \data_fifo.haddr_1_s1 .INIT=1'b0;
  DFFE \data_fifo.haddr_0_s1  (
    .Q(\data_fifo.haddr [0]),
    .D(\req_fifo[0].haddr [0]),
    .CLK(CLK_d),
    .CE(n639_5) 
);
defparam \data_fifo.haddr_0_s1 .INIT=1'b0;
  DFFE \data_fifo.hwdata_7_s1  (
    .Q(ahb_dmem_hwdata[7]),
    .D(\req_fifo[0].hwdata [7]),
    .CLK(CLK_d),
    .CE(n639_5) 
);
defparam \data_fifo.hwdata_7_s1 .INIT=1'b0;
  DFFE \data_fifo.hwdata_6_s1  (
    .Q(ahb_dmem_hwdata[6]),
    .D(\req_fifo[0].hwdata [6]),
    .CLK(CLK_d),
    .CE(n639_5) 
);
defparam \data_fifo.hwdata_6_s1 .INIT=1'b0;
  DFFE \data_fifo.hwdata_5_s1  (
    .Q(ahb_dmem_hwdata[5]),
    .D(\req_fifo[0].hwdata [5]),
    .CLK(CLK_d),
    .CE(n639_5) 
);
defparam \data_fifo.hwdata_5_s1 .INIT=1'b0;
  DFFE \data_fifo.hwdata_4_s1  (
    .Q(ahb_dmem_hwdata[4]),
    .D(\req_fifo[0].hwdata [4]),
    .CLK(CLK_d),
    .CE(n639_5) 
);
defparam \data_fifo.hwdata_4_s1 .INIT=1'b0;
  DFFE \data_fifo.hwdata_3_s1  (
    .Q(ahb_dmem_hwdata[3]),
    .D(\req_fifo[0].hwdata [3]),
    .CLK(CLK_d),
    .CE(n639_5) 
);
defparam \data_fifo.hwdata_3_s1 .INIT=1'b0;
  DFFE \data_fifo.hwdata_2_s1  (
    .Q(ahb_dmem_hwdata[2]),
    .D(\req_fifo[0].hwdata [2]),
    .CLK(CLK_d),
    .CE(n639_5) 
);
defparam \data_fifo.hwdata_2_s1 .INIT=1'b0;
  DFFE \data_fifo.hwdata_1_s1  (
    .Q(ahb_dmem_hwdata[1]),
    .D(\req_fifo[0].hwdata [1]),
    .CLK(CLK_d),
    .CE(n639_5) 
);
defparam \data_fifo.hwdata_1_s1 .INIT=1'b0;
  DFFE \data_fifo.hwdata_0_s1  (
    .Q(ahb_dmem_hwdata[0]),
    .D(\req_fifo[0].hwdata [0]),
    .CLK(CLK_d),
    .CE(n639_5) 
);
defparam \data_fifo.hwdata_0_s1 .INIT=1'b0;
  DFFE \req_fifo_r.haddr_0_s1  (
    .Q(\req_fifo_r.haddr_0 [0]),
    .D(timer_dmem_addr[0]),
    .CLK(CLK_d),
    .CE(req_fifo_up) 
);
  DFFE \req_fifo_r.haddr_1_s1  (
    .Q(\req_fifo_r.haddr_0 [1]),
    .D(timer_dmem_addr[1]),
    .CLK(CLK_d),
    .CE(req_fifo_up) 
);
  DFFE \req_fifo_r.haddr_2_s1  (
    .Q(\req_fifo_r.haddr_0 [2]),
    .D(timer_dmem_addr[2]),
    .CLK(CLK_d),
    .CE(req_fifo_up) 
);
  DFFE \req_fifo_r.haddr_3_s1  (
    .Q(\req_fifo_r.haddr_0 [3]),
    .D(timer_dmem_addr[3]),
    .CLK(CLK_d),
    .CE(req_fifo_up) 
);
  DFFE \req_fifo_r.haddr_4_s1  (
    .Q(\req_fifo_r.haddr_0 [4]),
    .D(timer_dmem_addr[4]),
    .CLK(CLK_d),
    .CE(req_fifo_up) 
);
  DFFE \req_fifo_r.haddr_8_s1  (
    .Q(\req_fifo_r.haddr [8]),
    .D(ahb_dmem_addr[8]),
    .CLK(CLK_d),
    .CE(req_fifo_up) 
);
  DFFE \req_fifo_r.haddr_9_s1  (
    .Q(\req_fifo_r.haddr [9]),
    .D(ahb_dmem_addr[9]),
    .CLK(CLK_d),
    .CE(req_fifo_up) 
);
  DFFE \req_fifo_r.haddr_10_s1  (
    .Q(\req_fifo_r.haddr [10]),
    .D(ahb_dmem_addr[10]),
    .CLK(CLK_d),
    .CE(req_fifo_up) 
);
  DFFE \req_fifo_r.haddr_11_s1  (
    .Q(\req_fifo_r.haddr [11]),
    .D(ahb_dmem_addr[11]),
    .CLK(CLK_d),
    .CE(req_fifo_up) 
);
  DFFE \req_fifo_r.haddr_12_s1  (
    .Q(\req_fifo_r.haddr [12]),
    .D(ahb_dmem_addr[12]),
    .CLK(CLK_d),
    .CE(req_fifo_up) 
);
  DFFE \req_fifo_r.haddr_13_s1  (
    .Q(\req_fifo_r.haddr [13]),
    .D(ahb_dmem_addr[13]),
    .CLK(CLK_d),
    .CE(req_fifo_up) 
);
  DFFE \req_fifo_r.haddr_14_s1  (
    .Q(\req_fifo_r.haddr [14]),
    .D(ahb_dmem_addr[14]),
    .CLK(CLK_d),
    .CE(req_fifo_up) 
);
  DFFE \req_fifo_r.haddr_15_s1  (
    .Q(\req_fifo_r.haddr [15]),
    .D(ahb_dmem_addr[15]),
    .CLK(CLK_d),
    .CE(req_fifo_up) 
);
  DFFE \req_fifo_r.haddr_16_s1  (
    .Q(\req_fifo_r.haddr [16]),
    .D(ahb_dmem_addr[16]),
    .CLK(CLK_d),
    .CE(req_fifo_up) 
);
  DFFE \req_fifo_r.haddr_17_s1  (
    .Q(\req_fifo_r.haddr [17]),
    .D(ahb_dmem_addr[17]),
    .CLK(CLK_d),
    .CE(req_fifo_up) 
);
  DFFE \req_fifo_r.haddr_18_s1  (
    .Q(\req_fifo_r.haddr [18]),
    .D(ahb_dmem_addr[18]),
    .CLK(CLK_d),
    .CE(req_fifo_up) 
);
  DFFE \req_fifo_r.haddr_19_s1  (
    .Q(\req_fifo_r.haddr [19]),
    .D(ahb_dmem_addr[19]),
    .CLK(CLK_d),
    .CE(req_fifo_up) 
);
  DFFE \req_fifo_r.haddr_20_s1  (
    .Q(\req_fifo_r.haddr [20]),
    .D(ahb_dmem_addr[20]),
    .CLK(CLK_d),
    .CE(req_fifo_up) 
);
  DFFE \req_fifo_r.haddr_21_s1  (
    .Q(\req_fifo_r.haddr [21]),
    .D(ahb_dmem_addr[21]),
    .CLK(CLK_d),
    .CE(req_fifo_up) 
);
  DFFE \req_fifo_r.haddr_22_s1  (
    .Q(\req_fifo_r.haddr [22]),
    .D(ahb_dmem_addr[22]),
    .CLK(CLK_d),
    .CE(req_fifo_up) 
);
  DFFE \req_fifo_r.haddr_23_s1  (
    .Q(\req_fifo_r.haddr [23]),
    .D(ahb_dmem_addr[23]),
    .CLK(CLK_d),
    .CE(req_fifo_up) 
);
  DFFE \req_fifo_r.haddr_24_s1  (
    .Q(\req_fifo_r.haddr [24]),
    .D(ahb_dmem_addr[24]),
    .CLK(CLK_d),
    .CE(req_fifo_up) 
);
  DFFE \req_fifo_r.haddr_25_s1  (
    .Q(\req_fifo_r.haddr [25]),
    .D(ahb_dmem_addr[25]),
    .CLK(CLK_d),
    .CE(req_fifo_up) 
);
  DFFE \req_fifo_r.haddr_26_s1  (
    .Q(\req_fifo_r.haddr [26]),
    .D(ahb_dmem_addr[26]),
    .CLK(CLK_d),
    .CE(req_fifo_up) 
);
  DFFE \req_fifo_r.haddr_27_s1  (
    .Q(\req_fifo_r.haddr [27]),
    .D(ahb_dmem_addr[27]),
    .CLK(CLK_d),
    .CE(req_fifo_up) 
);
  DFFE \req_fifo_r.haddr_28_s1  (
    .Q(\req_fifo_r.haddr [28]),
    .D(ahb_dmem_addr[28]),
    .CLK(CLK_d),
    .CE(req_fifo_up) 
);
  DFFE \req_fifo_r.haddr_29_s1  (
    .Q(\req_fifo_r.haddr [29]),
    .D(ahb_dmem_addr[29]),
    .CLK(CLK_d),
    .CE(req_fifo_up) 
);
  DFFE \req_fifo_r.haddr_30_s1  (
    .Q(\req_fifo_r.haddr [30]),
    .D(ahb_dmem_addr[30]),
    .CLK(CLK_d),
    .CE(req_fifo_up) 
);
  DFFE \req_fifo_r.haddr_31_s1  (
    .Q(\req_fifo_r.haddr [31]),
    .D(ahb_dmem_addr[31]),
    .CLK(CLK_d),
    .CE(req_fifo_up) 
);
  DFFE \req_fifo_r.hwidth_0_s1  (
    .Q(\req_fifo_r.hwidth [0]),
    .D(n235_14),
    .CLK(CLK_d),
    .CE(req_fifo_up) 
);
  DFFE \req_fifo_r.hwidth_1_s1  (
    .Q(\req_fifo_r.hwidth [1]),
    .D(n234_13),
    .CLK(CLK_d),
    .CE(req_fifo_up) 
);
  DFFE \req_fifo_r.hwrite_s1  (
    .Q(\req_fifo_r.hwrite ),
    .D(dmem_cmd_store),
    .CLK(CLK_d),
    .CE(req_fifo_up) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* scr1_dmem_ahb */
module scr1_top_ahb (
  hard_rst_n,
  CLK_d,
  State,
  ahb_dmem_hrdata,
  LED4_d,
  req_fifo_full,
  \req_fifo_r.hwrite ,
  fsm_6,
  n488_4,
  n639_5,
  n488_6,
  port_sel_0_9,
  port_sel_0_11,
  dmem_cmd_store,
  ahb_dmem_hwdata,
  \req_fifo_r.haddr ,
  ahb_dmem_haddr,
  ahb_dmem_addr
)
;
input hard_rst_n;
input CLK_d;
input [1:0] State;
input [7:0] ahb_dmem_hrdata;
output LED4_d;
output req_fifo_full;
output \req_fifo_r.hwrite ;
output fsm_6;
output n488_4;
output n639_5;
output n488_6;
output port_sel_0_9;
output port_sel_0_11;
output dmem_cmd_store;
output [7:0] ahb_dmem_hwdata;
output [31:8] \req_fifo_r.haddr ;
output [4:2] ahb_dmem_haddr;
output [31:28] ahb_dmem_addr;
wire reset_n_ff;
wire new_pc_unaligned_ff;
wire q_rptr_upd_6;
wire n908_5;
wire n926_6;
wire imem_addr_next_2_4;
wire ifu2idu_instr_o_14_7;
wire ifu2idu_instr_o_13_8;
wire n11_7;
wire q_rptr_upd_7;
wire n902_11;
wire n903_8;
wire n908_11;
wire n909_8;
wire n910_8;
wire n912_6;
wire n913_9;
wire n914_6;
wire n915_7;
wire n916_6;
wire n917_6;
wire n919_6;
wire n920_6;
wire n921_6;
wire n922_6;
wire n925_8;
wire imem_addr_next_3_8;
wire ifu_fsm_next_7;
wire n168_6;
wire n615_4;
wire n618_4;
wire n619_4;
wire n620_4;
wire n630_4;
wire n635_4;
wire n636_4;
wire n639_4;
wire pc_curr_next_5_4;
wire n615_7;
wire n623_5;
wire pc_curr_next_4_15;
wire n40_2;
wire dmem_cmd_store_4;
wire lsu_cmd_upd_8;
wire lsu_fsm_next_6;
wire lsu_fsm_next_7;
wire lsu_cmd_upd_14;
wire lsu_cmd_upd_18;
wire csr_mepc_next_31_15;
wire csr_mcause_ec_next_0_16;
wire csr_mstatus_mie_next_15;
wire timer_dmem_wdata_7_4;
wire timer_dmem_wdata_11_4;
wire timer_dmem_wdata_11_5;
wire n47_10;
wire \idu2exu_cmd.imm_24_3 ;
wire \idu2exu_cmd.imm_19_4 ;
wire \idu2exu_cmd.imm_16_5 ;
wire exu2csr_rw_addr_11_4;
wire exu2csr_rw_addr_6_4;
wire \idu2exu_cmd.lsu_cmd_0_4 ;
wire \idu2exu_cmd.lsu_cmd_2_4 ;
wire exu2csr_rw_addr_6_8;
wire exu2csr_rw_addr_3_6;
wire exu2csr_rw_addr_3_7;
wire exu2csr_rw_addr_2_5;
wire exu2mprf_rd_addr_3_16;
wire \idu2exu_cmd.lsu_cmd_1_5 ;
wire \idu2exu_cmd.imm_29_7 ;
wire exu2csr_rw_addr_11_11;
wire exu2csr_rw_addr_0_14;
wire exu2csr_rw_addr_11_12;
wire exu2csr_rw_addr_0_21;
wire exu2csr_rw_addr_0_23;
wire \idu2exu_cmd.lsu_cmd_1_9 ;
wire \idu2exu_cmd.lsu_cmd_0_14 ;
wire n1258_4;
wire n1258_5;
wire n1258_7;
wire n1258_12;
wire n1258_17;
wire n1258_18;
wire n1258_19;
wire n1258_26;
wire port_sel_r;
wire port_sel;
wire n27_3;
wire ahb_imem_req;
wire port_sel_4;
wire port_sel_5;
wire port_sel_6;
wire tcm_imem_req_4;
wire port_sel_15;
wire n27_7;
wire tcm_imem_req;
wire port_sel_0_8;
wire port_sel_1_8;
wire fsm;
wire tcm_dmem_req;
wire req_fifo_full_13;
wire fsm_14;
wire n234_14;
wire [1:1] rst_n_dff;
wire [31:3] imem_addr_ff;
wire [2:0] imem_pnd_txns_cnt;
wire [12:0] q_data_head;
wire [4:0] timer_dmem_addr;
wire [7:5] tcm_dmem_addr;
wire [27:8] ahb_dmem_addr_0;
wire [31:0] timer_dmem_wdata;
wire [1:0] funct3;
wire [1:0] dmem_rdata_shift_reg;
wire [0:0] tcm_imem_resp;
wire [0:0] tcm_dmem_resp;
wire [31:1] tcm_imem_rdata;
wire [31:1] dmem_rdata_local;
wire [48:16] timer_val;
wire [1:0] timer_dmem_resp;
wire [31:0] timer_dmem_rdata;
wire [1:0] port_sel_r_0;
wire [1:1] port_sel_0;
wire [1:0] \data_fifo.hwidth ;
wire [1:0] \data_fifo.haddr ;
wire VCC;
wire GND;
  scr1_reset_sync_cell i_rstn_reset_sync (
    .hard_rst_n(hard_rst_n),
    .CLK_d(CLK_d),
    .rst_n_dff(rst_n_dff[1])
);
  scr1_core_top i_core_top (
    .CLK_d(CLK_d),
    .n27_3(n27_3),
    .port_sel_6(port_sel_6),
    .port_sel(port_sel),
    .req_fifo_full(req_fifo_full_13),
    .tcm_imem_req_4(tcm_imem_req_4),
    .n27_7(n27_7),
    .port_sel_r(port_sel_r),
    .port_sel_4(port_sel_4),
    .port_sel_5(port_sel_5),
    .port_sel_15(port_sel_15),
    .n1258_12(n1258_12),
    .n1258_18(n1258_18),
    .n1258_17(n1258_17),
    .req_fifo_full_9(req_fifo_full),
    .fsm(fsm),
    .n234_14(n234_14),
    .fsm_10(fsm_14),
    .port_sel_0_8(port_sel_0_8),
    .port_sel_1_8(port_sel_1_8),
    .n1258_4(n1258_4),
    .n1258_5(n1258_5),
    .n1258_7(n1258_7),
    .n1258_19(n1258_19),
    .n1258_26(n1258_26),
    .rst_n_dff(rst_n_dff[1]),
    .tcm_imem_rdata_1(tcm_imem_rdata[1]),
    .tcm_imem_rdata_4(tcm_imem_rdata[4]),
    .tcm_imem_rdata_5(tcm_imem_rdata[5]),
    .tcm_imem_rdata_9(tcm_imem_rdata[9]),
    .tcm_imem_rdata_10(tcm_imem_rdata[10]),
    .tcm_imem_rdata_11(tcm_imem_rdata[11]),
    .tcm_imem_rdata_13(tcm_imem_rdata[13]),
    .tcm_imem_rdata_18(tcm_imem_rdata[18]),
    .tcm_imem_rdata_19(tcm_imem_rdata[19]),
    .tcm_imem_rdata_20(tcm_imem_rdata[20]),
    .tcm_imem_rdata_22(tcm_imem_rdata[22]),
    .tcm_imem_rdata_23(tcm_imem_rdata[23]),
    .tcm_imem_rdata_24(tcm_imem_rdata[24]),
    .tcm_imem_rdata_31(tcm_imem_rdata[31]),
    .tcm_imem_resp(tcm_imem_resp[0]),
    .timer_dmem_rdata(timer_dmem_rdata[31:0]),
    .port_sel_r_11(port_sel_r_0[1:0]),
    .dmem_rdata_shift_reg(dmem_rdata_shift_reg[1:0]),
    .ahb_dmem_hrdata(ahb_dmem_hrdata[7:0]),
    .dmem_rdata_local_1(dmem_rdata_local[1]),
    .dmem_rdata_local_4(dmem_rdata_local[4]),
    .dmem_rdata_local_5(dmem_rdata_local[5]),
    .dmem_rdata_local_9(dmem_rdata_local[9]),
    .dmem_rdata_local_10(dmem_rdata_local[10]),
    .dmem_rdata_local_11(dmem_rdata_local[11]),
    .dmem_rdata_local_13(dmem_rdata_local[13]),
    .dmem_rdata_local_18(dmem_rdata_local[18]),
    .dmem_rdata_local_19(dmem_rdata_local[19]),
    .dmem_rdata_local_20(dmem_rdata_local[20]),
    .dmem_rdata_local_22(dmem_rdata_local[22]),
    .dmem_rdata_local_23(dmem_rdata_local[23]),
    .dmem_rdata_local_24(dmem_rdata_local[24]),
    .dmem_rdata_local_31(dmem_rdata_local[31]),
    .\data_fifo.haddr (\data_fifo.haddr [1:0]),
    .\data_fifo.hwidth (\data_fifo.hwidth [1:0]),
    .timer_dmem_resp(timer_dmem_resp[1:0]),
    .tcm_dmem_resp(tcm_dmem_resp[0]),
    .State(State[1:0]),
    .port_sel_12(port_sel_0[1]),
    .timer_val_16(timer_val[16]),
    .timer_val_48(timer_val[48]),
    .reset_n_ff(reset_n_ff),
    .new_pc_unaligned_ff(new_pc_unaligned_ff),
    .q_rptr_upd_6(q_rptr_upd_6),
    .n908_5(n908_5),
    .n926_6(n926_6),
    .imem_addr_next_2_4(imem_addr_next_2_4),
    .ifu2idu_instr_o_14_7(ifu2idu_instr_o_14_7),
    .ifu2idu_instr_o_13_8(ifu2idu_instr_o_13_8),
    .n11_7(n11_7),
    .q_rptr_upd_7(q_rptr_upd_7),
    .n902_11(n902_11),
    .n903_8(n903_8),
    .n908_11(n908_11),
    .n909_8(n909_8),
    .n910_8(n910_8),
    .n912_6(n912_6),
    .n913_9(n913_9),
    .n914_6(n914_6),
    .n915_7(n915_7),
    .n916_6(n916_6),
    .n917_6(n917_6),
    .n919_6(n919_6),
    .n920_6(n920_6),
    .n921_6(n921_6),
    .n922_6(n922_6),
    .n925_8(n925_8),
    .imem_addr_next_3_8(imem_addr_next_3_8),
    .ifu_fsm_next_7(ifu_fsm_next_7),
    .n168_6(n168_6),
    .n615_4(n615_4),
    .n618_4(n618_4),
    .n619_4(n619_4),
    .n620_4(n620_4),
    .n630_4(n630_4),
    .n635_4(n635_4),
    .n636_4(n636_4),
    .n639_4(n639_4),
    .pc_curr_next_5_4(pc_curr_next_5_4),
    .n615_7(n615_7),
    .n623_5(n623_5),
    .pc_curr_next_4_15(pc_curr_next_4_15),
    .n40_2(n40_2),
    .dmem_cmd_store_4(dmem_cmd_store_4),
    .lsu_cmd_upd_8(lsu_cmd_upd_8),
    .lsu_fsm_next_6(lsu_fsm_next_6),
    .lsu_fsm_next_7(lsu_fsm_next_7),
    .lsu_cmd_upd_14(lsu_cmd_upd_14),
    .dmem_cmd_store(dmem_cmd_store),
    .lsu_cmd_upd_18(lsu_cmd_upd_18),
    .csr_mepc_next_31_15(csr_mepc_next_31_15),
    .csr_mcause_ec_next_0_16(csr_mcause_ec_next_0_16),
    .csr_mstatus_mie_next_15(csr_mstatus_mie_next_15),
    .timer_dmem_wdata_7_4(timer_dmem_wdata_7_4),
    .timer_dmem_wdata_11_4(timer_dmem_wdata_11_4),
    .timer_dmem_wdata_11_5(timer_dmem_wdata_11_5),
    .n47_10(n47_10),
    .\idu2exu_cmd.imm_24_3 (\idu2exu_cmd.imm_24_3 ),
    .\idu2exu_cmd.imm_19_4 (\idu2exu_cmd.imm_19_4 ),
    .\idu2exu_cmd.imm_16_5 (\idu2exu_cmd.imm_16_5 ),
    .exu2csr_rw_addr_11_4(exu2csr_rw_addr_11_4),
    .exu2csr_rw_addr_6_4(exu2csr_rw_addr_6_4),
    .\idu2exu_cmd.lsu_cmd_0_4 (\idu2exu_cmd.lsu_cmd_0_4 ),
    .\idu2exu_cmd.lsu_cmd_2_4 (\idu2exu_cmd.lsu_cmd_2_4 ),
    .exu2csr_rw_addr_6_8(exu2csr_rw_addr_6_8),
    .exu2csr_rw_addr_3_6(exu2csr_rw_addr_3_6),
    .exu2csr_rw_addr_3_7(exu2csr_rw_addr_3_7),
    .exu2csr_rw_addr_2_5(exu2csr_rw_addr_2_5),
    .exu2mprf_rd_addr_3_16(exu2mprf_rd_addr_3_16),
    .\idu2exu_cmd.lsu_cmd_1_5 (\idu2exu_cmd.lsu_cmd_1_5 ),
    .\idu2exu_cmd.imm_29_7 (\idu2exu_cmd.imm_29_7 ),
    .exu2csr_rw_addr_11_11(exu2csr_rw_addr_11_11),
    .exu2csr_rw_addr_0_14(exu2csr_rw_addr_0_14),
    .exu2csr_rw_addr_11_12(exu2csr_rw_addr_11_12),
    .exu2csr_rw_addr_0_21(exu2csr_rw_addr_0_21),
    .exu2csr_rw_addr_0_23(exu2csr_rw_addr_0_23),
    .\idu2exu_cmd.lsu_cmd_1_9 (\idu2exu_cmd.lsu_cmd_1_9 ),
    .\idu2exu_cmd.lsu_cmd_0_14 (\idu2exu_cmd.lsu_cmd_0_14 ),
    .imem_addr_ff_3(imem_addr_ff[3]),
    .imem_addr_ff_4(imem_addr_ff[4]),
    .imem_addr_ff_5(imem_addr_ff[5]),
    .imem_addr_ff_6(imem_addr_ff[6]),
    .imem_addr_ff_8(imem_addr_ff[8]),
    .imem_addr_ff_9(imem_addr_ff[9]),
    .imem_addr_ff_10(imem_addr_ff[10]),
    .imem_addr_ff_11(imem_addr_ff[11]),
    .imem_addr_ff_12(imem_addr_ff[12]),
    .imem_addr_ff_13(imem_addr_ff[13]),
    .imem_addr_ff_14(imem_addr_ff[14]),
    .imem_addr_ff_15(imem_addr_ff[15]),
    .imem_addr_ff_16(imem_addr_ff[16]),
    .imem_addr_ff_17(imem_addr_ff[17]),
    .imem_addr_ff_18(imem_addr_ff[18]),
    .imem_addr_ff_19(imem_addr_ff[19]),
    .imem_addr_ff_20(imem_addr_ff[20]),
    .imem_addr_ff_21(imem_addr_ff[21]),
    .imem_addr_ff_22(imem_addr_ff[22]),
    .imem_addr_ff_23(imem_addr_ff[23]),
    .imem_addr_ff_24(imem_addr_ff[24]),
    .imem_addr_ff_25(imem_addr_ff[25]),
    .imem_addr_ff_26(imem_addr_ff[26]),
    .imem_addr_ff_27(imem_addr_ff[27]),
    .imem_addr_ff_28(imem_addr_ff[28]),
    .imem_addr_ff_29(imem_addr_ff[29]),
    .imem_addr_ff_30(imem_addr_ff[30]),
    .imem_addr_ff_31(imem_addr_ff[31]),
    .imem_pnd_txns_cnt(imem_pnd_txns_cnt[2:0]),
    .q_data_head_0(q_data_head[0]),
    .q_data_head_1(q_data_head[1]),
    .q_data_head_4(q_data_head[4]),
    .q_data_head_5(q_data_head[5]),
    .q_data_head_6(q_data_head[6]),
    .q_data_head_12(q_data_head[12]),
    .timer_dmem_addr(timer_dmem_addr[4:0]),
    .tcm_dmem_addr(tcm_dmem_addr[7:5]),
    .ahb_dmem_addr({ahb_dmem_addr[31:28],ahb_dmem_addr_0[27:8]}),
    .timer_dmem_wdata(timer_dmem_wdata[31:0]),
    .funct3(funct3[1:0])
);
  scr1_tcm i_tcm (
    .CLK_d(CLK_d),
    .dmem_cmd_store(dmem_cmd_store),
    .tcm_dmem_req(tcm_dmem_req),
    .tcm_imem_req(tcm_imem_req),
    .n168_6(n168_6),
    .imem_addr_next_2_4(imem_addr_next_2_4),
    .pc_curr_next_4_15(pc_curr_next_4_15),
    .q_rptr_upd_6(q_rptr_upd_6),
    .csr_mstatus_mie_next_15(csr_mstatus_mie_next_15),
    .n926_6(n926_6),
    .imem_addr_next_3_8(imem_addr_next_3_8),
    .n11_7(n11_7),
    .pc_curr_next_5_4(pc_curr_next_5_4),
    .n639_4(n639_4),
    .reset_n_ff(reset_n_ff),
    .tcm_imem_req_4(tcm_imem_req_4),
    .port_sel(port_sel),
    .timer_dmem_addr(timer_dmem_addr[4:0]),
    .imem_addr_ff(imem_addr_ff[6:3]),
    .tcm_dmem_addr(tcm_dmem_addr[7:5]),
    .LED4_d(LED4_d),
    .dmem_rdata_shift_reg(dmem_rdata_shift_reg[1:0]),
    .tcm_imem_resp(tcm_imem_resp[0]),
    .tcm_dmem_resp(tcm_dmem_resp[0]),
    .tcm_imem_rdata_1(tcm_imem_rdata[1]),
    .tcm_imem_rdata_4(tcm_imem_rdata[4]),
    .tcm_imem_rdata_5(tcm_imem_rdata[5]),
    .tcm_imem_rdata_9(tcm_imem_rdata[9]),
    .tcm_imem_rdata_10(tcm_imem_rdata[10]),
    .tcm_imem_rdata_11(tcm_imem_rdata[11]),
    .tcm_imem_rdata_13(tcm_imem_rdata[13]),
    .tcm_imem_rdata_18(tcm_imem_rdata[18]),
    .tcm_imem_rdata_19(tcm_imem_rdata[19]),
    .tcm_imem_rdata_20(tcm_imem_rdata[20]),
    .tcm_imem_rdata_22(tcm_imem_rdata[22]),
    .tcm_imem_rdata_23(tcm_imem_rdata[23]),
    .tcm_imem_rdata_24(tcm_imem_rdata[24]),
    .tcm_imem_rdata_31(tcm_imem_rdata[31]),
    .dmem_rdata_local_1(dmem_rdata_local[1]),
    .dmem_rdata_local_4(dmem_rdata_local[4]),
    .dmem_rdata_local_5(dmem_rdata_local[5]),
    .dmem_rdata_local_9(dmem_rdata_local[9]),
    .dmem_rdata_local_10(dmem_rdata_local[10]),
    .dmem_rdata_local_11(dmem_rdata_local[11]),
    .dmem_rdata_local_13(dmem_rdata_local[13]),
    .dmem_rdata_local_18(dmem_rdata_local[18]),
    .dmem_rdata_local_19(dmem_rdata_local[19]),
    .dmem_rdata_local_20(dmem_rdata_local[20]),
    .dmem_rdata_local_22(dmem_rdata_local[22]),
    .dmem_rdata_local_23(dmem_rdata_local[23]),
    .dmem_rdata_local_24(dmem_rdata_local[24]),
    .dmem_rdata_local_31(dmem_rdata_local[31])
);
  scr1_timer i_timer (
    .CLK_d(CLK_d),
    .n168_6(n168_6),
    .\idu2exu_cmd.imm_19_4 (\idu2exu_cmd.imm_19_4 ),
    .\idu2exu_cmd.imm_24_3 (\idu2exu_cmd.imm_24_3 ),
    .csr_mepc_next_31_15(csr_mepc_next_31_15),
    .dmem_cmd_store_4(dmem_cmd_store_4),
    .lsu_cmd_upd_8(lsu_cmd_upd_8),
    .lsu_cmd_upd_14(lsu_cmd_upd_14),
    .ifu2idu_instr_o_13_8(ifu2idu_instr_o_13_8),
    .exu2csr_rw_addr_11_11(exu2csr_rw_addr_11_11),
    .exu2csr_rw_addr_11_4(exu2csr_rw_addr_11_4),
    .n47_10(n47_10),
    .csr_mcause_ec_next_0_16(csr_mcause_ec_next_0_16),
    .exu2mprf_rd_addr_3_16(exu2mprf_rd_addr_3_16),
    .exu2csr_rw_addr_6_4(exu2csr_rw_addr_6_4),
    .exu2csr_rw_addr_2_5(exu2csr_rw_addr_2_5),
    .exu2csr_rw_addr_11_12(exu2csr_rw_addr_11_12),
    .\idu2exu_cmd.imm_29_7 (\idu2exu_cmd.imm_29_7 ),
    .exu2csr_rw_addr_0_14(exu2csr_rw_addr_0_14),
    .ifu2idu_instr_o_14_7(ifu2idu_instr_o_14_7),
    .new_pc_unaligned_ff(new_pc_unaligned_ff),
    .exu2csr_rw_addr_6_8(exu2csr_rw_addr_6_8),
    .exu2csr_rw_addr_3_7(exu2csr_rw_addr_3_7),
    .exu2csr_rw_addr_3_6(exu2csr_rw_addr_3_6),
    .exu2csr_rw_addr_0_21(exu2csr_rw_addr_0_21),
    .n234_14(n234_14),
    .\idu2exu_cmd.imm_16_5 (\idu2exu_cmd.imm_16_5 ),
    .dmem_cmd_store(dmem_cmd_store),
    .exu2csr_rw_addr_0_23(exu2csr_rw_addr_0_23),
    .timer_dmem_wdata(timer_dmem_wdata[31:0]),
    .timer_dmem_addr(timer_dmem_addr[4:0]),
    .port_sel(port_sel_0[1]),
    .funct3(funct3[1:0]),
    .q_data_head_0(q_data_head[0]),
    .q_data_head_1(q_data_head[1]),
    .q_data_head_4(q_data_head[4]),
    .q_data_head_5(q_data_head[5]),
    .q_data_head_6(q_data_head[6]),
    .q_data_head_12(q_data_head[12]),
    .tcm_imem_rdata_4(tcm_imem_rdata[4]),
    .tcm_imem_rdata_5(tcm_imem_rdata[5]),
    .tcm_imem_rdata_19(tcm_imem_rdata[19]),
    .tcm_imem_rdata_31(tcm_imem_rdata[31]),
    .n1258_4(n1258_4),
    .n1258_5(n1258_5),
    .n1258_7(n1258_7),
    .n1258_12(n1258_12),
    .n1258_17(n1258_17),
    .n1258_18(n1258_18),
    .n1258_19(n1258_19),
    .n1258_26(n1258_26),
    .timer_val_16(timer_val[16]),
    .timer_val_48(timer_val[48]),
    .timer_dmem_resp(timer_dmem_resp[1:0]),
    .timer_dmem_rdata(timer_dmem_rdata[31:0])
);
  scr1_imem_router i_imem_router (
    .CLK_d(CLK_d),
    .n168_6(n168_6),
    .csr_mstatus_mie_next_15(csr_mstatus_mie_next_15),
    .n908_5(n908_5),
    .q_rptr_upd_7(q_rptr_upd_7),
    .csr_mepc_next_31_15(csr_mepc_next_31_15),
    .n615_7(n615_7),
    .ifu_fsm_next_7(ifu_fsm_next_7),
    .q_rptr_upd_6(q_rptr_upd_6),
    .n908_11(n908_11),
    .n623_5(n623_5),
    .n916_6(n916_6),
    .n917_6(n917_6),
    .n919_6(n919_6),
    .n618_4(n618_4),
    .n615_4(n615_4),
    .n903_8(n903_8),
    .n913_9(n913_9),
    .n921_6(n921_6),
    .n630_4(n630_4),
    .n636_4(n636_4),
    .n619_4(n619_4),
    .n914_6(n914_6),
    .n909_8(n909_8),
    .n912_6(n912_6),
    .n902_11(n902_11),
    .n635_4(n635_4),
    .n915_7(n915_7),
    .n920_6(n920_6),
    .n620_4(n620_4),
    .n910_8(n910_8),
    .n922_6(n922_6),
    .n925_8(n925_8),
    .imem_addr_ff(imem_addr_ff[31:8]),
    .imem_pnd_txns_cnt(imem_pnd_txns_cnt[2:0]),
    .tcm_imem_resp(tcm_imem_resp[0]),
    .port_sel_r(port_sel_r),
    .port_sel(port_sel),
    .n27_3(n27_3),
    .ahb_imem_req(ahb_imem_req),
    .port_sel_4(port_sel_4),
    .port_sel_5(port_sel_5),
    .port_sel_6(port_sel_6),
    .tcm_imem_req_4(tcm_imem_req_4),
    .port_sel_15(port_sel_15),
    .n27_7(n27_7),
    .tcm_imem_req(tcm_imem_req)
);
  scr1_dmem_router i_dmem_router (
    .CLK_d(CLK_d),
    .n40_2(n40_2),
    .n168_6(n168_6),
    .lsu_fsm_next_6(lsu_fsm_next_6),
    .lsu_fsm_next_7(lsu_fsm_next_7),
    .lsu_cmd_upd_14(lsu_cmd_upd_14),
    .lsu_cmd_upd_18(lsu_cmd_upd_18),
    .req_fifo_full(req_fifo_full),
    .ahb_dmem_addr({ahb_dmem_addr[31:28],ahb_dmem_addr_0[27:8]}),
    .tcm_dmem_addr(tcm_dmem_addr[7:5]),
    .port_sel_0_8(port_sel_0_8),
    .port_sel_0_9(port_sel_0_9),
    .port_sel_1_8(port_sel_1_8),
    .port_sel_0_11(port_sel_0_11),
    .fsm(fsm),
    .tcm_dmem_req(tcm_dmem_req),
    .port_sel_r(port_sel_r_0[1:0]),
    .port_sel(port_sel_0[1])
);
  scr1_imem_ahb i_imem_ahb (
    .CLK_d(CLK_d),
    .ahb_imem_req(ahb_imem_req),
    .n168_6(n168_6),
    .req_fifo_full(req_fifo_full_13)
);
  scr1_dmem_ahb i_dmem_ahb (
    .CLK_d(CLK_d),
    .n168_6(n168_6),
    .dmem_cmd_store(dmem_cmd_store),
    .\idu2exu_cmd.imm_16_5 (\idu2exu_cmd.imm_16_5 ),
    .lsu_cmd_upd_14(lsu_cmd_upd_14),
    .lsu_cmd_upd_18(lsu_cmd_upd_18),
    .\idu2exu_cmd.lsu_cmd_1_9 (\idu2exu_cmd.lsu_cmd_1_9 ),
    .\idu2exu_cmd.lsu_cmd_0_14 (\idu2exu_cmd.lsu_cmd_0_14 ),
    .\idu2exu_cmd.lsu_cmd_2_4 (\idu2exu_cmd.lsu_cmd_2_4 ),
    .\idu2exu_cmd.lsu_cmd_0_4 (\idu2exu_cmd.lsu_cmd_0_4 ),
    .n47_10(n47_10),
    .\idu2exu_cmd.lsu_cmd_1_5 (\idu2exu_cmd.lsu_cmd_1_5 ),
    .timer_dmem_wdata_11_4(timer_dmem_wdata_11_4),
    .timer_dmem_wdata_11_5(timer_dmem_wdata_11_5),
    .timer_dmem_wdata_7_4(timer_dmem_wdata_7_4),
    .timer_dmem_addr(timer_dmem_addr[4:0]),
    .ahb_dmem_addr({ahb_dmem_addr[31:28],ahb_dmem_addr_0[27:8]}),
    .timer_dmem_wdata(timer_dmem_wdata[7:0]),
    .State(State[1:0]),
    .fsm(fsm_14),
    .req_fifo_full(req_fifo_full),
    .\req_fifo_r.hwrite (\req_fifo_r.hwrite ),
    .fsm_6(fsm_6),
    .n488_4(n488_4),
    .n234_14(n234_14),
    .n639_5(n639_5),
    .n488_6(n488_6),
    .\data_fifo.hwidth (\data_fifo.hwidth [1:0]),
    .\data_fifo.haddr (\data_fifo.haddr [1:0]),
    .ahb_dmem_hwdata(ahb_dmem_hwdata[7:0]),
    .\req_fifo_r.haddr (\req_fifo_r.haddr [31:8]),
    .ahb_dmem_haddr(ahb_dmem_haddr[4:2])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* scr1_top_ahb */
module raminfr (
  tf_push,
  CLK_d,
  ahb_dmem_hwdata,
  top,
  bottom,
  tf_data_out
)
;
input tf_push;
input CLK_d;
input [7:0] ahb_dmem_hwdata;
input [3:0] top;
input [3:0] bottom;
output [7:0] tf_data_out;
wire VCC;
wire GND;
  RAM16SDP4 ram_ram_0_0_s (
    .DO(tf_data_out[3:0]),
    .DI(ahb_dmem_hwdata[3:0]),
    .WAD(top[3:0]),
    .RAD(bottom[3:0]),
    .WRE(tf_push),
    .CLK(CLK_d) 
);
  RAM16SDP4 ram_ram_0_1_s (
    .DO(tf_data_out[7:4]),
    .DI(ahb_dmem_hwdata[7:4]),
    .WAD(top[3:0]),
    .RAD(bottom[3:0]),
    .WRE(tf_push),
    .CLK(CLK_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* raminfr */
module uart_tfifo (
  CLK_d,
  n131_6,
  tf_push,
  tf_push_3_3,
  tf_pop,
  tx_reset,
  lsr5_4,
  ahb_dmem_hwdata,
  tf_count,
  tf_data_out
)
;
input CLK_d;
input n131_6;
input tf_push;
input tf_push_3_3;
input tf_pop;
input tx_reset;
input lsr5_4;
input [7:0] ahb_dmem_hwdata;
output [4:0] tf_count;
output [7:0] tf_data_out;
wire top_2_9;
wire bottom_3_9;
wire n64_12;
wire n63_11;
wire n62_11;
wire n61_11;
wire n60_11;
wire n67_12;
wire n66_12;
wire n65_12;
wire count_4_6;
wire n64_13;
wire n60_12;
wire count_4_13;
wire n68_22;
wire n68_24;
wire n69_20;
wire n70_20;
wire n71_20;
wire n72_20;
wire n72_8;
wire n72_5_1;
wire n71_8;
wire n71_5_1;
wire n70_8;
wire n70_5_1;
wire n69_8;
wire n69_5_1;
wire [3:0] top;
wire [3:0] bottom;
wire VCC;
wire GND;
  LUT4 top_2_s4 (
    .F(top_2_9),
    .I0(tf_pop),
    .I1(tf_count[4]),
    .I2(tf_push),
    .I3(tx_reset) 
);
defparam top_2_s4.INIT=16'hFFB0;
  LUT4 bottom_3_s4 (
    .F(bottom_3_9),
    .I0(tf_push),
    .I1(lsr5_4),
    .I2(tf_pop),
    .I3(tx_reset) 
);
defparam bottom_3_s4.INIT=16'hFFB0;
  LUT3 n64_s7 (
    .F(n64_12),
    .I0(tx_reset),
    .I1(n64_13),
    .I2(top[3]) 
);
defparam n64_s7.INIT=8'h14;
  LUT2 n63_s6 (
    .F(n63_11),
    .I0(tx_reset),
    .I1(bottom[0]) 
);
defparam n63_s6.INIT=4'h1;
  LUT3 n62_s6 (
    .F(n62_11),
    .I0(tx_reset),
    .I1(bottom[1]),
    .I2(bottom[0]) 
);
defparam n62_s6.INIT=8'h14;
  LUT4 n61_s6 (
    .F(n61_11),
    .I0(bottom[1]),
    .I1(bottom[0]),
    .I2(tx_reset),
    .I3(bottom[2]) 
);
defparam n61_s6.INIT=16'h0708;
  LUT3 n60_s6 (
    .F(n60_11),
    .I0(tx_reset),
    .I1(n60_12),
    .I2(bottom[3]) 
);
defparam n60_s6.INIT=8'h14;
  LUT2 n67_s7 (
    .F(n67_12),
    .I0(tx_reset),
    .I1(top[0]) 
);
defparam n67_s7.INIT=4'h1;
  LUT3 n66_s7 (
    .F(n66_12),
    .I0(tx_reset),
    .I1(top[1]),
    .I2(top[0]) 
);
defparam n66_s7.INIT=8'h14;
  LUT4 n65_s7 (
    .F(n65_12),
    .I0(top[1]),
    .I1(top[0]),
    .I2(tx_reset),
    .I3(top[2]) 
);
defparam n65_s7.INIT=16'h0708;
  LUT4 count_4_s4 (
    .F(count_4_6),
    .I0(lsr5_4),
    .I1(tf_count[4]),
    .I2(tf_push),
    .I3(tf_pop) 
);
defparam count_4_s4.INIT=16'hFACF;
  LUT3 n64_s8 (
    .F(n64_13),
    .I0(top[1]),
    .I1(top[0]),
    .I2(top[2]) 
);
defparam n64_s8.INIT=8'h80;
  LUT3 n60_s7 (
    .F(n60_12),
    .I0(bottom[1]),
    .I1(bottom[0]),
    .I2(bottom[2]) 
);
defparam n60_s7.INIT=8'h80;
  LUT2 count_4_s6 (
    .F(count_4_13),
    .I0(tx_reset),
    .I1(count_4_6) 
);
defparam count_4_s6.INIT=4'hB;
  LUT4 n68_s12 (
    .F(n68_22),
    .I0(tf_count[4]),
    .I1(GND),
    .I2(tf_push),
    .I3(n69_5_1) 
);
defparam n68_s12.INIT=16'h6996;
  LUT4 n68_s13 (
    .F(n68_24),
    .I0(count_4_13),
    .I1(n68_22),
    .I2(tx_reset),
    .I3(tf_count[4]) 
);
defparam n68_s13.INIT=16'h5702;
  LUT4 n69_s11 (
    .F(n69_20),
    .I0(count_4_13),
    .I1(tx_reset),
    .I2(n69_8),
    .I3(tf_count[3]) 
);
defparam n69_s11.INIT=16'h7520;
  LUT4 n70_s11 (
    .F(n70_20),
    .I0(count_4_13),
    .I1(tx_reset),
    .I2(n70_8),
    .I3(tf_count[2]) 
);
defparam n70_s11.INIT=16'h7520;
  LUT4 n71_s11 (
    .F(n71_20),
    .I0(count_4_13),
    .I1(tx_reset),
    .I2(n71_8),
    .I3(tf_count[1]) 
);
defparam n71_s11.INIT=16'h7520;
  LUT4 n72_s11 (
    .F(n72_20),
    .I0(count_4_13),
    .I1(tx_reset),
    .I2(n72_8),
    .I3(tf_count[0]) 
);
defparam n72_s11.INIT=16'h7520;
  DFFCE top_2_s1 (
    .Q(top[2]),
    .D(n65_12),
    .CLK(CLK_d),
    .CE(top_2_9),
    .CLEAR(n131_6) 
);
defparam top_2_s1.INIT=1'b0;
  DFFCE top_1_s1 (
    .Q(top[1]),
    .D(n66_12),
    .CLK(CLK_d),
    .CE(top_2_9),
    .CLEAR(n131_6) 
);
defparam top_1_s1.INIT=1'b0;
  DFFCE top_0_s1 (
    .Q(top[0]),
    .D(n67_12),
    .CLK(CLK_d),
    .CE(top_2_9),
    .CLEAR(n131_6) 
);
defparam top_0_s1.INIT=1'b0;
  DFFCE bottom_3_s1 (
    .Q(bottom[3]),
    .D(n60_11),
    .CLK(CLK_d),
    .CE(bottom_3_9),
    .CLEAR(n131_6) 
);
defparam bottom_3_s1.INIT=1'b0;
  DFFCE bottom_2_s1 (
    .Q(bottom[2]),
    .D(n61_11),
    .CLK(CLK_d),
    .CE(bottom_3_9),
    .CLEAR(n131_6) 
);
defparam bottom_2_s1.INIT=1'b0;
  DFFCE bottom_1_s1 (
    .Q(bottom[1]),
    .D(n62_11),
    .CLK(CLK_d),
    .CE(bottom_3_9),
    .CLEAR(n131_6) 
);
defparam bottom_1_s1.INIT=1'b0;
  DFFCE bottom_0_s1 (
    .Q(bottom[0]),
    .D(n63_11),
    .CLK(CLK_d),
    .CE(bottom_3_9),
    .CLEAR(n131_6) 
);
defparam bottom_0_s1.INIT=1'b0;
  DFFCE top_3_s1 (
    .Q(top[3]),
    .D(n64_12),
    .CLK(CLK_d),
    .CE(top_2_9),
    .CLEAR(n131_6) 
);
defparam top_3_s1.INIT=1'b0;
  DFFC count_4_s5 (
    .Q(tf_count[4]),
    .D(n68_24),
    .CLK(CLK_d),
    .CLEAR(n131_6) 
);
defparam count_4_s5.INIT=1'b0;
  DFFC count_3_s3 (
    .Q(tf_count[3]),
    .D(n69_20),
    .CLK(CLK_d),
    .CLEAR(n131_6) 
);
defparam count_3_s3.INIT=1'b0;
  DFFC count_2_s3 (
    .Q(tf_count[2]),
    .D(n70_20),
    .CLK(CLK_d),
    .CLEAR(n131_6) 
);
defparam count_2_s3.INIT=1'b0;
  DFFC count_1_s3 (
    .Q(tf_count[1]),
    .D(n71_20),
    .CLK(CLK_d),
    .CLEAR(n131_6) 
);
defparam count_1_s3.INIT=1'b0;
  DFFC count_0_s3 (
    .Q(tf_count[0]),
    .D(n72_20),
    .CLK(CLK_d),
    .CLEAR(n131_6) 
);
defparam count_0_s3.INIT=1'b0;
  ALU n72_5_s (
    .SUM(n72_8),
    .COUT(n72_5_1),
    .I0(tf_count[0]),
    .I1(VCC),
    .I3(tf_push),
    .CIN(tf_push_3_3) 
);
defparam n72_5_s.ALU_MODE=2;
  ALU n71_5_s (
    .SUM(n71_8),
    .COUT(n71_5_1),
    .I0(tf_count[1]),
    .I1(GND),
    .I3(tf_push),
    .CIN(n72_5_1) 
);
defparam n71_5_s.ALU_MODE=2;
  ALU n70_5_s (
    .SUM(n70_8),
    .COUT(n70_5_1),
    .I0(tf_count[2]),
    .I1(GND),
    .I3(tf_push),
    .CIN(n71_5_1) 
);
defparam n70_5_s.ALU_MODE=2;
  ALU n69_5_s (
    .SUM(n69_8),
    .COUT(n69_5_1),
    .I0(tf_count[3]),
    .I1(GND),
    .I3(tf_push),
    .CIN(n70_5_1) 
);
defparam n69_5_s.ALU_MODE=2;
  raminfr tfifo (
    .tf_push(tf_push),
    .CLK_d(CLK_d),
    .ahb_dmem_hwdata(ahb_dmem_hwdata[7:0]),
    .top(top[3:0]),
    .bottom(bottom[3:0]),
    .tf_data_out(tf_data_out[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* uart_tfifo */
module uart_transmitter (
  CLK_d,
  n131_6,
  n463_4,
  enable,
  lsr5_4,
  tf_push,
  tf_push_3_3,
  tx_reset,
  lcr,
  ahb_dmem_hwdata,
  stx_o_tmp,
  tstate_Z,
  tf_count
)
;
input CLK_d;
input n131_6;
input n463_4;
input enable;
input lsr5_4;
input tf_push;
input tf_push_3_3;
input tx_reset;
input [5:0] lcr;
input [7:0] ahb_dmem_hwdata;
output stx_o_tmp;
output [2:0] tstate_Z;
output [4:0] tf_count;
wire n37_7;
wire n190_23;
wire n195_14;
wire n196_14;
wire n198_16;
wire n200_14;
wire n201_14;
wire n202_14;
wire n203_14;
wire n204_14;
wire n205_14;
wire n206_13;
wire n207_13;
wire n209_13;
wire n219_4;
wire counter_4_6;
wire shift_out_5_6;
wire tstate_2_4;
wire stx_o_tmp_6;
wire tstate_1_5;
wire bit_out_7;
wire tf_pop_8;
wire n215_9;
wire n211_18;
wire n194_16;
wire n117_5;
wire n192_28;
wire tstate_0_5;
wire n191_28;
wire n37_8;
wire n37_9;
wire n190_25;
wire n198_17;
wire n206_14;
wire n207_14;
wire n209_14;
wire shift_out_5_7;
wire tstate_2_5;
wire tstate_1_6;
wire bit_out_8;
wire tf_pop_9;
wire n192_29;
wire tstate_0_6;
wire n191_29;
wire n37_10;
wire n190_26;
wire n198_18;
wire n206_17;
wire n192_32;
wire n190_28;
wire bit_out;
wire parity_xor;
wire tf_pop;
wire n119_6;
wire [4:0] counter;
wire [6:0] shift_out;
wire [2:0] bit_counter;
wire [7:0] tf_data_out;
wire VCC;
wire GND;
  LUT4 n37_s3 (
    .F(n37_7),
    .I0(lcr[1]),
    .I1(n37_8),
    .I2(tf_data_out[5]),
    .I3(n37_9) 
);
defparam n37_s3.INIT=16'h38C7;
  LUT4 n190_s16 (
    .F(n190_23),
    .I0(n190_28),
    .I1(tstate_Z[0]),
    .I2(tstate_Z[1]),
    .I3(n190_25) 
);
defparam n190_s16.INIT=16'h03E0;
  LUT4 n195_s10 (
    .F(n195_14),
    .I0(lcr[1]),
    .I1(bit_counter[0]),
    .I2(bit_counter[1]),
    .I3(tstate_Z[2]) 
);
defparam n195_s10.INIT=16'hAAC3;
  LUT3 n196_s10 (
    .F(n196_14),
    .I0(bit_counter[0]),
    .I1(lcr[0]),
    .I2(tstate_Z[2]) 
);
defparam n196_s10.INIT=8'hC5;
  LUT3 n198_s12 (
    .F(n198_16),
    .I0(tf_data_out[0]),
    .I1(n198_17),
    .I2(tstate_Z[2]) 
);
defparam n198_s12.INIT=8'hA3;
  LUT3 n200_s10 (
    .F(n200_14),
    .I0(shift_out[6]),
    .I1(tf_data_out[6]),
    .I2(tstate_Z[2]) 
);
defparam n200_s10.INIT=8'hCA;
  LUT3 n201_s10 (
    .F(n201_14),
    .I0(shift_out[5]),
    .I1(tf_data_out[5]),
    .I2(tstate_Z[2]) 
);
defparam n201_s10.INIT=8'hCA;
  LUT3 n202_s10 (
    .F(n202_14),
    .I0(shift_out[4]),
    .I1(tf_data_out[4]),
    .I2(tstate_Z[2]) 
);
defparam n202_s10.INIT=8'hCA;
  LUT3 n203_s10 (
    .F(n203_14),
    .I0(shift_out[3]),
    .I1(tf_data_out[3]),
    .I2(tstate_Z[2]) 
);
defparam n203_s10.INIT=8'hCA;
  LUT3 n204_s10 (
    .F(n204_14),
    .I0(shift_out[2]),
    .I1(tf_data_out[2]),
    .I2(tstate_Z[2]) 
);
defparam n204_s10.INIT=8'hCA;
  LUT3 n205_s10 (
    .F(n205_14),
    .I0(shift_out[1]),
    .I1(tf_data_out[1]),
    .I2(tstate_Z[2]) 
);
defparam n205_s10.INIT=8'hCA;
  LUT4 n206_s9 (
    .F(n206_13),
    .I0(lcr[2]),
    .I1(n206_14),
    .I2(counter[4]),
    .I3(n206_17) 
);
defparam n206_s9.INIT=16'h88F0;
  LUT4 n207_s9 (
    .F(n207_13),
    .I0(n206_14),
    .I1(n463_4),
    .I2(counter[3]),
    .I3(n207_14) 
);
defparam n207_s9.INIT=16'h07F0;
  LUT4 n209_s9 (
    .F(n209_13),
    .I0(n206_14),
    .I1(n209_14),
    .I2(counter[0]),
    .I3(counter[1]) 
);
defparam n209_s9.INIT=16'hF007;
  LUT4 n219_s1 (
    .F(n219_4),
    .I0(tstate_Z[1]),
    .I1(tstate_Z[0]),
    .I2(tstate_Z[2]),
    .I3(enable) 
);
defparam n219_s1.INIT=16'h4000;
  LUT4 counter_4_s2 (
    .F(counter_4_6),
    .I0(tstate_Z[0]),
    .I1(tstate_Z[1]),
    .I2(tstate_Z[2]),
    .I3(enable) 
);
defparam counter_4_s2.INIT=16'h1E00;
  LUT4 shift_out_5_s2 (
    .F(shift_out_5_6),
    .I0(shift_out_5_7),
    .I1(tstate_Z[1]),
    .I2(tstate_Z[2]),
    .I3(enable) 
);
defparam shift_out_5_s2.INIT=16'h1400;
  LUT4 tstate_2_s2 (
    .F(tstate_2_4),
    .I0(tstate_Z[2]),
    .I1(tstate_2_5),
    .I2(tstate_Z[1]),
    .I3(enable) 
);
defparam tstate_2_s2.INIT=16'hEF00;
  LUT4 stx_o_tmp_s2 (
    .F(stx_o_tmp_6),
    .I0(tstate_Z[1]),
    .I1(tstate_Z[0]),
    .I2(tstate_Z[2]),
    .I3(enable) 
);
defparam stx_o_tmp_s2.INIT=16'h1F00;
  LUT4 tstate_1_s3 (
    .F(tstate_1_5),
    .I0(tstate_Z[2]),
    .I1(tstate_1_6),
    .I2(tstate_2_5),
    .I3(enable) 
);
defparam tstate_1_s3.INIT=16'hFB00;
  LUT4 bit_out_s3 (
    .F(bit_out_7),
    .I0(bit_out_8),
    .I1(tstate_Z[1]),
    .I2(tstate_Z[2]),
    .I3(enable) 
);
defparam bit_out_s3.INIT=16'h1800;
  LUT4 tf_pop_s3 (
    .F(tf_pop_8),
    .I0(tstate_Z[0]),
    .I1(tf_pop_9),
    .I2(tstate_Z[1]),
    .I3(enable) 
);
defparam tf_pop_s3.INIT=16'h0EFF;
  LUT2 n215_s5 (
    .F(n215_9),
    .I0(tstate_Z[2]),
    .I1(enable) 
);
defparam n215_s5.INIT=4'h8;
  LUT4 n211_s12 (
    .F(n211_18),
    .I0(bit_out),
    .I1(tstate_Z[0]),
    .I2(tstate_Z[2]),
    .I3(tstate_Z[1]) 
);
defparam n211_s12.INIT=16'hFAF3;
  LUT4 n194_s11 (
    .F(n194_16),
    .I0(bit_counter[0]),
    .I1(bit_counter[1]),
    .I2(tstate_Z[2]),
    .I3(bit_counter[2]) 
);
defparam n194_s11.INIT=16'hFEF1;
  LUT3 n117_s1 (
    .F(n117_5),
    .I0(counter[0]),
    .I1(counter[1]),
    .I2(counter[2]) 
);
defparam n117_s1.INIT=8'hE1;
  LUT4 n192_s21 (
    .F(n192_28),
    .I0(tstate_2_5),
    .I1(n192_29),
    .I2(tstate_Z[0]),
    .I3(tstate_Z[2]) 
);
defparam n192_s21.INIT=16'h335C;
  LUT2 tstate_0_s3 (
    .F(tstate_0_5),
    .I0(tstate_0_6),
    .I1(enable) 
);
defparam tstate_0_s3.INIT=4'h8;
  LUT2 n191_s20 (
    .F(n191_28),
    .I0(tstate_Z[2]),
    .I1(n191_29) 
);
defparam n191_s20.INIT=4'h1;
  LUT4 n37_s4 (
    .F(n37_8),
    .I0(lcr[1]),
    .I1(tf_data_out[7]),
    .I2(tf_data_out[6]),
    .I3(lcr[0]) 
);
defparam n37_s4.INIT=16'h28F5;
  LUT4 n37_s5 (
    .F(n37_9),
    .I0(n37_10),
    .I1(tf_data_out[0]),
    .I2(tf_data_out[1]),
    .I3(tf_data_out[2]) 
);
defparam n37_s5.INIT=16'h6996;
  LUT4 n190_s18 (
    .F(n190_25),
    .I0(tstate_2_5),
    .I1(lsr5_4),
    .I2(tstate_Z[1]),
    .I3(tstate_Z[2]) 
);
defparam n190_s18.INIT=16'hF503;
  LUT3 n198_s13 (
    .F(n198_17),
    .I0(n198_18),
    .I1(shift_out[0]),
    .I2(n190_26) 
);
defparam n198_s13.INIT=8'h53;
  LUT2 n206_s10 (
    .F(n206_14),
    .I0(counter[4]),
    .I1(tstate_Z[2]) 
);
defparam n206_s10.INIT=4'h4;
  LUT3 n207_s10 (
    .F(n207_14),
    .I0(counter[0]),
    .I1(counter[1]),
    .I2(counter[2]) 
);
defparam n207_s10.INIT=8'h01;
  LUT2 n209_s10 (
    .F(n209_14),
    .I0(counter[2]),
    .I1(counter[3]) 
);
defparam n209_s10.INIT=4'h1;
  LUT4 shift_out_5_s3 (
    .F(shift_out_5_7),
    .I0(n190_26),
    .I1(tstate_2_5),
    .I2(tstate_Z[0]),
    .I3(tstate_Z[1]) 
);
defparam shift_out_5_s3.INIT=16'hFB0F;
  LUT4 tstate_2_s3 (
    .F(tstate_2_5),
    .I0(counter[1]),
    .I1(counter[4]),
    .I2(counter[0]),
    .I3(n209_14) 
);
defparam tstate_2_s3.INIT=16'h1000;
  LUT2 tstate_1_s4 (
    .F(tstate_1_6),
    .I0(tstate_Z[0]),
    .I1(tstate_Z[1]) 
);
defparam tstate_1_s4.INIT=4'h6;
  LUT4 bit_out_s4 (
    .F(bit_out_8),
    .I0(n190_28),
    .I1(tstate_2_5),
    .I2(tstate_Z[1]),
    .I3(tstate_Z[0]) 
);
defparam bit_out_s4.INIT=16'h004F;
  LUT2 tf_pop_s4 (
    .F(tf_pop_9),
    .I0(tstate_Z[2]),
    .I1(lsr5_4) 
);
defparam tf_pop_s4.INIT=4'h1;
  LUT4 n192_s22 (
    .F(n192_29),
    .I0(n192_32),
    .I1(lsr5_4),
    .I2(tstate_Z[2]),
    .I3(tstate_Z[1]) 
);
defparam n192_s22.INIT=16'hFA03;
  LUT4 tstate_0_s4 (
    .F(tstate_0_6),
    .I0(tstate_Z[0]),
    .I1(tstate_2_5),
    .I2(tstate_Z[2]),
    .I3(tstate_Z[1]) 
);
defparam tstate_0_s4.INIT=16'hFE2F;
  LUT4 n191_s21 (
    .F(n191_29),
    .I0(n190_28),
    .I1(tstate_2_5),
    .I2(tstate_Z[1]),
    .I3(tstate_Z[0]) 
);
defparam n191_s21.INIT=16'hC0AF;
  LUT2 n37_s6 (
    .F(n37_10),
    .I0(tf_data_out[3]),
    .I1(tf_data_out[4]) 
);
defparam n37_s6.INIT=4'h9;
  LUT3 n190_s19 (
    .F(n190_26),
    .I0(bit_counter[0]),
    .I1(bit_counter[1]),
    .I2(bit_counter[2]) 
);
defparam n190_s19.INIT=8'h01;
  LUT3 n198_s14 (
    .F(n198_18),
    .I0(lcr[5]),
    .I1(parity_xor),
    .I2(lcr[4]) 
);
defparam n198_s14.INIT=8'h4B;
  LUT4 n206_s12 (
    .F(n206_17),
    .I0(counter[0]),
    .I1(counter[1]),
    .I2(counter[2]),
    .I3(counter[3]) 
);
defparam n206_s12.INIT=16'h0001;
  LUT4 n192_s24 (
    .F(n192_32),
    .I0(lcr[3]),
    .I1(bit_counter[0]),
    .I2(bit_counter[1]),
    .I3(bit_counter[2]) 
);
defparam n192_s24.INIT=16'h0002;
  LUT4 n190_s20 (
    .F(n190_28),
    .I0(lcr[3]),
    .I1(bit_counter[0]),
    .I2(bit_counter[1]),
    .I3(bit_counter[2]) 
);
defparam n190_s20.INIT=16'h0001;
  DFFCE tstate_1_s0 (
    .Q(tstate_Z[1]),
    .D(n191_28),
    .CLK(CLK_d),
    .CE(tstate_1_5),
    .CLEAR(n131_6) 
);
  DFFCE tstate_0_s0 (
    .Q(tstate_Z[0]),
    .D(n192_28),
    .CLK(CLK_d),
    .CE(tstate_0_5),
    .CLEAR(n131_6) 
);
  DFFCE counter_4_s0 (
    .Q(counter[4]),
    .D(n206_13),
    .CLK(CLK_d),
    .CE(counter_4_6),
    .CLEAR(n131_6) 
);
  DFFCE counter_3_s0 (
    .Q(counter[3]),
    .D(n207_13),
    .CLK(CLK_d),
    .CE(counter_4_6),
    .CLEAR(n131_6) 
);
  DFFCE counter_2_s0 (
    .Q(counter[2]),
    .D(n117_5),
    .CLK(CLK_d),
    .CE(counter_4_6),
    .CLEAR(n131_6) 
);
  DFFCE counter_1_s0 (
    .Q(counter[1]),
    .D(n209_13),
    .CLK(CLK_d),
    .CE(counter_4_6),
    .CLEAR(n131_6) 
);
  DFFCE counter_0_s0 (
    .Q(counter[0]),
    .D(n119_6),
    .CLK(CLK_d),
    .CE(counter_4_6),
    .CLEAR(n131_6) 
);
  DFFCE shift_out_6_s0 (
    .Q(shift_out[6]),
    .D(tf_data_out[7]),
    .CLK(CLK_d),
    .CE(n219_4),
    .CLEAR(n131_6) 
);
  DFFCE shift_out_5_s0 (
    .Q(shift_out[5]),
    .D(n200_14),
    .CLK(CLK_d),
    .CE(shift_out_5_6),
    .CLEAR(n131_6) 
);
  DFFCE shift_out_4_s0 (
    .Q(shift_out[4]),
    .D(n201_14),
    .CLK(CLK_d),
    .CE(shift_out_5_6),
    .CLEAR(n131_6) 
);
  DFFCE shift_out_3_s0 (
    .Q(shift_out[3]),
    .D(n202_14),
    .CLK(CLK_d),
    .CE(shift_out_5_6),
    .CLEAR(n131_6) 
);
  DFFCE shift_out_2_s0 (
    .Q(shift_out[2]),
    .D(n203_14),
    .CLK(CLK_d),
    .CE(shift_out_5_6),
    .CLEAR(n131_6) 
);
  DFFCE shift_out_1_s0 (
    .Q(shift_out[1]),
    .D(n204_14),
    .CLK(CLK_d),
    .CE(shift_out_5_6),
    .CLEAR(n131_6) 
);
  DFFCE shift_out_0_s0 (
    .Q(shift_out[0]),
    .D(n205_14),
    .CLK(CLK_d),
    .CE(shift_out_5_6),
    .CLEAR(n131_6) 
);
  DFFCE bit_out_s0 (
    .Q(bit_out),
    .D(n198_16),
    .CLK(CLK_d),
    .CE(bit_out_7),
    .CLEAR(n131_6) 
);
  DFFCE parity_xor_s0 (
    .Q(parity_xor),
    .D(n37_7),
    .CLK(CLK_d),
    .CE(n219_4),
    .CLEAR(n131_6) 
);
  DFFCE bit_counter_2_s0 (
    .Q(bit_counter[2]),
    .D(n194_16),
    .CLK(CLK_d),
    .CE(shift_out_5_6),
    .CLEAR(n131_6) 
);
  DFFCE bit_counter_1_s0 (
    .Q(bit_counter[1]),
    .D(n195_14),
    .CLK(CLK_d),
    .CE(shift_out_5_6),
    .CLEAR(n131_6) 
);
  DFFCE bit_counter_0_s0 (
    .Q(bit_counter[0]),
    .D(n196_14),
    .CLK(CLK_d),
    .CE(shift_out_5_6),
    .CLEAR(n131_6) 
);
  DFFCE tstate_2_s0 (
    .Q(tstate_Z[2]),
    .D(n190_23),
    .CLK(CLK_d),
    .CE(tstate_2_4),
    .CLEAR(n131_6) 
);
  DFFPE stx_o_tmp_s0 (
    .Q(stx_o_tmp),
    .D(n211_18),
    .CLK(CLK_d),
    .CE(stx_o_tmp_6),
    .PRESET(n131_6) 
);
  DFFCE tf_pop_s1 (
    .Q(tf_pop),
    .D(n215_9),
    .CLK(CLK_d),
    .CE(tf_pop_8),
    .CLEAR(n131_6) 
);
  INV n119_s2 (
    .O(n119_6),
    .I(counter[0]) 
);
  uart_tfifo fifo_tx (
    .CLK_d(CLK_d),
    .n131_6(n131_6),
    .tf_push(tf_push),
    .tf_push_3_3(tf_push_3_3),
    .tf_pop(tf_pop),
    .tx_reset(tx_reset),
    .lsr5_4(lsr5_4),
    .ahb_dmem_hwdata(ahb_dmem_hwdata[7:0]),
    .tf_count(tf_count[4:0]),
    .tf_data_out(tf_data_out[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* uart_transmitter */
module uart_sync_flops (
  CLK_d,
  n131_6,
  UART_RX_d,
  srx_pad
)
;
input CLK_d;
input n131_6;
input UART_RX_d;
output srx_pad;
wire [0:0] flop_0;
wire VCC;
wire GND;
  DFFP sync_dat_o_0_s0 (
    .Q(srx_pad),
    .D(flop_0[0]),
    .CLK(CLK_d),
    .PRESET(n131_6) 
);
  DFFP flop_0_0_s0 (
    .Q(flop_0[0]),
    .D(UART_RX_d),
    .CLK(CLK_d),
    .PRESET(n131_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* uart_sync_flops */
module raminfr_0 (
  rf_push_pulse_Z,
  CLK_d,
  rf_data_in,
  top,
  bottom,
  rf_data_out
)
;
input rf_push_pulse_Z;
input CLK_d;
input [10:3] rf_data_in;
input [3:0] top;
input [3:0] bottom;
output [10:3] rf_data_out;
wire VCC;
wire GND;
  RAM16SDP4 ram_ram_0_0_s (
    .DO(rf_data_out[6:3]),
    .DI(rf_data_in[6:3]),
    .WAD(top[3:0]),
    .RAD(bottom[3:0]),
    .WRE(rf_push_pulse_Z),
    .CLK(CLK_d) 
);
  RAM16SDP4 ram_ram_0_1_s (
    .DO(rf_data_out[10:7]),
    .DI(rf_data_in[10:7]),
    .WAD(top[3:0]),
    .RAD(bottom[3:0]),
    .WRE(rf_push_pulse_Z),
    .CLK(CLK_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* raminfr_0 */
module uart_rfifo (
  CLK_d,
  n131_6,
  rf_push_pulse_Z,
  rf_push_pulse_Z_7,
  lsr0_4,
  rf_pop,
  rx_reset,
  rf_push_q,
  rf_push,
  lsr_mask_d,
  lsr_mask_condition,
  rf_data_in,
  rf_overrun,
  overrun_8,
  rf_count,
  \fifo[15] ,
  \fifo[14] ,
  \fifo[13] ,
  \fifo[12] ,
  \fifo[11] ,
  \fifo[10] ,
  \fifo[9] ,
  \fifo[8] ,
  \fifo[7] ,
  \fifo[6] ,
  \fifo[5] ,
  \fifo[4] ,
  \fifo[3] ,
  \fifo[2] ,
  \fifo[1] ,
  \fifo[0] ,
  rf_data_out,
  rf_data_out_15
)
;
input CLK_d;
input n131_6;
input rf_push_pulse_Z;
input rf_push_pulse_Z_7;
input lsr0_4;
input rf_pop;
input rx_reset;
input rf_push_q;
input rf_push;
input lsr_mask_d;
input lsr_mask_condition;
input [10:0] rf_data_in;
output rf_overrun;
output overrun_8;
output [4:0] rf_count;
output [2:0] \fifo[15] ;
output [2:0] \fifo[14] ;
output [2:0] \fifo[13] ;
output [2:0] \fifo[12] ;
output [2:0] \fifo[11] ;
output [2:0] \fifo[10] ;
output [2:0] \fifo[9] ;
output [2:0] \fifo[8] ;
output [2:0] \fifo[7] ;
output [2:0] \fifo[6] ;
output [2:0] \fifo[5] ;
output [2:0] \fifo[4] ;
output [2:0] \fifo[3] ;
output [2:0] \fifo[2] ;
output [2:0] \fifo[1] ;
output [2:0] \fifo[0] ;
output [2:0] rf_data_out;
output [10:3] rf_data_out_15;
wire data_out_2_32;
wire data_out_2_33;
wire data_out_2_34;
wire data_out_2_35;
wire data_out_2_36;
wire data_out_2_37;
wire data_out_2_38;
wire data_out_2_39;
wire data_out_1_32;
wire data_out_1_33;
wire data_out_1_34;
wire data_out_1_35;
wire data_out_1_36;
wire data_out_1_37;
wire data_out_1_38;
wire data_out_1_39;
wire data_out_0_32;
wire data_out_0_33;
wire data_out_0_34;
wire data_out_0_35;
wire data_out_0_36;
wire data_out_0_37;
wire data_out_0_38;
wire data_out_0_39;
wire bottom_3_9;
wire count_4_5;
wire \fifo[15]_2_8 ;
wire \fifo[14]_2_8 ;
wire \fifo[13]_2_8 ;
wire \fifo[12]_2_8 ;
wire \fifo[11]_2_8 ;
wire \fifo[10]_2_8 ;
wire \fifo[9]_2_8 ;
wire \fifo[8]_2_8 ;
wire \fifo[7]_2_8 ;
wire \fifo[6]_2_8 ;
wire \fifo[5]_2_8 ;
wire \fifo[4]_2_8 ;
wire \fifo[3]_2_8 ;
wire \fifo[2]_2_8 ;
wire \fifo[1]_2_8 ;
wire \fifo[0]_2_8 ;
wire overrun_5;
wire n408_13;
wire n407_13;
wire n406_13;
wire n405_13;
wire n351_12;
wire n350_11;
wire n349_11;
wire n348_11;
wire n353_12;
wire \fifo[15]_2_9 ;
wire \fifo[15]_2_10 ;
wire \fifo[14]_2_9 ;
wire \fifo[13]_2_9 ;
wire \fifo[12]_2_9 ;
wire \fifo[11]_2_9 ;
wire \fifo[11]_2_10 ;
wire \fifo[10]_2_9 ;
wire \fifo[9]_2_9 ;
wire \fifo[8]_2_9 ;
wire \fifo[7]_2_9 ;
wire \fifo[7]_2_10 ;
wire \fifo[6]_2_9 ;
wire \fifo[5]_2_9 ;
wire \fifo[4]_2_9 ;
wire \fifo[3]_2_9 ;
wire \fifo[3]_2_10 ;
wire \fifo[2]_2_9 ;
wire \fifo[1]_2_9 ;
wire \fifo[0]_2_9 ;
wire n352_14;
wire n348_12;
wire \fifo[15]_2_11 ;
wire \fifo[11]_2_11 ;
wire \fifo[7]_2_11 ;
wire \fifo[3]_2_11 ;
wire count_4_9;
wire count_4_11;
wire top_2_12;
wire n401_15;
wire n402_13;
wire n403_13;
wire n354_17;
wire top_2_16;
wire n355_16;
wire n352_19;
wire n404_15;
wire n404_16;
wire n352_21;
wire n354_19;
wire n538_8;
wire n408_8;
wire n408_5_1;
wire n407_8;
wire n407_5_1;
wire n406_8;
wire n406_5_1;
wire n405_8;
wire n405_5_1;
wire data_out_2_41;
wire data_out_2_43;
wire data_out_2_45;
wire data_out_2_47;
wire data_out_1_41;
wire data_out_1_43;
wire data_out_1_45;
wire data_out_1_47;
wire data_out_0_41;
wire data_out_0_43;
wire data_out_0_45;
wire data_out_0_47;
wire data_out_2_49;
wire data_out_2_51;
wire data_out_1_49;
wire data_out_1_51;
wire data_out_0_49;
wire data_out_0_51;
wire [3:0] top;
wire [3:0] bottom;
wire VCC;
wire GND;
  LUT3 rf_data_out_2_s6 (
    .F(data_out_2_32),
    .I0(\fifo[0] [2]),
    .I1(\fifo[1] [2]),
    .I2(bottom[0]) 
);
defparam rf_data_out_2_s6.INIT=8'hCA;
  LUT3 rf_data_out_2_s7 (
    .F(data_out_2_33),
    .I0(\fifo[2] [2]),
    .I1(\fifo[3] [2]),
    .I2(bottom[0]) 
);
defparam rf_data_out_2_s7.INIT=8'hCA;
  LUT3 rf_data_out_2_s8 (
    .F(data_out_2_34),
    .I0(\fifo[4] [2]),
    .I1(\fifo[5] [2]),
    .I2(bottom[0]) 
);
defparam rf_data_out_2_s8.INIT=8'hCA;
  LUT3 rf_data_out_2_s9 (
    .F(data_out_2_35),
    .I0(\fifo[6] [2]),
    .I1(\fifo[7] [2]),
    .I2(bottom[0]) 
);
defparam rf_data_out_2_s9.INIT=8'hCA;
  LUT3 rf_data_out_2_s10 (
    .F(data_out_2_36),
    .I0(\fifo[8] [2]),
    .I1(\fifo[9] [2]),
    .I2(bottom[0]) 
);
defparam rf_data_out_2_s10.INIT=8'hCA;
  LUT3 rf_data_out_2_s11 (
    .F(data_out_2_37),
    .I0(\fifo[10] [2]),
    .I1(\fifo[11] [2]),
    .I2(bottom[0]) 
);
defparam rf_data_out_2_s11.INIT=8'hCA;
  LUT3 rf_data_out_2_s12 (
    .F(data_out_2_38),
    .I0(\fifo[12] [2]),
    .I1(\fifo[13] [2]),
    .I2(bottom[0]) 
);
defparam rf_data_out_2_s12.INIT=8'hCA;
  LUT3 rf_data_out_2_s13 (
    .F(data_out_2_39),
    .I0(\fifo[14] [2]),
    .I1(\fifo[15] [2]),
    .I2(bottom[0]) 
);
defparam rf_data_out_2_s13.INIT=8'hCA;
  LUT3 rf_data_out_1_s6 (
    .F(data_out_1_32),
    .I0(\fifo[0] [1]),
    .I1(\fifo[1] [1]),
    .I2(bottom[0]) 
);
defparam rf_data_out_1_s6.INIT=8'hCA;
  LUT3 rf_data_out_1_s7 (
    .F(data_out_1_33),
    .I0(\fifo[2] [1]),
    .I1(\fifo[3] [1]),
    .I2(bottom[0]) 
);
defparam rf_data_out_1_s7.INIT=8'hCA;
  LUT3 rf_data_out_1_s8 (
    .F(data_out_1_34),
    .I0(\fifo[4] [1]),
    .I1(\fifo[5] [1]),
    .I2(bottom[0]) 
);
defparam rf_data_out_1_s8.INIT=8'hCA;
  LUT3 rf_data_out_1_s9 (
    .F(data_out_1_35),
    .I0(\fifo[6] [1]),
    .I1(\fifo[7] [1]),
    .I2(bottom[0]) 
);
defparam rf_data_out_1_s9.INIT=8'hCA;
  LUT3 rf_data_out_1_s10 (
    .F(data_out_1_36),
    .I0(\fifo[8] [1]),
    .I1(\fifo[9] [1]),
    .I2(bottom[0]) 
);
defparam rf_data_out_1_s10.INIT=8'hCA;
  LUT3 rf_data_out_1_s11 (
    .F(data_out_1_37),
    .I0(\fifo[10] [1]),
    .I1(\fifo[11] [1]),
    .I2(bottom[0]) 
);
defparam rf_data_out_1_s11.INIT=8'hCA;
  LUT3 rf_data_out_1_s12 (
    .F(data_out_1_38),
    .I0(\fifo[12] [1]),
    .I1(\fifo[13] [1]),
    .I2(bottom[0]) 
);
defparam rf_data_out_1_s12.INIT=8'hCA;
  LUT3 rf_data_out_1_s13 (
    .F(data_out_1_39),
    .I0(\fifo[14] [1]),
    .I1(\fifo[15] [1]),
    .I2(bottom[0]) 
);
defparam rf_data_out_1_s13.INIT=8'hCA;
  LUT3 rf_data_out_0_s6 (
    .F(data_out_0_32),
    .I0(\fifo[0] [0]),
    .I1(\fifo[1] [0]),
    .I2(bottom[0]) 
);
defparam rf_data_out_0_s6.INIT=8'hCA;
  LUT3 rf_data_out_0_s7 (
    .F(data_out_0_33),
    .I0(\fifo[2] [0]),
    .I1(\fifo[3] [0]),
    .I2(bottom[0]) 
);
defparam rf_data_out_0_s7.INIT=8'hCA;
  LUT3 rf_data_out_0_s8 (
    .F(data_out_0_34),
    .I0(\fifo[4] [0]),
    .I1(\fifo[5] [0]),
    .I2(bottom[0]) 
);
defparam rf_data_out_0_s8.INIT=8'hCA;
  LUT3 rf_data_out_0_s9 (
    .F(data_out_0_35),
    .I0(\fifo[6] [0]),
    .I1(\fifo[7] [0]),
    .I2(bottom[0]) 
);
defparam rf_data_out_0_s9.INIT=8'hCA;
  LUT3 rf_data_out_0_s10 (
    .F(data_out_0_36),
    .I0(\fifo[8] [0]),
    .I1(\fifo[9] [0]),
    .I2(bottom[0]) 
);
defparam rf_data_out_0_s10.INIT=8'hCA;
  LUT3 rf_data_out_0_s11 (
    .F(data_out_0_37),
    .I0(\fifo[10] [0]),
    .I1(\fifo[11] [0]),
    .I2(bottom[0]) 
);
defparam rf_data_out_0_s11.INIT=8'hCA;
  LUT3 rf_data_out_0_s12 (
    .F(data_out_0_38),
    .I0(\fifo[12] [0]),
    .I1(\fifo[13] [0]),
    .I2(bottom[0]) 
);
defparam rf_data_out_0_s12.INIT=8'hCA;
  LUT3 rf_data_out_0_s13 (
    .F(data_out_0_39),
    .I0(\fifo[14] [0]),
    .I1(\fifo[15] [0]),
    .I2(bottom[0]) 
);
defparam rf_data_out_0_s13.INIT=8'hCA;
  LUT4 bottom_3_s4 (
    .F(bottom_3_9),
    .I0(rf_push_pulse_Z),
    .I1(lsr0_4),
    .I2(rf_pop),
    .I3(rx_reset) 
);
defparam bottom_3_s4.INIT=16'hFFB0;
  LUT4 count_4_s3 (
    .F(count_4_5),
    .I0(count_4_11),
    .I1(rf_count[4]),
    .I2(count_4_9),
    .I3(rx_reset) 
);
defparam count_4_s3.INIT=16'hFFF2;
  LUT4 \fifo[15]_2_s3  (
    .F(\fifo[15]_2_8 ),
    .I0(bottom[1]),
    .I1(bottom[0]),
    .I2(\fifo[15]_2_9 ),
    .I3(\fifo[15]_2_10 ) 
);
defparam \fifo[15]_2_s3 .INIT=16'hFF80;
  LUT4 \fifo[14]_2_s3  (
    .F(\fifo[14]_2_8 ),
    .I0(bottom[0]),
    .I1(bottom[1]),
    .I2(\fifo[15]_2_9 ),
    .I3(\fifo[14]_2_9 ) 
);
defparam \fifo[14]_2_s3 .INIT=16'hFF40;
  LUT4 \fifo[13]_2_s3  (
    .F(\fifo[13]_2_8 ),
    .I0(bottom[1]),
    .I1(bottom[0]),
    .I2(\fifo[15]_2_9 ),
    .I3(\fifo[13]_2_9 ) 
);
defparam \fifo[13]_2_s3 .INIT=16'hFF40;
  LUT4 \fifo[12]_2_s3  (
    .F(\fifo[12]_2_8 ),
    .I0(bottom[1]),
    .I1(bottom[0]),
    .I2(\fifo[15]_2_9 ),
    .I3(\fifo[12]_2_9 ) 
);
defparam \fifo[12]_2_s3 .INIT=16'hFF10;
  LUT4 \fifo[11]_2_s3  (
    .F(\fifo[11]_2_8 ),
    .I0(bottom[1]),
    .I1(bottom[0]),
    .I2(\fifo[11]_2_9 ),
    .I3(\fifo[11]_2_10 ) 
);
defparam \fifo[11]_2_s3 .INIT=16'h80FF;
  LUT4 \fifo[10]_2_s3  (
    .F(\fifo[10]_2_8 ),
    .I0(bottom[0]),
    .I1(bottom[1]),
    .I2(\fifo[11]_2_9 ),
    .I3(\fifo[10]_2_9 ) 
);
defparam \fifo[10]_2_s3 .INIT=16'h40FF;
  LUT4 \fifo[9]_2_s3  (
    .F(\fifo[9]_2_8 ),
    .I0(bottom[1]),
    .I1(bottom[0]),
    .I2(\fifo[11]_2_9 ),
    .I3(\fifo[9]_2_9 ) 
);
defparam \fifo[9]_2_s3 .INIT=16'h40FF;
  LUT4 \fifo[8]_2_s3  (
    .F(\fifo[8]_2_8 ),
    .I0(bottom[1]),
    .I1(bottom[0]),
    .I2(\fifo[11]_2_9 ),
    .I3(\fifo[8]_2_9 ) 
);
defparam \fifo[8]_2_s3 .INIT=16'h10FF;
  LUT4 \fifo[7]_2_s3  (
    .F(\fifo[7]_2_8 ),
    .I0(bottom[1]),
    .I1(bottom[0]),
    .I2(\fifo[7]_2_9 ),
    .I3(\fifo[7]_2_10 ) 
);
defparam \fifo[7]_2_s3 .INIT=16'h80FF;
  LUT4 \fifo[6]_2_s3  (
    .F(\fifo[6]_2_8 ),
    .I0(bottom[0]),
    .I1(bottom[1]),
    .I2(\fifo[7]_2_9 ),
    .I3(\fifo[6]_2_9 ) 
);
defparam \fifo[6]_2_s3 .INIT=16'h40FF;
  LUT4 \fifo[5]_2_s3  (
    .F(\fifo[5]_2_8 ),
    .I0(bottom[1]),
    .I1(bottom[0]),
    .I2(\fifo[7]_2_9 ),
    .I3(\fifo[5]_2_9 ) 
);
defparam \fifo[5]_2_s3 .INIT=16'h40FF;
  LUT4 \fifo[4]_2_s3  (
    .F(\fifo[4]_2_8 ),
    .I0(bottom[1]),
    .I1(bottom[0]),
    .I2(\fifo[7]_2_9 ),
    .I3(\fifo[4]_2_9 ) 
);
defparam \fifo[4]_2_s3 .INIT=16'h10FF;
  LUT4 \fifo[3]_2_s3  (
    .F(\fifo[3]_2_8 ),
    .I0(bottom[1]),
    .I1(bottom[0]),
    .I2(\fifo[3]_2_9 ),
    .I3(\fifo[3]_2_10 ) 
);
defparam \fifo[3]_2_s3 .INIT=16'h80FF;
  LUT4 \fifo[2]_2_s3  (
    .F(\fifo[2]_2_8 ),
    .I0(bottom[0]),
    .I1(bottom[1]),
    .I2(\fifo[3]_2_9 ),
    .I3(\fifo[2]_2_9 ) 
);
defparam \fifo[2]_2_s3 .INIT=16'h40FF;
  LUT4 \fifo[1]_2_s3  (
    .F(\fifo[1]_2_8 ),
    .I0(bottom[1]),
    .I1(bottom[0]),
    .I2(\fifo[3]_2_9 ),
    .I3(\fifo[1]_2_9 ) 
);
defparam \fifo[1]_2_s3 .INIT=16'h40FF;
  LUT4 \fifo[0]_2_s3  (
    .F(\fifo[0]_2_8 ),
    .I0(bottom[1]),
    .I1(bottom[0]),
    .I2(\fifo[3]_2_9 ),
    .I3(\fifo[0]_2_9 ) 
);
defparam \fifo[0]_2_s3 .INIT=16'h10FF;
  LUT4 overrun_s3 (
    .F(overrun_5),
    .I0(overrun_8),
    .I1(count_4_11),
    .I2(rf_count[4]),
    .I3(n538_8) 
);
defparam overrun_s3.INIT=16'h80FF;
  LUT2 n408_s7 (
    .F(n408_13),
    .I0(rx_reset),
    .I1(n408_8) 
);
defparam n408_s7.INIT=4'h4;
  LUT2 n407_s7 (
    .F(n407_13),
    .I0(rx_reset),
    .I1(n407_8) 
);
defparam n407_s7.INIT=4'h4;
  LUT2 n406_s7 (
    .F(n406_13),
    .I0(rx_reset),
    .I1(n406_8) 
);
defparam n406_s7.INIT=4'h4;
  LUT2 n405_s7 (
    .F(n405_13),
    .I0(rx_reset),
    .I1(n405_8) 
);
defparam n405_s7.INIT=4'h4;
  LUT2 n351_s7 (
    .F(n351_12),
    .I0(rx_reset),
    .I1(bottom[0]) 
);
defparam n351_s7.INIT=4'h1;
  LUT3 n350_s6 (
    .F(n350_11),
    .I0(rx_reset),
    .I1(bottom[1]),
    .I2(bottom[0]) 
);
defparam n350_s6.INIT=8'h14;
  LUT4 n349_s6 (
    .F(n349_11),
    .I0(bottom[1]),
    .I1(bottom[0]),
    .I2(rx_reset),
    .I3(bottom[2]) 
);
defparam n349_s6.INIT=16'h0708;
  LUT3 n348_s6 (
    .F(n348_11),
    .I0(rx_reset),
    .I1(n348_12),
    .I2(bottom[3]) 
);
defparam n348_s6.INIT=8'h14;
  LUT4 n353_s7 (
    .F(n353_12),
    .I0(top[1]),
    .I1(top[0]),
    .I2(rx_reset),
    .I3(top[2]) 
);
defparam n353_s7.INIT=16'h0708;
  LUT3 \fifo[15]_2_s4  (
    .F(\fifo[15]_2_9 ),
    .I0(bottom[2]),
    .I1(bottom[3]),
    .I2(count_4_9) 
);
defparam \fifo[15]_2_s4 .INIT=8'h80;
  LUT4 \fifo[15]_2_s5  (
    .F(\fifo[15]_2_10 ),
    .I0(top[1]),
    .I1(top[0]),
    .I2(rx_reset),
    .I3(\fifo[15]_2_11 ) 
);
defparam \fifo[15]_2_s5 .INIT=16'h00F8;
  LUT4 \fifo[14]_2_s4  (
    .F(\fifo[14]_2_9 ),
    .I0(top[0]),
    .I1(top[1]),
    .I2(rx_reset),
    .I3(\fifo[15]_2_11 ) 
);
defparam \fifo[14]_2_s4 .INIT=16'h00F4;
  LUT4 \fifo[13]_2_s4  (
    .F(\fifo[13]_2_9 ),
    .I0(top[1]),
    .I1(top[0]),
    .I2(rx_reset),
    .I3(\fifo[15]_2_11 ) 
);
defparam \fifo[13]_2_s4 .INIT=16'h00F4;
  LUT4 \fifo[12]_2_s4  (
    .F(\fifo[12]_2_9 ),
    .I0(top[1]),
    .I1(top[0]),
    .I2(rx_reset),
    .I3(\fifo[15]_2_11 ) 
);
defparam \fifo[12]_2_s4 .INIT=16'h00F1;
  LUT3 \fifo[11]_2_s4  (
    .F(\fifo[11]_2_9 ),
    .I0(bottom[2]),
    .I1(bottom[3]),
    .I2(count_4_9) 
);
defparam \fifo[11]_2_s4 .INIT=8'h40;
  LUT4 \fifo[11]_2_s5  (
    .F(\fifo[11]_2_10 ),
    .I0(top[1]),
    .I1(top[0]),
    .I2(\fifo[11]_2_11 ),
    .I3(rx_reset) 
);
defparam \fifo[11]_2_s5 .INIT=16'h007F;
  LUT4 \fifo[10]_2_s4  (
    .F(\fifo[10]_2_9 ),
    .I0(top[0]),
    .I1(top[1]),
    .I2(\fifo[11]_2_11 ),
    .I3(rx_reset) 
);
defparam \fifo[10]_2_s4 .INIT=16'h00BF;
  LUT4 \fifo[9]_2_s4  (
    .F(\fifo[9]_2_9 ),
    .I0(top[1]),
    .I1(top[0]),
    .I2(\fifo[11]_2_11 ),
    .I3(rx_reset) 
);
defparam \fifo[9]_2_s4 .INIT=16'h00BF;
  LUT4 \fifo[8]_2_s4  (
    .F(\fifo[8]_2_9 ),
    .I0(top[1]),
    .I1(top[0]),
    .I2(\fifo[11]_2_11 ),
    .I3(rx_reset) 
);
defparam \fifo[8]_2_s4 .INIT=16'h00EF;
  LUT3 \fifo[7]_2_s4  (
    .F(\fifo[7]_2_9 ),
    .I0(bottom[3]),
    .I1(bottom[2]),
    .I2(count_4_9) 
);
defparam \fifo[7]_2_s4 .INIT=8'h40;
  LUT4 \fifo[7]_2_s5  (
    .F(\fifo[7]_2_10 ),
    .I0(top[1]),
    .I1(top[0]),
    .I2(\fifo[7]_2_11 ),
    .I3(rx_reset) 
);
defparam \fifo[7]_2_s5 .INIT=16'h007F;
  LUT4 \fifo[6]_2_s4  (
    .F(\fifo[6]_2_9 ),
    .I0(top[0]),
    .I1(top[1]),
    .I2(\fifo[7]_2_11 ),
    .I3(rx_reset) 
);
defparam \fifo[6]_2_s4 .INIT=16'h00BF;
  LUT4 \fifo[5]_2_s4  (
    .F(\fifo[5]_2_9 ),
    .I0(top[1]),
    .I1(top[0]),
    .I2(\fifo[7]_2_11 ),
    .I3(rx_reset) 
);
defparam \fifo[5]_2_s4 .INIT=16'h00BF;
  LUT4 \fifo[4]_2_s4  (
    .F(\fifo[4]_2_9 ),
    .I0(top[1]),
    .I1(top[0]),
    .I2(\fifo[7]_2_11 ),
    .I3(rx_reset) 
);
defparam \fifo[4]_2_s4 .INIT=16'h00EF;
  LUT3 \fifo[3]_2_s4  (
    .F(\fifo[3]_2_9 ),
    .I0(bottom[2]),
    .I1(bottom[3]),
    .I2(count_4_9) 
);
defparam \fifo[3]_2_s4 .INIT=8'h10;
  LUT4 \fifo[3]_2_s5  (
    .F(\fifo[3]_2_10 ),
    .I0(top[1]),
    .I1(top[0]),
    .I2(\fifo[3]_2_11 ),
    .I3(rx_reset) 
);
defparam \fifo[3]_2_s5 .INIT=16'h007F;
  LUT4 \fifo[2]_2_s4  (
    .F(\fifo[2]_2_9 ),
    .I0(top[0]),
    .I1(top[1]),
    .I2(\fifo[3]_2_11 ),
    .I3(rx_reset) 
);
defparam \fifo[2]_2_s4 .INIT=16'h00BF;
  LUT4 \fifo[1]_2_s4  (
    .F(\fifo[1]_2_9 ),
    .I0(top[1]),
    .I1(top[0]),
    .I2(\fifo[3]_2_11 ),
    .I3(rx_reset) 
);
defparam \fifo[1]_2_s4 .INIT=16'h00BF;
  LUT4 \fifo[0]_2_s4  (
    .F(\fifo[0]_2_9 ),
    .I0(top[1]),
    .I1(top[0]),
    .I2(\fifo[3]_2_11 ),
    .I3(rx_reset) 
);
defparam \fifo[0]_2_s4 .INIT=16'h00EF;
  LUT3 n352_s9 (
    .F(n352_14),
    .I0(top[1]),
    .I1(top[0]),
    .I2(top[2]) 
);
defparam n352_s9.INIT=8'h80;
  LUT3 n348_s7 (
    .F(n348_12),
    .I0(bottom[1]),
    .I1(bottom[0]),
    .I2(bottom[2]) 
);
defparam n348_s7.INIT=8'h80;
  LUT4 \fifo[15]_2_s6  (
    .F(\fifo[15]_2_11 ),
    .I0(top[2]),
    .I1(top[3]),
    .I2(top_2_12),
    .I3(rx_reset) 
);
defparam \fifo[15]_2_s6 .INIT=16'h007F;
  LUT3 \fifo[11]_2_s6  (
    .F(\fifo[11]_2_11 ),
    .I0(top[2]),
    .I1(top[3]),
    .I2(top_2_12) 
);
defparam \fifo[11]_2_s6 .INIT=8'h40;
  LUT3 \fifo[7]_2_s6  (
    .F(\fifo[7]_2_11 ),
    .I0(top[3]),
    .I1(top[2]),
    .I2(top_2_12) 
);
defparam \fifo[7]_2_s6 .INIT=8'h40;
  LUT3 \fifo[3]_2_s6  (
    .F(\fifo[3]_2_11 ),
    .I0(top[2]),
    .I1(top[3]),
    .I2(top_2_12) 
);
defparam \fifo[3]_2_s6 .INIT=8'h10;
  LUT4 overrun_s5 (
    .F(overrun_8),
    .I0(rf_count[0]),
    .I1(rf_count[1]),
    .I2(rf_count[2]),
    .I3(rf_count[3]) 
);
defparam overrun_s5.INIT=16'h0001;
  LUT4 count_4_s6 (
    .F(count_4_9),
    .I0(rf_push_pulse_Z),
    .I1(rf_count[4]),
    .I2(overrun_8),
    .I3(rf_pop) 
);
defparam count_4_s6.INIT=16'h4500;
  LUT3 count_4_s7 (
    .F(count_4_11),
    .I0(rf_pop),
    .I1(rf_push_q),
    .I2(rf_push) 
);
defparam count_4_s7.INIT=8'h10;
  LUT4 top_2_s6 (
    .F(top_2_12),
    .I0(rf_pop),
    .I1(rf_count[4]),
    .I2(rf_push_q),
    .I3(rf_push) 
);
defparam top_2_s6.INIT=16'h0B00;
  LUT4 n401_s8 (
    .F(n401_15),
    .I0(rx_reset),
    .I1(rf_data_in[2]),
    .I2(rf_push_q),
    .I3(rf_push) 
);
defparam n401_s8.INIT=16'h0400;
  LUT4 n402_s7 (
    .F(n402_13),
    .I0(rx_reset),
    .I1(rf_data_in[1]),
    .I2(rf_push_q),
    .I3(rf_push) 
);
defparam n402_s7.INIT=16'h0400;
  LUT4 n403_s7 (
    .F(n403_13),
    .I0(rx_reset),
    .I1(rf_data_in[0]),
    .I2(rf_push_q),
    .I3(rf_push) 
);
defparam n403_s7.INIT=16'h0400;
  LUT3 n354_s10 (
    .F(n354_17),
    .I0(top[1]),
    .I1(rx_reset),
    .I2(top[0]) 
);
defparam n354_s10.INIT=8'h12;
  LUT2 top_2_s7 (
    .F(top_2_16),
    .I0(rx_reset),
    .I1(top_2_12) 
);
defparam top_2_s7.INIT=4'hE;
  LUT3 n355_s10 (
    .F(n355_16),
    .I0(rx_reset),
    .I1(top[0]),
    .I2(top_2_12) 
);
defparam n355_s10.INIT=8'h14;
  LUT3 n352_s12 (
    .F(n352_19),
    .I0(rx_reset),
    .I1(top[3]),
    .I2(n352_14) 
);
defparam n352_s12.INIT=8'h14;
  LUT2 n404_s8 (
    .F(n404_15),
    .I0(n404_16),
    .I1(rx_reset) 
);
defparam n404_s8.INIT=4'h1;
  LUT4 n404_s9 (
    .F(n404_16),
    .I0(GND),
    .I1(rf_count[4]),
    .I2(rf_push_pulse_Z),
    .I3(n405_5_1) 
);
defparam n404_s9.INIT=16'h6996;
  LUT4 n352_s13 (
    .F(n352_21),
    .I0(rx_reset),
    .I1(top_2_12),
    .I2(n352_19),
    .I3(top[3]) 
);
defparam n352_s13.INIT=16'hF1E0;
  LUT4 n354_s11 (
    .F(n354_19),
    .I0(rx_reset),
    .I1(top_2_12),
    .I2(n354_17),
    .I3(top[1]) 
);
defparam n354_s11.INIT=16'hF1E0;
  LUT3 n538_s3 (
    .F(n538_8),
    .I0(rx_reset),
    .I1(lsr_mask_d),
    .I2(lsr_mask_condition) 
);
defparam n538_s3.INIT=8'h45;
  DFFCE top_2_s1 (
    .Q(top[2]),
    .D(n353_12),
    .CLK(CLK_d),
    .CE(top_2_16),
    .CLEAR(n131_6) 
);
defparam top_2_s1.INIT=1'b0;
  DFFCE bottom_3_s1 (
    .Q(bottom[3]),
    .D(n348_11),
    .CLK(CLK_d),
    .CE(bottom_3_9),
    .CLEAR(n131_6) 
);
defparam bottom_3_s1.INIT=1'b0;
  DFFCE bottom_2_s1 (
    .Q(bottom[2]),
    .D(n349_11),
    .CLK(CLK_d),
    .CE(bottom_3_9),
    .CLEAR(n131_6) 
);
defparam bottom_2_s1.INIT=1'b0;
  DFFCE bottom_1_s1 (
    .Q(bottom[1]),
    .D(n350_11),
    .CLK(CLK_d),
    .CE(bottom_3_9),
    .CLEAR(n131_6) 
);
defparam bottom_1_s1.INIT=1'b0;
  DFFCE bottom_0_s1 (
    .Q(bottom[0]),
    .D(n351_12),
    .CLK(CLK_d),
    .CE(bottom_3_9),
    .CLEAR(n131_6) 
);
defparam bottom_0_s1.INIT=1'b0;
  DFFCE count_4_s1 (
    .Q(rf_count[4]),
    .D(n404_15),
    .CLK(CLK_d),
    .CE(count_4_5),
    .CLEAR(n131_6) 
);
defparam count_4_s1.INIT=1'b0;
  DFFCE count_3_s1 (
    .Q(rf_count[3]),
    .D(n405_13),
    .CLK(CLK_d),
    .CE(count_4_5),
    .CLEAR(n131_6) 
);
defparam count_3_s1.INIT=1'b0;
  DFFCE count_2_s1 (
    .Q(rf_count[2]),
    .D(n406_13),
    .CLK(CLK_d),
    .CE(count_4_5),
    .CLEAR(n131_6) 
);
defparam count_2_s1.INIT=1'b0;
  DFFCE count_1_s1 (
    .Q(rf_count[1]),
    .D(n407_13),
    .CLK(CLK_d),
    .CE(count_4_5),
    .CLEAR(n131_6) 
);
defparam count_1_s1.INIT=1'b0;
  DFFCE count_0_s1 (
    .Q(rf_count[0]),
    .D(n408_13),
    .CLK(CLK_d),
    .CE(count_4_5),
    .CLEAR(n131_6) 
);
defparam count_0_s1.INIT=1'b0;
  DFFCE \fifo[15]_2_s1  (
    .Q(\fifo[15] [2]),
    .D(n401_15),
    .CLK(CLK_d),
    .CE(\fifo[15]_2_8 ),
    .CLEAR(n131_6) 
);
defparam \fifo[15]_2_s1 .INIT=1'b0;
  DFFCE \fifo[15]_1_s1  (
    .Q(\fifo[15] [1]),
    .D(n402_13),
    .CLK(CLK_d),
    .CE(\fifo[15]_2_8 ),
    .CLEAR(n131_6) 
);
defparam \fifo[15]_1_s1 .INIT=1'b0;
  DFFCE \fifo[15]_0_s1  (
    .Q(\fifo[15] [0]),
    .D(n403_13),
    .CLK(CLK_d),
    .CE(\fifo[15]_2_8 ),
    .CLEAR(n131_6) 
);
defparam \fifo[15]_0_s1 .INIT=1'b0;
  DFFCE \fifo[14]_2_s1  (
    .Q(\fifo[14] [2]),
    .D(n401_15),
    .CLK(CLK_d),
    .CE(\fifo[14]_2_8 ),
    .CLEAR(n131_6) 
);
defparam \fifo[14]_2_s1 .INIT=1'b0;
  DFFCE \fifo[14]_1_s1  (
    .Q(\fifo[14] [1]),
    .D(n402_13),
    .CLK(CLK_d),
    .CE(\fifo[14]_2_8 ),
    .CLEAR(n131_6) 
);
defparam \fifo[14]_1_s1 .INIT=1'b0;
  DFFCE \fifo[14]_0_s1  (
    .Q(\fifo[14] [0]),
    .D(n403_13),
    .CLK(CLK_d),
    .CE(\fifo[14]_2_8 ),
    .CLEAR(n131_6) 
);
defparam \fifo[14]_0_s1 .INIT=1'b0;
  DFFCE \fifo[13]_2_s1  (
    .Q(\fifo[13] [2]),
    .D(n401_15),
    .CLK(CLK_d),
    .CE(\fifo[13]_2_8 ),
    .CLEAR(n131_6) 
);
defparam \fifo[13]_2_s1 .INIT=1'b0;
  DFFCE \fifo[13]_1_s1  (
    .Q(\fifo[13] [1]),
    .D(n402_13),
    .CLK(CLK_d),
    .CE(\fifo[13]_2_8 ),
    .CLEAR(n131_6) 
);
defparam \fifo[13]_1_s1 .INIT=1'b0;
  DFFCE \fifo[13]_0_s1  (
    .Q(\fifo[13] [0]),
    .D(n403_13),
    .CLK(CLK_d),
    .CE(\fifo[13]_2_8 ),
    .CLEAR(n131_6) 
);
defparam \fifo[13]_0_s1 .INIT=1'b0;
  DFFCE \fifo[12]_2_s1  (
    .Q(\fifo[12] [2]),
    .D(n401_15),
    .CLK(CLK_d),
    .CE(\fifo[12]_2_8 ),
    .CLEAR(n131_6) 
);
defparam \fifo[12]_2_s1 .INIT=1'b0;
  DFFCE \fifo[12]_1_s1  (
    .Q(\fifo[12] [1]),
    .D(n402_13),
    .CLK(CLK_d),
    .CE(\fifo[12]_2_8 ),
    .CLEAR(n131_6) 
);
defparam \fifo[12]_1_s1 .INIT=1'b0;
  DFFCE \fifo[12]_0_s1  (
    .Q(\fifo[12] [0]),
    .D(n403_13),
    .CLK(CLK_d),
    .CE(\fifo[12]_2_8 ),
    .CLEAR(n131_6) 
);
defparam \fifo[12]_0_s1 .INIT=1'b0;
  DFFCE \fifo[11]_2_s1  (
    .Q(\fifo[11] [2]),
    .D(n401_15),
    .CLK(CLK_d),
    .CE(\fifo[11]_2_8 ),
    .CLEAR(n131_6) 
);
defparam \fifo[11]_2_s1 .INIT=1'b0;
  DFFCE \fifo[11]_1_s1  (
    .Q(\fifo[11] [1]),
    .D(n402_13),
    .CLK(CLK_d),
    .CE(\fifo[11]_2_8 ),
    .CLEAR(n131_6) 
);
defparam \fifo[11]_1_s1 .INIT=1'b0;
  DFFCE \fifo[11]_0_s1  (
    .Q(\fifo[11] [0]),
    .D(n403_13),
    .CLK(CLK_d),
    .CE(\fifo[11]_2_8 ),
    .CLEAR(n131_6) 
);
defparam \fifo[11]_0_s1 .INIT=1'b0;
  DFFCE \fifo[10]_2_s1  (
    .Q(\fifo[10] [2]),
    .D(n401_15),
    .CLK(CLK_d),
    .CE(\fifo[10]_2_8 ),
    .CLEAR(n131_6) 
);
defparam \fifo[10]_2_s1 .INIT=1'b0;
  DFFCE \fifo[10]_1_s1  (
    .Q(\fifo[10] [1]),
    .D(n402_13),
    .CLK(CLK_d),
    .CE(\fifo[10]_2_8 ),
    .CLEAR(n131_6) 
);
defparam \fifo[10]_1_s1 .INIT=1'b0;
  DFFCE \fifo[10]_0_s1  (
    .Q(\fifo[10] [0]),
    .D(n403_13),
    .CLK(CLK_d),
    .CE(\fifo[10]_2_8 ),
    .CLEAR(n131_6) 
);
defparam \fifo[10]_0_s1 .INIT=1'b0;
  DFFCE \fifo[9]_2_s1  (
    .Q(\fifo[9] [2]),
    .D(n401_15),
    .CLK(CLK_d),
    .CE(\fifo[9]_2_8 ),
    .CLEAR(n131_6) 
);
defparam \fifo[9]_2_s1 .INIT=1'b0;
  DFFCE \fifo[9]_1_s1  (
    .Q(\fifo[9] [1]),
    .D(n402_13),
    .CLK(CLK_d),
    .CE(\fifo[9]_2_8 ),
    .CLEAR(n131_6) 
);
defparam \fifo[9]_1_s1 .INIT=1'b0;
  DFFCE \fifo[9]_0_s1  (
    .Q(\fifo[9] [0]),
    .D(n403_13),
    .CLK(CLK_d),
    .CE(\fifo[9]_2_8 ),
    .CLEAR(n131_6) 
);
defparam \fifo[9]_0_s1 .INIT=1'b0;
  DFFCE \fifo[8]_2_s1  (
    .Q(\fifo[8] [2]),
    .D(n401_15),
    .CLK(CLK_d),
    .CE(\fifo[8]_2_8 ),
    .CLEAR(n131_6) 
);
defparam \fifo[8]_2_s1 .INIT=1'b0;
  DFFCE \fifo[8]_1_s1  (
    .Q(\fifo[8] [1]),
    .D(n402_13),
    .CLK(CLK_d),
    .CE(\fifo[8]_2_8 ),
    .CLEAR(n131_6) 
);
defparam \fifo[8]_1_s1 .INIT=1'b0;
  DFFCE \fifo[8]_0_s1  (
    .Q(\fifo[8] [0]),
    .D(n403_13),
    .CLK(CLK_d),
    .CE(\fifo[8]_2_8 ),
    .CLEAR(n131_6) 
);
defparam \fifo[8]_0_s1 .INIT=1'b0;
  DFFCE \fifo[7]_2_s1  (
    .Q(\fifo[7] [2]),
    .D(n401_15),
    .CLK(CLK_d),
    .CE(\fifo[7]_2_8 ),
    .CLEAR(n131_6) 
);
defparam \fifo[7]_2_s1 .INIT=1'b0;
  DFFCE \fifo[7]_1_s1  (
    .Q(\fifo[7] [1]),
    .D(n402_13),
    .CLK(CLK_d),
    .CE(\fifo[7]_2_8 ),
    .CLEAR(n131_6) 
);
defparam \fifo[7]_1_s1 .INIT=1'b0;
  DFFCE \fifo[7]_0_s1  (
    .Q(\fifo[7] [0]),
    .D(n403_13),
    .CLK(CLK_d),
    .CE(\fifo[7]_2_8 ),
    .CLEAR(n131_6) 
);
defparam \fifo[7]_0_s1 .INIT=1'b0;
  DFFCE \fifo[6]_2_s1  (
    .Q(\fifo[6] [2]),
    .D(n401_15),
    .CLK(CLK_d),
    .CE(\fifo[6]_2_8 ),
    .CLEAR(n131_6) 
);
defparam \fifo[6]_2_s1 .INIT=1'b0;
  DFFCE \fifo[6]_1_s1  (
    .Q(\fifo[6] [1]),
    .D(n402_13),
    .CLK(CLK_d),
    .CE(\fifo[6]_2_8 ),
    .CLEAR(n131_6) 
);
defparam \fifo[6]_1_s1 .INIT=1'b0;
  DFFCE \fifo[6]_0_s1  (
    .Q(\fifo[6] [0]),
    .D(n403_13),
    .CLK(CLK_d),
    .CE(\fifo[6]_2_8 ),
    .CLEAR(n131_6) 
);
defparam \fifo[6]_0_s1 .INIT=1'b0;
  DFFCE \fifo[5]_2_s1  (
    .Q(\fifo[5] [2]),
    .D(n401_15),
    .CLK(CLK_d),
    .CE(\fifo[5]_2_8 ),
    .CLEAR(n131_6) 
);
defparam \fifo[5]_2_s1 .INIT=1'b0;
  DFFCE \fifo[5]_1_s1  (
    .Q(\fifo[5] [1]),
    .D(n402_13),
    .CLK(CLK_d),
    .CE(\fifo[5]_2_8 ),
    .CLEAR(n131_6) 
);
defparam \fifo[5]_1_s1 .INIT=1'b0;
  DFFCE \fifo[5]_0_s1  (
    .Q(\fifo[5] [0]),
    .D(n403_13),
    .CLK(CLK_d),
    .CE(\fifo[5]_2_8 ),
    .CLEAR(n131_6) 
);
defparam \fifo[5]_0_s1 .INIT=1'b0;
  DFFCE \fifo[4]_2_s1  (
    .Q(\fifo[4] [2]),
    .D(n401_15),
    .CLK(CLK_d),
    .CE(\fifo[4]_2_8 ),
    .CLEAR(n131_6) 
);
defparam \fifo[4]_2_s1 .INIT=1'b0;
  DFFCE \fifo[4]_1_s1  (
    .Q(\fifo[4] [1]),
    .D(n402_13),
    .CLK(CLK_d),
    .CE(\fifo[4]_2_8 ),
    .CLEAR(n131_6) 
);
defparam \fifo[4]_1_s1 .INIT=1'b0;
  DFFCE \fifo[4]_0_s1  (
    .Q(\fifo[4] [0]),
    .D(n403_13),
    .CLK(CLK_d),
    .CE(\fifo[4]_2_8 ),
    .CLEAR(n131_6) 
);
defparam \fifo[4]_0_s1 .INIT=1'b0;
  DFFCE \fifo[3]_2_s1  (
    .Q(\fifo[3] [2]),
    .D(n401_15),
    .CLK(CLK_d),
    .CE(\fifo[3]_2_8 ),
    .CLEAR(n131_6) 
);
defparam \fifo[3]_2_s1 .INIT=1'b0;
  DFFCE \fifo[3]_1_s1  (
    .Q(\fifo[3] [1]),
    .D(n402_13),
    .CLK(CLK_d),
    .CE(\fifo[3]_2_8 ),
    .CLEAR(n131_6) 
);
defparam \fifo[3]_1_s1 .INIT=1'b0;
  DFFCE \fifo[3]_0_s1  (
    .Q(\fifo[3] [0]),
    .D(n403_13),
    .CLK(CLK_d),
    .CE(\fifo[3]_2_8 ),
    .CLEAR(n131_6) 
);
defparam \fifo[3]_0_s1 .INIT=1'b0;
  DFFCE \fifo[2]_2_s1  (
    .Q(\fifo[2] [2]),
    .D(n401_15),
    .CLK(CLK_d),
    .CE(\fifo[2]_2_8 ),
    .CLEAR(n131_6) 
);
defparam \fifo[2]_2_s1 .INIT=1'b0;
  DFFCE \fifo[2]_1_s1  (
    .Q(\fifo[2] [1]),
    .D(n402_13),
    .CLK(CLK_d),
    .CE(\fifo[2]_2_8 ),
    .CLEAR(n131_6) 
);
defparam \fifo[2]_1_s1 .INIT=1'b0;
  DFFCE \fifo[2]_0_s1  (
    .Q(\fifo[2] [0]),
    .D(n403_13),
    .CLK(CLK_d),
    .CE(\fifo[2]_2_8 ),
    .CLEAR(n131_6) 
);
defparam \fifo[2]_0_s1 .INIT=1'b0;
  DFFCE \fifo[1]_2_s1  (
    .Q(\fifo[1] [2]),
    .D(n401_15),
    .CLK(CLK_d),
    .CE(\fifo[1]_2_8 ),
    .CLEAR(n131_6) 
);
defparam \fifo[1]_2_s1 .INIT=1'b0;
  DFFCE \fifo[1]_1_s1  (
    .Q(\fifo[1] [1]),
    .D(n402_13),
    .CLK(CLK_d),
    .CE(\fifo[1]_2_8 ),
    .CLEAR(n131_6) 
);
defparam \fifo[1]_1_s1 .INIT=1'b0;
  DFFCE \fifo[1]_0_s1  (
    .Q(\fifo[1] [0]),
    .D(n403_13),
    .CLK(CLK_d),
    .CE(\fifo[1]_2_8 ),
    .CLEAR(n131_6) 
);
defparam \fifo[1]_0_s1 .INIT=1'b0;
  DFFCE \fifo[0]_2_s1  (
    .Q(\fifo[0] [2]),
    .D(n401_15),
    .CLK(CLK_d),
    .CE(\fifo[0]_2_8 ),
    .CLEAR(n131_6) 
);
defparam \fifo[0]_2_s1 .INIT=1'b0;
  DFFCE \fifo[0]_1_s1  (
    .Q(\fifo[0] [1]),
    .D(n402_13),
    .CLK(CLK_d),
    .CE(\fifo[0]_2_8 ),
    .CLEAR(n131_6) 
);
defparam \fifo[0]_1_s1 .INIT=1'b0;
  DFFCE \fifo[0]_0_s1  (
    .Q(\fifo[0] [0]),
    .D(n403_13),
    .CLK(CLK_d),
    .CE(\fifo[0]_2_8 ),
    .CLEAR(n131_6) 
);
defparam \fifo[0]_0_s1 .INIT=1'b0;
  DFFCE overrun_s1 (
    .Q(rf_overrun),
    .D(n538_8),
    .CLK(CLK_d),
    .CE(overrun_5),
    .CLEAR(n131_6) 
);
defparam overrun_s1.INIT=1'b0;
  DFFC top_1_s4 (
    .Q(top[1]),
    .D(n354_19),
    .CLK(CLK_d),
    .CLEAR(n131_6) 
);
defparam top_1_s4.INIT=1'b0;
  DFFC top_0_s4 (
    .Q(top[0]),
    .D(n355_16),
    .CLK(CLK_d),
    .CLEAR(n131_6) 
);
defparam top_0_s4.INIT=1'b0;
  DFFC top_3_s4 (
    .Q(top[3]),
    .D(n352_21),
    .CLK(CLK_d),
    .CLEAR(n131_6) 
);
defparam top_3_s4.INIT=1'b0;
  ALU n408_5_s (
    .SUM(n408_8),
    .COUT(n408_5_1),
    .I0(rf_count[0]),
    .I1(VCC),
    .I3(rf_push_pulse_Z),
    .CIN(rf_push_pulse_Z_7) 
);
defparam n408_5_s.ALU_MODE=2;
  ALU n407_5_s (
    .SUM(n407_8),
    .COUT(n407_5_1),
    .I0(rf_count[1]),
    .I1(GND),
    .I3(rf_push_pulse_Z),
    .CIN(n408_5_1) 
);
defparam n407_5_s.ALU_MODE=2;
  ALU n406_5_s (
    .SUM(n406_8),
    .COUT(n406_5_1),
    .I0(rf_count[2]),
    .I1(GND),
    .I3(rf_push_pulse_Z),
    .CIN(n407_5_1) 
);
defparam n406_5_s.ALU_MODE=2;
  ALU n405_5_s (
    .SUM(n405_8),
    .COUT(n405_5_1),
    .I0(rf_count[3]),
    .I1(GND),
    .I3(rf_push_pulse_Z),
    .CIN(n406_5_1) 
);
defparam n405_5_s.ALU_MODE=2;
  MUX2_LUT5 rf_data_out_2_s2 (
    .O(data_out_2_41),
    .I0(data_out_2_32),
    .I1(data_out_2_33),
    .S0(bottom[1]) 
);
  MUX2_LUT5 rf_data_out_2_s3 (
    .O(data_out_2_43),
    .I0(data_out_2_34),
    .I1(data_out_2_35),
    .S0(bottom[1]) 
);
  MUX2_LUT5 rf_data_out_2_s4 (
    .O(data_out_2_45),
    .I0(data_out_2_36),
    .I1(data_out_2_37),
    .S0(bottom[1]) 
);
  MUX2_LUT5 rf_data_out_2_s5 (
    .O(data_out_2_47),
    .I0(data_out_2_38),
    .I1(data_out_2_39),
    .S0(bottom[1]) 
);
  MUX2_LUT5 rf_data_out_1_s2 (
    .O(data_out_1_41),
    .I0(data_out_1_32),
    .I1(data_out_1_33),
    .S0(bottom[1]) 
);
  MUX2_LUT5 rf_data_out_1_s3 (
    .O(data_out_1_43),
    .I0(data_out_1_34),
    .I1(data_out_1_35),
    .S0(bottom[1]) 
);
  MUX2_LUT5 rf_data_out_1_s4 (
    .O(data_out_1_45),
    .I0(data_out_1_36),
    .I1(data_out_1_37),
    .S0(bottom[1]) 
);
  MUX2_LUT5 rf_data_out_1_s5 (
    .O(data_out_1_47),
    .I0(data_out_1_38),
    .I1(data_out_1_39),
    .S0(bottom[1]) 
);
  MUX2_LUT5 rf_data_out_0_s2 (
    .O(data_out_0_41),
    .I0(data_out_0_32),
    .I1(data_out_0_33),
    .S0(bottom[1]) 
);
  MUX2_LUT5 rf_data_out_0_s3 (
    .O(data_out_0_43),
    .I0(data_out_0_34),
    .I1(data_out_0_35),
    .S0(bottom[1]) 
);
  MUX2_LUT5 rf_data_out_0_s4 (
    .O(data_out_0_45),
    .I0(data_out_0_36),
    .I1(data_out_0_37),
    .S0(bottom[1]) 
);
  MUX2_LUT5 rf_data_out_0_s5 (
    .O(data_out_0_47),
    .I0(data_out_0_38),
    .I1(data_out_0_39),
    .S0(bottom[1]) 
);
  MUX2_LUT6 rf_data_out_2_s0 (
    .O(data_out_2_49),
    .I0(data_out_2_41),
    .I1(data_out_2_43),
    .S0(bottom[2]) 
);
  MUX2_LUT6 rf_data_out_2_s1 (
    .O(data_out_2_51),
    .I0(data_out_2_45),
    .I1(data_out_2_47),
    .S0(bottom[2]) 
);
  MUX2_LUT6 rf_data_out_1_s0 (
    .O(data_out_1_49),
    .I0(data_out_1_41),
    .I1(data_out_1_43),
    .S0(bottom[2]) 
);
  MUX2_LUT6 rf_data_out_1_s1 (
    .O(data_out_1_51),
    .I0(data_out_1_45),
    .I1(data_out_1_47),
    .S0(bottom[2]) 
);
  MUX2_LUT6 rf_data_out_0_s0 (
    .O(data_out_0_49),
    .I0(data_out_0_41),
    .I1(data_out_0_43),
    .S0(bottom[2]) 
);
  MUX2_LUT6 rf_data_out_0_s1 (
    .O(data_out_0_51),
    .I0(data_out_0_45),
    .I1(data_out_0_47),
    .S0(bottom[2]) 
);
  MUX2_LUT7 rf_data_out_2_s (
    .O(rf_data_out[2]),
    .I0(data_out_2_49),
    .I1(data_out_2_51),
    .S0(bottom[3]) 
);
  MUX2_LUT7 rf_data_out_1_s (
    .O(rf_data_out[1]),
    .I0(data_out_1_49),
    .I1(data_out_1_51),
    .S0(bottom[3]) 
);
  MUX2_LUT7 rf_data_out_0_s (
    .O(rf_data_out[0]),
    .I0(data_out_0_49),
    .I1(data_out_0_51),
    .S0(bottom[3]) 
);
  raminfr_0 rfifo (
    .rf_push_pulse_Z(rf_push_pulse_Z),
    .CLK_d(CLK_d),
    .rf_data_in(rf_data_in[10:3]),
    .top(top[3:0]),
    .bottom(bottom[3:0]),
    .rf_data_out(rf_data_out_15[10:3])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* uart_rfifo */
module uart_receiver (
  CLK_d,
  n131_6,
  serial_in,
  n463_4,
  ti_int_4,
  enable,
  stx_o_tmp,
  srx_pad,
  rf_pop,
  lsr0_4,
  rx_reset,
  lsr_mask_d,
  lsr_mask_condition,
  lcr,
  mcr,
  rf_push,
  rf_push_q,
  rf_push_pulse_Z,
  n354_4,
  rf_overrun,
  overrun_8,
  counter_t_Z,
  rf_count,
  \fifo[15] ,
  \fifo[14] ,
  \fifo[13] ,
  \fifo[12] ,
  \fifo[11] ,
  \fifo[10] ,
  \fifo[9] ,
  \fifo[8] ,
  \fifo[7] ,
  \fifo[6] ,
  \fifo[5] ,
  \fifo[4] ,
  \fifo[3] ,
  \fifo[2] ,
  \fifo[1] ,
  \fifo[0] ,
  rf_data_out,
  rf_data_out_16
)
;
input CLK_d;
input n131_6;
input serial_in;
input n463_4;
input ti_int_4;
input enable;
input stx_o_tmp;
input srx_pad;
input rf_pop;
input lsr0_4;
input rx_reset;
input lsr_mask_d;
input lsr_mask_condition;
input [6:0] lcr;
input [4:4] mcr;
output rf_push;
output rf_push_q;
output rf_push_pulse_Z;
output n354_4;
output rf_overrun;
output overrun_8;
output [9:7] counter_t_Z;
output [4:0] rf_count;
output [2:0] \fifo[15] ;
output [2:0] \fifo[14] ;
output [2:0] \fifo[13] ;
output [2:0] \fifo[12] ;
output [2:0] \fifo[11] ;
output [2:0] \fifo[10] ;
output [2:0] \fifo[9] ;
output [2:0] \fifo[8] ;
output [2:0] \fifo[7] ;
output [2:0] \fifo[6] ;
output [2:0] \fifo[5] ;
output [2:0] \fifo[4] ;
output [2:0] \fifo[3] ;
output [2:0] \fifo[2] ;
output [2:0] \fifo[1] ;
output [2:0] \fifo[0] ;
output [2:0] rf_data_out;
output [10:3] rf_data_out_16;
wire n104_6;
wire n104_7;
wire n93_3;
wire n94_3;
wire n100_3;
wire n311_3;
wire n312_3;
wire n313_3;
wire n314_3;
wire n315_4;
wire n352_3;
wire n353_3;
wire n354_3;
wire n355_3;
wire n356_4;
wire n172_44;
wire n173_46;
wire n175_57;
wire n188_36;
wire n189_31;
wire n190_31;
wire n191_32;
wire n227_4;
wire n240_5;
wire n241_4;
wire n240_7;
wire rbit_counter_2_6;
wire rparity_error_6;
wire rshift_7_6;
wire rshift_6_6;
wire rshift_4_6;
wire rf_push_6;
wire counter_t_9_5;
wire rstate_2_4;
wire rcounter16_3_7;
wire rshift_5_7;
wire rf_data_in_0_6;
wire rstate_1_7;
wire rstate_0_7;
wire n185_26;
wire n183_26;
wire n182_26;
wire n181_26;
wire n180_26;
wire n179_26;
wire n178_26;
wire n177_26;
wire n176_28;
wire n204_26;
wire n203_26;
wire n202_26;
wire n201_26;
wire n200_26;
wire n199_27;
wire n198_28;
wire n197_30;
wire n174_56;
wire n361_5;
wire n360_5;
wire n359_5;
wire n358_5;
wire n357_5;
wire n318_5;
wire n317_5;
wire n316_5;
wire n162_6;
wire n100_4;
wire n100_5;
wire n311_4;
wire n311_5;
wire n312_4;
wire n313_4;
wire n313_5;
wire n314_4;
wire n315_5;
wire n353_4;
wire n355_4;
wire n356_5;
wire n172_45;
wire n172_46;
wire n173_47;
wire n173_48;
wire n173_49;
wire n175_58;
wire n175_59;
wire n188_37;
wire n188_38;
wire n227_5;
wire n240_8;
wire n240_9;
wire n241_5;
wire rparity_error_7;
wire rshift_7_7;
wire rshift_4_7;
wire counter_b_6_9;
wire rstate_3_6;
wire rstate_3_7;
wire rcounter16_3_8;
wire rf_data_in_10_8;
wire rstate_0_8;
wire n185_27;
wire n200_27;
wire n174_57;
wire n92_7;
wire n358_6;
wire n357_6;
wire n173_50;
wire n173_51;
wire n175_61;
wire n188_39;
wire n188_40;
wire rstate_3_8;
wire rstate_3_9;
wire rstate_3_10;
wire rstate_0_9;
wire n188_41;
wire rbit_counter_2_9;
wire n92_9;
wire n352_6;
wire n175_63;
wire n184_29;
wire counter_b_6_11;
wire rf_push_pulse_Z_7;
wire n193_27;
wire rparity_xor;
wire rframing_error;
wire rparity_error;
wire rparity;
wire [6:6] toc_value;
wire [3:0] rstate_Z;
wire [3:0] rcounter16;
wire [2:0] rbit_counter;
wire [7:0] rshift;
wire [10:0] rf_data_in;
wire [7:0] counter_b;
wire [6:0] counter_t_Z_0;
wire VCC;
wire GND;
  LUT3 toc_value_6_s11 (
    .F(toc_value[6]),
    .I0(lcr[3]),
    .I1(lcr[0]),
    .I2(lcr[2]) 
);
defparam toc_value_6_s11.INIT=8'h96;
  LUT3 n104_s3 (
    .F(n104_6),
    .I0(rparity_xor),
    .I1(rparity),
    .I2(lcr[5]) 
);
defparam n104_s3.INIT=8'h35;
  LUT3 n104_s4 (
    .F(n104_7),
    .I0(rparity_xor),
    .I1(rparity),
    .I2(lcr[5]) 
);
defparam n104_s4.INIT=8'hCA;
  LUT4 n93_s0 (
    .F(n93_3),
    .I0(lcr[1]),
    .I1(rbit_counter[0]),
    .I2(rbit_counter[1]),
    .I3(rstate_Z[0]) 
);
defparam n93_s0.INIT=16'hC3AA;
  LUT3 n94_s0 (
    .F(n94_3),
    .I0(rbit_counter[0]),
    .I1(lcr[0]),
    .I2(rstate_Z[0]) 
);
defparam n94_s0.INIT=8'h5C;
  LUT4 n100_s0 (
    .F(n100_3),
    .I0(n100_4),
    .I1(rshift[3]),
    .I2(rshift[4]),
    .I3(n100_5) 
);
defparam n100_s0.INIT=16'h9669;
  LUT2 rf_push_pulse_Z_s0 (
    .F(rf_push_pulse_Z),
    .I0(rf_push_q),
    .I1(rf_push) 
);
defparam rf_push_pulse_Z_s0.INIT=4'h4;
  LUT4 n311_s0 (
    .F(n311_3),
    .I0(n311_4),
    .I1(counter_b[7]),
    .I2(n311_5),
    .I3(n240_7) 
);
defparam n311_s0.INIT=16'h3C55;
  LUT4 n312_s0 (
    .F(n312_3),
    .I0(n311_4),
    .I1(n312_4),
    .I2(counter_b[6]),
    .I3(n240_7) 
);
defparam n312_s0.INIT=16'h3CAA;
  LUT4 n313_s0 (
    .F(n313_3),
    .I0(n313_4),
    .I1(n313_5),
    .I2(counter_b[5]),
    .I3(n240_7) 
);
defparam n313_s0.INIT=16'h3CAA;
  LUT4 n314_s0 (
    .F(n314_3),
    .I0(toc_value[6]),
    .I1(counter_b[4]),
    .I2(n314_4),
    .I3(n240_7) 
);
defparam n314_s0.INIT=16'h3CAA;
  LUT4 n315_s1 (
    .F(n315_4),
    .I0(n463_4),
    .I1(n315_5),
    .I2(counter_b[3]),
    .I3(n240_7) 
);
defparam n315_s1.INIT=16'h3C55;
  LUT4 n352_s0 (
    .F(n352_3),
    .I0(n311_4),
    .I1(counter_t_Z[9]),
    .I2(ti_int_4),
    .I3(n352_6) 
);
defparam n352_s0.INIT=16'h3C55;
  LUT4 n353_s0 (
    .F(n353_3),
    .I0(n311_4),
    .I1(n353_4),
    .I2(counter_t_Z[8]),
    .I3(n352_6) 
);
defparam n353_s0.INIT=16'h3CAA;
  LUT4 n354_s0 (
    .F(n354_3),
    .I0(n313_4),
    .I1(counter_t_Z[7]),
    .I2(n354_4),
    .I3(n352_6) 
);
defparam n354_s0.INIT=16'h3CAA;
  LUT4 n355_s0 (
    .F(n355_3),
    .I0(toc_value[6]),
    .I1(n355_4),
    .I2(counter_t_Z_0[6]),
    .I3(n352_6) 
);
defparam n355_s0.INIT=16'h3CAA;
  LUT4 n356_s1 (
    .F(n356_4),
    .I0(n463_4),
    .I1(n356_5),
    .I2(counter_t_Z_0[5]),
    .I3(n352_6) 
);
defparam n356_s1.INIT=16'h3C55;
  LUT4 n172_s36 (
    .F(n172_44),
    .I0(n172_45),
    .I1(n172_46),
    .I2(rstate_Z[0]),
    .I3(rstate_Z[1]) 
);
defparam n172_s36.INIT=16'hC073;
  LUT4 n173_s36 (
    .F(n173_46),
    .I0(n173_47),
    .I1(n173_48),
    .I2(n173_49),
    .I3(rstate_Z[2]) 
);
defparam n173_s36.INIT=16'hDCCF;
  LUT4 n175_s46 (
    .F(n175_57),
    .I0(n175_58),
    .I1(n175_59),
    .I2(rstate_Z[2]),
    .I3(rstate_Z[0]) 
);
defparam n175_s46.INIT=16'hCC0D;
  LUT3 n188_s30 (
    .F(n188_36),
    .I0(n188_37),
    .I1(rcounter16[3]),
    .I2(n188_38) 
);
defparam n188_s30.INIT=8'h6F;
  LUT4 n189_s25 (
    .F(n189_31),
    .I0(rcounter16[0]),
    .I1(rcounter16[1]),
    .I2(rcounter16[2]),
    .I3(n188_38) 
);
defparam n189_s25.INIT=16'hE1FF;
  LUT3 n190_s25 (
    .F(n190_31),
    .I0(rcounter16[0]),
    .I1(rcounter16[1]),
    .I2(n188_38) 
);
defparam n190_s25.INIT=8'h9F;
  LUT2 n191_s26 (
    .F(n191_32),
    .I0(rcounter16[0]),
    .I1(n188_38) 
);
defparam n191_s26.INIT=4'h4;
  LUT4 n227_s1 (
    .F(n227_4),
    .I0(rstate_Z[0]),
    .I1(enable),
    .I2(rstate_Z[3]),
    .I3(n227_5) 
);
defparam n227_s1.INIT=16'h4000;
  LUT4 n240_s2 (
    .F(n240_5),
    .I0(rstate_Z[0]),
    .I1(rstate_Z[1]),
    .I2(n240_8),
    .I3(n240_9) 
);
defparam n240_s2.INIT=16'h1000;
  LUT4 n241_s1 (
    .F(n241_4),
    .I0(n241_5),
    .I1(enable),
    .I2(rstate_Z[0]),
    .I3(n240_8) 
);
defparam n241_s1.INIT=16'h8000;
  LUT4 n240_s3 (
    .F(n240_7),
    .I0(lcr[6]),
    .I1(stx_o_tmp),
    .I2(srx_pad),
    .I3(mcr[4]) 
);
defparam n240_s3.INIT=16'hBB0F;
  LUT3 rbit_counter_2_s2 (
    .F(rbit_counter_2_6),
    .I0(rbit_counter_2_9),
    .I1(rstate_Z[1]),
    .I2(n240_9) 
);
defparam rbit_counter_2_s2.INIT=8'h40;
  LUT4 rparity_error_s2 (
    .F(rparity_error_6),
    .I0(rstate_Z[1]),
    .I1(rstate_Z[0]),
    .I2(rparity_error_7),
    .I3(n240_9) 
);
defparam rparity_error_s2.INIT=16'hF400;
  LUT3 rshift_7_s2 (
    .F(rshift_7_6),
    .I0(rshift_7_7),
    .I1(lcr[0]),
    .I2(rshift_6_6) 
);
defparam rshift_7_s2.INIT=8'hE0;
  LUT3 rshift_6_s2 (
    .F(rshift_6_6),
    .I0(rshift_7_7),
    .I1(lcr[1]),
    .I2(rshift_4_6) 
);
defparam rshift_6_s2.INIT=8'hE0;
  LUT4 rshift_4_s2 (
    .F(rshift_4_6),
    .I0(n240_8),
    .I1(rshift_7_7),
    .I2(rstate_Z[2]),
    .I3(rshift_4_7) 
);
defparam rshift_4_s2.INIT=16'hCA00;
  LUT4 rf_push_s2 (
    .F(rf_push_6),
    .I0(rstate_Z[3]),
    .I1(n227_5),
    .I2(enable),
    .I3(rf_data_in_0_6) 
);
defparam rf_push_s2.INIT=16'hFF40;
  LUT4 counter_t_9_s3 (
    .F(counter_t_9_5),
    .I0(counter_t_Z[9]),
    .I1(ti_int_4),
    .I2(enable),
    .I3(n352_6) 
);
defparam counter_t_9_s3.INIT=16'hB0FF;
  LUT4 rstate_3_s3 (
    .F(rstate_2_4),
    .I0(rstate_Z[3]),
    .I1(n227_5),
    .I2(rstate_3_6),
    .I3(rstate_3_7) 
);
defparam rstate_3_s3.INIT=16'hBF00;
  LUT4 rcounter16_3_s3 (
    .F(rcounter16_3_7),
    .I0(rstate_Z[2]),
    .I1(rcounter16_3_8),
    .I2(rstate_Z[3]),
    .I3(enable) 
);
defparam rcounter16_3_s3.INIT=16'h1F00;
  LUT4 rshift_5_s3 (
    .F(rshift_5_7),
    .I0(lcr[1]),
    .I1(rstate_Z[2]),
    .I2(lcr[0]),
    .I3(rshift_4_6) 
);
defparam rshift_5_s3.INIT=16'hFE00;
  LUT4 rf_data_in_10_s3 (
    .F(rf_data_in_0_6),
    .I0(rstate_Z[0]),
    .I1(rstate_Z[2]),
    .I2(rf_data_in_10_8),
    .I3(enable) 
);
defparam rf_data_in_10_s3.INIT=16'h1000;
  LUT2 rstate_1_s5 (
    .F(rstate_1_7),
    .I0(rstate_3_6),
    .I1(rstate_3_7) 
);
defparam rstate_1_s5.INIT=4'h4;
  LUT2 rstate_0_s5 (
    .F(rstate_0_7),
    .I0(rstate_0_8),
    .I1(rstate_3_7) 
);
defparam rstate_0_s5.INIT=4'h4;
  LUT2 n185_s21 (
    .F(n185_26),
    .I0(rparity_error),
    .I1(n185_27) 
);
defparam n185_s21.INIT=4'h8;
  LUT2 n183_s21 (
    .F(n183_26),
    .I0(rshift[0]),
    .I1(n185_27) 
);
defparam n183_s21.INIT=4'h8;
  LUT2 n182_s21 (
    .F(n182_26),
    .I0(rshift[1]),
    .I1(n185_27) 
);
defparam n182_s21.INIT=4'h8;
  LUT2 n181_s21 (
    .F(n181_26),
    .I0(rshift[2]),
    .I1(n185_27) 
);
defparam n181_s21.INIT=4'h8;
  LUT2 n180_s21 (
    .F(n180_26),
    .I0(rshift[3]),
    .I1(n185_27) 
);
defparam n180_s21.INIT=4'h8;
  LUT2 n179_s21 (
    .F(n179_26),
    .I0(rshift[4]),
    .I1(n185_27) 
);
defparam n179_s21.INIT=4'h8;
  LUT2 n178_s21 (
    .F(n178_26),
    .I0(rshift[5]),
    .I1(n185_27) 
);
defparam n178_s21.INIT=4'h8;
  LUT2 n177_s21 (
    .F(n177_26),
    .I0(rshift[6]),
    .I1(n185_27) 
);
defparam n177_s21.INIT=4'h8;
  LUT2 n176_s23 (
    .F(n176_28),
    .I0(rshift[7]),
    .I1(n185_27) 
);
defparam n176_s23.INIT=4'h8;
  LUT2 n204_s21 (
    .F(n204_26),
    .I0(rstate_Z[2]),
    .I1(rshift[1]) 
);
defparam n204_s21.INIT=4'h4;
  LUT2 n203_s21 (
    .F(n203_26),
    .I0(rstate_Z[2]),
    .I1(rshift[2]) 
);
defparam n203_s21.INIT=4'h4;
  LUT2 n202_s21 (
    .F(n202_26),
    .I0(rstate_Z[2]),
    .I1(rshift[3]) 
);
defparam n202_s21.INIT=4'h4;
  LUT2 n201_s21 (
    .F(n201_26),
    .I0(rstate_Z[2]),
    .I1(rshift[4]) 
);
defparam n201_s21.INIT=4'h4;
  LUT4 n200_s21 (
    .F(n200_26),
    .I0(rshift[5]),
    .I1(n240_7),
    .I2(rstate_Z[2]),
    .I3(n200_27) 
);
defparam n200_s21.INIT=16'h030A;
  LUT4 n199_s22 (
    .F(n199_27),
    .I0(n240_7),
    .I1(rshift[6]),
    .I2(rstate_Z[2]),
    .I3(lcr[1]) 
);
defparam n199_s22.INIT=16'h0C05;
  LUT4 n198_s23 (
    .F(n198_28),
    .I0(n240_7),
    .I1(rshift[7]),
    .I2(rstate_Z[2]),
    .I3(lcr[0]) 
);
defparam n198_s23.INIT=16'h0C05;
  LUT2 n197_s25 (
    .F(n197_30),
    .I0(rstate_Z[2]),
    .I1(n240_7) 
);
defparam n197_s25.INIT=4'h1;
  LUT2 n174_s45 (
    .F(n174_56),
    .I0(rstate_Z[3]),
    .I1(n174_57) 
);
defparam n174_s45.INIT=4'h4;
  LUT2 n361_s1 (
    .F(n361_5),
    .I0(counter_t_Z_0[0]),
    .I1(n352_6) 
);
defparam n361_s1.INIT=4'h7;
  LUT3 n360_s1 (
    .F(n360_5),
    .I0(counter_t_Z_0[0]),
    .I1(counter_t_Z_0[1]),
    .I2(n352_6) 
);
defparam n360_s1.INIT=8'h9F;
  LUT4 n359_s1 (
    .F(n359_5),
    .I0(counter_t_Z_0[0]),
    .I1(counter_t_Z_0[1]),
    .I2(counter_t_Z_0[2]),
    .I3(n352_6) 
);
defparam n359_s1.INIT=16'hE1FF;
  LUT3 n358_s1 (
    .F(n358_5),
    .I0(n358_6),
    .I1(counter_t_Z_0[3]),
    .I2(n352_6) 
);
defparam n358_s1.INIT=8'h6F;
  LUT3 n357_s1 (
    .F(n357_5),
    .I0(counter_t_Z_0[4]),
    .I1(n357_6),
    .I2(n352_6) 
);
defparam n357_s1.INIT=8'h6F;
  LUT2 n318_s1 (
    .F(n318_5),
    .I0(counter_b[0]),
    .I1(n240_7) 
);
defparam n318_s1.INIT=4'h7;
  LUT3 n317_s1 (
    .F(n317_5),
    .I0(counter_b[0]),
    .I1(counter_b[1]),
    .I2(n240_7) 
);
defparam n317_s1.INIT=8'h9F;
  LUT4 n316_s1 (
    .F(n316_5),
    .I0(counter_b[0]),
    .I1(counter_b[1]),
    .I2(counter_b[2]),
    .I3(n240_7) 
);
defparam n316_s1.INIT=16'hE1FF;
  LUT4 n162_s2 (
    .F(n162_6),
    .I0(n240_7),
    .I1(counter_b_6_9),
    .I2(rframing_error),
    .I3(rstate_Z[3]) 
);
defparam n162_s2.INIT=16'h1000;
  LUT3 n100_s1 (
    .F(n100_4),
    .I0(rshift[5]),
    .I1(rshift[6]),
    .I2(rshift[7]) 
);
defparam n100_s1.INIT=8'h96;
  LUT4 n100_s2 (
    .F(n100_5),
    .I0(rparity),
    .I1(rshift[0]),
    .I2(rshift[1]),
    .I3(rshift[2]) 
);
defparam n100_s2.INIT=16'h9669;
  LUT4 n311_s1 (
    .F(n311_4),
    .I0(lcr[0]),
    .I1(lcr[2]),
    .I2(lcr[3]),
    .I3(lcr[1]) 
);
defparam n311_s1.INIT=16'h0017;
  LUT4 n311_s2 (
    .F(n311_5),
    .I0(counter_b[4]),
    .I1(counter_b[5]),
    .I2(counter_b[6]),
    .I3(n314_4) 
);
defparam n311_s2.INIT=16'h0100;
  LUT3 n312_s1 (
    .F(n312_4),
    .I0(counter_b[4]),
    .I1(counter_b[5]),
    .I2(n314_4) 
);
defparam n312_s1.INIT=8'h10;
  LUT4 n313_s1 (
    .F(n313_4),
    .I0(lcr[0]),
    .I1(lcr[2]),
    .I2(lcr[3]),
    .I3(lcr[1]) 
);
defparam n313_s1.INIT=16'hE817;
  LUT2 n313_s2 (
    .F(n313_5),
    .I0(counter_b[4]),
    .I1(n314_4) 
);
defparam n313_s2.INIT=4'h4;
  LUT4 n314_s1 (
    .F(n314_4),
    .I0(counter_b[0]),
    .I1(counter_b[1]),
    .I2(counter_b[2]),
    .I3(counter_b[3]) 
);
defparam n314_s1.INIT=16'h0001;
  LUT3 n315_s2 (
    .F(n315_5),
    .I0(counter_b[0]),
    .I1(counter_b[1]),
    .I2(counter_b[2]) 
);
defparam n315_s2.INIT=8'h01;
  LUT2 n353_s1 (
    .F(n353_4),
    .I0(counter_t_Z[7]),
    .I1(n354_4) 
);
defparam n353_s1.INIT=4'h4;
  LUT4 n354_s1 (
    .F(n354_4),
    .I0(counter_t_Z_0[4]),
    .I1(counter_t_Z_0[5]),
    .I2(counter_t_Z_0[6]),
    .I3(n357_6) 
);
defparam n354_s1.INIT=16'h0100;
  LUT3 n355_s1 (
    .F(n355_4),
    .I0(counter_t_Z_0[4]),
    .I1(counter_t_Z_0[5]),
    .I2(n357_6) 
);
defparam n355_s1.INIT=8'h10;
  LUT2 n356_s2 (
    .F(n356_5),
    .I0(counter_t_Z_0[4]),
    .I1(n357_6) 
);
defparam n356_s2.INIT=4'h4;
  LUT3 n172_s37 (
    .F(n172_45),
    .I0(rshift_7_7),
    .I1(rstate_Z[2]),
    .I2(rstate_Z[3]) 
);
defparam n172_s37.INIT=8'hE3;
  LUT4 n172_s38 (
    .F(n172_46),
    .I0(rstate_Z[2]),
    .I1(rstate_Z[1]),
    .I2(rstate_Z[3]),
    .I3(n240_8) 
);
defparam n172_s38.INIT=16'h3533;
  LUT3 n173_s37 (
    .F(n173_47),
    .I0(rshift_7_7),
    .I1(rstate_Z[0]),
    .I2(rparity_error_7) 
);
defparam n173_s37.INIT=8'h0E;
  LUT4 n173_s38 (
    .F(n173_48),
    .I0(rshift_7_7),
    .I1(rstate_Z[1]),
    .I2(n173_50),
    .I3(n173_51) 
);
defparam n173_s38.INIT=16'h0B00;
  LUT4 n173_s39 (
    .F(n173_49),
    .I0(rstate_Z[2]),
    .I1(rstate_Z[1]),
    .I2(rstate_Z[3]),
    .I3(n172_44) 
);
defparam n173_s39.INIT=16'h5D4D;
  LUT3 n175_s47 (
    .F(n175_58),
    .I0(n175_63),
    .I1(rstate_Z[3]),
    .I2(rstate_Z[1]) 
);
defparam n175_s47.INIT=8'h40;
  LUT4 n175_s48 (
    .F(n175_59),
    .I0(n240_8),
    .I1(n175_61),
    .I2(rstate_Z[3]),
    .I3(rstate_Z[2]) 
);
defparam n175_s48.INIT=16'h0305;
  LUT3 n188_s31 (
    .F(n188_37),
    .I0(rcounter16[0]),
    .I1(rcounter16[1]),
    .I2(rcounter16[2]) 
);
defparam n188_s31.INIT=8'h01;
  LUT4 n188_s32 (
    .F(n188_38),
    .I0(rframing_error),
    .I1(n175_63),
    .I2(n188_39),
    .I3(n188_40) 
);
defparam n188_s32.INIT=16'h00BF;
  LUT2 n227_s2 (
    .F(n227_5),
    .I0(rstate_Z[1]),
    .I1(rstate_Z[2]) 
);
defparam n227_s2.INIT=4'h1;
  LUT4 n240_s4 (
    .F(n240_8),
    .I0(rcounter16[3]),
    .I1(rcounter16[1]),
    .I2(rcounter16[2]),
    .I3(rcounter16[0]) 
);
defparam n240_s4.INIT=16'h4000;
  LUT3 n240_s5 (
    .F(n240_9),
    .I0(rstate_Z[3]),
    .I1(rstate_Z[2]),
    .I2(enable) 
);
defparam n240_s5.INIT=8'h40;
  LUT3 n241_s2 (
    .F(n241_5),
    .I0(rstate_Z[2]),
    .I1(rstate_Z[3]),
    .I2(rstate_Z[1]) 
);
defparam n241_s2.INIT=8'h10;
  LUT4 rparity_error_s3 (
    .F(rparity_error_7),
    .I0(rbit_counter[2]),
    .I1(lcr[3]),
    .I2(rstate_Z[0]),
    .I3(n92_7) 
);
defparam rparity_error_s3.INIT=16'h1000;
  LUT4 rshift_7_s3 (
    .F(rshift_7_7),
    .I0(rcounter16[0]),
    .I1(rcounter16[1]),
    .I2(rcounter16[2]),
    .I3(rcounter16[3]) 
);
defparam rshift_7_s3.INIT=16'h0001;
  LUT4 rshift_4_s3 (
    .F(rshift_4_7),
    .I0(rstate_Z[0]),
    .I1(rstate_Z[3]),
    .I2(rstate_Z[1]),
    .I3(enable) 
);
defparam rshift_4_s3.INIT=16'h1000;
  LUT2 counter_b_6_s4 (
    .F(counter_b_6_9),
    .I0(counter_b[7]),
    .I1(n311_5) 
);
defparam counter_b_6_s4.INIT=4'h4;
  LUT4 rstate_3_s4 (
    .F(rstate_3_6),
    .I0(rstate_3_8),
    .I1(rstate_Z[0]),
    .I2(rstate_Z[2]),
    .I3(rstate_3_9) 
);
defparam rstate_3_s4.INIT=16'h0017;
  LUT4 rstate_3_s5 (
    .F(rstate_3_7),
    .I0(rstate_3_10),
    .I1(rframing_error),
    .I2(n175_63),
    .I3(enable) 
);
defparam rstate_3_s5.INIT=16'h7F00;
  LUT4 rcounter16_3_s4 (
    .F(rcounter16_3_8),
    .I0(rstate_Z[0]),
    .I1(rframing_error),
    .I2(n175_63),
    .I3(rstate_Z[1]) 
);
defparam rcounter16_3_s4.INIT=16'hEF00;
  LUT4 rf_data_in_10_s4 (
    .F(rf_data_in_10_8),
    .I0(n175_63),
    .I1(rframing_error),
    .I2(rstate_Z[3]),
    .I3(rstate_Z[1]) 
);
defparam rf_data_in_10_s4.INIT=16'h700F;
  LUT4 rstate_0_s6 (
    .F(rstate_0_8),
    .I0(rstate_Z[2]),
    .I1(rstate_Z[0]),
    .I2(rstate_0_9),
    .I3(rstate_Z[3]) 
);
defparam rstate_0_s6.INIT=16'h4001;
  LUT4 n185_s22 (
    .F(n185_27),
    .I0(n240_7),
    .I1(rframing_error),
    .I2(counter_b_6_9),
    .I3(rstate_Z[3]) 
);
defparam n185_s22.INIT=16'h0700;
  LUT2 n200_s22 (
    .F(n200_27),
    .I0(lcr[0]),
    .I1(lcr[1]) 
);
defparam n200_s22.INIT=4'h1;
  LUT4 n174_s46 (
    .F(n174_57),
    .I0(rparity_error_7),
    .I1(rstate_Z[2]),
    .I2(rstate_Z[1]),
    .I3(n173_50) 
);
defparam n174_s46.INIT=16'h4077;
  LUT2 n92_s3 (
    .F(n92_7),
    .I0(rbit_counter[0]),
    .I1(rbit_counter[1]) 
);
defparam n92_s3.INIT=4'h1;
  LUT3 n358_s2 (
    .F(n358_6),
    .I0(counter_t_Z_0[0]),
    .I1(counter_t_Z_0[1]),
    .I2(counter_t_Z_0[2]) 
);
defparam n358_s2.INIT=8'h01;
  LUT4 n357_s2 (
    .F(n357_6),
    .I0(counter_t_Z_0[0]),
    .I1(counter_t_Z_0[1]),
    .I2(counter_t_Z_0[2]),
    .I3(counter_t_Z_0[3]) 
);
defparam n357_s2.INIT=16'h0001;
  LUT4 n173_s40 (
    .F(n173_50),
    .I0(n240_7),
    .I1(rstate_Z[1]),
    .I2(rstate_Z[2]),
    .I3(rstate_Z[0]) 
);
defparam n173_s40.INIT=16'hFDC3;
  LUT3 n173_s41 (
    .F(n173_51),
    .I0(n240_8),
    .I1(rstate_Z[2]),
    .I2(rstate_Z[3]) 
);
defparam n173_s41.INIT=8'h07;
  LUT4 n175_s50 (
    .F(n175_61),
    .I0(rbit_counter[2]),
    .I1(lcr[3]),
    .I2(n92_7),
    .I3(rstate_Z[1]) 
);
defparam n175_s50.INIT=16'hBF00;
  LUT3 n188_s33 (
    .F(n188_39),
    .I0(rstate_Z[0]),
    .I1(rstate_Z[1]),
    .I2(rstate_Z[3]) 
);
defparam n188_s33.INIT=8'h40;
  LUT3 n188_s34 (
    .F(n188_40),
    .I0(rshift_7_7),
    .I1(rstate_Z[3]),
    .I2(n188_41) 
);
defparam n188_s34.INIT=8'h0B;
  LUT4 rstate_3_s6 (
    .F(rstate_3_8),
    .I0(rstate_Z[1]),
    .I1(rstate_Z[3]),
    .I2(rstate_Z[0]),
    .I3(n240_8) 
);
defparam rstate_3_s6.INIT=16'h3F0A;
  LUT4 rstate_3_s7 (
    .F(rstate_3_9),
    .I0(rstate_Z[0]),
    .I1(rstate_Z[3]),
    .I2(rstate_Z[2]),
    .I3(rstate_0_9) 
);
defparam rstate_3_s7.INIT=16'hC5CC;
  LUT4 rstate_3_s8 (
    .F(rstate_3_10),
    .I0(rstate_Z[0]),
    .I1(rstate_Z[2]),
    .I2(rstate_Z[1]),
    .I3(rstate_Z[3]) 
);
defparam rstate_3_s8.INIT=16'h1000;
  LUT4 rstate_0_s7 (
    .F(rstate_0_9),
    .I0(n175_63),
    .I1(rstate_Z[0]),
    .I2(rstate_Z[1]),
    .I3(rshift_7_7) 
);
defparam rstate_0_s7.INIT=16'h320E;
  LUT4 n188_s35 (
    .F(n188_41),
    .I0(rstate_Z[2]),
    .I1(rstate_Z[3]),
    .I2(rstate_Z[1]),
    .I3(rstate_Z[0]) 
);
defparam n188_s35.INIT=16'hD3FE;
  LUT4 rbit_counter_2_s4 (
    .F(rbit_counter_2_9),
    .I0(rbit_counter[2]),
    .I1(rstate_Z[0]),
    .I2(rbit_counter[0]),
    .I3(rbit_counter[1]) 
);
defparam rbit_counter_2_s4.INIT=16'h0004;
  LUT4 n92_s4 (
    .F(n92_9),
    .I0(rbit_counter[2]),
    .I1(rbit_counter[0]),
    .I2(rbit_counter[1]),
    .I3(rstate_Z[0]) 
);
defparam n92_s4.INIT=16'hA9FF;
  LUT4 n352_s2 (
    .F(n352_6),
    .I0(rf_pop),
    .I1(rf_push_pulse_Z),
    .I2(rf_count[4]),
    .I3(overrun_8) 
);
defparam n352_s2.INIT=16'h1011;
  LUT3 n175_s51 (
    .F(n175_63),
    .I0(counter_b[7]),
    .I1(n311_5),
    .I2(n240_7) 
);
defparam n175_s51.INIT=8'hB0;
  LUT3 n184_s23 (
    .F(n184_29),
    .I0(rstate_Z[3]),
    .I1(counter_b[7]),
    .I2(n311_5) 
);
defparam n184_s23.INIT=8'h20;
  LUT4 counter_b_6_s5 (
    .F(counter_b_6_11),
    .I0(counter_b[7]),
    .I1(n311_5),
    .I2(enable),
    .I3(n240_7) 
);
defparam counter_b_6_s5.INIT=16'hB0FF;
  LUT2 rf_push_pulse_Z_s2 (
    .F(rf_push_pulse_Z_7),
    .I0(rf_push_q),
    .I1(rf_push) 
);
defparam rf_push_pulse_Z_s2.INIT=4'hB;
  LUT4 n193_s21 (
    .F(n193_27),
    .I0(rstate_Z[1]),
    .I1(n104_6),
    .I2(n104_7),
    .I3(lcr[4]) 
);
defparam n193_s21.INIT=16'h5044;
  DFFCE rstate_2_s0 (
    .Q(rstate_Z[2]),
    .D(n173_46),
    .CLK(CLK_d),
    .CE(rstate_2_4),
    .CLEAR(n131_6) 
);
  DFFCE rstate_1_s0 (
    .Q(rstate_Z[1]),
    .D(n174_56),
    .CLK(CLK_d),
    .CE(rstate_1_7),
    .CLEAR(n131_6) 
);
  DFFCE rstate_0_s0 (
    .Q(rstate_Z[0]),
    .D(n175_57),
    .CLK(CLK_d),
    .CE(rstate_0_7),
    .CLEAR(n131_6) 
);
  DFFCE rcounter16_3_s0 (
    .Q(rcounter16[3]),
    .D(n188_36),
    .CLK(CLK_d),
    .CE(rcounter16_3_7),
    .CLEAR(n131_6) 
);
  DFFCE rcounter16_2_s0 (
    .Q(rcounter16[2]),
    .D(n189_31),
    .CLK(CLK_d),
    .CE(rcounter16_3_7),
    .CLEAR(n131_6) 
);
  DFFCE rcounter16_1_s0 (
    .Q(rcounter16[1]),
    .D(n190_31),
    .CLK(CLK_d),
    .CE(rcounter16_3_7),
    .CLEAR(n131_6) 
);
  DFFCE rcounter16_0_s0 (
    .Q(rcounter16[0]),
    .D(n191_32),
    .CLK(CLK_d),
    .CE(rcounter16_3_7),
    .CLEAR(n131_6) 
);
  DFFCE rbit_counter_2_s0 (
    .Q(rbit_counter[2]),
    .D(n92_9),
    .CLK(CLK_d),
    .CE(rbit_counter_2_6),
    .CLEAR(n131_6) 
);
  DFFCE rbit_counter_1_s0 (
    .Q(rbit_counter[1]),
    .D(n93_3),
    .CLK(CLK_d),
    .CE(rbit_counter_2_6),
    .CLEAR(n131_6) 
);
  DFFCE rbit_counter_0_s0 (
    .Q(rbit_counter[0]),
    .D(n94_3),
    .CLK(CLK_d),
    .CE(rbit_counter_2_6),
    .CLEAR(n131_6) 
);
  DFFCE rparity_xor_s0 (
    .Q(rparity_xor),
    .D(n100_3),
    .CLK(CLK_d),
    .CE(n227_4),
    .CLEAR(n131_6) 
);
  DFFCE rframing_error_s0 (
    .Q(rframing_error),
    .D(n240_7),
    .CLK(CLK_d),
    .CE(n240_5),
    .CLEAR(n131_6) 
);
  DFFCE rparity_error_s0 (
    .Q(rparity_error),
    .D(n193_27),
    .CLK(CLK_d),
    .CE(rparity_error_6),
    .CLEAR(n131_6) 
);
  DFFCE rparity_s0 (
    .Q(rparity),
    .D(serial_in),
    .CLK(CLK_d),
    .CE(n241_4),
    .CLEAR(n131_6) 
);
  DFFCE rshift_7_s0 (
    .Q(rshift[7]),
    .D(n197_30),
    .CLK(CLK_d),
    .CE(rshift_7_6),
    .CLEAR(n131_6) 
);
  DFFCE rshift_6_s0 (
    .Q(rshift[6]),
    .D(n198_28),
    .CLK(CLK_d),
    .CE(rshift_6_6),
    .CLEAR(n131_6) 
);
  DFFCE rshift_5_s0 (
    .Q(rshift[5]),
    .D(n199_27),
    .CLK(CLK_d),
    .CE(rshift_5_7),
    .CLEAR(n131_6) 
);
  DFFCE rshift_4_s0 (
    .Q(rshift[4]),
    .D(n200_26),
    .CLK(CLK_d),
    .CE(rshift_4_6),
    .CLEAR(n131_6) 
);
  DFFCE rshift_3_s0 (
    .Q(rshift[3]),
    .D(n201_26),
    .CLK(CLK_d),
    .CE(rshift_4_6),
    .CLEAR(n131_6) 
);
  DFFCE rshift_2_s0 (
    .Q(rshift[2]),
    .D(n202_26),
    .CLK(CLK_d),
    .CE(rshift_4_6),
    .CLEAR(n131_6) 
);
  DFFCE rshift_1_s0 (
    .Q(rshift[1]),
    .D(n203_26),
    .CLK(CLK_d),
    .CE(rshift_4_6),
    .CLEAR(n131_6) 
);
  DFFCE rshift_0_s0 (
    .Q(rshift[0]),
    .D(n204_26),
    .CLK(CLK_d),
    .CE(rshift_4_6),
    .CLEAR(n131_6) 
);
  DFFCE rf_push_s0 (
    .Q(rf_push),
    .D(rstate_Z[3]),
    .CLK(CLK_d),
    .CE(rf_push_6),
    .CLEAR(n131_6) 
);
  DFFCE rf_data_in_10_s0 (
    .Q(rf_data_in[10]),
    .D(n176_28),
    .CLK(CLK_d),
    .CE(rf_data_in_0_6),
    .CLEAR(n131_6) 
);
  DFFCE rf_data_in_9_s0 (
    .Q(rf_data_in[9]),
    .D(n177_26),
    .CLK(CLK_d),
    .CE(rf_data_in_0_6),
    .CLEAR(n131_6) 
);
  DFFCE rf_data_in_8_s0 (
    .Q(rf_data_in[8]),
    .D(n178_26),
    .CLK(CLK_d),
    .CE(rf_data_in_0_6),
    .CLEAR(n131_6) 
);
  DFFCE rf_data_in_7_s0 (
    .Q(rf_data_in[7]),
    .D(n179_26),
    .CLK(CLK_d),
    .CE(rf_data_in_0_6),
    .CLEAR(n131_6) 
);
  DFFCE rf_data_in_6_s0 (
    .Q(rf_data_in[6]),
    .D(n180_26),
    .CLK(CLK_d),
    .CE(rf_data_in_0_6),
    .CLEAR(n131_6) 
);
  DFFCE rf_data_in_5_s0 (
    .Q(rf_data_in[5]),
    .D(n181_26),
    .CLK(CLK_d),
    .CE(rf_data_in_0_6),
    .CLEAR(n131_6) 
);
  DFFCE rf_data_in_4_s0 (
    .Q(rf_data_in[4]),
    .D(n182_26),
    .CLK(CLK_d),
    .CE(rf_data_in_0_6),
    .CLEAR(n131_6) 
);
  DFFCE rf_data_in_3_s0 (
    .Q(rf_data_in[3]),
    .D(n183_26),
    .CLK(CLK_d),
    .CE(rf_data_in_0_6),
    .CLEAR(n131_6) 
);
  DFFCE rf_data_in_2_s0 (
    .Q(rf_data_in[2]),
    .D(n184_29),
    .CLK(CLK_d),
    .CE(rf_data_in_0_6),
    .CLEAR(n131_6) 
);
  DFFCE rf_data_in_1_s0 (
    .Q(rf_data_in[1]),
    .D(n185_26),
    .CLK(CLK_d),
    .CE(rf_data_in_0_6),
    .CLEAR(n131_6) 
);
  DFFCE rf_data_in_0_s0 (
    .Q(rf_data_in[0]),
    .D(n162_6),
    .CLK(CLK_d),
    .CE(rf_data_in_0_6),
    .CLEAR(n131_6) 
);
  DFFC rf_push_q_s0 (
    .Q(rf_push_q),
    .D(rf_push),
    .CLK(CLK_d),
    .CLEAR(n131_6) 
);
  DFFCE rstate_3_s0 (
    .Q(rstate_Z[3]),
    .D(n172_44),
    .CLK(CLK_d),
    .CE(rstate_2_4),
    .CLEAR(n131_6) 
);
  DFFCE counter_b_6_s1 (
    .Q(counter_b[6]),
    .D(n312_3),
    .CLK(CLK_d),
    .CE(counter_b_6_11),
    .CLEAR(n131_6) 
);
defparam counter_b_6_s1.INIT=1'b0;
  DFFCE counter_b_5_s1 (
    .Q(counter_b[5]),
    .D(n313_3),
    .CLK(CLK_d),
    .CE(counter_b_6_11),
    .CLEAR(n131_6) 
);
defparam counter_b_5_s1.INIT=1'b0;
  DFFPE counter_b_4_s1 (
    .Q(counter_b[4]),
    .D(n314_3),
    .CLK(CLK_d),
    .CE(counter_b_6_11),
    .PRESET(n131_6) 
);
defparam counter_b_4_s1.INIT=1'b1;
  DFFPE counter_b_3_s1 (
    .Q(counter_b[3]),
    .D(n315_4),
    .CLK(CLK_d),
    .CE(counter_b_6_11),
    .PRESET(n131_6) 
);
defparam counter_b_3_s1.INIT=1'b1;
  DFFPE counter_b_2_s1 (
    .Q(counter_b[2]),
    .D(n316_5),
    .CLK(CLK_d),
    .CE(counter_b_6_11),
    .PRESET(n131_6) 
);
defparam counter_b_2_s1.INIT=1'b1;
  DFFPE counter_b_1_s1 (
    .Q(counter_b[1]),
    .D(n317_5),
    .CLK(CLK_d),
    .CE(counter_b_6_11),
    .PRESET(n131_6) 
);
defparam counter_b_1_s1.INIT=1'b1;
  DFFPE counter_b_0_s1 (
    .Q(counter_b[0]),
    .D(n318_5),
    .CLK(CLK_d),
    .CE(counter_b_6_11),
    .PRESET(n131_6) 
);
defparam counter_b_0_s1.INIT=1'b1;
  DFFPE counter_t_9_s1 (
    .Q(counter_t_Z[9]),
    .D(n352_3),
    .CLK(CLK_d),
    .CE(counter_t_9_5),
    .PRESET(n131_6) 
);
defparam counter_t_9_s1.INIT=1'b1;
  DFFCE counter_t_8_s1 (
    .Q(counter_t_Z[8]),
    .D(n353_3),
    .CLK(CLK_d),
    .CE(counter_t_9_5),
    .CLEAR(n131_6) 
);
defparam counter_t_8_s1.INIT=1'b0;
  DFFCE counter_t_7_s1 (
    .Q(counter_t_Z[7]),
    .D(n354_3),
    .CLK(CLK_d),
    .CE(counter_t_9_5),
    .CLEAR(n131_6) 
);
defparam counter_t_7_s1.INIT=1'b0;
  DFFPE counter_t_6_s1 (
    .Q(counter_t_Z_0[6]),
    .D(n355_3),
    .CLK(CLK_d),
    .CE(counter_t_9_5),
    .PRESET(n131_6) 
);
defparam counter_t_6_s1.INIT=1'b1;
  DFFPE counter_t_5_s1 (
    .Q(counter_t_Z_0[5]),
    .D(n356_4),
    .CLK(CLK_d),
    .CE(counter_t_9_5),
    .PRESET(n131_6) 
);
defparam counter_t_5_s1.INIT=1'b1;
  DFFPE counter_t_4_s1 (
    .Q(counter_t_Z_0[4]),
    .D(n357_5),
    .CLK(CLK_d),
    .CE(counter_t_9_5),
    .PRESET(n131_6) 
);
defparam counter_t_4_s1.INIT=1'b1;
  DFFPE counter_t_3_s1 (
    .Q(counter_t_Z_0[3]),
    .D(n358_5),
    .CLK(CLK_d),
    .CE(counter_t_9_5),
    .PRESET(n131_6) 
);
defparam counter_t_3_s1.INIT=1'b1;
  DFFPE counter_t_2_s1 (
    .Q(counter_t_Z_0[2]),
    .D(n359_5),
    .CLK(CLK_d),
    .CE(counter_t_9_5),
    .PRESET(n131_6) 
);
defparam counter_t_2_s1.INIT=1'b1;
  DFFPE counter_t_1_s1 (
    .Q(counter_t_Z_0[1]),
    .D(n360_5),
    .CLK(CLK_d),
    .CE(counter_t_9_5),
    .PRESET(n131_6) 
);
defparam counter_t_1_s1.INIT=1'b1;
  DFFPE counter_t_0_s1 (
    .Q(counter_t_Z_0[0]),
    .D(n361_5),
    .CLK(CLK_d),
    .CE(counter_t_9_5),
    .PRESET(n131_6) 
);
defparam counter_t_0_s1.INIT=1'b1;
  DFFPE counter_b_7_s1 (
    .Q(counter_b[7]),
    .D(n311_3),
    .CLK(CLK_d),
    .CE(counter_b_6_11),
    .PRESET(n131_6) 
);
defparam counter_b_7_s1.INIT=1'b1;
  uart_rfifo fifo_rx (
    .CLK_d(CLK_d),
    .n131_6(n131_6),
    .rf_push_pulse_Z(rf_push_pulse_Z),
    .rf_push_pulse_Z_7(rf_push_pulse_Z_7),
    .lsr0_4(lsr0_4),
    .rf_pop(rf_pop),
    .rx_reset(rx_reset),
    .rf_push_q(rf_push_q),
    .rf_push(rf_push),
    .lsr_mask_d(lsr_mask_d),
    .lsr_mask_condition(lsr_mask_condition),
    .rf_data_in(rf_data_in[10:0]),
    .rf_overrun(rf_overrun),
    .overrun_8(overrun_8),
    .rf_count(rf_count[4:0]),
    .\fifo[15] (\fifo[15] [2:0]),
    .\fifo[14] (\fifo[14] [2:0]),
    .\fifo[13] (\fifo[13] [2:0]),
    .\fifo[12] (\fifo[12] [2:0]),
    .\fifo[11] (\fifo[11] [2:0]),
    .\fifo[10] (\fifo[10] [2:0]),
    .\fifo[9] (\fifo[9] [2:0]),
    .\fifo[8] (\fifo[8] [2:0]),
    .\fifo[7] (\fifo[7] [2:0]),
    .\fifo[6] (\fifo[6] [2:0]),
    .\fifo[5] (\fifo[5] [2:0]),
    .\fifo[4] (\fifo[4] [2:0]),
    .\fifo[3] (\fifo[3] [2:0]),
    .\fifo[2] (\fifo[2] [2:0]),
    .\fifo[1] (\fifo[1] [2:0]),
    .\fifo[0] (\fifo[0] [2:0]),
    .rf_data_out(rf_data_out[2:0]),
    .rf_data_out_15(rf_data_out_16[10:3])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* uart_receiver */
module uart_regs (
  CLK_d,
  n131_6,
  UART_RX_d,
  ahb_dmem_hwdata,
  conf,
  State,
  ADDR_old,
  UART_TX_d,
  ReadData
)
;
input CLK_d;
input n131_6;
input UART_RX_d;
input [7:0] ahb_dmem_hwdata;
input [2:1] conf;
input [1:0] State;
input [2:0] ADDR_old;
output UART_TX_d;
output [7:0] ReadData;
wire fifo_write;
wire n215_4;
wire lsr5;
wire lsr6;
wire lsr7;
wire n459_3;
wire n460_3;
wire n461_3;
wire n462_3;
wire n463_3;
wire rls_int;
wire rda_int;
wire thre_int;
wire ms_int;
wire ti_int;
wire ier_3_6;
wire lsr0r_8;
wire block_cnt_7_8;
wire ti_int_pnd_8;
wire wb_dat_o_3_26;
wire wb_dat_o_2_26;
wire wb_dat_o_1_25;
wire wb_dat_o_0_25;
wire n403_6;
wire n399_6;
wire n406_6;
wire n552_7;
wire n579_5;
wire n582_5;
wire n237_5;
wire n191_5;
wire n190_5;
wire n302_7;
wire n310_7;
wire n407_5;
wire n409_5;
wire n412_5;
wire n466_5;
wire n465_5;
wire n464_5;
wire dcd_c;
wire ri_c;
wire lsr_mask_condition_5;
wire fifo_write_6;
wire lsr0_4;
wire lsr5_4;
wire lsr5_5;
wire lsr7_4;
wire lsr7_5;
wire lsr7_6;
wire n459_4;
wire n460_4;
wire n461_4;
wire n461_5;
wire n462_4;
wire n463_4;
wire n463_5;
wire rls_int_4;
wire rda_int_4;
wire rda_int_5;
wire ti_int_4;
wire thre_int_pnd_9;
wire n436_5;
wire ReadData_7_6;
wire ReadData_7_7;
wire ReadData_6_6;
wire ReadData_6_7;
wire ReadData_5_7;
wire ReadData_5_8;
wire ReadData_4_6;
wire ReadData_4_7;
wire n405_7;
wire n405_8;
wire n404_7;
wire n402_7;
wire n401_7;
wire n406_7;
wire n408_7;
wire n410_7;
wire n302_8;
wire n302_9;
wire n411_6;
wire lsr5_6;
wire lsr7_7;
wire lsr7_8;
wire lsr7_9;
wire lsr7_10;
wire lsr7_11;
wire lsr7_12;
wire lsr7_13;
wire lsr7_14;
wire lsr7_15;
wire lsr7_16;
wire lsr7_17;
wire lsr7_18;
wire thre_int_pnd_10;
wire ti_int_pnd_10;
wire ReadData_6_8;
wire ReadData_5_9;
wire ReadData_4_8;
wire thre_int_pnd_11;
wire ms_int_pnd_12;
wire n580_7;
wire n581_8;
wire rls_int_pnd_11;
wire n400_8;
wire n436_7;
wire lsr_mask_condition_8;
wire n199_6;
wire n414_7;
wire n413_7;
wire n411_8;
wire n410_9;
wire n408_9;
wire n401_9;
wire n402_9;
wire n404_9;
wire n405_10;
wire ms_int_pnd_14;
wire n187_6;
wire n143_6;
wire lsr0;
wire serial_in;
wire ReadData_6_13;
wire ReadData_7_12;
wire wb_dat_o_3_34;
wire wb_dat_o_3_36;
wire wb_dat_o_2_34;
wire wb_dat_o_2_36;
wire wb_dat_o_1_33;
wire wb_dat_o_0_33;
wire wb_dat_o_0_35;
wire wb_dat_o_0_37;
wire wb_dat_o_1_35;
wire wb_dat_o_1_37;
wire wb_dat_o_2_38;
wire wb_dat_o_3_38;
wire lsr_mask_condition;
wire n259_12;
wire msr_1_12;
wire n259_16;
wire msr_0_12;
wire n342_11;
wire lsr5r_12;
wire n342_15;
wire lsr6r_12;
wire n520_10;
wire n542_10;
wire n542_12;
wire thre_int_pnd_15;
wire ms_int_pnd_18;
wire n103_9;
wire n259_19;
wire fifo_write_12;
wire ReadData_5_15;
wire n547_14;
wire n520_14;
wire ti_int_pnd_12;
wire n459_7;
wire rls_int_pnd_17;
wire lsr7r_10;
wire lsr4r_10;
wire lsr3r_10;
wire lsr2r_10;
wire lsr1r_10;
wire lsr_mask_d;
wire rx_reset;
wire tx_reset;
wire uart_rts_n;
wire uart_dtr_n;
wire tf_push;
wire start_dlc;
wire lsr0_d;
wire lsr1_d;
wire lsr2_d;
wire lsr3_d;
wire lsr4_d;
wire lsr5_d;
wire lsr6_d;
wire lsr7_d;
wire enable;
wire rls_int_d;
wire thre_int_d;
wire ms_int_d;
wire ti_int_d;
wire lsr0r;
wire lsr1r;
wire lsr2r;
wire lsr3r;
wire lsr4r;
wire lsr7r;
wire ti_int_pnd;
wire lsr5r;
wire lsr6r;
wire rls_int_pnd;
wire thre_int_pnd;
wire ms_int_pnd;
wire rf_pop;
wire msi_reset;
wire wb_dat_o_3_22;
wire wb_dat_o_3_24;
wire wb_dat_o_2_22;
wire wb_dat_o_2_24;
wire wb_dat_o_1_21;
wire wb_dat_o_1_23;
wire wb_dat_o_0_21;
wire wb_dat_o_0_23;
wire cts_6;
wire dsr_6;
wire tf_push_3_3;
wire stx_o_tmp;
wire srx_pad;
wire rf_push;
wire rf_push_q;
wire rf_push_pulse_Z;
wire n354_4;
wire rf_overrun;
wire overrun_8;
wire [4:4] block_value;
wire [7:0] lcr;
wire [3:0] ier;
wire [1:0] fcr;
wire [4:2] mcr;
wire [7:0] scratch;
wire [7:0] msr;
wire [1:0] delayed_modem_signals;
wire [15:0] dlc;
wire [3:0] iir;
wire [7:0] block_cnt;
wire [2:0] tstate_Z;
wire [4:0] tf_count;
wire [9:7] counter_t_Z;
wire [4:0] rf_count;
wire [2:0] \fifo[15] ;
wire [2:0] \fifo[14] ;
wire [2:0] \fifo[13] ;
wire [2:0] \fifo[12] ;
wire [2:0] \fifo[11] ;
wire [2:0] \fifo[10] ;
wire [2:0] \fifo[9] ;
wire [2:0] \fifo[8] ;
wire [2:0] \fifo[7] ;
wire [2:0] \fifo[6] ;
wire [2:0] \fifo[5] ;
wire [2:0] \fifo[4] ;
wire [2:0] \fifo[3] ;
wire [2:0] \fifo[2] ;
wire [2:0] \fifo[1] ;
wire [2:0] \fifo[0] ;
wire [2:0] rf_data_out;
wire [10:3] rf_data_out_0;
wire VCC;
wire GND;
  LUT3 fifo_write_s1 (
    .F(fifo_write),
    .I0(lcr[7]),
    .I1(fifo_write_12),
    .I2(fifo_write_6) 
);
defparam fifo_write_s1.INIT=8'h40;
  LUT4 n215_s1 (
    .F(n215_4),
    .I0(State[0]),
    .I1(ADDR_old[1]),
    .I2(lsr_mask_condition_5),
    .I3(conf[2]) 
);
defparam n215_s1.INIT=16'h8000;
  LUT3 lsr5_s0 (
    .F(lsr5),
    .I0(block_cnt[7]),
    .I1(lsr5_4),
    .I2(lsr5_5) 
);
defparam lsr5_s0.INIT=8'h40;
  LUT4 lsr6_s0 (
    .F(lsr6),
    .I0(tstate_Z[0]),
    .I1(tstate_Z[1]),
    .I2(tstate_Z[2]),
    .I3(lsr5) 
);
defparam lsr6_s0.INIT=16'h0100;
  LUT4 lsr7_s0 (
    .F(lsr7),
    .I0(\fifo[15] [2]),
    .I1(lsr7_4),
    .I2(lsr7_5),
    .I3(lsr7_6) 
);
defparam lsr7_s0.INIT=16'hBFFF;
  LUT4 n459_s0 (
    .F(n459_3),
    .I0(n459_4),
    .I1(block_cnt[7]),
    .I2(lsr5_5),
    .I3(n459_7) 
);
defparam n459_s0.INIT=16'hAA3C;
  LUT4 n460_s0 (
    .F(n460_3),
    .I0(n459_4),
    .I1(n460_4),
    .I2(block_cnt[6]),
    .I3(n459_7) 
);
defparam n460_s0.INIT=16'h553C;
  LUT4 n461_s0 (
    .F(n461_3),
    .I0(n461_4),
    .I1(n461_5),
    .I2(block_cnt[5]),
    .I3(n459_7) 
);
defparam n461_s0.INIT=16'hAA3C;
  LUT4 n462_s0 (
    .F(n462_3),
    .I0(block_value[4]),
    .I1(block_cnt[4]),
    .I2(n462_4),
    .I3(n459_7) 
);
defparam n462_s0.INIT=16'hAA3C;
  LUT4 n463_s0 (
    .F(n463_3),
    .I0(n463_4),
    .I1(n463_5),
    .I2(block_cnt[3]),
    .I3(n459_7) 
);
defparam n463_s0.INIT=16'h553C;
  LUT2 rls_int_s0 (
    .F(rls_int),
    .I0(rls_int_4),
    .I1(ier[2]) 
);
defparam rls_int_s0.INIT=4'h4;
  LUT4 rda_int_s0 (
    .F(rda_int),
    .I0(rda_int_4),
    .I1(rda_int_5),
    .I2(rf_count[4]),
    .I3(ier[0]) 
);
defparam rda_int_s0.INIT=16'hF400;
  LUT2 thre_int_s0 (
    .F(thre_int),
    .I0(lsr5r),
    .I1(ier[1]) 
);
defparam thre_int_s0.INIT=4'h8;
  LUT3 ms_int_s0 (
    .F(ms_int),
    .I0(msr[1]),
    .I1(msr[0]),
    .I2(ier[3]) 
);
defparam ms_int_s0.INIT=8'hE0;
  LUT4 ti_int_s0 (
    .F(ti_int),
    .I0(counter_t_Z[9]),
    .I1(lsr0_4),
    .I2(ier[0]),
    .I3(ti_int_4) 
);
defparam ti_int_s0.INIT=16'h1000;
  LUT4 ier_3_s2 (
    .F(ier_3_6),
    .I0(lcr[7]),
    .I1(ADDR_old[1]),
    .I2(lsr_mask_condition_5),
    .I3(fifo_write_6) 
);
defparam ier_3_s2.INIT=16'h1000;
  LUT3 lsr0r_s3 (
    .F(lsr0r_8),
    .I0(lsr0_d),
    .I1(lsr0),
    .I2(n302_7) 
);
defparam lsr0r_s3.INIT=8'h4F;
  LUT4 block_cnt_7_s3 (
    .F(block_cnt_7_8),
    .I0(block_cnt[7]),
    .I1(lsr5_5),
    .I2(enable),
    .I3(n459_7) 
);
defparam block_cnt_7_s3.INIT=16'hFFB0;
  LUT4 ti_int_pnd_s3 (
    .F(ti_int_pnd_8),
    .I0(ti_int),
    .I1(ti_int_d),
    .I2(ti_int_pnd_12),
    .I3(ier[0]) 
);
defparam ti_int_pnd_s3.INIT=16'hF2FF;
  LUT4 ReadData_5_s (
    .F(ReadData[5]),
    .I0(lcr[5]),
    .I1(ReadData_5_15),
    .I2(ReadData_5_7),
    .I3(ReadData_5_8) 
);
defparam ReadData_5_s.INIT=16'h008F;
  LUT4 ReadData_4_s (
    .F(ReadData[4]),
    .I0(lcr[4]),
    .I1(ReadData_5_15),
    .I2(ReadData_4_6),
    .I3(ReadData_4_7) 
);
defparam ReadData_4_s.INIT=16'h008F;
  LUT4 ReadData_3_s2 (
    .F(wb_dat_o_3_26),
    .I0(rf_data_out_0[6]),
    .I1(ier[3]),
    .I2(lcr[7]),
    .I3(lsr_mask_condition_5) 
);
defparam ReadData_3_s2.INIT=16'h0C0A;
  LUT4 ReadData_2_s2 (
    .F(wb_dat_o_2_26),
    .I0(rf_data_out_0[5]),
    .I1(ier[2]),
    .I2(lcr[7]),
    .I3(lsr_mask_condition_5) 
);
defparam ReadData_2_s2.INIT=16'h0C0A;
  LUT4 ReadData_1_s2 (
    .F(wb_dat_o_1_25),
    .I0(rf_data_out_0[4]),
    .I1(ier[1]),
    .I2(lcr[7]),
    .I3(lsr_mask_condition_5) 
);
defparam ReadData_1_s2.INIT=16'h0C0A;
  LUT4 ReadData_0_s2 (
    .F(wb_dat_o_0_25),
    .I0(rf_data_out_0[3]),
    .I1(ier[0]),
    .I2(lcr[7]),
    .I3(lsr_mask_condition_5) 
);
defparam ReadData_0_s2.INIT=16'h0C0A;
  LUT4 n403_s2 (
    .F(n403_6),
    .I0(dlc[10]),
    .I1(n404_7),
    .I2(dlc[11]),
    .I3(n405_8) 
);
defparam n403_s2.INIT=16'hB400;
  LUT4 n399_s2 (
    .F(n399_6),
    .I0(n436_5),
    .I1(dlc[14]),
    .I2(start_dlc),
    .I3(dlc[15]) 
);
defparam n399_s2.INIT=16'h0D00;
  LUT4 n406_s2 (
    .F(n406_6),
    .I0(dlc[7]),
    .I1(n406_7),
    .I2(dlc[8]),
    .I3(n405_8) 
);
defparam n406_s2.INIT=16'hB400;
  LUT3 n552_s3 (
    .F(n552_7),
    .I0(ti_int_d),
    .I1(ti_int_pnd_12),
    .I2(ti_int) 
);
defparam n552_s3.INIT=8'h10;
  LUT3 n579_s1 (
    .F(n579_5),
    .I0(rls_int_pnd),
    .I1(rda_int),
    .I2(ti_int_pnd) 
);
defparam n579_s1.INIT=8'h10;
  LUT3 n582_s1 (
    .F(n582_5),
    .I0(thre_int_pnd),
    .I1(ms_int_pnd),
    .I2(n580_7) 
);
defparam n582_s1.INIT=8'h01;
  LUT3 n237_s1 (
    .F(n237_5),
    .I0(lcr[7]),
    .I1(fifo_write_12),
    .I2(fifo_write_6) 
);
defparam n237_s1.INIT=8'h80;
  LUT2 n191_s1 (
    .F(n191_5),
    .I0(ahb_dmem_hwdata[2]),
    .I1(n187_6) 
);
defparam n191_s1.INIT=4'h8;
  LUT2 n190_s1 (
    .F(n190_5),
    .I0(ahb_dmem_hwdata[1]),
    .I1(n187_6) 
);
defparam n190_s1.INIT=4'h8;
  LUT4 n302_s3 (
    .F(n302_7),
    .I0(rf_push_pulse_Z),
    .I1(n302_8),
    .I2(n302_9),
    .I3(rx_reset) 
);
defparam n302_s3.INIT=16'h00BF;
  LUT2 n310_s3 (
    .F(n310_7),
    .I0(lsr_mask_d),
    .I1(lsr_mask_condition) 
);
defparam n310_s3.INIT=4'hB;
  LUT3 n407_s1 (
    .F(n407_5),
    .I0(start_dlc),
    .I1(dlc[7]),
    .I2(n406_7) 
);
defparam n407_s1.INIT=8'hBE;
  LUT4 n409_s1 (
    .F(n409_5),
    .I0(dlc[4]),
    .I1(n410_7),
    .I2(start_dlc),
    .I3(dlc[5]) 
);
defparam n409_s1.INIT=16'hFBF4;
  LUT4 n412_s1 (
    .F(n412_5),
    .I0(dlc[0]),
    .I1(dlc[1]),
    .I2(dlc[2]),
    .I3(n405_8) 
);
defparam n412_s1.INIT=16'hE1FF;
  LUT2 n466_s1 (
    .F(n466_5),
    .I0(n459_7),
    .I1(block_cnt[0]) 
);
defparam n466_s1.INIT=4'hB;
  LUT3 n465_s1 (
    .F(n465_5),
    .I0(n459_7),
    .I1(block_cnt[0]),
    .I2(block_cnt[1]) 
);
defparam n465_s1.INIT=8'hEB;
  LUT4 n464_s1 (
    .F(n464_5),
    .I0(block_cnt[0]),
    .I1(block_cnt[1]),
    .I2(n459_7),
    .I3(block_cnt[2]) 
);
defparam n464_s1.INIT=16'hFEF1;
  LUT3 UART_TX_d_s (
    .F(UART_TX_d),
    .I0(lcr[6]),
    .I1(stx_o_tmp),
    .I2(mcr[4]) 
);
defparam UART_TX_d_s.INIT=8'hF4;
  LUT2 dcd_c_s2 (
    .F(dcd_c),
    .I0(mcr[3]),
    .I1(mcr[4]) 
);
defparam dcd_c_s2.INIT=4'hB;
  LUT2 ri_c_s2 (
    .F(ri_c),
    .I0(mcr[2]),
    .I1(mcr[4]) 
);
defparam ri_c_s2.INIT=4'hB;
  LUT2 lsr_mask_condition_s2 (
    .F(lsr_mask_condition_5),
    .I0(State[1]),
    .I1(ADDR_old[0]) 
);
defparam lsr_mask_condition_s2.INIT=4'h8;
  LUT3 fifo_write_s3 (
    .F(fifo_write_6),
    .I0(ADDR_old[2]),
    .I1(State[1]),
    .I2(State[0]) 
);
defparam fifo_write_s3.INIT=8'h40;
  LUT2 lsr0_s1 (
    .F(lsr0_4),
    .I0(rf_count[4]),
    .I1(overrun_8) 
);
defparam lsr0_s1.INIT=4'h4;
  LUT4 lsr5_s1 (
    .F(lsr5_4),
    .I0(tf_count[0]),
    .I1(tf_count[1]),
    .I2(tf_count[2]),
    .I3(lsr5_6) 
);
defparam lsr5_s1.INIT=16'h0100;
  LUT4 lsr5_s2 (
    .F(lsr5_5),
    .I0(block_cnt[4]),
    .I1(block_cnt[5]),
    .I2(block_cnt[6]),
    .I3(n462_4) 
);
defparam lsr5_s2.INIT=16'h0100;
  LUT4 lsr7_s1 (
    .F(lsr7_4),
    .I0(lsr7_7),
    .I1(lsr7_8),
    .I2(lsr7_9),
    .I3(lsr7_10) 
);
defparam lsr7_s1.INIT=16'h8000;
  LUT4 lsr7_s2 (
    .F(lsr7_5),
    .I0(lsr7_11),
    .I1(lsr7_12),
    .I2(lsr7_13),
    .I3(lsr7_14) 
);
defparam lsr7_s2.INIT=16'h8000;
  LUT4 lsr7_s3 (
    .F(lsr7_6),
    .I0(lsr7_15),
    .I1(lsr7_16),
    .I2(lsr7_17),
    .I3(lsr7_18) 
);
defparam lsr7_s3.INIT=16'h8000;
  LUT4 n459_s1 (
    .F(n459_4),
    .I0(lcr[0]),
    .I1(lcr[2]),
    .I2(lcr[3]),
    .I3(lcr[1]) 
);
defparam n459_s1.INIT=16'hFE80;
  LUT3 n460_s1 (
    .F(n460_4),
    .I0(block_cnt[4]),
    .I1(block_cnt[5]),
    .I2(n462_4) 
);
defparam n460_s1.INIT=8'h10;
  LUT4 n461_s1 (
    .F(n461_4),
    .I0(lcr[0]),
    .I1(lcr[2]),
    .I2(lcr[1]),
    .I3(lcr[3]) 
);
defparam n461_s1.INIT=16'h871E;
  LUT2 n461_s2 (
    .F(n461_5),
    .I0(block_cnt[4]),
    .I1(n462_4) 
);
defparam n461_s2.INIT=4'h4;
  LUT4 n462_s1 (
    .F(n462_4),
    .I0(block_cnt[0]),
    .I1(block_cnt[1]),
    .I2(block_cnt[2]),
    .I3(block_cnt[3]) 
);
defparam n462_s1.INIT=16'h0001;
  LUT3 n463_s1 (
    .F(n463_4),
    .I0(lcr[0]),
    .I1(lcr[1]),
    .I2(lcr[2]) 
);
defparam n463_s1.INIT=8'h10;
  LUT3 n463_s2 (
    .F(n463_5),
    .I0(block_cnt[0]),
    .I1(block_cnt[1]),
    .I2(block_cnt[2]) 
);
defparam n463_s2.INIT=8'h01;
  LUT4 rls_int_s1 (
    .F(rls_int_4),
    .I0(lsr1r),
    .I1(lsr2r),
    .I2(lsr3r),
    .I3(lsr4r) 
);
defparam rls_int_s1.INIT=16'h0001;
  LUT4 rda_int_s1 (
    .F(rda_int_4),
    .I0(fcr[0]),
    .I1(fcr[1]),
    .I2(rf_count[1]),
    .I3(overrun_8) 
);
defparam rda_int_s1.INIT=16'h0F08;
  LUT4 rda_int_s2 (
    .F(rda_int_5),
    .I0(rf_count[3]),
    .I1(rf_count[2]),
    .I2(fcr[1]),
    .I3(fcr[0]) 
);
defparam rda_int_s2.INIT=16'h8EAF;
  LUT3 ti_int_s1 (
    .F(ti_int_4),
    .I0(counter_t_Z[7]),
    .I1(counter_t_Z[8]),
    .I2(n354_4) 
);
defparam ti_int_s1.INIT=8'h10;
  LUT3 thre_int_pnd_s4 (
    .F(thre_int_pnd_9),
    .I0(thre_int_pnd_10),
    .I1(fifo_write),
    .I2(ier[1]) 
);
defparam thre_int_pnd_s4.INIT=8'h10;
  LUT2 n436_s2 (
    .F(n436_5),
    .I0(dlc[13]),
    .I1(n401_7) 
);
defparam n436_s2.INIT=4'h4;
  LUT4 ReadData_7_s0 (
    .F(ReadData_7_6),
    .I0(lsr_mask_condition_5),
    .I1(lsr7r),
    .I2(ReadData_7_12),
    .I3(conf[1]) 
);
defparam ReadData_7_s0.INIT=16'h0F77;
  LUT4 ReadData_7_s1 (
    .F(ReadData_7_7),
    .I0(rf_data_out_0[10]),
    .I1(lsr_mask_condition_5),
    .I2(lcr[7]),
    .I3(conf[1]) 
);
defparam ReadData_7_s1.INIT=16'hF332;
  LUT4 ReadData_6_s0 (
    .F(ReadData_6_6),
    .I0(lcr[6]),
    .I1(ReadData_6_8),
    .I2(conf[1]),
    .I3(lsr_mask_condition_5) 
);
defparam ReadData_6_s0.INIT=16'hA0FC;
  LUT4 ReadData_6_s1 (
    .F(ReadData_6_7),
    .I0(lsr6r),
    .I1(ReadData_6_13),
    .I2(conf[1]),
    .I3(lsr_mask_condition_5) 
);
defparam ReadData_6_s1.INIT=16'hC53F;
  LUT4 ReadData_5_s1 (
    .F(ReadData_5_7),
    .I0(rf_data_out_0[8]),
    .I1(lcr[7]),
    .I2(fifo_write_12),
    .I3(conf[2]) 
);
defparam ReadData_5_s1.INIT=16'h001F;
  LUT4 ReadData_5_s2 (
    .F(ReadData_5_8),
    .I0(ADDR_old[0]),
    .I1(msr[5]),
    .I2(ReadData_5_9),
    .I3(conf[2]) 
);
defparam ReadData_5_s2.INIT=16'h1F00;
  LUT4 ReadData_4_s0 (
    .F(ReadData_4_6),
    .I0(rf_data_out_0[7]),
    .I1(lcr[7]),
    .I2(fifo_write_12),
    .I3(conf[2]) 
);
defparam ReadData_4_s0.INIT=16'h001F;
  LUT4 ReadData_4_s1 (
    .F(ReadData_4_7),
    .I0(ADDR_old[0]),
    .I1(msr[4]),
    .I2(ReadData_4_8),
    .I3(conf[2]) 
);
defparam ReadData_4_s1.INIT=16'h1F00;
  LUT3 n405_s3 (
    .F(n405_7),
    .I0(dlc[7]),
    .I1(dlc[8]),
    .I2(n406_7) 
);
defparam n405_s3.INIT=8'h10;
  LUT2 n405_s4 (
    .F(n405_8),
    .I0(start_dlc),
    .I1(n436_7) 
);
defparam n405_s4.INIT=4'h1;
  LUT4 n404_s3 (
    .F(n404_7),
    .I0(dlc[7]),
    .I1(dlc[8]),
    .I2(dlc[9]),
    .I3(n406_7) 
);
defparam n404_s3.INIT=16'h0100;
  LUT3 n402_s3 (
    .F(n402_7),
    .I0(dlc[10]),
    .I1(dlc[11]),
    .I2(n404_7) 
);
defparam n402_s3.INIT=8'h10;
  LUT4 n401_s3 (
    .F(n401_7),
    .I0(dlc[10]),
    .I1(dlc[11]),
    .I2(dlc[12]),
    .I3(n404_7) 
);
defparam n401_s3.INIT=16'h0100;
  LUT4 n406_s3 (
    .F(n406_7),
    .I0(dlc[4]),
    .I1(dlc[5]),
    .I2(dlc[6]),
    .I3(n410_7) 
);
defparam n406_s3.INIT=16'h0100;
  LUT3 n408_s3 (
    .F(n408_7),
    .I0(dlc[4]),
    .I1(dlc[5]),
    .I2(n410_7) 
);
defparam n408_s3.INIT=8'h10;
  LUT4 n410_s3 (
    .F(n410_7),
    .I0(dlc[0]),
    .I1(dlc[1]),
    .I2(dlc[2]),
    .I3(dlc[3]) 
);
defparam n410_s3.INIT=16'h0001;
  LUT3 n302_s4 (
    .F(n302_8),
    .I0(rf_count[4]),
    .I1(rf_count[0]),
    .I2(rf_pop) 
);
defparam n302_s4.INIT=8'h40;
  LUT3 n302_s5 (
    .F(n302_9),
    .I0(rf_count[1]),
    .I1(rf_count[2]),
    .I2(rf_count[3]) 
);
defparam n302_s5.INIT=8'h01;
  LUT3 n411_s2 (
    .F(n411_6),
    .I0(dlc[0]),
    .I1(dlc[1]),
    .I2(dlc[2]) 
);
defparam n411_s2.INIT=8'h01;
  LUT2 lsr5_s3 (
    .F(lsr5_6),
    .I0(tf_count[3]),
    .I1(tf_count[4]) 
);
defparam lsr5_s3.INIT=4'h1;
  LUT4 lsr7_s4 (
    .F(lsr7_7),
    .I0(\fifo[14] [1]),
    .I1(\fifo[14] [2]),
    .I2(\fifo[15] [0]),
    .I3(\fifo[15] [1]) 
);
defparam lsr7_s4.INIT=16'h0001;
  LUT4 lsr7_s5 (
    .F(lsr7_8),
    .I0(\fifo[13] [0]),
    .I1(\fifo[13] [1]),
    .I2(\fifo[13] [2]),
    .I3(\fifo[14] [0]) 
);
defparam lsr7_s5.INIT=16'h0001;
  LUT4 lsr7_s6 (
    .F(lsr7_9),
    .I0(\fifo[11] [2]),
    .I1(\fifo[12] [0]),
    .I2(\fifo[12] [1]),
    .I3(\fifo[12] [2]) 
);
defparam lsr7_s6.INIT=16'h0001;
  LUT4 lsr7_s7 (
    .F(lsr7_10),
    .I0(\fifo[10] [1]),
    .I1(\fifo[10] [2]),
    .I2(\fifo[11] [0]),
    .I3(\fifo[11] [1]) 
);
defparam lsr7_s7.INIT=16'h0001;
  LUT4 lsr7_s8 (
    .F(lsr7_11),
    .I0(\fifo[3] [2]),
    .I1(\fifo[4] [0]),
    .I2(\fifo[4] [1]),
    .I3(\fifo[4] [2]) 
);
defparam lsr7_s8.INIT=16'h0001;
  LUT4 lsr7_s9 (
    .F(lsr7_12),
    .I0(\fifo[2] [1]),
    .I1(\fifo[2] [2]),
    .I2(\fifo[3] [0]),
    .I3(\fifo[3] [1]) 
);
defparam lsr7_s9.INIT=16'h0001;
  LUT4 lsr7_s10 (
    .F(lsr7_13),
    .I0(\fifo[1] [1]),
    .I1(\fifo[0] [2]),
    .I2(\fifo[1] [2]),
    .I3(\fifo[2] [0]) 
);
defparam lsr7_s10.INIT=16'h0001;
  LUT4 lsr7_s11 (
    .F(lsr7_14),
    .I0(rf_overrun),
    .I1(\fifo[0] [0]),
    .I2(\fifo[1] [0]),
    .I3(\fifo[0] [1]) 
);
defparam lsr7_s11.INIT=16'h0001;
  LUT4 lsr7_s12 (
    .F(lsr7_15),
    .I0(\fifo[9] [0]),
    .I1(\fifo[9] [1]),
    .I2(\fifo[9] [2]),
    .I3(\fifo[10] [0]) 
);
defparam lsr7_s12.INIT=16'h0001;
  LUT4 lsr7_s13 (
    .F(lsr7_16),
    .I0(\fifo[7] [2]),
    .I1(\fifo[8] [0]),
    .I2(\fifo[8] [1]),
    .I3(\fifo[8] [2]) 
);
defparam lsr7_s13.INIT=16'h0001;
  LUT4 lsr7_s14 (
    .F(lsr7_17),
    .I0(\fifo[6] [1]),
    .I1(\fifo[6] [2]),
    .I2(\fifo[7] [0]),
    .I3(\fifo[7] [1]) 
);
defparam lsr7_s14.INIT=16'h0001;
  LUT4 lsr7_s15 (
    .F(lsr7_18),
    .I0(\fifo[5] [0]),
    .I1(\fifo[5] [1]),
    .I2(\fifo[5] [2]),
    .I3(\fifo[6] [0]) 
);
defparam lsr7_s15.INIT=16'h0001;
  LUT4 thre_int_pnd_s5 (
    .F(thre_int_pnd_10),
    .I0(ADDR_old[0]),
    .I1(conf[1]),
    .I2(ti_int_pnd_10),
    .I3(thre_int_pnd_11) 
);
defparam thre_int_pnd_s5.INIT=16'h4000;
  LUT4 ti_int_pnd_s5 (
    .F(ti_int_pnd_10),
    .I0(lcr[7]),
    .I1(State[0]),
    .I2(ADDR_old[2]),
    .I3(State[1]) 
);
defparam ti_int_pnd_s5.INIT=16'h0100;
  LUT2 ReadData_6_s2 (
    .F(ReadData_6_8),
    .I0(lcr[7]),
    .I1(rf_data_out_0[9]) 
);
defparam ReadData_6_s2.INIT=4'h4;
  LUT4 ReadData_5_s3 (
    .F(ReadData_5_9),
    .I0(scratch[5]),
    .I1(lsr5r),
    .I2(ADDR_old[0]),
    .I3(ADDR_old[1]) 
);
defparam ReadData_5_s3.INIT=16'hAFC0;
  LUT4 ReadData_4_s2 (
    .F(ReadData_4_8),
    .I0(scratch[4]),
    .I1(lsr4r),
    .I2(ADDR_old[0]),
    .I3(ADDR_old[1]) 
);
defparam ReadData_4_s2.INIT=16'hAFC0;
  LUT4 thre_int_pnd_s6 (
    .F(thre_int_pnd_11),
    .I0(iir[0]),
    .I1(iir[2]),
    .I2(iir[3]),
    .I3(iir[1]) 
);
defparam thre_int_pnd_s6.INIT=16'h0100;
  LUT4 ms_int_pnd_s6 (
    .F(ms_int_pnd_12),
    .I0(ms_int_d),
    .I1(msr[1]),
    .I2(msr[0]),
    .I3(ier[3]) 
);
defparam ms_int_pnd_s6.INIT=16'h5400;
  LUT3 n580_s2 (
    .F(n580_7),
    .I0(rls_int_pnd),
    .I1(ti_int_pnd),
    .I2(rda_int) 
);
defparam n580_s2.INIT=8'hFE;
  LUT4 n581_s3 (
    .F(n581_8),
    .I0(thre_int_pnd),
    .I1(ti_int_pnd),
    .I2(rda_int),
    .I3(rls_int_pnd) 
);
defparam n581_s3.INIT=16'hFF02;
  LUT3 rls_int_pnd_s5 (
    .F(rls_int_pnd_11),
    .I0(rls_int_d),
    .I1(rls_int_4),
    .I2(ier[2]) 
);
defparam rls_int_pnd_s5.INIT=8'h10;
  LUT4 n400_s3 (
    .F(n400_8),
    .I0(dlc[14]),
    .I1(dlc[13]),
    .I2(n401_7),
    .I3(n405_8) 
);
defparam n400_s3.INIT=16'h9A00;
  LUT4 n436_s3 (
    .F(n436_7),
    .I0(dlc[14]),
    .I1(dlc[15]),
    .I2(dlc[13]),
    .I3(n401_7) 
);
defparam n436_s3.INIT=16'h0100;
  LUT3 block_value_4_s14 (
    .F(block_value[4]),
    .I0(lcr[3]),
    .I1(lcr[0]),
    .I2(lcr[2]) 
);
defparam block_value_4_s14.INIT=8'h69;
  LUT4 lsr_mask_condition_s4 (
    .F(lsr_mask_condition_8),
    .I0(lcr[7]),
    .I1(State[0]),
    .I2(State[1]),
    .I3(ADDR_old[2]) 
);
defparam lsr_mask_condition_s4.INIT=16'h1000;
  LUT4 ReadData_6_s4 (
    .F(ReadData[6]),
    .I0(ReadData_6_6),
    .I1(ReadData_6_7),
    .I2(State[1]),
    .I3(ADDR_old[2]) 
);
defparam ReadData_6_s4.INIT=16'h3AAA;
  LUT4 ReadData_7_s3 (
    .F(ReadData[7]),
    .I0(ReadData_7_6),
    .I1(ReadData_7_7),
    .I2(State[1]),
    .I3(ADDR_old[2]) 
);
defparam ReadData_7_s3.INIT=16'h5CCC;
  LUT4 n199_s2 (
    .F(n199_6),
    .I0(State[0]),
    .I1(State[1]),
    .I2(ADDR_old[2]),
    .I3(fifo_write_12) 
);
defparam n199_s2.INIT=16'h8000;
  LUT3 n414_s2 (
    .F(n414_7),
    .I0(dlc[0]),
    .I1(start_dlc),
    .I2(n436_7) 
);
defparam n414_s2.INIT=8'hFD;
  LUT4 n413_s2 (
    .F(n413_7),
    .I0(dlc[0]),
    .I1(dlc[1]),
    .I2(start_dlc),
    .I3(n436_7) 
);
defparam n413_s2.INIT=16'hFFF9;
  LUT4 n411_s3 (
    .F(n411_8),
    .I0(n411_6),
    .I1(dlc[3]),
    .I2(start_dlc),
    .I3(n436_7) 
);
defparam n411_s3.INIT=16'hFFF6;
  LUT4 n410_s4 (
    .F(n410_9),
    .I0(dlc[4]),
    .I1(n410_7),
    .I2(start_dlc),
    .I3(n436_7) 
);
defparam n410_s4.INIT=16'h0006;
  LUT4 n408_s4 (
    .F(n408_9),
    .I0(n408_7),
    .I1(dlc[6]),
    .I2(start_dlc),
    .I3(n436_7) 
);
defparam n408_s4.INIT=16'h0006;
  LUT4 n401_s4 (
    .F(n401_9),
    .I0(dlc[13]),
    .I1(n401_7),
    .I2(start_dlc),
    .I3(n436_7) 
);
defparam n401_s4.INIT=16'h0006;
  LUT4 n402_s4 (
    .F(n402_9),
    .I0(n402_7),
    .I1(dlc[12]),
    .I2(start_dlc),
    .I3(n436_7) 
);
defparam n402_s4.INIT=16'h0006;
  LUT4 n404_s4 (
    .F(n404_9),
    .I0(dlc[10]),
    .I1(n404_7),
    .I2(start_dlc),
    .I3(n436_7) 
);
defparam n404_s4.INIT=16'h0006;
  LUT4 n405_s5 (
    .F(n405_10),
    .I0(n405_7),
    .I1(dlc[9]),
    .I2(start_dlc),
    .I3(n436_7) 
);
defparam n405_s5.INIT=16'h0006;
  LUT4 ms_int_pnd_s7 (
    .F(ms_int_pnd_14),
    .I0(ADDR_old[0]),
    .I1(lsr_mask_condition_8),
    .I2(State[1]),
    .I3(ADDR_old[1]) 
);
defparam ms_int_pnd_s7.INIT=16'h4000;
  LUT4 n187_s2 (
    .F(n187_6),
    .I0(ADDR_old[0]),
    .I1(State[1]),
    .I2(ADDR_old[1]),
    .I3(fifo_write_6) 
);
defparam n187_s2.INIT=16'h4000;
  LUT4 n143_s2 (
    .F(n143_6),
    .I0(ADDR_old[0]),
    .I1(State[1]),
    .I2(ADDR_old[1]),
    .I3(fifo_write_6) 
);
defparam n143_s2.INIT=16'h8000;
  LUT4 lsr0_s3 (
    .F(lsr0),
    .I0(rf_push_q),
    .I1(rf_push),
    .I2(rf_count[4]),
    .I3(overrun_8) 
);
defparam lsr0_s3.INIT=16'h0400;
  LUT4 serial_in_s1 (
    .F(serial_in),
    .I0(lcr[6]),
    .I1(stx_o_tmp),
    .I2(srx_pad),
    .I3(mcr[4]) 
);
defparam serial_in_s1.INIT=16'h44F0;
  LUT4 ReadData_6_s5 (
    .F(ReadData_6_13),
    .I0(msr[6]),
    .I1(scratch[6]),
    .I2(State[1]),
    .I3(ADDR_old[0]) 
);
defparam ReadData_6_s5.INIT=16'h3AAA;
  LUT4 ReadData_7_s4 (
    .F(ReadData_7_12),
    .I0(msr[7]),
    .I1(scratch[7]),
    .I2(State[1]),
    .I3(ADDR_old[0]) 
);
defparam ReadData_7_s4.INIT=16'hCAAA;
  LUT3 ReadData_3_s4 (
    .F(wb_dat_o_3_34),
    .I0(lsr3r),
    .I1(State[1]),
    .I2(ADDR_old[0]) 
);
defparam ReadData_3_s4.INIT=8'h80;
  LUT3 ReadData_3_s5 (
    .F(wb_dat_o_3_36),
    .I0(scratch[3]),
    .I1(State[1]),
    .I2(ADDR_old[0]) 
);
defparam ReadData_3_s5.INIT=8'h80;
  LUT3 ReadData_2_s4 (
    .F(wb_dat_o_2_34),
    .I0(lsr2r),
    .I1(State[1]),
    .I2(ADDR_old[0]) 
);
defparam ReadData_2_s4.INIT=8'h80;
  LUT3 ReadData_2_s5 (
    .F(wb_dat_o_2_36),
    .I0(scratch[2]),
    .I1(State[1]),
    .I2(ADDR_old[0]) 
);
defparam ReadData_2_s5.INIT=8'h80;
  LUT3 ReadData_1_s4 (
    .F(wb_dat_o_1_33),
    .I0(lsr1r),
    .I1(State[1]),
    .I2(ADDR_old[0]) 
);
defparam ReadData_1_s4.INIT=8'h80;
  LUT3 ReadData_0_s4 (
    .F(wb_dat_o_0_33),
    .I0(lsr0r),
    .I1(State[1]),
    .I2(ADDR_old[0]) 
);
defparam ReadData_0_s4.INIT=8'h80;
  LUT4 ReadData_0_s5 (
    .F(wb_dat_o_0_35),
    .I0(scratch[0]),
    .I1(msr[0]),
    .I2(State[1]),
    .I3(ADDR_old[0]) 
);
defparam ReadData_0_s5.INIT=16'hACCC;
  LUT4 ReadData_0_s3 (
    .F(wb_dat_o_0_37),
    .I0(lcr[0]),
    .I1(iir[0]),
    .I2(State[1]),
    .I3(ADDR_old[0]) 
);
defparam ReadData_0_s3.INIT=16'hACCC;
  LUT4 ReadData_1_s5 (
    .F(wb_dat_o_1_35),
    .I0(scratch[1]),
    .I1(msr[1]),
    .I2(State[1]),
    .I3(ADDR_old[0]) 
);
defparam ReadData_1_s5.INIT=16'hACCC;
  LUT4 ReadData_1_s3 (
    .F(wb_dat_o_1_37),
    .I0(lcr[1]),
    .I1(iir[1]),
    .I2(State[1]),
    .I3(ADDR_old[0]) 
);
defparam ReadData_1_s3.INIT=16'hACCC;
  LUT4 ReadData_2_s3 (
    .F(wb_dat_o_2_38),
    .I0(lcr[2]),
    .I1(iir[2]),
    .I2(State[1]),
    .I3(ADDR_old[0]) 
);
defparam ReadData_2_s3.INIT=16'hACCC;
  LUT4 ReadData_3_s3 (
    .F(wb_dat_o_3_38),
    .I0(lcr[3]),
    .I1(iir[3]),
    .I2(State[1]),
    .I3(ADDR_old[0]) 
);
defparam ReadData_3_s3.INIT=16'hACCC;
  LUT4 lsr_mask_condition_s5 (
    .F(lsr_mask_condition),
    .I0(ADDR_old[1]),
    .I1(State[1]),
    .I2(ADDR_old[0]),
    .I3(lsr_mask_condition_8) 
);
defparam lsr_mask_condition_s5.INIT=16'h4000;
  LUT3 n259_s7 (
    .F(n259_12),
    .I0(msr_1_12),
    .I1(msr[1]),
    .I2(msi_reset) 
);
defparam n259_s7.INIT=8'h0E;
  LUT3 msr_1_s5 (
    .F(msr_1_12),
    .I0(msi_reset),
    .I1(uart_dtr_n),
    .I2(delayed_modem_signals[1]) 
);
defparam msr_1_s5.INIT=8'hEB;
  LUT3 n259_s9 (
    .F(n259_16),
    .I0(msr_0_12),
    .I1(msi_reset),
    .I2(msr[0]) 
);
defparam n259_s9.INIT=8'h32;
  LUT3 msr_0_s5 (
    .F(msr_0_12),
    .I0(msi_reset),
    .I1(uart_rts_n),
    .I2(delayed_modem_signals[0]) 
);
defparam msr_0_s5.INIT=8'hEB;
  LUT3 n342_s6 (
    .F(n342_11),
    .I0(lsr5r_12),
    .I1(lsr5r),
    .I2(fifo_write) 
);
defparam n342_s6.INIT=8'h0E;
  LUT3 lsr5r_s5 (
    .F(lsr5r_12),
    .I0(fifo_write),
    .I1(lsr5_d),
    .I2(lsr5) 
);
defparam lsr5r_s5.INIT=8'hBA;
  LUT3 n342_s8 (
    .F(n342_15),
    .I0(lsr6r_12),
    .I1(fifo_write),
    .I2(lsr6r) 
);
defparam n342_s8.INIT=8'h32;
  LUT3 lsr6r_s5 (
    .F(lsr6r_12),
    .I0(fifo_write),
    .I1(lsr6_d),
    .I2(lsr6) 
);
defparam lsr6r_s5.INIT=8'hBA;
  LUT3 n520_s5 (
    .F(n520_10),
    .I0(n520_14),
    .I1(rls_int_pnd_17),
    .I2(rls_int_pnd) 
);
defparam n520_s5.INIT=8'hBA;
  LUT3 n542_s5 (
    .F(n542_10),
    .I0(n542_12),
    .I1(thre_int_pnd_15),
    .I2(thre_int_pnd) 
);
defparam n542_s5.INIT=8'hBA;
  LUT3 n542_s6 (
    .F(n542_12),
    .I0(lsr5r),
    .I1(thre_int_d),
    .I2(thre_int_pnd_9) 
);
defparam n542_s6.INIT=8'h20;
  LUT3 thre_int_pnd_s8 (
    .F(thre_int_pnd_15),
    .I0(lsr5r),
    .I1(thre_int_d),
    .I2(thre_int_pnd_9) 
);
defparam thre_int_pnd_s8.INIT=8'h2F;
  LUT3 ms_int_pnd_s9 (
    .F(ms_int_pnd_18),
    .I0(ms_int_pnd_14),
    .I1(ms_int_pnd_12),
    .I2(ier[3]) 
);
defparam ms_int_pnd_s9.INIT=8'hEF;
  LUT2 n103_s4 (
    .F(n103_9),
    .I0(rf_pop),
    .I1(ti_int_pnd_12) 
);
defparam n103_s4.INIT=4'h4;
  LUT2 n259_s10 (
    .F(n259_19),
    .I0(msi_reset),
    .I1(ms_int_pnd_14) 
);
defparam n259_s10.INIT=4'h4;
  LUT3 fifo_write_s6 (
    .F(fifo_write_12),
    .I0(State[1]),
    .I1(ADDR_old[0]),
    .I2(ADDR_old[1]) 
);
defparam fifo_write_s6.INIT=8'h57;
  LUT3 ReadData_5_s6 (
    .F(ReadData_5_15),
    .I0(State[1]),
    .I1(ADDR_old[0]),
    .I2(ADDR_old[1]) 
);
defparam ReadData_5_s6.INIT=8'h80;
  LUT4 n547_s7 (
    .F(n547_14),
    .I0(ms_int_pnd_18),
    .I1(ms_int_pnd_14),
    .I2(ms_int_pnd_12),
    .I3(ms_int_pnd) 
);
defparam n547_s7.INIT=16'h7530;
  LUT4 n520_s7 (
    .F(n520_14),
    .I0(n310_7),
    .I1(rls_int_d),
    .I2(rls_int_4),
    .I3(ier[2]) 
);
defparam n520_s7.INIT=16'h0200;
  LUT4 ti_int_pnd_s6 (
    .F(ti_int_pnd_12),
    .I0(State[1]),
    .I1(ADDR_old[0]),
    .I2(ADDR_old[1]),
    .I3(ti_int_pnd_10) 
);
defparam ti_int_pnd_s6.INIT=16'h5700;
  LUT4 n459_s3 (
    .F(n459_7),
    .I0(lsr5r),
    .I1(lcr[7]),
    .I2(fifo_write_12),
    .I3(fifo_write_6) 
);
defparam n459_s3.INIT=16'h2000;
  LUT4 rls_int_pnd_s8 (
    .F(rls_int_pnd_17),
    .I0(lsr_mask_d),
    .I1(lsr_mask_condition),
    .I2(rls_int_pnd_11),
    .I3(ier[2]) 
);
defparam rls_int_pnd_s8.INIT=16'hF4FF;
  LUT4 lsr7r_s4 (
    .F(lsr7r_10),
    .I0(lsr7_d),
    .I1(lsr7),
    .I2(lsr_mask_d),
    .I3(lsr_mask_condition) 
);
defparam lsr7r_s4.INIT=16'h4F44;
  LUT4 lsr4r_s4 (
    .F(lsr4r_10),
    .I0(lsr4_d),
    .I1(rf_data_out[2]),
    .I2(lsr_mask_d),
    .I3(lsr_mask_condition) 
);
defparam lsr4r_s4.INIT=16'h4F44;
  LUT4 lsr3r_s4 (
    .F(lsr3r_10),
    .I0(lsr3_d),
    .I1(rf_data_out[0]),
    .I2(lsr_mask_d),
    .I3(lsr_mask_condition) 
);
defparam lsr3r_s4.INIT=16'h4F44;
  LUT4 lsr2r_s4 (
    .F(lsr2r_10),
    .I0(lsr2_d),
    .I1(rf_data_out[1]),
    .I2(lsr_mask_d),
    .I3(lsr_mask_condition) 
);
defparam lsr2r_s4.INIT=16'h4F44;
  LUT4 lsr1r_s4 (
    .F(lsr1r_10),
    .I0(lsr1_d),
    .I1(rf_overrun),
    .I2(lsr_mask_d),
    .I3(lsr_mask_condition) 
);
defparam lsr1r_s4.INIT=16'h4F44;
  DFFC lsr_mask_d_s0 (
    .Q(lsr_mask_d),
    .D(lsr_mask_condition),
    .CLK(CLK_d),
    .CLEAR(n131_6) 
);
  DFFCE lcr_7_s0 (
    .Q(lcr[7]),
    .D(ahb_dmem_hwdata[7]),
    .CLK(CLK_d),
    .CE(n143_6),
    .CLEAR(n131_6) 
);
  DFFCE lcr_6_s0 (
    .Q(lcr[6]),
    .D(ahb_dmem_hwdata[6]),
    .CLK(CLK_d),
    .CE(n143_6),
    .CLEAR(n131_6) 
);
  DFFCE lcr_5_s0 (
    .Q(lcr[5]),
    .D(ahb_dmem_hwdata[5]),
    .CLK(CLK_d),
    .CE(n143_6),
    .CLEAR(n131_6) 
);
  DFFCE lcr_4_s0 (
    .Q(lcr[4]),
    .D(ahb_dmem_hwdata[4]),
    .CLK(CLK_d),
    .CE(n143_6),
    .CLEAR(n131_6) 
);
  DFFCE lcr_3_s0 (
    .Q(lcr[3]),
    .D(ahb_dmem_hwdata[3]),
    .CLK(CLK_d),
    .CE(n143_6),
    .CLEAR(n131_6) 
);
  DFFCE lcr_2_s0 (
    .Q(lcr[2]),
    .D(ahb_dmem_hwdata[2]),
    .CLK(CLK_d),
    .CE(n143_6),
    .CLEAR(n131_6) 
);
  DFFPE lcr_1_s0 (
    .Q(lcr[1]),
    .D(ahb_dmem_hwdata[1]),
    .CLK(CLK_d),
    .CE(n143_6),
    .PRESET(n131_6) 
);
  DFFPE lcr_0_s0 (
    .Q(lcr[0]),
    .D(ahb_dmem_hwdata[0]),
    .CLK(CLK_d),
    .CE(n143_6),
    .PRESET(n131_6) 
);
  DFFCE ier_3_s0 (
    .Q(ier[3]),
    .D(ahb_dmem_hwdata[3]),
    .CLK(CLK_d),
    .CE(ier_3_6),
    .CLEAR(n131_6) 
);
  DFFCE ier_2_s0 (
    .Q(ier[2]),
    .D(ahb_dmem_hwdata[2]),
    .CLK(CLK_d),
    .CE(ier_3_6),
    .CLEAR(n131_6) 
);
  DFFCE ier_1_s0 (
    .Q(ier[1]),
    .D(ahb_dmem_hwdata[1]),
    .CLK(CLK_d),
    .CE(ier_3_6),
    .CLEAR(n131_6) 
);
  DFFCE ier_0_s0 (
    .Q(ier[0]),
    .D(ahb_dmem_hwdata[0]),
    .CLK(CLK_d),
    .CE(ier_3_6),
    .CLEAR(n131_6) 
);
  DFFPE fcr_1_s0 (
    .Q(fcr[1]),
    .D(ahb_dmem_hwdata[7]),
    .CLK(CLK_d),
    .CE(n187_6),
    .PRESET(n131_6) 
);
  DFFPE fcr_0_s0 (
    .Q(fcr[0]),
    .D(ahb_dmem_hwdata[6]),
    .CLK(CLK_d),
    .CE(n187_6),
    .PRESET(n131_6) 
);
  DFFC rx_reset_s0 (
    .Q(rx_reset),
    .D(n190_5),
    .CLK(CLK_d),
    .CLEAR(n131_6) 
);
  DFFC tx_reset_s0 (
    .Q(tx_reset),
    .D(n191_5),
    .CLK(CLK_d),
    .CLEAR(n131_6) 
);
  DFFCE mcr_4_s0 (
    .Q(mcr[4]),
    .D(ahb_dmem_hwdata[4]),
    .CLK(CLK_d),
    .CE(n199_6),
    .CLEAR(n131_6) 
);
  DFFCE mcr_3_s0 (
    .Q(mcr[3]),
    .D(ahb_dmem_hwdata[3]),
    .CLK(CLK_d),
    .CE(n199_6),
    .CLEAR(n131_6) 
);
  DFFCE mcr_2_s0 (
    .Q(mcr[2]),
    .D(ahb_dmem_hwdata[2]),
    .CLK(CLK_d),
    .CE(n199_6),
    .CLEAR(n131_6) 
);
  DFFCE mcr_1_s0 (
    .Q(uart_rts_n),
    .D(ahb_dmem_hwdata[1]),
    .CLK(CLK_d),
    .CE(n199_6),
    .CLEAR(n131_6) 
);
  DFFCE mcr_0_s0 (
    .Q(uart_dtr_n),
    .D(ahb_dmem_hwdata[0]),
    .CLK(CLK_d),
    .CE(n199_6),
    .CLEAR(n131_6) 
);
  DFFCE scratch_7_s0 (
    .Q(scratch[7]),
    .D(ahb_dmem_hwdata[7]),
    .CLK(CLK_d),
    .CE(n215_4),
    .CLEAR(n131_6) 
);
  DFFCE scratch_6_s0 (
    .Q(scratch[6]),
    .D(ahb_dmem_hwdata[6]),
    .CLK(CLK_d),
    .CE(n215_4),
    .CLEAR(n131_6) 
);
  DFFCE scratch_5_s0 (
    .Q(scratch[5]),
    .D(ahb_dmem_hwdata[5]),
    .CLK(CLK_d),
    .CE(n215_4),
    .CLEAR(n131_6) 
);
  DFFCE scratch_4_s0 (
    .Q(scratch[4]),
    .D(ahb_dmem_hwdata[4]),
    .CLK(CLK_d),
    .CE(n215_4),
    .CLEAR(n131_6) 
);
  DFFCE scratch_3_s0 (
    .Q(scratch[3]),
    .D(ahb_dmem_hwdata[3]),
    .CLK(CLK_d),
    .CE(n215_4),
    .CLEAR(n131_6) 
);
  DFFCE scratch_2_s0 (
    .Q(scratch[2]),
    .D(ahb_dmem_hwdata[2]),
    .CLK(CLK_d),
    .CE(n215_4),
    .CLEAR(n131_6) 
);
  DFFCE scratch_1_s0 (
    .Q(scratch[1]),
    .D(ahb_dmem_hwdata[1]),
    .CLK(CLK_d),
    .CE(n215_4),
    .CLEAR(n131_6) 
);
  DFFCE scratch_0_s0 (
    .Q(scratch[0]),
    .D(ahb_dmem_hwdata[0]),
    .CLK(CLK_d),
    .CE(n215_4),
    .CLEAR(n131_6) 
);
  DFFC tf_push_s0 (
    .Q(tf_push),
    .D(fifo_write),
    .CLK(CLK_d),
    .CLEAR(n131_6) 
);
  DFFC start_dlc_s0 (
    .Q(start_dlc),
    .D(n237_5),
    .CLK(CLK_d),
    .CLEAR(n131_6) 
);
  DFFC msr_7_s0 (
    .Q(msr[7]),
    .D(dcd_c),
    .CLK(CLK_d),
    .CLEAR(n131_6) 
);
  DFFC msr_6_s0 (
    .Q(msr[6]),
    .D(ri_c),
    .CLK(CLK_d),
    .CLEAR(n131_6) 
);
  DFFC msr_5_s0 (
    .Q(msr[5]),
    .D(uart_dtr_n),
    .CLK(CLK_d),
    .CLEAR(n131_6) 
);
  DFFC msr_4_s0 (
    .Q(msr[4]),
    .D(uart_rts_n),
    .CLK(CLK_d),
    .CLEAR(n131_6) 
);
  DFFC delayed_modem_signals_1_s0 (
    .Q(delayed_modem_signals[1]),
    .D(dsr_6),
    .CLK(CLK_d),
    .CLEAR(n131_6) 
);
  DFFC delayed_modem_signals_0_s0 (
    .Q(delayed_modem_signals[0]),
    .D(cts_6),
    .CLK(CLK_d),
    .CLEAR(n131_6) 
);
  DFFC lsr0_d_s0 (
    .Q(lsr0_d),
    .D(lsr0),
    .CLK(CLK_d),
    .CLEAR(n131_6) 
);
  DFFC lsr1_d_s0 (
    .Q(lsr1_d),
    .D(rf_overrun),
    .CLK(CLK_d),
    .CLEAR(n131_6) 
);
  DFFC lsr2_d_s0 (
    .Q(lsr2_d),
    .D(rf_data_out[1]),
    .CLK(CLK_d),
    .CLEAR(n131_6) 
);
  DFFC lsr3_d_s0 (
    .Q(lsr3_d),
    .D(rf_data_out[0]),
    .CLK(CLK_d),
    .CLEAR(n131_6) 
);
  DFFC lsr4_d_s0 (
    .Q(lsr4_d),
    .D(rf_data_out[2]),
    .CLK(CLK_d),
    .CLEAR(n131_6) 
);
  DFFP lsr5_d_s0 (
    .Q(lsr5_d),
    .D(lsr5),
    .CLK(CLK_d),
    .PRESET(n131_6) 
);
  DFFP lsr6_d_s0 (
    .Q(lsr6_d),
    .D(lsr6),
    .CLK(CLK_d),
    .PRESET(n131_6) 
);
  DFFC lsr7_d_s0 (
    .Q(lsr7_d),
    .D(lsr7),
    .CLK(CLK_d),
    .CLEAR(n131_6) 
);
  DFFC dlc_15_s0 (
    .Q(dlc[15]),
    .D(n399_6),
    .CLK(CLK_d),
    .CLEAR(n131_6) 
);
  DFFC dlc_14_s0 (
    .Q(dlc[14]),
    .D(n400_8),
    .CLK(CLK_d),
    .CLEAR(n131_6) 
);
  DFFC dlc_13_s0 (
    .Q(dlc[13]),
    .D(n401_9),
    .CLK(CLK_d),
    .CLEAR(n131_6) 
);
  DFFC dlc_12_s0 (
    .Q(dlc[12]),
    .D(n402_9),
    .CLK(CLK_d),
    .CLEAR(n131_6) 
);
  DFFC dlc_11_s0 (
    .Q(dlc[11]),
    .D(n403_6),
    .CLK(CLK_d),
    .CLEAR(n131_6) 
);
  DFFC dlc_10_s0 (
    .Q(dlc[10]),
    .D(n404_9),
    .CLK(CLK_d),
    .CLEAR(n131_6) 
);
  DFFC dlc_9_s0 (
    .Q(dlc[9]),
    .D(n405_10),
    .CLK(CLK_d),
    .CLEAR(n131_6) 
);
  DFFC dlc_8_s0 (
    .Q(dlc[8]),
    .D(n406_6),
    .CLK(CLK_d),
    .CLEAR(n131_6) 
);
  DFFC dlc_7_s0 (
    .Q(dlc[7]),
    .D(n407_5),
    .CLK(CLK_d),
    .CLEAR(n131_6) 
);
  DFFC dlc_6_s0 (
    .Q(dlc[6]),
    .D(n408_9),
    .CLK(CLK_d),
    .CLEAR(n131_6) 
);
  DFFC dlc_5_s0 (
    .Q(dlc[5]),
    .D(n409_5),
    .CLK(CLK_d),
    .CLEAR(n131_6) 
);
  DFFC dlc_4_s0 (
    .Q(dlc[4]),
    .D(n410_9),
    .CLK(CLK_d),
    .CLEAR(n131_6) 
);
  DFFC dlc_3_s0 (
    .Q(dlc[3]),
    .D(n411_8),
    .CLK(CLK_d),
    .CLEAR(n131_6) 
);
  DFFC dlc_2_s0 (
    .Q(dlc[2]),
    .D(n412_5),
    .CLK(CLK_d),
    .CLEAR(n131_6) 
);
  DFFC dlc_1_s0 (
    .Q(dlc[1]),
    .D(n413_7),
    .CLK(CLK_d),
    .CLEAR(n131_6) 
);
  DFFC dlc_0_s0 (
    .Q(dlc[0]),
    .D(n414_7),
    .CLK(CLK_d),
    .CLEAR(n131_6) 
);
  DFFC enable_s0 (
    .Q(enable),
    .D(n436_7),
    .CLK(CLK_d),
    .CLEAR(n131_6) 
);
  DFFC rls_int_d_s0 (
    .Q(rls_int_d),
    .D(rls_int),
    .CLK(CLK_d),
    .CLEAR(n131_6) 
);
  DFFC thre_int_d_s0 (
    .Q(thre_int_d),
    .D(thre_int),
    .CLK(CLK_d),
    .CLEAR(n131_6) 
);
  DFFC ms_int_d_s0 (
    .Q(ms_int_d),
    .D(ms_int),
    .CLK(CLK_d),
    .CLEAR(n131_6) 
);
  DFFC ti_int_d_s0 (
    .Q(ti_int_d),
    .D(ti_int),
    .CLK(CLK_d),
    .CLEAR(n131_6) 
);
  DFFC iir_3_s0 (
    .Q(iir[3]),
    .D(n579_5),
    .CLK(CLK_d),
    .CLEAR(n131_6) 
);
  DFFC iir_2_s0 (
    .Q(iir[2]),
    .D(n580_7),
    .CLK(CLK_d),
    .CLEAR(n131_6) 
);
  DFFC iir_1_s0 (
    .Q(iir[1]),
    .D(n581_8),
    .CLK(CLK_d),
    .CLEAR(n131_6) 
);
  DFFP iir_0_s0 (
    .Q(iir[0]),
    .D(n582_5),
    .CLK(CLK_d),
    .PRESET(n131_6) 
);
  DFFCE lsr0r_s1 (
    .Q(lsr0r),
    .D(n302_7),
    .CLK(CLK_d),
    .CE(lsr0r_8),
    .CLEAR(n131_6) 
);
defparam lsr0r_s1.INIT=1'b0;
  DFFCE lsr1r_s1 (
    .Q(lsr1r),
    .D(n310_7),
    .CLK(CLK_d),
    .CE(lsr1r_10),
    .CLEAR(n131_6) 
);
defparam lsr1r_s1.INIT=1'b0;
  DFFCE lsr2r_s1 (
    .Q(lsr2r),
    .D(n310_7),
    .CLK(CLK_d),
    .CE(lsr2r_10),
    .CLEAR(n131_6) 
);
defparam lsr2r_s1.INIT=1'b0;
  DFFCE lsr3r_s1 (
    .Q(lsr3r),
    .D(n310_7),
    .CLK(CLK_d),
    .CE(lsr3r_10),
    .CLEAR(n131_6) 
);
defparam lsr3r_s1.INIT=1'b0;
  DFFCE lsr4r_s1 (
    .Q(lsr4r),
    .D(n310_7),
    .CLK(CLK_d),
    .CE(lsr4r_10),
    .CLEAR(n131_6) 
);
defparam lsr4r_s1.INIT=1'b0;
  DFFCE lsr7r_s1 (
    .Q(lsr7r),
    .D(n310_7),
    .CLK(CLK_d),
    .CE(lsr7r_10),
    .CLEAR(n131_6) 
);
defparam lsr7r_s1.INIT=1'b0;
  DFFCE block_cnt_7_s1 (
    .Q(block_cnt[7]),
    .D(n459_3),
    .CLK(CLK_d),
    .CE(block_cnt_7_8),
    .CLEAR(n131_6) 
);
defparam block_cnt_7_s1.INIT=1'b0;
  DFFCE block_cnt_6_s1 (
    .Q(block_cnt[6]),
    .D(n460_3),
    .CLK(CLK_d),
    .CE(block_cnt_7_8),
    .CLEAR(n131_6) 
);
defparam block_cnt_6_s1.INIT=1'b0;
  DFFCE block_cnt_5_s1 (
    .Q(block_cnt[5]),
    .D(n461_3),
    .CLK(CLK_d),
    .CE(block_cnt_7_8),
    .CLEAR(n131_6) 
);
defparam block_cnt_5_s1.INIT=1'b0;
  DFFCE block_cnt_4_s1 (
    .Q(block_cnt[4]),
    .D(n462_3),
    .CLK(CLK_d),
    .CE(block_cnt_7_8),
    .CLEAR(n131_6) 
);
defparam block_cnt_4_s1.INIT=1'b0;
  DFFCE block_cnt_3_s1 (
    .Q(block_cnt[3]),
    .D(n463_3),
    .CLK(CLK_d),
    .CE(block_cnt_7_8),
    .CLEAR(n131_6) 
);
defparam block_cnt_3_s1.INIT=1'b0;
  DFFCE block_cnt_2_s1 (
    .Q(block_cnt[2]),
    .D(n464_5),
    .CLK(CLK_d),
    .CE(block_cnt_7_8),
    .CLEAR(n131_6) 
);
defparam block_cnt_2_s1.INIT=1'b0;
  DFFCE block_cnt_1_s1 (
    .Q(block_cnt[1]),
    .D(n465_5),
    .CLK(CLK_d),
    .CE(block_cnt_7_8),
    .CLEAR(n131_6) 
);
defparam block_cnt_1_s1.INIT=1'b0;
  DFFCE block_cnt_0_s1 (
    .Q(block_cnt[0]),
    .D(n466_5),
    .CLK(CLK_d),
    .CE(block_cnt_7_8),
    .CLEAR(n131_6) 
);
defparam block_cnt_0_s1.INIT=1'b0;
  DFFCE ti_int_pnd_s1 (
    .Q(ti_int_pnd),
    .D(n552_7),
    .CLK(CLK_d),
    .CE(ti_int_pnd_8),
    .CLEAR(n131_6) 
);
defparam ti_int_pnd_s1.INIT=1'b0;
  DFFC msr_1_s4 (
    .Q(msr[1]),
    .D(n259_12),
    .CLK(CLK_d),
    .CLEAR(n131_6) 
);
defparam msr_1_s4.INIT=1'b0;
  DFFC msr_0_s4 (
    .Q(msr[0]),
    .D(n259_16),
    .CLK(CLK_d),
    .CLEAR(n131_6) 
);
defparam msr_0_s4.INIT=1'b0;
  DFFP lsr5r_s4 (
    .Q(lsr5r),
    .D(n342_11),
    .CLK(CLK_d),
    .PRESET(n131_6) 
);
defparam lsr5r_s4.INIT=1'b1;
  DFFP lsr6r_s4 (
    .Q(lsr6r),
    .D(n342_15),
    .CLK(CLK_d),
    .PRESET(n131_6) 
);
defparam lsr6r_s4.INIT=1'b1;
  DFFC rls_int_pnd_s6 (
    .Q(rls_int_pnd),
    .D(n520_10),
    .CLK(CLK_d),
    .CLEAR(n131_6) 
);
defparam rls_int_pnd_s6.INIT=1'b0;
  DFFC thre_int_pnd_s7 (
    .Q(thre_int_pnd),
    .D(n542_10),
    .CLK(CLK_d),
    .CLEAR(n131_6) 
);
defparam thre_int_pnd_s7.INIT=1'b0;
  DFFC ms_int_pnd_s8 (
    .Q(ms_int_pnd),
    .D(n547_14),
    .CLK(CLK_d),
    .CLEAR(n131_6) 
);
defparam ms_int_pnd_s8.INIT=1'b0;
  DFFC rf_pop_s4 (
    .Q(rf_pop),
    .D(n103_9),
    .CLK(CLK_d),
    .CLEAR(n131_6) 
);
defparam rf_pop_s4.INIT=1'b0;
  DFFP msi_reset_s4 (
    .Q(msi_reset),
    .D(n259_19),
    .CLK(CLK_d),
    .PRESET(n131_6) 
);
defparam msi_reset_s4.INIT=1'b1;
  MUX2_LUT6 ReadData_3_s (
    .O(ReadData[3]),
    .I0(wb_dat_o_3_22),
    .I1(wb_dat_o_3_24),
    .S0(conf[2]) 
);
  MUX2_LUT5 ReadData_3_s0 (
    .O(wb_dat_o_3_22),
    .I0(wb_dat_o_3_26),
    .I1(wb_dat_o_3_38),
    .S0(conf[1]) 
);
  MUX2_LUT5 ReadData_3_s1 (
    .O(wb_dat_o_3_24),
    .I0(wb_dat_o_3_34),
    .I1(wb_dat_o_3_36),
    .S0(conf[1]) 
);
  MUX2_LUT6 ReadData_2_s (
    .O(ReadData[2]),
    .I0(wb_dat_o_2_22),
    .I1(wb_dat_o_2_24),
    .S0(conf[2]) 
);
  MUX2_LUT5 ReadData_2_s0 (
    .O(wb_dat_o_2_22),
    .I0(wb_dat_o_2_26),
    .I1(wb_dat_o_2_38),
    .S0(conf[1]) 
);
  MUX2_LUT5 ReadData_2_s1 (
    .O(wb_dat_o_2_24),
    .I0(wb_dat_o_2_34),
    .I1(wb_dat_o_2_36),
    .S0(conf[1]) 
);
  MUX2_LUT6 ReadData_1_s (
    .O(ReadData[1]),
    .I0(wb_dat_o_1_21),
    .I1(wb_dat_o_1_23),
    .S0(conf[2]) 
);
  MUX2_LUT5 ReadData_1_s0 (
    .O(wb_dat_o_1_21),
    .I0(wb_dat_o_1_25),
    .I1(wb_dat_o_1_37),
    .S0(conf[1]) 
);
  MUX2_LUT5 ReadData_1_s1 (
    .O(wb_dat_o_1_23),
    .I0(wb_dat_o_1_33),
    .I1(wb_dat_o_1_35),
    .S0(conf[1]) 
);
  MUX2_LUT6 ReadData_0_s (
    .O(ReadData[0]),
    .I0(wb_dat_o_0_21),
    .I1(wb_dat_o_0_23),
    .S0(conf[2]) 
);
  MUX2_LUT5 ReadData_0_s0 (
    .O(wb_dat_o_0_21),
    .I0(wb_dat_o_0_25),
    .I1(wb_dat_o_0_37),
    .S0(conf[1]) 
);
  MUX2_LUT5 ReadData_0_s1 (
    .O(wb_dat_o_0_23),
    .I0(wb_dat_o_0_33),
    .I1(wb_dat_o_0_35),
    .S0(conf[1]) 
);
  INV cts_s2 (
    .O(cts_6),
    .I(uart_rts_n) 
);
  INV dsr_s2 (
    .O(dsr_6),
    .I(uart_dtr_n) 
);
  INV tf_push_3_s1 (
    .O(tf_push_3_3),
    .I(tf_push) 
);
  uart_transmitter transmitter (
    .CLK_d(CLK_d),
    .n131_6(n131_6),
    .n463_4(n463_4),
    .enable(enable),
    .lsr5_4(lsr5_4),
    .tf_push(tf_push),
    .tf_push_3_3(tf_push_3_3),
    .tx_reset(tx_reset),
    .lcr(lcr[5:0]),
    .ahb_dmem_hwdata(ahb_dmem_hwdata[7:0]),
    .stx_o_tmp(stx_o_tmp),
    .tstate_Z(tstate_Z[2:0]),
    .tf_count(tf_count[4:0])
);
  uart_sync_flops i_uart_sync_flops (
    .CLK_d(CLK_d),
    .n131_6(n131_6),
    .UART_RX_d(UART_RX_d),
    .srx_pad(srx_pad)
);
  uart_receiver receiver (
    .CLK_d(CLK_d),
    .n131_6(n131_6),
    .serial_in(serial_in),
    .n463_4(n463_4),
    .ti_int_4(ti_int_4),
    .enable(enable),
    .stx_o_tmp(stx_o_tmp),
    .srx_pad(srx_pad),
    .rf_pop(rf_pop),
    .lsr0_4(lsr0_4),
    .rx_reset(rx_reset),
    .lsr_mask_d(lsr_mask_d),
    .lsr_mask_condition(lsr_mask_condition),
    .lcr(lcr[6:0]),
    .mcr(mcr[4]),
    .rf_push(rf_push),
    .rf_push_q(rf_push_q),
    .rf_push_pulse_Z(rf_push_pulse_Z),
    .n354_4(n354_4),
    .rf_overrun(rf_overrun),
    .overrun_8(overrun_8),
    .counter_t_Z(counter_t_Z[9:7]),
    .rf_count(rf_count[4:0]),
    .\fifo[15] (\fifo[15] [2:0]),
    .\fifo[14] (\fifo[14] [2:0]),
    .\fifo[13] (\fifo[13] [2:0]),
    .\fifo[12] (\fifo[12] [2:0]),
    .\fifo[11] (\fifo[11] [2:0]),
    .\fifo[10] (\fifo[10] [2:0]),
    .\fifo[9] (\fifo[9] [2:0]),
    .\fifo[8] (\fifo[8] [2:0]),
    .\fifo[7] (\fifo[7] [2:0]),
    .\fifo[6] (\fifo[6] [2:0]),
    .\fifo[5] (\fifo[5] [2:0]),
    .\fifo[4] (\fifo[4] [2:0]),
    .\fifo[3] (\fifo[3] [2:0]),
    .\fifo[2] (\fifo[2] [2:0]),
    .\fifo[1] (\fifo[1] [2:0]),
    .\fifo[0] (\fifo[0] [2:0]),
    .rf_data_out(rf_data_out[2:0]),
    .rf_data_out_16(rf_data_out_0[10:3])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* uart_regs */
module ahb_lite_uart16550 (
  CLK_d,
  dmem_cmd_store,
  n488_4,
  \req_fifo_r.hwrite ,
  req_fifo_full,
  port_sel_0_9,
  port_sel_0_11,
  fsm_6,
  n488_6,
  n639_5,
  hard_rst_n,
  UART_RX_d,
  ahb_dmem_haddr,
  \req_fifo_r.haddr ,
  ahb_dmem_addr,
  ahb_dmem_hwdata,
  UART_TX_d,
  State,
  ahb_dmem_hrdata
)
;
input CLK_d;
input dmem_cmd_store;
input n488_4;
input \req_fifo_r.hwrite ;
input req_fifo_full;
input port_sel_0_9;
input port_sel_0_11;
input fsm_6;
input n488_6;
input n639_5;
input hard_rst_n;
input UART_RX_d;
input [4:2] ahb_dmem_haddr;
input [31:8] \req_fifo_r.haddr ;
input [31:28] ahb_dmem_addr;
input [7:0] ahb_dmem_hwdata;
output UART_TX_d;
output [1:0] State;
output [7:0] ahb_dmem_hrdata;
wire n31_9;
wire Next_0_6;
wire NeedAction_5;
wire NeedAction_6;
wire NeedAction_7;
wire NeedAction_8;
wire NeedAction_9;
wire NeedAction_10;
wire NeedAction_11;
wire NeedAction_12;
wire NeedAction_13;
wire NeedAction_14;
wire ADDR_old_2_8;
wire NeedAction;
wire n9_6;
wire n131_6;
wire [2:1] conf;
wire [0:0] Next;
wire [2:0] ADDR_old;
wire [7:0] ReadData;
wire VCC;
wire GND;
  LUT2 n31_s5 (
    .F(n31_9),
    .I0(State[0]),
    .I1(State[1]) 
);
defparam n31_s5.INIT=4'h4;
  LUT2 conf_1_s1 (
    .F(conf[1]),
    .I0(State[1]),
    .I1(ADDR_old[1]) 
);
defparam conf_1_s1.INIT=4'h8;
  LUT2 conf_2_s1 (
    .F(conf[2]),
    .I0(State[1]),
    .I1(ADDR_old[2]) 
);
defparam conf_2_s1.INIT=4'h8;
  LUT4 Next_0_s2 (
    .F(Next_0_6),
    .I0(dmem_cmd_store),
    .I1(n488_4),
    .I2(\req_fifo_r.hwrite ),
    .I3(req_fifo_full) 
);
defparam Next_0_s2.INIT=16'hF0BB;
  LUT4 NeedAction_s2 (
    .F(NeedAction_5),
    .I0(\req_fifo_r.haddr [12]),
    .I1(\req_fifo_r.haddr [11]),
    .I2(NeedAction_7),
    .I3(NeedAction_8) 
);
defparam NeedAction_s2.INIT=16'h1000;
  LUT4 NeedAction_s3 (
    .F(NeedAction_6),
    .I0(ahb_dmem_addr[31]),
    .I1(ahb_dmem_addr[30]),
    .I2(NeedAction_9),
    .I3(port_sel_0_9) 
);
defparam NeedAction_s3.INIT=16'h1000;
  LUT4 NeedAction_s4 (
    .F(NeedAction_7),
    .I0(\req_fifo_r.haddr [10]),
    .I1(\req_fifo_r.haddr [9]),
    .I2(\req_fifo_r.haddr [8]),
    .I3(NeedAction_10) 
);
defparam NeedAction_s4.INIT=16'h0100;
  LUT4 NeedAction_s5 (
    .F(NeedAction_8),
    .I0(NeedAction_11),
    .I1(NeedAction_12),
    .I2(NeedAction_13),
    .I3(NeedAction_14) 
);
defparam NeedAction_s5.INIT=16'h8000;
  LUT4 NeedAction_s6 (
    .F(NeedAction_9),
    .I0(ahb_dmem_addr[29]),
    .I1(ahb_dmem_addr[28]),
    .I2(req_fifo_full),
    .I3(port_sel_0_11) 
);
defparam NeedAction_s6.INIT=16'h0100;
  LUT4 NeedAction_s7 (
    .F(NeedAction_10),
    .I0(\req_fifo_r.haddr [16]),
    .I1(\req_fifo_r.haddr [15]),
    .I2(\req_fifo_r.haddr [14]),
    .I3(\req_fifo_r.haddr [13]) 
);
defparam NeedAction_s7.INIT=16'h0001;
  LUT4 NeedAction_s8 (
    .F(NeedAction_11),
    .I0(\req_fifo_r.haddr [20]),
    .I1(\req_fifo_r.haddr [19]),
    .I2(\req_fifo_r.haddr [18]),
    .I3(\req_fifo_r.haddr [17]) 
);
defparam NeedAction_s8.INIT=16'h0001;
  LUT4 NeedAction_s9 (
    .F(NeedAction_12),
    .I0(\req_fifo_r.haddr [24]),
    .I1(\req_fifo_r.haddr [23]),
    .I2(\req_fifo_r.haddr [22]),
    .I3(\req_fifo_r.haddr [21]) 
);
defparam NeedAction_s9.INIT=16'h0001;
  LUT4 NeedAction_s10 (
    .F(NeedAction_13),
    .I0(\req_fifo_r.haddr [28]),
    .I1(\req_fifo_r.haddr [27]),
    .I2(\req_fifo_r.haddr [26]),
    .I3(\req_fifo_r.haddr [25]) 
);
defparam NeedAction_s10.INIT=16'h0001;
  LUT4 NeedAction_s11 (
    .F(NeedAction_14),
    .I0(\req_fifo_r.haddr [31]),
    .I1(\req_fifo_r.haddr [30]),
    .I2(\req_fifo_r.haddr [29]),
    .I3(req_fifo_full) 
);
defparam NeedAction_s11.INIT=16'h0100;
  LUT4 Next_0_s3 (
    .F(Next[0]),
    .I0(Next_0_6),
    .I1(NeedAction_5),
    .I2(NeedAction_6),
    .I3(fsm_6) 
);
defparam Next_0_s3.INIT=16'hABFF;
  LUT4 ADDR_old_2_s3 (
    .F(ADDR_old_2_8),
    .I0(NeedAction_5),
    .I1(NeedAction_6),
    .I2(n488_6),
    .I3(fsm_6) 
);
defparam ADDR_old_2_s3.INIT=16'hEF00;
  LUT3 NeedAction_s12 (
    .F(NeedAction),
    .I0(NeedAction_5),
    .I1(NeedAction_6),
    .I2(n639_5) 
);
defparam NeedAction_s12.INIT=8'hE0;
  LUT3 n9_s2 (
    .F(n9_6),
    .I0(hard_rst_n),
    .I1(State[1]),
    .I2(State[0]) 
);
defparam n9_s2.INIT=8'hDF;
  DFFR State_0_s0 (
    .Q(State[0]),
    .D(Next[0]),
    .CLK(CLK_d),
    .RESET(n131_6) 
);
  DFFE HRDATA_7_s0 (
    .Q(ahb_dmem_hrdata[7]),
    .D(ReadData[7]),
    .CLK(CLK_d),
    .CE(n31_9) 
);
  DFFE HRDATA_6_s0 (
    .Q(ahb_dmem_hrdata[6]),
    .D(ReadData[6]),
    .CLK(CLK_d),
    .CE(n31_9) 
);
  DFFE HRDATA_5_s0 (
    .Q(ahb_dmem_hrdata[5]),
    .D(ReadData[5]),
    .CLK(CLK_d),
    .CE(n31_9) 
);
  DFFE HRDATA_4_s0 (
    .Q(ahb_dmem_hrdata[4]),
    .D(ReadData[4]),
    .CLK(CLK_d),
    .CE(n31_9) 
);
  DFFE HRDATA_3_s0 (
    .Q(ahb_dmem_hrdata[3]),
    .D(ReadData[3]),
    .CLK(CLK_d),
    .CE(n31_9) 
);
  DFFE HRDATA_2_s0 (
    .Q(ahb_dmem_hrdata[2]),
    .D(ReadData[2]),
    .CLK(CLK_d),
    .CE(n31_9) 
);
  DFFE HRDATA_1_s0 (
    .Q(ahb_dmem_hrdata[1]),
    .D(ReadData[1]),
    .CLK(CLK_d),
    .CE(n31_9) 
);
  DFFE HRDATA_0_s0 (
    .Q(ahb_dmem_hrdata[0]),
    .D(ReadData[0]),
    .CLK(CLK_d),
    .CE(n31_9) 
);
  DFFE ADDR_old_2_s0 (
    .Q(ADDR_old[2]),
    .D(ahb_dmem_haddr[4]),
    .CLK(CLK_d),
    .CE(ADDR_old_2_8) 
);
  DFFE ADDR_old_1_s0 (
    .Q(ADDR_old[1]),
    .D(ahb_dmem_haddr[3]),
    .CLK(CLK_d),
    .CE(ADDR_old_2_8) 
);
  DFFE ADDR_old_0_s0 (
    .Q(ADDR_old[0]),
    .D(ahb_dmem_haddr[2]),
    .CLK(CLK_d),
    .CE(ADDR_old_2_8) 
);
  DFFR State_1_s0 (
    .Q(State[1]),
    .D(NeedAction),
    .CLK(CLK_d),
    .RESET(n9_6) 
);
  INV n131_s2 (
    .O(n131_6),
    .I(hard_rst_n) 
);
  uart_regs regs (
    .CLK_d(CLK_d),
    .n131_6(n131_6),
    .UART_RX_d(UART_RX_d),
    .ahb_dmem_hwdata(ahb_dmem_hwdata[7:0]),
    .conf(conf[2:1]),
    .State(State[1:0]),
    .ADDR_old(ADDR_old[2:0]),
    .UART_TX_d(UART_TX_d),
    .ReadData(ReadData[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ahb_lite_uart16550 */
module tang20k_scr1 (
  CLK,
  RESETn,
  LED2,
  LED3,
  LED4,
  LED5,
  BTN0,
  BTN1,
  BTN2,
  BTN3,
  BTN4,
  UART_RX,
  UART_TX
)
;
input CLK;
input RESETn;
output LED2;
output LED3;
output LED4;
output LED5;
input BTN0;
input BTN1;
input BTN2;
input BTN3;
input BTN4;
input UART_RX;
output UART_TX;
wire CLK_d;
wire RESETn_d;
wire UART_RX_d;
wire n37_4;
wire n22_10;
wire hard_rst_n_count_3_13;
wire n24_7;
wire n25_8;
wire n31_9;
wire n23_11;
wire hard_rst_n;
wire LED4_d;
wire req_fifo_full;
wire \req_fifo_r.hwrite ;
wire fsm_6;
wire n488_4;
wire n639_5;
wire n488_6;
wire port_sel_0_9;
wire port_sel_0_11;
wire dmem_cmd_store;
wire UART_TX_d;
wire [1:0] extn_rst_n_sync;
wire [3:0] hard_rst_n_count;
wire [7:0] ahb_dmem_hwdata;
wire [31:8] \req_fifo_r.haddr ;
wire [4:2] ahb_dmem_haddr;
wire [31:28] ahb_dmem_addr;
wire [1:0] State;
wire [7:0] ahb_dmem_hrdata;
wire VCC;
wire GND;
  IBUF CLK_ibuf (
    .O(CLK_d),
    .I(CLK) 
);
  IBUF RESETn_ibuf (
    .O(RESETn_d),
    .I(RESETn) 
);
  IBUF UART_RX_ibuf (
    .O(UART_RX_d),
    .I(UART_RX) 
);
  TBUF LED2_s0 (
    .O(LED2),
    .I(GND),
    .OEN(VCC) 
);
  OBUF LED3_obuf (
    .O(LED3),
    .I(GND) 
);
  OBUF LED4_obuf (
    .O(LED4),
    .I(LED4_d) 
);
  TBUF LED5_s0 (
    .O(LED5),
    .I(GND),
    .OEN(VCC) 
);
  OBUF UART_TX_obuf (
    .O(UART_TX),
    .I(UART_TX_d) 
);
  LUT2 n37_s1 (
    .F(n37_4),
    .I0(hard_rst_n),
    .I1(extn_rst_n_sync[1]) 
);
defparam n37_s1.INIT=4'hB;
  LUT4 n22_s2 (
    .F(n22_10),
    .I0(hard_rst_n_count[3]),
    .I1(hard_rst_n_count[0]),
    .I2(hard_rst_n_count[1]),
    .I3(hard_rst_n_count[2]) 
);
defparam n22_s2.INIT=16'hEAAA;
  LUT4 hard_rst_n_count_3_s4 (
    .F(hard_rst_n_count_3_13),
    .I0(hard_rst_n_count[3]),
    .I1(hard_rst_n_count[0]),
    .I2(hard_rst_n_count[1]),
    .I3(hard_rst_n_count[2]) 
);
defparam hard_rst_n_count_3_s4.INIT=16'h7FFF;
  LUT3 n24_s2 (
    .F(n24_7),
    .I0(hard_rst_n_count_3_13),
    .I1(hard_rst_n_count[0]),
    .I2(hard_rst_n_count[1]) 
);
defparam n24_s2.INIT=8'h78;
  LUT2 n25_s3 (
    .F(n25_8),
    .I0(hard_rst_n_count_3_13),
    .I1(hard_rst_n_count[0]) 
);
defparam n25_s3.INIT=4'h7;
  LUT3 n31_s4 (
    .F(n31_9),
    .I0(hard_rst_n_count_3_13),
    .I1(hard_rst_n),
    .I2(extn_rst_n_sync[1]) 
);
defparam n31_s4.INIT=8'hD0;
  LUT4 n23_s4 (
    .F(n23_11),
    .I0(hard_rst_n_count_3_13),
    .I1(hard_rst_n_count[0]),
    .I2(hard_rst_n_count[1]),
    .I3(hard_rst_n_count[2]) 
);
defparam n23_s4.INIT=16'h7FD5;
  DFF extn_rst_n_sync_0_s0 (
    .Q(extn_rst_n_sync[0]),
    .D(RESETn_d),
    .CLK(CLK_d) 
);
  DFF extn_rst_n_sync_1_s0 (
    .Q(extn_rst_n_sync[1]),
    .D(extn_rst_n_sync[0]),
    .CLK(CLK_d) 
);
  DFFR hard_rst_n_count_3_s3 (
    .Q(hard_rst_n_count[3]),
    .D(n22_10),
    .CLK(CLK_d),
    .RESET(n37_4) 
);
defparam hard_rst_n_count_3_s3.INIT=1'b0;
  DFFR hard_rst_n_count_2_s2 (
    .Q(hard_rst_n_count[2]),
    .D(n23_11),
    .CLK(CLK_d),
    .RESET(n37_4) 
);
defparam hard_rst_n_count_2_s2.INIT=1'b0;
  DFFR hard_rst_n_count_1_s2 (
    .Q(hard_rst_n_count[1]),
    .D(n24_7),
    .CLK(CLK_d),
    .RESET(n37_4) 
);
defparam hard_rst_n_count_1_s2.INIT=1'b0;
  DFFR hard_rst_n_count_0_s2 (
    .Q(hard_rst_n_count[0]),
    .D(n25_8),
    .CLK(CLK_d),
    .RESET(n37_4) 
);
defparam hard_rst_n_count_0_s2.INIT=1'b0;
  DFF hard_rst_n_s4 (
    .Q(hard_rst_n),
    .D(n31_9),
    .CLK(CLK_d) 
);
defparam hard_rst_n_s4.INIT=1'b0;
  scr1_top_ahb i_scr1 (
    .hard_rst_n(hard_rst_n),
    .CLK_d(CLK_d),
    .State(State[1:0]),
    .ahb_dmem_hrdata(ahb_dmem_hrdata[7:0]),
    .LED4_d(LED4_d),
    .req_fifo_full(req_fifo_full),
    .\req_fifo_r.hwrite (\req_fifo_r.hwrite ),
    .fsm_6(fsm_6),
    .n488_4(n488_4),
    .n639_5(n639_5),
    .n488_6(n488_6),
    .port_sel_0_9(port_sel_0_9),
    .port_sel_0_11(port_sel_0_11),
    .dmem_cmd_store(dmem_cmd_store),
    .ahb_dmem_hwdata(ahb_dmem_hwdata[7:0]),
    .\req_fifo_r.haddr (\req_fifo_r.haddr [31:8]),
    .ahb_dmem_haddr(ahb_dmem_haddr[4:2]),
    .ahb_dmem_addr(ahb_dmem_addr[31:28])
);
  ahb_lite_uart16550 i_uart (
    .CLK_d(CLK_d),
    .dmem_cmd_store(dmem_cmd_store),
    .n488_4(n488_4),
    .\req_fifo_r.hwrite (\req_fifo_r.hwrite ),
    .req_fifo_full(req_fifo_full),
    .port_sel_0_9(port_sel_0_9),
    .port_sel_0_11(port_sel_0_11),
    .fsm_6(fsm_6),
    .n488_6(n488_6),
    .n639_5(n639_5),
    .hard_rst_n(hard_rst_n),
    .UART_RX_d(UART_RX_d),
    .ahb_dmem_haddr(ahb_dmem_haddr[4:2]),
    .\req_fifo_r.haddr (\req_fifo_r.haddr [31:8]),
    .ahb_dmem_addr(ahb_dmem_addr[31:28]),
    .ahb_dmem_hwdata(ahb_dmem_hwdata[7:0]),
    .UART_TX_d(UART_TX_d),
    .State(State[1:0]),
    .ahb_dmem_hrdata(ahb_dmem_hrdata[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* tang20k_scr1 */
