INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/logic-gates-hls/vivado/logic_gates/logic_gates.gen/sources_1/bd/D_and_gate/ipshared/d54a/hdl/verilog/and_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/logic-gates-hls/vivado/logic_gates/logic_gates.ip_user_files/bd/D_and_gate/ip/D_and_gate_and_gate_0_2/sim/D_and_gate_and_gate_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_and_gate_and_gate_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/logic-gates-hls/vivado/logic_gates/logic_gates.ip_user_files/bd/D_and_gate/sim/D_and_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_and_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/logic-gates-hls/vivado/logic_gates/logic_gates.gen/sources_1/bd/D_and_gate/hdl/D_and_gate_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_and_gate_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/logic-gates-hls/vivado/logic_gates/logic_gates.srcs/sim_1/new/and_gate_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_gate_tb
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/gme/guilherme.manske/logic-gates-hls/vivado/logic_gates/logic_gates.srcs/sim_1/new/and_gate_tb.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/logic-gates-hls/vivado/logic_gates/logic_gates.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
