// Seed: 2861072641
macromodule module_0 (
    input wand id_0,
    output tri1 id_1,
    input supply0 id_2,
    input supply1 id_3,
    input tri1 id_4
);
  wire id_6, id_7;
  wire id_8, id_9, id_10;
  wire id_11;
endmodule
module module_1 (
    input tri id_0,
    output wor id_1,
    output supply0 id_2,
    input tri id_3,
    input tri1 id_4
);
  assign id_2 = 1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_4,
      id_3,
      id_3
  );
  assign id_2 = id_3 - (1) - 1'b0;
endmodule
module module_2 ();
  id_1(
      1'h0, 1, 1 & id_2
  );
  wire id_3;
  wire id_4, id_5;
  wire id_6;
endmodule
module module_3 (
    output uwire id_0
);
  assign id_0 = id_2;
  assign id_0 = id_2;
  module_2 modCall_1 ();
  assign modCall_1.id_2 = 0;
  wire id_3, id_4, id_5, id_6;
endmodule
