{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 153 11/29/2010 SJ Web Edition " "Info: Version 10.1 Build 153 11/29/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 11 20:12:04 2016 " "Info: Processing started: Mon Apr 11 20:12:04 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off passwd -c passwd " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off passwd -c passwd" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "passwd.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file passwd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 passwd-ARCH " "Info: Found design unit 1: passwd-ARCH" {  } { { "passwd.vhd" "" { Text "H:/VHDL_S/school/button_4X4/passwd/passwd.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 passwd " "Info: Found entity 1: passwd" {  } { { "passwd.vhd" "" { Text "H:/VHDL_S/school/button_4X4/passwd/passwd.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "passwd " "Info: Elaborating entity \"passwd\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CKS passwd.vhd(53) " "Warning (10492): VHDL Process Statement warning at passwd.vhd(53): signal \"CKS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "passwd.vhd" "" { Text "H:/VHDL_S/school/button_4X4/passwd/passwd.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CK1 passwd.vhd(58) " "Warning (10492): VHDL Process Statement warning at passwd.vhd(58): signal \"CK1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "passwd.vhd" "" { Text "H:/VHDL_S/school/button_4X4/passwd/passwd.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CK1 passwd.vhd(71) " "Warning (10492): VHDL Process Statement warning at passwd.vhd(71): signal \"CK1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "passwd.vhd" "" { Text "H:/VHDL_S/school/button_4X4/passwd/passwd.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BAR passwd.vhd(100) " "Warning (10492): VHDL Process Statement warning at passwd.vhd(100): signal \"BAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "passwd.vhd" "" { Text "H:/VHDL_S/school/button_4X4/passwd/passwd.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CK1 passwd.vhd(102) " "Warning (10492): VHDL Process Statement warning at passwd.vhd(102): signal \"CK1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "passwd.vhd" "" { Text "H:/VHDL_S/school/button_4X4/passwd/passwd.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CK1 passwd.vhd(119) " "Warning (10492): VHDL Process Statement warning at passwd.vhd(119): signal \"CK1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "passwd.vhd" "" { Text "H:/VHDL_S/school/button_4X4/passwd/passwd.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LO passwd.vhd(128) " "Warning (10492): VHDL Process Statement warning at passwd.vhd(128): signal \"LO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "passwd.vhd" "" { Text "H:/VHDL_S/school/button_4X4/passwd/passwd.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 8 " "Info: 8 registers lost all their fanouts during netlist optimizations. The first 8 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CKS\[16\] " "Info: Register \"CKS\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CKS\[17\] " "Info: Register \"CKS\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CKS\[18\] " "Info: Register \"CKS\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CKS\[19\] " "Info: Register \"CKS\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CKS\[20\] " "Info: Register \"CKS\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CKS\[21\] " "Info: Register \"CKS\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CKS\[22\] " "Info: Register \"CKS\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CKS\[23\] " "Info: Register \"CKS\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "641 " "Info: Implemented 641 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Info: Implemented 15 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "621 " "Info: Implemented 621 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "399 " "Info: Peak virtual memory: 399 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 11 20:12:09 2016 " "Info: Processing ended: Mon Apr 11 20:12:09 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 153 11/29/2010 SJ Web Edition " "Info: Version 10.1 Build 153 11/29/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 11 20:12:10 2016 " "Info: Processing started: Mon Apr 11 20:12:10 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off passwd -c passwd " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off passwd -c passwd" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "passwd EP3C10E144C8 " "Info: Selected device EP3C10E144C8 for design \"passwd\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C5E144C8 " "Info: Device EP3C5E144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16E144C8 " "Info: Device EP3C16E144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25E144C8 " "Info: Device EP3C25E144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/VHDL_S/school/button_4X4/passwd/" { { 0 { 0 ""} 0 958 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/VHDL_S/school/button_4X4/passwd/" { { 0 { 0 ""} 0 960 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Info: Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/VHDL_S/school/button_4X4/passwd/" { { 0 { 0 ""} 0 962 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Info: Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/VHDL_S/school/button_4X4/passwd/" { { 0 { 0 ""} 0 964 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Info: Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/VHDL_S/school/button_4X4/passwd/" { { 0 { 0 ""} 0 966 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "passwd.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'passwd.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CKS\[15\]\}\] -rise_to \[get_clocks \{CK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CKS\[15\]\}\] -rise_to \[get_clocks \{CK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CKS\[15\]\}\] -fall_to \[get_clocks \{CK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CKS\[15\]\}\] -fall_to \[get_clocks \{CK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CKS\[15\]\}\] -rise_to \[get_clocks \{CK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CKS\[15\]\}\] -rise_to \[get_clocks \{CK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CKS\[15\]\}\] -fall_to \[get_clocks \{CK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CKS\[15\]\}\] -fall_to \[get_clocks \{CK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CKS\[15\]\}\] -rise_to \[get_clocks \{CK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CKS\[15\]\}\] -rise_to \[get_clocks \{CK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CKS\[15\]\}\] -fall_to \[get_clocks \{CK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CKS\[15\]\}\] -fall_to \[get_clocks \{CK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CKS\[15\]\}\] -rise_to \[get_clocks \{CK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CKS\[15\]\}\] -rise_to \[get_clocks \{CK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CKS\[15\]\}\] -fall_to \[get_clocks \{CK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CKS\[15\]\}\] -fall_to \[get_clocks \{CK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CK\}\] -rise_to \[get_clocks \{CKS\[15\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CK\}\] -rise_to \[get_clocks \{CKS\[15\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CK\}\] -fall_to \[get_clocks \{CKS\[15\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CK\}\] -fall_to \[get_clocks \{CKS\[15\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CK\}\] -rise_to \[get_clocks \{CKS\[15\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CK\}\] -rise_to \[get_clocks \{CKS\[15\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CK\}\] -fall_to \[get_clocks \{CKS\[15\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CK\}\] -fall_to \[get_clocks \{CKS\[15\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CK\}\] -rise_to \[get_clocks \{CKS\[15\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CK\}\] -rise_to \[get_clocks \{CKS\[15\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CK\}\] -fall_to \[get_clocks \{CKS\[15\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CK\}\] -fall_to \[get_clocks \{CKS\[15\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CK\}\] -rise_to \[get_clocks \{CKS\[15\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CK\}\] -rise_to \[get_clocks \{CKS\[15\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CK\}\] -fall_to \[get_clocks \{CKS\[15\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CK\}\] -fall_to \[get_clocks \{CKS\[15\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CK~input (placed in PIN 91 (CLK4, DIFFCLK_2p)) " "Info: Automatically promoted node CK~input (placed in PIN 91 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "passwd.vhd" "" { Text "H:/VHDL_S/school/button_4X4/passwd/passwd.vhd" 7 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/VHDL_S/school/button_4X4/passwd/" { { 0 { 0 ""} 0 951 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CKS\[15\]  " "Info: Automatically promoted node CKS\[15\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CKS\[15\]~43 " "Info: Destination node CKS\[15\]~43" {  } { { "passwd.vhd" "" { Text "H:/VHDL_S/school/button_4X4/passwd/passwd.vhd" 33 -1 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CKS[15]~43 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/VHDL_S/school/button_4X4/passwd/" { { 0 { 0 ""} 0 520 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "passwd.vhd" "" { Text "H:/VHDL_S/school/button_4X4/passwd/passwd.vhd" 33 -1 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CKS[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/VHDL_S/school/button_4X4/passwd/" { { 0 { 0 ""} 0 378 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X11_Y12 X22_Y24 " "Info: Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "480 " "Info: Peak virtual memory: 480 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 11 20:12:17 2016 " "Info: Processing ended: Mon Apr 11 20:12:17 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 153 11/29/2010 SJ Web Edition " "Info: Version 10.1 Build 153 11/29/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 11 20:12:17 2016 " "Info: Processing started: Mon Apr 11 20:12:17 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off passwd -c passwd " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off passwd -c passwd" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 153 11/29/2010 SJ Web Edition " "Info: Version 10.1 Build 153 11/29/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 11 20:12:17 2016 " "Info: Processing started: Mon Apr 11 20:12:17 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta passwd -c passwd " "Info: Command: quartus_sta passwd -c passwd" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "passwd.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'passwd.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CK CK " "Info: create_clock -period 1.000 -name CK CK" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CKS\[15\] CKS\[15\] " "Info: create_clock -period 1.000 -name CKS\[15\] CKS\[15\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CKS\[15\]\}\] -rise_to \[get_clocks \{CKS\[15\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CKS\[15\]\}\] -rise_to \[get_clocks \{CKS\[15\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CKS\[15\]\}\] -fall_to \[get_clocks \{CKS\[15\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CKS\[15\]\}\] -fall_to \[get_clocks \{CKS\[15\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CKS\[15\]\}\] -rise_to \[get_clocks \{CKS\[15\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CKS\[15\]\}\] -rise_to \[get_clocks \{CKS\[15\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CKS\[15\]\}\] -fall_to \[get_clocks \{CKS\[15\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CKS\[15\]\}\] -fall_to \[get_clocks \{CKS\[15\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CKS\[15\]\}\] -rise_to \[get_clocks \{CKS\[15\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CKS\[15\]\}\] -rise_to \[get_clocks \{CKS\[15\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CKS\[15\]\}\] -fall_to \[get_clocks \{CKS\[15\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CKS\[15\]\}\] -fall_to \[get_clocks \{CKS\[15\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CKS\[15\]\}\] -rise_to \[get_clocks \{CKS\[15\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CKS\[15\]\}\] -rise_to \[get_clocks \{CKS\[15\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CKS\[15\]\}\] -fall_to \[get_clocks \{CKS\[15\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CKS\[15\]\}\] -fall_to \[get_clocks \{CKS\[15\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CKS\[15\]\}\] -rise_to \[get_clocks \{CK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CKS\[15\]\}\] -rise_to \[get_clocks \{CK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CKS\[15\]\}\] -fall_to \[get_clocks \{CK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CKS\[15\]\}\] -fall_to \[get_clocks \{CK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CKS\[15\]\}\] -rise_to \[get_clocks \{CK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CKS\[15\]\}\] -rise_to \[get_clocks \{CK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CKS\[15\]\}\] -fall_to \[get_clocks \{CK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CKS\[15\]\}\] -fall_to \[get_clocks \{CK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CKS\[15\]\}\] -rise_to \[get_clocks \{CK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CKS\[15\]\}\] -rise_to \[get_clocks \{CK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CKS\[15\]\}\] -fall_to \[get_clocks \{CK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CKS\[15\]\}\] -fall_to \[get_clocks \{CK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CKS\[15\]\}\] -rise_to \[get_clocks \{CK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CKS\[15\]\}\] -rise_to \[get_clocks \{CK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CKS\[15\]\}\] -fall_to \[get_clocks \{CK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CKS\[15\]\}\] -fall_to \[get_clocks \{CK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CK\}\] -rise_to \[get_clocks \{CKS\[15\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CK\}\] -rise_to \[get_clocks \{CKS\[15\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CK\}\] -fall_to \[get_clocks \{CKS\[15\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CK\}\] -fall_to \[get_clocks \{CKS\[15\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CK\}\] -rise_to \[get_clocks \{CKS\[15\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CK\}\] -rise_to \[get_clocks \{CKS\[15\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CK\}\] -fall_to \[get_clocks \{CKS\[15\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CK\}\] -fall_to \[get_clocks \{CKS\[15\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CK\}\] -rise_to \[get_clocks \{CKS\[15\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CK\}\] -rise_to \[get_clocks \{CKS\[15\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CK\}\] -fall_to \[get_clocks \{CKS\[15\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CK\}\] -fall_to \[get_clocks \{CKS\[15\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CK\}\] -rise_to \[get_clocks \{CKS\[15\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CK\}\] -rise_to \[get_clocks \{CKS\[15\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CK\}\] -fall_to \[get_clocks \{CKS\[15\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CK\}\] -fall_to \[get_clocks \{CKS\[15\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CK\}\] -rise_to \[get_clocks \{CK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CK\}\] -rise_to \[get_clocks \{CK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CK\}\] -fall_to \[get_clocks \{CK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CK\}\] -fall_to \[get_clocks \{CK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CK\}\] -rise_to \[get_clocks \{CK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CK\}\] -rise_to \[get_clocks \{CK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CK\}\] -fall_to \[get_clocks \{CK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CK\}\] -fall_to \[get_clocks \{CK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CK\}\] -rise_to \[get_clocks \{CK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CK\}\] -rise_to \[get_clocks \{CK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CK\}\] -fall_to \[get_clocks \{CK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CK\}\] -fall_to \[get_clocks \{CK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CK\}\] -rise_to \[get_clocks \{CK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CK\}\] -rise_to \[get_clocks \{CK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CK\}\] -fall_to \[get_clocks \{CK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CK\}\] -fall_to \[get_clocks \{CK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "333 " "Info: Peak virtual memory: 333 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 11 20:12:19 2016 " "Info: Processing ended: Mon Apr 11 20:12:19 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.958 " "Info: Worst-case setup slack is -5.958" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.958      -802.389 CKS\[15\]  " "Info:    -5.958      -802.389 CKS\[15\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.308      -169.714 CK  " "Info:    -4.308      -169.714 CK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.091 " "Info: Worst-case hold slack is 0.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.091         0.000 CK  " "Info:     0.091         0.000 CK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452         0.000 CKS\[15\]  " "Info:     0.452         0.000 CKS\[15\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -93.707 CK  " "Info:    -3.000       -93.707 CK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -382.159 CKS\[15\]  " "Info:    -1.487      -382.159 CKS\[15\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CKS\[15\]\}\] -rise_to \[get_clocks \{CKS\[15\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CKS\[15\]\}\] -rise_to \[get_clocks \{CKS\[15\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CKS\[15\]\}\] -fall_to \[get_clocks \{CKS\[15\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CKS\[15\]\}\] -fall_to \[get_clocks \{CKS\[15\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CKS\[15\]\}\] -rise_to \[get_clocks \{CKS\[15\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CKS\[15\]\}\] -rise_to \[get_clocks \{CKS\[15\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CKS\[15\]\}\] -fall_to \[get_clocks \{CKS\[15\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CKS\[15\]\}\] -fall_to \[get_clocks \{CKS\[15\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CKS\[15\]\}\] -rise_to \[get_clocks \{CKS\[15\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CKS\[15\]\}\] -rise_to \[get_clocks \{CKS\[15\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CKS\[15\]\}\] -fall_to \[get_clocks \{CKS\[15\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CKS\[15\]\}\] -fall_to \[get_clocks \{CKS\[15\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CKS\[15\]\}\] -rise_to \[get_clocks \{CKS\[15\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CKS\[15\]\}\] -rise_to \[get_clocks \{CKS\[15\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CKS\[15\]\}\] -fall_to \[get_clocks \{CKS\[15\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CKS\[15\]\}\] -fall_to \[get_clocks \{CKS\[15\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CKS\[15\]\}\] -rise_to \[get_clocks \{CK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CKS\[15\]\}\] -rise_to \[get_clocks \{CK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CKS\[15\]\}\] -fall_to \[get_clocks \{CK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CKS\[15\]\}\] -fall_to \[get_clocks \{CK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CKS\[15\]\}\] -rise_to \[get_clocks \{CK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CKS\[15\]\}\] -rise_to \[get_clocks \{CK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CKS\[15\]\}\] -fall_to \[get_clocks \{CK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CKS\[15\]\}\] -fall_to \[get_clocks \{CK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CKS\[15\]\}\] -rise_to \[get_clocks \{CK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CKS\[15\]\}\] -rise_to \[get_clocks \{CK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CKS\[15\]\}\] -fall_to \[get_clocks \{CK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CKS\[15\]\}\] -fall_to \[get_clocks \{CK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CKS\[15\]\}\] -rise_to \[get_clocks \{CK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CKS\[15\]\}\] -rise_to \[get_clocks \{CK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CKS\[15\]\}\] -fall_to \[get_clocks \{CK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CKS\[15\]\}\] -fall_to \[get_clocks \{CK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CK\}\] -rise_to \[get_clocks \{CKS\[15\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CK\}\] -rise_to \[get_clocks \{CKS\[15\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CK\}\] -fall_to \[get_clocks \{CKS\[15\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CK\}\] -fall_to \[get_clocks \{CKS\[15\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CK\}\] -rise_to \[get_clocks \{CKS\[15\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CK\}\] -rise_to \[get_clocks \{CKS\[15\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CK\}\] -fall_to \[get_clocks \{CKS\[15\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CK\}\] -fall_to \[get_clocks \{CKS\[15\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CK\}\] -rise_to \[get_clocks \{CKS\[15\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CK\}\] -rise_to \[get_clocks \{CKS\[15\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CK\}\] -fall_to \[get_clocks \{CKS\[15\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CK\}\] -fall_to \[get_clocks \{CKS\[15\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CK\}\] -rise_to \[get_clocks \{CKS\[15\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CK\}\] -rise_to \[get_clocks \{CKS\[15\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CK\}\] -fall_to \[get_clocks \{CKS\[15\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CK\}\] -fall_to \[get_clocks \{CKS\[15\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CK\}\] -rise_to \[get_clocks \{CK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CK\}\] -rise_to \[get_clocks \{CK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CK\}\] -fall_to \[get_clocks \{CK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CK\}\] -fall_to \[get_clocks \{CK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CK\}\] -rise_to \[get_clocks \{CK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CK\}\] -rise_to \[get_clocks \{CK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CK\}\] -fall_to \[get_clocks \{CK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CK\}\] -fall_to \[get_clocks \{CK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CK\}\] -rise_to \[get_clocks \{CK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CK\}\] -rise_to \[get_clocks \{CK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CK\}\] -fall_to \[get_clocks \{CK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CK\}\] -fall_to \[get_clocks \{CK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CK\}\] -rise_to \[get_clocks \{CK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CK\}\] -rise_to \[get_clocks \{CK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CK\}\] -fall_to \[get_clocks \{CK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CK\}\] -fall_to \[get_clocks \{CK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.647 " "Info: Worst-case setup slack is -5.647" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.647      -736.371 CKS\[15\]  " "Info:    -5.647      -736.371 CKS\[15\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.973      -153.314 CK  " "Info:    -3.973      -153.314 CK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.184 " "Info: Worst-case hold slack is 0.184" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184         0.000 CK  " "Info:     0.184         0.000 CK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 CKS\[15\]  " "Info:     0.401         0.000 CKS\[15\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -93.707 CK  " "Info:    -3.000       -93.707 CK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -382.159 CKS\[15\]  " "Info:    -1.487      -382.159 CKS\[15\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CKS\[15\]\}\] -rise_to \[get_clocks \{CKS\[15\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CKS\[15\]\}\] -rise_to \[get_clocks \{CKS\[15\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CKS\[15\]\}\] -fall_to \[get_clocks \{CKS\[15\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CKS\[15\]\}\] -fall_to \[get_clocks \{CKS\[15\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CKS\[15\]\}\] -rise_to \[get_clocks \{CKS\[15\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CKS\[15\]\}\] -rise_to \[get_clocks \{CKS\[15\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CKS\[15\]\}\] -fall_to \[get_clocks \{CKS\[15\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CKS\[15\]\}\] -fall_to \[get_clocks \{CKS\[15\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CKS\[15\]\}\] -rise_to \[get_clocks \{CKS\[15\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CKS\[15\]\}\] -rise_to \[get_clocks \{CKS\[15\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CKS\[15\]\}\] -fall_to \[get_clocks \{CKS\[15\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CKS\[15\]\}\] -fall_to \[get_clocks \{CKS\[15\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CKS\[15\]\}\] -rise_to \[get_clocks \{CKS\[15\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CKS\[15\]\}\] -rise_to \[get_clocks \{CKS\[15\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CKS\[15\]\}\] -fall_to \[get_clocks \{CKS\[15\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CKS\[15\]\}\] -fall_to \[get_clocks \{CKS\[15\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CKS\[15\]\}\] -rise_to \[get_clocks \{CK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CKS\[15\]\}\] -rise_to \[get_clocks \{CK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CKS\[15\]\}\] -fall_to \[get_clocks \{CK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CKS\[15\]\}\] -fall_to \[get_clocks \{CK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CKS\[15\]\}\] -rise_to \[get_clocks \{CK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CKS\[15\]\}\] -rise_to \[get_clocks \{CK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CKS\[15\]\}\] -fall_to \[get_clocks \{CK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CKS\[15\]\}\] -fall_to \[get_clocks \{CK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CKS\[15\]\}\] -rise_to \[get_clocks \{CK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CKS\[15\]\}\] -rise_to \[get_clocks \{CK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CKS\[15\]\}\] -fall_to \[get_clocks \{CK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CKS\[15\]\}\] -fall_to \[get_clocks \{CK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CKS\[15\]\}\] -rise_to \[get_clocks \{CK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CKS\[15\]\}\] -rise_to \[get_clocks \{CK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CKS\[15\]\}\] -fall_to \[get_clocks \{CK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CKS\[15\]\}\] -fall_to \[get_clocks \{CK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CK\}\] -rise_to \[get_clocks \{CKS\[15\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CK\}\] -rise_to \[get_clocks \{CKS\[15\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CK\}\] -fall_to \[get_clocks \{CKS\[15\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CK\}\] -fall_to \[get_clocks \{CKS\[15\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CK\}\] -rise_to \[get_clocks \{CKS\[15\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CK\}\] -rise_to \[get_clocks \{CKS\[15\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CK\}\] -fall_to \[get_clocks \{CKS\[15\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CK\}\] -fall_to \[get_clocks \{CKS\[15\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CK\}\] -rise_to \[get_clocks \{CKS\[15\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CK\}\] -rise_to \[get_clocks \{CKS\[15\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CK\}\] -fall_to \[get_clocks \{CKS\[15\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CK\}\] -fall_to \[get_clocks \{CKS\[15\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CK\}\] -rise_to \[get_clocks \{CKS\[15\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CK\}\] -rise_to \[get_clocks \{CKS\[15\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CK\}\] -fall_to \[get_clocks \{CKS\[15\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CK\}\] -fall_to \[get_clocks \{CKS\[15\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CK\}\] -rise_to \[get_clocks \{CK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CK\}\] -rise_to \[get_clocks \{CK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CK\}\] -fall_to \[get_clocks \{CK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CK\}\] -fall_to \[get_clocks \{CK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CK\}\] -rise_to \[get_clocks \{CK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CK\}\] -rise_to \[get_clocks \{CK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CK\}\] -fall_to \[get_clocks \{CK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CK\}\] -fall_to \[get_clocks \{CK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CK\}\] -rise_to \[get_clocks \{CK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CK\}\] -rise_to \[get_clocks \{CK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CK\}\] -fall_to \[get_clocks \{CK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CK\}\] -fall_to \[get_clocks \{CK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CK\}\] -rise_to \[get_clocks \{CK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CK\}\] -rise_to \[get_clocks \{CK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CK\}\] -fall_to \[get_clocks \{CK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CK\}\] -fall_to \[get_clocks \{CK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.064 " "Info: Worst-case setup slack is -2.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.064      -210.389 CKS\[15\]  " "Info:    -2.064      -210.389 CKS\[15\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.329       -38.811 CK  " "Info:    -1.329       -38.811 CK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.130 " "Info: Worst-case hold slack is -0.130" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.130        -0.130 CK  " "Info:    -0.130        -0.130 CK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 CKS\[15\]  " "Info:     0.186         0.000 CKS\[15\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -67.706 CK  " "Info:    -3.000       -67.706 CK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -257.000 CKS\[15\]  " "Info:    -1.000      -257.000 CKS\[15\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "391 " "Info: Peak virtual memory: 391 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 11 20:12:26 2016 " "Info: Processing ended: Mon Apr 11 20:12:26 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 14 s " "Info: Quartus II Full Compilation was successful. 0 errors, 14 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
