#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Jan 06 23:08:07 2023
# Process ID: 13296
# Current directory: C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1460 C:\Users\Mostafa\Desktop\computer arc\LEC_Project\FULL_CODE\Lec_Project.xpr
# Log file: C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/vivado.log
# Journal file: C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.xpr}
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Mostafa/Desktop/Testconfig.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/xlinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 836.695 ; gain = 148.629
update_compile_order -fileset sources_1
remove_files -fileset sim_1 C:/Users/Mostafa/Desktop/Testconfig.wcfg
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Write_to_reg_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_to_reg_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Reg_out_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_out_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Read_1_OR_3_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Read_1_OR_3_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/PC_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Instruction_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Data_Memory_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU_B_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_B_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU_A_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_A_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LAB_Modules/Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/xlinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 6a1668f15efa4f7d93e353a479de35ea --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_behav xil_defaultlib.Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Reg_Selector [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:30]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port Memory_Address [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:21]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Data_Memory_Reg
Compiling module xil_defaultlib.Instruction_Register
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Write_to_reg_Mux
Compiling module xil_defaultlib.Read_1_OR_3_Mux
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Reg_out_R
Compiling module xil_defaultlib.ALU_A_Mux
Compiling module xil_defaultlib.ALU_B_Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_reg
Compiling module xil_defaultlib.PC_Mux
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Mostafa/Desktop/computer -notrace
couldn't read file "C:/Users/Mostafa/Desktop/computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Fri Jan 06 23:11:50 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_behav -key {Behavioral:sim_1:Functional:Test} -tclbatch {Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 921.957 ; gain = 83.953
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Write_to_reg_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_to_reg_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Reg_out_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_out_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Read_1_OR_3_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Read_1_OR_3_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/PC_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Instruction_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Data_Memory_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU_B_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_B_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU_A_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_A_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LAB_Modules/Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/xlinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 6a1668f15efa4f7d93e353a479de35ea --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_behav xil_defaultlib.Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Reg_Selector [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:30]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port Memory_Address [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:21]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Data_Memory_Reg
Compiling module xil_defaultlib.Instruction_Register
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Write_to_reg_Mux
Compiling module xil_defaultlib.Read_1_OR_3_Mux
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Reg_out_R
Compiling module xil_defaultlib.ALU_A_Mux
Compiling module xil_defaultlib.ALU_B_Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_reg
Compiling module xil_defaultlib.PC_Mux
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Mostafa/Desktop/computer -notrace
couldn't read file "C:/Users/Mostafa/Desktop/computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Fri Jan 06 23:12:58 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_behav -key {Behavioral:sim_1:Functional:Test} -tclbatch {Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 921.957 ; gain = 0.000
create_run impl_2 -parent_run synth_1 -flow {Vivado Implementation 2016} -strategy {Vivado Implementation Defaults}
Run is defaulting to parent run srcset: sources_1
Run is defaulting to parent run constrset: constrs_1
Run is defaulting to parent run part: xc7a35tcsg325-2L
current_run [get_runs impl_2]
set_property part xc7a15tcpg236-2L [current_project]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a15tcpg236-2L
Top: Test
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:04:33 ; elapsed = 00:13:08 . Memory (MB): peak = 956.805 ; gain = 750.004
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Test' [C:/Users/Mostafa/Desktop/computer arc/LAB_Modules/Test.v:3]
INFO: [Synth 8-638] synthesizing module 'DataPath' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:4]
INFO: [Synth 8-638] synthesizing module 'PC' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/PC.v:4]
INFO: [Synth 8-256] done synthesizing module 'PC' (1#1) [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/PC.v:4]
INFO: [Synth 8-638] synthesizing module 'Instruction_Memory' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Instruction_Memory.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Instruction_Memory.v:12]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Memory' (2#1) [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Instruction_Memory.v:4]
INFO: [Synth 8-638] synthesizing module 'Data_Memory' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Data_Memory.v:3]
INFO: [Synth 8-256] done synthesizing module 'Data_Memory' (3#1) [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Data_Memory.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'Memory_Address' does not match port width (7) of module 'Data_Memory' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:21]
WARNING: [Synth 8-689] width (32) of port connection 'Memory_allow_Write' does not match port width (1) of module 'Data_Memory' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:21]
WARNING: [Synth 8-689] width (1) of port connection 'Output_Data' does not match port width (32) of module 'Data_Memory' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:21]
INFO: [Synth 8-638] synthesizing module 'Data_Memory_Reg' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Data_Memory_Reg.v:23]
INFO: [Synth 8-256] done synthesizing module 'Data_Memory_Reg' (4#1) [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Data_Memory_Reg.v:23]
INFO: [Synth 8-638] synthesizing module 'Instruction_Register' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Instruction_Register.v:4]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Register' (5#1) [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Instruction_Register.v:4]
INFO: [Synth 8-638] synthesizing module 'Control_Unit' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Control_Unit.v:3]
	Parameter S0 bound to: 4'b0000 
	Parameter S1 bound to: 4'b0001 
	Parameter S2 bound to: 4'b0010 
	Parameter S3 bound to: 4'b0011 
	Parameter S4 bound to: 4'b0100 
	Parameter S5 bound to: 4'b0101 
	Parameter S6 bound to: 4'b0110 
	Parameter S7 bound to: 4'b0111 
	Parameter S8 bound to: 4'b1000 
	Parameter S9 bound to: 4'b1001 
	Parameter S10 bound to: 4'b1010 
	Parameter S11 bound to: 4'b1011 
	Parameter S12 bound to: 4'b1100 
	Parameter S13 bound to: 4'b1101 
	Parameter S14 bound to: 4'b1110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Control_Unit.v:79]
WARNING: [Synth 8-567] referenced signal 'Opcode' should be on the sensitivity list [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Control_Unit.v:54]
INFO: [Synth 8-256] done synthesizing module 'Control_Unit' (6#1) [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Control_Unit.v:3]
INFO: [Synth 8-638] synthesizing module 'Write_to_reg_Mux' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Write_to_reg_Mux.v:3]
INFO: [Synth 8-256] done synthesizing module 'Write_to_reg_Mux' (7#1) [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Write_to_reg_Mux.v:3]
INFO: [Synth 8-638] synthesizing module 'Read_1_OR_3_Mux' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Read_1_OR_3_Mux.v:23]
INFO: [Synth 8-256] done synthesizing module 'Read_1_OR_3_Mux' (8#1) [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Read_1_OR_3_Mux.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Reg_Selector' does not match port width (2) of module 'Write_to_reg_Mux' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:30]
WARNING: [Synth 8-689] width (32) of port connection 'Instr25_21' does not match port width (5) of module 'Write_to_reg_Mux' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:30]
WARNING: [Synth 8-689] width (32) of port connection 'Instr15_11' does not match port width (5) of module 'Write_to_reg_Mux' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:30]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (5) of module 'Write_to_reg_Mux' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:30]
INFO: [Synth 8-638] synthesizing module 'register_file' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Register_File.v:3]
INFO: [Synth 8-256] done synthesizing module 'register_file' (9#1) [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Register_File.v:3]
INFO: [Synth 8-638] synthesizing module 'Reg_out_R' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Reg_out_R.v:3]
INFO: [Synth 8-256] done synthesizing module 'Reg_out_R' (10#1) [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Reg_out_R.v:3]
INFO: [Synth 8-638] synthesizing module 'ALU_A_Mux' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU_A_Mux.v:3]
INFO: [Synth 8-256] done synthesizing module 'ALU_A_Mux' (11#1) [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU_A_Mux.v:3]
INFO: [Synth 8-638] synthesizing module 'ALU_B_Mux' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU_B_Mux.v:3]
INFO: [Synth 8-256] done synthesizing module 'ALU_B_Mux' (12#1) [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU_B_Mux.v:3]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU.v:3]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU.v:52]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001011 is unreachable [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU.v:53]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001100100 is unreachable [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU.v:54]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001100101 is unreachable [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU.v:55]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101110 is unreachable [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU.v:56]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101111 is unreachable [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU.v:57]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU.v:49]
INFO: [Synth 8-256] done synthesizing module 'ALU' (13#1) [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU.v:3]
INFO: [Synth 8-638] synthesizing module 'ALU_reg' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU_reg.v:3]
INFO: [Synth 8-256] done synthesizing module 'ALU_reg' (14#1) [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU_reg.v:3]
INFO: [Synth 8-638] synthesizing module 'PC_Mux' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/PC_Mux.v:23]
INFO: [Synth 8-256] done synthesizing module 'PC_Mux' (15#1) [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/PC_Mux.v:23]
INFO: [Synth 8-638] synthesizing module 'Sign_Extend' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Sign_Extend.v:4]
INFO: [Synth 8-256] done synthesizing module 'Sign_Extend' (16#1) [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Sign_Extend.v:4]
WARNING: [Synth 8-3848] Net Memory in module/entity DataPath does not have driver. [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:7]
WARNING: [Synth 8-3848] Net R1O3_Out in module/entity DataPath does not have driver. [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:11]
WARNING: [Synth 8-3848] Net BOC in module/entity DataPath does not have driver. [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:14]
INFO: [Synth 8-256] done synthesizing module 'DataPath' (17#1) [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:4]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/Mostafa/Desktop/computer arc/LAB_Modules/Test.v:19]
INFO: [Synth 8-256] done synthesizing module 'Test' (18#1) [C:/Users/Mostafa/Desktop/computer arc/LAB_Modules/Test.v:3]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port Memory_Address[6]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port Memory_Address[5]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port Memory_Address[4]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port Memory_Address[3]
WARNING: [Synth 8-3331] design DataPath has unconnected port R1O3_Out[4]
WARNING: [Synth 8-3331] design DataPath has unconnected port R1O3_Out[3]
WARNING: [Synth 8-3331] design DataPath has unconnected port R1O3_Out[2]
WARNING: [Synth 8-3331] design DataPath has unconnected port R1O3_Out[1]
WARNING: [Synth 8-3331] design DataPath has unconnected port R1O3_Out[0]
WARNING: [Synth 8-3331] design DataPath has unconnected port BOC
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:04:33 ; elapsed = 00:13:09 . Memory (MB): peak = 980.023 ; gain = 773.223
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin DataMemory:Memory_allow_Write to constant 0 [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:21]
WARNING: [Synth 8-3295] tying undriven pin DataMemoryReg:in[31] to constant 0 [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:22]
WARNING: [Synth 8-3295] tying undriven pin DataMemoryReg:in[30] to constant 0 [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:22]
WARNING: [Synth 8-3295] tying undriven pin DataMemoryReg:in[29] to constant 0 [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:22]
WARNING: [Synth 8-3295] tying undriven pin DataMemoryReg:in[28] to constant 0 [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:22]
WARNING: [Synth 8-3295] tying undriven pin DataMemoryReg:in[27] to constant 0 [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:22]
WARNING: [Synth 8-3295] tying undriven pin DataMemoryReg:in[26] to constant 0 [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:22]
WARNING: [Synth 8-3295] tying undriven pin DataMemoryReg:in[25] to constant 0 [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:22]
WARNING: [Synth 8-3295] tying undriven pin DataMemoryReg:in[24] to constant 0 [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:22]
WARNING: [Synth 8-3295] tying undriven pin DataMemoryReg:in[23] to constant 0 [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:22]
WARNING: [Synth 8-3295] tying undriven pin DataMemoryReg:in[22] to constant 0 [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:22]
WARNING: [Synth 8-3295] tying undriven pin DataMemoryReg:in[21] to constant 0 [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:22]
WARNING: [Synth 8-3295] tying undriven pin DataMemoryReg:in[20] to constant 0 [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:22]
WARNING: [Synth 8-3295] tying undriven pin DataMemoryReg:in[19] to constant 0 [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:22]
WARNING: [Synth 8-3295] tying undriven pin DataMemoryReg:in[18] to constant 0 [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:22]
WARNING: [Synth 8-3295] tying undriven pin DataMemoryReg:in[17] to constant 0 [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:22]
WARNING: [Synth 8-3295] tying undriven pin DataMemoryReg:in[16] to constant 0 [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:22]
WARNING: [Synth 8-3295] tying undriven pin DataMemoryReg:in[15] to constant 0 [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:22]
WARNING: [Synth 8-3295] tying undriven pin DataMemoryReg:in[14] to constant 0 [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:22]
WARNING: [Synth 8-3295] tying undriven pin DataMemoryReg:in[13] to constant 0 [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:22]
WARNING: [Synth 8-3295] tying undriven pin DataMemoryReg:in[12] to constant 0 [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:22]
WARNING: [Synth 8-3295] tying undriven pin DataMemoryReg:in[11] to constant 0 [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:22]
WARNING: [Synth 8-3295] tying undriven pin DataMemoryReg:in[10] to constant 0 [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:22]
WARNING: [Synth 8-3295] tying undriven pin DataMemoryReg:in[9] to constant 0 [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:22]
WARNING: [Synth 8-3295] tying undriven pin DataMemoryReg:in[8] to constant 0 [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:22]
WARNING: [Synth 8-3295] tying undriven pin DataMemoryReg:in[7] to constant 0 [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:22]
WARNING: [Synth 8-3295] tying undriven pin DataMemoryReg:in[6] to constant 0 [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:22]
WARNING: [Synth 8-3295] tying undriven pin DataMemoryReg:in[5] to constant 0 [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:22]
WARNING: [Synth 8-3295] tying undriven pin DataMemoryReg:in[4] to constant 0 [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:22]
WARNING: [Synth 8-3295] tying undriven pin DataMemoryReg:in[3] to constant 0 [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:22]
WARNING: [Synth 8-3295] tying undriven pin DataMemoryReg:in[2] to constant 0 [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:22]
WARNING: [Synth 8-3295] tying undriven pin DataMemoryReg:in[1] to constant 0 [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:22]
WARNING: [Synth 8-3295] tying undriven pin DataMemoryReg:in[0] to constant 0 [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:22]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:04:34 ; elapsed = 00:13:09 . Memory (MB): peak = 980.023 ; gain = 773.223
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a15tcpg236-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:04:46 ; elapsed = 00:13:24 . Memory (MB): peak = 1257.852 ; gain = 1051.051
43 Infos, 61 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1257.852 ; gain = 335.895
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a15tcpg236-2L
WARNING: [Project 1-591] Current part 'xc7a15tcpg236-2L' is different from part 'xc7a35tcsg325-2L' stored in the checkpoint.  Please run report_drc, report_timing and report_power.
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 5 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

report_power -name {power_1}
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1827.574 ; gain = 415.176
reset_run synth_1
launch_runs impl_2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_2'
[Fri Jan 06 23:24:41 2023] Launched synth_1...
Run output will be captured here: C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.runs/synth_1/runme.log
[Fri Jan 06 23:24:41 2023] Launched impl_2...
Run output will be captured here: C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.runs/impl_2/runme.log
reset_run impl_2
launch_runs impl_2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_2'
[Fri Jan 06 23:26:05 2023] Launched impl_2...
Run output will be captured here: C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.runs/impl_2/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Write_to_reg_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_to_reg_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Reg_out_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_out_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Read_1_OR_3_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Read_1_OR_3_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/PC_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Instruction_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Data_Memory_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU_B_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_B_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU_A_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_A_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LAB_Modules/Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/xlinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 6a1668f15efa4f7d93e353a479de35ea --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_behav xil_defaultlib.Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Reg_Selector [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:30]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port Memory_Address [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:21]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Data_Memory_Reg
Compiling module xil_defaultlib.Instruction_Register
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Write_to_reg_Mux
Compiling module xil_defaultlib.Read_1_OR_3_Mux
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Reg_out_R
Compiling module xil_defaultlib.ALU_A_Mux
Compiling module xil_defaultlib.ALU_B_Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_reg
Compiling module xil_defaultlib.PC_Mux
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Mostafa/Desktop/computer -notrace
couldn't read file "C:/Users/Mostafa/Desktop/computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Fri Jan 06 23:27:06 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_behav -key {Behavioral:sim_1:Functional:Test} -tclbatch {Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1827.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jan 06 23:27:48 2023...
