module Semantics where

open import Data.Bool
open import Data.Product
open import Relation.Binary.PropositionalEquality using (_â‰¡_; refl; sym; trans; cong; subst)
open import Data.Maybe using (Maybe; nothing; just)
open import Function using (case_of_)

import Data.Nat as Nat
open import Data.Nat using (â„•; zero; suc)

import Data.Fin as Fin
open import Data.Fin using (Fin)

import Data.Vec as Vec
open import Data.Vec using (Vec; []; _âˆ·_; _[_]=_; _[_]â‰”_)
open import Data.Vec.Properties

--- --- ---


-- This datatype will label our semantics, thus making our
-- relation a labeled transition relation. The Request
-- constructor can be seen as a command by the CPU to load
-- an address from memory to the register. Ï„ is the "Silent"
-- transition (Ï„ is used to denote this by convention)
data Label {Target Address : Set} : Set where

  -- This label indicates a load instruction
  Load : Target â†’ Address â†’ Label

  -- These labels are "background instructions" that
  -- are "unobservable"
  Ï„ : Target â†’ Address â†’ Label


module BitWidth where
  data BitWidth : Set where
    BW : â„• â†’ BitWidth
  
  -- What range of decimal numbers is covered by a given bitwidth?
  bitWidthRange : BitWidth â†’ â„•
  bitWidthRange (BW w) = 2 Nat.^ w
  
  -- A â„• which could be represented by a given BitWidth.
  FinBitWidth : BitWidth â†’ Set
  FinBitWidth bw = Fin (bitWidthRange bw)

open BitWidth

module BitVector where
  data Bit : Set where
    i : Bit
    o : Bit
  -- empty (bitvec of zeros of inferred width)
  -- something to break a bitvec into pieces with
  -- something to squish them back together with
  -- function to measure the length of a bitvec
  -- conversions between bitvecs and nats
  BitVector : BitWidth â†’ Set
  BitVector (BW w) = Vec Bit w

  private
    variable
      w : BitWidth


  empty : BitVector w
  empty {BW w} = Vec.replicate o

  
  inc : BitVector w â†’ BitVector w
  inc  = {!!}

  toBV : â„• â†’ BitVector w
  toBV zero = empty
  toBV (suc n) = inc (toBV n)

  fromBV : BitVector w â†’ â„•
  fromBV x = {!Vec.foldr ? ? ?!}


  -- Unit Tests --
  testâ‚ : (toBV {BW 4} zero) â‰¡ o âˆ· o âˆ· o âˆ· o âˆ· []
  testâ‚ = refl

  testâ‚‚ : inc (toBV {BW 4} zero) â‰¡ o âˆ· o âˆ· o âˆ· i âˆ· []
  testâ‚‚ = {!!}

Word : Set
Word = â„•

module Memory {addrWidth : BitWidth} where
  Address : Set
  Address = FinBitWidth addrWidth

  memWordCount : â„• 
  memWordCount = bitWidthRange addrWidth

  Memory : Set
  Memory = Vec Word memWordCount

  memAccess : Memory â†’ Address â†’ Word
  memAccess = Vec.lookup

module RegFile {regCount : â„•} where
  RegName : Set
  RegName = Fin regCount

  RegFile : Set
  RegFile = Vec Word regCount

  regAccess : RegFile â†’ RegName â†’ Word
  regAccess = Vec.lookup

module DirectMemoryAccess {addrWidth regCount} where
  open module Memory' = Memory {addrWidth}
  open module RegFile' = RegFile {regCount}

  State : Set
  State = Memory Ã— RegFile
        
  data _âŸ¶â‚[_]_ : State â†’ Label â†’ State â†’ Set where

    -- Nathan: `mem [ addr ]= val` is a weaking of `val â‰¡ memAccess mem addr`.
    -- IMO, it's better because we have a lemma in the stdlib that lets us
    -- recover `memAccess mem addr â‰¡ val`, and we can now also use
    -- `mem [ addr ]= val` in proofs which require that type.

    -- Nathan: Where does regname come from? Should it be included in the Request?
    load : âˆ€ {mem : Memory} {addr : Address}
             {reg : RegFile} {regname : RegName}
             {val : Word}
         --â†’ val â‰¡ memAccess mem addr
         â†’ mem [ addr ]= val 
           ------------------------
         â†’ (mem , reg) âŸ¶â‚[ Load regname addr ] (mem , reg [ regname ]â‰” val)

module DirectlyMappedCacheMemoryAccess
       {addrWidthâ„• regCount indexWidthâ„• offsetWidthâ„•}
       {iw+owâ‰¤aw : indexWidthâ„• Nat.+ offsetWidthâ„• Nat.â‰¤ addrWidthâ„•}
       where
  open module DMA = DirectMemoryAccess {BW addrWidthâ„•} {regCount}

  tagWidthâ„• : â„•
  tagWidthâ„• = addrWidthâ„• Nat.âˆ¸ (indexWidthâ„• Nat.+ offsetWidthâ„•)

  Tag : Set
  Tag = FinBitWidth (BW tagWidthâ„•)

  Index : Set
  Index = FinBitWidth (BW indexWidthâ„•)

  Offset : Set
  Offset = FinBitWidth (BW offsetWidthâ„•)

  -- also define Tag|Index (fetchrow arg)

  cacheLineCount : â„•
  cacheLineCount = bitWidthRange (BW indexWidthâ„•)

  cacheRowSlotCount : â„•
  cacheRowSlotCount = bitWidthRange (BW offsetWidthâ„•)

  record CacheLine : Set where
    constructor CL
    field
      valid : Bool
      tag : Tag
      row : Vec Word cacheRowSlotCount
      -- Î» offset â†’ Word

  Cache : Set
  Cache = Vec CacheLine cacheLineCount
  -- Î» index â†’ cacheLine

  data _[_ï¹_ï¹_]=_ : Cache â†’ Tag â†’ Index â†’ Offset â†’ Word â†’ Set where
    cacheAccess : âˆ€ cache tag index offset {row} {val}
        â†’ cache [ index ]= CL true tag row
        â†’ row [ offset ]= val
        â†’ cache [ tag ï¹ index ï¹ offset ]= val


  RegName : Set
  RegName = DMA.RegFile'.RegName

  Address : Set
  Address = DMA.Memory'.Address

  Memory : Set
  Memory = DMA.Memory'.Memory

  RegFile : Set
  RegFile = DMA.RegFile'.RegFile

  rowAddrWidthâ„• = tagWidthâ„• Nat.+ indexWidthâ„•
  RowAddress = FinBitWidth (BW rowAddrWidthâ„•)

  -- The type of total functions from Addresses to Tag,Index,Offset
  AddressBitifier : Set
  AddressBitifier = Address â†’ Tag Ã— Index Ã— Offset

  -- The type of total fucntions which concatenate the tag and index
  -- to an address
  Squasher : Set
  Squasher = Tag â†’ Index â†’ RowAddress

  -- The type of total functions which yield data from memory
  Fetcher : Set
  Fetcher = Memory â†’ RowAddress â†’ Vec Word cacheRowSlotCount

  -- Function that 


  -- We can use a state machine approach for âŸ¶â‚‚
  -- A configuration is a combination of the mutable memory and registers
  -- along with a state variable that represents what "process" we are
  -- currently doing.
  data Process : Set where

    Idle : Process
    Access : Process
    Allocate : Process
    Write : Word â†’ Process

  -- The 'signature' is an abstract set of functions
  -- that yield an abstract implementation of the algorithm
  -- which does the cache and address manipulation
  record Signature : Set where
    field
      bitify : AddressBitifier
      fetch : Fetcher
      catbits : Squasher

  open Signature
      
  
  Config : Set
  Config = Process Ã— Memory Ã— RegFile Ã— Cache

  --pattern _,_,_ a b c = a , (b , c)

  private
    variable
      reg-name : RegName
      Î£â‚€ : Signature
      addr : Address
      ğ‘š : Memory
      ğ‘Ÿ ğ‘Ÿ' : RegFile
      Ïƒ Ïƒ' : Cache
      tag : Tag
      index : Index
      offset : Offset

  data _âŸ¶â‚‚[_,_]_ : Config â†’ Label â†’ Signature â†’ Config â†’ Set where

    -- processor requests to do something with the address
    req-rule :  (Idle , ğ‘š , ğ‘Ÿ , Ïƒ) âŸ¶â‚‚[ Load reg-name addr , Î£â‚€ ] (Access , ğ‘š , ğ‘Ÿ , Ïƒ)

    -- If a hit, proceed to attemp to write the value to a register
    hit-rule : âˆ€ {val}
      â†’ bitify Î£â‚€ addr â‰¡ (tag , index , offset)
      â†’ Ïƒ [ tag ï¹ index ï¹ offset ]= val
      â†’ (Access , ğ‘š , ğ‘Ÿ , Ïƒ) âŸ¶â‚‚[ Ï„ reg-name addr , Î£â‚€ ] (Write val , ğ‘š , ğ‘Ÿ , Ïƒ)

    -- Write the value to the target register, then return to waiting for next request
    write-rule : âˆ€{val target-register}
      â†’ ğ‘Ÿ [ target-register ]â‰” val â‰¡ ğ‘Ÿ'
      â†’ (Write val , ğ‘š , ğ‘Ÿ , Ïƒ) âŸ¶â‚‚[ Ï„ reg-name addr , Î£â‚€ ] (Idle , ğ‘š , ğ‘Ÿ' , Ïƒ)

    -- We can't provide a proof of a cache hit, therefore we can only apply this reduction
    miss-rule :
      (Access , ğ‘š , ğ‘Ÿ , Ïƒ) âŸ¶â‚‚[ Ï„ reg-name addr , Î£â‚€ ] (Allocate , ğ‘š , ğ‘Ÿ , Ïƒ)

    -- We allocate a new line in the cache (thus updating it), then go back to
    -- comparing tags. The idea _now_ we can provide a proof of a cache hit and
    -- successfully move on to the write stage
    allocate-rule : âˆ€{row addr' line}
      â†’ bitify Î£â‚€ addr â‰¡ (tag , index , offset)
      â†’ catbits Î£â‚€ tag index â‰¡ addr'
      â†’ fetch Î£â‚€ ğ‘š addr' â‰¡ row
      â†’ CL true tag row â‰¡ line
      â†’ Ïƒ [ index ]â‰” line â‰¡ Ïƒ'
      â†’ (Allocate , ğ‘š , ğ‘Ÿ , Ïƒ) âŸ¶â‚‚[ Ï„ reg-name addr , Î£â‚€ ] (Access , ğ‘š , ğ‘Ÿ , Ïƒ')


  -- This constructor represents a cache hit for a given address
  -- To construct it is to provide both the existence of
  -- the cache, address, signature, and a proof that we had a hit
  data âŸ¨_ï¹_âŸ©â‡“Hit : Cache â†’ Address â†’ Set where

    hittable : âˆ€{tag' row} (Ïƒ : Cache) (addr : Address) (Î£â‚€ : Signature)
      â†’ bitify Î£â‚€ addr â‰¡ (tag , index , offset)
      â†’ Ïƒ [ index ]= CL true tag' row
      â†’ tag â‰¡ tag'
      â†’ âŸ¨ Ïƒ ï¹ addr âŸ©â‡“Hit


  -- This lemma asserts that if we apply the miss-rule and allocate-rules
  -- in succession, then we can construct a proof of a cache hit for
  -- the appropriate line
  Lemma : âˆ€ {reg-name} addr Ïƒ' Î£â‚€
    â†’ (Access , ğ‘š , ğ‘Ÿ , Ïƒ) âŸ¶â‚‚[ Ï„ reg-name addr , Î£â‚€ ] (Allocate , ğ‘š , ğ‘Ÿ , Ïƒ)
    â†’ (Allocate , ğ‘š , ğ‘Ÿ , Ïƒ) âŸ¶â‚‚[ Ï„ reg-name addr , Î£â‚€ ] (Access , ğ‘š , ğ‘Ÿ , Ïƒ')
    â†’ âŸ¨ Ïƒ' ï¹ addr âŸ©â‡“Hit
  Lemma addr Ïƒ' Î£â‚€ miss-rule
        (allocate-rule {tag = tag} {index} {offset} {row = row} {line = line}
        bitify-â‰¡ fâ‚ fâ‚‚ â‰¡-newline Ïƒ[index]â‰”lineâ‰¡Ïƒ') =
          let factâ‚€ : Ïƒ' [ index ]= line
              factâ‚€ = subst (Î» s â†’ s [ index ]= line) Ïƒ[index]â‰”lineâ‰¡Ïƒ' ([]â‰”-updates _ index)

              factâ‚ : Ïƒ' [ index ]= CL true tag row
              factâ‚ = subst (Î» l â†’ Ïƒ' [ index ]= l) (sym (â‰¡-newline)) factâ‚€

              proof : âŸ¨ Ïƒ' ï¹ addr âŸ©â‡“Hit
              proof = hittable Ïƒ' addr Î£â‚€ bitify-â‰¡ factâ‚ refl
          in proof
