arch	circuit	script_params	vtr_flow_elapsed_time	vtr_max_mem_stage	vtr_max_mem	error	odin_synth_time	max_odin_mem	parmys_synth_time	max_parmys_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_mem	pack_time	placed_wirelength_est	total_swap	accepted_swap	rejected_swap	aborted_swap	place_mem	place_time	place_quench_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_num_rr_graph_nodes	crit_path_num_rr_graph_edges	crit_path_collapsed_nodes	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	router_lookahead_computation_time	crit_path_route_time	crit_path_create_rr_graph_time	crit_path_create_intra_cluster_rr_graph_time	crit_path_tile_lookahead_computation_time	crit_path_router_lookahead_computation_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	
stratixiv_arch.timing.xml	styr.blif	common_--place_delay_model_delta_--place_delta_delay_matrix_calculation_method_astar	31.68	vpr	976.39 MiB		-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	10	-1	-1	success	v8.0.0-10480-g679618a2e	release IPO VTR_ASSERT_LEVEL=2	GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	2024-06-23T21:50:39	betzgrp-wintermute.eecg.utoronto.ca	/home/shrevena/Documents/vtr/vtr-verilog-to-routing/vtr_flow/tasks	999828	10	10	168	178	1	62	30	11	8	88	io	auto	952.7 MiB	0.49	368	766	91	620	55	976.4 MiB	0.07	0.00	6.32355	-69.2597	-6.32355	6.32355	3.03	0.000606959	0.000542424	0.0138306	0.0128873	28	702	21	0	0	134428.	1527.59	0.57	0.101778	0.0894085	11590	29630	-1	622	11	230	891	89731	31995	6.89935	6.89935	-73.8866	-6.89935	0	0	173354.	1969.93	0.03	0.06	0.10	-1	-1	0.03	0.0214102	0.0193672	
stratixiv_arch.timing.xml	styr.blif	common_--place_delay_model_delta_override_--place_delta_delay_matrix_calculation_method_astar	32.09	vpr	976.50 MiB		-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	10	-1	-1	success	v8.0.0-10480-g679618a2e	release IPO VTR_ASSERT_LEVEL=2	GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	2024-06-23T21:50:39	betzgrp-wintermute.eecg.utoronto.ca	/home/shrevena/Documents/vtr/vtr-verilog-to-routing/vtr_flow/tasks	999936	10	10	168	178	1	62	30	11	8	88	io	auto	952.8 MiB	0.49	344	720	82	581	57	976.5 MiB	0.07	0.00	6.39032	-69.1435	-6.39032	6.39032	3.04	0.000600169	0.000551234	0.0130613	0.0122073	18	839	22	0	0	88979.3	1011.13	0.65	0.101009	0.0885949	11100	22242	-1	762	18	447	1915	168871	66281	7.03645	7.03645	-77.8983	-7.03645	0	0	114778.	1304.29	0.02	0.08	0.09	-1	-1	0.02	0.0279206	0.0247821	
stratixiv_arch.timing.xml	styr.blif	common_--place_delay_model_delta_--place_delta_delay_matrix_calculation_method_dijkstra	34.28	vpr	976.46 MiB		-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	10	-1	-1	success	v8.0.0-10480-g679618a2e	release IPO VTR_ASSERT_LEVEL=2	GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	2024-06-23T21:50:39	betzgrp-wintermute.eecg.utoronto.ca	/home/shrevena/Documents/vtr/vtr-verilog-to-routing/vtr_flow/tasks	999896	10	10	168	178	1	62	30	11	8	88	io	auto	952.8 MiB	0.49	334	766	75	633	58	976.5 MiB	0.10	0.00	6.24004	-68.8638	-6.24004	6.24004	4.07	0.000634706	0.000586765	0.0149754	0.0140212	18	899	39	0	0	88979.3	1011.13	0.73	0.110608	0.0954776	11100	22242	-1	696	22	510	2363	198597	78898	6.62875	6.62875	-75.2001	-6.62875	0	0	114778.	1304.29	0.02	0.10	0.09	-1	-1	0.02	0.0320727	0.028307	
stratixiv_arch.timing.xml	styr.blif	common_--place_delay_model_delta_override_--place_delta_delay_matrix_calculation_method_dijkstra	34.15	vpr	976.38 MiB		-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	10	-1	-1	success	v8.0.0-10480-g679618a2e	release IPO VTR_ASSERT_LEVEL=2	GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	2024-06-23T21:50:39	betzgrp-wintermute.eecg.utoronto.ca	/home/shrevena/Documents/vtr/vtr-verilog-to-routing/vtr_flow/tasks	999816	10	10	168	178	1	62	30	11	8	88	io	auto	952.7 MiB	0.50	339	720	76	599	45	976.4 MiB	0.08	0.00	6.3798	-68.6604	-6.3798	6.3798	4.15	0.000660135	0.000609847	0.0138725	0.0129932	18	811	22	0	0	88979.3	1011.13	0.62	0.0967468	0.0834932	11100	22242	-1	677	19	362	1443	129672	53439	6.93449	6.93449	-74.8141	-6.93449	0	0	114778.	1304.29	0.02	0.08	0.09	-1	-1	0.02	0.0289955	0.0256269	
