Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Oct 21 18:57:25 2020
| Host         : DESKTOP-NJO422N running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file componente_candado_timing_summary_routed.rpt -pb componente_candado_timing_summary_routed.pb -rpx componente_candado_timing_summary_routed.rpx -warn_on_violation
| Design       : componente_candado
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: i_candado/FSM_sequential_estado_actual_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: i_candado/FSM_sequential_estado_actual_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: i_candado/FSM_sequential_estado_actual_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: i_debouncer_boton/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: i_debouncer_boton/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: i_debouncer_boton/XSync_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.512        0.000                      0                  155        0.241        0.000                      0                  155        4.500        0.000                       0                    58  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.194        0.000                      0                   98        0.241        0.000                      0                   98        4.500        0.000                       0                    58  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.512        0.000                      0                   57        0.638        0.000                      0                   57  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.194ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.194ns  (required time - arrival time)
  Source:                 i_debouncer_reset/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_debouncer_reset/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 2.037ns (53.740%)  route 1.753ns (46.260%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.634     5.155    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  i_debouncer_reset/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.419     5.574 r  i_debouncer_reset/FSM_sequential_state_reg[1]/Q
                         net (fo=29, routed)          1.753     7.328    i_debouncer_reset/state[1]
    SLICE_X4Y8           LUT4 (Prop_lut4_I2_O)        0.296     7.624 r  i_debouncer_reset/count[0]_i_10__0/O
                         net (fo=1, routed)           0.000     7.624    i_debouncer_reset/count[0]_i_10__0_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.156 r  i_debouncer_reset/count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.156    i_debouncer_reset/count_reg[0]_i_2__0_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.270 r  i_debouncer_reset/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.270    i_debouncer_reset/count_reg[4]_i_1__0_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.384 r  i_debouncer_reset/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.384    i_debouncer_reset/count_reg[8]_i_1__0_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.498 r  i_debouncer_reset/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.498    i_debouncer_reset/count_reg[12]_i_1__0_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.612 r  i_debouncer_reset/count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.612    i_debouncer_reset/count_reg[16]_i_1__0_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.946 r  i_debouncer_reset/count_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     8.946    i_debouncer_reset/count_reg[20]_i_1__0_n_6
    SLICE_X4Y13          FDCE                                         r  i_debouncer_reset/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.512    14.853    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X4Y13          FDCE                                         r  i_debouncer_reset/count_reg[21]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X4Y13          FDCE (Setup_fdce_C_D)        0.062    15.140    i_debouncer_reset/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                          -8.946    
  -------------------------------------------------------------------
                         slack                                  6.194    

Slack (MET) :             6.289ns  (required time - arrival time)
  Source:                 i_debouncer_reset/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_debouncer_reset/count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.695ns  (logic 1.942ns (52.551%)  route 1.753ns (47.449%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.634     5.155    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  i_debouncer_reset/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.419     5.574 r  i_debouncer_reset/FSM_sequential_state_reg[1]/Q
                         net (fo=29, routed)          1.753     7.328    i_debouncer_reset/state[1]
    SLICE_X4Y8           LUT4 (Prop_lut4_I2_O)        0.296     7.624 r  i_debouncer_reset/count[0]_i_10__0/O
                         net (fo=1, routed)           0.000     7.624    i_debouncer_reset/count[0]_i_10__0_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.156 r  i_debouncer_reset/count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.156    i_debouncer_reset/count_reg[0]_i_2__0_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.270 r  i_debouncer_reset/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.270    i_debouncer_reset/count_reg[4]_i_1__0_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.384 r  i_debouncer_reset/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.384    i_debouncer_reset/count_reg[8]_i_1__0_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.498 r  i_debouncer_reset/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.498    i_debouncer_reset/count_reg[12]_i_1__0_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.612 r  i_debouncer_reset/count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.612    i_debouncer_reset/count_reg[16]_i_1__0_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.851 r  i_debouncer_reset/count_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     8.851    i_debouncer_reset/count_reg[20]_i_1__0_n_5
    SLICE_X4Y13          FDCE                                         r  i_debouncer_reset/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.512    14.853    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X4Y13          FDCE                                         r  i_debouncer_reset/count_reg[22]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X4Y13          FDCE (Setup_fdce_C_D)        0.062    15.140    i_debouncer_reset/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                          -8.851    
  -------------------------------------------------------------------
                         slack                                  6.289    

Slack (MET) :             6.300ns  (required time - arrival time)
  Source:                 i_debouncer_reset/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_debouncer_reset/count_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.417ns  (logic 1.193ns (34.911%)  route 2.224ns (65.089%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.634     5.155    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  i_debouncer_reset/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.419     5.574 r  i_debouncer_reset/FSM_sequential_state_reg[1]/Q
                         net (fo=29, routed)          0.729     6.304    i_debouncer_reset/state[1]
    SLICE_X3Y12          LUT3 (Prop_lut3_I1_O)        0.324     6.628 r  i_debouncer_reset/FSM_sequential_state[1]_i_3__0/O
                         net (fo=2, routed)           0.428     7.056    i_debouncer_reset/FSM_sequential_state[1]_i_3__0_n_0
    SLICE_X5Y12          LUT6 (Prop_lut6_I3_O)        0.326     7.382 r  i_debouncer_reset/count[0]_i_5__0/O
                         net (fo=1, routed)           0.545     7.927    i_debouncer_reset/count[0]_i_5__0_n_0
    SLICE_X5Y9           LUT4 (Prop_lut4_I3_O)        0.124     8.051 r  i_debouncer_reset/count[0]_i_1__0/O
                         net (fo=23, routed)          0.521     8.573    i_debouncer_reset/count[0]_i_1__0_n_0
    SLICE_X4Y13          FDCE                                         r  i_debouncer_reset/count_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.512    14.853    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X4Y13          FDCE                                         r  i_debouncer_reset/count_reg[20]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X4Y13          FDCE (Setup_fdce_C_CE)      -0.205    14.873    i_debouncer_reset/count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.873    
                         arrival time                          -8.573    
  -------------------------------------------------------------------
                         slack                                  6.300    

Slack (MET) :             6.300ns  (required time - arrival time)
  Source:                 i_debouncer_reset/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_debouncer_reset/count_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.417ns  (logic 1.193ns (34.911%)  route 2.224ns (65.089%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.634     5.155    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  i_debouncer_reset/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.419     5.574 r  i_debouncer_reset/FSM_sequential_state_reg[1]/Q
                         net (fo=29, routed)          0.729     6.304    i_debouncer_reset/state[1]
    SLICE_X3Y12          LUT3 (Prop_lut3_I1_O)        0.324     6.628 r  i_debouncer_reset/FSM_sequential_state[1]_i_3__0/O
                         net (fo=2, routed)           0.428     7.056    i_debouncer_reset/FSM_sequential_state[1]_i_3__0_n_0
    SLICE_X5Y12          LUT6 (Prop_lut6_I3_O)        0.326     7.382 r  i_debouncer_reset/count[0]_i_5__0/O
                         net (fo=1, routed)           0.545     7.927    i_debouncer_reset/count[0]_i_5__0_n_0
    SLICE_X5Y9           LUT4 (Prop_lut4_I3_O)        0.124     8.051 r  i_debouncer_reset/count[0]_i_1__0/O
                         net (fo=23, routed)          0.521     8.573    i_debouncer_reset/count[0]_i_1__0_n_0
    SLICE_X4Y13          FDCE                                         r  i_debouncer_reset/count_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.512    14.853    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X4Y13          FDCE                                         r  i_debouncer_reset/count_reg[21]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X4Y13          FDCE (Setup_fdce_C_CE)      -0.205    14.873    i_debouncer_reset/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.873    
                         arrival time                          -8.573    
  -------------------------------------------------------------------
                         slack                                  6.300    

Slack (MET) :             6.300ns  (required time - arrival time)
  Source:                 i_debouncer_reset/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_debouncer_reset/count_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.417ns  (logic 1.193ns (34.911%)  route 2.224ns (65.089%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.634     5.155    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  i_debouncer_reset/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.419     5.574 r  i_debouncer_reset/FSM_sequential_state_reg[1]/Q
                         net (fo=29, routed)          0.729     6.304    i_debouncer_reset/state[1]
    SLICE_X3Y12          LUT3 (Prop_lut3_I1_O)        0.324     6.628 r  i_debouncer_reset/FSM_sequential_state[1]_i_3__0/O
                         net (fo=2, routed)           0.428     7.056    i_debouncer_reset/FSM_sequential_state[1]_i_3__0_n_0
    SLICE_X5Y12          LUT6 (Prop_lut6_I3_O)        0.326     7.382 r  i_debouncer_reset/count[0]_i_5__0/O
                         net (fo=1, routed)           0.545     7.927    i_debouncer_reset/count[0]_i_5__0_n_0
    SLICE_X5Y9           LUT4 (Prop_lut4_I3_O)        0.124     8.051 r  i_debouncer_reset/count[0]_i_1__0/O
                         net (fo=23, routed)          0.521     8.573    i_debouncer_reset/count[0]_i_1__0_n_0
    SLICE_X4Y13          FDCE                                         r  i_debouncer_reset/count_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.512    14.853    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X4Y13          FDCE                                         r  i_debouncer_reset/count_reg[22]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X4Y13          FDCE (Setup_fdce_C_CE)      -0.205    14.873    i_debouncer_reset/count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.873    
                         arrival time                          -8.573    
  -------------------------------------------------------------------
                         slack                                  6.300    

Slack (MET) :             6.304ns  (required time - arrival time)
  Source:                 i_debouncer_reset/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_debouncer_reset/count_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 1.193ns (34.935%)  route 2.222ns (65.065%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.634     5.155    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  i_debouncer_reset/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.419     5.574 r  i_debouncer_reset/FSM_sequential_state_reg[1]/Q
                         net (fo=29, routed)          0.729     6.304    i_debouncer_reset/state[1]
    SLICE_X3Y12          LUT3 (Prop_lut3_I1_O)        0.324     6.628 r  i_debouncer_reset/FSM_sequential_state[1]_i_3__0/O
                         net (fo=2, routed)           0.428     7.056    i_debouncer_reset/FSM_sequential_state[1]_i_3__0_n_0
    SLICE_X5Y12          LUT6 (Prop_lut6_I3_O)        0.326     7.382 r  i_debouncer_reset/count[0]_i_5__0/O
                         net (fo=1, routed)           0.545     7.927    i_debouncer_reset/count[0]_i_5__0_n_0
    SLICE_X5Y9           LUT4 (Prop_lut4_I3_O)        0.124     8.051 r  i_debouncer_reset/count[0]_i_1__0/O
                         net (fo=23, routed)          0.519     8.570    i_debouncer_reset/count[0]_i_1__0_n_0
    SLICE_X4Y12          FDCE                                         r  i_debouncer_reset/count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.513    14.854    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X4Y12          FDCE                                         r  i_debouncer_reset/count_reg[16]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X4Y12          FDCE (Setup_fdce_C_CE)      -0.205    14.874    i_debouncer_reset/count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                          -8.570    
  -------------------------------------------------------------------
                         slack                                  6.304    

Slack (MET) :             6.304ns  (required time - arrival time)
  Source:                 i_debouncer_reset/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_debouncer_reset/count_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 1.193ns (34.935%)  route 2.222ns (65.065%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.634     5.155    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  i_debouncer_reset/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.419     5.574 r  i_debouncer_reset/FSM_sequential_state_reg[1]/Q
                         net (fo=29, routed)          0.729     6.304    i_debouncer_reset/state[1]
    SLICE_X3Y12          LUT3 (Prop_lut3_I1_O)        0.324     6.628 r  i_debouncer_reset/FSM_sequential_state[1]_i_3__0/O
                         net (fo=2, routed)           0.428     7.056    i_debouncer_reset/FSM_sequential_state[1]_i_3__0_n_0
    SLICE_X5Y12          LUT6 (Prop_lut6_I3_O)        0.326     7.382 r  i_debouncer_reset/count[0]_i_5__0/O
                         net (fo=1, routed)           0.545     7.927    i_debouncer_reset/count[0]_i_5__0_n_0
    SLICE_X5Y9           LUT4 (Prop_lut4_I3_O)        0.124     8.051 r  i_debouncer_reset/count[0]_i_1__0/O
                         net (fo=23, routed)          0.519     8.570    i_debouncer_reset/count[0]_i_1__0_n_0
    SLICE_X4Y12          FDCE                                         r  i_debouncer_reset/count_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.513    14.854    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X4Y12          FDCE                                         r  i_debouncer_reset/count_reg[17]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X4Y12          FDCE (Setup_fdce_C_CE)      -0.205    14.874    i_debouncer_reset/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                          -8.570    
  -------------------------------------------------------------------
                         slack                                  6.304    

Slack (MET) :             6.304ns  (required time - arrival time)
  Source:                 i_debouncer_reset/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_debouncer_reset/count_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 1.193ns (34.935%)  route 2.222ns (65.065%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.634     5.155    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  i_debouncer_reset/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.419     5.574 r  i_debouncer_reset/FSM_sequential_state_reg[1]/Q
                         net (fo=29, routed)          0.729     6.304    i_debouncer_reset/state[1]
    SLICE_X3Y12          LUT3 (Prop_lut3_I1_O)        0.324     6.628 r  i_debouncer_reset/FSM_sequential_state[1]_i_3__0/O
                         net (fo=2, routed)           0.428     7.056    i_debouncer_reset/FSM_sequential_state[1]_i_3__0_n_0
    SLICE_X5Y12          LUT6 (Prop_lut6_I3_O)        0.326     7.382 r  i_debouncer_reset/count[0]_i_5__0/O
                         net (fo=1, routed)           0.545     7.927    i_debouncer_reset/count[0]_i_5__0_n_0
    SLICE_X5Y9           LUT4 (Prop_lut4_I3_O)        0.124     8.051 r  i_debouncer_reset/count[0]_i_1__0/O
                         net (fo=23, routed)          0.519     8.570    i_debouncer_reset/count[0]_i_1__0_n_0
    SLICE_X4Y12          FDCE                                         r  i_debouncer_reset/count_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.513    14.854    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X4Y12          FDCE                                         r  i_debouncer_reset/count_reg[18]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X4Y12          FDCE (Setup_fdce_C_CE)      -0.205    14.874    i_debouncer_reset/count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                          -8.570    
  -------------------------------------------------------------------
                         slack                                  6.304    

Slack (MET) :             6.304ns  (required time - arrival time)
  Source:                 i_debouncer_reset/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_debouncer_reset/count_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 1.193ns (34.935%)  route 2.222ns (65.065%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.634     5.155    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  i_debouncer_reset/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.419     5.574 r  i_debouncer_reset/FSM_sequential_state_reg[1]/Q
                         net (fo=29, routed)          0.729     6.304    i_debouncer_reset/state[1]
    SLICE_X3Y12          LUT3 (Prop_lut3_I1_O)        0.324     6.628 r  i_debouncer_reset/FSM_sequential_state[1]_i_3__0/O
                         net (fo=2, routed)           0.428     7.056    i_debouncer_reset/FSM_sequential_state[1]_i_3__0_n_0
    SLICE_X5Y12          LUT6 (Prop_lut6_I3_O)        0.326     7.382 r  i_debouncer_reset/count[0]_i_5__0/O
                         net (fo=1, routed)           0.545     7.927    i_debouncer_reset/count[0]_i_5__0_n_0
    SLICE_X5Y9           LUT4 (Prop_lut4_I3_O)        0.124     8.051 r  i_debouncer_reset/count[0]_i_1__0/O
                         net (fo=23, routed)          0.519     8.570    i_debouncer_reset/count[0]_i_1__0_n_0
    SLICE_X4Y12          FDCE                                         r  i_debouncer_reset/count_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.513    14.854    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X4Y12          FDCE                                         r  i_debouncer_reset/count_reg[19]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X4Y12          FDCE (Setup_fdce_C_CE)      -0.205    14.874    i_debouncer_reset/count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                          -8.570    
  -------------------------------------------------------------------
                         slack                                  6.304    

Slack (MET) :             6.305ns  (required time - arrival time)
  Source:                 i_debouncer_reset/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_debouncer_reset/count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 1.926ns (52.345%)  route 1.753ns (47.655%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.634     5.155    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  i_debouncer_reset/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.419     5.574 r  i_debouncer_reset/FSM_sequential_state_reg[1]/Q
                         net (fo=29, routed)          1.753     7.328    i_debouncer_reset/state[1]
    SLICE_X4Y8           LUT4 (Prop_lut4_I2_O)        0.296     7.624 r  i_debouncer_reset/count[0]_i_10__0/O
                         net (fo=1, routed)           0.000     7.624    i_debouncer_reset/count[0]_i_10__0_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.156 r  i_debouncer_reset/count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.156    i_debouncer_reset/count_reg[0]_i_2__0_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.270 r  i_debouncer_reset/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.270    i_debouncer_reset/count_reg[4]_i_1__0_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.384 r  i_debouncer_reset/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.384    i_debouncer_reset/count_reg[8]_i_1__0_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.498 r  i_debouncer_reset/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.498    i_debouncer_reset/count_reg[12]_i_1__0_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.612 r  i_debouncer_reset/count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.612    i_debouncer_reset/count_reg[16]_i_1__0_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.835 r  i_debouncer_reset/count_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     8.835    i_debouncer_reset/count_reg[20]_i_1__0_n_7
    SLICE_X4Y13          FDCE                                         r  i_debouncer_reset/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.512    14.853    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X4Y13          FDCE                                         r  i_debouncer_reset/count_reg[20]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X4Y13          FDCE (Setup_fdce_C_D)        0.062    15.140    i_debouncer_reset/count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                          -8.835    
  -------------------------------------------------------------------
                         slack                                  6.305    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 i_debouncer_reset/XSyncAnterior_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_debouncer_reset/XSync_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.592     1.475    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X3Y12          FDPE                                         r  i_debouncer_reset/XSyncAnterior_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDPE (Prop_fdpe_C_Q)         0.141     1.616 r  i_debouncer_reset/XSyncAnterior_reg/Q
                         net (fo=1, routed)           0.176     1.793    i_debouncer_reset/XSyncAnterior_reg_n_0
    SLICE_X3Y12          FDPE                                         r  i_debouncer_reset/XSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.862     1.989    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X3Y12          FDPE                                         r  i_debouncer_reset/XSync_reg/C
                         clock pessimism             -0.514     1.475    
    SLICE_X3Y12          FDPE (Hold_fdpe_C_D)         0.076     1.551    i_debouncer_reset/XSync_reg
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 i_debouncer_reset/XSync_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_debouncer_reset/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.230ns (61.225%)  route 0.146ns (38.775%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.592     1.475    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X3Y12          FDPE                                         r  i_debouncer_reset/XSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDPE (Prop_fdpe_C_Q)         0.128     1.603 r  i_debouncer_reset/XSync_reg/Q
                         net (fo=29, routed)          0.146     1.749    i_debouncer_reset/XSync
    SLICE_X3Y12          LUT4 (Prop_lut4_I1_O)        0.102     1.851 r  i_debouncer_reset/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.851    i_debouncer_reset/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X3Y12          FDCE                                         r  i_debouncer_reset/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.862     1.989    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  i_debouncer_reset/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X3Y12          FDCE (Hold_fdce_C_D)         0.107     1.582    i_debouncer_reset/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 i_debouncer_boton/XSyncAnterior_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_debouncer_boton/XSync_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.576%)  route 0.190ns (57.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.592     1.475    i_debouncer_boton/clk_IBUF_BUFG
    SLICE_X3Y12          FDPE                                         r  i_debouncer_boton/XSyncAnterior_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDPE (Prop_fdpe_C_Q)         0.141     1.616 r  i_debouncer_boton/XSyncAnterior_reg/Q
                         net (fo=1, routed)           0.190     1.806    i_debouncer_boton/XSyncAnterior
    SLICE_X3Y12          FDPE                                         r  i_debouncer_boton/XSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.862     1.989    i_debouncer_boton/clk_IBUF_BUFG
    SLICE_X3Y12          FDPE                                         r  i_debouncer_boton/XSync_reg/C
                         clock pessimism             -0.514     1.475    
    SLICE_X3Y12          FDPE (Hold_fdpe_C_D)         0.057     1.532    i_debouncer_boton/XSync_reg
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 i_debouncer_reset/XSync_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_debouncer_reset/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.226ns (60.807%)  route 0.146ns (39.193%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.592     1.475    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X3Y12          FDPE                                         r  i_debouncer_reset/XSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDPE (Prop_fdpe_C_Q)         0.128     1.603 r  i_debouncer_reset/XSync_reg/Q
                         net (fo=29, routed)          0.146     1.749    i_debouncer_reset/XSync
    SLICE_X3Y12          LUT4 (Prop_lut4_I1_O)        0.098     1.847 r  i_debouncer_reset/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.847    i_debouncer_reset/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X3Y12          FDCE                                         r  i_debouncer_reset/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.862     1.989    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  i_debouncer_reset/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X3Y12          FDCE (Hold_fdce_C_D)         0.092     1.567    i_debouncer_reset/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 i_debouncer_reset/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_debouncer_reset/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.996%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.591     1.474    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X4Y11          FDCE                                         r  i_debouncer_reset/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  i_debouncer_reset/count_reg[15]/Q
                         net (fo=3, routed)           0.173     1.788    i_debouncer_reset/count_reg[15]
    SLICE_X4Y11          LUT4 (Prop_lut4_I3_O)        0.045     1.833 r  i_debouncer_reset/count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.833    i_debouncer_reset/count[12]_i_2_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.896 r  i_debouncer_reset/count_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.896    i_debouncer_reset/count_reg[12]_i_1__0_n_4
    SLICE_X4Y11          FDCE                                         r  i_debouncer_reset/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.862     1.989    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X4Y11          FDCE                                         r  i_debouncer_reset/count_reg[15]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X4Y11          FDCE (Hold_fdce_C_D)         0.105     1.579    i_debouncer_reset/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 i_debouncer_boton/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_debouncer_boton/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.996%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.594     1.477    i_debouncer_boton/clk_IBUF_BUFG
    SLICE_X0Y9           FDCE                                         r  i_debouncer_boton/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  i_debouncer_boton/count_reg[3]/Q
                         net (fo=3, routed)           0.173     1.791    i_debouncer_boton/count_reg[3]
    SLICE_X0Y9           LUT4 (Prop_lut4_I3_O)        0.045     1.836 r  i_debouncer_boton/count[0]_i_8__0/O
                         net (fo=1, routed)           0.000     1.836    i_debouncer_boton/count[0]_i_8__0_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.899 r  i_debouncer_boton/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.899    i_debouncer_boton/count_reg[0]_i_2_n_4
    SLICE_X0Y9           FDCE                                         r  i_debouncer_boton/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.865     1.992    i_debouncer_boton/clk_IBUF_BUFG
    SLICE_X0Y9           FDCE                                         r  i_debouncer_boton/count_reg[3]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X0Y9           FDCE (Hold_fdce_C_D)         0.105     1.582    i_debouncer_boton/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 i_debouncer_boton/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_debouncer_boton/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.593     1.476    i_debouncer_boton/clk_IBUF_BUFG
    SLICE_X0Y10          FDCE                                         r  i_debouncer_boton/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  i_debouncer_boton/count_reg[7]/Q
                         net (fo=3, routed)           0.173     1.790    i_debouncer_boton/count_reg[7]
    SLICE_X0Y10          LUT4 (Prop_lut4_I3_O)        0.045     1.835 r  i_debouncer_boton/count[4]_i_2__0/O
                         net (fo=1, routed)           0.000     1.835    i_debouncer_boton/count[4]_i_2__0_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.898 r  i_debouncer_boton/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.898    i_debouncer_boton/count_reg[4]_i_1_n_4
    SLICE_X0Y10          FDCE                                         r  i_debouncer_boton/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.864     1.991    i_debouncer_boton/clk_IBUF_BUFG
    SLICE_X0Y10          FDCE                                         r  i_debouncer_boton/count_reg[7]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X0Y10          FDCE (Hold_fdce_C_D)         0.105     1.581    i_debouncer_boton/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 i_debouncer_reset/count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_debouncer_reset/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.590     1.473    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X4Y12          FDCE                                         r  i_debouncer_reset/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  i_debouncer_reset/count_reg[19]/Q
                         net (fo=3, routed)           0.173     1.787    i_debouncer_reset/count_reg[19]
    SLICE_X4Y12          LUT4 (Prop_lut4_I3_O)        0.045     1.832 r  i_debouncer_reset/count[16]_i_2/O
                         net (fo=1, routed)           0.000     1.832    i_debouncer_reset/count[16]_i_2_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.895 r  i_debouncer_reset/count_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.895    i_debouncer_reset/count_reg[16]_i_1__0_n_4
    SLICE_X4Y12          FDCE                                         r  i_debouncer_reset/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.860     1.987    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X4Y12          FDCE                                         r  i_debouncer_reset/count_reg[19]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X4Y12          FDCE (Hold_fdce_C_D)         0.105     1.578    i_debouncer_reset/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 i_debouncer_reset/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_debouncer_reset/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.592     1.475    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X4Y9           FDCE                                         r  i_debouncer_reset/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDCE (Prop_fdce_C_Q)         0.141     1.616 r  i_debouncer_reset/count_reg[7]/Q
                         net (fo=3, routed)           0.173     1.789    i_debouncer_reset/count_reg[7]
    SLICE_X4Y9           LUT4 (Prop_lut4_I3_O)        0.045     1.834 r  i_debouncer_reset/count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.834    i_debouncer_reset/count[4]_i_2_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.897 r  i_debouncer_reset/count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.897    i_debouncer_reset/count_reg[4]_i_1__0_n_4
    SLICE_X4Y9           FDCE                                         r  i_debouncer_reset/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.863     1.990    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X4Y9           FDCE                                         r  i_debouncer_reset/count_reg[7]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X4Y9           FDCE (Hold_fdce_C_D)         0.105     1.580    i_debouncer_reset/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 i_debouncer_boton/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_debouncer_boton/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.620%)  route 0.183ns (42.380%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.592     1.475    i_debouncer_boton/clk_IBUF_BUFG
    SLICE_X0Y12          FDCE                                         r  i_debouncer_boton/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  i_debouncer_boton/count_reg[15]/Q
                         net (fo=3, routed)           0.183     1.799    i_debouncer_boton/count_reg[15]
    SLICE_X0Y12          LUT4 (Prop_lut4_I3_O)        0.045     1.844 r  i_debouncer_boton/count[12]_i_2__0/O
                         net (fo=1, routed)           0.000     1.844    i_debouncer_boton/count[12]_i_2__0_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.907 r  i_debouncer_boton/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.907    i_debouncer_boton/count_reg[12]_i_1_n_4
    SLICE_X0Y12          FDCE                                         r  i_debouncer_boton/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.862     1.989    i_debouncer_boton/clk_IBUF_BUFG
    SLICE_X0Y12          FDCE                                         r  i_debouncer_boton/count_reg[15]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X0Y12          FDCE (Hold_fdce_C_D)         0.105     1.580    i_debouncer_boton/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.327    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y12    i_candado/FSM_sequential_estado_actual_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y12    i_candado/FSM_sequential_estado_actual_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y12    i_candado/FSM_sequential_estado_actual_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y11    i_debouncer_boton/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y11    i_debouncer_boton/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X3Y12    i_debouncer_boton/XSyncAnterior_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X3Y12    i_debouncer_boton/XSync_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y11    i_debouncer_boton/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y11    i_debouncer_boton/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y12    i_candado/FSM_sequential_estado_actual_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y12    i_candado/FSM_sequential_estado_actual_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y12    i_candado/FSM_sequential_estado_actual_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y11    i_debouncer_boton/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y11    i_debouncer_boton/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y12    i_debouncer_boton/XSyncAnterior_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y12    i_debouncer_boton/XSync_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    i_debouncer_boton/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    i_debouncer_boton/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    i_debouncer_boton/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y13    i_debouncer_reset/count_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y13    i_debouncer_reset/count_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y13    i_debouncer_reset/count_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y12    i_candado/FSM_sequential_estado_actual_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y12    i_candado/FSM_sequential_estado_actual_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y12    i_candado/FSM_sequential_estado_actual_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y12    i_candado/FSM_sequential_estado_actual_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y12    i_candado/FSM_sequential_estado_actual_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y12    i_candado/FSM_sequential_estado_actual_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y12    i_debouncer_boton/XSyncAnterior_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.512ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.638ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.512ns  (required time - arrival time)
  Source:                 i_debouncer_reset/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_debouncer_reset/count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 0.580ns (14.465%)  route 3.430ns (85.535%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.634     5.155    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  i_debouncer_reset/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  i_debouncer_reset/FSM_sequential_state_reg[0]/Q
                         net (fo=30, routed)          1.353     6.964    i_debouncer_reset/state[0]
    SLICE_X3Y12          LUT3 (Prop_lut3_I2_O)        0.124     7.088 f  i_debouncer_reset/FSM_sequential_state[1]_i_2__0/O
                         net (fo=54, routed)          2.076     9.165    i_debouncer_reset/s_reset
    SLICE_X4Y8           FDCE                                         f  i_debouncer_reset/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.516    14.857    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X4Y8           FDCE                                         r  i_debouncer_reset/count_reg[0]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X4Y8           FDCE (Recov_fdce_C_CLR)     -0.405    14.677    i_debouncer_reset/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -9.165    
  -------------------------------------------------------------------
                         slack                                  5.512    

Slack (MET) :             5.512ns  (required time - arrival time)
  Source:                 i_debouncer_reset/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_debouncer_reset/count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 0.580ns (14.465%)  route 3.430ns (85.535%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.634     5.155    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  i_debouncer_reset/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  i_debouncer_reset/FSM_sequential_state_reg[0]/Q
                         net (fo=30, routed)          1.353     6.964    i_debouncer_reset/state[0]
    SLICE_X3Y12          LUT3 (Prop_lut3_I2_O)        0.124     7.088 f  i_debouncer_reset/FSM_sequential_state[1]_i_2__0/O
                         net (fo=54, routed)          2.076     9.165    i_debouncer_reset/s_reset
    SLICE_X4Y8           FDCE                                         f  i_debouncer_reset/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.516    14.857    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X4Y8           FDCE                                         r  i_debouncer_reset/count_reg[1]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X4Y8           FDCE (Recov_fdce_C_CLR)     -0.405    14.677    i_debouncer_reset/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -9.165    
  -------------------------------------------------------------------
                         slack                                  5.512    

Slack (MET) :             5.512ns  (required time - arrival time)
  Source:                 i_debouncer_reset/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_debouncer_reset/count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 0.580ns (14.465%)  route 3.430ns (85.535%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.634     5.155    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  i_debouncer_reset/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  i_debouncer_reset/FSM_sequential_state_reg[0]/Q
                         net (fo=30, routed)          1.353     6.964    i_debouncer_reset/state[0]
    SLICE_X3Y12          LUT3 (Prop_lut3_I2_O)        0.124     7.088 f  i_debouncer_reset/FSM_sequential_state[1]_i_2__0/O
                         net (fo=54, routed)          2.076     9.165    i_debouncer_reset/s_reset
    SLICE_X4Y8           FDCE                                         f  i_debouncer_reset/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.516    14.857    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X4Y8           FDCE                                         r  i_debouncer_reset/count_reg[2]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X4Y8           FDCE (Recov_fdce_C_CLR)     -0.405    14.677    i_debouncer_reset/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -9.165    
  -------------------------------------------------------------------
                         slack                                  5.512    

Slack (MET) :             5.512ns  (required time - arrival time)
  Source:                 i_debouncer_reset/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_debouncer_reset/count_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 0.580ns (14.465%)  route 3.430ns (85.535%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.634     5.155    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  i_debouncer_reset/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  i_debouncer_reset/FSM_sequential_state_reg[0]/Q
                         net (fo=30, routed)          1.353     6.964    i_debouncer_reset/state[0]
    SLICE_X3Y12          LUT3 (Prop_lut3_I2_O)        0.124     7.088 f  i_debouncer_reset/FSM_sequential_state[1]_i_2__0/O
                         net (fo=54, routed)          2.076     9.165    i_debouncer_reset/s_reset
    SLICE_X4Y8           FDCE                                         f  i_debouncer_reset/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.516    14.857    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X4Y8           FDCE                                         r  i_debouncer_reset/count_reg[3]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X4Y8           FDCE (Recov_fdce_C_CLR)     -0.405    14.677    i_debouncer_reset/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -9.165    
  -------------------------------------------------------------------
                         slack                                  5.512    

Slack (MET) :             5.652ns  (required time - arrival time)
  Source:                 i_debouncer_reset/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_debouncer_reset/count_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.869ns  (logic 0.580ns (14.992%)  route 3.289ns (85.008%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.634     5.155    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  i_debouncer_reset/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  i_debouncer_reset/FSM_sequential_state_reg[0]/Q
                         net (fo=30, routed)          1.353     6.964    i_debouncer_reset/state[0]
    SLICE_X3Y12          LUT3 (Prop_lut3_I2_O)        0.124     7.088 f  i_debouncer_reset/FSM_sequential_state[1]_i_2__0/O
                         net (fo=54, routed)          1.936     9.024    i_debouncer_reset/s_reset
    SLICE_X4Y9           FDCE                                         f  i_debouncer_reset/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.515    14.856    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X4Y9           FDCE                                         r  i_debouncer_reset/count_reg[4]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X4Y9           FDCE (Recov_fdce_C_CLR)     -0.405    14.676    i_debouncer_reset/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -9.024    
  -------------------------------------------------------------------
                         slack                                  5.652    

Slack (MET) :             5.652ns  (required time - arrival time)
  Source:                 i_debouncer_reset/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_debouncer_reset/count_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.869ns  (logic 0.580ns (14.992%)  route 3.289ns (85.008%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.634     5.155    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  i_debouncer_reset/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  i_debouncer_reset/FSM_sequential_state_reg[0]/Q
                         net (fo=30, routed)          1.353     6.964    i_debouncer_reset/state[0]
    SLICE_X3Y12          LUT3 (Prop_lut3_I2_O)        0.124     7.088 f  i_debouncer_reset/FSM_sequential_state[1]_i_2__0/O
                         net (fo=54, routed)          1.936     9.024    i_debouncer_reset/s_reset
    SLICE_X4Y9           FDCE                                         f  i_debouncer_reset/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.515    14.856    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X4Y9           FDCE                                         r  i_debouncer_reset/count_reg[5]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X4Y9           FDCE (Recov_fdce_C_CLR)     -0.405    14.676    i_debouncer_reset/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -9.024    
  -------------------------------------------------------------------
                         slack                                  5.652    

Slack (MET) :             5.652ns  (required time - arrival time)
  Source:                 i_debouncer_reset/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_debouncer_reset/count_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.869ns  (logic 0.580ns (14.992%)  route 3.289ns (85.008%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.634     5.155    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  i_debouncer_reset/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  i_debouncer_reset/FSM_sequential_state_reg[0]/Q
                         net (fo=30, routed)          1.353     6.964    i_debouncer_reset/state[0]
    SLICE_X3Y12          LUT3 (Prop_lut3_I2_O)        0.124     7.088 f  i_debouncer_reset/FSM_sequential_state[1]_i_2__0/O
                         net (fo=54, routed)          1.936     9.024    i_debouncer_reset/s_reset
    SLICE_X4Y9           FDCE                                         f  i_debouncer_reset/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.515    14.856    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X4Y9           FDCE                                         r  i_debouncer_reset/count_reg[6]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X4Y9           FDCE (Recov_fdce_C_CLR)     -0.405    14.676    i_debouncer_reset/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -9.024    
  -------------------------------------------------------------------
                         slack                                  5.652    

Slack (MET) :             5.652ns  (required time - arrival time)
  Source:                 i_debouncer_reset/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_debouncer_reset/count_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.869ns  (logic 0.580ns (14.992%)  route 3.289ns (85.008%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.634     5.155    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  i_debouncer_reset/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  i_debouncer_reset/FSM_sequential_state_reg[0]/Q
                         net (fo=30, routed)          1.353     6.964    i_debouncer_reset/state[0]
    SLICE_X3Y12          LUT3 (Prop_lut3_I2_O)        0.124     7.088 f  i_debouncer_reset/FSM_sequential_state[1]_i_2__0/O
                         net (fo=54, routed)          1.936     9.024    i_debouncer_reset/s_reset
    SLICE_X4Y9           FDCE                                         f  i_debouncer_reset/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.515    14.856    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X4Y9           FDCE                                         r  i_debouncer_reset/count_reg[7]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X4Y9           FDCE (Recov_fdce_C_CLR)     -0.405    14.676    i_debouncer_reset/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -9.024    
  -------------------------------------------------------------------
                         slack                                  5.652    

Slack (MET) :             5.803ns  (required time - arrival time)
  Source:                 i_debouncer_reset/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_debouncer_reset/count_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 0.580ns (15.600%)  route 3.138ns (84.400%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.634     5.155    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  i_debouncer_reset/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  i_debouncer_reset/FSM_sequential_state_reg[0]/Q
                         net (fo=30, routed)          1.353     6.964    i_debouncer_reset/state[0]
    SLICE_X3Y12          LUT3 (Prop_lut3_I2_O)        0.124     7.088 f  i_debouncer_reset/FSM_sequential_state[1]_i_2__0/O
                         net (fo=54, routed)          1.785     8.873    i_debouncer_reset/s_reset
    SLICE_X4Y10          FDCE                                         f  i_debouncer_reset/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.515    14.856    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X4Y10          FDCE                                         r  i_debouncer_reset/count_reg[10]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X4Y10          FDCE (Recov_fdce_C_CLR)     -0.405    14.676    i_debouncer_reset/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -8.873    
  -------------------------------------------------------------------
                         slack                                  5.803    

Slack (MET) :             5.803ns  (required time - arrival time)
  Source:                 i_debouncer_reset/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_debouncer_reset/count_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 0.580ns (15.600%)  route 3.138ns (84.400%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.634     5.155    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  i_debouncer_reset/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  i_debouncer_reset/FSM_sequential_state_reg[0]/Q
                         net (fo=30, routed)          1.353     6.964    i_debouncer_reset/state[0]
    SLICE_X3Y12          LUT3 (Prop_lut3_I2_O)        0.124     7.088 f  i_debouncer_reset/FSM_sequential_state[1]_i_2__0/O
                         net (fo=54, routed)          1.785     8.873    i_debouncer_reset/s_reset
    SLICE_X4Y10          FDCE                                         f  i_debouncer_reset/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.515    14.856    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X4Y10          FDCE                                         r  i_debouncer_reset/count_reg[11]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X4Y10          FDCE (Recov_fdce_C_CLR)     -0.405    14.676    i_debouncer_reset/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -8.873    
  -------------------------------------------------------------------
                         slack                                  5.803    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 i_debouncer_reset/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_debouncer_reset/count_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.226ns (38.952%)  route 0.354ns (61.048%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.592     1.475    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  i_debouncer_reset/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.128     1.603 f  i_debouncer_reset/FSM_sequential_state_reg[1]/Q
                         net (fo=29, routed)          0.146     1.750    i_debouncer_reset/state[1]
    SLICE_X3Y12          LUT3 (Prop_lut3_I1_O)        0.098     1.848 f  i_debouncer_reset/FSM_sequential_state[1]_i_2__0/O
                         net (fo=54, routed)          0.208     2.055    i_debouncer_reset/s_reset
    SLICE_X4Y12          FDCE                                         f  i_debouncer_reset/count_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.860     1.987    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X4Y12          FDCE                                         r  i_debouncer_reset/count_reg[16]/C
                         clock pessimism             -0.478     1.509    
    SLICE_X4Y12          FDCE (Remov_fdce_C_CLR)     -0.092     1.417    i_debouncer_reset/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 i_debouncer_reset/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_debouncer_reset/count_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.226ns (38.952%)  route 0.354ns (61.048%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.592     1.475    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  i_debouncer_reset/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.128     1.603 f  i_debouncer_reset/FSM_sequential_state_reg[1]/Q
                         net (fo=29, routed)          0.146     1.750    i_debouncer_reset/state[1]
    SLICE_X3Y12          LUT3 (Prop_lut3_I1_O)        0.098     1.848 f  i_debouncer_reset/FSM_sequential_state[1]_i_2__0/O
                         net (fo=54, routed)          0.208     2.055    i_debouncer_reset/s_reset
    SLICE_X4Y12          FDCE                                         f  i_debouncer_reset/count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.860     1.987    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X4Y12          FDCE                                         r  i_debouncer_reset/count_reg[17]/C
                         clock pessimism             -0.478     1.509    
    SLICE_X4Y12          FDCE (Remov_fdce_C_CLR)     -0.092     1.417    i_debouncer_reset/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 i_debouncer_reset/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_debouncer_reset/count_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.226ns (38.952%)  route 0.354ns (61.048%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.592     1.475    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  i_debouncer_reset/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.128     1.603 f  i_debouncer_reset/FSM_sequential_state_reg[1]/Q
                         net (fo=29, routed)          0.146     1.750    i_debouncer_reset/state[1]
    SLICE_X3Y12          LUT3 (Prop_lut3_I1_O)        0.098     1.848 f  i_debouncer_reset/FSM_sequential_state[1]_i_2__0/O
                         net (fo=54, routed)          0.208     2.055    i_debouncer_reset/s_reset
    SLICE_X4Y12          FDCE                                         f  i_debouncer_reset/count_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.860     1.987    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X4Y12          FDCE                                         r  i_debouncer_reset/count_reg[18]/C
                         clock pessimism             -0.478     1.509    
    SLICE_X4Y12          FDCE (Remov_fdce_C_CLR)     -0.092     1.417    i_debouncer_reset/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 i_debouncer_reset/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_debouncer_reset/count_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.226ns (38.952%)  route 0.354ns (61.048%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.592     1.475    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  i_debouncer_reset/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.128     1.603 f  i_debouncer_reset/FSM_sequential_state_reg[1]/Q
                         net (fo=29, routed)          0.146     1.750    i_debouncer_reset/state[1]
    SLICE_X3Y12          LUT3 (Prop_lut3_I1_O)        0.098     1.848 f  i_debouncer_reset/FSM_sequential_state[1]_i_2__0/O
                         net (fo=54, routed)          0.208     2.055    i_debouncer_reset/s_reset
    SLICE_X4Y12          FDCE                                         f  i_debouncer_reset/count_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.860     1.987    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X4Y12          FDCE                                         r  i_debouncer_reset/count_reg[19]/C
                         clock pessimism             -0.478     1.509    
    SLICE_X4Y12          FDCE (Remov_fdce_C_CLR)     -0.092     1.417    i_debouncer_reset/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 i_debouncer_reset/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_debouncer_reset/count_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.226ns (36.122%)  route 0.400ns (63.879%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.592     1.475    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  i_debouncer_reset/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.128     1.603 f  i_debouncer_reset/FSM_sequential_state_reg[1]/Q
                         net (fo=29, routed)          0.146     1.750    i_debouncer_reset/state[1]
    SLICE_X3Y12          LUT3 (Prop_lut3_I1_O)        0.098     1.848 f  i_debouncer_reset/FSM_sequential_state[1]_i_2__0/O
                         net (fo=54, routed)          0.253     2.101    i_debouncer_reset/s_reset
    SLICE_X4Y11          FDCE                                         f  i_debouncer_reset/count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.862     1.989    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X4Y11          FDCE                                         r  i_debouncer_reset/count_reg[12]/C
                         clock pessimism             -0.478     1.511    
    SLICE_X4Y11          FDCE (Remov_fdce_C_CLR)     -0.092     1.419    i_debouncer_reset/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 i_debouncer_reset/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_debouncer_reset/count_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.226ns (36.122%)  route 0.400ns (63.879%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.592     1.475    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  i_debouncer_reset/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.128     1.603 f  i_debouncer_reset/FSM_sequential_state_reg[1]/Q
                         net (fo=29, routed)          0.146     1.750    i_debouncer_reset/state[1]
    SLICE_X3Y12          LUT3 (Prop_lut3_I1_O)        0.098     1.848 f  i_debouncer_reset/FSM_sequential_state[1]_i_2__0/O
                         net (fo=54, routed)          0.253     2.101    i_debouncer_reset/s_reset
    SLICE_X4Y11          FDCE                                         f  i_debouncer_reset/count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.862     1.989    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X4Y11          FDCE                                         r  i_debouncer_reset/count_reg[13]/C
                         clock pessimism             -0.478     1.511    
    SLICE_X4Y11          FDCE (Remov_fdce_C_CLR)     -0.092     1.419    i_debouncer_reset/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 i_debouncer_reset/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_debouncer_reset/count_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.226ns (36.122%)  route 0.400ns (63.879%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.592     1.475    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  i_debouncer_reset/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.128     1.603 f  i_debouncer_reset/FSM_sequential_state_reg[1]/Q
                         net (fo=29, routed)          0.146     1.750    i_debouncer_reset/state[1]
    SLICE_X3Y12          LUT3 (Prop_lut3_I1_O)        0.098     1.848 f  i_debouncer_reset/FSM_sequential_state[1]_i_2__0/O
                         net (fo=54, routed)          0.253     2.101    i_debouncer_reset/s_reset
    SLICE_X4Y11          FDCE                                         f  i_debouncer_reset/count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.862     1.989    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X4Y11          FDCE                                         r  i_debouncer_reset/count_reg[14]/C
                         clock pessimism             -0.478     1.511    
    SLICE_X4Y11          FDCE (Remov_fdce_C_CLR)     -0.092     1.419    i_debouncer_reset/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 i_debouncer_reset/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_debouncer_reset/count_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.226ns (36.122%)  route 0.400ns (63.879%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.592     1.475    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  i_debouncer_reset/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.128     1.603 f  i_debouncer_reset/FSM_sequential_state_reg[1]/Q
                         net (fo=29, routed)          0.146     1.750    i_debouncer_reset/state[1]
    SLICE_X3Y12          LUT3 (Prop_lut3_I1_O)        0.098     1.848 f  i_debouncer_reset/FSM_sequential_state[1]_i_2__0/O
                         net (fo=54, routed)          0.253     2.101    i_debouncer_reset/s_reset
    SLICE_X4Y11          FDCE                                         f  i_debouncer_reset/count_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.862     1.989    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X4Y11          FDCE                                         r  i_debouncer_reset/count_reg[15]/C
                         clock pessimism             -0.478     1.511    
    SLICE_X4Y11          FDCE (Remov_fdce_C_CLR)     -0.092     1.419    i_debouncer_reset/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 i_debouncer_reset/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_debouncer_reset/count_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.226ns (35.121%)  route 0.417ns (64.879%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.592     1.475    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  i_debouncer_reset/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.128     1.603 f  i_debouncer_reset/FSM_sequential_state_reg[1]/Q
                         net (fo=29, routed)          0.146     1.750    i_debouncer_reset/state[1]
    SLICE_X3Y12          LUT3 (Prop_lut3_I1_O)        0.098     1.848 f  i_debouncer_reset/FSM_sequential_state[1]_i_2__0/O
                         net (fo=54, routed)          0.271     2.119    i_debouncer_reset/s_reset
    SLICE_X4Y13          FDCE                                         f  i_debouncer_reset/count_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.859     1.986    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X4Y13          FDCE                                         r  i_debouncer_reset/count_reg[20]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X4Y13          FDCE (Remov_fdce_C_CLR)     -0.092     1.416    i_debouncer_reset/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 i_debouncer_reset/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_debouncer_reset/count_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.226ns (35.121%)  route 0.417ns (64.879%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.592     1.475    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  i_debouncer_reset/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.128     1.603 f  i_debouncer_reset/FSM_sequential_state_reg[1]/Q
                         net (fo=29, routed)          0.146     1.750    i_debouncer_reset/state[1]
    SLICE_X3Y12          LUT3 (Prop_lut3_I1_O)        0.098     1.848 f  i_debouncer_reset/FSM_sequential_state[1]_i_2__0/O
                         net (fo=54, routed)          0.271     2.119    i_debouncer_reset/s_reset
    SLICE_X4Y13          FDCE                                         f  i_debouncer_reset/count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.859     1.986    i_debouncer_reset/clk_IBUF_BUFG
    SLICE_X4Y13          FDCE                                         r  i_debouncer_reset/count_reg[21]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X4Y13          FDCE (Remov_fdce_C_CLR)     -0.092     1.416    i_debouncer_reset/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.702    





