--------------------------------------------------------------------------------
Release 14.5 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/media/storage/opt/xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml ADC_CTRL.twx ADC_CTRL.ncd -o ADC_CTRL.twr
ADC_CTRL.pcf -ucf constraints-test-board.ucf

Design file:              ADC_CTRL.ncd
Physical constraint file: ADC_CTRL.pcf
Device,package,speed:     xc6slx150,fgg484,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLOCK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RX          |    7.703(R)|      SLOW  |   -3.646(R)|      FAST  |CLOCK_100         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock GPIFII_PCLK_IN
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
GPIFII_FLAGA|    4.560(R)|      SLOW  |   -2.179(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_FLAGB|    4.635(R)|      SLOW  |   -2.268(R)|      FAST  |FX3_CLK           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLOCK to Pad
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+
                           |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination                |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+
COUNT_CLK_N                |         4.433(R)|      SLOW  |         2.700(R)|      FAST  |CLOCK_250         |   0.000|
                           |         4.413(F)|      SLOW  |         2.706(F)|      FAST  |CLOCK_250         |   0.000|
COUNT_CLK_P                |         4.475(R)|      SLOW  |         2.716(R)|      FAST  |CLOCK_250         |   0.000|
                           |         4.455(F)|      SLOW  |         2.722(F)|      FAST  |CLOCK_250         |   0.000|
GPIFII_PCLK                |         7.565(R)|      SLOW  |         4.405(R)|      FAST  |CLOCK_100_PCLK    |   0.000|
GPIO1                      |        12.437(R)|      SLOW  |         8.033(R)|      FAST  |CLOCK_100         |   0.000|
SPI_DAC_A_SYNC             |        11.605(R)|      SLOW  |         7.277(R)|      FAST  |CLOCK_100         |   0.000|
SPI_DAC_B_SYNC             |        11.200(R)|      SLOW  |         7.049(R)|      FAST  |CLOCK_100         |   0.000|
SRX_N                      |         4.160(R)|      SLOW  |         2.427(R)|      FAST  |CLOCK_100         |   0.000|
                           |        10.670(R)|      SLOW  |         6.361(R)|      FAST  |GPIO2_OBUF        |   0.000|
SRX_P                      |         4.202(R)|      SLOW  |         2.443(R)|      FAST  |CLOCK_100         |   0.000|
                           |        10.712(R)|      SLOW  |         6.377(R)|      FAST  |GPIO2_OBUF        |   0.000|
TX                         |        10.436(R)|      SLOW  |         6.586(R)|      FAST  |CLOCK_100         |   0.000|
d_adr                      |        15.961(R)|      SLOW  |        10.149(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_ads                      |        16.624(R)|      SLOW  |        10.585(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_col_vln_sh               |        16.053(R)|      SLOW  |        10.221(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_comp_bias_sh             |        19.176(R)|      SLOW  |        12.291(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_comp_dyn_pon             |        19.582(R)|      SLOW  |        12.527(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_en                 |        18.962(R)|      SLOW  |        12.179(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_hold               |        16.252(R)|      SLOW  |        10.270(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_inc_one            |        16.403(R)|      SLOW  |        10.402(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_inv_clk            |        15.981(R)|      SLOW  |        10.182(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_jc_shift_en        |        16.378(R)|      SLOW  |        10.361(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_lsb_clk            |        16.040(R)|      SLOW  |        10.203(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_lsb_en             |        16.320(R)|      SLOW  |        10.301(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_mem_wr             |        16.692(R)|      SLOW  |        10.527(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_rst                |        15.886(R)|      SLOW  |        10.135(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_updn               |        15.910(R)|      SLOW  |        10.053(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_digif_serial_rst         |        15.897(R)|      SLOW  |        10.068(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_ref_vref_clamp_en        |        17.646(R)|      SLOW  |        11.179(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_ref_vref_ramp_ota_dyn_pon|        18.036(R)|      SLOW  |        11.425(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_ref_vref_ramp_rst        |        18.770(R)|      SLOW  |        11.874(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_ref_vref_sh              |        18.271(R)|      SLOW  |        11.582(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_row_rs                   |        15.728(R)|      SLOW  |        10.010(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_row_rst                  |        15.761(R)|      SLOW  |        10.048(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_row_tx                   |        15.761(R)|      SLOW  |        10.048(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_shr                      |        19.446(R)|      SLOW  |        12.527(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_shs                      |        19.301(R)|      SLOW  |        12.342(R)|      FAST  |GPIO2_OBUF        |   0.000|
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock GPIFII_PCLK_IN to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
GPIFII_ADDR<0>|         9.393(R)|      SLOW  |         6.146(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_ADDR<1>|         7.620(R)|      SLOW  |         5.003(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<0>   |        10.686(R)|      SLOW  |         5.439(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<1>   |         8.796(R)|      SLOW  |         4.842(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<2>   |         8.796(R)|      SLOW  |         4.936(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<3>   |         9.918(R)|      SLOW  |         6.056(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<4>   |         9.780(R)|      SLOW  |         6.061(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<5>   |        11.143(R)|      SLOW  |         6.668(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<6>   |        11.143(R)|      SLOW  |         6.804(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<7>   |        10.164(R)|      SLOW  |         5.890(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<8>   |        11.489(R)|      SLOW  |         6.293(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<9>   |        11.434(R)|      SLOW  |         6.557(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<10>  |         9.011(R)|      SLOW  |         5.231(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<11>  |         8.463(R)|      SLOW  |         4.869(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<12>  |         8.463(R)|      SLOW  |         5.028(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<13>  |         6.864(R)|      SLOW  |         4.015(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<14>  |         6.885(R)|      SLOW  |         4.339(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<15>  |         8.303(R)|      SLOW  |         4.256(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<16>  |         7.643(R)|      SLOW  |         3.709(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<17>  |        11.288(R)|      SLOW  |         6.306(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<18>  |         8.025(R)|      SLOW  |         4.059(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<19>  |         8.024(R)|      SLOW  |         4.061(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<20>  |        10.048(R)|      SLOW  |         4.294(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<21>  |         8.763(R)|      SLOW  |         4.018(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<22>  |        10.004(R)|      SLOW  |         5.323(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<23>  |         8.999(R)|      SLOW  |         5.655(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<24>  |         9.307(R)|      SLOW  |         3.919(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<25>  |         8.230(R)|      SLOW  |         4.189(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<26>  |         7.655(R)|      SLOW  |         4.309(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<27>  |         9.800(R)|      SLOW  |         3.922(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<28>  |         9.294(R)|      SLOW  |         3.968(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<29>  |         9.787(R)|      SLOW  |         4.201(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<30>  |        10.502(R)|      SLOW  |         4.363(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<31>  |        10.502(R)|      SLOW  |         4.428(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLCS_N |         5.244(R)|      SLOW  |         3.298(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLOE_N |         7.216(R)|      SLOW  |         4.755(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLRD_N |         5.966(R)|      SLOW  |         3.951(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLWR_N |        10.760(R)|      SLOW  |         6.901(R)|      FAST  |FX3_CLK           |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    7.645|         |         |         |
RESET          |   22.532|   22.532|   22.551|   22.551|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GPIFII_PCLK_IN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |   14.182|         |         |         |
GPIFII_PCLK_IN |    8.617|         |         |         |
RESET          |    7.920|    7.920|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RESET
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    0.572|         |
RESET          |         |         |    2.059|    2.059|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
CLOCK          |GPIO2          |   11.211|
---------------+---------------+---------+


Analysis completed Tue Nov  8 14:58:23 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 595 MB



