{
  "design": {
    "design_info": {
      "boundary_crc": "0x830E09C1EA60A988",
      "device": "xczu9eg-ffvb1156-2-i",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1.3",
      "validated": "true"
    },
    "design_tree": {
      "dds_compiler_0": "",
      "xlconstant_1": ""
    },
    "ports": {
      "freq": {
        "direction": "I",
        "left": "47",
        "right": "0"
      },
      "data_out": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "reset_n",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "design_1_aclk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "reset_n": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "dds_compiler_0": {
        "vlnv": "xilinx.com:ip:dds_compiler:6.0",
        "xci_name": "design_1_dds_compiler_0_0",
        "parameters": {
          "Channels": {
            "value": "1"
          },
          "DATA_Has_TLAST": {
            "value": "Not_Required"
          },
          "DDS_Clock_Rate": {
            "value": "400"
          },
          "Has_ACLKEN": {
            "value": "false"
          },
          "Has_ARESETn": {
            "value": "true"
          },
          "Has_Phase_Out": {
            "value": "false"
          },
          "Latency": {
            "value": "9"
          },
          "M_DATA_Has_TUSER": {
            "value": "Not_Required"
          },
          "M_PHASE_Has_TUSER": {
            "value": "Not_Required"
          },
          "Noise_Shaping": {
            "value": "None"
          },
          "Output_Frequency1": {
            "value": "0"
          },
          "Output_Width": {
            "value": "16"
          },
          "PINC1": {
            "value": "0"
          },
          "Parameter_Entry": {
            "value": "Hardware_Parameters"
          },
          "PartsPresent": {
            "value": "Phase_Generator_and_SIN_COS_LUT"
          },
          "Phase_Increment": {
            "value": "Streaming"
          },
          "Phase_Width": {
            "value": "48"
          },
          "Phase_offset": {
            "value": "None"
          },
          "S_PHASE_Has_TUSER": {
            "value": "Not_Required"
          }
        }
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_0_0"
      }
    },
    "nets": {
      "xlconstant_1_dout": {
        "ports": [
          "xlconstant_1/dout",
          "dds_compiler_0/s_axis_phase_tvalid"
        ]
      },
      "s_axis_phase_tdata_0_1": {
        "ports": [
          "freq",
          "dds_compiler_0/s_axis_phase_tdata"
        ]
      },
      "dds_compiler_0_m_axis_data_tdata": {
        "ports": [
          "dds_compiler_0/m_axis_data_tdata",
          "data_out"
        ]
      },
      "aclk_0_1": {
        "ports": [
          "clk",
          "dds_compiler_0/aclk"
        ]
      },
      "aresetn_0_1": {
        "ports": [
          "reset_n",
          "dds_compiler_0/aresetn"
        ]
      }
    }
  }
}