
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 0.37

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: read_data1[2]$_SDFFCE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: read_data1[2]$_SDFFCE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ read_data1[2]$_SDFFCE_PN0P_/CK (DFF_X1)
     2    4.73    0.01    0.08    0.08 v read_data1[2]$_SDFFCE_PN0P_/Q (DFF_X1)
                                         net27 (net)
                  0.01    0.00    0.08 v _09010_/A (INV_X1)
     1    1.98    0.01    0.01    0.10 ^ _09010_/ZN (INV_X1)
                                         _02778_ (net)
                  0.01    0.00    0.10 ^ _09046_/A1 (OAI22_X1)
     1    1.45    0.01    0.01    0.11 v _09046_/ZN (OAI22_X1)
                                         _00351_ (net)
                  0.01    0.00    0.11 v read_data1[2]$_SDFFCE_PN0P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ read_data1[2]$_SDFFCE_PN0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: read_addr2[1] (input port clocked by core_clock)
Endpoint: read_data2[16]$_SDFFCE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    3.60    0.00    0.00    0.20 ^ read_addr2[1] (in)
                                         read_addr2[1] (net)
                  0.00    0.00    0.20 ^ _09374_/A (BUF_X4)
     4   31.78    0.02    0.03    0.23 ^ _09374_/Z (BUF_X4)
                                         _03132_ (net)
                  0.02    0.00    0.23 ^ _09384_/A (BUF_X8)
    10   40.53    0.01    0.03    0.26 ^ _09384_/Z (BUF_X8)
                                         _03142_ (net)
                  0.01    0.01    0.27 ^ _09498_/A (BUF_X4)
    10   38.67    0.02    0.04    0.31 ^ _09498_/Z (BUF_X4)
                                         _03255_ (net)
                  0.02    0.01    0.32 ^ _09756_/S (MUX2_X1)
     1    1.06    0.01    0.06    0.38 v _09756_/Z (MUX2_X1)
                                         _03507_ (net)
                  0.01    0.00    0.38 v _09758_/B (MUX2_X1)
     1    1.12    0.01    0.06    0.43 v _09758_/Z (MUX2_X1)
                                         _03509_ (net)
                  0.01    0.00    0.43 v _09759_/B (MUX2_X1)
     1    6.19    0.01    0.07    0.50 v _09759_/Z (MUX2_X1)
                                         _03510_ (net)
                  0.01    0.00    0.50 v _09770_/B2 (OAI221_X1)
     1    1.71    0.04    0.05    0.56 ^ _09770_/ZN (OAI221_X1)
                                         _03521_ (net)
                  0.04    0.00    0.56 ^ _09771_/B2 (OAI22_X1)
     1    1.13    0.01    0.03    0.58 v _09771_/ZN (OAI22_X1)
                                         _00368_ (net)
                  0.01    0.00    0.58 v read_data2[16]$_SDFFCE_PN0P_/D (DFF_X2)
                                  0.58   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ read_data2[16]$_SDFFCE_PN0P_/CK (DFF_X2)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.58   data arrival time
-----------------------------------------------------------------------------
                                  0.37   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: read_addr2[1] (input port clocked by core_clock)
Endpoint: read_data2[16]$_SDFFCE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    3.60    0.00    0.00    0.20 ^ read_addr2[1] (in)
                                         read_addr2[1] (net)
                  0.00    0.00    0.20 ^ _09374_/A (BUF_X4)
     4   31.78    0.02    0.03    0.23 ^ _09374_/Z (BUF_X4)
                                         _03132_ (net)
                  0.02    0.00    0.23 ^ _09384_/A (BUF_X8)
    10   40.53    0.01    0.03    0.26 ^ _09384_/Z (BUF_X8)
                                         _03142_ (net)
                  0.01    0.01    0.27 ^ _09498_/A (BUF_X4)
    10   38.67    0.02    0.04    0.31 ^ _09498_/Z (BUF_X4)
                                         _03255_ (net)
                  0.02    0.01    0.32 ^ _09756_/S (MUX2_X1)
     1    1.06    0.01    0.06    0.38 v _09756_/Z (MUX2_X1)
                                         _03507_ (net)
                  0.01    0.00    0.38 v _09758_/B (MUX2_X1)
     1    1.12    0.01    0.06    0.43 v _09758_/Z (MUX2_X1)
                                         _03509_ (net)
                  0.01    0.00    0.43 v _09759_/B (MUX2_X1)
     1    6.19    0.01    0.07    0.50 v _09759_/Z (MUX2_X1)
                                         _03510_ (net)
                  0.01    0.00    0.50 v _09770_/B2 (OAI221_X1)
     1    1.71    0.04    0.05    0.56 ^ _09770_/ZN (OAI221_X1)
                                         _03521_ (net)
                  0.04    0.00    0.56 ^ _09771_/B2 (OAI22_X1)
     1    1.13    0.01    0.03    0.58 v _09771_/ZN (OAI22_X1)
                                         _00368_ (net)
                  0.01    0.00    0.58 v read_data2[16]$_SDFFCE_PN0P_/D (DFF_X2)
                                  0.58   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ read_data2[16]$_SDFFCE_PN0P_/CK (DFF_X2)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.58   data arrival time
-----------------------------------------------------------------------------
                                  0.37   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.14112721383571625

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7108

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
7.19782018661499

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.6874

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: registers[29][18]$_SDFFCE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: read_data2[18]$_SDFFCE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ registers[29][18]$_SDFFCE_PN0P_/CK (DFF_X1)
   0.09    0.09 v registers[29][18]$_SDFFCE_PN0P_/Q (DFF_X1)
   0.06    0.15 v _09835_/Z (MUX2_X1)
   0.06    0.21 v _09836_/Z (MUX2_X1)
   0.07    0.27 v _09840_/Z (MUX2_X1)
   0.05    0.33 ^ _09851_/ZN (OAI221_X1)
   0.03    0.35 v _09852_/ZN (OAI22_X1)
   0.00    0.35 v read_data2[18]$_SDFFCE_PN0P_/D (DFF_X1)
           0.35   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ read_data2[18]$_SDFFCE_PN0P_/CK (DFF_X1)
  -0.04    0.96   library setup time
           0.96   data required time
---------------------------------------------------------
           0.96   data required time
          -0.35   data arrival time
---------------------------------------------------------
           0.61   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: read_data1[2]$_SDFFCE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: read_data1[2]$_SDFFCE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ read_data1[2]$_SDFFCE_PN0P_/CK (DFF_X1)
   0.08    0.08 v read_data1[2]$_SDFFCE_PN0P_/Q (DFF_X1)
   0.01    0.10 ^ _09010_/ZN (INV_X1)
   0.01    0.11 v _09046_/ZN (OAI22_X1)
   0.00    0.11 v read_data1[2]$_SDFFCE_PN0P_/D (DFF_X1)
           0.11   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ read_data1[2]$_SDFFCE_PN0P_/CK (DFF_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.11   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
0.5821

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
0.3745

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
64.336025

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             7.61e-03   7.40e-05   8.42e-05   7.77e-03  78.2%
Combinational          8.24e-04   1.17e-03   1.72e-04   2.17e-03  21.8%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.44e-03   1.25e-03   2.56e-04   9.94e-03 100.0%
                          84.9%      12.5%       2.6%
