// Seed: 3096186809
module module_0 (
    input  tri   id_0
    , id_10,
    input  wire  id_1,
    input  tri0  id_2,
    output uwire id_3,
    input  wor   id_4,
    input  tri0  id_5,
    output tri0  id_6,
    input  tri1  id_7,
    output tri   id_8
);
  assign module_1.id_4 = 0;
  wire id_11;
endmodule
module module_1 #(
    parameter id_11 = 32'd40,
    parameter id_5  = 32'd20
) (
    input wand id_0,
    output wand id_1,
    output wand id_2,
    output uwire id_3,
    output uwire id_4[id_5  <->  id_11  +  1 'b0 : -1],
    input wire _id_5,
    output supply1 id_6,
    output uwire id_7,
    output uwire id_8,
    input tri0 id_9,
    output wand id_10,
    output wire _id_11,
    output tri id_12
);
  logic id_14 = 1'h0;
  localparam id_15 = 1;
  module_0 modCall_1 (
      id_0,
      id_9,
      id_9,
      id_4,
      id_9,
      id_9,
      id_7,
      id_9,
      id_10
  );
endmodule
