{"version":"1.1.0","info":[["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/Module/Adder1.v",[[[[[["top_module",[[0,0],[4,2]],[[0,7],[0,17]],[],["module"]],[10,9]],[[["a",[[1,4],[1,18]],[[1,17],[1,18]],["top_module"],["port","input"]],["b",[[2,4],[2,18]],[[2,17],[2,18]],["top_module"],["port","input"]],["sum",[[3,4],[3,21]],[[3,18],[3,21]],["top_module"],["port","output"]],["cout1",[[6,4],[6,14]],[[6,9],[6,14]],["top_module"],["variable","wire"]],["add1",[[7,4],[7,52]],[[7,10],[7,14]],["top_module"],["instance","add16"]],["add2",[[8,4],[8,55]],[[8,10],[8,14]],["top_module"],["instance","add16"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/Module/Adder2.v",[[[[[["top_module",[[1,0],[5,2]],[[1,7],[1,17]],[],["module"]],[30,0]],[[["a",[[2,4],[2,18]],[[2,17],[2,18]],["top_module"],["port","input"]],["b",[[3,4],[3,18]],[[3,17],[3,18]],["top_module"],["port","input"]],["sum",[[4,4],[4,21]],[[4,18],[4,21]],["top_module"],["port","output"]],["d",[[25,4],[25,10]],[[25,9],[25,10]],["top_module"],["variable","wire"]],["a1",[[26,4],[26,46]],[[26,10],[26,12]],["top_module"],["instance","add16"]],["a2",[[27,4],[27,49]],[[27,10],[27,12]],["top_module"],["instance","add16"]]]]],[[["add1",[[31,0],[31,71]],[[31,7],[31,11]],[],["module"]],[37,9]],[[["a",[[31,14],[31,21]],[[31,20],[31,21]],["add1"],["port","input"]],["b",[[31,23],[31,30]],[[31,29],[31,30]],["add1"],["port","input"]],["cin",[[31,32],[31,41]],[[31,38],[31,41]],["add1"],["port","input"]],["sum",[[31,45],[31,55]],[[31,52],[31,55]],["add1"],["port","output"]],["cout",[[31,57],[31,68]],[[31,64],[31,68]],["add1"],["port","output"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/Module/module_addsub.v",[[[[[["top_module",[[1,0],[6,2]],[[1,7],[1,17]],[],["module"]],[14,9]],[[["a",[[2,4],[2,18]],[[2,17],[2,18]],["top_module"],["port","input"]],["b",[[3,4],[3,18]],[[3,17],[3,18]],["top_module"],["port","input"]],["sub",[[4,4],[4,13]],[[4,10],[4,13]],["top_module"],["port","input"]],["sum",[[5,4],[5,21]],[[5,18],[5,21]],["top_module"],["port","output"]],["xor1",[[8,4],[8,20]],[[8,16],[8,20]],["top_module"],["variable","wire"]],["cout",[[9,4],[9,13]],[[9,9],[9,13]],["top_module"],["variable","wire"]],["a1",[[12,4],[12,51]],[[12,10],[12,12]],["top_module"],["instance","add16"]],["a2",[[13,4],[13,55]],[[13,10],[13,12]],["top_module"],["instance","add16"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/Module/module_cseladd.v",[[[[[["top_module",[[0,0],[4,2]],[[0,7],[0,17]],[],["module"]],[24,9]],[[["a",[[1,4],[1,18]],[[1,17],[1,18]],["top_module"],["port","input"]],["b",[[2,4],[2,18]],[[2,17],[2,18]],["top_module"],["port","input"]],["sum",[[3,4],[3,21]],[[3,18],[3,21]],["top_module"],["port","output"]],["sel",[[6,0],[6,8]],[[6,5],[6,8]],["top_module"],["variable","wire"]],["choose",[[7,0],[7,24]],[[7,12],[7,18]],["top_module"],["variable","wire"]],["a1",[[9,0],[9,44]],[[9,6],[9,8]],["top_module"],["instance","add16"]],["a2",[[11,0],[11,47]],[[11,6],[11,8]],["top_module"],["instance","add16"]],["a3",[[13,0],[13,47]],[[13,6],[13,8]],["top_module"],["instance","add16"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/Module/module_name.v",[[[[[["top_module",[[0,0],[7,2]],[[0,7],[0,17]],[],["module"]],[10,9]],[[["a",[[1,4],[1,11]],[[1,10],[1,11]],["top_module"],["port","input"]],["b",[[2,4],[2,11]],[[2,10],[2,11]],["top_module"],["port","input"]],["c",[[3,4],[3,11]],[[3,10],[3,11]],["top_module"],["port","input"]],["d",[[4,4],[4,11]],[[4,10],[4,11]],["top_module"],["port","input"]],["out1",[[5,4],[5,15]],[[5,11],[5,15]],["top_module"],["port","output"]],["out2",[[6,4],[6,15]],[[6,11],[6,15]],["top_module"],["port","output"]],["instance1",[[8,4],[8,76]],[[8,10],[8,19]],["top_module"],["instance","mod_a"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/Module/module_pos.v",[[[[[["top_module",[[0,0],[7,2]],[[0,7],[0,17]],[],["module"]],[10,9]],[[["a",[[1,4],[1,11]],[[1,10],[1,11]],["top_module"],["port","input"]],["b",[[2,4],[2,11]],[[2,10],[2,11]],["top_module"],["port","input"]],["c",[[3,4],[3,11]],[[3,10],[3,11]],["top_module"],["port","input"]],["d",[[4,4],[4,11]],[[4,10],[4,11]],["top_module"],["port","input"]],["out1",[[5,4],[5,15]],[[5,11],[5,15]],["top_module"],["port","output"]],["out2",[[6,4],[6,15]],[[6,11],[6,15]],["top_module"],["port","output"]],["instance1",[[8,4],[8,38]],[[8,10],[8,19]],["top_module"],["instance","mod_a"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/Module/module_shift.v",[[[[[["top_module",[[1,0],[1,51]],[[1,7],[1,17]],[],["module"]],[12,0]],[[["clk",[[1,20],[1,29]],[[1,26],[1,29]],["top_module"],["port","input"]],["d",[[1,31],[1,38]],[[1,37],[1,38]],["top_module"],["port","input"]],["q",[[1,40],[1,48]],[[1,47],[1,48]],["top_module"],["port","output"]],["quit",[[3,4],[3,19]],[[3,15],[3,19]],["top_module"],["variable","wire"]],["m1",[[5,4],[5,42]],[[5,11],[5,13]],["top_module"],["instance","my_dff"]],["m2",[[6,4],[6,48]],[[6,11],[6,13]],["top_module"],["instance","my_dff"]],["m3",[[7,4],[7,48]],[[7,11],[7,13]],["top_module"],["instance","my_dff"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/Module/module_shift8.v",[[[[[["top_module",[[0,0],[5,2]],[[0,7],[0,17]],[],["module"]],[22,9]],[[["clk",[[1,4],[1,13]],[[1,10],[1,13]],["top_module"],["port","input"]],["d",[[2,4],[2,17]],[[2,16],[2,17]],["top_module"],["port","input"]],["sel",[[3,4],[3,19]],[[3,16],[3,19]],["top_module"],["port","input"]],["q",[[4,4],[4,18]],[[4,17],[4,18]],["top_module"],["port","output"]],["quit",[[7,4],[7,25]],[[7,15],[7,19]],["top_module"],["variable","wire"]],["m1",[[9,4],[9,43]],[[9,12],[9,14]],["top_module"],["instance","my_dff8"]],["m2",[[10,4],[10,49]],[[10,12],[10,14]],["top_module"],["instance","my_dff8"]],["m3",[[11,4],[11,49]],[[11,12],[11,14]],["top_module"],["instance","my_dff8"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/more_verilog_features/conditional.v",[[[[[["top_module",[[1,0],[3,22]],[[1,7],[1,17]],[],["module"]],[15,9]],[[["a",[[2,4],[2,17]],[[2,16],[2,17]],["top_module"],["port","input"]],["b",[[2,19],[2,20]],[[2,19],[2,20]],["top_module"],["port","a"]],["c",[[2,22],[2,23]],[[2,22],[2,23]],["top_module"],["port","b"]],["d",[[2,25],[2,26]],[[2,25],[2,26]],["top_module"],["port","c"]],["min",[[3,4],[3,20]],[[3,17],[3,20]],["top_module"],["port","output"]],["e",[[5,2],[5,14]],[[5,13],[5,14]],["top_module"],["variable","wire"]],["f",[[6,2],[6,14]],[[6,13],[6,14]],["top_module"],["variable","wire"]],["g",[[7,2],[7,14]],[[7,13],[7,14]],["top_module"],["variable","wire"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/more_verilog_features/gates100.v",[[[[[["top_module",[[0,0],[5,2]],[[0,7],[0,17]],[],["module"]],[11,9]],[[["in",[[1,4],[1,19]],[[1,17],[1,19]],["top_module"],["port","input"]],["out_and",[[2,4],[2,18]],[[2,11],[2,18]],["top_module"],["port","output"]],["out_or",[[3,4],[3,17]],[[3,11],[3,17]],["top_module"],["port","output"]],["out_xor",[[4,4],[4,18]],[[4,11],[4,18]],["top_module"],["port","output"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/more_verilog_features/popcount255.v",[[[[[["top_module",[[0,0],[2,23]],[[0,7],[0,17]],[],["module"]],[17,9]],[[["in",[[1,4],[1,20]],[[1,18],[1,20]],["top_module"],["port","input"]],["out",[[2,4],[2,20]],[[2,17],[2,20]],["top_module"],["port","output"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/more_verilog_features/reduction.v",[[[[[["top_module",[[0,0],[2,19]],[[0,7],[0,17]],[],["module"]],[6,9]],[[["in",[[1,4],[1,18]],[[1,16],[1,18]],["top_module"],["port","input"]],["parity",[[2,4],[2,17]],[[2,11],[2,17]],["top_module"],["port","output"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/more_verilog_features/vector100r.v",[[[[[["top_module",[[1,0],[4,2]],[[1,7],[1,17]],[],["module"]],[13,9]],[[["in",[[2,4],[2,19]],[[2,17],[2,19]],["top_module"],["port","input"]],["out",[[3,4],[3,21]],[[3,18],[3,21]],["top_module"],["port","output"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/Procedures/Always_case.v",[[[[[["top_module",[[1,0],[9,29]],[[1,7],[1,17]],[],["module"]],[24,9]],[[["sel",[[2,4],[2,19]],[[2,16],[2,19]],["top_module"],["port","input"]],["data0",[[3,4],[3,21]],[[3,16],[3,21]],["top_module"],["port","input"]],["data1",[[4,4],[4,21]],[[4,16],[4,21]],["top_module"],["port","input"]],["data2",[[5,4],[5,21]],[[5,16],[5,21]],["top_module"],["port","input"]],["data3",[[6,4],[6,21]],[[6,16],[6,21]],["top_module"],["port","input"]],["data4",[[7,4],[7,21]],[[7,16],[7,21]],["top_module"],["port","input"]],["data5",[[8,4],[8,21]],[[8,16],[8,21]],["top_module"],["port","input"]],["out",[[9,4],[9,24]],[[9,21],[9,24]],["top_module"],["port","reg"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/Procedures/always_case2.v",[[[[[["top_module",[[1,0],[3,28]],[[1,7],[1,17]],[],["module"]],[14,9]],[[["in",[[2,4],[2,18]],[[2,16],[2,18]],["top_module"],["port","input"]],["pos",[[3,4],[3,24]],[[3,21],[3,24]],["top_module"],["port","reg"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/Procedures/always_casez.v",[[[[[["top_module",[[1,0],[4,2]],[[1,7],[1,17]],[],["module"]],[20,9]],[[["in",[[2,4],[2,18]],[[2,16],[2,18]],["top_module"],["port","input"]],["pos",[[3,4],[3,24]],[[3,21],[3,24]],["top_module"],["port","reg"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/Procedures/always_nolatches.v",[[[[[["top_module",[[1,0],[6,21]],[[1,7],[1,17]],[],["module"]],[18,9]],[[["scancode",[[2,4],[2,25]],[[2,17],[2,25]],["top_module"],["port","input"]],["left",[[3,4],[3,19]],[[3,15],[3,19]],["top_module"],["port","reg"]],["down",[[4,4],[4,19]],[[4,15],[4,19]],["top_module"],["port","reg"]],["right",[[5,4],[5,20]],[[5,15],[5,20]],["top_module"],["port","reg"]],["up",[[6,4],[6,17]],[[6,15],[6,17]],["top_module"],["port","reg"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/Procedures/Alwaysblock1.v",[[[[[["top_module",[[1,0],[6,2]],[[1,7],[1,17]],[],["module"]],[11,9]],[[["a",[[2,4],[2,11]],[[2,10],[2,11]],["top_module"],["port","input"]],["b",[[3,4],[3,11]],[[3,10],[3,11]],["top_module"],["port","input"]],["out_assign",[[4,4],[4,26]],[[4,16],[4,26]],["top_module"],["port","wire"]],["out_alwaysblock",[[5,4],[5,30]],[[5,15],[5,30]],["top_module"],["port","reg"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/Procedures/Alwaysblock2.v",[[[[[["top_module",[[0,0],[6,33]],[[0,7],[0,17]],[],["module"]],[12,9]],[[["clk",[[1,4],[1,13]],[[1,10],[1,13]],["top_module"],["port","input"]],["a",[[2,4],[2,11]],[[2,10],[2,11]],["top_module"],["port","input"]],["b",[[3,4],[3,11]],[[3,10],[3,11]],["top_module"],["port","input"]],["out_assign",[[4,4],[4,26]],[[4,16],[4,26]],["top_module"],["port","wire"]],["out_always_comb",[[5,4],[5,30]],[[5,15],[5,30]],["top_module"],["port","reg"]],["out_always_ff",[[6,4],[6,28]],[[6,15],[6,28]],["top_module"],["port","reg"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/Procedures/AlwaysIf.v",[[[[[["top_module",[[0,0],[5,31]],[[0,7],[0,17]],[],["module"]],[21,9]],[[["cpu_overheated",[[1,4],[1,29]],[[1,15],[1,29]],["top_module"],["port","input"]],["shut_off_computer",[[2,4],[2,32]],[[2,15],[2,32]],["top_module"],["port","reg"]],["arrived",[[3,4],[3,22]],[[3,15],[3,22]],["top_module"],["port","input"]],["gas_tank_empty",[[4,4],[4,29]],[[4,15],[4,29]],["top_module"],["port","input"]],["keep_driving",[[5,4],[5,27]],[[5,15],[5,27]],["top_module"],["port","reg"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/Vectors/Gate4.v",[[[[[["top_module",[[0,0],[5,2]],[[0,7],[0,17]],[],["module"]],[10,9]],[[["in",[[1,4],[1,18]],[[1,16],[1,18]],["top_module"],["port","input"]],["out_and",[[2,4],[2,18]],[[2,11],[2,18]],["top_module"],["port","output"]],["out_or",[[3,4],[3,17]],[[3,11],[3,17]],["top_module"],["port","output"]],["out_xor",[[4,4],[4,18]],[[4,11],[4,18]],["top_module"],["port","output"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/Vectors/Vector3.v",[[[[[["top_module",[[0,0],[2,30]],[[0,7],[0,17]],[],["module"]],[7,9]],[[["a",[[1,4],[1,17]],[[1,16],[1,17]],["top_module"],["port","input"]],["b",[[1,19],[1,20]],[[1,19],[1,20]],["top_module"],["port","a"]],["c",[[1,22],[1,23]],[[1,22],[1,23]],["top_module"],["port","b"]],["d",[[1,25],[1,26]],[[1,25],[1,26]],["top_module"],["port","c"]],["e",[[1,28],[1,29]],[[1,28],[1,29]],["top_module"],["port","d"]],["f",[[1,31],[1,32]],[[1,31],[1,32]],["top_module"],["port","e"]],["w",[[2,4],[2,18]],[[2,17],[2,18]],["top_module"],["port","output"]],["x",[[2,20],[2,21]],[[2,20],[2,21]],["top_module"],["port","w"]],["y",[[2,23],[2,24]],[[2,23],[2,24]],["top_module"],["port","x"]],["z",[[2,26],[2,27]],[[2,26],[2,27]],["top_module"],["port","y"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/Vectors/Vector4.v",[[[[[["top_module",[[0,0],[2,24]],[[0,7],[0,17]],[],["module"]],[7,9]],[[["in",[[1,4],[1,18]],[[1,16],[1,18]],["top_module"],["port","input"]],["out",[[2,4],[2,21]],[[2,18],[2,21]],["top_module"],["port","output"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/Vectors/Vector5.v",[[[[[["top_module",[[0,0],[2,24]],[[0,7],[0,17]],[],["module"]],[9,9]],[[["a",[[1,4],[1,11]],[[1,10],[1,11]],["top_module"],["port","input"]],["b",[[1,13],[1,14]],[[1,13],[1,14]],["top_module"],["port","a"]],["c",[[1,16],[1,17]],[[1,16],[1,17]],["top_module"],["port","b"]],["d",[[1,19],[1,20]],[[1,19],[1,20]],["top_module"],["port","c"]],["e",[[1,22],[1,23]],[[1,22],[1,23]],["top_module"],["port","d"]],["out",[[2,4],[2,21]],[[2,18],[2,21]],["top_module"],["port","output"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/Vectors/Vectorr.v",[[[[[["top_module",[[0,0],[3,2]],[[0,7],[0,17]],[],["module"]],[7,9]],[[["in",[[1,4],[1,18]],[[1,16],[1,18]],["top_module"],["port","input"]],["out",[[2,4],[2,20]],[[2,17],[2,20]],["top_module"],["port","output"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hias_arch/multiplier/multiplier.v",[[[[[["multiplier",[[0,0],[6,2]],[[0,7],[0,17]],[],["module"]],[8,9]],[[["input_a",[[1,2],[1,22]],[[1,15],[1,22]],["multiplier"],["port","input"]],["input_b",[[2,2],[2,22]],[[2,15],[2,22]],["multiplier"],["port","input"]],["output_z",[[3,2],[3,22]],[[3,14],[3,22]],["multiplier"],["port","input"]],["clk",[[4,2],[4,11]],[[4,8],[4,11]],["multiplier"],["port","input"]],["rst",[[5,2],[5,11]],[[5,8],[5,11]],["multiplier"],["port","input"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hias_arch/multiplier/test_bench_tb.v",[[[[[["test_bench_tb",[[2,0],[2,21]],[[2,7],[2,20]],[],["module"]],[45,9]],[[["clk",[[3,2],[3,10]],[[3,7],[3,10]],["test_bench_tb"],["variable","reg"]],["rst",[[4,2],[4,10]],[[4,7],[4,10]],["test_bench_tb"],["variable","reg"]],["a",[[5,2],[5,14]],[[5,13],[5,14]],["test_bench_tb"],["variable","reg"]],["b",[[6,2],[6,14]],[[6,13],[6,14]],["test_bench_tb"],["variable","reg"]],["c",[[7,2],[7,15]],[[7,14],[7,15]],["test_bench_tb"],["variable","wire"]],["t1",[[39,2],[44,17]],[[39,13],[39,15]],["test_bench_tb"],["instance","test_bench"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hias_arch/multiplier/test_bench.v",[[[[[["test_bench",[[0,0],[6,2]],[[0,7],[0,17]],[],["module"]],[15,9]],[[["input_a",[[1,2],[1,22]],[[1,15],[1,22]],["test_bench"],["port","input"]],["input_b",[[2,2],[2,22]],[[2,15],[2,22]],["test_bench"],["port","input"]],["output_z",[[3,2],[3,24]],[[3,16],[3,24]],["test_bench"],["port","output"]],["clk",[[4,2],[4,11]],[[4,8],[4,11]],["test_bench"],["port","input"]],["rst",[[5,2],[5,11]],[[5,8],[5,11]],["test_bench"],["port","input"]],["un1",[[8,0],[13,22]],[[8,7],[8,10]],["test_bench"],["instance","unpack"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hias_arch/multiplier/unpack.v",[[[[[["unpack",[[1,0],[7,2]],[[1,7],[1,13]],[],["module"]],[34,0]],[[["input_a",[[2,2],[2,22]],[[2,15],[2,22]],["unpack"],["port","input"]],["input_b",[[3,2],[3,22]],[[3,15],[3,22]],["unpack"],["port","input"]],["output_z",[[4,2],[4,24]],[[4,16],[4,24]],["unpack"],["port","output"]],["clk",[[5,2],[5,11]],[[5,8],[5,11]],["unpack"],["port","input"]],["rst",[[6,2],[6,11]],[[6,8],[6,11]],["unpack"],["port","input"]],["sign_a",[[13,3],[13,14]],[[13,8],[13,14]],["unpack"],["variable","wire"]],["sign_b",[[14,3],[14,14]],[[14,8],[14,14]],["unpack"],["variable","wire"]],["exponent_a",[[16,3],[16,24]],[[16,14],[16,24]],["unpack"],["variable","wire"]],["exponent_b",[[17,3],[17,24]],[[17,14],[17,24]],["unpack"],["variable","wire"]],["fraction_a",[[19,3],[19,25]],[[19,15],[19,25]],["unpack"],["variable","wire"]],["fraction_b",[[20,3],[20,25]],[[20,15],[20,25]],["unpack"],["variable","wire"]]]]]]],null,0]]]}