begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright (c) 2011 NetApp, Inc.  * All rights reserved.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  *  * THIS SOFTWARE IS PROVIDED BY NETAPP, INC ``AS IS'' AND  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE  * ARE DISCLAIMED.  IN NO EVENT SHALL NETAPP, INC OR CONTRIBUTORS BE LIABLE  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF  * SUCH DAMAGE.  *  * $FreeBSD$  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<sys/systm.h>
end_include

begin_include
include|#
directive|include
file|<sys/smp.h>
end_include

begin_include
include|#
directive|include
file|<machine/specialreg.h>
end_include

begin_include
include|#
directive|include
file|<machine/vmm.h>
end_include

begin_include
include|#
directive|include
file|"vmm_lapic.h"
end_include

begin_include
include|#
directive|include
file|"vmm_msr.h"
end_include

begin_define
define|#
directive|define
name|VMM_MSR_F_EMULATE
value|0x01
end_define

begin_define
define|#
directive|define
name|VMM_MSR_F_READONLY
value|0x02
end_define

begin_define
define|#
directive|define
name|VMM_MSR_F_INVALID
value|0x04
end_define

begin_comment
comment|/* guest_msr_valid() can override this */
end_comment

begin_struct
struct|struct
name|vmm_msr
block|{
name|int
name|num
decl_stmt|;
name|int
name|flags
decl_stmt|;
name|uint64_t
name|hostval
decl_stmt|;
block|}
struct|;
end_struct

begin_decl_stmt
specifier|static
name|struct
name|vmm_msr
name|vmm_msr
index|[]
init|=
block|{
block|{
name|MSR_LSTAR
block|,
literal|0
block|}
block|,
block|{
name|MSR_CSTAR
block|,
literal|0
block|}
block|,
block|{
name|MSR_STAR
block|,
literal|0
block|}
block|,
block|{
name|MSR_SF_MASK
block|,
literal|0
block|}
block|,
block|{
name|MSR_PAT
block|,
name|VMM_MSR_F_EMULATE
operator||
name|VMM_MSR_F_INVALID
block|}
block|,
block|{
name|MSR_BIOS_SIGN
block|,
name|VMM_MSR_F_EMULATE
block|}
block|,
block|{
name|MSR_MCG_CAP
block|,
name|VMM_MSR_F_EMULATE
operator||
name|VMM_MSR_F_READONLY
block|}
block|,
block|{
name|MSR_IA32_PLATFORM_ID
block|,
name|VMM_MSR_F_EMULATE
operator||
name|VMM_MSR_F_READONLY
block|}
block|,
block|{
name|MSR_IA32_MISC_ENABLE
block|,
name|VMM_MSR_F_EMULATE
operator||
name|VMM_MSR_F_READONLY
block|}
block|, }
decl_stmt|;
end_decl_stmt

begin_define
define|#
directive|define
name|vmm_msr_num
value|(sizeof(vmm_msr) / sizeof(vmm_msr[0]))
end_define

begin_expr_stmt
name|CTASSERT
argument_list|(
name|VMM_MSR_NUM
operator|>=
name|vmm_msr_num
argument_list|)
expr_stmt|;
end_expr_stmt

begin_define
define|#
directive|define
name|readonly_msr
parameter_list|(
name|idx
parameter_list|)
define|\
value|((vmm_msr[(idx)].flags& VMM_MSR_F_READONLY) != 0)
end_define

begin_define
define|#
directive|define
name|emulated_msr
parameter_list|(
name|idx
parameter_list|)
define|\
value|((vmm_msr[(idx)].flags& VMM_MSR_F_EMULATE) != 0)
end_define

begin_define
define|#
directive|define
name|invalid_msr
parameter_list|(
name|idx
parameter_list|)
define|\
value|((vmm_msr[(idx)].flags& VMM_MSR_F_INVALID) != 0)
end_define

begin_function
name|void
name|vmm_msr_init
parameter_list|(
name|void
parameter_list|)
block|{
name|int
name|i
decl_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|vmm_msr_num
condition|;
name|i
operator|++
control|)
block|{
if|if
condition|(
name|emulated_msr
argument_list|(
name|i
argument_list|)
condition|)
continue|continue;
comment|/* 		 * XXX this assumes that the value of the host msr does not 		 * change after we have cached it. 		 */
name|vmm_msr
index|[
name|i
index|]
operator|.
name|hostval
operator|=
name|rdmsr
argument_list|(
name|vmm_msr
index|[
name|i
index|]
operator|.
name|num
argument_list|)
expr_stmt|;
block|}
block|}
end_function

begin_function
name|void
name|guest_msrs_init
parameter_list|(
name|struct
name|vm
modifier|*
name|vm
parameter_list|,
name|int
name|cpu
parameter_list|)
block|{
name|int
name|i
decl_stmt|;
name|uint64_t
modifier|*
name|guest_msrs
decl_stmt|,
name|misc
decl_stmt|;
name|guest_msrs
operator|=
name|vm_guest_msrs
argument_list|(
name|vm
argument_list|,
name|cpu
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|vmm_msr_num
condition|;
name|i
operator|++
control|)
block|{
switch|switch
condition|(
name|vmm_msr
index|[
name|i
index|]
operator|.
name|num
condition|)
block|{
case|case
name|MSR_LSTAR
case|:
case|case
name|MSR_CSTAR
case|:
case|case
name|MSR_STAR
case|:
case|case
name|MSR_SF_MASK
case|:
case|case
name|MSR_BIOS_SIGN
case|:
case|case
name|MSR_MCG_CAP
case|:
name|guest_msrs
index|[
name|i
index|]
operator|=
literal|0
expr_stmt|;
break|break;
case|case
name|MSR_PAT
case|:
name|guest_msrs
index|[
name|i
index|]
operator|=
name|PAT_VALUE
argument_list|(
literal|0
argument_list|,
name|PAT_WRITE_BACK
argument_list|)
operator||
name|PAT_VALUE
argument_list|(
literal|1
argument_list|,
name|PAT_WRITE_THROUGH
argument_list|)
operator||
name|PAT_VALUE
argument_list|(
literal|2
argument_list|,
name|PAT_UNCACHED
argument_list|)
operator||
name|PAT_VALUE
argument_list|(
literal|3
argument_list|,
name|PAT_UNCACHEABLE
argument_list|)
operator||
name|PAT_VALUE
argument_list|(
literal|4
argument_list|,
name|PAT_WRITE_BACK
argument_list|)
operator||
name|PAT_VALUE
argument_list|(
literal|5
argument_list|,
name|PAT_WRITE_THROUGH
argument_list|)
operator||
name|PAT_VALUE
argument_list|(
literal|6
argument_list|,
name|PAT_UNCACHED
argument_list|)
operator||
name|PAT_VALUE
argument_list|(
literal|7
argument_list|,
name|PAT_UNCACHEABLE
argument_list|)
expr_stmt|;
break|break;
case|case
name|MSR_IA32_MISC_ENABLE
case|:
name|misc
operator|=
name|rdmsr
argument_list|(
name|MSR_IA32_MISC_ENABLE
argument_list|)
expr_stmt|;
comment|/* 			 * Set mandatory bits 			 *  11:   branch trace disabled 			 *  12:   PEBS unavailable 			 * Clear unsupported features 			 *  16:   SpeedStep enable 			 *  18:   enable MONITOR FSM                          */
name|misc
operator||=
operator|(
literal|1
operator|<<
literal|12
operator|)
operator||
operator|(
literal|1
operator|<<
literal|11
operator|)
expr_stmt|;
name|misc
operator|&=
operator|~
operator|(
operator|(
literal|1
operator|<<
literal|18
operator|)
operator||
operator|(
literal|1
operator|<<
literal|16
operator|)
operator|)
expr_stmt|;
name|guest_msrs
index|[
name|i
index|]
operator|=
name|misc
expr_stmt|;
break|break;
case|case
name|MSR_IA32_PLATFORM_ID
case|:
name|guest_msrs
index|[
name|i
index|]
operator|=
literal|0
expr_stmt|;
break|break;
default|default:
name|panic
argument_list|(
literal|"guest_msrs_init: missing initialization for msr "
literal|"0x%0x"
argument_list|,
name|vmm_msr
index|[
name|i
index|]
operator|.
name|num
argument_list|)
expr_stmt|;
block|}
block|}
block|}
end_function

begin_function
specifier|static
name|int
name|msr_num_to_idx
parameter_list|(
name|u_int
name|num
parameter_list|)
block|{
name|int
name|i
decl_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|vmm_msr_num
condition|;
name|i
operator|++
control|)
if|if
condition|(
name|vmm_msr
index|[
name|i
index|]
operator|.
name|num
operator|==
name|num
condition|)
return|return
operator|(
name|i
operator|)
return|;
return|return
operator|(
operator|-
literal|1
operator|)
return|;
block|}
end_function

begin_function
name|int
name|emulate_wrmsr
parameter_list|(
name|struct
name|vm
modifier|*
name|vm
parameter_list|,
name|int
name|cpu
parameter_list|,
name|u_int
name|num
parameter_list|,
name|uint64_t
name|val
parameter_list|,
name|bool
modifier|*
name|retu
parameter_list|)
block|{
name|int
name|idx
decl_stmt|;
name|uint64_t
modifier|*
name|guest_msrs
decl_stmt|;
if|if
condition|(
name|lapic_msr
argument_list|(
name|num
argument_list|)
condition|)
return|return
operator|(
name|lapic_wrmsr
argument_list|(
name|vm
argument_list|,
name|cpu
argument_list|,
name|num
argument_list|,
name|val
argument_list|,
name|retu
argument_list|)
operator|)
return|;
name|idx
operator|=
name|msr_num_to_idx
argument_list|(
name|num
argument_list|)
expr_stmt|;
if|if
condition|(
name|idx
operator|<
literal|0
operator|||
name|invalid_msr
argument_list|(
name|idx
argument_list|)
condition|)
return|return
operator|(
name|EINVAL
operator|)
return|;
if|if
condition|(
operator|!
name|readonly_msr
argument_list|(
name|idx
argument_list|)
condition|)
block|{
name|guest_msrs
operator|=
name|vm_guest_msrs
argument_list|(
name|vm
argument_list|,
name|cpu
argument_list|)
expr_stmt|;
comment|/* Stash the value */
name|guest_msrs
index|[
name|idx
index|]
operator|=
name|val
expr_stmt|;
comment|/* Update processor state for non-emulated MSRs */
if|if
condition|(
operator|!
name|emulated_msr
argument_list|(
name|idx
argument_list|)
condition|)
name|wrmsr
argument_list|(
name|vmm_msr
index|[
name|idx
index|]
operator|.
name|num
argument_list|,
name|val
argument_list|)
expr_stmt|;
block|}
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
name|int
name|emulate_rdmsr
parameter_list|(
name|struct
name|vm
modifier|*
name|vm
parameter_list|,
name|int
name|cpu
parameter_list|,
name|u_int
name|num
parameter_list|,
name|bool
modifier|*
name|retu
parameter_list|)
block|{
name|int
name|error
decl_stmt|,
name|idx
decl_stmt|;
name|uint32_t
name|eax
decl_stmt|,
name|edx
decl_stmt|;
name|uint64_t
name|result
decl_stmt|,
modifier|*
name|guest_msrs
decl_stmt|;
if|if
condition|(
name|lapic_msr
argument_list|(
name|num
argument_list|)
condition|)
block|{
name|error
operator|=
name|lapic_rdmsr
argument_list|(
name|vm
argument_list|,
name|cpu
argument_list|,
name|num
argument_list|,
operator|&
name|result
argument_list|,
name|retu
argument_list|)
expr_stmt|;
goto|goto
name|done
goto|;
block|}
name|idx
operator|=
name|msr_num_to_idx
argument_list|(
name|num
argument_list|)
expr_stmt|;
if|if
condition|(
name|idx
operator|<
literal|0
operator|||
name|invalid_msr
argument_list|(
name|idx
argument_list|)
condition|)
block|{
name|error
operator|=
name|EINVAL
expr_stmt|;
goto|goto
name|done
goto|;
block|}
name|guest_msrs
operator|=
name|vm_guest_msrs
argument_list|(
name|vm
argument_list|,
name|cpu
argument_list|)
expr_stmt|;
name|result
operator|=
name|guest_msrs
index|[
name|idx
index|]
expr_stmt|;
comment|/* 	 * If this is not an emulated msr register make sure that the processor 	 * state matches our cached state. 	 */
if|if
condition|(
operator|!
name|emulated_msr
argument_list|(
name|idx
argument_list|)
operator|&&
operator|(
name|rdmsr
argument_list|(
name|num
argument_list|)
operator|!=
name|result
operator|)
condition|)
block|{
name|panic
argument_list|(
literal|"emulate_rdmsr: msr 0x%0x has inconsistent cached "
literal|"(0x%016lx) and actual (0x%016lx) values"
argument_list|,
name|num
argument_list|,
name|result
argument_list|,
name|rdmsr
argument_list|(
name|num
argument_list|)
argument_list|)
expr_stmt|;
block|}
name|error
operator|=
literal|0
expr_stmt|;
name|done
label|:
if|if
condition|(
name|error
operator|==
literal|0
condition|)
block|{
name|eax
operator|=
name|result
expr_stmt|;
name|edx
operator|=
name|result
operator|>>
literal|32
expr_stmt|;
name|error
operator|=
name|vm_set_register
argument_list|(
name|vm
argument_list|,
name|cpu
argument_list|,
name|VM_REG_GUEST_RAX
argument_list|,
name|eax
argument_list|)
expr_stmt|;
if|if
condition|(
name|error
condition|)
name|panic
argument_list|(
literal|"vm_set_register(rax) error %d"
argument_list|,
name|error
argument_list|)
expr_stmt|;
name|error
operator|=
name|vm_set_register
argument_list|(
name|vm
argument_list|,
name|cpu
argument_list|,
name|VM_REG_GUEST_RDX
argument_list|,
name|edx
argument_list|)
expr_stmt|;
if|if
condition|(
name|error
condition|)
name|panic
argument_list|(
literal|"vm_set_register(rdx) error %d"
argument_list|,
name|error
argument_list|)
expr_stmt|;
block|}
return|return
operator|(
name|error
operator|)
return|;
block|}
end_function

begin_function
name|void
name|restore_guest_msrs
parameter_list|(
name|struct
name|vm
modifier|*
name|vm
parameter_list|,
name|int
name|cpu
parameter_list|)
block|{
name|int
name|i
decl_stmt|;
name|uint64_t
modifier|*
name|guest_msrs
decl_stmt|;
name|guest_msrs
operator|=
name|vm_guest_msrs
argument_list|(
name|vm
argument_list|,
name|cpu
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|vmm_msr_num
condition|;
name|i
operator|++
control|)
block|{
if|if
condition|(
name|emulated_msr
argument_list|(
name|i
argument_list|)
condition|)
continue|continue;
else|else
name|wrmsr
argument_list|(
name|vmm_msr
index|[
name|i
index|]
operator|.
name|num
argument_list|,
name|guest_msrs
index|[
name|i
index|]
argument_list|)
expr_stmt|;
block|}
block|}
end_function

begin_function
name|void
name|restore_host_msrs
parameter_list|(
name|struct
name|vm
modifier|*
name|vm
parameter_list|,
name|int
name|cpu
parameter_list|)
block|{
name|int
name|i
decl_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|vmm_msr_num
condition|;
name|i
operator|++
control|)
block|{
if|if
condition|(
name|emulated_msr
argument_list|(
name|i
argument_list|)
condition|)
continue|continue;
else|else
name|wrmsr
argument_list|(
name|vmm_msr
index|[
name|i
index|]
operator|.
name|num
argument_list|,
name|vmm_msr
index|[
name|i
index|]
operator|.
name|hostval
argument_list|)
expr_stmt|;
block|}
block|}
end_function

begin_comment
comment|/*  * Must be called by the CPU-specific code before any guests are  * created  */
end_comment

begin_function
name|void
name|guest_msr_valid
parameter_list|(
name|int
name|msr
parameter_list|)
block|{
name|int
name|i
decl_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|vmm_msr_num
condition|;
name|i
operator|++
control|)
block|{
if|if
condition|(
name|vmm_msr
index|[
name|i
index|]
operator|.
name|num
operator|==
name|msr
operator|&&
name|invalid_msr
argument_list|(
name|i
argument_list|)
condition|)
block|{
name|vmm_msr
index|[
name|i
index|]
operator|.
name|flags
operator|&=
operator|~
name|VMM_MSR_F_INVALID
expr_stmt|;
block|}
block|}
block|}
end_function

end_unit

