{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1534269231093 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create VHDL File Quartus Prime " "Running Quartus Prime Create VHDL File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1534269231094 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 14 14:53:50 2018 " "Processing started: Tue Aug 14 14:53:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1534269231094 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1534269231094 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Aula01 -c Aula01 --convert_bdf_to_vhdl=/home/borba/Documentos/ComputerDesign/Aula01/Aula01.bdf " "Command: quartus_map --read_settings_files=on --write_settings_files=off Aula01 -c Aula01 --convert_bdf_to_vhdl=/home/borba/Documentos/ComputerDesign/Aula01/Aula01.bdf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1534269231094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Aula01.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Aula01.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Aula01 " "Found entity 1: Aula01" {  } { { "Aula01.bdf" "" { Schematic "/home/borba/Documentos/ComputerDesign/Aula01/Aula01.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534269231292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1534269231292 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" " " "Elaborating entity \"\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1534269231348 ""}
{ "Error" "EGDFX_IS_KEYWORD_IN_VHDL" "OUT " "Name \"OUT\" contains VHDL keyword" {  } { { "Aula01.bdf" "" { Schematic "/home/borba/Documentos/ComputerDesign/Aula01/Aula01.bdf" { { 120 712 888 136 "OUT" "" } } } }  } 0 275071 "Name \"%1!s!\" contains VHDL keyword" 0 0 "Design Software" 0 -1 1534269231351 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Design Software" 0 -1 1534269231400 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Create VHDL File 2 s 0 s Quartus Prime " "Quartus Prime Create VHDL File was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1159 " "Peak virtual memory: 1159 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1534269231411 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Aug 14 14:53:51 2018 " "Processing ended: Tue Aug 14 14:53:51 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1534269231411 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1534269231411 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1534269231411 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1534269231411 ""}
