---
id: W5100S-io
title: W5100S-io
date: 2022-12-16
---

## Overview

W5100S-io is a compact size network module that includes a W5100S (TCP/IP
hardwired chip and PHY embedded).It can be used
as a component and no effort is required to interface W5100S. 
The W5100S-io an ideal option for users who want to
develop their Internet enabling systems rapidly. W5100S-io is hardware
compatible with W5500-io and W6100-io.

For the detailed information on implementation of Hardware TCP/IP, refer
to the [W5100S Datasheet](./../iEthernet/W5100S/Document.md).

![W5100S-io](/img/products/w5100s-io/w5100s-io-side.png)

-----

## Hardware Specification

### W5100S-io

   * Plugin Network Module.
   * Hardware compatible with W5500-io, W6100-io.
   * Usable without H/W design for W5100S.
   * Fast evaluation for W5100S & MCU in the target board.
   * Support high speed SPI interface.
   * Support power down mode and Wake-on-LAN function
   * Very small form factor : 20mm x 24mm x 2.6mm

### Pin Out

<img src="https://github.com/Wiznet/Hardware-Files-of-WIZnet/raw/master/05_Network_Module/W5100S-io/Pictures/W5100S-io%20Pinout.png" width="800" />

### Pin Description

<table>
<thead>
<tr class="header">
<th><strong>Pin No.</strong></th>
<th></th>
<th><strong>Pin Type</strong></th>
<th>Pin Name</th>
<th><strong>Description</strong></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>J1</td>
<td><strong>1</strong></td>
<td><strong>I</strong></td>
<td><strong>RX_P</strong></td>
<td><strong>RX_P</strong></td>
</tr>
<tr class="even">
<td>:::</td>
<td><strong>2</strong></td>
<td><strong>I</strong></td>
<td><strong>RX_N</strong></td>
<td><strong>RX_N</strong></td>
</tr>
<tr class="odd">
<td>:::</td>
<td><strong>3</strong></td>
<td><strong>P</strong></td>
<td><strong>RCT</strong></td>
<td><strong>RX Center Tap</strong><br />
This pin should be connect with external pulse transformer's RCT pin</td>
</tr>
<tr class="even">
<td>:::</td>
<td><strong>4</strong></td>
<td><strong>P</strong></td>
<td><strong>TCT</strong></td>
<td><strong>TX Center Tap</strong><br />
This pin should be connect with external pulse transformer's TCT pin</td>
</tr>
<tr class="odd">
<td>:::</td>
<td><strong>5</strong></td>
<td><strong>O</strong></td>
<td><strong>TX_P</strong></td>
<td><strong>TX_P</strong></td>
</tr>
<tr class="even">
<td>:::</td>
<td><strong>6</strong></td>
<td><strong>O</strong></td>
<td><strong>TX_N</strong></td>
<td><strong>TX_N</strong></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr class="header">
<th><strong>Pin No.</strong></th>
<th></th>
<th><strong>Pin Type</strong></th>
<th>Pin Name</th>
<th><strong>Description</strong></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>J2</td>
<td><strong>1</strong></td>
<td><strong>P</strong></td>
<td><strong>GND</strong></td>
<td><strong>Ground</strong></td>
</tr>
<tr class="even">
<td>:::</td>
<td><strong>2</strong></td>
<td><strong>P</strong></td>
<td><strong>GND</strong></td>
<td><strong>Ground</strong></td>
</tr>
<tr class="odd">
<td>:::</td>
<td><strong>3</strong></td>
<td><strong>I</strong></td>
<td><strong>MOSI</strong></td>
<td><strong>Master Out Slave In</strong><br />
This pin is used for SPI MOSI signal pin</td>
</tr>
<tr class="even">
<td>:::</td>
<td><strong>4</strong></td>
<td><strong>I</strong></td>
<td><strong>SCLK</strong></td>
<td><strong>SPI clock input</strong></td>
</tr>
<tr class="odd">
<td>:::</td>
<td><strong>5</strong></td>
<td><strong>I</strong></td>
<td><strong>CSn</strong></td>
<td><strong>Chip select input</strong></td>
</tr>
<tr class="odd">
<td>:::</td>
<td><strong>6</strong></td>
<td><strong>O</strong></td>
<td><strong>INTn</strong></td>
<td><strong>Interrupt output</strong><br />
Low: Interrupt asserted from W5100S<br />High: No interrupt</td>
</tr>
<tr class="even">
<td>:::</td>
<td><strong>7</strong></td>
<td><strong>O</strong></td>
<td><strong>LINK</strong></td>
<td><strong>LINK status output</strong><br />
Low : Link<br />High : Un Link</td>
</tr>
</tbody>
</table>


<table>
<thead>
<tr class="header">
<th><strong>Pin No.</strong></th>
<th></th>
<th><strong>Pin Type</strong></th>
<th>Pin Name</th>
<th><strong>Description</strong></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>J3</td>
<td><strong>1</strong></td>
<td><strong>P</strong></td>
<td><strong>GND</strong></td>
<td><strong>Ground</strong></td>
</tr>
<tr class="even">
<td>:::</td>
<td><strong>2</strong></td>
<td><strong>P</strong></td>
<td><strong>3.3V</strong></td>
<td><strong>Power</strong> : 3.3V power supply</td>
</tr>
<tr class="odd">
<td>:::</td>
<td><strong>3</strong></td>
<td><strong>P</strong></td>
<td><strong>3.3V</strong></td>
<td><strong>Power</strong> : 3.3V power supply</td>
</tr>
<tr class="even">
<td>:::</td>
<td><strong>4</strong></td>
<td><strong>-</strong></td>
<td><strong>NC</strong></td>
<td><strong>Not Connect</strong></td>
</tr>
<tr class="odd">
<td>:::</td>
<td><strong>5</strong></td>
<td><strong>I</strong></td>
<td><strong>RSTn</strong></td>
<td><strong>Reset</strong> : Low activity<br />
Hold at least 500us after asserted to LOW and keep HIGH until next Reset needed.</td>
</tr>
<tr class="even">
<td>:::</td>
<td><strong>6</strong></td>
<td><strong>O</strong></td>
<td><strong>MISO</strong></td>
<td><strong>SPI Master In Slave Out</strong><br />
This pin is used for SPI MISO signal pin</td>
</tr>
<tr class="even">
<td>:::</td>
<td><strong>7</strong></td>
<td><strong>O</strong></td>
<td><strong>ACTn</strong></td>
<td><strong>Active LED</strong><br />
Low: Carrier sense from the active PMD<br />High: No carrier sense</td>
</tr>
</tbody>
</table>
-----

## Characteristic

### DC Characteristic

<table>
<thead>
<tr class="header">
<th>Symbol</th>
<th>Parameter</th>
<th>Pins</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>V<em>DD</em></td>
<td><strong>Supply voltage</strong></td>
<td>3.3V</td>
<td>2.97</td>
<td>3.3</td>
<td>3.63</td>
<td>V</td>
</tr>
<tr class="even">
<td>V<em>IL</em></td>
<td><strong>High level input voltage</strong></td>
<td>ALL</td>
<td>2.0</td>
<td></td>
<td>5.5</td>
<td>V</td>
</tr>
<tr class="odd">
<td>V<em>IH</em></td>
<td><strong>Low level input voltage</strong></td>
<td>ALL</td>
<td>-0.3</td>
<td></td>
<td>0.8</td>
<td>V</td>
</tr>
<tr class="even">
<td>V<em>OL</em></td>
<td><strong>Low level output voltage</strong></td>
<td>ALL</td>
<td></td>
<td></td>
<td>0.4</td>
<td>V</td>
</tr>
<tr class="odd">
<td>V<em>OH</em></td>
<td><strong>High level output voltage</strong></td>
<td>ALL</td>
<td>2.4</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr class="even">
<td>L<em>OL</em></td>
<td><strong>Low level output Current</strong></td>
<td>ALL</td>
<td>8.6</td>
<td>13.9</td>
<td>18.9</td>
<td>mA</td>
</tr>
<tr class="odd">
<td>L<em>OH</em></td>
<td><strong>High level output Current</strong></td>
<td>ALL</td>
<td>12.5</td>
<td>26.9</td>
<td>47.1</td>
<td>mA</td>
</tr>
<tr class="even">
<td>I<em>DD</em></td>
<td><strong>Supply Current<br />
(Normal operation mode)</strong></td>
<td>3.3V</td>
<td></td>
<td>132</td>
<td></td>
<td>mA</td>
</tr>
<tr class="odd">
<td>L<em>OH</em></td>
<td><strong>Supply Current<br />
(Power Down mode)</strong></td>
<td>3.3V</td>
<td></td>
<td>13</td>
<td></td>
<td>mA</td>
</tr>
</tbody>
</table>

### Power Dissipation

| Condition                       | Min | Typ | Max | Unit |
| ------------------------------- | --- | --- | --- | ---- |
| 100M Link                       | \-  | 93 | 110  | mA   |
| 10M Link                        | \-  | 93  | 210  | mA   |
| Un-Link (Auto-negotiation mode) | \-  | 43  | 170 | mA   |
| Power Down mode                 | \-  | 10  | 20  | mA   |

-----

## SPI Operations

As W5100S-io consists of W5100S and others, SPI operation of W5100S-io
follows one of W5100S. For more information about SPI operation of
W5100S-io, please refer to [W5100S Datasheet](./../iEthernet/W5100S/Document.md).


-----

## Schematic & Artwork

### Module

  - Revision 1.0 <a href="https://github.com/Wiznet/Hardware-Files-of-WIZnet/raw/master/05_Network_Module/W5100S-io/W5100S-io_V100/Schematic/W5100S-io_SCH_V100.pdf" target="_blank">W5100S-io V100 Schematic(PDF)</a>
  - Revision 1.0 <a href="https://github.com/Wiznet/Hardware-Files-of-WIZnet/raw/master/05_Network_Module/W5100S-io/W5100S-io_V100/Schematic/W5100S-io_V100_Final.zip" target="_blank">W5100S-io V100 Schematic(Altium)</a>

### Reference Schematic

  - Revision 1.0 <a href="https://github.com/Wiznet/Hardware-Files-of-WIZnet/blob/master/05_Network_Module/W5100S-io/W5100S-io_V100/Schematic/W5100S-io_V100_Ref.pdf" target="_blank">W5100s-io V100 Reference Schematic(PDF)</a>

-----

## Part list

  - Revision 1.0 <a href="https://github.com/Wiznet/Hardware-Files-of-WIZnet/raw/master/05_Network_Module/W5100S-io/W5100S-io_V100/Partlist/W5100S-io_PL_V100.pdf" target="_blank">W5100S-io V100 Part list(PDF)</a>
  - Revision 1.0 <a href="https://github.com/Wiznet/Hardware-Files-of-WIZnet/raw/master/05_Network_Module/W5100S-io/W5100S-io_V100/Partlist/W5100S-io_PL_V100.xlsx" target="_blank">W5100S-io V100 Part list(Excel)</a>

-----

## Dimension

  - W5100S-io V100 Dimension
    -   24mm x 20mm x 1.0mm ( PCB board size )
    -   24mm x 20mm x 2.6mm ( Included part size )
 
<img src="https://github.com/Wiznet/Hardware-Files-of-WIZnet/blob/master/05_Network_Module/W5100S-io/Pictures/W5100S-io%20dimension.png?raw=true" width="600" />
