FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0+ */
/* bench 16431.3.0 c4fafe18b4c2 */
/* bench 16431.3.1 4a1f7abb7d6d */
/* bench 19443.7.0 94656fe123f1 */
/* bench 19443.7.1 eb2bab4ed279 */
/* bench 19443.7.2 c1dc5ebb54cf */
/* bench 19443.7.3 01f2c0acefa7 */
/* bench 19443.7.4 dacbadf8a5e3 */
/* bench 19443.7.5 9abea0b6cf64 */
/* bench 19443.7.6 16d8aa3b9f70 */
/* bench 19443.7.7 348279e1f8ca */
/* bench 16431.3.5 659bdb90bb1e */
/* bench 16431.3.6 3e60ad958462 */
/* bench 16431.3.7 59596a6c48c7 */
/* bench 16431.3.8 8b20544b81bb */
/* bench 16431.3.9 d77cfb5b0fe6 */
/* bench 16431.3.10 f2113332487f */
 *
 * Copyright 2005 Wolfson Microelectronics PLC.
 * Author: Graeme Gregory
 *         graeme.gregory@wolfsonmicro.com or linux@wolfsonmicro.com
 *
 *  Revision history
 *    10th Nov 2006   Initial version.
 */

#ifndef S3C24XXI2S_H_
#define S3C24XXI2S_H_

/* clock sources */
#define S3C24XX_CLKSRC_PCLK 0
#define S3C24XX_CLKSRC_MPLL 1

/* Clock dividers */
#define S3C24XX_DIV_MCLK	0
#define S3C24XX_DIV_BCLK	1
#define S3C24XX_DIV_PRESCALER	2

/* prescaler */
#define S3C24XX_PRESCALE(a,b) \
	(((a - 1) << S3C2410_IISPSR_INTSHIFT) | ((b - 1) << S3C2410_IISPSR_EXTSHFIT))

u32 s3c24xx_i2s_get_clockrate(void);

#endif /*S3C24XXI2S_H_*/
