module top(output logic o);

o = 1;

endmodule
