library ieee;

use ieee.std_logic_1164.ALL;

entity ejemplo1 is
port(
 A : in std_logic;
 B : in std_logic;
 Z : out std_logic
);
end entity;

architecture arch1 of ejemplo1 is
begin
 
 Z<= A and B;
 <optional_label>:
	process(A,B) is 
		-- Declaration(s)
	 mi_and:	
	begin 
		Z <= A and B;
			
	end process; 
end architecture;