<stg><name>ath_ant_div_conf_fast_divbias</name>


<trans_list>

<trans id="228" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="1" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="6" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %ant_conf_div_group), !map !20

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %ant_conf_main_lna_conf), !map !24

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %ant_conf_alt_lna_conf), !map !28

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %ant_conf_fast_div_bias), !map !32

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %ant_conf_alt_gaintb), !map !36

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32* %ant_conf_main_gaintb), !map !40

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32* %antcomb_ant_ratio), !map !44

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %antcomb_fast_div_bias), !map !48

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32* %antcomb_scan), !map !52

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap(i32 %alt_ratio), !map !56

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecTopModule([30 x i8]* @ath_ant_div_conf_fas) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %alt_ratio_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %alt_ratio)

]]></Node>
<StgValue><ssdm name="alt_ratio_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:12  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %ant_conf_main_gaintb, i32 0)

]]></Node>
<StgValue><ssdm name="write_ln22"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:13  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %ant_conf_alt_gaintb, i32 0)

]]></Node>
<StgValue><ssdm name="write_ln23"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %ant_conf_div_group_r = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %ant_conf_div_group)

]]></Node>
<StgValue><ssdm name="ant_conf_div_group_r"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %icmp_ln25 = icmp eq i32 %ant_conf_div_group_r, 0

]]></Node>
<StgValue><ssdm name="icmp_ln25"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %icmp_ln82_1 = icmp sgt i32 %alt_ratio_read, 0

]]></Node>
<StgValue><ssdm name="icmp_ln82_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:17  br i1 %icmp_ln25, label %1, label %14

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %ant_conf_main_lna_co = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %ant_conf_main_lna_conf)

]]></Node>
<StgValue><ssdm name="ant_conf_main_lna_co"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %shl_ln27 = shl i32 %ant_conf_main_lna_co, 4

]]></Node>
<StgValue><ssdm name="shl_ln27"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %ant_conf_alt_lna_con = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %ant_conf_alt_lna_conf)

]]></Node>
<StgValue><ssdm name="ant_conf_alt_lna_con"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %or_ln27 = or i32 %ant_conf_alt_lna_con, %shl_ln27

]]></Node>
<StgValue><ssdm name="or_ln27"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
:4  switch i32 %or_ln27, label %._crit_edge [
    i32 1, label %2
    i32 2, label %3
    i32 3, label %4
    i32 16, label %5
    i32 18, label %6
    i32 19, label %7
    i32 32, label %8
    i32 33, label %9
    i32 35, label %10
    i32 48, label %11
    i32 49, label %12
    i32 50, label %13
  ]

]]></Node>
<StgValue><ssdm name="switch_ln27"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
<literal name="or_ln27" val="50"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %ant_conf_fast_div_bias, i32 61)

]]></Node>
<StgValue><ssdm name="write_ln63"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
<literal name="or_ln27" val="50"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
<literal name="or_ln27" val="49"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %ant_conf_fast_div_bias, i32 59)

]]></Node>
<StgValue><ssdm name="write_ln60"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
<literal name="or_ln27" val="49"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
<literal name="or_ln27" val="48"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %ant_conf_fast_div_bias, i32 1)

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
<literal name="or_ln27" val="48"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
<literal name="or_ln27" val="35"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %ant_conf_fast_div_bias, i32 6)

]]></Node>
<StgValue><ssdm name="write_ln54"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
<literal name="or_ln27" val="35"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
<literal name="or_ln27" val="33"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %ant_conf_fast_div_bias, i32 0)

]]></Node>
<StgValue><ssdm name="write_ln51"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
<literal name="or_ln27" val="33"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
<literal name="or_ln27" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %ant_conf_fast_div_bias, i32 6)

]]></Node>
<StgValue><ssdm name="write_ln48"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
<literal name="or_ln27" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
<literal name="or_ln27" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %ant_conf_fast_div_bias, i32 7)

]]></Node>
<StgValue><ssdm name="write_ln45"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
<literal name="or_ln27" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
<literal name="or_ln27" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %ant_conf_fast_div_bias, i32 2)

]]></Node>
<StgValue><ssdm name="write_ln42"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
<literal name="or_ln27" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
<literal name="or_ln27" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %ant_conf_fast_div_bias, i32 7)

]]></Node>
<StgValue><ssdm name="write_ln39"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
<literal name="or_ln27" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
<literal name="or_ln27" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %ant_conf_fast_div_bias, i32 1)

]]></Node>
<StgValue><ssdm name="write_ln36"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
<literal name="or_ln27" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
<literal name="or_ln27" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %ant_conf_fast_div_bias, i32 61)

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
<literal name="or_ln27" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
<literal name="or_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %ant_conf_fast_div_bias, i32 59)

]]></Node>
<StgValue><ssdm name="write_ln30"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
<literal name="or_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %ant_conf_div_group_r_1 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %ant_conf_div_group)

]]></Node>
<StgValue><ssdm name="ant_conf_div_group_r_1"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln68 = icmp eq i32 %ant_conf_div_group_r_1, 1

]]></Node>
<StgValue><ssdm name="icmp_ln68"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln68, label %15, label %40

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %ant_conf_main_lna_co_1 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %ant_conf_main_lna_conf)

]]></Node>
<StgValue><ssdm name="ant_conf_main_lna_co_1"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %shl_ln70 = shl i32 %ant_conf_main_lna_co_1, 4

]]></Node>
<StgValue><ssdm name="shl_ln70"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %ant_conf_alt_lna_con_1 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %ant_conf_alt_lna_conf)

]]></Node>
<StgValue><ssdm name="ant_conf_alt_lna_con_1"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %or_ln70 = or i32 %ant_conf_alt_lna_con_1, %shl_ln70

]]></Node>
<StgValue><ssdm name="or_ln70"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
:4  switch i32 %or_ln70, label %._crit_edge8 [
    i32 1, label %16
    i32 2, label %17
    i32 3, label %18
    i32 16, label %19
    i32 18, label %23
    i32 19, label %24
    i32 32, label %28
    i32 33, label %32
    i32 35, label %33
    i32 48, label %37
    i32 49, label %38
    i32 50, label %39
  ]

]]></Node>
<StgValue><ssdm name="switch_ln70"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
<literal name="or_ln70" val="50"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %ant_conf_fast_div_bias, i32 1)

]]></Node>
<StgValue><ssdm name="write_ln122"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
<literal name="or_ln70" val="50"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge8

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
<literal name="or_ln70" val="49"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %ant_conf_fast_div_bias, i32 1)

]]></Node>
<StgValue><ssdm name="write_ln119"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
<literal name="or_ln70" val="49"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge8

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
<literal name="or_ln70" val="48"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %ant_conf_fast_div_bias, i32 1)

]]></Node>
<StgValue><ssdm name="write_ln116"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
<literal name="or_ln70" val="48"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge8

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
<literal name="or_ln70" val="35"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %antcomb_scan_read_3 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %antcomb_scan)

]]></Node>
<StgValue><ssdm name="antcomb_scan_read_3"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
<literal name="or_ln70" val="35"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln109 = icmp eq i32 %antcomb_scan_read_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln109"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
<literal name="or_ln70" val="35"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln109 = and i1 %icmp_ln109, %icmp_ln82_1

]]></Node>
<StgValue><ssdm name="and_ln109"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
<literal name="or_ln70" val="35"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln109, label %34, label %35

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
<literal name="or_ln70" val="35"/>
<literal name="and_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %ant_conf_fast_div_bias, i32 1)

]]></Node>
<StgValue><ssdm name="write_ln113"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
<literal name="or_ln70" val="35"/>
<literal name="and_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %36

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
<literal name="or_ln70" val="35"/>
<literal name="and_ln109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %ant_conf_fast_div_bias, i32 63)

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
<literal name="or_ln70" val="35"/>
<literal name="and_ln109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %36

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
<literal name="or_ln70" val="35"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge8

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
<literal name="or_ln70" val="33"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %ant_conf_fast_div_bias, i32 1)

]]></Node>
<StgValue><ssdm name="write_ln106"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
<literal name="or_ln70" val="33"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge8

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
<literal name="or_ln70" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %antcomb_scan_read_2 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %antcomb_scan)

]]></Node>
<StgValue><ssdm name="antcomb_scan_read_2"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
<literal name="or_ln70" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln99 = icmp eq i32 %antcomb_scan_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln99"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
<literal name="or_ln70" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln99 = and i1 %icmp_ln99, %icmp_ln82_1

]]></Node>
<StgValue><ssdm name="and_ln99"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
<literal name="or_ln70" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln99, label %29, label %30

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
<literal name="or_ln70" val="32"/>
<literal name="and_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %ant_conf_fast_div_bias, i32 1)

]]></Node>
<StgValue><ssdm name="write_ln103"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
<literal name="or_ln70" val="32"/>
<literal name="and_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %31

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
<literal name="or_ln70" val="32"/>
<literal name="and_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %ant_conf_fast_div_bias, i32 63)

]]></Node>
<StgValue><ssdm name="write_ln101"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
<literal name="or_ln70" val="32"/>
<literal name="and_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %31

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
<literal name="or_ln70" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge8

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
<literal name="or_ln70" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %antcomb_scan_read_1 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %antcomb_scan)

]]></Node>
<StgValue><ssdm name="antcomb_scan_read_1"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
<literal name="or_ln70" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln92 = icmp eq i32 %antcomb_scan_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln92"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
<literal name="or_ln70" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln92 = and i1 %icmp_ln92, %icmp_ln82_1

]]></Node>
<StgValue><ssdm name="and_ln92"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
<literal name="or_ln70" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln92, label %25, label %26

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
<literal name="or_ln70" val="19"/>
<literal name="and_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %ant_conf_fast_div_bias, i32 1)

]]></Node>
<StgValue><ssdm name="write_ln96"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
<literal name="or_ln70" val="19"/>
<literal name="and_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %27

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
<literal name="or_ln70" val="19"/>
<literal name="and_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %ant_conf_fast_div_bias, i32 63)

]]></Node>
<StgValue><ssdm name="write_ln94"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
<literal name="or_ln70" val="19"/>
<literal name="and_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %27

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
<literal name="or_ln70" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge8

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
<literal name="or_ln70" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %ant_conf_fast_div_bias, i32 1)

]]></Node>
<StgValue><ssdm name="write_ln89"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
<literal name="or_ln70" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge8

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
<literal name="or_ln70" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %antcomb_scan_read = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %antcomb_scan)

]]></Node>
<StgValue><ssdm name="antcomb_scan_read"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
<literal name="or_ln70" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln82 = icmp eq i32 %antcomb_scan_read, 0

]]></Node>
<StgValue><ssdm name="icmp_ln82"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
<literal name="or_ln70" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln82 = and i1 %icmp_ln82, %icmp_ln82_1

]]></Node>
<StgValue><ssdm name="and_ln82"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
<literal name="or_ln70" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln82, label %20, label %21

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
<literal name="or_ln70" val="16"/>
<literal name="and_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %ant_conf_fast_div_bias, i32 1)

]]></Node>
<StgValue><ssdm name="write_ln86"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
<literal name="or_ln70" val="16"/>
<literal name="and_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %22

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
<literal name="or_ln70" val="16"/>
<literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %ant_conf_fast_div_bias, i32 63)

]]></Node>
<StgValue><ssdm name="write_ln84"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
<literal name="or_ln70" val="16"/>
<literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %22

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
<literal name="or_ln70" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge8

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
<literal name="or_ln70" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %ant_conf_fast_div_bias, i32 1)

]]></Node>
<StgValue><ssdm name="write_ln79"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
<literal name="or_ln70" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge8

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
<literal name="or_ln70" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %ant_conf_fast_div_bias, i32 1)

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
<literal name="or_ln70" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge8

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
<literal name="or_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %ant_conf_fast_div_bias, i32 1)

]]></Node>
<StgValue><ssdm name="write_ln73"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
<literal name="or_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge8

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %ant_conf_div_group_r_2 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %ant_conf_div_group)

]]></Node>
<StgValue><ssdm name="ant_conf_div_group_r_2"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln127 = icmp eq i32 %ant_conf_div_group_r_2, 2

]]></Node>
<StgValue><ssdm name="icmp_ln127"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln127, label %41, label %67

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %ant_conf_main_lna_co_2 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %ant_conf_main_lna_conf)

]]></Node>
<StgValue><ssdm name="ant_conf_main_lna_co_2"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %shl_ln129 = shl i32 %ant_conf_main_lna_co_2, 4

]]></Node>
<StgValue><ssdm name="shl_ln129"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %ant_conf_alt_lna_con_2 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %ant_conf_alt_lna_conf)

]]></Node>
<StgValue><ssdm name="ant_conf_alt_lna_con_2"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %or_ln129 = or i32 %ant_conf_alt_lna_con_2, %shl_ln129

]]></Node>
<StgValue><ssdm name="or_ln129"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
:4  switch i32 %or_ln129, label %._crit_edge9 [
    i32 1, label %42
    i32 2, label %43
    i32 3, label %44
    i32 16, label %45
    i32 18, label %49
    i32 19, label %50
    i32 32, label %54
    i32 33, label %58
    i32 35, label %59
    i32 48, label %63
    i32 49, label %64
    i32 50, label %65
  ]

]]></Node>
<StgValue><ssdm name="switch_ln129"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="or_ln129" val="50"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %ant_conf_fast_div_bias, i32 1)

]]></Node>
<StgValue><ssdm name="write_ln177"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="or_ln129" val="50"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge9

]]></Node>
<StgValue><ssdm name="br_ln178"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="or_ln129" val="49"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %ant_conf_fast_div_bias, i32 1)

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="or_ln129" val="49"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge9

]]></Node>
<StgValue><ssdm name="br_ln175"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="or_ln129" val="48"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %ant_conf_fast_div_bias, i32 1)

]]></Node>
<StgValue><ssdm name="write_ln171"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="or_ln129" val="48"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge9

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="or_ln129" val="35"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %antcomb_scan_read_7 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %antcomb_scan)

]]></Node>
<StgValue><ssdm name="antcomb_scan_read_7"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="or_ln129" val="35"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln165 = icmp eq i32 %antcomb_scan_read_7, 0

]]></Node>
<StgValue><ssdm name="icmp_ln165"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="or_ln129" val="35"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln165, label %60, label %._crit_edge16

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="or_ln129" val="35"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %antcomb_ant_ratio_re_3 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %antcomb_ant_ratio)

]]></Node>
<StgValue><ssdm name="antcomb_ant_ratio_re_3"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="or_ln129" val="35"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln165_1 = icmp slt i32 %antcomb_ant_ratio_re_3, %alt_ratio_read

]]></Node>
<StgValue><ssdm name="icmp_ln165_1"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="or_ln129" val="35"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln165_1, label %61, label %._crit_edge16

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="or_ln129" val="35"/>
<literal name="icmp_ln165_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="or_ln129" val="35"/>
<literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge16:0  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %ant_conf_fast_div_bias, i32 2)

]]></Node>
<StgValue><ssdm name="write_ln168"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="or_ln129" val="35"/>
<literal name="icmp_ln165_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="or_ln129" val="35"/>
<literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge16:1  br label %62

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="or_ln129" val="35"/>
<literal name="icmp_ln165" val="1"/>
<literal name="icmp_ln165_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %ant_conf_fast_div_bias, i32 1)

]]></Node>
<StgValue><ssdm name="write_ln166"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="or_ln129" val="35"/>
<literal name="icmp_ln165" val="1"/>
<literal name="icmp_ln165_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %62

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="or_ln129" val="35"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge9

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="or_ln129" val="33"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %ant_conf_fast_div_bias, i32 1)

]]></Node>
<StgValue><ssdm name="write_ln162"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="or_ln129" val="33"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge9

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="or_ln129" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %antcomb_scan_read_6 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %antcomb_scan)

]]></Node>
<StgValue><ssdm name="antcomb_scan_read_6"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="or_ln129" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln156 = icmp eq i32 %antcomb_scan_read_6, 0

]]></Node>
<StgValue><ssdm name="icmp_ln156"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="or_ln129" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln156, label %55, label %._crit_edge14

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="or_ln129" val="32"/>
<literal name="icmp_ln156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %antcomb_ant_ratio_re_2 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %antcomb_ant_ratio)

]]></Node>
<StgValue><ssdm name="antcomb_ant_ratio_re_2"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="or_ln129" val="32"/>
<literal name="icmp_ln156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln156_1 = icmp slt i32 %antcomb_ant_ratio_re_2, %alt_ratio_read

]]></Node>
<StgValue><ssdm name="icmp_ln156_1"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="or_ln129" val="32"/>
<literal name="icmp_ln156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln156_1, label %56, label %._crit_edge14

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="or_ln129" val="32"/>
<literal name="icmp_ln156_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="or_ln129" val="32"/>
<literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge14:0  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %ant_conf_fast_div_bias, i32 2)

]]></Node>
<StgValue><ssdm name="write_ln159"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="or_ln129" val="32"/>
<literal name="icmp_ln156_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="or_ln129" val="32"/>
<literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge14:1  br label %57

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="or_ln129" val="32"/>
<literal name="icmp_ln156" val="1"/>
<literal name="icmp_ln156_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %ant_conf_fast_div_bias, i32 1)

]]></Node>
<StgValue><ssdm name="write_ln157"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="or_ln129" val="32"/>
<literal name="icmp_ln156" val="1"/>
<literal name="icmp_ln156_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %57

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="or_ln129" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge9

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="or_ln129" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %antcomb_scan_read_5 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %antcomb_scan)

]]></Node>
<StgValue><ssdm name="antcomb_scan_read_5"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="or_ln129" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln150 = icmp eq i32 %antcomb_scan_read_5, 0

]]></Node>
<StgValue><ssdm name="icmp_ln150"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="or_ln129" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln150, label %51, label %._crit_edge12

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="or_ln129" val="19"/>
<literal name="icmp_ln150" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %antcomb_ant_ratio_re_1 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %antcomb_ant_ratio)

]]></Node>
<StgValue><ssdm name="antcomb_ant_ratio_re_1"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="or_ln129" val="19"/>
<literal name="icmp_ln150" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln150_1 = icmp slt i32 %antcomb_ant_ratio_re_1, %alt_ratio_read

]]></Node>
<StgValue><ssdm name="icmp_ln150_1"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="or_ln129" val="19"/>
<literal name="icmp_ln150" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln150_1, label %52, label %._crit_edge12

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="or_ln129" val="19"/>
<literal name="icmp_ln150_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="or_ln129" val="19"/>
<literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge12:0  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %ant_conf_fast_div_bias, i32 2)

]]></Node>
<StgValue><ssdm name="write_ln153"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="or_ln129" val="19"/>
<literal name="icmp_ln150_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="or_ln129" val="19"/>
<literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge12:1  br label %53

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="or_ln129" val="19"/>
<literal name="icmp_ln150" val="1"/>
<literal name="icmp_ln150_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %ant_conf_fast_div_bias, i32 1)

]]></Node>
<StgValue><ssdm name="write_ln151"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="or_ln129" val="19"/>
<literal name="icmp_ln150" val="1"/>
<literal name="icmp_ln150_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %53

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="or_ln129" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge9

]]></Node>
<StgValue><ssdm name="br_ln154"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="or_ln129" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %ant_conf_fast_div_bias, i32 1)

]]></Node>
<StgValue><ssdm name="write_ln147"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="or_ln129" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge9

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="or_ln129" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %antcomb_scan_read_4 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %antcomb_scan)

]]></Node>
<StgValue><ssdm name="antcomb_scan_read_4"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="or_ln129" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln141 = icmp eq i32 %antcomb_scan_read_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln141"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="or_ln129" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln141, label %46, label %._crit_edge10

]]></Node>
<StgValue><ssdm name="br_ln141"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="or_ln129" val="16"/>
<literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %antcomb_ant_ratio_re = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %antcomb_ant_ratio)

]]></Node>
<StgValue><ssdm name="antcomb_ant_ratio_re"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="or_ln129" val="16"/>
<literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln141_1 = icmp slt i32 %antcomb_ant_ratio_re, %alt_ratio_read

]]></Node>
<StgValue><ssdm name="icmp_ln141_1"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="or_ln129" val="16"/>
<literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln141_1, label %47, label %._crit_edge10

]]></Node>
<StgValue><ssdm name="br_ln141"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="or_ln129" val="16"/>
<literal name="icmp_ln141_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="or_ln129" val="16"/>
<literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge10:0  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %ant_conf_fast_div_bias, i32 2)

]]></Node>
<StgValue><ssdm name="write_ln144"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="or_ln129" val="16"/>
<literal name="icmp_ln141_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="or_ln129" val="16"/>
<literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge10:1  br label %48

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="or_ln129" val="16"/>
<literal name="icmp_ln141" val="1"/>
<literal name="icmp_ln141_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %ant_conf_fast_div_bias, i32 1)

]]></Node>
<StgValue><ssdm name="write_ln142"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="or_ln129" val="16"/>
<literal name="icmp_ln141" val="1"/>
<literal name="icmp_ln141_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %48

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="or_ln129" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge9

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="or_ln129" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %ant_conf_fast_div_bias, i32 1)

]]></Node>
<StgValue><ssdm name="write_ln138"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="or_ln129" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge9

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="or_ln129" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %ant_conf_fast_div_bias, i32 1)

]]></Node>
<StgValue><ssdm name="write_ln135"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="or_ln129" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge9

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="or_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %ant_conf_fast_div_bias, i32 1)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="or_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge9

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge9:0  %antcomb_fast_div_bia = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %antcomb_fast_div_bias)

]]></Node>
<StgValue><ssdm name="antcomb_fast_div_bia"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge9:1  %icmp_ln183 = icmp eq i32 %antcomb_fast_div_bia, 0

]]></Node>
<StgValue><ssdm name="icmp_ln183"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge9:2  br i1 %icmp_ln183, label %._crit_edge18, label %66

]]></Node>
<StgValue><ssdm name="br_ln183"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %ant_conf_div_group_r_3 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %ant_conf_div_group)

]]></Node>
<StgValue><ssdm name="ant_conf_div_group_r_3"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln185 = icmp eq i32 %ant_conf_div_group_r_3, 3

]]></Node>
<StgValue><ssdm name="icmp_ln185"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln185, label %68, label %._crit_edge19

]]></Node>
<StgValue><ssdm name="br_ln185"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln185" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %ant_conf_main_lna_co_3 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %ant_conf_main_lna_conf)

]]></Node>
<StgValue><ssdm name="ant_conf_main_lna_co_3"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln185" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %shl_ln186 = shl i32 %ant_conf_main_lna_co_3, 4

]]></Node>
<StgValue><ssdm name="shl_ln186"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln185" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %ant_conf_alt_lna_con_3 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %ant_conf_alt_lna_conf)

]]></Node>
<StgValue><ssdm name="ant_conf_alt_lna_con_3"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln185" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %or_ln186 = or i32 %ant_conf_alt_lna_con_3, %shl_ln186

]]></Node>
<StgValue><ssdm name="or_ln186"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln185" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
:4  switch i32 %or_ln186, label %._crit_edge20 [
    i32 1, label %69
    i32 2, label %70
    i32 3, label %71
    i32 16, label %72
    i32 18, label %73
    i32 19, label %74
    i32 32, label %75
    i32 33, label %76
    i32 35, label %77
    i32 48, label %78
    i32 49, label %79
    i32 50, label %80
  ]

]]></Node>
<StgValue><ssdm name="switch_ln186"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln185" val="1"/>
<literal name="or_ln186" val="50"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %ant_conf_fast_div_bias, i32 1)

]]></Node>
<StgValue><ssdm name="write_ln222"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln185" val="1"/>
<literal name="or_ln186" val="50"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge20

]]></Node>
<StgValue><ssdm name="br_ln223"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln185" val="1"/>
<literal name="or_ln186" val="49"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %ant_conf_fast_div_bias, i32 6)

]]></Node>
<StgValue><ssdm name="write_ln219"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln185" val="1"/>
<literal name="or_ln186" val="49"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge20

]]></Node>
<StgValue><ssdm name="br_ln220"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln185" val="1"/>
<literal name="or_ln186" val="48"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %ant_conf_fast_div_bias, i32 1)

]]></Node>
<StgValue><ssdm name="write_ln216"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln185" val="1"/>
<literal name="or_ln186" val="48"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge20

]]></Node>
<StgValue><ssdm name="br_ln217"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln185" val="1"/>
<literal name="or_ln186" val="35"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %ant_conf_fast_div_bias, i32 3)

]]></Node>
<StgValue><ssdm name="write_ln213"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln185" val="1"/>
<literal name="or_ln186" val="35"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge20

]]></Node>
<StgValue><ssdm name="br_ln214"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln185" val="1"/>
<literal name="or_ln186" val="33"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %ant_conf_fast_div_bias, i32 3)

]]></Node>
<StgValue><ssdm name="write_ln210"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln185" val="1"/>
<literal name="or_ln186" val="33"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge20

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln185" val="1"/>
<literal name="or_ln186" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %ant_conf_fast_div_bias, i32 3)

]]></Node>
<StgValue><ssdm name="write_ln207"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln185" val="1"/>
<literal name="or_ln186" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge20

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln185" val="1"/>
<literal name="or_ln186" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %ant_conf_fast_div_bias, i32 2)

]]></Node>
<StgValue><ssdm name="write_ln204"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln185" val="1"/>
<literal name="or_ln186" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge20

]]></Node>
<StgValue><ssdm name="br_ln205"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln185" val="1"/>
<literal name="or_ln186" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %ant_conf_fast_div_bias, i32 63)

]]></Node>
<StgValue><ssdm name="write_ln201"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln185" val="1"/>
<literal name="or_ln186" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge20

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln185" val="1"/>
<literal name="or_ln186" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %ant_conf_fast_div_bias, i32 2)

]]></Node>
<StgValue><ssdm name="write_ln198"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln185" val="1"/>
<literal name="or_ln186" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge20

]]></Node>
<StgValue><ssdm name="br_ln199"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln185" val="1"/>
<literal name="or_ln186" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %ant_conf_fast_div_bias, i32 1)

]]></Node>
<StgValue><ssdm name="write_ln195"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln185" val="1"/>
<literal name="or_ln186" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge20

]]></Node>
<StgValue><ssdm name="br_ln196"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln185" val="1"/>
<literal name="or_ln186" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %ant_conf_fast_div_bias, i32 57)

]]></Node>
<StgValue><ssdm name="write_ln192"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln185" val="1"/>
<literal name="or_ln186" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge20

]]></Node>
<StgValue><ssdm name="br_ln193"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln185" val="1"/>
<literal name="or_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %ant_conf_fast_div_bias, i32 1)

]]></Node>
<StgValue><ssdm name="write_ln189"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln185" val="1"/>
<literal name="or_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge20

]]></Node>
<StgValue><ssdm name="br_ln190"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln185" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge20:0  br label %._crit_edge19

]]></Node>
<StgValue><ssdm name="br_ln227"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge19:0  br label %81

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln127" val="1"/>
<literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %antcomb_fast_div_bia_1 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %antcomb_fast_div_bias)

]]></Node>
<StgValue><ssdm name="antcomb_fast_div_bia_1"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln127" val="1"/>
<literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %ant_conf_fast_div_bias, i32 %antcomb_fast_div_bia_1)

]]></Node>
<StgValue><ssdm name="write_ln184"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln127" val="1"/>
<literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge18

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge18:0  br label %81

]]></Node>
<StgValue><ssdm name="br_ln185"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %82

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %83

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln228"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge8:0  br label %82

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="227" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0  br label %83

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="260" name="ant_conf_div_group" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="ant_conf_div_group"/></StgValue>
</port>
<port id="261" name="ant_conf_main_lna_conf" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="ant_conf_main_lna_conf"/></StgValue>
</port>
<port id="262" name="ant_conf_alt_lna_conf" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="ant_conf_alt_lna_conf"/></StgValue>
</port>
<port id="263" name="ant_conf_fast_div_bias" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="ant_conf_fast_div_bias"/></StgValue>
</port>
<port id="264" name="ant_conf_alt_gaintb" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="ant_conf_alt_gaintb"/></StgValue>
</port>
<port id="265" name="ant_conf_main_gaintb" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="ant_conf_main_gaintb"/></StgValue>
</port>
<port id="266" name="antcomb_ant_ratio" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="antcomb_ant_ratio"/></StgValue>
</port>
<port id="267" name="antcomb_fast_div_bias" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="antcomb_fast_div_bias"/></StgValue>
</port>
<port id="268" name="antcomb_scan" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="antcomb_scan"/></StgValue>
</port>
<port id="269" name="alt_ratio" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="alt_ratio"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="271" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="270" toId="7">
</dataflow>
<dataflow id="272" from="ant_conf_div_group" to="specbitsmap_ln0" fromId="260" toId="7">
</dataflow>
<dataflow id="273" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="270" toId="8">
</dataflow>
<dataflow id="274" from="ant_conf_main_lna_conf" to="specbitsmap_ln0" fromId="261" toId="8">
</dataflow>
<dataflow id="275" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="270" toId="9">
</dataflow>
<dataflow id="276" from="ant_conf_alt_lna_conf" to="specbitsmap_ln0" fromId="262" toId="9">
</dataflow>
<dataflow id="277" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="270" toId="10">
</dataflow>
<dataflow id="278" from="ant_conf_fast_div_bias" to="specbitsmap_ln0" fromId="263" toId="10">
</dataflow>
<dataflow id="279" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="270" toId="11">
</dataflow>
<dataflow id="280" from="ant_conf_alt_gaintb" to="specbitsmap_ln0" fromId="264" toId="11">
</dataflow>
<dataflow id="281" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="270" toId="12">
</dataflow>
<dataflow id="282" from="ant_conf_main_gaintb" to="specbitsmap_ln0" fromId="265" toId="12">
</dataflow>
<dataflow id="283" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="270" toId="13">
</dataflow>
<dataflow id="284" from="antcomb_ant_ratio" to="specbitsmap_ln0" fromId="266" toId="13">
</dataflow>
<dataflow id="285" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="270" toId="14">
</dataflow>
<dataflow id="286" from="antcomb_fast_div_bias" to="specbitsmap_ln0" fromId="267" toId="14">
</dataflow>
<dataflow id="287" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="270" toId="15">
</dataflow>
<dataflow id="288" from="antcomb_scan" to="specbitsmap_ln0" fromId="268" toId="15">
</dataflow>
<dataflow id="289" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="270" toId="16">
</dataflow>
<dataflow id="290" from="alt_ratio" to="specbitsmap_ln0" fromId="269" toId="16">
</dataflow>
<dataflow id="292" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="291" toId="17">
</dataflow>
<dataflow id="294" from="ath_ant_div_conf_fas" to="spectopmodule_ln0" fromId="293" toId="17">
</dataflow>
<dataflow id="296" from="_ssdm_op_Read.ap_auto.i32" to="alt_ratio_read" fromId="295" toId="18">
</dataflow>
<dataflow id="297" from="alt_ratio" to="alt_ratio_read" fromId="269" toId="18">
</dataflow>
<dataflow id="299" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln22" fromId="298" toId="19">
</dataflow>
<dataflow id="300" from="ant_conf_main_gaintb" to="write_ln22" fromId="265" toId="19">
</dataflow>
<dataflow id="302" from="StgValue_301" to="write_ln22" fromId="301" toId="19">
</dataflow>
<dataflow id="303" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln23" fromId="298" toId="20">
</dataflow>
<dataflow id="304" from="ant_conf_alt_gaintb" to="write_ln23" fromId="264" toId="20">
</dataflow>
<dataflow id="305" from="StgValue_301" to="write_ln23" fromId="301" toId="20">
</dataflow>
<dataflow id="307" from="_ssdm_op_Read.ap_auto.volatile.i32P" to="ant_conf_div_group_r" fromId="306" toId="21">
</dataflow>
<dataflow id="308" from="ant_conf_div_group" to="ant_conf_div_group_r" fromId="260" toId="21">
</dataflow>
<dataflow id="309" from="ant_conf_div_group_r" to="icmp_ln25" fromId="21" toId="22">
</dataflow>
<dataflow id="310" from="StgValue_301" to="icmp_ln25" fromId="301" toId="22">
</dataflow>
<dataflow id="311" from="alt_ratio_read" to="icmp_ln82_1" fromId="18" toId="23">
</dataflow>
<dataflow id="312" from="StgValue_301" to="icmp_ln82_1" fromId="301" toId="23">
</dataflow>
<dataflow id="313" from="icmp_ln25" to="br_ln25" fromId="22" toId="24">
</dataflow>
<dataflow id="314" from="_ssdm_op_Read.ap_auto.volatile.i32P" to="ant_conf_main_lna_co" fromId="306" toId="25">
</dataflow>
<dataflow id="315" from="ant_conf_main_lna_conf" to="ant_conf_main_lna_co" fromId="261" toId="25">
</dataflow>
<dataflow id="316" from="ant_conf_main_lna_co" to="shl_ln27" fromId="25" toId="26">
</dataflow>
<dataflow id="318" from="StgValue_317" to="shl_ln27" fromId="317" toId="26">
</dataflow>
<dataflow id="319" from="_ssdm_op_Read.ap_auto.volatile.i32P" to="ant_conf_alt_lna_con" fromId="306" toId="27">
</dataflow>
<dataflow id="320" from="ant_conf_alt_lna_conf" to="ant_conf_alt_lna_con" fromId="262" toId="27">
</dataflow>
<dataflow id="321" from="ant_conf_alt_lna_con" to="or_ln27" fromId="27" toId="28">
</dataflow>
<dataflow id="322" from="shl_ln27" to="or_ln27" fromId="26" toId="28">
</dataflow>
<dataflow id="323" from="or_ln27" to="switch_ln27" fromId="28" toId="29">
</dataflow>
<dataflow id="325" from="StgValue_324" to="switch_ln27" fromId="324" toId="29">
</dataflow>
<dataflow id="327" from="StgValue_326" to="switch_ln27" fromId="326" toId="29">
</dataflow>
<dataflow id="329" from="StgValue_328" to="switch_ln27" fromId="328" toId="29">
</dataflow>
<dataflow id="331" from="StgValue_330" to="switch_ln27" fromId="330" toId="29">
</dataflow>
<dataflow id="333" from="StgValue_332" to="switch_ln27" fromId="332" toId="29">
</dataflow>
<dataflow id="335" from="StgValue_334" to="switch_ln27" fromId="334" toId="29">
</dataflow>
<dataflow id="337" from="StgValue_336" to="switch_ln27" fromId="336" toId="29">
</dataflow>
<dataflow id="339" from="StgValue_338" to="switch_ln27" fromId="338" toId="29">
</dataflow>
<dataflow id="341" from="StgValue_340" to="switch_ln27" fromId="340" toId="29">
</dataflow>
<dataflow id="343" from="StgValue_342" to="switch_ln27" fromId="342" toId="29">
</dataflow>
<dataflow id="345" from="StgValue_344" to="switch_ln27" fromId="344" toId="29">
</dataflow>
<dataflow id="347" from="StgValue_346" to="switch_ln27" fromId="346" toId="29">
</dataflow>
<dataflow id="348" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln63" fromId="298" toId="30">
</dataflow>
<dataflow id="349" from="ant_conf_fast_div_bias" to="write_ln63" fromId="263" toId="30">
</dataflow>
<dataflow id="351" from="StgValue_350" to="write_ln63" fromId="350" toId="30">
</dataflow>
<dataflow id="352" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln60" fromId="298" toId="32">
</dataflow>
<dataflow id="353" from="ant_conf_fast_div_bias" to="write_ln60" fromId="263" toId="32">
</dataflow>
<dataflow id="355" from="StgValue_354" to="write_ln60" fromId="354" toId="32">
</dataflow>
<dataflow id="356" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln57" fromId="298" toId="34">
</dataflow>
<dataflow id="357" from="ant_conf_fast_div_bias" to="write_ln57" fromId="263" toId="34">
</dataflow>
<dataflow id="358" from="StgValue_324" to="write_ln57" fromId="324" toId="34">
</dataflow>
<dataflow id="359" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln54" fromId="298" toId="36">
</dataflow>
<dataflow id="360" from="ant_conf_fast_div_bias" to="write_ln54" fromId="263" toId="36">
</dataflow>
<dataflow id="362" from="StgValue_361" to="write_ln54" fromId="361" toId="36">
</dataflow>
<dataflow id="363" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln51" fromId="298" toId="38">
</dataflow>
<dataflow id="364" from="ant_conf_fast_div_bias" to="write_ln51" fromId="263" toId="38">
</dataflow>
<dataflow id="365" from="StgValue_301" to="write_ln51" fromId="301" toId="38">
</dataflow>
<dataflow id="366" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln48" fromId="298" toId="40">
</dataflow>
<dataflow id="367" from="ant_conf_fast_div_bias" to="write_ln48" fromId="263" toId="40">
</dataflow>
<dataflow id="368" from="StgValue_361" to="write_ln48" fromId="361" toId="40">
</dataflow>
<dataflow id="369" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln45" fromId="298" toId="42">
</dataflow>
<dataflow id="370" from="ant_conf_fast_div_bias" to="write_ln45" fromId="263" toId="42">
</dataflow>
<dataflow id="372" from="StgValue_371" to="write_ln45" fromId="371" toId="42">
</dataflow>
<dataflow id="373" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln42" fromId="298" toId="44">
</dataflow>
<dataflow id="374" from="ant_conf_fast_div_bias" to="write_ln42" fromId="263" toId="44">
</dataflow>
<dataflow id="375" from="StgValue_326" to="write_ln42" fromId="326" toId="44">
</dataflow>
<dataflow id="376" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln39" fromId="298" toId="46">
</dataflow>
<dataflow id="377" from="ant_conf_fast_div_bias" to="write_ln39" fromId="263" toId="46">
</dataflow>
<dataflow id="378" from="StgValue_371" to="write_ln39" fromId="371" toId="46">
</dataflow>
<dataflow id="379" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln36" fromId="298" toId="48">
</dataflow>
<dataflow id="380" from="ant_conf_fast_div_bias" to="write_ln36" fromId="263" toId="48">
</dataflow>
<dataflow id="381" from="StgValue_324" to="write_ln36" fromId="324" toId="48">
</dataflow>
<dataflow id="382" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln33" fromId="298" toId="50">
</dataflow>
<dataflow id="383" from="ant_conf_fast_div_bias" to="write_ln33" fromId="263" toId="50">
</dataflow>
<dataflow id="384" from="StgValue_350" to="write_ln33" fromId="350" toId="50">
</dataflow>
<dataflow id="385" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln30" fromId="298" toId="52">
</dataflow>
<dataflow id="386" from="ant_conf_fast_div_bias" to="write_ln30" fromId="263" toId="52">
</dataflow>
<dataflow id="387" from="StgValue_354" to="write_ln30" fromId="354" toId="52">
</dataflow>
<dataflow id="388" from="_ssdm_op_Read.ap_auto.volatile.i32P" to="ant_conf_div_group_r_1" fromId="306" toId="54">
</dataflow>
<dataflow id="389" from="ant_conf_div_group" to="ant_conf_div_group_r_1" fromId="260" toId="54">
</dataflow>
<dataflow id="390" from="ant_conf_div_group_r_1" to="icmp_ln68" fromId="54" toId="55">
</dataflow>
<dataflow id="391" from="StgValue_324" to="icmp_ln68" fromId="324" toId="55">
</dataflow>
<dataflow id="392" from="icmp_ln68" to="br_ln68" fromId="55" toId="56">
</dataflow>
<dataflow id="393" from="_ssdm_op_Read.ap_auto.volatile.i32P" to="ant_conf_main_lna_co_1" fromId="306" toId="57">
</dataflow>
<dataflow id="394" from="ant_conf_main_lna_conf" to="ant_conf_main_lna_co_1" fromId="261" toId="57">
</dataflow>
<dataflow id="395" from="ant_conf_main_lna_co_1" to="shl_ln70" fromId="57" toId="58">
</dataflow>
<dataflow id="396" from="StgValue_317" to="shl_ln70" fromId="317" toId="58">
</dataflow>
<dataflow id="397" from="_ssdm_op_Read.ap_auto.volatile.i32P" to="ant_conf_alt_lna_con_1" fromId="306" toId="59">
</dataflow>
<dataflow id="398" from="ant_conf_alt_lna_conf" to="ant_conf_alt_lna_con_1" fromId="262" toId="59">
</dataflow>
<dataflow id="399" from="ant_conf_alt_lna_con_1" to="or_ln70" fromId="59" toId="60">
</dataflow>
<dataflow id="400" from="shl_ln70" to="or_ln70" fromId="58" toId="60">
</dataflow>
<dataflow id="401" from="or_ln70" to="switch_ln70" fromId="60" toId="61">
</dataflow>
<dataflow id="402" from="StgValue_324" to="switch_ln70" fromId="324" toId="61">
</dataflow>
<dataflow id="403" from="StgValue_326" to="switch_ln70" fromId="326" toId="61">
</dataflow>
<dataflow id="404" from="StgValue_328" to="switch_ln70" fromId="328" toId="61">
</dataflow>
<dataflow id="405" from="StgValue_330" to="switch_ln70" fromId="330" toId="61">
</dataflow>
<dataflow id="406" from="StgValue_332" to="switch_ln70" fromId="332" toId="61">
</dataflow>
<dataflow id="407" from="StgValue_334" to="switch_ln70" fromId="334" toId="61">
</dataflow>
<dataflow id="408" from="StgValue_336" to="switch_ln70" fromId="336" toId="61">
</dataflow>
<dataflow id="409" from="StgValue_338" to="switch_ln70" fromId="338" toId="61">
</dataflow>
<dataflow id="410" from="StgValue_340" to="switch_ln70" fromId="340" toId="61">
</dataflow>
<dataflow id="411" from="StgValue_342" to="switch_ln70" fromId="342" toId="61">
</dataflow>
<dataflow id="412" from="StgValue_344" to="switch_ln70" fromId="344" toId="61">
</dataflow>
<dataflow id="413" from="StgValue_346" to="switch_ln70" fromId="346" toId="61">
</dataflow>
<dataflow id="414" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln122" fromId="298" toId="62">
</dataflow>
<dataflow id="415" from="ant_conf_fast_div_bias" to="write_ln122" fromId="263" toId="62">
</dataflow>
<dataflow id="416" from="StgValue_324" to="write_ln122" fromId="324" toId="62">
</dataflow>
<dataflow id="417" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln119" fromId="298" toId="64">
</dataflow>
<dataflow id="418" from="ant_conf_fast_div_bias" to="write_ln119" fromId="263" toId="64">
</dataflow>
<dataflow id="419" from="StgValue_324" to="write_ln119" fromId="324" toId="64">
</dataflow>
<dataflow id="420" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln116" fromId="298" toId="66">
</dataflow>
<dataflow id="421" from="ant_conf_fast_div_bias" to="write_ln116" fromId="263" toId="66">
</dataflow>
<dataflow id="422" from="StgValue_324" to="write_ln116" fromId="324" toId="66">
</dataflow>
<dataflow id="423" from="_ssdm_op_Read.ap_auto.volatile.i32P" to="antcomb_scan_read_3" fromId="306" toId="68">
</dataflow>
<dataflow id="424" from="antcomb_scan" to="antcomb_scan_read_3" fromId="268" toId="68">
</dataflow>
<dataflow id="425" from="antcomb_scan_read_3" to="icmp_ln109" fromId="68" toId="69">
</dataflow>
<dataflow id="426" from="StgValue_301" to="icmp_ln109" fromId="301" toId="69">
</dataflow>
<dataflow id="427" from="icmp_ln109" to="and_ln109" fromId="69" toId="70">
</dataflow>
<dataflow id="428" from="icmp_ln82_1" to="and_ln109" fromId="23" toId="70">
</dataflow>
<dataflow id="429" from="and_ln109" to="br_ln109" fromId="70" toId="71">
</dataflow>
<dataflow id="430" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln113" fromId="298" toId="72">
</dataflow>
<dataflow id="431" from="ant_conf_fast_div_bias" to="write_ln113" fromId="263" toId="72">
</dataflow>
<dataflow id="432" from="StgValue_324" to="write_ln113" fromId="324" toId="72">
</dataflow>
<dataflow id="433" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln111" fromId="298" toId="74">
</dataflow>
<dataflow id="434" from="ant_conf_fast_div_bias" to="write_ln111" fromId="263" toId="74">
</dataflow>
<dataflow id="436" from="StgValue_435" to="write_ln111" fromId="435" toId="74">
</dataflow>
<dataflow id="437" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln106" fromId="298" toId="77">
</dataflow>
<dataflow id="438" from="ant_conf_fast_div_bias" to="write_ln106" fromId="263" toId="77">
</dataflow>
<dataflow id="439" from="StgValue_324" to="write_ln106" fromId="324" toId="77">
</dataflow>
<dataflow id="440" from="_ssdm_op_Read.ap_auto.volatile.i32P" to="antcomb_scan_read_2" fromId="306" toId="79">
</dataflow>
<dataflow id="441" from="antcomb_scan" to="antcomb_scan_read_2" fromId="268" toId="79">
</dataflow>
<dataflow id="442" from="antcomb_scan_read_2" to="icmp_ln99" fromId="79" toId="80">
</dataflow>
<dataflow id="443" from="StgValue_301" to="icmp_ln99" fromId="301" toId="80">
</dataflow>
<dataflow id="444" from="icmp_ln99" to="and_ln99" fromId="80" toId="81">
</dataflow>
<dataflow id="445" from="icmp_ln82_1" to="and_ln99" fromId="23" toId="81">
</dataflow>
<dataflow id="446" from="and_ln99" to="br_ln99" fromId="81" toId="82">
</dataflow>
<dataflow id="447" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln103" fromId="298" toId="83">
</dataflow>
<dataflow id="448" from="ant_conf_fast_div_bias" to="write_ln103" fromId="263" toId="83">
</dataflow>
<dataflow id="449" from="StgValue_324" to="write_ln103" fromId="324" toId="83">
</dataflow>
<dataflow id="450" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln101" fromId="298" toId="85">
</dataflow>
<dataflow id="451" from="ant_conf_fast_div_bias" to="write_ln101" fromId="263" toId="85">
</dataflow>
<dataflow id="452" from="StgValue_435" to="write_ln101" fromId="435" toId="85">
</dataflow>
<dataflow id="453" from="_ssdm_op_Read.ap_auto.volatile.i32P" to="antcomb_scan_read_1" fromId="306" toId="88">
</dataflow>
<dataflow id="454" from="antcomb_scan" to="antcomb_scan_read_1" fromId="268" toId="88">
</dataflow>
<dataflow id="455" from="antcomb_scan_read_1" to="icmp_ln92" fromId="88" toId="89">
</dataflow>
<dataflow id="456" from="StgValue_301" to="icmp_ln92" fromId="301" toId="89">
</dataflow>
<dataflow id="457" from="icmp_ln92" to="and_ln92" fromId="89" toId="90">
</dataflow>
<dataflow id="458" from="icmp_ln82_1" to="and_ln92" fromId="23" toId="90">
</dataflow>
<dataflow id="459" from="and_ln92" to="br_ln92" fromId="90" toId="91">
</dataflow>
<dataflow id="460" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln96" fromId="298" toId="92">
</dataflow>
<dataflow id="461" from="ant_conf_fast_div_bias" to="write_ln96" fromId="263" toId="92">
</dataflow>
<dataflow id="462" from="StgValue_324" to="write_ln96" fromId="324" toId="92">
</dataflow>
<dataflow id="463" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln94" fromId="298" toId="94">
</dataflow>
<dataflow id="464" from="ant_conf_fast_div_bias" to="write_ln94" fromId="263" toId="94">
</dataflow>
<dataflow id="465" from="StgValue_435" to="write_ln94" fromId="435" toId="94">
</dataflow>
<dataflow id="466" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln89" fromId="298" toId="97">
</dataflow>
<dataflow id="467" from="ant_conf_fast_div_bias" to="write_ln89" fromId="263" toId="97">
</dataflow>
<dataflow id="468" from="StgValue_324" to="write_ln89" fromId="324" toId="97">
</dataflow>
<dataflow id="469" from="_ssdm_op_Read.ap_auto.volatile.i32P" to="antcomb_scan_read" fromId="306" toId="99">
</dataflow>
<dataflow id="470" from="antcomb_scan" to="antcomb_scan_read" fromId="268" toId="99">
</dataflow>
<dataflow id="471" from="antcomb_scan_read" to="icmp_ln82" fromId="99" toId="100">
</dataflow>
<dataflow id="472" from="StgValue_301" to="icmp_ln82" fromId="301" toId="100">
</dataflow>
<dataflow id="473" from="icmp_ln82" to="and_ln82" fromId="100" toId="101">
</dataflow>
<dataflow id="474" from="icmp_ln82_1" to="and_ln82" fromId="23" toId="101">
</dataflow>
<dataflow id="475" from="and_ln82" to="br_ln82" fromId="101" toId="102">
</dataflow>
<dataflow id="476" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln86" fromId="298" toId="103">
</dataflow>
<dataflow id="477" from="ant_conf_fast_div_bias" to="write_ln86" fromId="263" toId="103">
</dataflow>
<dataflow id="478" from="StgValue_324" to="write_ln86" fromId="324" toId="103">
</dataflow>
<dataflow id="479" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln84" fromId="298" toId="105">
</dataflow>
<dataflow id="480" from="ant_conf_fast_div_bias" to="write_ln84" fromId="263" toId="105">
</dataflow>
<dataflow id="481" from="StgValue_435" to="write_ln84" fromId="435" toId="105">
</dataflow>
<dataflow id="482" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln79" fromId="298" toId="108">
</dataflow>
<dataflow id="483" from="ant_conf_fast_div_bias" to="write_ln79" fromId="263" toId="108">
</dataflow>
<dataflow id="484" from="StgValue_324" to="write_ln79" fromId="324" toId="108">
</dataflow>
<dataflow id="485" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln76" fromId="298" toId="110">
</dataflow>
<dataflow id="486" from="ant_conf_fast_div_bias" to="write_ln76" fromId="263" toId="110">
</dataflow>
<dataflow id="487" from="StgValue_324" to="write_ln76" fromId="324" toId="110">
</dataflow>
<dataflow id="488" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln73" fromId="298" toId="112">
</dataflow>
<dataflow id="489" from="ant_conf_fast_div_bias" to="write_ln73" fromId="263" toId="112">
</dataflow>
<dataflow id="490" from="StgValue_324" to="write_ln73" fromId="324" toId="112">
</dataflow>
<dataflow id="491" from="_ssdm_op_Read.ap_auto.volatile.i32P" to="ant_conf_div_group_r_2" fromId="306" toId="114">
</dataflow>
<dataflow id="492" from="ant_conf_div_group" to="ant_conf_div_group_r_2" fromId="260" toId="114">
</dataflow>
<dataflow id="493" from="ant_conf_div_group_r_2" to="icmp_ln127" fromId="114" toId="115">
</dataflow>
<dataflow id="494" from="StgValue_326" to="icmp_ln127" fromId="326" toId="115">
</dataflow>
<dataflow id="495" from="icmp_ln127" to="br_ln127" fromId="115" toId="116">
</dataflow>
<dataflow id="496" from="_ssdm_op_Read.ap_auto.volatile.i32P" to="ant_conf_main_lna_co_2" fromId="306" toId="117">
</dataflow>
<dataflow id="497" from="ant_conf_main_lna_conf" to="ant_conf_main_lna_co_2" fromId="261" toId="117">
</dataflow>
<dataflow id="498" from="ant_conf_main_lna_co_2" to="shl_ln129" fromId="117" toId="118">
</dataflow>
<dataflow id="499" from="StgValue_317" to="shl_ln129" fromId="317" toId="118">
</dataflow>
<dataflow id="500" from="_ssdm_op_Read.ap_auto.volatile.i32P" to="ant_conf_alt_lna_con_2" fromId="306" toId="119">
</dataflow>
<dataflow id="501" from="ant_conf_alt_lna_conf" to="ant_conf_alt_lna_con_2" fromId="262" toId="119">
</dataflow>
<dataflow id="502" from="ant_conf_alt_lna_con_2" to="or_ln129" fromId="119" toId="120">
</dataflow>
<dataflow id="503" from="shl_ln129" to="or_ln129" fromId="118" toId="120">
</dataflow>
<dataflow id="504" from="or_ln129" to="switch_ln129" fromId="120" toId="121">
</dataflow>
<dataflow id="505" from="StgValue_324" to="switch_ln129" fromId="324" toId="121">
</dataflow>
<dataflow id="506" from="StgValue_326" to="switch_ln129" fromId="326" toId="121">
</dataflow>
<dataflow id="507" from="StgValue_328" to="switch_ln129" fromId="328" toId="121">
</dataflow>
<dataflow id="508" from="StgValue_330" to="switch_ln129" fromId="330" toId="121">
</dataflow>
<dataflow id="509" from="StgValue_332" to="switch_ln129" fromId="332" toId="121">
</dataflow>
<dataflow id="510" from="StgValue_334" to="switch_ln129" fromId="334" toId="121">
</dataflow>
<dataflow id="511" from="StgValue_336" to="switch_ln129" fromId="336" toId="121">
</dataflow>
<dataflow id="512" from="StgValue_338" to="switch_ln129" fromId="338" toId="121">
</dataflow>
<dataflow id="513" from="StgValue_340" to="switch_ln129" fromId="340" toId="121">
</dataflow>
<dataflow id="514" from="StgValue_342" to="switch_ln129" fromId="342" toId="121">
</dataflow>
<dataflow id="515" from="StgValue_344" to="switch_ln129" fromId="344" toId="121">
</dataflow>
<dataflow id="516" from="StgValue_346" to="switch_ln129" fromId="346" toId="121">
</dataflow>
<dataflow id="517" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln177" fromId="298" toId="122">
</dataflow>
<dataflow id="518" from="ant_conf_fast_div_bias" to="write_ln177" fromId="263" toId="122">
</dataflow>
<dataflow id="519" from="StgValue_324" to="write_ln177" fromId="324" toId="122">
</dataflow>
<dataflow id="520" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln174" fromId="298" toId="124">
</dataflow>
<dataflow id="521" from="ant_conf_fast_div_bias" to="write_ln174" fromId="263" toId="124">
</dataflow>
<dataflow id="522" from="StgValue_324" to="write_ln174" fromId="324" toId="124">
</dataflow>
<dataflow id="523" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln171" fromId="298" toId="126">
</dataflow>
<dataflow id="524" from="ant_conf_fast_div_bias" to="write_ln171" fromId="263" toId="126">
</dataflow>
<dataflow id="525" from="StgValue_324" to="write_ln171" fromId="324" toId="126">
</dataflow>
<dataflow id="526" from="_ssdm_op_Read.ap_auto.volatile.i32P" to="antcomb_scan_read_7" fromId="306" toId="128">
</dataflow>
<dataflow id="527" from="antcomb_scan" to="antcomb_scan_read_7" fromId="268" toId="128">
</dataflow>
<dataflow id="528" from="antcomb_scan_read_7" to="icmp_ln165" fromId="128" toId="129">
</dataflow>
<dataflow id="529" from="StgValue_301" to="icmp_ln165" fromId="301" toId="129">
</dataflow>
<dataflow id="530" from="icmp_ln165" to="br_ln165" fromId="129" toId="130">
</dataflow>
<dataflow id="531" from="_ssdm_op_Read.ap_auto.volatile.i32P" to="antcomb_ant_ratio_re_3" fromId="306" toId="131">
</dataflow>
<dataflow id="532" from="antcomb_ant_ratio" to="antcomb_ant_ratio_re_3" fromId="266" toId="131">
</dataflow>
<dataflow id="533" from="antcomb_ant_ratio_re_3" to="icmp_ln165_1" fromId="131" toId="132">
</dataflow>
<dataflow id="534" from="alt_ratio_read" to="icmp_ln165_1" fromId="18" toId="132">
</dataflow>
<dataflow id="535" from="icmp_ln165_1" to="br_ln165" fromId="132" toId="133">
</dataflow>
<dataflow id="536" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln168" fromId="298" toId="134">
</dataflow>
<dataflow id="537" from="ant_conf_fast_div_bias" to="write_ln168" fromId="263" toId="134">
</dataflow>
<dataflow id="538" from="StgValue_326" to="write_ln168" fromId="326" toId="134">
</dataflow>
<dataflow id="539" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln166" fromId="298" toId="136">
</dataflow>
<dataflow id="540" from="ant_conf_fast_div_bias" to="write_ln166" fromId="263" toId="136">
</dataflow>
<dataflow id="541" from="StgValue_324" to="write_ln166" fromId="324" toId="136">
</dataflow>
<dataflow id="542" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln162" fromId="298" toId="139">
</dataflow>
<dataflow id="543" from="ant_conf_fast_div_bias" to="write_ln162" fromId="263" toId="139">
</dataflow>
<dataflow id="544" from="StgValue_324" to="write_ln162" fromId="324" toId="139">
</dataflow>
<dataflow id="545" from="_ssdm_op_Read.ap_auto.volatile.i32P" to="antcomb_scan_read_6" fromId="306" toId="141">
</dataflow>
<dataflow id="546" from="antcomb_scan" to="antcomb_scan_read_6" fromId="268" toId="141">
</dataflow>
<dataflow id="547" from="antcomb_scan_read_6" to="icmp_ln156" fromId="141" toId="142">
</dataflow>
<dataflow id="548" from="StgValue_301" to="icmp_ln156" fromId="301" toId="142">
</dataflow>
<dataflow id="549" from="icmp_ln156" to="br_ln156" fromId="142" toId="143">
</dataflow>
<dataflow id="550" from="_ssdm_op_Read.ap_auto.volatile.i32P" to="antcomb_ant_ratio_re_2" fromId="306" toId="144">
</dataflow>
<dataflow id="551" from="antcomb_ant_ratio" to="antcomb_ant_ratio_re_2" fromId="266" toId="144">
</dataflow>
<dataflow id="552" from="antcomb_ant_ratio_re_2" to="icmp_ln156_1" fromId="144" toId="145">
</dataflow>
<dataflow id="553" from="alt_ratio_read" to="icmp_ln156_1" fromId="18" toId="145">
</dataflow>
<dataflow id="554" from="icmp_ln156_1" to="br_ln156" fromId="145" toId="146">
</dataflow>
<dataflow id="555" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln159" fromId="298" toId="147">
</dataflow>
<dataflow id="556" from="ant_conf_fast_div_bias" to="write_ln159" fromId="263" toId="147">
</dataflow>
<dataflow id="557" from="StgValue_326" to="write_ln159" fromId="326" toId="147">
</dataflow>
<dataflow id="558" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln157" fromId="298" toId="149">
</dataflow>
<dataflow id="559" from="ant_conf_fast_div_bias" to="write_ln157" fromId="263" toId="149">
</dataflow>
<dataflow id="560" from="StgValue_324" to="write_ln157" fromId="324" toId="149">
</dataflow>
<dataflow id="561" from="_ssdm_op_Read.ap_auto.volatile.i32P" to="antcomb_scan_read_5" fromId="306" toId="152">
</dataflow>
<dataflow id="562" from="antcomb_scan" to="antcomb_scan_read_5" fromId="268" toId="152">
</dataflow>
<dataflow id="563" from="antcomb_scan_read_5" to="icmp_ln150" fromId="152" toId="153">
</dataflow>
<dataflow id="564" from="StgValue_301" to="icmp_ln150" fromId="301" toId="153">
</dataflow>
<dataflow id="565" from="icmp_ln150" to="br_ln150" fromId="153" toId="154">
</dataflow>
<dataflow id="566" from="_ssdm_op_Read.ap_auto.volatile.i32P" to="antcomb_ant_ratio_re_1" fromId="306" toId="155">
</dataflow>
<dataflow id="567" from="antcomb_ant_ratio" to="antcomb_ant_ratio_re_1" fromId="266" toId="155">
</dataflow>
<dataflow id="568" from="antcomb_ant_ratio_re_1" to="icmp_ln150_1" fromId="155" toId="156">
</dataflow>
<dataflow id="569" from="alt_ratio_read" to="icmp_ln150_1" fromId="18" toId="156">
</dataflow>
<dataflow id="570" from="icmp_ln150_1" to="br_ln150" fromId="156" toId="157">
</dataflow>
<dataflow id="571" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln153" fromId="298" toId="158">
</dataflow>
<dataflow id="572" from="ant_conf_fast_div_bias" to="write_ln153" fromId="263" toId="158">
</dataflow>
<dataflow id="573" from="StgValue_326" to="write_ln153" fromId="326" toId="158">
</dataflow>
<dataflow id="574" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln151" fromId="298" toId="160">
</dataflow>
<dataflow id="575" from="ant_conf_fast_div_bias" to="write_ln151" fromId="263" toId="160">
</dataflow>
<dataflow id="576" from="StgValue_324" to="write_ln151" fromId="324" toId="160">
</dataflow>
<dataflow id="577" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln147" fromId="298" toId="163">
</dataflow>
<dataflow id="578" from="ant_conf_fast_div_bias" to="write_ln147" fromId="263" toId="163">
</dataflow>
<dataflow id="579" from="StgValue_324" to="write_ln147" fromId="324" toId="163">
</dataflow>
<dataflow id="580" from="_ssdm_op_Read.ap_auto.volatile.i32P" to="antcomb_scan_read_4" fromId="306" toId="165">
</dataflow>
<dataflow id="581" from="antcomb_scan" to="antcomb_scan_read_4" fromId="268" toId="165">
</dataflow>
<dataflow id="582" from="antcomb_scan_read_4" to="icmp_ln141" fromId="165" toId="166">
</dataflow>
<dataflow id="583" from="StgValue_301" to="icmp_ln141" fromId="301" toId="166">
</dataflow>
<dataflow id="584" from="icmp_ln141" to="br_ln141" fromId="166" toId="167">
</dataflow>
<dataflow id="585" from="_ssdm_op_Read.ap_auto.volatile.i32P" to="antcomb_ant_ratio_re" fromId="306" toId="168">
</dataflow>
<dataflow id="586" from="antcomb_ant_ratio" to="antcomb_ant_ratio_re" fromId="266" toId="168">
</dataflow>
<dataflow id="587" from="antcomb_ant_ratio_re" to="icmp_ln141_1" fromId="168" toId="169">
</dataflow>
<dataflow id="588" from="alt_ratio_read" to="icmp_ln141_1" fromId="18" toId="169">
</dataflow>
<dataflow id="589" from="icmp_ln141_1" to="br_ln141" fromId="169" toId="170">
</dataflow>
<dataflow id="590" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln144" fromId="298" toId="171">
</dataflow>
<dataflow id="591" from="ant_conf_fast_div_bias" to="write_ln144" fromId="263" toId="171">
</dataflow>
<dataflow id="592" from="StgValue_326" to="write_ln144" fromId="326" toId="171">
</dataflow>
<dataflow id="593" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln142" fromId="298" toId="173">
</dataflow>
<dataflow id="594" from="ant_conf_fast_div_bias" to="write_ln142" fromId="263" toId="173">
</dataflow>
<dataflow id="595" from="StgValue_324" to="write_ln142" fromId="324" toId="173">
</dataflow>
<dataflow id="596" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln138" fromId="298" toId="176">
</dataflow>
<dataflow id="597" from="ant_conf_fast_div_bias" to="write_ln138" fromId="263" toId="176">
</dataflow>
<dataflow id="598" from="StgValue_324" to="write_ln138" fromId="324" toId="176">
</dataflow>
<dataflow id="599" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln135" fromId="298" toId="178">
</dataflow>
<dataflow id="600" from="ant_conf_fast_div_bias" to="write_ln135" fromId="263" toId="178">
</dataflow>
<dataflow id="601" from="StgValue_324" to="write_ln135" fromId="324" toId="178">
</dataflow>
<dataflow id="602" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln132" fromId="298" toId="180">
</dataflow>
<dataflow id="603" from="ant_conf_fast_div_bias" to="write_ln132" fromId="263" toId="180">
</dataflow>
<dataflow id="604" from="StgValue_324" to="write_ln132" fromId="324" toId="180">
</dataflow>
<dataflow id="605" from="_ssdm_op_Read.ap_auto.volatile.i32P" to="antcomb_fast_div_bia" fromId="306" toId="182">
</dataflow>
<dataflow id="606" from="antcomb_fast_div_bias" to="antcomb_fast_div_bia" fromId="267" toId="182">
</dataflow>
<dataflow id="607" from="antcomb_fast_div_bia" to="icmp_ln183" fromId="182" toId="183">
</dataflow>
<dataflow id="608" from="StgValue_301" to="icmp_ln183" fromId="301" toId="183">
</dataflow>
<dataflow id="609" from="icmp_ln183" to="br_ln183" fromId="183" toId="184">
</dataflow>
<dataflow id="610" from="_ssdm_op_Read.ap_auto.volatile.i32P" to="ant_conf_div_group_r_3" fromId="306" toId="185">
</dataflow>
<dataflow id="611" from="ant_conf_div_group" to="ant_conf_div_group_r_3" fromId="260" toId="185">
</dataflow>
<dataflow id="612" from="ant_conf_div_group_r_3" to="icmp_ln185" fromId="185" toId="186">
</dataflow>
<dataflow id="613" from="StgValue_328" to="icmp_ln185" fromId="328" toId="186">
</dataflow>
<dataflow id="614" from="icmp_ln185" to="br_ln185" fromId="186" toId="187">
</dataflow>
<dataflow id="615" from="_ssdm_op_Read.ap_auto.volatile.i32P" to="ant_conf_main_lna_co_3" fromId="306" toId="188">
</dataflow>
<dataflow id="616" from="ant_conf_main_lna_conf" to="ant_conf_main_lna_co_3" fromId="261" toId="188">
</dataflow>
<dataflow id="617" from="ant_conf_main_lna_co_3" to="shl_ln186" fromId="188" toId="189">
</dataflow>
<dataflow id="618" from="StgValue_317" to="shl_ln186" fromId="317" toId="189">
</dataflow>
<dataflow id="619" from="_ssdm_op_Read.ap_auto.volatile.i32P" to="ant_conf_alt_lna_con_3" fromId="306" toId="190">
</dataflow>
<dataflow id="620" from="ant_conf_alt_lna_conf" to="ant_conf_alt_lna_con_3" fromId="262" toId="190">
</dataflow>
<dataflow id="621" from="ant_conf_alt_lna_con_3" to="or_ln186" fromId="190" toId="191">
</dataflow>
<dataflow id="622" from="shl_ln186" to="or_ln186" fromId="189" toId="191">
</dataflow>
<dataflow id="623" from="or_ln186" to="switch_ln186" fromId="191" toId="192">
</dataflow>
<dataflow id="624" from="StgValue_324" to="switch_ln186" fromId="324" toId="192">
</dataflow>
<dataflow id="625" from="StgValue_326" to="switch_ln186" fromId="326" toId="192">
</dataflow>
<dataflow id="626" from="StgValue_328" to="switch_ln186" fromId="328" toId="192">
</dataflow>
<dataflow id="627" from="StgValue_330" to="switch_ln186" fromId="330" toId="192">
</dataflow>
<dataflow id="628" from="StgValue_332" to="switch_ln186" fromId="332" toId="192">
</dataflow>
<dataflow id="629" from="StgValue_334" to="switch_ln186" fromId="334" toId="192">
</dataflow>
<dataflow id="630" from="StgValue_336" to="switch_ln186" fromId="336" toId="192">
</dataflow>
<dataflow id="631" from="StgValue_338" to="switch_ln186" fromId="338" toId="192">
</dataflow>
<dataflow id="632" from="StgValue_340" to="switch_ln186" fromId="340" toId="192">
</dataflow>
<dataflow id="633" from="StgValue_342" to="switch_ln186" fromId="342" toId="192">
</dataflow>
<dataflow id="634" from="StgValue_344" to="switch_ln186" fromId="344" toId="192">
</dataflow>
<dataflow id="635" from="StgValue_346" to="switch_ln186" fromId="346" toId="192">
</dataflow>
<dataflow id="636" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln222" fromId="298" toId="193">
</dataflow>
<dataflow id="637" from="ant_conf_fast_div_bias" to="write_ln222" fromId="263" toId="193">
</dataflow>
<dataflow id="638" from="StgValue_324" to="write_ln222" fromId="324" toId="193">
</dataflow>
<dataflow id="639" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln219" fromId="298" toId="195">
</dataflow>
<dataflow id="640" from="ant_conf_fast_div_bias" to="write_ln219" fromId="263" toId="195">
</dataflow>
<dataflow id="641" from="StgValue_361" to="write_ln219" fromId="361" toId="195">
</dataflow>
<dataflow id="642" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln216" fromId="298" toId="197">
</dataflow>
<dataflow id="643" from="ant_conf_fast_div_bias" to="write_ln216" fromId="263" toId="197">
</dataflow>
<dataflow id="644" from="StgValue_324" to="write_ln216" fromId="324" toId="197">
</dataflow>
<dataflow id="645" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln213" fromId="298" toId="199">
</dataflow>
<dataflow id="646" from="ant_conf_fast_div_bias" to="write_ln213" fromId="263" toId="199">
</dataflow>
<dataflow id="647" from="StgValue_328" to="write_ln213" fromId="328" toId="199">
</dataflow>
<dataflow id="648" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln210" fromId="298" toId="201">
</dataflow>
<dataflow id="649" from="ant_conf_fast_div_bias" to="write_ln210" fromId="263" toId="201">
</dataflow>
<dataflow id="650" from="StgValue_328" to="write_ln210" fromId="328" toId="201">
</dataflow>
<dataflow id="651" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln207" fromId="298" toId="203">
</dataflow>
<dataflow id="652" from="ant_conf_fast_div_bias" to="write_ln207" fromId="263" toId="203">
</dataflow>
<dataflow id="653" from="StgValue_328" to="write_ln207" fromId="328" toId="203">
</dataflow>
<dataflow id="654" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln204" fromId="298" toId="205">
</dataflow>
<dataflow id="655" from="ant_conf_fast_div_bias" to="write_ln204" fromId="263" toId="205">
</dataflow>
<dataflow id="656" from="StgValue_326" to="write_ln204" fromId="326" toId="205">
</dataflow>
<dataflow id="657" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln201" fromId="298" toId="207">
</dataflow>
<dataflow id="658" from="ant_conf_fast_div_bias" to="write_ln201" fromId="263" toId="207">
</dataflow>
<dataflow id="659" from="StgValue_435" to="write_ln201" fromId="435" toId="207">
</dataflow>
<dataflow id="660" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln198" fromId="298" toId="209">
</dataflow>
<dataflow id="661" from="ant_conf_fast_div_bias" to="write_ln198" fromId="263" toId="209">
</dataflow>
<dataflow id="662" from="StgValue_326" to="write_ln198" fromId="326" toId="209">
</dataflow>
<dataflow id="663" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln195" fromId="298" toId="211">
</dataflow>
<dataflow id="664" from="ant_conf_fast_div_bias" to="write_ln195" fromId="263" toId="211">
</dataflow>
<dataflow id="665" from="StgValue_324" to="write_ln195" fromId="324" toId="211">
</dataflow>
<dataflow id="666" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln192" fromId="298" toId="213">
</dataflow>
<dataflow id="667" from="ant_conf_fast_div_bias" to="write_ln192" fromId="263" toId="213">
</dataflow>
<dataflow id="669" from="StgValue_668" to="write_ln192" fromId="668" toId="213">
</dataflow>
<dataflow id="670" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln189" fromId="298" toId="215">
</dataflow>
<dataflow id="671" from="ant_conf_fast_div_bias" to="write_ln189" fromId="263" toId="215">
</dataflow>
<dataflow id="672" from="StgValue_324" to="write_ln189" fromId="324" toId="215">
</dataflow>
<dataflow id="673" from="_ssdm_op_Read.ap_auto.volatile.i32P" to="antcomb_fast_div_bia_1" fromId="306" toId="219">
</dataflow>
<dataflow id="674" from="antcomb_fast_div_bias" to="antcomb_fast_div_bia_1" fromId="267" toId="219">
</dataflow>
<dataflow id="675" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln184" fromId="298" toId="220">
</dataflow>
<dataflow id="676" from="ant_conf_fast_div_bias" to="write_ln184" fromId="263" toId="220">
</dataflow>
<dataflow id="677" from="antcomb_fast_div_bia_1" to="write_ln184" fromId="219" toId="220">
</dataflow>
<dataflow id="678" from="icmp_ln25" to="StgValue_1" fromId="22" toId="1">
</dataflow>
<dataflow id="679" from="or_ln27" to="StgValue_1" fromId="28" toId="1">
</dataflow>
<dataflow id="680" from="icmp_ln68" to="StgValue_2" fromId="55" toId="2">
</dataflow>
<dataflow id="681" from="or_ln70" to="StgValue_2" fromId="60" toId="2">
</dataflow>
<dataflow id="682" from="and_ln109" to="StgValue_2" fromId="70" toId="2">
</dataflow>
<dataflow id="683" from="and_ln99" to="StgValue_2" fromId="81" toId="2">
</dataflow>
<dataflow id="684" from="and_ln92" to="StgValue_2" fromId="90" toId="2">
</dataflow>
<dataflow id="685" from="and_ln82" to="StgValue_2" fromId="101" toId="2">
</dataflow>
<dataflow id="686" from="icmp_ln127" to="StgValue_3" fromId="115" toId="3">
</dataflow>
<dataflow id="687" from="or_ln129" to="StgValue_3" fromId="120" toId="3">
</dataflow>
<dataflow id="688" from="icmp_ln165" to="StgValue_3" fromId="129" toId="3">
</dataflow>
<dataflow id="689" from="icmp_ln165_1" to="StgValue_3" fromId="132" toId="3">
</dataflow>
<dataflow id="690" from="icmp_ln156" to="StgValue_3" fromId="142" toId="3">
</dataflow>
<dataflow id="691" from="icmp_ln156_1" to="StgValue_3" fromId="145" toId="3">
</dataflow>
<dataflow id="692" from="icmp_ln150" to="StgValue_3" fromId="153" toId="3">
</dataflow>
<dataflow id="693" from="icmp_ln150_1" to="StgValue_3" fromId="156" toId="3">
</dataflow>
<dataflow id="694" from="icmp_ln141" to="StgValue_3" fromId="166" toId="3">
</dataflow>
<dataflow id="695" from="icmp_ln141_1" to="StgValue_3" fromId="169" toId="3">
</dataflow>
<dataflow id="696" from="icmp_ln25" to="StgValue_4" fromId="22" toId="4">
</dataflow>
<dataflow id="697" from="icmp_ln68" to="StgValue_4" fromId="55" toId="4">
</dataflow>
<dataflow id="698" from="icmp_ln127" to="StgValue_4" fromId="115" toId="4">
</dataflow>
<dataflow id="699" from="icmp_ln185" to="StgValue_4" fromId="186" toId="4">
</dataflow>
<dataflow id="700" from="or_ln186" to="StgValue_4" fromId="191" toId="4">
</dataflow>
<dataflow id="701" from="icmp_ln183" to="StgValue_4" fromId="183" toId="4">
</dataflow>
</dataflows>


</stg>
