---
date: '2025-05-05T22:56:14+09:00'
draft: false
title: 'About'
---

- Me  
  I am a Digital Design Engineer specializing in RTL design. For more details, please see my [LinkedIn profile][1].

- Interests  
  - Hardware verification (SystemVerilog, UVM, VIP)
  - Implementation methods of LLMs using FPGAs

[1]: https://www.linkedin.com/in/r-tatsu
