-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
-- Version: 2022.1.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Bert_layer_Linear_layer_qkv is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    v220_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    v220_ce0 : OUT STD_LOGIC;
    v220_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    v221_address0 : OUT STD_LOGIC_VECTOR (19 downto 0);
    v221_ce0 : OUT STD_LOGIC;
    v221_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    v222_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    v222_ce0 : OUT STD_LOGIC;
    v222_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    v3_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    v3_ce0 : OUT STD_LOGIC;
    v3_we0 : OUT STD_LOGIC;
    v3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    v3_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    v3_ce1 : OUT STD_LOGIC;
    v3_q1 : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of Bert_layer_Linear_layer_qkv is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (9 downto 0) := "0000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (9 downto 0) := "0000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (9 downto 0) := "0000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (9 downto 0) := "0000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (9 downto 0) := "0001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (9 downto 0) := "0010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (9 downto 0) := "0100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal i_1_reg_157 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal empty_378_fu_143_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal empty_378_reg_166 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal v7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal v7_ce0 : STD_LOGIC;
    signal v7_we0 : STD_LOGIC;
    signal v7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal v7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal v7_ce1 : STD_LOGIC;
    signal v7_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62_ap_start : STD_LOGIC;
    signal grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62_ap_done : STD_LOGIC;
    signal grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62_ap_idle : STD_LOGIC;
    signal grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62_ap_ready : STD_LOGIC;
    signal grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62_v3_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62_v3_ce0 : STD_LOGIC;
    signal grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62_v3_we0 : STD_LOGIC;
    signal grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62_v3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68_ap_start : STD_LOGIC;
    signal grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68_ap_done : STD_LOGIC;
    signal grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68_ap_idle : STD_LOGIC;
    signal grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68_ap_ready : STD_LOGIC;
    signal grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68_v7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68_v7_ce0 : STD_LOGIC;
    signal grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68_v7_we0 : STD_LOGIC;
    signal grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68_v7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_ap_start : STD_LOGIC;
    signal grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_ap_done : STD_LOGIC;
    signal grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_ap_idle : STD_LOGIC;
    signal grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_ap_ready : STD_LOGIC;
    signal grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_v220_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_v220_ce0 : STD_LOGIC;
    signal grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_v221_address0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_v221_ce0 : STD_LOGIC;
    signal grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_v7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_v7_ce0 : STD_LOGIC;
    signal grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_v7_we0 : STD_LOGIC;
    signal grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_v7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_v7_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_v7_ce1 : STD_LOGIC;
    signal grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_grp_fu_173_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_grp_fu_173_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_grp_fu_173_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_grp_fu_173_p_ce : STD_LOGIC;
    signal grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_ap_start : STD_LOGIC;
    signal grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_ap_done : STD_LOGIC;
    signal grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_ap_idle : STD_LOGIC;
    signal grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_ap_ready : STD_LOGIC;
    signal grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_v3_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_v3_ce0 : STD_LOGIC;
    signal grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_v3_we0 : STD_LOGIC;
    signal grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_v3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_v7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_v7_ce0 : STD_LOGIC;
    signal grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_ap_start : STD_LOGIC;
    signal grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_ap_done : STD_LOGIC;
    signal grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_ap_idle : STD_LOGIC;
    signal grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_ap_ready : STD_LOGIC;
    signal grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_v3_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_v3_ce0 : STD_LOGIC;
    signal grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_v3_we0 : STD_LOGIC;
    signal grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_v3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_v3_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_v3_ce1 : STD_LOGIC;
    signal grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_v222_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_v222_ce0 : STD_LOGIC;
    signal grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_grp_fu_173_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_grp_fu_173_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_grp_fu_173_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_grp_fu_173_p_ce : STD_LOGIC;
    signal grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68_ap_start_reg : STD_LOGIC := '0';
    signal icmp_ln27_fu_108_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal i_fu_54 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln27_fu_114_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_32_fu_132_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_s_fu_125_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_66_cast_fu_139_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_173_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_173_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_173_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_173_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component Bert_layer_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        v3_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        v3_ce0 : OUT STD_LOGIC;
        v3_we0 : OUT STD_LOGIC;
        v3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Bert_layer_Linear_layer_qkv_Pipeline_l_j_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        v7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v7_ce0 : OUT STD_LOGIC;
        v7_we0 : OUT STD_LOGIC;
        v7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Bert_layer_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        empty : IN STD_LOGIC_VECTOR (13 downto 0);
        v220_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        v220_ce0 : OUT STD_LOGIC;
        v220_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        v221_address0 : OUT STD_LOGIC_VECTOR (19 downto 0);
        v221_ce0 : OUT STD_LOGIC;
        v221_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        v7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v7_ce0 : OUT STD_LOGIC;
        v7_we0 : OUT STD_LOGIC;
        v7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        v7_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v7_ce1 : OUT STD_LOGIC;
        v7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_173_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_173_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_173_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_173_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_173_p_ce : OUT STD_LOGIC );
    end component;


    component Bert_layer_Linear_layer_qkv_Pipeline_l_j_back IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        empty : IN STD_LOGIC_VECTOR (13 downto 0);
        v3_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        v3_ce0 : OUT STD_LOGIC;
        v3_we0 : OUT STD_LOGIC;
        v3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        v7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v7_ce0 : OUT STD_LOGIC;
        v7_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Bert_layer_Linear_layer_qkv_Pipeline_l_j1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        empty : IN STD_LOGIC_VECTOR (13 downto 0);
        v3_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        v3_ce0 : OUT STD_LOGIC;
        v3_we0 : OUT STD_LOGIC;
        v3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        v3_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        v3_ce1 : OUT STD_LOGIC;
        v3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        v222_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v222_ce0 : OUT STD_LOGIC;
        v222_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_173_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_173_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_173_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_173_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_173_p_ce : OUT STD_LOGIC );
    end component;


    component Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Bert_layer_Linear_layer_qkv_v7_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    v7_U : component Bert_layer_Linear_layer_qkv_v7_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => v7_address0,
        ce0 => v7_ce0,
        we0 => v7_we0,
        d0 => v7_d0,
        q0 => v7_q0,
        address1 => grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_v7_address1,
        ce1 => v7_ce1,
        q1 => v7_q1);

    grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62 : component Bert_layer_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62_ap_start,
        ap_done => grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62_ap_done,
        ap_idle => grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62_ap_idle,
        ap_ready => grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62_ap_ready,
        v3_address0 => grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62_v3_address0,
        v3_ce0 => grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62_v3_ce0,
        v3_we0 => grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62_v3_we0,
        v3_d0 => grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62_v3_d0);

    grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68 : component Bert_layer_Linear_layer_qkv_Pipeline_l_j_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68_ap_start,
        ap_done => grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68_ap_done,
        ap_idle => grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68_ap_idle,
        ap_ready => grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68_ap_ready,
        v7_address0 => grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68_v7_address0,
        v7_ce0 => grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68_v7_ce0,
        v7_we0 => grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68_v7_we0,
        v7_d0 => grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68_v7_d0);

    grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73 : component Bert_layer_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_ap_start,
        ap_done => grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_ap_done,
        ap_idle => grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_ap_idle,
        ap_ready => grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_ap_ready,
        empty => empty_378_reg_166,
        v220_address0 => grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_v220_address0,
        v220_ce0 => grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_v220_ce0,
        v220_q0 => v220_q0,
        v221_address0 => grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_v221_address0,
        v221_ce0 => grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_v221_ce0,
        v221_q0 => v221_q0,
        v7_address0 => grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_v7_address0,
        v7_ce0 => grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_v7_ce0,
        v7_we0 => grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_v7_we0,
        v7_d0 => grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_v7_d0,
        v7_address1 => grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_v7_address1,
        v7_ce1 => grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_v7_ce1,
        v7_q1 => v7_q1,
        grp_fu_173_p_din0 => grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_grp_fu_173_p_din0,
        grp_fu_173_p_din1 => grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_grp_fu_173_p_din1,
        grp_fu_173_p_opcode => grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_grp_fu_173_p_opcode,
        grp_fu_173_p_dout0 => grp_fu_173_p2,
        grp_fu_173_p_ce => grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_grp_fu_173_p_ce);

    grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83 : component Bert_layer_Linear_layer_qkv_Pipeline_l_j_back
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_ap_start,
        ap_done => grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_ap_done,
        ap_idle => grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_ap_idle,
        ap_ready => grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_ap_ready,
        empty => empty_378_reg_166,
        v3_address0 => grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_v3_address0,
        v3_ce0 => grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_v3_ce0,
        v3_we0 => grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_v3_we0,
        v3_d0 => grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_v3_d0,
        v7_address0 => grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_v7_address0,
        v7_ce0 => grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_v7_ce0,
        v7_q0 => v7_q0);

    grp_Linear_layer_qkv_Pipeline_l_j1_fu_91 : component Bert_layer_Linear_layer_qkv_Pipeline_l_j1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_ap_start,
        ap_done => grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_ap_done,
        ap_idle => grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_ap_idle,
        ap_ready => grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_ap_ready,
        empty => empty_378_reg_166,
        v3_address0 => grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_v3_address0,
        v3_ce0 => grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_v3_ce0,
        v3_we0 => grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_v3_we0,
        v3_d0 => grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_v3_d0,
        v3_address1 => grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_v3_address1,
        v3_ce1 => grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_v3_ce1,
        v3_q1 => v3_q1,
        v222_address0 => grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_v222_address0,
        v222_ce0 => grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_v222_ce0,
        v222_q0 => v222_q0,
        grp_fu_173_p_din0 => grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_grp_fu_173_p_din0,
        grp_fu_173_p_din1 => grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_grp_fu_173_p_din1,
        grp_fu_173_p_opcode => grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_grp_fu_173_p_opcode,
        grp_fu_173_p_dout0 => grp_fu_173_p2,
        grp_fu_173_p_ce => grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_grp_fu_173_p_ce);

    fadd_32ns_32ns_32_5_full_dsp_1_U17 : component Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_173_p0,
        din1 => grp_fu_173_p1,
        ce => grp_fu_173_ce,
        dout => grp_fu_173_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62_ap_ready = ap_const_logic_1)) then 
                    grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_ap_ready = ap_const_logic_1)) then 
                    grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_ap_ready = ap_const_logic_1)) then 
                    grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_ap_ready = ap_const_logic_1)) then 
                    grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln27_fu_108_p2 = ap_const_lv1_0))) then 
                    grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68_ap_ready = ap_const_logic_1)) then 
                    grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_fu_54_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                i_fu_54 <= ap_const_lv4_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln27_fu_108_p2 = ap_const_lv1_0))) then 
                i_fu_54 <= add_ln27_fu_114_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                    empty_378_reg_166(13 downto 8) <= empty_378_fu_143_p2(13 downto 8);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                i_1_reg_157 <= i_fu_54;
            end if;
        end if;
    end process;
    empty_378_reg_166(7 downto 0) <= "00000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state3, grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62_ap_done, grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68_ap_done, grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_ap_done, grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_ap_done, grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_ap_done, ap_CS_fsm_state2, icmp_ln27_fu_108_p2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln27_fu_108_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                if (((grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXX";
        end case;
    end process;
    add_ln27_fu_114_p2 <= std_logic_vector(unsigned(i_fu_54) + unsigned(ap_const_lv4_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_ap_done)
    begin
        if ((grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62_ap_done)
    begin
        if ((grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68_ap_done)
    begin
        if ((grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_ap_done)
    begin
        if ((grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_ap_done)
    begin
        if ((grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state3, icmp_ln27_fu_108_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln27_fu_108_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state3, icmp_ln27_fu_108_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln27_fu_108_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    empty_378_fu_143_p2 <= std_logic_vector(unsigned(tmp_s_fu_125_p3) - unsigned(tmp_66_cast_fu_139_p1));
    grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62_ap_start <= grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62_ap_start_reg;
    grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_ap_start <= grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_ap_start_reg;
    grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_ap_start <= grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_ap_start_reg;
    grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_ap_start <= grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_ap_start_reg;
    grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68_ap_start <= grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68_ap_start_reg;

    grp_fu_173_ce_assign_proc : process(grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_grp_fu_173_p_ce, grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_grp_fu_173_p_ce, ap_CS_fsm_state6, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_173_ce <= grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_grp_fu_173_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_173_ce <= grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_grp_fu_173_p_ce;
        else 
            grp_fu_173_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_173_p0_assign_proc : process(grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_grp_fu_173_p_din0, grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_grp_fu_173_p_din0, ap_CS_fsm_state6, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_173_p0 <= grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_grp_fu_173_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_173_p0 <= grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_grp_fu_173_p_din0;
        else 
            grp_fu_173_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_173_p1_assign_proc : process(grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_grp_fu_173_p_din1, grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_grp_fu_173_p_din1, ap_CS_fsm_state6, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_173_p1 <= grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_grp_fu_173_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_173_p1 <= grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_grp_fu_173_p_din1;
        else 
            grp_fu_173_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    icmp_ln27_fu_108_p2 <= "1" when (i_fu_54 = ap_const_lv4_C) else "0";
    tmp_32_fu_132_p3 <= (i_1_reg_157 & ap_const_lv8_0);
    tmp_66_cast_fu_139_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_32_fu_132_p3),14));
    tmp_s_fu_125_p3 <= (i_1_reg_157 & ap_const_lv10_0);
    v220_address0 <= grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_v220_address0;
    v220_ce0 <= grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_v220_ce0;
    v221_address0 <= grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_v221_address0;
    v221_ce0 <= grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_v221_ce0;
    v222_address0 <= grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_v222_address0;
    v222_ce0 <= grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_v222_ce0;

    v3_address0_assign_proc : process(grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62_v3_address0, grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_v3_address0, grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_v3_address0, ap_CS_fsm_state2, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            v3_address0 <= grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_v3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            v3_address0 <= grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_v3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            v3_address0 <= grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62_v3_address0;
        else 
            v3_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;

    v3_address1 <= grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_v3_address1;

    v3_ce0_assign_proc : process(grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62_v3_ce0, grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_v3_ce0, grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_v3_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            v3_ce0 <= grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_v3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            v3_ce0 <= grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_v3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            v3_ce0 <= grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62_v3_ce0;
        else 
            v3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v3_ce1_assign_proc : process(grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_v3_ce1, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            v3_ce1 <= grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_v3_ce1;
        else 
            v3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    v3_d0_assign_proc : process(grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62_v3_d0, grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_v3_d0, grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_v3_d0, ap_CS_fsm_state2, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            v3_d0 <= grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_v3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            v3_d0 <= grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_v3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            v3_d0 <= grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62_v3_d0;
        else 
            v3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    v3_we0_assign_proc : process(grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62_v3_we0, grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_v3_we0, grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_v3_we0, ap_CS_fsm_state2, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            v3_we0 <= grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_v3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            v3_we0 <= grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_v3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            v3_we0 <= grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62_v3_we0;
        else 
            v3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v7_address0_assign_proc : process(grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68_v7_address0, grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_v7_address0, grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_v7_address0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            v7_address0 <= grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_v7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            v7_address0 <= grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_v7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v7_address0 <= grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68_v7_address0;
        else 
            v7_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    v7_ce0_assign_proc : process(grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68_v7_ce0, grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_v7_ce0, grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_v7_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            v7_ce0 <= grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_v7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            v7_ce0 <= grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_v7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v7_ce0 <= grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68_v7_ce0;
        else 
            v7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v7_ce1_assign_proc : process(grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_v7_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            v7_ce1 <= grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_v7_ce1;
        else 
            v7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    v7_d0_assign_proc : process(grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68_v7_d0, grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_v7_d0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            v7_d0 <= grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_v7_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v7_d0 <= grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68_v7_d0;
        else 
            v7_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    v7_we0_assign_proc : process(grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68_v7_we0, grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_v7_we0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            v7_we0 <= grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_v7_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v7_we0 <= grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68_v7_we0;
        else 
            v7_we0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
