#! /usr/local/Cellar/icarus-verilog/0.9.7/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fdd60c26620 .scope module, "testSpi" "testSpi" 2 113;
 .timescale 0 0;
v0x7fdd60c38ea0_0 .var "clk", 0 0;
v0x7fdd60c36f80_0 .var "cs_pin", 0 0;
v0x7fdd60c39020_0 .var "fault_pin", 0 0;
v0x7fdd60c390a0_0 .net "leds", 3 0, C4<zzzz>; 0 drivers
v0x7fdd60c39120_0 .net "miso_pin", 0 0, L_0x7fdd60c395f0; 1 drivers
v0x7fdd60c391a0_0 .var "mosi_pin", 0 0;
v0x7fdd60c39260_0 .var "sclk_pin", 0 0;
S_0x7fdd60c23750 .scope module, "spi" "spiMemory" 2 119, 2 5, S_0x7fdd60c26620;
 .timescale 0 0;
v0x7fdd60c38100_0 .net "ADDR_WE", 0 0, v0x7fdd60c36140_0; 1 drivers
v0x7fdd60c381d0_0 .net "CS_conditioned", 0 0, C4<z>; 0 drivers
v0x7fdd60c38250_0 .net "DM_WE", 0 0, v0x7fdd60c36270_0; 1 drivers
v0x7fdd60c38310_0 .net "MISO_BUFF", 0 0, v0x7fdd60c36330_0; 1 drivers
v0x7fdd60c383d0_0 .net "MOSI_conditioned", 0 0, v0x7fdd60c37cd0_0; 1 drivers
v0x7fdd60c38490_0 .net "Paralell_out", 7 0, L_0x7fdd60c393f0; 1 drivers
RS_0x10e93f0f8 .resolv tri, v0x7fdd60c37100_0, v0x7fdd60c37760_0, C4<z>, C4<z>;
v0x7fdd60c38510_0 .net8 "SCLK_neeg", 0 0, RS_0x10e93f0f8; 2 drivers
RS_0x10e93f368 .resolv tri, v0x7fdd60c37200_0, v0x7fdd60c378d0_0, C4<z>, C4<z>;
v0x7fdd60c385d0_0 .net8 "SCLK_poeg", 0 0, RS_0x10e93f368; 2 drivers
v0x7fdd60c386d0_0 .net "SR_WE", 0 0, v0x7fdd60c363d0_0; 1 drivers
v0x7fdd60c387a0_0 .net "Serial_out", 0 0, L_0x7fdd60c392e0; 1 drivers
v0x7fdd60c38820_0 .net "address_out", 7 0, v0x7fdd60c35530_0; 1 drivers
v0x7fdd60c38900_0 .net "clk", 0 0, v0x7fdd60c38ea0_0; 1 drivers
v0x7fdd60c38980_0 .net "cs_pin", 0 0, v0x7fdd60c36f80_0; 1 drivers
v0x7fdd60c38a70_0 .net "dff_out", 0 0, v0x7fdd60c35220_0; 1 drivers
v0x7fdd60c38af0_0 .net "fault_pin", 0 0, v0x7fdd60c39020_0; 1 drivers
v0x7fdd60c38bf0_0 .alias "leds", 3 0, v0x7fdd60c390a0_0;
v0x7fdd60c38c70_0 .net "memory_out", 7 0, v0x7fdd60c35ac0_0; 1 drivers
v0x7fdd60c38b70_0 .alias "miso_pin", 0 0, v0x7fdd60c39120_0;
v0x7fdd60c38d80_0 .net "mosi_pin", 0 0, v0x7fdd60c391a0_0; 1 drivers
v0x7fdd60c38cf0_0 .net "sclk_pin", 0 0, v0x7fdd60c39260_0; 1 drivers
L_0x7fdd60c394d0 .part L_0x7fdd60c393f0, 0, 1;
L_0x7fdd60c39560 .part v0x7fdd60c35530_0, 0, 7;
S_0x7fdd60c37a90 .scope module, "MOSI" "inputconditioner" 2 33, 3 8, S_0x7fdd60c23750;
 .timescale 0 0;
P_0x7fdd60c37b78 .param/l "counterwidth" 3 17, +C4<011>;
P_0x7fdd60c37ba0 .param/l "waittime" 3 18, +C4<011>;
v0x7fdd60c37c50_0 .alias "clk", 0 0, v0x7fdd60c38900_0;
v0x7fdd60c37cd0_0 .var "conditioned", 0 0;
v0x7fdd60c37d50_0 .var "counter", 2 0;
v0x7fdd60c37df0_0 .var "negativeedge", 0 0;
v0x7fdd60c37e70_0 .alias "noisysignal", 0 0, v0x7fdd60c38d80_0;
v0x7fdd60c37f30_0 .var "positiveedge", 0 0;
v0x7fdd60c37fc0_0 .var "synchronizer0", 0 0;
v0x7fdd60c38080_0 .var "synchronizer1", 0 0;
S_0x7fdd60c37400 .scope module, "SCLK" "inputconditioner" 2 42, 3 8, S_0x7fdd60c23750;
 .timescale 0 0;
P_0x7fdd60c374e8 .param/l "counterwidth" 3 17, +C4<011>;
P_0x7fdd60c37510 .param/l "waittime" 3 18, +C4<011>;
v0x7fdd60c375c0_0 .alias "clk", 0 0, v0x7fdd60c38900_0;
v0x7fdd60c37640_0 .var "conditioned", 0 0;
v0x7fdd60c376c0_0 .var "counter", 2 0;
v0x7fdd60c37760_0 .var "negativeedge", 0 0;
v0x7fdd60c37820_0 .alias "noisysignal", 0 0, v0x7fdd60c38cf0_0;
v0x7fdd60c378d0_0 .var "positiveedge", 0 0;
v0x7fdd60c37950_0 .var "synchronizer0", 0 0;
v0x7fdd60c37a10_0 .var "synchronizer1", 0 0;
S_0x7fdd60c36d40 .scope module, "CS" "inputconditioner" 2 51, 3 8, S_0x7fdd60c23750;
 .timescale 0 0;
P_0x7fdd60c36e28 .param/l "counterwidth" 3 17, +C4<011>;
P_0x7fdd60c36e50 .param/l "waittime" 3 18, +C4<011>;
v0x7fdd60c36f00_0 .alias "clk", 0 0, v0x7fdd60c38900_0;
v0x7fdd60c37000_0 .var "conditioned", 0 0;
v0x7fdd60c37080_0 .var "counter", 2 0;
v0x7fdd60c37100_0 .var "negativeedge", 0 0;
v0x7fdd60c37180_0 .alias "noisysignal", 0 0, v0x7fdd60c38cf0_0;
v0x7fdd60c37200_0 .var "positiveedge", 0 0;
v0x7fdd60c372c0_0 .var "synchronizer0", 0 0;
v0x7fdd60c37380_0 .var "synchronizer1", 0 0;
S_0x7fdd60c36710 .scope module, "shiftregister" "shiftregister" 2 60, 4 9, S_0x7fdd60c23750;
 .timescale 0 0;
P_0x7fdd60c36458 .param/l "width" 4 10, +C4<01000>;
L_0x7fdd60c393f0 .functor BUFZ 8, v0x7fdd60c36cc0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fdd60c36820_0 .alias "clk", 0 0, v0x7fdd60c38900_0;
v0x7fdd60c368b0_0 .alias "parallelDataIn", 7 0, v0x7fdd60c38c70_0;
v0x7fdd60c36930_0 .alias "parallelDataOut", 7 0, v0x7fdd60c38490_0;
v0x7fdd60c36a10_0 .alias "parallelLoad", 0 0, v0x7fdd60c386d0_0;
v0x7fdd60c36a90_0 .alias "peripheralClkEdge", 0 0, v0x7fdd60c385d0_0;
v0x7fdd60c36b40_0 .alias "serialDataIn", 0 0, v0x7fdd60c383d0_0;
v0x7fdd60c36bc0_0 .alias "serialDataOut", 0 0, v0x7fdd60c387a0_0;
v0x7fdd60c36cc0_0 .var "shiftregistermem", 7 0;
L_0x7fdd60c392e0 .part v0x7fdd60c36cc0_0, 7, 1;
S_0x7fdd60c35c70 .scope module, "fsm" "finitestatemachine" 2 71, 5 4, S_0x7fdd60c23750;
 .timescale 0 0;
P_0x7fdd60c35d58 .param/l "STATE_Done" 5 26, +C4<0111>;
P_0x7fdd60c35d80 .param/l "STATE_Get" 5 19, +C4<0>;
P_0x7fdd60c35da8 .param/l "STATE_Got" 5 20, +C4<01>;
P_0x7fdd60c35dd0 .param/l "STATE_Read1" 5 21, +C4<010>;
P_0x7fdd60c35df8 .param/l "STATE_Read2" 5 22, +C4<011>;
P_0x7fdd60c35e20 .param/l "STATE_Read3" 5 23, +C4<0100>;
P_0x7fdd60c35e48 .param/l "STATE_Write1" 5 24, +C4<0101>;
P_0x7fdd60c35e70 .param/l "STATE_Write2" 5 25, +C4<0110>;
v0x7fdd60c36140_0 .var "ADDR_WE", 0 0;
v0x7fdd60c361f0_0 .var "CurrentState", 2 0;
v0x7fdd60c36270_0 .var "DM_WE", 0 0;
v0x7fdd60c36330_0 .var "MISO_BUFF", 0 0;
v0x7fdd60c363d0_0 .var "SR_WE", 0 0;
v0x7fdd60c36480_0 .var "counter", 3 0;
v0x7fdd60c36500_0 .alias "cs", 0 0, v0x7fdd60c381d0_0;
v0x7fdd60c365c0_0 .net "rw", 0 0, L_0x7fdd60c394d0; 1 drivers
v0x7fdd60c36640_0 .alias "sclk", 0 0, v0x7fdd60c385d0_0;
E_0x7fdd60c36100 .event posedge, v0x7fdd60c36640_0;
S_0x7fdd60c35660 .scope module, "memory" "datamemory" 2 82, 6 8, S_0x7fdd60c23750;
 .timescale 0 0;
P_0x7fdd60c35748 .param/l "addresswidth" 6 10, +C4<0111>;
P_0x7fdd60c35770 .param/l "depth" 6 11, +C4<010000000>;
P_0x7fdd60c35798 .param/l "width" 6 12, +C4<01000>;
v0x7fdd60c35900_0 .net "address", 6 0, L_0x7fdd60c39560; 1 drivers
v0x7fdd60c35980_0 .alias "clk", 0 0, v0x7fdd60c38900_0;
v0x7fdd60c35a40_0 .alias "dataIn", 7 0, v0x7fdd60c38490_0;
v0x7fdd60c35ac0_0 .var "dataOut", 7 0;
v0x7fdd60c35b40 .array "memory", 0 127, 7 0;
v0x7fdd60c35bf0_0 .alias "writeEnable", 0 0, v0x7fdd60c38250_0;
S_0x7fdd60c352a0 .scope module, "addresslatch" "addresslatch" 2 91, 7 1, S_0x7fdd60c23750;
 .timescale 0 0;
P_0x7fdd60c35388 .param/l "W" 7 2, +C4<01000>;
v0x7fdd60c35420_0 .alias "clk", 0 0, v0x7fdd60c38900_0;
v0x7fdd60c354b0_0 .alias "d", 7 0, v0x7fdd60c38490_0;
v0x7fdd60c35530_0 .var "q", 7 0;
v0x7fdd60c355d0_0 .alias "wrenable", 0 0, v0x7fdd60c38100_0;
S_0x7fdd60c34f10 .scope module, "dff" "dff" 2 99, 8 5, S_0x7fdd60c23750;
 .timescale 0 0;
v0x7fdd60c35040_0 .alias "clk", 0 0, v0x7fdd60c38900_0;
v0x7fdd60c350e0_0 .alias "d", 0 0, v0x7fdd60c387a0_0;
v0x7fdd60c35180_0 .alias "enable", 0 0, v0x7fdd60c38510_0;
v0x7fdd60c35220_0 .var "q", 0 0;
E_0x7fdd60c34ff0 .event posedge, v0x7fdd60c35040_0;
S_0x7fdd60c234e0 .scope module, "MISObuffer" "MISObuffer" 2 107, 9 5, S_0x7fdd60c23750;
 .timescale 0 0;
v0x7fdd60c13a30_0 .net *"_s0", 0 0, C4<z>; 0 drivers
v0x7fdd60c34d70_0 .alias "d", 0 0, v0x7fdd60c387a0_0;
v0x7fdd60c34e00_0 .alias "enable", 0 0, v0x7fdd60c38310_0;
v0x7fdd60c34e80_0 .alias "q", 0 0, v0x7fdd60c39120_0;
L_0x7fdd60c395f0 .functor MUXZ 1, C4<z>, L_0x7fdd60c392e0, v0x7fdd60c36330_0, C4<>;
    .scope S_0x7fdd60c37a90;
T_0 ;
    %set/v v0x7fdd60c37d50_0, 0, 3;
    %end;
    .thread T_0;
    .scope S_0x7fdd60c37a90;
T_1 ;
    %set/v v0x7fdd60c37fc0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x7fdd60c37a90;
T_2 ;
    %set/v v0x7fdd60c38080_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x7fdd60c37a90;
T_3 ;
    %wait E_0x7fdd60c34ff0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fdd60c37f30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fdd60c37df0_0, 0, 0;
    %load/v 8, v0x7fdd60c37cd0_0, 1;
    %load/v 9, v0x7fdd60c38080_0, 1;
    %cmp/u 8, 9, 1;
    %jmp/0xz  T_3.0, 4;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7fdd60c37d50_0, 0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v0x7fdd60c37d50_0, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 3, 4;
    %jmp/0xz  T_3.2, 4;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7fdd60c37d50_0, 0, 0;
    %load/v 8, v0x7fdd60c38080_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fdd60c37cd0_0, 0, 8;
    %load/v 8, v0x7fdd60c38080_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fdd60c37f30_0, 0, 8;
    %load/v 8, v0x7fdd60c38080_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fdd60c37df0_0, 0, 8;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v0x7fdd60c37d50_0, 3;
    %mov 11, 0, 29;
    %addi 8, 1, 32;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7fdd60c37d50_0, 0, 8;
T_3.3 ;
T_3.1 ;
    %load/v 8, v0x7fdd60c37e70_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fdd60c37fc0_0, 0, 8;
    %load/v 8, v0x7fdd60c37fc0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fdd60c38080_0, 0, 8;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fdd60c37400;
T_4 ;
    %set/v v0x7fdd60c376c0_0, 0, 3;
    %end;
    .thread T_4;
    .scope S_0x7fdd60c37400;
T_5 ;
    %set/v v0x7fdd60c37950_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x7fdd60c37400;
T_6 ;
    %set/v v0x7fdd60c37a10_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x7fdd60c37400;
T_7 ;
    %wait E_0x7fdd60c34ff0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fdd60c378d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fdd60c37760_0, 0, 0;
    %load/v 8, v0x7fdd60c37640_0, 1;
    %load/v 9, v0x7fdd60c37a10_0, 1;
    %cmp/u 8, 9, 1;
    %jmp/0xz  T_7.0, 4;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7fdd60c376c0_0, 0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v0x7fdd60c376c0_0, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 3, 4;
    %jmp/0xz  T_7.2, 4;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7fdd60c376c0_0, 0, 0;
    %load/v 8, v0x7fdd60c37a10_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fdd60c37640_0, 0, 8;
    %load/v 8, v0x7fdd60c37a10_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fdd60c378d0_0, 0, 8;
    %load/v 8, v0x7fdd60c37a10_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fdd60c37760_0, 0, 8;
    %jmp T_7.3;
T_7.2 ;
    %load/v 8, v0x7fdd60c376c0_0, 3;
    %mov 11, 0, 29;
    %addi 8, 1, 32;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7fdd60c376c0_0, 0, 8;
T_7.3 ;
T_7.1 ;
    %load/v 8, v0x7fdd60c37820_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fdd60c37950_0, 0, 8;
    %load/v 8, v0x7fdd60c37950_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fdd60c37a10_0, 0, 8;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fdd60c36d40;
T_8 ;
    %set/v v0x7fdd60c37080_0, 0, 3;
    %end;
    .thread T_8;
    .scope S_0x7fdd60c36d40;
T_9 ;
    %set/v v0x7fdd60c372c0_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x7fdd60c36d40;
T_10 ;
    %set/v v0x7fdd60c37380_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x7fdd60c36d40;
T_11 ;
    %wait E_0x7fdd60c34ff0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fdd60c37200_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fdd60c37100_0, 0, 0;
    %load/v 8, v0x7fdd60c37000_0, 1;
    %load/v 9, v0x7fdd60c37380_0, 1;
    %cmp/u 8, 9, 1;
    %jmp/0xz  T_11.0, 4;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7fdd60c37080_0, 0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/v 8, v0x7fdd60c37080_0, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 3, 4;
    %jmp/0xz  T_11.2, 4;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7fdd60c37080_0, 0, 0;
    %load/v 8, v0x7fdd60c37380_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fdd60c37000_0, 0, 8;
    %load/v 8, v0x7fdd60c37380_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fdd60c37200_0, 0, 8;
    %load/v 8, v0x7fdd60c37380_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fdd60c37100_0, 0, 8;
    %jmp T_11.3;
T_11.2 ;
    %load/v 8, v0x7fdd60c37080_0, 3;
    %mov 11, 0, 29;
    %addi 8, 1, 32;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7fdd60c37080_0, 0, 8;
T_11.3 ;
T_11.1 ;
    %load/v 8, v0x7fdd60c37180_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fdd60c372c0_0, 0, 8;
    %load/v 8, v0x7fdd60c372c0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fdd60c37380_0, 0, 8;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fdd60c36710;
T_12 ;
    %wait E_0x7fdd60c34ff0;
    %load/v 8, v0x7fdd60c36a10_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_12.0, 4;
    %load/v 8, v0x7fdd60c368b0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x7fdd60c36cc0_0, 0, 8;
    %jmp T_12.1;
T_12.0 ;
    %load/v 8, v0x7fdd60c36a90_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_12.2, 4;
    %load/v 8, v0x7fdd60c36cc0_0, 8;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x7fdd60c36cc0_0, 0, 8;
    %load/v 8, v0x7fdd60c36b40_0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x7fdd60c36cc0_0, 0, 8;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fdd60c35c70;
T_13 ;
    %wait E_0x7fdd60c36100;
    %load/v 8, v0x7fdd60c36500_0, 1;
    %jmp/0xz  T_13.0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7fdd60c361f0_0, 0, 0;
    %ix/load 0, 4, 0;
    %assign/v0 v0x7fdd60c36480_0, 0, 0;
    %jmp T_13.1;
T_13.0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fdd60c36330_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fdd60c36270_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fdd60c36140_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fdd60c363d0_0, 0, 0;
    %load/v 8, v0x7fdd60c361f0_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_13.2, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_13.3, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_13.4, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_13.5, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_13.6, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_13.7, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_13.8, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_13.9, 6;
    %jmp T_13.10;
T_13.2 ;
    %load/v 8, v0x7fdd60c36480_0, 4;
    %mov 12, 0, 2;
    %cmpi/u 8, 8, 6;
    %jmp/0xz  T_13.11, 4;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7fdd60c361f0_0, 0, 8;
    %jmp T_13.12;
T_13.11 ;
    %load/v 8, v0x7fdd60c36480_0, 4;
    %mov 12, 0, 28;
    %addi 8, 1, 32;
    %ix/load 0, 4, 0;
    %assign/v0 v0x7fdd60c36480_0, 0, 8;
T_13.12 ;
    %jmp T_13.10;
T_13.3 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0x7fdd60c36480_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fdd60c36140_0, 0, 1;
    %load/v 8, v0x7fdd60c365c0_0, 1;
    %jmp/0xz  T_13.13, 8;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7fdd60c361f0_0, 0, 8;
    %jmp T_13.14;
T_13.13 ;
    %movi 8, 5, 4;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7fdd60c361f0_0, 0, 8;
T_13.14 ;
    %jmp T_13.10;
T_13.4 ;
    %movi 8, 3, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7fdd60c361f0_0, 0, 8;
    %jmp T_13.10;
T_13.5 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fdd60c363d0_0, 0, 1;
    %movi 8, 4, 4;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7fdd60c361f0_0, 0, 8;
    %jmp T_13.10;
T_13.6 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fdd60c36330_0, 0, 1;
    %load/v 8, v0x7fdd60c36480_0, 4;
    %mov 12, 0, 2;
    %cmpi/u 8, 8, 6;
    %jmp/0xz  T_13.15, 4;
    %movi 8, 7, 4;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7fdd60c361f0_0, 0, 8;
    %jmp T_13.16;
T_13.15 ;
    %load/v 8, v0x7fdd60c36480_0, 4;
    %mov 12, 0, 28;
    %addi 8, 1, 32;
    %ix/load 0, 4, 0;
    %assign/v0 v0x7fdd60c36480_0, 0, 8;
T_13.16 ;
    %jmp T_13.10;
T_13.7 ;
    %load/v 8, v0x7fdd60c36480_0, 4;
    %mov 12, 0, 2;
    %cmpi/u 8, 8, 6;
    %jmp/0xz  T_13.17, 4;
    %movi 8, 6, 4;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7fdd60c361f0_0, 0, 8;
    %jmp T_13.18;
T_13.17 ;
    %load/v 8, v0x7fdd60c36480_0, 4;
    %mov 12, 0, 28;
    %addi 8, 1, 32;
    %ix/load 0, 4, 0;
    %assign/v0 v0x7fdd60c36480_0, 0, 8;
T_13.18 ;
    %jmp T_13.10;
T_13.8 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fdd60c36270_0, 0, 1;
    %movi 8, 7, 4;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7fdd60c361f0_0, 0, 8;
    %jmp T_13.10;
T_13.9 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0x7fdd60c36480_0, 0, 0;
    %jmp T_13.10;
T_13.10 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fdd60c35660;
T_14 ;
    %wait E_0x7fdd60c34ff0;
    %load/v 8, v0x7fdd60c35bf0_0, 1;
    %jmp/0xz  T_14.0, 8;
    %load/v 8, v0x7fdd60c35a40_0, 8;
    %ix/getv 3, v0x7fdd60c35900_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x7fdd60c35b40, 0, 8;
t_0 ;
T_14.0 ;
    %ix/getv 3, v0x7fdd60c35900_0;
    %load/av 8, v0x7fdd60c35b40, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x7fdd60c35ac0_0, 0, 8;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fdd60c352a0;
T_15 ;
    %wait E_0x7fdd60c34ff0;
    %load/v 8, v0x7fdd60c355d0_0, 1;
    %jmp/0xz  T_15.0, 8;
    %load/v 8, v0x7fdd60c354b0_0, 8;
    %set/v v0x7fdd60c35530_0, 8, 8;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fdd60c34f10;
T_16 ;
    %wait E_0x7fdd60c34ff0;
    %load/v 8, v0x7fdd60c35180_0, 1;
    %jmp/0xz  T_16.0, 8;
    %load/v 8, v0x7fdd60c350e0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fdd60c35220_0, 0, 8;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "../verilog/spimemory.v";
    "../verilog/inputconditioner.v";
    "../verilog/shiftregister.v";
    "../verilog/finitestatemachine.v";
    "../verilog/datamemory.v";
    "../verilog/addresslatch.v";
    "../verilog/dff.v";
    "../verilog/MISObuffer.v";
