v 20060113 1
P 6000 3700 5700 3700 1 0 0
{
T 5800 3750 5 8 1 1 0 0 1
pinnumber=19
T 5800 3650 5 8 0 1 0 2 1
pinseq=18
T 5650 3700 9 8 1 1 0 6 1
pinlabel=RA0/ICSPDAT/AN0
T 5650 3700 5 8 0 1 0 8 1
pintype=io
}
P 6000 3300 5700 3300 1 0 0
{
T 5800 3350 5 8 1 1 0 0 1
pinnumber=18
T 5800 3250 5 8 0 1 0 2 1
pinseq=17
T 5650 3300 9 8 1 1 0 6 1
pinlabel=RA1/ICSPCLK/AN1/Vref+
T 5650 3300 5 8 0 1 0 8 1
pintype=io
}
P 6000 2900 5700 2900 1 0 0
{
T 5800 2950 5 8 1 1 0 0 1
pinnumber=17
T 5800 2850 5 8 0 1 0 2 1
pinseq=16
T 5650 2900 9 8 1 1 0 6 1
pinlabel=RA2/AN2/T0CKI/INT/PWM3/CLC1/\_CWG1FLT\_
T 5650 2900 5 8 0 1 0 8 1
pintype=io
}
P 6000 2500 5700 2500 1 0 0
{
T 5800 2550 5 8 1 1 0 0 1
pinnumber=13
T 5800 2450 5 8 0 1 0 2 1
pinseq=12
T 5650 2500 9 8 1 1 0 6 1
pinlabel=RB4/AN10
T 5650 2500 5 8 0 1 0 8 1
pintype=io
}
P 6000 2100 5700 2100 1 0 0
{
T 5800 2150 5 8 1 1 0 0 1
pinnumber=12
T 5800 2050 5 8 0 1 0 2 1
pinseq=11
T 5650 2100 9 8 1 1 0 6 1
pinlabel=RB5/AN11
T 5650 2100 5 8 0 1 0 8 1
pintype=io
}
P 6000 1700 5700 1700 1 0 0
{
T 5800 1750 5 8 1 1 0 0 1
pinnumber=11
T 5800 1650 5 8 0 1 0 2 1
pinseq=10
T 5650 1700 9 8 1 1 0 6 1
pinlabel=RB6
T 5650 1700 5 8 0 1 0 8 1
pintype=io
}
P 6000 1300 5700 1300 1 0 0
{
T 5800 1350 5 8 1 1 0 0 1
pinnumber=16
T 5800 1250 5 8 0 1 0 2 1
pinseq=15
T 5650 1300 9 8 1 1 0 6 1
pinlabel=RC0/AN4/CLC2
T 5650 1300 5 8 0 1 0 8 1
pintype=io
}
P 6000 900 5700 900 1 0 0
{
T 5800 950 5 8 1 1 0 0 1
pinnumber=15
T 5800 850 5 8 0 1 0 2 1
pinseq=14
T 5650 900 9 8 1 1 0 6 1
pinlabel=RC1/AN5/PWM4/NCO1
T 5650 900 5 8 0 1 0 8 1
pintype=io
}
P 6000 500 5700 500 1 0 0
{
T 5800 550 5 8 1 1 0 0 1
pinnumber=14
T 5800 450 5 8 0 1 0 2 1
pinseq=13
T 5650 500 9 8 1 1 0 6 1
pinlabel=RC2/AN6
T 5650 500 5 8 0 1 0 8 1
pintype=io
}
P 100 3700 400 3700 1 0 0
{
T 300 3750 5 8 1 1 0 6 1
pinnumber=4
T 300 3650 5 8 0 1 0 8 1
pinseq=3
T 450 3700 9 8 1 1 0 0 1
pinlabel=\_MCLR\_/VPP/RA3
T 450 3700 5 8 0 1 0 2 1
pintype=io
}
P 100 3300 400 3300 1 0 0
{
T 300 3350 5 8 1 1 0 6 1
pinnumber=3
T 300 3250 5 8 0 1 0 8 1
pinseq=2
T 450 3300 9 8 1 1 0 0 1
pinlabel=RA4/AN3/CLKOUT/T1G
T 450 3300 5 8 0 1 0 2 1
pintype=io
}
P 100 2900 400 2900 1 0 0
{
T 300 2950 5 8 1 1 0 6 1
pinnumber=2
T 300 2850 5 8 0 1 0 8 1
pinseq=1
T 450 2900 9 8 1 1 0 0 1
pinlabel=RA5/CLKIN/T1CKI/NCO1CLK
T 450 2900 5 8 0 1 0 2 1
pintype=io
}
P 100 2500 400 2500 1 0 0
{
T 300 2550 5 8 1 1 0 6 1
pinnumber=10
T 300 2450 5 8 0 1 0 8 1
pinseq=9
T 450 2500 9 8 1 1 0 0 1
pinlabel=RB7
T 450 2500 5 8 0 1 0 2 1
pintype=io
}
P 100 2100 400 2100 1 0 0
{
T 300 2150 5 8 1 1 0 6 1
pinnumber=7
T 300 2050 5 8 0 1 0 8 1
pinseq=6
T 450 2100 9 8 1 1 0 0 1
pinlabel=RC3/AN7/PWM2/CLC2IN0
T 450 2100 5 8 0 1 0 2 1
pintype=io
}
P 100 1700 400 1700 1 0 0
{
T 300 1750 5 8 1 1 0 6 1
pinnumber=6
T 300 1650 5 8 0 1 0 8 1
pinseq=5
T 450 1700 9 8 1 1 0 0 1
pinlabel=RC4/CLC2IN1/CWG1B
T 450 1700 5 8 0 1 0 2 1
pintype=io
}
P 100 1300 400 1300 1 0 0
{
T 300 1350 5 8 1 1 0 6 1
pinnumber=5
T 300 1250 5 8 0 1 0 8 1
pinseq=4
T 450 1300 9 8 1 1 0 0 1
pinlabel=RC5/PWM1/CLC1/CWG1A
T 450 1300 5 8 0 1 0 2 1
pintype=io
}
P 100 900 400 900 1 0 0
{
T 300 950 5 8 1 1 0 6 1
pinnumber=8
T 300 850 5 8 0 1 0 8 1
pinseq=7
T 450 900 9 8 1 1 0 0 1
pinlabel=RC6/AN8/NCO1
T 450 900 5 8 0 1 0 2 1
pintype=io
}
P 100 500 400 500 1 0 0
{
T 300 550 5 8 1 1 0 6 1
pinnumber=9
T 300 450 5 8 0 1 0 8 1
pinseq=8
T 450 500 9 8 1 1 0 0 1
pinlabel=RC7/AN9/CLC1IN1
T 450 500 5 8 0 1 0 2 1
pintype=io
}
B 400 100 5300 4000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 5700 4200 8 10 1 1 0 6 1
refdes=U?
T 400 4200 9 10 1 0 0 0 1
PIC16(L)F1507
T 400 4400 5 10 0 0 0 0 1
device=PIC16(L)F1507
T 400 4600 5 10 0 0 0 0 1
footprint=PDIP-20
T 400 4800 5 10 0 0 0 0 1
author=Michael Torp Kaalund <kaalund@gmail.com>
T 400 5000 5 10 0 0 0 0 1
documentation=http://ww1.microchip.com/downloads/en/DeviceDoc/41586A.pdf
T 400 5200 5 10 0 0 0 0 1
description=This family of devices contain an enhanced mid-range 8-bit CPU core. The CPU has 49 instructions. Interrupt capability includes automatic context saving. The hardware stack is 16 levels deep and has Overflow and Underflow Reset capability. Direct, Indirect, and Relative addressing modes are available. Two File Select Registers (FSRs) provide the ability to read program and data memory.
T 400 5400 5 10 0 0 0 0 1
numslots=0
T 400 5600 5 10 0 0 0 0 1
dist-license=GPL2
T 400 5800 5 10 0 0 0 0 1
use-license=GPL2
T 400 6000 5 10 0 0 0 0 1
net=VCC:1
T 400 6200 5 10 0 0 0 0 1
net=GND:20
