Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Nov 25 12:45:57 2022
| Host         : DESKTOP-PUQ0QT0 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file SDF_Top_control_sets_placed.rpt
| Design       : SDF_Top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    30 |
|    Minimum number of control sets                        |    30 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    77 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    30 |
| >= 0 to < 4        |     7 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    16 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1056 |          404 |
| No           | No                    | Yes                    |            1963 |          553 |
| No           | Yes                   | No                     |               7 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              33 |            7 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------+----------------------------------------------------------+---------------------------------------------------------+------------------+----------------+--------------+
|                      Clock Signal                     |                       Enable Signal                      |                     Set/Reset Signal                    | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------+----------------------------------------------------------+---------------------------------------------------------+------------------+----------------+--------------+
|  SDF_stage_wrap[2].SDF_stage_inst/data_counter_reg[5] |                                                          | SDF_stage_wrap[2].SDF_stage_inst/halfway_reg_i_1__0_n_0 |                1 |              1 |         1.00 |
|  SDF_stage_wrap[1].SDF_stage_inst/data_counter_reg[6] |                                                          | SDF_stage_wrap[1].SDF_stage_inst/halfway_reg_i_1_n_0    |                1 |              1 |         1.00 |
|  SDF_stage_wrap[3].SDF_stage_inst/data_counter_reg[4] |                                                          | SDF_stage_wrap[3].SDF_stage_inst/halfway_reg_i_1__1_n_0 |                1 |              1 |         1.00 |
|  SDF_stage_wrap[7].SDF_stage_inst/data_counter        |                                                          | SDF_stage_wrap[7].SDF_stage_inst/halfway_reg_i_1__5_n_0 |                1 |              1 |         1.00 |
|  SDF_stage_wrap[6].SDF_stage_inst/data_counter[1]     |                                                          | SDF_stage_wrap[6].SDF_stage_inst/halfway_reg_i_1__4_n_0 |                1 |              1 |         1.00 |
|  SDF_stage_wrap[5].SDF_stage_inst/data_counter[2]     |                                                          | SDF_stage_wrap[5].SDF_stage_inst/halfway_reg_i_1__3_n_0 |                1 |              1 |         1.00 |
|  SDF_stage_wrap[4].SDF_stage_inst/data_counter_reg[3] |                                                          | SDF_stage_wrap[4].SDF_stage_inst/halfway_reg_i_1__2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                        | SDF_stage_wrap[5].SDF_stage_inst/state                   | reset_IBUF                                              |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                        | SDF_stage_wrap[4].SDF_stage_inst/sync_counter[3]_i_1_n_0 | reset_IBUF                                              |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                        | SDF_stage_wrap[4].SDF_stage_inst/state                   | reset_IBUF                                              |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                        | SDF_stage_wrap[3].SDF_stage_inst/state                   | reset_IBUF                                              |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG                                        | SDF_stage_wrap[7].SDF_stage_inst/state                   | reset_IBUF                                              |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG                                        | SDF_stage_wrap[6].SDF_stage_inst/state                   | reset_IBUF                                              |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG                                        | SDF_stage_wrap[2].SDF_stage_inst/state                   | reset_IBUF                                              |                1 |              6 |         6.00 |
|  halfway_pp1                                          |                                                          |                                                         |               26 |             64 |         2.46 |
| ~halfway_pp1                                          |                                                          |                                                         |               26 |             64 |         2.46 |
|  halfway_pp1_1                                        |                                                          |                                                         |               22 |             64 |         2.91 |
| ~halfway_pp1_1                                        |                                                          |                                                         |               26 |             64 |         2.46 |
|  halfway_pp1_2                                        |                                                          |                                                         |               24 |             64 |         2.67 |
| ~halfway_pp1_2                                        |                                                          |                                                         |               27 |             64 |         2.37 |
|  halfway_pp1_4                                        |                                                          |                                                         |               23 |             64 |         2.78 |
| ~halfway_pp1_4                                        |                                                          |                                                         |               27 |             64 |         2.37 |
|  halfway_pp1_5                                        |                                                          |                                                         |               19 |             64 |         3.37 |
| ~halfway_pp1_5                                        |                                                          |                                                         |               26 |             64 |         2.46 |
|  halfway_pp1_3                                        |                                                          |                                                         |               23 |             64 |         2.78 |
| ~halfway_pp1_3                                        |                                                          |                                                         |               31 |             64 |         2.06 |
|  halfway_pp1_0                                        |                                                          |                                                         |               24 |             64 |         2.67 |
| ~halfway_pp1_0                                        |                                                          |                                                         |               29 |             64 |         2.21 |
|  clk_IBUF_BUFG                                        |                                                          |                                                         |               51 |            352 |         6.90 |
|  clk_IBUF_BUFG                                        |                                                          | reset_IBUF                                              |              553 |           1963 |         3.55 |
+-------------------------------------------------------+----------------------------------------------------------+---------------------------------------------------------+------------------+----------------+--------------+


