\hypertarget{group___f_m_c___l_l___s_d_r_a_m___controller}{}\section{F\+MC S\+D\+R\+AM Controller}
\label{group___f_m_c___l_l___s_d_r_a_m___controller}\index{F\+M\+C S\+D\+R\+A\+M Controller@{F\+M\+C S\+D\+R\+A\+M Controller}}
\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___f_m_c___s_d_r_a_m___bank}{F\+M\+C S\+D\+R\+A\+M Bank}
\item 
\hyperlink{group___f_m_c___s_d_r_a_m___column___bits__number}{F\+M\+C S\+D\+R\+A\+M Column Bits number}
\item 
\hyperlink{group___f_m_c___s_d_r_a_m___row___bits__number}{F\+M\+C S\+D\+R\+A\+M Row Bits number}
\item 
\hyperlink{group___f_m_c___s_d_r_a_m___memory___bus___width}{F\+M\+C S\+D\+R\+A\+M Memory Bus Width}
\item 
\hyperlink{group___f_m_c___s_d_r_a_m___internal___banks___number}{F\+M\+C S\+D\+R\+A\+M Internal Banks Number}
\item 
\hyperlink{group___f_m_c___s_d_r_a_m___c_a_s___latency}{F\+M\+C S\+D\+R\+A\+M C\+A\+S Latency}
\item 
\hyperlink{group___f_m_c___s_d_r_a_m___write___protection}{F\+M\+C S\+D\+R\+A\+M Write Protection}
\item 
\hyperlink{group___f_m_c___s_d_r_a_m___clock___period}{F\+M\+C S\+D\+R\+A\+M Clock Period}
\item 
\hyperlink{group___f_m_c___s_d_r_a_m___read___burst}{F\+M\+C S\+D\+R\+A\+M Read Burst}
\item 
\hyperlink{group___f_m_c___s_d_r_a_m___read___pipe___delay}{F\+M\+C S\+D\+R\+A\+M Read Pipe Delay}
\item 
\hyperlink{group___f_m_c___s_d_r_a_m___command___mode}{F\+M\+C S\+D\+R\+A\+M Command Mode}
\item 
\hyperlink{group___f_m_c___s_d_r_a_m___command___target}{F\+M\+C S\+D\+R\+A\+M Command Target}
\item 
\hyperlink{group___f_m_c___s_d_r_a_m___mode___status}{F\+M\+C S\+D\+R\+A\+M Mode Status}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
