

================================================================
== Vivado HLS Report for 'Res_layer'
================================================================
* Date:           Thu Aug 24 04:13:49 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.256 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9225|     9225| 92.250 us | 92.250 us |  9225|  9225|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_i_j_0_i6_l_j9  |     9223|     9223|         9|          1|          1|  9216|    yes   |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    124|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      2|     205|    390|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     75|    -|
|Register         |        2|      -|     282|     33|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      2|     487|    622|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Bert_layer_fadd_3bkb_U43  |Bert_layer_fadd_3bkb  |        0|      2|  205|  390|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      2|  205|  390|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln251_fu_134_p2       |     +    |      0|  0|  19|          14|           1|
    |add_ln254_fu_205_p2       |     +    |      0|  0|  17|          15|          15|
    |i6_fu_140_p2              |     +    |      0|  0|  13|           4|           1|
    |j9_fu_168_p2              |     +    |      0|  0|  14|          10|           1|
    |sub_ln254_fu_196_p2       |     -    |      0|  0|  17|          15|          15|
    |icmp_ln251_fu_128_p2      |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln252_fu_146_p2      |   icmp   |      0|  0|  13|          10|          10|
    |select_ln254_1_fu_160_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln254_fu_152_p3    |  select  |      0|  0|  10|           1|           1|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1   |    xor   |      0|  0|   2|           2|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 124|          87|          65|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter8        |   9|          2|    1|          2|
    |ap_phi_mux_i6_0_phi_fu_106_p4  |   9|          2|    4|          8|
    |i6_0_reg_102                   |   9|          2|    4|          8|
    |indvar_flatten_reg_91          |   9|          2|   14|         28|
    |j9_0_reg_113                   |   9|          2|   10|         20|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  75|         16|   35|         72|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8  |   1|   0|    1|          0|
    |i6_0_reg_102             |   4|   0|    4|          0|
    |icmp_ln251_reg_217       |   1|   0|    1|          0|
    |indvar_flatten_reg_91    |  14|   0|   14|          0|
    |j9_0_reg_113             |  10|   0|   10|          0|
    |select_ln254_1_reg_231   |   4|   0|    4|          0|
    |select_ln254_reg_226     |  10|   0|   10|          0|
    |sext_ln254_reg_243       |  64|   0|   64|          0|
    |v121_reg_258             |  32|   0|   32|          0|
    |v122_reg_263             |  32|   0|   32|          0|
    |v123_reg_268             |  32|   0|   32|          0|
    |icmp_ln251_reg_217       |  64|  32|    1|          0|
    |sext_ln254_reg_243       |   3|   1|   64|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 282|  33|  280|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs |   Res_layer  | return value |
|ap_rst         |  in |    1| ap_ctrl_hs |   Res_layer  | return value |
|ap_start       |  in |    1| ap_ctrl_hs |   Res_layer  | return value |
|ap_done        | out |    1| ap_ctrl_hs |   Res_layer  | return value |
|ap_idle        | out |    1| ap_ctrl_hs |   Res_layer  | return value |
|ap_ready       | out |    1| ap_ctrl_hs |   Res_layer  | return value |
|v116_address0  | out |   14|  ap_memory |     v116     |     array    |
|v116_ce0       | out |    1|  ap_memory |     v116     |     array    |
|v116_q0        |  in |   32|  ap_memory |     v116     |     array    |
|v117_address0  | out |   14|  ap_memory |     v117     |     array    |
|v117_ce0       | out |    1|  ap_memory |     v117     |     array    |
|v117_q0        |  in |   32|  ap_memory |     v117     |     array    |
|v118_address0  | out |   14|  ap_memory |     v118     |     array    |
|v118_ce0       | out |    1|  ap_memory |     v118     |     array    |
|v118_we0       | out |    1|  ap_memory |     v118     |     array    |
|v118_d0        | out |   32|  ap_memory |     v118     |     array    |
+---------------+-----+-----+------------+--------------+--------------+

