//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-29190527
// Cuda compilation tools, release 11.1, V11.1.105
// Based on LLVM 3.4svn
//

.version 7.1
.target sm_80
.address_size 64

	// .globl	Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_2882681945844495101_kernel0

.visible .entry Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_2882681945844495101_kernel0(
	.param .u64 Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_2882681945844495101_kernel0_param_0,
	.param .u64 Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_2882681945844495101_kernel0_param_1,
	.param .u64 Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_2882681945844495101_kernel0_param_2,
	.param .u64 Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_2882681945844495101_kernel0_param_3,
	.param .u64 Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_2882681945844495101_kernel0_param_4,
	.param .u64 Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_2882681945844495101_kernel0_param_5,
	.param .u64 Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_2882681945844495101_kernel0_param_6,
	.param .u64 Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_2882681945844495101_kernel0_param_7,
	.param .u64 Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_2882681945844495101_kernel0_param_8,
	.param .u64 Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_2882681945844495101_kernel0_param_9,
	.param .u64 Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_2882681945844495101_kernel0_param_10,
	.param .u64 Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_2882681945844495101_kernel0_param_11,
	.param .u64 Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_2882681945844495101_kernel0_param_12
)
{
	.reg .pred 	%p<22>;
	.reg .b16 	%rs<57>;
	.reg .f32 	%f<209>;
	.reg .b32 	%r<143>;
	.reg .b64 	%rd<55>;


	ld.param.u64 	%rd16, [Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_2882681945844495101_kernel0_param_0];
	ld.param.u64 	%rd6, [Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_2882681945844495101_kernel0_param_1];
	ld.param.u64 	%rd7, [Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_2882681945844495101_kernel0_param_2];
	ld.param.u64 	%rd8, [Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_2882681945844495101_kernel0_param_3];
	ld.param.u64 	%rd9, [Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_2882681945844495101_kernel0_param_4];
	ld.param.u64 	%rd17, [Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_2882681945844495101_kernel0_param_5];
	ld.param.u64 	%rd10, [Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_2882681945844495101_kernel0_param_6];
	ld.param.u64 	%rd11, [Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_2882681945844495101_kernel0_param_7];
	ld.param.u64 	%rd12, [Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_2882681945844495101_kernel0_param_8];
	ld.param.u64 	%rd13, [Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_2882681945844495101_kernel0_param_9];
	ld.param.u64 	%rd14, [Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_2882681945844495101_kernel0_param_10];
	ld.param.u64 	%rd15, [Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_2882681945844495101_kernel0_param_11];
	ld.param.u64 	%rd18, [Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_2882681945844495101_kernel0_param_12];
	cvta.to.global.u64 	%rd1, %rd16;
	cvta.to.global.u64 	%rd2, %rd18;
	cvta.to.global.u64 	%rd3, %rd17;
	mov.u32 	%r1, %ctaid.x;
	setp.lt.s32	%p1, %r1, 1536;
	mov.u32 	%r2, %tid.x;
	@%p1 bra 	BB0_8;
	bra.uni 	BB0_1;

BB0_8:
	mul.hi.s32 	%r90, %r1, 715827883;
	shr.u32 	%r91, %r90, 31;
	shr.s32 	%r92, %r90, 8;
	add.s32 	%r93, %r92, %r91;
	mul.lo.s32 	%r94, %r93, 1536;
	sub.s32 	%r95, %r1, %r94;
	shr.s32 	%r96, %r95, 31;
	shr.u32 	%r97, %r96, 25;
	add.s32 	%r98, %r95, %r97;
	shl.b32 	%r99, %r98, 13;
	and.b32  	%r100, %r99, -1048576;
	shr.s32 	%r101, %r2, 31;
	shr.u32 	%r102, %r101, 22;
	add.s32 	%r103, %r2, %r102;
	and.b32  	%r104, %r103, -1024;
	sub.s32 	%r105, %r2, %r104;
	shr.s32 	%r106, %r105, 31;
	shr.u32 	%r107, %r106, 24;
	add.s32 	%r108, %r105, %r107;
	shl.b32 	%r109, %r108, 9;
	and.b32  	%r110, %r109, -131072;
	and.b32  	%r111, %r108, 1073741568;
	sub.s32 	%r112, %r105, %r111;
	shl.b32 	%r113, %r112, 2;
	shr.s32 	%r114, %r1, 31;
	shr.u32 	%r115, %r114, 25;
	add.s32 	%r116, %r1, %r115;
	and.b32  	%r117, %r116, 4194176;
	sub.s32 	%r118, %r1, %r117;
	shl.b32 	%r119, %r118, 10;
	shl.b32 	%r120, %r116, 13;
	and.b32  	%r121, %r120, -1048576;
	shr.u32 	%r122, %r101, 24;
	add.s32 	%r123, %r2, %r122;
	shl.b32 	%r124, %r123, 9;
	and.b32  	%r125, %r124, -131072;
	and.b32  	%r126, %r123, 1073741568;
	sub.s32 	%r127, %r2, %r126;
	shl.b32 	%r128, %r127, 2;
	add.s32 	%r129, %r128, %r119;
	mul.wide.s32 	%rd40, %r129, 4;
	add.s64 	%rd41, %rd1, %rd40;
	ld.global.nc.v4.f32 	{%f145, %f146, %f147, %f148}, [%rd41];
	add.s32 	%r130, %r121, %r125;
	add.s32 	%r131, %r129, %r130;
	cvta.to.global.u64 	%rd42, %rd6;
	mul.wide.s32 	%rd43, %r131, 4;
	add.s64 	%rd44, %rd42, %rd43;
	ld.global.nc.v4.f32 	{%f153, %f154, %f155, %f156}, [%rd44];
	cvta.to.global.u64 	%rd45, %rd7;
	add.s64 	%rd46, %rd45, %rd43;
	ld.global.nc.v4.f32 	{%f161, %f162, %f163, %f164}, [%rd46];
	setp.le.f32	%p14, %f153, 0f3F4CCCCD;
	selp.u32	%r132, 1, 0, %p14;
	fma.rn.f32 	%f169, %f161, 0f41B504F5, %f145;
	mul.f32 	%f170, %f169, 0f3FA00000;
	selp.f32	%f129, %f170, 0f00000000, %p14;
	setp.le.f32	%p15, %f154, 0f3F4CCCCD;
	selp.u32	%r133, 1, 0, %p15;
	fma.rn.f32 	%f171, %f162, 0f41B504F5, %f146;
	mul.f32 	%f172, %f171, 0f3FA00000;
	selp.f32	%f131, %f172, 0f00000000, %p15;
	setp.le.f32	%p16, %f155, 0f3F4CCCCD;
	selp.u32	%r134, 1, 0, %p16;
	fma.rn.f32 	%f173, %f163, 0f41B504F5, %f147;
	mul.f32 	%f174, %f173, 0f3FA00000;
	selp.f32	%f133, %f174, 0f00000000, %p16;
	setp.le.f32	%p17, %f156, 0f3F4CCCCD;
	selp.u32	%r135, 1, 0, %p17;
	fma.rn.f32 	%f175, %f164, 0f41B504F5, %f148;
	mul.f32 	%f176, %f175, 0f3FA00000;
	selp.f32	%f135, %f176, 0f00000000, %p17;
	add.s32 	%r136, %r119, %r100;
	add.s32 	%r137, %r136, %r110;
	add.s32 	%r138, %r137, %r113;
	cvta.to.global.u64 	%rd47, %rd10;
	mul.wide.s32 	%rd48, %r138, 4;
	add.s64 	%rd49, %rd47, %rd48;
	// inline asm
	{  cvt.rn.f16.f32 %rs47, %f135;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f136, %rs47;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs45, %f133;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f134, %rs45;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs43, %f131;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f132, %rs43;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs41, %f129;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f130, %rs41;}

	// inline asm
	st.global.v4.f32 	[%rd49], {%f130, %f132, %f134, %f136};
	cvta.to.global.u64 	%rd50, %rd12;
	add.s64 	%rd51, %rd50, %rd48;
	cvt.rn.f32.s32	%f177, %r135;
	cvt.rn.f32.s32	%f178, %r134;
	cvt.rn.f32.s32	%f179, %r133;
	cvt.rn.f32.s32	%f180, %r132;
	st.global.v4.f32 	[%rd51], {%f180, %f179, %f178, %f177};
	cvta.to.global.u64 	%rd52, %rd11;
	mul.wide.s32 	%rd53, %r138, 2;
	add.s64 	%rd54, %rd52, %rd53;
	st.global.v4.u16 	[%rd54], {%rs41, %rs43, %rs45, %rs47};
	ld.global.nc.v4.f32 	{%f181, %f182, %f183, %f184}, [%rd44+2097152];
	ld.global.nc.v4.f32 	{%f189, %f190, %f191, %f192}, [%rd46+2097152];
	setp.le.f32	%p18, %f181, 0f3F4CCCCD;
	selp.u32	%r139, 1, 0, %p18;
	fma.rn.f32 	%f197, %f189, 0f41B504F5, %f145;
	mul.f32 	%f198, %f197, 0f3FA00000;
	selp.f32	%f137, %f198, 0f00000000, %p18;
	setp.le.f32	%p19, %f182, 0f3F4CCCCD;
	selp.u32	%r140, 1, 0, %p19;
	fma.rn.f32 	%f199, %f190, 0f41B504F5, %f146;
	mul.f32 	%f200, %f199, 0f3FA00000;
	selp.f32	%f139, %f200, 0f00000000, %p19;
	setp.le.f32	%p20, %f183, 0f3F4CCCCD;
	selp.u32	%r141, 1, 0, %p20;
	fma.rn.f32 	%f201, %f191, 0f41B504F5, %f147;
	mul.f32 	%f202, %f201, 0f3FA00000;
	selp.f32	%f141, %f202, 0f00000000, %p20;
	setp.le.f32	%p21, %f184, 0f3F4CCCCD;
	selp.u32	%r142, 1, 0, %p21;
	fma.rn.f32 	%f203, %f192, 0f41B504F5, %f148;
	mul.f32 	%f204, %f203, 0f3FA00000;
	selp.f32	%f143, %f204, 0f00000000, %p21;
	// inline asm
	{  cvt.rn.f16.f32 %rs55, %f143;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f144, %rs55;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs53, %f141;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f142, %rs53;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs51, %f139;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f140, %rs51;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs49, %f137;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f138, %rs49;}

	// inline asm
	st.global.v4.f32 	[%rd49+2097152], {%f138, %f140, %f142, %f144};
	cvt.rn.f32.s32	%f205, %r142;
	cvt.rn.f32.s32	%f206, %r141;
	cvt.rn.f32.s32	%f207, %r140;
	cvt.rn.f32.s32	%f208, %r139;
	st.global.v4.f32 	[%rd51+2097152], {%f208, %f207, %f206, %f205};
	st.global.v4.u16 	[%rd54+1048576], {%rs49, %rs51, %rs53, %rs55};
	bra.uni 	BB0_9;

BB0_1:
	setp.lt.s32	%p2, %r1, 3072;
	@%p2 bra 	BB0_7;
	bra.uni 	BB0_2;

BB0_7:
	add.s32 	%r21, %r1, -1536;
	mul.hi.s32 	%r22, %r21, 715827883;
	shr.u32 	%r23, %r22, 31;
	shr.s32 	%r24, %r22, 8;
	add.s32 	%r25, %r24, %r23;
	mul.lo.s32 	%r26, %r25, 1536;
	sub.s32 	%r27, %r21, %r26;
	shr.s32 	%r28, %r27, 31;
	shr.u32 	%r29, %r28, 25;
	add.s32 	%r30, %r27, %r29;
	shl.b32 	%r31, %r30, 13;
	and.b32  	%r32, %r31, -1048576;
	shr.s32 	%r33, %r1, 31;
	shr.u32 	%r34, %r33, 25;
	add.s32 	%r35, %r1, %r34;
	and.b32  	%r36, %r35, 4194176;
	sub.s32 	%r37, %r1, %r36;
	shl.b32 	%r38, %r37, 10;
	shr.s32 	%r39, %r2, 31;
	shr.u32 	%r40, %r39, 24;
	add.s32 	%r41, %r2, %r40;
	and.b32  	%r42, %r41, 1073741568;
	sub.s32 	%r43, %r2, %r42;
	shl.b32 	%r44, %r43, 2;
	add.s32 	%r45, %r44, %r38;
	mul.wide.s32 	%rd25, %r45, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.v4.f32 	{%f65, %f66, %f67, %f68}, [%rd26];
	mul.hi.s32 	%r46, %r1, 715827883;
	shr.u32 	%r47, %r46, 31;
	shr.s32 	%r48, %r46, 8;
	add.s32 	%r49, %r48, %r47;
	mul.lo.s32 	%r50, %r49, 1536;
	sub.s32 	%r51, %r1, %r50;
	shr.s32 	%r52, %r51, 31;
	shr.u32 	%r53, %r52, 25;
	add.s32 	%r54, %r51, %r53;
	shl.b32 	%r55, %r54, 13;
	and.b32  	%r56, %r55, -1048576;
	shl.b32 	%r57, %r41, 9;
	and.b32  	%r58, %r57, -131072;
	shr.u32 	%r59, %r39, 22;
	add.s32 	%r60, %r2, %r59;
	and.b32  	%r61, %r60, -1024;
	sub.s32 	%r62, %r2, %r61;
	shr.s32 	%r63, %r62, 31;
	shr.u32 	%r64, %r63, 24;
	add.s32 	%r65, %r62, %r64;
	shl.b32 	%r66, %r65, 9;
	and.b32  	%r67, %r66, -131072;
	shr.s32 	%r68, %r21, 31;
	shr.u32 	%r69, %r68, 25;
	add.s32 	%r70, %r21, %r69;
	and.b32  	%r71, %r70, 4194176;
	sub.s32 	%r72, %r21, %r71;
	shl.b32 	%r73, %r72, 10;
	and.b32  	%r74, %r65, 1073741568;
	sub.s32 	%r75, %r62, %r74;
	shl.b32 	%r76, %r75, 2;
	add.s32 	%r77, %r45, %r56;
	add.s32 	%r78, %r77, %r58;
	cvta.to.global.u64 	%rd27, %rd8;
	mul.wide.s32 	%rd28, %r78, 4;
	add.s64 	%rd29, %rd27, %rd28;
	ld.global.nc.v4.f32 	{%f73, %f74, %f75, %f76}, [%rd29];
	cvta.to.global.u64 	%rd30, %rd9;
	add.s64 	%rd31, %rd30, %rd28;
	ld.global.nc.v4.f32 	{%f81, %f82, %f83, %f84}, [%rd31];
	setp.le.f32	%p6, %f73, 0f3F4CCCCD;
	selp.u32	%r79, 1, 0, %p6;
	fma.rn.f32 	%f89, %f81, 0f41B504F5, %f65;
	mul.f32 	%f90, %f89, 0f3FA00000;
	selp.f32	%f49, %f90, 0f00000000, %p6;
	setp.le.f32	%p7, %f74, 0f3F4CCCCD;
	selp.u32	%r80, 1, 0, %p7;
	fma.rn.f32 	%f91, %f82, 0f41B504F5, %f66;
	mul.f32 	%f92, %f91, 0f3FA00000;
	selp.f32	%f51, %f92, 0f00000000, %p7;
	setp.le.f32	%p8, %f75, 0f3F4CCCCD;
	selp.u32	%r81, 1, 0, %p8;
	fma.rn.f32 	%f93, %f83, 0f41B504F5, %f67;
	mul.f32 	%f94, %f93, 0f3FA00000;
	selp.f32	%f53, %f94, 0f00000000, %p8;
	setp.le.f32	%p9, %f76, 0f3F4CCCCD;
	selp.u32	%r82, 1, 0, %p9;
	fma.rn.f32 	%f95, %f84, 0f41B504F5, %f68;
	mul.f32 	%f96, %f95, 0f3FA00000;
	selp.f32	%f55, %f96, 0f00000000, %p9;
	add.s32 	%r83, %r32, %r67;
	add.s32 	%r84, %r83, %r73;
	add.s32 	%r85, %r84, %r76;
	cvta.to.global.u64 	%rd32, %rd13;
	mul.wide.s32 	%rd33, %r85, 4;
	add.s64 	%rd34, %rd32, %rd33;
	// inline asm
	{  cvt.rn.f16.f32 %rs31, %f55;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f56, %rs31;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs29, %f53;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f54, %rs29;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs27, %f51;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f52, %rs27;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs25, %f49;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f50, %rs25;}

	// inline asm
	st.global.v4.f32 	[%rd34], {%f50, %f52, %f54, %f56};
	cvta.to.global.u64 	%rd35, %rd15;
	add.s64 	%rd36, %rd35, %rd33;
	cvt.rn.f32.s32	%f97, %r82;
	cvt.rn.f32.s32	%f98, %r81;
	cvt.rn.f32.s32	%f99, %r80;
	cvt.rn.f32.s32	%f100, %r79;
	st.global.v4.f32 	[%rd36], {%f100, %f99, %f98, %f97};
	cvta.to.global.u64 	%rd37, %rd14;
	mul.wide.s32 	%rd38, %r85, 2;
	add.s64 	%rd39, %rd37, %rd38;
	st.global.v4.u16 	[%rd39], {%rs25, %rs27, %rs29, %rs31};
	ld.global.nc.v4.f32 	{%f101, %f102, %f103, %f104}, [%rd29+2097152];
	ld.global.nc.v4.f32 	{%f109, %f110, %f111, %f112}, [%rd31+2097152];
	setp.le.f32	%p10, %f101, 0f3F4CCCCD;
	selp.u32	%r86, 1, 0, %p10;
	fma.rn.f32 	%f117, %f109, 0f41B504F5, %f65;
	mul.f32 	%f118, %f117, 0f3FA00000;
	selp.f32	%f57, %f118, 0f00000000, %p10;
	setp.le.f32	%p11, %f102, 0f3F4CCCCD;
	selp.u32	%r87, 1, 0, %p11;
	fma.rn.f32 	%f119, %f110, 0f41B504F5, %f66;
	mul.f32 	%f120, %f119, 0f3FA00000;
	selp.f32	%f59, %f120, 0f00000000, %p11;
	setp.le.f32	%p12, %f103, 0f3F4CCCCD;
	selp.u32	%r88, 1, 0, %p12;
	fma.rn.f32 	%f121, %f111, 0f41B504F5, %f67;
	mul.f32 	%f122, %f121, 0f3FA00000;
	selp.f32	%f61, %f122, 0f00000000, %p12;
	setp.le.f32	%p13, %f104, 0f3F4CCCCD;
	selp.u32	%r89, 1, 0, %p13;
	fma.rn.f32 	%f123, %f112, 0f41B504F5, %f68;
	mul.f32 	%f124, %f123, 0f3FA00000;
	selp.f32	%f63, %f124, 0f00000000, %p13;
	// inline asm
	{  cvt.rn.f16.f32 %rs39, %f63;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f64, %rs39;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs37, %f61;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f62, %rs37;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs35, %f59;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f60, %rs35;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs33, %f57;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f58, %rs33;}

	// inline asm
	st.global.v4.f32 	[%rd34+2097152], {%f58, %f60, %f62, %f64};
	cvt.rn.f32.s32	%f125, %r89;
	cvt.rn.f32.s32	%f126, %r88;
	cvt.rn.f32.s32	%f127, %r87;
	cvt.rn.f32.s32	%f128, %r86;
	st.global.v4.f32 	[%rd36+2097152], {%f128, %f127, %f126, %f125};
	st.global.v4.u16 	[%rd39+1048576], {%rs33, %rs35, %rs37, %rs39};
	bra.uni 	BB0_9;

BB0_2:
	setp.gt.s32	%p3, %r2, 511;
	@%p3 bra 	BB0_9;

	setp.lt.s32	%p4, %r1, 3917;
	shl.b32 	%r3, %r2, 2;
	shr.s32 	%r5, %r2, 31;
	shr.u32 	%r6, %r5, 23;
	add.s32 	%r7, %r2, %r6;
	and.b32  	%r8, %r7, 1073741312;
	sub.s32 	%r9, %r2, %r8;
	shl.b32 	%r4, %r9, 2;
	@%p4 bra 	BB0_6;
	bra.uni 	BB0_4;

BB0_6:
	add.s32 	%r11, %r1, -3072;
	mul.hi.s32 	%r12, %r11, 1299659135;
	shr.u32 	%r13, %r12, 31;
	shr.s32 	%r14, %r12, 8;
	add.s32 	%r15, %r14, %r13;
	mul.lo.s32 	%r16, %r15, 846;
	sub.s32 	%r17, %r11, %r16;
	mad.lo.s32 	%r18, %r1, 6144, %r3;
	add.s32 	%r19, %r18, -18874368;
	mul.wide.s32 	%rd21, %r19, 4;
	add.s64 	%rd22, %rd3, %rd21;
	ld.global.nc.v4.f32 	{%f37, %f38, %f39, %f40}, [%rd22];
	mad.lo.s32 	%r20, %r17, 6144, %r4;
	mul.wide.s32 	%rd23, %r20, 2;
	add.s64 	%rd24, %rd2, %rd23;
	// inline asm
	{  cvt.rn.f16.f32 %rs16, %f40;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs15, %f39;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs14, %f38;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs13, %f37;}

	// inline asm
	st.global.v4.u16 	[%rd24], {%rs13, %rs14, %rs15, %rs16};
	ld.global.nc.v4.f32 	{%f41, %f42, %f43, %f44}, [%rd22+8192];
	// inline asm
	{  cvt.rn.f16.f32 %rs20, %f44;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs19, %f43;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs18, %f42;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs17, %f41;}

	// inline asm
	st.global.v4.u16 	[%rd24+4096], {%rs17, %rs18, %rs19, %rs20};
	ld.global.nc.v4.f32 	{%f45, %f46, %f47, %f48}, [%rd22+16384];
	// inline asm
	{  cvt.rn.f16.f32 %rs24, %f48;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs23, %f47;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs22, %f46;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs21, %f45;}

	// inline asm
	st.global.v4.u16 	[%rd24+8192], {%rs21, %rs22, %rs23, %rs24};
	bra.uni 	BB0_9;

BB0_4:
	mul.wide.s32 	%rd19, %r3, 4;
	add.s64 	%rd4, %rd3, %rd19;
	ld.global.nc.v4.f32 	{%f9, %f10, %f11, %f12}, [%rd4+20766720];
	add.s32 	%r10, %r4, 5191680;
	mul.wide.s32 	%rd20, %r10, 2;
	add.s64 	%rd5, %rd2, %rd20;
	// inline asm
	{  cvt.rn.f16.f32 %rs4, %f12;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs3, %f11;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs2, %f10;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs1, %f9;}

	// inline asm
	st.global.v4.u16 	[%rd5], {%rs1, %rs2, %rs3, %rs4};
	ld.global.nc.v4.f32 	{%f13, %f14, %f15, %f16}, [%rd4+20774912];
	// inline asm
	{  cvt.rn.f16.f32 %rs8, %f16;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs7, %f15;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs6, %f14;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs5, %f13;}

	// inline asm
	st.global.v4.u16 	[%rd5+4096], {%rs5, %rs6, %rs7, %rs8};
	setp.gt.s32	%p5, %r2, 127;
	@%p5 bra 	BB0_9;

	ld.global.nc.v4.f32 	{%f21, %f22, %f23, %f24}, [%rd4+20783104];
	// inline asm
	{  cvt.rn.f16.f32 %rs12, %f24;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs11, %f23;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs10, %f22;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs9, %f21;}

	// inline asm
	st.global.v4.u16 	[%rd5+8192], {%rs9, %rs10, %rs11, %rs12};

BB0_9:
	ret;
}


