Implementation of both paraller & serial generation of Cyclic Redundancy Check (CRC) Code for given generator polynomial in Verilog
