ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccUquVci.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m0
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.syntax unified
  15              		.file	"CapSense_1_SenseClk.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.CapSense_1_SenseClk_StartEx,"ax",%progbits
  20              		.align	2
  21              		.global	CapSense_1_SenseClk_StartEx
  22              		.code	16
  23              		.thumb_func
  24              		.type	CapSense_1_SenseClk_StartEx, %function
  25              	CapSense_1_SenseClk_StartEx:
  26              	.LFB0:
  27              		.file 1 "Generated_Source\\PSoC4\\CapSense_1_SenseClk.c"
   1:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** /*******************************************************************************
   2:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** * File Name: CapSense_1_SenseClk.c
   3:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** * Version 2.20
   4:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** *
   5:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** *  Description:
   6:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** *   Provides system API for the clocking, interrupts and watchdog timer.
   7:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** *
   8:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** *  Note:
   9:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** *   Documentation of the API's in this file is located in the
  10:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** *   System Reference Guide provided with PSoC Creator.
  11:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** *
  12:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** ********************************************************************************
  13:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** * Copyright 2008-2012, Cypress Semiconductor Corporation.  All rights reserved.
  14:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** * You may use this file only in accordance with the license, terms, conditions,
  15:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** * disclaimers, and limitations in the end user license agreement accompanying
  16:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** * the software package with which this file was provided.
  17:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** *******************************************************************************/
  18:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** 
  19:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** #include <cydevice_trm.h>
  20:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** #include "CapSense_1_SenseClk.h"
  21:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** 
  22:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** #if defined CYREG_PERI_DIV_CMD
  23:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** 
  24:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** /*******************************************************************************
  25:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** * Function Name: CapSense_1_SenseClk_StartEx
  26:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** ********************************************************************************
  27:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** *
  28:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** * Summary:
  29:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** *  Starts the clock, aligned to the specified running clock.
  30:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** *
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccUquVci.s 			page 2


  31:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** * Parameters:
  32:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** *  alignClkDiv:  The divider to which phase alignment is performed when the
  33:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** *    clock is started.
  34:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** *
  35:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** * Returns:
  36:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** *  None
  37:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** *
  38:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** *******************************************************************************/
  39:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** void CapSense_1_SenseClk_StartEx(uint32 alignClkDiv)
  40:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** {
  28              		.loc 1 40 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 1, uses_anonymous_args = 0
  32 0000 80B5     		push	{r7, lr}
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 7, -8
  35              		.cfi_offset 14, -4
  36 0002 82B0     		sub	sp, sp, #8
  37              		.cfi_def_cfa_offset 16
  38 0004 00AF     		add	r7, sp, #0
  39              		.cfi_def_cfa_register 7
  40 0006 7860     		str	r0, [r7, #4]
  41:Generated_Source\PSoC4/CapSense_1_SenseClk.c ****     /* Make sure any previous start command has finished. */
  42:Generated_Source\PSoC4/CapSense_1_SenseClk.c ****     while((CapSense_1_SenseClk_CMD_REG & CapSense_1_SenseClk_CMD_ENABLE_MASK) != 0u)
  41              		.loc 1 42 0
  42 0008 C046     		nop
  43              	.L2:
  44              		.loc 1 42 0 is_stmt 0 discriminator 1
  45 000a 074B     		ldr	r3, .L3
  46 000c 1B68     		ldr	r3, [r3]
  47 000e 002B     		cmp	r3, #0
  48 0010 FBDB     		blt	.L2
  43:Generated_Source\PSoC4/CapSense_1_SenseClk.c ****     {
  44:Generated_Source\PSoC4/CapSense_1_SenseClk.c ****     }
  45:Generated_Source\PSoC4/CapSense_1_SenseClk.c ****     
  46:Generated_Source\PSoC4/CapSense_1_SenseClk.c ****     /* Specify the target divider and it's alignment divider, and enable. */
  47:Generated_Source\PSoC4/CapSense_1_SenseClk.c ****     CapSense_1_SenseClk_CMD_REG =
  49              		.loc 1 47 0 is_stmt 1
  50 0012 054B     		ldr	r3, .L3
  48:Generated_Source\PSoC4/CapSense_1_SenseClk.c ****         ((uint32)CapSense_1_SenseClk__DIV_ID << CapSense_1_SenseClk_CMD_DIV_SHIFT)|
  49:Generated_Source\PSoC4/CapSense_1_SenseClk.c ****         (alignClkDiv << CapSense_1_SenseClk_CMD_PA_DIV_SHIFT) |
  51              		.loc 1 49 0
  52 0014 7A68     		ldr	r2, [r7, #4]
  53 0016 1202     		lsls	r2, r2, #8
  54 0018 0449     		ldr	r1, .L3+4
  55 001a 0A43     		orrs	r2, r1
  47:Generated_Source\PSoC4/CapSense_1_SenseClk.c ****         ((uint32)CapSense_1_SenseClk__DIV_ID << CapSense_1_SenseClk_CMD_DIV_SHIFT)|
  56              		.loc 1 47 0
  57 001c 1A60     		str	r2, [r3]
  50:Generated_Source\PSoC4/CapSense_1_SenseClk.c ****         (uint32)CapSense_1_SenseClk_CMD_ENABLE_MASK;
  51:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** }
  58              		.loc 1 51 0
  59 001e C046     		nop
  60 0020 BD46     		mov	sp, r7
  61 0022 02B0     		add	sp, sp, #8
  62              		@ sp needed
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccUquVci.s 			page 3


  63 0024 80BD     		pop	{r7, pc}
  64              	.L4:
  65 0026 C046     		.align	2
  66              	.L3:
  67 0028 00000140 		.word	1073807360
  68 002c 41000080 		.word	-2147483583
  69              		.cfi_endproc
  70              	.LFE0:
  71              		.size	CapSense_1_SenseClk_StartEx, .-CapSense_1_SenseClk_StartEx
  72              		.section	.text.CapSense_1_SenseClk_Stop,"ax",%progbits
  73              		.align	2
  74              		.global	CapSense_1_SenseClk_Stop
  75              		.code	16
  76              		.thumb_func
  77              		.type	CapSense_1_SenseClk_Stop, %function
  78              	CapSense_1_SenseClk_Stop:
  79              	.LFB1:
  52:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** 
  53:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** #else
  54:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** 
  55:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** /*******************************************************************************
  56:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** * Function Name: CapSense_1_SenseClk_Start
  57:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** ********************************************************************************
  58:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** *
  59:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** * Summary:
  60:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** *  Starts the clock.
  61:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** *
  62:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** * Parameters:
  63:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** *  None
  64:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** *
  65:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** * Returns:
  66:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** *  None
  67:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** *
  68:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** *******************************************************************************/
  69:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** 
  70:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** void CapSense_1_SenseClk_Start(void)
  71:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** {
  72:Generated_Source\PSoC4/CapSense_1_SenseClk.c ****     /* Set the bit to enable the clock. */
  73:Generated_Source\PSoC4/CapSense_1_SenseClk.c ****     CapSense_1_SenseClk_ENABLE_REG |= CapSense_1_SenseClk__ENABLE_MASK;
  74:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** }
  75:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** 
  76:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** #endif /* CYREG_PERI_DIV_CMD */
  77:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** 
  78:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** 
  79:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** /*******************************************************************************
  80:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** * Function Name: CapSense_1_SenseClk_Stop
  81:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** ********************************************************************************
  82:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** *
  83:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** * Summary:
  84:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** *  Stops the clock and returns immediately. This API does not require the
  85:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** *  source clock to be running but may return before the hardware is actually
  86:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** *  disabled.
  87:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** *
  88:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** * Parameters:
  89:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** *  None
  90:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** *
  91:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** * Returns:
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccUquVci.s 			page 4


  92:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** *  None
  93:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** *
  94:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** *******************************************************************************/
  95:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** void CapSense_1_SenseClk_Stop(void)
  96:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** {
  80              		.loc 1 96 0
  81              		.cfi_startproc
  82              		@ args = 0, pretend = 0, frame = 0
  83              		@ frame_needed = 1, uses_anonymous_args = 0
  84 0000 80B5     		push	{r7, lr}
  85              		.cfi_def_cfa_offset 8
  86              		.cfi_offset 7, -8
  87              		.cfi_offset 14, -4
  88 0002 00AF     		add	r7, sp, #0
  89              		.cfi_def_cfa_register 7
  97:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** #if defined CYREG_PERI_DIV_CMD
  98:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** 
  99:Generated_Source\PSoC4/CapSense_1_SenseClk.c ****     /* Make sure any previous start command has finished. */
 100:Generated_Source\PSoC4/CapSense_1_SenseClk.c ****     while((CapSense_1_SenseClk_CMD_REG & CapSense_1_SenseClk_CMD_ENABLE_MASK) != 0u)
  90              		.loc 1 100 0
  91 0004 C046     		nop
  92              	.L6:
  93              		.loc 1 100 0 is_stmt 0 discriminator 1
  94 0006 054B     		ldr	r3, .L7
  95 0008 1B68     		ldr	r3, [r3]
  96 000a 002B     		cmp	r3, #0
  97 000c FBDB     		blt	.L6
 101:Generated_Source\PSoC4/CapSense_1_SenseClk.c ****     {
 102:Generated_Source\PSoC4/CapSense_1_SenseClk.c ****     }
 103:Generated_Source\PSoC4/CapSense_1_SenseClk.c ****     
 104:Generated_Source\PSoC4/CapSense_1_SenseClk.c ****     /* Specify the target divider and it's alignment divider, and disable. */
 105:Generated_Source\PSoC4/CapSense_1_SenseClk.c ****     CapSense_1_SenseClk_CMD_REG =
  98              		.loc 1 105 0 is_stmt 1
  99 000e 034B     		ldr	r3, .L7
 100 0010 034A     		ldr	r2, .L7+4
 101 0012 1A60     		str	r2, [r3]
 106:Generated_Source\PSoC4/CapSense_1_SenseClk.c ****         ((uint32)CapSense_1_SenseClk__DIV_ID << CapSense_1_SenseClk_CMD_DIV_SHIFT)|
 107:Generated_Source\PSoC4/CapSense_1_SenseClk.c ****         ((uint32)CapSense_1_SenseClk_CMD_DISABLE_MASK);
 108:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** 
 109:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** #else
 110:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** 
 111:Generated_Source\PSoC4/CapSense_1_SenseClk.c ****     /* Clear the bit to disable the clock. */
 112:Generated_Source\PSoC4/CapSense_1_SenseClk.c ****     CapSense_1_SenseClk_ENABLE_REG &= (uint32)(~CapSense_1_SenseClk__ENABLE_MASK);
 113:Generated_Source\PSoC4/CapSense_1_SenseClk.c ****     
 114:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** #endif /* CYREG_PERI_DIV_CMD */
 115:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** }
 102              		.loc 1 115 0
 103 0014 C046     		nop
 104 0016 BD46     		mov	sp, r7
 105              		@ sp needed
 106 0018 80BD     		pop	{r7, pc}
 107              	.L8:
 108 001a C046     		.align	2
 109              	.L7:
 110 001c 00000140 		.word	1073807360
 111 0020 41000040 		.word	1073741889
 112              		.cfi_endproc
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccUquVci.s 			page 5


 113              	.LFE1:
 114              		.size	CapSense_1_SenseClk_Stop, .-CapSense_1_SenseClk_Stop
 115              		.section	.text.CapSense_1_SenseClk_SetFractionalDividerRegister,"ax",%progbits
 116              		.align	2
 117              		.global	CapSense_1_SenseClk_SetFractionalDividerRegister
 118              		.code	16
 119              		.thumb_func
 120              		.type	CapSense_1_SenseClk_SetFractionalDividerRegister, %function
 121              	CapSense_1_SenseClk_SetFractionalDividerRegister:
 122              	.LFB2:
 116:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** 
 117:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** 
 118:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** /*******************************************************************************
 119:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** * Function Name: CapSense_1_SenseClk_SetFractionalDividerRegister
 120:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** ********************************************************************************
 121:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** *
 122:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** * Summary:
 123:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** *  Modifies the clock divider and the fractional divider.
 124:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** *
 125:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** * Parameters:
 126:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** *  clkDivider:  Divider register value (0-65535). This value is NOT the
 127:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** *    divider; the clock hardware divides by clkDivider plus one. For example,
 128:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** *    to divide the clock by 2, this parameter should be set to 1.
 129:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** *  fracDivider:  Fractional Divider register value (0-31).
 130:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** * Returns:
 131:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** *  None
 132:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** *
 133:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** *******************************************************************************/
 134:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** void CapSense_1_SenseClk_SetFractionalDividerRegister(uint16 clkDivider, uint8 clkFractional)
 135:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** {
 123              		.loc 1 135 0
 124              		.cfi_startproc
 125              		@ args = 0, pretend = 0, frame = 16
 126              		@ frame_needed = 1, uses_anonymous_args = 0
 127 0000 80B5     		push	{r7, lr}
 128              		.cfi_def_cfa_offset 8
 129              		.cfi_offset 7, -8
 130              		.cfi_offset 14, -4
 131 0002 84B0     		sub	sp, sp, #16
 132              		.cfi_def_cfa_offset 24
 133 0004 00AF     		add	r7, sp, #0
 134              		.cfi_def_cfa_register 7
 135 0006 0200     		movs	r2, r0
 136 0008 BB1D     		adds	r3, r7, #6
 137 000a 1A80     		strh	r2, [r3]
 138 000c 7B1D     		adds	r3, r7, #5
 139 000e 0A1C     		adds	r2, r1, #0
 140 0010 1A70     		strb	r2, [r3]
 136:Generated_Source\PSoC4/CapSense_1_SenseClk.c ****     uint32 maskVal;
 137:Generated_Source\PSoC4/CapSense_1_SenseClk.c ****     uint32 regVal;
 138:Generated_Source\PSoC4/CapSense_1_SenseClk.c ****     
 139:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** #if defined (CapSense_1_SenseClk__FRAC_MASK) || defined (CYREG_PERI_DIV_CMD)
 140:Generated_Source\PSoC4/CapSense_1_SenseClk.c ****     
 141:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** 	/* get all but divider bits */
 142:Generated_Source\PSoC4/CapSense_1_SenseClk.c ****     maskVal = CapSense_1_SenseClk_DIV_REG & 
 141              		.loc 1 142 0
 142 0012 0C4B     		ldr	r3, .L10
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccUquVci.s 			page 6


 143 0014 1B68     		ldr	r3, [r3]
 144 0016 0722     		movs	r2, #7
 145 0018 1340     		ands	r3, r2
 146 001a FB60     		str	r3, [r7, #12]
 143:Generated_Source\PSoC4/CapSense_1_SenseClk.c ****                     (uint32)(~(uint32)(CapSense_1_SenseClk_DIV_INT_MASK | CapSense_1_SenseClk_DIV_F
 144:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** 	/* combine mask and new divider vals into 32-bit value */
 145:Generated_Source\PSoC4/CapSense_1_SenseClk.c ****     regVal = maskVal |
 146:Generated_Source\PSoC4/CapSense_1_SenseClk.c ****         ((uint32)((uint32)clkDivider <<  CapSense_1_SenseClk_DIV_INT_SHIFT) & CapSense_1_SenseClk_D
 147              		.loc 1 146 0
 148 001c BB1D     		adds	r3, r7, #6
 149 001e 1B88     		ldrh	r3, [r3]
 150 0020 1A02     		lsls	r2, r3, #8
 145:Generated_Source\PSoC4/CapSense_1_SenseClk.c ****         ((uint32)((uint32)clkDivider <<  CapSense_1_SenseClk_DIV_INT_SHIFT) & CapSense_1_SenseClk_D
 151              		.loc 1 145 0
 152 0022 FB68     		ldr	r3, [r7, #12]
 153 0024 1A43     		orrs	r2, r3
 147:Generated_Source\PSoC4/CapSense_1_SenseClk.c ****         ((uint32)((uint32)clkFractional << CapSense_1_SenseClk_DIV_FRAC_SHIFT) & CapSense_1_SenseCl
 154              		.loc 1 147 0
 155 0026 7B1D     		adds	r3, r7, #5
 156 0028 1B78     		ldrb	r3, [r3]
 157 002a DB00     		lsls	r3, r3, #3
 158 002c FF21     		movs	r1, #255
 159 002e 0B40     		ands	r3, r1
 145:Generated_Source\PSoC4/CapSense_1_SenseClk.c ****         ((uint32)((uint32)clkDivider <<  CapSense_1_SenseClk_DIV_INT_SHIFT) & CapSense_1_SenseClk_D
 160              		.loc 1 145 0
 161 0030 1343     		orrs	r3, r2
 162 0032 BB60     		str	r3, [r7, #8]
 148:Generated_Source\PSoC4/CapSense_1_SenseClk.c ****     
 149:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** #else
 150:Generated_Source\PSoC4/CapSense_1_SenseClk.c ****     /* get all but integer divider bits */
 151:Generated_Source\PSoC4/CapSense_1_SenseClk.c ****     maskVal = CapSense_1_SenseClk_DIV_REG & (uint32)(~(uint32)CapSense_1_SenseClk__DIVIDER_MASK);
 152:Generated_Source\PSoC4/CapSense_1_SenseClk.c ****     /* combine mask and new divider val into 32-bit value */
 153:Generated_Source\PSoC4/CapSense_1_SenseClk.c ****     regVal = clkDivider | maskVal;
 154:Generated_Source\PSoC4/CapSense_1_SenseClk.c ****     
 155:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** #endif /* CapSense_1_SenseClk__FRAC_MASK || CYREG_PERI_DIV_CMD */
 156:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** 
 157:Generated_Source\PSoC4/CapSense_1_SenseClk.c ****     CapSense_1_SenseClk_DIV_REG = regVal;
 163              		.loc 1 157 0
 164 0034 034B     		ldr	r3, .L10
 165 0036 BA68     		ldr	r2, [r7, #8]
 166 0038 1A60     		str	r2, [r3]
 158:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** }
 167              		.loc 1 158 0
 168 003a C046     		nop
 169 003c BD46     		mov	sp, r7
 170 003e 04B0     		add	sp, sp, #16
 171              		@ sp needed
 172 0040 80BD     		pop	{r7, pc}
 173              	.L11:
 174 0042 C046     		.align	2
 175              	.L10:
 176 0044 04030140 		.word	1073808132
 177              		.cfi_endproc
 178              	.LFE2:
 179              		.size	CapSense_1_SenseClk_SetFractionalDividerRegister, .-CapSense_1_SenseClk_SetFractionalDivider
 180              		.section	.text.CapSense_1_SenseClk_GetDividerRegister,"ax",%progbits
 181              		.align	2
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccUquVci.s 			page 7


 182              		.global	CapSense_1_SenseClk_GetDividerRegister
 183              		.code	16
 184              		.thumb_func
 185              		.type	CapSense_1_SenseClk_GetDividerRegister, %function
 186              	CapSense_1_SenseClk_GetDividerRegister:
 187              	.LFB3:
 159:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** 
 160:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** 
 161:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** /*******************************************************************************
 162:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** * Function Name: CapSense_1_SenseClk_GetDividerRegister
 163:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** ********************************************************************************
 164:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** *
 165:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** * Summary:
 166:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** *  Gets the clock divider register value.
 167:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** *
 168:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** * Parameters:
 169:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** *  None
 170:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** *
 171:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** * Returns:
 172:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** *  Divide value of the clock minus 1. For example, if the clock is set to
 173:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** *  divide by 2, the return value will be 1.
 174:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** *
 175:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** *******************************************************************************/
 176:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** uint16 CapSense_1_SenseClk_GetDividerRegister(void)
 177:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** {
 188              		.loc 1 177 0
 189              		.cfi_startproc
 190              		@ args = 0, pretend = 0, frame = 0
 191              		@ frame_needed = 1, uses_anonymous_args = 0
 192 0000 80B5     		push	{r7, lr}
 193              		.cfi_def_cfa_offset 8
 194              		.cfi_offset 7, -8
 195              		.cfi_offset 14, -4
 196 0002 00AF     		add	r7, sp, #0
 197              		.cfi_def_cfa_register 7
 178:Generated_Source\PSoC4/CapSense_1_SenseClk.c ****     return (uint16)((CapSense_1_SenseClk_DIV_REG & CapSense_1_SenseClk_DIV_INT_MASK)
 198              		.loc 1 178 0
 199 0004 044B     		ldr	r3, .L14
 200 0006 1B68     		ldr	r3, [r3]
 201 0008 FF22     		movs	r2, #255
 202 000a 9343     		bics	r3, r2
 179:Generated_Source\PSoC4/CapSense_1_SenseClk.c ****         >> CapSense_1_SenseClk_DIV_INT_SHIFT);
 203              		.loc 1 179 0
 204 000c 1B0A     		lsrs	r3, r3, #8
 178:Generated_Source\PSoC4/CapSense_1_SenseClk.c ****     return (uint16)((CapSense_1_SenseClk_DIV_REG & CapSense_1_SenseClk_DIV_INT_MASK)
 205              		.loc 1 178 0
 206 000e 9BB2     		uxth	r3, r3
 180:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** }
 207              		.loc 1 180 0
 208 0010 1800     		movs	r0, r3
 209 0012 BD46     		mov	sp, r7
 210              		@ sp needed
 211 0014 80BD     		pop	{r7, pc}
 212              	.L15:
 213 0016 C046     		.align	2
 214              	.L14:
 215 0018 04030140 		.word	1073808132
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccUquVci.s 			page 8


 216              		.cfi_endproc
 217              	.LFE3:
 218              		.size	CapSense_1_SenseClk_GetDividerRegister, .-CapSense_1_SenseClk_GetDividerRegister
 219              		.section	.text.CapSense_1_SenseClk_GetFractionalDividerRegister,"ax",%progbits
 220              		.align	2
 221              		.global	CapSense_1_SenseClk_GetFractionalDividerRegister
 222              		.code	16
 223              		.thumb_func
 224              		.type	CapSense_1_SenseClk_GetFractionalDividerRegister, %function
 225              	CapSense_1_SenseClk_GetFractionalDividerRegister:
 226              	.LFB4:
 181:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** 
 182:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** 
 183:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** /*******************************************************************************
 184:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** * Function Name: CapSense_1_SenseClk_GetFractionalDividerRegister
 185:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** ********************************************************************************
 186:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** *
 187:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** * Summary:
 188:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** *  Gets the clock fractional divider register value.
 189:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** *
 190:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** * Parameters:
 191:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** *  None
 192:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** *
 193:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** * Returns:
 194:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** *  Fractional Divide value of the clock
 195:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** *  0 if the fractional divider is not in use.
 196:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** *
 197:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** *******************************************************************************/
 198:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** uint8 CapSense_1_SenseClk_GetFractionalDividerRegister(void)
 199:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** {
 227              		.loc 1 199 0
 228              		.cfi_startproc
 229              		@ args = 0, pretend = 0, frame = 0
 230              		@ frame_needed = 1, uses_anonymous_args = 0
 231 0000 80B5     		push	{r7, lr}
 232              		.cfi_def_cfa_offset 8
 233              		.cfi_offset 7, -8
 234              		.cfi_offset 14, -4
 235 0002 00AF     		add	r7, sp, #0
 236              		.cfi_def_cfa_register 7
 200:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** #if defined (CapSense_1_SenseClk__FRAC_MASK)
 201:Generated_Source\PSoC4/CapSense_1_SenseClk.c ****     /* return fractional divider bits */
 202:Generated_Source\PSoC4/CapSense_1_SenseClk.c ****     return (uint8)((CapSense_1_SenseClk_DIV_REG & CapSense_1_SenseClk_DIV_FRAC_MASK)
 203:Generated_Source\PSoC4/CapSense_1_SenseClk.c ****         >> CapSense_1_SenseClk_DIV_FRAC_SHIFT);
 204:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** #else
 205:Generated_Source\PSoC4/CapSense_1_SenseClk.c ****     return 0u;
 237              		.loc 1 205 0
 238 0004 0023     		movs	r3, #0
 206:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** #endif /* CapSense_1_SenseClk__FRAC_MASK */
 207:Generated_Source\PSoC4/CapSense_1_SenseClk.c **** }
 239              		.loc 1 207 0
 240 0006 1800     		movs	r0, r3
 241 0008 BD46     		mov	sp, r7
 242              		@ sp needed
 243 000a 80BD     		pop	{r7, pc}
 244              		.cfi_endproc
 245              	.LFE4:
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccUquVci.s 			page 9


 246              		.size	CapSense_1_SenseClk_GetFractionalDividerRegister, .-CapSense_1_SenseClk_GetFractionalDivider
 247              		.text
 248              	.Letext0:
 249              		.file 2 "Generated_Source\\PSoC4/cytypes.h"
 250              		.section	.debug_info,"",%progbits
 251              	.Ldebug_info0:
 252 0000 5F010000 		.4byte	0x15f
 253 0004 0400     		.2byte	0x4
 254 0006 00000000 		.4byte	.Ldebug_abbrev0
 255 000a 04       		.byte	0x4
 256 000b 01       		.uleb128 0x1
 257 000c F8000000 		.4byte	.LASF25
 258 0010 0C       		.byte	0xc
 259 0011 63000000 		.4byte	.LASF26
 260 0015 06000000 		.4byte	.LASF27
 261 0019 00000000 		.4byte	.Ldebug_ranges0+0
 262 001d 00000000 		.4byte	0
 263 0021 00000000 		.4byte	.Ldebug_line0
 264 0025 02       		.uleb128 0x2
 265 0026 01       		.byte	0x1
 266 0027 06       		.byte	0x6
 267 0028 7D020000 		.4byte	.LASF0
 268 002c 02       		.uleb128 0x2
 269 002d 01       		.byte	0x1
 270 002e 08       		.byte	0x8
 271 002f C5000000 		.4byte	.LASF1
 272 0033 02       		.uleb128 0x2
 273 0034 02       		.byte	0x2
 274 0035 05       		.byte	0x5
 275 0036 64020000 		.4byte	.LASF2
 276 003a 02       		.uleb128 0x2
 277 003b 02       		.byte	0x2
 278 003c 07       		.byte	0x7
 279 003d E5000000 		.4byte	.LASF3
 280 0041 02       		.uleb128 0x2
 281 0042 04       		.byte	0x4
 282 0043 05       		.byte	0x5
 283 0044 74020000 		.4byte	.LASF4
 284 0048 02       		.uleb128 0x2
 285 0049 04       		.byte	0x4
 286 004a 07       		.byte	0x7
 287 004b D3000000 		.4byte	.LASF5
 288 004f 02       		.uleb128 0x2
 289 0050 08       		.byte	0x8
 290 0051 05       		.byte	0x5
 291 0052 51020000 		.4byte	.LASF6
 292 0056 02       		.uleb128 0x2
 293 0057 08       		.byte	0x8
 294 0058 07       		.byte	0x7
 295 0059 09020000 		.4byte	.LASF7
 296 005d 03       		.uleb128 0x3
 297 005e 04       		.byte	0x4
 298 005f 05       		.byte	0x5
 299 0060 696E7400 		.ascii	"int\000"
 300 0064 02       		.uleb128 0x2
 301 0065 04       		.byte	0x4
 302 0066 07       		.byte	0x7
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccUquVci.s 			page 10


 303 0067 FC010000 		.4byte	.LASF8
 304 006b 04       		.uleb128 0x4
 305 006c 6E020000 		.4byte	.LASF9
 306 0070 02       		.byte	0x2
 307 0071 E601     		.2byte	0x1e6
 308 0073 2C000000 		.4byte	0x2c
 309 0077 04       		.uleb128 0x4
 310 0078 EE010000 		.4byte	.LASF10
 311 007c 02       		.byte	0x2
 312 007d E701     		.2byte	0x1e7
 313 007f 3A000000 		.4byte	0x3a
 314 0083 04       		.uleb128 0x4
 315 0084 F5010000 		.4byte	.LASF11
 316 0088 02       		.byte	0x2
 317 0089 E801     		.2byte	0x1e8
 318 008b 48000000 		.4byte	0x48
 319 008f 02       		.uleb128 0x2
 320 0090 04       		.byte	0x4
 321 0091 04       		.byte	0x4
 322 0092 BF000000 		.4byte	.LASF12
 323 0096 02       		.uleb128 0x2
 324 0097 08       		.byte	0x8
 325 0098 04       		.byte	0x4
 326 0099 B1010000 		.4byte	.LASF13
 327 009d 02       		.uleb128 0x2
 328 009e 01       		.byte	0x1
 329 009f 08       		.byte	0x8
 330 00a0 5F020000 		.4byte	.LASF14
 331 00a4 04       		.uleb128 0x4
 332 00a5 00000000 		.4byte	.LASF15
 333 00a9 02       		.byte	0x2
 334 00aa 9202     		.2byte	0x292
 335 00ac B0000000 		.4byte	0xb0
 336 00b0 05       		.uleb128 0x5
 337 00b1 83000000 		.4byte	0x83
 338 00b5 06       		.uleb128 0x6
 339 00b6 B8010000 		.4byte	.LASF16
 340 00ba 01       		.byte	0x1
 341 00bb 27       		.byte	0x27
 342 00bc 00000000 		.4byte	.LFB0
 343 00c0 30000000 		.4byte	.LFE0-.LFB0
 344 00c4 01       		.uleb128 0x1
 345 00c5 9C       		.byte	0x9c
 346 00c6 D9000000 		.4byte	0xd9
 347 00ca 07       		.uleb128 0x7
 348 00cb D4010000 		.4byte	.LASF18
 349 00cf 01       		.byte	0x1
 350 00d0 27       		.byte	0x27
 351 00d1 83000000 		.4byte	0x83
 352 00d5 02       		.uleb128 0x2
 353 00d6 91       		.byte	0x91
 354 00d7 74       		.sleb128 -12
 355 00d8 00       		.byte	0
 356 00d9 08       		.uleb128 0x8
 357 00da 8D010000 		.4byte	.LASF28
 358 00de 01       		.byte	0x1
 359 00df 5F       		.byte	0x5f
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccUquVci.s 			page 11


 360 00e0 00000000 		.4byte	.LFB1
 361 00e4 24000000 		.4byte	.LFE1-.LFB1
 362 00e8 01       		.uleb128 0x1
 363 00e9 9C       		.byte	0x9c
 364 00ea 06       		.uleb128 0x6
 365 00eb 89020000 		.4byte	.LASF17
 366 00ef 01       		.byte	0x1
 367 00f0 86       		.byte	0x86
 368 00f1 00000000 		.4byte	.LFB2
 369 00f5 48000000 		.4byte	.LFE2-.LFB2
 370 00f9 01       		.uleb128 0x1
 371 00fa 9C       		.byte	0x9c
 372 00fb 38010000 		.4byte	0x138
 373 00ff 07       		.uleb128 0x7
 374 0100 A6010000 		.4byte	.LASF19
 375 0104 01       		.byte	0x1
 376 0105 86       		.byte	0x86
 377 0106 77000000 		.4byte	0x77
 378 010a 02       		.uleb128 0x2
 379 010b 91       		.byte	0x91
 380 010c 6E       		.sleb128 -18
 381 010d 07       		.uleb128 0x7
 382 010e E0010000 		.4byte	.LASF20
 383 0112 01       		.byte	0x1
 384 0113 86       		.byte	0x86
 385 0114 6B000000 		.4byte	0x6b
 386 0118 02       		.uleb128 0x2
 387 0119 91       		.byte	0x91
 388 011a 6D       		.sleb128 -19
 389 011b 09       		.uleb128 0x9
 390 011c 90000000 		.4byte	.LASF21
 391 0120 01       		.byte	0x1
 392 0121 88       		.byte	0x88
 393 0122 83000000 		.4byte	0x83
 394 0126 02       		.uleb128 0x2
 395 0127 91       		.byte	0x91
 396 0128 74       		.sleb128 -12
 397 0129 09       		.uleb128 0x9
 398 012a 86010000 		.4byte	.LASF22
 399 012e 01       		.byte	0x1
 400 012f 89       		.byte	0x89
 401 0130 83000000 		.4byte	0x83
 402 0134 02       		.uleb128 0x2
 403 0135 91       		.byte	0x91
 404 0136 70       		.sleb128 -16
 405 0137 00       		.byte	0
 406 0138 0A       		.uleb128 0xa
 407 0139 98000000 		.4byte	.LASF23
 408 013d 01       		.byte	0x1
 409 013e B0       		.byte	0xb0
 410 013f 77000000 		.4byte	0x77
 411 0143 00000000 		.4byte	.LFB3
 412 0147 1C000000 		.4byte	.LFE3-.LFB3
 413 014b 01       		.uleb128 0x1
 414 014c 9C       		.byte	0x9c
 415 014d 0A       		.uleb128 0xa
 416 014e 20020000 		.4byte	.LASF24
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccUquVci.s 			page 12


 417 0152 01       		.byte	0x1
 418 0153 C6       		.byte	0xc6
 419 0154 6B000000 		.4byte	0x6b
 420 0158 00000000 		.4byte	.LFB4
 421 015c 0C000000 		.4byte	.LFE4-.LFB4
 422 0160 01       		.uleb128 0x1
 423 0161 9C       		.byte	0x9c
 424 0162 00       		.byte	0
 425              		.section	.debug_abbrev,"",%progbits
 426              	.Ldebug_abbrev0:
 427 0000 01       		.uleb128 0x1
 428 0001 11       		.uleb128 0x11
 429 0002 01       		.byte	0x1
 430 0003 25       		.uleb128 0x25
 431 0004 0E       		.uleb128 0xe
 432 0005 13       		.uleb128 0x13
 433 0006 0B       		.uleb128 0xb
 434 0007 03       		.uleb128 0x3
 435 0008 0E       		.uleb128 0xe
 436 0009 1B       		.uleb128 0x1b
 437 000a 0E       		.uleb128 0xe
 438 000b 55       		.uleb128 0x55
 439 000c 17       		.uleb128 0x17
 440 000d 11       		.uleb128 0x11
 441 000e 01       		.uleb128 0x1
 442 000f 10       		.uleb128 0x10
 443 0010 17       		.uleb128 0x17
 444 0011 00       		.byte	0
 445 0012 00       		.byte	0
 446 0013 02       		.uleb128 0x2
 447 0014 24       		.uleb128 0x24
 448 0015 00       		.byte	0
 449 0016 0B       		.uleb128 0xb
 450 0017 0B       		.uleb128 0xb
 451 0018 3E       		.uleb128 0x3e
 452 0019 0B       		.uleb128 0xb
 453 001a 03       		.uleb128 0x3
 454 001b 0E       		.uleb128 0xe
 455 001c 00       		.byte	0
 456 001d 00       		.byte	0
 457 001e 03       		.uleb128 0x3
 458 001f 24       		.uleb128 0x24
 459 0020 00       		.byte	0
 460 0021 0B       		.uleb128 0xb
 461 0022 0B       		.uleb128 0xb
 462 0023 3E       		.uleb128 0x3e
 463 0024 0B       		.uleb128 0xb
 464 0025 03       		.uleb128 0x3
 465 0026 08       		.uleb128 0x8
 466 0027 00       		.byte	0
 467 0028 00       		.byte	0
 468 0029 04       		.uleb128 0x4
 469 002a 16       		.uleb128 0x16
 470 002b 00       		.byte	0
 471 002c 03       		.uleb128 0x3
 472 002d 0E       		.uleb128 0xe
 473 002e 3A       		.uleb128 0x3a
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccUquVci.s 			page 13


 474 002f 0B       		.uleb128 0xb
 475 0030 3B       		.uleb128 0x3b
 476 0031 05       		.uleb128 0x5
 477 0032 49       		.uleb128 0x49
 478 0033 13       		.uleb128 0x13
 479 0034 00       		.byte	0
 480 0035 00       		.byte	0
 481 0036 05       		.uleb128 0x5
 482 0037 35       		.uleb128 0x35
 483 0038 00       		.byte	0
 484 0039 49       		.uleb128 0x49
 485 003a 13       		.uleb128 0x13
 486 003b 00       		.byte	0
 487 003c 00       		.byte	0
 488 003d 06       		.uleb128 0x6
 489 003e 2E       		.uleb128 0x2e
 490 003f 01       		.byte	0x1
 491 0040 3F       		.uleb128 0x3f
 492 0041 19       		.uleb128 0x19
 493 0042 03       		.uleb128 0x3
 494 0043 0E       		.uleb128 0xe
 495 0044 3A       		.uleb128 0x3a
 496 0045 0B       		.uleb128 0xb
 497 0046 3B       		.uleb128 0x3b
 498 0047 0B       		.uleb128 0xb
 499 0048 27       		.uleb128 0x27
 500 0049 19       		.uleb128 0x19
 501 004a 11       		.uleb128 0x11
 502 004b 01       		.uleb128 0x1
 503 004c 12       		.uleb128 0x12
 504 004d 06       		.uleb128 0x6
 505 004e 40       		.uleb128 0x40
 506 004f 18       		.uleb128 0x18
 507 0050 9742     		.uleb128 0x2117
 508 0052 19       		.uleb128 0x19
 509 0053 01       		.uleb128 0x1
 510 0054 13       		.uleb128 0x13
 511 0055 00       		.byte	0
 512 0056 00       		.byte	0
 513 0057 07       		.uleb128 0x7
 514 0058 05       		.uleb128 0x5
 515 0059 00       		.byte	0
 516 005a 03       		.uleb128 0x3
 517 005b 0E       		.uleb128 0xe
 518 005c 3A       		.uleb128 0x3a
 519 005d 0B       		.uleb128 0xb
 520 005e 3B       		.uleb128 0x3b
 521 005f 0B       		.uleb128 0xb
 522 0060 49       		.uleb128 0x49
 523 0061 13       		.uleb128 0x13
 524 0062 02       		.uleb128 0x2
 525 0063 18       		.uleb128 0x18
 526 0064 00       		.byte	0
 527 0065 00       		.byte	0
 528 0066 08       		.uleb128 0x8
 529 0067 2E       		.uleb128 0x2e
 530 0068 00       		.byte	0
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccUquVci.s 			page 14


 531 0069 3F       		.uleb128 0x3f
 532 006a 19       		.uleb128 0x19
 533 006b 03       		.uleb128 0x3
 534 006c 0E       		.uleb128 0xe
 535 006d 3A       		.uleb128 0x3a
 536 006e 0B       		.uleb128 0xb
 537 006f 3B       		.uleb128 0x3b
 538 0070 0B       		.uleb128 0xb
 539 0071 27       		.uleb128 0x27
 540 0072 19       		.uleb128 0x19
 541 0073 11       		.uleb128 0x11
 542 0074 01       		.uleb128 0x1
 543 0075 12       		.uleb128 0x12
 544 0076 06       		.uleb128 0x6
 545 0077 40       		.uleb128 0x40
 546 0078 18       		.uleb128 0x18
 547 0079 9742     		.uleb128 0x2117
 548 007b 19       		.uleb128 0x19
 549 007c 00       		.byte	0
 550 007d 00       		.byte	0
 551 007e 09       		.uleb128 0x9
 552 007f 34       		.uleb128 0x34
 553 0080 00       		.byte	0
 554 0081 03       		.uleb128 0x3
 555 0082 0E       		.uleb128 0xe
 556 0083 3A       		.uleb128 0x3a
 557 0084 0B       		.uleb128 0xb
 558 0085 3B       		.uleb128 0x3b
 559 0086 0B       		.uleb128 0xb
 560 0087 49       		.uleb128 0x49
 561 0088 13       		.uleb128 0x13
 562 0089 02       		.uleb128 0x2
 563 008a 18       		.uleb128 0x18
 564 008b 00       		.byte	0
 565 008c 00       		.byte	0
 566 008d 0A       		.uleb128 0xa
 567 008e 2E       		.uleb128 0x2e
 568 008f 00       		.byte	0
 569 0090 3F       		.uleb128 0x3f
 570 0091 19       		.uleb128 0x19
 571 0092 03       		.uleb128 0x3
 572 0093 0E       		.uleb128 0xe
 573 0094 3A       		.uleb128 0x3a
 574 0095 0B       		.uleb128 0xb
 575 0096 3B       		.uleb128 0x3b
 576 0097 0B       		.uleb128 0xb
 577 0098 27       		.uleb128 0x27
 578 0099 19       		.uleb128 0x19
 579 009a 49       		.uleb128 0x49
 580 009b 13       		.uleb128 0x13
 581 009c 11       		.uleb128 0x11
 582 009d 01       		.uleb128 0x1
 583 009e 12       		.uleb128 0x12
 584 009f 06       		.uleb128 0x6
 585 00a0 40       		.uleb128 0x40
 586 00a1 18       		.uleb128 0x18
 587 00a2 9742     		.uleb128 0x2117
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccUquVci.s 			page 15


 588 00a4 19       		.uleb128 0x19
 589 00a5 00       		.byte	0
 590 00a6 00       		.byte	0
 591 00a7 00       		.byte	0
 592              		.section	.debug_aranges,"",%progbits
 593 0000 3C000000 		.4byte	0x3c
 594 0004 0200     		.2byte	0x2
 595 0006 00000000 		.4byte	.Ldebug_info0
 596 000a 04       		.byte	0x4
 597 000b 00       		.byte	0
 598 000c 0000     		.2byte	0
 599 000e 0000     		.2byte	0
 600 0010 00000000 		.4byte	.LFB0
 601 0014 30000000 		.4byte	.LFE0-.LFB0
 602 0018 00000000 		.4byte	.LFB1
 603 001c 24000000 		.4byte	.LFE1-.LFB1
 604 0020 00000000 		.4byte	.LFB2
 605 0024 48000000 		.4byte	.LFE2-.LFB2
 606 0028 00000000 		.4byte	.LFB3
 607 002c 1C000000 		.4byte	.LFE3-.LFB3
 608 0030 00000000 		.4byte	.LFB4
 609 0034 0C000000 		.4byte	.LFE4-.LFB4
 610 0038 00000000 		.4byte	0
 611 003c 00000000 		.4byte	0
 612              		.section	.debug_ranges,"",%progbits
 613              	.Ldebug_ranges0:
 614 0000 00000000 		.4byte	.LFB0
 615 0004 30000000 		.4byte	.LFE0
 616 0008 00000000 		.4byte	.LFB1
 617 000c 24000000 		.4byte	.LFE1
 618 0010 00000000 		.4byte	.LFB2
 619 0014 48000000 		.4byte	.LFE2
 620 0018 00000000 		.4byte	.LFB3
 621 001c 1C000000 		.4byte	.LFE3
 622 0020 00000000 		.4byte	.LFB4
 623 0024 0C000000 		.4byte	.LFE4
 624 0028 00000000 		.4byte	0
 625 002c 00000000 		.4byte	0
 626              		.section	.debug_line,"",%progbits
 627              	.Ldebug_line0:
 628 0000 CC000000 		.section	.debug_str,"MS",%progbits,1
 628      02005000 
 628      00000201 
 628      FB0E0D00 
 628      01010101 
 629              	.LASF15:
 630 0000 72656733 		.ascii	"reg32\000"
 630      3200
 631              	.LASF27:
 632 0006 433A5C55 		.ascii	"C:\\Users\\d4hhm\\Documents\\Care-support-system\\P"
 632      73657273 
 632      5C643468 
 632      686D5C44 
 632      6F63756D 
 633 0034 65726970 		.ascii	"eripheral\\Care_support_system_peripheral.cydsn\000"
 633      68657261 
 633      6C5C4361 
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccUquVci.s 			page 16


 633      72655F73 
 633      7570706F 
 634              	.LASF26:
 635 0063 47656E65 		.ascii	"Generated_Source\\PSoC4\\CapSense_1_SenseClk.c\000"
 635      72617465 
 635      645F536F 
 635      75726365 
 635      5C50536F 
 636              	.LASF21:
 637 0090 6D61736B 		.ascii	"maskVal\000"
 637      56616C00 
 638              	.LASF23:
 639 0098 43617053 		.ascii	"CapSense_1_SenseClk_GetDividerRegister\000"
 639      656E7365 
 639      5F315F53 
 639      656E7365 
 639      436C6B5F 
 640              	.LASF12:
 641 00bf 666C6F61 		.ascii	"float\000"
 641      7400
 642              	.LASF1:
 643 00c5 756E7369 		.ascii	"unsigned char\000"
 643      676E6564 
 643      20636861 
 643      7200
 644              	.LASF5:
 645 00d3 6C6F6E67 		.ascii	"long unsigned int\000"
 645      20756E73 
 645      69676E65 
 645      6420696E 
 645      7400
 646              	.LASF3:
 647 00e5 73686F72 		.ascii	"short unsigned int\000"
 647      7420756E 
 647      7369676E 
 647      65642069 
 647      6E7400
 648              	.LASF25:
 649 00f8 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 649      43313120 
 649      352E342E 
 649      31203230 
 649      31363036 
 650 012b 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m0 -mthumb -g -O"
 650      20726576 
 650      6973696F 
 650      6E203233 
 650      37373135 
 651 015e 30202D66 		.ascii	"0 -ffunction-sections -ffat-lto-objects\000"
 651      66756E63 
 651      74696F6E 
 651      2D736563 
 651      74696F6E 
 652              	.LASF22:
 653 0186 72656756 		.ascii	"regVal\000"
 653      616C00
 654              	.LASF28:
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccUquVci.s 			page 17


 655 018d 43617053 		.ascii	"CapSense_1_SenseClk_Stop\000"
 655      656E7365 
 655      5F315F53 
 655      656E7365 
 655      436C6B5F 
 656              	.LASF19:
 657 01a6 636C6B44 		.ascii	"clkDivider\000"
 657      69766964 
 657      657200
 658              	.LASF13:
 659 01b1 646F7562 		.ascii	"double\000"
 659      6C6500
 660              	.LASF16:
 661 01b8 43617053 		.ascii	"CapSense_1_SenseClk_StartEx\000"
 661      656E7365 
 661      5F315F53 
 661      656E7365 
 661      436C6B5F 
 662              	.LASF18:
 663 01d4 616C6967 		.ascii	"alignClkDiv\000"
 663      6E436C6B 
 663      44697600 
 664              	.LASF20:
 665 01e0 636C6B46 		.ascii	"clkFractional\000"
 665      72616374 
 665      696F6E61 
 665      6C00
 666              	.LASF10:
 667 01ee 75696E74 		.ascii	"uint16\000"
 667      313600
 668              	.LASF11:
 669 01f5 75696E74 		.ascii	"uint32\000"
 669      333200
 670              	.LASF8:
 671 01fc 756E7369 		.ascii	"unsigned int\000"
 671      676E6564 
 671      20696E74 
 671      00
 672              	.LASF7:
 673 0209 6C6F6E67 		.ascii	"long long unsigned int\000"
 673      206C6F6E 
 673      6720756E 
 673      7369676E 
 673      65642069 
 674              	.LASF24:
 675 0220 43617053 		.ascii	"CapSense_1_SenseClk_GetFractionalDividerRegister\000"
 675      656E7365 
 675      5F315F53 
 675      656E7365 
 675      436C6B5F 
 676              	.LASF6:
 677 0251 6C6F6E67 		.ascii	"long long int\000"
 677      206C6F6E 
 677      6720696E 
 677      7400
 678              	.LASF14:
 679 025f 63686172 		.ascii	"char\000"
ARM GAS  C:\Users\d4hhm\AppData\Local\Temp\ccUquVci.s 			page 18


 679      00
 680              	.LASF2:
 681 0264 73686F72 		.ascii	"short int\000"
 681      7420696E 
 681      7400
 682              	.LASF9:
 683 026e 75696E74 		.ascii	"uint8\000"
 683      3800
 684              	.LASF4:
 685 0274 6C6F6E67 		.ascii	"long int\000"
 685      20696E74 
 685      00
 686              	.LASF0:
 687 027d 7369676E 		.ascii	"signed char\000"
 687      65642063 
 687      68617200 
 688              	.LASF17:
 689 0289 43617053 		.ascii	"CapSense_1_SenseClk_SetFractionalDividerRegister\000"
 689      656E7365 
 689      5F315F53 
 689      656E7365 
 689      436C6B5F 
 690              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
