<!DOCTYPE html>
<html>
<head>
<meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1">
<link rel="stylesheet" type="text/css" href="style.css">
<script src="script.js"></script>
<title>TILELOADD/TILELOADDT1 - Load Tile </title></head>
<body>
<div id="head">
<a href="index.html">x86doc</a> › TILELOADD/TILELOADDT1 - Load Tile </div>
<div id="body">
<h1>TILELOADD/TILELOADDT1—Load Tile</h1>
<table>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th></tr>
<tr>
<td>VEX.128.F2.0F38.W0 4B !(11):rrr:100 TILELOADD tmm1, sibmem</td>
<td>A</td>
<td>V/N.E.</td>
<td>AMX-TILE</td>
<td>Load data into tmm1 as specified by information in sibmem.</td></tr>
<tr>
<td>VEX.128.66.0F38.W0 4B !(11):rrr:100 TILELOADDT1 tmm1, sibmem</td>
<td>A</td>
<td>V/N.E.</td>
<td>AMX-TILE</td>
<td>Load data into tmm1 as specified by information in sibmem with hint to optimize data caching.</td></tr></table>
<h3>Instruction Operand Encoding</h3>
<table>
<tr>
<th>Op/En</th>
<th>Tuple</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th></tr>
<tr>
<td>A</td>
<td>N/A</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>N/A</td>
<td>N/A</td></tr></table>
<h2>Description</h2>
<p>This instruction is required to use SIB addressing. The index register serves as a stride indicator. If the SIB encoding omits an index register, the value zero is assumed for the content of the index register.</p>
<p>This instruction loads a tile destination with rows and columns as specified by the tile configuration. The “T1” version provides a hint to the implementation that the data would be reused but does not need to be resident in the nearest cache levels.</p>
<p>The TILECFG.start_row in the TILECFG data should be initialized to '0' in order to load the entire tile and is set to zero on successful completion of the TILELOADD instruction. TILELOADD is a restartable instruction and the TILECFG.start_row will be non-zero when restartable events occur during the instruction execution.</p>
<p>Only memory operands are supported and they can only be accessed using a SIB addressing mode, similar to the V[P]GATHER*/V[P]SCATTER* instructions.</p>
<p>Any attempt to execute the TILELOADD/TILELOADDT1 instructions inside an Intel TSX transaction will result in a transaction abort.</p>
<h2>Operation</h2>
<pre>TILELOADD[,T1] tdest, tsib
start := tilecfg.start_row
zero_upper_rows(tdest,start)
membegin := tsib.base + displacement
// if no index register in the SIB encoding, the value zero is used.
stride := tsib.index &lt;&lt; tsib.scale
nbytes := tdest.colsb
while start &lt; tdest.rows:
    memptr := membegin + start * stride
    write_row_and_zero(tdest, start, read_memory(memptr, nbytes), nbytes)
    start := start + 1
zero_tilecfg_start()
// In the case of a memory fault in the middle of an instruction, the tilecfg.start_row := start</pre>
<h2>Intel C/C++ Compiler Intrinsic Equivalent</h2>
<p>TILELOADD void _tile_loadd(__tile dst, const void *base, int stride);</p>
<p>TILELOADDT1 void _tile_stream_loadd(__tile dst, const void *base, int stride);</p>
<h2>Flags Affected</h2>
<p>None.</p>
<h2>Exceptions</h2>
<p>AMX-E3; see Section 2.10, “Intel® AMX Instruction Exception Classes,” for details.</p></div></body></html>