# Random Assembly Program Generated using aapg
# Generated at: 2022-03-11 16:13 GMT
# Seed: 13863580155342831233

#include "templates.S"

#aapg version: 2.2.6

# Generated by user: Unknown
# Arguments:
#  priv-mode:
#    mode: m
#  general:
#    total_instructions: 10000
#    regs_not_use: x1,x2
#    custom_trap_handler: True
#    code_start_address: 2147483648
#    default_program_exit: True
#    delegation: 4095
#  isa-instruction-distribution:
#    rel_sys: 0
#    rel_sys.csr: 0
#    rel_rv32i.ctrl: 1
#    rel_rv32i.compute: 10
#    rel_rv32i.data: 10
#    rel_rv32i.fence: 10
#    rel_rv64i.compute: 10
#    rel_rv64i.data: 10
#    rel_rv32m: 5
#    rel_rv64m: 5
#    rel_rv32a: 0
#    rel_rv64a: 0
#    rel_rv32f: 0
#    rel_rv64f: 0
#    rel_rv32d: 0
#    rel_rv64d: 0
#    rel_rvc.ctrl: 1
#    rel_rvc.compute: 10
#    rel_rvc.sp: 10
#    rel_rvc.data: 10
#    rel_rvc.fdata: 0
#    rel_rv32c.compute: 10
#    rel_rv32c.ctrl: 1
#    rel_rv32c.fdata: 0
#    rel_rv64c.compute: 10
#    rel_rv64c.data: 10
#  float-rounding:
#    rne: 0
#    rtz: 0
#    rdn: 0
#    rup: 0
#    rmm: 0
#  branch-control:
#    backward-probability: 0.5
#    block-size: 7
#  recursion-options:
#    recursion-enable: False
#    recursion-depth: 10
#    recursion-calls: 5
#  access-sections:
#    begin_signature: 0x80091000,0x80095000,rw
#  csr-sections:
#    sections: 0x0100:0xdff, 0x325, 0x500:0xfff
#  user-functions:
#    func1: {0:"add x0,x0,x0"}
#  switch-priv-modes:
#    switch_modes: False
#    num_switches: 0
#  i-cache:
#    num_calls: 0
#    num_bytes_per_block: 16
#    num_blocks: 8
#    num_cycles: 10
#  d-cache:
#    num_calls: 0
#    num_bytes_per_block: 16
#    num_blocks: 8
#    num_cycles: 10
#  exception-generation:
#    ecause00: 0
#    ecause01: 0
#    ecause02: 0
#    ecause03: 0
#    ecause04: 0
#    ecause05: 0
#    ecause06: 0
#    ecause07: 0
#    ecause08: 0
#    ecause09: 0
#    ecause10: 0
#    ecause11: 0
#    ecause12: 0
#    ecause13: 0
#    ecause14: 0
#  data-hazards:
#    raw_prob: 0.5
#    war_prob: 0.5
#    waw_prob: 0.5
#    num_regs_lookbehind: 3
#  program-macro:
#    pre_program_macro: add x0,x0,x0
#    post_program_macro: add x0,x0,x0
#    pre_branch_macro: add x0,x0,x0
#    post_branch_macro: add x0,x0,x0
#    ecause00: random
#    ecause01: random
#    ecause02: random
#    ecause03: random
#    ecause04: random
#    ecause05: random
#    ecause06: random
#    ecause07: random
#    ecause08: random
#    ecause09: random
#    ecause10: random
#    ecause11: random
#    ecause12: random
#    ecause13: random
#    ecause14: random
#  self-checking:
#    rate: 100
#    test_pass_macro: la      sp, begin_signature; addi    sp, sp, 2*REGBYTES; li      t1, 0xfffff; SREG    t1, 0*REGBYTES(sp)
#    test_fail_macro: add x0,x0,x0

	.text
	.align		4
	.globl		main
	.type		main, @function
main:
				pre_program_macro             
				la                  t0, custom_trap_handler
				csrw                mtvec, t0 
				test_entry_macro              
				123:                          
				la                  sp, begin_signature
				li                  t1, 7072  
				add                 sp, sp, t1
i0000000000:	li                  x26, 10   
				la                  sp, begin_signature
				li                  t1, 7192  
				add                 sp, sp, t1
i0000000001:	lw                  a3, 20(sp)          
i0000000002:	fence                         
i0000000003:	srai                a5, a5, 9 
i0000000004:	addi                t0, s1, -340
				la                  sp, begin_signature
				li                  t1, 14224 
				add                 sp, sp, t1
i0000000005:	ld                  s3, 1824(sp)        
i0000000006:	fence                         
i0000000007:	srai                a0, a0, 13
i0000000008:	fence.i                       
i0000000009:	lw                  tp, 24(sp)          
i000000000a:	divu                s1, s5, t6
i000000000b:	mulh                t6, tp, t0
				la                  sp, begin_signature
				li                  t1, 2752  
				add                 sp, sp, t1
i000000000c:	sd                  s11, 1680(sp)       
i000000000d:	srai                a4, a4, 2 
i000000000e:	sd                  s3, 8(sp)           
i000000000f:	ld                  a4, 72(sp)          
i0000000010:	add                 t3, zero, a6
i0000000011:	addi                sp, sp, -352
i0000000012:	addi                t0, zero, -31
i0000000013:	remu                s4, a0, t3
i0000000014:	srli                a4, a4, 32
i0000000015:	ld                  s5, -744(sp)        
i0000000016:	mulhu               a4, a3, tp
i0000000017:	fence                         
i0000000018:	srai                s1, s1, 23
i0000000019:	fence                         
i000000001a:	addi                sp, sp, -192
				la                  sp, begin_signature
				li                  t1, 11784 
				add                 sp, sp, t1
i000000001b:	sd                  tp, -520(sp)        
i000000001c:	lb                  a6, -29(sp)         
i000000001d:	lw                  tp, 584(sp)         
i000000001e:	addw                a1, a1, a2
i000000001f:	sd                  t5, 176(sp)         
i0000000020:	srai                a2, a2, 31
i0000000021:	mulhsu              s1, s1, t0
i0000000022:	fence                         
i0000000023:	ld                  s1, 80(sp)          
i0000000024:	lh                  zero, 322(sp)       
i0000000025:	sd                  s1, 104(sp)         
i0000000026:	slt                 t0, s1, t0
i0000000027:	srliw               s1, t0, 24
i0000000028:	addi                sp, sp, 16
				lw                  s6, 72(sp)          
				addiw               s1, s1, 1819
				fence                         
				srli                a4, a4, 2 
				mul                 s1, tp, s1
				ld                  tp, -1056(sp)       
				addi                sp, sp, 128
	
b0000000029:
				jal                 x1, i000000003b     
	
				mulhu               zero, gp, t2
				sh                  s4, -516(sp)        
				lw                  s1, 4(sp)           
				sltiu               tp, zero, 1433
				andi                a5, a5, -7
				lw                  a5, 56(sp)          
				fence                         
i0000000029:	addi                a1, sp, 32
i000000002a:	divu                s0, s1, s1
i000000002b:	divw                tp, s5, s3
				la                  sp, begin_signature
				li                  t1, 3688  
				add                 sp, sp, t1
i000000002c:	lwu                 t0, 824(sp)         
i000000002d:	divw                s4, a4, a4
i000000002e:	div                 s3, t0, s1
i000000002f:	addi                a4, sp, 512
i0000000030:	lui                 t0, 31    
i0000000031:	lh                  a3, -892(sp)        
i0000000032:	ld                  a3, -1592(sp)       
i0000000033:	addi                a4, zero, -4
i0000000034:	srli                s0, s0, 6 
i0000000035:	and                 s1, s0, s9
i0000000036:	lw                  s1, 52(sp)          
i0000000037:	divu                s1, t3, s5
				la                  sp, begin_signature
				li                  t1, 3504  
				add                 sp, sp, t1
i0000000038:	sw                  s0, 48(sp)          
i0000000039:	xori                tp, s8, -1959
i000000003a:	srli                a5, a5, 4 
i000000003b:	divu                s2, s6, zero
i000000003c:	sd                  s2, 232(sp)         
i000000003d:	sb                  a4, -335(sp)        
i000000003e:	ld                  a0, 8(sp)           
i000000003f:	lb                  s0, -643(sp)        
i0000000040:	lwu                 s1, 1960(sp)        
i0000000041:	lui                 s4, 31    
i0000000042:	remw                s7, s7, s5
i0000000043:	addi                a1, sp, 420
i0000000044:	fence.i                       
i0000000045:	addi                a0, sp, 148
i0000000046:	fence.i                       
i0000000047:	slli                s1, s1, 31
i0000000048:	fence                         
i0000000049:	addi                sp, sp, -400
i000000004a:	subw                s1, s7, a2
i000000004b:	addi                t3, a4, 556
i000000004c:	srli                a5, a5, 11
i000000004d:	srai                a4, a4, 6 
i000000004e:	sw                  t5, 60(sp)          
i000000004f:	srai                a2, a2, 19
i0000000050:	fence.i                       
				la                  sp, begin_signature
				li                  t1, 5808  
				add                 sp, sp, t1
				sd                  a4, 200(sp)         
				lui                 t4, 20    
				fence.i                       
				lw                  s1, 44(sp)          
				fence                         
				srli                a4, a4, 14
				ld                  a5, 24(sp)          
	
b0000000051:
				jal                 x1, i000000005b     
	
				lwu                 s9, -1500(sp)       
				sub                 s1, s1, a4
				addw                a4, a4, s0
				add                 s5, zero, a5
				remuw               s11, s8, s8
				sraw                s3, s4, s2
				addi                s0, sp, 52
i0000000051:	addiw               a1, a1, -4
i0000000052:	slliw               t6, a4, 17
i0000000053:	srai                a1, a1, 11
i0000000054:	srlw                s1, a5, a6
i0000000055:	andi                a2, a2, 1 
i0000000056:	lwu                 a6, -1408(sp)       
i0000000057:	srli                s1, s1, 9 
i0000000058:	rem                 zero, s1, t0
i0000000059:	rem                 s1, a4, t0
i000000005a:	srli                a4, a4, 11
i000000005b:	sd                  s1, 80(sp)          
i000000005c:	lw                  a4, 64(sp)          
i000000005d:	srlw                s1, s1, a1
i000000005e:	srli                a4, a4, 14
i000000005f:	ld                  a2, 16(sp)          
i0000000060:	remu                t0, a4, t0
i0000000061:	lw                  s1, 56(sp)          
i0000000062:	fence                         
i0000000063:	sw                  s7, 80(sp)          
i0000000064:	sw                  a2, 52(sp)          
i0000000065:	srai                a4, a4, 9 
i0000000066:	srai                a2, a2, 1 
				la                  sp, begin_signature
				li                  t1, 5184  
				add                 sp, sp, t1
i0000000067:	sd                  t0, 1800(sp)        
i0000000068:	sd                  s1, 16(sp)          
i0000000069:	lwu                 a4, 80(sp)          
i000000006a:	fence.i                       
i000000006b:	ld                  s1, 248(sp)         
i000000006c:	fence                         
i000000006d:	sb                  t0, 171(sp)         
i000000006e:	or                  a2, s1, s1
				la                  sp, begin_signature
				li                  t1, 9328  
				add                 sp, sp, t1
i000000006f:	lw                  s11, 72(sp)         
i0000000070:	mulhsu              s1, a2, t0
i0000000071:	mulh                a4, t6, t6
i0000000072:	xor                 a4, a4, a4
i0000000073:	sraiw               t0, a4, 17
i0000000074:	addw                gp, t5, a2
i0000000075:	lhu                 t1, -844(sp)        
i0000000076:	srli                a3, a3, 13
i0000000077:	remu                t0, t0, a4
i0000000078:	fence                         
				la                  sp, begin_signature
				li                  t1, 14024 
				add                 sp, sp, t1
				la                  sp, begin_signature
				li                  t1, 11984 
				add                 sp, sp, t1
				divw                a5, a7, t4
				addw                s5, s5, gp
				lb                  s1, 766(sp)         
				addi                sp, sp, 80
				lwu                 gp, 420(sp)         
				fence                         
				ld                  a5, 512(sp)         
	
b0000000079:
				jal                 x1, i0000000081     
	
				srli                a5, a5, 20
				subw                a5, a5, s0
				addi                a4, sp, 120
				addw                a4, a4, a5
				sw                  a5, 8(sp)           
				sllw                s5, a4, a5
				fence                         
i0000000079:	srli                a4, a4, 6 
i000000007a:	subw                s1, t3, s9
i000000007b:	addi                a4, sp, 248
i000000007c:	sub                 s1, s1, a3
i000000007d:	srai                a4, a4, 30
i000000007e:	divuw               a2, a4, s1
i000000007f:	fence.i                       
i0000000080:	ld                  a0, 56(sp)          
i0000000081:	divuw               tp, t0, s1
i0000000082:	slti                t0, s7, 1891
i0000000083:	fence                         
i0000000084:	addi                s1, sp, 384
i0000000085:	divw                a4, t2, a2
i0000000086:	sd                  s1, 16(sp)          
i0000000087:	sd                  s8, 1424(sp)        
i0000000088:	mulw                s1, a4, s1
i0000000089:	srai                a4, a4, 10
i000000008a:	slli                a0, a0, 5 
i000000008b:	srai                a4, a4, 11
				la                  sp, begin_signature
				li                  t1, 13640 
				add                 sp, sp, t1
i000000008c:	ld                  a6, 232(sp)         
i000000008d:	sh                  a4, 678(sp)         
i000000008e:	sw                  s4, 4(sp)           
i000000008f:	slli                a4, t4, 58
i0000000090:	sw                  a5, 76(sp)          
i0000000091:	subw                s0, t1, s3
i0000000092:	addiw               s1, t4, -225
i0000000093:	sh                  s0, 588(sp)         
i0000000094:	ld                  s1, 768(sp)         
i0000000095:	slliw               gp, s3, 30
i0000000096:	remu                s3, a4, t0
i0000000097:	slliw               a4, gp, 3 
				la                  sp, begin_signature
				li                  t1, 5560  
				add                 sp, sp, t1
i0000000098:	sd                  a4, -288(sp)        
i0000000099:	sw                  s1, 40(sp)          
i000000009a:	addiw               a4, a4, 5 
i000000009b:	addiw               a6, t5, 1810
i000000009c:	sd                  s9, 1384(sp)        
i000000009d:	srai                a2, a2, 11
i000000009e:	add                 t0, t0, s3
i000000009f:	srai                s1, s1, 8 
i00000000a0:	sw                  a0, 48(sp)          
				la                  sp, begin_signature
				li                  t1, 3688  
				add                 sp, sp, t1
				la                  sp, begin_signature
				li                  t1, 8960  
				add                 sp, sp, t1
				srli                s0, s0, 6 
				sd                  a5, 32(sp)          
				sw                  a4, 28(sp)          
				sd                  a4, 104(sp)         
				srli                s0, s0, 6 
				slliw               a5, a4, 10
				ld                  a6, 656(sp)         
	
b00000000a1:
				jal                 x1, i00000000c4     
	
				lhu                 s7, 1232(sp)        
				srlw                a7, a4, s0
				lw                  s5, -1720(sp)       
				lbu                 s1, -833(sp)        
				sw                  s0, -1624(sp)       
				srliw               s9, a4, 21
				addw                a5, a5, s0
i00000000a1:	ld                  a0, -240(sp)        
i00000000a2:	slliw               s3, s0, 27
i00000000a3:	sw                  s0, 428(sp)         
i00000000a4:	fence                         
i00000000a5:	fence                         
i00000000a6:	fence.i                       
i00000000a7:	srli                s1, s1, 6 
i00000000a8:	addw                a4, a4, s1
i00000000a9:	fence.i                       
i00000000aa:	fence.i                       
i00000000ab:	slliw               s5, s1, 17
