{"\\asj_fft_sglstream_fft_131_inst": 1, "rd_adgen": 2, "Mux2~0": 3, "gen_dft_1:bfpdft": 4, "gen_full_rnd:gen_rounding_blk:1:u0": 5, "gbrnd:nev:gp:lpm_add_sub_component": 6, "auto_generated": 7, "op_1~41": 8, "\\clk~input": 9, "ram_cxb_bfp_data": 10, "ram_in_reg[7][4]": 11, "gen_radix_4_last_pass:gen_lpp_addr": 12, "delay_en": 13, "tdl_arr[3]": 14, "ram_in_reg[5][6]~feeder": 15, "gen_full_rnd:gen_rounding_blk:3:u0": 16, "op_1~33": 17, "twrom": 18, "gen_M4K:cos_2n": 19, "gen_auto:altsyncram_component": 20, "ram_block1a0": 21, "gen_radix_4_last_pass:lpp": 22, "add_in_r_d[0]": 23, "gen_full_rnd:u1": 24, "pipeline_dffe[8]": 25, "ccc": 26, "ram_data_out0~24": 27, "exponent_out[2]": 28, "butterfly_st2[0][0][9]": 29, "auk_dsp_atlantic_source_1": 30, "data_int1[26]~feeder": 31, "butterfly_st2[3][1][1]": 32, "ram_data_out1[24]": 33, "lpp_ram_data_out~8": 34, "gen_dft_1:delay_blk_done2": 35, "tdl_arr[9]": 36, "ram_data_out1~21": 37, "gen_full_rnd:gen_rounding_blk:0:u1": 38, "op_1~61": 39, "pipeline_dffe[4]": 40, "reg_no_twiddle[1][1][3]": 41, "gen_da0:gen_std:cm3": 42, "gen_ma:gen_ma_full:u1": 43, "op_1~85": 44, "core_real_in[13]~feeder": 45, "butterfly_st2[0][1][13]": 46, "ram_data_out1[30]": 47, "gen_disc:bfp_scale": 48, "i_array_out[0][15]": 49, "gen_ma:gen_ma_full:u0": 50, "pipeline_dffe[24]": 51, "gen_ma:gen_ma_full:real_delay": 52, "tdl_arr[1][2]": 53, "ram_cxb_wr_data": 54, "Mux77~1": 55, "reg_no_twiddle[5][1][12]~feeder": 56, "result_ib[11]": 57, "ram_in_reg[5][16]": 58, "Mux5~1": 59, "r_array_out[2][14]": 60, "b_ram_data_in_bus[21]~feeder": 61, "gen_wrsw_1:ram_cxb_wr": 62, "sw_0_arr[9][2]": 63, "sw_0_arr[1][0]": 64, "gen_le256_mk:ctrl": 65, "k_state.RUN_CNT": 66, "ram_data_out0~9": 67, "gen_da0:gen_std:cm1": 68, "op_1~121": 69, "gen_radix_4_last_pass:ram_cxb_lpp_data": 70, "ram_in_reg[5][5]": 71, "core_imag_in[6]~feeder": 72, "Mux129~0": 73, "butterfly_st2[0][0][18]": 74, "ram_in_reg[0][9]~feeder": 75, "reg_no_twiddle[2][0][4]": 76, "reg_no_twiddle[4][1][3]": 77, "result_rb[7]": 78, "b_ram_data_in_bus[48]": 79, "gen_da0:gen_std:cm2": 80, "gen_ma:gen_ma_full:imag_delay": 81, "tdl_arr[1][16]~feeder": 82, "result_r_tmp[3]": 83, "output_i[17]": 84, "Add11~25": 85, "tdl_arr[1][8]": 86, "butterfly_st2[3][1][2]": 87, "result_r_tmp[28]~feeder": 88, "Selector10~0": 89, "i_array_out[2][5]": 90, "data_real_o[4]": 91, "ram_a_not_b_vec~14": 92, "Mux79~0": 93, "add_in_r_b[0]~feeder": 94, "a_ram_data_in_bus[62]~feeder": 95, "lpp_ram_data_out~0": 96, "ram_in_reg[7][0]": 97, "reg_no_twiddle[6][1][16]": 98, "b_ram_data_in_bus[115]": 99, "add_in_r_a[8]": 100, "butterfly_st2[0][1][10]": 101, "wren_b[0]": 102, "\\source_real[4]~output": 103, "i_array_out[3][16]": 104, "butterfly_st1[2][0][15]": 105, "op_1~45": 106, "gen_full_rnd:u0": 107, "op_1~49": 108, "gen_wrsw_1:get_wr_swtiches": 109, "swd_tdl[5][0]": 110, "result_i_tmp[30]": 111, "a_ram_data_in_bus[107]": 112, "Add11~37": 113, "gen_full_rnd:gen_rounding_blk:0:u0": 114, "op_1~65": 115, "reg_no_twiddle[3][1][17]": 116, "result_r_tmp[30]~feeder": 117, "ram_in_reg[1][1]": 118, "core_real_in[3]": 119, "Mux36~5": 120, "auk_dsp_atlantic_sink_1": 121, "max_reached~0": 122, "result_i_tmp[32]~feeder": 123, "data_real_o[10]": 124, "Add11~17": 125, "r_array_out[3][12]": 126, "op_1~101": 127, "butterfly_st2[2][0][1]": 128, "lpp_ram_data_out[1][6]": 129, "Add14~37": 130, "ram_in_reg[7][10]": 131, "sw_1_arr[10][0]": 132, "result_ia[17]": 133, "butterfly_st2[0][1][5]": 134, "b_ram_data_in_bus[104]": 135, "twiddle_data[0][0][7]": 136, "reg_no_twiddle[2][1][16]": 137, "ram_data_out0[29]": 138, "Add1~41": 139, "result_rb[13]": 140, "Add4~5": 141, "a_ram_data_in_bus[12]~feeder": 142, "b_ram_data_in_bus[130]": 143, "butterfly_st1[2][1][6]": 144, "swd_tdl[2][1]~feeder": 145, "Mux3~0": 146, "a_ram_data_in_bus[136]": 147, "ram_in_reg[6][5]~feeder": 148, "tdl_arr[19]": 149, "lpp_ram_data_out~47": 150, "Mux138~0": 151, "ram_in_reg[1][14]": 152, "reg_no_twiddle[2][0][1]": 153, "Add12~13": 154, "lpp_ram_data_out[3][7]": 155, "sw_r_tdl[4][0]~feeder": 156, "gen_disc:bfp_detect": 157, "gain_lut_8pts~7": 158, "Mux31~0": 159, "butterfly_st1[0][1][12]": 160, "sw_1_arr[15][0]": 161, "reg_no_twiddle[0][1][11]": 162, "data_real_in_reg[11]~feeder": 163, "ram_data_out2~35": 164, "butterfly_st1[3][0][14]": 165, "data_int1[22]": 166, "i_array_out[3][2]": 167, "ram_in_reg[4][13]": 168, "twiddle_data~35": 169, "result_ia[10]": 170, "b_ram_data_in_bus[100]": 171, "ram_in_reg[5][9]": 172, "op_1~14": 173, "a_ram_data_in_bus[76]~feeder": 174, "a_ram_data_in_bus[136]~feeder": 175, "ram_in_reg[3][17]~feeder": 176, "ram_in_reg[5][7]": 177, "op_1~125": 178, "op_1~37": 179, "r_array_out[3][13]": 180, "result_r_tmp[31]~feeder": 181, "Mux65~0": 182, "Mux11~2": 183, "rdaddress_a_bus[10]": 184, "Mux14~0": 185, "op_1~137": 186, "Add9~5": 187, "a_ram_data_in_bus[93]~feeder": 188, "ram_data_out2[12]": 189, "Add17~5": 190, "pipeline_dffe[19]": 191, "ram_in_reg[0][7]~feeder": 192, "at_source_data[23]~feeder": 193, "ram_a_not_b_vec[20]": 194, "data_imag_o[6]": 195, "tdl_arr[1][6]": 196, "Mux89~1": 197, "lpp_ram_data_out[0][12]": 198, "add_in_i_b[13]": 199, "reg_no_twiddle[2][0][13]": 200, "ram_in_reg[5][12]": 201, "next_pass_i": 202, "b_ram_data_in_bus[53]": 203, "r_array_out[3][3]~feeder": 204, "ram_in_reg[5][2]": 205, "add_in_r_d[10]~feeder": 206, "result_r_tmp[30]": 207, "data_count_int1[4]": 208, "ram_data_out2~11": 209, "reg_no_twiddle[0][1][16]": 210, "\\sink_real[5]~input": 211, "Mux45~1": 212, "writer": 213, "count[1]": 214, "reg_no_twiddle[1][0][5]": 215, "data_in_i[1]": 216, "ram_in_reg[0][9]": 217, "gen_full_rnd:gen_rounding_blk:2:u0": 218, "ram_in_reg[4][5]": 219, "lpp_ram_data_out~52": 220, "op_1~46": 221, "Mux37~3": 222, "lpp_ram_data_out[1][18]": 223, "ram_in_reg[6][17]": 224, "Add6~73": 225, "a_ram_data_in_bus[84]": 226, "Add2~5": 227, "normal_fifo:fifo_eab_on:in_fifo": 228, "dpfifo": 229, "low_addressa[0]": 230, "Add6~25": 231, "Add9~45": 232, "at_source_data[25]~feeder": 233, "ram_in_reg[2][6]": 234, "a_ram_data_in_bus[27]": 235, "reg_no_twiddle[0][1][8]": 236, "reg_no_twiddle[4][1][4]": 237, "\\source_imag[11]~output": 238, "Add12~69": 239, "Add1~69": 240, "Add3~13": 241, "ram_in_reg[6][12]~feeder": 242, "ram_in_reg[0][0]": 243, "twiddle_data~16": 244, "ram_data_out0~19": 245, "lpp_ram_data_out[0][4]": 246, "data_int[3]~feeder": 247, "op_1~50": 248, "twiddle_data[1][1][5]": 249, "pipeline_dffe[32]": 250, "ram_in_reg[2][15]~feeder": 251, "tdl_arr[0][2]~feeder": 252, "ram_in_reg[4][6]~feeder": 253, "r_array_out[1][5]": 254, "tdl_arr[1][4]": 255, "fft_imag_out[3]~feeder": 256, "result_r_tmp[29]": 257, "a_ram_data_in_bus[13]~feeder": 258, "Add2~69": 259, "ram_data_out0[12]": 260, "add_in_i_d[1]~feeder": 261, "Add15~37": 262, "ram_in_reg[1][11]": 263, "ram_in_reg[5][17]": 264, "exponent_out~0": 265, "swd_tdl[15][1]": 266, "fft_imag_out[2]~feeder": 267, "twiddle_data[0][0][12]": 268, "op_1~6": 269, "del_npi_cnt[3]": 270, "ram_in_reg[5][6]": 271, "data_in_i[11]": 272, "lpp_ram_data_out[2][22]": 273, "pipeline_dffe[17]": 274, "b_ram_data_in_bus[24]~feeder": 275, "output_r[19]": 276, "at_sink_data_int[34]": 277, "ram_data_out2[4]": 278, "swa_tdl[1][1]~feeder": 279, "ram_in_reg[6][11]": 280, "b_ram_data_in_bus[137]": 281, "sw_0_arr[10][0]~feeder": 282, "butterfly_st2[0][1][2]": 283, "lpp_ram_data_out[1][2]": 284, "ram_data_out1~32": 285, "ram_data_out0[24]": 286, "fft_imag_out[4]": 287, "ram_data_out1~24": 288, "a_ram_data_in_bus[38]~feeder": 289, "sw_1_arr[8][1]~feeder": 290, "tdl_arr[0][16]": 291, "anb": 292, "butterfly_st2[0][1][3]": 293, "op_1~58": 294, "result_i_tmp[6]": 295, "ram_in_reg[3][10]": 296, "ram_data_out0[34]": 297, "ram_in_reg[4][7]~feeder": 298, "add_in_i_a[2]": 299, "add_in_i_c[0]": 300, "data_imag_in_reg[10]": 301, "next_pass_id": 302, "ram_data_out1[26]": 303, "data_in_i[0]": 304, "tdl_arr[1][1]": 305, "b_ram_data_in_bus[23]": 306, "result_i_tmp[24]~feeder": 307, "offset_counter~0": 308, "ram_data_out1[28]": 309, "\\sink_real[6]~input": 310, "tdl_arr[1][16]": 311, "butterfly_st2[1][0][8]": 312, "reg_no_twiddle[1][0][17]~feeder": 313, "wren_a~2": 314, "a_ram_data_in_bus[97]": 315, "data_int1[21]": 316, "data_int1[5]": 317, "twiddle_data~32": 318, "reg_no_twiddle[5][1][2]": 319, "data_imag_o[10]": 320, "Add9~65": 321, "at_source_data[26]~feeder": 322, "result_i_tmp[14]": 323, "a_ram_data_in_bus[52]~feeder": 324, "a_ram_data_in_bus[105]": 325, "Add1~13": 326, "tdl_arr[0][7]~feeder": 327, "twiddle_data[2][0][10]": 328, "Add17~41": 329, "result_r_tmp[24]": 330, "twiddle_data[0][1][3]": 331, "result_r_tmp[12]": 332, "twiddle_data[2][0][14]": 333, "Add7~65": 334, "pipeline_dffe[29]": 335, "ram_in_reg[3][1]": 336, "Mux65~1": 337, "r_array_out[1][17]": 338, "op_1~10": 339, "fft_real_out[0]": 340, "reg_no_twiddle[5][0][16]": 341, "\\sink_eop~input": 342, "pipeline_dffe[5]": 343, "gen_dft_1:bfpc": 344, "Add0~13": 345, "reg_no_twiddle[1][0][15]": 346, "ram_in_reg[5][10]": 347, "op_1~105": 348, "Mux36~1": 349, "a_ram_data_in_bus[8]~feeder": 350, "reg_no_twiddle[6][1][2]~feeder": 351, "twiddle_data[1][1][4]~feeder": 352, "gen_dft_1:delay_blk_done": 353, "tdl_arr[4]": 354, "Add11~2": 355, "add_in_i_c[5]": 356, "fft_imag_out[10]": 357, "Mux44~2": 358, "Selector0~0": 359, "sw_0_arr[3][2]": 360, "reg_no_twiddle[1][1][11]": 361, "data_rdy_vec[2]~feeder": 362, "lpp_ram_data_out~50": 363, "op_1~81": 364, "data_real_in_reg[6]": 365, "gen_full_rnd:gen_rounding_blk:3:u1": 366, "b_ram_data_in_bus[113]~feeder": 367, "ram_in_reg[5][1]": 368, "ram_in_reg[2][5]": 369, "add_in_r_b[15]": 370, "sw_1_arr[7][0]~feeder": 371, "tdl_arr[0]": 372, "tdl_arr[0][11]": 373, "sink_out_state.normal": 374, "Add7~61": 375, "core_real_in[2]~feeder": 376, "ram_read_address[1]~1": 377, "ram_data_out3~8": 378, "sw_3_arr[15][1]": 379, "rdaddress_c_bus[7]~feeder": 380, "ram_in_reg[6][2]": 381, "Add2~53": 382, "ram_data_out3~10": 383, "twiddle_data[1][1][9]": 384, "ram_in_reg[3][2]": 385, "lpp_ram_data_out[3][20]": 386, "result_r_tmp[1]": 387, "wraddress_a_bus[11]": 388, "data_int[12]": 389, "a_ram_data_in_bus[31]~feeder": 390, "Mux12~2": 391, "data_int[8]": 392, "swd_tdl[12][1]": 393, "wd_vec[0]": 394, "ram_in_reg[2][16]~feeder": 395, "butterfly_st1[0][1][2]": 396, "pipeline_dffe[23]": 397, "ram_in_reg[7][13]": 398, "lpp_ram_data_out[3][27]": 399, "tdl_arr[1][11]~feeder": 400, "butterfly_st1[3][0][13]": 401, "ram_in_reg[3][17]": 402, "reg_no_twiddle[6][0][5]": 403, "result_ia[0]": 404, "add_in_i_c[8]~feeder": 405, "reg_no_twiddle[2][0][16]": 406, "add_in_r_d[3]~feeder": 407, "count~2": 408, "reg_no_twiddle[5][1][9]~feeder": 409, "lpp_ram_data_out~43": 410, "sw_2_arr[7][1]": 411, "tdl_arr[1][17]": 412, "ram_data_out2~30": 413, "ram_data_out0~18": 414, "data_imag_o[12]": 415, "data_imag_in_reg[0]~feeder": 416, "Mux8~0": 417, "tdl_arr[0][11]~feeder": 418, "butterfly_st2[0][1][6]": 419, "add_in_r_c[5]~feeder": 420, "p_tdl[12][1]~feeder": 421, "sw_0_arr[2][1]~feeder": 422, "add_in_r_a[4]": 423, "tdl_arr[1][3]~feeder": 424, "twiddle_data~39": 425, "add_in_r_c[15]~feeder": 426, "twiddle_data[1][1][1]": 427, "twid_factors": 428, "twad_temp[0]": 429, "at_sink_data_int[23]": 430, "wr_ptr": 431, "counter_reg_bit[1]": 432, "result_r_tmp[14]": 433, "Mux16~0": 434, "\\sink_real[14]~input": 435, "butterfly_st2[1][1][13]": 436, "b_ram_data_in_bus[9]~feeder": 437, "pipeline_dffe[16]": 438, "Mux13~0": 439, "Mux2~1": 440, "a_ram_data_in_bus[16]": 441, "add_in_r_a[0]": 442, "tdl_arr[0][7]": 443, "rd_addr_d[0]": 444, "Mux126~1": 445, "reg_no_twiddle[4][1][9]": 446, "reg_no_twiddle[2][1][10]~feeder": 447, "ram_in_reg[0][10]": 448, "data_int1[15]~feeder": 449, "blk_exp~0": 450, "Mux51~0": 451, "at_source_data[10]": 452, "swa_tdl[10][0]": 453, "result_i_tmp[35]": 454, "Mux77~3": 455, "reg_no_twiddle[0][0][10]": 456, "ram_in_reg[1][13]": 457, "ram_data_out1~13": 458, "Mux131~0": 459, "lpp_ram_data_out[2][24]": 460, "add_in_r_d[8]~feeder": 461, "result_r_tmp[34]": 462, "sw_0_arr[8][2]": 463, "pipeline_dffe[13]": 464, "ram_in_reg[1][17]": 465, "Add4~13": 466, "ram_data_out0[15]": 467, "result_r_tmp[20]": 468, "sw_3_arr[4][1]": 469, "lpp_ram_data_out[0][13]": 470, "Mux133~2": 471, "butterfly_st1[1][1][2]": 472, "lpp_ram_data_out~113": 473, "add_in_r_c[4]~feeder": 474, "ram_in_reg[2][8]~feeder": 475, "Mux73~0": 476, "pipeline_dffe[30]": 477, "Mux108~0": 478, "Mux54~1": 479, "ram_in_reg[2][15]": 480, "b_ram_data_in_bus[89]~feeder": 481, "swa_tdl[9][0]": 482, "op_1~2": 483, "result_i_tmp[17]": 484, "Mux137~0": 485, "op_1~77": 486, "b_ram_data_in_bus[15]": 487, "data_imag_o[15]~15": 488, "\\source_real[14]~output": 489, "ram_in_reg[6][13]~feeder": 490, "ram_in_reg[4][5]~feeder": 491, "b_ram_data_in_bus[61]": 492, "ram_in_reg[0][2]~feeder": 493, "b_ram_data_in_bus[28]~feeder": 494, "data_int1[39]": 495, "result_i_tmp[20]": 496, "b_ram_data_in_bus[44]": 497, "slb_last[1]": 498, "rdaddress_c_bus[0]~feeder": 499, "tdl_arr[0][0]": 500, "gain_lut_8pts[3]": 501, "delay_ctrl_np": 502, "tdl_arr[2]": 503, "wraddress_a_bus[11]~feeder": 504, "reg_no_twiddle[6][0][5]~feeder": 505, "Add10~29": 506, "Mux49~1": 507, "sw[0]": 508, "ram_in_reg[0][3]": 509, "p_tdl[12][0]": 510, "Add0~17": 511, "a_ram_data_in_bus[11]": 512, "twiddle_data[1][0][7]": 513, "sw_0_arr[12][3]": 514, "r_array_out[1][11]": 515, "b_ram_data_in_bus[119]": 516, "wraddress_a_bus[1]~feeder": 517, "Mux5~0": 518, "\\source_real[16]~output": 519, "Mux143~2": 520, "twiddle_data~5": 521, "ram_data_out3[12]": 522, "gen_full_rnd:gen_rounding_blk:2:u1": 523, "pipeline_dffe[12]": 524, "tdl_arr[0][0]~feeder": 525, "k~0": 526, "ram_data_out2~20": 527, "sw_0_arr[3][0]": 528, "\\sink_imag[5]~input": 529, "data_int[9]": 530, "gen_full_rnd:gen_rounding_blk:1:u1": 531, "op_1~21": 532, "count~0": 533, "op_1~18": 534, "Mux87~3": 535, "Add0~21": 536, "Add11~57": 537, "swd[1]": 538, "count[3]": 539, "op_1~25": 540, "tdl_arr[0][15]": 541, "data_int[39]": 542, "butterfly_st1[0][0][11]": 543, "reg_no_twiddle[4][1][3]~feeder": 544, "b_ram_data_in_bus[24]": 545, "reg_no_twiddle[0][1][3]": 546, "Mux4~0": 547, "i_array_out[2][17]": 548, "Add0~33": 549, "Add17~17": 550, "ram_data_out0[10]": 551, "tdl_arr[1][9]": 552, "data_in_i[7]~feeder": 553, "reg_no_twiddle[6][1][17]": 554, "ram_data_out3~7": 555, "data_count_sig[0]": 556, "twiddle_data[2][1][7]": 557, "first_data": 558, "op_1~73": 559, "twiddle_data[0][0][8]": 560, "Mux1~1": 561, "tdl_arr[1][15]": 562, "result_i_tmp[1]": 563, "data_imag_in_reg[17]": 564, "b_ram_data_in_bus[14]": 565, "ram_in_reg[6][9]~feeder": 566, "tdl_arr[1][12]~feeder": 567, "data_in_r[6]~feeder": 568, "add_in_r_d[5]": 569, "lpp_ram_data_out[1][24]": 570, "tdl_arr[5]": 571, "\\source_real[7]~output": 572, "Add17~57": 573, "ram_in_reg[3][11]": 574, "Add11~21": 575, "add_in_i_b[15]": 576, "p[0]": 577, "rdaddress_c_bus[3]~feeder": 578, "op_1~42": 579, "dat_A": 580, "gen_rams:1:dat_A": 581, "gen_M4K:altsyncram_component": 582, "result_r_tmp[22]~feeder": 583, "reg_no_twiddle[5][0][15]": 584, "data_real_o[6]~feeder": 585, "Mux90~4": 586, "reg_no_twiddle[3][0][14]~feeder": 587, "data_imag_o[15]": 588, "ram_in_reg[4][8]~feeder": 589, "twiddle_data[1][1][12]~feeder": 590, "result_ib[0]": 591, "dat_B": 592, "gen_rams:0:dat_A": 593, "b_ram_data_in_bus[138]": 594, "ram_data_out0~31": 595, "twiddle_data[0][0][17]": 596, "pipeline_dffe[27]": 597, "tdl_arr[0][13]": 598, "valid_ctrl_int1": 599, "lpp_count[4]": 600, "lpp_ram_data_out[3][32]": 601, "Add5~21": 602, "count[5]": 603, "a_ram_data_in_bus[110]~feeder": 604, "b_ram_data_in_bus[71]": 605, "add_in_r_d[1]": 606, "Add12~33": 607, "Add12~57": 608, "result_i_tmp[22]": 609, "a_ram_data_in_bus[104]~feeder": 610, "pipeline_dffe[18]": 611, "b_ram_data_in_bus[117]~feeder": 612, "Add2~25": 613, "ram_in_reg[4][3]": 614, "data_count_int1[5]": 615, "lpp_ram_data_out[1][10]": 616, "ram_in_reg[5][16]~feeder": 617, "ram_in_reg[3][11]~feeder": 618, "i_array_out[0][12]": 619, "op_1~74": 620, "add_in_i_c[1]": 621, "reg_no_twiddle[3][0][6]": 622, "result_i_tmp[4]": 623, "counter_comb_bita1": 624, "gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_disc:delay_next_pass": 625, "tdl_arr[4]~feeder": 626, "op_1~57": 627, "pipeline_dffe[31]": 628, "data_imag_in_reg[1]~feeder": 629, "a_ram_data_in_bus[126]": 630, "b_ram_data_in_bus[30]~feeder": 631, "out_cnt[3]": 632, "result_i_tmp[21]": 633, "Mux141~1": 634, "delay_lpp_en": 635, "tdl_arr[0]~feeder": 636, "Mux58~0": 637, "data_int1[14]": 638, "Mux85~3": 639, "data_count_int1[0]": 640, "core_real_in[8]": 641, "butterfly_st1[1][1][14]": 642, "Add2~73": 643, "add_in_i_c[5]~feeder": 644, "reg_no_twiddle[6][0][6]~feeder": 645, "swd_tdl[7][0]": 646, "data_imag_o[3]~3": 647, "add_in_r_c[10]~feeder": 648, "Mux128~0": 649, "Mux129~3": 650, "butterfly_st2[1][1][11]": 651, "ram_in_reg[7][8]": 652, "Mux36~0": 653, "ram_in_reg[6][5]": 654, "core_imag_in[0]~feeder": 655, "pipeline_dffe[25]": 656, "pipeline_dffe[10]": 657, "a_ram_data_in_bus[66]": 658, "reg_no_twiddle[2][1][15]": 659, "add_in_i_d[6]": 660, "result_ib[12]": 661, "b_ram_data_in_bus[78]~feeder": 662, "b_ram_data_in_bus[6]~feeder": 663, "butterfly_st2[2][1][0]": 664, "tdl_arr[0][3]~feeder": 665, "sw_3_arr[10][1]~feeder": 666, "Mux12~0": 667, "reg_no_twiddle[2][0][13]~feeder": 668, "data_in_r[6]": 669, "butterfly_st1[1][0][2]": 670, "butterfly_st1[1][1][11]": 671, "output_i[8]": 672, "next_block_d2": 673, "reg_no_twiddle[3][1][6]": 674, "Add14~21": 675, "Add13~77": 676, "p_tdl[6][0]": 677, "sw_r_tdl[0][0]": 678, "reg_no_twiddle[5][0][8]": 679, "pipeline_dffe[21]": 680, "fft_real_out[10]~feeder": 681, "lpp_ram_data_out~10": 682, "reg_no_twiddle[0][0][1]": 683, "b_ram_data_in_bus[83]": 684, "swa_tdl[14][0]": 685, "data_int1[18]~feeder": 686, "b_ram_data_in_bus[40]": 687, "_~2": 688, "Mux78~0": 689, "add_in_i_d[13]": 690, "reg_no_twiddle[4][0][7]~feeder": 691, "rdaddress_b_bus[0]": 692, "data_rdy_vec[7]~feeder": 693, "ram_a_not_b_vec[21]": 694, "ram_in_reg[4][4]~feeder": 695, "at_sink_data_int[5]": 696, "data_real_in_reg[16]": 697, "ram_data_out1[9]": 698, "a_ram_data_in_bus[135]~feeder": 699, "gen_M4K:delay_swd": 700, "tdl_arr[2][0]": 701, "Add10~53": 702, "result_i_tmp[15]": 703, "Add0~5": 704, "at_sink_data_int[24]": 705, "at_source_data[3]": 706, "at_source_data[35]~feeder": 707, "sw_1_arr[5][0]": 708, "rdaddress_c_bus[11]": 709, "ram_data_out2~25": 710, "lpp_ram_data_out[1][13]": 711, "gen_ma:gen_ma_full:ms": 712, "ALTMULT_ADD_component": 713, "mac_mult1": 714, "data_int[23]": 715, "a_ram_data_in_bus[15]": 716, "butterfly_st1[0][0][2]": 717, "core_real_in[2]": 718, "auk_dsp_interface_controller_1": 719, "source_packet_error[1]": 720, "fft_real_out[7]~feeder": 721, "pipeline_dffe[35]": 722, "r_array_out[3][10]": 723, "pipeline_dffe[14]": 724, "Add2~17": 725, "b_ram_data_in_bus[47]": 726, "swa_tdl[12][0]": 727, "twiddle_data[2][1][6]~feeder": 728, "add_in_i_b[11]": 729, "op_1~26": 730, "data_in_i[2]": 731, "at_source_data[11]~feeder": 732, "twiddle_data~21": 733, "output_r[0]": 734, "ram_in_reg[5][14]": 735, "result_r_tmp[26]": 736, "op_1~62": 737, "ram_a_not_b_vec[9]": 738, "a_ram_data_in_bus[104]": 739, "Mux71~3": 740, "tdl_arr[1][0]": 741, "result_ia[16]": 742, "Mux84~0": 743, "i_array_out[3][4]": 744, "output_i[4]": 745, "ram_data_out1[33]": 746, "butterfly_st1[1][0][5]": 747, "result_ra[1]": 748, "Add3~1": 749, "Mux141~0": 750, "k[0]": 751, "ram_in_reg[3][1]~feeder": 752, "rdaddress_a_bus[13]": 753, "twiddle_data[1][0][2]": 754, "r_array_out[2][2]": 755, "op_1~109": 756, "output_i[9]": 757, "b_ram_data_in_bus[101]": 758, "ram_in_reg[2][7]~feeder": 759, "twiddle_data[1][1][3]": 760, "Add1~1": 761, "swa_tdl[14][1]": 762, "lpp_ram_data_out~138": 763, "ram_a_not_b_vec~10": 764, "reg_no_twiddle[1][1][5]~feeder": 765, "Mux0~6": 766, "ram_in_reg[2][12]~feeder": 767, "lpp_ram_data_out[0][34]": 768, "reg_no_twiddle[2][0][11]": 769, "offset_counter~2": 770, "Add8~53": 771, "Mux26~0": 772, "b_ram_data_in_bus[132]": 773, "sw_0_arr[4][0]~feeder": 774, "exponent_out[4]": 775, "Mux115~0": 776, "Add9~29": 777, "op_1~22": 778, "reg_no_twiddle[1][1][4]~feeder": 779, "lpp_ram_data_out[0][1]": 780, "core_imag_in[0]": 781, "twiddle_data[1][0][12]": 782, "twiddle_data~29": 783, "sw_1_arr[13][0]~feeder": 784, "result_ra[17]": 785, "ram_in_reg[7][9]": 786, "Mux75~3": 787, "sw_0_arr[9][2]~feeder": 788, "butterfly_st1[1][1][0]": 789, "lpp_count[2]": 790, "add_in_i_d[11]": 791, "tdl_arr[0][12]": 792, "r_array_out[1][9]": 793, "fft_imag_out[4]~feeder": 794, "wren_b~1": 795, "tdl_arr[10]": 796, "reg_no_twiddle[6][0][13]": 797, "twad_tdl[1][3]": 798, "b_ram_data_in_bus[97]": 799, "butterfly_st1[0][1][18]": 800, "butterfly_st2[3][1][14]": 801, "a_ram_data_in_bus[18]~feeder": 802, "reg_no_twiddle[5][0][12]~feeder": 803, "reg_no_twiddle[6][1][0]~feeder": 804, "tdl_arr[1][14]": 805, "tdl_arr[0][14]~feeder": 806, "lpp_ram_data_out[2][5]": 807, "ram_data_out3[24]": 808, "pipeline_dffe[2]": 809, "data_count_sig[2]": 810, "tdl_arr[1][10]": 811, "ram_data_out2[27]": 812, "fft_s2_cur.LPP_C_OUTPUT": 813, "data_int[5]": 814, "ram_in_reg[5][1]~feeder": 815, "tdl_arr[1][11]": 816, "data_count_sig[4]~2": 817, "Mux109~0": 818, "result_r_tmp[7]": 819, "butterfly_st2[1][1][14]": 820, "reg_no_twiddle[4][1][6]~feeder": 821, "core_real_in[12]~feeder": 822, "b_ram_data_in_bus[54]~feeder": 823, "lpp_count_offset[0]": 824, "data_int[35]": 825, "Add5~29": 826, "op_1~29": 827, "ram_in_reg[7][16]": 828, "sw_1_arr[5][1]": 829, "ram_data_out1~11": 830, "Selector4~0": 831, "Add17~13": 832, "Mux68~1": 833, "exponent_out[0]": 834, "data_real_o[17]~feeder": 835, "b_ram_data_in_bus[108]~feeder": 836, "ram_in_reg[7][3]": 837, "ram_in_reg[1][5]": 838, "Add5~1": 839, "rdaddress_b_bus[10]": 840, "op_1~53": 841, "b_ram_data_in_bus[59]~feeder": 842, "add_in_r_c[13]~feeder": 843, "p_tdl[8][0]": 844, "wc_vec[3]~feeder": 845, "ram_in_reg[6][0]": 846, "reg_no_twiddle[3][0][5]": 847, "Mux6~0": 848, "Mux67~0": 849, "gain_lut_8pts~4": 850, "butterfly_st1[1][1][15]": 851, "pipeline_dffe[28]": 852, "ram_in_reg[3][6]~feeder": 853, "i_array_out[1][10]": 854, "Mux74~0": 855, "butterfly_st1[2][1][9]": 856, "result_r_tmp[15]": 857, "b_ram_data_in_bus[93]~feeder": 858, "reg_no_twiddle[4][0][8]": 859, "fft_s2_cur.WAIT_FOR_LPP_INPUT": 860, "output_r[8]": 861, "Mux128~2": 862, "sdetd.DISABLE~0": 863, "ram_data_out2[11]": 864, "twiddle_data[1][0][13]": 865, "ram_data_out0~33": 866, "sw_0_arr[3][3]": 867, "ram_data_out0~6": 868, "Add0~25": 869, "Mux41~0": 870, "ram_in_reg[4][1]~feeder": 871, "i_array_out[3][2]~feeder": 872, "add_in_i_c[15]": 873, "Mux59~2": 874, "ram_in_reg[3][14]": 875, "data_in_r[3]": 876, "p_cd_en[1]": 877, "reg_no_twiddle[5][1][1]": 878, "lpp_ram_data_out~130": 879, "lpp_ram_data_out[3][9]": 880, "ram_a_not_b_vec[23]": 881, "b_ram_data_in_bus[52]~feeder": 882, "tdl_arr[0][6]": 883, "fft_imag_out[15]~feeder": 884, "swa_tdl[15][0]": 885, "r_array_out[3][16]": 886, "lpp_ram_data_out~41": 887, "tdl_arr[4][1]": 888, "lpp_ram_data_out[1][22]": 889, "tdl_arr[14]~feeder": 890, "data_int[2]": 891, "butterfly_st1[2][0][16]": 892, "Mux143~1": 893, "i_array_out[3][6]": 894, "rd_addr_d[1]~feeder": 895, "op_1~30": 896, "op_1~93": 897, "data_int[21]": 898, "reg_no_twiddle[3][0][15]": 899, "Mux73~2": 900, "Add6~37": 901, "ram_in_reg[2][5]~feeder": 902, "Add17~53": 903, "Add6~13": 904, "Mux84~3": 905, "a_ram_data_in_bus[63]": 906, "butterfly_st2[1][1][6]": 907, "butterfly_st1[0][0][6]": 908, "pipeline_dffe[33]": 909, "result_ib[2]": 910, "data_rdy_vec[9]": 911, "reg_no_twiddle[5][1][11]": 912, "lpp_ram_data_out[0][14]": 913, "reg_no_twiddle[4][0][13]": 914, "reg_no_twiddle[1][0][6]": 915, "sw_3_arr[14][1]": 916, "Mux140~0": 917, "b_ram_data_in_bus[27]": 918, "Mux40~0": 919, "a_ram_data_in_bus[125]~feeder": 920, "del_np_cnt~1": 921, "data_imag_in_reg[3]": 922, "Selector2~1": 923, "swa_tdl[1][1]": 924, "data_int[6]": 925, "reg_no_twiddle[4][1][5]": 926, "Add1~61": 927, "a_ram_data_in_bus[143]~feeder": 928, "lpp_count_offset[3]": 929, "ram_in_reg[5][13]": 930, "at_source_data[38]~feeder": 931, "lpp_ram_data_out~85": 932, "b_ram_data_in_bus[20]~feeder": 933, "lpp_ram_data_out[3][15]": 934, "swa_tdl[11][0]~feeder": 935, "a_ram_data_in_bus[142]~feeder": 936, "data_real_o[15]": 937, "\\source_valid~output": 938, "Add16~9": 939, "Add7~57": 940, "at_sink_data_int[30]": 941, "butterfly_st2[3][1][18]": 942, "\\source_exp[2]~output": 943, "b_ram_data_in_bus[131]": 944, "Add1~5": 945, "butterfly_st2[2][0][7]": 946, "ram_in_reg[4][9]~feeder": 947, "ram_data_out1~20": 948, "swd_tdl[6][0]": 949, "i_array_out[2][14]": 950, "gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp": 951, "ram_in_reg[2][17]~feeder": 952, "Mux143~3": 953, "tdl_arr[0][9]": 954, "wraddress_a_bus[0]": 955, "a_ram_data_in_bus[0]~feeder": 956, "add_in_r_a[13]": 957, "lpp_ram_data_out[1][17]": 958, "Mux59~0": 959, "Add1~77": 960, "lpp_ram_data_out~30": 961, "at_source_data[8]": 962, "result_ra[11]": 963, "lpp_ram_data_out[1][14]": 964, "ram_in_reg[2][17]": 965, "a_ram_data_in_bus[89]": 966, "wren_b~3": 967, "b_ram_data_in_bus[110]~feeder": 968, "Add4~53": 969, "ram_in_reg[5][15]": 970, "b_ram_data_in_bus[63]": 971, "sign_sel[1]": 972, "tdl_arr[3]~feeder": 973, "b_ram_data_in_bus[19]": 974, "k_count[2]": 975, "swd_tdl[7][1]": 976, "Mux82~1": 977, "data_int[4]": 978, "core_imag_in[11]~feeder": 979, "reg_no_twiddle[2][1][6]": 980, "b_ram_data_in_bus[49]": 981, "ram_in_reg[6][7]": 982, "lpp_ram_data_out[1][12]": 983, "Mux50~3": 984, "Mux140~3": 985, "butterfly_st1[0][1][3]": 986, "ram_in_reg[3][3]~_wirecell": 987, "ram_in_reg[3][6]": 988, "butterfly_st2[0][0][17]": 989, "reg_no_twiddle[2][0][5]~feeder": 990, "butterfly_st2[0][0][16]": 991, "ram_in_reg[1][9]": 992, "ram_in_reg[6][6]": 993, "tdl_arr[0][10]~feeder": 994, "op_1~66": 995, "lpp_ram_data_out[2][32]": 996, "sw_0_arr[12][0]~feeder": 997, "tdl_arr[7]": 998, "data_real_o[1]~feeder": 999, "data_in_r[7]": 1000, "a_ram_data_in_bus[127]": 1001, "Selector8~0": 1002, "at_source_data[30]": 1003, "twiddle_data[1][1][8]": 1004, "Selector1~0": 1005, "a_ram_data_in_bus[50]~feeder": 1006, "add_in_i_a[11]": 1007, "reg_no_twiddle[5][0][13]~feeder": 1008, "Add4~1": 1009, "Mux63~0": 1010, "a_ram_data_in_bus[56]~feeder": 1011, "b_ram_data_in_bus[98]": 1012, "a_ram_data_in_bus[109]": 1013, "counter_reg_bit[2]": 1014, "fft_s2_cur.IDLE~0": 1015, "Selector3~2": 1016, "Add3~33": 1017, "add_in_i_b[17]": 1018, "op_1~117": 1019, "valid_ctrl_inter1~0": 1020, "a_ram_data_in_bus[25]": 1021, "\\sink_imag[6]~input": 1022, "pipeline_dffe[15]": 1023, "lpp_ram_data_out[0][32]": 1024, "Mux44~0": 1025, "tdl_arr[1][1]~feeder": 1026, "del_npi_cnt~1": 1027, "add_in_r_d[14]~feeder": 1028, "lpp_ram_data_out~100": 1029, "add_in_i_d[7]~feeder": 1030, "fft_real_out[2]~feeder": 1031, "ram_data_out1~10": 1032, "Add13~5": 1033, "result_ra[10]": 1034, "gen_M4K_Output:dat_C": 1035, "gen_rams:3:dat_A": 1036, "lpp_ram_data_out[1][27]": 1037, "tdl_arr[0][3]": 1038, "ram_data_out2[20]": 1039, "tdl_arr[0][1]~feeder": 1040, "ram_data_out2~24": 1041, "tdl_arr[2]~feeder": 1042, "result_i_tmp[9]": 1043, "i_array_out[2][7]": 1044, "empty_dff": 1045, "ram_data_out0[6]": 1046, "b_ram_data_in_bus[75]~feeder": 1047, "exponent_out[5]": 1048, "ram_data_out3~17": 1049, "reg_no_twiddle[5][1][10]~feeder": 1050, "lpp_ram_data_out[2][10]": 1051, "op_1~141": 1052, "reg_no_twiddle[2][0][15]": 1053, "a_ram_data_in_bus[51]": 1054, "butterfly_st2[3][0][15]": 1055, "butterfly_st1[1][1][8]": 1056, "sw_0_arr[2][3]": 1057, "core_imag_in[15]": 1058, "Mux135~3": 1059, "b_ram_data_in_bus[40]~feeder": 1060, "wraddress_b_bus[12]": 1061, "ram_in_reg[1][15]~feeder": 1062, "at_source_eop_s": 1063, "Equal4~0": 1064, "tdl_arr[1][7]": 1065, "op_1~17": 1066, "Mux86~0": 1067, "ram_data_out0~16": 1068, "\\sink_sop~input": 1069, "swa[1]": 1070, "lpp_ram_data_out~66": 1071, "reg_no_twiddle[5][1][15]": 1072, "Add2~37": 1073, "r_array_out[2][13]": 1074, "Selector3~0": 1075, "mac_out3": 1076, "Add16~21": 1077, "ram_in_reg[3][8]": 1078, "a_ram_data_in_bus[35]": 1079, "result_i_tmp[34]": 1080, "reg_no_twiddle[5][1][11]~feeder": 1081, "Mux113~0": 1082, "at_source_data[29]~feeder": 1083, "ram_in_reg[0][14]": 1084, "Selector11~0": 1085, "pipeline_dffe[11]": 1086, "reg_no_twiddle[4][0][0]": 1087, "Mux0~1": 1088, "gen_blk_float:gen_streaming:gen_disc:gen_consts_64:delay_next_pass": 1089, "Mux47~1": 1090, "result_r_tmp[10]": 1091, "counter_reg_bit[0]": 1092, "tdl_arr[1][13]": 1093, "data_int1[37]": 1094, "op_1~145": 1095, "core_real_in[14]~feeder": 1096, "data_in_i[16]~feeder": 1097, "add_in_i_c[9]": 1098, "reg_no_twiddle[3][0][14]": 1099, "result_r_tmp[32]~feeder": 1100, "b_ram_data_in_bus[83]~feeder": 1101, "b_ram_data_in_bus[68]~feeder": 1102, "Mux61~0": 1103, "butterfly_st2[3][0][13]": 1104, "swa_tdl[13][0]": 1105, "result_i_tmp[0]": 1106, "twiddle_data[0][1][13]": 1107, "data_int1[36]": 1108, "sw_1_arr[15][1]~feeder": 1109, "a_ram_data_in_bus[51]~feeder": 1110, "reg_no_twiddle[6][0][3]": 1111, "fft_imag_out[10]~feeder": 1112, "sw_0_arr[7][1]~feeder": 1113, "b_ram_data_in_bus[38]": 1114, "data_int[37]~feeder": 1115, "tdl_arr[1]~feeder": 1116, "Add11~29": 1117, "butterfly_st1[0][1][15]": 1118, "add_in_r_c[2]": 1119, "ram_in_reg[7][5]": 1120, "lpp_ram_data_out~90": 1121, "sw_1_arr[7][1]": 1122, "Mux62~3": 1123, "Add17~9": 1124, "bfp~0": 1125, "p_tdl[2][1]": 1126, "reg_no_twiddle[5][0][5]": 1127, "butterfly_st1[0][0][18]": 1128, "gain_lut_8pts~11": 1129, "ram_in_reg[2][1]": 1130, "reg_no_twiddle[4][0][1]": 1131, "\\sink_real[0]~input": 1132, "Add2~21": 1133, "b_ram_data_in_bus[116]~feeder": 1134, "Mux60~2": 1135, "gen_rams:2:dat_A": 1136, "Mux0~2": 1137, "pipeline_dffe[9]": 1138, "Mux139~3": 1139, "result_ia[4]": 1140, "b_ram_data_in_bus[99]~feeder": 1141, "ram_data_out2~14": 1142, "data_rdy_vec[4]~feeder": 1143, "op_1~97": 1144, "rdaddress_c_bus[3]": 1145, "lpp_ram_data_out~76": 1146, "Mux76~0": 1147, "Add6~29": 1148, "r_array_out[0][2]": 1149, "reg_no_twiddle[0][1][1]": 1150, "Add4~69": 1151, "result_i_tmp[27]~feeder": 1152, "add_in_i_a[5]": 1153, "butterfly_st1[0][0][12]": 1154, "p_tdl[4][1]": 1155, "gen_ma:gen_ma_full:ma": 1156, "tdl_arr[0][1]": 1157, "reg_no_twiddle[1][0][8]": 1158, "lpp_ram_data_out[2][28]": 1159, "core_real_in[10]~feeder": 1160, "lpp_ram_data_out~64": 1161, "Mux54~0": 1162, "ram_in_reg[2][16]": 1163, "Add5~9": 1164, "result_i_tmp[29]": 1165, "b_ram_data_in_bus[143]~feeder": 1166, "ram_in_reg[3][13]": 1167, "butterfly_st1[0][0][8]": 1168, "swd_tdl[13][0]": 1169, "ram_in_reg[5][4]~feeder": 1170, "at_sink_data_int[2]": 1171, "Add13~65": 1172, "lpp_ram_data_out~7": 1173, "tdl_arr[18]": 1174, "twiddle_data~18": 1175, "Mux134~2": 1176, "i_array_out[3][10]": 1177, "op_1~34": 1178, "ram_in_reg[0][16]~feeder": 1179, "twiddle_data[1][0][0]": 1180, "data_int1[6]~feeder": 1181, "ram_data_out1~9": 1182, "Mux68~2": 1183, "Selector6~0": 1184, "ram_in_reg[4][4]": 1185, "fft_imag_out[17]~feeder": 1186, "Mux1~0": 1187, "ram_data_out1~35": 1188, "lpp_ram_data_out~11": 1189, "LessThan0~0": 1190, "b_ram_data_in_bus[3]~feeder": 1191, "ram_in_reg[5][3]~feeder": 1192, "result_r_tmp[28]": 1193, "twiddle_data~34": 1194, "data_in_r[10]": 1195, "\\source_real[13]~output": 1196, "ram_in_reg[2][14]": 1197, "data_int[15]~feeder": 1198, "b_ram_data_in_bus[84]": 1199, "swa_tdl[6][0]~feeder": 1200, "Mux37~0": 1201, "a_ram_data_in_bus[40]": 1202, "p_tdl[5][0]": 1203, "Mux72~1": 1204, "Add4~61": 1205, "fft_imag_out[14]": 1206, "data_real_o[6]": 1207, "lpp_ram_data_out~143": 1208, "a_ram_data_in_bus[77]~feeder": 1209, "a_ram_data_in_bus[100]": 1210, "reg_no_twiddle[6][1][2]": 1211, "lpp_ram_data_out[2][9]": 1212, "ram_data_out1[31]": 1213, "fft_s2_cur.LPP_C_OUTPUT~0": 1214, "a_ram_data_in_bus[132]~feeder": 1215, "butterfly_st2[0][1][17]": 1216, "core_imag_in[13]": 1217, "lpp_ram_data_out[2][12]": 1218, "blk_exp_accum[1]": 1219, "ram_in_reg[4][11]": 1220, "b_ram_data_in_bus[138]~feeder": 1221, "add_in_r_b[12]": 1222, "Mux18~4": 1223, "a_ram_data_in_bus[139]": 1224, "reg_no_twiddle[6][0][0]": 1225, "r_array_out[0][1]": 1226, "butterfly_st1[0][0][14]": 1227, "Mux134~0": 1228, "lpp_ram_data_out~20": 1229, "a_ram_data_in_bus[20]": 1230, "butterfly_st2[1][0][9]": 1231, "data_int1[10]": 1232, "swd_tdl[16][1]": 1233, "Mux83~0": 1234, "data_int1[2]": 1235, "count[0]": 1236, "add_in_i_b[7]": 1237, "lpp_ram_data_out~53": 1238, "ram_in_reg[1][6]": 1239, "ram_in_reg[2][9]": 1240, "b_ram_data_in_bus[96]~feeder": 1241, "tdl_arr[13]": 1242, "ram_data_out3[34]": 1243, "Add6~61": 1244, "Mux54~2": 1245, "butterfly_st1[3][0][18]": 1246, "i_array_out[3][14]": 1247, "result_i_tmp[10]~feeder": 1248, "ram_data_out2~10": 1249, "sw_3_arr[0][1]": 1250, "b_ram_data_in_bus[34]~feeder": 1251, "r_array_out[2][17]": 1252, "b_ram_data_in_bus[5]": 1253, "twiddle_data~4": 1254, "Add8~73": 1255, "sw_1_arr[15][1]": 1256, "source_state.st_err": 1257, "add_in_r_b[2]": 1258, "sw_1_arr[12][0]~feeder": 1259, "first_data~0": 1260, "ram_in_reg[6][16]": 1261, "Add9~61": 1262, "add_in_r_c[0]": 1263, "pipeline_dffe[34]": 1264, "add_in_r_d[13]": 1265, "rdaddress_c_bus[7]": 1266, "swa_tdl[3][0]~feeder": 1267, "data_real_in_reg[15]": 1268, "Add1~0": 1269, "a_ram_data_in_bus[37]": 1270, "ram_in_reg[0][16]": 1271, "Mux56~2": 1272, "\\source_real[12]~output": 1273, "pipeline_dffe[3]": 1274, "data_count_int1[1]": 1275, "result_rb[16]": 1276, "twiddle_data[0][1][4]": 1277, "reg_no_twiddle[5][0][13]": 1278, "at_source_data[33]~feeder": 1279, "Mux142~2": 1280, "ram_in_reg[7][14]": 1281, "b_ram_data_in_bus[3]": 1282, "add_in_i_b[9]": 1283, "Mux12~1": 1284, "ram_data_out3~29": 1285, "Mux36~3": 1286, "result_i_tmp[32]": 1287, "ram_in_reg[2][9]~feeder": 1288, "a_ram_data_in_bus[98]": 1289, "lpp_ram_data_out~14": 1290, "twad_tdl[0][2]": 1291, "sink_start~0": 1292, "k_state~7": 1293, "a_ram_data_in_bus[68]~feeder": 1294, "add_in_i_a[1]": 1295, "a_ram_data_in_bus[33]": 1296, "fft_imag_out[9]": 1297, "tdl_arr[0][8]": 1298, "result_ia[18]": 1299, "Add17~25": 1300, "fft_imag_out[15]": 1301, "reg_no_twiddle[3][1][13]~feeder": 1302, "Add3~73": 1303, "lpp_ram_data_out~84": 1304, "Add5~61": 1305, "tdl_arr[0][14]": 1306, "reg_no_twiddle[0][0][8]": 1307, "add_in_i_b[3]~feeder": 1308, "result_r_tmp[2]": 1309, "a_ram_data_in_bus[117]": 1310, "i_array_out[0][14]": 1311, "a_ram_data_in_bus[6]": 1312, "ram_in_reg[6][9]": 1313, "butterfly_st2[0][1][9]": 1314, "data_rdy_vec[10]~feeder": 1315, "Add11~5": 1316, "result_ia[2]": 1317, "result_i_tmp[27]": 1318, "Add1~45": 1319, "b_ram_data_in_bus[90]~feeder": 1320, "lpp_ram_data_out[2][15]": 1321, "data_imag_in_reg[8]": 1322, "sop": 1323, "a_ram_data_in_bus[112]": 1324, "add_in_i_b[3]": 1325, "Add9~17": 1326, "Add14~1": 1327, "fft_real_out[2]": 1328, "ram_in_reg[5][0]~feeder": 1329, "swa_tdl[5][0]": 1330, "lpp_ram_data_out~101": 1331, "ram_in_reg[5][17]~feeder": 1332, "lpp_ram_data_out~46": 1333, "data_rdy_vec[5]": 1334, "sw_0_arr[2][1]": 1335, "r_array_out[2][3]~feeder": 1336, "ram_data_out1~23": 1337, "reg_no_twiddle[4][1][2]~feeder": 1338, "ram_in_reg[4][8]": 1339, "add_in_i_d[5]~feeder": 1340, "Mux0~0": 1341, "Mux58~2": 1342, "Mux74~1": 1343, "a_ram_data_in_bus[116]~feeder": 1344, "ram_in_reg[1][7]": 1345, "ram_in_reg[1][3]~feeder": 1346, "Mux138~3": 1347, "ram_in_reg[3][9]": 1348, "sw_0_arr[5][2]~feeder": 1349, "ram_in_reg[6][10]~feeder": 1350, "data_imag_in_reg[13]~feeder": 1351, "op_1~113": 1352, "a_ram_data_in_bus[13]": 1353, "reg_no_twiddle[1][0][0]": 1354, "core_real_in[13]": 1355, "reg_no_twiddle[6][0][12]": 1356, "core_imag_in[8]~feeder": 1357, "rdaddress_a_bus[9]~feeder": 1358, "ram_in_reg[6][15]": 1359, "sw_3_arr[6][1]~feeder": 1360, "Mux60~1": 1361, "result_i_tmp[21]~feeder": 1362, "sw_0_arr[9][1]": 1363, "sw_0_arr[4][2]": 1364, "tdl_arr[6]~feeder": 1365, "output_r[14]": 1366, "a_ram_data_in_bus[59]~feeder": 1367, "Add12~29": 1368, "output_r[7]": 1369, "twiddle_data[0][0][16]": 1370, "rd_ptr_msb": 1371, "counter_comb_bita0": 1372, "result_r_tmp[27]~feeder": 1373, "at_source_data[4]": 1374, "data_rdy_vec[8]": 1375, "a_ram_data_in_bus[120]~feeder": 1376, "add_in_i_a[12]": 1377, "Selector7~0": 1378, "swd_tdl[10][1]": 1379, "data_real_o[3]": 1380, "fft_s2_cur.IDLE": 1381, "Add16~57": 1382, "ram_data_out2[8]": 1383, "sign_sel[0]": 1384, "butterfly_st1[0][0][9]": 1385, "Add8~1": 1386, "sw_r_tdl[2][0]~feeder": 1387, "anb~0": 1388, "b_ram_data_in_bus[98]~feeder": 1389, "\\sink_real[17]~input": 1390, "lpp_ram_data_out~72": 1391, "b_ram_data_in_bus[22]": 1392, "ram_cxb_rd": 1393, "data_imag_o[14]": 1394, "sw_1_arr[5][0]~feeder": 1395, "Mux41~1": 1396, "at_sink_data_int[14]": 1397, "Add8~41": 1398, "add_in_r_d[4]": 1399, "result_ra[5]": 1400, "data_int[2]~feeder": 1401, "Add5~17": 1402, "reg_no_twiddle[0][1][7]": 1403, "butterfly_st1[0][1][4]": 1404, "\\source_error[1]~output": 1405, "twiddle_data[1][1][13]": 1406, "ram_in_reg[4][3]~feeder": 1407, "lpp_ram_data_out~71": 1408, "Mux131~1": 1409, "add_in_r_a[12]": 1410, "reg_no_twiddle[2][1][8]": 1411, "reg_no_twiddle[1][1][1]": 1412, "ram_in_reg[1][12]": 1413, "r_array_out[3][1]": 1414, "p_tdl[12][1]": 1415, "data_in_r[7]~feeder": 1416, "at_sink_data_int[27]": 1417, "output_i[5]": 1418, "twiddle_data[0][1][16]~feeder": 1419, "Mux15~1": 1420, "a_ram_data_in_bus[2]": 1421, "result_i_tmp[5]": 1422, "lpp_ram_data_out~44": 1423, "lpp_ram_data_out[3][10]": 1424, "data_int[0]": 1425, "reg_no_twiddle[5][1][10]": 1426, "at_source_data[15]": 1427, "Add11~13": 1428, "a_ram_data_in_bus[9]": 1429, "Add2~41": 1430, "Add11~49": 1431, "data_rdy_vec[1]": 1432, "Add1~53": 1433, "data_in_r[2]~feeder": 1434, "Add8~77": 1435, "Add3~9": 1436, "b_ram_data_in_bus[73]~feeder": 1437, "Add17~61": 1438, "ram_data_out0[1]": 1439, "Add13~13": 1440, "lpp_ram_data_out~4": 1441, "reg_no_twiddle[6][1][10]": 1442, "Selector17~0": 1443, "Add15~29": 1444, "ram_in_reg[3][8]~feeder": 1445, "ram_in_reg[2][2]": 1446, "ram_data_out1~25": 1447, "Mux18~2": 1448, "output_r[15]": 1449, "b_ram_data_in_bus[79]": 1450, "add_in_i_a[14]~feeder": 1451, "b_ram_data_in_bus[65]": 1452, "result_rb[9]": 1453, "lpp_ram_data_out[0][5]": 1454, "data_real_o[11]": 1455, "data_int[22]": 1456, "ram_data_out1[2]": 1457, "wraddress_b_bus[5]~feeder": 1458, "ram_in_reg[6][1]~feeder": 1459, "twiddle_data[2][0][16]": 1460, "data_in_i[8]": 1461, "data_real_in_reg[10]~feeder": 1462, "result_r_tmp[0]": 1463, "data_in_r[14]": 1464, "r_array_out[2][11]~feeder": 1465, "data_count_int[5]": 1466, "Mux1~2": 1467, "Mux82~0": 1468, "Add12~1": 1469, "Mux136~3": 1470, "reg_no_twiddle[5][1][12]": 1471, "Add2~13": 1472, "\\source_real[17]~output": 1473, "exponent_out[1]": 1474, "r_array_out[1][0]~feeder": 1475, "Add15~33": 1476, "Mux3~2": 1477, "pipeline_dffe[6]": 1478, "Add6~45": 1479, "at_source_data[32]": 1480, "lpp_ram_data_out~123": 1481, "swa_tdl[10][0]~feeder": 1482, "Mux76~1": 1483, "slb_i[1]": 1484, "Mux142~0": 1485, "ram_in_reg[5][11]": 1486, "wraddress_b_bus[12]~feeder": 1487, "sw_1_arr[1][0]~feeder": 1488, "ram_in_reg[2][6]~feeder": 1489, "op_1~69": 1490, "butterfly_st1[2][0][8]": 1491, "lpp_ram_data_out~63": 1492, "data_in_r[3]~feeder": 1493, "ram_in_reg[0][15]~feeder": 1494, "reg_no_twiddle[3][1][2]": 1495, "reg_no_twiddle[6][0][17]~feeder": 1496, "blk_exp~4": 1497, "Mux72~6": 1498, "lpp_ram_data_out[2][31]": 1499, "r_array_out[3][15]": 1500, "a_ram_data_in_bus[54]": 1501, "result_rb[5]": 1502, "twiddle_data[1][1][16]": 1503, "ram_data_out3~12": 1504, "twiddle_data[2][1][14]~feeder": 1505, "a_ram_data_in_bus[112]~feeder": 1506, "data_imag_in_reg[7]": 1507, "i_array_out[1][8]": 1508, "at_source_data[39]": 1509, "reg_no_twiddle[0][1][6]": 1510, "reg_no_twiddle[0][1][2]": 1511, "butterfly_st2[3][0][9]": 1512, "Add6~1": 1513, "core_real_in[5]~feeder": 1514, "data_count_sig~6": 1515, "out_cnt[5]": 1516, "sw_0_arr[5][1]": 1517, "Mux140~2": 1518, "butterfly_st2[2][0][0]": 1519, "reg_no_twiddle[2][0][9]~feeder": 1520, "Mux2~3": 1521, "add_in_i_d[12]~feeder": 1522, "lpp_ram_data_out~92": 1523, "butterfly_st1[0][1][8]": 1524, "lpp_ram_data_out[2][29]": 1525, "ram_in_reg[1][0]": 1526, "data_imag_o[5]": 1527, "sw_0_arr[15][3]~feeder": 1528, "sw_1_arr[12][1]": 1529, "lpp_ram_data_out[3][17]": 1530, "ram_in_reg[1][15]": 1531, "butterfly_st1[0][1][10]": 1532, "butterfly_st1[1][0][3]": 1533, "a_ram_data_in_bus[116]": 1534, "butterfly_st1[2][0][11]": 1535, "i_array_out[1][7]": 1536, "wraddress_b_bus[11]~feeder": 1537, "i_array_out[2][2]": 1538, "p_tdl[11][0]~feeder": 1539, "Mux139~2": 1540, "twiddle_data~36": 1541, "Add11~33": 1542, "Mux18~5": 1543, "\\source_imag[3]~output": 1544, "\\sink_imag[3]~input": 1545, "a_ram_data_in_bus[9]~feeder": 1546, "reg_no_twiddle[2][1][10]": 1547, "lpp_ram_data_out[0][21]": 1548, "ram_in_reg[6][10]": 1549, "butterfly_st2[3][1][15]": 1550, "at_source_data[21]": 1551, "a_ram_data_in_bus[80]": 1552, "ram_in_reg[4][15]": 1553, "ram_in_reg[0][4]": 1554, "lpp_ram_data_out[0][9]": 1555, "lpp_ram_data_out~108": 1556, "data_int1[16]": 1557, "b_ram_data_in_bus[82]~feeder": 1558, "result_r_tmp[6]": 1559, "twiddle_data[1][0][8]": 1560, "\\sink_imag[2]~input": 1561, "add_in_r_b[5]": 1562, "reg_no_twiddle[1][0][9]~feeder": 1563, "Add0~9": 1564, "Add16~25": 1565, "a_ram_data_in_bus[134]~feeder": 1566, "op_1~89": 1567, "output_i[6]": 1568, "rdaddress_a_bus[9]": 1569, "b_ram_data_in_bus[139]~feeder": 1570, "butterfly_st2[1][0][17]": 1571, "twad_tdl[0][1]~feeder": 1572, "b_ram_data_in_bus[131]~feeder": 1573, "Mux17~2": 1574, "Add13~41": 1575, "add_in_r_a[3]": 1576, "data_int1[28]": 1577, "twiddle_data[0][1][5]~feeder": 1578, "lpp_count~0": 1579, "Mux39~0": 1580, "result_r_tmp[4]": 1581, "ram_data_out3[13]": 1582, "data_int1[35]": 1583, "add_in_r_c[8]~feeder": 1584, "lpp_ram_data_out~116": 1585, "ram_a_not_b_vec[8]": 1586, "b_ram_data_in_bus[43]": 1587, "tdl_arr[0][5]~feeder": 1588, "op_1~54": 1589, "Add14~17": 1590, "at_source_data[40]~feeder": 1591, "rdaddress_b_bus[13]~feeder": 1592, "output_r[18]": 1593, "i_array_out[1][13]": 1594, "result_r_tmp[11]": 1595, "Add7~13": 1596, "Add3~41": 1597, "butterfly_st2[0][0][8]": 1598, "Mux129~2": 1599, "\\sink_imag[8]~input": 1600, "butterfly_st2[3][0][17]": 1601, "at_sink_data_int[33]": 1602, "sw_0_arr[12][1]": 1603, "wraddress_a_bus[5]": 1604, "tdl_arr[1][15]~feeder": 1605, "reg_no_twiddle[5][1][5]": 1606, "data_imag_o[4]~4": 1607, "ram_a_not_b_vec~16": 1608, "result_r_tmp[25]": 1609, "result_r_tmp[26]~feeder": 1610, "output_r[5]": 1611, "result_i_tmp[2]": 1612, "reg_no_twiddle[5][1][7]": 1613, "ram_data_out3~33": 1614, "butterfly_st2[2][1][18]": 1615, "data_int[16]~feeder": 1616, "sw_0_arr[10][2]": 1617, "a_ram_data_in_bus[125]": 1618, "tdl_arr[1][3]": 1619, "r_array_out[1][3]": 1620, "lpp_ram_data_out[0][31]": 1621, "ram_in_reg[4][17]": 1622, "at_sink_data_int[8]": 1623, "reg_no_twiddle[3][1][8]~feeder": 1624, "gain_lut_8pts~9": 1625, "result_ra[7]": 1626, "Mux72~3": 1627, "fft_imag_out[5]": 1628, "r_array_out[1][5]~feeder": 1629, "Mux2~2": 1630, "butterfly_st2[2][1][5]": 1631, "Add4~25": 1632, "offset_counter[2]": 1633, "Add17~29": 1634, "ram_in_reg[2][11]": 1635, "twiddle_data[2][0][0]": 1636, "b_ram_data_in_bus[42]~feeder": 1637, "b_ram_data_in_bus[121]": 1638, "result_r_tmp[5]": 1639, "sw_0_arr[3][0]~feeder": 1640, "b_ram_data_in_bus[4]~feeder": 1641, "wr_address_i_int[2]~feeder": 1642, "swd_tdl[16][1]~feeder": 1643, "rdaddress_b_bus[1]": 1644, "tdl_arr[0][2]": 1645, "reg_no_twiddle[2][0][9]": 1646, "reg_no_twiddle[6][0][8]": 1647, "add_in_r_c[5]": 1648, "_~0": 1649, "Mux46~0": 1650, "swd_tdl[9][0]": 1651, "result_r_tmp[19]": 1652, "\\sink_imag[0]~input": 1653, "add_in_i_d[3]": 1654, "b_ram_data_in_bus[53]~feeder": 1655, "Mux78~3": 1656, "Add3~21": 1657, "add_in_r_a[11]": 1658, "b_ram_data_in_bus[106]~feeder": 1659, "lpp_ram_data_out~18": 1660, "sw_2_arr[12][1]": 1661, "lpp_ram_data_out~32": 1662, "r_array_out[0][3]": 1663, "output_i[3]": 1664, "b_ram_data_in_bus[80]": 1665, "ram_in_reg[2][3]~_wirecell": 1666, "lpp_ram_data_out~28": 1667, "fft_real_out[14]": 1668, "lpp_ram_data_out~17": 1669, "Add6~49": 1670, "result_ia[7]": 1671, "output_r[16]": 1672, "next_block_d3": 1673, "Add10~33": 1674, "sw_0_arr[11][1]": 1675, "k_state.NEXT_PASS_UPD": 1676, "ram_data_out0[23]~feeder": 1677, "sw_3_arr[9][1]": 1678, "result_r_tmp[33]": 1679, "ram_in_reg[7][6]": 1680, "b_ram_data_in_bus[88]~feeder": 1681, "lpp_ram_data_out~135": 1682, "ram_in_reg[3][3]~2": 1683, "tdl_arr[12]": 1684, "reg_no_twiddle[1][1][10]": 1685, "add_in_r_d[13]~feeder": 1686, "result_r_tmp[8]": 1687, "ram_data_out1[0]": 1688, "ram_a_not_b_vec~26": 1689, "Add10~9": 1690, "ram_in_reg[7][17]": 1691, "data_imag_o[0]~0": 1692, "ram_data_out2~23": 1693, "reg_no_twiddle[4][0][15]": 1694, "a_ram_data_in_bus[119]": 1695, "rd_addr_d[1]": 1696, "Add2~9": 1697, "Add13~73": 1698, "result_i_tmp[12]": 1699, "data_int1[20]": 1700, "add_in_i_a[8]~feeder": 1701, "a_ram_data_in_bus[20]~feeder": 1702, "add_in_i_d[7]": 1703, "Mux38~0": 1704, "Mux43~2": 1705, "del_npi_cnt~2": 1706, "swa_tdl[8][0]~feeder": 1707, "Add14~33": 1708, "add_in_r_c[12]": 1709, "at_sink_data_int[10]": 1710, "result_ia[14]": 1711, "op_1~129": 1712, "out_cnt~4": 1713, "swa_tdl[7][1]": 1714, "pipeline_dffe[26]": 1715, "b_ram_data_in_bus[134]": 1716, "butterfly_st1[0][0][4]": 1717, "lpp_ram_data_out[0][19]": 1718, "a_ram_data_in_bus[59]": 1719, "result_i_tmp[26]": 1720, "lpp_ram_data_out~122": 1721, "Selector2~3": 1722, "add_in_i_a[0]": 1723, "butterfly_st2[2][0][9]": 1724, "Mux130~0": 1725, "b_ram_data_in_bus[49]~feeder": 1726, "tdl_arr[1][12]": 1727, "ram_in_reg[1][2]~feeder": 1728, "a_ram_data_in_bus[124]~feeder": 1729, "reg_no_twiddle[2][0][17]": 1730, "b_ram_data_in_bus[48]~feeder": 1731, "a_ram_data_in_bus[65]": 1732, "tdl_arr[0][12]~feeder": 1733, "Add14~73": 1734, "sw_2_arr[1][1]": 1735, "a_ram_data_in_bus[17]~feeder": 1736, "result_i_tmp[18]": 1737, "Mux90~3": 1738, "a_ram_data_in_bus[41]~feeder": 1739, "twiddle_data[1][0][15]": 1740, "offset_counter[3]": 1741, "Selector1~1": 1742, "del_np_cnt~2": 1743, "Mux5~3": 1744, "en_slb": 1745, "data_real_o[15]~feeder": 1746, "twiddle_data[2][1][4]": 1747, "wraddress_b_bus[10]": 1748, "Mux69~1": 1749, "swd_tdl[4][1]": 1750, "add_in_i_c[7]~feeder": 1751, "lpp_ram_data_out~128": 1752, "data_sample_counter~0": 1753, "Mux61~2": 1754, "a_ram_data_in_bus[79]~feeder": 1755, "Mux67~3": 1756, "twiddle_data~48": 1757, "swd_tdl[7][1]~feeder": 1758, "Mux56~3": 1759, "Mux134~1": 1760, "ram_data_out3[28]": 1761, "add_in_r_b[8]": 1762, "max_reached": 1763, "reg_no_twiddle[5][0][6]": 1764, "Mux58~1": 1765, "Mux126~0": 1766, "reg_no_twiddle[2][0][14]": 1767, "Mux85~0": 1768, "Add1~49": 1769, "lpp_ram_data_out~58": 1770, "Selector2~0": 1771, "rd_addr_d[2]": 1772, "at_sink_data_int[16]": 1773, "reg_no_twiddle[0][1][14]": 1774, "ram_in_reg[2][13]~feeder": 1775, "sw_1_arr[8][1]": 1776, "data_int1[4]": 1777, "lpp_ram_data_out~70": 1778, "a_ram_data_in_bus[50]": 1779, "ram_in_reg[7][2]": 1780, "reg_no_twiddle[2][1][7]": 1781, "ram_a_not_b_vec[2]": 1782, "ram_in_reg[6][14]": 1783, "lpp_ram_data_out[2][20]": 1784, "rdaddress_b_bus[11]": 1785, "reg_no_twiddle[1][0][16]": 1786, "result_i_tmp[19]": 1787, "a_ram_data_in_bus[3]": 1788, "reg_no_twiddle[3][0][16]": 1789, "ram_in_reg[3][7]~feeder": 1790, "i_array_out[0][8]": 1791, "Mux126~2": 1792, "butterfly_st2[3][0][1]": 1793, "Mux49~0": 1794, "sw_0_arr[14][3]": 1795, "reg_no_twiddle[1][1][15]": 1796, "op_1~13": 1797, "r_array_out[1][10]": 1798, "Mux133~0": 1799, "ram_data_out0[5]": 1800, "ram_in_reg[7][15]": 1801, "reg_no_twiddle[2][0][17]~feeder": 1802, "b_ram_data_in_bus[33]": 1803, "fft_dirn~0": 1804, "b_ram_data_in_bus[77]": 1805, "lpp_ram_data_out[0][7]": 1806, "butterfly_st1[0][1][13]": 1807, "Mux62~0": 1808, "add_in_r_c[16]~feeder": 1809, "LessThan0~1": 1810, "a_ram_data_in_bus[83]~feeder": 1811, "output_r[17]": 1812, "exponent_out~2": 1813, "lpp_ram_data_out~49": 1814, "Add9~37": 1815, "ram_data_out2[26]": 1816, "tdl_arr[1][5]~feeder": 1817, "butterfly_st1[2][1][7]": 1818, "butterfly_st2[0][0][2]": 1819, "usedw_counter": 1820, "wd_vec[1]": 1821, "data_real_o[2]": 1822, "ram_in_reg[0][1]": 1823, "Mux8~1": 1824, "reg_no_twiddle[6][1][4]": 1825, "b_ram_data_in_bus[50]~feeder": 1826, "ram_data_out1[17]": 1827, "reg_no_twiddle[4][0][7]": 1828, "Mux49~3": 1829, "lpp_ram_data_out~114": 1830, "a_ram_data_in_bus[111]~feeder": 1831, "twiddle_data[0][1][0]": 1832, "wr_address_i_int[1]": 1833, "b_ram_data_in_bus[63]~feeder": 1834, "result_ra[13]": 1835, "slb_i[3]": 1836, "at_source_data[36]~feeder": 1837, "b_ram_data_in_bus[35]~feeder": 1838, "reg_no_twiddle[0][1][17]": 1839, "reg_no_twiddle[0][0][3]": 1840, "ram_in_reg[4][16]": 1841, "Mux7~2": 1842, "butterfly_st2[1][0][16]": 1843, "out_cnt~3": 1844, "swd_tdl[4][0]~feeder": 1845, "butterfly_st1[1][1][16]": 1846, "swd_tdl[2][0]": 1847, "Mux56~1": 1848, "data_imag_o[7]": 1849, "\\source_imag[15]~output": 1850, "valid_ctrl_int": 1851, "lpp_ram_data_out~68": 1852, "a_ram_data_in_bus[117]~feeder": 1853, "Mux85~2": 1854, "ram_data_out2[22]": 1855, "ram_data_out2~21": 1856, "wren[2]": 1857, "wren_a[2]": 1858, "data_int1[17]": 1859, "butterfly_st1[0][0][15]": 1860, "ram_in_reg[1][10]": 1861, "data_int[32]": 1862, "a_ram_data_in_bus[60]": 1863, "data_int1[23]~feeder": 1864, "ram_data_out1[25]": 1865, "wren_a[1]": 1866, "\\~GND": 1867, "add_in_i_c[6]": 1868, "op_1~133": 1869, "offset_counter[1]": 1870, "ram_data_out1~33": 1871, "a_ram_data_in_bus[65]~feeder": 1872, "tdl_arr[17]": 1873, "p_tdl[8][0]~feeder": 1874, "lpp_ram_data_out~125": 1875, "data_int1[27]~feeder": 1876, "wraddress_b_bus[5]": 1877, "twiddle_data[1][0][9]": 1878, "i_array_out[2][3]~feeder": 1879, "result_ib[5]": 1880, "Mux135~1": 1881, "fft_real_out[6]~feeder": 1882, "wren_a~3": 1883, "ram_in_reg[3][4]~feeder": 1884, "r_array_out[2][3]": 1885, "fft_real_out[4]": 1886, "twiddle_data[2][1][9]": 1887, "butterfly_st2[1][1][19]": 1888, "a_ram_data_in_bus[57]": 1889, "a_ram_data_in_bus[137]": 1890, "dffe_af": 1891, "at_source_data[34]~feeder": 1892, "lpp_ram_data_out[2][1]": 1893, "Mux80~0": 1894, "tdl_arr[0][17]": 1895, "Add15~69": 1896, "Add16~69": 1897, "sink_stall_reg": 1898, "pipeline_dffe[20]": 1899, "Mux49~2": 1900, "ram_a_not_b_vec[5]": 1901, "ram_in_reg[6][0]~feeder": 1902, "ram_data_out1~7": 1903, "butterfly_st1[2][0][6]": 1904, "Add9~69": 1905, "b_ram_data_in_bus[92]": 1906, "reg_no_twiddle[1][0][3]": 1907, "Mux17~0": 1908, "reg_no_twiddle[1][0][9]": 1909, "ram_in_reg[4][2]": 1910, "en_slb~0": 1911, "b_ram_data_in_bus[128]": 1912, "add_in_r_c[14]": 1913, "reg_no_twiddle[3][1][9]": 1914, "Mux68~0": 1915, "add_in_r_a[7]": 1916, "FIFOram": 1917, "reg_no_twiddle[4][0][2]": 1918, "tdl_arr[7]~feeder": 1919, "b_ram_data_in_bus[111]": 1920, "ram_data_out0~0": 1921, "Add4~29": 1922, "data_int1[13]~feeder": 1923, "b_ram_data_in_bus[57]": 1924, "ram_in_reg[0][7]": 1925, "wren_a~1": 1926, "a_ram_data_in_bus[1]~feeder": 1927, "lpp_ram_data_out~5": 1928, "Add17~1": 1929, "ram_in_reg[0][17]": 1930, "ram_in_reg[4][14]": 1931, "data_rdy_vec[10]": 1932, "Add4~21": 1933, "Mux83~3": 1934, "add_in_i_b[2]": 1935, "a_ram_data_in_bus[79]": 1936, "wc_vec[2]": 1937, "lpp_ram_data_out[1][21]": 1938, "reg_no_twiddle[4][0][12]": 1939, "data_in_i[3]~feeder": 1940, "reg_no_twiddle[2][0][5]": 1941, "\\sink_ready~output": 1942, "wc_vec[0]": 1943, "reg_no_twiddle[2][0][10]": 1944, "ram_data_out1[11]": 1945, "reg_no_twiddle[5][0][1]~feeder": 1946, "b_ram_data_in_bus[64]~feeder": 1947, "tdl_arr[0][10]": 1948, "reg_no_twiddle[1][1][9]": 1949, "b_ram_data_in_bus[136]~feeder": 1950, "tdl_arr[6]": 1951, "b_ram_data_in_bus[5]~feeder": 1952, "lpp_ram_data_out[3][8]": 1953, "ram_in_reg[3][3]": 1954, "reg_no_twiddle[1][0][11]~feeder": 1955, "twad_temp[2]": 1956, "sw_3_arr[14][1]~feeder": 1957, "Add6~17": 1958, "butterfly_st2[0][0][15]": 1959, "data_int1[33]": 1960, "data_int1[23]": 1961, "sink_state.end1": 1962, "ram_in_reg[3][12]": 1963, "result_ia[8]": 1964, "Mux140~1": 1965, "ram_in_reg[2][7]": 1966, "sink_state.run1": 1967, "b_ram_data_in_bus[112]~feeder": 1968, "sw_0_arr[14][2]~feeder": 1969, "swd_tdl[1][0]": 1970, "Add15~17": 1971, "reg_no_twiddle[3][1][4]": 1972, "sign_vec[0]": 1973, "result_ra[0]": 1974, "Add1~25": 1975, "r_array_out[1][1]": 1976, "ram_in_reg[7][5]~feeder": 1977, "lpp_ram_data_out~9": 1978, "send_sop_s": 1979, "at_source_data[12]~feeder": 1980, "gain_lut_blk[1]": 1981, "twiddle_data~3": 1982, "add_in_i_b[0]": 1983, "b_ram_data_in_bus[110]": 1984, "output_r[3]": 1985, "b_ram_data_in_bus[14]~feeder": 1986, "\\clk~inputclkctrl": 1987, "ram_in_reg[2][4]~feeder": 1988, "tdl_arr[2][0]~feeder": 1989, "ram_in_reg[1][3]": 1990, "ram_in_reg[4][6]": 1991, "\\sink_real[4]~input": 1992, "Mux65~2": 1993, "twad_tdl[1][2]": 1994, "i_array_out[2][6]": 1995, "lpp_ram_data_out~69": 1996, "ram_in_reg[0][2]": 1997, "data_int1[19]~feeder": 1998, "ram_data_out0[31]": 1999, "ram_data_out2[30]": 2000, "reg_no_twiddle[2][0][0]~feeder": 2001, "lpp_ram_data_out[3][19]": 2002, "twiddle_data[1][0][6]": 2003, "Add1~57": 2004, "Add11~1": 2005, "tdl_arr[1]": 2006, "ram_a_not_b_vec[10]": 2007, "rdaddress_c_bus[13]": 2008, "data_in_i[10]": 2009, "ram_data_out3~19": 2010, "sw_1_arr[13][1]": 2011, "Add0~2": 2012, "reg_no_twiddle[4][0][10]": 2013, "add_in_i_b[10]": 2014, "b_ram_data_in_bus[95]": 2015, "swd_tdl[8][1]~feeder": 2016, "Add13~21": 2017, "butterfly_st1[0][1][6]": 2018, "b_ram_data_in_bus[6]": 2019, "sw_1_arr[1][1]": 2020, "a_ram_data_in_bus[115]": 2021, "swd_tdl[12][1]~feeder": 2022, "Add10~45": 2023, "Mux88~1": 2024, "data_int1[32]~feeder": 2025, "swd_tdl[8][1]": 2026, "sw_0_arr[4][1]": 2027, "ram_in_reg[5][8]": 2028, "ram_data_out3[5]": 2029, "reg_no_twiddle[1][0][4]": 2030, "sw_3_arr[5][1]": 2031, "Add3~25": 2032, "twiddle_data[2][1][8]": 2033, "sw_2_arr[10][1]~feeder": 2034, "ram_data_out1~4": 2035, "Mux27~0": 2036, "at_source_data[8]~feeder": 2037, "ram_a_not_b_vec[17]": 2038, "a_ram_data_in_bus[10]~feeder": 2039, "del_np_cnt~4": 2040, "tdl_arr[1][9]~feeder": 2041, "a_ram_data_in_bus[87]~feeder": 2042, "ram_a_not_b_vec[12]": 2043, "Add12~77": 2044, "Mux7~1": 2045, "fft_s2_cur.IDLE~1": 2046, "wraddress_a_bus[1]": 2047, "ram_data_out1[16]": 2048, "out_cnt~2": 2049, "add_in_i_d[15]~feeder": 2050, "ram_a_not_b_vec[19]": 2051, "reg_no_twiddle[5][0][17]": 2052, "data_int[33]": 2053, "a_ram_data_in_bus[45]": 2054, "core_real_in[9]~feeder": 2055, "lpp_ram_data_out[2][2]": 2056, "butterfly_st1[3][0][16]": 2057, "\\sink_real[10]~input": 2058, "reg_no_twiddle[0][0][9]": 2059, "result_r_tmp[16]": 2060, "Mux54~6": 2061, "Selector1~2": 2062, "result_i_tmp[33]~feeder": 2063, "sw_3_arr[7][1]~feeder": 2064, "twad_tdl[2][0]": 2065, "swd_tdl[11][0]~feeder": 2066, "wraddress_a_bus[12]~feeder": 2067, "lpp_ram_data_out[0][11]": 2068, "data_in_i[9]~feeder": 2069, "i_array_out[2][15]": 2070, "oe": 2071, "core_imag_in[3]~feeder": 2072, "blk_exp[5]": 2073, "ram_in_reg[1][4]": 2074, "wraddress_a_bus[12]": 2075, "ram_in_reg[2][8]": 2076, "Add15~25": 2077, "lpp_sel~0": 2078, "ram_data_out0~14": 2079, "sw_3_arr[3][1]": 2080, "ram_data_out2~17": 2081, "ram_data_out2[7]": 2082, "a_ram_data_in_bus[74]~feeder": 2083, "data_in_r[8]": 2084, "Mux22~0": 2085, "Mux139~1": 2086, "tdl_arr[11]~feeder": 2087, "twiddle_data[0][0][11]": 2088, "del_npi_cnt[4]": 2089, "swd_tdl[15][0]": 2090, "a_ram_data_in_bus[99]~feeder": 2091, "\\source_imag[10]~output": 2092, "Add0~0": 2093, "result_r_tmp[35]": 2094, "ram_in_reg[7][1]": 2095, "Mux130~1": 2096, "k_state.IDLE": 2097, "at_sink_ready_s": 2098, "rd_addr_c[0]": 2099, "result_ib[15]": 2100, "r_array_out[0][7]": 2101, "twad_tdl[3][3]": 2102, "Add1~17": 2103, "tdl_arr[0][15]~feeder": 2104, "lpp_ram_data_out~38": 2105, "sw_0_arr[7][1]": 2106, "lpp_ram_data_out~83": 2107, "sw_0_arr[12][2]~feeder": 2108, "ram_data_out2[16]": 2109, "Mux126~4": 2110, "ram_in_reg[0][11]": 2111, "lpp_count_offset[1]": 2112, "Mux60~3": 2113, "blk_exp~5": 2114, "Mux15~0": 2115, "lpp_ram_data_out[2][18]": 2116, "reg_no_twiddle[3][1][13]": 2117, "add_in_i_d[9]~feeder": 2118, "rdaddress_a_bus[0]": 2119, "butterfly_st1[3][1][13]": 2120, "add_in_r_b[0]": 2121, "packet_error_s[1]": 2122, "lpp_ram_data_out[0][17]": 2123, "sop~0": 2124, "data_real_o[13]": 2125, "result_i_tmp[30]~feeder": 2126, "twad_tdl[5][0]~feeder": 2127, "output_i[2]": 2128, "twiddle_data[0][0][5]": 2129, "a_ram_data_in_bus[61]": 2130, "at_sink_data_int[20]~feeder": 2131, "reg_no_twiddle[4][1][15]~feeder": 2132, "sw_1_arr[9][1]": 2133, "tdl_arr[5]~feeder": 2134, "butterfly_st2[0][1][1]": 2135, "ram_in_reg[6][1]": 2136, "reg_no_twiddle[1][1][15]~feeder": 2137, "lpp_ram_data_out~1": 2138, "data_int[19]": 2139, "Mux101~0": 2140, "b_ram_data_in_bus[7]": 2141, "lpp_ram_data_out[2][0]": 2142, "Mux62~1": 2143, "Add4~57": 2144, "reg_no_twiddle[6][0][1]": 2145, "Mux51~3": 2146, "twiddle_data~47": 2147, "add_in_i_c[13]": 2148, "a_ram_data_in_bus[49]": 2149, "add_in_r_b[3]": 2150, "butterfly_st1[2][0][10]": 2151, "sw_1_arr[1][1]~feeder": 2152, "p_tdl[6][1]~feeder": 2153, "butterfly_st1[2][1][8]": 2154, "butterfly_st1[3][1][8]": 2155, "p~0": 2156, "Mux6~2": 2157, "a_ram_data_in_bus[0]": 2158, "twiddle_data~6": 2159, "r_array_out[0][4]": 2160, "swa_tdl[10][1]": 2161, "butterfly_st1[3][0][10]": 2162, "reg_no_twiddle[4][0][16]": 2163, "lpp_ram_data_out~57": 2164, "butterfly_st1[2][1][14]": 2165, "add_in_i_d[9]": 2166, "Mux36~6": 2167, "Mux59~3": 2168, "r_array_out[3][7]": 2169, "reg_no_twiddle[1][1][16]": 2170, "Add2~45": 2171, "sw_3_arr[13][1]": 2172, "ram_in_reg[6][4]": 2173, "data_real_in_reg[4]": 2174, "butterfly_st1[1][1][7]": 2175, "fft_real_out[17]~feeder": 2176, "\\sink_real[7]~input": 2177, "butterfly_st1[2][1][13]": 2178, "\\source_exp[3]~output": 2179, "at_source_valid_int~1": 2180, "data_count_sig[2]~4": 2181, "b_ram_data_in_bus[46]": 2182, "core_imag_in[17]~feeder": 2183, "lpp_ram_data_out~132": 2184, "add_in_i_c[13]~feeder": 2185, "wraddress_a_bus[13]": 2186, "r_array_out[3][6]": 2187, "Add9~77": 2188, "lpp_ram_data_out~96": 2189, "butterfly_st1[3][0][3]": 2190, "a_ram_data_in_bus[71]~feeder": 2191, "b_ram_data_in_bus[97]~feeder": 2192, "twiddle_data[1][0][1]": 2193, "ram_data_out3~11": 2194, "r_array_out[0][13]": 2195, "b_ram_data_in_bus[29]~feeder": 2196, "Mux8~3": 2197, "tdl_arr[0][9]~feeder": 2198, "a_ram_data_in_bus[5]": 2199, "twiddle_data[1][0][7]~feeder": 2200, "sw_r_tdl[3][1]": 2201, "Mux69~2": 2202, "sw_1_arr[10][0]~feeder": 2203, "Add12~49": 2204, "reg_no_twiddle[4][1][15]": 2205, "tdl_arr[0][5]": 2206, "\\source_imag[14]~output": 2207, "add_in_r_b[4]~feeder": 2208, "butterfly_st1[1][0][17]": 2209, "lpp_count_offset[5]": 2210, "blk_exp_acc[3]": 2211, "fft_real_out[1]": 2212, "butterfly_st1[2][1][3]": 2213, "reg_no_twiddle[1][0][15]~feeder": 2214, "a_ram_data_in_bus[67]": 2215, "tdl_arr[1][10]~feeder": 2216, "add_in_i_d[1]": 2217, "data_imag_o[17]~17": 2218, "ram_a_not_b_vec~18": 2219, "ram_data_out0[17]": 2220, "butterfly_st2[2][0][10]": 2221, "\\sink_real[1]~input": 2222, "at_source_data[10]~feeder": 2223, "Mux44~1": 2224, "ram_in_reg[4][14]~feeder": 2225, "ram_data_out2[5]": 2226, "add_in_i_d[8]": 2227, "pipeline_dffe[22]": 2228, "gain_lut_blk[3]": 2229, "Mux43~3": 2230, "Add12~65": 2231, "data_in_i[1]~feeder": 2232, "data_int1[40]": 2233, "was_stalled": 2234, "ram_data_out0[22]": 2235, "count_finished~0": 2236, "lut_out_tmp~3": 2237, "reg_no_twiddle[2][1][12]~feeder": 2238, "butterfly_st2[1][0][13]": 2239, "ram_in_reg[4][7]": 2240, "tdl_arr[1][17]~feeder": 2241, "ram_in_reg[3][5]": 2242, "lpp_ram_data_out~19": 2243, "butterfly_st2[3][0][0]": 2244, "blk_exp_acc[0]": 2245, "core_real_in[6]~feeder": 2246, "a_ram_data_in_bus[131]": 2247, "add_in_i_c[3]~feeder": 2248, "swa_tdl[16][1]": 2249, "Mux60~0": 2250, "at_source_data[37]": 2251, "data_in_r[9]": 2252, "Mux37~2": 2253, "a_ram_data_in_bus[107]~feeder": 2254, "sw_1_arr[14][1]": 2255, "butterfly_st1[3][1][18]": 2256, "wd_vec[2]": 2257, "sw_0_arr[4][0]": 2258, "gain_lut_8pts~3": 2259, "ram_in_reg[1][8]~feeder": 2260, "Selector5~3": 2261, "r_array_out[1][7]": 2262, "b_ram_data_in_bus[39]": 2263, "valid_ctrl_inter~1": 2264, "lpp_ram_data_out~139": 2265, "core_imag_in[2]~feeder": 2266, "data_count_sig[5]~0": 2267, "sw_2_arr[3][1]": 2268, "reg_no_twiddle[2][1][14]": 2269, "twiddle_data[2][0][11]": 2270, "twiddle_data[0][0][3]": 2271, "butterfly_st2[2][1][10]": 2272, "add_in_r_c[13]": 2273, "b_ram_data_in_bus[17]": 2274, "Mux71~0": 2275, "wren_b[2]": 2276, "ram_a_not_b_vec[15]": 2277, "gain_lut_8pts~2": 2278, "ram_in_reg[5][4]": 2279, "b_ram_data_in_bus[60]": 2280, "lpp_ram_data_out[2][8]": 2281, "\\sink_imag[12]~input": 2282, "Mux128~1": 2283, "sw_1_arr[0][0]": 2284, "Mux142~3": 2285, "Selector4~4": 2286, "add_in_r_d[15]": 2287, "r_array_out[0][0]~feeder": 2288, "reg_no_twiddle[2][1][4]": 2289, "result_i_tmp[28]": 2290, "dffe_af~0": 2291, "reg_no_twiddle[4][0][17]": 2292, "b_ram_data_in_bus[44]~feeder": 2293, "a_ram_data_in_bus[4]": 2294, "swd_tdl[9][1]": 2295, "low_addressa[2]": 2296, "a_ram_data_in_bus[48]": 2297, "lpp_ram_data_out~95": 2298, "add_in_i_c[11]~feeder": 2299, "data_int[31]": 2300, "blk_exp_acc[2]": 2301, "Mux70~0": 2302, "rd_addr_d[3]~feeder": 2303, "b_ram_data_in_bus[47]~feeder": 2304, "b_ram_data_in_bus[137]~feeder": 2305, "ram_data_out1~3": 2306, "wraddress_a_bus[5]~feeder": 2307, "data_int[25]": 2308, "Mux38~1": 2309, "core_real_in[15]": 2310, "ram_in_reg[7][11]~feeder": 2311, "ram_in_reg[7][11]": 2312, "ram_data_out2[23]": 2313, "reg_no_twiddle[1][0][13]~feeder": 2314, "r_array_out[0][9]": 2315, "add_in_i_a[6]": 2316, "op_1~38": 2317, "sw_0_arr[11][3]~feeder": 2318, "r_array_out[3][14]": 2319, "a_ram_data_in_bus[80]~feeder": 2320, "sw_2_arr[14][1]": 2321, "del_npi_cnt[1]": 2322, "Add0~45": 2323, "slb_i[2]": 2324, "ram_data_out3~3": 2325, "ram_a_not_b_vec~25": 2326, "add_in_i_c[12]~feeder": 2327, "reg_no_twiddle[5][1][13]": 2328, "data_select~0": 2329, "\\sink_imag[1]~input": 2330, "a_ram_data_in_bus[23]~feeder": 2331, "data_real_o[7]~feeder": 2332, "Mux16~1": 2333, "blk_exp_accum[4]": 2334, "butterfly_st2[1][1][9]": 2335, "reg_no_twiddle[2][1][12]": 2336, "ram_in_reg[1][13]~feeder": 2337, "ram_data_out2~4": 2338, "add_in_r_c[15]": 2339, "butterfly_st2[1][1][3]": 2340, "butterfly_st1[2][0][5]": 2341, "butterfly_st1[0][0][17]": 2342, "twad_tdl[6][3]~feeder": 2343, "lpp_ram_data_out[3][11]": 2344, "reg_no_twiddle[3][0][10]": 2345, "ram_data_out2[33]": 2346, "result_ia[12]": 2347, "ram_data_out3[11]": 2348, "Mux102~0": 2349, "Mux68~3": 2350, "butterfly_st1[2][1][1]": 2351, "butterfly_st2[3][0][16]": 2352, "reg_no_twiddle[4][1][17]": 2353, "Selector5~0": 2354, "Add12~9": 2355, "reg_no_twiddle[6][1][5]": 2356, "Mux88~0": 2357, "blk_exp~2": 2358, "add_in_i_a[8]": 2359, "tdl_arr[4][1]~feeder": 2360, "butterfly_st2[1][0][0]": 2361, "i_array_out[2][13]": 2362, "ram_data_out2~6": 2363, "twiddle_data[0][0][2]": 2364, "twiddle_data[0][1][5]": 2365, "add_in_i_c[4]": 2366, "del_npi_cnt~5": 2367, "Add3~29": 2368, "Mux72~2": 2369, "data_imag_o[10]~10": 2370, "r_array_out[2][0]": 2371, "lpp_ram_data_out[3][26]": 2372, "r_array_out[2][10]": 2373, "butterfly_st2[3][1][0]": 2374, "lpp_ram_data_out[3][4]": 2375, "Mux72~0": 2376, "data_in_r[12]": 2377, "gen_M4K_Output:dat_D": 2378, "Add16~61": 2379, "ram_in_reg[4][10]": 2380, "data_int[17]~feeder": 2381, "sw_0_arr[12][1]~feeder": 2382, "sink_ready_ctrl_d": 2383, "twiddle_data[1][1][15]~feeder": 2384, "Selector5~1": 2385, "reg_no_twiddle[2][0][0]": 2386, "b_ram_data_in_bus[38]~feeder": 2387, "ram_a_not_b_vec~1": 2388, "tdl_arr[1][0]~feeder": 2389, "data_in_i[15]": 2390, "gain_lut_blk[0]": 2391, "add_in_i_d[15]": 2392, "ram_in_reg[3][9]~feeder": 2393, "Add1~2": 2394, "Add0~1": 2395, "at_source_error[0]": 2396, "twiddle_data[2][1][12]": 2397, "b_ram_data_in_bus[52]": 2398, "lpp_ram_data_out~142": 2399, "Mux136~2": 2400, "butterfly_st2[0][1][15]": 2401, "sw_r_tdl[2][0]": 2402, "lpp_ram_data_out~74": 2403, "sw_0_arr[10][3]": 2404, "reg_no_twiddle[6][1][15]~feeder": 2405, "fft_imag_out[14]~feeder": 2406, "lpp_count[5]": 2407, "data_int1[13]": 2408, "swd_tdl[0][1]": 2409, "gain_lut_8pts~13": 2410, "r_array_out[2][8]": 2411, "Mux133~1": 2412, "source_stall_int_d": 2413, "data_int[6]~feeder": 2414, "at_sink_data_int[1]": 2415, "result_r_tmp[23]": 2416, "b_ram_data_in_bus[133]~feeder": 2417, "sw_1_arr[3][1]": 2418, "p_tdl[10][1]": 2419, "output_i[18]": 2420, "Mux141~2": 2421, "i_array_out[1][16]": 2422, "lpp_ram_data_out~22": 2423, "fft_dirn": 2424, "Mux45~2": 2425, "Mux14~3": 2426, "count~3": 2427, "count[2]": 2428, "a_ram_data_in_bus[75]~feeder": 2429, "butterfly_st1[3][1][17]": 2430, "i_array_out[2][2]~feeder": 2431, "i_array_out[1][15]": 2432, "data_imag_in_reg[15]": 2433, "i_array_out[1][3]~feeder": 2434, "lpp_ram_data_out~54": 2435, "Add15~21": 2436, "fft_real_out[12]~feeder": 2437, "tdl_arr[13]~feeder": 2438, "ram_a_not_b_vec~0": 2439, "a_ram_data_in_bus[7]~feeder": 2440, "lpp_ram_data_out~12": 2441, "wr_addr[2]": 2442, "b_ram_data_in_bus[58]~feeder": 2443, "lpp_ram_data_out[3][1]": 2444, "reg_no_twiddle[5][1][9]": 2445, "tdl_arr[0][4]": 2446, "a_ram_data_in_bus[53]~feeder": 2447, "Mux62~2": 2448, "result_rb[0]": 2449, "butterfly_st1[2][1][16]": 2450, "Mux57~0": 2451, "ram_data_out2[35]": 2452, "sw_0_arr[9][0]": 2453, "rdaddress_a_bus[12]~feeder": 2454, "ram_in_reg[6][8]~feeder": 2455, "sink_ready_ctrl~0": 2456, "Mux108~6": 2457, "Add0~4": 2458, "reg_no_twiddle[5][1][14]": 2459, "Add5~5": 2460, "add_in_r_b[11]": 2461, "core_imag_in[15]~feeder": 2462, "butterfly_st1[3][1][14]": 2463, "data_int1[29]~feeder": 2464, "data_real_in_reg[14]": 2465, "butterfly_st2[0][0][10]": 2466, "b_ram_data_in_bus[124]": 2467, "a_ram_data_in_bus[102]~feeder": 2468, "butterfly_st2[2][0][12]": 2469, "ram_in_reg[5][0]": 2470, "sw_1_arr[9][1]~feeder": 2471, "b_ram_data_in_bus[23]~feeder": 2472, "k~2": 2473, "reg_no_twiddle[1][1][6]": 2474, "Add15~13": 2475, "Add15~1": 2476, "ram_in_reg[4][10]~feeder": 2477, "lpp_ram_data_out[3][12]": 2478, "add_in_r_b[14]": 2479, "butterfly_st1[0][0][0]": 2480, "rdaddress_a_bus[5]": 2481, "Mux71~1": 2482, "twad_tdl[1][1]": 2483, "add_in_i_a[14]": 2484, "i_array_out[0][1]": 2485, "add_in_r_c[16]": 2486, "twad_tdl[0][0]": 2487, "lpp_ram_data_out~15": 2488, "\\source_imag[4]~output": 2489, "add_in_i_c[6]~feeder": 2490, "butterfly_st2[3][1][11]": 2491, "ram_in_reg[0][17]~feeder": 2492, "twiddle_data[2][1][16]": 2493, "tdl_arr[11]": 2494, "lpp_ram_data_out~93": 2495, "Add1~29": 2496, "ram_data_out1~30": 2497, "ram_data_out3~5": 2498, "fft_imag_out[16]": 2499, "ram_a_not_b_vec~8": 2500, "swa_tdl[15][0]~feeder": 2501, "reg_no_twiddle[1][1][0]": 2502, "Add2~61": 2503, "gain_lut_8pts~6": 2504, "ram_data_out2~13": 2505, "at_source_data[0]": 2506, "Mux85~1": 2507, "a_ram_data_in_bus[113]": 2508, "Add3~65": 2509, "a_ram_data_in_bus[118]": 2510, "data_imag_o[9]": 2511, "fft_s2_cur.FIRST_LPP_C": 2512, "sw_0_arr[12][0]": 2513, "ram_in_reg[4][1]": 2514, "ram_in_reg[4][0]": 2515, "ram_data_out1~2": 2516, "result_i_tmp[16]": 2517, "next_block_d": 2518, "core_imag_in[7]~feeder": 2519, "butterfly_st1[1][1][9]": 2520, "twad_temp[3]": 2521, "r_array_out[2][4]": 2522, "result_ib[13]": 2523, "reg_no_twiddle[1][1][17]": 2524, "lpp_ram_data_out~105": 2525, "a_ram_data_in_bus[54]~feeder": 2526, "swa_tdl[2][1]~feeder": 2527, "ram_in_reg[1][5]~feeder": 2528, "twiddle_data[1][0][14]": 2529, "data_in_i[4]": 2530, "mac_mult2": 2531, "a_ram_data_in_bus[17]": 2532, "sw_0_arr[7][2]": 2533, "butterfly_st2[1][0][2]": 2534, "a_ram_data_in_bus[67]~feeder": 2535, "Mux95~0": 2536, "reg_no_twiddle[5][0][11]": 2537, "Mux80~2": 2538, "lpp_ram_data_out~2": 2539, "reg_no_twiddle[1][1][9]~feeder": 2540, "add_in_r_c[3]~feeder": 2541, "lpp_ram_data_out[0][18]": 2542, "\\sink_imag[16]~input": 2543, "add_in_i_c[11]": 2544, "ram_in_reg[1][4]~feeder": 2545, "ram_data_out0~26": 2546, "fft_real_out[14]~feeder": 2547, "ram_in_reg[1][8]": 2548, "ram_data_out2[18]": 2549, "wr_address_i_int[3]": 2550, "at_source_data[15]~feeder": 2551, "add_in_r_a[6]": 2552, "Mux47~3": 2553, "Mux52~2": 2554, "a_ram_data_in_bus[24]": 2555, "tdl_arr[0][16]~feeder": 2556, "b_ram_data_in_bus[0]": 2557, "ram_in_reg[1][9]~feeder": 2558, "output_i[10]": 2559, "twad_tdl[3][1]": 2560, "lpp_ram_data_out~42": 2561, "reg_no_twiddle[3][1][1]": 2562, "butterfly_st1[1][0][8]": 2563, "sw_0_arr[13][3]": 2564, "reg_no_twiddle[3][1][16]~feeder": 2565, "ram_in_reg[5][12]~feeder": 2566, "\\source_error[0]~output": 2567, "sdetd.BLOCK_READY~1": 2568, "Mux71~2": 2569, "b_ram_data_in_bus[81]~feeder": 2570, "butterfly_st2[1][0][6]": 2571, "add_in_r_c[17]": 2572, "lpp_ram_data_out~39": 2573, "at_sink_data_int[9]": 2574, "p_tdl[7][1]": 2575, "at_sink_data_int[25]": 2576, "sw_0_arr[5][0]": 2577, "Add13~25": 2578, "p_tdl[8][1]~feeder": 2579, "output_i[11]": 2580, "Add11~9": 2581, "b_ram_data_in_bus[27]~feeder": 2582, "ram_data_out2[15]": 2583, "tdl_arr[1][5]": 2584, "reg_no_twiddle[4][1][13]~feeder": 2585, "lpp_count_offset[2]": 2586, "tdl_arr[1][4]~feeder": 2587, "b_ram_data_in_bus[125]~feeder": 2588, "a_ram_data_in_bus[38]": 2589, "at_source_data[11]": 2590, "sw_0_arr[14][0]": 2591, "a_ram_data_in_bus[10]": 2592, "result_ra[12]": 2593, "p_tdl[3][1]": 2594, "add_in_i_d[4]~feeder": 2595, "lpp_ram_data_out~94": 2596, "tdl_arr[1][2]~feeder": 2597, "\\source_real[5]~output": 2598, "butterfly_st2[1][0][7]": 2599, "butterfly_st1[0][1][16]": 2600, "twiddle_data[2][0][5]": 2601, "ram_data_out3[6]": 2602, "a_ram_data_in_bus[124]": 2603, "ram_in_reg[2][1]~feeder": 2604, "reg_no_twiddle[2][1][11]": 2605, "butterfly_st1[2][0][17]": 2606, "Add9~53": 2607, "at_sink_data_int[21]": 2608, "tdl_arr[0][4]~feeder": 2609, "b_ram_data_in_bus[85]": 2610, "ram_data_out0~5": 2611, "Add4~73": 2612, "butterfly_st2[1][1][2]": 2613, "lpp_ram_data_out[1][32]": 2614, "sw_2_arr[9][1]~feeder": 2615, "ram_data_out3~13": 2616, "core_imag_in[10]~feeder": 2617, "a_ram_data_in_bus[56]": 2618, "\\sink_imag[15]~input": 2619, "fft_dirn_stream": 2620, "ram_data_out2~29": 2621, "twiddle_data[1][1][12]": 2622, "blk_exp_acc[1]~0": 2623, "a_ram_data_in_bus[29]": 2624, "data_in_r[5]": 2625, "Add13~33": 2626, "ram_data_out0[11]": 2627, "result_ib[10]": 2628, "lpp_ram_data_out[3][21]": 2629, "lpp_ram_data_out~82": 2630, "lpp_ram_data_out[0][8]": 2631, "tdl_arr[0][8]~feeder": 2632, "swa_tdl[3][1]": 2633, "Mux53~3": 2634, "at_source_data[20]": 2635, "sw_r_tdl[1][0]": 2636, "Mux84~2": 2637, "lpp_ram_data_out[3][13]": 2638, "data_rdy_vec[6]": 2639, "reg_no_twiddle[1][0][13]": 2640, "sw_3_arr[10][1]": 2641, "fft_real_out[9]~feeder": 2642, "sign_vec[1]": 2643, "Add4~41": 2644, "Add1~37": 2645, "output_r[10]": 2646, "a_ram_data_in_bus[55]": 2647, "lpp_ram_data_out[1][9]": 2648, "lpp_ram_data_out~98": 2649, "r_array_out[3][4]": 2650, "swa_tdl[13][0]~feeder": 2651, "lpp_ram_data_out~73": 2652, "Add10~49": 2653, "reg_no_twiddle[1][1][8]~feeder": 2654, "result_r_tmp[9]": 2655, "data_rdy_vec[9]~feeder": 2656, "ram_a_not_b_vec[1]": 2657, "butterfly_st2[3][0][7]": 2658, "butterfly_st1[2][1][15]": 2659, "reg_no_twiddle[2][0][3]~feeder": 2660, "result_ra[2]": 2661, "a_ram_data_in_bus[143]": 2662, "b_ram_data_in_bus[70]~feeder": 2663, "ram_data_out2~2": 2664, "lpp_ram_data_out[0][33]": 2665, "blk_done_int~0": 2666, "Add16~29": 2667, "gain_lut_8pts~10": 2668, "twiddle_data[2][1][0]": 2669, "lpp_ram_data_out[3][3]": 2670, "data_imag_o[5]~5": 2671, "data_int[37]": 2672, "ram_data_out2~28": 2673, "ram_data_out1[13]": 2674, "twiddle_data[2][1][10]": 2675, "butterfly_st1[3][1][15]": 2676, "Mux99~0": 2677, "reg_no_twiddle[5][1][4]": 2678, "r_array_out[2][5]": 2679, "reg_no_twiddle[1][0][14]": 2680, "out_cnt[0]~6": 2681, "reg_no_twiddle[3][0][7]": 2682, "Mux11~1": 2683, "ram_in_reg[2][10]": 2684, "add_in_i_d[8]~feeder": 2685, "data_real_o[13]~feeder": 2686, "reg_no_twiddle[4][1][1]~feeder": 2687, "butterfly_st2[2][0][14]": 2688, "reg_no_twiddle[4][1][0]": 2689, "Add10~1": 2690, "Mux51~2": 2691, "a_ram_data_in_bus[74]": 2692, "Add8~17": 2693, "ram_data_out0[18]": 2694, "lpp_ram_data_out~34": 2695, "result_r_tmp[22]": 2696, "a_ram_data_in_bus[102]": 2697, "Add14~77": 2698, "lpp_ram_data_out~37": 2699, "lut_out_tmp[2]": 2700, "ram_data_out0~35": 2701, "ram_in_reg[3][15]~feeder": 2702, "Add3~57": 2703, "ram_data_out0~30": 2704, "Add9~13": 2705, "data_real_in_reg[12]": 2706, "twiddle_data~42": 2707, "swa_tdl[13][1]~feeder": 2708, "blk_exp[4]": 2709, "wr_address_i_int[2]": 2710, "reg_no_twiddle[6][1][5]~feeder": 2711, "add_in_i_b[8]": 2712, "twiddle_data[0][1][15]~feeder": 2713, "lpp_ram_data_out[1][5]": 2714, "data_rdy_vec[0]": 2715, "add_in_i_a[10]": 2716, "wraddress_b_bus[10]~feeder": 2717, "ram_data_out1~34": 2718, "sop_out": 2719, "result_r_tmp[27]": 2720, "blk_exp[0]": 2721, "ram_in_reg[6][8]": 2722, "Mux38~2": 2723, "ram_data_out0~17": 2724, "Add17~21": 2725, "r_array_out[2][6]": 2726, "Add4~77": 2727, "ram_in_reg[3][13]~feeder": 2728, "tdl_arr[4][0]~feeder": 2729, "ram_in_reg[0][3]~feeder": 2730, "core_real_in[11]": 2731, "b_ram_data_in_bus[50]": 2732, "Add14~49": 2733, "result_i_tmp[7]": 2734, "swa_tdl[4][1]": 2735, "data_int1[25]": 2736, "add_in_i_a[17]": 2737, "a_ram_data_in_bus[8]": 2738, "b_ram_data_in_bus[4]": 2739, "Mux14~1": 2740, "ram_data_out1[23]": 2741, "Add12~21": 2742, "output_r[11]": 2743, "add_in_r_d[0]~feeder": 2744, "swa_tdl[16][0]": 2745, "at_source_data[14]": 2746, "a_ram_data_in_bus[46]": 2747, "lpp_ram_data_out[2][19]": 2748, "sign_vec[3]": 2749, "reg_no_twiddle[1][1][1]~feeder": 2750, "lpp_ram_data_out[2][16]": 2751, "b_ram_data_in_bus[126]": 2752, "a_ram_data_in_bus[26]~feeder": 2753, "Mux76~2": 2754, "lpp_ram_data_out~26": 2755, "tdl_arr[0][13]~feeder": 2756, "butterfly_st2[0][1][12]": 2757, "Mux36~4": 2758, "p_cd_en[0]": 2759, "Add10~21": 2760, "\\source_real[9]~output": 2761, "data_in_i[16]": 2762, "ram_in_reg[5][11]~feeder": 2763, "a_ram_data_in_bus[95]~feeder": 2764, "p_tdl[0][1]": 2765, "sw_0_arr[8][1]": 2766, "fft_real_out[1]~feeder": 2767, "sw_0_arr[6][3]": 2768, "lpp_ram_data_out[1][19]": 2769, "Add16~45": 2770, "Mux48~0": 2771, "ram_data_out2[21]": 2772, "butterfly_st1[1][0][13]": 2773, "lpp_ram_data_out~81": 2774, "ram_data_out2[9]": 2775, "lpp_ram_data_out[0][3]": 2776, "a_ram_data_in_bus[58]~feeder": 2777, "reg_no_twiddle[3][0][11]": 2778, "ram_in_reg[3][4]": 2779, "\\source_exp[0]~output": 2780, "add_in_r_d[11]": 2781, "lpp_ram_data_out[3][6]": 2782, "reg_no_twiddle[1][0][2]": 2783, "Add7~73": 2784, "reg_no_twiddle[1][1][14]": 2785, "core_real_in[5]": 2786, "data_rdy_vec[7]": 2787, "ram_data_out2~33": 2788, "Mux7~0": 2789, "result_rb[17]": 2790, "count[4]": 2791, "result_r_tmp[31]": 2792, "Add16~1": 2793, "ram_in_reg[2][3]": 2794, "slb_last~0": 2795, "ram_data_out3~1": 2796, "\\source_real[15]~output": 2797, "reg_no_twiddle[5][0][1]": 2798, "\\sink_imag[10]~input": 2799, "lpp_ram_data_out[1][30]": 2800, "lpp_ram_data_out~77": 2801, "sw_3_arr[3][1]~feeder": 2802, "twiddle_data[1][1][3]~feeder": 2803, "reg_no_twiddle[0][1][13]": 2804, "global_clock_enable~0": 2805, "a_ram_data_in_bus[39]": 2806, "ram_in_reg[1][17]~feeder": 2807, "sw_2_arr[2][1]": 2808, "\\source_imag[1]~output": 2809, "lpp_ram_data_out~129": 2810, "ram_a_not_b_vec~6": 2811, "wren_a[0]": 2812, "ram_in_reg[3][7]": 2813, "a_ram_data_in_bus[34]": 2814, "ram_data_out1~28": 2815, "data_int[11]": 2816, "a_ram_data_in_bus[41]": 2817, "wr_addr[3]": 2818, "data_rdy_vec[1]~feeder": 2819, "a_ram_data_in_bus[53]": 2820, "swd_tdl[8][0]": 2821, "Mux50~2": 2822, "a_ram_data_in_bus[76]": 2823, "reg_no_twiddle[2][0][15]~feeder": 2824, "Mux10~0": 2825, "a_ram_data_in_bus[129]": 2826, "fft_imag_out[13]": 2827, "Mux137~2": 2828, "lpp_ram_data_out[3][31]": 2829, "Mux0~3": 2830, "b_ram_data_in_bus[25]": 2831, "twiddle_data[0][1][2]": 2832, "Add14~5": 2833, "Add15~53": 2834, "at_sink_data_int[7]": 2835, "butterfly_st2[3][0][18]": 2836, "ram_in_reg[2][14]~feeder": 2837, "ram_data_out2[10]": 2838, "data_count_sig[1]~1": 2839, "twiddle_data[1][1][11]": 2840, "i_array_out[1][2]": 2841, "p_tdl[1][0]": 2842, "ram_in_reg[1][16]": 2843, "reg_no_twiddle[0][1][0]": 2844, "sw_0_arr[8][0]": 2845, "i_array_out[2][12]": 2846, "\\sink_imag[13]~input": 2847, "Mux141~3": 2848, "sw_0_arr[0][1]": 2849, "fft_real_out[13]~feeder": 2850, "Mux4~2": 2851, "rd_addr_b[1]": 2852, "twiddle_data~0": 2853, "reg_no_twiddle[3][0][11]~feeder": 2854, "a_ram_data_in_bus[96]~feeder": 2855, "b_ram_data_in_bus[76]~feeder": 2856, "del_np_cnt[4]": 2857, "Mux67~1": 2858, "exponent_out~4": 2859, "Add11~73": 2860, "wraddress_b_bus[0]": 2861, "result_ra[18]": 2862, "wraddress_b_bus[9]~feeder": 2863, "ram_data_out1~22": 2864, "Mux127~0": 2865, "rdaddress_b_bus[9]~feeder": 2866, "butterfly_st1[1][1][5]": 2867, "add_in_r_d[8]": 2868, "Mux6~3": 2869, "ram_data_out1~15": 2870, "data_int1[1]": 2871, "twiddle_data[1][0][16]": 2872, "data_int[10]~feeder": 2873, "at_source_data[22]~feeder": 2874, "twad_tdl[4][3]": 2875, "add_in_i_b[12]": 2876, "\\source_exp[5]~output": 2877, "Mux75~0": 2878, "twiddle_data[2][1][13]": 2879, "reg_no_twiddle[3][1][10]~feeder": 2880, "sw_1_arr[11][1]~feeder": 2881, "butterfly_st2[2][0][17]": 2882, "b_ram_data_in_bus[37]": 2883, "Mux46~2": 2884, "Add3~37": 2885, "twiddle_data[2][0][6]": 2886, "ram_data_out3[4]": 2887, "Add9~49": 2888, "sink_out_state.empty_and_ready": 2889, "ram_in_reg[2][12]": 2890, "reg_no_twiddle[6][0][7]~feeder": 2891, "data_int1[26]": 2892, "result_i_tmp[11]": 2893, "swa_tdl[6][0]": 2894, "Mux98~0": 2895, "lpp_ram_data_out[0][23]": 2896, "lpp_ram_data_out[2][25]": 2897, "p_tdl[5][1]~feeder": 2898, "rdaddress_b_bus[5]": 2899, "Mux126~3": 2900, "add_in_i_c[16]~feeder": 2901, "Mux139~0": 2902, "Add7~29": 2903, "Mux138~1": 2904, "core_imag_in[12]~feeder": 2905, "lpp_sel": 2906, "i_array_out[3][5]": 2907, "fft_s2_cur~9": 2908, "Mux86~3": 2909, "reg_no_twiddle[5][0][3]": 2910, "sdetd.ENABLE": 2911, "reg_no_twiddle[4][1][7]": 2912, "Mux92~0": 2913, "data_rdy_vec[0]~feeder": 2914, "slb_last[2]": 2915, "add_in_i_c[10]~feeder": 2916, "b_ram_data_in_bus[51]~feeder": 2917, "b_ram_data_in_bus[103]": 2918, "at_source_data[30]~feeder": 2919, "lpp_ram_data_out~99": 2920, "ram_data_out3~21": 2921, "ram_data_out0[9]": 2922, "a_ram_data_in_bus[69]": 2923, "lpp_ram_data_out~59": 2924, "wr_address_i_int[0]": 2925, "str_count_en~0": 2926, "Selector4~2": 2927, "a_ram_data_in_bus[22]": 2928, "exponent_out[3]~6": 2929, "ram_data_out0~22": 2930, "Mux83~2": 2931, "Add2~1": 2932, "a_ram_data_in_bus[28]": 2933, "twiddle_data[0][1][10]": 2934, "ram_data_out1[18]": 2935, "reg_no_twiddle[3][1][12]": 2936, "output_r[12]": 2937, "data_real_o[5]": 2938, "data_in_r[16]": 2939, "blk_done_int": 2940, "r_array_out[1][16]": 2941, "swd_tdl[1][1]": 2942, "at_sink_data_int[17]~feeder": 2943, "k_state.HOLD": 2944, "ram_in_reg[0][12]": 2945, "Mux52~0": 2946, "a_ram_data_in_bus[91]~feeder": 2947, "butterfly_st1[1][0][9]": 2948, "fft_imag_out[17]": 2949, "swa_tdl[8][0]": 2950, "add_in_r_d[14]": 2951, "b_ram_data_in_bus[37]~feeder": 2952, "reg_no_twiddle[6][0][2]": 2953, "ram_in_reg[0][6]": 2954, "reg_no_twiddle[3][1][0]~feeder": 2955, "add_in_r_a[9]": 2956, "sel_anb_addr": 2957, "sw_2_arr[9][1]": 2958, "at_source_data[16]~feeder": 2959, "reg_no_twiddle[4][1][10]": 2960, "sw_0_arr[15][3]": 2961, "twad_tdl[4][0]": 2962, "ram_data_out1[14]": 2963, "i_array_out[0][7]": 2964, "twiddle_data[0][1][14]~feeder": 2965, "output_i[12]": 2966, "a_ram_data_in_bus[85]~feeder": 2967, "tdl_arr[1][6]~feeder": 2968, "at_sink_data_int[15]": 2969, "fft_real_out[9]": 2970, "ram_data_out1~19": 2971, "data_imag_in_reg[14]": 2972, "Add8~69": 2973, "ram_in_reg[7][12]": 2974, "butterfly_st1[0][0][10]": 2975, "lpp_ram_data_out[2][35]": 2976, "sw_0_arr[3][1]": 2977, "at_source_valid_int~0": 2978, "butterfly_st2[2][1][6]": 2979, "sw_0_arr[13][1]": 2980, "butterfly_st1[1][1][10]": 2981, "Mux11~3": 2982, "k_count[1]": 2983, "lpp_ram_data_out~87": 2984, "Add11~45": 2985, "source_state.start": 2986, "reg_no_twiddle[2][1][7]~feeder": 2987, "ram_data_out2~3": 2988, "data_in_r[5]~feeder": 2989, "result_r_tmp[32]": 2990, "Mux78~1": 2991, "data_real_in_reg[13]": 2992, "ram_in_reg[3][3]~feeder": 2993, "add_in_r_c[3]": 2994, "Mux9~0": 2995, "i_array_out[2][16]": 2996, "ram_in_reg[0][5]": 2997, "b_ram_data_in_bus[19]~feeder": 2998, "ram_read_address[0]~0": 2999, "sw_0_arr[0][0]": 3000, "tdl_arr[3][1]": 3001, "Add10~5": 3002, "Mux7~3": 3003, "op_1~70": 3004, "twiddle_data[0][1][7]": 3005, "Add6~69": 3006, "sw_0_arr[5][1]~feeder": 3007, "a_ram_data_in_bus[55]~feeder": 3008, "\\source_imag[12]~output": 3009, "ram_a_not_b_vec[6]": 3010, "fft_real_out[11]~feeder": 3011, "result_rb[18]": 3012, "twiddle_data[2][1][1]~feeder": 3013, "twiddle_data~31": 3014, "Add10~65": 3015, "Add5~41": 3016, "Add9~9": 3017, "ram_in_reg[3][0]": 3018, "reg_no_twiddle[3][1][15]": 3019, "Add9~41": 3020, "fft_real_out[0]~feeder": 3021, "ram_data_out1[10]": 3022, "data_rdy_int": 3023, "slb_last[0]": 3024, "Add13~9": 3025, "b_ram_data_in_bus[102]": 3026, "lpp_ram_data_out~127": 3027, "lpp_ram_data_out~110": 3028, "butterfly_st2[2][0][4]": 3029, "b_ram_data_in_bus[13]": 3030, "tdl_arr[2][1]": 3031, "swd_tdl[11][0]": 3032, "b_ram_data_in_bus[91]": 3033, "result_i_tmp[8]": 3034, "send_sop_eop_p~0": 3035, "Mux86~2": 3036, "a_ram_data_in_bus[46]~feeder": 3037, "ram_data_out3~32": 3038, "swa[0]": 3039, "reg_no_twiddle[6][0][17]": 3040, "butterfly_st1[3][0][11]": 3041, "reg_no_twiddle[3][0][4]": 3042, "result_r_tmp[18]": 3043, "ram_data_out0~3": 3044, "Add15~57": 3045, "reg_no_twiddle[0][1][12]": 3046, "data_in_i[11]~feeder": 3047, "r_array_out[1][3]~feeder": 3048, "lpp_ram_data_out~117": 3049, "result_i_tmp[31]": 3050, "wraddress_b_bus[9]": 3051, "Mux55~3": 3052, "add_in_r_d[6]~feeder": 3053, "Add8~61": 3054, "butterfly_st1[1][0][16]": 3055, "Mux23~0": 3056, "at_sink_data_int[19]": 3057, "reg_no_twiddle[6][1][13]": 3058, "Add10~73": 3059, "a_ram_data_in_bus[93]": 3060, "at_sink_data_int[4]": 3061, "b_ram_data_in_bus[86]~feeder": 3062, "twad_tdl[4][0]~feeder": 3063, "add_in_i_c[10]": 3064, "Add13~49": 3065, "at_source_valid_int~2": 3066, "sw_0_arr[14][1]": 3067, "pipeline_dffe[7]": 3068, "add_in_r_b[16]": 3069, "butterfly_st1[3][0][6]": 3070, "add_in_i_d[17]": 3071, "sgn_2i": 3072, "twad_tdl[2][1]": 3073, "result_r_tmp[13]": 3074, "lpp_ram_data_out[3][14]": 3075, "ram_data_out3[13]~feeder": 3076, "core_imag_in[12]": 3077, "sw_2_arr[13][1]": 3078, "reg_no_twiddle[0][0][7]": 3079, "ram_data_out0~12": 3080, "Add14~65": 3081, "reg_no_twiddle[2][0][10]~feeder": 3082, "data_in_r[12]~feeder": 3083, "a_ram_data_in_bus[92]~feeder": 3084, "ram_data_out2~16": 3085, "sw_3_arr[6][1]": 3086, "result_ra[6]": 3087, "ram_data_out0~11": 3088, "lpp_ram_data_out~126": 3089, "lpp_ram_data_out~79": 3090, "b_ram_data_in_bus[120]~feeder": 3091, "Add9~21": 3092, "reg_no_twiddle[3][1][14]": 3093, "a_ram_data_in_bus[16]~feeder": 3094, "twiddle_data[1][0][11]": 3095, "lpp_ram_data_out~27": 3096, "data_imag_o[0]": 3097, "ram_data_out0~23": 3098, "reg_no_twiddle[3][0][0]": 3099, "result_i_tmp[13]": 3100, "b_ram_data_in_bus[93]": 3101, "ram_data_out3[20]": 3102, "ram_data_out0~27": 3103, "ram_in_reg[0][8]~feeder": 3104, "ram_in_reg[0][15]": 3105, "data_real_in_reg[2]~feeder": 3106, "butterfly_st1[0][0][5]": 3107, "twiddle_data~8": 3108, "\\source_real[1]~output": 3109, "butterfly_st1[3][1][7]": 3110, "b_ram_data_in_bus[94]~feeder": 3111, "a_ram_data_in_bus[78]~feeder": 3112, "a_ram_data_in_bus[88]": 3113, "reg_no_twiddle[3][0][2]": 3114, "twiddle_data[2][0][9]": 3115, "data_int1[7]": 3116, "master_source_ena": 3117, "del_np_cnt[1]": 3118, "reg_no_twiddle[4][1][8]": 3119, "data_int[41]": 3120, "Mux70~3": 3121, "Add7~5": 3122, "Add0~37": 3123, "reg_no_twiddle[0][0][15]": 3124, "ram_data_out3[31]": 3125, "ram_a_not_b_vec~3": 3126, "p_tdl[0][0]": 3127, "b_ram_data_in_bus[84]~feeder": 3128, "butterfly_st2[0][0][12]": 3129, "b_ram_data_in_bus[77]~feeder": 3130, "add_in_i_b[14]": 3131, "butterfly_st2[0][0][19]": 3132, "data_in_r[0]": 3133, "sw_1_arr[6][1]": 3134, "add_in_i_d[6]~feeder": 3135, "reg_no_twiddle[1][1][4]": 3136, "gain_lut_8pts~12": 3137, "b_ram_data_in_bus[55]~feeder": 3138, "rdaddress_c_bus[14]": 3139, "sdetd.SLBI~0": 3140, "data_int[30]": 3141, "butterfly_st1[0][1][7]": 3142, "Add5~37": 3143, "i_array_out[0][16]": 3144, "ram_data_out1~1": 3145, "p_tdl[10][0]": 3146, "ram_in_reg[6][11]~feeder": 3147, "sw_3_arr[2][1]~feeder": 3148, "lpp_ram_data_out[2][11]": 3149, "Add1~65": 3150, "blk_exp_acc[4]": 3151, "Add5~53": 3152, "add_in_i_c[8]": 3153, "a_ram_data_in_bus[92]": 3154, "ram_data_out3[32]": 3155, "a_ram_data_in_bus[64]~feeder": 3156, "data_in_r[10]~feeder": 3157, "lpp_ram_data_out[0][28]": 3158, "ram_data_out1~5": 3159, "reg_no_twiddle[6][1][12]": 3160, "fft_real_out[17]": 3161, "blk_exp_accum[0]": 3162, "at_sink_data_int[20]": 3163, "sw_0_arr[1][2]": 3164, "blk_exp[1]": 3165, "lpp_ram_data_out~111": 3166, "Mux133~3": 3167, "Mux64~1": 3168, "a_ram_data_in_bus[22]~feeder": 3169, "at_source_data[31]~feeder": 3170, "b_ram_data_in_bus[143]": 3171, "Mux90~5": 3172, "result_ra[14]": 3173, "Mux90~1": 3174, "Mux57~2": 3175, "sw_1_arr[6][1]~feeder": 3176, "at_source_data[41]": 3177, "Mux81~2": 3178, "add_in_r_d[10]": 3179, "lpp_ram_data_out~89": 3180, "Add16~5": 3181, "at_source_data[17]~feeder": 3182, "data_int1[30]~feeder": 3183, "b_ram_data_in_bus[80]~feeder": 3184, "Add12~45": 3185, "ram_data_out0[8]": 3186, "swd_tdl[10][1]~feeder": 3187, "reg_no_twiddle[1][0][4]~feeder": 3188, "lpp_ram_data_out~78": 3189, "Mux135~2": 3190, "ram_data_out3[21]": 3191, "r_array_out[0][12]": 3192, "Mux18~0": 3193, "b_ram_data_in_bus[12]~feeder": 3194, "ram_in_reg[6][4]~feeder": 3195, "ram_in_reg[2][0]": 3196, "ram_a_not_b_vec[26]": 3197, "out_cnt[1]": 3198, "ram_data_out2[29]": 3199, "ram_data_out3[33]": 3200, "a_ram_data_in_bus[29]~feeder": 3201, "Selector0~1": 3202, "butterfly_st2[0][0][6]": 3203, "b_ram_data_in_bus[116]": 3204, "sw_3_arr[2][1]": 3205, "ram_data_out0[23]": 3206, "source_comb_update_2~0": 3207, "fft_dirn_stream~0": 3208, "Mux12~3": 3209, "rdaddress_a_bus[11]": 3210, "swa_tdl[7][0]": 3211, "a_ram_data_in_bus[91]": 3212, "Mux28~0": 3213, "Add3~61": 3214, "lpp_ram_data_out[3][25]": 3215, "ram_a_not_b_vec[0]": 3216, "Selector6~3": 3217, "twiddle_data~26": 3218, "p_tdl[1][1]": 3219, "fft_imag_out[0]": 3220, "add_in_r_a[16]": 3221, "Mux127~1": 3222, "b_ram_data_in_bus[86]": 3223, "Mux48~1": 3224, "butterfly_st1[2][1][10]": 3225, "lpp_ram_data_out[2][13]": 3226, "b_ram_data_in_bus[1]": 3227, "ram_data_out1~8": 3228, "k~3": 3229, "ram_in_reg[6][6]~feeder": 3230, "wren_b[2]~feeder": 3231, "data_int[17]": 3232, "fft_dirn_held_o~0": 3233, "sel_we": 3234, "wd_i~0": 3235, "result_i_tmp[33]": 3236, "butterfly_st1[2][0][1]": 3237, "ram_data_out1[35]": 3238, "add_in_r_d[3]": 3239, "lpp_ram_data_out~124": 3240, "Add2~33": 3241, "at_source_data[38]": 3242, "butterfly_st2[0][0][5]": 3243, "sw_1_arr[11][1]": 3244, "Mux128~3": 3245, "b_ram_data_in_bus[69]~feeder": 3246, "Add14~25": 3247, "at_source_data[3]~feeder": 3248, "Add17~65": 3249, "count~6": 3250, "swa_tdl[4][0]": 3251, "data_real_o[12]~feeder": 3252, "butterfly_st1[1][1][12]": 3253, "Mux70~2": 3254, "a_ram_data_in_bus[98]~feeder": 3255, "lpp_ram_data_out[1][23]": 3256, "swd[0]": 3257, "swa_tdl[3][0]": 3258, "Add6~57": 3259, "butterfly_st1[1][1][13]": 3260, "Mux57~3": 3261, "lpp_ram_data_out[2][27]": 3262, "ram_in_reg[4][2]~feeder": 3263, "ram_in_reg[0][12]~feeder": 3264, "packet_error0": 3265, "Add13~57": 3266, "add_in_r_b[6]": 3267, "core_imag_in[9]": 3268, "butterfly_st2[1][0][5]": 3269, "b_ram_data_in_bus[36]~feeder": 3270, "ram_in_reg[5][13]~feeder": 3271, "data_count_sig[5]": 3272, "b_ram_data_in_bus[61]~feeder": 3273, "a_ram_data_in_bus[81]": 3274, "ram_data_out2~8": 3275, "Mux48~2": 3276, "add_in_i_c[0]~feeder": 3277, "Add10~13": 3278, "add_in_r_c[14]~feeder": 3279, "a_ram_data_in_bus[83]": 3280, "twiddle_data~11": 3281, "result_i_tmp[28]~feeder": 3282, "ram_data_out2[19]": 3283, "a_ram_data_in_bus[122]": 3284, "r_array_out[0][6]": 3285, "add_in_i_a[3]": 3286, "Add4~33": 3287, "b_ram_data_in_bus[118]": 3288, "fft_imag_out[2]": 3289, "at_source_data[2]~feeder": 3290, "output_r[9]": 3291, "Mux112~0": 3292, "ram_data_out2~15": 3293, "data_imag_in_reg[2]": 3294, "b_ram_data_in_bus[91]~feeder": 3295, "butterfly_st2[0][0][3]": 3296, "ram_in_reg[1][2]": 3297, "result_ra[16]": 3298, "ram_in_reg[7][4]~feeder": 3299, "b_ram_data_in_bus[28]": 3300, "b_ram_data_in_bus[114]": 3301, "reg_no_twiddle[2][0][8]~feeder": 3302, "reg_no_twiddle[6][0][4]~feeder": 3303, "twiddle_data[1][0][5]~feeder": 3304, "add_in_r_b[4]": 3305, "twiddle_data[2][0][4]": 3306, "result_i_tmp[3]": 3307, "blk_exp~6": 3308, "Mux66~1": 3309, "b_ram_data_in_bus[87]": 3310, "r_array_out[2][9]": 3311, "a_ram_data_in_bus[132]": 3312, "result_r_tmp[14]~feeder": 3313, "Mux63~2": 3314, "reg_no_twiddle[6][1][7]": 3315, "Add1~33": 3316, "gen_blk_float:gen_streaming:gen_disc:delay_next_blk": 3317, "Add16~33": 3318, "lpp_ram_data_out[0][0]": 3319, "Add7~45": 3320, "b_ram_data_in_bus[36]": 3321, "a_ram_data_in_bus[62]": 3322, "b_ram_data_in_bus[33]~feeder": 3323, "twad_temp[1]": 3324, "sw_1_arr[9][0]": 3325, "tdl_arr[16]": 3326, "sw_3_arr[13][1]~feeder": 3327, "ram_in_reg[7][8]~feeder": 3328, "swa_tdl[15][1]": 3329, "Add13~53": 3330, "wraddress_a_bus[10]~feeder": 3331, "a_ram_data_in_bus[37]~feeder": 3332, "twiddle_data~1": 3333, "butterfly_st2[3][0][4]": 3334, "fft_imag_out[8]~feeder": 3335, "twad_tdl[2][3]": 3336, "ram_data_out2[3]": 3337, "twiddle_data[0][1][16]": 3338, "ram_data_out0~34": 3339, "fft_real_out[8]": 3340, "blk_exp_accum[2]": 3341, "Mux9~1": 3342, "core_imag_in[14]~feeder": 3343, "twiddle_data[2][0][3]": 3344, "swd_tdl[10][0]": 3345, "lpp_ram_data_out[0][20]": 3346, "Add6~33": 3347, "lpp_ram_data_out[2][33]": 3348, "Mux54~3": 3349, "add_in_i_a[13]": 3350, "lpp_ram_data_out~134": 3351, "ram_in_reg[7][6]~feeder": 3352, "source_stall_reg": 3353, "butterfly_st2[0][0][0]": 3354, "b_ram_data_in_bus[30]": 3355, "add_in_r_d[12]": 3356, "b_ram_data_in_bus[31]": 3357, "i_array_out[0][11]": 3358, "core_imag_in[4]~feeder": 3359, "ram_a_not_b_vec[11]": 3360, "b_ram_data_in_bus[121]~feeder": 3361, "Mux11~0": 3362, "twad_tdl[6][0]": 3363, "butterfly_st2[2][1][15]": 3364, "butterfly_st1[1][0][12]": 3365, "rdaddress_b_bus[12]~feeder": 3366, "b_ram_data_in_bus[74]~feeder": 3367, "reg_no_twiddle[0][0][12]": 3368, "output_i[1]": 3369, "ram_a_not_b_vec~19": 3370, "data_int1[25]~feeder": 3371, "lpp_ram_data_out~118": 3372, "ram_data_out2~5": 3373, "add_in_i_b[16]~feeder": 3374, "i_array_out[1][4]": 3375, "Mux108~1": 3376, "source_valid_ctrl_sop~0": 3377, "core_real_in[7]~feeder": 3378, "reg_no_twiddle[4][1][14]": 3379, "Mux75~2": 3380, "result_ib[18]": 3381, "twiddle_data~23": 3382, "sink_state.st_err": 3383, "fft_real_out[3]~feeder": 3384, "data_int1[21]~feeder": 3385, "i_array_out[3][0]": 3386, "ram_in_reg[6][12]": 3387, "a_ram_data_in_bus[89]~feeder": 3388, "ram_in_reg[4][11]~feeder": 3389, "del_npi_cnt~4": 3390, "b_ram_data_in_bus[107]~feeder": 3391, "Mux72~5": 3392, "ram_in_reg[2][13]": 3393, "\\reset_n~input": 3394, "ram_in_reg[7][9]~feeder": 3395, "a_ram_data_in_bus[71]": 3396, "core_imag_in[14]": 3397, "r_array_out[1][13]": 3398, "twiddle_data[2][1][9]~feeder": 3399, "at_source_data[33]": 3400, "butterfly_st1[1][1][3]": 3401, "ram_data_out0[33]": 3402, "data_int1[6]": 3403, "lpp_ram_data_out~106": 3404, "count~1": 3405, "reg_no_twiddle[3][1][8]": 3406, "butterfly_st1[1][1][1]": 3407, "twiddle_data[1][1][6]~feeder": 3408, "b_ram_data_in_bus[134]~feeder": 3409, "Mux46~1": 3410, "wraddress_a_bus[13]~feeder": 3411, "b_ram_data_in_bus[43]~feeder": 3412, "butterfly_st2[2][0][5]": 3413, "ram_data_out0[30]": 3414, "lpp_ram_data_out[1][15]": 3415, "k~4": 3416, "Mux13~2": 3417, "a_ram_data_in_bus[140]": 3418, "Mux132~0": 3419, "b_ram_data_in_bus[112]": 3420, "swa_tdl[12][1]": 3421, "b_ram_data_in_bus[2]~feeder": 3422, "at_source_data[4]~feeder": 3423, "ram_a_not_b_vec[13]": 3424, "count~4": 3425, "reg_no_twiddle[0][0][4]": 3426, "a_ram_data_in_bus[127]~feeder": 3427, "a_ram_data_in_bus[115]~feeder": 3428, "butterfly_st2[2][1][8]": 3429, "ram_data_out0[7]": 3430, "Mux73~3": 3431, "butterfly_st1[1][1][18]": 3432, "a_ram_data_in_bus[96]": 3433, "reg_no_twiddle[5][0][9]": 3434, "butterfly_st2[3][0][12]": 3435, "ram_in_reg[0][13]": 3436, "Mux0~4": 3437, "Mux39~1": 3438, "Mux72~4": 3439, "Mux132~2": 3440, "data_imag_in_reg[11]": 3441, "reg_no_twiddle[2][1][0]~feeder": 3442, "data_real_in_reg[7]~feeder": 3443, "butterfly_st1[3][0][17]": 3444, "Add11~77": 3445, "data_int1[41]~feeder": 3446, "Mux93~0": 3447, "twiddle_data~14": 3448, "b_ram_data_in_bus[78]": 3449, "Add12~17": 3450, "core_real_in[8]~feeder": 3451, "gain_lut_8pts~1": 3452, "result_ra[8]": 3453, "data_int1[41]": 3454, "b_ram_data_in_bus[64]": 3455, "ram_data_out2~26": 3456, "blk_exp[2]": 3457, "r_array_out[3][0]": 3458, "at_source_data[24]": 3459, "a_ram_data_in_bus[4]~feeder": 3460, "twiddle_data[0][1][8]": 3461, "lpp_ram_data_out~121": 3462, "k_count[0]": 3463, "Mux132~1": 3464, "usedw_is_0_dff": 3465, "Mux78~2": 3466, "tdl_arr[10]~feeder": 3467, "reg_no_twiddle[3][1][10]": 3468, "twiddle_data[1][1][0]": 3469, "wr_addr[0]": 3470, "ram_in_reg[4][9]": 3471, "k[0]~1": 3472, "Mux126~5": 3473, "reg_no_twiddle[4][0][14]": 3474, "low_addressa[1]": 3475, "butterfly_st1[1][0][0]": 3476, "fft_imag_out[5]~feeder": 3477, "ram_data_out2~0": 3478, "reg_no_twiddle[3][1][7]~feeder": 3479, "butterfly_st1[3][1][16]": 3480, "a_ram_data_in_bus[24]~feeder": 3481, "blk_exp_acc[0]~1": 3482, "twiddle_data~43": 3483, "core_imag_in[6]": 3484, "Mux131~2": 3485, "at_source_error[1]~feeder": 3486, "offset_counter[0]": 3487, "data_imag_o[1]~1": 3488, "reg_no_twiddle[5][0][12]": 3489, "at_sink_data_int[3]": 3490, "\\sink_real[2]~input": 3491, "k_state.HOLD~0": 3492, "ram_data_out1[22]": 3493, "butterfly_st2[2][0][2]": 3494, "\\source_eop~output": 3495, "output_i[14]": 3496, "r_array_out[3][2]~feeder": 3497, "twiddle_data~15": 3498, "Add5~49": 3499, "butterfly_st2[0][1][4]": 3500, "ram_in_reg[0][4]~feeder": 3501, "Mux137~3": 3502, "ram_data_out3[9]": 3503, "lut_out_tmp~2": 3504, "swa_tdl[9][1]~feeder": 3505, "twad_tdl[5][1]": 3506, "sw_3_arr[11][1]": 3507, "core_real_in[11]~feeder": 3508, "butterfly_st2[3][1][13]": 3509, "result_i_tmp[25]": 3510, "\\source_exp[1]~output": 3511, "add_in_r_b[10]": 3512, "ram_data_out3~31": 3513, "butterfly_st2[1][1][18]": 3514, "wren_a~0": 3515, "twiddle_data[2][0][2]": 3516, "Add1~9": 3517, "lpp_count[1]": 3518, "sw_1_arr[7][0]": 3519, "ram_a_not_b_vec[16]": 3520, "lpp_ram_data_out~61": 3521, "at_source_data[23]": 3522, "core_imag_in[5]": 3523, "wren_b[3]": 3524, "Mux81~0": 3525, "twiddle_data[2][1][11]": 3526, "b_ram_data_in_bus[62]~feeder": 3527, "add_in_i_d[14]": 3528, "data_int[10]": 3529, "ram_in_reg[7][7]": 3530, "ram_data_out0~7": 3531, "\\source_imag[13]~output": 3532, "Add8~57": 3533, "Add13~61": 3534, "butterfly_st2[3][1][17]": 3535, "ram_in_reg[7][1]~feeder": 3536, "result_r_tmp[21]": 3537, "a_ram_data_in_bus[122]~feeder": 3538, "b_ram_data_in_bus[102]~feeder": 3539, "Add13~69": 3540, "add_in_r_d[12]~feeder": 3541, "add_in_i_d[2]~feeder": 3542, "add_in_i_a[4]": 3543, "core_imag_in[8]": 3544, "Mux16~2": 3545, "ram_in_reg[7][13]~feeder": 3546, "ram_in_reg[5][5]~feeder": 3547, "lpp_ram_data_out~119": 3548, "at_source_data[7]~feeder": 3549, "Mux43~1": 3550, "a_ram_data_in_bus[108]": 3551, "i_array_out[0][5]": 3552, "Add9~57": 3553, "lpp_ram_data_out[1][29]": 3554, "a_ram_data_in_bus[44]~feeder": 3555, "Add12~5": 3556, "\\source_imag[9]~output": 3557, "Add8~29": 3558, "a_ram_data_in_bus[86]~feeder": 3559, "Add0~49": 3560, "ram_data_out0[28]": 3561, "r_array_out[0][17]": 3562, "result_rb[3]": 3563, "r_array_out[0][14]": 3564, "reg_no_twiddle[6][0][10]": 3565, "Mux87~0": 3566, "Add11~61": 3567, "ram_in_reg[3][15]": 3568, "Mux53~0": 3569, "ram_in_reg[4][12]~feeder": 3570, "sw_3_arr[9][1]~feeder": 3571, "Add14~29": 3572, "reg_no_twiddle[5][0][2]": 3573, "a_ram_data_in_bus[85]": 3574, "source_state.run1": 3575, "twiddle_data~28": 3576, "r_array_out[0][5]": 3577, "data_real_in_reg[9]": 3578, "Mux41~3": 3579, "at_source_data[9]": 3580, "lpp_ram_data_out~104": 3581, "ram_in_reg[2][4]": 3582, "\\source_imag[5]~output": 3583, "lpp_ram_data_out[1][4]": 3584, "lpp_ram_data_out~133": 3585, "reg_no_twiddle[4][0][5]~feeder": 3586, "Add10~41": 3587, "twad_tdl[1][0]": 3588, "ram_in_reg[3][16]": 3589, "twad_tdl[6][1]": 3590, "data_imag_o[8]~8": 3591, "reg_no_twiddle[2][1][14]~feeder": 3592, "ram_data_out1[3]": 3593, "sgn_2r": 3594, "butterfly_st2[1][1][1]": 3595, "reg_no_twiddle[3][0][1]": 3596, "a_ram_data_in_bus[123]": 3597, "fft_dirn_held_o": 3598, "sw_0_arr[6][0]~feeder": 3599, "twad_tdl[3][3]~feeder": 3600, "ram_data_out3[0]": 3601, "\\source_imag[17]~output": 3602, "lpp_ram_data_out[0][35]": 3603, "lpp_ram_data_out~25": 3604, "a_ram_data_in_bus[121]~feeder": 3605, "reg_no_twiddle[0][0][17]": 3606, "i_array_out[1][12]": 3607, "at_source_data[27]~feeder": 3608, "data_real_in_reg[3]": 3609, "a_ram_data_in_bus[75]": 3610, "reg_no_twiddle[5][0][2]~feeder": 3611, "a_ram_data_in_bus[118]~feeder": 3612, "ram_data_out3~6": 3613, "lpp_ram_data_out[3][30]": 3614, "Mux89~0": 3615, "source_comb_update_2~2": 3616, "sw_2_arr[4][1]": 3617, "data_imag_in_reg[1]": 3618, "next_pass_id~0": 3619, "gain_lut_8pts~8": 3620, "Selector6~2": 3621, "result_ib[8]": 3622, "butterfly_st2[1][0][4]": 3623, "result_ib[14]": 3624, "b_ram_data_in_bus[73]": 3625, "Add8~37": 3626, "reg_no_twiddle[5][1][16]~feeder": 3627, "fft_real_out[12]": 3628, "p_tdl[2][0]": 3629, "data_int[28]": 3630, "add_in_r_c[11]": 3631, "at_source_data[21]~feeder": 3632, "butterfly_st1[1][0][6]": 3633, "r_array_out[3][17]": 3634, "butterfly_st2[2][1][9]": 3635, "sdetd.BLOCK_READY": 3636, "source_stall_reg~0": 3637, "data_int[13]": 3638, "ram_data_out3~26": 3639, "twiddle_data[1][0][5]": 3640, "butterfly_st2[3][0][6]": 3641, "out_cnt~1": 3642, "slb_last[2]~1": 3643, "Mux54~5": 3644, "reg_no_twiddle[0][0][0]": 3645, "add_in_r_a[17]": 3646, "a_ram_data_in_bus[47]": 3647, "b_ram_data_in_bus[133]": 3648, "r_array_out[1][4]": 3649, "swa_tdl[0][0]": 3650, "lpp_ram_data_out[0][16]": 3651, "butterfly_st1[3][0][8]": 3652, "twiddle_data~17": 3653, "b_ram_data_in_bus[55]": 3654, "reg_no_twiddle[2][0][6]": 3655, "swd_tdl[13][1]": 3656, "i_array_out[2][8]": 3657, "butterfly_st2[3][0][11]": 3658, "\\inverse~input": 3659, "ram_data_out0~8": 3660, "data_imag_in_reg[12]": 3661, "swa_tdl[16][1]~feeder": 3662, "reg_no_twiddle[3][0][12]": 3663, "at_source_data[24]~feeder": 3664, "lpp_ram_data_out[1][25]": 3665, "del_np_cnt[2]": 3666, "a_ram_data_in_bus[82]~feeder": 3667, "twiddle_data[2][1][5]": 3668, "Mux45~0": 3669, "butterfly_st1[1][0][14]": 3670, "result_ra[3]": 3671, "data_int[15]": 3672, "reg_no_twiddle[5][0][0]": 3673, "tdl_arr[1][13]~feeder": 3674, "sink_state.start": 3675, "butterfly_st1[3][1][2]": 3676, "lpp_ram_data_out[2][6]": 3677, "ram_a_not_b_vec~21": 3678, "r_array_out[0][3]~feeder": 3679, "offset_counter[5]": 3680, "fifo_wrreq~0": 3681, "lpp_ram_data_out[3][18]": 3682, "ram_data_out1[19]": 3683, "add_in_r_c[1]": 3684, "butterfly_st2[2][1][2]": 3685, "data_imag_in_reg[4]": 3686, "ram_a_not_b_vec[7]": 3687, "data_int[36]~feeder": 3688, "data_in_i[14]": 3689, "output_i[13]": 3690, "tdl_arr[1][8]~feeder": 3691, "Mux81~1": 3692, "butterfly_st2[3][0][8]": 3693, "Add15~73": 3694, "exponent_out[3]": 3695, "lpp_ram_data_out[1][3]": 3696, "a_ram_data_in_bus[82]": 3697, "reg_no_twiddle[6][1][0]": 3698, "ram_a_not_b_vec~2": 3699, "at_source_data[31]": 3700, "twiddle_data[0][0][4]": 3701, "gen_M4K:cos_3n": 3702, "data_int[20]": 3703, "Add1~21": 3704, "reg_no_twiddle[4][0][3]~feeder": 3705, "fft_imag_out[3]": 3706, "lpp_ram_data_out[3][23]": 3707, "data_int[26]": 3708, "ram_data_out3~20": 3709, "reg_no_twiddle[4][1][2]": 3710, "twad_tdl[5][0]": 3711, "lpp_ram_data_out[2][17]": 3712, "sw_r_tdl[4][1]": 3713, "ram_data_out2[1]": 3714, "lpp_ram_data_out[1][7]": 3715, "a_ram_data_in_bus[12]": 3716, "reg_no_twiddle[0][0][5]": 3717, "reg_no_twiddle[2][1][1]": 3718, "Mux41~2": 3719, "result_i_tmp[24]": 3720, "add_in_i_d[16]~feeder": 3721, "core_imag_in[1]~feeder": 3722, "result_rb[8]": 3723, "butterfly_st1[0][1][1]": 3724, "add_in_r_d[2]": 3725, "a_ram_data_in_bus[114]": 3726, "butterfly_st2[1][0][12]": 3727, "lpp_ram_data_out[2][14]": 3728, "fft_real_out[11]": 3729, "at_source_data[1]~feeder": 3730, "butterfly_st2[2][1][11]": 3731, "butterfly_st1[2][1][17]": 3732, "butterfly_st1[2][0][4]": 3733, "data_int[38]": 3734, "data_int[22]~feeder": 3735, "ram_data_out3~27": 3736, "i_array_out[3][3]": 3737, "twiddle_data~38": 3738, "Equal0~0": 3739, "ram_a_not_b_vec~7": 3740, "reg_no_twiddle[2][0][2]~feeder": 3741, "add_in_r_c[8]": 3742, "reg_no_twiddle[2][1][13]~feeder": 3743, "add_in_r_d[9]": 3744, "sw_3_arr[1][1]": 3745, "stall_int~0": 3746, "add_in_i_d[10]": 3747, "data_count_int[2]": 3748, "sw_0_arr[15][2]~feeder": 3749, "twiddle_data[1][1][7]": 3750, "reg_no_twiddle[3][0][13]": 3751, "lpp_ram_data_out~55": 3752, "butterfly_st2[0][1][0]": 3753, "\\sink_imag[9]~input": 3754, "butterfly_st1[2][1][5]": 3755, "Add11~53": 3756, "ram_data_out3[16]": 3757, "Add11~81": 3758, "lpp_ram_data_out~6": 3759, "reg_no_twiddle[4][0][17]~feeder": 3760, "a_ram_data_in_bus[11]~feeder": 3761, "twiddle_data[0][1][9]": 3762, "ram_data_out1~26": 3763, "butterfly_st2[1][1][12]": 3764, "ram_data_out3~23": 3765, "a_ram_data_in_bus[139]~feeder": 3766, "Mux20~0": 3767, "p_cd_en[1]~feeder": 3768, "Mux15~2": 3769, "r_array_out[2][16]": 3770, "gain_lut_8pts[2]": 3771, "Mux135~0": 3772, "data_imag_o[7]~7": 3773, "butterfly_st2[2][1][17]": 3774, "Mux10~1": 3775, "butterfly_st2[2][1][16]": 3776, "b_ram_data_in_bus[10]~feeder": 3777, "add_in_r_a[15]": 3778, "result_ia[3]": 3779, "core_imag_in[1]": 3780, "twiddle_data[0][0][9]": 3781, "ram_data_out1[15]": 3782, "sw_0_arr[13][0]": 3783, "Add2~57": 3784, "result_ib[6]": 3785, "butterfly_st1[3][0][5]": 3786, "Add3~49": 3787, "Add7~41": 3788, "result_ib[7]": 3789, "add_in_i_d[0]~feeder": 3790, "ram_data_out0~29": 3791, "lpp_ram_data_out[2][21]": 3792, "a_ram_data_in_bus[47]~feeder": 3793, "Add5~25": 3794, "Add15~45": 3795, "data_imag_in_reg[13]": 3796, "Mux77~2": 3797, "Add8~21": 3798, "data_imag_in_reg[12]~feeder": 3799, "ram_data_out3[18]": 3800, "i_array_out[2][16]~0": 3801, "Add15~49": 3802, "source_packet_error[0]": 3803, "lpp_ram_data_out~112": 3804, "data_count_int[0]": 3805, "add_in_r_a[5]": 3806, "reg_no_twiddle[4][0][5]": 3807, "lpp_ram_data_out[0][15]": 3808, "data_imag_o[16]~16": 3809, "gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_disc:delay_next_pass2": 3810, "reg_no_twiddle[6][0][4]": 3811, "fft_real_out[13]": 3812, "Add14~57": 3813, "output_i[0]": 3814, "data_real_in_reg[10]": 3815, "b_ram_data_in_bus[16]": 3816, "rdaddress_b_bus[9]": 3817, "at_sink_data_int[17]": 3818, "b_ram_data_in_bus[101]~feeder": 3819, "p_tdl[3][1]~feeder": 3820, "data_count_int1[2]": 3821, "ram_data_out3~9": 3822, "b_ram_data_in_bus[25]~feeder": 3823, "add_in_r_b[7]": 3824, "i_array_out[0][6]": 3825, "result_rb[12]": 3826, "b_ram_data_in_bus[141]": 3827, "sw_1_arr[1][0]": 3828, "b_ram_data_in_bus[108]": 3829, "ram_in_reg[7][14]~feeder": 3830, "twiddle_data[2][0][15]": 3831, "swa_tdl[12][1]~feeder": 3832, "data_int[20]~feeder": 3833, "Mux44~3": 3834, "ram_data_out2~18": 3835, "swa_tdl[4][0]~feeder": 3836, "i_array_out[0][2]~feeder": 3837, "sw_1_arr[3][0]~feeder": 3838, "butterfly_st1[1][0][10]": 3839, "counter_comb_bita2": 3840, "Mux42~0": 3841, "reg_no_twiddle[2][1][5]": 3842, "b_ram_data_in_bus[105]~feeder": 3843, "ram_data_out3~18": 3844, "Add15~77": 3845, "rd_addr_d[0]~feeder": 3846, "b_ram_data_in_bus[62]": 3847, "Add8~5": 3848, "Mux42~2": 3849, "twiddle_data[0][1][4]~feeder": 3850, "data_int1[22]~feeder": 3851, "rdaddress_c_bus[0]": 3852, "Add15~9": 3853, "i_array_out[0][4]": 3854, "sw_0_arr[14][3]~feeder": 3855, "sw_1_arr[2][0]~feeder": 3856, "data_in_i[13]": 3857, "b_ram_data_in_bus[117]": 3858, "data_imag_o[2]": 3859, "Mux30~0": 3860, "butterfly_st1[3][0][0]": 3861, "add_in_r_c[0]~feeder": 3862, "wraddress_b_bus[13]": 3863, "twad_tdl[1][1]~feeder": 3864, "wd_vec[3]": 3865, "b_ram_data_in_bus[89]": 3866, "twiddle_data[2][1][17]": 3867, "Mux65~3": 3868, "a_ram_data_in_bus[128]": 3869, "b_ram_data_in_bus[60]~feeder": 3870, "wraddress_a_bus[9]~feeder": 3871, "_~3": 3872, "Mux47~0": 3873, "ram_data_out0~2": 3874, "data_count_sig[3]~3": 3875, "add_in_r_b[13]": 3876, "data_in_r[2]": 3877, "blk_exp[0]~1": 3878, "ram_data_out1~17": 3879, "result_ia[15]": 3880, "master_source_sop": 3881, "twiddle_data[2][0][12]": 3882, "Mux100~0": 3883, "Add10~57": 3884, "twiddle_data~41": 3885, "result_r_tmp[34]~feeder": 3886, "Mux129~1": 3887, "core_real_in[10]": 3888, "fft_real_out[10]": 3889, "data_int[3]": 3890, "twiddle_data[1][1][10]": 3891, "lpp_ram_data_out~31": 3892, "a_ram_data_in_bus[30]~feeder": 3893, "i_array_out[1][9]": 3894, "tdl_arr[4][0]": 3895, "a_ram_data_in_bus[106]~feeder": 3896, "twiddle_data[2][1][2]": 3897, "fft_imag_out[11]": 3898, "at_source_data[19]~feeder": 3899, "Mux89~3": 3900, "data_imag_in_reg[0]": 3901, "Add14~69": 3902, "reg_no_twiddle[5][1][3]": 3903, "sw_0_arr[7][3]": 3904, "lpp_ram_data_out[1][8]": 3905, "b_ram_data_in_bus[29]": 3906, "add_in_i_b[6]": 3907, "at_sink_data_int[0]": 3908, "output_i[15]": 3909, "i_array_out[3][1]": 3910, "Add6~5": 3911, "result_i_tmp[23]~feeder": 3912, "twiddle_data[0][0][13]": 3913, "ram_data_out0[20]": 3914, "count_finished": 3915, "r_array_out[1][12]": 3916, "sw_3_arr[8][1]": 3917, "at_sink_data_int[1]~feeder": 3918, "Mux43~0": 3919, "ram_data_out3[30]": 3920, "butterfly_st1[1][0][7]": 3921, "at_source_data[26]": 3922, "ram_in_reg[3][2]~feeder": 3923, "data_imag_o[6]~6": 3924, "a_ram_data_in_bus[66]~feeder": 3925, "lpp_ram_data_out~48": 3926, "offset_counter~4": 3927, "Mux69~0": 3928, "Mux108~5": 3929, "a_ram_data_in_bus[94]": 3930, "sw_3_arr[12][1]": 3931, "twiddle_data~49": 3932, "data_int1[9]~feeder": 3933, "ram_a_not_b_vec[25]": 3934, "b_ram_data_in_bus[104]~feeder": 3935, "Add6~21": 3936, "\\source_sop~output": 3937, "butterfly_st1[1][1][4]": 3938, "at_sink_data_int[35]": 3939, "a_ram_data_in_bus[131]~feeder": 3940, "p_tdl[9][1]": 3941, "r_array_out[2][15]": 3942, "lpp_ram_data_out[1][35]": 3943, "sw_0_arr[14][2]": 3944, "b_ram_data_in_bus[58]": 3945, "Mux4~3": 3946, "ram_data_out0~10": 3947, "b_ram_data_in_bus[99]": 3948, "data_real_in_reg[2]": 3949, "i_array_out[1][11]": 3950, "sign_vec[3]~1": 3951, "Add14~41": 3952, "reg_no_twiddle[3][0][10]~feeder": 3953, "lpp_ram_data_out[1][0]": 3954, "Add12~73": 3955, "r_array_out[1][2]~feeder": 3956, "Mux42~1": 3957, "sw_0_arr[1][3]": 3958, "sw_0_arr[0][0]~feeder": 3959, "ram_in_reg[6][7]~feeder": 3960, "ram_in_reg[6][16]~feeder": 3961, "i_array_out[3][9]": 3962, "ram_in_reg[5][10]~feeder": 3963, "ram_a_not_b_vec[22]": 3964, "add_in_r_d[9]~feeder": 3965, "sw[1]": 3966, "twiddle_data~2": 3967, "result_i_tmp[23]": 3968, "Mux64~0": 3969, "a_ram_data_in_bus[32]": 3970, "Mux90~0": 3971, "data_in_i[12]~feeder": 3972, "core_real_in[4]~feeder": 3973, "ram_data_out1[4]": 3974, "reg_no_twiddle[6][0][14]": 3975, "reg_no_twiddle[5][1][5]~feeder": 3976, "ram_data_out1~0": 3977, "packet_error_s[0]": 3978, "butterfly_st2[1][0][11]": 3979, "data_int1[18]": 3980, "twiddle_data~33": 3981, "b_ram_data_in_bus[114]~feeder": 3982, "reg_no_twiddle[6][1][9]": 3983, "at_source_data[2]": 3984, "ram_data_out3[29]": 3985, "output_i[7]": 3986, "b_ram_data_in_bus[65]~feeder": 3987, "sw_2_arr[6][1]": 3988, "Add16~13": 3989, "data_real_o[14]": 3990, "output_i[19]": 3991, "Add16~53": 3992, "swd_tdl[10][0]~feeder": 3993, "data_int1[12]": 3994, "Mux46~3": 3995, "reg_no_twiddle[1][0][1]": 3996, "lpp_ram_data_out~107": 3997, "fft_imag_out[13]~feeder": 3998, "a_ram_data_in_bus[49]~feeder": 3999, "a_ram_data_in_bus[23]": 4000, "butterfly_st1[0][1][11]": 4001, "reg_no_twiddle[3][1][11]": 4002, "Add0~41": 4003, "a_ram_data_in_bus[133]~feeder": 4004, "a_ram_data_in_bus[105]~feeder": 4005, "lpp_count[0]": 4006, "reg_no_twiddle[0][0][2]": 4007, "data_int1[3]": 4008, "lpp_ram_data_out~45": 4009, "rdaddress_a_bus[1]": 4010, "Add12~37": 4011, "i_array_out[1][1]": 4012, "sw_1_arr[2][1]": 4013, "reg_no_twiddle[2][1][11]~feeder": 4014, "reg_no_twiddle[3][1][16]": 4015, "sw_1_arr[4][1]": 4016, "a_ram_data_in_bus[109]~feeder": 4017, "i_array_out[2][16]~1": 4018, "add_in_i_c[16]": 4019, "butterfly_st1[2][0][7]": 4020, "swd_tdl[16][0]": 4021, "reg_no_twiddle[1][0][10]~feeder": 4022, "reg_no_twiddle[2][1][3]~feeder": 4023, "reg_no_twiddle[4][1][13]": 4024, "wraddress_b_bus[1]": 4025, "core_imag_in[11]": 4026, "ram_data_out3~34": 4027, "lpp_ram_data_out[3][22]": 4028, "butterfly_st1[3][1][10]": 4029, "reg_no_twiddle[2][1][13]": 4030, "\\source_real[0]~output": 4031, "ram_data_out1~14": 4032, "reg_no_twiddle[2][1][17]": 4033, "butterfly_st2[2][0][18]": 4034, "ram_a_not_b_vec~12": 4035, "butterfly_st2[3][1][8]": 4036, "lpp_ram_data_out[2][7]": 4037, "at_source_data[5]": 4038, "\\sink_imag[14]~input": 4039, "butterfly_st1[0][1][0]": 4040, "ram_data_out2~22": 4041, "reg_no_twiddle[1][1][2]": 4042, "ram_in_reg[0][14]~feeder": 4043, "at_source_data[34]": 4044, "fft_real_out[5]~feeder": 4045, "Add7~69": 4046, "Mux131~3": 4047, "Add7~1": 4048, "add_in_i_c[2]~feeder": 4049, "lpp_ram_data_out[3][28]": 4050, "core_imag_in[3]": 4051, "Mux87~2": 4052, "reg_no_twiddle[2][0][12]": 4053, "ram_data_out0~15": 4054, "del_np_cnt~0": 4055, "a_ram_data_in_bus[95]": 4056, "en_i~0": 4057, "swa_tdl[11][1]~feeder": 4058, "a_ram_data_in_bus[14]": 4059, "i_array_out[1][6]": 4060, "reg_no_twiddle[1][1][14]~feeder": 4061, "at_source_data[25]": 4062, "Mux55~2": 4063, "fft_real_out[16]~feeder": 4064, "ram_in_reg[4][0]~feeder": 4065, "ram_data_out3[25]": 4066, "twiddle_data[1][1][6]": 4067, "a_ram_data_in_bus[141]": 4068, "send_eop_s": 4069, "ram_data_out3[23]": 4070, "sw_1_arr[2][1]~feeder": 4071, "Mux132~3": 4072, "at_source_data[19]": 4073, "Mux5~2": 4074, "data_in_i[17]": 4075, "Mux42~3": 4076, "i_array_out[0][17]": 4077, "wraddress_b_bus[11]": 4078, "wren[1]": 4079, "result_ib[9]": 4080, "Add8~33": 4081, "at_sink_data_int[32]": 4082, "twiddle_data~12": 4083, "Mux134~3": 4084, "core_real_in[3]~feeder": 4085, "lut_out_tmp[1]": 4086, "result_ra[4]": 4087, "fft_real_out[3]": 4088, "b_ram_data_in_bus[46]~feeder": 4089, "butterfly_st2[1][1][17]": 4090, "ram_in_reg[1][7]~feeder": 4091, "b_ram_data_in_bus[136]": 4092, "butterfly_st2[2][1][4]": 4093, "b_ram_data_in_bus[90]": 4094, "reg_no_twiddle[4][0][6]~feeder": 4095, "lpp_ram_data_out[3][34]": 4096, "Mux8~2": 4097, "Add9~81": 4098, "butterfly_st1[2][1][4]": 4099, "add_in_i_c[17]": 4100, "lpp_ram_data_out~80": 4101, "data_int[18]~feeder": 4102, "lpp_count_offset[0]~1": 4103, "butterfly_st2[1][0][10]": 4104, "Add5~69": 4105, "b_ram_data_in_bus[51]": 4106, "source_state.end1": 4107, "twiddle_data[1][0][10]": 4108, "Mux130~3": 4109, "gain_lut_8pts[0]": 4110, "b_ram_data_in_bus[56]~feeder": 4111, "tdl_arr[8]": 4112, "\\sink_imag[17]~input": 4113, "at_sink_data_int[26]": 4114, "Mux66~0": 4115, "ram_data_out2~32": 4116, "a_ram_data_in_bus[140]~feeder": 4117, "core_real_in[4]": 4118, "lpp_ram_data_out[1][20]": 4119, "wren[3]": 4120, "add_in_i_a[4]~feeder": 4121, "\\sink_real[16]~input": 4122, "twiddle_data[0][1][17]": 4123, "fft_imag_out[9]~feeder": 4124, "lpp_ram_data_out~21": 4125, "lpp_ram_data_out~62": 4126, "sw_0_arr[11][2]": 4127, "add_in_i_d[10]~feeder": 4128, "reg_no_twiddle[4][1][16]": 4129, "at_source_data[1]": 4130, "ram_in_reg[4][17]~feeder": 4131, "add_in_r_a[10]": 4132, "Add14~45": 4133, "ram_data_out2[31]": 4134, "data_int1[32]": 4135, "data_real_in_reg[11]": 4136, "data_int1[34]": 4137, "Add7~53": 4138, "core_real_in[1]": 4139, "add_in_i_c[3]": 4140, "data_in_r[9]~feeder": 4141, "a_ram_data_in_bus[42]": 4142, "Add8~65": 4143, "ram_a_not_b_vec[3]": 4144, "ram_data_out2[24]": 4145, "butterfly_st1[3][1][9]": 4146, "twiddle_data[2][0][17]": 4147, "reg_no_twiddle[0][0][11]": 4148, "tdl_arr[0][17]~feeder": 4149, "reg_no_twiddle[3][0][8]~feeder": 4150, "a_ram_data_in_bus[5]~feeder": 4151, "lpp_ram_data_out~88": 4152, "p[0]~1": 4153, "b_ram_data_in_bus[32]": 4154, "sw_0_arr[15][2]": 4155, "data_rdy_vec[3]": 4156, "usedw_will_be_1~0": 4157, "p_tdl[4][0]~feeder": 4158, "sw_0_arr[1][1]~feeder": 4159, "r_array_out[2][7]": 4160, "wc_vec[3]": 4161, "add_in_r_d[17]": 4162, "at_source_data[18]": 4163, "ram_data_out3[15]": 4164, "reg_no_twiddle[1][0][2]~feeder": 4165, "\\sink_error[0]~input": 4166, "r_array_out[1][15]": 4167, "Add13~1": 4168, "ram_data_out2~1": 4169, "data_int[7]": 4170, "Add16~37": 4171, "add_in_r_b[17]": 4172, "Add5~65": 4173, "at_source_data[29]": 4174, "at_sink_ready_s~0": 4175, "Mux137~1": 4176, "butterfly_st2[3][1][7]": 4177, "reg_no_twiddle[0][0][14]": 4178, "b_ram_data_in_bus[15]~feeder": 4179, "reg_no_twiddle[6][1][3]": 4180, "reg_no_twiddle[2][1][1]~feeder": 4181, "Mux79~1": 4182, "b_ram_data_in_bus[142]~feeder": 4183, "ram_data_out0[35]": 4184, "Add0~69": 4185, "twiddle_data[1][1][4]": 4186, "wr_address_i_int[1]~feeder": 4187, "Mux36~2": 4188, "i_array_out[2][1]": 4189, "data_real_o[8]": 4190, "sdetd~8": 4191, "Add11~65": 4192, "add_in_i_c[17]~feeder": 4193, "ram_data_out3[22]": 4194, "sw_2_arr[11][1]": 4195, "Add3~5": 4196, "ram_in_reg[5][3]": 4197, "i_array_out[3][12]": 4198, "tdl_arr[1][14]~feeder": 4199, "ram_data_out2[6]": 4200, "b_ram_data_in_bus[82]": 4201, "Add2~65": 4202, "reg_no_twiddle[4][1][11]": 4203, "a_ram_data_in_bus[138]~feeder": 4204, "a_ram_data_in_bus[128]~feeder": 4205, "ram_data_out1[29]": 4206, "reg_no_twiddle[2][0][7]": 4207, "\\sink_real[8]~input": 4208, "Add11~69": 4209, "ram_in_reg[0][8]": 4210, "core_real_in[17]": 4211, "k[2]": 4212, "a_ram_data_in_bus[35]~feeder": 4213, "gain_lut_blk[2]": 4214, "Mux118~0": 4215, "i_array_out[1][17]": 4216, "a_ram_data_in_bus[73]": 4217, "Mux50~0": 4218, "twiddle_data[0][0][6]": 4219, "ram_data_out1[12]": 4220, "butterfly_st2[2][1][7]": 4221, "b_ram_data_in_bus[11]~feeder": 4222, "twad_tdl[3][0]": 4223, "data_imag_o[12]~12": 4224, "Add3~77": 4225, "i_array_out[3][15]": 4226, "b_ram_data_in_bus[139]": 4227, "fft_imag_out[12]": 4228, "reg_no_twiddle[3][0][6]~feeder": 4229, "\\sink_real[3]~input": 4230, "reg_no_twiddle[2][0][4]~feeder": 4231, "ram_in_reg[0][13]~feeder": 4232, "butterfly_st2[1][1][4]": 4233, "Selector5~2": 4234, "a_ram_data_in_bus[90]": 4235, "Mux24~0": 4236, "b_ram_data_in_bus[135]": 4237, "at_sink_data_int[13]": 4238, "data_int[40]": 4239, "lpp_ram_data_out~36": 4240, "b_ram_data_in_bus[94]": 4241, "swd_tdl[12][0]": 4242, "lpp_ram_data_out[0][29]": 4243, "count~5": 4244, "b_ram_data_in_bus[68]": 4245, "Mux45~3": 4246, "butterfly_st1[3][1][5]": 4247, "rdaddress_a_bus[12]": 4248, "at_sink_data_int[6]": 4249, "sw_0_arr[4][1]~feeder": 4250, "data_int1[19]": 4251, "reg_no_twiddle[2][0][3]": 4252, "twad_tdl[5][2]": 4253, "a_ram_data_in_bus[137]~feeder": 4254, "reg_no_twiddle[6][1][1]~feeder": 4255, "a_ram_data_in_bus[32]~feeder": 4256, "reg_no_twiddle[1][0][10]": 4257, "butterfly_st1[3][0][15]": 4258, "sw_0_arr[0][3]": 4259, "Mux97~0": 4260, "add_in_r_c[11]~feeder": 4261, "reg_no_twiddle[6][1][15]": 4262, "ram_data_out2~7": 4263, "ram_in_reg[1][2]~_wirecell": 4264, "en_d": 4265, "add_in_i_c[2]": 4266, "b_ram_data_in_bus[140]": 4267, "at_source_valid_s": 4268, "Add4~17": 4269, "fft_imag_out[12]~feeder": 4270, "offset_counter~1": 4271, "ram_a_not_b_vec~15": 4272, "ram_in_reg[6][13]": 4273, "sw_0_arr[2][2]": 4274, "b_ram_data_in_bus[45]": 4275, "twiddle_data~7": 4276, "r_array_out[3][5]": 4277, "butterfly_st2[2][0][3]": 4278, "sw_2_arr[13][1]~feeder": 4279, "data_int1[31]": 4280, "a_ram_data_in_bus[88]~feeder": 4281, "a_ram_data_in_bus[73]~feeder": 4282, "r_array_out[3][11]": 4283, "ram_data_out0~21": 4284, "fft_real_out[7]": 4285, "a_ram_data_in_bus[2]~feeder": 4286, "p_tdl[11][0]": 4287, "result_r_tmp[24]~feeder": 4288, "r_array_out[1][0]": 4289, "swd_tdl[0][0]": 4290, "butterfly_st2[3][1][9]": 4291, "a_ram_data_in_bus[15]~feeder": 4292, "twad_tdl[5][3]~feeder": 4293, "data_int1[31]~feeder": 4294, "butterfly_st2[2][0][13]": 4295, "sw_1_arr[10][1]": 4296, "ram_in_reg[4][12]": 4297, "ram_in_reg[2][11]~feeder": 4298, "butterfly_st1[3][1][11]": 4299, "a_ram_data_in_bus[133]": 4300, "Add4~49": 4301, "lpp_ram_data_out[3][24]": 4302, "b_ram_data_in_bus[129]": 4303, "data_int[14]~feeder": 4304, "slb_last~3": 4305, "result_r_tmp[33]~feeder": 4306, "a_ram_data_in_bus[94]~feeder": 4307, "sign_vec[1]~0": 4308, "ram_data_out0[32]": 4309, "a_ram_data_in_bus[60]~feeder": 4310, "\\sink_error[1]~input": 4311, "lpp_ram_data_out[1][26]": 4312, "p_tdl[5][1]": 4313, "reg_no_twiddle[5][0][4]~feeder": 4314, "data_int1[30]": 4315, "Add9~73": 4316, "twiddle_data~40": 4317, "reg_no_twiddle[4][0][4]": 4318, "b_ram_data_in_bus[67]": 4319, "butterfly_st2[3][1][19]": 4320, "output_r[2]": 4321, "i_array_out[1][2]~feeder": 4322, "ram_a_not_b_vec~20": 4323, "data_imag_o[13]": 4324, "i_array_out[0][10]": 4325, "a_ram_data_in_bus[130]~feeder": 4326, "Add16~17": 4327, "core_imag_in[9]~feeder": 4328, "wraddress_a_bus[10]": 4329, "wraddress_b_bus[13]~feeder": 4330, "at_source_data[27]": 4331, "Mux10~3": 4332, "Mux54~4": 4333, "lut_out_tmp[2]~1": 4334, "butterfly_st2[2][0][11]": 4335, "at_source_data[9]~feeder": 4336, "ram_in_reg[6][3]": 4337, "at_sink_data_int[11]": 4338, "data_count_sig[3]": 4339, "butterfly_st1[2][1][18]": 4340, "butterfly_st2[3][0][14]": 4341, "ram_in_reg[7][15]~feeder": 4342, "reg_no_twiddle[5][1][17]": 4343, "k_state~6": 4344, "add_in_i_a[16]": 4345, "add_in_r_c[7]": 4346, "butterfly_st1[3][0][12]": 4347, "Add5~73": 4348, "ram_data_out3[17]": 4349, "lpp_ram_data_out[3][16]": 4350, "ram_in_reg[2][2]~feeder": 4351, "rdaddress_c_bus[15]": 4352, "add_in_r_d[7]": 4353, "b_ram_data_in_bus[76]": 4354, "twiddle_data[0][0][1]": 4355, "reg_no_twiddle[1][1][3]~feeder": 4356, "\\sink_real[15]~input": 4357, "butterfly_st1[0][0][0]~feeder": 4358, "at_source_data[6]": 4359, "a_ram_data_in_bus[30]": 4360, "Mux38~3": 4361, "ram_data_out0[16]": 4362, "Mux48~3": 4363, "Mux63~3": 4364, "reg_no_twiddle[5][0][10]": 4365, "Mux67~2": 4366, "result_r_tmp[29]~feeder": 4367, "Mux80~1": 4368, "tdl_arr[3][1]~feeder": 4369, "next_block_d4": 4370, "b_ram_data_in_bus[8]~feeder": 4371, "butterfly_st1[3][1][0]": 4372, "add_in_i_b[5]": 4373, "add_in_i_d[5]": 4374, "data_in_r[11]": 4375, "reg_no_twiddle[3][1][7]": 4376, "Add7~49": 4377, "twiddle_data~44": 4378, "ram_in_reg[5][7]~feeder": 4379, "Mux88~2": 4380, "at_source_data[32]~feeder": 4381, "b_ram_data_in_bus[113]": 4382, "ram_data_out2[34]": 4383, "Selector4~1": 4384, "wren_b~0": 4385, "wren_b[1]": 4386, "ram_a_not_b_vec~5": 4387, "twiddle_data~50": 4388, "i_array_out[0][2]": 4389, "butterfly_st2[1][0][0]~feeder": 4390, "del_np_cnt[3]": 4391, "Mux96~0": 4392, "data_count_int[1]": 4393, "a_ram_data_in_bus[81]~feeder": 4394, "Mux83~1": 4395, "Add16~41": 4396, "b_ram_data_in_bus[135]~feeder": 4397, "swd_tdl[14][1]~feeder": 4398, "add_in_i_a[9]": 4399, "b_ram_data_in_bus[100]~feeder": 4400, "b_ram_data_in_bus[67]~feeder": 4401, "data_int1[24]": 4402, "reg_no_twiddle[5][0][17]~feeder": 4403, "Mux77~0": 4404, "i_array_out[1][14]": 4405, "master_source_sop~0": 4406, "result_rb[11]": 4407, "sink_stall_s": 4408, "i_array_out[1][5]": 4409, "data_real_o[1]": 4410, "sink_stall_reg~0": 4411, "Add3~69": 4412, "fft_real_out[15]": 4413, "data_in_i[5]": 4414, "lpp_ram_data_out~65": 4415, "add_in_i_c[9]~feeder": 4416, "reg_no_twiddle[5][0][14]": 4417, "Add0~61": 4418, "butterfly_st2[3][0][5]": 4419, "butterfly_st2[0][1][16]": 4420, "Add3~53": 4421, "Mux130~2": 4422, "data_int[14]": 4423, "ram_data_out2~34": 4424, "b_ram_data_in_bus[105]": 4425, "reg_no_twiddle[3][1][12]~feeder": 4426, "ram_in_reg[1][6]~feeder": 4427, "a_ram_data_in_bus[61]~feeder": 4428, "data_in_i[12]": 4429, "ram_in_reg[1][11]~feeder": 4430, "del_np_cnt~3": 4431, "data_real_o[9]": 4432, "a_ram_data_in_bus[42]~feeder": 4433, "ram_data_out3~16": 4434, "twad_tdl[3][2]": 4435, "ram_data_out0[21]": 4436, "at_sink_data_int[29]": 4437, "fft_s2_cur.LAST_LPP_C": 4438, "i_array_out[3][17]": 4439, "Add8~9": 4440, "\\source_exp[4]~output": 4441, "butterfly_st2[1][1][15]": 4442, "tdl_arr[18]~feeder": 4443, "reg_no_twiddle[0][0][6]": 4444, "Mux53~2": 4445, "at_source_sop_s": 4446, "Mux111~0": 4447, "r_array_out[0][11]": 4448, "a_ram_data_in_bus[72]": 4449, "reg_no_twiddle[5][0][7]~feeder": 4450, "b_ram_data_in_bus[81]": 4451, "b_ram_data_in_bus[132]~feeder": 4452, "lpp_count_offset[4]": 4453, "data_in_r[1]~feeder": 4454, "Add4~65": 4455, "at_source_error[1]": 4456, "add_in_r_d[16]~feeder": 4457, "i_array_out[3][7]": 4458, "Add9~33": 4459, "butterfly_st1[3][0][4]": 4460, "result_ib[17]": 4461, "at_source_data[41]~feeder": 4462, "Mux56~0": 4463, "i_array_out[0][13]": 4464, "a_ram_data_in_bus[3]~feeder": 4465, "swd_tdl[3][0]": 4466, "ram_data_out3~14": 4467, "Add12~41": 4468, "\\source_real[11]~output": 4469, "a_ram_data_in_bus[39]~feeder": 4470, "a_ram_data_in_bus[25]~feeder": 4471, "reg_no_twiddle[3][1][0]": 4472, "ram_data_out1[34]": 4473, "Add7~25": 4474, "data_int1[8]": 4475, "Mux40~2": 4476, "Mux18~1": 4477, "Mux120~0": 4478, "at_sink_data_int[29]~feeder": 4479, "Mux136~1": 4480, "reg_no_twiddle[6][0][15]": 4481, "add_in_i_b[8]~feeder": 4482, "twiddle_data[0][0][14]": 4483, "twiddle_data[0][1][12]": 4484, "data_count_int1[3]": 4485, "data_int[1]": 4486, "\\source_real[2]~output": 4487, "ram_data_out0[19]": 4488, "p~2": 4489, "Mux84~1": 4490, "data_in_r[17]": 4491, "a_ram_data_in_bus[58]": 4492, "twad_tdl[6][3]": 4493, "reg_no_twiddle[3][1][3]": 4494, "a_ram_data_in_bus[126]~feeder": 4495, "data_real_in_reg[7]": 4496, "swd_tdl[11][1]": 4497, "Mux9~2": 4498, "butterfly_st1[0][0][1]": 4499, "core_real_in[0]~feeder": 4500, "Mux82~3": 4501, "lpp_ram_data_out~131": 4502, "Mux86~1": 4503, "data_real_in_reg[5]": 4504, "offset_counter[4]": 4505, "i_array_out[2][4]": 4506, "Mux40~1": 4507, "reg_no_twiddle[1][0][5]~feeder": 4508, "reg_no_twiddle[3][1][14]~feeder": 4509, "result_i_tmp[34]~feeder": 4510, "b_ram_data_in_bus[142]": 4511, "result_r_tmp[17]": 4512, "ram_a_not_b_vec[14]": 4513, "fft_dirn_held": 4514, "butterfly_st2[2][1][12]": 4515, "r_array_out[3][3]": 4516, "twad_tdl[4][1]": 4517, "add_in_r_b[1]": 4518, "twiddle_data~9": 4519, "twiddle_data[1][1][17]": 4520, "data_int[32]~feeder": 4521, "r_array_out[2][12]": 4522, "add_in_r_b[9]": 4523, "b_ram_data_in_bus[107]": 4524, "b_ram_data_in_bus[141]~feeder": 4525, "Mux73~1": 4526, "tdl_arr[3][0]": 4527, "butterfly_st1[2][0][14]": 4528, "data_take": 4529, "lpp_ram_data_out[3][29]": 4530, "wd_vec[1]~feeder": 4531, "Add13~29": 4532, "Mux64~3": 4533, "lpp_ram_data_out[0][27]": 4534, "Add3~2": 4535, "lpp_ram_data_out[3][0]": 4536, "at_source_data[28]~feeder": 4537, "lpp_ram_data_out~141": 4538, "swd_tdl[14][1]": 4539, "swa_tdl[1][0]": 4540, "b_ram_data_in_bus[130]~feeder": 4541, "b_ram_data_in_bus[41]": 4542, "twiddle_data[0][0][0]": 4543, "a_ram_data_in_bus[44]": 4544, "data_real_in_reg[13]~feeder": 4545, "b_ram_data_in_bus[119]~feeder": 4546, "r_array_out[0][8]": 4547, "a_ram_data_in_bus[14]~feeder": 4548, "del_npi_cnt[0]": 4549, "i_array_out[3][8]": 4550, "r_array_out[2][1]~feeder": 4551, "a_ram_data_in_bus[6]~feeder": 4552, "a_ram_data_in_bus[26]": 4553, "i_array_out[3][3]~feeder": 4554, "sw_2_arr[0][1]": 4555, "Add4~37": 4556, "at_sink_data_int[18]": 4557, "ram_data_out0[26]": 4558, "sw_0_arr[10][1]": 4559, "Mux142~1": 4560, "en_i": 4561, "butterfly_st2[1][0][18]": 4562, "result_rb[6]": 4563, "butterfly_st2[1][1][10]": 4564, "ram_data_out3~2": 4565, "p[1]": 4566, "sw_1_arr[0][1]": 4567, "reg_no_twiddle[4][1][4]~feeder": 4568, "reg_no_twiddle[4][0][3]": 4569, "b_ram_data_in_bus[74]": 4570, "b_ram_data_in_bus[120]": 4571, "Mux138~2": 4572, "a_ram_data_in_bus[119]~feeder": 4573, "WideNor1~_wirecell": 4574, "twiddle_data~27": 4575, "data_rdy_int~0": 4576, "butterfly_st1[3][1][1]": 4577, "reg_no_twiddle[4][0][10]~feeder": 4578, "result_ia[1]": 4579, "at_source_data[14]~feeder": 4580, "twiddle_data[2][1][1]": 4581, "ram_in_reg[5][14]~feeder": 4582, "sw_1_arr[6][0]": 4583, "b_ram_data_in_bus[18]~feeder": 4584, "fft_dirn_held_o2~0": 4585, "b_ram_data_in_bus[31]~feeder": 4586, "data_real_o[10]~feeder": 4587, "butterfly_st1[2][1][11]": 4588, "ram_data_out0~25": 4589, "reg_no_twiddle[5][1][6]": 4590, "Add9~1": 4591, "a_ram_data_in_bus[130]": 4592, "ram_data_out1[27]": 4593, "lpp_ram_data_out~97": 4594, "ram_in_reg[7][12]~feeder": 4595, "p_tdl[11][1]": 4596, "ram_data_out3~28": 4597, "butterfly_st1[0][1][9]": 4598, "lpp_ram_data_out[2][30]": 4599, "butterfly_st2[2][1][19]": 4600, "core_real_in[15]~feeder": 4601, "sw_2_arr[6][1]~feeder": 4602, "b_ram_data_in_bus[11]": 4603, "Mux108~4": 4604, "Add17~37": 4605, "was_stalled~0": 4606, "b_ram_data_in_bus[123]": 4607, "output_i[16]": 4608, "sw_2_arr[15][1]": 4609, "\\source_imag[7]~output": 4610, "at_source_data[7]": 4611, "core_imag_in[16]": 4612, "a_ram_data_in_bus[90]~feeder": 4613, "add_in_r_c[12]~feeder": 4614, "k[1]": 4615, "add_in_r_d[15]~feeder": 4616, "a_ram_data_in_bus[19]~feeder": 4617, "b_ram_data_in_bus[95]~feeder": 4618, "lpp_ram_data_out[2][23]": 4619, "wren_b~2": 4620, "butterfly_st2[1][1][5]": 4621, "at_sink_data_int[7]~feeder": 4622, "b_ram_data_in_bus[32]~feeder": 4623, "swd_tdl[6][1]": 4624, "Mux17~1": 4625, "reg_no_twiddle[3][0][9]~feeder": 4626, "Selector3~3": 4627, "sdetd.GBLK": 4628, "data_count_int[4]": 4629, "\\source_imag[16]~output": 4630, "lpp_ram_data_out~86": 4631, "reg_no_twiddle[4][0][11]": 4632, "sw_2_arr[5][1]": 4633, "a_ram_data_in_bus[70]": 4634, "rdaddress_b_bus[12]": 4635, "valid_ctrl_inter~0": 4636, "ram_data_out0[14]": 4637, "ram_data_out1[20]": 4638, "add_in_i_c[7]": 4639, "a_ram_data_in_bus[100]~feeder": 4640, "swa_tdl[0][1]~feeder": 4641, "Add15~61": 4642, "wraddress_a_bus[0]~feeder": 4643, "add_in_i_d[4]": 4644, "wr_address_i_int[0]~feeder": 4645, "ram_in_reg[6][17]~feeder": 4646, "add_in_r_d[17]~feeder": 4647, "out_cnt[0]": 4648, "Add6~53": 4649, "swa_tdl[8][1]": 4650, "result_r_tmp[25]~feeder": 4651, "ram_in_reg[0][6]~feeder": 4652, "Add1~73": 4653, "add_in_i_b[1]": 4654, "Mux82~2": 4655, "butterfly_st2[3][1][10]": 4656, "data_int1[29]": 4657, "data_in_r[8]~feeder": 4658, "butterfly_st2[2][0][6]": 4659, "data_imag_in_reg[16]": 4660, "butterfly_st1[3][1][12]": 4661, "wraddress_a_bus[9]": 4662, "twiddle_data[0][1][1]": 4663, "a_ram_data_in_bus[86]": 4664, "add_in_i_d[11]~feeder": 4665, "sw_1_arr[3][0]": 4666, "b_ram_data_in_bus[71]~feeder": 4667, "Mux0~5": 4668, "twiddle_data[2][0][8]": 4669, "butterfly_st1[0][0][13]": 4670, "core_imag_in[10]": 4671, "a_ram_data_in_bus[36]": 4672, "add_in_i_c[4]~feeder": 4673, "b_ram_data_in_bus[140]~feeder": 4674, "Mux25~0": 4675, "butterfly_st2[0][1][11]": 4676, "ram_data_out3[3]": 4677, "Equal1~0": 4678, "at_source_data[13]": 4679, "reg_no_twiddle[1][1][5]": 4680, "ram_data_out3[27]": 4681, "a_ram_data_in_bus[52]": 4682, "tdl_arr[0][6]~feeder": 4683, "ram_data_out1[5]": 4684, "b_ram_data_in_bus[122]": 4685, "butterfly_st1[2][0][12]": 4686, "swd_tdl[16][0]~feeder": 4687, "\\reset_n~inputclkctrl": 4688, "lpp_ram_data_out~13": 4689, "ram_data_out1[21]": 4690, "Mux9~3": 4691, "lpp_ram_data_out~140": 4692, "a_ram_data_in_bus[103]": 4693, "data_in_i[7]": 4694, "\\sink_real[12]~input": 4695, "Add14~13": 4696, "\\sink_real[9]~input": 4697, "Add4~9": 4698, "\\sink_imag[4]~input": 4699, "at_source_data[36]": 4700, "fft_imag_out[7]~feeder": 4701, "butterfly_st1[1][0][1]": 4702, "del_npi_cnt[2]": 4703, "Add14~53": 4704, "Add12~25": 4705, "lpp_ram_data_out~29": 4706, "sink_state.stall": 4707, "r_array_out[3][9]": 4708, "ram_in_reg[7][0]~feeder": 4709, "ram_data_out2[17]": 4710, "butterfly_st2[1][1][0]": 4711, "tdl_arr[9]~feeder": 4712, "lpp_ram_data_out~137": 4713, "butterfly_st1[2][1][12]": 4714, "Mux136~0": 4715, "butterfly_st1[1][0][4]": 4716, "ram_a_not_b_vec~9": 4717, "a_ram_data_in_bus[43]~feeder": 4718, "reg_no_twiddle[1][0][7]": 4719, "ram_data_out3~15": 4720, "ram_in_reg[5][15]~feeder": 4721, "data_real_in_reg[4]~feeder": 4722, "reg_no_twiddle[6][1][11]": 4723, "i_array_out[0][3]~feeder": 4724, "reg_no_twiddle[2][1][15]~feeder": 4725, "Add10~37": 4726, "ram_in_reg[0][5]~feeder": 4727, "lpp_ram_data_out[2][3]": 4728, "a_ram_data_in_bus[78]": 4729, "blk_exp_accum[3]": 4730, "result_ib[1]": 4731, "Add13~45": 4732, "swd_tdl[4][0]": 4733, "butterfly_st1[3][1][4]": 4734, "b_ram_data_in_bus[16]~feeder": 4735, "a_ram_data_in_bus[19]": 4736, "gain_lut_8pts[1]": 4737, "twiddle_data[2][0][1]": 4738, "ram_data_out2~12": 4739, "a_ram_data_in_bus[113]~feeder": 4740, "add_in_r_d[4]~feeder": 4741, "fft_imag_out[16]~feeder": 4742, "twiddle_data[2][1][6]": 4743, "\\source_imag[8]~output": 4744, "a_ram_data_in_bus[48]~feeder": 4745, "swa_tdl[2][1]": 4746, "Mux94~0": 4747, "Add0~3": 4748, "Mux52~1": 4749, "data_in_r[14]~feeder": 4750, "Add2~29": 4751, "Mux55~0": 4752, "data_imag_o[8]": 4753, "twad_tdl[0][3]": 4754, "sw_0_arr[13][0]~feeder": 4755, "lpp_ram_data_out[0][10]": 4756, "twiddle_data[0][1][14]": 4757, "at_sink_data_int[22]": 4758, "Mux3~1": 4759, "butterfly_st2[2][0][8]": 4760, "Add7~17": 4761, "result_ra[9]": 4762, "result_i_tmp[19]~feeder": 4763, "core_imag_in[7]": 4764, "data_int1[27]": 4765, "data_real_in_reg[16]~feeder": 4766, "lpp_ram_data_out~3": 4767, "Add1~4": 4768, "sw_1_arr[12][0]": 4769, "sw_1_arr[0][0]~feeder": 4770, "butterfly_st2[3][1][6]": 4771, "butterfly_st1[3][0][7]": 4772, "ram_data_out3[35]": 4773, "b_ram_data_in_bus[45]~feeder": 4774, "Add6~41": 4775, "Mux66~3": 4776, "ram_data_out3[2]": 4777, "b_ram_data_in_bus[57]~feeder": 4778, "add_in_i_d[0]": 4779, "at_source_valid_int~3": 4780, "data_int1[36]~feeder": 4781, "add_in_i_a[7]~feeder": 4782, "data_real_o[17]": 4783, "result_ia[6]": 4784, "b_ram_data_in_bus[127]~feeder": 4785, "swd_tdl[5][1]": 4786, "i_array_out[2][11]": 4787, "blk_exp_accum[5]": 4788, "sw_0_arr[7][2]~feeder": 4789, "Add4~45": 4790, "result_i_tmp[26]~feeder": 4791, "butterfly_st1[1][0][18]": 4792, "data_in_i[6]": 4793, "Add3~45": 4794, "sw_r_tdl[1][1]": 4795, "b_ram_data_in_bus[66]": 4796, "sink_stall": 4797, "b_ram_data_in_bus[109]~feeder": 4798, "add_in_i_d[2]": 4799, "a_ram_data_in_bus[1]": 4800, "output_r[4]": 4801, "Add4~2": 4802, "ram_data_out3~4": 4803, "reg_no_twiddle[1][0][12]": 4804, "ram_a_not_b_vec~13": 4805, "usedw_is_1_dff": 4806, "a_ram_data_in_bus[28]~feeder": 4807, "ram_in_reg[3][5]~feeder": 4808, "Mux127~3": 4809, "add_in_r_d[6]": 4810, "swd_tdl[14][0]": 4811, "core_imag_in[4]": 4812, "Mux19~0": 4813, "reg_no_twiddle[3][0][15]~feeder": 4814, "add_in_r_c[6]~feeder": 4815, "ram_data_out2~31": 4816, "lpp_ram_data_out[3][5]": 4817, "data_in_r[4]": 4818, "ram_data_out0[3]": 4819, "data_int1[0]~feeder": 4820, "reg_no_twiddle[6][0][0]~feeder": 4821, "data_imag_o[11]": 4822, "data_in_r[0]~feeder": 4823, "lpp_ram_data_out~67": 4824, "a_ram_data_in_bus[135]": 4825, "butterfly_st2[3][1][16]": 4826, "butterfly_st1[0][0][7]": 4827, "next_pass_id~1": 4828, "lpp_ram_data_out~109": 4829, "b_ram_data_in_bus[126]~feeder": 4830, "Selector9~0": 4831, "r_array_out[1][2]": 4832, "Add3~17": 4833, "ram_data_out0[25]": 4834, "rdaddress_c_bus[10]": 4835, "Add17~49": 4836, "Add2~49": 4837, "at_sink_data_int[12]": 4838, "ram_a_not_b_vec[24]": 4839, "twiddle_data~20": 4840, "swd_tdl[2][0]~feeder": 4841, "offset_counter~5": 4842, "r_array_out[0][2]~feeder": 4843, "result_i_tmp[29]~feeder": 4844, "b_ram_data_in_bus[128]~feeder": 4845, "count_finished~1": 4846, "butterfly_st1[0][1][5]": 4847, "at_source_data[40]": 4848, "b_ram_data_in_bus[9]": 4849, "ram_data_out0[2]": 4850, "twiddle_data[0][1][11]": 4851, "reg_no_twiddle[3][0][1]~feeder": 4852, "reg_no_twiddle[6][0][7]": 4853, "at_source_data[0]~feeder": 4854, "rdaddress_b_bus[13]": 4855, "b_ram_data_in_bus[69]": 4856, "core_real_in[16]~feeder": 4857, "Mux59~1": 4858, "sw_0_arr[7][0]": 4859, "reg_no_twiddle[6][1][6]": 4860, "butterfly_st2[3][1][5]": 4861, "master_source_sop~feeder": 4862, "stall_int": 4863, "stall_reg": 4864, "b_ram_data_in_bus[54]": 4865, "b_ram_data_in_bus[2]": 4866, "ram_data_out0[27]": 4867, "Mux40~3": 4868, "fft_imag_out[1]~feeder": 4869, "lpp_ram_data_out~33": 4870, "reg_no_twiddle[1][1][12]": 4871, "sw_0_arr[6][2]": 4872, "slb_last~2": 4873, "reg_no_twiddle[2][0][8]": 4874, "Add11~41": 4875, "p_tdl[8][1]": 4876, "twiddle_data[0][0][10]": 4877, "lpp_ram_data_out[0][26]": 4878, "result_i_tmp[31]~feeder": 4879, "swd_tdl[3][1]~feeder": 4880, "ram_a_not_b_vec[4]": 4881, "result_rb[4]": 4882, "data_in_i[3]": 4883, "swa_tdl[11][0]": 4884, "reg_no_twiddle[6][0][16]": 4885, "result_rb[15]": 4886, "reg_no_twiddle[4][1][6]": 4887, "r_array_out[3][12]~feeder": 4888, "b_ram_data_in_bus[129]~feeder": 4889, "add_in_i_a[9]~feeder": 4890, "ram_data_out1~6": 4891, "reg_no_twiddle[3][0][3]": 4892, "data_int1[11]": 4893, "lpp_ram_data_out[0][6]": 4894, "b_ram_data_in_bus[26]": 4895, "data_imag_o[3]": 4896, "add_in_r_a[14]": 4897, "wd_i": 4898, "ram_data_out3~35": 4899, "r_array_out[3][2]": 4900, "twiddle_data~25": 4901, "b_ram_data_in_bus[8]": 4902, "core_real_in[6]": 4903, "ram_in_reg[1][14]~feeder": 4904, "lpp_ram_data_out~91": 4905, "ram_data_out0~28": 4906, "core_real_in[17]~feeder": 4907, "butterfly_st2[0][0][11]": 4908, "out_cnt~0": 4909, "butterfly_st2[0][1][19]": 4910, "\\source_real[3]~output": 4911, "reg_no_twiddle[6][1][14]": 4912, "fft_imag_out[7]": 4913, "reg_no_twiddle[6][0][11]": 4914, "lpp_ram_data_out[0][22]": 4915, "Mux53~1": 4916, "reg_no_twiddle[0][1][10]": 4917, "swa_tdl[2][0]": 4918, "data_real_in_reg[8]": 4919, "ram_data_out0~13": 4920, "b_ram_data_in_bus[20]": 4921, "Add14~9": 4922, "data_int[27]": 4923, "sw_0_arr[12][2]": 4924, "Add8~45": 4925, "butterfly_st1[3][1][6]": 4926, "blk_exp_acc[5]": 4927, "ram_in_reg[2][3]~feeder": 4928, "r_array_out[2][11]": 4929, "reg_no_twiddle[0][1][9]": 4930, "Mux126~6": 4931, "sw_r_tdl[4][0]": 4932, "sdetd.DISABLE": 4933, "add_in_i_d[13]~feeder": 4934, "ram_data_out2~19": 4935, "b_ram_data_in_bus[12]": 4936, "b_ram_data_in_bus[39]~feeder": 4937, "ram_data_out0[0]": 4938, "butterfly_st1[1][0][15]": 4939, "ram_data_out0~1": 4940, "core_imag_in[13]~feeder": 4941, "twiddle_data~37": 4942, "reg_no_twiddle[1][1][7]~feeder": 4943, "butterfly_st2[2][1][3]": 4944, "Add10~25": 4945, "lpp_ram_data_out~103": 4946, "result_ib[16]": 4947, "lut_out_tmp[0]": 4948, "at_source_data[28]": 4949, "fft_imag_out[8]": 4950, "wc_i": 4951, "r_array_out[1][14]": 4952, "core_real_in[7]": 4953, "reg_no_twiddle[5][0][7]": 4954, "sink_start": 4955, "sw_0_arr[11][0]": 4956, "Mux89~2": 4957, "ram_in_reg[4][15]~feeder": 4958, "b_ram_data_in_bus[87]~feeder": 4959, "add_in_r_d[11]~feeder": 4960, "sw_0_arr[8][3]": 4961, "Add9~25": 4962, "add_in_i_d[14]~feeder": 4963, "reg_no_twiddle[0][1][15]": 4964, "Add7~33": 4965, "sw_0_arr[15][1]": 4966, "source_comb_update_2~3": 4967, "swd_tdl[2][1]": 4968, "swa_tdl[13][1]": 4969, "\\sink_imag[11]~input": 4970, "butterfly_st1[3][0][9]": 4971, "add_in_i_a[7]": 4972, "b_ram_data_in_bus[75]": 4973, "butterfly_st2[1][0][14]": 4974, "ram_data_out2~27": 4975, "fft_real_out[5]": 4976, "butterfly_st1[0][1][14]": 4977, "b_ram_data_in_bus[123]~feeder": 4978, "twiddle_data[2][0][7]": 4979, "reg_no_twiddle[0][0][13]": 4980, "swa_tdl[5][1]": 4981, "ram_data_out2[2]": 4982, "butterfly_st2[3][1][4]": 4983, "Add17~45": 4984, "twiddle_data[1][1][15]": 4985, "reg_no_twiddle[5][0][8]~feeder": 4986, "ram_in_reg[1][2]~0": 4987, "ram_data_out2[28]": 4988, "add_in_i_d[3]~feeder": 4989, "a_ram_data_in_bus[21]": 4990, "result_i_tmp[10]": 4991, "Add2~2": 4992, "Add12~61": 4993, "lpp_ram_data_out~24": 4994, "a_ram_data_in_bus[103]~feeder": 4995, "ram_data_out1~31": 4996, "add_in_r_c[1]~feeder": 4997, "Selector3~1": 4998, "at_source_data[6]~feeder": 4999, "reg_no_twiddle[4][0][9]": 5000, "ram_data_out1~16": 5001, "Add13~17": 5002, "\\sink_valid~input": 5003, "twiddle_data~30": 5004, "reg_no_twiddle[3][1][5]": 5005, "ram_data_out0~20": 5006, "swa_tdl[11][1]": 5007, "data_imag_in_reg[6]": 5008, "Mux17~3": 5009, "\\sink_real[11]~input": 5010, "b_ram_data_in_bus[1]~feeder": 5011, "lpp_ram_data_out~115": 5012, "b_ram_data_in_bus[26]~feeder": 5013, "twad_tdl[3][2]~feeder": 5014, "gain_lut_8pts~14": 5015, "a_ram_data_in_bus[101]": 5016, "a_ram_data_in_bus[63]~feeder": 5017, "ram_data_out2~9": 5018, "ram_data_out2[25]": 5019, "reg_no_twiddle[1][1][8]": 5020, "reg_no_twiddle[3][0][9]": 5021, "Mux117~0": 5022, "Mux90~2DUPLICATE": 5023, "ram_data_out1[7]": 5024, "Mux14~2": 5025, "sw_0_arr[0][2]": 5026, "butterfly_st2[3][1][12]": 5027, "Add6~9": 5028, "data_int[24]": 5029, "add_in_r_c[10]": 5030, "a_ram_data_in_bus[7]": 5031, "butterfly_st1[2][0][0]": 5032, "twiddle_data[2][1][15]": 5033, "swa_tdl[6][1]": 5034, "butterfly_st2[2][0][19]": 5035, "at_source_data[17]": 5036, "data_real_in_reg[17]": 5037, "reg_no_twiddle[4][1][12]": 5038, "data_rdy_vec[4]": 5039, "ram_data_out2[14]": 5040, "data_int1[0]": 5041, "lpp_ram_data_out[0][30]": 5042, "lpp_ram_data_out[1][31]": 5043, "core_imag_in[5]~feeder": 5044, "\\source_real[8]~output": 5045, "result_i_tmp[20]~feeder": 5046, "a_ram_data_in_bus[114]~feeder": 5047, "str_count_en": 5048, "out_cnt[4]": 5049, "reg_no_twiddle[1][1][7]": 5050, "reg_no_twiddle[2][1][8]~feeder": 5051, "ram_data_out3[14]": 5052, "result_i_tmp[18]~feeder": 5053, "data_imag_o[17]": 5054, "p_tdl[9][0]": 5055, "sw_3_arr[7][1]": 5056, "swa_tdl[14][0]~feeder": 5057, "data_in_i[9]": 5058, "reg_no_twiddle[3][1][9]~feeder": 5059, "Mux6~1": 5060, "p_tdl[3][0]": 5061, "a_ram_data_in_bus[123]~feeder": 5062, "b_ram_data_in_bus[59]": 5063, "a_ram_data_in_bus[120]": 5064, "i_array_out[0][0]": 5065, "ram_data_out1~12": 5066, "next_block": 5067, "fft_imag_out[0]~feeder": 5068, "data_imag_o[2]~2": 5069, "lpp_ram_data_out[0][24]": 5070, "butterfly_st2[2][1][13]": 5071, "sdetd.IDLE": 5072, "rd_addr_d[3]": 5073, "core_real_in[14]": 5074, "data_real_o[12]": 5075, "max_reached~1": 5076, "lpp_ram_data_out~120": 5077, "butterfly_st2[1][1][7]": 5078, "Add5~57": 5079, "b_ram_data_in_bus[56]": 5080, "Add12~53": 5081, "lpp_ram_data_out~75": 5082, "reg_no_twiddle[3][0][0]~feeder": 5083, "Mux79~3": 5084, "sw_1_arr[4][0]": 5085, "reg_no_twiddle[6][1][1]": 5086, "a_ram_data_in_bus[84]~feeder": 5087, "WideNor1": 5088, "a_ram_data_in_bus[97]~feeder": 5089, "lpp_ram_data_out~136": 5090, "twiddle_data~13": 5091, "a_ram_data_in_bus[110]": 5092, "Add15~65": 5093, "butterfly_st2[0][0][14]": 5094, "sw_r_tdl[0][1]": 5095, "twiddle_data[0][0][15]": 5096, "Mux3~3": 5097, "Add10~17": 5098, "data_int[29]": 5099, "b_ram_data_in_bus[124]~feeder": 5100, "Mux15~3": 5101, "wren_a[3]": 5102, "sw_1_arr[14][0]": 5103, "exponent_out~3": 5104, "lpp_ram_data_out~16": 5105, "reg_no_twiddle[2][1][0]": 5106, "fft_real_out[4]~feeder": 5107, "reg_no_twiddle[1][0][17]": 5108, "at_sink_data_int[33]~feeder": 5109, "butterfly_st1[0][0][16]": 5110, "output_r[6]": 5111, "ram_in_reg[2][0]~feeder": 5112, "a_ram_data_in_bus[45]~feeder": 5113, "data_real_o[7]": 5114, "butterfly_st1[1][1][17]": 5115, "add_in_i_c[15]~feeder": 5116, "Add17~33": 5117, "ram_data_out1~27": 5118, "core_real_in[1]~feeder": 5119, "twiddle_data~19": 5120, "sw_1_arr[8][0]": 5121, "swa_tdl[2][0]~feeder": 5122, "twiddle_data[0][1][6]": 5123, "Mux51~1": 5124, "core_imag_in[17]": 5125, "lpp_ram_data_out~23": 5126, "ram_in_reg[0][11]~feeder": 5127, "ram_data_out0~4": 5128, "result_ia[9]": 5129, "sw_1_arr[11][0]": 5130, "sw_0_arr[6][1]": 5131, "data_real_in_reg[5]~feeder": 5132, "butterfly_st2[0][0][13]": 5133, "next_block~feeder": 5134, "sw_0_arr[9][3]": 5135, "ram_data_out2[0]": 5136, "count_finished~2": 5137, "Add8~49": 5138, "data_in_r[15]~feeder": 5139, "sw_r_tdl[2][1]": 5140, "reg_no_twiddle[1][0][12]~feeder": 5141, "Mux114~0": 5142, "butterfly_st2[1][0][15]": 5143, "\\sink_real[13]~input": 5144, "data_count_sig[5]~7": 5145, "Add13~37": 5146, "output_r[1]": 5147, "sw_0_arr[11][3]": 5148, "swa_tdl[0][1]": 5149, "butterfly_st1[1][1][6]": 5150, "Mux108~2": 5151, "result_rb[10]": 5152, "data_in_r[15]": 5153, "Add15~41": 5154, "ram_in_reg[7][10]~feeder": 5155, "a_ram_data_in_bus[138]": 5156, "p_tdl[7][0]": 5157, "ram_in_reg[5][8]~feeder": 5158, "Mux103~0": 5159, "a_ram_data_in_bus[21]~feeder": 5160, "at_source_data[22]": 5161, "data_imag_in_reg[5]": 5162, "b_ram_data_in_bus[72]": 5163, "out_cnt[2]": 5164, "Mux119~0": 5165, "\\source_imag[6]~output": 5166, "\\sink_imag[7]~input": 5167, "b_ram_data_in_bus[92]~feeder": 5168, "ram_data_out3[1]": 5169, "b_ram_data_in_bus[127]": 5170, "butterfly_st2[2][0][15]": 5171, "at_source_data[35]": 5172, "add_in_i_c[1]~feeder": 5173, "reg_no_twiddle[5][0][4]": 5174, "Add16~49": 5175, "twiddle_data[0][1][15]": 5176, "twiddle_data~10": 5177, "add_in_r_c[9]": 5178, "_~1": 5179, "b_ram_data_in_bus[88]": 5180, "twiddle_data[1][0][4]": 5181, "r_array_out[2][2]~feeder": 5182, "Mux10~2": 5183, "p_tdl[4][0]": 5184, "sw_0_arr[10][0]": 5185, "sw_0_arr[15][0]": 5186, "twad_tdl[0][1]": 5187, "result_ia[13]": 5188, "Add5~33": 5189, "Add5~45": 5190, "ram_data_out3~30": 5191, "sw_0_arr[11][1]~feeder": 5192, "Add10~61": 5193, "lpp_ram_data_out[0][2]": 5194, "reg_no_twiddle[5][0][16]~feeder": 5195, "data_count_sig[4]": 5196, "fft_real_out[8]~feeder": 5197, "add_in_r_c[7]~feeder": 5198, "Add17~69": 5199, "butterfly_st1[2][1][2]": 5200, "ram_data_out2[13]": 5201, "tdl_arr[8]~feeder": 5202, "twiddle_data~24": 5203, "a_ram_data_in_bus[33]~feeder": 5204, "b_ram_data_in_bus[13]~feeder": 5205, "Mux61~3": 5206, "ram_data_out2[32]": 5207, "butterfly_st1[2][0][13]": 5208, "gain_lut_8pts~15": 5209, "sw_1_arr[13][0]": 5210, "add_in_i_b[4]": 5211, "reg_no_twiddle[0][1][5]": 5212, "ram_a_not_b_vec~22": 5213, "r_array_out[0][10]": 5214, "butterfly_st2[2][0][16]": 5215, "ram_data_out0~32": 5216, "add_in_r_c[4]": 5217, "data_imag_o[11]~11": 5218, "twiddle_data~46": 5219, "reg_no_twiddle[0][0][16]": 5220, "add_in_i_a[15]~feeder": 5221, "p_tdl[6][1]": 5222, "b_ram_data_in_bus[34]": 5223, "was_stalled~1": 5224, "Mux57~1": 5225, "reg_no_twiddle[4][0][6]": 5226, "lpp_ram_data_out[3][2]": 5227, "lpp_ram_data_out[3][33]": 5228, "data_int[36]": 5229, "twiddle_data[2][1][14]": 5230, "r_array_out[3][8]": 5231, "a_ram_data_in_bus[18]": 5232, "\\source_real[6]~output": 5233, "reg_no_twiddle[4][1][7]~feeder": 5234, "at_source_data[12]": 5235, "sw_0_arr[14][1]~feeder": 5236, "Mux55~1": 5237, "Add0~53": 5238, "a_ram_data_in_bus[64]": 5239, "add_in_r_c[17]~feeder": 5240, "butterfly_st2[1][1][16]": 5241, "slb_i[0]": 5242, "Mux1~3": 5243, "reg_no_twiddle[2][1][3]": 5244, "butterfly_st1[2][0][9]": 5245, "data_in_r[13]": 5246, "result_ib[4]": 5247, "ram_data_out1[13]~feeder": 5248, "butterfly_st1[2][0][3]": 5249, "count[2]~1": 5250, "reg_no_twiddle[2][1][2]~feeder": 5251, "butterfly_st1[2][0][18]": 5252, "butterfly_st2[1][1][8]": 5253, "add_in_r_c[9]~feeder": 5254, "i_array_out[0][9]": 5255, "reg_no_twiddle[6][1][6]~feeder": 5256, "twad_tdl[4][2]": 5257, "tdl_arr[15]": 5258, "ram_a_not_b_vec~24": 5259, "blk_exp[3]": 5260, "wr_addr[1]": 5261, "result_rb[2]": 5262, "fft_real_out[15]~feeder": 5263, "Mux76~3": 5264, "swd_tdl[15][1]~feeder": 5265, "sink_comb_update_2~0": 5266, "i_array_out[3][13]": 5267, "Add15~5": 5268, "k_count[1]~feeder": 5269, "\\source_imag[0]~output": 5270, "add_in_i_a[15]": 5271, "data_int1[15]": 5272, "Mux39~2": 5273, "fft_imag_out[11]~feeder": 5274, "gen_M4K:cos_1n": 5275, "add_in_r_b[7]~feeder": 5276, "add_in_i_c[12]": 5277, "ram_data_out3~0": 5278, "a_ram_data_in_bus[99]": 5279, "a_ram_data_in_bus[111]": 5280, "Mux29~0": 5281, "sw_1_arr[2][0]": 5282, "ram_data_out3[8]": 5283, "reg_no_twiddle[5][0][9]~feeder": 5284, "add_in_r_a[2]": 5285, "a_ram_data_in_bus[27]~feeder": 5286, "a_ram_data_in_bus[40]~feeder": 5287, "Add14~61": 5288, "add_in_r_b[2]~feeder": 5289, "sw_0_arr[13][1]~feeder": 5290, "b_ram_data_in_bus[106]": 5291, "core_real_in[12]": 5292, "ram_data_out3[19]": 5293, "butterfly_st2[2][1][14]": 5294, "a_ram_data_in_bus[87]": 5295, "source_state.sop": 5296, "data_imag_o[13]~13": 5297, "Mux66~2": 5298, "Mux13~3": 5299, "butterfly_st2[0][1][7]": 5300, "at_source_data[18]~feeder": 5301, "Mux70~1": 5302, "Mux81~3": 5303, "a_ram_data_in_bus[36]~feeder": 5304, "Mux47~2": 5305, "Add10~77": 5306, "i_array_out[1][0]": 5307, "k_count[3]~feeder": 5308, "a_ram_data_in_bus[106]": 5309, "fft_imag_out[6]~feeder": 5310, "data_real_o[16]": 5311, "b_ram_data_in_bus[17]~feeder": 5312, "data_real_o[0]": 5313, "Selector4~3": 5314, "add_in_r_c[6]": 5315, "sel_anb_ram": 5316, "lpp_ram_data_out[1][33]": 5317, "output_r[13]": 5318, "b_ram_data_in_bus[41]~feeder": 5319, "data_real_in_reg[1]": 5320, "a_ram_data_in_bus[77]": 5321, "core_real_in[0]": 5322, "a_ram_data_in_bus[70]~feeder": 5323, "reg_no_twiddle[3][1][11]~feeder": 5324, "data_int1[9]": 5325, "del_npi_cnt~3": 5326, "reg_no_twiddle[2][1][9]": 5327, "add_in_r_a[13]~feeder": 5328, "\\source_ready~input": 5329, "r_array_out[1][8]": 5330, "ram_data_out3~22": 5331, "data_int[34]": 5332, "reg_no_twiddle[5][1][0]": 5333, "b_ram_data_in_bus[18]": 5334, "lpp_ram_data_out~102": 5335, "at_source_data[37]~feeder": 5336, "butterfly_st1[0][1][17]": 5337, "core_imag_in[2]": 5338, "i_array_out[1][3]": 5339, "butterfly_st2[0][0][7]": 5340, "Mux18~6": 5341, "result_rb[1]": 5342, "at_sink_data_int[28]": 5343, "a_ram_data_in_bus[68]": 5344, "wraddress_b_bus[0]~feeder": 5345, "Add9~2": 5346, "ram_data_out3[10]": 5347, "reg_no_twiddle[3][0][17]": 5348, "reg_no_twiddle[0][1][4]": 5349, "lpp_ram_data_out[2][34]": 5350, "reg_no_twiddle[5][0][15]~feeder": 5351, "reg_no_twiddle[1][0][7]~feeder": 5352, "r_array_out[0][0]": 5353, "butterfly_st1[2][1][0]": 5354, "Add1~3": 5355, "ram_read_address[2]~2": 5356, "twiddle_data[0][1][0]~feeder": 5357, "Add7~37": 5358, "b_ram_data_in_bus[125]": 5359, "data_real_in_reg[0]": 5360, "b_ram_data_in_bus[109]": 5361, "Mux39~3": 5362, "r_array_out[0][16]": 5363, "sw_2_arr[8][1]": 5364, "Add0~73": 5365, "twiddle_data[1][0][17]": 5366, "add_in_i_b[16]": 5367, "wc_vec[1]": 5368, "p_tdl[2][1]~feeder": 5369, "at_source_data[5]~feeder": 5370, "Add8~25": 5371, "butterfly_st2[3][0][10]": 5372, "master_sink_ena": 5373, "Mux90~6": 5374, "b_ram_data_in_bus[35]": 5375, "k_count[0]~feeder": 5376, "b_ram_data_in_bus[118]~feeder": 5377, "lpp_count[3]": 5378, "ram_data_out3[26]": 5379, "sw_0_arr[5][2]": 5380, "ram_data_out1~18": 5381, "lpp_ram_data_out[1][28]": 5382, "Selector2~2": 5383, "reg_no_twiddle[6][0][9]": 5384, "Mux58~3": 5385, "data_in_r[13]~feeder": 5386, "ram_a_not_b_vec~17": 5387, "Mux69~3": 5388, "b_ram_data_in_bus[85]~feeder": 5389, "twiddle_data[1][1][2]": 5390, "wraddress_b_bus[1]~feeder": 5391, "twiddle_data[1][1][14]": 5392, "Mux116~0": 5393, "Add0~65": 5394, "Mux74~3": 5395, "Mux63~1": 5396, "Selector6~1": 5397, "butterfly_st2[1][0][19]": 5398, "data_int1[20]~feeder": 5399, "ram_a_not_b_vec~23": 5400, "a_ram_data_in_bus[101]~feeder": 5401, "add_in_i_c[14]~feeder": 5402, "at_sink_data_int[27]~feeder": 5403, "data_int1[38]": 5404, "i_array_out[2][9]": 5405, "Mux121~0": 5406, "Add2~77": 5407, "wren[0]": 5408, "Mux88~3": 5409, "a_ram_data_in_bus[142]": 5410, "a_ram_data_in_bus[69]~feeder": 5411, "twiddle_data[2][0][13]": 5412, "data_imag_o[1]": 5413, "reg_no_twiddle[1][0][3]~feeder": 5414, "butterfly_st2[0][0][4]": 5415, "data_int[0]~feeder": 5416, "lpp_ram_data_out[1][34]": 5417, "Mux37~1": 5418, "butterfly_st2[3][0][3]": 5419, "twiddle_data[2][1][3]": 5420, "lpp_ram_data_out[2][4]": 5421, "at_source_data[16]": 5422, "\\source_imag[2]~output": 5423, "sdetd.SLBI": 5424, "ram_data_out1[6]": 5425, "result_ia[11]": 5426, "butterfly_st2[1][0][1]": 5427, "at_source_data[20]~feeder": 5428, "ram_in_reg[6][15]~feeder": 5429, "b_ram_data_in_bus[115]~feeder": 5430, "sw_0_arr[6][0]": 5431, "butterfly_st2[3][0][19]": 5432, "twiddle_data[1][1][17]~feeder": 5433, "tdl_arr[12]~feeder": 5434, "data_imag_o[9]~9": 5435, "a_ram_data_in_bus[129]~feeder": 5436, "Mux21~0": 5437, "del_np_cnt[0]": 5438, "Add16~65": 5439, "Mux18~3": 5440, "wr_addr[0]~feeder": 5441, "lpp_ram_data_out[1][1]": 5442, "reg_no_twiddle[1][0][11]": 5443, "Mux91~0": 5444, "swa_tdl[9][1]": 5445, "add_in_i_d[17]~feeder": 5446, "data_imag_o[14]~14": 5447, "data_rdy_vec[2]": 5448, "blk_exp_acc[1]": 5449, "b_ram_data_in_bus[0]~feeder": 5450, "reg_no_twiddle[4][1][1]": 5451, "\\source_real[10]~output": 5452, "result_ra[15]": 5453, "butterfly_st2[2][1][1]": 5454, "result_rb[14]": 5455, "butterfly_st2[0][0][1]": 5456, "k_count[3]": 5457, "reg_no_twiddle[4][0][15]~feeder": 5458, "b_ram_data_in_bus[7]~feeder": 5459, "twiddle_data~45": 5460, "add_in_i_d[16]": 5461, "add_in_i_c[14]": 5462, "butterfly_st1[1][0][11]": 5463, "ram_a_not_b_vec~4": 5464, "Mux61~1": 5465, "lpp_ram_data_out~35": 5466, "data_count_int[3]": 5467, "ram_data_out1~29": 5468, "sw_0_arr[4][3]": 5469, "Mux87~1": 5470, "Add7~9": 5471, "i_array_out[3][11]": 5472, "data_int[16]": 5473, "Mux127~2": 5474, "Mux110~0": 5475, "tdl_arr[14]": 5476, "reg_no_twiddle[1][1][6]~feeder": 5477, "gain_lut_8pts~0": 5478, "source_comb_update_2~1": 5479, "exponent_out~5": 5480, "data_imag_o[4]": 5481, "reg_no_twiddle[2][1][4]~feeder": 5482, "Mux90~2": 5483, "ram_data_out0[13]": 5484, "a_ram_data_in_bus[57]~feeder": 5485, "Mux80~3": 5486, "butterfly_st1[3][0][2]": 5487, "twad_tdl[6][2]": 5488, "ram_in_reg[3][10]~feeder": 5489, "Add0~57": 5490, "ram_a_not_b_vec~11": 5491, "data_in_i[2]~feeder": 5492, "sw_0_arr[5][3]": 5493, "data_int[38]~feeder": 5494, "ram_data_out3[7]": 5495, "Mux16~3": 5496, "lpp_ram_data_out[0][25]": 5497, "i_array_out[0][3]": 5498, "i_array_out[2][0]": 5499, "butterfly_st2[0][1][14]": 5500, "lpp_ram_data_out~60": 5501, "Mux79~2": 5502, "fft_imag_out[6]": 5503, "ram_data_out1[8]": 5504, "r_array_out[1][6]": 5505, "at_source_data[13]~feeder": 5506, "reg_no_twiddle[4][1][8]~feeder": 5507, "a_ram_data_in_bus[108]~feeder": 5508, "butterfly_st2[1][0][3]": 5509, "reg_no_twiddle[1][1][10]~feeder": 5510, "lut_out_tmp~0": 5511, "Mux143~0": 5512, "sw_2_arr[5][1]~feeder": 5513, "Mux74~2": 5514, "add_in_r_d[16]": 5515, "core_real_in[16]": 5516, "offset_counter~3": 5517, "at_source_data[39]~feeder": 5518, "add_in_r_d[1]~feeder": 5519, "ram_a_not_b_vec[4]~feeder": 5520, "fft_imag_out[1]": 5521, "b_ram_data_in_bus[42]": 5522, "butterfly_st1[0][0][3]": 5523, "data_count_sig[1]~5": 5524, "sw_0_arr[1][1]": 5525, "reg_no_twiddle[6][1][8]": 5526, "a_ram_data_in_bus[31]": 5527, "gain_lut_8pts~5": 5528, "result_ia[5]": 5529, "core_real_in[9]": 5530, "b_ram_data_in_bus[122]~feeder": 5531, "ram_in_reg[6][14]~feeder": 5532, "k[3]": 5533, "b_ram_data_in_bus[79]~feeder": 5534, "b_ram_data_in_bus[70]": 5535, "data_int[18]": 5536, "Mux75~1": 5537, "a_ram_data_in_bus[134]": 5538, "Mux108~3": 5539, "Add8~13": 5540, "lpp_ram_data_out~51": 5541, "i_array_out[2][3]": 5542, "a_ram_data_in_bus[141]~feeder": 5543, "butterfly_st2[3][1][3]": 5544, "b_ram_data_in_bus[21]": 5545, "Add0~29": 5546, "add_in_r_d[2]~feeder": 5547, "blk_exp~3": 5548, "result_ib[3]": 5549, "reg_no_twiddle[5][1][6]~feeder": 5550, "swd_tdl[5][0]~feeder": 5551, "b_ram_data_in_bus[96]": 5552, "Add6~65": 5553, "add_in_r_d[7]~feeder": 5554, "a_ram_data_in_bus[34]~feeder": 5555, "twad_tdl[2][2]": 5556, "fft_dirn_held_o2": 5557, "i_array_out[2][10]": 5558, "data_imag_o[16]": 5559, "reg_no_twiddle[1][1][13]": 5560, "add_in_r_a[1]": 5561, "reg_no_twiddle[6][0][6]": 5562, "twiddle_data[1][0][3]": 5563, "reg_no_twiddle[5][1][14]~feeder": 5564, "Mux4~1": 5565, "Mux13~1": 5566, "sw_2_arr[10][1]": 5567, "Add7~21": 5568, "sw_0_arr[2][0]": 5569, "twiddle_data~22": 5570, "butterfly_st1[2][0][2]": 5571, "data_in_r[1]": 5572, "ram_data_out3~25": 5573, "data_count_sig[1]": 5574, "b_ram_data_in_bus[10]": 5575, "reg_no_twiddle[3][0][8]": 5576, "a_ram_data_in_bus[72]~feeder": 5577, "exponent_out~1": 5578, "butterfly_st1[3][1][3]": 5579, "reg_no_twiddle[2][1][2]": 5580, "a_ram_data_in_bus[121]": 5581, "sw_0_arr[3][1]~feeder": 5582, "ram_data_out1[1]": 5583, "butterfly_st2[0][1][8]": 5584, "ram_data_out3~24": 5585, "r_array_out[2][1]": 5586, "Mux50~1": 5587, "b_ram_data_in_bus[22]~feeder": 5588, "sw_0_arr[13][2]": 5589, "lpp_ram_data_out~56": 5590, "reg_no_twiddle[2][0][2]": 5591, "b_ram_data_in_bus[66]~feeder": 5592, "butterfly_st2[0][1][18]": 5593, "Add10~69": 5594, "twiddle_data[1][1][1]~feeder": 5595, "ram_a_not_b_vec[18]": 5596, "lpp_ram_data_out[1][11]": 5597, "add_in_r_c[2]~feeder": 5598, "r_array_out[0][15]": 5599, "reg_no_twiddle[6][1][11]~feeder": 5600, "add_in_r_d[5]~feeder": 5601, "fft_real_out[6]": 5602, "a_ram_data_in_bus[43]": 5603, "b_ram_data_in_bus[111]~feeder": 5604, "fft_real_out[16]": 5605, "b_ram_data_in_bus[72]~feeder": 5606, "Mux52~3": 5607, "sdetd.BLOCK_READY~0": 5608, "lpp_ram_data_out~40": 5609, "sw_1_arr[15][0]~feeder": 5610, "lpp_count_offset~0": 5611, "b_ram_data_in_bus[103]~feeder": 5612, "lpp_ram_data_out[1][16]": 5613, "data_imag_in_reg[9]": 5614, "lpp_ram_data_out[3][35]": 5615, "Add5~13": 5616, "reg_no_twiddle[5][1][16]": 5617, "ram_data_out0[4]": 5618, "twad_tdl[5][3]": 5619, "reg_no_twiddle[5][1][8]": 5620, "wc_i~0": 5621, "butterfly_st2[3][0][2]": 5622, "swd_tdl[3][1]": 5623, "ram_data_out1[32]": 5624, "lpp_ram_data_out[2][26]": 5625, "butterfly_st1[3][0][1]": 5626, "counter_i~0": 5627, "core_imag_in[16]~feeder": 5628, "at_sink_data_int[31]": 5629, "twiddle_data[1][1][13]~feeder": 5630, "add_in_i_d[12]": 5631, "sw_r_tdl[3][0]": 5632, "Mux64~2": 5633, "gnd": 5634, "butterfly_st2[1][0][9]~q": 5635, "clk": 5636, "vcc": 5637, "sw_r_tdl[4][1]~q": 5638, "devclrn": 5639, "devpor": 5640, "ram_in_reg[7][4]~q": 5641, "butterfly_st2[3][0][7]~q": 5642, "36'b000000000000000000000000000000000000": 5643, "twad_tdl[6][3]~q": 5644, "twad_tdl[6][2]~q": 5645, "twad_tdl[6][1]~q": 5646, "twad_tdl[6][0]~q": 5647, "1'b1": 5648, "4'b0000": 5649, "ram_in_reg[7][0]~q": 5650, "q_b[32]": 5651, "butterfly_st2[0][0][9]~q": 5652, "butterfly_st2[3][1][1]~q": 5653, "lpp_sel~q": 5654, "q_b[19]": 5655, "q_b[35]": 5656, "butterfly_st2[0][1][14]~q": 5657, "reg_no_twiddle[1][1][3]~q": 5658, "butterfly_st2[0][1][13]~q": 5659, "ram_in_reg[4][11]~q": 5660, "i_array_out[0][15]~q": 5661, "tdl_arr[0][2]~q": 5662, "tdl_arr[1][2]~q": 5663, "swd_tdl[16][0]~q": 5664, "tdl_arr[1][12]~q": 5665, "reg_no_twiddle[4][1][12]~q": 5666, "ram_in_reg[5][16]~q": 5667, "ram_in_reg[2][10]~q": 5668, "r_array_out[2][14]~q": 5669, "ram_in_reg[3][3]~q": 5670, "sw_0_arr[9][2]~q": 5671, "sw_0_arr[0][0]~q": 5672, "sw_0_arr[1][0]~q": 5673, "k_state.RUN_CNT~q": 5674, "q_b[11]": 5675, "tdl_arr[4][1]~q": 5676, "ram_in_reg[5][5]~q": 5677, "lpp_ram_data_out[2][14]~q": 5678, "lpp_ram_data_out[1][14]~q": 5679, "tdl_arr[4][0]~q": 5680, "butterfly_st2[0][0][18]~q": 5681, "reg_no_twiddle[2][0][4]~q": 5682, "reg_no_twiddle[4][1][3]~q": 5683, "tdl_arr[0][16]~q": 5684, "mac_result[3]": 5685, "sgn_2i~q": 5686, "tdl_arr[1][8]~q": 5687, "butterfly_st2[3][1][2]~q": 5688, "mac_result[28]": 5689, "fft_s2_cur.IDLE~q": 5690, "fft_s2_cur.WAIT_FOR_LPP_INPUT~q": 5691, "ram_in_reg[6][1]~q": 5692, "i_array_out[2][5]~q": 5693, "reg_no_twiddle[6][1][10]~q": 5694, "tdl_arr[1][10]~q": 5695, "ram_in_reg[2][0]~q": 5696, "q_b[20]": 5697, "reg_no_twiddle[5][1][16]~q": 5698, "reg_no_twiddle[6][1][16]~q": 5699, "ram_in_reg[0][8]~q": 5700, "butterfly_st2[0][1][10]~q": 5701, "14'b00000000000000": 5702, "devoe": 5703, "i_array_out[3][16]~q": 5704, "butterfly_st1[2][0][15]~q": 5705, "swd_tdl[5][0]~q": 5706, "ram_in_reg[1][17]~q": 5707, "butterfly_st1[3][1][9]~q": 5708, "butterfly_st1[2][0][9]~q": 5709, "butterfly_st2[0][0][15]~q": 5710, "reg_no_twiddle[2][1][17]~q": 5711, "reg_no_twiddle[3][1][17]~q": 5712, "mac_result[30]": 5713, "ram_in_reg[1][1]~q": 5714, "fft_dirn~q": 5715, "ram_in_reg[2][14]~q": 5716, "ram_in_reg[2][13]~q": 5717, "w249w[32]": 5718, "ram_in_reg[3][8]~q": 5719, "r_array_out[3][12]~q": 5720, "butterfly_st2[2][0][1]~q": 5721, "lpp_ram_data_out[1][6]~q": 5722, "butterfly_st1[1][1][9]~q": 5723, "butterfly_st1[0][1][9]~q": 5724, "swd_tdl[16][1]~q": 5725, "ram_in_reg[7][10]~q": 5726, "sw_1_arr[10][0]~q": 5727, "butterfly_st2[0][1][5]~q": 5728, "twiddle_data[0][0][7]~q": 5729, "reg_no_twiddle[1][1][16]~q": 5730, "reg_no_twiddle[2][1][16]~q": 5731, "i_array_out[0][1]~q": 5732, "i_array_out[2][1]~q": 5733, "butterfly_st1[2][1][6]~q": 5734, "swd_tdl[1][1]~q": 5735, "p_tdl[0][0]~q": 5736, "p_tdl[0][1]~q": 5737, "ram_in_reg[0][10]~q": 5738, "q_b[15]": 5739, "ram_in_reg[7][2]~q": 5740, "ram_in_reg[7][3]~q": 5741, "ram_in_reg[7][5]~q": 5742, "ram_in_reg[1][14]~q": 5743, "reg_no_twiddle[1][0][1]~q": 5744, "reg_no_twiddle[2][0][1]~q": 5745, "butterfly_st1[0][1][3]~q": 5746, "butterfly_st1[1][1][3]~q": 5747, "lpp_ram_data_out[3][7]~q": 5748, "sw_r_tdl[3][0]~q": 5749, "tdl_arr[1][16]~q": 5750, "tdl_arr[1][17]~q": 5751, "ram_in_reg[1][3]~q": 5752, "ram_in_reg[1][4]~q": 5753, "ram_in_reg[1][2]~q": 5754, "butterfly_st1[0][1][12]~q": 5755, "sw_1_arr[15][0]~q": 5756, "reg_no_twiddle[0][1][11]~q": 5757, "q_b[29]": 5758, "q_b[21]": 5759, "butterfly_st1[3][0][14]~q": 5760, "i_array_out[3][2]~q": 5761, "ram_in_reg[4][13]~q": 5762, "q_a[1]": 5763, "ram_in_reg[5][9]~q": 5764, "ram_in_reg[5][7]~q": 5765, "butterfly_st2[1][0][8]~q": 5766, "ram_in_reg[3][9]~q": 5767, "r_array_out[3][13]~q": 5768, "mac_result[31]": 5769, "lpp_ram_data_out[2][24]~q": 5770, "lpp_ram_data_out[1][24]~q": 5771, "tdl_arr[1][6]~q": 5772, "ram_in_reg[0][2]~q": 5773, "sw_2_arr[15][1]~q": 5774, "sw_3_arr[15][1]~q": 5775, "swa_tdl[16][1]~q": 5776, "sw_1_arr[15][1]~q": 5777, "swa_tdl[16][0]~q": 5778, "sw_0_arr[15][1]~q": 5779, "sgn_2r~q": 5780, "tdl_arr[0][6]~q": 5781, "tdl_arr[1][0]~q": 5782, "lpp_ram_data_out[0][12]~q": 5783, "ram_in_reg[6][13]~q": 5784, "reg_no_twiddle[2][0][13]~q": 5785, "ram_in_reg[5][12]~q": 5786, "k_state.NEXT_PASS_UPD~q": 5787, "next_pass_i~q": 5788, "ram_in_reg[5][2]~q": 5789, "ram_in_reg[3][10]~q": 5790, "q_b[9]": 5791, "reg_no_twiddle[0][1][16]~q": 5792, "sink_real[5]": 5793, "sw_r_tdl[4][0]~q": 5794, "reg_no_twiddle[1][0][5]~q": 5795, "ram_in_reg[0][9]~q": 5796, "ram_in_reg[4][5]~q": 5797, "q_b[14]": 5798, "lpp_ram_data_out[1][18]~q": 5799, "ram_in_reg[6][17]~q": 5800, "i_array_out[0][17]~q": 5801, "i_array_out[2][17]~q": 5802, "i_array_out[0][6]~q": 5803, "i_array_out[2][6]~q": 5804, "ram_in_reg[2][6]~q": 5805, "reg_no_twiddle[0][1][8]~q": 5806, "reg_no_twiddle[4][1][4]~q": 5807, "butterfly_st1[1][1][17]~q": 5808, "butterfly_st1[0][1][17]~q": 5809, "r_array_out[3][3]~q": 5810, "r_array_out[1][3]~q": 5811, "ram_in_reg[0][0]~q": 5812, "q_a[16]": 5813, "lpp_ram_data_out[0][4]~q": 5814, "gen_M4K:sin_2n": 5815, "q_a[5]": 5816, "twiddle_data[1][1][5]~q": 5817, "r_array_out[1][5]~q": 5818, "tdl_arr[0][4]~q": 5819, "tdl_arr[1][4]~q": 5820, "mac_result[29]": 5821, "r_array_out[2][17]~q": 5822, "r_array_out[0][17]~q": 5823, "ram_in_reg[7][1]~q": 5824, "butterfly_st1[3][0][9]~q": 5825, "butterfly_st1[2][1][9]~q": 5826, "ram_in_reg[1][11]~q": 5827, "ram_in_reg[5][17]~q": 5828, "oe~q": 5829, "swd_tdl[15][1]~q": 5830, "twiddle_data[0][0][12]~q": 5831, "ram_in_reg[5][6]~q": 5832, "lpp_ram_data_out[2][22]~q": 5833, "ram_in_reg[3][6]~q": 5834, "swa_tdl[0][1]~q": 5835, "ram_in_reg[6][11]~q": 5836, "sw_0_arr[9][0]~q": 5837, "butterfly_st2[0][1][2]~q": 5838, "lpp_ram_data_out[1][2]~q": 5839, "q_b[24]": 5840, "fft_dirn_stream~q": 5841, "sw_1_arr[7][1]~q": 5842, "anb~q": 5843, "butterfly_st2[0][1][3]~q": 5844, "w249w[6]": 5845, "ram_in_reg[4][2]~q": 5846, "ram_in_reg[1][0]~q": 5847, "q_b[10]": 5848, "next_pass_id~q": 5849, "tdl_arr[0][1]~q": 5850, "tdl_arr[1][1]~q": 5851, "w249w[24]": 5852, "sink_real[6]": 5853, "reg_no_twiddle[0][0][17]~q": 5854, "ram_in_reg[1][7]~q": 5855, "q_a[15]": 5856, "reg_no_twiddle[4][1][2]~q": 5857, "reg_no_twiddle[5][1][2]~q": 5858, "w249w[14]": 5859, "ram_in_reg[1][15]~q": 5860, "twiddle_data[2][0][10]~q": 5861, "mac_result[24]": 5862, "gen_M4K:sin_1n": 5863, "q_a[3]": 5864, "twiddle_data[0][1][3]~q": 5865, "mac_result[12]": 5866, "twiddle_data[2][0][14]~q": 5867, "i_array_out[1][16]~q": 5868, "ram_in_reg[3][1]~q": 5869, "lpp_ram_data_out[3][24]~q": 5870, "lpp_ram_data_out[0][24]~q": 5871, "r_array_out[1][17]~q": 5872, "reg_no_twiddle[5][0][16]~q": 5873, "sink_eop": 5874, "reg_no_twiddle[1][0][15]~q": 5875, "ram_in_reg[5][10]~q": 5876, "q_a[4]": 5877, "ram_in_reg[1][5]~q": 5878, "source_state.end1~q": 5879, "source_state.start~q": 5880, "at_source_valid_s~q": 5881, "sw_0_arr[2][2]~q": 5882, "sw_0_arr[3][2]~q": 5883, "reg_no_twiddle[1][1][11]~q": 5884, "butterfly_st2[3][1][19]~q": 5885, "ram_in_reg[5][1]~q": 5886, "ram_in_reg[2][5]~q": 5887, "ram_in_reg[2][15]~q": 5888, "sw_1_arr[6][0]~q": 5889, "blk_done_int~q": 5890, "tdl_arr[0][11]~q": 5891, "sink_out_state.normal~q": 5892, "i_array_out[3][15]~q": 5893, "i_array_out[1][15]~q": 5894, "sink_out_state.empty_and_ready~q": 5895, "q_b[12]": 5896, "sw_3_arr[14][1]~q": 5897, "ram_in_reg[2][3]~q": 5898, "ram_in_reg[6][2]~q": 5899, "q_a[9]": 5900, "twiddle_data[1][1][9]~q": 5901, "ram_in_reg[3][2]~q": 5902, "lpp_ram_data_out[3][20]~q": 5903, "mac_result[1]": 5904, "ram_in_reg[0][3]~q": 5905, "tdl_arr[1][5]~q": 5906, "swd_tdl[12][1]~q": 5907, "wd_i~q": 5908, "butterfly_st1[0][1][2]~q": 5909, "ram_in_reg[7][13]~q": 5910, "lpp_ram_data_out[3][27]~q": 5911, "butterfly_st1[3][0][13]~q": 5912, "ram_in_reg[3][17]~q": 5913, "reg_no_twiddle[6][0][5]~q": 5914, "ram_in_reg[5][8]~q": 5915, "reg_no_twiddle[1][0][16]~q": 5916, "reg_no_twiddle[2][0][16]~q": 5917, "en_i~q": 5918, "reg_no_twiddle[4][1][9]~q": 5919, "q_b[33]": 5920, "sw_2_arr[6][1]~q": 5921, "sw_2_arr[7][1]~q": 5922, "q_b[26]": 5923, "q_b[18]": 5924, "q_b[0]": 5925, "tdl_arr[1][9]~q": 5926, "reg_no_twiddle[6][0][9]~q": 5927, "butterfly_st2[0][1][6]~q": 5928, "p_tdl[11][1]~q": 5929, "sw_0_arr[1][1]~q": 5930, "ram_in_reg[0][4]~q": 5931, "tdl_arr[0][3]~q": 5932, "twiddle_data[1][1][1]~q": 5933, "reg_no_twiddle[6][0][1]~q": 5934, "sink_real[14]": 5935, "butterfly_st2[1][1][13]~q": 5936, "ram_in_reg[7][9]~q": 5937, "ram_in_reg[0][1]~q": 5938, "valid_ctrl_int1~q": 5939, "valid_ctrl_int~q": 5940, "ram_in_reg[7][16]~q": 5941, "tdl_arr[0][7]~q": 5942, "butterfly_st2[0][0][1]~q": 5943, "reg_no_twiddle[3][1][9]~q": 5944, "reg_no_twiddle[1][1][10]~q": 5945, "swa_tdl[10][0]~q": 5946, "w249w[35]": 5947, "reg_no_twiddle[6][1][12]~q": 5948, "reg_no_twiddle[0][0][10]~q": 5949, "ram_in_reg[1][13]~q": 5950, "q_b[7]": 5951, "sw_0_arr[7][2]~q": 5952, "sw_0_arr[8][2]~q": 5953, "mac_result[20]": 5954, "sw_3_arr[3][1]~q": 5955, "sw_3_arr[4][1]~q": 5956, "lpp_ram_data_out[0][13]~q": 5957, "butterfly_st1[1][1][2]~q": 5958, "ram_in_reg[4][16]~q": 5959, "ram_in_reg[4][12]~q": 5960, "ram_in_reg[4][15]~q": 5961, "ram_in_reg[6][0]~q": 5962, "swa_tdl[8][0]~q": 5963, "swa_tdl[9][0]~q": 5964, "w249w[17]": 5965, "butterfly_st2[0][1][18]~q": 5966, "reg_no_twiddle[6][0][4]~q": 5967, "tdl_arr[0][0]~q": 5968, "reg_no_twiddle[5][0][5]~q": 5969, "butterfly_st1[1][0][7]~q": 5970, "butterfly_st1[0][0][7]~q": 5971, "p_tdl[11][0]~q": 5972, "p_tdl[12][0]~q": 5973, "ram_in_reg[7][11]~q": 5974, "twiddle_data[1][0][7]~q": 5975, "sw_0_arr[11][3]~q": 5976, "sw_0_arr[12][3]~q": 5977, "r_array_out[1][11]~q": 5978, "reg_no_twiddle[6][0][12]~q": 5979, "next_block~q": 5980, "sw_0_arr[3][0]~q": 5981, "sink_imag[5]": 5982, "butterfly_st2[1][1][4]~q": 5983, "reg_no_twiddle[6][1][2]~q": 5984, "butterfly_st2[1][0][5]~q": 5985, "tdl_arr[0][15]~q": 5986, "butterfly_st1[0][0][11]~q": 5987, "reg_no_twiddle[3][1][3]~q": 5988, "reg_no_twiddle[0][1][3]~q": 5989, "ram_in_reg[0][11]~q": 5990, "ram_in_reg[0][12]~q": 5991, "ram_in_reg[0][13]~q": 5992, "r_array_out[0][8]~q": 5993, "r_array_out[2][8]~q": 5994, "reg_no_twiddle[5][1][17]~q": 5995, "reg_no_twiddle[6][1][17]~q": 5996, "gen_M4K:sin_3n": 5997, "q_a[7]": 5998, "twiddle_data[2][1][7]~q": 5999, "first_data~q": 6000, "butterfly_st2[3][0][17]~q": 6001, "twiddle_data[0][0][8]~q": 6002, "tdl_arr[1][15]~q": 6003, "w249w[1]": 6004, "q_b[17]": 6005, "butterfly_st2[0][0][10]~q": 6006, "butterfly_st2[0][1][19]~q": 6007, "tdl_arr[0][12]~q": 6008, "butterfly_st2[3][1][4]~q": 6009, "ram_in_reg[3][11]~q": 6010, "butterfly_st1[2][0][5]~q": 6011, "butterfly_st1[3][1][5]~q": 6012, "ram_in_reg[6][15]~q": 6013, "mac_result[22]": 6014, "reg_no_twiddle[5][0][15]~q": 6015, "ram_in_reg[5][13]~q": 6016, "reg_no_twiddle[2][0][14]~q": 6017, "q_a[12]": 6018, "q_b[25]": 6019, "q_a[17]": 6020, "twiddle_data[0][0][17]~q": 6021, "tdl_arr[0][13]~q": 6022, "lpp_ram_data_out[3][32]~q": 6023, "i_array_out[1][5]~q": 6024, "i_array_out[3][5]~q": 6025, "butterfly_st1[1][1][8]~q": 6026, "butterfly_st1[0][1][8]~q": 6027, "butterfly_st1[1][1][14]~q": 6028, "butterfly_st1[0][1][14]~q": 6029, "w249w[22]": 6030, "ram_in_reg[4][9]~q": 6031, "ram_in_reg[4][3]~q": 6032, "lpp_ram_data_out[1][10]~q": 6033, "ram_in_reg[4][8]~q": 6034, "i_array_out[0][12]~q": 6035, "reg_no_twiddle[3][0][6]~q": 6036, "w249w[4]": 6037, "butterfly_st2[2][1][13]~q": 6038, "q_b[1]": 6039, "ram_in_reg[3][12]~q": 6040, "w249w[21]": 6041, "lpp_ram_data_out[3][2]~q": 6042, "lpp_ram_data_out[0][2]~q": 6043, "lpp_ram_data_out[2][31]~q": 6044, "lpp_ram_data_out[1][31]~q": 6045, "reg_no_twiddle[6][1][4]~q": 6046, "butterfly_st2[1][1][7]~q": 6047, "reg_no_twiddle[5][0][6]~q": 6048, "swd_tdl[6][0]~q": 6049, "swd_tdl[7][0]~q": 6050, "ram_in_reg[1][10]~q": 6051, "ram_in_reg[7][15]~q": 6052, "ram_in_reg[7][12]~q": 6053, "ram_in_reg[7][14]~q": 6054, "lpp_ram_data_out[3][14]~q": 6055, "butterfly_st2[1][1][11]~q": 6056, "ram_in_reg[7][8]~q": 6057, "ram_in_reg[6][5]~q": 6058, "ram_in_reg[2][12]~q": 6059, "reg_no_twiddle[2][1][15]~q": 6060, "ram_in_reg[7][6]~q": 6061, "butterfly_st2[2][1][0]~q": 6062, "sw_3_arr[9][1]~q": 6063, "ram_in_reg[0][5]~q": 6064, "reg_no_twiddle[1][0][13]~q": 6065, "butterfly_st1[1][0][2]~q": 6066, "butterfly_st1[1][1][11]~q": 6067, "next_block_d~q": 6068, "next_block_d2~q": 6069, "reg_no_twiddle[2][1][6]~q": 6070, "reg_no_twiddle[3][1][6]~q": 6071, "butterfly_st1[1][1][5]~q": 6072, "butterfly_st1[0][1][5]~q": 6073, "butterfly_st1[2][1][18]~q": 6074, "butterfly_st1[3][0][18]~q": 6075, "p_tdl[5][0]~q": 6076, "p_tdl[6][0]~q": 6077, "sw_r_tdl[0][0]~q": 6078, "reg_no_twiddle[5][0][8]~q": 6079, "reg_no_twiddle[0][0][1]~q": 6080, "butterfly_st2[2][0][0]~q": 6081, "swa_tdl[14][0]~q": 6082, "usedw_is_1_dff~q": 6083, "usedw_is_0_dff~q": 6084, "tdl_arr[1][11]~q": 6085, "reg_no_twiddle[6][1][11]~q": 6086, "ram_in_reg[3][13]~q": 6087, "reg_no_twiddle[3][0][7]~q": 6088, "tdl_arr[2][0]~q": 6089, "butterfly_st1[1][0][13]~q": 6090, "butterfly_st1[0][0][13]~q": 6091, "w249w[15]": 6092, "sw_1_arr[5][0]~q": 6093, "lpp_ram_data_out[1][13]~q": 6094, "twiddle_data[2][0][17]~q": 6095, "twiddle_data[2][0][16]~q": 6096, "twiddle_data[2][0][15]~q": 6097, "twiddle_data[2][0][13]~q": 6098, "twiddle_data[2][0][12]~q": 6099, "twiddle_data[2][0][11]~q": 6100, "twiddle_data[2][0][9]~q": 6101, "twiddle_data[2][0][8]~q": 6102, "twiddle_data[2][0][7]~q": 6103, "twiddle_data[2][0][6]~q": 6104, "twiddle_data[2][0][5]~q": 6105, "twiddle_data[2][0][4]~q": 6106, "twiddle_data[2][0][3]~q": 6107, "twiddle_data[2][0][2]~q": 6108, "twiddle_data[2][0][1]~q": 6109, "twiddle_data[2][0][0]~q": 6110, "!\\asj_fft_sglstream_fft_131_inst": 6111, "global_clock_enable~0_combout": 6112, "butterfly_st2[2][1][19]~q": 6113, "butterfly_st1[0][0][2]~q": 6114, "r_array_out[3][10]~q": 6115, "swa_tdl[11][0]~q": 6116, "swa_tdl[12][0]~q": 6117, "q_a[6]": 6118, "butterfly_st2[1][0][0]~q": 6119, "ram_in_reg[5][14]~q": 6120, "butterfly_st2[3][0][11]~q": 6121, "lpp_ram_data_out[2][18]~q": 6122, "lpp_ram_data_out[3][18]~q": 6123, "reg_no_twiddle[6][1][5]~q": 6124, "i_array_out[3][4]~q": 6125, "butterfly_st1[1][0][5]~q": 6126, "r_array_out[3][0]~q": 6127, "r_array_out[1][0]~q": 6128, "twiddle_data[1][0][2]~q": 6129, "r_array_out[2][2]~q": 6130, "twiddle_data[1][1][3]~q": 6131, "swa_tdl[13][1]~q": 6132, "swa_tdl[14][1]~q": 6133, "reg_no_twiddle[0][1][5]~q": 6134, "lpp_ram_data_out[0][34]~q": 6135, "reg_no_twiddle[1][0][11]~q": 6136, "reg_no_twiddle[2][0][11]~q": 6137, "ram_in_reg[1][6]~q": 6138, "ram_in_reg[1][8]~q": 6139, "ram_in_reg[1][9]~q": 6140, "ram_in_reg[6][10]~q": 6141, "ram_in_reg[6][8]~q": 6142, "ram_in_reg[6][9]~q": 6143, "ram_in_reg[6][7]~q": 6144, "reg_no_twiddle[0][1][4]~q": 6145, "lpp_ram_data_out[0][1]~q": 6146, "twiddle_data[1][0][12]~q": 6147, "sw_1_arr[12][0]~q": 6148, "tdl_arr[1][14]~q": 6149, "reg_no_twiddle[6][1][14]~q": 6150, "butterfly_st1[1][1][0]~q": 6151, "r_array_out[1][9]~q": 6152, "reg_no_twiddle[5][0][13]~q": 6153, "reg_no_twiddle[6][0][13]~q": 6154, "twad_tdl[0][3]~q": 6155, "twad_tdl[1][3]~q": 6156, "butterfly_st1[0][1][18]~q": 6157, "butterfly_st2[3][1][14]~q": 6158, "reg_no_twiddle[4][0][12]~q": 6159, "reg_no_twiddle[5][1][0]~q": 6160, "tdl_arr[0][14]~q": 6161, "lpp_ram_data_out[2][5]~q": 6162, "tdl_arr[0][10]~q": 6163, "fft_s2_cur.LPP_C_OUTPUT~q": 6164, "ram_in_reg[6][16]~q": 6165, "ram_in_reg[6][12]~q": 6166, "mac_result[7]": 6167, "butterfly_st2[1][1][14]~q": 6168, "i_array_out[3][7]~q": 6169, "i_array_out[1][7]~q": 6170, "sw_1_arr[4][1]~q": 6171, "sw_1_arr[5][1]~q": 6172, "lpp_ram_data_out[3][21]~q": 6173, "lpp_ram_data_out[0][21]~q": 6174, "ram_in_reg[4][0]~q": 6175, "i_array_out[3][0]~q": 6176, "i_array_out[1][0]~q": 6177, "ram_in_reg[0][15]~q": 6178, "ram_in_reg[0][14]~q": 6179, "p_tdl[8][0]~q": 6180, "reg_no_twiddle[2][0][5]~q": 6181, "reg_no_twiddle[3][0][5]~q": 6182, "ram_in_reg[3][4]~q": 6183, "butterfly_st1[1][1][15]~q": 6184, "i_array_out[1][10]~q": 6185, "ram_in_reg[4][14]~q": 6186, "mac_result[15]": 6187, "reg_no_twiddle[3][0][8]~q": 6188, "reg_no_twiddle[4][0][8]~q": 6189, "sdetd.SLBI~q": 6190, "sdetd.DISABLE~q": 6191, "twiddle_data[1][0][13]~q": 6192, "q_b[23]": 6193, "sw_0_arr[2][3]~q": 6194, "sw_0_arr[3][3]~q": 6195, "r_array_out[0][6]~q": 6196, "r_array_out[2][6]~q": 6197, "lpp_ram_data_out[1][30]~q": 6198, "lpp_ram_data_out[0][30]~q": 6199, "ram_in_reg[3][14]~q": 6200, "reg_no_twiddle[4][1][1]~q": 6201, "reg_no_twiddle[5][1][1]~q": 6202, "q_b[22]": 6203, "lpp_ram_data_out[3][9]~q": 6204, "swa_tdl[15][0]~q": 6205, "r_array_out[3][16]~q": 6206, "lpp_ram_data_out[1][22]~q": 6207, "butterfly_st1[2][0][16]~q": 6208, "lpp_ram_data_out[0][0]~q": 6209, "lpp_ram_data_out[3][0]~q": 6210, "i_array_out[3][6]~q": 6211, "reg_no_twiddle[3][0][15]~q": 6212, "i_array_out[2][9]~q": 6213, "i_array_out[0][9]~q": 6214, "i_array_out[2][3]~q": 6215, "i_array_out[0][3]~q": 6216, "ram_in_reg[2][9]~q": 6217, "butterfly_st2[1][1][6]~q": 6218, "butterfly_st1[0][0][6]~q": 6219, "reg_no_twiddle[5][1][11]~q": 6220, "lpp_ram_data_out[0][14]~q": 6221, "reg_no_twiddle[3][0][13]~q": 6222, "reg_no_twiddle[4][0][13]~q": 6223, "reg_no_twiddle[0][0][6]~q": 6224, "reg_no_twiddle[1][0][6]~q": 6225, "lpp_ram_data_out[2][3]~q": 6226, "lpp_ram_data_out[1][3]~q": 6227, "ram_in_reg[2][11]~q": 6228, "butterfly_st2[2][1][5]~q": 6229, "sdetd.BLOCK_READY~q": 6230, "q_b[3]": 6231, "sink_state.end1~q": 6232, "at_sink_ready_s~q": 6233, "sink_state.st_err~q": 6234, "sink_state.start~q": 6235, "swa_tdl[1][1]~q": 6236, "reg_no_twiddle[3][1][5]~q": 6237, "reg_no_twiddle[4][1][5]~q": 6238, "r_array_out[1][15]~q": 6239, "r_array_out[3][15]~q": 6240, "lpp_ram_data_out[3][15]~q": 6241, "i_array_out[3][14]~q": 6242, "i_array_out[1][14]~q": 6243, "butterfly_st2[3][1][18]~q": 6244, "butterfly_st2[2][0][7]~q": 6245, "i_array_out[2][14]~q": 6246, "lpp_ram_data_out[2][0]~q": 6247, "tdl_arr[0][9]~q": 6248, "lpp_ram_data_out[1][17]~q": 6249, "ram_in_reg[2][17]~q": 6250, "ram_in_reg[5][15]~q": 6251, "swd_tdl[7][1]~q": 6252, "tdl_arr[1][7]~q": 6253, "reg_no_twiddle[1][1][6]~q": 6254, "lpp_ram_data_out[1][12]~q": 6255, "lpp_ram_data_out[3][3]~q": 6256, "butterfly_st2[0][0][17]~q": 6257, "butterfly_st2[0][0][16]~q": 6258, "ram_in_reg[6][6]~q": 6259, "butterfly_st2[0][1][8]~q": 6260, "lpp_ram_data_out[2][32]~q": 6261, "sw_0_arr[11][0]~q": 6262, "tdl_arr[0][17]~q": 6263, "q_a[8]": 6264, "twiddle_data[1][1][8]~q": 6265, "max_reached~q": 6266, "i_array_out[2][0]~q": 6267, "i_array_out[0][0]~q": 6268, "ram_in_reg[3][5]~q": 6269, "ram_in_reg[3][7]~q": 6270, "ram_in_reg[4][1]~q": 6271, "r_array_out[3][8]~q": 6272, "r_array_out[1][8]~q": 6273, "sink_imag[6]": 6274, "lpp_ram_data_out[0][32]~q": 6275, "ram_in_reg[2][8]~q": 6276, "ram_in_reg[2][7]~q": 6277, "k_state.HOLD~q": 6278, "q_b[8]": 6279, "ram_in_reg[7][7]~q": 6280, "butterfly_st1[3][0][1]~q": 6281, "butterfly_st1[2][1][1]~q": 6282, "ram_in_reg[3][16]~q": 6283, "ram_in_reg[3][15]~q": 6284, "ram_in_reg[3][0]~q": 6285, "ram_in_reg[7][17]~q": 6286, "lpp_ram_data_out[1][27]~q": 6287, "w249w[9]": 6288, "ram_in_reg[6][3]~q": 6289, "i_array_out[2][7]~q": 6290, "empty_dff~q": 6291, "ram_in_reg[5][3]~q": 6292, "reg_no_twiddle[4][1][10]~q": 6293, "lpp_ram_data_out[2][10]~q": 6294, "reg_no_twiddle[2][0][15]~q": 6295, "butterfly_st2[3][0][15]~q": 6296, "sw_0_arr[1][3]~q": 6297, "ram_in_reg[6][4]~q": 6298, "at_source_eop_s~q": 6299, "tdl_arr[1][3]~q": 6300, "reg_no_twiddle[6][1][3]~q": 6301, "q_b[4]": 6302, "sink_sop": 6303, "q_b[30]": 6304, "reg_no_twiddle[4][1][15]~q": 6305, "reg_no_twiddle[5][1][15]~q": 6306, "r_array_out[2][9]~q": 6307, "r_array_out[0][9]~q": 6308, "r_array_out[2][13]~q": 6309, "mac_mult1~DATAOUT35": 6310, "mac_mult1~DATAOUT34": 6311, "mac_mult1~DATAOUT33": 6312, "mac_mult1~DATAOUT32": 6313, "mac_mult1~DATAOUT31": 6314, "mac_mult1~DATAOUT30": 6315, "mac_mult1~DATAOUT29": 6316, "mac_mult1~DATAOUT28": 6317, "mac_mult1~DATAOUT27": 6318, "mac_mult1~DATAOUT26": 6319, "mac_mult1~DATAOUT25": 6320, "mac_mult1~DATAOUT24": 6321, "mac_mult1~DATAOUT23": 6322, "mac_mult1~DATAOUT22": 6323, "mac_mult1~DATAOUT21": 6324, "mac_mult1~DATAOUT20": 6325, "mac_mult1~DATAOUT19": 6326, "mac_mult1~DATAOUT18": 6327, "mac_mult1~DATAOUT17": 6328, "mac_mult1~DATAOUT16": 6329, "mac_mult1~DATAOUT15": 6330, "mac_mult1~DATAOUT14": 6331, "mac_mult1~DATAOUT13": 6332, "mac_mult1~DATAOUT12": 6333, "mac_mult1~DATAOUT11": 6334, "mac_mult1~DATAOUT10": 6335, "mac_mult1~DATAOUT9": 6336, "mac_mult1~DATAOUT8": 6337, "mac_mult1~DATAOUT7": 6338, "mac_mult1~DATAOUT6": 6339, "mac_mult1~DATAOUT5": 6340, "mac_mult1~DATAOUT4": 6341, "mac_mult1~DATAOUT3": 6342, "mac_mult1~DATAOUT2": 6343, "mac_mult1~DATAOUT1": 6344, "mac_mult1~dataout": 6345, "mac_mult2~DATAOUT35": 6346, "mac_mult2~DATAOUT34": 6347, "mac_mult2~DATAOUT33": 6348, "mac_mult2~DATAOUT32": 6349, "mac_mult2~DATAOUT31": 6350, "mac_mult2~DATAOUT30": 6351, "mac_mult2~DATAOUT29": 6352, "mac_mult2~DATAOUT28": 6353, "mac_mult2~DATAOUT27": 6354, "mac_mult2~DATAOUT26": 6355, "mac_mult2~DATAOUT25": 6356, "mac_mult2~DATAOUT24": 6357, "mac_mult2~DATAOUT23": 6358, "mac_mult2~DATAOUT22": 6359, "mac_mult2~DATAOUT21": 6360, "mac_mult2~DATAOUT20": 6361, "mac_mult2~DATAOUT19": 6362, "mac_mult2~DATAOUT18": 6363, "mac_mult2~DATAOUT17": 6364, "mac_mult2~DATAOUT16": 6365, "mac_mult2~DATAOUT15": 6366, "mac_mult2~DATAOUT14": 6367, "mac_mult2~DATAOUT13": 6368, "mac_mult2~DATAOUT12": 6369, "mac_mult2~DATAOUT11": 6370, "mac_mult2~DATAOUT10": 6371, "mac_mult2~DATAOUT9": 6372, "mac_mult2~DATAOUT8": 6373, "mac_mult2~DATAOUT7": 6374, "mac_mult2~DATAOUT6": 6375, "mac_mult2~DATAOUT5": 6376, "mac_mult2~DATAOUT4": 6377, "mac_mult2~DATAOUT3": 6378, "mac_mult2~DATAOUT2": 6379, "mac_mult2~DATAOUT1": 6380, "mac_mult2~dataout": 6381, "1'b0": 6382, "reg_no_twiddle[4][1][11]~q": 6383, "reg_no_twiddle[3][0][0]~q": 6384, "reg_no_twiddle[4][0][0]~q": 6385, "mac_result[10]": 6386, "tdl_arr[1][13]~q": 6387, "reg_no_twiddle[3][0][14]~q": 6388, "mac_result[32]": 6389, "ram_in_reg[5][11]~q": 6390, "lpp_ram_data_out[2][28]~q": 6391, "lpp_ram_data_out[1][28]~q": 6392, "butterfly_st2[3][0][13]~q": 6393, "swa_tdl[13][0]~q": 6394, "w249w[0]": 6395, "q_a[13]": 6396, "twiddle_data[0][1][13]~q": 6397, "sw_1_arr[14][1]~q": 6398, "reg_no_twiddle[5][0][3]~q": 6399, "reg_no_twiddle[6][0][3]~q": 6400, "sw_0_arr[6][1]~q": 6401, "butterfly_st2[3][0][10]~q": 6402, "butterfly_st1[0][1][15]~q": 6403, "q_b[27]": 6404, "sw_1_arr[6][1]~q": 6405, "lpp_ram_data_out[2][27]~q": 6406, "sdetd.GBLK~q": 6407, "sdetd.ENABLE~q": 6408, "p_tdl[2][1]~q": 6409, "reg_no_twiddle[4][0][5]~q": 6410, "butterfly_st1[0][0][18]~q": 6411, "reg_no_twiddle[6][0][17]~q": 6412, "reg_no_twiddle[6][0][14]~q": 6413, "sw_0_arr[15][0]~q": 6414, "ram_in_reg[2][1]~q": 6415, "reg_no_twiddle[3][0][1]~q": 6416, "reg_no_twiddle[4][0][1]~q": 6417, "sink_real[0]": 6418, "r_array_out[2][5]~q": 6419, "r_array_out[0][5]~q": 6420, "lpp_ram_data_out[1][29]~q": 6421, "lpp_ram_data_out[0][29]~q": 6422, "lpp_ram_data_out[3][4]~q": 6423, "lpp_ram_data_out[2][4]~q": 6424, "q_b[6]": 6425, "reg_no_twiddle[6][1][13]~q": 6426, "i_array_out[0][7]~q": 6427, "r_array_out[0][2]~q": 6428, "reg_no_twiddle[0][1][1]~q": 6429, "w249w[27]": 6430, "butterfly_st1[0][0][12]~q": 6431, "p_tdl[3][1]~q": 6432, "p_tdl[4][1]~q": 6433, "reg_no_twiddle[0][0][8]~q": 6434, "reg_no_twiddle[1][0][8]~q": 6435, "lpp_ram_data_out[1][35]~q": 6436, "lpp_ram_data_out[2][35]~q": 6437, "ram_in_reg[2][16]~q": 6438, "i_array_out[1][2]~q": 6439, "w249w[29]": 6440, "master_source_ena~q": 6441, "was_stalled~q": 6442, "ram_in_reg[0][17]~q": 6443, "butterfly_st1[0][0][8]~q": 6444, "swd_tdl[12][0]~q": 6445, "swd_tdl[13][0]~q": 6446, "butterfly_st1[3][0][16]~q": 6447, "butterfly_st1[2][1][16]~q": 6448, "q_b[2]": 6449, "lpp_ram_data_out[1][9]~q": 6450, "lpp_ram_data_out[0][9]~q": 6451, "i_array_out[3][10]~q": 6452, "twiddle_data[1][0][0]~q": 6453, "lpp_ram_data_out[1][21]~q": 6454, "ram_in_reg[4][4]~q": 6455, "q_a[0]": 6456, "butterfly_st2[1][0][4]~q": 6457, "swa_tdl[5][0]~q": 6458, "p_tdl[4][0]~q": 6459, "lpp_ram_data_out[2][9]~q": 6460, "fft_s2_cur.FIRST_LPP_C~q": 6461, "butterfly_st2[0][1][17]~q": 6462, "lpp_ram_data_out[2][12]~q": 6463, "ram_in_reg[1][16]~q": 6464, "reg_no_twiddle[6][0][0]~q": 6465, "r_array_out[0][1]~q": 6466, "butterfly_st1[0][0][14]~q": 6467, "reg_no_twiddle[6][1][6]~q": 6468, "i_array_out[2][15]~q": 6469, "w249w[10]": 6470, "sw_3_arr[0][1]~q": 6471, "butterfly_st1[1][0][18]~q": 6472, "source_state.st_err~q": 6473, "sw_1_arr[11][0]~q": 6474, "reg_no_twiddle[6][0][15]~q": 6475, "ram_in_reg[5][0]~q": 6476, "swa_tdl[2][0]~q": 6477, "r_array_out[2][1]~q": 6478, "ram_in_reg[0][16]~q": 6479, "lpp_ram_data_out[1][33]~q": 6480, "lpp_ram_data_out[0][33]~q": 6481, "twiddle_data[0][1][4]~q": 6482, "lpp_ram_data_out[1][1]~q": 6483, "lpp_ram_data_out[1][5]~q": 6484, "twad_tdl[0][2]~q": 6485, "sink_start~q": 6486, "k_state.IDLE~q": 6487, "next_block_d4~q": 6488, "tdl_arr[0][8]~q": 6489, "reg_no_twiddle[2][1][13]~q": 6490, "r_array_out[3][17]~q": 6491, "butterfly_st2[3][0][3]~q": 6492, "mac_result[2]": 6493, "twiddle_data[0][0][16]~q": 6494, "twiddle_data[0][0][15]~q": 6495, "twiddle_data[0][0][14]~q": 6496, "twiddle_data[0][0][13]~q": 6497, "twiddle_data[0][0][11]~q": 6498, "twiddle_data[0][0][10]~q": 6499, "twiddle_data[0][0][9]~q": 6500, "twiddle_data[0][0][6]~q": 6501, "twiddle_data[0][0][5]~q": 6502, "twiddle_data[0][0][4]~q": 6503, "twiddle_data[0][0][3]~q": 6504, "twiddle_data[0][0][2]~q": 6505, "twiddle_data[0][0][1]~q": 6506, "twiddle_data[0][0][0]~q": 6507, "ram_in_reg[4][10]~q": 6508, "i_array_out[0][14]~q": 6509, "butterfly_st2[0][1][9]~q": 6510, "butterfly_st1[3][1][1]~q": 6511, "butterfly_st1[2][0][1]~q": 6512, "r_array_out[3][11]~q": 6513, "lpp_ram_data_out[2][15]~q": 6514, "sop~q": 6515, "butterfly_st1[0][1][0]~q": 6516, "swa_tdl[4][0]~q": 6517, "sw_0_arr[2][1]~q": 6518, "q_b[31]": 6519, "reg_no_twiddle[3][1][2]~q": 6520, "lpp_ram_data_out[0][31]~q": 6521, "lpp_ram_data_out[3][5]~q": 6522, "sw_0_arr[4][2]~q": 6523, "q_b[13]": 6524, "reg_no_twiddle[0][0][0]~q": 6525, "reg_no_twiddle[1][0][0]~q": 6526, "reg_no_twiddle[5][0][12]~q": 6527, "butterfly_st2[2][1][18]~q": 6528, "sw_3_arr[5][1]~q": 6529, "lpp_ram_data_out[3][29]~q": 6530, "sw_0_arr[8][1]~q": 6531, "sw_0_arr[9][1]~q": 6532, "butterfly_st1[1][1][7]~q": 6533, "butterfly_st1[0][1][7]~q": 6534, "mac_result[27]": 6535, "swd_tdl[10][1]~q": 6536, "butterfly_st1[0][0][9]~q": 6537, "butterfly_st1[1][0][0]~q": 6538, "butterfly_st1[0][0][0]~q": 6539, "sw_r_tdl[1][0]~q": 6540, "sink_real[17]": 6541, "sw_1_arr[4][0]~q": 6542, "butterfly_st1[1][0][10]~q": 6543, "butterfly_st1[0][0][10]~q": 6544, "i_array_out[1][4]~q": 6545, "reg_no_twiddle[0][1][7]~q": 6546, "butterfly_st1[0][1][4]~q": 6547, "twiddle_data[1][1][13]~q": 6548, "lpp_ram_data_out[3][12]~q": 6549, "reg_no_twiddle[2][1][8]~q": 6550, "reg_no_twiddle[1][1][1]~q": 6551, "ram_in_reg[1][12]~q": 6552, "r_array_out[3][1]~q": 6553, "p_tdl[12][1]~q": 6554, "w249w[5]": 6555, "lpp_ram_data_out[3][10]~q": 6556, "reg_no_twiddle[5][1][10]~q": 6557, "butterfly_st1[2][0][3]~q": 6558, "butterfly_st1[3][1][3]~q": 6559, "r_array_out[0][10]~q": 6560, "r_array_out[2][10]~q": 6561, "butterfly_st1[3][0][3]~q": 6562, "butterfly_st1[2][1][3]~q": 6563, "fft_s2_cur.LAST_LPP_C~q": 6564, "butterfly_st1[3][0][7]~q": 6565, "butterfly_st1[2][1][7]~q": 6566, "ram_in_reg[2][2]~q": 6567, "lpp_ram_data_out[0][5]~q": 6568, "q_b[28]": 6569, "mac_result[0]": 6570, "ram_in_reg[4][6]~q": 6571, "ram_in_reg[4][7]~q": 6572, "lpp_ram_data_out[2][7]~q": 6573, "reg_no_twiddle[5][1][12]~q": 6574, "butterfly_st1[2][1][8]~q": 6575, "butterfly_st1[3][0][8]~q": 6576, "i_array_out[2][11]~q": 6577, "i_array_out[0][11]~q": 6578, "lpp_ram_data_out[2][1]~q": 6579, "sw_1_arr[0][0]~q": 6580, "butterfly_st2[1][0][16]~q": 6581, "butterfly_st1[2][0][8]~q": 6582, "reg_no_twiddle[2][1][2]~q": 6583, "reg_no_twiddle[5][0][17]~q": 6584, "butterfly_st2[0][1][1]~q": 6585, "twiddle_data[1][1][16]~q": 6586, "q_a[14]": 6587, "ram_in_reg[5][4]~q": 6588, "i_array_out[1][8]~q": 6589, "reg_no_twiddle[0][1][6]~q": 6590, "reg_no_twiddle[0][1][2]~q": 6591, "butterfly_st2[3][0][9]~q": 6592, "master_source_sop~q": 6593, "sw_0_arr[5][1]~q": 6594, "reg_no_twiddle[1][0][9]~q": 6595, "butterfly_st2[2][0][19]~q": 6596, "lpp_ram_data_out[2][29]~q": 6597, "sw_0_arr[14][3]~q": 6598, "sw_1_arr[11][1]~q": 6599, "sw_1_arr[12][1]~q": 6600, "lpp_ram_data_out[3][17]~q": 6601, "butterfly_st1[0][1][10]~q": 6602, "butterfly_st1[1][0][3]~q": 6603, "butterfly_st1[2][0][11]~q": 6604, "i_array_out[2][2]~q": 6605, "p_tdl[10][0]~q": 6606, "lpp_ram_data_out[1][4]~q": 6607, "q_a[2]": 6608, "sink_imag[3]": 6609, "reg_no_twiddle[2][1][10]~q": 6610, "butterfly_st2[3][1][15]~q": 6611, "mac_result[6]": 6612, "twiddle_data[1][0][8]~q": 6613, "sink_imag[2]": 6614, "reg_no_twiddle[0][0][9]~q": 6615, "lpp_ram_data_out[2][30]~q": 6616, "butterfly_st2[1][0][17]~q": 6617, "butterfly_st1[2][1][10]~q": 6618, "butterfly_st1[3][0][10]~q": 6619, "mac_result[4]": 6620, "butterfly_st1[1][1][4]~q": 6621, "i_array_out[1][13]~q": 6622, "mac_result[11]": 6623, "i_array_out[3][3]~q": 6624, "i_array_out[1][3]~q": 6625, "butterfly_st2[2][1][9]~q": 6626, "butterfly_st2[0][0][8]~q": 6627, "sink_imag[8]": 6628, "mac_result[14]": 6629, "sw_0_arr[12][1]~q": 6630, "reg_no_twiddle[5][1][5]~q": 6631, "mac_result[25]": 6632, "mac_result[26]": 6633, "w249w[2]": 6634, "reg_no_twiddle[4][1][7]~q": 6635, "reg_no_twiddle[5][1][7]~q": 6636, "sw_0_arr[10][2]~q": 6637, "ram_in_reg[4][17]~q": 6638, "w249w[34]": 6639, "butterfly_st2[3][0][16]~q": 6640, "mac_result[5]": 6641, "sw_0_arr[2][0]~q": 6642, "reg_no_twiddle[2][0][9]~q": 6643, "reg_no_twiddle[6][0][8]~q": 6644, "swd_tdl[8][0]~q": 6645, "swd_tdl[9][0]~q": 6646, "mac_result[19]": 6647, "sink_imag[0]": 6648, "r_array_out[3][5]~q": 6649, "sw_2_arr[11][1]~q": 6650, "sw_2_arr[12][1]~q": 6651, "q_b[34]": 6652, "r_array_out[0][3]~q": 6653, "i_array_out[2][12]~q": 6654, "next_block_d3~q": 6655, "butterfly_st1[1][0][8]~q": 6656, "sw_0_arr[11][1]~q": 6657, "mac_result[33]": 6658, "mac_result[8]": 6659, "butterfly_st2[2][1][12]~q": 6660, "reg_no_twiddle[4][0][15]~q": 6661, "w249w[12]": 6662, "swa_tdl[7][0]~q": 6663, "swa_tdl[6][1]~q": 6664, "swa_tdl[7][1]~q": 6665, "butterfly_st2[2][0][16]~q": 6666, "butterfly_st1[0][0][4]~q": 6667, "lpp_ram_data_out[0][19]~q": 6668, "w249w[26]": 6669, "butterfly_st2[2][0][9]~q": 6670, "reg_no_twiddle[2][0][17]~q": 6671, "butterfly_st1[1][1][18]~q": 6672, "sw_2_arr[0][1]~q": 6673, "sw_2_arr[1][1]~q": 6674, "w249w[18]": 6675, "twiddle_data[1][0][15]~q": 6676, "en_slb~q": 6677, "twiddle_data[2][1][4]~q": 6678, "lpp_ram_data_out[0][20]~q": 6679, "swd_tdl[3][1]~q": 6680, "swd_tdl[4][1]~q": 6681, "lpp_ram_data_out[0][28]~q": 6682, "lpp_ram_data_out[3][22]~q": 6683, "swd_tdl[6][1]~q": 6684, "lpp_ram_data_out[3][33]~q": 6685, "lpp_ram_data_out[2][33]~q": 6686, "reg_no_twiddle[4][0][6]~q": 6687, "lpp_ram_data_out[3][31]~q": 6688, "reg_no_twiddle[1][0][14]~q": 6689, "r_array_out[1][12]~q": 6690, "reg_no_twiddle[0][1][14]~q": 6691, "sw_1_arr[8][1]~q": 6692, "sink_state.stall~q": 6693, "ram_in_reg[6][14]~q": 6694, "reg_no_twiddle[2][1][7]~q": 6695, "lpp_ram_data_out[2][20]~q": 6696, "reg_no_twiddle[0][0][16]~q": 6697, "reg_no_twiddle[3][0][16]~q": 6698, "i_array_out[0][8]~q": 6699, "butterfly_st2[3][0][1]~q": 6700, "ram_in_reg[2][4]~q": 6701, "reg_no_twiddle[1][1][15]~q": 6702, "butterfly_st2[1][1][2]~q": 6703, "r_array_out[1][10]~q": 6704, "reg_no_twiddle[1][0][17]~q": 6705, "send_sop_s~q": 6706, "lpp_ram_data_out[0][7]~q": 6707, "butterfly_st1[0][1][13]~q": 6708, "tdl_arr[0][5]~q": 6709, "butterfly_st2[0][0][2]~q": 6710, "reg_no_twiddle[5][1][4]~q": 6711, "reg_no_twiddle[4][0][7]~q": 6712, "twiddle_data[0][1][0]~q": 6713, "reg_no_twiddle[0][1][17]~q": 6714, "reg_no_twiddle[0][0][3]~q": 6715, "swd_tdl[3][0]~q": 6716, "butterfly_st1[1][1][16]~q": 6717, "sw_0_arr[15][3]~q": 6718, "swd_tdl[2][0]~q": 6719, "butterfly_st1[0][0][15]~q": 6720, "butterfly_st2[1][1][12]~q": 6721, "p_tdl[7][0]~q": 6722, "lpp_ram_data_out[2][17]~q": 6723, "q_b[5]": 6724, "twiddle_data[1][0][9]~q": 6725, "r_array_out[2][3]~q": 6726, "twiddle_data[2][1][9]~q": 6727, "butterfly_st2[1][1][19]~q": 6728, "dffe_af~q": 6729, "reg_no_twiddle[6][1][9]~q": 6730, "butterfly_st1[3][0][17]~q": 6731, "butterfly_st1[2][1][17]~q": 6732, "butterfly_st2[3][0][12]~q": 6733, "sink_stall_reg~q": 6734, "butterfly_st1[2][0][6]~q": 6735, "butterfly_st1[2][0][17]~q": 6736, "butterfly_st1[3][1][17]~q": 6737, "lpp_ram_data_out[0][35]~q": 6738, "reg_no_twiddle[1][0][3]~q": 6739, "lpp_ram_data_out[2][21]~q": 6740, "ram_in_reg[0][7]~q": 6741, "reg_no_twiddle[3][0][2]~q": 6742, "reg_no_twiddle[4][0][2]~q": 6743, "butterfly_st2[2][1][2]~q": 6744, "i_array_out[0][5]~q": 6745, "reg_no_twiddle[3][0][12]~q": 6746, "wc_i~q": 6747, "reg_no_twiddle[2][0][10]~q": 6748, "reg_no_twiddle[1][1][9]~q": 6749, "lpp_ram_data_out[3][8]~q": 6750, "reg_no_twiddle[0][0][11]~q": 6751, "sw_3_arr[13][1]~q": 6752, "i_array_out[0][4]~q": 6753, "i_array_out[2][4]~q": 6754, "sink_state.run1~q": 6755, "sw_0_arr[13][2]~q": 6756, "swd_tdl[0][0]~q": 6757, "swd_tdl[1][0]~q": 6758, "butterfly_st1[2][1][4]~q": 6759, "butterfly_st1[3][0][4]~q": 6760, "reg_no_twiddle[2][1][4]~q": 6761, "reg_no_twiddle[3][1][4]~q": 6762, "r_array_out[1][1]~q": 6763, "butterfly_st2[2][0][14]~q": 6764, "sink_real[4]": 6765, "twad_tdl[1][2]~q": 6766, "sw_0_arr[15][2]~q": 6767, "mac_result[34]": 6768, "lpp_ram_data_out[3][19]~q": 6769, "twiddle_data[1][0][6]~q": 6770, "butterfly_st1[3][1][0]~q": 6771, "butterfly_st1[2][0][0]~q": 6772, "sw_1_arr[13][1]~q": 6773, "reg_no_twiddle[4][0][10]~q": 6774, "butterfly_st1[2][1][5]~q": 6775, "butterfly_st1[3][0][5]~q": 6776, "butterfly_st1[0][1][6]~q": 6777, "sw_1_arr[1][1]~q": 6778, "swd_tdl[11][1]~q": 6779, "butterfly_st1[1][0][11]~q": 6780, "swd_tdl[8][1]~q": 6781, "sw_0_arr[4][1]~q": 6782, "butterfly_st2[2][0][15]~q": 6783, "reg_no_twiddle[1][0][4]~q": 6784, "butterfly_st2[3][1][5]~q": 6785, "twiddle_data[2][1][8]~q": 6786, "sw_2_arr[9][1]~q": 6787, "q_b[16]": 6788, "lpp_ram_data_out[2][2]~q": 6789, "sink_real[10]": 6790, "mac_result[16]": 6791, "w249w[33]": 6792, "sw_3_arr[6][1]~q": 6793, "twad_tdl[1][0]~q": 6794, "twad_tdl[2][0]~q": 6795, "swd_tdl[10][0]~q": 6796, "lpp_ram_data_out[0][11]~q": 6797, "butterfly_st1[3][0][6]~q": 6798, "swd_tdl[14][0]~q": 6799, "swd_tdl[15][0]~q": 6800, "bit_extend[0]": 6801, "r_array_out[0][7]~q": 6802, "twad_tdl[3][3]~q": 6803, "r_array_out[3][4]~q": 6804, "r_array_out[1][4]~q": 6805, "sw_0_arr[7][1]~q": 6806, "sw_0_arr[11][2]~q": 6807, "reg_no_twiddle[6][0][2]~q": 6808, "reg_no_twiddle[3][1][13]~q": 6809, "butterfly_st1[3][1][13]~q": 6810, "lpp_ram_data_out[0][17]~q": 6811, "sink_ready_ctrl_d~q": 6812, "send_eop_s~q": 6813, "w249w[30]": 6814, "twad_tdl[4][0]~q": 6815, "reg_no_twiddle[3][1][15]~q": 6816, "sw_1_arr[9][1]~q": 6817, "reg_no_twiddle[0][1][15]~q": 6818, "lpp_ram_data_out[0][27]~q": 6819, "reg_no_twiddle[5][0][1]~q": 6820, "butterfly_st1[2][0][10]~q": 6821, "sw_1_arr[0][1]~q": 6822, "p_tdl[5][1]~q": 6823, "butterfly_st1[3][1][8]~q": 6824, "r_array_out[0][4]~q": 6825, "swa_tdl[9][1]~q": 6826, "swa_tdl[10][1]~q": 6827, "reg_no_twiddle[4][0][16]~q": 6828, "butterfly_st1[2][1][14]~q": 6829, "butterfly_st2[1][0][2]~q": 6830, "lpp_ram_data_out[3][30]~q": 6831, "r_array_out[3][7]~q": 6832, "sink_real[7]": 6833, "butterfly_st1[2][1][13]~q": 6834, "r_array_out[3][6]~q": 6835, "twiddle_data[1][0][1]~q": 6836, "r_array_out[0][13]~q": 6837, "sw_r_tdl[2][1]~q": 6838, "sw_r_tdl[3][1]~q": 6839, "lpp_ram_data_out[1][20]~q": 6840, "sw_1_arr[9][0]~q": 6841, "butterfly_st1[1][1][12]~q": 6842, "butterfly_st1[1][0][17]~q": 6843, "reg_no_twiddle[0][0][15]~q": 6844, "butterfly_st2[2][0][10]~q": 6845, "sink_real[1]": 6846, "butterfly_st1[0][1][16]~q": 6847, "reg_no_twiddle[1][1][12]~q": 6848, "butterfly_st2[1][0][13]~q": 6849, "butterfly_st2[3][0][0]~q": 6850, "butterfly_st1[3][1][18]~q": 6851, "r_array_out[2][4]~q": 6852, "sw_0_arr[4][0]~q": 6853, "r_array_out[1][7]~q": 6854, "sw_2_arr[2][1]~q": 6855, "sw_2_arr[3][1]~q": 6856, "reg_no_twiddle[2][1][14]~q": 6857, "butterfly_st2[2][1][10]~q": 6858, "butterfly_st2[1][1][10]~q": 6859, "lpp_ram_data_out[2][8]~q": 6860, "sink_imag[12]": 6861, "lpp_ram_data_out[0][15]~q": 6862, "reg_no_twiddle[4][0][17]~q": 6863, "swd_tdl[9][1]~q": 6864, "lpp_ram_data_out[1][19]~q": 6865, "lpp_ram_data_out[2][19]~q": 6866, "butterfly_st2[2][1][11]~q": 6867, "reg_no_twiddle[0][0][13]~q": 6868, "sw_0_arr[10][3]~q": 6869, "r_array_out[3][14]~q": 6870, "sw_2_arr[13][1]~q": 6871, "sw_2_arr[14][1]~q": 6872, "r_array_out[0][11]~q": 6873, "r_array_out[2][11]~q": 6874, "reg_no_twiddle[4][1][13]~q": 6875, "reg_no_twiddle[5][1][13]~q": 6876, "sink_imag[1]": 6877, "butterfly_st2[1][1][9]~q": 6878, "reg_no_twiddle[2][1][12]~q": 6879, "butterfly_st2[1][1][3]~q": 6880, "butterfly_st1[0][0][17]~q": 6881, "twad_tdl[5][3]~q": 6882, "lpp_ram_data_out[3][11]~q": 6883, "reg_no_twiddle[3][0][10]~q": 6884, "butterfly_st1[2][0][4]~q": 6885, "butterfly_st1[3][1][4]~q": 6886, "reg_no_twiddle[4][1][17]~q": 6887, "reg_no_twiddle[6][1][1]~q": 6888, "tdl_arr[3][1]~q": 6889, "i_array_out[2][13]~q": 6890, "twiddle_data[0][1][5]~q": 6891, "r_array_out[2][0]~q": 6892, "lpp_ram_data_out[3][26]~q": 6893, "butterfly_st2[3][1][16]~q": 6894, "butterfly_st2[3][1][0]~q": 6895, "reg_no_twiddle[2][0][0]~q": 6896, "butterfly_st2[2][1][7]~q": 6897, "source_state.sop~q": 6898, "source_state.run1~q": 6899, "str_count_en~q": 6900, "twiddle_data[2][1][12]~q": 6901, "lpp_ram_data_out[1][7]~q": 6902, "butterfly_st2[0][1][15]~q": 6903, "sw_r_tdl[2][0]~q": 6904, "sw_0_arr[9][3]~q": 6905, "swd_tdl[0][1]~q": 6906, "lpp_ram_data_out[0][10]~q": 6907, "source_stall_int_d~q": 6908, "mac_result[23]": 6909, "sw_1_arr[2][1]~q": 6910, "sw_1_arr[3][1]~q": 6911, "p_tdl[9][1]~q": 6912, "p_tdl[10][1]~q": 6913, "butterfly_st2[0][0][7]~q": 6914, "lpp_ram_data_out[3][1]~q": 6915, "reg_no_twiddle[5][1][9]~q": 6916, "lpp_ram_data_out[1][32]~q": 6917, "sw_0_arr[8][0]~q": 6918, "source_stall_reg~q": 6919, "master_sink_ena~q": 6920, "reg_no_twiddle[5][1][14]~q": 6921, "i_array_out[3][1]~q": 6922, "i_array_out[1][1]~q": 6923, "butterfly_st1[3][1][14]~q": 6924, "butterfly_st2[2][0][12]~q": 6925, "butterfly_st1[2][1][0]~q": 6926, "butterfly_st1[3][0][0]~q": 6927, "butterfly_st2[0][0][12]~q": 6928, "lpp_ram_data_out[0][18]~q": 6929, "twad_tdl[1][1]~q": 6930, "twad_tdl[0][0]~q": 6931, "butterfly_st2[3][1][11]~q": 6932, "twiddle_data[2][1][16]~q": 6933, "reg_no_twiddle[0][1][0]~q": 6934, "reg_no_twiddle[1][1][0]~q": 6935, "sw_0_arr[12][0]~q": 6936, "w249w[16]": 6937, "reg_no_twiddle[1][1][17]~q": 6938, "twiddle_data[1][0][14]~q": 6939, "twiddle_data[1][1][17]~q": 6940, "twiddle_data[1][1][15]~q": 6941, "twiddle_data[1][1][14]~q": 6942, "twiddle_data[1][1][12]~q": 6943, "twiddle_data[1][1][11]~q": 6944, "twiddle_data[1][1][10]~q": 6945, "twiddle_data[1][1][7]~q": 6946, "twiddle_data[1][1][6]~q": 6947, "twiddle_data[1][1][4]~q": 6948, "twiddle_data[1][1][2]~q": 6949, "twiddle_data[1][1][0]~q": 6950, "reg_no_twiddle[4][0][11]~q": 6951, "reg_no_twiddle[5][0][11]~q": 6952, "reg_no_twiddle[0][1][9]~q": 6953, "sink_imag[16]": 6954, "ram_in_reg[0][6]~q": 6955, "twad_tdl[2][1]~q": 6956, "twad_tdl[3][1]~q": 6957, "reg_no_twiddle[2][1][1]~q": 6958, "reg_no_twiddle[3][1][1]~q": 6959, "sw_0_arr[13][3]~q": 6960, "butterfly_st2[1][0][6]~q": 6961, "p_tdl[6][1]~q": 6962, "p_tdl[7][1]~q": 6963, "sw_0_arr[5][0]~q": 6964, "butterfly_st1[3][1][2]~q": 6965, "butterfly_st1[2][0][2]~q": 6966, "sw_0_arr[13][0]~q": 6967, "sw_0_arr[14][0]~q": 6968, "sdetd.IDLE~q": 6969, "butterfly_st2[1][0][7]~q": 6970, "reg_no_twiddle[2][1][11]~q": 6971, "sw_2_arr[8][1]~q": 6972, "sink_imag[15]": 6973, "twiddle_data[2][1][17]~q": 6974, "twiddle_data[2][1][15]~q": 6975, "twiddle_data[2][1][14]~q": 6976, "twiddle_data[2][1][13]~q": 6977, "twiddle_data[2][1][11]~q": 6978, "twiddle_data[2][1][10]~q": 6979, "twiddle_data[2][1][6]~q": 6980, "twiddle_data[2][1][5]~q": 6981, "twiddle_data[2][1][3]~q": 6982, "twiddle_data[2][1][2]~q": 6983, "twiddle_data[2][1][1]~q": 6984, "twiddle_data[2][1][0]~q": 6985, "lpp_ram_data_out[0][8]~q": 6986, "swa_tdl[2][1]~q": 6987, "swa_tdl[3][1]~q": 6988, "lpp_ram_data_out[3][13]~q": 6989, "sw_3_arr[10][1]~q": 6990, "i_array_out[2][10]~q": 6991, "i_array_out[0][10]~q": 6992, "butterfly_st1[1][0][12]~q": 6993, "mac_result[9]": 6994, "butterfly_st1[2][1][15]~q": 6995, "q_a[10]": 6996, "butterfly_st1[3][1][15]~q": 6997, "butterfly_st1[3][1][12]~q": 6998, "butterfly_st1[2][0][12]~q": 6999, "reg_no_twiddle[0][0][14]~q": 7000, "reg_no_twiddle[2][0][7]~q": 7001, "butterfly_st2[1][0][3]~q": 7002, "reg_no_twiddle[3][1][0]~q": 7003, "reg_no_twiddle[4][1][0]~q": 7004, "butterfly_st1[1][0][4]~q": 7005, "r_array_out[1][14]~q": 7006, "swa_tdl[12][1]~q": 7007, "sop_out~q": 7008, "butterfly_st2[0][0][19]~q": 7009, "tdl_arr[3][0]~q": 7010, "w249w[7]": 7011, "swa_tdl[4][1]~q": 7012, "lpp_ram_data_out[2][16]~q": 7013, "butterfly_st2[0][1][12]~q": 7014, "butterfly_st1[0][0][5]~q": 7015, "sw_0_arr[5][3]~q": 7016, "sw_0_arr[6][3]~q": 7017, "lpp_ram_data_out[0][3]~q": 7018, "reg_no_twiddle[3][0][11]~q": 7019, "lpp_ram_data_out[3][6]~q": 7020, "reg_no_twiddle[1][0][2]~q": 7021, "i_array_out[3][17]~q": 7022, "i_array_out[1][17]~q": 7023, "reg_no_twiddle[1][1][14]~q": 7024, "sink_imag[10]": 7025, "butterfly_st2[3][1][13]~q": 7026, "sw_3_arr[2][1]~q": 7027, "reg_no_twiddle[0][1][13]~q": 7028, "stall_reg~q": 7029, "butterfly_st1[2][0][13]~q": 7030, "twiddle_data[0][1][2]~q": 7031, "butterfly_st1[0][1][1]~q": 7032, "butterfly_st1[1][1][1]~q": 7033, "butterfly_st2[3][0][18]~q": 7034, "q_a[11]": 7035, "p_tdl[1][0]~q": 7036, "sw_0_arr[7][0]~q": 7037, "sink_imag[13]": 7038, "sw_0_arr[0][1]~q": 7039, "butterfly_st2[3][1][12]~q": 7040, "lpp_ram_data_out[0][22]~q": 7041, "butterfly_st1[2][0][18]~q": 7042, "lpp_ram_data_out[1][16]~q": 7043, "reg_no_twiddle[6][0][11]~q": 7044, "twiddle_data[1][0][16]~q": 7045, "twad_tdl[4][3]~q": 7046, "sw_1_arr[10][1]~q": 7047, "butterfly_st2[2][0][17]~q": 7048, "butterfly_st2[1][1][5]~q": 7049, "r_array_out[3][9]~q": 7050, "reg_no_twiddle[5][0][7]~q": 7051, "w249w[11]": 7052, "swa_tdl[6][0]~q": 7053, "lpp_ram_data_out[0][23]~q": 7054, "lpp_ram_data_out[2][25]~q": 7055, "reg_no_twiddle[4][0][3]~q": 7056, "data_rdy_int~q": 7057, "twiddle_data[0][1][10]~q": 7058, "reg_no_twiddle[3][1][12]~q": 7059, "r_array_out[1][16]~q": 7060, "butterfly_st1[1][0][9]~q": 7061, "butterfly_st2[1][0][19]~q": 7062, "reg_no_twiddle[5][0][2]~q": 7063, "reg_no_twiddle[2][1][0]~q": 7064, "reg_no_twiddle[3][1][10]~q": 7065, "sw_0_arr[3][1]~q": 7066, "butterfly_st2[2][1][6]~q": 7067, "sw_0_arr[13][1]~q": 7068, "butterfly_st1[1][1][10]~q": 7069, "reg_no_twiddle[6][0][6]~q": 7070, "butterfly_st1[3][1][11]~q": 7071, "reg_no_twiddle[1][1][7]~q": 7072, "i_array_out[2][16]~q": 7073, "butterfly_st1[1][0][1]~q": 7074, "butterfly_st1[0][0][1]~q": 7075, "reg_no_twiddle[6][0][10]~q": 7076, "twiddle_data[0][1][7]~q": 7077, "w249w[28]": 7078, "butterfly_st2[0][0][3]~q": 7079, "butterfly_st1[1][0][16]~q": 7080, "butterfly_st1[0][0][16]~q": 7081, "butterfly_st1[3][1][10]~q": 7082, "sink_stall_s~q": 7083, "butterfly_st1[3][0][2]~q": 7084, "butterfly_st1[2][1][2]~q": 7085, "butterfly_st2[2][0][4]~q": 7086, "tdl_arr[2][1]~q": 7087, "swd_tdl[11][0]~q": 7088, "w249w[8]": 7089, "butterfly_st1[2][0][14]~q": 7090, "butterfly_st1[3][0][11]~q": 7091, "reg_no_twiddle[3][0][4]~q": 7092, "mac_result[18]": 7093, "reg_no_twiddle[0][1][12]~q": 7094, "w249w[31]": 7095, "lpp_ram_data_out[2][34]~q": 7096, "lpp_ram_data_out[3][34]~q": 7097, "butterfly_st1[1][0][15]~q": 7098, "twad_tdl[3][0]~q": 7099, "butterfly_st1[3][0][12]~q": 7100, "butterfly_st1[2][1][12]~q": 7101, "sw_0_arr[14][1]~q": 7102, "mac_result[13]": 7103, "reg_no_twiddle[0][0][7]~q": 7104, "reg_no_twiddle[1][0][10]~q": 7105, "twiddle_data[1][0][17]~q": 7106, "twiddle_data[1][0][11]~q": 7107, "twiddle_data[1][0][10]~q": 7108, "twiddle_data[1][0][5]~q": 7109, "twiddle_data[1][0][4]~q": 7110, "twiddle_data[1][0][3]~q": 7111, "reg_no_twiddle[3][1][14]~q": 7112, "butterfly_st2[0][0][0]~q": 7113, "w249w[13]": 7114, "butterfly_st2[1][0][10]~q": 7115, "butterfly_st1[3][1][7]~q": 7116, "reg_no_twiddle[2][0][2]~q": 7117, "reg_no_twiddle[4][1][8]~q": 7118, "reg_no_twiddle[1][1][4]~q": 7119, "reg_no_twiddle[6][1][15]~q": 7120, "butterfly_st2[2][0][5]~q": 7121, "i_array_out[3][9]~q": 7122, "i_array_out[1][9]~q": 7123, "i_array_out[0][16]~q": 7124, "p_tdl[9][0]~q": 7125, "sw_3_arr[1][1]~q": 7126, "r_array_out[3][2]~q": 7127, "r_array_out[1][2]~q": 7128, "lpp_ram_data_out[2][11]~q": 7129, "i_array_out[3][13]~q": 7130, "sw_0_arr[0][2]~q": 7131, "sw_0_arr[1][2]~q": 7132, "lpp_ram_data_out[3][25]~q": 7133, "lpp_ram_data_out[0][25]~q": 7134, "butterfly_st1[0][1][11]~q": 7135, "reg_no_twiddle[0][0][4]~q": 7136, "lpp_ram_data_out[1][8]~q": 7137, "r_array_out[0][12]~q": 7138, "butterfly_st2[2][0][2]~q": 7139, "butterfly_st2[2][1][1]~q": 7140, "butterfly_st2[0][0][6]~q": 7141, "fft_dirn_held_o2~q": 7142, "p_tdl[1][1]~q": 7143, "w249w[20]": 7144, "lpp_ram_data_out[2][13]~q": 7145, "fft_dirn_held~q": 7146, "fft_dirn_held_o~q": 7147, "butterfly_st2[0][0][5]~q": 7148, "butterfly_st1[1][1][6]~q": 7149, "lpp_ram_data_out[1][23]~q": 7150, "swa_tdl[3][0]~q": 7151, "butterfly_st1[1][1][13]~q": 7152, "butterfly_st1[0][0][3]~q": 7153, "reg_no_twiddle[5][0][4]~q": 7154, "w249w[3]": 7155, "lpp_ram_data_out[3][23]~q": 7156, "lpp_ram_data_out[1][26]~q": 7157, "lpp_ram_data_out[0][26]~q": 7158, "butterfly_st2[3][0][5]~q": 7159, "reg_no_twiddle[6][1][7]~q": 7160, "i_array_out[3][11]~q": 7161, "i_array_out[1][11]~q": 7162, "sw_1_arr[8][0]~q": 7163, "sw_3_arr[12][1]~q": 7164, "swa_tdl[15][1]~q": 7165, "butterfly_st2[3][0][4]~q": 7166, "twad_tdl[2][3]~q": 7167, "twiddle_data[0][1][16]~q": 7168, "i_array_out[2][8]~q": 7169, "lpp_ram_data_out[3][35]~q": 7170, "butterfly_st2[0][1][16]~q": 7171, "twad_tdl[5][0]~q": 7172, "butterfly_st2[2][1][15]~q": 7173, "reg_no_twiddle[0][0][12]~q": 7174, "butterfly_st2[2][1][3]~q": 7175, "reg_no_twiddle[4][1][14]~q": 7176, "reset_n": 7177, "r_array_out[1][13]~q": 7178, "reg_no_twiddle[3][1][8]~q": 7179, "lpp_ram_data_out[1][15]~q": 7180, "lpp_ram_data_out[1][11]~q": 7181, "butterfly_st2[2][1][8]~q": 7182, "reg_no_twiddle[5][0][9]~q": 7183, "r_array_out[1][6]~q": 7184, "twiddle_data[0][1][8]~q": 7185, "reg_no_twiddle[4][0][14]~q": 7186, "butterfly_st1[3][1][16]~q": 7187, "sink_real[2]": 7188, "butterfly_st2[1][0][18]~q": 7189, "butterfly_st2[0][0][11]~q": 7190, "i_array_out[1][12]~q": 7191, "i_array_out[3][12]~q": 7192, "butterfly_st2[0][1][4]~q": 7193, "butterfly_st2[2][1][17]~q": 7194, "swa_tdl[8][1]~q": 7195, "twad_tdl[4][1]~q": 7196, "twad_tdl[5][1]~q": 7197, "sw_3_arr[11][1]~q": 7198, "w249w[25]": 7199, "butterfly_st2[3][0][8]~q": 7200, "butterfly_st2[1][1][18]~q": 7201, "sw_1_arr[7][0]~q": 7202, "reg_no_twiddle[6][1][8]~q": 7203, "butterfly_st1[1][0][14]~q": 7204, "butterfly_st1[3][0][15]~q": 7205, "butterfly_st2[3][1][17]~q": 7206, "mac_result[21]": 7207, "r_array_out[2][12]~q": 7208, "r_array_out[0][14]~q": 7209, "reg_no_twiddle[5][0][10]~q": 7210, "sw_3_arr[8][1]~q": 7211, "butterfly_st2[1][1][1]~q": 7212, "reg_no_twiddle[6][1][0]~q": 7213, "sw_2_arr[4][1]~q": 7214, "reg_no_twiddle[4][1][16]~q": 7215, "p_tdl[2][0]~q": 7216, "butterfly_st1[1][0][6]~q": 7217, "butterfly_st2[3][0][6]~q": 7218, "butterfly_st2[1][0][12]~q": 7219, "reg_no_twiddle[6][0][7]~q": 7220, "swa_tdl[0][0]~q": 7221, "lpp_ram_data_out[0][16]~q": 7222, "reg_no_twiddle[2][0][6]~q": 7223, "swd_tdl[13][1]~q": 7224, "inverse": 7225, "reg_no_twiddle[2][0][12]~q": 7226, "lpp_ram_data_out[1][25]~q": 7227, "reg_no_twiddle[5][0][0]~q": 7228, "lpp_ram_data_out[2][6]~q": 7229, "reg_no_twiddle[3][0][3]~q": 7230, "butterfly_st2[2][1][14]~q": 7231, "reg_no_twiddle[0][0][5]~q": 7232, "twiddle_data[0][1][17]~q": 7233, "twiddle_data[0][1][15]~q": 7234, "twiddle_data[0][1][14]~q": 7235, "twiddle_data[0][1][12]~q": 7236, "twiddle_data[0][1][11]~q": 7237, "twiddle_data[0][1][9]~q": 7238, "twiddle_data[0][1][6]~q": 7239, "twiddle_data[0][1][1]~q": 7240, "reg_no_twiddle[1][1][13]~q": 7241, "sw_0_arr[14][2]~q": 7242, "butterfly_st2[0][1][0]~q": 7243, "sink_imag[9]": 7244, "reg_no_twiddle[3][0][17]~q": 7245, "r_array_out[2][16]~q": 7246, "butterfly_st2[2][1][16]~q": 7247, "i_array_out[1][6]~q": 7248, "butterfly_st1[2][1][11]~q": 7249, "sw_1_arr[1][0]~q": 7250, "swa_tdl[11][1]~q": 7251, "sw_1_arr[2][0]~q": 7252, "reg_no_twiddle[1][1][5]~q": 7253, "reg_no_twiddle[2][1][5]~q": 7254, "butterfly_st2[1][1][15]~q": 7255, "twad_tdl[0][1]~q": 7256, "butterfly_st2[1][0][11]~q": 7257, "butterfly_st2[1][1][8]~q": 7258, "reg_no_twiddle[5][1][3]~q": 7259, "sw_0_arr[7][3]~q": 7260, "w249w[23]": 7261, "butterfly_st2[0][1][7]~q": 7262, "sw_3_arr[7][1]~q": 7263, "at_source_sop_s~q": 7264, "p_tdl[8][1]~q": 7265, "r_array_out[2][15]~q": 7266, "lpp_ram_data_out[1][0]~q": 7267, "sw_0_arr[0][3]~q": 7268, "lpp_ram_data_out[3][16]~q": 7269, "butterfly_st2[2][0][18]~q": 7270, "reg_no_twiddle[5][0][14]~q": 7271, "reg_no_twiddle[3][1][11]~q": 7272, "reg_no_twiddle[0][0][2]~q": 7273, "reg_no_twiddle[3][1][16]~q": 7274, "butterfly_st1[2][0][7]~q": 7275, "butterfly_st2[3][1][8]~q": 7276, "sink_imag[14]": 7277, "reg_no_twiddle[1][1][2]~q": 7278, "lpp_ram_data_out[3][28]~q": 7279, "reg_no_twiddle[1][0][12]~q": 7280, "en_d~q": 7281, "lpp_ram_data_out[1][34]~q": 7282, "butterfly_st2[1][1][17]~q": 7283, "butterfly_st2[2][1][4]~q": 7284, "sink_imag[17]": 7285, "lpp_ram_data_out[2][23]~q": 7286, "butterfly_st2[0][0][4]~q": 7287, "sink_real[16]": 7288, "reg_no_twiddle[2][0][8]~q": 7289, "p_tdl[3][0]~q": 7290, "r_array_out[2][7]~q": 7291, "sink_error[0]": 7292, "lpp_ram_data_out[0][6]~q": 7293, "butterfly_st2[3][1][7]~q": 7294, "sw_2_arr[10][1]~q": 7295, "butterfly_st2[0][0][14]~q": 7296, "r_array_out[0][16]~q": 7297, "reg_no_twiddle[1][0][7]~q": 7298, "sink_real[8]": 7299, "butterfly_st2[3][1][6]~q": 7300, "sink_real[3]": 7301, "reg_no_twiddle[2][0][3]~q": 7302, "twad_tdl[4][2]~q": 7303, "twad_tdl[5][2]~q": 7304, "butterfly_st2[2][0][3]~q": 7305, "reg_no_twiddle[6][0][16]~q": 7306, "butterfly_st2[3][1][9]~q": 7307, "butterfly_st2[2][0][13]~q": 7308, "sink_error[1]": 7309, "reg_no_twiddle[4][0][4]~q": 7310, "butterfly_st2[2][0][11]~q": 7311, "butterfly_st2[2][0][8]~q": 7312, "butterfly_st2[3][0][14]~q": 7313, "butterfly_st2[1][1][16]~q": 7314, "sink_real[15]": 7315, "lpp_ram_data_out[2][26]~q": 7316, "reg_no_twiddle[3][1][7]~q": 7317, "r_array_out[0][0]~q": 7318, "i_array_out[0][2]~q": 7319, "r_array_out[0][15]~q": 7320, "butterfly_st2[3][1][10]~q": 7321, "twad_tdl[3][2]~q": 7322, "butterfly_st2[1][0][1]~q": 7323, "i_array_out[0][13]~q": 7324, "reg_no_twiddle[2][1][3]~q": 7325, "w249w[19]": 7326, "mac_result[17]": 7327, "swd_tdl[14][1]~q": 7328, "swa_tdl[1][0]~q": 7329, "i_array_out[3][8]~q": 7330, "butterfly_st2[1][1][0]~q": 7331, "sw_0_arr[10][1]~q": 7332, "reg_no_twiddle[5][1][6]~q": 7333, "sw_2_arr[5][1]~q": 7334, "swd_tdl[5][1]~q": 7335, "butterfly_st2[2][0][6]~q": 7336, "sw_1_arr[3][0]~q": 7337, "butterfly_st2[3][0][19]~q": 7338, "butterfly_st2[0][1][11]~q": 7339, "sink_real[12]": 7340, "sink_real[9]": 7341, "sink_imag[4]": 7342, "swd_tdl[4][0]~q": 7343, "sw_0_arr[6][2]~q": 7344, "sw_r_tdl[0][1]~q": 7345, "sw_r_tdl[1][1]~q": 7346, "butterfly_st2[1][0][14]~q": 7347, "butterfly_st2[3][0][2]~q": 7348, "sw_0_arr[6][0]~q": 7349, "sw_0_arr[5][2]~q": 7350, "swd_tdl[2][1]~q": 7351, "reg_no_twiddle[4][1][6]~q": 7352, "butterfly_st2[0][0][13]~q": 7353, "reg_no_twiddle[0][1][10]~q": 7354, "sw_0_arr[12][2]~q": 7355, "butterfly_st1[3][1][6]~q": 7356, "sw_0_arr[10][0]~q": 7357, "sw_0_arr[8][3]~q": 7358, "sink_imag[11]": 7359, "swa_tdl[5][1]~q": 7360, "reg_no_twiddle[3][0][9]~q": 7361, "reg_no_twiddle[4][0][9]~q": 7362, "sink_valid": 7363, "sink_real[11]": 7364, "butterfly_st2[1][0][15]~q": 7365, "twad_tdl[2][2]~q": 7366, "reg_no_twiddle[1][1][8]~q": 7367, "reg_no_twiddle[2][1][9]~q": 7368, "sw_1_arr[13][0]~q": 7369, "sw_1_arr[14][0]~q": 7370, "sink_real[13]": 7371, "sink_imag[7]": 7372, "source_ready": 7373, "butterfly_st2[3][1][3]~q": 7374, "sw_0_arr[4][3]~q": 7375, "reg_no_twiddle[5][1][8]~q": 7376}