<dec f='linux-4.18.y/drivers/mempool/octeontx/octeontx_fpavf.h' l='57'/>
<doc f='linux-4.18.y/drivers/mempool/octeontx/octeontx_fpavf.h' l='52'>/*
 * In Cavium OcteonTX SoC, all accesses to the device registers are
 * implicitly strongly ordered. So, the relaxed version of IO operation is
 * safe to use with out any IO memory barriers.
 */</doc>
<use f='linux-4.18.y/drivers/mempool/octeontx/octeontx_fpavf.c' l='486' u='c'/>
<use f='linux-4.18.y/drivers/mempool/octeontx/octeontx_fpavf.c' l='488' u='c'/>
<use f='linux-4.18.y/drivers/mempool/octeontx/octeontx_fpavf.c' l='491' u='c'/>
<use f='linux-4.18.y/drivers/mempool/octeontx/octeontx_fpavf.c' l='611' u='c'/>
<use f='linux-4.18.y/drivers/mempool/octeontx/octeontx_fpavf.c' l='620' u='c'/>
<use f='linux-4.18.y/drivers/mempool/octeontx/octeontx_fpavf.c' l='638' u='c'/>
<use f='linux-4.18.y/drivers/mempool/octeontx/octeontx_fpavf.c' l='725' u='c'/>
<use f='linux-4.18.y/drivers/mempool/octeontx/octeontx_fpavf.c' l='731' u='c'/>
<use f='linux-4.18.y/drivers/mempool/octeontx/rte_mempool_octeontx.c' l='57' u='c'/>
