ARM GAS  /tmp/ccybRAZt.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1	@ Tag_ABI_FP_denormal
   5              		.eabi_attribute 21, 1	@ Tag_ABI_FP_exceptions
   6              		.eabi_attribute 23, 3	@ Tag_ABI_FP_number_model
   7              		.eabi_attribute 24, 1	@ Tag_ABI_align8_needed
   8              		.eabi_attribute 25, 1	@ Tag_ABI_align8_preserved
   9              		.eabi_attribute 26, 1	@ Tag_ABI_enum_size
  10              		.eabi_attribute 30, 4	@ Tag_ABI_optimization_goals
  11              		.eabi_attribute 34, 1	@ Tag_CPU_unaligned_access
  12              		.eabi_attribute 18, 4	@ Tag_ABI_PCS_wchar_t
  13              		.file	"system_stm32f10x.c"
  14              	@ GNU C17 (GNU Arm Embedded Toolchain 10.3-2021.10) version 10.3.1 20210824 (release) (arm-none-eab
  15              	@	compiled by GNU C version 4.8.4, GMP version 6.1.0, MPFR version 3.1.4, MPC version 1.0.3, isl ve
  16              	
  17              	@ GGC heuristics: --param ggc-min-expand=100 --param ggc-min-heapsize=131072
  18              	@ options passed:  -I . -I ../3-ComProcessos
  19              	@ -I ../stm32f10x_lib/CMSIS/CM3/CoreSupport
  20              	@ -I ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x
  21              	@ -I ../stm32f10x_lib/STM32F10x_StdPeriph_Driver/inc
  22              	@ -I ../stm32f10x_lib/STM32F10x_StdPeriph_Driver -I ../freertos/include
  23              	@ -I ../freertos/portable/GCC/ARM_CM3 -imultilib thumb/v7-m/nofp
  24              	@ -iprefix /usr/bin/../lib/gcc/arm-none-eabi/10.3.1/
  25              	@ -isysroot /usr/bin/../arm-none-eabi -D__USES_INITFINI__ -D STM32F10X_MD
  26              	@ -D USE_STDPERIPH_DRIVER -D HSE_VALUE=8000000 -D RUN_FROM_FLASH=1
  27              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c
  28              	@ -mcpu=cortex-m3 -mthumb -mfloat-abi=soft -mlibarch=armv7-m -march=armv7-m
  29              	@ -auxbase-strip ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.o
  30              	@ -g -gdwarf-2 -Os -Wall -fomit-frame-pointer -fverbose-asm
  31              	@ options enabled:  -faggressive-loop-optimizations -fallocation-dce
  32              	@ -fauto-inc-dec -fbranch-count-reg -fcaller-saves -fcode-hoisting
  33              	@ -fcombine-stack-adjustments -fcompare-elim -fcprop-registers
  34              	@ -fcrossjumping -fcse-follow-jumps -fdefer-pop
  35              	@ -fdelete-null-pointer-checks -fdevirtualize -fdevirtualize-speculatively
  36              	@ -fdwarf2-cfi-asm -fearly-inlining -feliminate-unused-debug-symbols
  37              	@ -feliminate-unused-debug-types -fexpensive-optimizations
  38              	@ -fforward-propagate -ffp-int-builtin-inexact -ffunction-cse -fgcse
  39              	@ -fgcse-lm -fgnu-unique -fguess-branch-probability -fhoist-adjacent-loads
  40              	@ -fident -fif-conversion -fif-conversion2 -findirect-inlining -finline
  41              	@ -finline-atomics -finline-functions -finline-functions-called-once
  42              	@ -finline-small-functions -fipa-bit-cp -fipa-cp -fipa-icf
  43              	@ -fipa-icf-functions -fipa-icf-variables -fipa-profile -fipa-pure-const
  44              	@ -fipa-ra -fipa-reference -fipa-reference-addressable -fipa-sra
  45              	@ -fipa-stack-alignment -fipa-vrp -fira-hoist-pressure
  46              	@ -fira-share-save-slots -fira-share-spill-slots
  47              	@ -fisolate-erroneous-paths-dereference -fivopts -fkeep-static-consts
  48              	@ -fleading-underscore -flifetime-dse -flra-remat -fmath-errno
  49              	@ -fmerge-constants -fmerge-debug-strings -fmove-loop-invariants
  50              	@ -fomit-frame-pointer -foptimize-sibling-calls -fpartial-inlining
  51              	@ -fpeephole -fpeephole2 -fplt -fprefetch-loop-arrays -freg-struct-return
  52              	@ -freorder-blocks -freorder-functions -frerun-cse-after-loop
  53              	@ -fsched-critical-path-heuristic -fsched-dep-count-heuristic
  54              	@ -fsched-group-heuristic -fsched-interblock -fsched-last-insn-heuristic
  55              	@ -fsched-pressure -fsched-rank-heuristic -fsched-spec
  56              	@ -fsched-spec-insn-heuristic -fsched-stalled-insns-dep -fschedule-insns2
  57              	@ -fsection-anchors -fsemantic-interposition -fshow-column
ARM GAS  /tmp/ccybRAZt.s 			page 2


  58              	@ -fshrink-wrap-separate -fsigned-zeros -fsplit-ivs-in-unroller
  59              	@ -fsplit-wide-types -fssa-backprop -fssa-phiopt -fstdarg-opt
  60              	@ -fstore-merging -fstrict-aliasing -fstrict-volatile-bitfields
  61              	@ -fsync-libcalls -fthread-jumps -ftoplevel-reorder -ftrapping-math
  62              	@ -ftree-bit-ccp -ftree-builtin-call-dce -ftree-ccp -ftree-ch
  63              	@ -ftree-coalesce-vars -ftree-copy-prop -ftree-cselim -ftree-dce
  64              	@ -ftree-dominator-opts -ftree-dse -ftree-forwprop -ftree-fre
  65              	@ -ftree-loop-distribute-patterns -ftree-loop-if-convert -ftree-loop-im
  66              	@ -ftree-loop-ivcanon -ftree-loop-optimize -ftree-parallelize-loops=
  67              	@ -ftree-phiprop -ftree-pre -ftree-pta -ftree-reassoc -ftree-scev-cprop
  68              	@ -ftree-sink -ftree-slsr -ftree-sra -ftree-switch-conversion
  69              	@ -ftree-tail-merge -ftree-ter -ftree-vrp -funit-at-a-time -fvar-tracking
  70              	@ -fvar-tracking-assignments -fverbose-asm -fzero-initialized-in-bss
  71              	@ -masm-syntax-unified -mbe32 -mfix-cortex-m3-ldrd -mlittle-endian
  72              	@ -mpic-data-is-text-relative -msched-prolog -mthumb -munaligned-access
  73              	@ -mvectorize-with-neon-quad
  74              	
  75              		.text
  76              	.Ltext0:
  77              		.cfi_sections	.debug_frame
  78              		.align	1
  79              		.global	SystemInit
  80              		.syntax unified
  81              		.thumb
  82              		.thumb_func
  83              		.type	SystemInit, %function
  84              	SystemInit:
  85              	.LFB29:
  86              		.file 1 "../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c"
   1:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
   2:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   ******************************************************************************
   3:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @file    system_stm32f10x.c
   4:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @author  MCD Application Team
   5:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @version V3.5.0
   6:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @date    11-March-2011
   7:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief   CMSIS Cortex-M3 Device Peripheral Access Layer System Source File.
   8:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * 
   9:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * 1.  This file provides two functions and one global variable to be called from 
  10:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *     user application:
  11:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *      - SystemInit(): Setups the system clock (System clock source, PLL Multiplier
  12:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                      factors, AHB/APBx prescalers and Flash settings). 
  13:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                      This function is called at startup just after reset and 
  14:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                      before branch to main program. This call is made inside
  15:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                      the "startup_stm32f10x_xx.s" file.
  16:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *
  17:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  18:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                                  by the user application to setup the SysTick 
  19:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                                  timer or configure other parameters.
  20:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                                     
  21:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  22:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                                 be called whenever the core clock is changed
  23:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                                 during program execution.
  24:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *
  25:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * 2. After each device reset the HSI (8 MHz) is used as system clock source.
  26:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *    Then SystemInit() function is called, in "startup_stm32f10x_xx.s" file, to
  27:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *    configure the system clock before to branch to main program.
  28:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *
ARM GAS  /tmp/ccybRAZt.s 			page 3


  29:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * 3. If the system clock source selected by user fails to startup, the SystemInit()
  30:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *    function will do nothing and HSI still used as system clock source. User can 
  31:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *    add some code to deal with this issue inside the SetSysClock() function.
  32:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *
  33:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * 4. The default value of HSE crystal is set to 8 MHz (or 25 MHz, depedning on
  34:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *    the product used), refer to "HSE_VALUE" define in "stm32f10x.h" file. 
  35:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *    When HSE is used as system clock source, directly or through PLL, and you
  36:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *    are using different crystal you have to adapt the HSE value to your own
  37:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *    configuration.
  38:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *        
  39:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   ******************************************************************************
  40:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @attention
  41:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *
  42:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  43:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  44:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  45:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  46:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  47:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  48:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *
  49:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
  50:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   ******************************************************************************
  51:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
  52:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  53:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup CMSIS
  54:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
  55:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
  56:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  57:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup stm32f10x_system
  58:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
  59:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */  
  60:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
  61:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Includes
  62:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
  63:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
  64:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  65:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #include "stm32f10x.h"
  66:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  67:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
  68:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @}
  69:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
  70:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  71:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_TypesDefinitions
  72:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
  73:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
  74:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  75:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
  76:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @}
  77:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
  78:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  79:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Defines
  80:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
  81:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
  82:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  83:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*!< Uncomment the line corresponding to the desired System clock (SYSCLK)
  84:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    frequency (after reset the HSI is used as SYSCLK source)
  85:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    
ARM GAS  /tmp/ccybRAZt.s 			page 4


  86:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    IMPORTANT NOTE:
  87:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    ============== 
  88:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    1. After each device reset the HSI is used as System clock source.
  89:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  90:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    2. Please make sure that the selected System clock doesn't exceed your device's
  91:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       maximum frequency.
  92:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
  93:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    3. If none of the define below is enabled, the HSI is used as System clock
  94:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     source.
  95:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  96:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    4. The System clock configuration functions provided within this file assume that:
  97:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         - For Low, Medium and High density Value line devices an external 8MHz 
  98:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           crystal is used to drive the System clock.
  99:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         - For Low, Medium and High density devices an external 8MHz crystal is
 100:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           used to drive the System clock.
 101:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         - For Connectivity line devices an external 25MHz crystal is used to drive
 102:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           the System clock.
 103:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****      If you are using different crystal you have to adapt those functions accordingly.
 104:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     */
 105:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 106:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #if defined (STM32F10X_LD_VL) || (defined STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
 107:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* #define SYSCLK_FREQ_HSE    HSE_VALUE */
 108:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  #define SYSCLK_FREQ_24MHz  24000000
 109:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else
 110:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* #define SYSCLK_FREQ_HSE    HSE_VALUE */
 111:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* #define SYSCLK_FREQ_24MHz  24000000 */ 
 112:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* #define SYSCLK_FREQ_36MHz  36000000 */
 113:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* #define SYSCLK_FREQ_48MHz  48000000 */
 114:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* #define SYSCLK_FREQ_56MHz  56000000 */
 115:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #define SYSCLK_FREQ_72MHz  72000000
 116:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif
 117:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 118:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*!< Uncomment the following line if you need to use external SRAM mounted
 119:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****      on STM3210E-EVAL board (STM32 High density and XL-density devices) or on 
 120:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****      STM32100E-EVAL board (STM32 High-density value line devices) as data memory */ 
 121:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #if defined (STM32F10X_HD) || (defined STM32F10X_XL) || (defined STM32F10X_HD_VL)
 122:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* #define DATA_IN_ExtSRAM */
 123:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif
 124:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 125:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*!< Uncomment the following line if you need to relocate your vector Table in
 126:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****      Internal SRAM. */ 
 127:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* #define VECT_TAB_SRAM */
 128:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #define VECT_TAB_OFFSET  0x0 /*!< Vector Table base offset field. 
 129:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                                   This value must be a multiple of 0x200. */
 130:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 131:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 132:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 133:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @}
 134:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 135:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 136:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Macros
 137:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
 138:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 139:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 140:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 141:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @}
 142:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
ARM GAS  /tmp/ccybRAZt.s 			page 5


 143:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 144:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Variables
 145:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
 146:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 147:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 148:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*******************************************************************************
 149:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** *  Clock Definitions
 150:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** *******************************************************************************/
 151:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef SYSCLK_FREQ_HSE
 152:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_HSE;        /*!< System Clock Frequency (Core Cloc
 153:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_24MHz
 154:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_24MHz;        /*!< System Clock Frequency (Core Cl
 155:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_36MHz
 156:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_36MHz;        /*!< System Clock Frequency (Core Cl
 157:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_48MHz
 158:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_48MHz;        /*!< System Clock Frequency (Core Cl
 159:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_56MHz
 160:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_56MHz;        /*!< System Clock Frequency (Core Cl
 161:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_72MHz
 162:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_72MHz;        /*!< System Clock Frequency (Core Cl
 163:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else /*!< HSI Selected as System Clock source */
 164:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t SystemCoreClock         = HSI_VALUE;        /*!< System Clock Frequency (Core Clock) */
 165:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif
 166:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 167:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** __I uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 168:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 169:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @}
 170:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 171:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 172:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_FunctionPrototypes
 173:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
 174:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 175:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 176:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** static void SetSysClock(void);
 177:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 178:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef SYSCLK_FREQ_HSE
 179:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   static void SetSysClockToHSE(void);
 180:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_24MHz
 181:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   static void SetSysClockTo24(void);
 182:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_36MHz
 183:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   static void SetSysClockTo36(void);
 184:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_48MHz
 185:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   static void SetSysClockTo48(void);
 186:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_56MHz
 187:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   static void SetSysClockTo56(void);  
 188:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_72MHz
 189:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   static void SetSysClockTo72(void);
 190:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif
 191:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 192:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef DATA_IN_ExtSRAM
 193:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   static void SystemInit_ExtMemCtl(void); 
 194:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* DATA_IN_ExtSRAM */
 195:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 196:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 197:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @}
 198:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 199:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
ARM GAS  /tmp/ccybRAZt.s 			page 6


 200:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Functions
 201:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
 202:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 203:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 204:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 205:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Setup the microcontroller system
 206:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         Initialize the Embedded Flash Interface, the PLL and update the 
 207:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         SystemCoreClock variable.
 208:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 209:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 210:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
 211:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 212:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** void SystemInit (void)
 213:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** {
  87              		.loc 1 213 1 view -0
  88              		.cfi_startproc
  89              		@ args = 0, pretend = 0, frame = 8
  90              		@ frame_needed = 0, uses_anonymous_args = 0
  91              		@ link register save eliminated.
 214:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
 215:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Set HSION bit */
 216:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CR |= (uint32_t)0x00000001;
  92              		.loc 1 216 3 view .LVU1
  93              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:216:   RCC->CR |= (uint3
  94              		.loc 1 216 11 is_stmt 0 view .LVU2
  95 0000 374B     		ldr	r3, .L13	@ tmp158,
  96              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:213: {
 213:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  97              		.loc 1 213 1 view .LVU3
  98 0002 82B0     		sub	sp, sp, #8	@,,
  99              	.LCFI0:
 100              		.cfi_def_cfa_offset 8
 101              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:216:   RCC->CR |= (uint3
 102              		.loc 1 216 11 view .LVU4
 103 0004 1A68     		ldr	r2, [r3]	@ _1, MEM[(struct RCC_TypeDef *)1073876992B].CR
 104 0006 42F00102 		orr	r2, r2, #1	@ _2, _1,
 105 000a 1A60     		str	r2, [r3]	@ _2, MEM[(struct RCC_TypeDef *)1073876992B].CR
 217:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 218:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
 219:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifndef STM32F10X_CL
 220:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CFGR &= (uint32_t)0xF8FF0000;
 106              		.loc 1 220 3 is_stmt 1 view .LVU5
 107              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:220:   RCC->CFGR &= (uin
 108              		.loc 1 220 13 is_stmt 0 view .LVU6
 109 000c 5968     		ldr	r1, [r3, #4]	@ _3, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 110 000e 354A     		ldr	r2, .L13+4	@ _4,
 111 0010 0A40     		ands	r2, r2, r1	@, _4, _4, _3
 112 0012 5A60     		str	r2, [r3, #4]	@ _4, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 221:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else
 222:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CFGR &= (uint32_t)0xF0FF0000;
 223:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */   
 224:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 225:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset HSEON, CSSON and PLLON bits */
 226:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CR &= (uint32_t)0xFEF6FFFF;
 113              		.loc 1 226 3 is_stmt 1 view .LVU7
 114              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:226:   RCC->CR &= (uint3
 115              		.loc 1 226 11 is_stmt 0 view .LVU8
ARM GAS  /tmp/ccybRAZt.s 			page 7


 116 0014 1A68     		ldr	r2, [r3]	@ _5, MEM[(struct RCC_TypeDef *)1073876992B].CR
 117 0016 22F08472 		bic	r2, r2, #17301504	@ _6, _5,
 118 001a 22F48032 		bic	r2, r2, #65536	@ _6, _6,
 119 001e 1A60     		str	r2, [r3]	@ _6, MEM[(struct RCC_TypeDef *)1073876992B].CR
 227:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 228:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset HSEBYP bit */
 229:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CR &= (uint32_t)0xFFFBFFFF;
 120              		.loc 1 229 3 is_stmt 1 view .LVU9
 121              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:229:   RCC->CR &= (uint3
 122              		.loc 1 229 11 is_stmt 0 view .LVU10
 123 0020 1A68     		ldr	r2, [r3]	@ _7, MEM[(struct RCC_TypeDef *)1073876992B].CR
 124 0022 22F48022 		bic	r2, r2, #262144	@ _8, _7,
 125 0026 1A60     		str	r2, [r3]	@ _8, MEM[(struct RCC_TypeDef *)1073876992B].CR
 230:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 231:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
 232:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CFGR &= (uint32_t)0xFF80FFFF;
 126              		.loc 1 232 3 is_stmt 1 view .LVU11
 127              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:232:   RCC->CFGR &= (uin
 128              		.loc 1 232 13 is_stmt 0 view .LVU12
 129 0028 5A68     		ldr	r2, [r3, #4]	@ _9, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 130 002a 22F4FE02 		bic	r2, r2, #8323072	@ _10, _9,
 131 002e 5A60     		str	r2, [r3, #4]	@ _10, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 233:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 234:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef STM32F10X_CL
 235:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset PLL2ON and PLL3ON bits */
 236:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CR &= (uint32_t)0xEBFFFFFF;
 237:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 238:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Disable all interrupts and clear pending bits  */
 239:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CIR = 0x00FF0000;
 240:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 241:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset CFGR2 register */
 242:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CFGR2 = 0x00000000;
 243:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
 244:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Disable all interrupts and clear pending bits  */
 245:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CIR = 0x009F0000;
 246:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 247:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset CFGR2 register */
 248:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CFGR2 = 0x00000000;      
 249:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else
 250:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Disable all interrupts and clear pending bits  */
 251:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CIR = 0x009F0000;
 132              		.loc 1 251 3 is_stmt 1 view .LVU13
 133              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:251:   RCC->CIR = 0x009F
 134              		.loc 1 251 12 is_stmt 0 view .LVU14
 135 0030 4FF41F02 		mov	r2, #10420224	@ tmp171,
 136 0034 9A60     		str	r2, [r3, #8]	@ tmp171, MEM[(struct RCC_TypeDef *)1073876992B].CIR
 252:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 253:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 254:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #if defined (STM32F10X_HD) || (defined STM32F10X_XL) || (defined STM32F10X_HD_VL)
 255:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   #ifdef DATA_IN_ExtSRAM
 256:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     SystemInit_ExtMemCtl(); 
 257:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   #endif /* DATA_IN_ExtSRAM */
 258:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif 
 259:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 260:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
 261:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Configure the Flash Latency cycles and enable prefetch buffer */
 262:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SetSysClock();
ARM GAS  /tmp/ccybRAZt.s 			page 8


 137              		.loc 1 262 3 is_stmt 1 view .LVU15
 138              	.LBB8:
 139              	.LBI8:
 263:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 264:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef VECT_TAB_SRAM
 265:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
 266:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else
 267:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 268:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif 
 269:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** }
 270:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 271:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 272:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Update SystemCoreClock variable according to Clock Register Values.
 273:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 274:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         be used by the user application to setup the SysTick timer or configure
 275:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         other parameters.
 276:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *           
 277:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 278:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 279:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         based on this variable will be incorrect.         
 280:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *     
 281:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @note   - The system frequency computed by this function is not the real 
 282:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *           frequency in the chip. It is calculated based on the predefined 
 283:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *           constant and the selected clock source:
 284:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *             
 285:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
 286:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                                              
 287:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
 288:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                          
 289:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**) 
 290:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *             or HSI_VALUE(*) multiplied by the PLL factors.
 291:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         
 292:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         (*) HSI_VALUE is a constant defined in stm32f1xx.h file (default value
 293:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *             8 MHz) but the real value may vary depending on the variations
 294:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *             in voltage and temperature.   
 295:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *    
 296:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         (**) HSE_VALUE is a constant defined in stm32f1xx.h file (default value
 297:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *              8 MHz or 25 MHz, depedning on the product used), user has to ensure
 298:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *              that HSE_VALUE is same as the real frequency of the crystal used.
 299:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *              Otherwise, this function may have wrong result.
 300:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                
 301:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         - The result of this function could be not correct when using fractional
 302:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *           value for HSE crystal.
 303:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 304:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
 305:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 306:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** void SystemCoreClockUpdate (void)
 307:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** {
 308:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 309:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 310:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef  STM32F10X_CL
 311:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t prediv1source = 0, prediv1factor = 0, prediv2factor = 0, pll2mull = 0;
 312:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 313:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 314:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
 315:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t prediv1factor = 0;
 316:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_LD_VL or STM32F10X_MD_VL or STM32F10X_HD_VL */
ARM GAS  /tmp/ccybRAZt.s 			page 9


 317:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 318:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 319:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
 320:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 321:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   switch (tmp)
 322:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 323:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     case 0x00:  /* HSI used as system clock */
 324:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       SystemCoreClock = HSI_VALUE;
 325:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       break;
 326:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     case 0x04:  /* HSE used as system clock */
 327:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       SystemCoreClock = HSE_VALUE;
 328:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       break;
 329:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     case 0x08:  /* PLL used as system clock */
 330:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 331:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       /* Get PLL clock source and multiplication factor ----------------------*/
 332:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 333:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 334:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 335:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifndef STM32F10X_CL      
 336:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       pllmull = ( pllmull >> 18) + 2;
 337:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 338:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       if (pllsource == 0x00)
 339:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       {
 340:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         /* HSI oscillator clock divided by 2 selected as PLL clock entry */
 341:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 342:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       }
 343:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       else
 344:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       {
 345:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
 346:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****        prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 347:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****        /* HSE oscillator clock selected as PREDIV1 clock entry */
 348:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****        SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull; 
 349:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  #else
 350:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         /* HSE selected as PLL clock entry */
 351:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 352:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         {/* HSE oscillator clock divided by 2 */
 353:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 354:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         }
 355:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         else
 356:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         {
 357:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           SystemCoreClock = HSE_VALUE * pllmull;
 358:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         }
 359:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  #endif
 360:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       }
 361:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else
 362:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       pllmull = pllmull >> 18;
 363:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 364:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       if (pllmull != 0x0D)
 365:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       {
 366:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****          pllmull += 2;
 367:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       }
 368:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       else
 369:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       { /* PLL multiplication factor = PLL input clock * 6.5 */
 370:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         pllmull = 13 / 2; 
 371:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       }
 372:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****             
 373:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       if (pllsource == 0x00)
ARM GAS  /tmp/ccybRAZt.s 			page 10


 374:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       {
 375:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         /* HSI oscillator clock divided by 2 selected as PLL clock entry */
 376:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 377:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       }
 378:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       else
 379:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       {/* PREDIV1 selected as PLL clock entry */
 380:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         
 381:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         /* Get PREDIV1 clock source and division factor */
 382:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         prediv1source = RCC->CFGR2 & RCC_CFGR2_PREDIV1SRC;
 383:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 384:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         
 385:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         if (prediv1source == 0)
 386:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         { 
 387:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           /* HSE oscillator clock selected as PREDIV1 clock entry */
 388:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull;          
 389:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         }
 390:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         else
 391:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         {/* PLL2 clock selected as PREDIV1 clock entry */
 392:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           
 393:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           /* Get PREDIV2 division factor and PLL2 multiplication factor */
 394:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           prediv2factor = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> 4) + 1;
 395:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
 396:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;  
 397:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         }
 398:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       }
 399:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */ 
 400:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       break;
 401:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 402:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     default:
 403:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       SystemCoreClock = HSI_VALUE;
 404:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       break;
 405:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
 406:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 407:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Compute HCLK clock frequency ----------------*/
 408:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Get HCLK prescaler */
 409:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 410:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* HCLK clock frequency */
 411:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SystemCoreClock >>= tmp;  
 412:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** }
 413:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 414:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 415:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
 416:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 417:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
 418:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 419:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** static void SetSysClock(void)
 140              		.loc 1 419 13 view .LVU16
 141              	.LBE8:
 420:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** {
 421:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef SYSCLK_FREQ_HSE
 422:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SetSysClockToHSE();
 423:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_24MHz
 424:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SetSysClockTo24();
 425:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_36MHz
 426:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SetSysClockTo36();
 427:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_48MHz
 428:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SetSysClockTo48();
ARM GAS  /tmp/ccybRAZt.s 			page 11


 429:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_56MHz
 430:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SetSysClockTo56();  
 431:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_72MHz
 432:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SetSysClockTo72();
 142              		.loc 1 432 3 view .LVU17
 143              	.LBB11:
 144              	.LBB9:
 145              	.LBI9:
 433:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif
 434:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 435:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  /* If none of the define above is enabled, the HSI is used as System clock
 436:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     source (default after reset) */ 
 437:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** }
 438:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 439:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 440:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Setup the external memory controller. Called in startup_stm32f10x.s 
 441:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *          before jump to __main
 442:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 443:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
 444:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */ 
 445:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef DATA_IN_ExtSRAM
 446:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 447:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Setup the external memory controller. 
 448:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         Called in startup_stm32f10x_xx.s/.c before jump to main.
 449:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * 	      This function configures the external SRAM mounted on STM3210E-EVAL
 450:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         board (STM32 High density devices). This SRAM will be used as program
 451:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         data memory (including heap and stack).
 452:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 453:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
 454:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */ 
 455:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** void SystemInit_ExtMemCtl(void) 
 456:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** {
 457:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*!< FSMC Bank1 NOR/SRAM3 is used for the STM3210E-EVAL, if another Bank is 
 458:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   required, then adjust the Register Addresses */
 459:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 460:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Enable FSMC clock */
 461:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->AHBENR = 0x00000114;
 462:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 463:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Enable GPIOD, GPIOE, GPIOF and GPIOG clocks */  
 464:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->APB2ENR = 0x000001E0;
 465:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 466:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* ---------------  SRAM Data lines, NOE and NWE configuration ---------------*/
 467:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*----------------  SRAM Address lines configuration -------------------------*/
 468:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*----------------  NOE and NWE configuration --------------------------------*/  
 469:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*----------------  NE3 configuration ----------------------------------------*/
 470:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*----------------  NBL0, NBL1 configuration ---------------------------------*/
 471:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 472:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   GPIOD->CRL = 0x44BB44BB;  
 473:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   GPIOD->CRH = 0xBBBBBBBB;
 474:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 475:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   GPIOE->CRL = 0xB44444BB;  
 476:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   GPIOE->CRH = 0xBBBBBBBB;
 477:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 478:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   GPIOF->CRL = 0x44BBBBBB;  
 479:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   GPIOF->CRH = 0xBBBB4444;
 480:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 481:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   GPIOG->CRL = 0x44BBBBBB;  
ARM GAS  /tmp/ccybRAZt.s 			page 12


 482:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   GPIOG->CRH = 0x44444B44;
 483:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    
 484:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*----------------  FSMC Configuration ---------------------------------------*/  
 485:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*----------------  Enable FSMC Bank1_SRAM Bank ------------------------------*/
 486:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 487:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   FSMC_Bank1->BTCR[4] = 0x00001011;
 488:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   FSMC_Bank1->BTCR[5] = 0x00000200;
 489:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** }
 490:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* DATA_IN_ExtSRAM */
 491:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 492:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef SYSCLK_FREQ_HSE
 493:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 494:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Selects HSE as System clock source and configure HCLK, PCLK2
 495:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         and PCLK1 prescalers.
 496:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 497:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 498:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
 499:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 500:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** static void SetSysClockToHSE(void)
 501:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** {
 502:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 503:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 504:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
 505:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Enable HSE */    
 506:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 507:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 508:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 509:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   do
 510:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 511:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 512:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     StartUpCounter++;  
 513:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 514:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 515:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 516:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 517:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x01;
 518:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
 519:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   else
 520:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 521:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x00;
 522:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }  
 523:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 524:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   if (HSEStatus == (uint32_t)0x01)
 525:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 526:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 527:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #if !defined STM32F10X_LD_VL && !defined STM32F10X_MD_VL && !defined STM32F10X_HD_VL
 528:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable Prefetch Buffer */
 529:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= FLASH_ACR_PRFTBE;
 530:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 531:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Flash 0 wait state */
 532:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 533:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 534:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifndef STM32F10X_CL
 535:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_0;
 536:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else
 537:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     if (HSE_VALUE <= 24000000)
 538:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 	{
ARM GAS  /tmp/ccybRAZt.s 			page 13


 539:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_0;
 540:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 	}
 541:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 	else
 542:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 	{
 543:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_1;
 544:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 	}
 545:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 546:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif
 547:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 548:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* HCLK = SYSCLK */
 549:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 550:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 551:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PCLK2 = HCLK */
 552:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 553:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 554:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PCLK1 = HCLK */
 555:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 556:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 557:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Select HSE as system clock source */
 558:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 559:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_HSE;    
 560:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 561:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till HSE is used as system clock source */
 562:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x04)
 563:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 564:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }
 565:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
 566:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   else
 567:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   { /* If HSE fails to start-up, the application will have wrong clock 
 568:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****          configuration. User can add here some code to deal with this error */
 569:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }  
 570:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** }
 571:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_24MHz
 572:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 573:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Sets System clock frequency to 24MHz and configure HCLK, PCLK2 
 574:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         and PCLK1 prescalers.
 575:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 576:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 577:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
 578:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 579:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** static void SetSysClockTo24(void)
 580:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** {
 581:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 582:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 583:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
 584:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Enable HSE */    
 585:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 586:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 587:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 588:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   do
 589:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 590:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 591:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     StartUpCounter++;  
 592:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 593:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 594:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 595:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
ARM GAS  /tmp/ccybRAZt.s 			page 14


 596:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x01;
 597:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
 598:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   else
 599:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 600:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x00;
 601:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }  
 602:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 603:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   if (HSEStatus == (uint32_t)0x01)
 604:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 605:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #if !defined STM32F10X_LD_VL && !defined STM32F10X_MD_VL && !defined STM32F10X_HD_VL 
 606:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable Prefetch Buffer */
 607:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= FLASH_ACR_PRFTBE;
 608:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 609:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Flash 0 wait state */
 610:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 611:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_0;    
 612:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif
 613:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 614:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* HCLK = SYSCLK */
 615:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 616:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 617:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PCLK2 = HCLK */
 618:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 619:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 620:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PCLK1 = HCLK */
 621:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 622:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 623:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef STM32F10X_CL
 624:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Configure PLLs ------------------------------------------------------*/
 625:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PLL configuration: PLLCLK = PREDIV1 * 6 = 24 MHz */ 
 626:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
 627:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
 628:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                             RCC_CFGR_PLLMULL6); 
 629:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 630:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz */
 631:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PREDIV1 configuration: PREDIV1CLK = PLL2 / 10 = 4 MHz */       
 632:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL |
 633:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                               RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);
 634:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 |
 635:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                              RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV10);
 636:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 637:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable PLL2 */
 638:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLL2ON;
 639:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL2 is ready */
 640:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLL2RDY) == 0)
 641:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 642:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }   
 643:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
 644:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /*  PLL configuration:  = (HSE / 2) * 6 = 24 MHz */
 645:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 646:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_PREDIV1 | RCC_CFGR_PLLXTPRE_PREDIV1_Div2 | RCC_CFGR_PLL
 647:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else    
 648:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /*  PLL configuration:  = (HSE / 2) * 6 = 24 MHz */
 649:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 650:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLXTPRE_HSE_Div2 | RCC_CFGR_PLLMULL6);
 651:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 652:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
ARM GAS  /tmp/ccybRAZt.s 			page 15


 653:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable PLL */
 654:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLLON;
 655:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 656:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL is ready */
 657:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLLRDY) == 0)
 658:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 659:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }
 660:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 661:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Select PLL as system clock source */
 662:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 663:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 664:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 665:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL is used as system clock source */
 666:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 667:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 668:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }
 669:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
 670:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   else
 671:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   { /* If HSE fails to start-up, the application will have wrong clock 
 672:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****          configuration. User can add here some code to deal with this error */
 673:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   } 
 674:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** }
 675:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_36MHz
 676:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 677:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Sets System clock frequency to 36MHz and configure HCLK, PCLK2 
 678:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         and PCLK1 prescalers. 
 679:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 680:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 681:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
 682:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 683:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** static void SetSysClockTo36(void)
 684:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** {
 685:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 686:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 687:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
 688:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Enable HSE */    
 689:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 690:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 691:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 692:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   do
 693:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 694:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 695:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     StartUpCounter++;  
 696:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 697:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 698:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 699:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 700:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x01;
 701:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
 702:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   else
 703:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 704:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x00;
 705:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }  
 706:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 707:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   if (HSEStatus == (uint32_t)0x01)
 708:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 709:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable Prefetch Buffer */
ARM GAS  /tmp/ccybRAZt.s 			page 16


 710:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= FLASH_ACR_PRFTBE;
 711:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 712:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Flash 1 wait state */
 713:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 714:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_1;    
 715:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 716:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* HCLK = SYSCLK */
 717:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 718:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 719:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PCLK2 = HCLK */
 720:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 721:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 722:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PCLK1 = HCLK */
 723:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 724:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 725:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef STM32F10X_CL
 726:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Configure PLLs ------------------------------------------------------*/
 727:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 728:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PLL configuration: PLLCLK = PREDIV1 * 9 = 36 MHz */ 
 729:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
 730:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
 731:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                             RCC_CFGR_PLLMULL9); 
 732:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 733:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 	/*!< PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz */
 734:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PREDIV1 configuration: PREDIV1CLK = PLL2 / 10 = 4 MHz */
 735:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         
 736:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL |
 737:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                               RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);
 738:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 |
 739:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                              RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV10);
 740:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 741:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable PLL2 */
 742:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLL2ON;
 743:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL2 is ready */
 744:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLL2RDY) == 0)
 745:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 746:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }
 747:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 748:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else    
 749:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /*  PLL configuration: PLLCLK = (HSE / 2) * 9 = 36 MHz */
 750:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 751:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLXTPRE_HSE_Div2 | RCC_CFGR_PLLMULL9);
 752:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 753:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 754:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable PLL */
 755:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLLON;
 756:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 757:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL is ready */
 758:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLLRDY) == 0)
 759:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 760:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }
 761:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 762:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Select PLL as system clock source */
 763:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 764:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 765:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 766:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL is used as system clock source */
ARM GAS  /tmp/ccybRAZt.s 			page 17


 767:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 768:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 769:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }
 770:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
 771:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   else
 772:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   { /* If HSE fails to start-up, the application will have wrong clock 
 773:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****          configuration. User can add here some code to deal with this error */
 774:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   } 
 775:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** }
 776:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_48MHz
 777:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 778:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Sets System clock frequency to 48MHz and configure HCLK, PCLK2 
 779:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         and PCLK1 prescalers. 
 780:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 781:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 782:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
 783:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 784:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** static void SetSysClockTo48(void)
 785:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** {
 786:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 787:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 788:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
 789:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Enable HSE */    
 790:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 791:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 792:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 793:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   do
 794:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 795:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 796:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     StartUpCounter++;  
 797:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 798:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 799:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 800:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 801:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x01;
 802:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
 803:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   else
 804:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 805:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x00;
 806:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }  
 807:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 808:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   if (HSEStatus == (uint32_t)0x01)
 809:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 810:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable Prefetch Buffer */
 811:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= FLASH_ACR_PRFTBE;
 812:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 813:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Flash 1 wait state */
 814:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 815:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_1;    
 816:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 817:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* HCLK = SYSCLK */
 818:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 819:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 820:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PCLK2 = HCLK */
 821:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 822:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 823:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PCLK1 = HCLK */
ARM GAS  /tmp/ccybRAZt.s 			page 18


 824:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 825:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 826:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef STM32F10X_CL
 827:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Configure PLLs ------------------------------------------------------*/
 828:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz */
 829:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PREDIV1 configuration: PREDIV1CLK = PLL2 / 5 = 8 MHz */
 830:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         
 831:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL |
 832:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                               RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);
 833:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 |
 834:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                              RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV5);
 835:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 836:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable PLL2 */
 837:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLL2ON;
 838:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL2 is ready */
 839:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLL2RDY) == 0)
 840:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 841:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }
 842:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 843:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    
 844:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PLL configuration: PLLCLK = PREDIV1 * 6 = 48 MHz */ 
 845:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
 846:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
 847:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                             RCC_CFGR_PLLMULL6); 
 848:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else    
 849:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /*  PLL configuration: PLLCLK = HSE * 6 = 48 MHz */
 850:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 851:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL6);
 852:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 853:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 854:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable PLL */
 855:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLLON;
 856:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 857:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL is ready */
 858:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLLRDY) == 0)
 859:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 860:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }
 861:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 862:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Select PLL as system clock source */
 863:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 864:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 865:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 866:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL is used as system clock source */
 867:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 868:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 869:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }
 870:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
 871:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   else
 872:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   { /* If HSE fails to start-up, the application will have wrong clock 
 873:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****          configuration. User can add here some code to deal with this error */
 874:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   } 
 875:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** }
 876:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 877:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_56MHz
 878:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 879:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Sets System clock frequency to 56MHz and configure HCLK, PCLK2 
 880:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         and PCLK1 prescalers. 
ARM GAS  /tmp/ccybRAZt.s 			page 19


 881:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 882:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 883:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
 884:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 885:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** static void SetSysClockTo56(void)
 886:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** {
 887:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 888:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 889:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/   
 890:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Enable HSE */    
 891:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 892:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 893:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 894:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   do
 895:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 896:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 897:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     StartUpCounter++;  
 898:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 899:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 900:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 901:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 902:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x01;
 903:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
 904:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   else
 905:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 906:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x00;
 907:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }  
 908:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 909:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   if (HSEStatus == (uint32_t)0x01)
 910:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 911:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable Prefetch Buffer */
 912:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= FLASH_ACR_PRFTBE;
 913:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 914:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Flash 2 wait state */
 915:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 916:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 917:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 918:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* HCLK = SYSCLK */
 919:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 920:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 921:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PCLK2 = HCLK */
 922:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 923:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 924:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PCLK1 = HCLK */
 925:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 926:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 927:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef STM32F10X_CL
 928:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Configure PLLs ------------------------------------------------------*/
 929:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz */
 930:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PREDIV1 configuration: PREDIV1CLK = PLL2 / 5 = 8 MHz */
 931:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         
 932:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL |
 933:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                               RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);
 934:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 |
 935:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                              RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV5);
 936:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 937:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable PLL2 */
ARM GAS  /tmp/ccybRAZt.s 			page 20


 938:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLL2ON;
 939:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL2 is ready */
 940:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLL2RDY) == 0)
 941:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 942:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }
 943:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 944:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    
 945:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PLL configuration: PLLCLK = PREDIV1 * 7 = 56 MHz */ 
 946:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
 947:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
 948:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                             RCC_CFGR_PLLMULL7); 
 949:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else     
 950:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PLL configuration: PLLCLK = HSE * 7 = 56 MHz */
 951:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 952:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL7);
 953:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 954:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 955:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 956:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable PLL */
 957:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLLON;
 958:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 959:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL is ready */
 960:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLLRDY) == 0)
 961:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 962:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }
 963:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 964:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Select PLL as system clock source */
 965:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 966:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 967:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 968:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL is used as system clock source */
 969:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 970:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 971:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }
 972:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
 973:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   else
 974:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   { /* If HSE fails to start-up, the application will have wrong clock 
 975:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****          configuration. User can add here some code to deal with this error */
 976:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   } 
 977:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** }
 978:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 979:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_72MHz
 980:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 981:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Sets System clock frequency to 72MHz and configure HCLK, PCLK2 
 982:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         and PCLK1 prescalers. 
 983:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 984:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 985:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
 986:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 987:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** static void SetSysClockTo72(void)
 146              		.loc 1 987 13 view .LVU18
 147              	.LBB10:
 988:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** {
 989:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 148              		.loc 1 989 3 view .LVU19
 149              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:989:   __IO uint32_t Sta
 150              		.loc 1 989 17 is_stmt 0 view .LVU20
ARM GAS  /tmp/ccybRAZt.s 			page 21


 151 0036 0022     		movs	r2, #0	@ tmp172,
 152 0038 0092     		str	r2, [sp]	@ tmp172, StartUpCounter
 153              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:989:   __IO uint32_t Sta
 154              		.loc 1 989 37 view .LVU21
 155 003a 0192     		str	r2, [sp, #4]	@ tmp172, HSEStatus
 990:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 991:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
 992:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Enable HSE */    
 993:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 156              		.loc 1 993 3 is_stmt 1 view .LVU22
 157              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:993:   RCC->CR |= ((uint
 158              		.loc 1 993 11 is_stmt 0 view .LVU23
 159 003c 1A68     		ldr	r2, [r3]	@ _20, MEM[(struct RCC_TypeDef *)1073876992B].CR
 160 003e 42F48032 		orr	r2, r2, #65536	@ _21, _20,
 161 0042 1A60     		str	r2, [r3]	@ _21, MEM[(struct RCC_TypeDef *)1073876992B].CR
 162              	.L3:
 994:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 995:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 996:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   do
 163              		.loc 1 996 3 is_stmt 1 view .LVU24
 997:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 998:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 164              		.loc 1 998 5 view .LVU25
 165              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:998:     HSEStatus = RCC
 166              		.loc 1 998 20 is_stmt 0 view .LVU26
 167 0044 1A68     		ldr	r2, [r3]	@ _22, MEM[(struct RCC_TypeDef *)1073876992B].CR
 168              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:998:     HSEStatus = RCC
 169              		.loc 1 998 25 view .LVU27
 170 0046 02F40032 		and	r2, r2, #131072	@ _23, _22,
 171              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:998:     HSEStatus = RCC
 172              		.loc 1 998 15 view .LVU28
 173 004a 0192     		str	r2, [sp, #4]	@ _23, HSEStatus
 999:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     StartUpCounter++;  
 174              		.loc 1 999 5 is_stmt 1 view .LVU29
 175              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:999:     StartUpCounter+
 176              		.loc 1 999 19 is_stmt 0 view .LVU30
 177 004c 009A     		ldr	r2, [sp]	@ StartUpCounter.0_24, StartUpCounter
 178 004e 0132     		adds	r2, r2, #1	@ _25, StartUpCounter.0_24,
 179 0050 0092     		str	r2, [sp]	@ _25, StartUpCounter
1000:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 180              		.loc 1 1000 10 is_stmt 1 view .LVU31
 181              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:1000:   } while((HSEStat
 182              		.loc 1 1000 22 is_stmt 0 view .LVU32
 183 0052 019A     		ldr	r2, [sp, #4]	@ HSEStatus.1_26, HSEStatus
 184              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:1000:   } while((HSEStat
 185              		.loc 1 1000 3 view .LVU33
 186 0054 1AB9     		cbnz	r2, .L2	@ HSEStatus.1_26,
 187              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:1000:   } while((HSEStat
 188              		.loc 1 1000 47 view .LVU34
 189 0056 009A     		ldr	r2, [sp]	@ StartUpCounter.2_27, StartUpCounter
 190              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:1000:   } while((HSEStat
 191              		.loc 1 1000 28 view .LVU35
 192 0058 B2F5A06F 		cmp	r2, #1280	@ StartUpCounter.2_27,
 193 005c F2D1     		bne	.L3		@,
 194              	.L2:
1001:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
1002:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
ARM GAS  /tmp/ccybRAZt.s 			page 22


 195              		.loc 1 1002 3 is_stmt 1 view .LVU36
 196              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:1002:   if ((RCC->CR & R
 197              		.loc 1 1002 11 is_stmt 0 view .LVU37
 198 005e 1A68     		ldr	r2, [r3]	@ _28, MEM[(struct RCC_TypeDef *)1073876992B].CR
 199              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:1002:   if ((RCC->CR & R
 200              		.loc 1 1002 6 view .LVU38
 201 0060 12F40032 		ands	r2, r2, #131072	@ tmp178, _28,
1003:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
1004:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x01;
 202              		.loc 1 1004 5 is_stmt 1 view .LVU39
 203              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:1004:     HSEStatus = (u
 204              		.loc 1 1004 15 is_stmt 0 view .LVU40
 205 0064 18BF     		it	ne
 206 0066 0122     		movne	r2, #1	@ tmp179,
1005:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
1006:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   else
1007:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
1008:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x00;
 207              		.loc 1 1008 5 is_stmt 1 view .LVU41
 208              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:1008:     HSEStatus = (u
 209              		.loc 1 1008 15 is_stmt 0 view .LVU42
 210 0068 0192     		str	r2, [sp, #4]	@ tmp178, HSEStatus
1009:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }  
1010:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
1011:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   if (HSEStatus == (uint32_t)0x01)
 211              		.loc 1 1011 3 is_stmt 1 view .LVU43
 212              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:1011:   if (HSEStatus ==
 213              		.loc 1 1011 17 is_stmt 0 view .LVU44
 214 006a 019A     		ldr	r2, [sp, #4]	@ HSEStatus.3_30, HSEStatus
 215              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:1011:   if (HSEStatus ==
 216              		.loc 1 1011 6 view .LVU45
 217 006c 012A     		cmp	r2, #1	@ HSEStatus.3_30,
 218 006e 30D1     		bne	.L6		@,
1012:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
1013:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable Prefetch Buffer */
1014:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= FLASH_ACR_PRFTBE;
 219              		.loc 1 1014 5 is_stmt 1 view .LVU46
 220              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:1014:     FLASH->ACR |= 
 221              		.loc 1 1014 16 is_stmt 0 view .LVU47
 222 0070 1D4A     		ldr	r2, .L13+8	@ tmp181,
 223 0072 1168     		ldr	r1, [r2]	@ _31, MEM[(struct FLASH_TypeDef *)1073881088B].ACR
 224 0074 41F01001 		orr	r1, r1, #16	@ _32, _31,
 225 0078 1160     		str	r1, [r2]	@ _32, MEM[(struct FLASH_TypeDef *)1073881088B].ACR
1015:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
1016:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Flash 2 wait state */
1017:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 226              		.loc 1 1017 5 is_stmt 1 view .LVU48
 227              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:1017:     FLASH->ACR &= 
 228              		.loc 1 1017 16 is_stmt 0 view .LVU49
 229 007a 1168     		ldr	r1, [r2]	@ _33, MEM[(struct FLASH_TypeDef *)1073881088B].ACR
 230 007c 21F00301 		bic	r1, r1, #3	@ _34, _33,
 231 0080 1160     		str	r1, [r2]	@ _34, MEM[(struct FLASH_TypeDef *)1073881088B].ACR
1018:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 232              		.loc 1 1018 5 is_stmt 1 view .LVU50
 233              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:1018:     FLASH->ACR |= 
 234              		.loc 1 1018 16 is_stmt 0 view .LVU51
 235 0082 1168     		ldr	r1, [r2]	@ _35, MEM[(struct FLASH_TypeDef *)1073881088B].ACR
ARM GAS  /tmp/ccybRAZt.s 			page 23


 236 0084 41F00201 		orr	r1, r1, #2	@ _36, _35,
 237 0088 1160     		str	r1, [r2]	@ _36, MEM[(struct FLASH_TypeDef *)1073881088B].ACR
1019:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
1020:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
1021:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* HCLK = SYSCLK */
1022:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 238              		.loc 1 1022 5 is_stmt 1 view .LVU52
 239              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:1022:     RCC->CFGR |= (
 240              		.loc 1 1022 15 is_stmt 0 view .LVU53
 241 008a 5A68     		ldr	r2, [r3, #4]	@ _37, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 242 008c 5A60     		str	r2, [r3, #4]	@ _37, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
1023:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
1024:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PCLK2 = HCLK */
1025:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 243              		.loc 1 1025 5 is_stmt 1 view .LVU54
 244              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:1025:     RCC->CFGR |= (
 245              		.loc 1 1025 15 is_stmt 0 view .LVU55
 246 008e 5A68     		ldr	r2, [r3, #4]	@ _38, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 247 0090 5A60     		str	r2, [r3, #4]	@ _38, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
1026:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
1027:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PCLK1 = HCLK */
1028:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 248              		.loc 1 1028 5 is_stmt 1 view .LVU56
 249              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:1028:     RCC->CFGR |= (
 250              		.loc 1 1028 15 is_stmt 0 view .LVU57
 251 0092 5A68     		ldr	r2, [r3, #4]	@ _39, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 252 0094 42F48062 		orr	r2, r2, #1024	@ _40, _39,
 253 0098 5A60     		str	r2, [r3, #4]	@ _40, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
1029:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
1030:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef STM32F10X_CL
1031:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Configure PLLs ------------------------------------------------------*/
1032:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz */
1033:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PREDIV1 configuration: PREDIV1CLK = PLL2 / 5 = 8 MHz */
1034:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         
1035:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL |
1036:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                               RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);
1037:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 |
1038:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                              RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV5);
1039:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
1040:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable PLL2 */
1041:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLL2ON;
1042:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL2 is ready */
1043:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLL2RDY) == 0)
1044:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
1045:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }
1046:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
1047:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    
1048:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PLL configuration: PLLCLK = PREDIV1 * 9 = 72 MHz */ 
1049:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
1050:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
1051:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                             RCC_CFGR_PLLMULL9); 
1052:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else    
1053:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
1054:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE |
 254              		.loc 1 1054 5 is_stmt 1 view .LVU58
 255              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:1054:     RCC->CFGR &= (
 256              		.loc 1 1054 15 is_stmt 0 view .LVU59
ARM GAS  /tmp/ccybRAZt.s 			page 24


 257 009a 5A68     		ldr	r2, [r3, #4]	@ _41, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 258 009c 22F47C12 		bic	r2, r2, #4128768	@ _42, _41,
 259 00a0 5A60     		str	r2, [r3, #4]	@ _42, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
1055:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                                         RCC_CFGR_PLLMULL));
1056:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
 260              		.loc 1 1056 5 is_stmt 1 view .LVU60
 261              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:1056:     RCC->CFGR |= (
 262              		.loc 1 1056 15 is_stmt 0 view .LVU61
 263 00a2 5A68     		ldr	r2, [r3, #4]	@ _43, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 264 00a4 42F4E812 		orr	r2, r2, #1900544	@ _44, _43,
 265 00a8 5A60     		str	r2, [r3, #4]	@ _44, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
1057:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */
1058:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
1059:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable PLL */
1060:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLLON;
 266              		.loc 1 1060 5 is_stmt 1 view .LVU62
 267              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:1060:     RCC->CR |= RCC
 268              		.loc 1 1060 13 is_stmt 0 view .LVU63
 269 00aa 1A68     		ldr	r2, [r3]	@ _45, MEM[(struct RCC_TypeDef *)1073876992B].CR
 270 00ac 42F08072 		orr	r2, r2, #16777216	@ _46, _45,
 271 00b0 1A60     		str	r2, [r3]	@ _46, MEM[(struct RCC_TypeDef *)1073876992B].CR
1061:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
1062:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL is ready */
1063:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLLRDY) == 0)
 272              		.loc 1 1063 5 is_stmt 1 view .LVU64
 273              	.L7:
1064:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
1065:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }
 274              		.loc 1 1065 5 view .LVU65
1063:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 275              		.loc 1 1063 10 view .LVU66
 276              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:1063:     while((RCC->CR
1063:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 277              		.loc 1 1063 15 is_stmt 0 view .LVU67
 278 00b2 1A68     		ldr	r2, [r3]	@ _47, MEM[(struct RCC_TypeDef *)1073876992B].CR
 279              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:1063:     while((RCC->CR
1063:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 280              		.loc 1 1063 10 view .LVU68
 281 00b4 9201     		lsls	r2, r2, #6	@, _47,
 282 00b6 FCD5     		bpl	.L7		@,
1066:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
1067:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Select PLL as system clock source */
1068:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 283              		.loc 1 1068 5 is_stmt 1 view .LVU69
 284              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:1068:     RCC->CFGR &= (
 285              		.loc 1 1068 15 is_stmt 0 view .LVU70
 286 00b8 5A68     		ldr	r2, [r3, #4]	@ _49, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 287 00ba 22F00302 		bic	r2, r2, #3	@ _50, _49,
 288 00be 5A60     		str	r2, [r3, #4]	@ _50, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
1069:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 289              		.loc 1 1069 5 is_stmt 1 view .LVU71
 290              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:1069:     RCC->CFGR |= (
 291              		.loc 1 1069 15 is_stmt 0 view .LVU72
 292 00c0 5A68     		ldr	r2, [r3, #4]	@ _51, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 293 00c2 42F00202 		orr	r2, r2, #2	@ _52, _51,
 294 00c6 5A60     		str	r2, [r3, #4]	@ _52, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
1070:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
ARM GAS  /tmp/ccybRAZt.s 			page 25


1071:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL is used as system clock source */
1072:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 295              		.loc 1 1072 5 is_stmt 1 view .LVU73
 296              	.L8:
1073:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
1074:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }
 297              		.loc 1 1074 5 view .LVU74
1072:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 298              		.loc 1 1072 11 view .LVU75
 299              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:1072:     while ((RCC->C
1072:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 300              		.loc 1 1072 16 is_stmt 0 view .LVU76
 301 00c8 5A68     		ldr	r2, [r3, #4]	@ _53, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 302              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:1072:     while ((RCC->C
1072:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 303              		.loc 1 1072 23 view .LVU77
 304 00ca 02F00C02 		and	r2, r2, #12	@ tmp206, _53,
 305              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:1072:     while ((RCC->C
1072:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 306              		.loc 1 1072 11 view .LVU78
 307 00ce 082A     		cmp	r2, #8	@ tmp206,
 308 00d0 FAD1     		bne	.L8		@,
 309              	.L6:
1075:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
1076:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   else
1077:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   { /* If HSE fails to start-up, the application will have wrong clock 
1078:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****          configuration. User can add here some code to deal with this error */
1079:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
 310              		.loc 1 1079 3 is_stmt 1 view .LVU79
 311              	.LBE10:
 312              	.LBE9:
 313              	.LBE11:
 267:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif 
 314              		.loc 1 267 3 view .LVU80
 315              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:267:   SCB->VTOR = FLASH
 267:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif 
 316              		.loc 1 267 13 is_stmt 0 view .LVU81
 317 00d2 4FF00062 		mov	r2, #134217728	@ tmp208,
 318 00d6 054B     		ldr	r3, .L13+12	@ tmp207,
 319 00d8 9A60     		str	r2, [r3, #8]	@ tmp208, MEM[(struct SCB_Type *)3758157056B].VTOR
 320              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:269: }
 269:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 321              		.loc 1 269 1 view .LVU82
 322 00da 02B0     		add	sp, sp, #8	@,,
 323              	.LCFI1:
 324              		.cfi_def_cfa_offset 0
 325              		@ sp needed	@
 326 00dc 7047     		bx	lr	@
 327              	.L14:
 328 00de 00BF     		.align	2
 329              	.L13:
 330 00e0 00100240 		.word	1073876992
 331 00e4 0000FFF8 		.word	-117506048
 332 00e8 00200240 		.word	1073881088
 333 00ec 00ED00E0 		.word	-536810240
 334              		.cfi_endproc
 335              	.LFE29:
ARM GAS  /tmp/ccybRAZt.s 			page 26


 336              		.size	SystemInit, .-SystemInit
 337              		.align	1
 338              		.global	SystemCoreClockUpdate
 339              		.syntax unified
 340              		.thumb
 341              		.thumb_func
 342              		.type	SystemCoreClockUpdate, %function
 343              	SystemCoreClockUpdate:
 344              	.LFB30:
 307:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 345              		.loc 1 307 1 is_stmt 1 view -0
 346              		.cfi_startproc
 347              		@ args = 0, pretend = 0, frame = 0
 348              		@ frame_needed = 0, uses_anonymous_args = 0
 349              		@ link register save eliminated.
 308:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 350              		.loc 1 308 3 view .LVU84
 351              	.LVL0:
 319:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 352              		.loc 1 319 3 view .LVU85
 353              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:319:   tmp = RCC->CFGR &
 319:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 354              		.loc 1 319 12 is_stmt 0 view .LVU86
 355 00f0 1049     		ldr	r1, .L23	@ tmp133,
 356 00f2 114A     		ldr	r2, .L23+4	@ tmp165,
 357 00f4 4B68     		ldr	r3, [r1, #4]	@ _1, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 358              	.LVL1:
 321:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 359              		.loc 1 321 3 is_stmt 1 view .LVU87
 360              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:319:   tmp = RCC->CFGR &
 319:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 361              		.loc 1 319 7 is_stmt 0 view .LVU88
 362 00f6 03F00C03 		and	r3, r3, #12	@ tmp, _1,
 363              	.LVL2:
 364              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:321:   switch (tmp)
 321:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 365              		.loc 1 321 3 view .LVU89
 366 00fa 082B     		cmp	r3, #8	@ tmp,
 367 00fc 0AD0     		beq	.L16		@,
 324:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       break;
 368              		.loc 1 324 7 is_stmt 1 view .LVU90
 369              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:324:       SystemCoreClo
 324:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       break;
 370              		.loc 1 324 23 is_stmt 0 view .LVU91
 371 00fe 0F4B     		ldr	r3, .L23+8	@ tmp136,
 372              	.LVL3:
 373              	.L20:
 374              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:357:           SystemCor
 357:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         }
 375              		.loc 1 357 27 view .LVU92
 376 0100 1360     		str	r3, [r2]	@ tmp151, SystemCoreClock
 409:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* HCLK clock frequency */
 377              		.loc 1 409 3 is_stmt 1 view .LVU93
 378              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:409:   tmp = AHBPrescTab
 409:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* HCLK clock frequency */
 379              		.loc 1 409 28 is_stmt 0 view .LVU94
 380 0102 4B68     		ldr	r3, [r1, #4]	@ _10, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
ARM GAS  /tmp/ccybRAZt.s 			page 27


 381              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:409:   tmp = AHBPrescTab
 409:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* HCLK clock frequency */
 382              		.loc 1 409 52 view .LVU95
 383 0104 C3F30313 		ubfx	r3, r3, #4, #4	@ _12, _10,,
 384              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:409:   tmp = AHBPrescTab
 409:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* HCLK clock frequency */
 385              		.loc 1 409 22 view .LVU96
 386 0108 1344     		add	r3, r3, r2	@ tmp156, tmp165
 387 010a 1979     		ldrb	r1, [r3, #4]	@ zero_extendqisi2	@ AHBPrescTable[_12], AHBPrescTable[_12]
 388              	.LVL4:
 411:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** }
 389              		.loc 1 411 3 is_stmt 1 view .LVU97
 390              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:411:   SystemCoreClock >
 411:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** }
 391              		.loc 1 411 19 is_stmt 0 view .LVU98
 392 010c 1368     		ldr	r3, [r2]	@ SystemCoreClock, SystemCoreClock
 393 010e CB40     		lsrs	r3, r3, r1	@ tmp162, SystemCoreClock, AHBPrescTable[_12]
 394 0110 1360     		str	r3, [r2]	@ tmp162, SystemCoreClock
 395              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:412: }
 412:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 396              		.loc 1 412 1 view .LVU99
 397 0112 7047     		bx	lr	@
 398              	.LVL5:
 399              	.L16:
 332:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 400              		.loc 1 332 7 is_stmt 1 view .LVU100
 401              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:332:       pllmull = RCC
 332:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 402              		.loc 1 332 20 is_stmt 0 view .LVU101
 403 0114 4B68     		ldr	r3, [r1, #4]	@ _2, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 404              	.LVL6:
 333:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 405              		.loc 1 333 7 is_stmt 1 view .LVU102
 406              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:333:       pllsource = R
 333:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 407              		.loc 1 333 22 is_stmt 0 view .LVU103
 408 0116 4868     		ldr	r0, [r1, #4]	@ _3, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 409              	.LVL7:
 336:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 410              		.loc 1 336 7 is_stmt 1 view .LVU104
 411              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:336:       pllmull = ( p
 336:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 412              		.loc 1 336 27 is_stmt 0 view .LVU105
 413 0118 C3F38343 		ubfx	r3, r3, #18, #4	@ tmp140, _2,,
 414              	.LVL8:
 415              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:338:       if (pllsource
 338:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       {
 416              		.loc 1 338 10 view .LVU106
 417 011c C003     		lsls	r0, r0, #15	@, _3,
 418              	.LVL9:
 419              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:336:       pllmull = ( p
 336:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 420              		.loc 1 336 15 view .LVU107
 421 011e 03F10203 		add	r3, r3, #2	@ pllmull, tmp140,
 422              	.LVL10:
 338:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       {
 423              		.loc 1 338 7 is_stmt 1 view .LVU108
ARM GAS  /tmp/ccybRAZt.s 			page 28


 424              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:338:       if (pllsource
 338:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       {
 425              		.loc 1 338 10 is_stmt 0 view .LVU109
 426 0122 02D4     		bmi	.L18		@,
 427              	.L22:
 353:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         }
 428              		.loc 1 353 11 is_stmt 1 view .LVU110
 429              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:353:           SystemCor
 353:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         }
 430              		.loc 1 353 46 is_stmt 0 view .LVU111
 431 0124 0648     		ldr	r0, .L23+12	@ tmp149,
 432              	.L21:
 433              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:357:           SystemCor
 357:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         }
 434              		.loc 1 357 39 view .LVU112
 435 0126 4343     		muls	r3, r0, r3	@ tmp151, tmp152
 436              	.LVL11:
 357:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         }
 437              		.loc 1 357 39 view .LVU113
 438 0128 EAE7     		b	.L20		@
 439              	.LVL12:
 440              	.L18:
 351:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         {/* HSE oscillator clock divided by 2 */
 441              		.loc 1 351 9 is_stmt 1 view .LVU114
 442              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:351:         if ((RCC->C
 351:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         {/* HSE oscillator clock divided by 2 */
 443              		.loc 1 351 17 is_stmt 0 view .LVU115
 444 012a 4868     		ldr	r0, [r1, #4]	@ _6, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 445              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:351:         if ((RCC->C
 351:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         {/* HSE oscillator clock divided by 2 */
 446              		.loc 1 351 12 view .LVU116
 447 012c 8003     		lsls	r0, r0, #14	@, _6,
 448 012e F9D4     		bmi	.L22		@,
 357:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         }
 449              		.loc 1 357 11 is_stmt 1 view .LVU117
 450              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:357:           SystemCor
 357:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         }
 451              		.loc 1 357 39 is_stmt 0 view .LVU118
 452 0130 0248     		ldr	r0, .L23+8	@ tmp152,
 453 0132 F8E7     		b	.L21		@
 454              	.L24:
 455              		.align	2
 456              	.L23:
 457 0134 00100240 		.word	1073876992
 458 0138 00000000 		.word	.LANCHOR0
 459 013c 00127A00 		.word	8000000
 460 0140 00093D00 		.word	4000000
 461              		.cfi_endproc
 462              	.LFE30:
 463              		.size	SystemCoreClockUpdate, .-SystemCoreClockUpdate
 464              		.global	AHBPrescTable
 465              		.global	SystemCoreClock
 466              		.data
 467              		.align	2
 468              		.set	.LANCHOR0,. + 0
 469              		.type	SystemCoreClock, %object
 470              		.size	SystemCoreClock, 4
ARM GAS  /tmp/ccybRAZt.s 			page 29


 471              	SystemCoreClock:
 472 0000 00A24A04 		.word	72000000
 473              		.type	AHBPrescTable, %object
 474              		.size	AHBPrescTable, 16
 475              	AHBPrescTable:
 476 0004 00000000 		.ascii	"\000\000\000\000\000\000\000\000\001\002\003\004\006"
 476      00000000 
 476      01020304 
 476      06
 477 0011 070809   		.ascii	"\007\010\011"
 478              		.text
 479              	.Letext0:
 480              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 481              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 482              		.file 4 "../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h"
 483              		.file 5 "../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/stm32f10x.h"
 484              		.file 6 "../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.h"
 485              		.section	.debug_info,"",%progbits
 486              	.Ldebug_info0:
 487 0000 1D050000 		.4byte	0x51d
 488 0004 0200     		.2byte	0x2
 489 0006 00000000 		.4byte	.Ldebug_abbrev0
 490 000a 04       		.byte	0x4
 491 000b 01       		.uleb128 0x1
 492 000c 21010000 		.4byte	.LASF51
 493 0010 0C       		.byte	0xc
 494 0011 54000000 		.4byte	.LASF52
 495 0015 0C000000 		.4byte	.LASF53
 496 0019 00000000 		.4byte	.Ltext0
 497 001d 44010000 		.4byte	.Letext0
 498 0021 00000000 		.4byte	.Ldebug_line0
 499 0025 02       		.uleb128 0x2
 500 0026 01       		.byte	0x1
 501 0027 06       		.byte	0x6
 502 0028 26020000 		.4byte	.LASF0
 503 002c 03       		.uleb128 0x3
 504 002d CD010000 		.4byte	.LASF3
 505 0031 02       		.byte	0x2
 506 0032 2B       		.byte	0x2b
 507 0033 18       		.byte	0x18
 508 0034 38000000 		.4byte	0x38
 509 0038 02       		.uleb128 0x2
 510 0039 01       		.byte	0x1
 511 003a 08       		.byte	0x8
 512 003b 01020000 		.4byte	.LASF1
 513 003f 02       		.uleb128 0x2
 514 0040 02       		.byte	0x2
 515 0041 05       		.byte	0x5
 516 0042 F4000000 		.4byte	.LASF2
 517 0046 03       		.uleb128 0x3
 518 0047 AD000000 		.4byte	.LASF4
 519 004b 02       		.byte	0x2
 520 004c 39       		.byte	0x39
 521 004d 19       		.byte	0x19
 522 004e 52000000 		.4byte	0x52
 523 0052 02       		.uleb128 0x2
 524 0053 02       		.byte	0x2
ARM GAS  /tmp/ccybRAZt.s 			page 30


 525 0054 07       		.byte	0x7
 526 0055 76020000 		.4byte	.LASF5
 527 0059 02       		.uleb128 0x2
 528 005a 04       		.byte	0x4
 529 005b 05       		.byte	0x5
 530 005c A6010000 		.4byte	.LASF6
 531 0060 03       		.uleb128 0x3
 532 0061 A2000000 		.4byte	.LASF7
 533 0065 02       		.byte	0x2
 534 0066 4F       		.byte	0x4f
 535 0067 19       		.byte	0x19
 536 0068 6C000000 		.4byte	0x6c
 537 006c 02       		.uleb128 0x2
 538 006d 04       		.byte	0x4
 539 006e 07       		.byte	0x7
 540 006f E2020000 		.4byte	.LASF8
 541 0073 02       		.uleb128 0x2
 542 0074 08       		.byte	0x8
 543 0075 05       		.byte	0x5
 544 0076 13010000 		.4byte	.LASF9
 545 007a 02       		.uleb128 0x2
 546 007b 08       		.byte	0x8
 547 007c 07       		.byte	0x7
 548 007d 32020000 		.4byte	.LASF10
 549 0081 04       		.uleb128 0x4
 550 0082 04       		.byte	0x4
 551 0083 05       		.byte	0x5
 552 0084 696E7400 		.ascii	"int\000"
 553 0088 02       		.uleb128 0x2
 554 0089 04       		.byte	0x4
 555 008a 07       		.byte	0x7
 556 008b 4F020000 		.4byte	.LASF11
 557 008f 03       		.uleb128 0x3
 558 0090 D2000000 		.4byte	.LASF12
 559 0094 03       		.byte	0x3
 560 0095 18       		.byte	0x18
 561 0096 13       		.byte	0x13
 562 0097 2C000000 		.4byte	0x2c
 563 009b 05       		.uleb128 0x5
 564 009c 8F000000 		.4byte	0x8f
 565 00a0 06       		.uleb128 0x6
 566 00a1 9B000000 		.4byte	0x9b
 567 00a5 03       		.uleb128 0x3
 568 00a6 5C020000 		.4byte	.LASF13
 569 00aa 03       		.byte	0x3
 570 00ab 24       		.byte	0x24
 571 00ac 14       		.byte	0x14
 572 00ad 46000000 		.4byte	0x46
 573 00b1 03       		.uleb128 0x3
 574 00b2 EB000000 		.4byte	.LASF14
 575 00b6 03       		.byte	0x3
 576 00b7 30       		.byte	0x30
 577 00b8 14       		.byte	0x14
 578 00b9 60000000 		.4byte	0x60
 579 00bd 05       		.uleb128 0x5
 580 00be B1000000 		.4byte	0xb1
 581 00c2 06       		.uleb128 0x6
ARM GAS  /tmp/ccybRAZt.s 			page 31


 582 00c3 BD000000 		.4byte	0xbd
 583 00c7 07       		.uleb128 0x7
 584 00c8 74       		.byte	0x74
 585 00c9 04       		.byte	0x4
 586 00ca 9B       		.byte	0x9b
 587 00cb 09       		.byte	0x9
 588 00cc EE010000 		.4byte	0x1ee
 589 00d0 08       		.uleb128 0x8
 590 00d1 C2000000 		.4byte	.LASF15
 591 00d5 04       		.byte	0x4
 592 00d6 9D       		.byte	0x9d
 593 00d7 11       		.byte	0x11
 594 00d8 C2000000 		.4byte	0xc2
 595 00dc 02       		.byte	0x2
 596 00dd 23       		.byte	0x23
 597 00de 00       		.uleb128 0
 598 00df 08       		.uleb128 0x8
 599 00e0 FE000000 		.4byte	.LASF16
 600 00e4 04       		.byte	0x4
 601 00e5 9E       		.byte	0x9e
 602 00e6 11       		.byte	0x11
 603 00e7 BD000000 		.4byte	0xbd
 604 00eb 02       		.byte	0x2
 605 00ec 23       		.byte	0x23
 606 00ed 04       		.uleb128 0x4
 607 00ee 08       		.uleb128 0x8
 608 00ef 89020000 		.4byte	.LASF17
 609 00f3 04       		.byte	0x4
 610 00f4 9F       		.byte	0x9f
 611 00f5 11       		.byte	0x11
 612 00f6 BD000000 		.4byte	0xbd
 613 00fa 02       		.byte	0x2
 614 00fb 23       		.byte	0x23
 615 00fc 08       		.uleb128 0x8
 616 00fd 08       		.uleb128 0x8
 617 00fe FB010000 		.4byte	.LASF18
 618 0102 04       		.byte	0x4
 619 0103 A0       		.byte	0xa0
 620 0104 11       		.byte	0x11
 621 0105 BD000000 		.4byte	0xbd
 622 0109 02       		.byte	0x2
 623 010a 23       		.byte	0x23
 624 010b 0C       		.uleb128 0xc
 625 010c 09       		.uleb128 0x9
 626 010d 53435200 		.ascii	"SCR\000"
 627 0111 04       		.byte	0x4
 628 0112 A1       		.byte	0xa1
 629 0113 11       		.byte	0x11
 630 0114 BD000000 		.4byte	0xbd
 631 0118 02       		.byte	0x2
 632 0119 23       		.byte	0x23
 633 011a 10       		.uleb128 0x10
 634 011b 09       		.uleb128 0x9
 635 011c 43435200 		.ascii	"CCR\000"
 636 0120 04       		.byte	0x4
 637 0121 A2       		.byte	0xa2
 638 0122 11       		.byte	0x11
ARM GAS  /tmp/ccybRAZt.s 			page 32


 639 0123 BD000000 		.4byte	0xbd
 640 0127 02       		.byte	0x2
 641 0128 23       		.byte	0x23
 642 0129 14       		.uleb128 0x14
 643 012a 09       		.uleb128 0x9
 644 012b 53485000 		.ascii	"SHP\000"
 645 012f 04       		.byte	0x4
 646 0130 A3       		.byte	0xa3
 647 0131 11       		.byte	0x11
 648 0132 FE010000 		.4byte	0x1fe
 649 0136 02       		.byte	0x2
 650 0137 23       		.byte	0x23
 651 0138 18       		.uleb128 0x18
 652 0139 08       		.uleb128 0x8
 653 013a 49020000 		.4byte	.LASF19
 654 013e 04       		.byte	0x4
 655 013f A4       		.byte	0xa4
 656 0140 11       		.byte	0x11
 657 0141 BD000000 		.4byte	0xbd
 658 0145 02       		.byte	0x2
 659 0146 23       		.byte	0x23
 660 0147 24       		.uleb128 0x24
 661 0148 08       		.uleb128 0x8
 662 0149 DC010000 		.4byte	.LASF20
 663 014d 04       		.byte	0x4
 664 014e A5       		.byte	0xa5
 665 014f 11       		.byte	0x11
 666 0150 BD000000 		.4byte	0xbd
 667 0154 02       		.byte	0x2
 668 0155 23       		.byte	0x23
 669 0156 28       		.uleb128 0x28
 670 0157 08       		.uleb128 0x8
 671 0158 BE020000 		.4byte	.LASF21
 672 015c 04       		.byte	0x4
 673 015d A6       		.byte	0xa6
 674 015e 11       		.byte	0x11
 675 015f BD000000 		.4byte	0xbd
 676 0163 02       		.byte	0x2
 677 0164 23       		.byte	0x23
 678 0165 2C       		.uleb128 0x2c
 679 0166 08       		.uleb128 0x8
 680 0167 A9020000 		.4byte	.LASF22
 681 016b 04       		.byte	0x4
 682 016c A7       		.byte	0xa7
 683 016d 11       		.byte	0x11
 684 016e BD000000 		.4byte	0xbd
 685 0172 02       		.byte	0x2
 686 0173 23       		.byte	0x23
 687 0174 30       		.uleb128 0x30
 688 0175 08       		.uleb128 0x8
 689 0176 65020000 		.4byte	.LASF23
 690 017a 04       		.byte	0x4
 691 017b A8       		.byte	0xa8
 692 017c 11       		.byte	0x11
 693 017d BD000000 		.4byte	0xbd
 694 0181 02       		.byte	0x2
 695 0182 23       		.byte	0x23
ARM GAS  /tmp/ccybRAZt.s 			page 33


 696 0183 34       		.uleb128 0x34
 697 0184 08       		.uleb128 0x8
 698 0185 A1010000 		.4byte	.LASF24
 699 0189 04       		.byte	0x4
 700 018a A9       		.byte	0xa9
 701 018b 11       		.byte	0x11
 702 018c BD000000 		.4byte	0xbd
 703 0190 02       		.byte	0x2
 704 0191 23       		.byte	0x23
 705 0192 38       		.uleb128 0x38
 706 0193 08       		.uleb128 0x8
 707 0194 FA020000 		.4byte	.LASF25
 708 0198 04       		.byte	0x4
 709 0199 AA       		.byte	0xaa
 710 019a 11       		.byte	0x11
 711 019b BD000000 		.4byte	0xbd
 712 019f 02       		.byte	0x2
 713 01a0 23       		.byte	0x23
 714 01a1 3C       		.uleb128 0x3c
 715 01a2 09       		.uleb128 0x9
 716 01a3 50465200 		.ascii	"PFR\000"
 717 01a7 04       		.byte	0x4
 718 01a8 AB       		.byte	0xab
 719 01a9 11       		.byte	0x11
 720 01aa 18020000 		.4byte	0x218
 721 01ae 02       		.byte	0x2
 722 01af 23       		.byte	0x23
 723 01b0 40       		.uleb128 0x40
 724 01b1 09       		.uleb128 0x9
 725 01b2 44465200 		.ascii	"DFR\000"
 726 01b6 04       		.byte	0x4
 727 01b7 AC       		.byte	0xac
 728 01b8 11       		.byte	0x11
 729 01b9 C2000000 		.4byte	0xc2
 730 01bd 02       		.byte	0x2
 731 01be 23       		.byte	0x23
 732 01bf 48       		.uleb128 0x48
 733 01c0 09       		.uleb128 0x9
 734 01c1 41445200 		.ascii	"ADR\000"
 735 01c5 04       		.byte	0x4
 736 01c6 AD       		.byte	0xad
 737 01c7 11       		.byte	0x11
 738 01c8 C2000000 		.4byte	0xc2
 739 01cc 02       		.byte	0x2
 740 01cd 23       		.byte	0x23
 741 01ce 4C       		.uleb128 0x4c
 742 01cf 08       		.uleb128 0x8
 743 01d0 C3020000 		.4byte	.LASF26
 744 01d4 04       		.byte	0x4
 745 01d5 AE       		.byte	0xae
 746 01d6 11       		.byte	0x11
 747 01d7 32020000 		.4byte	0x232
 748 01db 02       		.byte	0x2
 749 01dc 23       		.byte	0x23
 750 01dd 50       		.uleb128 0x50
 751 01de 08       		.uleb128 0x8
 752 01df A4020000 		.4byte	.LASF27
ARM GAS  /tmp/ccybRAZt.s 			page 34


 753 01e3 04       		.byte	0x4
 754 01e4 AF       		.byte	0xaf
 755 01e5 11       		.byte	0x11
 756 01e6 4C020000 		.4byte	0x24c
 757 01ea 02       		.byte	0x2
 758 01eb 23       		.byte	0x23
 759 01ec 60       		.uleb128 0x60
 760 01ed 00       		.byte	0
 761 01ee 0A       		.uleb128 0xa
 762 01ef 9B000000 		.4byte	0x9b
 763 01f3 FE010000 		.4byte	0x1fe
 764 01f7 0B       		.uleb128 0xb
 765 01f8 88000000 		.4byte	0x88
 766 01fc 0B       		.byte	0xb
 767 01fd 00       		.byte	0
 768 01fe 05       		.uleb128 0x5
 769 01ff EE010000 		.4byte	0x1ee
 770 0203 0A       		.uleb128 0xa
 771 0204 C2000000 		.4byte	0xc2
 772 0208 13020000 		.4byte	0x213
 773 020c 0B       		.uleb128 0xb
 774 020d 88000000 		.4byte	0x88
 775 0211 01       		.byte	0x1
 776 0212 00       		.byte	0
 777 0213 06       		.uleb128 0x6
 778 0214 03020000 		.4byte	0x203
 779 0218 05       		.uleb128 0x5
 780 0219 13020000 		.4byte	0x213
 781 021d 0A       		.uleb128 0xa
 782 021e C2000000 		.4byte	0xc2
 783 0222 2D020000 		.4byte	0x22d
 784 0226 0B       		.uleb128 0xb
 785 0227 88000000 		.4byte	0x88
 786 022b 03       		.byte	0x3
 787 022c 00       		.byte	0
 788 022d 06       		.uleb128 0x6
 789 022e 1D020000 		.4byte	0x21d
 790 0232 05       		.uleb128 0x5
 791 0233 2D020000 		.4byte	0x22d
 792 0237 0A       		.uleb128 0xa
 793 0238 C2000000 		.4byte	0xc2
 794 023c 47020000 		.4byte	0x247
 795 0240 0B       		.uleb128 0xb
 796 0241 88000000 		.4byte	0x88
 797 0245 04       		.byte	0x4
 798 0246 00       		.byte	0
 799 0247 06       		.uleb128 0x6
 800 0248 37020000 		.4byte	0x237
 801 024c 05       		.uleb128 0x5
 802 024d 47020000 		.4byte	0x247
 803 0251 03       		.uleb128 0x3
 804 0252 DA000000 		.4byte	.LASF28
 805 0256 04       		.byte	0x4
 806 0257 B0       		.byte	0xb0
 807 0258 03       		.byte	0x3
 808 0259 C7000000 		.4byte	0xc7
 809 025d 0C       		.uleb128 0xc
ARM GAS  /tmp/ccybRAZt.s 			page 35


 810 025e AE020000 		.4byte	.LASF45
 811 0262 06       		.byte	0x6
 812 0263 35       		.byte	0x35
 813 0264 11       		.byte	0x11
 814 0265 B1000000 		.4byte	0xb1
 815 0269 01       		.byte	0x1
 816 026a 01       		.byte	0x1
 817 026b 0D       		.uleb128 0xd
 818 026c 07       		.byte	0x7
 819 026d 01       		.byte	0x1
 820 026e 38000000 		.4byte	0x38
 821 0272 05       		.byte	0x5
 822 0273 0702     		.2byte	0x207
 823 0275 0E       		.byte	0xe
 824 0276 87020000 		.4byte	0x287
 825 027a 0E       		.uleb128 0xe
 826 027b F4020000 		.4byte	.LASF29
 827 027f 00       		.byte	0
 828 0280 0F       		.uleb128 0xf
 829 0281 53455400 		.ascii	"SET\000"
 830 0285 01       		.byte	0x1
 831 0286 00       		.byte	0
 832 0287 10       		.uleb128 0x10
 833 0288 24       		.byte	0x24
 834 0289 05       		.byte	0x5
 835 028a 8503     		.2byte	0x385
 836 028c 09       		.byte	0x9
 837 028d 1F030000 		.4byte	0x31f
 838 0291 11       		.uleb128 0x11
 839 0292 41435200 		.ascii	"ACR\000"
 840 0296 05       		.byte	0x5
 841 0297 8703     		.2byte	0x387
 842 0299 11       		.byte	0x11
 843 029a BD000000 		.4byte	0xbd
 844 029e 02       		.byte	0x2
 845 029f 23       		.byte	0x23
 846 02a0 00       		.uleb128 0
 847 02a1 12       		.uleb128 0x12
 848 02a2 C8000000 		.4byte	.LASF30
 849 02a6 05       		.byte	0x5
 850 02a7 8803     		.2byte	0x388
 851 02a9 11       		.byte	0x11
 852 02aa BD000000 		.4byte	0xbd
 853 02ae 02       		.byte	0x2
 854 02af 23       		.byte	0x23
 855 02b0 04       		.uleb128 0x4
 856 02b1 12       		.uleb128 0x12
 857 02b2 03010000 		.4byte	.LASF31
 858 02b6 05       		.byte	0x5
 859 02b7 8903     		.2byte	0x389
 860 02b9 11       		.byte	0x11
 861 02ba BD000000 		.4byte	0xbd
 862 02be 02       		.byte	0x2
 863 02bf 23       		.byte	0x23
 864 02c0 08       		.uleb128 0x8
 865 02c1 11       		.uleb128 0x11
 866 02c2 535200   		.ascii	"SR\000"
ARM GAS  /tmp/ccybRAZt.s 			page 36


 867 02c5 05       		.byte	0x5
 868 02c6 8A03     		.2byte	0x38a
 869 02c8 11       		.byte	0x11
 870 02c9 BD000000 		.4byte	0xbd
 871 02cd 02       		.byte	0x2
 872 02ce 23       		.byte	0x23
 873 02cf 0C       		.uleb128 0xc
 874 02d0 11       		.uleb128 0x11
 875 02d1 435200   		.ascii	"CR\000"
 876 02d4 05       		.byte	0x5
 877 02d5 8B03     		.2byte	0x38b
 878 02d7 11       		.byte	0x11
 879 02d8 BD000000 		.4byte	0xbd
 880 02dc 02       		.byte	0x2
 881 02dd 23       		.byte	0x23
 882 02de 10       		.uleb128 0x10
 883 02df 11       		.uleb128 0x11
 884 02e0 415200   		.ascii	"AR\000"
 885 02e3 05       		.byte	0x5
 886 02e4 8C03     		.2byte	0x38c
 887 02e6 11       		.byte	0x11
 888 02e7 BD000000 		.4byte	0xbd
 889 02eb 02       		.byte	0x2
 890 02ec 23       		.byte	0x23
 891 02ed 14       		.uleb128 0x14
 892 02ee 12       		.uleb128 0x12
 893 02ef FF020000 		.4byte	.LASF32
 894 02f3 05       		.byte	0x5
 895 02f4 8D03     		.2byte	0x38d
 896 02f6 11       		.byte	0x11
 897 02f7 BD000000 		.4byte	0xbd
 898 02fb 02       		.byte	0x2
 899 02fc 23       		.byte	0x23
 900 02fd 18       		.uleb128 0x18
 901 02fe 11       		.uleb128 0x11
 902 02ff 4F425200 		.ascii	"OBR\000"
 903 0303 05       		.byte	0x5
 904 0304 8E03     		.2byte	0x38e
 905 0306 11       		.byte	0x11
 906 0307 BD000000 		.4byte	0xbd
 907 030b 02       		.byte	0x2
 908 030c 23       		.byte	0x23
 909 030d 1C       		.uleb128 0x1c
 910 030e 12       		.uleb128 0x12
 911 030f D7010000 		.4byte	.LASF33
 912 0313 05       		.byte	0x5
 913 0314 8F03     		.2byte	0x38f
 914 0316 11       		.byte	0x11
 915 0317 BD000000 		.4byte	0xbd
 916 031b 02       		.byte	0x2
 917 031c 23       		.byte	0x23
 918 031d 20       		.uleb128 0x20
 919 031e 00       		.byte	0
 920 031f 13       		.uleb128 0x13
 921 0320 08030000 		.4byte	.LASF34
 922 0324 05       		.byte	0x5
 923 0325 9803     		.2byte	0x398
ARM GAS  /tmp/ccybRAZt.s 			page 37


 924 0327 03       		.byte	0x3
 925 0328 87020000 		.4byte	0x287
 926 032c 10       		.uleb128 0x10
 927 032d 30       		.byte	0x30
 928 032e 05       		.byte	0x5
 929 032f 3404     		.2byte	0x434
 930 0331 09       		.byte	0x9
 931 0332 F6030000 		.4byte	0x3f6
 932 0336 11       		.uleb128 0x11
 933 0337 435200   		.ascii	"CR\000"
 934 033a 05       		.byte	0x5
 935 033b 3604     		.2byte	0x436
 936 033d 11       		.byte	0x11
 937 033e BD000000 		.4byte	0xbd
 938 0342 02       		.byte	0x2
 939 0343 23       		.byte	0x23
 940 0344 00       		.uleb128 0
 941 0345 12       		.uleb128 0x12
 942 0346 CD000000 		.4byte	.LASF35
 943 034a 05       		.byte	0x5
 944 034b 3704     		.2byte	0x437
 945 034d 11       		.byte	0x11
 946 034e BD000000 		.4byte	0xbd
 947 0352 02       		.byte	0x2
 948 0353 23       		.byte	0x23
 949 0354 04       		.uleb128 0x4
 950 0355 11       		.uleb128 0x11
 951 0356 43495200 		.ascii	"CIR\000"
 952 035a 05       		.byte	0x5
 953 035b 3804     		.2byte	0x438
 954 035d 11       		.byte	0x11
 955 035e BD000000 		.4byte	0xbd
 956 0362 02       		.byte	0x2
 957 0363 23       		.byte	0x23
 958 0364 08       		.uleb128 0x8
 959 0365 12       		.uleb128 0x12
 960 0366 C4010000 		.4byte	.LASF36
 961 036a 05       		.byte	0x5
 962 036b 3904     		.2byte	0x439
 963 036d 11       		.byte	0x11
 964 036e BD000000 		.4byte	0xbd
 965 0372 02       		.byte	0x2
 966 0373 23       		.byte	0x23
 967 0374 0C       		.uleb128 0xc
 968 0375 12       		.uleb128 0x12
 969 0376 4B000000 		.4byte	.LASF37
 970 037a 05       		.byte	0x5
 971 037b 3A04     		.2byte	0x43a
 972 037d 11       		.byte	0x11
 973 037e BD000000 		.4byte	0xbd
 974 0382 02       		.byte	0x2
 975 0383 23       		.byte	0x23
 976 0384 10       		.uleb128 0x10
 977 0385 12       		.uleb128 0x12
 978 0386 BD010000 		.4byte	.LASF38
 979 038a 05       		.byte	0x5
 980 038b 3B04     		.2byte	0x43b
ARM GAS  /tmp/ccybRAZt.s 			page 38


 981 038d 11       		.byte	0x11
 982 038e BD000000 		.4byte	0xbd
 983 0392 02       		.byte	0x2
 984 0393 23       		.byte	0x23
 985 0394 14       		.uleb128 0x14
 986 0395 12       		.uleb128 0x12
 987 0396 0F020000 		.4byte	.LASF39
 988 039a 05       		.byte	0x5
 989 039b 3C04     		.2byte	0x43c
 990 039d 11       		.byte	0x11
 991 039e BD000000 		.4byte	0xbd
 992 03a2 02       		.byte	0x2
 993 03a3 23       		.byte	0x23
 994 03a4 18       		.uleb128 0x18
 995 03a5 12       		.uleb128 0x12
 996 03a6 E3000000 		.4byte	.LASF40
 997 03aa 05       		.byte	0x5
 998 03ab 3D04     		.2byte	0x43d
 999 03ad 11       		.byte	0x11
 1000 03ae BD000000 		.4byte	0xbd
 1001 03b2 02       		.byte	0x2
 1002 03b3 23       		.byte	0x23
 1003 03b4 1C       		.uleb128 0x1c
 1004 03b5 12       		.uleb128 0x12
 1005 03b6 9D000000 		.4byte	.LASF41
 1006 03ba 05       		.byte	0x5
 1007 03bb 3E04     		.2byte	0x43e
 1008 03bd 11       		.byte	0x11
 1009 03be BD000000 		.4byte	0xbd
 1010 03c2 02       		.byte	0x2
 1011 03c3 23       		.byte	0x23
 1012 03c4 20       		.uleb128 0x20
 1013 03c5 11       		.uleb128 0x11
 1014 03c6 43535200 		.ascii	"CSR\000"
 1015 03ca 05       		.byte	0x5
 1016 03cb 3F04     		.2byte	0x43f
 1017 03cd 11       		.byte	0x11
 1018 03ce BD000000 		.4byte	0xbd
 1019 03d2 02       		.byte	0x2
 1020 03d3 23       		.byte	0x23
 1021 03d4 24       		.uleb128 0x24
 1022 03d5 12       		.uleb128 0x12
 1023 03d6 0B010000 		.4byte	.LASF42
 1024 03da 05       		.byte	0x5
 1025 03db 4004     		.2byte	0x440
 1026 03dd 11       		.byte	0x11
 1027 03de BD000000 		.4byte	0xbd
 1028 03e2 02       		.byte	0x2
 1029 03e3 23       		.byte	0x23
 1030 03e4 28       		.uleb128 0x28
 1031 03e5 12       		.uleb128 0x12
 1032 03e6 AF010000 		.4byte	.LASF43
 1033 03ea 05       		.byte	0x5
 1034 03eb 4104     		.2byte	0x441
 1035 03ed 11       		.byte	0x11
 1036 03ee BD000000 		.4byte	0xbd
 1037 03f2 02       		.byte	0x2
ARM GAS  /tmp/ccybRAZt.s 			page 39


 1038 03f3 23       		.byte	0x23
 1039 03f4 2C       		.uleb128 0x2c
 1040 03f5 00       		.byte	0
 1041 03f6 13       		.uleb128 0x13
 1042 03f7 00000000 		.4byte	.LASF44
 1043 03fb 05       		.byte	0x5
 1044 03fc 4204     		.2byte	0x442
 1045 03fe 03       		.byte	0x3
 1046 03ff 2C030000 		.4byte	0x32c
 1047 0403 14       		.uleb128 0x14
 1048 0404 5D020000 		.4byte	0x25d
 1049 0408 01       		.byte	0x1
 1050 0409 A2       		.byte	0xa2
 1051 040a 0C       		.byte	0xc
 1052 040b 05       		.byte	0x5
 1053 040c 03       		.byte	0x3
 1054 040d 00000000 		.4byte	SystemCoreClock
 1055 0411 0A       		.uleb128 0xa
 1056 0412 A0000000 		.4byte	0xa0
 1057 0416 21040000 		.4byte	0x421
 1058 041a 0B       		.uleb128 0xb
 1059 041b 88000000 		.4byte	0x88
 1060 041f 0F       		.byte	0xf
 1061 0420 00       		.byte	0
 1062 0421 06       		.uleb128 0x6
 1063 0422 11040000 		.4byte	0x411
 1064 0426 05       		.uleb128 0x5
 1065 0427 21040000 		.4byte	0x421
 1066 042b 15       		.uleb128 0x15
 1067 042c C8020000 		.4byte	.LASF46
 1068 0430 01       		.byte	0x1
 1069 0431 A7       		.byte	0xa7
 1070 0432 0D       		.byte	0xd
 1071 0433 26040000 		.4byte	0x426
 1072 0437 01       		.byte	0x1
 1073 0438 05       		.byte	0x5
 1074 0439 03       		.byte	0x3
 1075 043a 00000000 		.4byte	AHBPrescTable
 1076 043e 16       		.uleb128 0x16
 1077 043f E1010000 		.4byte	.LASF54
 1078 0443 01       		.byte	0x1
 1079 0444 DB03     		.2byte	0x3db
 1080 0446 0D       		.byte	0xd
 1081 0447 01       		.byte	0x1
 1082 0448 01       		.byte	0x1
 1083 0449 68040000 		.4byte	0x468
 1084 044d 17       		.uleb128 0x17
 1085 044e 17020000 		.4byte	.LASF47
 1086 0452 01       		.byte	0x1
 1087 0453 DD03     		.2byte	0x3dd
 1088 0455 11       		.byte	0x11
 1089 0456 BD000000 		.4byte	0xbd
 1090 045a 17       		.uleb128 0x17
 1091 045b B8000000 		.4byte	.LASF48
 1092 045f 01       		.byte	0x1
 1093 0460 DD03     		.2byte	0x3dd
 1094 0462 25       		.byte	0x25
ARM GAS  /tmp/ccybRAZt.s 			page 40


 1095 0463 BD000000 		.4byte	0xbd
 1096 0467 00       		.byte	0
 1097 0468 18       		.uleb128 0x18
 1098 0469 D6020000 		.4byte	.LASF55
 1099 046d 01       		.byte	0x1
 1100 046e A301     		.2byte	0x1a3
 1101 0470 0D       		.byte	0xd
 1102 0471 01       		.byte	0x1
 1103 0472 01       		.byte	0x1
 1104 0473 19       		.uleb128 0x19
 1105 0474 01       		.byte	0x1
 1106 0475 8E020000 		.4byte	.LASF56
 1107 0479 01       		.byte	0x1
 1108 047a 3201     		.2byte	0x132
 1109 047c 06       		.byte	0x6
 1110 047d 01       		.byte	0x1
 1111 047e F0000000 		.4byte	.LFB30
 1112 0482 44010000 		.4byte	.LFE30
 1113 0486 02       		.byte	0x2
 1114 0487 7D       		.byte	0x7d
 1115 0488 00       		.sleb128 0
 1116 0489 01       		.byte	0x1
 1117 048a CE040000 		.4byte	0x4ce
 1118 048e 1A       		.uleb128 0x1a
 1119 048f 746D7000 		.ascii	"tmp\000"
 1120 0493 01       		.byte	0x1
 1121 0494 3401     		.2byte	0x134
 1122 0496 0C       		.byte	0xc
 1123 0497 B1000000 		.4byte	0xb1
 1124 049b 0A000000 		.4byte	.LLST1
 1125 049f 00000000 		.4byte	.LVUS1
 1126 04a3 1B       		.uleb128 0x1b
 1127 04a4 B5010000 		.4byte	.LASF49
 1128 04a8 01       		.byte	0x1
 1129 04a9 3401     		.2byte	0x134
 1130 04ab 15       		.byte	0x15
 1131 04ac B1000000 		.4byte	0xb1
 1132 04b0 58000000 		.4byte	.LLST2
 1133 04b4 4E000000 		.4byte	.LVUS2
 1134 04b8 1B       		.uleb128 0x1b
 1135 04b9 F1010000 		.4byte	.LASF50
 1136 04bd 01       		.byte	0x1
 1137 04be 3401     		.2byte	0x134
 1138 04c0 22       		.byte	0x22
 1139 04c1 B1000000 		.4byte	0xb1
 1140 04c5 A5000000 		.4byte	.LLST3
 1141 04c9 9F000000 		.4byte	.LVUS3
 1142 04cd 00       		.byte	0
 1143 04ce 1C       		.uleb128 0x1c
 1144 04cf 01       		.byte	0x1
 1145 04d0 6B020000 		.4byte	.LASF57
 1146 04d4 01       		.byte	0x1
 1147 04d5 D4       		.byte	0xd4
 1148 04d6 06       		.byte	0x6
 1149 04d7 01       		.byte	0x1
 1150 04d8 00000000 		.4byte	.LFB29
 1151 04dc F0000000 		.4byte	.LFE29
ARM GAS  /tmp/ccybRAZt.s 			page 41


 1152 04e0 D6000000 		.4byte	.LLST0
 1153 04e4 01       		.byte	0x1
 1154 04e5 1D       		.uleb128 0x1d
 1155 04e6 68040000 		.4byte	0x468
 1156 04ea 36000000 		.4byte	.LBI8
 1157 04ee 01       		.byte	.LVU16
 1158 04ef 00000000 		.4byte	.Ldebug_ranges0+0
 1159 04f3 01       		.byte	0x1
 1160 04f4 0601     		.2byte	0x106
 1161 04f6 03       		.byte	0x3
 1162 04f7 1E       		.uleb128 0x1e
 1163 04f8 3E040000 		.4byte	0x43e
 1164 04fc 36000000 		.4byte	.LBI9
 1165 0500 03       		.byte	.LVU18
 1166 0501 36000000 		.4byte	.LBB9
 1167 0505 D2000000 		.4byte	.LBE9
 1168 0509 01       		.byte	0x1
 1169 050a B001     		.2byte	0x1b0
 1170 050c 03       		.byte	0x3
 1171 050d 1F       		.uleb128 0x1f
 1172 050e 4D040000 		.4byte	0x44d
 1173 0512 02       		.byte	0x2
 1174 0513 91       		.byte	0x91
 1175 0514 78       		.sleb128 -8
 1176 0515 1F       		.uleb128 0x1f
 1177 0516 5A040000 		.4byte	0x45a
 1178 051a 02       		.byte	0x2
 1179 051b 91       		.byte	0x91
 1180 051c 7C       		.sleb128 -4
 1181 051d 00       		.byte	0
 1182 051e 00       		.byte	0
 1183 051f 00       		.byte	0
 1184 0520 00       		.byte	0
 1185              		.section	.debug_abbrev,"",%progbits
 1186              	.Ldebug_abbrev0:
 1187 0000 01       		.uleb128 0x1
 1188 0001 11       		.uleb128 0x11
 1189 0002 01       		.byte	0x1
 1190 0003 25       		.uleb128 0x25
 1191 0004 0E       		.uleb128 0xe
 1192 0005 13       		.uleb128 0x13
 1193 0006 0B       		.uleb128 0xb
 1194 0007 03       		.uleb128 0x3
 1195 0008 0E       		.uleb128 0xe
 1196 0009 1B       		.uleb128 0x1b
 1197 000a 0E       		.uleb128 0xe
 1198 000b 11       		.uleb128 0x11
 1199 000c 01       		.uleb128 0x1
 1200 000d 12       		.uleb128 0x12
 1201 000e 01       		.uleb128 0x1
 1202 000f 10       		.uleb128 0x10
 1203 0010 06       		.uleb128 0x6
 1204 0011 00       		.byte	0
 1205 0012 00       		.byte	0
 1206 0013 02       		.uleb128 0x2
 1207 0014 24       		.uleb128 0x24
 1208 0015 00       		.byte	0
ARM GAS  /tmp/ccybRAZt.s 			page 42


 1209 0016 0B       		.uleb128 0xb
 1210 0017 0B       		.uleb128 0xb
 1211 0018 3E       		.uleb128 0x3e
 1212 0019 0B       		.uleb128 0xb
 1213 001a 03       		.uleb128 0x3
 1214 001b 0E       		.uleb128 0xe
 1215 001c 00       		.byte	0
 1216 001d 00       		.byte	0
 1217 001e 03       		.uleb128 0x3
 1218 001f 16       		.uleb128 0x16
 1219 0020 00       		.byte	0
 1220 0021 03       		.uleb128 0x3
 1221 0022 0E       		.uleb128 0xe
 1222 0023 3A       		.uleb128 0x3a
 1223 0024 0B       		.uleb128 0xb
 1224 0025 3B       		.uleb128 0x3b
 1225 0026 0B       		.uleb128 0xb
 1226 0027 39       		.uleb128 0x39
 1227 0028 0B       		.uleb128 0xb
 1228 0029 49       		.uleb128 0x49
 1229 002a 13       		.uleb128 0x13
 1230 002b 00       		.byte	0
 1231 002c 00       		.byte	0
 1232 002d 04       		.uleb128 0x4
 1233 002e 24       		.uleb128 0x24
 1234 002f 00       		.byte	0
 1235 0030 0B       		.uleb128 0xb
 1236 0031 0B       		.uleb128 0xb
 1237 0032 3E       		.uleb128 0x3e
 1238 0033 0B       		.uleb128 0xb
 1239 0034 03       		.uleb128 0x3
 1240 0035 08       		.uleb128 0x8
 1241 0036 00       		.byte	0
 1242 0037 00       		.byte	0
 1243 0038 05       		.uleb128 0x5
 1244 0039 35       		.uleb128 0x35
 1245 003a 00       		.byte	0
 1246 003b 49       		.uleb128 0x49
 1247 003c 13       		.uleb128 0x13
 1248 003d 00       		.byte	0
 1249 003e 00       		.byte	0
 1250 003f 06       		.uleb128 0x6
 1251 0040 26       		.uleb128 0x26
 1252 0041 00       		.byte	0
 1253 0042 49       		.uleb128 0x49
 1254 0043 13       		.uleb128 0x13
 1255 0044 00       		.byte	0
 1256 0045 00       		.byte	0
 1257 0046 07       		.uleb128 0x7
 1258 0047 13       		.uleb128 0x13
 1259 0048 01       		.byte	0x1
 1260 0049 0B       		.uleb128 0xb
 1261 004a 0B       		.uleb128 0xb
 1262 004b 3A       		.uleb128 0x3a
 1263 004c 0B       		.uleb128 0xb
 1264 004d 3B       		.uleb128 0x3b
 1265 004e 0B       		.uleb128 0xb
ARM GAS  /tmp/ccybRAZt.s 			page 43


 1266 004f 39       		.uleb128 0x39
 1267 0050 0B       		.uleb128 0xb
 1268 0051 01       		.uleb128 0x1
 1269 0052 13       		.uleb128 0x13
 1270 0053 00       		.byte	0
 1271 0054 00       		.byte	0
 1272 0055 08       		.uleb128 0x8
 1273 0056 0D       		.uleb128 0xd
 1274 0057 00       		.byte	0
 1275 0058 03       		.uleb128 0x3
 1276 0059 0E       		.uleb128 0xe
 1277 005a 3A       		.uleb128 0x3a
 1278 005b 0B       		.uleb128 0xb
 1279 005c 3B       		.uleb128 0x3b
 1280 005d 0B       		.uleb128 0xb
 1281 005e 39       		.uleb128 0x39
 1282 005f 0B       		.uleb128 0xb
 1283 0060 49       		.uleb128 0x49
 1284 0061 13       		.uleb128 0x13
 1285 0062 38       		.uleb128 0x38
 1286 0063 0A       		.uleb128 0xa
 1287 0064 00       		.byte	0
 1288 0065 00       		.byte	0
 1289 0066 09       		.uleb128 0x9
 1290 0067 0D       		.uleb128 0xd
 1291 0068 00       		.byte	0
 1292 0069 03       		.uleb128 0x3
 1293 006a 08       		.uleb128 0x8
 1294 006b 3A       		.uleb128 0x3a
 1295 006c 0B       		.uleb128 0xb
 1296 006d 3B       		.uleb128 0x3b
 1297 006e 0B       		.uleb128 0xb
 1298 006f 39       		.uleb128 0x39
 1299 0070 0B       		.uleb128 0xb
 1300 0071 49       		.uleb128 0x49
 1301 0072 13       		.uleb128 0x13
 1302 0073 38       		.uleb128 0x38
 1303 0074 0A       		.uleb128 0xa
 1304 0075 00       		.byte	0
 1305 0076 00       		.byte	0
 1306 0077 0A       		.uleb128 0xa
 1307 0078 01       		.uleb128 0x1
 1308 0079 01       		.byte	0x1
 1309 007a 49       		.uleb128 0x49
 1310 007b 13       		.uleb128 0x13
 1311 007c 01       		.uleb128 0x1
 1312 007d 13       		.uleb128 0x13
 1313 007e 00       		.byte	0
 1314 007f 00       		.byte	0
 1315 0080 0B       		.uleb128 0xb
 1316 0081 21       		.uleb128 0x21
 1317 0082 00       		.byte	0
 1318 0083 49       		.uleb128 0x49
 1319 0084 13       		.uleb128 0x13
 1320 0085 2F       		.uleb128 0x2f
 1321 0086 0B       		.uleb128 0xb
 1322 0087 00       		.byte	0
ARM GAS  /tmp/ccybRAZt.s 			page 44


 1323 0088 00       		.byte	0
 1324 0089 0C       		.uleb128 0xc
 1325 008a 34       		.uleb128 0x34
 1326 008b 00       		.byte	0
 1327 008c 03       		.uleb128 0x3
 1328 008d 0E       		.uleb128 0xe
 1329 008e 3A       		.uleb128 0x3a
 1330 008f 0B       		.uleb128 0xb
 1331 0090 3B       		.uleb128 0x3b
 1332 0091 0B       		.uleb128 0xb
 1333 0092 39       		.uleb128 0x39
 1334 0093 0B       		.uleb128 0xb
 1335 0094 49       		.uleb128 0x49
 1336 0095 13       		.uleb128 0x13
 1337 0096 3F       		.uleb128 0x3f
 1338 0097 0C       		.uleb128 0xc
 1339 0098 3C       		.uleb128 0x3c
 1340 0099 0C       		.uleb128 0xc
 1341 009a 00       		.byte	0
 1342 009b 00       		.byte	0
 1343 009c 0D       		.uleb128 0xd
 1344 009d 04       		.uleb128 0x4
 1345 009e 01       		.byte	0x1
 1346 009f 3E       		.uleb128 0x3e
 1347 00a0 0B       		.uleb128 0xb
 1348 00a1 0B       		.uleb128 0xb
 1349 00a2 0B       		.uleb128 0xb
 1350 00a3 49       		.uleb128 0x49
 1351 00a4 13       		.uleb128 0x13
 1352 00a5 3A       		.uleb128 0x3a
 1353 00a6 0B       		.uleb128 0xb
 1354 00a7 3B       		.uleb128 0x3b
 1355 00a8 05       		.uleb128 0x5
 1356 00a9 39       		.uleb128 0x39
 1357 00aa 0B       		.uleb128 0xb
 1358 00ab 01       		.uleb128 0x1
 1359 00ac 13       		.uleb128 0x13
 1360 00ad 00       		.byte	0
 1361 00ae 00       		.byte	0
 1362 00af 0E       		.uleb128 0xe
 1363 00b0 28       		.uleb128 0x28
 1364 00b1 00       		.byte	0
 1365 00b2 03       		.uleb128 0x3
 1366 00b3 0E       		.uleb128 0xe
 1367 00b4 1C       		.uleb128 0x1c
 1368 00b5 0B       		.uleb128 0xb
 1369 00b6 00       		.byte	0
 1370 00b7 00       		.byte	0
 1371 00b8 0F       		.uleb128 0xf
 1372 00b9 28       		.uleb128 0x28
 1373 00ba 00       		.byte	0
 1374 00bb 03       		.uleb128 0x3
 1375 00bc 08       		.uleb128 0x8
 1376 00bd 1C       		.uleb128 0x1c
 1377 00be 0B       		.uleb128 0xb
 1378 00bf 00       		.byte	0
 1379 00c0 00       		.byte	0
ARM GAS  /tmp/ccybRAZt.s 			page 45


 1380 00c1 10       		.uleb128 0x10
 1381 00c2 13       		.uleb128 0x13
 1382 00c3 01       		.byte	0x1
 1383 00c4 0B       		.uleb128 0xb
 1384 00c5 0B       		.uleb128 0xb
 1385 00c6 3A       		.uleb128 0x3a
 1386 00c7 0B       		.uleb128 0xb
 1387 00c8 3B       		.uleb128 0x3b
 1388 00c9 05       		.uleb128 0x5
 1389 00ca 39       		.uleb128 0x39
 1390 00cb 0B       		.uleb128 0xb
 1391 00cc 01       		.uleb128 0x1
 1392 00cd 13       		.uleb128 0x13
 1393 00ce 00       		.byte	0
 1394 00cf 00       		.byte	0
 1395 00d0 11       		.uleb128 0x11
 1396 00d1 0D       		.uleb128 0xd
 1397 00d2 00       		.byte	0
 1398 00d3 03       		.uleb128 0x3
 1399 00d4 08       		.uleb128 0x8
 1400 00d5 3A       		.uleb128 0x3a
 1401 00d6 0B       		.uleb128 0xb
 1402 00d7 3B       		.uleb128 0x3b
 1403 00d8 05       		.uleb128 0x5
 1404 00d9 39       		.uleb128 0x39
 1405 00da 0B       		.uleb128 0xb
 1406 00db 49       		.uleb128 0x49
 1407 00dc 13       		.uleb128 0x13
 1408 00dd 38       		.uleb128 0x38
 1409 00de 0A       		.uleb128 0xa
 1410 00df 00       		.byte	0
 1411 00e0 00       		.byte	0
 1412 00e1 12       		.uleb128 0x12
 1413 00e2 0D       		.uleb128 0xd
 1414 00e3 00       		.byte	0
 1415 00e4 03       		.uleb128 0x3
 1416 00e5 0E       		.uleb128 0xe
 1417 00e6 3A       		.uleb128 0x3a
 1418 00e7 0B       		.uleb128 0xb
 1419 00e8 3B       		.uleb128 0x3b
 1420 00e9 05       		.uleb128 0x5
 1421 00ea 39       		.uleb128 0x39
 1422 00eb 0B       		.uleb128 0xb
 1423 00ec 49       		.uleb128 0x49
 1424 00ed 13       		.uleb128 0x13
 1425 00ee 38       		.uleb128 0x38
 1426 00ef 0A       		.uleb128 0xa
 1427 00f0 00       		.byte	0
 1428 00f1 00       		.byte	0
 1429 00f2 13       		.uleb128 0x13
 1430 00f3 16       		.uleb128 0x16
 1431 00f4 00       		.byte	0
 1432 00f5 03       		.uleb128 0x3
 1433 00f6 0E       		.uleb128 0xe
 1434 00f7 3A       		.uleb128 0x3a
 1435 00f8 0B       		.uleb128 0xb
 1436 00f9 3B       		.uleb128 0x3b
ARM GAS  /tmp/ccybRAZt.s 			page 46


 1437 00fa 05       		.uleb128 0x5
 1438 00fb 39       		.uleb128 0x39
 1439 00fc 0B       		.uleb128 0xb
 1440 00fd 49       		.uleb128 0x49
 1441 00fe 13       		.uleb128 0x13
 1442 00ff 00       		.byte	0
 1443 0100 00       		.byte	0
 1444 0101 14       		.uleb128 0x14
 1445 0102 34       		.uleb128 0x34
 1446 0103 00       		.byte	0
 1447 0104 47       		.uleb128 0x47
 1448 0105 13       		.uleb128 0x13
 1449 0106 3A       		.uleb128 0x3a
 1450 0107 0B       		.uleb128 0xb
 1451 0108 3B       		.uleb128 0x3b
 1452 0109 0B       		.uleb128 0xb
 1453 010a 39       		.uleb128 0x39
 1454 010b 0B       		.uleb128 0xb
 1455 010c 02       		.uleb128 0x2
 1456 010d 0A       		.uleb128 0xa
 1457 010e 00       		.byte	0
 1458 010f 00       		.byte	0
 1459 0110 15       		.uleb128 0x15
 1460 0111 34       		.uleb128 0x34
 1461 0112 00       		.byte	0
 1462 0113 03       		.uleb128 0x3
 1463 0114 0E       		.uleb128 0xe
 1464 0115 3A       		.uleb128 0x3a
 1465 0116 0B       		.uleb128 0xb
 1466 0117 3B       		.uleb128 0x3b
 1467 0118 0B       		.uleb128 0xb
 1468 0119 39       		.uleb128 0x39
 1469 011a 0B       		.uleb128 0xb
 1470 011b 49       		.uleb128 0x49
 1471 011c 13       		.uleb128 0x13
 1472 011d 3F       		.uleb128 0x3f
 1473 011e 0C       		.uleb128 0xc
 1474 011f 02       		.uleb128 0x2
 1475 0120 0A       		.uleb128 0xa
 1476 0121 00       		.byte	0
 1477 0122 00       		.byte	0
 1478 0123 16       		.uleb128 0x16
 1479 0124 2E       		.uleb128 0x2e
 1480 0125 01       		.byte	0x1
 1481 0126 03       		.uleb128 0x3
 1482 0127 0E       		.uleb128 0xe
 1483 0128 3A       		.uleb128 0x3a
 1484 0129 0B       		.uleb128 0xb
 1485 012a 3B       		.uleb128 0x3b
 1486 012b 05       		.uleb128 0x5
 1487 012c 39       		.uleb128 0x39
 1488 012d 0B       		.uleb128 0xb
 1489 012e 27       		.uleb128 0x27
 1490 012f 0C       		.uleb128 0xc
 1491 0130 20       		.uleb128 0x20
 1492 0131 0B       		.uleb128 0xb
 1493 0132 01       		.uleb128 0x1
ARM GAS  /tmp/ccybRAZt.s 			page 47


 1494 0133 13       		.uleb128 0x13
 1495 0134 00       		.byte	0
 1496 0135 00       		.byte	0
 1497 0136 17       		.uleb128 0x17
 1498 0137 34       		.uleb128 0x34
 1499 0138 00       		.byte	0
 1500 0139 03       		.uleb128 0x3
 1501 013a 0E       		.uleb128 0xe
 1502 013b 3A       		.uleb128 0x3a
 1503 013c 0B       		.uleb128 0xb
 1504 013d 3B       		.uleb128 0x3b
 1505 013e 05       		.uleb128 0x5
 1506 013f 39       		.uleb128 0x39
 1507 0140 0B       		.uleb128 0xb
 1508 0141 49       		.uleb128 0x49
 1509 0142 13       		.uleb128 0x13
 1510 0143 00       		.byte	0
 1511 0144 00       		.byte	0
 1512 0145 18       		.uleb128 0x18
 1513 0146 2E       		.uleb128 0x2e
 1514 0147 00       		.byte	0
 1515 0148 03       		.uleb128 0x3
 1516 0149 0E       		.uleb128 0xe
 1517 014a 3A       		.uleb128 0x3a
 1518 014b 0B       		.uleb128 0xb
 1519 014c 3B       		.uleb128 0x3b
 1520 014d 05       		.uleb128 0x5
 1521 014e 39       		.uleb128 0x39
 1522 014f 0B       		.uleb128 0xb
 1523 0150 27       		.uleb128 0x27
 1524 0151 0C       		.uleb128 0xc
 1525 0152 20       		.uleb128 0x20
 1526 0153 0B       		.uleb128 0xb
 1527 0154 00       		.byte	0
 1528 0155 00       		.byte	0
 1529 0156 19       		.uleb128 0x19
 1530 0157 2E       		.uleb128 0x2e
 1531 0158 01       		.byte	0x1
 1532 0159 3F       		.uleb128 0x3f
 1533 015a 0C       		.uleb128 0xc
 1534 015b 03       		.uleb128 0x3
 1535 015c 0E       		.uleb128 0xe
 1536 015d 3A       		.uleb128 0x3a
 1537 015e 0B       		.uleb128 0xb
 1538 015f 3B       		.uleb128 0x3b
 1539 0160 05       		.uleb128 0x5
 1540 0161 39       		.uleb128 0x39
 1541 0162 0B       		.uleb128 0xb
 1542 0163 27       		.uleb128 0x27
 1543 0164 0C       		.uleb128 0xc
 1544 0165 11       		.uleb128 0x11
 1545 0166 01       		.uleb128 0x1
 1546 0167 12       		.uleb128 0x12
 1547 0168 01       		.uleb128 0x1
 1548 0169 40       		.uleb128 0x40
 1549 016a 0A       		.uleb128 0xa
 1550 016b 9742     		.uleb128 0x2117
ARM GAS  /tmp/ccybRAZt.s 			page 48


 1551 016d 0C       		.uleb128 0xc
 1552 016e 01       		.uleb128 0x1
 1553 016f 13       		.uleb128 0x13
 1554 0170 00       		.byte	0
 1555 0171 00       		.byte	0
 1556 0172 1A       		.uleb128 0x1a
 1557 0173 34       		.uleb128 0x34
 1558 0174 00       		.byte	0
 1559 0175 03       		.uleb128 0x3
 1560 0176 08       		.uleb128 0x8
 1561 0177 3A       		.uleb128 0x3a
 1562 0178 0B       		.uleb128 0xb
 1563 0179 3B       		.uleb128 0x3b
 1564 017a 05       		.uleb128 0x5
 1565 017b 39       		.uleb128 0x39
 1566 017c 0B       		.uleb128 0xb
 1567 017d 49       		.uleb128 0x49
 1568 017e 13       		.uleb128 0x13
 1569 017f 02       		.uleb128 0x2
 1570 0180 06       		.uleb128 0x6
 1571 0181 B742     		.uleb128 0x2137
 1572 0183 06       		.uleb128 0x6
 1573 0184 00       		.byte	0
 1574 0185 00       		.byte	0
 1575 0186 1B       		.uleb128 0x1b
 1576 0187 34       		.uleb128 0x34
 1577 0188 00       		.byte	0
 1578 0189 03       		.uleb128 0x3
 1579 018a 0E       		.uleb128 0xe
 1580 018b 3A       		.uleb128 0x3a
 1581 018c 0B       		.uleb128 0xb
 1582 018d 3B       		.uleb128 0x3b
 1583 018e 05       		.uleb128 0x5
 1584 018f 39       		.uleb128 0x39
 1585 0190 0B       		.uleb128 0xb
 1586 0191 49       		.uleb128 0x49
 1587 0192 13       		.uleb128 0x13
 1588 0193 02       		.uleb128 0x2
 1589 0194 06       		.uleb128 0x6
 1590 0195 B742     		.uleb128 0x2137
 1591 0197 06       		.uleb128 0x6
 1592 0198 00       		.byte	0
 1593 0199 00       		.byte	0
 1594 019a 1C       		.uleb128 0x1c
 1595 019b 2E       		.uleb128 0x2e
 1596 019c 01       		.byte	0x1
 1597 019d 3F       		.uleb128 0x3f
 1598 019e 0C       		.uleb128 0xc
 1599 019f 03       		.uleb128 0x3
 1600 01a0 0E       		.uleb128 0xe
 1601 01a1 3A       		.uleb128 0x3a
 1602 01a2 0B       		.uleb128 0xb
 1603 01a3 3B       		.uleb128 0x3b
 1604 01a4 0B       		.uleb128 0xb
 1605 01a5 39       		.uleb128 0x39
 1606 01a6 0B       		.uleb128 0xb
 1607 01a7 27       		.uleb128 0x27
ARM GAS  /tmp/ccybRAZt.s 			page 49


 1608 01a8 0C       		.uleb128 0xc
 1609 01a9 11       		.uleb128 0x11
 1610 01aa 01       		.uleb128 0x1
 1611 01ab 12       		.uleb128 0x12
 1612 01ac 01       		.uleb128 0x1
 1613 01ad 40       		.uleb128 0x40
 1614 01ae 06       		.uleb128 0x6
 1615 01af 9742     		.uleb128 0x2117
 1616 01b1 0C       		.uleb128 0xc
 1617 01b2 00       		.byte	0
 1618 01b3 00       		.byte	0
 1619 01b4 1D       		.uleb128 0x1d
 1620 01b5 1D       		.uleb128 0x1d
 1621 01b6 01       		.byte	0x1
 1622 01b7 31       		.uleb128 0x31
 1623 01b8 13       		.uleb128 0x13
 1624 01b9 52       		.uleb128 0x52
 1625 01ba 01       		.uleb128 0x1
 1626 01bb B842     		.uleb128 0x2138
 1627 01bd 0B       		.uleb128 0xb
 1628 01be 55       		.uleb128 0x55
 1629 01bf 06       		.uleb128 0x6
 1630 01c0 58       		.uleb128 0x58
 1631 01c1 0B       		.uleb128 0xb
 1632 01c2 59       		.uleb128 0x59
 1633 01c3 05       		.uleb128 0x5
 1634 01c4 57       		.uleb128 0x57
 1635 01c5 0B       		.uleb128 0xb
 1636 01c6 00       		.byte	0
 1637 01c7 00       		.byte	0
 1638 01c8 1E       		.uleb128 0x1e
 1639 01c9 1D       		.uleb128 0x1d
 1640 01ca 01       		.byte	0x1
 1641 01cb 31       		.uleb128 0x31
 1642 01cc 13       		.uleb128 0x13
 1643 01cd 52       		.uleb128 0x52
 1644 01ce 01       		.uleb128 0x1
 1645 01cf B842     		.uleb128 0x2138
 1646 01d1 0B       		.uleb128 0xb
 1647 01d2 11       		.uleb128 0x11
 1648 01d3 01       		.uleb128 0x1
 1649 01d4 12       		.uleb128 0x12
 1650 01d5 01       		.uleb128 0x1
 1651 01d6 58       		.uleb128 0x58
 1652 01d7 0B       		.uleb128 0xb
 1653 01d8 59       		.uleb128 0x59
 1654 01d9 05       		.uleb128 0x5
 1655 01da 57       		.uleb128 0x57
 1656 01db 0B       		.uleb128 0xb
 1657 01dc 00       		.byte	0
 1658 01dd 00       		.byte	0
 1659 01de 1F       		.uleb128 0x1f
 1660 01df 34       		.uleb128 0x34
 1661 01e0 00       		.byte	0
 1662 01e1 31       		.uleb128 0x31
 1663 01e2 13       		.uleb128 0x13
 1664 01e3 02       		.uleb128 0x2
ARM GAS  /tmp/ccybRAZt.s 			page 50


 1665 01e4 0A       		.uleb128 0xa
 1666 01e5 00       		.byte	0
 1667 01e6 00       		.byte	0
 1668 01e7 00       		.byte	0
 1669              		.section	.debug_loc,"",%progbits
 1670              	.Ldebug_loc0:
 1671              	.LVUS1:
 1672 0000 02       		.uleb128 .LVU85
 1673 0001 00       		.uleb128 .LVU87
 1674 0002 00       		.uleb128 .LVU87
 1675 0003 00       		.uleb128 .LVU89
 1676 0004 00       		.uleb128 .LVU89
 1677 0005 00       		.uleb128 .LVU92
 1678 0006 00       		.uleb128 .LVU97
 1679 0007 00       		.uleb128 .LVU100
 1680 0008 00       		.uleb128 .LVU100
 1681 0009 00       		.uleb128 .LVU102
 1682              	.LLST1:
 1683 000a F0000000 		.4byte	.LVL0-.Ltext0
 1684 000e F6000000 		.4byte	.LVL1-.Ltext0
 1685 0012 0200     		.2byte	0x2
 1686 0014 30       		.byte	0x30
 1687 0015 9F       		.byte	0x9f
 1688 0016 F6000000 		.4byte	.LVL1-.Ltext0
 1689 001a FA000000 		.4byte	.LVL2-.Ltext0
 1690 001e 0500     		.2byte	0x5
 1691 0020 73       		.byte	0x73
 1692 0021 00       		.sleb128 0
 1693 0022 3C       		.byte	0x3c
 1694 0023 1A       		.byte	0x1a
 1695 0024 9F       		.byte	0x9f
 1696 0025 FA000000 		.4byte	.LVL2-.Ltext0
 1697 0029 00010000 		.4byte	.LVL3-.Ltext0
 1698 002d 0100     		.2byte	0x1
 1699 002f 53       		.byte	0x53
 1700 0030 0C010000 		.4byte	.LVL4-.Ltext0
 1701 0034 14010000 		.4byte	.LVL5-.Ltext0
 1702 0038 0100     		.2byte	0x1
 1703 003a 51       		.byte	0x51
 1704 003b 14010000 		.4byte	.LVL5-.Ltext0
 1705 003f 16010000 		.4byte	.LVL6-.Ltext0
 1706 0043 0100     		.2byte	0x1
 1707 0045 53       		.byte	0x53
 1708 0046 00000000 		.4byte	0
 1709 004a 00000000 		.4byte	0
 1710              	.LVUS2:
 1711 004e 02       		.uleb128 .LVU85
 1712 004f 00       		.uleb128 .LVU92
 1713 0050 00       		.uleb128 .LVU100
 1714 0051 00       		.uleb128 .LVU102
 1715 0052 00       		.uleb128 .LVU102
 1716 0053 00       		.uleb128 .LVU106
 1717 0054 00       		.uleb128 .LVU108
 1718 0055 00       		.uleb128 .LVU113
 1719 0056 00       		.uleb128 .LVU114
 1720 0057 00       		.uleb128 0
 1721              	.LLST2:
ARM GAS  /tmp/ccybRAZt.s 			page 51


 1722 0058 F0000000 		.4byte	.LVL0-.Ltext0
 1723 005c 00010000 		.4byte	.LVL3-.Ltext0
 1724 0060 0200     		.2byte	0x2
 1725 0062 30       		.byte	0x30
 1726 0063 9F       		.byte	0x9f
 1727 0064 14010000 		.4byte	.LVL5-.Ltext0
 1728 0068 16010000 		.4byte	.LVL6-.Ltext0
 1729 006c 0200     		.2byte	0x2
 1730 006e 30       		.byte	0x30
 1731 006f 9F       		.byte	0x9f
 1732 0070 16010000 		.4byte	.LVL6-.Ltext0
 1733 0074 1C010000 		.4byte	.LVL8-.Ltext0
 1734 0078 0700     		.2byte	0x7
 1735 007a 73       		.byte	0x73
 1736 007b 00       		.sleb128 0
 1737 007c 4E       		.byte	0x4e
 1738 007d 41       		.byte	0x41
 1739 007e 24       		.byte	0x24
 1740 007f 1A       		.byte	0x1a
 1741 0080 9F       		.byte	0x9f
 1742 0081 22010000 		.4byte	.LVL10-.Ltext0
 1743 0085 28010000 		.4byte	.LVL11-.Ltext0
 1744 0089 0100     		.2byte	0x1
 1745 008b 53       		.byte	0x53
 1746 008c 2A010000 		.4byte	.LVL12-.Ltext0
 1747 0090 44010000 		.4byte	.LFE30-.Ltext0
 1748 0094 0100     		.2byte	0x1
 1749 0096 53       		.byte	0x53
 1750 0097 00000000 		.4byte	0
 1751 009b 00000000 		.4byte	0
 1752              	.LVUS3:
 1753 009f 02       		.uleb128 .LVU85
 1754 00a0 00       		.uleb128 .LVU92
 1755 00a1 00       		.uleb128 .LVU100
 1756 00a2 00       		.uleb128 .LVU104
 1757 00a3 00       		.uleb128 .LVU104
 1758 00a4 00       		.uleb128 .LVU107
 1759              	.LLST3:
 1760 00a5 F0000000 		.4byte	.LVL0-.Ltext0
 1761 00a9 00010000 		.4byte	.LVL3-.Ltext0
 1762 00ad 0200     		.2byte	0x2
 1763 00af 30       		.byte	0x30
 1764 00b0 9F       		.byte	0x9f
 1765 00b1 14010000 		.4byte	.LVL5-.Ltext0
 1766 00b5 18010000 		.4byte	.LVL7-.Ltext0
 1767 00b9 0200     		.2byte	0x2
 1768 00bb 30       		.byte	0x30
 1769 00bc 9F       		.byte	0x9f
 1770 00bd 18010000 		.4byte	.LVL7-.Ltext0
 1771 00c1 1E010000 		.4byte	.LVL9-.Ltext0
 1772 00c5 0700     		.2byte	0x7
 1773 00c7 70       		.byte	0x70
 1774 00c8 00       		.sleb128 0
 1775 00c9 40       		.byte	0x40
 1776 00ca 3C       		.byte	0x3c
 1777 00cb 24       		.byte	0x24
 1778 00cc 1A       		.byte	0x1a
ARM GAS  /tmp/ccybRAZt.s 			page 52


 1779 00cd 9F       		.byte	0x9f
 1780 00ce 00000000 		.4byte	0
 1781 00d2 00000000 		.4byte	0
 1782              	.LLST0:
 1783 00d6 00000000 		.4byte	.LFB29-.Ltext0
 1784 00da 04000000 		.4byte	.LCFI0-.Ltext0
 1785 00de 0200     		.2byte	0x2
 1786 00e0 7D       		.byte	0x7d
 1787 00e1 00       		.sleb128 0
 1788 00e2 04000000 		.4byte	.LCFI0-.Ltext0
 1789 00e6 DC000000 		.4byte	.LCFI1-.Ltext0
 1790 00ea 0200     		.2byte	0x2
 1791 00ec 7D       		.byte	0x7d
 1792 00ed 08       		.sleb128 8
 1793 00ee DC000000 		.4byte	.LCFI1-.Ltext0
 1794 00f2 F0000000 		.4byte	.LFE29-.Ltext0
 1795 00f6 0200     		.2byte	0x2
 1796 00f8 7D       		.byte	0x7d
 1797 00f9 00       		.sleb128 0
 1798 00fa 00000000 		.4byte	0
 1799 00fe 00000000 		.4byte	0
 1800              		.section	.debug_aranges,"",%progbits
 1801 0000 1C000000 		.4byte	0x1c
 1802 0004 0200     		.2byte	0x2
 1803 0006 00000000 		.4byte	.Ldebug_info0
 1804 000a 04       		.byte	0x4
 1805 000b 00       		.byte	0
 1806 000c 0000     		.2byte	0
 1807 000e 0000     		.2byte	0
 1808 0010 00000000 		.4byte	.Ltext0
 1809 0014 44010000 		.4byte	.Letext0-.Ltext0
 1810 0018 00000000 		.4byte	0
 1811 001c 00000000 		.4byte	0
 1812              		.section	.debug_ranges,"",%progbits
 1813              	.Ldebug_ranges0:
 1814 0000 36000000 		.4byte	.LBB8-.Ltext0
 1815 0004 36000000 		.4byte	.LBE8-.Ltext0
 1816 0008 36000000 		.4byte	.LBB11-.Ltext0
 1817 000c D2000000 		.4byte	.LBE11-.Ltext0
 1818 0010 00000000 		.4byte	0
 1819 0014 00000000 		.4byte	0
 1820              		.section	.debug_line,"",%progbits
 1821              	.Ldebug_line0:
 1822 0000 02030000 		.section	.debug_str,"MS",%progbits,1
 1822      03001C01 
 1822      00000201 
 1822      FB0E0D00 
 1822      01010101 
 1823              	.LASF44:
 1824 0000 5243435F 		.ascii	"RCC_TypeDef\000"
 1824      54797065 
 1824      44656600 
 1825              	.LASF53:
 1826 000c 2F686F6D 		.ascii	"/home/junior/Codigos/6-Stm32_GCC_FreeRTOS10.2.1/3-C"
 1826      652F6A75 
 1826      6E696F72 
 1826      2F436F64 
ARM GAS  /tmp/ccybRAZt.s 			page 53


 1826      69676F73 
 1827 003f 6F6D5072 		.ascii	"omProcessos\000"
 1827      6F636573 
 1827      736F7300 
 1828              	.LASF37:
 1829 004b 41504231 		.ascii	"APB1RSTR\000"
 1829      52535452 
 1829      00
 1830              	.LASF52:
 1831 0054 2E2E2F73 		.ascii	"../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F1"
 1831      746D3332 
 1831      66313078 
 1831      5F6C6962 
 1831      2F434D53 
 1832 0087 30782F73 		.ascii	"0x/system_stm32f10x.c\000"
 1832      79737465 
 1832      6D5F7374 
 1832      6D333266 
 1832      3130782E 
 1833              	.LASF41:
 1834 009d 42444352 		.ascii	"BDCR\000"
 1834      00
 1835              	.LASF7:
 1836 00a2 5F5F7569 		.ascii	"__uint32_t\000"
 1836      6E743332 
 1836      5F7400
 1837              	.LASF4:
 1838 00ad 5F5F7569 		.ascii	"__uint16_t\000"
 1838      6E743136 
 1838      5F7400
 1839              	.LASF48:
 1840 00b8 48534553 		.ascii	"HSEStatus\000"
 1840      74617475 
 1840      7300
 1841              	.LASF15:
 1842 00c2 43505549 		.ascii	"CPUID\000"
 1842      4400
 1843              	.LASF30:
 1844 00c8 4B455952 		.ascii	"KEYR\000"
 1844      00
 1845              	.LASF35:
 1846 00cd 43464752 		.ascii	"CFGR\000"
 1846      00
 1847              	.LASF12:
 1848 00d2 75696E74 		.ascii	"uint8_t\000"
 1848      385F7400 
 1849              	.LASF28:
 1850 00da 5343425F 		.ascii	"SCB_Type\000"
 1850      54797065 
 1850      00
 1851              	.LASF40:
 1852 00e3 41504231 		.ascii	"APB1ENR\000"
 1852      454E5200 
 1853              	.LASF14:
 1854 00eb 75696E74 		.ascii	"uint32_t\000"
 1854      33325F74 
 1854      00
ARM GAS  /tmp/ccybRAZt.s 			page 54


 1855              	.LASF2:
 1856 00f4 73686F72 		.ascii	"short int\000"
 1856      7420696E 
 1856      7400
 1857              	.LASF16:
 1858 00fe 49435352 		.ascii	"ICSR\000"
 1858      00
 1859              	.LASF31:
 1860 0103 4F50544B 		.ascii	"OPTKEYR\000"
 1860      45595200 
 1861              	.LASF42:
 1862 010b 41484252 		.ascii	"AHBRSTR\000"
 1862      53545200 
 1863              	.LASF9:
 1864 0113 6C6F6E67 		.ascii	"long long int\000"
 1864      206C6F6E 
 1864      6720696E 
 1864      7400
 1865              	.LASF51:
 1866 0121 474E5520 		.ascii	"GNU C17 10.3.1 20210824 (release) -mcpu=cortex-m3 -"
 1866      43313720 
 1866      31302E33 
 1866      2E312032 
 1866      30323130 
 1867 0154 6D746875 		.ascii	"mthumb -mfloat-abi=soft -march=armv7-m -g -gdwarf-2"
 1867      6D62202D 
 1867      6D666C6F 
 1867      61742D61 
 1867      62693D73 
 1868 0187 202D4F73 		.ascii	" -Os -fomit-frame-pointer\000"
 1868      202D666F 
 1868      6D69742D 
 1868      6672616D 
 1868      652D706F 
 1869              	.LASF24:
 1870 01a1 42464152 		.ascii	"BFAR\000"
 1870      00
 1871              	.LASF6:
 1872 01a6 6C6F6E67 		.ascii	"long int\000"
 1872      20696E74 
 1872      00
 1873              	.LASF43:
 1874 01af 43464752 		.ascii	"CFGR2\000"
 1874      3200
 1875              	.LASF49:
 1876 01b5 706C6C6D 		.ascii	"pllmull\000"
 1876      756C6C00 
 1877              	.LASF38:
 1878 01bd 41484245 		.ascii	"AHBENR\000"
 1878      4E5200
 1879              	.LASF36:
 1880 01c4 41504232 		.ascii	"APB2RSTR\000"
 1880      52535452 
 1880      00
 1881              	.LASF3:
 1882 01cd 5F5F7569 		.ascii	"__uint8_t\000"
 1882      6E74385F 
ARM GAS  /tmp/ccybRAZt.s 			page 55


 1882      7400
 1883              	.LASF33:
 1884 01d7 57525052 		.ascii	"WRPR\000"
 1884      00
 1885              	.LASF20:
 1886 01dc 43465352 		.ascii	"CFSR\000"
 1886      00
 1887              	.LASF54:
 1888 01e1 53657453 		.ascii	"SetSysClockTo72\000"
 1888      7973436C 
 1888      6F636B54 
 1888      6F373200 
 1889              	.LASF50:
 1890 01f1 706C6C73 		.ascii	"pllsource\000"
 1890      6F757263 
 1890      6500
 1891              	.LASF18:
 1892 01fb 41495243 		.ascii	"AIRCR\000"
 1892      5200
 1893              	.LASF1:
 1894 0201 756E7369 		.ascii	"unsigned char\000"
 1894      676E6564 
 1894      20636861 
 1894      7200
 1895              	.LASF39:
 1896 020f 41504232 		.ascii	"APB2ENR\000"
 1896      454E5200 
 1897              	.LASF47:
 1898 0217 53746172 		.ascii	"StartUpCounter\000"
 1898      74557043 
 1898      6F756E74 
 1898      657200
 1899              	.LASF0:
 1900 0226 7369676E 		.ascii	"signed char\000"
 1900      65642063 
 1900      68617200 
 1901              	.LASF10:
 1902 0232 6C6F6E67 		.ascii	"long long unsigned int\000"
 1902      206C6F6E 
 1902      6720756E 
 1902      7369676E 
 1902      65642069 
 1903              	.LASF19:
 1904 0249 53484353 		.ascii	"SHCSR\000"
 1904      5200
 1905              	.LASF11:
 1906 024f 756E7369 		.ascii	"unsigned int\000"
 1906      676E6564 
 1906      20696E74 
 1906      00
 1907              	.LASF13:
 1908 025c 75696E74 		.ascii	"uint16_t\000"
 1908      31365F74 
 1908      00
 1909              	.LASF23:
 1910 0265 4D4D4641 		.ascii	"MMFAR\000"
 1910      5200
ARM GAS  /tmp/ccybRAZt.s 			page 56


 1911              	.LASF57:
 1912 026b 53797374 		.ascii	"SystemInit\000"
 1912      656D496E 
 1912      697400
 1913              	.LASF5:
 1914 0276 73686F72 		.ascii	"short unsigned int\000"
 1914      7420756E 
 1914      7369676E 
 1914      65642069 
 1914      6E7400
 1915              	.LASF17:
 1916 0289 56544F52 		.ascii	"VTOR\000"
 1916      00
 1917              	.LASF56:
 1918 028e 53797374 		.ascii	"SystemCoreClockUpdate\000"
 1918      656D436F 
 1918      7265436C 
 1918      6F636B55 
 1918      70646174 
 1919              	.LASF27:
 1920 02a4 49534152 		.ascii	"ISAR\000"
 1920      00
 1921              	.LASF22:
 1922 02a9 44465352 		.ascii	"DFSR\000"
 1922      00
 1923              	.LASF45:
 1924 02ae 53797374 		.ascii	"SystemCoreClock\000"
 1924      656D436F 
 1924      7265436C 
 1924      6F636B00 
 1925              	.LASF21:
 1926 02be 48465352 		.ascii	"HFSR\000"
 1926      00
 1927              	.LASF26:
 1928 02c3 4D4D4652 		.ascii	"MMFR\000"
 1928      00
 1929              	.LASF46:
 1930 02c8 41484250 		.ascii	"AHBPrescTable\000"
 1930      72657363 
 1930      5461626C 
 1930      6500
 1931              	.LASF55:
 1932 02d6 53657453 		.ascii	"SetSysClock\000"
 1932      7973436C 
 1932      6F636B00 
 1933              	.LASF8:
 1934 02e2 6C6F6E67 		.ascii	"long unsigned int\000"
 1934      20756E73 
 1934      69676E65 
 1934      6420696E 
 1934      7400
 1935              	.LASF29:
 1936 02f4 52455345 		.ascii	"RESET\000"
 1936      5400
 1937              	.LASF25:
 1938 02fa 41465352 		.ascii	"AFSR\000"
 1938      00
ARM GAS  /tmp/ccybRAZt.s 			page 57


 1939              	.LASF32:
 1940 02ff 52455345 		.ascii	"RESERVED\000"
 1940      52564544 
 1940      00
 1941              	.LASF34:
 1942 0308 464C4153 		.ascii	"FLASH_TypeDef\000"
 1942      485F5479 
 1942      70654465 
 1942      6600
 1943              		.ident	"GCC: (GNU Arm Embedded Toolchain 10.3-2021.10) 10.3.1 20210824 (release)"
ARM GAS  /tmp/ccybRAZt.s 			page 58


DEFINED SYMBOLS
                            *ABS*:0000000000000000 system_stm32f10x.c
     /tmp/ccybRAZt.s:78     .text:0000000000000000 $t
     /tmp/ccybRAZt.s:84     .text:0000000000000000 SystemInit
     /tmp/ccybRAZt.s:330    .text:00000000000000e0 $d
     /tmp/ccybRAZt.s:337    .text:00000000000000f0 $t
     /tmp/ccybRAZt.s:343    .text:00000000000000f0 SystemCoreClockUpdate
     /tmp/ccybRAZt.s:457    .text:0000000000000134 $d
     /tmp/ccybRAZt.s:475    .data:0000000000000004 AHBPrescTable
     /tmp/ccybRAZt.s:471    .data:0000000000000000 SystemCoreClock
     /tmp/ccybRAZt.s:467    .data:0000000000000000 $d

NO UNDEFINED SYMBOLS
