
prj_test1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c820  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004fc  0800c9b0  0800c9b0  0001c9b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ceac  0800ceac  00020248  2**0
                  CONTENTS
  4 .ARM          00000000  0800ceac  0800ceac  00020248  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800ceac  0800ceac  00020248  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ceac  0800ceac  0001ceac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ceb0  0800ceb0  0001ceb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000248  20000000  0800ceb4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020248  2**0
                  CONTENTS
 10 .bss          00000558  20000248  20000248  00020248  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200007a0  200007a0  00020248  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020248  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001d5b2  00000000  00000000  00020278  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003526  00000000  00000000  0003d82a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000017a0  00000000  00000000  00040d50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001680  00000000  00000000  000424f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021573  00000000  00000000  00043b70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001e1a2  00000000  00000000  000650e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c8a24  00000000  00000000  00083285  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0014bca9  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007b08  00000000  00000000  0014bcfc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000248 	.word	0x20000248
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c998 	.word	0x0800c998

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000024c 	.word	0x2000024c
 80001cc:	0800c998 	.word	0x0800c998

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_d2lz>:
 8000c88:	b538      	push	{r3, r4, r5, lr}
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	4604      	mov	r4, r0
 8000c90:	460d      	mov	r5, r1
 8000c92:	f7ff ff23 	bl	8000adc <__aeabi_dcmplt>
 8000c96:	b928      	cbnz	r0, 8000ca4 <__aeabi_d2lz+0x1c>
 8000c98:	4620      	mov	r0, r4
 8000c9a:	4629      	mov	r1, r5
 8000c9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ca0:	f000 b80a 	b.w	8000cb8 <__aeabi_d2ulz>
 8000ca4:	4620      	mov	r0, r4
 8000ca6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000caa:	f000 f805 	bl	8000cb8 <__aeabi_d2ulz>
 8000cae:	4240      	negs	r0, r0
 8000cb0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cb4:	bd38      	pop	{r3, r4, r5, pc}
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_d2ulz>:
 8000cb8:	b5d0      	push	{r4, r6, r7, lr}
 8000cba:	4b0c      	ldr	r3, [pc, #48]	; (8000cec <__aeabi_d2ulz+0x34>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	4606      	mov	r6, r0
 8000cc0:	460f      	mov	r7, r1
 8000cc2:	f7ff fc99 	bl	80005f8 <__aeabi_dmul>
 8000cc6:	f7ff ff6f 	bl	8000ba8 <__aeabi_d2uiz>
 8000cca:	4604      	mov	r4, r0
 8000ccc:	f7ff fc1a 	bl	8000504 <__aeabi_ui2d>
 8000cd0:	4b07      	ldr	r3, [pc, #28]	; (8000cf0 <__aeabi_d2ulz+0x38>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	f7ff fc90 	bl	80005f8 <__aeabi_dmul>
 8000cd8:	4602      	mov	r2, r0
 8000cda:	460b      	mov	r3, r1
 8000cdc:	4630      	mov	r0, r6
 8000cde:	4639      	mov	r1, r7
 8000ce0:	f7ff fad2 	bl	8000288 <__aeabi_dsub>
 8000ce4:	f7ff ff60 	bl	8000ba8 <__aeabi_d2uiz>
 8000ce8:	4621      	mov	r1, r4
 8000cea:	bdd0      	pop	{r4, r6, r7, pc}
 8000cec:	3df00000 	.word	0x3df00000
 8000cf0:	41f00000 	.word	0x41f00000

08000cf4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000cf8:	f001 f9d6 	bl	80020a8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000cfc:	f000 f834 	bl	8000d68 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d00:	f000 fa9e 	bl	8001240 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000d04:	f000 f906 	bl	8000f14 <MX_I2C1_Init>
  MX_SPI1_Init();
 8000d08:	f000 f944 	bl	8000f94 <MX_SPI1_Init>
  MX_USB_PCD_Init();
 8000d0c:	f000 fa76 	bl	80011fc <MX_USB_PCD_Init>
  MX_ADC1_Init();
 8000d10:	f000 f890 	bl	8000e34 <MX_ADC1_Init>
  MX_USART3_UART_Init();
 8000d14:	f000 fa42 	bl	800119c <MX_USART3_UART_Init>
  MX_TIM2_Init();
 8000d18:	f000 f97a 	bl	8001010 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000d1c:	f000 f9c6 	bl	80010ac <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  programInit();
 8000d20:	f000 fcd6 	bl	80016d0 <programInit>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_ADC_Start_IT(&hadc1);
 8000d24:	480b      	ldr	r0, [pc, #44]	; (8000d54 <main+0x60>)
 8000d26:	f001 fc19 	bl	800255c <HAL_ADC_Start_IT>
  HAL_UART_Transmit(&huart3,"TTT to while",12,1000);
 8000d2a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d2e:	220c      	movs	r2, #12
 8000d30:	4909      	ldr	r1, [pc, #36]	; (8000d58 <main+0x64>)
 8000d32:	480a      	ldr	r0, [pc, #40]	; (8000d5c <main+0x68>)
 8000d34:	f006 f98e 	bl	8007054 <HAL_UART_Transmit>
  HAL_TIM_Base_Start_IT(&htim2);
 8000d38:	4809      	ldr	r0, [pc, #36]	; (8000d60 <main+0x6c>)
 8000d3a:	f004 ff7d 	bl	8005c38 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim3);
 8000d3e:	4809      	ldr	r0, [pc, #36]	; (8000d64 <main+0x70>)
 8000d40:	f004 ff7a 	bl	8005c38 <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000d44:	2100      	movs	r1, #0
 8000d46:	4807      	ldr	r0, [pc, #28]	; (8000d64 <main+0x70>)
 8000d48:	f005 f842 	bl	8005dd0 <HAL_TIM_PWM_Start>

//		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, 0); //B
//		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, 0);  //A
//		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, 1);  //C
//		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 0);  //D
		programLoop();
 8000d4c:	f000 fccc 	bl	80016e8 <programLoop>
  {
 8000d50:	e7fc      	b.n	8000d4c <main+0x58>
 8000d52:	bf00      	nop
 8000d54:	20000264 	.word	0x20000264
 8000d58:	0800c9b0 	.word	0x0800c9b0
 8000d5c:	20000404 	.word	0x20000404
 8000d60:	2000036c 	.word	0x2000036c
 8000d64:	200003b8 	.word	0x200003b8

08000d68 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b09e      	sub	sp, #120	; 0x78
 8000d6c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d6e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000d72:	2228      	movs	r2, #40	; 0x28
 8000d74:	2100      	movs	r1, #0
 8000d76:	4618      	mov	r0, r3
 8000d78:	f007 f996 	bl	80080a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d7c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000d80:	2200      	movs	r2, #0
 8000d82:	601a      	str	r2, [r3, #0]
 8000d84:	605a      	str	r2, [r3, #4]
 8000d86:	609a      	str	r2, [r3, #8]
 8000d88:	60da      	str	r2, [r3, #12]
 8000d8a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000d8c:	463b      	mov	r3, r7
 8000d8e:	223c      	movs	r2, #60	; 0x3c
 8000d90:	2100      	movs	r1, #0
 8000d92:	4618      	mov	r0, r3
 8000d94:	f007 f988 	bl	80080a8 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8000d98:	2303      	movs	r3, #3
 8000d9a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000d9c:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000da0:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000da2:	2300      	movs	r3, #0
 8000da4:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000da6:	2301      	movs	r3, #1
 8000da8:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000daa:	2310      	movs	r3, #16
 8000dac:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000dae:	2302      	movs	r3, #2
 8000db0:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000db2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000db6:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000db8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000dbc:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000dbe:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	f003 fa12 	bl	80041ec <HAL_RCC_OscConfig>
 8000dc8:	4603      	mov	r3, r0
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d001      	beq.n	8000dd2 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8000dce:	f000 fb5b 	bl	8001488 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000dd2:	230f      	movs	r3, #15
 8000dd4:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000dd6:	2302      	movs	r3, #2
 8000dd8:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000dda:	2300      	movs	r3, #0
 8000ddc:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000dde:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000de2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000de4:	2300      	movs	r3, #0
 8000de6:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000de8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000dec:	2101      	movs	r1, #1
 8000dee:	4618      	mov	r0, r3
 8000df0:	f004 fa3a 	bl	8005268 <HAL_RCC_ClockConfig>
 8000df4:	4603      	mov	r3, r0
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d001      	beq.n	8000dfe <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000dfa:	f000 fb45 	bl	8001488 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_USART3
 8000dfe:	4b0c      	ldr	r3, [pc, #48]	; (8000e30 <SystemClock_Config+0xc8>)
 8000e00:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_ADC12;
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000e02:	2300      	movs	r3, #0
 8000e04:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 8000e06:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000e0a:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL;
 8000e10:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000e14:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000e16:	463b      	mov	r3, r7
 8000e18:	4618      	mov	r0, r3
 8000e1a:	f004 fc5b 	bl	80056d4 <HAL_RCCEx_PeriphCLKConfig>
 8000e1e:	4603      	mov	r3, r0
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d001      	beq.n	8000e28 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000e24:	f000 fb30 	bl	8001488 <Error_Handler>
  }
}
 8000e28:	bf00      	nop
 8000e2a:	3778      	adds	r7, #120	; 0x78
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	bd80      	pop	{r7, pc}
 8000e30:	000200a4 	.word	0x000200a4

08000e34 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b08a      	sub	sp, #40	; 0x28
 8000e38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000e3a:	f107 031c 	add.w	r3, r7, #28
 8000e3e:	2200      	movs	r2, #0
 8000e40:	601a      	str	r2, [r3, #0]
 8000e42:	605a      	str	r2, [r3, #4]
 8000e44:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000e46:	1d3b      	adds	r3, r7, #4
 8000e48:	2200      	movs	r2, #0
 8000e4a:	601a      	str	r2, [r3, #0]
 8000e4c:	605a      	str	r2, [r3, #4]
 8000e4e:	609a      	str	r2, [r3, #8]
 8000e50:	60da      	str	r2, [r3, #12]
 8000e52:	611a      	str	r2, [r3, #16]
 8000e54:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000e56:	4b2e      	ldr	r3, [pc, #184]	; (8000f10 <MX_ADC1_Init+0xdc>)
 8000e58:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000e5c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000e5e:	4b2c      	ldr	r3, [pc, #176]	; (8000f10 <MX_ADC1_Init+0xdc>)
 8000e60:	2200      	movs	r2, #0
 8000e62:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000e64:	4b2a      	ldr	r3, [pc, #168]	; (8000f10 <MX_ADC1_Init+0xdc>)
 8000e66:	2200      	movs	r2, #0
 8000e68:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000e6a:	4b29      	ldr	r3, [pc, #164]	; (8000f10 <MX_ADC1_Init+0xdc>)
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000e70:	4b27      	ldr	r3, [pc, #156]	; (8000f10 <MX_ADC1_Init+0xdc>)
 8000e72:	2200      	movs	r2, #0
 8000e74:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000e76:	4b26      	ldr	r3, [pc, #152]	; (8000f10 <MX_ADC1_Init+0xdc>)
 8000e78:	2200      	movs	r2, #0
 8000e7a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000e7e:	4b24      	ldr	r3, [pc, #144]	; (8000f10 <MX_ADC1_Init+0xdc>)
 8000e80:	2200      	movs	r2, #0
 8000e82:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000e84:	4b22      	ldr	r3, [pc, #136]	; (8000f10 <MX_ADC1_Init+0xdc>)
 8000e86:	2201      	movs	r2, #1
 8000e88:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000e8a:	4b21      	ldr	r3, [pc, #132]	; (8000f10 <MX_ADC1_Init+0xdc>)
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000e90:	4b1f      	ldr	r3, [pc, #124]	; (8000f10 <MX_ADC1_Init+0xdc>)
 8000e92:	2201      	movs	r2, #1
 8000e94:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000e96:	4b1e      	ldr	r3, [pc, #120]	; (8000f10 <MX_ADC1_Init+0xdc>)
 8000e98:	2200      	movs	r2, #0
 8000e9a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000e9e:	4b1c      	ldr	r3, [pc, #112]	; (8000f10 <MX_ADC1_Init+0xdc>)
 8000ea0:	2204      	movs	r2, #4
 8000ea2:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000ea4:	4b1a      	ldr	r3, [pc, #104]	; (8000f10 <MX_ADC1_Init+0xdc>)
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000eaa:	4b19      	ldr	r3, [pc, #100]	; (8000f10 <MX_ADC1_Init+0xdc>)
 8000eac:	2200      	movs	r2, #0
 8000eae:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000eb0:	4817      	ldr	r0, [pc, #92]	; (8000f10 <MX_ADC1_Init+0xdc>)
 8000eb2:	f001 f973 	bl	800219c <HAL_ADC_Init>
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d001      	beq.n	8000ec0 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8000ebc:	f000 fae4 	bl	8001488 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000ec4:	f107 031c 	add.w	r3, r7, #28
 8000ec8:	4619      	mov	r1, r3
 8000eca:	4811      	ldr	r0, [pc, #68]	; (8000f10 <MX_ADC1_Init+0xdc>)
 8000ecc:	f002 fa8e 	bl	80033ec <HAL_ADCEx_MultiModeConfigChannel>
 8000ed0:	4603      	mov	r3, r0
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d001      	beq.n	8000eda <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8000ed6:	f000 fad7 	bl	8001488 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000eda:	2304      	movs	r3, #4
 8000edc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000ede:	2301      	movs	r3, #1
 8000ee0:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_601CYCLES_5;
 8000ee6:	2307      	movs	r3, #7
 8000ee8:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000eea:	2300      	movs	r3, #0
 8000eec:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ef2:	1d3b      	adds	r3, r7, #4
 8000ef4:	4619      	mov	r1, r3
 8000ef6:	4806      	ldr	r0, [pc, #24]	; (8000f10 <MX_ADC1_Init+0xdc>)
 8000ef8:	f001 ff8c 	bl	8002e14 <HAL_ADC_ConfigChannel>
 8000efc:	4603      	mov	r3, r0
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d001      	beq.n	8000f06 <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 8000f02:	f000 fac1 	bl	8001488 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000f06:	bf00      	nop
 8000f08:	3728      	adds	r7, #40	; 0x28
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bd80      	pop	{r7, pc}
 8000f0e:	bf00      	nop
 8000f10:	20000264 	.word	0x20000264

08000f14 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000f18:	4b1b      	ldr	r3, [pc, #108]	; (8000f88 <MX_I2C1_Init+0x74>)
 8000f1a:	4a1c      	ldr	r2, [pc, #112]	; (8000f8c <MX_I2C1_Init+0x78>)
 8000f1c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8000f1e:	4b1a      	ldr	r3, [pc, #104]	; (8000f88 <MX_I2C1_Init+0x74>)
 8000f20:	4a1b      	ldr	r2, [pc, #108]	; (8000f90 <MX_I2C1_Init+0x7c>)
 8000f22:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000f24:	4b18      	ldr	r3, [pc, #96]	; (8000f88 <MX_I2C1_Init+0x74>)
 8000f26:	2200      	movs	r2, #0
 8000f28:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000f2a:	4b17      	ldr	r3, [pc, #92]	; (8000f88 <MX_I2C1_Init+0x74>)
 8000f2c:	2201      	movs	r2, #1
 8000f2e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000f30:	4b15      	ldr	r3, [pc, #84]	; (8000f88 <MX_I2C1_Init+0x74>)
 8000f32:	2200      	movs	r2, #0
 8000f34:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000f36:	4b14      	ldr	r3, [pc, #80]	; (8000f88 <MX_I2C1_Init+0x74>)
 8000f38:	2200      	movs	r2, #0
 8000f3a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000f3c:	4b12      	ldr	r3, [pc, #72]	; (8000f88 <MX_I2C1_Init+0x74>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000f42:	4b11      	ldr	r3, [pc, #68]	; (8000f88 <MX_I2C1_Init+0x74>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000f48:	4b0f      	ldr	r3, [pc, #60]	; (8000f88 <MX_I2C1_Init+0x74>)
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000f4e:	480e      	ldr	r0, [pc, #56]	; (8000f88 <MX_I2C1_Init+0x74>)
 8000f50:	f002 ff54 	bl	8003dfc <HAL_I2C_Init>
 8000f54:	4603      	mov	r3, r0
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d001      	beq.n	8000f5e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000f5a:	f000 fa95 	bl	8001488 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000f5e:	2100      	movs	r1, #0
 8000f60:	4809      	ldr	r0, [pc, #36]	; (8000f88 <MX_I2C1_Init+0x74>)
 8000f62:	f002 ffda 	bl	8003f1a <HAL_I2CEx_ConfigAnalogFilter>
 8000f66:	4603      	mov	r3, r0
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d001      	beq.n	8000f70 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000f6c:	f000 fa8c 	bl	8001488 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000f70:	2100      	movs	r1, #0
 8000f72:	4805      	ldr	r0, [pc, #20]	; (8000f88 <MX_I2C1_Init+0x74>)
 8000f74:	f003 f81c 	bl	8003fb0 <HAL_I2CEx_ConfigDigitalFilter>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d001      	beq.n	8000f82 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000f7e:	f000 fa83 	bl	8001488 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000f82:	bf00      	nop
 8000f84:	bd80      	pop	{r7, pc}
 8000f86:	bf00      	nop
 8000f88:	200002b4 	.word	0x200002b4
 8000f8c:	40005400 	.word	0x40005400
 8000f90:	2000090e 	.word	0x2000090e

08000f94 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000f98:	4b1b      	ldr	r3, [pc, #108]	; (8001008 <MX_SPI1_Init+0x74>)
 8000f9a:	4a1c      	ldr	r2, [pc, #112]	; (800100c <MX_SPI1_Init+0x78>)
 8000f9c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000f9e:	4b1a      	ldr	r3, [pc, #104]	; (8001008 <MX_SPI1_Init+0x74>)
 8000fa0:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000fa4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000fa6:	4b18      	ldr	r3, [pc, #96]	; (8001008 <MX_SPI1_Init+0x74>)
 8000fa8:	2200      	movs	r2, #0
 8000faa:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8000fac:	4b16      	ldr	r3, [pc, #88]	; (8001008 <MX_SPI1_Init+0x74>)
 8000fae:	f44f 7240 	mov.w	r2, #768	; 0x300
 8000fb2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000fb4:	4b14      	ldr	r3, [pc, #80]	; (8001008 <MX_SPI1_Init+0x74>)
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000fba:	4b13      	ldr	r3, [pc, #76]	; (8001008 <MX_SPI1_Init+0x74>)
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000fc0:	4b11      	ldr	r3, [pc, #68]	; (8001008 <MX_SPI1_Init+0x74>)
 8000fc2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000fc6:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000fc8:	4b0f      	ldr	r3, [pc, #60]	; (8001008 <MX_SPI1_Init+0x74>)
 8000fca:	2208      	movs	r2, #8
 8000fcc:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000fce:	4b0e      	ldr	r3, [pc, #56]	; (8001008 <MX_SPI1_Init+0x74>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000fd4:	4b0c      	ldr	r3, [pc, #48]	; (8001008 <MX_SPI1_Init+0x74>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000fda:	4b0b      	ldr	r3, [pc, #44]	; (8001008 <MX_SPI1_Init+0x74>)
 8000fdc:	2200      	movs	r2, #0
 8000fde:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000fe0:	4b09      	ldr	r3, [pc, #36]	; (8001008 <MX_SPI1_Init+0x74>)
 8000fe2:	2207      	movs	r2, #7
 8000fe4:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000fe6:	4b08      	ldr	r3, [pc, #32]	; (8001008 <MX_SPI1_Init+0x74>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000fec:	4b06      	ldr	r3, [pc, #24]	; (8001008 <MX_SPI1_Init+0x74>)
 8000fee:	2208      	movs	r2, #8
 8000ff0:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000ff2:	4805      	ldr	r0, [pc, #20]	; (8001008 <MX_SPI1_Init+0x74>)
 8000ff4:	f004 fd1e 	bl	8005a34 <HAL_SPI_Init>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d001      	beq.n	8001002 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000ffe:	f000 fa43 	bl	8001488 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001002:	bf00      	nop
 8001004:	bd80      	pop	{r7, pc}
 8001006:	bf00      	nop
 8001008:	20000308 	.word	0x20000308
 800100c:	40013000 	.word	0x40013000

08001010 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b088      	sub	sp, #32
 8001014:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001016:	f107 0310 	add.w	r3, r7, #16
 800101a:	2200      	movs	r2, #0
 800101c:	601a      	str	r2, [r3, #0]
 800101e:	605a      	str	r2, [r3, #4]
 8001020:	609a      	str	r2, [r3, #8]
 8001022:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001024:	1d3b      	adds	r3, r7, #4
 8001026:	2200      	movs	r2, #0
 8001028:	601a      	str	r2, [r3, #0]
 800102a:	605a      	str	r2, [r3, #4]
 800102c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800102e:	4b1e      	ldr	r3, [pc, #120]	; (80010a8 <MX_TIM2_Init+0x98>)
 8001030:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001034:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 3000-1;
 8001036:	4b1c      	ldr	r3, [pc, #112]	; (80010a8 <MX_TIM2_Init+0x98>)
 8001038:	f640 32b7 	movw	r2, #2999	; 0xbb7
 800103c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800103e:	4b1a      	ldr	r3, [pc, #104]	; (80010a8 <MX_TIM2_Init+0x98>)
 8001040:	2200      	movs	r2, #0
 8001042:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8001044:	4b18      	ldr	r3, [pc, #96]	; (80010a8 <MX_TIM2_Init+0x98>)
 8001046:	f240 32e7 	movw	r2, #999	; 0x3e7
 800104a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800104c:	4b16      	ldr	r3, [pc, #88]	; (80010a8 <MX_TIM2_Init+0x98>)
 800104e:	2200      	movs	r2, #0
 8001050:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001052:	4b15      	ldr	r3, [pc, #84]	; (80010a8 <MX_TIM2_Init+0x98>)
 8001054:	2200      	movs	r2, #0
 8001056:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001058:	4813      	ldr	r0, [pc, #76]	; (80010a8 <MX_TIM2_Init+0x98>)
 800105a:	f004 fd96 	bl	8005b8a <HAL_TIM_Base_Init>
 800105e:	4603      	mov	r3, r0
 8001060:	2b00      	cmp	r3, #0
 8001062:	d001      	beq.n	8001068 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8001064:	f000 fa10 	bl	8001488 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001068:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800106c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800106e:	f107 0310 	add.w	r3, r7, #16
 8001072:	4619      	mov	r1, r3
 8001074:	480c      	ldr	r0, [pc, #48]	; (80010a8 <MX_TIM2_Init+0x98>)
 8001076:	f005 f9df 	bl	8006438 <HAL_TIM_ConfigClockSource>
 800107a:	4603      	mov	r3, r0
 800107c:	2b00      	cmp	r3, #0
 800107e:	d001      	beq.n	8001084 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8001080:	f000 fa02 	bl	8001488 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001084:	2300      	movs	r3, #0
 8001086:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001088:	2300      	movs	r3, #0
 800108a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800108c:	1d3b      	adds	r3, r7, #4
 800108e:	4619      	mov	r1, r3
 8001090:	4805      	ldr	r0, [pc, #20]	; (80010a8 <MX_TIM2_Init+0x98>)
 8001092:	f005 fef3 	bl	8006e7c <HAL_TIMEx_MasterConfigSynchronization>
 8001096:	4603      	mov	r3, r0
 8001098:	2b00      	cmp	r3, #0
 800109a:	d001      	beq.n	80010a0 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 800109c:	f000 f9f4 	bl	8001488 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80010a0:	bf00      	nop
 80010a2:	3720      	adds	r7, #32
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bd80      	pop	{r7, pc}
 80010a8:	2000036c 	.word	0x2000036c

080010ac <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b08e      	sub	sp, #56	; 0x38
 80010b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010b2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80010b6:	2200      	movs	r2, #0
 80010b8:	601a      	str	r2, [r3, #0]
 80010ba:	605a      	str	r2, [r3, #4]
 80010bc:	609a      	str	r2, [r3, #8]
 80010be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010c0:	f107 031c 	add.w	r3, r7, #28
 80010c4:	2200      	movs	r2, #0
 80010c6:	601a      	str	r2, [r3, #0]
 80010c8:	605a      	str	r2, [r3, #4]
 80010ca:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80010cc:	463b      	mov	r3, r7
 80010ce:	2200      	movs	r2, #0
 80010d0:	601a      	str	r2, [r3, #0]
 80010d2:	605a      	str	r2, [r3, #4]
 80010d4:	609a      	str	r2, [r3, #8]
 80010d6:	60da      	str	r2, [r3, #12]
 80010d8:	611a      	str	r2, [r3, #16]
 80010da:	615a      	str	r2, [r3, #20]
 80010dc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80010de:	4b2d      	ldr	r3, [pc, #180]	; (8001194 <MX_TIM3_Init+0xe8>)
 80010e0:	4a2d      	ldr	r2, [pc, #180]	; (8001198 <MX_TIM3_Init+0xec>)
 80010e2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80010e4:	4b2b      	ldr	r3, [pc, #172]	; (8001194 <MX_TIM3_Init+0xe8>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010ea:	4b2a      	ldr	r3, [pc, #168]	; (8001194 <MX_TIM3_Init+0xe8>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80010f0:	4b28      	ldr	r3, [pc, #160]	; (8001194 <MX_TIM3_Init+0xe8>)
 80010f2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80010f6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010f8:	4b26      	ldr	r3, [pc, #152]	; (8001194 <MX_TIM3_Init+0xe8>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010fe:	4b25      	ldr	r3, [pc, #148]	; (8001194 <MX_TIM3_Init+0xe8>)
 8001100:	2200      	movs	r2, #0
 8001102:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001104:	4823      	ldr	r0, [pc, #140]	; (8001194 <MX_TIM3_Init+0xe8>)
 8001106:	f004 fd40 	bl	8005b8a <HAL_TIM_Base_Init>
 800110a:	4603      	mov	r3, r0
 800110c:	2b00      	cmp	r3, #0
 800110e:	d001      	beq.n	8001114 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8001110:	f000 f9ba 	bl	8001488 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001114:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001118:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800111a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800111e:	4619      	mov	r1, r3
 8001120:	481c      	ldr	r0, [pc, #112]	; (8001194 <MX_TIM3_Init+0xe8>)
 8001122:	f005 f989 	bl	8006438 <HAL_TIM_ConfigClockSource>
 8001126:	4603      	mov	r3, r0
 8001128:	2b00      	cmp	r3, #0
 800112a:	d001      	beq.n	8001130 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 800112c:	f000 f9ac 	bl	8001488 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001130:	4818      	ldr	r0, [pc, #96]	; (8001194 <MX_TIM3_Init+0xe8>)
 8001132:	f004 fdeb 	bl	8005d0c <HAL_TIM_PWM_Init>
 8001136:	4603      	mov	r3, r0
 8001138:	2b00      	cmp	r3, #0
 800113a:	d001      	beq.n	8001140 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 800113c:	f000 f9a4 	bl	8001488 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001140:	2300      	movs	r3, #0
 8001142:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001144:	2300      	movs	r3, #0
 8001146:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001148:	f107 031c 	add.w	r3, r7, #28
 800114c:	4619      	mov	r1, r3
 800114e:	4811      	ldr	r0, [pc, #68]	; (8001194 <MX_TIM3_Init+0xe8>)
 8001150:	f005 fe94 	bl	8006e7c <HAL_TIMEx_MasterConfigSynchronization>
 8001154:	4603      	mov	r3, r0
 8001156:	2b00      	cmp	r3, #0
 8001158:	d001      	beq.n	800115e <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 800115a:	f000 f995 	bl	8001488 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800115e:	2360      	movs	r3, #96	; 0x60
 8001160:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001162:	2300      	movs	r3, #0
 8001164:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001166:	2300      	movs	r3, #0
 8001168:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800116a:	2300      	movs	r3, #0
 800116c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800116e:	463b      	mov	r3, r7
 8001170:	2200      	movs	r2, #0
 8001172:	4619      	mov	r1, r3
 8001174:	4807      	ldr	r0, [pc, #28]	; (8001194 <MX_TIM3_Init+0xe8>)
 8001176:	f005 f84b 	bl	8006210 <HAL_TIM_PWM_ConfigChannel>
 800117a:	4603      	mov	r3, r0
 800117c:	2b00      	cmp	r3, #0
 800117e:	d001      	beq.n	8001184 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8001180:	f000 f982 	bl	8001488 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001184:	4803      	ldr	r0, [pc, #12]	; (8001194 <MX_TIM3_Init+0xe8>)
 8001186:	f000 fd5d 	bl	8001c44 <HAL_TIM_MspPostInit>

}
 800118a:	bf00      	nop
 800118c:	3738      	adds	r7, #56	; 0x38
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}
 8001192:	bf00      	nop
 8001194:	200003b8 	.word	0x200003b8
 8001198:	40000400 	.word	0x40000400

0800119c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80011a0:	4b14      	ldr	r3, [pc, #80]	; (80011f4 <MX_USART3_UART_Init+0x58>)
 80011a2:	4a15      	ldr	r2, [pc, #84]	; (80011f8 <MX_USART3_UART_Init+0x5c>)
 80011a4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 38400;
 80011a6:	4b13      	ldr	r3, [pc, #76]	; (80011f4 <MX_USART3_UART_Init+0x58>)
 80011a8:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 80011ac:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80011ae:	4b11      	ldr	r3, [pc, #68]	; (80011f4 <MX_USART3_UART_Init+0x58>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80011b4:	4b0f      	ldr	r3, [pc, #60]	; (80011f4 <MX_USART3_UART_Init+0x58>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80011ba:	4b0e      	ldr	r3, [pc, #56]	; (80011f4 <MX_USART3_UART_Init+0x58>)
 80011bc:	2200      	movs	r2, #0
 80011be:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80011c0:	4b0c      	ldr	r3, [pc, #48]	; (80011f4 <MX_USART3_UART_Init+0x58>)
 80011c2:	220c      	movs	r2, #12
 80011c4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011c6:	4b0b      	ldr	r3, [pc, #44]	; (80011f4 <MX_USART3_UART_Init+0x58>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80011cc:	4b09      	ldr	r3, [pc, #36]	; (80011f4 <MX_USART3_UART_Init+0x58>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80011d2:	4b08      	ldr	r3, [pc, #32]	; (80011f4 <MX_USART3_UART_Init+0x58>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80011d8:	4b06      	ldr	r3, [pc, #24]	; (80011f4 <MX_USART3_UART_Init+0x58>)
 80011da:	2200      	movs	r2, #0
 80011dc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80011de:	4805      	ldr	r0, [pc, #20]	; (80011f4 <MX_USART3_UART_Init+0x58>)
 80011e0:	f005 feea 	bl	8006fb8 <HAL_UART_Init>
 80011e4:	4603      	mov	r3, r0
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d001      	beq.n	80011ee <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80011ea:	f000 f94d 	bl	8001488 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80011ee:	bf00      	nop
 80011f0:	bd80      	pop	{r7, pc}
 80011f2:	bf00      	nop
 80011f4:	20000404 	.word	0x20000404
 80011f8:	40004800 	.word	0x40004800

080011fc <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 8001200:	4b0d      	ldr	r3, [pc, #52]	; (8001238 <MX_USB_PCD_Init+0x3c>)
 8001202:	4a0e      	ldr	r2, [pc, #56]	; (800123c <MX_USB_PCD_Init+0x40>)
 8001204:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8001206:	4b0c      	ldr	r3, [pc, #48]	; (8001238 <MX_USB_PCD_Init+0x3c>)
 8001208:	2208      	movs	r2, #8
 800120a:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800120c:	4b0a      	ldr	r3, [pc, #40]	; (8001238 <MX_USB_PCD_Init+0x3c>)
 800120e:	2202      	movs	r2, #2
 8001210:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001212:	4b09      	ldr	r3, [pc, #36]	; (8001238 <MX_USB_PCD_Init+0x3c>)
 8001214:	2202      	movs	r2, #2
 8001216:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8001218:	4b07      	ldr	r3, [pc, #28]	; (8001238 <MX_USB_PCD_Init+0x3c>)
 800121a:	2200      	movs	r2, #0
 800121c:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800121e:	4b06      	ldr	r3, [pc, #24]	; (8001238 <MX_USB_PCD_Init+0x3c>)
 8001220:	2200      	movs	r2, #0
 8001222:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8001224:	4804      	ldr	r0, [pc, #16]	; (8001238 <MX_USB_PCD_Init+0x3c>)
 8001226:	f002 ff0f 	bl	8004048 <HAL_PCD_Init>
 800122a:	4603      	mov	r3, r0
 800122c:	2b00      	cmp	r3, #0
 800122e:	d001      	beq.n	8001234 <MX_USB_PCD_Init+0x38>
  {
    Error_Handler();
 8001230:	f000 f92a 	bl	8001488 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 8001234:	bf00      	nop
 8001236:	bd80      	pop	{r7, pc}
 8001238:	2000048c 	.word	0x2000048c
 800123c:	40005c00 	.word	0x40005c00

08001240 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b08c      	sub	sp, #48	; 0x30
 8001244:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001246:	f107 031c 	add.w	r3, r7, #28
 800124a:	2200      	movs	r2, #0
 800124c:	601a      	str	r2, [r3, #0]
 800124e:	605a      	str	r2, [r3, #4]
 8001250:	609a      	str	r2, [r3, #8]
 8001252:	60da      	str	r2, [r3, #12]
 8001254:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001256:	4b86      	ldr	r3, [pc, #536]	; (8001470 <MX_GPIO_Init+0x230>)
 8001258:	695b      	ldr	r3, [r3, #20]
 800125a:	4a85      	ldr	r2, [pc, #532]	; (8001470 <MX_GPIO_Init+0x230>)
 800125c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001260:	6153      	str	r3, [r2, #20]
 8001262:	4b83      	ldr	r3, [pc, #524]	; (8001470 <MX_GPIO_Init+0x230>)
 8001264:	695b      	ldr	r3, [r3, #20]
 8001266:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800126a:	61bb      	str	r3, [r7, #24]
 800126c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800126e:	4b80      	ldr	r3, [pc, #512]	; (8001470 <MX_GPIO_Init+0x230>)
 8001270:	695b      	ldr	r3, [r3, #20]
 8001272:	4a7f      	ldr	r2, [pc, #508]	; (8001470 <MX_GPIO_Init+0x230>)
 8001274:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001278:	6153      	str	r3, [r2, #20]
 800127a:	4b7d      	ldr	r3, [pc, #500]	; (8001470 <MX_GPIO_Init+0x230>)
 800127c:	695b      	ldr	r3, [r3, #20]
 800127e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001282:	617b      	str	r3, [r7, #20]
 8001284:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001286:	4b7a      	ldr	r3, [pc, #488]	; (8001470 <MX_GPIO_Init+0x230>)
 8001288:	695b      	ldr	r3, [r3, #20]
 800128a:	4a79      	ldr	r2, [pc, #484]	; (8001470 <MX_GPIO_Init+0x230>)
 800128c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001290:	6153      	str	r3, [r2, #20]
 8001292:	4b77      	ldr	r3, [pc, #476]	; (8001470 <MX_GPIO_Init+0x230>)
 8001294:	695b      	ldr	r3, [r3, #20]
 8001296:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800129a:	613b      	str	r3, [r7, #16]
 800129c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800129e:	4b74      	ldr	r3, [pc, #464]	; (8001470 <MX_GPIO_Init+0x230>)
 80012a0:	695b      	ldr	r3, [r3, #20]
 80012a2:	4a73      	ldr	r2, [pc, #460]	; (8001470 <MX_GPIO_Init+0x230>)
 80012a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80012a8:	6153      	str	r3, [r2, #20]
 80012aa:	4b71      	ldr	r3, [pc, #452]	; (8001470 <MX_GPIO_Init+0x230>)
 80012ac:	695b      	ldr	r3, [r3, #20]
 80012ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012b2:	60fb      	str	r3, [r7, #12]
 80012b4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012b6:	4b6e      	ldr	r3, [pc, #440]	; (8001470 <MX_GPIO_Init+0x230>)
 80012b8:	695b      	ldr	r3, [r3, #20]
 80012ba:	4a6d      	ldr	r2, [pc, #436]	; (8001470 <MX_GPIO_Init+0x230>)
 80012bc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80012c0:	6153      	str	r3, [r2, #20]
 80012c2:	4b6b      	ldr	r3, [pc, #428]	; (8001470 <MX_GPIO_Init+0x230>)
 80012c4:	695b      	ldr	r3, [r3, #20]
 80012c6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80012ca:	60bb      	str	r3, [r7, #8]
 80012cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80012ce:	4b68      	ldr	r3, [pc, #416]	; (8001470 <MX_GPIO_Init+0x230>)
 80012d0:	695b      	ldr	r3, [r3, #20]
 80012d2:	4a67      	ldr	r2, [pc, #412]	; (8001470 <MX_GPIO_Init+0x230>)
 80012d4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80012d8:	6153      	str	r3, [r2, #20]
 80012da:	4b65      	ldr	r3, [pc, #404]	; (8001470 <MX_GPIO_Init+0x230>)
 80012dc:	695b      	ldr	r3, [r3, #20]
 80012de:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80012e2:	607b      	str	r3, [r7, #4]
 80012e4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 80012e6:	2200      	movs	r2, #0
 80012e8:	f64f 7108 	movw	r1, #65288	; 0xff08
 80012ec:	4861      	ldr	r0, [pc, #388]	; (8001474 <MX_GPIO_Init+0x234>)
 80012ee:	f002 fd3b 	bl	8003d68 <HAL_GPIO_WritePin>
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2|GPIO_PIN_4, GPIO_PIN_RESET);
 80012f2:	2200      	movs	r2, #0
 80012f4:	2114      	movs	r1, #20
 80012f6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012fa:	f002 fd35 	bl	8003d68 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4|GPIO_PIN_6, GPIO_PIN_RESET);
 80012fe:	2200      	movs	r2, #0
 8001300:	2150      	movs	r1, #80	; 0x50
 8001302:	485d      	ldr	r0, [pc, #372]	; (8001478 <MX_GPIO_Init+0x238>)
 8001304:	f002 fd30 	bl	8003d68 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_13, GPIO_PIN_RESET);
 8001308:	2200      	movs	r2, #0
 800130a:	f242 0105 	movw	r1, #8197	; 0x2005
 800130e:	485b      	ldr	r0, [pc, #364]	; (800147c <MX_GPIO_Init+0x23c>)
 8001310:	f002 fd2a 	bl	8003d68 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9|GPIO_PIN_13, GPIO_PIN_RESET);
 8001314:	2200      	movs	r2, #0
 8001316:	f44f 5108 	mov.w	r1, #8704	; 0x2200
 800131a:	4859      	ldr	r0, [pc, #356]	; (8001480 <MX_GPIO_Init+0x240>)
 800131c:	f002 fd24 	bl	8003d68 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DRDY_Pin MEMS_INT4_Pin */
  GPIO_InitStruct.Pin = DRDY_Pin|MEMS_INT4_Pin;
 8001320:	2324      	movs	r3, #36	; 0x24
 8001322:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001324:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8001328:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800132a:	2300      	movs	r3, #0
 800132c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800132e:	f107 031c 	add.w	r3, r7, #28
 8001332:	4619      	mov	r1, r3
 8001334:	484f      	ldr	r0, [pc, #316]	; (8001474 <MX_GPIO_Init+0x234>)
 8001336:	f002 fb9d 	bl	8003a74 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_I2C_SPI_Pin LD4_Pin LD3_Pin LD5_Pin
                           LD7_Pin LD9_Pin LD10_Pin LD8_Pin
                           LD6_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 800133a:	f64f 7308 	movw	r3, #65288	; 0xff08
 800133e:	61fb      	str	r3, [r7, #28]
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001340:	2301      	movs	r3, #1
 8001342:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001344:	2300      	movs	r3, #0
 8001346:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001348:	2300      	movs	r3, #0
 800134a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800134c:	f107 031c 	add.w	r3, r7, #28
 8001350:	4619      	mov	r1, r3
 8001352:	4848      	ldr	r0, [pc, #288]	; (8001474 <MX_GPIO_Init+0x234>)
 8001354:	f002 fb8e 	bl	8003a74 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001358:	2301      	movs	r3, #1
 800135a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800135c:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001360:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001362:	2301      	movs	r3, #1
 8001364:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001366:	f107 031c 	add.w	r3, r7, #28
 800136a:	4619      	mov	r1, r3
 800136c:	4842      	ldr	r0, [pc, #264]	; (8001478 <MX_GPIO_Init+0x238>)
 800136e:	f002 fb81 	bl	8003a74 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001372:	2301      	movs	r3, #1
 8001374:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001376:	2300      	movs	r3, #0
 8001378:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800137a:	2300      	movs	r3, #0
 800137c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800137e:	f107 031c 	add.w	r3, r7, #28
 8001382:	4619      	mov	r1, r3
 8001384:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001388:	f002 fb74 	bl	8003a74 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 800138c:	2302      	movs	r3, #2
 800138e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001390:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001394:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001396:	2301      	movs	r3, #1
 8001398:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800139a:	f107 031c 	add.w	r3, r7, #28
 800139e:	4619      	mov	r1, r3
 80013a0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013a4:	f002 fb66 	bl	8003a74 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA2 PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4;
 80013a8:	2314      	movs	r3, #20
 80013aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013ac:	2301      	movs	r3, #1
 80013ae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013b0:	2300      	movs	r3, #0
 80013b2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013b4:	2300      	movs	r3, #0
 80013b6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013b8:	f107 031c 	add.w	r3, r7, #28
 80013bc:	4619      	mov	r1, r3
 80013be:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013c2:	f002 fb57 	bl	8003a74 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80013c6:	2310      	movs	r3, #16
 80013c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80013ca:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80013ce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013d0:	2301      	movs	r3, #1
 80013d2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80013d4:	f107 031c 	add.w	r3, r7, #28
 80013d8:	4619      	mov	r1, r3
 80013da:	482a      	ldr	r0, [pc, #168]	; (8001484 <MX_GPIO_Init+0x244>)
 80013dc:	f002 fb4a 	bl	8003a74 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC4 PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 80013e0:	2350      	movs	r3, #80	; 0x50
 80013e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013e4:	2301      	movs	r3, #1
 80013e6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e8:	2300      	movs	r3, #0
 80013ea:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013ec:	2300      	movs	r3, #0
 80013ee:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013f0:	f107 031c 	add.w	r3, r7, #28
 80013f4:	4619      	mov	r1, r3
 80013f6:	4820      	ldr	r0, [pc, #128]	; (8001478 <MX_GPIO_Init+0x238>)
 80013f8:	f002 fb3c 	bl	8003a74 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB2 PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_13;
 80013fc:	f242 0305 	movw	r3, #8197	; 0x2005
 8001400:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001402:	2301      	movs	r3, #1
 8001404:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001406:	2300      	movs	r3, #0
 8001408:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800140a:	2300      	movs	r3, #0
 800140c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800140e:	f107 031c 	add.w	r3, r7, #28
 8001412:	4619      	mov	r1, r3
 8001414:	4819      	ldr	r0, [pc, #100]	; (800147c <MX_GPIO_Init+0x23c>)
 8001416:	f002 fb2d 	bl	8003a74 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD9 PD13 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_13;
 800141a:	f44f 5308 	mov.w	r3, #8704	; 0x2200
 800141e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001420:	2301      	movs	r3, #1
 8001422:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001424:	2300      	movs	r3, #0
 8001426:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001428:	2300      	movs	r3, #0
 800142a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800142c:	f107 031c 	add.w	r3, r7, #28
 8001430:	4619      	mov	r1, r3
 8001432:	4813      	ldr	r0, [pc, #76]	; (8001480 <MX_GPIO_Init+0x240>)
 8001434:	f002 fb1e 	bl	8003a74 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001438:	2200      	movs	r2, #0
 800143a:	2100      	movs	r1, #0
 800143c:	2006      	movs	r0, #6
 800143e:	f002 fa6c 	bl	800391a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001442:	2006      	movs	r0, #6
 8001444:	f002 fa85 	bl	8003952 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8001448:	2200      	movs	r2, #0
 800144a:	2100      	movs	r1, #0
 800144c:	2007      	movs	r0, #7
 800144e:	f002 fa64 	bl	800391a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001452:	2007      	movs	r0, #7
 8001454:	f002 fa7d 	bl	8003952 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8001458:	2200      	movs	r2, #0
 800145a:	2100      	movs	r1, #0
 800145c:	200a      	movs	r0, #10
 800145e:	f002 fa5c 	bl	800391a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001462:	200a      	movs	r0, #10
 8001464:	f002 fa75 	bl	8003952 <HAL_NVIC_EnableIRQ>

}
 8001468:	bf00      	nop
 800146a:	3730      	adds	r7, #48	; 0x30
 800146c:	46bd      	mov	sp, r7
 800146e:	bd80      	pop	{r7, pc}
 8001470:	40021000 	.word	0x40021000
 8001474:	48001000 	.word	0x48001000
 8001478:	48000800 	.word	0x48000800
 800147c:	48000400 	.word	0x48000400
 8001480:	48000c00 	.word	0x48000c00
 8001484:	48001400 	.word	0x48001400

08001488 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001488:	b480      	push	{r7}
 800148a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800148c:	b672      	cpsid	i
}
 800148e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001490:	e7fe      	b.n	8001490 <Error_Handler+0x8>
	...

08001494 <seven_segment_display_decimal>:
        .digits={0, 0, 0, 0},
        .number = 0};



void seven_segment_display_decimal(uint32_t n) {
 8001494:	b580      	push	{r7, lr}
 8001496:	b082      	sub	sp, #8
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
    if (n < 10) {
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	2b09      	cmp	r3, #9
 80014a0:	d832      	bhi.n	8001508 <seven_segment_display_decimal+0x74>
        HAL_GPIO_WritePin(seven_segment.BCD_input[0].port, seven_segment.BCD_input[0].pin, (n & 1) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80014a2:	4b1b      	ldr	r3, [pc, #108]	; (8001510 <seven_segment_display_decimal+0x7c>)
 80014a4:	6a18      	ldr	r0, [r3, #32]
 80014a6:	4b1a      	ldr	r3, [pc, #104]	; (8001510 <seven_segment_display_decimal+0x7c>)
 80014a8:	8c99      	ldrh	r1, [r3, #36]	; 0x24
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	b2db      	uxtb	r3, r3
 80014ae:	f003 0301 	and.w	r3, r3, #1
 80014b2:	b2db      	uxtb	r3, r3
 80014b4:	461a      	mov	r2, r3
 80014b6:	f002 fc57 	bl	8003d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(seven_segment.BCD_input[1].port, seven_segment.BCD_input[1].pin, (n & 2) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80014ba:	4b15      	ldr	r3, [pc, #84]	; (8001510 <seven_segment_display_decimal+0x7c>)
 80014bc:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80014be:	4b14      	ldr	r3, [pc, #80]	; (8001510 <seven_segment_display_decimal+0x7c>)
 80014c0:	8d99      	ldrh	r1, [r3, #44]	; 0x2c
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	085b      	lsrs	r3, r3, #1
 80014c6:	b2db      	uxtb	r3, r3
 80014c8:	f003 0301 	and.w	r3, r3, #1
 80014cc:	b2db      	uxtb	r3, r3
 80014ce:	461a      	mov	r2, r3
 80014d0:	f002 fc4a 	bl	8003d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(seven_segment.BCD_input[2].port, seven_segment.BCD_input[2].pin, (n & 4) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80014d4:	4b0e      	ldr	r3, [pc, #56]	; (8001510 <seven_segment_display_decimal+0x7c>)
 80014d6:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80014d8:	4b0d      	ldr	r3, [pc, #52]	; (8001510 <seven_segment_display_decimal+0x7c>)
 80014da:	8e99      	ldrh	r1, [r3, #52]	; 0x34
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	089b      	lsrs	r3, r3, #2
 80014e0:	b2db      	uxtb	r3, r3
 80014e2:	f003 0301 	and.w	r3, r3, #1
 80014e6:	b2db      	uxtb	r3, r3
 80014e8:	461a      	mov	r2, r3
 80014ea:	f002 fc3d 	bl	8003d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(seven_segment.BCD_input[3].port, seven_segment.BCD_input[3].pin, (n & 8) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80014ee:	4b08      	ldr	r3, [pc, #32]	; (8001510 <seven_segment_display_decimal+0x7c>)
 80014f0:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80014f2:	4b07      	ldr	r3, [pc, #28]	; (8001510 <seven_segment_display_decimal+0x7c>)
 80014f4:	8f99      	ldrh	r1, [r3, #60]	; 0x3c
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	08db      	lsrs	r3, r3, #3
 80014fa:	b2db      	uxtb	r3, r3
 80014fc:	f003 0301 	and.w	r3, r3, #1
 8001500:	b2db      	uxtb	r3, r3
 8001502:	461a      	mov	r2, r3
 8001504:	f002 fc30 	bl	8003d68 <HAL_GPIO_WritePin>
//        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, 1);
    }
}
 8001508:	bf00      	nop
 800150a:	3708      	adds	r7, #8
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}
 8001510:	20000014 	.word	0x20000014

08001514 <seven_segment_deactivate_digits>:

void seven_segment_deactivate_digits(void) {
 8001514:	b580      	push	{r7, lr}
 8001516:	b082      	sub	sp, #8
 8001518:	af00      	add	r7, sp, #0
    for (int i = 0; i < 4; ++i) {
 800151a:	2300      	movs	r3, #0
 800151c:	607b      	str	r3, [r7, #4]
 800151e:	e00f      	b.n	8001540 <seven_segment_deactivate_digits+0x2c>
        HAL_GPIO_WritePin(seven_segment.digit_activators[i].port, seven_segment.digit_activators[i].pin, GPIO_PIN_SET);
 8001520:	4a0b      	ldr	r2, [pc, #44]	; (8001550 <seven_segment_deactivate_digits+0x3c>)
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8001528:	4a09      	ldr	r2, [pc, #36]	; (8001550 <seven_segment_deactivate_digits+0x3c>)
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	00db      	lsls	r3, r3, #3
 800152e:	4413      	add	r3, r2
 8001530:	889b      	ldrh	r3, [r3, #4]
 8001532:	2201      	movs	r2, #1
 8001534:	4619      	mov	r1, r3
 8001536:	f002 fc17 	bl	8003d68 <HAL_GPIO_WritePin>
    for (int i = 0; i < 4; ++i) {
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	3301      	adds	r3, #1
 800153e:	607b      	str	r3, [r7, #4]
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	2b03      	cmp	r3, #3
 8001544:	ddec      	ble.n	8001520 <seven_segment_deactivate_digits+0xc>
    }
}
 8001546:	bf00      	nop
 8001548:	bf00      	nop
 800154a:	3708      	adds	r7, #8
 800154c:	46bd      	mov	sp, r7
 800154e:	bd80      	pop	{r7, pc}
 8001550:	20000014 	.word	0x20000014

08001554 <seven_segment_activate_digit>:

int last_time_on = 0;
void seven_segment_activate_digit(uint32_t d) {
 8001554:	b580      	push	{r7, lr}
 8001556:	b082      	sub	sp, #8
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
    if (d < 4) {
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	2b03      	cmp	r3, #3
 8001560:	d834      	bhi.n	80015cc <seven_segment_activate_digit+0x78>
//		}
//		else if (d != (2-state)){
//			HAL_GPIO_WritePin(seven_segment.digit_activators[d].port, seven_segment.digit_activators[d].pin, GPIO_PIN_RESET);
//		}

		if(d == state && (HAL_GetTick() - last_time_on) > 40){
 8001562:	4b1c      	ldr	r3, [pc, #112]	; (80015d4 <seven_segment_activate_digit+0x80>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	461a      	mov	r2, r3
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	4293      	cmp	r3, r2
 800156c:	d11b      	bne.n	80015a6 <seven_segment_activate_digit+0x52>
 800156e:	f000 fdf5 	bl	800215c <HAL_GetTick>
 8001572:	4603      	mov	r3, r0
 8001574:	4a18      	ldr	r2, [pc, #96]	; (80015d8 <seven_segment_activate_digit+0x84>)
 8001576:	6812      	ldr	r2, [r2, #0]
 8001578:	1a9b      	subs	r3, r3, r2
 800157a:	2b28      	cmp	r3, #40	; 0x28
 800157c:	d913      	bls.n	80015a6 <seven_segment_activate_digit+0x52>
//			HAL_Delay(35);
			HAL_GPIO_TogglePin(seven_segment.digit_activators[d].port, seven_segment.digit_activators[d].pin);
 800157e:	4a17      	ldr	r2, [pc, #92]	; (80015dc <seven_segment_activate_digit+0x88>)
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8001586:	4915      	ldr	r1, [pc, #84]	; (80015dc <seven_segment_activate_digit+0x88>)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	00db      	lsls	r3, r3, #3
 800158c:	440b      	add	r3, r1
 800158e:	889b      	ldrh	r3, [r3, #4]
 8001590:	4619      	mov	r1, r3
 8001592:	4610      	mov	r0, r2
 8001594:	f002 fc00 	bl	8003d98 <HAL_GPIO_TogglePin>
			last_time_on = HAL_GetTick();
 8001598:	f000 fde0 	bl	800215c <HAL_GetTick>
 800159c:	4603      	mov	r3, r0
 800159e:	461a      	mov	r2, r3
 80015a0:	4b0d      	ldr	r3, [pc, #52]	; (80015d8 <seven_segment_activate_digit+0x84>)
 80015a2:	601a      	str	r2, [r3, #0]
		}
		else if (d != state){
			HAL_GPIO_WritePin(seven_segment.digit_activators[d].port, seven_segment.digit_activators[d].pin, GPIO_PIN_RESET);
		}
    }
}
 80015a4:	e012      	b.n	80015cc <seven_segment_activate_digit+0x78>
		else if (d != state){
 80015a6:	4b0b      	ldr	r3, [pc, #44]	; (80015d4 <seven_segment_activate_digit+0x80>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	461a      	mov	r2, r3
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	4293      	cmp	r3, r2
 80015b0:	d00c      	beq.n	80015cc <seven_segment_activate_digit+0x78>
			HAL_GPIO_WritePin(seven_segment.digit_activators[d].port, seven_segment.digit_activators[d].pin, GPIO_PIN_RESET);
 80015b2:	4a0a      	ldr	r2, [pc, #40]	; (80015dc <seven_segment_activate_digit+0x88>)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80015ba:	4a08      	ldr	r2, [pc, #32]	; (80015dc <seven_segment_activate_digit+0x88>)
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	00db      	lsls	r3, r3, #3
 80015c0:	4413      	add	r3, r2
 80015c2:	889b      	ldrh	r3, [r3, #4]
 80015c4:	2200      	movs	r2, #0
 80015c6:	4619      	mov	r1, r3
 80015c8:	f002 fbce 	bl	8003d68 <HAL_GPIO_WritePin>
}
 80015cc:	bf00      	nop
 80015ce:	3708      	adds	r7, #8
 80015d0:	46bd      	mov	sp, r7
 80015d2:	bd80      	pop	{r7, pc}
 80015d4:	20000000 	.word	0x20000000
 80015d8:	20000778 	.word	0x20000778
 80015dc:	20000014 	.word	0x20000014

080015e0 <seven_segment_set_num>:

void seven_segment_set_num(int numbers[4]) {
 80015e0:	b480      	push	{r7}
 80015e2:	b085      	sub	sp, #20
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
        for (uint32_t i = 0; i <= 3; ++i) {
 80015e8:	2300      	movs	r3, #0
 80015ea:	60fb      	str	r3, [r7, #12]
 80015ec:	e00d      	b.n	800160a <seven_segment_set_num+0x2a>
            seven_segment.digits[i] = numbers[i];
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	009b      	lsls	r3, r3, #2
 80015f2:	687a      	ldr	r2, [r7, #4]
 80015f4:	4413      	add	r3, r2
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	4619      	mov	r1, r3
 80015fa:	4a09      	ldr	r2, [pc, #36]	; (8001620 <seven_segment_set_num+0x40>)
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	3310      	adds	r3, #16
 8001600:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        for (uint32_t i = 0; i <= 3; ++i) {
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	3301      	adds	r3, #1
 8001608:	60fb      	str	r3, [r7, #12]
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	2b03      	cmp	r3, #3
 800160e:	d9ee      	bls.n	80015ee <seven_segment_set_num+0xe>
		}
}
 8001610:	bf00      	nop
 8001612:	bf00      	nop
 8001614:	3714      	adds	r7, #20
 8001616:	46bd      	mov	sp, r7
 8001618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161c:	4770      	bx	lr
 800161e:	bf00      	nop
 8001620:	20000014 	.word	0x20000014

08001624 <seven_segment_refresh>:

void seven_segment_refresh(void) {
 8001624:	b580      	push	{r7, lr}
 8001626:	af00      	add	r7, sp, #0
    static uint32_t state_tmp = 0;
    static uint32_t last_time_tmp = 0;
    //HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_5);
    if (HAL_GetTick() - last_time_tmp > 5) {
 8001628:	f000 fd98 	bl	800215c <HAL_GetTick>
 800162c:	4602      	mov	r2, r0
 800162e:	4b24      	ldr	r3, [pc, #144]	; (80016c0 <seven_segment_refresh+0x9c>)
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	1ad3      	subs	r3, r2, r3
 8001634:	2b05      	cmp	r3, #5
 8001636:	d940      	bls.n	80016ba <seven_segment_refresh+0x96>
        seven_segment_deactivate_digits();
 8001638:	f7ff ff6c 	bl	8001514 <seven_segment_deactivate_digits>
        seven_segment_activate_digit(state_tmp);
 800163c:	4b21      	ldr	r3, [pc, #132]	; (80016c4 <seven_segment_refresh+0xa0>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	4618      	mov	r0, r3
 8001642:	f7ff ff87 	bl	8001554 <seven_segment_activate_digit>
        seven_segment_display_decimal(seven_segment.digits[state_tmp]);
 8001646:	4b1f      	ldr	r3, [pc, #124]	; (80016c4 <seven_segment_refresh+0xa0>)
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	4a1f      	ldr	r2, [pc, #124]	; (80016c8 <seven_segment_refresh+0xa4>)
 800164c:	3310      	adds	r3, #16
 800164e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001652:	4618      	mov	r0, r3
 8001654:	f7ff ff1e 	bl	8001494 <seven_segment_display_decimal>
        if ((state == 2 && state_tmp == 2) || (state==1 && state_tmp==1) || (state == 0 && state_tmp == 0)){
 8001658:	4b1c      	ldr	r3, [pc, #112]	; (80016cc <seven_segment_refresh+0xa8>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	2b02      	cmp	r3, #2
 800165e:	d103      	bne.n	8001668 <seven_segment_refresh+0x44>
 8001660:	4b18      	ldr	r3, [pc, #96]	; (80016c4 <seven_segment_refresh+0xa0>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	2b02      	cmp	r3, #2
 8001666:	d00f      	beq.n	8001688 <seven_segment_refresh+0x64>
 8001668:	4b18      	ldr	r3, [pc, #96]	; (80016cc <seven_segment_refresh+0xa8>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	2b01      	cmp	r3, #1
 800166e:	d103      	bne.n	8001678 <seven_segment_refresh+0x54>
 8001670:	4b14      	ldr	r3, [pc, #80]	; (80016c4 <seven_segment_refresh+0xa0>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	2b01      	cmp	r3, #1
 8001676:	d007      	beq.n	8001688 <seven_segment_refresh+0x64>
 8001678:	4b14      	ldr	r3, [pc, #80]	; (80016cc <seven_segment_refresh+0xa8>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	2b00      	cmp	r3, #0
 800167e:	d10a      	bne.n	8001696 <seven_segment_refresh+0x72>
 8001680:	4b10      	ldr	r3, [pc, #64]	; (80016c4 <seven_segment_refresh+0xa0>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	2b00      	cmp	r3, #0
 8001686:	d106      	bne.n	8001696 <seven_segment_refresh+0x72>
        	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, 1);
 8001688:	2201      	movs	r2, #1
 800168a:	2104      	movs	r1, #4
 800168c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001690:	f002 fb6a 	bl	8003d68 <HAL_GPIO_WritePin>
 8001694:	e005      	b.n	80016a2 <seven_segment_refresh+0x7e>
        }else{
        	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, 0);
 8001696:	2200      	movs	r2, #0
 8001698:	2104      	movs	r1, #4
 800169a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800169e:	f002 fb63 	bl	8003d68 <HAL_GPIO_WritePin>
        }
        state_tmp = (state_tmp + 1) % 4; //active each 4 segments
 80016a2:	4b08      	ldr	r3, [pc, #32]	; (80016c4 <seven_segment_refresh+0xa0>)
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	3301      	adds	r3, #1
 80016a8:	f003 0303 	and.w	r3, r3, #3
 80016ac:	4a05      	ldr	r2, [pc, #20]	; (80016c4 <seven_segment_refresh+0xa0>)
 80016ae:	6013      	str	r3, [r2, #0]
        last_time_tmp = HAL_GetTick();
 80016b0:	f000 fd54 	bl	800215c <HAL_GetTick>
 80016b4:	4603      	mov	r3, r0
 80016b6:	4a02      	ldr	r2, [pc, #8]	; (80016c0 <seven_segment_refresh+0x9c>)
 80016b8:	6013      	str	r3, [r2, #0]
    }
}
 80016ba:	bf00      	nop
 80016bc:	bd80      	pop	{r7, pc}
 80016be:	bf00      	nop
 80016c0:	20000780 	.word	0x20000780
 80016c4:	20000784 	.word	0x20000784
 80016c8:	20000014 	.word	0x20000014
 80016cc:	20000000 	.word	0x20000000

080016d0 <programInit>:

void programInit() {
 80016d0:	b580      	push	{r7, lr}
 80016d2:	af00      	add	r7, sp, #0
    seven_segment_set_num(numbers);
 80016d4:	4803      	ldr	r0, [pc, #12]	; (80016e4 <programInit+0x14>)
 80016d6:	f7ff ff83 	bl	80015e0 <seven_segment_set_num>
    event();
 80016da:	f000 f80b 	bl	80016f4 <event>
}
 80016de:	bf00      	nop
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	bf00      	nop
 80016e4:	20000004 	.word	0x20000004

080016e8 <programLoop>:

void programLoop() {
 80016e8:	b580      	push	{r7, lr}
 80016ea:	af00      	add	r7, sp, #0
    seven_segment_refresh();
 80016ec:	f7ff ff9a 	bl	8001624 <seven_segment_refresh>
}
 80016f0:	bf00      	nop
 80016f2:	bd80      	pop	{r7, pc}

080016f4 <event>:
		{.port=GPIOE, .pin=GPIO_PIN_14}, //6: D8
		{.port=GPIOE, .pin=GPIO_PIN_15}, //7: D6
		{.port=GPIOE, .pin=GPIO_PIN_8},  //8: D4
}};

void event(){
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b084      	sub	sp, #16
 80016f8:	af00      	add	r7, sp, #0
	int a=numbers[2];
 80016fa:	4b07      	ldr	r3, [pc, #28]	; (8001718 <event+0x24>)
 80016fc:	689b      	ldr	r3, [r3, #8]
 80016fe:	60fb      	str	r3, [r7, #12]
	int b=numbers[1];
 8001700:	4b05      	ldr	r3, [pc, #20]	; (8001718 <event+0x24>)
 8001702:	685b      	ldr	r3, [r3, #4]
 8001704:	60bb      	str	r3, [r7, #8]
	int c=numbers[0];
 8001706:	4b04      	ldr	r3, [pc, #16]	; (8001718 <event+0x24>)
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	607b      	str	r3, [r7, #4]
	seven_segment_deactivate_digits();
 800170c:	f7ff ff02 	bl	8001514 <seven_segment_deactivate_digits>

	//TODO: write event there

}
 8001710:	bf00      	nop
 8001712:	3710      	adds	r7, #16
 8001714:	46bd      	mov	sp, r7
 8001716:	bd80      	pop	{r7, pc}
 8001718:	20000004 	.word	0x20000004

0800171c <HAL_GPIO_EXTI_Callback>:


int last_time2 = 0;
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 800171c:	b580      	push	{r7, lr}
 800171e:	b082      	sub	sp, #8
 8001720:	af00      	add	r7, sp, #0
 8001722:	4603      	mov	r3, r0
 8001724:	80fb      	strh	r3, [r7, #6]
		if (GPIO_Pin == GPIO_PIN_4) { //Left button (Decrease Number) ==> PF4
 8001726:	88fb      	ldrh	r3, [r7, #6]
 8001728:	2b10      	cmp	r3, #16
 800172a:	d169      	bne.n	8001800 <HAL_GPIO_EXTI_Callback+0xe4>
			if (HAL_GetTick() - last_time2 > 400){
 800172c:	f000 fd16 	bl	800215c <HAL_GetTick>
 8001730:	4603      	mov	r3, r0
 8001732:	4a87      	ldr	r2, [pc, #540]	; (8001950 <HAL_GPIO_EXTI_Callback+0x234>)
 8001734:	6812      	ldr	r2, [r2, #0]
 8001736:	1a9b      	subs	r3, r3, r2
 8001738:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 800173c:	f240 8101 	bls.w	8001942 <HAL_GPIO_EXTI_Callback+0x226>
				if (state == 0){
 8001740:	4b84      	ldr	r3, [pc, #528]	; (8001954 <HAL_GPIO_EXTI_Callback+0x238>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	2b00      	cmp	r3, #0
 8001746:	d119      	bne.n	800177c <HAL_GPIO_EXTI_Callback+0x60>
					numbers[state]=(numbers[state] - 1);
 8001748:	4b82      	ldr	r3, [pc, #520]	; (8001954 <HAL_GPIO_EXTI_Callback+0x238>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	4a82      	ldr	r2, [pc, #520]	; (8001958 <HAL_GPIO_EXTI_Callback+0x23c>)
 800174e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001752:	4b80      	ldr	r3, [pc, #512]	; (8001954 <HAL_GPIO_EXTI_Callback+0x238>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	3a01      	subs	r2, #1
 8001758:	497f      	ldr	r1, [pc, #508]	; (8001958 <HAL_GPIO_EXTI_Callback+0x23c>)
 800175a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
					if (numbers[state] == -1)
 800175e:	4b7d      	ldr	r3, [pc, #500]	; (8001954 <HAL_GPIO_EXTI_Callback+0x238>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	4a7d      	ldr	r2, [pc, #500]	; (8001958 <HAL_GPIO_EXTI_Callback+0x23c>)
 8001764:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001768:	f1b3 3fff 	cmp.w	r3, #4294967295
 800176c:	d13f      	bne.n	80017ee <HAL_GPIO_EXTI_Callback+0xd2>
						numbers[state]=9;
 800176e:	4b79      	ldr	r3, [pc, #484]	; (8001954 <HAL_GPIO_EXTI_Callback+0x238>)
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	4a79      	ldr	r2, [pc, #484]	; (8001958 <HAL_GPIO_EXTI_Callback+0x23c>)
 8001774:	2109      	movs	r1, #9
 8001776:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 800177a:	e038      	b.n	80017ee <HAL_GPIO_EXTI_Callback+0xd2>

				}else if (state == 1){
 800177c:	4b75      	ldr	r3, [pc, #468]	; (8001954 <HAL_GPIO_EXTI_Callback+0x238>)
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	2b01      	cmp	r3, #1
 8001782:	d118      	bne.n	80017b6 <HAL_GPIO_EXTI_Callback+0x9a>
					numbers[state]=(numbers[state] - 1);
 8001784:	4b73      	ldr	r3, [pc, #460]	; (8001954 <HAL_GPIO_EXTI_Callback+0x238>)
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	4a73      	ldr	r2, [pc, #460]	; (8001958 <HAL_GPIO_EXTI_Callback+0x23c>)
 800178a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800178e:	4b71      	ldr	r3, [pc, #452]	; (8001954 <HAL_GPIO_EXTI_Callback+0x238>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	3a01      	subs	r2, #1
 8001794:	4970      	ldr	r1, [pc, #448]	; (8001958 <HAL_GPIO_EXTI_Callback+0x23c>)
 8001796:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
						if (numbers[state] == 0)
 800179a:	4b6e      	ldr	r3, [pc, #440]	; (8001954 <HAL_GPIO_EXTI_Callback+0x238>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	4a6e      	ldr	r2, [pc, #440]	; (8001958 <HAL_GPIO_EXTI_Callback+0x23c>)
 80017a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d122      	bne.n	80017ee <HAL_GPIO_EXTI_Callback+0xd2>
							numbers[state]=4;
 80017a8:	4b6a      	ldr	r3, [pc, #424]	; (8001954 <HAL_GPIO_EXTI_Callback+0x238>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	4a6a      	ldr	r2, [pc, #424]	; (8001958 <HAL_GPIO_EXTI_Callback+0x23c>)
 80017ae:	2104      	movs	r1, #4
 80017b0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80017b4:	e01b      	b.n	80017ee <HAL_GPIO_EXTI_Callback+0xd2>

				}else if (state == 2){
 80017b6:	4b67      	ldr	r3, [pc, #412]	; (8001954 <HAL_GPIO_EXTI_Callback+0x238>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	2b02      	cmp	r3, #2
 80017bc:	d117      	bne.n	80017ee <HAL_GPIO_EXTI_Callback+0xd2>
					numbers[state]=(numbers[state] - 1);
 80017be:	4b65      	ldr	r3, [pc, #404]	; (8001954 <HAL_GPIO_EXTI_Callback+0x238>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	4a65      	ldr	r2, [pc, #404]	; (8001958 <HAL_GPIO_EXTI_Callback+0x23c>)
 80017c4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80017c8:	4b62      	ldr	r3, [pc, #392]	; (8001954 <HAL_GPIO_EXTI_Callback+0x238>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	3a01      	subs	r2, #1
 80017ce:	4962      	ldr	r1, [pc, #392]	; (8001958 <HAL_GPIO_EXTI_Callback+0x23c>)
 80017d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
						if (numbers[state] == 0)
 80017d4:	4b5f      	ldr	r3, [pc, #380]	; (8001954 <HAL_GPIO_EXTI_Callback+0x238>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	4a5f      	ldr	r2, [pc, #380]	; (8001958 <HAL_GPIO_EXTI_Callback+0x23c>)
 80017da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d105      	bne.n	80017ee <HAL_GPIO_EXTI_Callback+0xd2>
							numbers[state]=3;
 80017e2:	4b5c      	ldr	r3, [pc, #368]	; (8001954 <HAL_GPIO_EXTI_Callback+0x238>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	4a5c      	ldr	r2, [pc, #368]	; (8001958 <HAL_GPIO_EXTI_Callback+0x23c>)
 80017e8:	2103      	movs	r1, #3
 80017ea:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				}
				last_time2=HAL_GetTick();
 80017ee:	f000 fcb5 	bl	800215c <HAL_GetTick>
 80017f2:	4603      	mov	r3, r0
 80017f4:	461a      	mov	r2, r3
 80017f6:	4b56      	ldr	r3, [pc, #344]	; (8001950 <HAL_GPIO_EXTI_Callback+0x234>)
 80017f8:	601a      	str	r2, [r3, #0]
				event();
 80017fa:	f7ff ff7b 	bl	80016f4 <event>
 80017fe:	e0a0      	b.n	8001942 <HAL_GPIO_EXTI_Callback+0x226>
			}
		}

		else if (GPIO_Pin == GPIO_PIN_1){	 //middle button (Increase Number) ==> PA1
 8001800:	88fb      	ldrh	r3, [r7, #6]
 8001802:	2b02      	cmp	r3, #2
 8001804:	d17d      	bne.n	8001902 <HAL_GPIO_EXTI_Callback+0x1e6>
			if (HAL_GetTick() - last_time2 > 400){
 8001806:	f000 fca9 	bl	800215c <HAL_GetTick>
 800180a:	4603      	mov	r3, r0
 800180c:	4a50      	ldr	r2, [pc, #320]	; (8001950 <HAL_GPIO_EXTI_Callback+0x234>)
 800180e:	6812      	ldr	r2, [r2, #0]
 8001810:	1a9b      	subs	r3, r3, r2
 8001812:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8001816:	f240 8094 	bls.w	8001942 <HAL_GPIO_EXTI_Callback+0x226>
				if (state == 0){
 800181a:	4b4e      	ldr	r3, [pc, #312]	; (8001954 <HAL_GPIO_EXTI_Callback+0x238>)
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	2b00      	cmp	r3, #0
 8001820:	d116      	bne.n	8001850 <HAL_GPIO_EXTI_Callback+0x134>
					numbers[state]=(numbers[state] + 1) % 10;
 8001822:	4b4c      	ldr	r3, [pc, #304]	; (8001954 <HAL_GPIO_EXTI_Callback+0x238>)
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	4a4c      	ldr	r2, [pc, #304]	; (8001958 <HAL_GPIO_EXTI_Callback+0x23c>)
 8001828:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800182c:	1c59      	adds	r1, r3, #1
 800182e:	4b49      	ldr	r3, [pc, #292]	; (8001954 <HAL_GPIO_EXTI_Callback+0x238>)
 8001830:	6818      	ldr	r0, [r3, #0]
 8001832:	4b4a      	ldr	r3, [pc, #296]	; (800195c <HAL_GPIO_EXTI_Callback+0x240>)
 8001834:	fb83 2301 	smull	r2, r3, r3, r1
 8001838:	109a      	asrs	r2, r3, #2
 800183a:	17cb      	asrs	r3, r1, #31
 800183c:	1ad2      	subs	r2, r2, r3
 800183e:	4613      	mov	r3, r2
 8001840:	009b      	lsls	r3, r3, #2
 8001842:	4413      	add	r3, r2
 8001844:	005b      	lsls	r3, r3, #1
 8001846:	1aca      	subs	r2, r1, r3
 8001848:	4b43      	ldr	r3, [pc, #268]	; (8001958 <HAL_GPIO_EXTI_Callback+0x23c>)
 800184a:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
 800184e:	e04f      	b.n	80018f0 <HAL_GPIO_EXTI_Callback+0x1d4>

				}else if (state == 1){
 8001850:	4b40      	ldr	r3, [pc, #256]	; (8001954 <HAL_GPIO_EXTI_Callback+0x238>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	2b01      	cmp	r3, #1
 8001856:	d125      	bne.n	80018a4 <HAL_GPIO_EXTI_Callback+0x188>
					numbers[state]=(numbers[state] + 1) % 5;
 8001858:	4b3e      	ldr	r3, [pc, #248]	; (8001954 <HAL_GPIO_EXTI_Callback+0x238>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	4a3e      	ldr	r2, [pc, #248]	; (8001958 <HAL_GPIO_EXTI_Callback+0x23c>)
 800185e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001862:	1c59      	adds	r1, r3, #1
 8001864:	4b3b      	ldr	r3, [pc, #236]	; (8001954 <HAL_GPIO_EXTI_Callback+0x238>)
 8001866:	6818      	ldr	r0, [r3, #0]
 8001868:	4b3c      	ldr	r3, [pc, #240]	; (800195c <HAL_GPIO_EXTI_Callback+0x240>)
 800186a:	fb83 2301 	smull	r2, r3, r3, r1
 800186e:	105a      	asrs	r2, r3, #1
 8001870:	17cb      	asrs	r3, r1, #31
 8001872:	1ad2      	subs	r2, r2, r3
 8001874:	4613      	mov	r3, r2
 8001876:	009b      	lsls	r3, r3, #2
 8001878:	4413      	add	r3, r2
 800187a:	1aca      	subs	r2, r1, r3
 800187c:	4b36      	ldr	r3, [pc, #216]	; (8001958 <HAL_GPIO_EXTI_Callback+0x23c>)
 800187e:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
					if (numbers[state] == 0)
 8001882:	4b34      	ldr	r3, [pc, #208]	; (8001954 <HAL_GPIO_EXTI_Callback+0x238>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4a34      	ldr	r2, [pc, #208]	; (8001958 <HAL_GPIO_EXTI_Callback+0x23c>)
 8001888:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800188c:	2b00      	cmp	r3, #0
 800188e:	d12f      	bne.n	80018f0 <HAL_GPIO_EXTI_Callback+0x1d4>
						numbers[state]++;
 8001890:	4b30      	ldr	r3, [pc, #192]	; (8001954 <HAL_GPIO_EXTI_Callback+0x238>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	4a30      	ldr	r2, [pc, #192]	; (8001958 <HAL_GPIO_EXTI_Callback+0x23c>)
 8001896:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800189a:	3201      	adds	r2, #1
 800189c:	492e      	ldr	r1, [pc, #184]	; (8001958 <HAL_GPIO_EXTI_Callback+0x23c>)
 800189e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80018a2:	e025      	b.n	80018f0 <HAL_GPIO_EXTI_Callback+0x1d4>

				}else if (state == 2){
 80018a4:	4b2b      	ldr	r3, [pc, #172]	; (8001954 <HAL_GPIO_EXTI_Callback+0x238>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	2b02      	cmp	r3, #2
 80018aa:	d121      	bne.n	80018f0 <HAL_GPIO_EXTI_Callback+0x1d4>
					numbers[state]=(numbers[state] + 1) % 4;
 80018ac:	4b29      	ldr	r3, [pc, #164]	; (8001954 <HAL_GPIO_EXTI_Callback+0x238>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	4a29      	ldr	r2, [pc, #164]	; (8001958 <HAL_GPIO_EXTI_Callback+0x23c>)
 80018b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018b6:	3301      	adds	r3, #1
 80018b8:	4a26      	ldr	r2, [pc, #152]	; (8001954 <HAL_GPIO_EXTI_Callback+0x238>)
 80018ba:	6812      	ldr	r2, [r2, #0]
 80018bc:	4259      	negs	r1, r3
 80018be:	f003 0303 	and.w	r3, r3, #3
 80018c2:	f001 0103 	and.w	r1, r1, #3
 80018c6:	bf58      	it	pl
 80018c8:	424b      	negpl	r3, r1
 80018ca:	4923      	ldr	r1, [pc, #140]	; (8001958 <HAL_GPIO_EXTI_Callback+0x23c>)
 80018cc:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
					if (numbers[state] == 0)
 80018d0:	4b20      	ldr	r3, [pc, #128]	; (8001954 <HAL_GPIO_EXTI_Callback+0x238>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4a20      	ldr	r2, [pc, #128]	; (8001958 <HAL_GPIO_EXTI_Callback+0x23c>)
 80018d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d108      	bne.n	80018f0 <HAL_GPIO_EXTI_Callback+0x1d4>
						numbers[state]++;
 80018de:	4b1d      	ldr	r3, [pc, #116]	; (8001954 <HAL_GPIO_EXTI_Callback+0x238>)
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	4a1d      	ldr	r2, [pc, #116]	; (8001958 <HAL_GPIO_EXTI_Callback+0x23c>)
 80018e4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80018e8:	3201      	adds	r2, #1
 80018ea:	491b      	ldr	r1, [pc, #108]	; (8001958 <HAL_GPIO_EXTI_Callback+0x23c>)
 80018ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				}
				last_time2=HAL_GetTick();
 80018f0:	f000 fc34 	bl	800215c <HAL_GetTick>
 80018f4:	4603      	mov	r3, r0
 80018f6:	461a      	mov	r2, r3
 80018f8:	4b15      	ldr	r3, [pc, #84]	; (8001950 <HAL_GPIO_EXTI_Callback+0x234>)
 80018fa:	601a      	str	r2, [r3, #0]
				event();
 80018fc:	f7ff fefa 	bl	80016f4 <event>
 8001900:	e01f      	b.n	8001942 <HAL_GPIO_EXTI_Callback+0x226>
			}
		}

		else if (GPIO_Pin == GPIO_PIN_0) { //Right button (Next Number)==> PC0
 8001902:	88fb      	ldrh	r3, [r7, #6]
 8001904:	2b01      	cmp	r3, #1
 8001906:	d11c      	bne.n	8001942 <HAL_GPIO_EXTI_Callback+0x226>
			if (HAL_GetTick() - last_time2 > 400){
 8001908:	f000 fc28 	bl	800215c <HAL_GetTick>
 800190c:	4603      	mov	r3, r0
 800190e:	4a10      	ldr	r2, [pc, #64]	; (8001950 <HAL_GPIO_EXTI_Callback+0x234>)
 8001910:	6812      	ldr	r2, [r2, #0]
 8001912:	1a9b      	subs	r3, r3, r2
 8001914:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8001918:	d913      	bls.n	8001942 <HAL_GPIO_EXTI_Callback+0x226>
				state = (state + 1) % 3;
 800191a:	4b0e      	ldr	r3, [pc, #56]	; (8001954 <HAL_GPIO_EXTI_Callback+0x238>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	1c59      	adds	r1, r3, #1
 8001920:	4b0f      	ldr	r3, [pc, #60]	; (8001960 <HAL_GPIO_EXTI_Callback+0x244>)
 8001922:	fb83 3201 	smull	r3, r2, r3, r1
 8001926:	17cb      	asrs	r3, r1, #31
 8001928:	1ad2      	subs	r2, r2, r3
 800192a:	4613      	mov	r3, r2
 800192c:	005b      	lsls	r3, r3, #1
 800192e:	4413      	add	r3, r2
 8001930:	1aca      	subs	r2, r1, r3
 8001932:	4b08      	ldr	r3, [pc, #32]	; (8001954 <HAL_GPIO_EXTI_Callback+0x238>)
 8001934:	601a      	str	r2, [r3, #0]
				last_time2=HAL_GetTick();
 8001936:	f000 fc11 	bl	800215c <HAL_GetTick>
 800193a:	4603      	mov	r3, r0
 800193c:	461a      	mov	r2, r3
 800193e:	4b04      	ldr	r3, [pc, #16]	; (8001950 <HAL_GPIO_EXTI_Callback+0x234>)
 8001940:	601a      	str	r2, [r3, #0]
				}
			}
		seven_segment_set_num(numbers);
 8001942:	4805      	ldr	r0, [pc, #20]	; (8001958 <HAL_GPIO_EXTI_Callback+0x23c>)
 8001944:	f7ff fe4c 	bl	80015e0 <seven_segment_set_num>
}
 8001948:	bf00      	nop
 800194a:	3708      	adds	r7, #8
 800194c:	46bd      	mov	sp, r7
 800194e:	bd80      	pop	{r7, pc}
 8001950:	2000077c 	.word	0x2000077c
 8001954:	20000000 	.word	0x20000000
 8001958:	20000004 	.word	0x20000004
 800195c:	66666667 	.word	0x66666667
 8001960:	55555556 	.word	0x55555556

08001964 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 8001964:	b580      	push	{r7, lr}
 8001966:	b0a0      	sub	sp, #128	; 0x80
 8001968:	af02      	add	r7, sp, #8
 800196a:	6078      	str	r0, [r7, #4]
	if (hadc->Instance == ADC1) {
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001974:	d12a      	bne.n	80019cc <HAL_ADC_ConvCpltCallback+0x68>
//		  HAL_UART_Transmit(&huart3,"TTT",3,1000);

		int x = HAL_ADC_GetValue(&hadc1);
 8001976:	4817      	ldr	r0, [pc, #92]	; (80019d4 <HAL_ADC_ConvCpltCallback+0x70>)
 8001978:	f000 ff30 	bl	80027dc <HAL_ADC_GetValue>
 800197c:	4603      	mov	r3, r0
 800197e:	677b      	str	r3, [r7, #116]	; 0x74
		float fx = ((float) x * 100 / 4095);
 8001980:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001982:	ee07 3a90 	vmov	s15, r3
 8001986:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800198a:	ed9f 7a13 	vldr	s14, [pc, #76]	; 80019d8 <HAL_ADC_ConvCpltCallback+0x74>
 800198e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001992:	eddf 6a12 	vldr	s13, [pc, #72]	; 80019dc <HAL_ADC_ConvCpltCallback+0x78>
 8001996:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800199a:	edc7 7a1c 	vstr	s15, [r7, #112]	; 0x70
		unsigned char data[100];
		int n = sprintf(data, "%d  %.4f\n", x, fx);
 800199e:	6f38      	ldr	r0, [r7, #112]	; 0x70
 80019a0:	f7fe fdd2 	bl	8000548 <__aeabi_f2d>
 80019a4:	4602      	mov	r2, r0
 80019a6:	460b      	mov	r3, r1
 80019a8:	f107 0008 	add.w	r0, r7, #8
 80019ac:	e9cd 2300 	strd	r2, r3, [sp]
 80019b0:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80019b2:	490b      	ldr	r1, [pc, #44]	; (80019e0 <HAL_ADC_ConvCpltCallback+0x7c>)
 80019b4:	f007 fa00 	bl	8008db8 <siprintf>
 80019b8:	66f8      	str	r0, [r7, #108]	; 0x6c
		HAL_UART_Transmit(&huart3, data, n, 1000);
 80019ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80019bc:	b29a      	uxth	r2, r3
 80019be:	f107 0108 	add.w	r1, r7, #8
 80019c2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80019c6:	4807      	ldr	r0, [pc, #28]	; (80019e4 <HAL_ADC_ConvCpltCallback+0x80>)
 80019c8:	f005 fb44 	bl	8007054 <HAL_UART_Transmit>
	}
	else if(hadc->Instance == ADC2){

	}

}
 80019cc:	bf00      	nop
 80019ce:	3778      	adds	r7, #120	; 0x78
 80019d0:	46bd      	mov	sp, r7
 80019d2:	bd80      	pop	{r7, pc}
 80019d4:	20000264 	.word	0x20000264
 80019d8:	42c80000 	.word	0x42c80000
 80019dc:	457ff000 	.word	0x457ff000
 80019e0:	0800c9c0 	.word	0x0800c9c0
 80019e4:	20000404 	.word	0x20000404

080019e8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b082      	sub	sp, #8
 80019ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019ee:	4b0f      	ldr	r3, [pc, #60]	; (8001a2c <HAL_MspInit+0x44>)
 80019f0:	699b      	ldr	r3, [r3, #24]
 80019f2:	4a0e      	ldr	r2, [pc, #56]	; (8001a2c <HAL_MspInit+0x44>)
 80019f4:	f043 0301 	orr.w	r3, r3, #1
 80019f8:	6193      	str	r3, [r2, #24]
 80019fa:	4b0c      	ldr	r3, [pc, #48]	; (8001a2c <HAL_MspInit+0x44>)
 80019fc:	699b      	ldr	r3, [r3, #24]
 80019fe:	f003 0301 	and.w	r3, r3, #1
 8001a02:	607b      	str	r3, [r7, #4]
 8001a04:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a06:	4b09      	ldr	r3, [pc, #36]	; (8001a2c <HAL_MspInit+0x44>)
 8001a08:	69db      	ldr	r3, [r3, #28]
 8001a0a:	4a08      	ldr	r2, [pc, #32]	; (8001a2c <HAL_MspInit+0x44>)
 8001a0c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a10:	61d3      	str	r3, [r2, #28]
 8001a12:	4b06      	ldr	r3, [pc, #24]	; (8001a2c <HAL_MspInit+0x44>)
 8001a14:	69db      	ldr	r3, [r3, #28]
 8001a16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a1a:	603b      	str	r3, [r7, #0]
 8001a1c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 8001a1e:	2005      	movs	r0, #5
 8001a20:	f001 ff70 	bl	8003904 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a24:	bf00      	nop
 8001a26:	3708      	adds	r7, #8
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bd80      	pop	{r7, pc}
 8001a2c:	40021000 	.word	0x40021000

08001a30 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b08a      	sub	sp, #40	; 0x28
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a38:	f107 0314 	add.w	r3, r7, #20
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	601a      	str	r2, [r3, #0]
 8001a40:	605a      	str	r2, [r3, #4]
 8001a42:	609a      	str	r2, [r3, #8]
 8001a44:	60da      	str	r2, [r3, #12]
 8001a46:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001a50:	d12c      	bne.n	8001aac <HAL_ADC_MspInit+0x7c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001a52:	4b18      	ldr	r3, [pc, #96]	; (8001ab4 <HAL_ADC_MspInit+0x84>)
 8001a54:	695b      	ldr	r3, [r3, #20]
 8001a56:	4a17      	ldr	r2, [pc, #92]	; (8001ab4 <HAL_ADC_MspInit+0x84>)
 8001a58:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a5c:	6153      	str	r3, [r2, #20]
 8001a5e:	4b15      	ldr	r3, [pc, #84]	; (8001ab4 <HAL_ADC_MspInit+0x84>)
 8001a60:	695b      	ldr	r3, [r3, #20]
 8001a62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a66:	613b      	str	r3, [r7, #16]
 8001a68:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a6a:	4b12      	ldr	r3, [pc, #72]	; (8001ab4 <HAL_ADC_MspInit+0x84>)
 8001a6c:	695b      	ldr	r3, [r3, #20]
 8001a6e:	4a11      	ldr	r2, [pc, #68]	; (8001ab4 <HAL_ADC_MspInit+0x84>)
 8001a70:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a74:	6153      	str	r3, [r2, #20]
 8001a76:	4b0f      	ldr	r3, [pc, #60]	; (8001ab4 <HAL_ADC_MspInit+0x84>)
 8001a78:	695b      	ldr	r3, [r3, #20]
 8001a7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a7e:	60fb      	str	r3, [r7, #12]
 8001a80:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001a82:	2308      	movs	r3, #8
 8001a84:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a86:	2303      	movs	r3, #3
 8001a88:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a8e:	f107 0314 	add.w	r3, r7, #20
 8001a92:	4619      	mov	r1, r3
 8001a94:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a98:	f001 ffec 	bl	8003a74 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 1, 0);
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	2101      	movs	r1, #1
 8001aa0:	2012      	movs	r0, #18
 8001aa2:	f001 ff3a 	bl	800391a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001aa6:	2012      	movs	r0, #18
 8001aa8:	f001 ff53 	bl	8003952 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001aac:	bf00      	nop
 8001aae:	3728      	adds	r7, #40	; 0x28
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	bd80      	pop	{r7, pc}
 8001ab4:	40021000 	.word	0x40021000

08001ab8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b08a      	sub	sp, #40	; 0x28
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ac0:	f107 0314 	add.w	r3, r7, #20
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	601a      	str	r2, [r3, #0]
 8001ac8:	605a      	str	r2, [r3, #4]
 8001aca:	609a      	str	r2, [r3, #8]
 8001acc:	60da      	str	r2, [r3, #12]
 8001ace:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	4a17      	ldr	r2, [pc, #92]	; (8001b34 <HAL_I2C_MspInit+0x7c>)
 8001ad6:	4293      	cmp	r3, r2
 8001ad8:	d127      	bne.n	8001b2a <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ada:	4b17      	ldr	r3, [pc, #92]	; (8001b38 <HAL_I2C_MspInit+0x80>)
 8001adc:	695b      	ldr	r3, [r3, #20]
 8001ade:	4a16      	ldr	r2, [pc, #88]	; (8001b38 <HAL_I2C_MspInit+0x80>)
 8001ae0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ae4:	6153      	str	r3, [r2, #20]
 8001ae6:	4b14      	ldr	r3, [pc, #80]	; (8001b38 <HAL_I2C_MspInit+0x80>)
 8001ae8:	695b      	ldr	r3, [r3, #20]
 8001aea:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001aee:	613b      	str	r3, [r7, #16]
 8001af0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 8001af2:	23c0      	movs	r3, #192	; 0xc0
 8001af4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001af6:	2312      	movs	r3, #18
 8001af8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001afa:	2301      	movs	r3, #1
 8001afc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001afe:	2303      	movs	r3, #3
 8001b00:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001b02:	2304      	movs	r3, #4
 8001b04:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b06:	f107 0314 	add.w	r3, r7, #20
 8001b0a:	4619      	mov	r1, r3
 8001b0c:	480b      	ldr	r0, [pc, #44]	; (8001b3c <HAL_I2C_MspInit+0x84>)
 8001b0e:	f001 ffb1 	bl	8003a74 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001b12:	4b09      	ldr	r3, [pc, #36]	; (8001b38 <HAL_I2C_MspInit+0x80>)
 8001b14:	69db      	ldr	r3, [r3, #28]
 8001b16:	4a08      	ldr	r2, [pc, #32]	; (8001b38 <HAL_I2C_MspInit+0x80>)
 8001b18:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001b1c:	61d3      	str	r3, [r2, #28]
 8001b1e:	4b06      	ldr	r3, [pc, #24]	; (8001b38 <HAL_I2C_MspInit+0x80>)
 8001b20:	69db      	ldr	r3, [r3, #28]
 8001b22:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b26:	60fb      	str	r3, [r7, #12]
 8001b28:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001b2a:	bf00      	nop
 8001b2c:	3728      	adds	r7, #40	; 0x28
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd80      	pop	{r7, pc}
 8001b32:	bf00      	nop
 8001b34:	40005400 	.word	0x40005400
 8001b38:	40021000 	.word	0x40021000
 8001b3c:	48000400 	.word	0x48000400

08001b40 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b08a      	sub	sp, #40	; 0x28
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b48:	f107 0314 	add.w	r3, r7, #20
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	601a      	str	r2, [r3, #0]
 8001b50:	605a      	str	r2, [r3, #4]
 8001b52:	609a      	str	r2, [r3, #8]
 8001b54:	60da      	str	r2, [r3, #12]
 8001b56:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4a17      	ldr	r2, [pc, #92]	; (8001bbc <HAL_SPI_MspInit+0x7c>)
 8001b5e:	4293      	cmp	r3, r2
 8001b60:	d128      	bne.n	8001bb4 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001b62:	4b17      	ldr	r3, [pc, #92]	; (8001bc0 <HAL_SPI_MspInit+0x80>)
 8001b64:	699b      	ldr	r3, [r3, #24]
 8001b66:	4a16      	ldr	r2, [pc, #88]	; (8001bc0 <HAL_SPI_MspInit+0x80>)
 8001b68:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001b6c:	6193      	str	r3, [r2, #24]
 8001b6e:	4b14      	ldr	r3, [pc, #80]	; (8001bc0 <HAL_SPI_MspInit+0x80>)
 8001b70:	699b      	ldr	r3, [r3, #24]
 8001b72:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001b76:	613b      	str	r3, [r7, #16]
 8001b78:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b7a:	4b11      	ldr	r3, [pc, #68]	; (8001bc0 <HAL_SPI_MspInit+0x80>)
 8001b7c:	695b      	ldr	r3, [r3, #20]
 8001b7e:	4a10      	ldr	r2, [pc, #64]	; (8001bc0 <HAL_SPI_MspInit+0x80>)
 8001b80:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b84:	6153      	str	r3, [r2, #20]
 8001b86:	4b0e      	ldr	r3, [pc, #56]	; (8001bc0 <HAL_SPI_MspInit+0x80>)
 8001b88:	695b      	ldr	r3, [r3, #20]
 8001b8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b8e:	60fb      	str	r3, [r7, #12]
 8001b90:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MISOA7_Pin;
 8001b92:	23e0      	movs	r3, #224	; 0xe0
 8001b94:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b96:	2302      	movs	r3, #2
 8001b98:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b9e:	2303      	movs	r3, #3
 8001ba0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001ba2:	2305      	movs	r3, #5
 8001ba4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ba6:	f107 0314 	add.w	r3, r7, #20
 8001baa:	4619      	mov	r1, r3
 8001bac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001bb0:	f001 ff60 	bl	8003a74 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001bb4:	bf00      	nop
 8001bb6:	3728      	adds	r7, #40	; 0x28
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bd80      	pop	{r7, pc}
 8001bbc:	40013000 	.word	0x40013000
 8001bc0:	40021000 	.word	0x40021000

08001bc4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b084      	sub	sp, #16
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001bd4:	d114      	bne.n	8001c00 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001bd6:	4b19      	ldr	r3, [pc, #100]	; (8001c3c <HAL_TIM_Base_MspInit+0x78>)
 8001bd8:	69db      	ldr	r3, [r3, #28]
 8001bda:	4a18      	ldr	r2, [pc, #96]	; (8001c3c <HAL_TIM_Base_MspInit+0x78>)
 8001bdc:	f043 0301 	orr.w	r3, r3, #1
 8001be0:	61d3      	str	r3, [r2, #28]
 8001be2:	4b16      	ldr	r3, [pc, #88]	; (8001c3c <HAL_TIM_Base_MspInit+0x78>)
 8001be4:	69db      	ldr	r3, [r3, #28]
 8001be6:	f003 0301 	and.w	r3, r3, #1
 8001bea:	60fb      	str	r3, [r7, #12]
 8001bec:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001bee:	2200      	movs	r2, #0
 8001bf0:	2100      	movs	r1, #0
 8001bf2:	201c      	movs	r0, #28
 8001bf4:	f001 fe91 	bl	800391a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001bf8:	201c      	movs	r0, #28
 8001bfa:	f001 feaa 	bl	8003952 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001bfe:	e018      	b.n	8001c32 <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM3)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	4a0e      	ldr	r2, [pc, #56]	; (8001c40 <HAL_TIM_Base_MspInit+0x7c>)
 8001c06:	4293      	cmp	r3, r2
 8001c08:	d113      	bne.n	8001c32 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001c0a:	4b0c      	ldr	r3, [pc, #48]	; (8001c3c <HAL_TIM_Base_MspInit+0x78>)
 8001c0c:	69db      	ldr	r3, [r3, #28]
 8001c0e:	4a0b      	ldr	r2, [pc, #44]	; (8001c3c <HAL_TIM_Base_MspInit+0x78>)
 8001c10:	f043 0302 	orr.w	r3, r3, #2
 8001c14:	61d3      	str	r3, [r2, #28]
 8001c16:	4b09      	ldr	r3, [pc, #36]	; (8001c3c <HAL_TIM_Base_MspInit+0x78>)
 8001c18:	69db      	ldr	r3, [r3, #28]
 8001c1a:	f003 0302 	and.w	r3, r3, #2
 8001c1e:	60bb      	str	r3, [r7, #8]
 8001c20:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001c22:	2200      	movs	r2, #0
 8001c24:	2100      	movs	r1, #0
 8001c26:	201d      	movs	r0, #29
 8001c28:	f001 fe77 	bl	800391a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001c2c:	201d      	movs	r0, #29
 8001c2e:	f001 fe90 	bl	8003952 <HAL_NVIC_EnableIRQ>
}
 8001c32:	bf00      	nop
 8001c34:	3710      	adds	r7, #16
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}
 8001c3a:	bf00      	nop
 8001c3c:	40021000 	.word	0x40021000
 8001c40:	40000400 	.word	0x40000400

08001c44 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b088      	sub	sp, #32
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c4c:	f107 030c 	add.w	r3, r7, #12
 8001c50:	2200      	movs	r2, #0
 8001c52:	601a      	str	r2, [r3, #0]
 8001c54:	605a      	str	r2, [r3, #4]
 8001c56:	609a      	str	r2, [r3, #8]
 8001c58:	60da      	str	r2, [r3, #12]
 8001c5a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	4a11      	ldr	r2, [pc, #68]	; (8001ca8 <HAL_TIM_MspPostInit+0x64>)
 8001c62:	4293      	cmp	r3, r2
 8001c64:	d11b      	bne.n	8001c9e <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c66:	4b11      	ldr	r3, [pc, #68]	; (8001cac <HAL_TIM_MspPostInit+0x68>)
 8001c68:	695b      	ldr	r3, [r3, #20]
 8001c6a:	4a10      	ldr	r2, [pc, #64]	; (8001cac <HAL_TIM_MspPostInit+0x68>)
 8001c6c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c70:	6153      	str	r3, [r2, #20]
 8001c72:	4b0e      	ldr	r3, [pc, #56]	; (8001cac <HAL_TIM_MspPostInit+0x68>)
 8001c74:	695b      	ldr	r3, [r3, #20]
 8001c76:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001c7a:	60bb      	str	r3, [r7, #8]
 8001c7c:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001c7e:	2310      	movs	r3, #16
 8001c80:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c82:	2302      	movs	r3, #2
 8001c84:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c86:	2300      	movs	r3, #0
 8001c88:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001c8e:	2302      	movs	r3, #2
 8001c90:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c92:	f107 030c 	add.w	r3, r7, #12
 8001c96:	4619      	mov	r1, r3
 8001c98:	4805      	ldr	r0, [pc, #20]	; (8001cb0 <HAL_TIM_MspPostInit+0x6c>)
 8001c9a:	f001 feeb 	bl	8003a74 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001c9e:	bf00      	nop
 8001ca0:	3720      	adds	r7, #32
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bd80      	pop	{r7, pc}
 8001ca6:	bf00      	nop
 8001ca8:	40000400 	.word	0x40000400
 8001cac:	40021000 	.word	0x40021000
 8001cb0:	48000400 	.word	0x48000400

08001cb4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b08a      	sub	sp, #40	; 0x28
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cbc:	f107 0314 	add.w	r3, r7, #20
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	601a      	str	r2, [r3, #0]
 8001cc4:	605a      	str	r2, [r3, #4]
 8001cc6:	609a      	str	r2, [r3, #8]
 8001cc8:	60da      	str	r2, [r3, #12]
 8001cca:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	4a1b      	ldr	r2, [pc, #108]	; (8001d40 <HAL_UART_MspInit+0x8c>)
 8001cd2:	4293      	cmp	r3, r2
 8001cd4:	d130      	bne.n	8001d38 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001cd6:	4b1b      	ldr	r3, [pc, #108]	; (8001d44 <HAL_UART_MspInit+0x90>)
 8001cd8:	69db      	ldr	r3, [r3, #28]
 8001cda:	4a1a      	ldr	r2, [pc, #104]	; (8001d44 <HAL_UART_MspInit+0x90>)
 8001cdc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ce0:	61d3      	str	r3, [r2, #28]
 8001ce2:	4b18      	ldr	r3, [pc, #96]	; (8001d44 <HAL_UART_MspInit+0x90>)
 8001ce4:	69db      	ldr	r3, [r3, #28]
 8001ce6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001cea:	613b      	str	r3, [r7, #16]
 8001cec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cee:	4b15      	ldr	r3, [pc, #84]	; (8001d44 <HAL_UART_MspInit+0x90>)
 8001cf0:	695b      	ldr	r3, [r3, #20]
 8001cf2:	4a14      	ldr	r2, [pc, #80]	; (8001d44 <HAL_UART_MspInit+0x90>)
 8001cf4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001cf8:	6153      	str	r3, [r2, #20]
 8001cfa:	4b12      	ldr	r3, [pc, #72]	; (8001d44 <HAL_UART_MspInit+0x90>)
 8001cfc:	695b      	ldr	r3, [r3, #20]
 8001cfe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001d02:	60fb      	str	r3, [r7, #12]
 8001d04:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001d06:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001d0a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d0c:	2302      	movs	r3, #2
 8001d0e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d10:	2300      	movs	r3, #0
 8001d12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d14:	2303      	movs	r3, #3
 8001d16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001d18:	2307      	movs	r3, #7
 8001d1a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d1c:	f107 0314 	add.w	r3, r7, #20
 8001d20:	4619      	mov	r1, r3
 8001d22:	4809      	ldr	r0, [pc, #36]	; (8001d48 <HAL_UART_MspInit+0x94>)
 8001d24:	f001 fea6 	bl	8003a74 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001d28:	2200      	movs	r2, #0
 8001d2a:	2100      	movs	r1, #0
 8001d2c:	2027      	movs	r0, #39	; 0x27
 8001d2e:	f001 fdf4 	bl	800391a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001d32:	2027      	movs	r0, #39	; 0x27
 8001d34:	f001 fe0d 	bl	8003952 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001d38:	bf00      	nop
 8001d3a:	3728      	adds	r7, #40	; 0x28
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	bd80      	pop	{r7, pc}
 8001d40:	40004800 	.word	0x40004800
 8001d44:	40021000 	.word	0x40021000
 8001d48:	48000400 	.word	0x48000400

08001d4c <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b08a      	sub	sp, #40	; 0x28
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d54:	f107 0314 	add.w	r3, r7, #20
 8001d58:	2200      	movs	r2, #0
 8001d5a:	601a      	str	r2, [r3, #0]
 8001d5c:	605a      	str	r2, [r3, #4]
 8001d5e:	609a      	str	r2, [r3, #8]
 8001d60:	60da      	str	r2, [r3, #12]
 8001d62:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	4a18      	ldr	r2, [pc, #96]	; (8001dcc <HAL_PCD_MspInit+0x80>)
 8001d6a:	4293      	cmp	r3, r2
 8001d6c:	d129      	bne.n	8001dc2 <HAL_PCD_MspInit+0x76>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d6e:	4b18      	ldr	r3, [pc, #96]	; (8001dd0 <HAL_PCD_MspInit+0x84>)
 8001d70:	695b      	ldr	r3, [r3, #20]
 8001d72:	4a17      	ldr	r2, [pc, #92]	; (8001dd0 <HAL_PCD_MspInit+0x84>)
 8001d74:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d78:	6153      	str	r3, [r2, #20]
 8001d7a:	4b15      	ldr	r3, [pc, #84]	; (8001dd0 <HAL_PCD_MspInit+0x84>)
 8001d7c:	695b      	ldr	r3, [r3, #20]
 8001d7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d82:	613b      	str	r3, [r7, #16]
 8001d84:	693b      	ldr	r3, [r7, #16]
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = DM_Pin|DP_Pin;
 8001d86:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001d8a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d8c:	2302      	movs	r3, #2
 8001d8e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d90:	2300      	movs	r3, #0
 8001d92:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d94:	2303      	movs	r3, #3
 8001d96:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 8001d98:	230e      	movs	r3, #14
 8001d9a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d9c:	f107 0314 	add.w	r3, r7, #20
 8001da0:	4619      	mov	r1, r3
 8001da2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001da6:	f001 fe65 	bl	8003a74 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8001daa:	4b09      	ldr	r3, [pc, #36]	; (8001dd0 <HAL_PCD_MspInit+0x84>)
 8001dac:	69db      	ldr	r3, [r3, #28]
 8001dae:	4a08      	ldr	r2, [pc, #32]	; (8001dd0 <HAL_PCD_MspInit+0x84>)
 8001db0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001db4:	61d3      	str	r3, [r2, #28]
 8001db6:	4b06      	ldr	r3, [pc, #24]	; (8001dd0 <HAL_PCD_MspInit+0x84>)
 8001db8:	69db      	ldr	r3, [r3, #28]
 8001dba:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001dbe:	60fb      	str	r3, [r7, #12]
 8001dc0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 8001dc2:	bf00      	nop
 8001dc4:	3728      	adds	r7, #40	; 0x28
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}
 8001dca:	bf00      	nop
 8001dcc:	40005c00 	.word	0x40005c00
 8001dd0:	40021000 	.word	0x40021000

08001dd4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001dd8:	e7fe      	b.n	8001dd8 <NMI_Handler+0x4>

08001dda <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001dda:	b480      	push	{r7}
 8001ddc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001dde:	e7fe      	b.n	8001dde <HardFault_Handler+0x4>

08001de0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001de0:	b480      	push	{r7}
 8001de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001de4:	e7fe      	b.n	8001de4 <MemManage_Handler+0x4>

08001de6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001de6:	b480      	push	{r7}
 8001de8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001dea:	e7fe      	b.n	8001dea <BusFault_Handler+0x4>

08001dec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001dec:	b480      	push	{r7}
 8001dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001df0:	e7fe      	b.n	8001df0 <UsageFault_Handler+0x4>

08001df2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001df2:	b480      	push	{r7}
 8001df4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001df6:	bf00      	nop
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfe:	4770      	bx	lr

08001e00 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e00:	b480      	push	{r7}
 8001e02:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e04:	bf00      	nop
 8001e06:	46bd      	mov	sp, r7
 8001e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0c:	4770      	bx	lr

08001e0e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e0e:	b480      	push	{r7}
 8001e10:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e12:	bf00      	nop
 8001e14:	46bd      	mov	sp, r7
 8001e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1a:	4770      	bx	lr

08001e1c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e20:	f000 f988 	bl	8002134 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e24:	bf00      	nop
 8001e26:	bd80      	pop	{r7, pc}

08001e28 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8001e2c:	2001      	movs	r0, #1
 8001e2e:	f001 ffcd 	bl	8003dcc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001e32:	bf00      	nop
 8001e34:	bd80      	pop	{r7, pc}

08001e36 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001e36:	b580      	push	{r7, lr}
 8001e38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8001e3a:	2002      	movs	r0, #2
 8001e3c:	f001 ffc6 	bl	8003dcc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001e40:	bf00      	nop
 8001e42:	bd80      	pop	{r7, pc}

08001e44 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8001e48:	2010      	movs	r0, #16
 8001e4a:	f001 ffbf 	bl	8003dcc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8001e4e:	bf00      	nop
 8001e50:	bd80      	pop	{r7, pc}
	...

08001e54 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001e58:	4802      	ldr	r0, [pc, #8]	; (8001e64 <ADC1_2_IRQHandler+0x10>)
 8001e5a:	f000 fccd 	bl	80027f8 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001e5e:	bf00      	nop
 8001e60:	bd80      	pop	{r7, pc}
 8001e62:	bf00      	nop
 8001e64:	20000264 	.word	0x20000264

08001e68 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001e6c:	4802      	ldr	r0, [pc, #8]	; (8001e78 <TIM2_IRQHandler+0x10>)
 8001e6e:	f004 f8af 	bl	8005fd0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001e72:	bf00      	nop
 8001e74:	bd80      	pop	{r7, pc}
 8001e76:	bf00      	nop
 8001e78:	2000036c 	.word	0x2000036c

08001e7c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001e80:	4802      	ldr	r0, [pc, #8]	; (8001e8c <TIM3_IRQHandler+0x10>)
 8001e82:	f004 f8a5 	bl	8005fd0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001e86:	bf00      	nop
 8001e88:	bd80      	pop	{r7, pc}
 8001e8a:	bf00      	nop
 8001e8c:	200003b8 	.word	0x200003b8

08001e90 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001e94:	4802      	ldr	r0, [pc, #8]	; (8001ea0 <USART3_IRQHandler+0x10>)
 8001e96:	f005 f967 	bl	8007168 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001e9a:	bf00      	nop
 8001e9c:	bd80      	pop	{r7, pc}
 8001e9e:	bf00      	nop
 8001ea0:	20000404 	.word	0x20000404

08001ea4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	af00      	add	r7, sp, #0
  return 1;
 8001ea8:	2301      	movs	r3, #1
}
 8001eaa:	4618      	mov	r0, r3
 8001eac:	46bd      	mov	sp, r7
 8001eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb2:	4770      	bx	lr

08001eb4 <_kill>:

int _kill(int pid, int sig)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b082      	sub	sp, #8
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
 8001ebc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001ebe:	f006 f8c9 	bl	8008054 <__errno>
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	2216      	movs	r2, #22
 8001ec6:	601a      	str	r2, [r3, #0]
  return -1;
 8001ec8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ecc:	4618      	mov	r0, r3
 8001ece:	3708      	adds	r7, #8
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	bd80      	pop	{r7, pc}

08001ed4 <_exit>:

void _exit (int status)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b082      	sub	sp, #8
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001edc:	f04f 31ff 	mov.w	r1, #4294967295
 8001ee0:	6878      	ldr	r0, [r7, #4]
 8001ee2:	f7ff ffe7 	bl	8001eb4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001ee6:	e7fe      	b.n	8001ee6 <_exit+0x12>

08001ee8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b086      	sub	sp, #24
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	60f8      	str	r0, [r7, #12]
 8001ef0:	60b9      	str	r1, [r7, #8]
 8001ef2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	617b      	str	r3, [r7, #20]
 8001ef8:	e00a      	b.n	8001f10 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001efa:	f3af 8000 	nop.w
 8001efe:	4601      	mov	r1, r0
 8001f00:	68bb      	ldr	r3, [r7, #8]
 8001f02:	1c5a      	adds	r2, r3, #1
 8001f04:	60ba      	str	r2, [r7, #8]
 8001f06:	b2ca      	uxtb	r2, r1
 8001f08:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f0a:	697b      	ldr	r3, [r7, #20]
 8001f0c:	3301      	adds	r3, #1
 8001f0e:	617b      	str	r3, [r7, #20]
 8001f10:	697a      	ldr	r2, [r7, #20]
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	429a      	cmp	r2, r3
 8001f16:	dbf0      	blt.n	8001efa <_read+0x12>
  }

  return len;
 8001f18:	687b      	ldr	r3, [r7, #4]
}
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	3718      	adds	r7, #24
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	bd80      	pop	{r7, pc}

08001f22 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001f22:	b580      	push	{r7, lr}
 8001f24:	b086      	sub	sp, #24
 8001f26:	af00      	add	r7, sp, #0
 8001f28:	60f8      	str	r0, [r7, #12]
 8001f2a:	60b9      	str	r1, [r7, #8]
 8001f2c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f2e:	2300      	movs	r3, #0
 8001f30:	617b      	str	r3, [r7, #20]
 8001f32:	e009      	b.n	8001f48 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001f34:	68bb      	ldr	r3, [r7, #8]
 8001f36:	1c5a      	adds	r2, r3, #1
 8001f38:	60ba      	str	r2, [r7, #8]
 8001f3a:	781b      	ldrb	r3, [r3, #0]
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f42:	697b      	ldr	r3, [r7, #20]
 8001f44:	3301      	adds	r3, #1
 8001f46:	617b      	str	r3, [r7, #20]
 8001f48:	697a      	ldr	r2, [r7, #20]
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	429a      	cmp	r2, r3
 8001f4e:	dbf1      	blt.n	8001f34 <_write+0x12>
  }
  return len;
 8001f50:	687b      	ldr	r3, [r7, #4]
}
 8001f52:	4618      	mov	r0, r3
 8001f54:	3718      	adds	r7, #24
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bd80      	pop	{r7, pc}

08001f5a <_close>:

int _close(int file)
{
 8001f5a:	b480      	push	{r7}
 8001f5c:	b083      	sub	sp, #12
 8001f5e:	af00      	add	r7, sp, #0
 8001f60:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001f62:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f66:	4618      	mov	r0, r3
 8001f68:	370c      	adds	r7, #12
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f70:	4770      	bx	lr

08001f72 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001f72:	b480      	push	{r7}
 8001f74:	b083      	sub	sp, #12
 8001f76:	af00      	add	r7, sp, #0
 8001f78:	6078      	str	r0, [r7, #4]
 8001f7a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001f82:	605a      	str	r2, [r3, #4]
  return 0;
 8001f84:	2300      	movs	r3, #0
}
 8001f86:	4618      	mov	r0, r3
 8001f88:	370c      	adds	r7, #12
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f90:	4770      	bx	lr

08001f92 <_isatty>:

int _isatty(int file)
{
 8001f92:	b480      	push	{r7}
 8001f94:	b083      	sub	sp, #12
 8001f96:	af00      	add	r7, sp, #0
 8001f98:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001f9a:	2301      	movs	r3, #1
}
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	370c      	adds	r7, #12
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa6:	4770      	bx	lr

08001fa8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	b085      	sub	sp, #20
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	60f8      	str	r0, [r7, #12]
 8001fb0:	60b9      	str	r1, [r7, #8]
 8001fb2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001fb4:	2300      	movs	r3, #0
}
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	3714      	adds	r7, #20
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc0:	4770      	bx	lr
	...

08001fc4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b086      	sub	sp, #24
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001fcc:	4a14      	ldr	r2, [pc, #80]	; (8002020 <_sbrk+0x5c>)
 8001fce:	4b15      	ldr	r3, [pc, #84]	; (8002024 <_sbrk+0x60>)
 8001fd0:	1ad3      	subs	r3, r2, r3
 8001fd2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001fd4:	697b      	ldr	r3, [r7, #20]
 8001fd6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001fd8:	4b13      	ldr	r3, [pc, #76]	; (8002028 <_sbrk+0x64>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d102      	bne.n	8001fe6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001fe0:	4b11      	ldr	r3, [pc, #68]	; (8002028 <_sbrk+0x64>)
 8001fe2:	4a12      	ldr	r2, [pc, #72]	; (800202c <_sbrk+0x68>)
 8001fe4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001fe6:	4b10      	ldr	r3, [pc, #64]	; (8002028 <_sbrk+0x64>)
 8001fe8:	681a      	ldr	r2, [r3, #0]
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	4413      	add	r3, r2
 8001fee:	693a      	ldr	r2, [r7, #16]
 8001ff0:	429a      	cmp	r2, r3
 8001ff2:	d207      	bcs.n	8002004 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ff4:	f006 f82e 	bl	8008054 <__errno>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	220c      	movs	r2, #12
 8001ffc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001ffe:	f04f 33ff 	mov.w	r3, #4294967295
 8002002:	e009      	b.n	8002018 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002004:	4b08      	ldr	r3, [pc, #32]	; (8002028 <_sbrk+0x64>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800200a:	4b07      	ldr	r3, [pc, #28]	; (8002028 <_sbrk+0x64>)
 800200c:	681a      	ldr	r2, [r3, #0]
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	4413      	add	r3, r2
 8002012:	4a05      	ldr	r2, [pc, #20]	; (8002028 <_sbrk+0x64>)
 8002014:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002016:	68fb      	ldr	r3, [r7, #12]
}
 8002018:	4618      	mov	r0, r3
 800201a:	3718      	adds	r7, #24
 800201c:	46bd      	mov	sp, r7
 800201e:	bd80      	pop	{r7, pc}
 8002020:	2000a000 	.word	0x2000a000
 8002024:	00000400 	.word	0x00000400
 8002028:	20000788 	.word	0x20000788
 800202c:	200007a0 	.word	0x200007a0

08002030 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002030:	b480      	push	{r7}
 8002032:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002034:	4b06      	ldr	r3, [pc, #24]	; (8002050 <SystemInit+0x20>)
 8002036:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800203a:	4a05      	ldr	r2, [pc, #20]	; (8002050 <SystemInit+0x20>)
 800203c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002040:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002044:	bf00      	nop
 8002046:	46bd      	mov	sp, r7
 8002048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204c:	4770      	bx	lr
 800204e:	bf00      	nop
 8002050:	e000ed00 	.word	0xe000ed00

08002054 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002054:	f8df d034 	ldr.w	sp, [pc, #52]	; 800208c <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8002058:	f7ff ffea 	bl	8002030 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800205c:	480c      	ldr	r0, [pc, #48]	; (8002090 <LoopForever+0x6>)
  ldr r1, =_edata
 800205e:	490d      	ldr	r1, [pc, #52]	; (8002094 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002060:	4a0d      	ldr	r2, [pc, #52]	; (8002098 <LoopForever+0xe>)
  movs r3, #0
 8002062:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002064:	e002      	b.n	800206c <LoopCopyDataInit>

08002066 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002066:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002068:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800206a:	3304      	adds	r3, #4

0800206c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800206c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800206e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002070:	d3f9      	bcc.n	8002066 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002072:	4a0a      	ldr	r2, [pc, #40]	; (800209c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002074:	4c0a      	ldr	r4, [pc, #40]	; (80020a0 <LoopForever+0x16>)
  movs r3, #0
 8002076:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002078:	e001      	b.n	800207e <LoopFillZerobss>

0800207a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800207a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800207c:	3204      	adds	r2, #4

0800207e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800207e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002080:	d3fb      	bcc.n	800207a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002082:	f005 ffed 	bl	8008060 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002086:	f7fe fe35 	bl	8000cf4 <main>

0800208a <LoopForever>:

LoopForever:
    b LoopForever
 800208a:	e7fe      	b.n	800208a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800208c:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8002090:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002094:	20000248 	.word	0x20000248
  ldr r2, =_sidata
 8002098:	0800ceb4 	.word	0x0800ceb4
  ldr r2, =_sbss
 800209c:	20000248 	.word	0x20000248
  ldr r4, =_ebss
 80020a0:	200007a0 	.word	0x200007a0

080020a4 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80020a4:	e7fe      	b.n	80020a4 <ADC3_IRQHandler>
	...

080020a8 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80020ac:	4b08      	ldr	r3, [pc, #32]	; (80020d0 <HAL_Init+0x28>)
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	4a07      	ldr	r2, [pc, #28]	; (80020d0 <HAL_Init+0x28>)
 80020b2:	f043 0310 	orr.w	r3, r3, #16
 80020b6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80020b8:	2003      	movs	r0, #3
 80020ba:	f001 fc23 	bl	8003904 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80020be:	2000      	movs	r0, #0
 80020c0:	f000 f808 	bl	80020d4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80020c4:	f7ff fc90 	bl	80019e8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80020c8:	2300      	movs	r3, #0
}
 80020ca:	4618      	mov	r0, r3
 80020cc:	bd80      	pop	{r7, pc}
 80020ce:	bf00      	nop
 80020d0:	40022000 	.word	0x40022000

080020d4 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b082      	sub	sp, #8
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80020dc:	4b12      	ldr	r3, [pc, #72]	; (8002128 <HAL_InitTick+0x54>)
 80020de:	681a      	ldr	r2, [r3, #0]
 80020e0:	4b12      	ldr	r3, [pc, #72]	; (800212c <HAL_InitTick+0x58>)
 80020e2:	781b      	ldrb	r3, [r3, #0]
 80020e4:	4619      	mov	r1, r3
 80020e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80020ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80020ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80020f2:	4618      	mov	r0, r3
 80020f4:	f001 fc3b 	bl	800396e <HAL_SYSTICK_Config>
 80020f8:	4603      	mov	r3, r0
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d001      	beq.n	8002102 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80020fe:	2301      	movs	r3, #1
 8002100:	e00e      	b.n	8002120 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	2b0f      	cmp	r3, #15
 8002106:	d80a      	bhi.n	800211e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002108:	2200      	movs	r2, #0
 800210a:	6879      	ldr	r1, [r7, #4]
 800210c:	f04f 30ff 	mov.w	r0, #4294967295
 8002110:	f001 fc03 	bl	800391a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002114:	4a06      	ldr	r2, [pc, #24]	; (8002130 <HAL_InitTick+0x5c>)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800211a:	2300      	movs	r3, #0
 800211c:	e000      	b.n	8002120 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800211e:	2301      	movs	r3, #1
}
 8002120:	4618      	mov	r0, r3
 8002122:	3708      	adds	r7, #8
 8002124:	46bd      	mov	sp, r7
 8002126:	bd80      	pop	{r7, pc}
 8002128:	20000068 	.word	0x20000068
 800212c:	20000070 	.word	0x20000070
 8002130:	2000006c 	.word	0x2000006c

08002134 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002134:	b480      	push	{r7}
 8002136:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002138:	4b06      	ldr	r3, [pc, #24]	; (8002154 <HAL_IncTick+0x20>)
 800213a:	781b      	ldrb	r3, [r3, #0]
 800213c:	461a      	mov	r2, r3
 800213e:	4b06      	ldr	r3, [pc, #24]	; (8002158 <HAL_IncTick+0x24>)
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	4413      	add	r3, r2
 8002144:	4a04      	ldr	r2, [pc, #16]	; (8002158 <HAL_IncTick+0x24>)
 8002146:	6013      	str	r3, [r2, #0]
}
 8002148:	bf00      	nop
 800214a:	46bd      	mov	sp, r7
 800214c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002150:	4770      	bx	lr
 8002152:	bf00      	nop
 8002154:	20000070 	.word	0x20000070
 8002158:	2000078c 	.word	0x2000078c

0800215c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800215c:	b480      	push	{r7}
 800215e:	af00      	add	r7, sp, #0
  return uwTick;  
 8002160:	4b03      	ldr	r3, [pc, #12]	; (8002170 <HAL_GetTick+0x14>)
 8002162:	681b      	ldr	r3, [r3, #0]
}
 8002164:	4618      	mov	r0, r3
 8002166:	46bd      	mov	sp, r7
 8002168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216c:	4770      	bx	lr
 800216e:	bf00      	nop
 8002170:	2000078c 	.word	0x2000078c

08002174 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002174:	b480      	push	{r7}
 8002176:	b083      	sub	sp, #12
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindowCallback must be implemented in the user file.
  */
}
 800217c:	bf00      	nop
 800217e:	370c      	adds	r7, #12
 8002180:	46bd      	mov	sp, r7
 8002182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002186:	4770      	bx	lr

08002188 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002188:	b480      	push	{r7}
 800218a:	b083      	sub	sp, #12
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002190:	bf00      	nop
 8002192:	370c      	adds	r7, #12
 8002194:	46bd      	mov	sp, r7
 8002196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219a:	4770      	bx	lr

0800219c <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b09a      	sub	sp, #104	; 0x68
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80021a4:	2300      	movs	r3, #0
 80021a6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 80021aa:	2300      	movs	r3, #0
 80021ac:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 80021ae:	2300      	movs	r3, #0
 80021b0:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d101      	bne.n	80021bc <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 80021b8:	2301      	movs	r3, #1
 80021ba:	e1c9      	b.n	8002550 <HAL_ADC_Init+0x3b4>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	691b      	ldr	r3, [r3, #16]
 80021c0:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021c6:	f003 0310 	and.w	r3, r3, #16
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d176      	bne.n	80022bc <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d152      	bne.n	800227c <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	2200      	movs	r2, #0
 80021da:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	2200      	movs	r2, #0
 80021e0:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	2200      	movs	r2, #0
 80021e6:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	2200      	movs	r2, #0
 80021ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80021f0:	6878      	ldr	r0, [r7, #4]
 80021f2:	f7ff fc1d 	bl	8001a30 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	689b      	ldr	r3, [r3, #8]
 80021fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002200:	2b00      	cmp	r3, #0
 8002202:	d13b      	bne.n	800227c <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8002204:	6878      	ldr	r0, [r7, #4]
 8002206:	f001 fa47 	bl	8003698 <ADC_Disable>
 800220a:	4603      	mov	r3, r0
 800220c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002214:	f003 0310 	and.w	r3, r3, #16
 8002218:	2b00      	cmp	r3, #0
 800221a:	d12f      	bne.n	800227c <HAL_ADC_Init+0xe0>
 800221c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8002220:	2b00      	cmp	r3, #0
 8002222:	d12b      	bne.n	800227c <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002228:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800222c:	f023 0302 	bic.w	r3, r3, #2
 8002230:	f043 0202 	orr.w	r2, r3, #2
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	689a      	ldr	r2, [r3, #8]
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002246:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	689a      	ldr	r2, [r3, #8]
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002256:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002258:	4b86      	ldr	r3, [pc, #536]	; (8002474 <HAL_ADC_Init+0x2d8>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	4a86      	ldr	r2, [pc, #536]	; (8002478 <HAL_ADC_Init+0x2dc>)
 800225e:	fba2 2303 	umull	r2, r3, r2, r3
 8002262:	0c9a      	lsrs	r2, r3, #18
 8002264:	4613      	mov	r3, r2
 8002266:	009b      	lsls	r3, r3, #2
 8002268:	4413      	add	r3, r2
 800226a:	005b      	lsls	r3, r3, #1
 800226c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800226e:	e002      	b.n	8002276 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8002270:	68bb      	ldr	r3, [r7, #8]
 8002272:	3b01      	subs	r3, #1
 8002274:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002276:	68bb      	ldr	r3, [r7, #8]
 8002278:	2b00      	cmp	r3, #0
 800227a:	d1f9      	bne.n	8002270 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	689b      	ldr	r3, [r3, #8]
 8002282:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002286:	2b00      	cmp	r3, #0
 8002288:	d007      	beq.n	800229a <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	689b      	ldr	r3, [r3, #8]
 8002290:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8002294:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002298:	d110      	bne.n	80022bc <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800229e:	f023 0312 	bic.w	r3, r3, #18
 80022a2:	f043 0210 	orr.w	r2, r3, #16
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022ae:	f043 0201 	orr.w	r2, r3, #1
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 80022b6:	2301      	movs	r3, #1
 80022b8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022c0:	f003 0310 	and.w	r3, r3, #16
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	f040 8136 	bne.w	8002536 <HAL_ADC_Init+0x39a>
 80022ca:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	f040 8131 	bne.w	8002536 <HAL_ADC_Init+0x39a>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	689b      	ldr	r3, [r3, #8]
 80022da:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 80022de:	2b00      	cmp	r3, #0
 80022e0:	f040 8129 	bne.w	8002536 <HAL_ADC_Init+0x39a>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022e8:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80022ec:	f043 0202 	orr.w	r2, r3, #2
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80022fc:	d004      	beq.n	8002308 <HAL_ADC_Init+0x16c>
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	4a5e      	ldr	r2, [pc, #376]	; (800247c <HAL_ADC_Init+0x2e0>)
 8002304:	4293      	cmp	r3, r2
 8002306:	d101      	bne.n	800230c <HAL_ADC_Init+0x170>
 8002308:	4b5d      	ldr	r3, [pc, #372]	; (8002480 <HAL_ADC_Init+0x2e4>)
 800230a:	e000      	b.n	800230e <HAL_ADC_Init+0x172>
 800230c:	4b5d      	ldr	r3, [pc, #372]	; (8002484 <HAL_ADC_Init+0x2e8>)
 800230e:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002318:	d102      	bne.n	8002320 <HAL_ADC_Init+0x184>
 800231a:	4b58      	ldr	r3, [pc, #352]	; (800247c <HAL_ADC_Init+0x2e0>)
 800231c:	60fb      	str	r3, [r7, #12]
 800231e:	e01a      	b.n	8002356 <HAL_ADC_Init+0x1ba>
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	4a55      	ldr	r2, [pc, #340]	; (800247c <HAL_ADC_Init+0x2e0>)
 8002326:	4293      	cmp	r3, r2
 8002328:	d103      	bne.n	8002332 <HAL_ADC_Init+0x196>
 800232a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800232e:	60fb      	str	r3, [r7, #12]
 8002330:	e011      	b.n	8002356 <HAL_ADC_Init+0x1ba>
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	4a54      	ldr	r2, [pc, #336]	; (8002488 <HAL_ADC_Init+0x2ec>)
 8002338:	4293      	cmp	r3, r2
 800233a:	d102      	bne.n	8002342 <HAL_ADC_Init+0x1a6>
 800233c:	4b53      	ldr	r3, [pc, #332]	; (800248c <HAL_ADC_Init+0x2f0>)
 800233e:	60fb      	str	r3, [r7, #12]
 8002340:	e009      	b.n	8002356 <HAL_ADC_Init+0x1ba>
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	4a51      	ldr	r2, [pc, #324]	; (800248c <HAL_ADC_Init+0x2f0>)
 8002348:	4293      	cmp	r3, r2
 800234a:	d102      	bne.n	8002352 <HAL_ADC_Init+0x1b6>
 800234c:	4b4e      	ldr	r3, [pc, #312]	; (8002488 <HAL_ADC_Init+0x2ec>)
 800234e:	60fb      	str	r3, [r7, #12]
 8002350:	e001      	b.n	8002356 <HAL_ADC_Init+0x1ba>
 8002352:	2300      	movs	r3, #0
 8002354:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	689b      	ldr	r3, [r3, #8]
 800235c:	f003 0303 	and.w	r3, r3, #3
 8002360:	2b01      	cmp	r3, #1
 8002362:	d108      	bne.n	8002376 <HAL_ADC_Init+0x1da>
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f003 0301 	and.w	r3, r3, #1
 800236e:	2b01      	cmp	r3, #1
 8002370:	d101      	bne.n	8002376 <HAL_ADC_Init+0x1da>
 8002372:	2301      	movs	r3, #1
 8002374:	e000      	b.n	8002378 <HAL_ADC_Init+0x1dc>
 8002376:	2300      	movs	r3, #0
 8002378:	2b00      	cmp	r3, #0
 800237a:	d11c      	bne.n	80023b6 <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800237c:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800237e:	2b00      	cmp	r3, #0
 8002380:	d010      	beq.n	80023a4 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	689b      	ldr	r3, [r3, #8]
 8002386:	f003 0303 	and.w	r3, r3, #3
 800238a:	2b01      	cmp	r3, #1
 800238c:	d107      	bne.n	800239e <HAL_ADC_Init+0x202>
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f003 0301 	and.w	r3, r3, #1
 8002396:	2b01      	cmp	r3, #1
 8002398:	d101      	bne.n	800239e <HAL_ADC_Init+0x202>
 800239a:	2301      	movs	r3, #1
 800239c:	e000      	b.n	80023a0 <HAL_ADC_Init+0x204>
 800239e:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d108      	bne.n	80023b6 <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 80023a4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80023a6:	689b      	ldr	r3, [r3, #8]
 80023a8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	685b      	ldr	r3, [r3, #4]
 80023b0:	431a      	orrs	r2, r3
 80023b2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80023b4:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	7e5b      	ldrb	r3, [r3, #25]
 80023ba:	035b      	lsls	r3, r3, #13
 80023bc:	687a      	ldr	r2, [r7, #4]
 80023be:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80023c0:	2a01      	cmp	r2, #1
 80023c2:	d002      	beq.n	80023ca <HAL_ADC_Init+0x22e>
 80023c4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80023c8:	e000      	b.n	80023cc <HAL_ADC_Init+0x230>
 80023ca:	2200      	movs	r2, #0
 80023cc:	431a      	orrs	r2, r3
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	68db      	ldr	r3, [r3, #12]
 80023d2:	431a      	orrs	r2, r3
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	689b      	ldr	r3, [r3, #8]
 80023d8:	4313      	orrs	r3, r2
 80023da:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80023dc:	4313      	orrs	r3, r2
 80023de:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80023e6:	2b01      	cmp	r3, #1
 80023e8:	d11b      	bne.n	8002422 <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	7e5b      	ldrb	r3, [r3, #25]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d109      	bne.n	8002406 <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023f6:	3b01      	subs	r3, #1
 80023f8:	045a      	lsls	r2, r3, #17
 80023fa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80023fc:	4313      	orrs	r3, r2
 80023fe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002402:	663b      	str	r3, [r7, #96]	; 0x60
 8002404:	e00d      	b.n	8002422 <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800240a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800240e:	f043 0220 	orr.w	r2, r3, #32
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800241a:	f043 0201 	orr.w	r2, r3, #1
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002426:	2b01      	cmp	r3, #1
 8002428:	d03a      	beq.n	80024a0 <HAL_ADC_Init+0x304>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	4a16      	ldr	r2, [pc, #88]	; (8002488 <HAL_ADC_Init+0x2ec>)
 8002430:	4293      	cmp	r3, r2
 8002432:	d004      	beq.n	800243e <HAL_ADC_Init+0x2a2>
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	4a14      	ldr	r2, [pc, #80]	; (800248c <HAL_ADC_Init+0x2f0>)
 800243a:	4293      	cmp	r3, r2
 800243c:	d128      	bne.n	8002490 <HAL_ADC_Init+0x2f4>
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002442:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 8002446:	d012      	beq.n	800246e <HAL_ADC_Init+0x2d2>
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800244c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002450:	d00a      	beq.n	8002468 <HAL_ADC_Init+0x2cc>
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002456:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 800245a:	d002      	beq.n	8002462 <HAL_ADC_Init+0x2c6>
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002460:	e018      	b.n	8002494 <HAL_ADC_Init+0x2f8>
 8002462:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002466:	e015      	b.n	8002494 <HAL_ADC_Init+0x2f8>
 8002468:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 800246c:	e012      	b.n	8002494 <HAL_ADC_Init+0x2f8>
 800246e:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8002472:	e00f      	b.n	8002494 <HAL_ADC_Init+0x2f8>
 8002474:	20000068 	.word	0x20000068
 8002478:	431bde83 	.word	0x431bde83
 800247c:	50000100 	.word	0x50000100
 8002480:	50000300 	.word	0x50000300
 8002484:	50000700 	.word	0x50000700
 8002488:	50000400 	.word	0x50000400
 800248c:	50000500 	.word	0x50000500
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002494:	687a      	ldr	r2, [r7, #4]
 8002496:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002498:	4313      	orrs	r3, r2
 800249a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800249c:	4313      	orrs	r3, r2
 800249e:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	689b      	ldr	r3, [r3, #8]
 80024a6:	f003 030c 	and.w	r3, r3, #12
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d114      	bne.n	80024d8 <HAL_ADC_Init+0x33c>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	68db      	ldr	r3, [r3, #12]
 80024b4:	687a      	ldr	r2, [r7, #4]
 80024b6:	6812      	ldr	r2, [r2, #0]
 80024b8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80024bc:	f023 0302 	bic.w	r3, r3, #2
 80024c0:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	7e1b      	ldrb	r3, [r3, #24]
 80024c6:	039a      	lsls	r2, r3, #14
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80024ce:	005b      	lsls	r3, r3, #1
 80024d0:	4313      	orrs	r3, r2
 80024d2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80024d4:	4313      	orrs	r3, r2
 80024d6:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	68da      	ldr	r2, [r3, #12]
 80024de:	4b1e      	ldr	r3, [pc, #120]	; (8002558 <HAL_ADC_Init+0x3bc>)
 80024e0:	4013      	ands	r3, r2
 80024e2:	687a      	ldr	r2, [r7, #4]
 80024e4:	6812      	ldr	r2, [r2, #0]
 80024e6:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80024e8:	430b      	orrs	r3, r1
 80024ea:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	691b      	ldr	r3, [r3, #16]
 80024f0:	2b01      	cmp	r3, #1
 80024f2:	d10c      	bne.n	800250e <HAL_ADC_Init+0x372>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024fa:	f023 010f 	bic.w	r1, r3, #15
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	69db      	ldr	r3, [r3, #28]
 8002502:	1e5a      	subs	r2, r3, #1
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	430a      	orrs	r2, r1
 800250a:	631a      	str	r2, [r3, #48]	; 0x30
 800250c:	e007      	b.n	800251e <HAL_ADC_Init+0x382>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f022 020f 	bic.w	r2, r2, #15
 800251c:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	2200      	movs	r2, #0
 8002522:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002528:	f023 0303 	bic.w	r3, r3, #3
 800252c:	f043 0201 	orr.w	r2, r3, #1
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	641a      	str	r2, [r3, #64]	; 0x40
 8002534:	e00a      	b.n	800254c <HAL_ADC_Init+0x3b0>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800253a:	f023 0312 	bic.w	r3, r3, #18
 800253e:	f043 0210 	orr.w	r2, r3, #16
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8002546:	2301      	movs	r3, #1
 8002548:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 800254c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8002550:	4618      	mov	r0, r3
 8002552:	3768      	adds	r7, #104	; 0x68
 8002554:	46bd      	mov	sp, r7
 8002556:	bd80      	pop	{r7, pc}
 8002558:	fff0c007 	.word	0xfff0c007

0800255c <HAL_ADC_Start_IT>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b084      	sub	sp, #16
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002564:	2300      	movs	r3, #0
 8002566:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	689b      	ldr	r3, [r3, #8]
 800256e:	f003 0304 	and.w	r3, r3, #4
 8002572:	2b00      	cmp	r3, #0
 8002574:	f040 8123 	bne.w	80027be <HAL_ADC_Start_IT+0x262>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800257e:	2b01      	cmp	r3, #1
 8002580:	d101      	bne.n	8002586 <HAL_ADC_Start_IT+0x2a>
 8002582:	2302      	movs	r3, #2
 8002584:	e11e      	b.n	80027c4 <HAL_ADC_Start_IT+0x268>
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	2201      	movs	r2, #1
 800258a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800258e:	6878      	ldr	r0, [r7, #4]
 8002590:	f001 f81e 	bl	80035d0 <ADC_Enable>
 8002594:	4603      	mov	r3, r0
 8002596:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002598:	7bfb      	ldrb	r3, [r7, #15]
 800259a:	2b00      	cmp	r3, #0
 800259c:	f040 810a 	bne.w	80027b4 <HAL_ADC_Start_IT+0x258>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025a4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80025a8:	f023 0301 	bic.w	r3, r3, #1
 80025ac:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80025bc:	d004      	beq.n	80025c8 <HAL_ADC_Start_IT+0x6c>
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	4a82      	ldr	r2, [pc, #520]	; (80027cc <HAL_ADC_Start_IT+0x270>)
 80025c4:	4293      	cmp	r3, r2
 80025c6:	d106      	bne.n	80025d6 <HAL_ADC_Start_IT+0x7a>
 80025c8:	4b81      	ldr	r3, [pc, #516]	; (80027d0 <HAL_ADC_Start_IT+0x274>)
 80025ca:	689b      	ldr	r3, [r3, #8]
 80025cc:	f003 031f 	and.w	r3, r3, #31
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d010      	beq.n	80025f6 <HAL_ADC_Start_IT+0x9a>
 80025d4:	e005      	b.n	80025e2 <HAL_ADC_Start_IT+0x86>
 80025d6:	4b7f      	ldr	r3, [pc, #508]	; (80027d4 <HAL_ADC_Start_IT+0x278>)
 80025d8:	689b      	ldr	r3, [r3, #8]
 80025da:	f003 031f 	and.w	r3, r3, #31
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d009      	beq.n	80025f6 <HAL_ADC_Start_IT+0x9a>
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80025ea:	d004      	beq.n	80025f6 <HAL_ADC_Start_IT+0x9a>
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	4a79      	ldr	r2, [pc, #484]	; (80027d8 <HAL_ADC_Start_IT+0x27c>)
 80025f2:	4293      	cmp	r3, r2
 80025f4:	d115      	bne.n	8002622 <HAL_ADC_Start_IT+0xc6>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025fa:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	68db      	ldr	r3, [r3, #12]
 8002608:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800260c:	2b00      	cmp	r3, #0
 800260e:	d036      	beq.n	800267e <HAL_ADC_Start_IT+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002614:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002618:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	641a      	str	r2, [r3, #64]	; 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8002620:	e02d      	b.n	800267e <HAL_ADC_Start_IT+0x122>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002626:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002636:	d004      	beq.n	8002642 <HAL_ADC_Start_IT+0xe6>
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	4a63      	ldr	r2, [pc, #396]	; (80027cc <HAL_ADC_Start_IT+0x270>)
 800263e:	4293      	cmp	r3, r2
 8002640:	d10a      	bne.n	8002658 <HAL_ADC_Start_IT+0xfc>
 8002642:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002646:	68db      	ldr	r3, [r3, #12]
 8002648:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800264c:	2b00      	cmp	r3, #0
 800264e:	bf14      	ite	ne
 8002650:	2301      	movne	r3, #1
 8002652:	2300      	moveq	r3, #0
 8002654:	b2db      	uxtb	r3, r3
 8002656:	e008      	b.n	800266a <HAL_ADC_Start_IT+0x10e>
 8002658:	4b5f      	ldr	r3, [pc, #380]	; (80027d8 <HAL_ADC_Start_IT+0x27c>)
 800265a:	68db      	ldr	r3, [r3, #12]
 800265c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002660:	2b00      	cmp	r3, #0
 8002662:	bf14      	ite	ne
 8002664:	2301      	movne	r3, #1
 8002666:	2300      	moveq	r3, #0
 8002668:	b2db      	uxtb	r3, r3
 800266a:	2b00      	cmp	r3, #0
 800266c:	d007      	beq.n	800267e <HAL_ADC_Start_IT+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002672:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002676:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	641a      	str	r2, [r3, #64]	; 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002682:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002686:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800268a:	d106      	bne.n	800269a <HAL_ADC_Start_IT+0x13e>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002690:	f023 0206 	bic.w	r2, r3, #6
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	645a      	str	r2, [r3, #68]	; 0x44
 8002698:	e002      	b.n	80026a0 <HAL_ADC_Start_IT+0x144>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	2200      	movs	r2, #0
 800269e:	645a      	str	r2, [r3, #68]	; 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2200      	movs	r2, #0
 80026a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	221c      	movs	r2, #28
 80026ae:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC end of conversion interrupt */
      /* Enable ADC overrun interrupt */  
      switch(hadc->Init.EOCSelection)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	695b      	ldr	r3, [r3, #20]
 80026b4:	2b08      	cmp	r3, #8
 80026b6:	d110      	bne.n	80026da <HAL_ADC_Start_IT+0x17e>
      {
        case ADC_EOC_SEQ_CONV: 
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	685a      	ldr	r2, [r3, #4]
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f022 0204 	bic.w	r2, r2, #4
 80026c6:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOS));
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	685a      	ldr	r2, [r3, #4]
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f042 0208 	orr.w	r2, r2, #8
 80026d6:	605a      	str	r2, [r3, #4]
          break;
 80026d8:	e008      	b.n	80026ec <HAL_ADC_Start_IT+0x190>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS));
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	685a      	ldr	r2, [r3, #4]
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f042 020c 	orr.w	r2, r2, #12
 80026e8:	605a      	str	r2, [r3, #4]
          break;
 80026ea:	bf00      	nop
      /* If overrun is set to overwrite previous data (default setting),      */
      /* overrun interrupt is not activated (overrun event is not considered  */
      /* as an error).                                                        */
      /* (cf ref manual "Managing conversions without using the DMA and       */
      /* without overrun ")                                                   */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80026f0:	2b01      	cmp	r3, #1
 80026f2:	d107      	bne.n	8002704 <HAL_ADC_Start_IT+0x1a8>
      {
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	685a      	ldr	r2, [r3, #4]
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f022 0210 	bic.w	r2, r2, #16
 8002702:	605a      	str	r2, [r3, #4]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800270c:	d004      	beq.n	8002718 <HAL_ADC_Start_IT+0x1bc>
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	4a2e      	ldr	r2, [pc, #184]	; (80027cc <HAL_ADC_Start_IT+0x270>)
 8002714:	4293      	cmp	r3, r2
 8002716:	d106      	bne.n	8002726 <HAL_ADC_Start_IT+0x1ca>
 8002718:	4b2d      	ldr	r3, [pc, #180]	; (80027d0 <HAL_ADC_Start_IT+0x274>)
 800271a:	689b      	ldr	r3, [r3, #8]
 800271c:	f003 031f 	and.w	r3, r3, #31
 8002720:	2b00      	cmp	r3, #0
 8002722:	d03e      	beq.n	80027a2 <HAL_ADC_Start_IT+0x246>
 8002724:	e005      	b.n	8002732 <HAL_ADC_Start_IT+0x1d6>
 8002726:	4b2b      	ldr	r3, [pc, #172]	; (80027d4 <HAL_ADC_Start_IT+0x278>)
 8002728:	689b      	ldr	r3, [r3, #8]
 800272a:	f003 031f 	and.w	r3, r3, #31
 800272e:	2b00      	cmp	r3, #0
 8002730:	d037      	beq.n	80027a2 <HAL_ADC_Start_IT+0x246>
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800273a:	d004      	beq.n	8002746 <HAL_ADC_Start_IT+0x1ea>
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	4a22      	ldr	r2, [pc, #136]	; (80027cc <HAL_ADC_Start_IT+0x270>)
 8002742:	4293      	cmp	r3, r2
 8002744:	d106      	bne.n	8002754 <HAL_ADC_Start_IT+0x1f8>
 8002746:	4b22      	ldr	r3, [pc, #136]	; (80027d0 <HAL_ADC_Start_IT+0x274>)
 8002748:	689b      	ldr	r3, [r3, #8]
 800274a:	f003 031f 	and.w	r3, r3, #31
 800274e:	2b05      	cmp	r3, #5
 8002750:	d027      	beq.n	80027a2 <HAL_ADC_Start_IT+0x246>
 8002752:	e005      	b.n	8002760 <HAL_ADC_Start_IT+0x204>
 8002754:	4b1f      	ldr	r3, [pc, #124]	; (80027d4 <HAL_ADC_Start_IT+0x278>)
 8002756:	689b      	ldr	r3, [r3, #8]
 8002758:	f003 031f 	and.w	r3, r3, #31
 800275c:	2b05      	cmp	r3, #5
 800275e:	d020      	beq.n	80027a2 <HAL_ADC_Start_IT+0x246>
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002768:	d004      	beq.n	8002774 <HAL_ADC_Start_IT+0x218>
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	4a17      	ldr	r2, [pc, #92]	; (80027cc <HAL_ADC_Start_IT+0x270>)
 8002770:	4293      	cmp	r3, r2
 8002772:	d106      	bne.n	8002782 <HAL_ADC_Start_IT+0x226>
 8002774:	4b16      	ldr	r3, [pc, #88]	; (80027d0 <HAL_ADC_Start_IT+0x274>)
 8002776:	689b      	ldr	r3, [r3, #8]
 8002778:	f003 031f 	and.w	r3, r3, #31
 800277c:	2b09      	cmp	r3, #9
 800277e:	d010      	beq.n	80027a2 <HAL_ADC_Start_IT+0x246>
 8002780:	e005      	b.n	800278e <HAL_ADC_Start_IT+0x232>
 8002782:	4b14      	ldr	r3, [pc, #80]	; (80027d4 <HAL_ADC_Start_IT+0x278>)
 8002784:	689b      	ldr	r3, [r3, #8]
 8002786:	f003 031f 	and.w	r3, r3, #31
 800278a:	2b09      	cmp	r3, #9
 800278c:	d009      	beq.n	80027a2 <HAL_ADC_Start_IT+0x246>
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002796:	d004      	beq.n	80027a2 <HAL_ADC_Start_IT+0x246>
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	4a0e      	ldr	r2, [pc, #56]	; (80027d8 <HAL_ADC_Start_IT+0x27c>)
 800279e:	4293      	cmp	r3, r2
 80027a0:	d10f      	bne.n	80027c2 <HAL_ADC_Start_IT+0x266>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	689a      	ldr	r2, [r3, #8]
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f042 0204 	orr.w	r2, r2, #4
 80027b0:	609a      	str	r2, [r3, #8]
 80027b2:	e006      	b.n	80027c2 <HAL_ADC_Start_IT+0x266>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	2200      	movs	r2, #0
 80027b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80027bc:	e001      	b.n	80027c2 <HAL_ADC_Start_IT+0x266>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80027be:	2302      	movs	r3, #2
 80027c0:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80027c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80027c4:	4618      	mov	r0, r3
 80027c6:	3710      	adds	r7, #16
 80027c8:	46bd      	mov	sp, r7
 80027ca:	bd80      	pop	{r7, pc}
 80027cc:	50000100 	.word	0x50000100
 80027d0:	50000300 	.word	0x50000300
 80027d4:	50000700 	.word	0x50000700
 80027d8:	50000400 	.word	0x50000400

080027dc <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80027dc:	b480      	push	{r7}
 80027de:	b083      	sub	sp, #12
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80027ea:	4618      	mov	r0, r3
 80027ec:	370c      	adds	r7, #12
 80027ee:	46bd      	mov	sp, r7
 80027f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f4:	4770      	bx	lr
	...

080027f8 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request.  
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b088      	sub	sp, #32
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0U; /* flag set if overrun occurrence has to be considered as an error */
 8002800:	2300      	movs	r3, #0
 8002802:	61fb      	str	r3, [r7, #28]
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 8002804:	2300      	movs	r3, #0
 8002806:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr_jqm = 0x0U;
 8002808:	2300      	movs	r3, #0
 800280a:	617b      	str	r3, [r7, #20]
  uint32_t tmp_isr = hadc->Instance->ISR;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	613b      	str	r3, [r7, #16]
  uint32_t tmp_ier = hadc->Instance->IER;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	685b      	ldr	r3, [r3, #4]
 800281a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800281c:	693b      	ldr	r3, [r7, #16]
 800281e:	f003 0304 	and.w	r3, r3, #4
 8002822:	2b00      	cmp	r3, #0
 8002824:	d004      	beq.n	8002830 <HAL_ADC_IRQHandler+0x38>
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	f003 0304 	and.w	r3, r3, #4
 800282c:	2b00      	cmp	r3, #0
 800282e:	d10b      	bne.n	8002848 <HAL_ADC_IRQHandler+0x50>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))   )
 8002830:	693b      	ldr	r3, [r7, #16]
 8002832:	f003 0308 	and.w	r3, r3, #8
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002836:	2b00      	cmp	r3, #0
 8002838:	f000 80bc 	beq.w	80029b4 <HAL_ADC_IRQHandler+0x1bc>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))   )
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	f003 0308 	and.w	r3, r3, #8
 8002842:	2b00      	cmp	r3, #0
 8002844:	f000 80b6 	beq.w	80029b4 <HAL_ADC_IRQHandler+0x1bc>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800284c:	f003 0310 	and.w	r3, r3, #16
 8002850:	2b00      	cmp	r3, #0
 8002852:	d105      	bne.n	8002860 <HAL_ADC_IRQHandler+0x68>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002858:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* Get relevant register CFGR in ADC instance of ADC master or slave    */
    /* in function of multimode state (for devices with multimode           */
    /* available).                                                          */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002868:	d004      	beq.n	8002874 <HAL_ADC_IRQHandler+0x7c>
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	4a90      	ldr	r2, [pc, #576]	; (8002ab0 <HAL_ADC_IRQHandler+0x2b8>)
 8002870:	4293      	cmp	r3, r2
 8002872:	d106      	bne.n	8002882 <HAL_ADC_IRQHandler+0x8a>
 8002874:	4b8f      	ldr	r3, [pc, #572]	; (8002ab4 <HAL_ADC_IRQHandler+0x2bc>)
 8002876:	689b      	ldr	r3, [r3, #8]
 8002878:	f003 031f 	and.w	r3, r3, #31
 800287c:	2b00      	cmp	r3, #0
 800287e:	d03e      	beq.n	80028fe <HAL_ADC_IRQHandler+0x106>
 8002880:	e005      	b.n	800288e <HAL_ADC_IRQHandler+0x96>
 8002882:	4b8d      	ldr	r3, [pc, #564]	; (8002ab8 <HAL_ADC_IRQHandler+0x2c0>)
 8002884:	689b      	ldr	r3, [r3, #8]
 8002886:	f003 031f 	and.w	r3, r3, #31
 800288a:	2b00      	cmp	r3, #0
 800288c:	d037      	beq.n	80028fe <HAL_ADC_IRQHandler+0x106>
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002896:	d004      	beq.n	80028a2 <HAL_ADC_IRQHandler+0xaa>
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	4a84      	ldr	r2, [pc, #528]	; (8002ab0 <HAL_ADC_IRQHandler+0x2b8>)
 800289e:	4293      	cmp	r3, r2
 80028a0:	d106      	bne.n	80028b0 <HAL_ADC_IRQHandler+0xb8>
 80028a2:	4b84      	ldr	r3, [pc, #528]	; (8002ab4 <HAL_ADC_IRQHandler+0x2bc>)
 80028a4:	689b      	ldr	r3, [r3, #8]
 80028a6:	f003 031f 	and.w	r3, r3, #31
 80028aa:	2b05      	cmp	r3, #5
 80028ac:	d027      	beq.n	80028fe <HAL_ADC_IRQHandler+0x106>
 80028ae:	e005      	b.n	80028bc <HAL_ADC_IRQHandler+0xc4>
 80028b0:	4b81      	ldr	r3, [pc, #516]	; (8002ab8 <HAL_ADC_IRQHandler+0x2c0>)
 80028b2:	689b      	ldr	r3, [r3, #8]
 80028b4:	f003 031f 	and.w	r3, r3, #31
 80028b8:	2b05      	cmp	r3, #5
 80028ba:	d020      	beq.n	80028fe <HAL_ADC_IRQHandler+0x106>
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80028c4:	d004      	beq.n	80028d0 <HAL_ADC_IRQHandler+0xd8>
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	4a79      	ldr	r2, [pc, #484]	; (8002ab0 <HAL_ADC_IRQHandler+0x2b8>)
 80028cc:	4293      	cmp	r3, r2
 80028ce:	d106      	bne.n	80028de <HAL_ADC_IRQHandler+0xe6>
 80028d0:	4b78      	ldr	r3, [pc, #480]	; (8002ab4 <HAL_ADC_IRQHandler+0x2bc>)
 80028d2:	689b      	ldr	r3, [r3, #8]
 80028d4:	f003 031f 	and.w	r3, r3, #31
 80028d8:	2b09      	cmp	r3, #9
 80028da:	d010      	beq.n	80028fe <HAL_ADC_IRQHandler+0x106>
 80028dc:	e005      	b.n	80028ea <HAL_ADC_IRQHandler+0xf2>
 80028de:	4b76      	ldr	r3, [pc, #472]	; (8002ab8 <HAL_ADC_IRQHandler+0x2c0>)
 80028e0:	689b      	ldr	r3, [r3, #8]
 80028e2:	f003 031f 	and.w	r3, r3, #31
 80028e6:	2b09      	cmp	r3, #9
 80028e8:	d009      	beq.n	80028fe <HAL_ADC_IRQHandler+0x106>
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80028f2:	d004      	beq.n	80028fe <HAL_ADC_IRQHandler+0x106>
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	4a70      	ldr	r2, [pc, #448]	; (8002abc <HAL_ADC_IRQHandler+0x2c4>)
 80028fa:	4293      	cmp	r3, r2
 80028fc:	d104      	bne.n	8002908 <HAL_ADC_IRQHandler+0x110>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	68db      	ldr	r3, [r3, #12]
 8002904:	61bb      	str	r3, [r7, #24]
 8002906:	e00f      	b.n	8002928 <HAL_ADC_IRQHandler+0x130>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002910:	d004      	beq.n	800291c <HAL_ADC_IRQHandler+0x124>
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	4a66      	ldr	r2, [pc, #408]	; (8002ab0 <HAL_ADC_IRQHandler+0x2b8>)
 8002918:	4293      	cmp	r3, r2
 800291a:	d102      	bne.n	8002922 <HAL_ADC_IRQHandler+0x12a>
 800291c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002920:	e000      	b.n	8002924 <HAL_ADC_IRQHandler+0x12c>
 8002922:	4b66      	ldr	r3, [pc, #408]	; (8002abc <HAL_ADC_IRQHandler+0x2c4>)
 8002924:	68db      	ldr	r3, [r3, #12]
 8002926:	61bb      	str	r3, [r7, #24]
    }
    
    /* Disable interruption if no further conversion upcoming by regular      */
    /* external trigger or by continuous mode,                                */
    /* and if scan sequence if completed.                                     */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	68db      	ldr	r3, [r3, #12]
 800292e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002932:	2b00      	cmp	r3, #0
 8002934:	d137      	bne.n	80029a6 <HAL_ADC_IRQHandler+0x1ae>
       (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == RESET)  )
 8002936:	69bb      	ldr	r3, [r7, #24]
 8002938:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 800293c:	2b00      	cmp	r3, #0
 800293e:	d132      	bne.n	80029a6 <HAL_ADC_IRQHandler+0x1ae>
    {
      /* If End of Sequence is reached, disable interrupts */
      if((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS)
 8002940:	693b      	ldr	r3, [r7, #16]
 8002942:	f003 0308 	and.w	r3, r3, #8
 8002946:	2b00      	cmp	r3, #0
 8002948:	d02d      	beq.n	80029a6 <HAL_ADC_IRQHandler+0x1ae>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	689b      	ldr	r3, [r3, #8]
 8002950:	f003 0304 	and.w	r3, r3, #4
 8002954:	2b00      	cmp	r3, #0
 8002956:	d11a      	bne.n	800298e <HAL_ADC_IRQHandler+0x196>
        {
          /* Disable ADC end of sequence conversion interrupt */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	685a      	ldr	r2, [r3, #4]
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f022 020c 	bic.w	r2, r2, #12
 8002966:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800296c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	641a      	str	r2, [r3, #64]	; 0x40
          
          if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002978:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800297c:	2b00      	cmp	r3, #0
 800297e:	d112      	bne.n	80029a6 <HAL_ADC_IRQHandler+0x1ae>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002984:	f043 0201 	orr.w	r2, r3, #1
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	641a      	str	r2, [r3, #64]	; 0x40
 800298c:	e00b      	b.n	80029a6 <HAL_ADC_IRQHandler+0x1ae>
          }
        }
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002992:	f043 0210 	orr.w	r2, r3, #16
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	641a      	str	r2, [r3, #64]	; 0x40
        
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800299e:	f043 0201 	orr.w	r2, r3, #1
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	645a      	str	r2, [r3, #68]	; 0x44
    /*       from EOC or EOS, possibility to use:                             */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 80029a6:	6878      	ldr	r0, [r7, #4]
 80029a8:	f7fe ffdc 	bl	8001964 <HAL_ADC_ConvCpltCallback>
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved      */
    /*       data.                                                            */
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	220c      	movs	r2, #12
 80029b2:	601a      	str	r2, [r3, #0]
  }
  
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if( (((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80029b4:	693b      	ldr	r3, [r7, #16]
 80029b6:	f003 0320 	and.w	r3, r3, #32
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d004      	beq.n	80029c8 <HAL_ADC_IRQHandler+0x1d0>
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	f003 0320 	and.w	r3, r3, #32
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d10b      	bne.n	80029e0 <HAL_ADC_IRQHandler+0x1e8>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS))   )
 80029c8:	693b      	ldr	r3, [r7, #16]
 80029ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if( (((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	f000 8138 	beq.w	8002c44 <HAL_ADC_IRQHandler+0x44c>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS))   )
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029da:	2b00      	cmp	r3, #0
 80029dc:	f000 8132 	beq.w	8002c44 <HAL_ADC_IRQHandler+0x44c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029e4:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	641a      	str	r2, [r3, #64]	; 0x40
        
    /* Get relevant register CFGR in ADC instance of ADC master or slave      */
    /* in function of multimode state (for devices with multimode             */
    /* available).                                                            */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80029f4:	d004      	beq.n	8002a00 <HAL_ADC_IRQHandler+0x208>
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	4a2d      	ldr	r2, [pc, #180]	; (8002ab0 <HAL_ADC_IRQHandler+0x2b8>)
 80029fc:	4293      	cmp	r3, r2
 80029fe:	d106      	bne.n	8002a0e <HAL_ADC_IRQHandler+0x216>
 8002a00:	4b2c      	ldr	r3, [pc, #176]	; (8002ab4 <HAL_ADC_IRQHandler+0x2bc>)
 8002a02:	689b      	ldr	r3, [r3, #8]
 8002a04:	f003 031f 	and.w	r3, r3, #31
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d03e      	beq.n	8002a8a <HAL_ADC_IRQHandler+0x292>
 8002a0c:	e005      	b.n	8002a1a <HAL_ADC_IRQHandler+0x222>
 8002a0e:	4b2a      	ldr	r3, [pc, #168]	; (8002ab8 <HAL_ADC_IRQHandler+0x2c0>)
 8002a10:	689b      	ldr	r3, [r3, #8]
 8002a12:	f003 031f 	and.w	r3, r3, #31
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d037      	beq.n	8002a8a <HAL_ADC_IRQHandler+0x292>
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002a22:	d004      	beq.n	8002a2e <HAL_ADC_IRQHandler+0x236>
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	4a21      	ldr	r2, [pc, #132]	; (8002ab0 <HAL_ADC_IRQHandler+0x2b8>)
 8002a2a:	4293      	cmp	r3, r2
 8002a2c:	d106      	bne.n	8002a3c <HAL_ADC_IRQHandler+0x244>
 8002a2e:	4b21      	ldr	r3, [pc, #132]	; (8002ab4 <HAL_ADC_IRQHandler+0x2bc>)
 8002a30:	689b      	ldr	r3, [r3, #8]
 8002a32:	f003 031f 	and.w	r3, r3, #31
 8002a36:	2b05      	cmp	r3, #5
 8002a38:	d027      	beq.n	8002a8a <HAL_ADC_IRQHandler+0x292>
 8002a3a:	e005      	b.n	8002a48 <HAL_ADC_IRQHandler+0x250>
 8002a3c:	4b1e      	ldr	r3, [pc, #120]	; (8002ab8 <HAL_ADC_IRQHandler+0x2c0>)
 8002a3e:	689b      	ldr	r3, [r3, #8]
 8002a40:	f003 031f 	and.w	r3, r3, #31
 8002a44:	2b05      	cmp	r3, #5
 8002a46:	d020      	beq.n	8002a8a <HAL_ADC_IRQHandler+0x292>
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002a50:	d004      	beq.n	8002a5c <HAL_ADC_IRQHandler+0x264>
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	4a16      	ldr	r2, [pc, #88]	; (8002ab0 <HAL_ADC_IRQHandler+0x2b8>)
 8002a58:	4293      	cmp	r3, r2
 8002a5a:	d106      	bne.n	8002a6a <HAL_ADC_IRQHandler+0x272>
 8002a5c:	4b15      	ldr	r3, [pc, #84]	; (8002ab4 <HAL_ADC_IRQHandler+0x2bc>)
 8002a5e:	689b      	ldr	r3, [r3, #8]
 8002a60:	f003 031f 	and.w	r3, r3, #31
 8002a64:	2b09      	cmp	r3, #9
 8002a66:	d010      	beq.n	8002a8a <HAL_ADC_IRQHandler+0x292>
 8002a68:	e005      	b.n	8002a76 <HAL_ADC_IRQHandler+0x27e>
 8002a6a:	4b13      	ldr	r3, [pc, #76]	; (8002ab8 <HAL_ADC_IRQHandler+0x2c0>)
 8002a6c:	689b      	ldr	r3, [r3, #8]
 8002a6e:	f003 031f 	and.w	r3, r3, #31
 8002a72:	2b09      	cmp	r3, #9
 8002a74:	d009      	beq.n	8002a8a <HAL_ADC_IRQHandler+0x292>
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002a7e:	d004      	beq.n	8002a8a <HAL_ADC_IRQHandler+0x292>
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	4a0d      	ldr	r2, [pc, #52]	; (8002abc <HAL_ADC_IRQHandler+0x2c4>)
 8002a86:	4293      	cmp	r3, r2
 8002a88:	d104      	bne.n	8002a94 <HAL_ADC_IRQHandler+0x29c>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	68db      	ldr	r3, [r3, #12]
 8002a90:	61bb      	str	r3, [r7, #24]
 8002a92:	e018      	b.n	8002ac6 <HAL_ADC_IRQHandler+0x2ce>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002a9c:	d004      	beq.n	8002aa8 <HAL_ADC_IRQHandler+0x2b0>
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	4a03      	ldr	r2, [pc, #12]	; (8002ab0 <HAL_ADC_IRQHandler+0x2b8>)
 8002aa4:	4293      	cmp	r3, r2
 8002aa6:	d10b      	bne.n	8002ac0 <HAL_ADC_IRQHandler+0x2c8>
 8002aa8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002aac:	e009      	b.n	8002ac2 <HAL_ADC_IRQHandler+0x2ca>
 8002aae:	bf00      	nop
 8002ab0:	50000100 	.word	0x50000100
 8002ab4:	50000300 	.word	0x50000300
 8002ab8:	50000700 	.word	0x50000700
 8002abc:	50000400 	.word	0x50000400
 8002ac0:	4b92      	ldr	r3, [pc, #584]	; (8002d0c <HAL_ADC_IRQHandler+0x514>)
 8002ac2:	68db      	ldr	r3, [r3, #12]
 8002ac4:	61bb      	str	r3, [r7, #24]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc))
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002acc:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	f040 80b0 	bne.w	8002c36 <HAL_ADC_IRQHandler+0x43e>
    {
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 8002ad6:	69bb      	ldr	r3, [r7, #24]
 8002ad8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d00d      	beq.n	8002afc <HAL_ADC_IRQHandler+0x304>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	68db      	ldr	r3, [r3, #12]
 8002ae6:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	f040 80a3 	bne.w	8002c36 <HAL_ADC_IRQHandler+0x43e>
          (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )   )
 8002af0:	69bb      	ldr	r3, [r7, #24]
 8002af2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	f040 809d 	bne.w	8002c36 <HAL_ADC_IRQHandler+0x43e>
      {
        /* If End of Sequence is reached, disable interrupts */
        if((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS)
 8002afc:	693b      	ldr	r3, [r7, #16]
 8002afe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	f000 8097 	beq.w	8002c36 <HAL_ADC_IRQHandler+0x43e>
        {
          
          /* Get relevant register CFGR in ADC instance of ADC master or slave  */
          /* in function of multimode state (for devices with multimode         */
          /* available).                                                        */
          if (ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc))
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002b10:	d004      	beq.n	8002b1c <HAL_ADC_IRQHandler+0x324>
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	4a7e      	ldr	r2, [pc, #504]	; (8002d10 <HAL_ADC_IRQHandler+0x518>)
 8002b18:	4293      	cmp	r3, r2
 8002b1a:	d106      	bne.n	8002b2a <HAL_ADC_IRQHandler+0x332>
 8002b1c:	4b7d      	ldr	r3, [pc, #500]	; (8002d14 <HAL_ADC_IRQHandler+0x51c>)
 8002b1e:	689b      	ldr	r3, [r3, #8]
 8002b20:	f003 031f 	and.w	r3, r3, #31
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d03e      	beq.n	8002ba6 <HAL_ADC_IRQHandler+0x3ae>
 8002b28:	e005      	b.n	8002b36 <HAL_ADC_IRQHandler+0x33e>
 8002b2a:	4b7b      	ldr	r3, [pc, #492]	; (8002d18 <HAL_ADC_IRQHandler+0x520>)
 8002b2c:	689b      	ldr	r3, [r3, #8]
 8002b2e:	f003 031f 	and.w	r3, r3, #31
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d037      	beq.n	8002ba6 <HAL_ADC_IRQHandler+0x3ae>
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002b3e:	d004      	beq.n	8002b4a <HAL_ADC_IRQHandler+0x352>
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	4a72      	ldr	r2, [pc, #456]	; (8002d10 <HAL_ADC_IRQHandler+0x518>)
 8002b46:	4293      	cmp	r3, r2
 8002b48:	d106      	bne.n	8002b58 <HAL_ADC_IRQHandler+0x360>
 8002b4a:	4b72      	ldr	r3, [pc, #456]	; (8002d14 <HAL_ADC_IRQHandler+0x51c>)
 8002b4c:	689b      	ldr	r3, [r3, #8]
 8002b4e:	f003 031f 	and.w	r3, r3, #31
 8002b52:	2b06      	cmp	r3, #6
 8002b54:	d027      	beq.n	8002ba6 <HAL_ADC_IRQHandler+0x3ae>
 8002b56:	e005      	b.n	8002b64 <HAL_ADC_IRQHandler+0x36c>
 8002b58:	4b6f      	ldr	r3, [pc, #444]	; (8002d18 <HAL_ADC_IRQHandler+0x520>)
 8002b5a:	689b      	ldr	r3, [r3, #8]
 8002b5c:	f003 031f 	and.w	r3, r3, #31
 8002b60:	2b06      	cmp	r3, #6
 8002b62:	d020      	beq.n	8002ba6 <HAL_ADC_IRQHandler+0x3ae>
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002b6c:	d004      	beq.n	8002b78 <HAL_ADC_IRQHandler+0x380>
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	4a67      	ldr	r2, [pc, #412]	; (8002d10 <HAL_ADC_IRQHandler+0x518>)
 8002b74:	4293      	cmp	r3, r2
 8002b76:	d106      	bne.n	8002b86 <HAL_ADC_IRQHandler+0x38e>
 8002b78:	4b66      	ldr	r3, [pc, #408]	; (8002d14 <HAL_ADC_IRQHandler+0x51c>)
 8002b7a:	689b      	ldr	r3, [r3, #8]
 8002b7c:	f003 031f 	and.w	r3, r3, #31
 8002b80:	2b07      	cmp	r3, #7
 8002b82:	d010      	beq.n	8002ba6 <HAL_ADC_IRQHandler+0x3ae>
 8002b84:	e005      	b.n	8002b92 <HAL_ADC_IRQHandler+0x39a>
 8002b86:	4b64      	ldr	r3, [pc, #400]	; (8002d18 <HAL_ADC_IRQHandler+0x520>)
 8002b88:	689b      	ldr	r3, [r3, #8]
 8002b8a:	f003 031f 	and.w	r3, r3, #31
 8002b8e:	2b07      	cmp	r3, #7
 8002b90:	d009      	beq.n	8002ba6 <HAL_ADC_IRQHandler+0x3ae>
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002b9a:	d004      	beq.n	8002ba6 <HAL_ADC_IRQHandler+0x3ae>
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	4a5a      	ldr	r2, [pc, #360]	; (8002d0c <HAL_ADC_IRQHandler+0x514>)
 8002ba2:	4293      	cmp	r3, r2
 8002ba4:	d104      	bne.n	8002bb0 <HAL_ADC_IRQHandler+0x3b8>
          {
            tmp_cfgr_jqm = READ_REG(hadc->Instance->CFGR); 
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	68db      	ldr	r3, [r3, #12]
 8002bac:	617b      	str	r3, [r7, #20]
 8002bae:	e00f      	b.n	8002bd0 <HAL_ADC_IRQHandler+0x3d8>
          }
          else
          {
            tmp_cfgr_jqm = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002bb8:	d004      	beq.n	8002bc4 <HAL_ADC_IRQHandler+0x3cc>
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	4a54      	ldr	r2, [pc, #336]	; (8002d10 <HAL_ADC_IRQHandler+0x518>)
 8002bc0:	4293      	cmp	r3, r2
 8002bc2:	d102      	bne.n	8002bca <HAL_ADC_IRQHandler+0x3d2>
 8002bc4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002bc8:	e000      	b.n	8002bcc <HAL_ADC_IRQHandler+0x3d4>
 8002bca:	4b50      	ldr	r3, [pc, #320]	; (8002d0c <HAL_ADC_IRQHandler+0x514>)
 8002bcc:	68db      	ldr	r3, [r3, #12]
 8002bce:	617b      	str	r3, [r7, #20]
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if(READ_BIT(tmp_cfgr_jqm, ADC_CFGR_JQM) == RESET)
 8002bd0:	697b      	ldr	r3, [r7, #20]
 8002bd2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d12d      	bne.n	8002c36 <HAL_ADC_IRQHandler+0x43e>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	689b      	ldr	r3, [r3, #8]
 8002be0:	f003 0308 	and.w	r3, r3, #8
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d11a      	bne.n	8002c1e <HAL_ADC_IRQHandler+0x426>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	685a      	ldr	r2, [r3, #4]
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002bf6:	605a      	str	r2, [r3, #4]
              
              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bfc:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	641a      	str	r2, [r3, #64]	; 0x40
              
              if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d112      	bne.n	8002c36 <HAL_ADC_IRQHandler+0x43e>
              { 
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c14:	f043 0201 	orr.w	r2, r3, #1
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	641a      	str	r2, [r3, #64]	; 0x40
 8002c1c:	e00b      	b.n	8002c36 <HAL_ADC_IRQHandler+0x43e>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c22:	f043 0210 	orr.w	r2, r3, #16
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	641a      	str	r2, [r3, #64]	; 0x40
              
              /* Set ADC error code to ADC IP internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c2e:	f043 0201 	orr.w	r2, r3, #1
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	645a      	str	r2, [r3, #68]	; 0x44
    /*       from JEOC or JEOS, possibility to use:                           */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_JEOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002c36:	6878      	ldr	r0, [r7, #4]
 8002c38:	f000 f8c4 	bl	8002dc4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	2260      	movs	r2, #96	; 0x60
 8002c42:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 1 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8002c44:	693b      	ldr	r3, [r7, #16]
 8002c46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d011      	beq.n	8002c72 <HAL_ADC_IRQHandler+0x47a>
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d00c      	beq.n	8002c72 <HAL_ADC_IRQHandler+0x47a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c5c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002c64:	6878      	ldr	r0, [r7, #4]
 8002c66:	f7ff fa85 	bl	8002174 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	2280      	movs	r2, #128	; 0x80
 8002c70:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 2 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8002c72:	693b      	ldr	r3, [r7, #16]
 8002c74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d012      	beq.n	8002ca2 <HAL_ADC_IRQHandler+0x4aa>
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d00d      	beq.n	8002ca2 <HAL_ADC_IRQHandler+0x4aa>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c8a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 2 callback */
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8002c92:	6878      	ldr	r0, [r7, #4]
 8002c94:	f000 f8aa 	bl	8002dec <HAL_ADCEx_LevelOutOfWindow2Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002ca0:	601a      	str	r2, [r3, #0]
  } 
  
  /* ========== Check analog watchdog 3 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8002ca2:	693b      	ldr	r3, [r7, #16]
 8002ca4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d012      	beq.n	8002cd2 <HAL_ADC_IRQHandler+0x4da>
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d00d      	beq.n	8002cd2 <HAL_ADC_IRQHandler+0x4da>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cba:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 3 callback */
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8002cc2:	6878      	ldr	r0, [r7, #4]
 8002cc4:	f000 f89c 	bl	8002e00 <HAL_ADCEx_LevelOutOfWindow3Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002cd0:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check Overrun flag ========== */
  if(((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8002cd2:	693b      	ldr	r3, [r7, #16]
 8002cd4:	f003 0310 	and.w	r3, r3, #16
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d04f      	beq.n	8002d7c <HAL_ADC_IRQHandler+0x584>
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	f003 0310 	and.w	r3, r3, #16
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d04a      	beq.n	8002d7c <HAL_ADC_IRQHandler+0x584>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and         */
    /* without overrun ")                                                     */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002cea:	2b01      	cmp	r3, #1
 8002cec:	d102      	bne.n	8002cf4 <HAL_ADC_IRQHandler+0x4fc>
    {
      overrun_error = 1U;
 8002cee:	2301      	movs	r3, #1
 8002cf0:	61fb      	str	r3, [r7, #28]
 8002cf2:	e02d      	b.n	8002d50 <HAL_ADC_IRQHandler+0x558>
    else
    {
      /* Pointer to the common control register to which is belonging hadc    */
      /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common */
      /* control registers)                                                   */
      tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002cfc:	d004      	beq.n	8002d08 <HAL_ADC_IRQHandler+0x510>
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	4a03      	ldr	r2, [pc, #12]	; (8002d10 <HAL_ADC_IRQHandler+0x518>)
 8002d04:	4293      	cmp	r3, r2
 8002d06:	d109      	bne.n	8002d1c <HAL_ADC_IRQHandler+0x524>
 8002d08:	4b02      	ldr	r3, [pc, #8]	; (8002d14 <HAL_ADC_IRQHandler+0x51c>)
 8002d0a:	e008      	b.n	8002d1e <HAL_ADC_IRQHandler+0x526>
 8002d0c:	50000400 	.word	0x50000400
 8002d10:	50000100 	.word	0x50000100
 8002d14:	50000300 	.word	0x50000300
 8002d18:	50000700 	.word	0x50000700
 8002d1c:	4b28      	ldr	r3, [pc, #160]	; (8002dc0 <HAL_ADC_IRQHandler+0x5c8>)
 8002d1e:	60bb      	str	r3, [r7, #8]
      
      /* Check DMA configuration, depending on MultiMode set or not */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 8002d20:	68bb      	ldr	r3, [r7, #8]
 8002d22:	689b      	ldr	r3, [r3, #8]
 8002d24:	f003 031f 	and.w	r3, r3, #31
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d109      	bne.n	8002d40 <HAL_ADC_IRQHandler+0x548>
      {
        if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	68db      	ldr	r3, [r3, #12]
 8002d32:	f003 0301 	and.w	r3, r3, #1
 8002d36:	2b01      	cmp	r3, #1
 8002d38:	d10a      	bne.n	8002d50 <HAL_ADC_IRQHandler+0x558>
        {
          overrun_error = 1U;  
 8002d3a:	2301      	movs	r3, #1
 8002d3c:	61fb      	str	r3, [r7, #28]
 8002d3e:	e007      	b.n	8002d50 <HAL_ADC_IRQHandler+0x558>
        }
      }
      else
      {
        /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
        if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 8002d40:	68bb      	ldr	r3, [r7, #8]
 8002d42:	689b      	ldr	r3, [r3, #8]
 8002d44:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d001      	beq.n	8002d50 <HAL_ADC_IRQHandler+0x558>
        {
          overrun_error = 1U;  
 8002d4c:	2301      	movs	r3, #1
 8002d4e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
    
    if (overrun_error == 1U)
 8002d50:	69fb      	ldr	r3, [r7, #28]
 8002d52:	2b01      	cmp	r3, #1
 8002d54:	d10e      	bne.n	8002d74 <HAL_ADC_IRQHandler+0x57c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d5a:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	641a      	str	r2, [r3, #64]	; 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d66:	f043 0202 	orr.w	r2, r3, #2
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002d6e:	6878      	ldr	r0, [r7, #4]
 8002d70:	f7ff fa0a 	bl	8002188 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	2210      	movs	r2, #16
 8002d7a:	601a      	str	r2, [r3, #0]

  }
  
  
  /* ========== Check Injected context queue overflow flag ========== */
  if(((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8002d7c:	693b      	ldr	r3, [r7, #16]
 8002d7e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d018      	beq.n	8002db8 <HAL_ADC_IRQHandler+0x5c0>
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d013      	beq.n	8002db8 <HAL_ADC_IRQHandler+0x5c0>
  {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d94:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	641a      	str	r2, [r3, #64]	; 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002da0:	f043 0208 	orr.w	r2, r3, #8
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002db0:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8002db2:	6878      	ldr	r0, [r7, #4]
 8002db4:	f000 f810 	bl	8002dd8 <HAL_ADCEx_InjectedQueueOverflowCallback>
  }
  
}
 8002db8:	bf00      	nop
 8002dba:	3720      	adds	r7, #32
 8002dbc:	46bd      	mov	sp, r7
 8002dbe:	bd80      	pop	{r7, pc}
 8002dc0:	50000700 	.word	0x50000700

08002dc4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002dc4:	b480      	push	{r7}
 8002dc6:	b083      	sub	sp, #12
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8002dcc:	bf00      	nop
 8002dce:	370c      	adds	r7, #12
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd6:	4770      	bx	lr

08002dd8 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef* hadc)
{
 8002dd8:	b480      	push	{r7}
 8002dda:	b083      	sub	sp, #12
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented 
            in the user file.
  */
}
 8002de0:	bf00      	nop
 8002de2:	370c      	adds	r7, #12
 8002de4:	46bd      	mov	sp, r7
 8002de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dea:	4770      	bx	lr

08002dec <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef* hadc)
{
 8002dec:	b480      	push	{r7}
 8002dee:	b083      	sub	sp, #12
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow2Callback must be implemented in the user file.
  */
}
 8002df4:	bf00      	nop
 8002df6:	370c      	adds	r7, #12
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfe:	4770      	bx	lr

08002e00 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef* hadc)
{
 8002e00:	b480      	push	{r7}
 8002e02:	b083      	sub	sp, #12
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow3Callback must be implemented in the user file.
  */
}
 8002e08:	bf00      	nop
 8002e0a:	370c      	adds	r7, #12
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e12:	4770      	bx	lr

08002e14 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002e14:	b480      	push	{r7}
 8002e16:	b09b      	sub	sp, #108	; 0x6c
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	6078      	str	r0, [r7, #4]
 8002e1c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e1e:	2300      	movs	r3, #0
 8002e20:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8002e24:	2300      	movs	r3, #0
 8002e26:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e2e:	2b01      	cmp	r3, #1
 8002e30:	d101      	bne.n	8002e36 <HAL_ADC_ConfigChannel+0x22>
 8002e32:	2302      	movs	r3, #2
 8002e34:	e2ca      	b.n	80033cc <HAL_ADC_ConfigChannel+0x5b8>
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	2201      	movs	r2, #1
 8002e3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	689b      	ldr	r3, [r3, #8]
 8002e44:	f003 0304 	and.w	r3, r3, #4
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	f040 82ae 	bne.w	80033aa <HAL_ADC_ConfigChannel+0x596>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8002e4e:	683b      	ldr	r3, [r7, #0]
 8002e50:	685b      	ldr	r3, [r3, #4]
 8002e52:	2b04      	cmp	r3, #4
 8002e54:	d81c      	bhi.n	8002e90 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	685a      	ldr	r2, [r3, #4]
 8002e60:	4613      	mov	r3, r2
 8002e62:	005b      	lsls	r3, r3, #1
 8002e64:	4413      	add	r3, r2
 8002e66:	005b      	lsls	r3, r3, #1
 8002e68:	461a      	mov	r2, r3
 8002e6a:	231f      	movs	r3, #31
 8002e6c:	4093      	lsls	r3, r2
 8002e6e:	43db      	mvns	r3, r3
 8002e70:	4019      	ands	r1, r3
 8002e72:	683b      	ldr	r3, [r7, #0]
 8002e74:	6818      	ldr	r0, [r3, #0]
 8002e76:	683b      	ldr	r3, [r7, #0]
 8002e78:	685a      	ldr	r2, [r3, #4]
 8002e7a:	4613      	mov	r3, r2
 8002e7c:	005b      	lsls	r3, r3, #1
 8002e7e:	4413      	add	r3, r2
 8002e80:	005b      	lsls	r3, r3, #1
 8002e82:	fa00 f203 	lsl.w	r2, r0, r3
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	430a      	orrs	r2, r1
 8002e8c:	631a      	str	r2, [r3, #48]	; 0x30
 8002e8e:	e063      	b.n	8002f58 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8002e90:	683b      	ldr	r3, [r7, #0]
 8002e92:	685b      	ldr	r3, [r3, #4]
 8002e94:	2b09      	cmp	r3, #9
 8002e96:	d81e      	bhi.n	8002ed6 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002e9e:	683b      	ldr	r3, [r7, #0]
 8002ea0:	685a      	ldr	r2, [r3, #4]
 8002ea2:	4613      	mov	r3, r2
 8002ea4:	005b      	lsls	r3, r3, #1
 8002ea6:	4413      	add	r3, r2
 8002ea8:	005b      	lsls	r3, r3, #1
 8002eaa:	3b1e      	subs	r3, #30
 8002eac:	221f      	movs	r2, #31
 8002eae:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb2:	43db      	mvns	r3, r3
 8002eb4:	4019      	ands	r1, r3
 8002eb6:	683b      	ldr	r3, [r7, #0]
 8002eb8:	6818      	ldr	r0, [r3, #0]
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	685a      	ldr	r2, [r3, #4]
 8002ebe:	4613      	mov	r3, r2
 8002ec0:	005b      	lsls	r3, r3, #1
 8002ec2:	4413      	add	r3, r2
 8002ec4:	005b      	lsls	r3, r3, #1
 8002ec6:	3b1e      	subs	r3, #30
 8002ec8:	fa00 f203 	lsl.w	r2, r0, r3
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	430a      	orrs	r2, r1
 8002ed2:	635a      	str	r2, [r3, #52]	; 0x34
 8002ed4:	e040      	b.n	8002f58 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8002ed6:	683b      	ldr	r3, [r7, #0]
 8002ed8:	685b      	ldr	r3, [r3, #4]
 8002eda:	2b0e      	cmp	r3, #14
 8002edc:	d81e      	bhi.n	8002f1c <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	685a      	ldr	r2, [r3, #4]
 8002ee8:	4613      	mov	r3, r2
 8002eea:	005b      	lsls	r3, r3, #1
 8002eec:	4413      	add	r3, r2
 8002eee:	005b      	lsls	r3, r3, #1
 8002ef0:	3b3c      	subs	r3, #60	; 0x3c
 8002ef2:	221f      	movs	r2, #31
 8002ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ef8:	43db      	mvns	r3, r3
 8002efa:	4019      	ands	r1, r3
 8002efc:	683b      	ldr	r3, [r7, #0]
 8002efe:	6818      	ldr	r0, [r3, #0]
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	685a      	ldr	r2, [r3, #4]
 8002f04:	4613      	mov	r3, r2
 8002f06:	005b      	lsls	r3, r3, #1
 8002f08:	4413      	add	r3, r2
 8002f0a:	005b      	lsls	r3, r3, #1
 8002f0c:	3b3c      	subs	r3, #60	; 0x3c
 8002f0e:	fa00 f203 	lsl.w	r2, r0, r3
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	430a      	orrs	r2, r1
 8002f18:	639a      	str	r2, [r3, #56]	; 0x38
 8002f1a:	e01d      	b.n	8002f58 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8002f22:	683b      	ldr	r3, [r7, #0]
 8002f24:	685a      	ldr	r2, [r3, #4]
 8002f26:	4613      	mov	r3, r2
 8002f28:	005b      	lsls	r3, r3, #1
 8002f2a:	4413      	add	r3, r2
 8002f2c:	005b      	lsls	r3, r3, #1
 8002f2e:	3b5a      	subs	r3, #90	; 0x5a
 8002f30:	221f      	movs	r2, #31
 8002f32:	fa02 f303 	lsl.w	r3, r2, r3
 8002f36:	43db      	mvns	r3, r3
 8002f38:	4019      	ands	r1, r3
 8002f3a:	683b      	ldr	r3, [r7, #0]
 8002f3c:	6818      	ldr	r0, [r3, #0]
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	685a      	ldr	r2, [r3, #4]
 8002f42:	4613      	mov	r3, r2
 8002f44:	005b      	lsls	r3, r3, #1
 8002f46:	4413      	add	r3, r2
 8002f48:	005b      	lsls	r3, r3, #1
 8002f4a:	3b5a      	subs	r3, #90	; 0x5a
 8002f4c:	fa00 f203 	lsl.w	r2, r0, r3
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	430a      	orrs	r2, r1
 8002f56:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	689b      	ldr	r3, [r3, #8]
 8002f5e:	f003 030c 	and.w	r3, r3, #12
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	f040 80e5 	bne.w	8003132 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	2b09      	cmp	r3, #9
 8002f6e:	d91c      	bls.n	8002faa <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	6999      	ldr	r1, [r3, #24]
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	681a      	ldr	r2, [r3, #0]
 8002f7a:	4613      	mov	r3, r2
 8002f7c:	005b      	lsls	r3, r3, #1
 8002f7e:	4413      	add	r3, r2
 8002f80:	3b1e      	subs	r3, #30
 8002f82:	2207      	movs	r2, #7
 8002f84:	fa02 f303 	lsl.w	r3, r2, r3
 8002f88:	43db      	mvns	r3, r3
 8002f8a:	4019      	ands	r1, r3
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	6898      	ldr	r0, [r3, #8]
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	681a      	ldr	r2, [r3, #0]
 8002f94:	4613      	mov	r3, r2
 8002f96:	005b      	lsls	r3, r3, #1
 8002f98:	4413      	add	r3, r2
 8002f9a:	3b1e      	subs	r3, #30
 8002f9c:	fa00 f203 	lsl.w	r2, r0, r3
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	430a      	orrs	r2, r1
 8002fa6:	619a      	str	r2, [r3, #24]
 8002fa8:	e019      	b.n	8002fde <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	6959      	ldr	r1, [r3, #20]
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	681a      	ldr	r2, [r3, #0]
 8002fb4:	4613      	mov	r3, r2
 8002fb6:	005b      	lsls	r3, r3, #1
 8002fb8:	4413      	add	r3, r2
 8002fba:	2207      	movs	r2, #7
 8002fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8002fc0:	43db      	mvns	r3, r3
 8002fc2:	4019      	ands	r1, r3
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	6898      	ldr	r0, [r3, #8]
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	681a      	ldr	r2, [r3, #0]
 8002fcc:	4613      	mov	r3, r2
 8002fce:	005b      	lsls	r3, r3, #1
 8002fd0:	4413      	add	r3, r2
 8002fd2:	fa00 f203 	lsl.w	r2, r0, r3
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	430a      	orrs	r2, r1
 8002fdc:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8002fde:	683b      	ldr	r3, [r7, #0]
 8002fe0:	695a      	ldr	r2, [r3, #20]
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	68db      	ldr	r3, [r3, #12]
 8002fe8:	08db      	lsrs	r3, r3, #3
 8002fea:	f003 0303 	and.w	r3, r3, #3
 8002fee:	005b      	lsls	r3, r3, #1
 8002ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ff4:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8002ff6:	683b      	ldr	r3, [r7, #0]
 8002ff8:	691b      	ldr	r3, [r3, #16]
 8002ffa:	3b01      	subs	r3, #1
 8002ffc:	2b03      	cmp	r3, #3
 8002ffe:	d84f      	bhi.n	80030a0 <HAL_ADC_ConfigChannel+0x28c>
 8003000:	a201      	add	r2, pc, #4	; (adr r2, 8003008 <HAL_ADC_ConfigChannel+0x1f4>)
 8003002:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003006:	bf00      	nop
 8003008:	08003019 	.word	0x08003019
 800300c:	0800303b 	.word	0x0800303b
 8003010:	0800305d 	.word	0x0800305d
 8003014:	0800307f 	.word	0x0800307f
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800301e:	4b9a      	ldr	r3, [pc, #616]	; (8003288 <HAL_ADC_ConfigChannel+0x474>)
 8003020:	4013      	ands	r3, r2
 8003022:	683a      	ldr	r2, [r7, #0]
 8003024:	6812      	ldr	r2, [r2, #0]
 8003026:	0691      	lsls	r1, r2, #26
 8003028:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800302a:	430a      	orrs	r2, r1
 800302c:	431a      	orrs	r2, r3
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003036:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8003038:	e07e      	b.n	8003138 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8003040:	4b91      	ldr	r3, [pc, #580]	; (8003288 <HAL_ADC_ConfigChannel+0x474>)
 8003042:	4013      	ands	r3, r2
 8003044:	683a      	ldr	r2, [r7, #0]
 8003046:	6812      	ldr	r2, [r2, #0]
 8003048:	0691      	lsls	r1, r2, #26
 800304a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800304c:	430a      	orrs	r2, r1
 800304e:	431a      	orrs	r2, r3
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003058:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800305a:	e06d      	b.n	8003138 <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8003062:	4b89      	ldr	r3, [pc, #548]	; (8003288 <HAL_ADC_ConfigChannel+0x474>)
 8003064:	4013      	ands	r3, r2
 8003066:	683a      	ldr	r2, [r7, #0]
 8003068:	6812      	ldr	r2, [r2, #0]
 800306a:	0691      	lsls	r1, r2, #26
 800306c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800306e:	430a      	orrs	r2, r1
 8003070:	431a      	orrs	r2, r3
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800307a:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800307c:	e05c      	b.n	8003138 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8003084:	4b80      	ldr	r3, [pc, #512]	; (8003288 <HAL_ADC_ConfigChannel+0x474>)
 8003086:	4013      	ands	r3, r2
 8003088:	683a      	ldr	r2, [r7, #0]
 800308a:	6812      	ldr	r2, [r2, #0]
 800308c:	0691      	lsls	r1, r2, #26
 800308e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003090:	430a      	orrs	r2, r1
 8003092:	431a      	orrs	r2, r3
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800309c:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800309e:	e04b      	b.n	8003138 <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80030a6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	069b      	lsls	r3, r3, #26
 80030b0:	429a      	cmp	r2, r3
 80030b2:	d107      	bne.n	80030c4 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80030c2:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80030ca:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80030ce:	683b      	ldr	r3, [r7, #0]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	069b      	lsls	r3, r3, #26
 80030d4:	429a      	cmp	r2, r3
 80030d6:	d107      	bne.n	80030e8 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80030e6:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80030ee:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	069b      	lsls	r3, r3, #26
 80030f8:	429a      	cmp	r2, r3
 80030fa:	d107      	bne.n	800310c <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800310a:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003112:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003116:	683b      	ldr	r3, [r7, #0]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	069b      	lsls	r3, r3, #26
 800311c:	429a      	cmp	r2, r3
 800311e:	d10a      	bne.n	8003136 <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800312e:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8003130:	e001      	b.n	8003136 <HAL_ADC_ConfigChannel+0x322>
    }

  }
 8003132:	bf00      	nop
 8003134:	e000      	b.n	8003138 <HAL_ADC_ConfigChannel+0x324>
      break;
 8003136:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	689b      	ldr	r3, [r3, #8]
 800313e:	f003 0303 	and.w	r3, r3, #3
 8003142:	2b01      	cmp	r3, #1
 8003144:	d108      	bne.n	8003158 <HAL_ADC_ConfigChannel+0x344>
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f003 0301 	and.w	r3, r3, #1
 8003150:	2b01      	cmp	r3, #1
 8003152:	d101      	bne.n	8003158 <HAL_ADC_ConfigChannel+0x344>
 8003154:	2301      	movs	r3, #1
 8003156:	e000      	b.n	800315a <HAL_ADC_ConfigChannel+0x346>
 8003158:	2300      	movs	r3, #0
 800315a:	2b00      	cmp	r3, #0
 800315c:	f040 8130 	bne.w	80033c0 <HAL_ADC_ConfigChannel+0x5ac>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8003160:	683b      	ldr	r3, [r7, #0]
 8003162:	68db      	ldr	r3, [r3, #12]
 8003164:	2b01      	cmp	r3, #1
 8003166:	d00f      	beq.n	8003188 <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	2201      	movs	r2, #1
 8003176:	fa02 f303 	lsl.w	r3, r2, r3
 800317a:	43da      	mvns	r2, r3
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	400a      	ands	r2, r1
 8003182:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8003186:	e049      	b.n	800321c <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8003190:	683b      	ldr	r3, [r7, #0]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	2201      	movs	r2, #1
 8003196:	409a      	lsls	r2, r3
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	430a      	orrs	r2, r1
 800319e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 80031a2:	683b      	ldr	r3, [r7, #0]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	2b09      	cmp	r3, #9
 80031a8:	d91c      	bls.n	80031e4 <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	6999      	ldr	r1, [r3, #24]
 80031b0:	683b      	ldr	r3, [r7, #0]
 80031b2:	681a      	ldr	r2, [r3, #0]
 80031b4:	4613      	mov	r3, r2
 80031b6:	005b      	lsls	r3, r3, #1
 80031b8:	4413      	add	r3, r2
 80031ba:	3b1b      	subs	r3, #27
 80031bc:	2207      	movs	r2, #7
 80031be:	fa02 f303 	lsl.w	r3, r2, r3
 80031c2:	43db      	mvns	r3, r3
 80031c4:	4019      	ands	r1, r3
 80031c6:	683b      	ldr	r3, [r7, #0]
 80031c8:	6898      	ldr	r0, [r3, #8]
 80031ca:	683b      	ldr	r3, [r7, #0]
 80031cc:	681a      	ldr	r2, [r3, #0]
 80031ce:	4613      	mov	r3, r2
 80031d0:	005b      	lsls	r3, r3, #1
 80031d2:	4413      	add	r3, r2
 80031d4:	3b1b      	subs	r3, #27
 80031d6:	fa00 f203 	lsl.w	r2, r0, r3
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	430a      	orrs	r2, r1
 80031e0:	619a      	str	r2, [r3, #24]
 80031e2:	e01b      	b.n	800321c <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	6959      	ldr	r1, [r3, #20]
 80031ea:	683b      	ldr	r3, [r7, #0]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	1c5a      	adds	r2, r3, #1
 80031f0:	4613      	mov	r3, r2
 80031f2:	005b      	lsls	r3, r3, #1
 80031f4:	4413      	add	r3, r2
 80031f6:	2207      	movs	r2, #7
 80031f8:	fa02 f303 	lsl.w	r3, r2, r3
 80031fc:	43db      	mvns	r3, r3
 80031fe:	4019      	ands	r1, r3
 8003200:	683b      	ldr	r3, [r7, #0]
 8003202:	6898      	ldr	r0, [r3, #8]
 8003204:	683b      	ldr	r3, [r7, #0]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	1c5a      	adds	r2, r3, #1
 800320a:	4613      	mov	r3, r2
 800320c:	005b      	lsls	r3, r3, #1
 800320e:	4413      	add	r3, r2
 8003210:	fa00 f203 	lsl.w	r2, r0, r3
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	430a      	orrs	r2, r1
 800321a:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003224:	d004      	beq.n	8003230 <HAL_ADC_ConfigChannel+0x41c>
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	4a18      	ldr	r2, [pc, #96]	; (800328c <HAL_ADC_ConfigChannel+0x478>)
 800322c:	4293      	cmp	r3, r2
 800322e:	d101      	bne.n	8003234 <HAL_ADC_ConfigChannel+0x420>
 8003230:	4b17      	ldr	r3, [pc, #92]	; (8003290 <HAL_ADC_ConfigChannel+0x47c>)
 8003232:	e000      	b.n	8003236 <HAL_ADC_ConfigChannel+0x422>
 8003234:	4b17      	ldr	r3, [pc, #92]	; (8003294 <HAL_ADC_ConfigChannel+0x480>)
 8003236:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003238:	683b      	ldr	r3, [r7, #0]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	2b10      	cmp	r3, #16
 800323e:	d105      	bne.n	800324c <HAL_ADC_ConfigChannel+0x438>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8003240:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003242:	689b      	ldr	r3, [r3, #8]
 8003244:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003248:	2b00      	cmp	r3, #0
 800324a:	d015      	beq.n	8003278 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 800324c:	683b      	ldr	r3, [r7, #0]
 800324e:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8003250:	2b11      	cmp	r3, #17
 8003252:	d105      	bne.n	8003260 <HAL_ADC_ConfigChannel+0x44c>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8003254:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003256:	689b      	ldr	r3, [r3, #8]
 8003258:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 800325c:	2b00      	cmp	r3, #0
 800325e:	d00b      	beq.n	8003278 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8003260:	683b      	ldr	r3, [r7, #0]
 8003262:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8003264:	2b12      	cmp	r3, #18
 8003266:	f040 80ab 	bne.w	80033c0 <HAL_ADC_ConfigChannel+0x5ac>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 800326a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800326c:	689b      	ldr	r3, [r3, #8]
 800326e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8003272:	2b00      	cmp	r3, #0
 8003274:	f040 80a4 	bne.w	80033c0 <HAL_ADC_ConfigChannel+0x5ac>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003280:	d10a      	bne.n	8003298 <HAL_ADC_ConfigChannel+0x484>
 8003282:	4b02      	ldr	r3, [pc, #8]	; (800328c <HAL_ADC_ConfigChannel+0x478>)
 8003284:	60fb      	str	r3, [r7, #12]
 8003286:	e022      	b.n	80032ce <HAL_ADC_ConfigChannel+0x4ba>
 8003288:	83fff000 	.word	0x83fff000
 800328c:	50000100 	.word	0x50000100
 8003290:	50000300 	.word	0x50000300
 8003294:	50000700 	.word	0x50000700
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	4a4e      	ldr	r2, [pc, #312]	; (80033d8 <HAL_ADC_ConfigChannel+0x5c4>)
 800329e:	4293      	cmp	r3, r2
 80032a0:	d103      	bne.n	80032aa <HAL_ADC_ConfigChannel+0x496>
 80032a2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80032a6:	60fb      	str	r3, [r7, #12]
 80032a8:	e011      	b.n	80032ce <HAL_ADC_ConfigChannel+0x4ba>
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	4a4b      	ldr	r2, [pc, #300]	; (80033dc <HAL_ADC_ConfigChannel+0x5c8>)
 80032b0:	4293      	cmp	r3, r2
 80032b2:	d102      	bne.n	80032ba <HAL_ADC_ConfigChannel+0x4a6>
 80032b4:	4b4a      	ldr	r3, [pc, #296]	; (80033e0 <HAL_ADC_ConfigChannel+0x5cc>)
 80032b6:	60fb      	str	r3, [r7, #12]
 80032b8:	e009      	b.n	80032ce <HAL_ADC_ConfigChannel+0x4ba>
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	4a48      	ldr	r2, [pc, #288]	; (80033e0 <HAL_ADC_ConfigChannel+0x5cc>)
 80032c0:	4293      	cmp	r3, r2
 80032c2:	d102      	bne.n	80032ca <HAL_ADC_ConfigChannel+0x4b6>
 80032c4:	4b45      	ldr	r3, [pc, #276]	; (80033dc <HAL_ADC_ConfigChannel+0x5c8>)
 80032c6:	60fb      	str	r3, [r7, #12]
 80032c8:	e001      	b.n	80032ce <HAL_ADC_ConfigChannel+0x4ba>
 80032ca:	2300      	movs	r3, #0
 80032cc:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	689b      	ldr	r3, [r3, #8]
 80032d4:	f003 0303 	and.w	r3, r3, #3
 80032d8:	2b01      	cmp	r3, #1
 80032da:	d108      	bne.n	80032ee <HAL_ADC_ConfigChannel+0x4da>
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f003 0301 	and.w	r3, r3, #1
 80032e6:	2b01      	cmp	r3, #1
 80032e8:	d101      	bne.n	80032ee <HAL_ADC_ConfigChannel+0x4da>
 80032ea:	2301      	movs	r3, #1
 80032ec:	e000      	b.n	80032f0 <HAL_ADC_ConfigChannel+0x4dc>
 80032ee:	2300      	movs	r3, #0
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d150      	bne.n	8003396 <HAL_ADC_ConfigChannel+0x582>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80032f4:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d010      	beq.n	800331c <HAL_ADC_ConfigChannel+0x508>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	689b      	ldr	r3, [r3, #8]
 80032fe:	f003 0303 	and.w	r3, r3, #3
 8003302:	2b01      	cmp	r3, #1
 8003304:	d107      	bne.n	8003316 <HAL_ADC_ConfigChannel+0x502>
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f003 0301 	and.w	r3, r3, #1
 800330e:	2b01      	cmp	r3, #1
 8003310:	d101      	bne.n	8003316 <HAL_ADC_ConfigChannel+0x502>
 8003312:	2301      	movs	r3, #1
 8003314:	e000      	b.n	8003318 <HAL_ADC_ConfigChannel+0x504>
 8003316:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8003318:	2b00      	cmp	r3, #0
 800331a:	d13c      	bne.n	8003396 <HAL_ADC_ConfigChannel+0x582>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	2b10      	cmp	r3, #16
 8003322:	d11d      	bne.n	8003360 <HAL_ADC_ConfigChannel+0x54c>
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800332c:	d118      	bne.n	8003360 <HAL_ADC_ConfigChannel+0x54c>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 800332e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003330:	689b      	ldr	r3, [r3, #8]
 8003332:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003336:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003338:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800333a:	4b2a      	ldr	r3, [pc, #168]	; (80033e4 <HAL_ADC_ConfigChannel+0x5d0>)
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	4a2a      	ldr	r2, [pc, #168]	; (80033e8 <HAL_ADC_ConfigChannel+0x5d4>)
 8003340:	fba2 2303 	umull	r2, r3, r2, r3
 8003344:	0c9a      	lsrs	r2, r3, #18
 8003346:	4613      	mov	r3, r2
 8003348:	009b      	lsls	r3, r3, #2
 800334a:	4413      	add	r3, r2
 800334c:	005b      	lsls	r3, r3, #1
 800334e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003350:	e002      	b.n	8003358 <HAL_ADC_ConfigChannel+0x544>
          {
            wait_loop_index--;
 8003352:	68bb      	ldr	r3, [r7, #8]
 8003354:	3b01      	subs	r3, #1
 8003356:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003358:	68bb      	ldr	r3, [r7, #8]
 800335a:	2b00      	cmp	r3, #0
 800335c:	d1f9      	bne.n	8003352 <HAL_ADC_ConfigChannel+0x53e>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800335e:	e02e      	b.n	80033be <HAL_ADC_ConfigChannel+0x5aa>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8003360:	683b      	ldr	r3, [r7, #0]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	2b11      	cmp	r3, #17
 8003366:	d10b      	bne.n	8003380 <HAL_ADC_ConfigChannel+0x56c>
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003370:	d106      	bne.n	8003380 <HAL_ADC_ConfigChannel+0x56c>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8003372:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003374:	689b      	ldr	r3, [r3, #8]
 8003376:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 800337a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800337c:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800337e:	e01e      	b.n	80033be <HAL_ADC_ConfigChannel+0x5aa>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	2b12      	cmp	r3, #18
 8003386:	d11a      	bne.n	80033be <HAL_ADC_ConfigChannel+0x5aa>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8003388:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800338a:	689b      	ldr	r3, [r3, #8]
 800338c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003390:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003392:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003394:	e013      	b.n	80033be <HAL_ADC_ConfigChannel+0x5aa>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800339a:	f043 0220 	orr.w	r2, r3, #32
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 80033a2:	2301      	movs	r3, #1
 80033a4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80033a8:	e00a      	b.n	80033c0 <HAL_ADC_ConfigChannel+0x5ac>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ae:	f043 0220 	orr.w	r2, r3, #32
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 80033b6:	2301      	movs	r3, #1
 80033b8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80033bc:	e000      	b.n	80033c0 <HAL_ADC_ConfigChannel+0x5ac>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80033be:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	2200      	movs	r2, #0
 80033c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80033c8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80033cc:	4618      	mov	r0, r3
 80033ce:	376c      	adds	r7, #108	; 0x6c
 80033d0:	46bd      	mov	sp, r7
 80033d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d6:	4770      	bx	lr
 80033d8:	50000100 	.word	0x50000100
 80033dc:	50000400 	.word	0x50000400
 80033e0:	50000500 	.word	0x50000500
 80033e4:	20000068 	.word	0x20000068
 80033e8:	431bde83 	.word	0x431bde83

080033ec <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 80033ec:	b480      	push	{r7}
 80033ee:	b099      	sub	sp, #100	; 0x64
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
 80033f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80033f6:	2300      	movs	r3, #0
 80033f8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003404:	d102      	bne.n	800340c <HAL_ADCEx_MultiModeConfigChannel+0x20>
 8003406:	4b6d      	ldr	r3, [pc, #436]	; (80035bc <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8003408:	60bb      	str	r3, [r7, #8]
 800340a:	e01a      	b.n	8003442 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	4a6a      	ldr	r2, [pc, #424]	; (80035bc <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8003412:	4293      	cmp	r3, r2
 8003414:	d103      	bne.n	800341e <HAL_ADCEx_MultiModeConfigChannel+0x32>
 8003416:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800341a:	60bb      	str	r3, [r7, #8]
 800341c:	e011      	b.n	8003442 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	4a67      	ldr	r2, [pc, #412]	; (80035c0 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8003424:	4293      	cmp	r3, r2
 8003426:	d102      	bne.n	800342e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8003428:	4b66      	ldr	r3, [pc, #408]	; (80035c4 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 800342a:	60bb      	str	r3, [r7, #8]
 800342c:	e009      	b.n	8003442 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	4a64      	ldr	r2, [pc, #400]	; (80035c4 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8003434:	4293      	cmp	r3, r2
 8003436:	d102      	bne.n	800343e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8003438:	4b61      	ldr	r3, [pc, #388]	; (80035c0 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 800343a:	60bb      	str	r3, [r7, #8]
 800343c:	e001      	b.n	8003442 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 800343e:	2300      	movs	r3, #0
 8003440:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8003442:	68bb      	ldr	r3, [r7, #8]
 8003444:	2b00      	cmp	r3, #0
 8003446:	d101      	bne.n	800344c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 8003448:	2301      	movs	r3, #1
 800344a:	e0b0      	b.n	80035ae <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003452:	2b01      	cmp	r3, #1
 8003454:	d101      	bne.n	800345a <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 8003456:	2302      	movs	r3, #2
 8003458:	e0a9      	b.n	80035ae <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	2201      	movs	r2, #1
 800345e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	689b      	ldr	r3, [r3, #8]
 8003468:	f003 0304 	and.w	r3, r3, #4
 800346c:	2b00      	cmp	r3, #0
 800346e:	f040 808d 	bne.w	800358c <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8003472:	68bb      	ldr	r3, [r7, #8]
 8003474:	689b      	ldr	r3, [r3, #8]
 8003476:	f003 0304 	and.w	r3, r3, #4
 800347a:	2b00      	cmp	r3, #0
 800347c:	f040 8086 	bne.w	800358c <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003488:	d004      	beq.n	8003494 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	4a4b      	ldr	r2, [pc, #300]	; (80035bc <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8003490:	4293      	cmp	r3, r2
 8003492:	d101      	bne.n	8003498 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8003494:	4b4c      	ldr	r3, [pc, #304]	; (80035c8 <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 8003496:	e000      	b.n	800349a <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8003498:	4b4c      	ldr	r3, [pc, #304]	; (80035cc <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 800349a:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800349c:	683b      	ldr	r3, [r7, #0]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d040      	beq.n	8003526 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 80034a4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80034a6:	689b      	ldr	r3, [r3, #8]
 80034a8:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80034ac:	683b      	ldr	r3, [r7, #0]
 80034ae:	6859      	ldr	r1, [r3, #4]
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80034b6:	035b      	lsls	r3, r3, #13
 80034b8:	430b      	orrs	r3, r1
 80034ba:	431a      	orrs	r2, r3
 80034bc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80034be:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	689b      	ldr	r3, [r3, #8]
 80034c6:	f003 0303 	and.w	r3, r3, #3
 80034ca:	2b01      	cmp	r3, #1
 80034cc:	d108      	bne.n	80034e0 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f003 0301 	and.w	r3, r3, #1
 80034d8:	2b01      	cmp	r3, #1
 80034da:	d101      	bne.n	80034e0 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 80034dc:	2301      	movs	r3, #1
 80034de:	e000      	b.n	80034e2 <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 80034e0:	2300      	movs	r3, #0
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d15c      	bne.n	80035a0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80034e6:	68bb      	ldr	r3, [r7, #8]
 80034e8:	689b      	ldr	r3, [r3, #8]
 80034ea:	f003 0303 	and.w	r3, r3, #3
 80034ee:	2b01      	cmp	r3, #1
 80034f0:	d107      	bne.n	8003502 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 80034f2:	68bb      	ldr	r3, [r7, #8]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f003 0301 	and.w	r3, r3, #1
 80034fa:	2b01      	cmp	r3, #1
 80034fc:	d101      	bne.n	8003502 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 80034fe:	2301      	movs	r3, #1
 8003500:	e000      	b.n	8003504 <HAL_ADCEx_MultiModeConfigChannel+0x118>
 8003502:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003504:	2b00      	cmp	r3, #0
 8003506:	d14b      	bne.n	80035a0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8003508:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800350a:	689b      	ldr	r3, [r3, #8]
 800350c:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003510:	f023 030f 	bic.w	r3, r3, #15
 8003514:	683a      	ldr	r2, [r7, #0]
 8003516:	6811      	ldr	r1, [r2, #0]
 8003518:	683a      	ldr	r2, [r7, #0]
 800351a:	6892      	ldr	r2, [r2, #8]
 800351c:	430a      	orrs	r2, r1
 800351e:	431a      	orrs	r2, r3
 8003520:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003522:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003524:	e03c      	b.n	80035a0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003526:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003528:	689b      	ldr	r3, [r3, #8]
 800352a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800352e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003530:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	689b      	ldr	r3, [r3, #8]
 8003538:	f003 0303 	and.w	r3, r3, #3
 800353c:	2b01      	cmp	r3, #1
 800353e:	d108      	bne.n	8003552 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f003 0301 	and.w	r3, r3, #1
 800354a:	2b01      	cmp	r3, #1
 800354c:	d101      	bne.n	8003552 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 800354e:	2301      	movs	r3, #1
 8003550:	e000      	b.n	8003554 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8003552:	2300      	movs	r3, #0
 8003554:	2b00      	cmp	r3, #0
 8003556:	d123      	bne.n	80035a0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8003558:	68bb      	ldr	r3, [r7, #8]
 800355a:	689b      	ldr	r3, [r3, #8]
 800355c:	f003 0303 	and.w	r3, r3, #3
 8003560:	2b01      	cmp	r3, #1
 8003562:	d107      	bne.n	8003574 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8003564:	68bb      	ldr	r3, [r7, #8]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f003 0301 	and.w	r3, r3, #1
 800356c:	2b01      	cmp	r3, #1
 800356e:	d101      	bne.n	8003574 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8003570:	2301      	movs	r3, #1
 8003572:	e000      	b.n	8003576 <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 8003574:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003576:	2b00      	cmp	r3, #0
 8003578:	d112      	bne.n	80035a0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 800357a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800357c:	689b      	ldr	r3, [r3, #8]
 800357e:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003582:	f023 030f 	bic.w	r3, r3, #15
 8003586:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003588:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800358a:	e009      	b.n	80035a0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003590:	f043 0220 	orr.w	r2, r3, #32
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8003598:	2301      	movs	r3, #1
 800359a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800359e:	e000      	b.n	80035a2 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80035a0:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	2200      	movs	r2, #0
 80035a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80035aa:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 80035ae:	4618      	mov	r0, r3
 80035b0:	3764      	adds	r7, #100	; 0x64
 80035b2:	46bd      	mov	sp, r7
 80035b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b8:	4770      	bx	lr
 80035ba:	bf00      	nop
 80035bc:	50000100 	.word	0x50000100
 80035c0:	50000400 	.word	0x50000400
 80035c4:	50000500 	.word	0x50000500
 80035c8:	50000300 	.word	0x50000300
 80035cc:	50000700 	.word	0x50000700

080035d0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	b084      	sub	sp, #16
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80035d8:	2300      	movs	r3, #0
 80035da:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	689b      	ldr	r3, [r3, #8]
 80035e2:	f003 0303 	and.w	r3, r3, #3
 80035e6:	2b01      	cmp	r3, #1
 80035e8:	d108      	bne.n	80035fc <ADC_Enable+0x2c>
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f003 0301 	and.w	r3, r3, #1
 80035f4:	2b01      	cmp	r3, #1
 80035f6:	d101      	bne.n	80035fc <ADC_Enable+0x2c>
 80035f8:	2301      	movs	r3, #1
 80035fa:	e000      	b.n	80035fe <ADC_Enable+0x2e>
 80035fc:	2300      	movs	r3, #0
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d143      	bne.n	800368a <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	689a      	ldr	r2, [r3, #8]
 8003608:	4b22      	ldr	r3, [pc, #136]	; (8003694 <ADC_Enable+0xc4>)
 800360a:	4013      	ands	r3, r2
 800360c:	2b00      	cmp	r3, #0
 800360e:	d00d      	beq.n	800362c <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003614:	f043 0210 	orr.w	r2, r3, #16
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003620:	f043 0201 	orr.w	r2, r3, #1
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 8003628:	2301      	movs	r3, #1
 800362a:	e02f      	b.n	800368c <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	689a      	ldr	r2, [r3, #8]
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f042 0201 	orr.w	r2, r2, #1
 800363a:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 800363c:	f7fe fd8e 	bl	800215c <HAL_GetTick>
 8003640:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003642:	e01b      	b.n	800367c <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003644:	f7fe fd8a 	bl	800215c <HAL_GetTick>
 8003648:	4602      	mov	r2, r0
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	1ad3      	subs	r3, r2, r3
 800364e:	2b02      	cmp	r3, #2
 8003650:	d914      	bls.n	800367c <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f003 0301 	and.w	r3, r3, #1
 800365c:	2b01      	cmp	r3, #1
 800365e:	d00d      	beq.n	800367c <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003664:	f043 0210 	orr.w	r2, r3, #16
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003670:	f043 0201 	orr.w	r2, r3, #1
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8003678:	2301      	movs	r3, #1
 800367a:	e007      	b.n	800368c <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f003 0301 	and.w	r3, r3, #1
 8003686:	2b01      	cmp	r3, #1
 8003688:	d1dc      	bne.n	8003644 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800368a:	2300      	movs	r3, #0
}
 800368c:	4618      	mov	r0, r3
 800368e:	3710      	adds	r7, #16
 8003690:	46bd      	mov	sp, r7
 8003692:	bd80      	pop	{r7, pc}
 8003694:	8000003f 	.word	0x8000003f

08003698 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	b084      	sub	sp, #16
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80036a0:	2300      	movs	r3, #0
 80036a2:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	689b      	ldr	r3, [r3, #8]
 80036aa:	f003 0303 	and.w	r3, r3, #3
 80036ae:	2b01      	cmp	r3, #1
 80036b0:	d108      	bne.n	80036c4 <ADC_Disable+0x2c>
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f003 0301 	and.w	r3, r3, #1
 80036bc:	2b01      	cmp	r3, #1
 80036be:	d101      	bne.n	80036c4 <ADC_Disable+0x2c>
 80036c0:	2301      	movs	r3, #1
 80036c2:	e000      	b.n	80036c6 <ADC_Disable+0x2e>
 80036c4:	2300      	movs	r3, #0
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d047      	beq.n	800375a <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	689b      	ldr	r3, [r3, #8]
 80036d0:	f003 030d 	and.w	r3, r3, #13
 80036d4:	2b01      	cmp	r3, #1
 80036d6:	d10f      	bne.n	80036f8 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	689a      	ldr	r2, [r3, #8]
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f042 0202 	orr.w	r2, r2, #2
 80036e6:	609a      	str	r2, [r3, #8]
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	2203      	movs	r2, #3
 80036ee:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 80036f0:	f7fe fd34 	bl	800215c <HAL_GetTick>
 80036f4:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80036f6:	e029      	b.n	800374c <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036fc:	f043 0210 	orr.w	r2, r3, #16
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003708:	f043 0201 	orr.w	r2, r3, #1
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8003710:	2301      	movs	r3, #1
 8003712:	e023      	b.n	800375c <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003714:	f7fe fd22 	bl	800215c <HAL_GetTick>
 8003718:	4602      	mov	r2, r0
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	1ad3      	subs	r3, r2, r3
 800371e:	2b02      	cmp	r3, #2
 8003720:	d914      	bls.n	800374c <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	689b      	ldr	r3, [r3, #8]
 8003728:	f003 0301 	and.w	r3, r3, #1
 800372c:	2b01      	cmp	r3, #1
 800372e:	d10d      	bne.n	800374c <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003734:	f043 0210 	orr.w	r2, r3, #16
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003740:	f043 0201 	orr.w	r2, r3, #1
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8003748:	2301      	movs	r3, #1
 800374a:	e007      	b.n	800375c <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	689b      	ldr	r3, [r3, #8]
 8003752:	f003 0301 	and.w	r3, r3, #1
 8003756:	2b01      	cmp	r3, #1
 8003758:	d0dc      	beq.n	8003714 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800375a:	2300      	movs	r3, #0
}
 800375c:	4618      	mov	r0, r3
 800375e:	3710      	adds	r7, #16
 8003760:	46bd      	mov	sp, r7
 8003762:	bd80      	pop	{r7, pc}

08003764 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003764:	b480      	push	{r7}
 8003766:	b085      	sub	sp, #20
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	f003 0307 	and.w	r3, r3, #7
 8003772:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003774:	4b0c      	ldr	r3, [pc, #48]	; (80037a8 <__NVIC_SetPriorityGrouping+0x44>)
 8003776:	68db      	ldr	r3, [r3, #12]
 8003778:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800377a:	68ba      	ldr	r2, [r7, #8]
 800377c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003780:	4013      	ands	r3, r2
 8003782:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003788:	68bb      	ldr	r3, [r7, #8]
 800378a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800378c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003790:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003794:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003796:	4a04      	ldr	r2, [pc, #16]	; (80037a8 <__NVIC_SetPriorityGrouping+0x44>)
 8003798:	68bb      	ldr	r3, [r7, #8]
 800379a:	60d3      	str	r3, [r2, #12]
}
 800379c:	bf00      	nop
 800379e:	3714      	adds	r7, #20
 80037a0:	46bd      	mov	sp, r7
 80037a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a6:	4770      	bx	lr
 80037a8:	e000ed00 	.word	0xe000ed00

080037ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80037ac:	b480      	push	{r7}
 80037ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80037b0:	4b04      	ldr	r3, [pc, #16]	; (80037c4 <__NVIC_GetPriorityGrouping+0x18>)
 80037b2:	68db      	ldr	r3, [r3, #12]
 80037b4:	0a1b      	lsrs	r3, r3, #8
 80037b6:	f003 0307 	and.w	r3, r3, #7
}
 80037ba:	4618      	mov	r0, r3
 80037bc:	46bd      	mov	sp, r7
 80037be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c2:	4770      	bx	lr
 80037c4:	e000ed00 	.word	0xe000ed00

080037c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037c8:	b480      	push	{r7}
 80037ca:	b083      	sub	sp, #12
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	4603      	mov	r3, r0
 80037d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	db0b      	blt.n	80037f2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80037da:	79fb      	ldrb	r3, [r7, #7]
 80037dc:	f003 021f 	and.w	r2, r3, #31
 80037e0:	4907      	ldr	r1, [pc, #28]	; (8003800 <__NVIC_EnableIRQ+0x38>)
 80037e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037e6:	095b      	lsrs	r3, r3, #5
 80037e8:	2001      	movs	r0, #1
 80037ea:	fa00 f202 	lsl.w	r2, r0, r2
 80037ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80037f2:	bf00      	nop
 80037f4:	370c      	adds	r7, #12
 80037f6:	46bd      	mov	sp, r7
 80037f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fc:	4770      	bx	lr
 80037fe:	bf00      	nop
 8003800:	e000e100 	.word	0xe000e100

08003804 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003804:	b480      	push	{r7}
 8003806:	b083      	sub	sp, #12
 8003808:	af00      	add	r7, sp, #0
 800380a:	4603      	mov	r3, r0
 800380c:	6039      	str	r1, [r7, #0]
 800380e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003810:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003814:	2b00      	cmp	r3, #0
 8003816:	db0a      	blt.n	800382e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003818:	683b      	ldr	r3, [r7, #0]
 800381a:	b2da      	uxtb	r2, r3
 800381c:	490c      	ldr	r1, [pc, #48]	; (8003850 <__NVIC_SetPriority+0x4c>)
 800381e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003822:	0112      	lsls	r2, r2, #4
 8003824:	b2d2      	uxtb	r2, r2
 8003826:	440b      	add	r3, r1
 8003828:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800382c:	e00a      	b.n	8003844 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800382e:	683b      	ldr	r3, [r7, #0]
 8003830:	b2da      	uxtb	r2, r3
 8003832:	4908      	ldr	r1, [pc, #32]	; (8003854 <__NVIC_SetPriority+0x50>)
 8003834:	79fb      	ldrb	r3, [r7, #7]
 8003836:	f003 030f 	and.w	r3, r3, #15
 800383a:	3b04      	subs	r3, #4
 800383c:	0112      	lsls	r2, r2, #4
 800383e:	b2d2      	uxtb	r2, r2
 8003840:	440b      	add	r3, r1
 8003842:	761a      	strb	r2, [r3, #24]
}
 8003844:	bf00      	nop
 8003846:	370c      	adds	r7, #12
 8003848:	46bd      	mov	sp, r7
 800384a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800384e:	4770      	bx	lr
 8003850:	e000e100 	.word	0xe000e100
 8003854:	e000ed00 	.word	0xe000ed00

08003858 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003858:	b480      	push	{r7}
 800385a:	b089      	sub	sp, #36	; 0x24
 800385c:	af00      	add	r7, sp, #0
 800385e:	60f8      	str	r0, [r7, #12]
 8003860:	60b9      	str	r1, [r7, #8]
 8003862:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	f003 0307 	and.w	r3, r3, #7
 800386a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800386c:	69fb      	ldr	r3, [r7, #28]
 800386e:	f1c3 0307 	rsb	r3, r3, #7
 8003872:	2b04      	cmp	r3, #4
 8003874:	bf28      	it	cs
 8003876:	2304      	movcs	r3, #4
 8003878:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800387a:	69fb      	ldr	r3, [r7, #28]
 800387c:	3304      	adds	r3, #4
 800387e:	2b06      	cmp	r3, #6
 8003880:	d902      	bls.n	8003888 <NVIC_EncodePriority+0x30>
 8003882:	69fb      	ldr	r3, [r7, #28]
 8003884:	3b03      	subs	r3, #3
 8003886:	e000      	b.n	800388a <NVIC_EncodePriority+0x32>
 8003888:	2300      	movs	r3, #0
 800388a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800388c:	f04f 32ff 	mov.w	r2, #4294967295
 8003890:	69bb      	ldr	r3, [r7, #24]
 8003892:	fa02 f303 	lsl.w	r3, r2, r3
 8003896:	43da      	mvns	r2, r3
 8003898:	68bb      	ldr	r3, [r7, #8]
 800389a:	401a      	ands	r2, r3
 800389c:	697b      	ldr	r3, [r7, #20]
 800389e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80038a0:	f04f 31ff 	mov.w	r1, #4294967295
 80038a4:	697b      	ldr	r3, [r7, #20]
 80038a6:	fa01 f303 	lsl.w	r3, r1, r3
 80038aa:	43d9      	mvns	r1, r3
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038b0:	4313      	orrs	r3, r2
         );
}
 80038b2:	4618      	mov	r0, r3
 80038b4:	3724      	adds	r7, #36	; 0x24
 80038b6:	46bd      	mov	sp, r7
 80038b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038bc:	4770      	bx	lr
	...

080038c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80038c0:	b580      	push	{r7, lr}
 80038c2:	b082      	sub	sp, #8
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	3b01      	subs	r3, #1
 80038cc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80038d0:	d301      	bcc.n	80038d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80038d2:	2301      	movs	r3, #1
 80038d4:	e00f      	b.n	80038f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80038d6:	4a0a      	ldr	r2, [pc, #40]	; (8003900 <SysTick_Config+0x40>)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	3b01      	subs	r3, #1
 80038dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80038de:	210f      	movs	r1, #15
 80038e0:	f04f 30ff 	mov.w	r0, #4294967295
 80038e4:	f7ff ff8e 	bl	8003804 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80038e8:	4b05      	ldr	r3, [pc, #20]	; (8003900 <SysTick_Config+0x40>)
 80038ea:	2200      	movs	r2, #0
 80038ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80038ee:	4b04      	ldr	r3, [pc, #16]	; (8003900 <SysTick_Config+0x40>)
 80038f0:	2207      	movs	r2, #7
 80038f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80038f4:	2300      	movs	r3, #0
}
 80038f6:	4618      	mov	r0, r3
 80038f8:	3708      	adds	r7, #8
 80038fa:	46bd      	mov	sp, r7
 80038fc:	bd80      	pop	{r7, pc}
 80038fe:	bf00      	nop
 8003900:	e000e010 	.word	0xe000e010

08003904 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b082      	sub	sp, #8
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800390c:	6878      	ldr	r0, [r7, #4]
 800390e:	f7ff ff29 	bl	8003764 <__NVIC_SetPriorityGrouping>
}
 8003912:	bf00      	nop
 8003914:	3708      	adds	r7, #8
 8003916:	46bd      	mov	sp, r7
 8003918:	bd80      	pop	{r7, pc}

0800391a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800391a:	b580      	push	{r7, lr}
 800391c:	b086      	sub	sp, #24
 800391e:	af00      	add	r7, sp, #0
 8003920:	4603      	mov	r3, r0
 8003922:	60b9      	str	r1, [r7, #8]
 8003924:	607a      	str	r2, [r7, #4]
 8003926:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003928:	2300      	movs	r3, #0
 800392a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800392c:	f7ff ff3e 	bl	80037ac <__NVIC_GetPriorityGrouping>
 8003930:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003932:	687a      	ldr	r2, [r7, #4]
 8003934:	68b9      	ldr	r1, [r7, #8]
 8003936:	6978      	ldr	r0, [r7, #20]
 8003938:	f7ff ff8e 	bl	8003858 <NVIC_EncodePriority>
 800393c:	4602      	mov	r2, r0
 800393e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003942:	4611      	mov	r1, r2
 8003944:	4618      	mov	r0, r3
 8003946:	f7ff ff5d 	bl	8003804 <__NVIC_SetPriority>
}
 800394a:	bf00      	nop
 800394c:	3718      	adds	r7, #24
 800394e:	46bd      	mov	sp, r7
 8003950:	bd80      	pop	{r7, pc}

08003952 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003952:	b580      	push	{r7, lr}
 8003954:	b082      	sub	sp, #8
 8003956:	af00      	add	r7, sp, #0
 8003958:	4603      	mov	r3, r0
 800395a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800395c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003960:	4618      	mov	r0, r3
 8003962:	f7ff ff31 	bl	80037c8 <__NVIC_EnableIRQ>
}
 8003966:	bf00      	nop
 8003968:	3708      	adds	r7, #8
 800396a:	46bd      	mov	sp, r7
 800396c:	bd80      	pop	{r7, pc}

0800396e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800396e:	b580      	push	{r7, lr}
 8003970:	b082      	sub	sp, #8
 8003972:	af00      	add	r7, sp, #0
 8003974:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003976:	6878      	ldr	r0, [r7, #4]
 8003978:	f7ff ffa2 	bl	80038c0 <SysTick_Config>
 800397c:	4603      	mov	r3, r0
}
 800397e:	4618      	mov	r0, r3
 8003980:	3708      	adds	r7, #8
 8003982:	46bd      	mov	sp, r7
 8003984:	bd80      	pop	{r7, pc}

08003986 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003986:	b480      	push	{r7}
 8003988:	b083      	sub	sp, #12
 800398a:	af00      	add	r7, sp, #0
 800398c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003994:	2b02      	cmp	r3, #2
 8003996:	d008      	beq.n	80039aa <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2204      	movs	r2, #4
 800399c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	2200      	movs	r2, #0
 80039a2:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80039a6:	2301      	movs	r3, #1
 80039a8:	e020      	b.n	80039ec <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	681a      	ldr	r2, [r3, #0]
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f022 020e 	bic.w	r2, r2, #14
 80039b8:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	681a      	ldr	r2, [r3, #0]
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f022 0201 	bic.w	r2, r2, #1
 80039c8:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039d2:	2101      	movs	r1, #1
 80039d4:	fa01 f202 	lsl.w	r2, r1, r2
 80039d8:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	2201      	movs	r2, #1
 80039de:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2200      	movs	r2, #0
 80039e6:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 80039ea:	2300      	movs	r3, #0
}
 80039ec:	4618      	mov	r0, r3
 80039ee:	370c      	adds	r7, #12
 80039f0:	46bd      	mov	sp, r7
 80039f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f6:	4770      	bx	lr

080039f8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b084      	sub	sp, #16
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a00:	2300      	movs	r3, #0
 8003a02:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003a0a:	2b02      	cmp	r3, #2
 8003a0c:	d005      	beq.n	8003a1a <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	2204      	movs	r2, #4
 8003a12:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003a14:	2301      	movs	r3, #1
 8003a16:	73fb      	strb	r3, [r7, #15]
 8003a18:	e027      	b.n	8003a6a <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	681a      	ldr	r2, [r3, #0]
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f022 020e 	bic.w	r2, r2, #14
 8003a28:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	681a      	ldr	r2, [r3, #0]
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f022 0201 	bic.w	r2, r2, #1
 8003a38:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a42:	2101      	movs	r1, #1
 8003a44:	fa01 f202 	lsl.w	r2, r1, r2
 8003a48:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	2201      	movs	r2, #1
 8003a4e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	2200      	movs	r2, #0
 8003a56:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d003      	beq.n	8003a6a <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a66:	6878      	ldr	r0, [r7, #4]
 8003a68:	4798      	blx	r3
    } 
  }
  return status;
 8003a6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a6c:	4618      	mov	r0, r3
 8003a6e:	3710      	adds	r7, #16
 8003a70:	46bd      	mov	sp, r7
 8003a72:	bd80      	pop	{r7, pc}

08003a74 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003a74:	b480      	push	{r7}
 8003a76:	b087      	sub	sp, #28
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]
 8003a7c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003a7e:	2300      	movs	r3, #0
 8003a80:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003a82:	e154      	b.n	8003d2e <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	681a      	ldr	r2, [r3, #0]
 8003a88:	2101      	movs	r1, #1
 8003a8a:	697b      	ldr	r3, [r7, #20]
 8003a8c:	fa01 f303 	lsl.w	r3, r1, r3
 8003a90:	4013      	ands	r3, r2
 8003a92:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	f000 8146 	beq.w	8003d28 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003a9c:	683b      	ldr	r3, [r7, #0]
 8003a9e:	685b      	ldr	r3, [r3, #4]
 8003aa0:	f003 0303 	and.w	r3, r3, #3
 8003aa4:	2b01      	cmp	r3, #1
 8003aa6:	d005      	beq.n	8003ab4 <HAL_GPIO_Init+0x40>
 8003aa8:	683b      	ldr	r3, [r7, #0]
 8003aaa:	685b      	ldr	r3, [r3, #4]
 8003aac:	f003 0303 	and.w	r3, r3, #3
 8003ab0:	2b02      	cmp	r3, #2
 8003ab2:	d130      	bne.n	8003b16 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	689b      	ldr	r3, [r3, #8]
 8003ab8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003aba:	697b      	ldr	r3, [r7, #20]
 8003abc:	005b      	lsls	r3, r3, #1
 8003abe:	2203      	movs	r2, #3
 8003ac0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ac4:	43db      	mvns	r3, r3
 8003ac6:	693a      	ldr	r2, [r7, #16]
 8003ac8:	4013      	ands	r3, r2
 8003aca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003acc:	683b      	ldr	r3, [r7, #0]
 8003ace:	68da      	ldr	r2, [r3, #12]
 8003ad0:	697b      	ldr	r3, [r7, #20]
 8003ad2:	005b      	lsls	r3, r3, #1
 8003ad4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ad8:	693a      	ldr	r2, [r7, #16]
 8003ada:	4313      	orrs	r3, r2
 8003adc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	693a      	ldr	r2, [r7, #16]
 8003ae2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	685b      	ldr	r3, [r3, #4]
 8003ae8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003aea:	2201      	movs	r2, #1
 8003aec:	697b      	ldr	r3, [r7, #20]
 8003aee:	fa02 f303 	lsl.w	r3, r2, r3
 8003af2:	43db      	mvns	r3, r3
 8003af4:	693a      	ldr	r2, [r7, #16]
 8003af6:	4013      	ands	r3, r2
 8003af8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003afa:	683b      	ldr	r3, [r7, #0]
 8003afc:	685b      	ldr	r3, [r3, #4]
 8003afe:	091b      	lsrs	r3, r3, #4
 8003b00:	f003 0201 	and.w	r2, r3, #1
 8003b04:	697b      	ldr	r3, [r7, #20]
 8003b06:	fa02 f303 	lsl.w	r3, r2, r3
 8003b0a:	693a      	ldr	r2, [r7, #16]
 8003b0c:	4313      	orrs	r3, r2
 8003b0e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	693a      	ldr	r2, [r7, #16]
 8003b14:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003b16:	683b      	ldr	r3, [r7, #0]
 8003b18:	685b      	ldr	r3, [r3, #4]
 8003b1a:	f003 0303 	and.w	r3, r3, #3
 8003b1e:	2b03      	cmp	r3, #3
 8003b20:	d017      	beq.n	8003b52 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	68db      	ldr	r3, [r3, #12]
 8003b26:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003b28:	697b      	ldr	r3, [r7, #20]
 8003b2a:	005b      	lsls	r3, r3, #1
 8003b2c:	2203      	movs	r2, #3
 8003b2e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b32:	43db      	mvns	r3, r3
 8003b34:	693a      	ldr	r2, [r7, #16]
 8003b36:	4013      	ands	r3, r2
 8003b38:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003b3a:	683b      	ldr	r3, [r7, #0]
 8003b3c:	689a      	ldr	r2, [r3, #8]
 8003b3e:	697b      	ldr	r3, [r7, #20]
 8003b40:	005b      	lsls	r3, r3, #1
 8003b42:	fa02 f303 	lsl.w	r3, r2, r3
 8003b46:	693a      	ldr	r2, [r7, #16]
 8003b48:	4313      	orrs	r3, r2
 8003b4a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	693a      	ldr	r2, [r7, #16]
 8003b50:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b52:	683b      	ldr	r3, [r7, #0]
 8003b54:	685b      	ldr	r3, [r3, #4]
 8003b56:	f003 0303 	and.w	r3, r3, #3
 8003b5a:	2b02      	cmp	r3, #2
 8003b5c:	d123      	bne.n	8003ba6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003b5e:	697b      	ldr	r3, [r7, #20]
 8003b60:	08da      	lsrs	r2, r3, #3
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	3208      	adds	r2, #8
 8003b66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b6a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003b6c:	697b      	ldr	r3, [r7, #20]
 8003b6e:	f003 0307 	and.w	r3, r3, #7
 8003b72:	009b      	lsls	r3, r3, #2
 8003b74:	220f      	movs	r2, #15
 8003b76:	fa02 f303 	lsl.w	r3, r2, r3
 8003b7a:	43db      	mvns	r3, r3
 8003b7c:	693a      	ldr	r2, [r7, #16]
 8003b7e:	4013      	ands	r3, r2
 8003b80:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003b82:	683b      	ldr	r3, [r7, #0]
 8003b84:	691a      	ldr	r2, [r3, #16]
 8003b86:	697b      	ldr	r3, [r7, #20]
 8003b88:	f003 0307 	and.w	r3, r3, #7
 8003b8c:	009b      	lsls	r3, r3, #2
 8003b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b92:	693a      	ldr	r2, [r7, #16]
 8003b94:	4313      	orrs	r3, r2
 8003b96:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003b98:	697b      	ldr	r3, [r7, #20]
 8003b9a:	08da      	lsrs	r2, r3, #3
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	3208      	adds	r2, #8
 8003ba0:	6939      	ldr	r1, [r7, #16]
 8003ba2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003bac:	697b      	ldr	r3, [r7, #20]
 8003bae:	005b      	lsls	r3, r3, #1
 8003bb0:	2203      	movs	r2, #3
 8003bb2:	fa02 f303 	lsl.w	r3, r2, r3
 8003bb6:	43db      	mvns	r3, r3
 8003bb8:	693a      	ldr	r2, [r7, #16]
 8003bba:	4013      	ands	r3, r2
 8003bbc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	685b      	ldr	r3, [r3, #4]
 8003bc2:	f003 0203 	and.w	r2, r3, #3
 8003bc6:	697b      	ldr	r3, [r7, #20]
 8003bc8:	005b      	lsls	r3, r3, #1
 8003bca:	fa02 f303 	lsl.w	r3, r2, r3
 8003bce:	693a      	ldr	r2, [r7, #16]
 8003bd0:	4313      	orrs	r3, r2
 8003bd2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	693a      	ldr	r2, [r7, #16]
 8003bd8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003bda:	683b      	ldr	r3, [r7, #0]
 8003bdc:	685b      	ldr	r3, [r3, #4]
 8003bde:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	f000 80a0 	beq.w	8003d28 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003be8:	4b58      	ldr	r3, [pc, #352]	; (8003d4c <HAL_GPIO_Init+0x2d8>)
 8003bea:	699b      	ldr	r3, [r3, #24]
 8003bec:	4a57      	ldr	r2, [pc, #348]	; (8003d4c <HAL_GPIO_Init+0x2d8>)
 8003bee:	f043 0301 	orr.w	r3, r3, #1
 8003bf2:	6193      	str	r3, [r2, #24]
 8003bf4:	4b55      	ldr	r3, [pc, #340]	; (8003d4c <HAL_GPIO_Init+0x2d8>)
 8003bf6:	699b      	ldr	r3, [r3, #24]
 8003bf8:	f003 0301 	and.w	r3, r3, #1
 8003bfc:	60bb      	str	r3, [r7, #8]
 8003bfe:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003c00:	4a53      	ldr	r2, [pc, #332]	; (8003d50 <HAL_GPIO_Init+0x2dc>)
 8003c02:	697b      	ldr	r3, [r7, #20]
 8003c04:	089b      	lsrs	r3, r3, #2
 8003c06:	3302      	adds	r3, #2
 8003c08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c0c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003c0e:	697b      	ldr	r3, [r7, #20]
 8003c10:	f003 0303 	and.w	r3, r3, #3
 8003c14:	009b      	lsls	r3, r3, #2
 8003c16:	220f      	movs	r2, #15
 8003c18:	fa02 f303 	lsl.w	r3, r2, r3
 8003c1c:	43db      	mvns	r3, r3
 8003c1e:	693a      	ldr	r2, [r7, #16]
 8003c20:	4013      	ands	r3, r2
 8003c22:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003c2a:	d019      	beq.n	8003c60 <HAL_GPIO_Init+0x1ec>
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	4a49      	ldr	r2, [pc, #292]	; (8003d54 <HAL_GPIO_Init+0x2e0>)
 8003c30:	4293      	cmp	r3, r2
 8003c32:	d013      	beq.n	8003c5c <HAL_GPIO_Init+0x1e8>
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	4a48      	ldr	r2, [pc, #288]	; (8003d58 <HAL_GPIO_Init+0x2e4>)
 8003c38:	4293      	cmp	r3, r2
 8003c3a:	d00d      	beq.n	8003c58 <HAL_GPIO_Init+0x1e4>
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	4a47      	ldr	r2, [pc, #284]	; (8003d5c <HAL_GPIO_Init+0x2e8>)
 8003c40:	4293      	cmp	r3, r2
 8003c42:	d007      	beq.n	8003c54 <HAL_GPIO_Init+0x1e0>
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	4a46      	ldr	r2, [pc, #280]	; (8003d60 <HAL_GPIO_Init+0x2ec>)
 8003c48:	4293      	cmp	r3, r2
 8003c4a:	d101      	bne.n	8003c50 <HAL_GPIO_Init+0x1dc>
 8003c4c:	2304      	movs	r3, #4
 8003c4e:	e008      	b.n	8003c62 <HAL_GPIO_Init+0x1ee>
 8003c50:	2305      	movs	r3, #5
 8003c52:	e006      	b.n	8003c62 <HAL_GPIO_Init+0x1ee>
 8003c54:	2303      	movs	r3, #3
 8003c56:	e004      	b.n	8003c62 <HAL_GPIO_Init+0x1ee>
 8003c58:	2302      	movs	r3, #2
 8003c5a:	e002      	b.n	8003c62 <HAL_GPIO_Init+0x1ee>
 8003c5c:	2301      	movs	r3, #1
 8003c5e:	e000      	b.n	8003c62 <HAL_GPIO_Init+0x1ee>
 8003c60:	2300      	movs	r3, #0
 8003c62:	697a      	ldr	r2, [r7, #20]
 8003c64:	f002 0203 	and.w	r2, r2, #3
 8003c68:	0092      	lsls	r2, r2, #2
 8003c6a:	4093      	lsls	r3, r2
 8003c6c:	693a      	ldr	r2, [r7, #16]
 8003c6e:	4313      	orrs	r3, r2
 8003c70:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003c72:	4937      	ldr	r1, [pc, #220]	; (8003d50 <HAL_GPIO_Init+0x2dc>)
 8003c74:	697b      	ldr	r3, [r7, #20]
 8003c76:	089b      	lsrs	r3, r3, #2
 8003c78:	3302      	adds	r3, #2
 8003c7a:	693a      	ldr	r2, [r7, #16]
 8003c7c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003c80:	4b38      	ldr	r3, [pc, #224]	; (8003d64 <HAL_GPIO_Init+0x2f0>)
 8003c82:	689b      	ldr	r3, [r3, #8]
 8003c84:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	43db      	mvns	r3, r3
 8003c8a:	693a      	ldr	r2, [r7, #16]
 8003c8c:	4013      	ands	r3, r2
 8003c8e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003c90:	683b      	ldr	r3, [r7, #0]
 8003c92:	685b      	ldr	r3, [r3, #4]
 8003c94:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d003      	beq.n	8003ca4 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8003c9c:	693a      	ldr	r2, [r7, #16]
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	4313      	orrs	r3, r2
 8003ca2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003ca4:	4a2f      	ldr	r2, [pc, #188]	; (8003d64 <HAL_GPIO_Init+0x2f0>)
 8003ca6:	693b      	ldr	r3, [r7, #16]
 8003ca8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003caa:	4b2e      	ldr	r3, [pc, #184]	; (8003d64 <HAL_GPIO_Init+0x2f0>)
 8003cac:	68db      	ldr	r3, [r3, #12]
 8003cae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	43db      	mvns	r3, r3
 8003cb4:	693a      	ldr	r2, [r7, #16]
 8003cb6:	4013      	ands	r3, r2
 8003cb8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003cba:	683b      	ldr	r3, [r7, #0]
 8003cbc:	685b      	ldr	r3, [r3, #4]
 8003cbe:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d003      	beq.n	8003cce <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8003cc6:	693a      	ldr	r2, [r7, #16]
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	4313      	orrs	r3, r2
 8003ccc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003cce:	4a25      	ldr	r2, [pc, #148]	; (8003d64 <HAL_GPIO_Init+0x2f0>)
 8003cd0:	693b      	ldr	r3, [r7, #16]
 8003cd2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003cd4:	4b23      	ldr	r3, [pc, #140]	; (8003d64 <HAL_GPIO_Init+0x2f0>)
 8003cd6:	685b      	ldr	r3, [r3, #4]
 8003cd8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	43db      	mvns	r3, r3
 8003cde:	693a      	ldr	r2, [r7, #16]
 8003ce0:	4013      	ands	r3, r2
 8003ce2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003ce4:	683b      	ldr	r3, [r7, #0]
 8003ce6:	685b      	ldr	r3, [r3, #4]
 8003ce8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d003      	beq.n	8003cf8 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8003cf0:	693a      	ldr	r2, [r7, #16]
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	4313      	orrs	r3, r2
 8003cf6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003cf8:	4a1a      	ldr	r2, [pc, #104]	; (8003d64 <HAL_GPIO_Init+0x2f0>)
 8003cfa:	693b      	ldr	r3, [r7, #16]
 8003cfc:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003cfe:	4b19      	ldr	r3, [pc, #100]	; (8003d64 <HAL_GPIO_Init+0x2f0>)
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	43db      	mvns	r3, r3
 8003d08:	693a      	ldr	r2, [r7, #16]
 8003d0a:	4013      	ands	r3, r2
 8003d0c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	685b      	ldr	r3, [r3, #4]
 8003d12:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d003      	beq.n	8003d22 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8003d1a:	693a      	ldr	r2, [r7, #16]
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	4313      	orrs	r3, r2
 8003d20:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003d22:	4a10      	ldr	r2, [pc, #64]	; (8003d64 <HAL_GPIO_Init+0x2f0>)
 8003d24:	693b      	ldr	r3, [r7, #16]
 8003d26:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003d28:	697b      	ldr	r3, [r7, #20]
 8003d2a:	3301      	adds	r3, #1
 8003d2c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003d2e:	683b      	ldr	r3, [r7, #0]
 8003d30:	681a      	ldr	r2, [r3, #0]
 8003d32:	697b      	ldr	r3, [r7, #20]
 8003d34:	fa22 f303 	lsr.w	r3, r2, r3
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	f47f aea3 	bne.w	8003a84 <HAL_GPIO_Init+0x10>
  }
}
 8003d3e:	bf00      	nop
 8003d40:	bf00      	nop
 8003d42:	371c      	adds	r7, #28
 8003d44:	46bd      	mov	sp, r7
 8003d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4a:	4770      	bx	lr
 8003d4c:	40021000 	.word	0x40021000
 8003d50:	40010000 	.word	0x40010000
 8003d54:	48000400 	.word	0x48000400
 8003d58:	48000800 	.word	0x48000800
 8003d5c:	48000c00 	.word	0x48000c00
 8003d60:	48001000 	.word	0x48001000
 8003d64:	40010400 	.word	0x40010400

08003d68 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003d68:	b480      	push	{r7}
 8003d6a:	b083      	sub	sp, #12
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
 8003d70:	460b      	mov	r3, r1
 8003d72:	807b      	strh	r3, [r7, #2]
 8003d74:	4613      	mov	r3, r2
 8003d76:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003d78:	787b      	ldrb	r3, [r7, #1]
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d003      	beq.n	8003d86 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003d7e:	887a      	ldrh	r2, [r7, #2]
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003d84:	e002      	b.n	8003d8c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003d86:	887a      	ldrh	r2, [r7, #2]
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003d8c:	bf00      	nop
 8003d8e:	370c      	adds	r7, #12
 8003d90:	46bd      	mov	sp, r7
 8003d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d96:	4770      	bx	lr

08003d98 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003d98:	b480      	push	{r7}
 8003d9a:	b085      	sub	sp, #20
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]
 8003da0:	460b      	mov	r3, r1
 8003da2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	695b      	ldr	r3, [r3, #20]
 8003da8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003daa:	887a      	ldrh	r2, [r7, #2]
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	4013      	ands	r3, r2
 8003db0:	041a      	lsls	r2, r3, #16
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	43d9      	mvns	r1, r3
 8003db6:	887b      	ldrh	r3, [r7, #2]
 8003db8:	400b      	ands	r3, r1
 8003dba:	431a      	orrs	r2, r3
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	619a      	str	r2, [r3, #24]
}
 8003dc0:	bf00      	nop
 8003dc2:	3714      	adds	r7, #20
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dca:	4770      	bx	lr

08003dcc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b082      	sub	sp, #8
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	4603      	mov	r3, r0
 8003dd4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003dd6:	4b08      	ldr	r3, [pc, #32]	; (8003df8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003dd8:	695a      	ldr	r2, [r3, #20]
 8003dda:	88fb      	ldrh	r3, [r7, #6]
 8003ddc:	4013      	ands	r3, r2
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d006      	beq.n	8003df0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003de2:	4a05      	ldr	r2, [pc, #20]	; (8003df8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003de4:	88fb      	ldrh	r3, [r7, #6]
 8003de6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003de8:	88fb      	ldrh	r3, [r7, #6]
 8003dea:	4618      	mov	r0, r3
 8003dec:	f7fd fc96 	bl	800171c <HAL_GPIO_EXTI_Callback>
  }
}
 8003df0:	bf00      	nop
 8003df2:	3708      	adds	r7, #8
 8003df4:	46bd      	mov	sp, r7
 8003df6:	bd80      	pop	{r7, pc}
 8003df8:	40010400 	.word	0x40010400

08003dfc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	b082      	sub	sp, #8
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d101      	bne.n	8003e0e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	e081      	b.n	8003f12 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003e14:	b2db      	uxtb	r3, r3
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d106      	bne.n	8003e28 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003e22:	6878      	ldr	r0, [r7, #4]
 8003e24:	f7fd fe48 	bl	8001ab8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	2224      	movs	r2, #36	; 0x24
 8003e2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	681a      	ldr	r2, [r3, #0]
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f022 0201 	bic.w	r2, r2, #1
 8003e3e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	685a      	ldr	r2, [r3, #4]
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003e4c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	689a      	ldr	r2, [r3, #8]
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003e5c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	68db      	ldr	r3, [r3, #12]
 8003e62:	2b01      	cmp	r3, #1
 8003e64:	d107      	bne.n	8003e76 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	689a      	ldr	r2, [r3, #8]
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003e72:	609a      	str	r2, [r3, #8]
 8003e74:	e006      	b.n	8003e84 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	689a      	ldr	r2, [r3, #8]
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8003e82:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	68db      	ldr	r3, [r3, #12]
 8003e88:	2b02      	cmp	r3, #2
 8003e8a:	d104      	bne.n	8003e96 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003e94:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	685b      	ldr	r3, [r3, #4]
 8003e9c:	687a      	ldr	r2, [r7, #4]
 8003e9e:	6812      	ldr	r2, [r2, #0]
 8003ea0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003ea4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003ea8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	68da      	ldr	r2, [r3, #12]
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003eb8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	691a      	ldr	r2, [r3, #16]
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	695b      	ldr	r3, [r3, #20]
 8003ec2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	699b      	ldr	r3, [r3, #24]
 8003eca:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	430a      	orrs	r2, r1
 8003ed2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	69d9      	ldr	r1, [r3, #28]
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	6a1a      	ldr	r2, [r3, #32]
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	430a      	orrs	r2, r1
 8003ee2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	681a      	ldr	r2, [r3, #0]
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f042 0201 	orr.w	r2, r2, #1
 8003ef2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2220      	movs	r2, #32
 8003efe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	2200      	movs	r2, #0
 8003f06:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003f10:	2300      	movs	r3, #0
}
 8003f12:	4618      	mov	r0, r3
 8003f14:	3708      	adds	r7, #8
 8003f16:	46bd      	mov	sp, r7
 8003f18:	bd80      	pop	{r7, pc}

08003f1a <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003f1a:	b480      	push	{r7}
 8003f1c:	b083      	sub	sp, #12
 8003f1e:	af00      	add	r7, sp, #0
 8003f20:	6078      	str	r0, [r7, #4]
 8003f22:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003f2a:	b2db      	uxtb	r3, r3
 8003f2c:	2b20      	cmp	r3, #32
 8003f2e:	d138      	bne.n	8003fa2 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003f36:	2b01      	cmp	r3, #1
 8003f38:	d101      	bne.n	8003f3e <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003f3a:	2302      	movs	r3, #2
 8003f3c:	e032      	b.n	8003fa4 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	2201      	movs	r2, #1
 8003f42:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	2224      	movs	r2, #36	; 0x24
 8003f4a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	681a      	ldr	r2, [r3, #0]
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f022 0201 	bic.w	r2, r2, #1
 8003f5c:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	681a      	ldr	r2, [r3, #0]
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003f6c:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	6819      	ldr	r1, [r3, #0]
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	683a      	ldr	r2, [r7, #0]
 8003f7a:	430a      	orrs	r2, r1
 8003f7c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	681a      	ldr	r2, [r3, #0]
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f042 0201 	orr.w	r2, r2, #1
 8003f8c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	2220      	movs	r2, #32
 8003f92:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	2200      	movs	r2, #0
 8003f9a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	e000      	b.n	8003fa4 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003fa2:	2302      	movs	r3, #2
  }
}
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	370c      	adds	r7, #12
 8003fa8:	46bd      	mov	sp, r7
 8003faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fae:	4770      	bx	lr

08003fb0 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003fb0:	b480      	push	{r7}
 8003fb2:	b085      	sub	sp, #20
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
 8003fb8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003fc0:	b2db      	uxtb	r3, r3
 8003fc2:	2b20      	cmp	r3, #32
 8003fc4:	d139      	bne.n	800403a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003fcc:	2b01      	cmp	r3, #1
 8003fce:	d101      	bne.n	8003fd4 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003fd0:	2302      	movs	r3, #2
 8003fd2:	e033      	b.n	800403c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2201      	movs	r2, #1
 8003fd8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2224      	movs	r2, #36	; 0x24
 8003fe0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	681a      	ldr	r2, [r3, #0]
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f022 0201 	bic.w	r2, r2, #1
 8003ff2:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004002:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004004:	683b      	ldr	r3, [r7, #0]
 8004006:	021b      	lsls	r3, r3, #8
 8004008:	68fa      	ldr	r2, [r7, #12]
 800400a:	4313      	orrs	r3, r2
 800400c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	68fa      	ldr	r2, [r7, #12]
 8004014:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	681a      	ldr	r2, [r3, #0]
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f042 0201 	orr.w	r2, r2, #1
 8004024:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	2220      	movs	r2, #32
 800402a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	2200      	movs	r2, #0
 8004032:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004036:	2300      	movs	r3, #0
 8004038:	e000      	b.n	800403c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800403a:	2302      	movs	r3, #2
  }
}
 800403c:	4618      	mov	r0, r3
 800403e:	3714      	adds	r7, #20
 8004040:	46bd      	mov	sp, r7
 8004042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004046:	4770      	bx	lr

08004048 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004048:	b5f0      	push	{r4, r5, r6, r7, lr}
 800404a:	b08b      	sub	sp, #44	; 0x2c
 800404c:	af06      	add	r7, sp, #24
 800404e:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2b00      	cmp	r3, #0
 8004054:	d101      	bne.n	800405a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004056:	2301      	movs	r3, #1
 8004058:	e0c4      	b.n	80041e4 <HAL_PCD_Init+0x19c>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8004060:	b2db      	uxtb	r3, r3
 8004062:	2b00      	cmp	r3, #0
 8004064:	d106      	bne.n	8004074 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	2200      	movs	r2, #0
 800406a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800406e:	6878      	ldr	r0, [r7, #4]
 8004070:	f7fd fe6c 	bl	8001d4c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2203      	movs	r2, #3
 8004078:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	4618      	mov	r0, r3
 8004082:	f003 ffaa 	bl	8007fda <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004086:	2300      	movs	r3, #0
 8004088:	73fb      	strb	r3, [r7, #15]
 800408a:	e040      	b.n	800410e <HAL_PCD_Init+0xc6>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800408c:	7bfb      	ldrb	r3, [r7, #15]
 800408e:	6879      	ldr	r1, [r7, #4]
 8004090:	1c5a      	adds	r2, r3, #1
 8004092:	4613      	mov	r3, r2
 8004094:	009b      	lsls	r3, r3, #2
 8004096:	4413      	add	r3, r2
 8004098:	00db      	lsls	r3, r3, #3
 800409a:	440b      	add	r3, r1
 800409c:	3301      	adds	r3, #1
 800409e:	2201      	movs	r2, #1
 80040a0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80040a2:	7bfb      	ldrb	r3, [r7, #15]
 80040a4:	6879      	ldr	r1, [r7, #4]
 80040a6:	1c5a      	adds	r2, r3, #1
 80040a8:	4613      	mov	r3, r2
 80040aa:	009b      	lsls	r3, r3, #2
 80040ac:	4413      	add	r3, r2
 80040ae:	00db      	lsls	r3, r3, #3
 80040b0:	440b      	add	r3, r1
 80040b2:	7bfa      	ldrb	r2, [r7, #15]
 80040b4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80040b6:	7bfb      	ldrb	r3, [r7, #15]
 80040b8:	6879      	ldr	r1, [r7, #4]
 80040ba:	1c5a      	adds	r2, r3, #1
 80040bc:	4613      	mov	r3, r2
 80040be:	009b      	lsls	r3, r3, #2
 80040c0:	4413      	add	r3, r2
 80040c2:	00db      	lsls	r3, r3, #3
 80040c4:	440b      	add	r3, r1
 80040c6:	3303      	adds	r3, #3
 80040c8:	2200      	movs	r2, #0
 80040ca:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80040cc:	7bfa      	ldrb	r2, [r7, #15]
 80040ce:	6879      	ldr	r1, [r7, #4]
 80040d0:	4613      	mov	r3, r2
 80040d2:	009b      	lsls	r3, r3, #2
 80040d4:	4413      	add	r3, r2
 80040d6:	00db      	lsls	r3, r3, #3
 80040d8:	440b      	add	r3, r1
 80040da:	3338      	adds	r3, #56	; 0x38
 80040dc:	2200      	movs	r2, #0
 80040de:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80040e0:	7bfa      	ldrb	r2, [r7, #15]
 80040e2:	6879      	ldr	r1, [r7, #4]
 80040e4:	4613      	mov	r3, r2
 80040e6:	009b      	lsls	r3, r3, #2
 80040e8:	4413      	add	r3, r2
 80040ea:	00db      	lsls	r3, r3, #3
 80040ec:	440b      	add	r3, r1
 80040ee:	333c      	adds	r3, #60	; 0x3c
 80040f0:	2200      	movs	r2, #0
 80040f2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80040f4:	7bfa      	ldrb	r2, [r7, #15]
 80040f6:	6879      	ldr	r1, [r7, #4]
 80040f8:	4613      	mov	r3, r2
 80040fa:	009b      	lsls	r3, r3, #2
 80040fc:	4413      	add	r3, r2
 80040fe:	00db      	lsls	r3, r3, #3
 8004100:	440b      	add	r3, r1
 8004102:	3340      	adds	r3, #64	; 0x40
 8004104:	2200      	movs	r2, #0
 8004106:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004108:	7bfb      	ldrb	r3, [r7, #15]
 800410a:	3301      	adds	r3, #1
 800410c:	73fb      	strb	r3, [r7, #15]
 800410e:	7bfa      	ldrb	r2, [r7, #15]
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	685b      	ldr	r3, [r3, #4]
 8004114:	429a      	cmp	r2, r3
 8004116:	d3b9      	bcc.n	800408c <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004118:	2300      	movs	r3, #0
 800411a:	73fb      	strb	r3, [r7, #15]
 800411c:	e044      	b.n	80041a8 <HAL_PCD_Init+0x160>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800411e:	7bfa      	ldrb	r2, [r7, #15]
 8004120:	6879      	ldr	r1, [r7, #4]
 8004122:	4613      	mov	r3, r2
 8004124:	009b      	lsls	r3, r3, #2
 8004126:	4413      	add	r3, r2
 8004128:	00db      	lsls	r3, r3, #3
 800412a:	440b      	add	r3, r1
 800412c:	f203 1369 	addw	r3, r3, #361	; 0x169
 8004130:	2200      	movs	r2, #0
 8004132:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004134:	7bfa      	ldrb	r2, [r7, #15]
 8004136:	6879      	ldr	r1, [r7, #4]
 8004138:	4613      	mov	r3, r2
 800413a:	009b      	lsls	r3, r3, #2
 800413c:	4413      	add	r3, r2
 800413e:	00db      	lsls	r3, r3, #3
 8004140:	440b      	add	r3, r1
 8004142:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004146:	7bfa      	ldrb	r2, [r7, #15]
 8004148:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800414a:	7bfa      	ldrb	r2, [r7, #15]
 800414c:	6879      	ldr	r1, [r7, #4]
 800414e:	4613      	mov	r3, r2
 8004150:	009b      	lsls	r3, r3, #2
 8004152:	4413      	add	r3, r2
 8004154:	00db      	lsls	r3, r3, #3
 8004156:	440b      	add	r3, r1
 8004158:	f203 136b 	addw	r3, r3, #363	; 0x16b
 800415c:	2200      	movs	r2, #0
 800415e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004160:	7bfa      	ldrb	r2, [r7, #15]
 8004162:	6879      	ldr	r1, [r7, #4]
 8004164:	4613      	mov	r3, r2
 8004166:	009b      	lsls	r3, r3, #2
 8004168:	4413      	add	r3, r2
 800416a:	00db      	lsls	r3, r3, #3
 800416c:	440b      	add	r3, r1
 800416e:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8004172:	2200      	movs	r2, #0
 8004174:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004176:	7bfa      	ldrb	r2, [r7, #15]
 8004178:	6879      	ldr	r1, [r7, #4]
 800417a:	4613      	mov	r3, r2
 800417c:	009b      	lsls	r3, r3, #2
 800417e:	4413      	add	r3, r2
 8004180:	00db      	lsls	r3, r3, #3
 8004182:	440b      	add	r3, r1
 8004184:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8004188:	2200      	movs	r2, #0
 800418a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800418c:	7bfa      	ldrb	r2, [r7, #15]
 800418e:	6879      	ldr	r1, [r7, #4]
 8004190:	4613      	mov	r3, r2
 8004192:	009b      	lsls	r3, r3, #2
 8004194:	4413      	add	r3, r2
 8004196:	00db      	lsls	r3, r3, #3
 8004198:	440b      	add	r3, r1
 800419a:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 800419e:	2200      	movs	r2, #0
 80041a0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80041a2:	7bfb      	ldrb	r3, [r7, #15]
 80041a4:	3301      	adds	r3, #1
 80041a6:	73fb      	strb	r3, [r7, #15]
 80041a8:	7bfa      	ldrb	r2, [r7, #15]
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	685b      	ldr	r3, [r3, #4]
 80041ae:	429a      	cmp	r2, r3
 80041b0:	d3b5      	bcc.n	800411e <HAL_PCD_Init+0xd6>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	603b      	str	r3, [r7, #0]
 80041b8:	687e      	ldr	r6, [r7, #4]
 80041ba:	466d      	mov	r5, sp
 80041bc:	f106 0410 	add.w	r4, r6, #16
 80041c0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80041c2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80041c4:	6823      	ldr	r3, [r4, #0]
 80041c6:	602b      	str	r3, [r5, #0]
 80041c8:	1d33      	adds	r3, r6, #4
 80041ca:	cb0e      	ldmia	r3, {r1, r2, r3}
 80041cc:	6838      	ldr	r0, [r7, #0]
 80041ce:	f003 ff1f 	bl	8008010 <USB_DevInit>

  hpcd->USB_Address = 0U;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	2200      	movs	r2, #0
 80041d6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	2201      	movs	r2, #1
 80041de:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  return HAL_OK;
 80041e2:	2300      	movs	r3, #0
}
 80041e4:	4618      	mov	r0, r3
 80041e6:	3714      	adds	r7, #20
 80041e8:	46bd      	mov	sp, r7
 80041ea:	bdf0      	pop	{r4, r5, r6, r7, pc}

080041ec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 80041f2:	af00      	add	r7, sp, #0
 80041f4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80041f8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80041fc:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80041fe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004202:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	2b00      	cmp	r3, #0
 800420a:	d102      	bne.n	8004212 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 800420c:	2301      	movs	r3, #1
 800420e:	f001 b823 	b.w	8005258 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004212:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004216:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f003 0301 	and.w	r3, r3, #1
 8004222:	2b00      	cmp	r3, #0
 8004224:	f000 817d 	beq.w	8004522 <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8004228:	4bbc      	ldr	r3, [pc, #752]	; (800451c <HAL_RCC_OscConfig+0x330>)
 800422a:	685b      	ldr	r3, [r3, #4]
 800422c:	f003 030c 	and.w	r3, r3, #12
 8004230:	2b04      	cmp	r3, #4
 8004232:	d00c      	beq.n	800424e <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004234:	4bb9      	ldr	r3, [pc, #740]	; (800451c <HAL_RCC_OscConfig+0x330>)
 8004236:	685b      	ldr	r3, [r3, #4]
 8004238:	f003 030c 	and.w	r3, r3, #12
 800423c:	2b08      	cmp	r3, #8
 800423e:	d15c      	bne.n	80042fa <HAL_RCC_OscConfig+0x10e>
 8004240:	4bb6      	ldr	r3, [pc, #728]	; (800451c <HAL_RCC_OscConfig+0x330>)
 8004242:	685b      	ldr	r3, [r3, #4]
 8004244:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004248:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800424c:	d155      	bne.n	80042fa <HAL_RCC_OscConfig+0x10e>
 800424e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004252:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004256:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 800425a:	fa93 f3a3 	rbit	r3, r3
 800425e:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004262:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004266:	fab3 f383 	clz	r3, r3
 800426a:	b2db      	uxtb	r3, r3
 800426c:	095b      	lsrs	r3, r3, #5
 800426e:	b2db      	uxtb	r3, r3
 8004270:	f043 0301 	orr.w	r3, r3, #1
 8004274:	b2db      	uxtb	r3, r3
 8004276:	2b01      	cmp	r3, #1
 8004278:	d102      	bne.n	8004280 <HAL_RCC_OscConfig+0x94>
 800427a:	4ba8      	ldr	r3, [pc, #672]	; (800451c <HAL_RCC_OscConfig+0x330>)
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	e015      	b.n	80042ac <HAL_RCC_OscConfig+0xc0>
 8004280:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004284:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004288:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 800428c:	fa93 f3a3 	rbit	r3, r3
 8004290:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8004294:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004298:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 800429c:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 80042a0:	fa93 f3a3 	rbit	r3, r3
 80042a4:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 80042a8:	4b9c      	ldr	r3, [pc, #624]	; (800451c <HAL_RCC_OscConfig+0x330>)
 80042aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042ac:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80042b0:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 80042b4:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 80042b8:	fa92 f2a2 	rbit	r2, r2
 80042bc:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 80042c0:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 80042c4:	fab2 f282 	clz	r2, r2
 80042c8:	b2d2      	uxtb	r2, r2
 80042ca:	f042 0220 	orr.w	r2, r2, #32
 80042ce:	b2d2      	uxtb	r2, r2
 80042d0:	f002 021f 	and.w	r2, r2, #31
 80042d4:	2101      	movs	r1, #1
 80042d6:	fa01 f202 	lsl.w	r2, r1, r2
 80042da:	4013      	ands	r3, r2
 80042dc:	2b00      	cmp	r3, #0
 80042de:	f000 811f 	beq.w	8004520 <HAL_RCC_OscConfig+0x334>
 80042e2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80042e6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	685b      	ldr	r3, [r3, #4]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	f040 8116 	bne.w	8004520 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 80042f4:	2301      	movs	r3, #1
 80042f6:	f000 bfaf 	b.w	8005258 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80042fa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80042fe:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	685b      	ldr	r3, [r3, #4]
 8004306:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800430a:	d106      	bne.n	800431a <HAL_RCC_OscConfig+0x12e>
 800430c:	4b83      	ldr	r3, [pc, #524]	; (800451c <HAL_RCC_OscConfig+0x330>)
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	4a82      	ldr	r2, [pc, #520]	; (800451c <HAL_RCC_OscConfig+0x330>)
 8004312:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004316:	6013      	str	r3, [r2, #0]
 8004318:	e036      	b.n	8004388 <HAL_RCC_OscConfig+0x19c>
 800431a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800431e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	685b      	ldr	r3, [r3, #4]
 8004326:	2b00      	cmp	r3, #0
 8004328:	d10c      	bne.n	8004344 <HAL_RCC_OscConfig+0x158>
 800432a:	4b7c      	ldr	r3, [pc, #496]	; (800451c <HAL_RCC_OscConfig+0x330>)
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	4a7b      	ldr	r2, [pc, #492]	; (800451c <HAL_RCC_OscConfig+0x330>)
 8004330:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004334:	6013      	str	r3, [r2, #0]
 8004336:	4b79      	ldr	r3, [pc, #484]	; (800451c <HAL_RCC_OscConfig+0x330>)
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	4a78      	ldr	r2, [pc, #480]	; (800451c <HAL_RCC_OscConfig+0x330>)
 800433c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004340:	6013      	str	r3, [r2, #0]
 8004342:	e021      	b.n	8004388 <HAL_RCC_OscConfig+0x19c>
 8004344:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004348:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	685b      	ldr	r3, [r3, #4]
 8004350:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004354:	d10c      	bne.n	8004370 <HAL_RCC_OscConfig+0x184>
 8004356:	4b71      	ldr	r3, [pc, #452]	; (800451c <HAL_RCC_OscConfig+0x330>)
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	4a70      	ldr	r2, [pc, #448]	; (800451c <HAL_RCC_OscConfig+0x330>)
 800435c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004360:	6013      	str	r3, [r2, #0]
 8004362:	4b6e      	ldr	r3, [pc, #440]	; (800451c <HAL_RCC_OscConfig+0x330>)
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	4a6d      	ldr	r2, [pc, #436]	; (800451c <HAL_RCC_OscConfig+0x330>)
 8004368:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800436c:	6013      	str	r3, [r2, #0]
 800436e:	e00b      	b.n	8004388 <HAL_RCC_OscConfig+0x19c>
 8004370:	4b6a      	ldr	r3, [pc, #424]	; (800451c <HAL_RCC_OscConfig+0x330>)
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	4a69      	ldr	r2, [pc, #420]	; (800451c <HAL_RCC_OscConfig+0x330>)
 8004376:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800437a:	6013      	str	r3, [r2, #0]
 800437c:	4b67      	ldr	r3, [pc, #412]	; (800451c <HAL_RCC_OscConfig+0x330>)
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	4a66      	ldr	r2, [pc, #408]	; (800451c <HAL_RCC_OscConfig+0x330>)
 8004382:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004386:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004388:	4b64      	ldr	r3, [pc, #400]	; (800451c <HAL_RCC_OscConfig+0x330>)
 800438a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800438c:	f023 020f 	bic.w	r2, r3, #15
 8004390:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004394:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	689b      	ldr	r3, [r3, #8]
 800439c:	495f      	ldr	r1, [pc, #380]	; (800451c <HAL_RCC_OscConfig+0x330>)
 800439e:	4313      	orrs	r3, r2
 80043a0:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80043a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80043a6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	685b      	ldr	r3, [r3, #4]
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d059      	beq.n	8004466 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043b2:	f7fd fed3 	bl	800215c <HAL_GetTick>
 80043b6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043ba:	e00a      	b.n	80043d2 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80043bc:	f7fd fece 	bl	800215c <HAL_GetTick>
 80043c0:	4602      	mov	r2, r0
 80043c2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80043c6:	1ad3      	subs	r3, r2, r3
 80043c8:	2b64      	cmp	r3, #100	; 0x64
 80043ca:	d902      	bls.n	80043d2 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 80043cc:	2303      	movs	r3, #3
 80043ce:	f000 bf43 	b.w	8005258 <HAL_RCC_OscConfig+0x106c>
 80043d2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80043d6:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043da:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 80043de:	fa93 f3a3 	rbit	r3, r3
 80043e2:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 80043e6:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043ea:	fab3 f383 	clz	r3, r3
 80043ee:	b2db      	uxtb	r3, r3
 80043f0:	095b      	lsrs	r3, r3, #5
 80043f2:	b2db      	uxtb	r3, r3
 80043f4:	f043 0301 	orr.w	r3, r3, #1
 80043f8:	b2db      	uxtb	r3, r3
 80043fa:	2b01      	cmp	r3, #1
 80043fc:	d102      	bne.n	8004404 <HAL_RCC_OscConfig+0x218>
 80043fe:	4b47      	ldr	r3, [pc, #284]	; (800451c <HAL_RCC_OscConfig+0x330>)
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	e015      	b.n	8004430 <HAL_RCC_OscConfig+0x244>
 8004404:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004408:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800440c:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8004410:	fa93 f3a3 	rbit	r3, r3
 8004414:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8004418:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800441c:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8004420:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8004424:	fa93 f3a3 	rbit	r3, r3
 8004428:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 800442c:	4b3b      	ldr	r3, [pc, #236]	; (800451c <HAL_RCC_OscConfig+0x330>)
 800442e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004430:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004434:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8004438:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 800443c:	fa92 f2a2 	rbit	r2, r2
 8004440:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8004444:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8004448:	fab2 f282 	clz	r2, r2
 800444c:	b2d2      	uxtb	r2, r2
 800444e:	f042 0220 	orr.w	r2, r2, #32
 8004452:	b2d2      	uxtb	r2, r2
 8004454:	f002 021f 	and.w	r2, r2, #31
 8004458:	2101      	movs	r1, #1
 800445a:	fa01 f202 	lsl.w	r2, r1, r2
 800445e:	4013      	ands	r3, r2
 8004460:	2b00      	cmp	r3, #0
 8004462:	d0ab      	beq.n	80043bc <HAL_RCC_OscConfig+0x1d0>
 8004464:	e05d      	b.n	8004522 <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004466:	f7fd fe79 	bl	800215c <HAL_GetTick>
 800446a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800446e:	e00a      	b.n	8004486 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004470:	f7fd fe74 	bl	800215c <HAL_GetTick>
 8004474:	4602      	mov	r2, r0
 8004476:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800447a:	1ad3      	subs	r3, r2, r3
 800447c:	2b64      	cmp	r3, #100	; 0x64
 800447e:	d902      	bls.n	8004486 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8004480:	2303      	movs	r3, #3
 8004482:	f000 bee9 	b.w	8005258 <HAL_RCC_OscConfig+0x106c>
 8004486:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800448a:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800448e:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8004492:	fa93 f3a3 	rbit	r3, r3
 8004496:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 800449a:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800449e:	fab3 f383 	clz	r3, r3
 80044a2:	b2db      	uxtb	r3, r3
 80044a4:	095b      	lsrs	r3, r3, #5
 80044a6:	b2db      	uxtb	r3, r3
 80044a8:	f043 0301 	orr.w	r3, r3, #1
 80044ac:	b2db      	uxtb	r3, r3
 80044ae:	2b01      	cmp	r3, #1
 80044b0:	d102      	bne.n	80044b8 <HAL_RCC_OscConfig+0x2cc>
 80044b2:	4b1a      	ldr	r3, [pc, #104]	; (800451c <HAL_RCC_OscConfig+0x330>)
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	e015      	b.n	80044e4 <HAL_RCC_OscConfig+0x2f8>
 80044b8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80044bc:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044c0:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 80044c4:	fa93 f3a3 	rbit	r3, r3
 80044c8:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 80044cc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80044d0:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 80044d4:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 80044d8:	fa93 f3a3 	rbit	r3, r3
 80044dc:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 80044e0:	4b0e      	ldr	r3, [pc, #56]	; (800451c <HAL_RCC_OscConfig+0x330>)
 80044e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044e4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80044e8:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 80044ec:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 80044f0:	fa92 f2a2 	rbit	r2, r2
 80044f4:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 80044f8:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 80044fc:	fab2 f282 	clz	r2, r2
 8004500:	b2d2      	uxtb	r2, r2
 8004502:	f042 0220 	orr.w	r2, r2, #32
 8004506:	b2d2      	uxtb	r2, r2
 8004508:	f002 021f 	and.w	r2, r2, #31
 800450c:	2101      	movs	r1, #1
 800450e:	fa01 f202 	lsl.w	r2, r1, r2
 8004512:	4013      	ands	r3, r2
 8004514:	2b00      	cmp	r3, #0
 8004516:	d1ab      	bne.n	8004470 <HAL_RCC_OscConfig+0x284>
 8004518:	e003      	b.n	8004522 <HAL_RCC_OscConfig+0x336>
 800451a:	bf00      	nop
 800451c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004520:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004522:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004526:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f003 0302 	and.w	r3, r3, #2
 8004532:	2b00      	cmp	r3, #0
 8004534:	f000 817d 	beq.w	8004832 <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8004538:	4ba6      	ldr	r3, [pc, #664]	; (80047d4 <HAL_RCC_OscConfig+0x5e8>)
 800453a:	685b      	ldr	r3, [r3, #4]
 800453c:	f003 030c 	and.w	r3, r3, #12
 8004540:	2b00      	cmp	r3, #0
 8004542:	d00b      	beq.n	800455c <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004544:	4ba3      	ldr	r3, [pc, #652]	; (80047d4 <HAL_RCC_OscConfig+0x5e8>)
 8004546:	685b      	ldr	r3, [r3, #4]
 8004548:	f003 030c 	and.w	r3, r3, #12
 800454c:	2b08      	cmp	r3, #8
 800454e:	d172      	bne.n	8004636 <HAL_RCC_OscConfig+0x44a>
 8004550:	4ba0      	ldr	r3, [pc, #640]	; (80047d4 <HAL_RCC_OscConfig+0x5e8>)
 8004552:	685b      	ldr	r3, [r3, #4]
 8004554:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004558:	2b00      	cmp	r3, #0
 800455a:	d16c      	bne.n	8004636 <HAL_RCC_OscConfig+0x44a>
 800455c:	2302      	movs	r3, #2
 800455e:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004562:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8004566:	fa93 f3a3 	rbit	r3, r3
 800456a:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 800456e:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004572:	fab3 f383 	clz	r3, r3
 8004576:	b2db      	uxtb	r3, r3
 8004578:	095b      	lsrs	r3, r3, #5
 800457a:	b2db      	uxtb	r3, r3
 800457c:	f043 0301 	orr.w	r3, r3, #1
 8004580:	b2db      	uxtb	r3, r3
 8004582:	2b01      	cmp	r3, #1
 8004584:	d102      	bne.n	800458c <HAL_RCC_OscConfig+0x3a0>
 8004586:	4b93      	ldr	r3, [pc, #588]	; (80047d4 <HAL_RCC_OscConfig+0x5e8>)
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	e013      	b.n	80045b4 <HAL_RCC_OscConfig+0x3c8>
 800458c:	2302      	movs	r3, #2
 800458e:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004592:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8004596:	fa93 f3a3 	rbit	r3, r3
 800459a:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 800459e:	2302      	movs	r3, #2
 80045a0:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80045a4:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80045a8:	fa93 f3a3 	rbit	r3, r3
 80045ac:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 80045b0:	4b88      	ldr	r3, [pc, #544]	; (80047d4 <HAL_RCC_OscConfig+0x5e8>)
 80045b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045b4:	2202      	movs	r2, #2
 80045b6:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 80045ba:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80045be:	fa92 f2a2 	rbit	r2, r2
 80045c2:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 80045c6:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 80045ca:	fab2 f282 	clz	r2, r2
 80045ce:	b2d2      	uxtb	r2, r2
 80045d0:	f042 0220 	orr.w	r2, r2, #32
 80045d4:	b2d2      	uxtb	r2, r2
 80045d6:	f002 021f 	and.w	r2, r2, #31
 80045da:	2101      	movs	r1, #1
 80045dc:	fa01 f202 	lsl.w	r2, r1, r2
 80045e0:	4013      	ands	r3, r2
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d00a      	beq.n	80045fc <HAL_RCC_OscConfig+0x410>
 80045e6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80045ea:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	691b      	ldr	r3, [r3, #16]
 80045f2:	2b01      	cmp	r3, #1
 80045f4:	d002      	beq.n	80045fc <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 80045f6:	2301      	movs	r3, #1
 80045f8:	f000 be2e 	b.w	8005258 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045fc:	4b75      	ldr	r3, [pc, #468]	; (80047d4 <HAL_RCC_OscConfig+0x5e8>)
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004604:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004608:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	695b      	ldr	r3, [r3, #20]
 8004610:	21f8      	movs	r1, #248	; 0xf8
 8004612:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004616:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 800461a:	fa91 f1a1 	rbit	r1, r1
 800461e:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8004622:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8004626:	fab1 f181 	clz	r1, r1
 800462a:	b2c9      	uxtb	r1, r1
 800462c:	408b      	lsls	r3, r1
 800462e:	4969      	ldr	r1, [pc, #420]	; (80047d4 <HAL_RCC_OscConfig+0x5e8>)
 8004630:	4313      	orrs	r3, r2
 8004632:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004634:	e0fd      	b.n	8004832 <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004636:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800463a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	691b      	ldr	r3, [r3, #16]
 8004642:	2b00      	cmp	r3, #0
 8004644:	f000 8088 	beq.w	8004758 <HAL_RCC_OscConfig+0x56c>
 8004648:	2301      	movs	r3, #1
 800464a:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800464e:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8004652:	fa93 f3a3 	rbit	r3, r3
 8004656:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 800465a:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800465e:	fab3 f383 	clz	r3, r3
 8004662:	b2db      	uxtb	r3, r3
 8004664:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004668:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800466c:	009b      	lsls	r3, r3, #2
 800466e:	461a      	mov	r2, r3
 8004670:	2301      	movs	r3, #1
 8004672:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004674:	f7fd fd72 	bl	800215c <HAL_GetTick>
 8004678:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800467c:	e00a      	b.n	8004694 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800467e:	f7fd fd6d 	bl	800215c <HAL_GetTick>
 8004682:	4602      	mov	r2, r0
 8004684:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004688:	1ad3      	subs	r3, r2, r3
 800468a:	2b02      	cmp	r3, #2
 800468c:	d902      	bls.n	8004694 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 800468e:	2303      	movs	r3, #3
 8004690:	f000 bde2 	b.w	8005258 <HAL_RCC_OscConfig+0x106c>
 8004694:	2302      	movs	r3, #2
 8004696:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800469a:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 800469e:	fa93 f3a3 	rbit	r3, r3
 80046a2:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 80046a6:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046aa:	fab3 f383 	clz	r3, r3
 80046ae:	b2db      	uxtb	r3, r3
 80046b0:	095b      	lsrs	r3, r3, #5
 80046b2:	b2db      	uxtb	r3, r3
 80046b4:	f043 0301 	orr.w	r3, r3, #1
 80046b8:	b2db      	uxtb	r3, r3
 80046ba:	2b01      	cmp	r3, #1
 80046bc:	d102      	bne.n	80046c4 <HAL_RCC_OscConfig+0x4d8>
 80046be:	4b45      	ldr	r3, [pc, #276]	; (80047d4 <HAL_RCC_OscConfig+0x5e8>)
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	e013      	b.n	80046ec <HAL_RCC_OscConfig+0x500>
 80046c4:	2302      	movs	r3, #2
 80046c6:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046ca:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 80046ce:	fa93 f3a3 	rbit	r3, r3
 80046d2:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80046d6:	2302      	movs	r3, #2
 80046d8:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80046dc:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 80046e0:	fa93 f3a3 	rbit	r3, r3
 80046e4:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 80046e8:	4b3a      	ldr	r3, [pc, #232]	; (80047d4 <HAL_RCC_OscConfig+0x5e8>)
 80046ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046ec:	2202      	movs	r2, #2
 80046ee:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 80046f2:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80046f6:	fa92 f2a2 	rbit	r2, r2
 80046fa:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 80046fe:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8004702:	fab2 f282 	clz	r2, r2
 8004706:	b2d2      	uxtb	r2, r2
 8004708:	f042 0220 	orr.w	r2, r2, #32
 800470c:	b2d2      	uxtb	r2, r2
 800470e:	f002 021f 	and.w	r2, r2, #31
 8004712:	2101      	movs	r1, #1
 8004714:	fa01 f202 	lsl.w	r2, r1, r2
 8004718:	4013      	ands	r3, r2
 800471a:	2b00      	cmp	r3, #0
 800471c:	d0af      	beq.n	800467e <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800471e:	4b2d      	ldr	r3, [pc, #180]	; (80047d4 <HAL_RCC_OscConfig+0x5e8>)
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004726:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800472a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	695b      	ldr	r3, [r3, #20]
 8004732:	21f8      	movs	r1, #248	; 0xf8
 8004734:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004738:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 800473c:	fa91 f1a1 	rbit	r1, r1
 8004740:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8004744:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8004748:	fab1 f181 	clz	r1, r1
 800474c:	b2c9      	uxtb	r1, r1
 800474e:	408b      	lsls	r3, r1
 8004750:	4920      	ldr	r1, [pc, #128]	; (80047d4 <HAL_RCC_OscConfig+0x5e8>)
 8004752:	4313      	orrs	r3, r2
 8004754:	600b      	str	r3, [r1, #0]
 8004756:	e06c      	b.n	8004832 <HAL_RCC_OscConfig+0x646>
 8004758:	2301      	movs	r3, #1
 800475a:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800475e:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8004762:	fa93 f3a3 	rbit	r3, r3
 8004766:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 800476a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800476e:	fab3 f383 	clz	r3, r3
 8004772:	b2db      	uxtb	r3, r3
 8004774:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004778:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800477c:	009b      	lsls	r3, r3, #2
 800477e:	461a      	mov	r2, r3
 8004780:	2300      	movs	r3, #0
 8004782:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004784:	f7fd fcea 	bl	800215c <HAL_GetTick>
 8004788:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800478c:	e00a      	b.n	80047a4 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800478e:	f7fd fce5 	bl	800215c <HAL_GetTick>
 8004792:	4602      	mov	r2, r0
 8004794:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004798:	1ad3      	subs	r3, r2, r3
 800479a:	2b02      	cmp	r3, #2
 800479c:	d902      	bls.n	80047a4 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 800479e:	2303      	movs	r3, #3
 80047a0:	f000 bd5a 	b.w	8005258 <HAL_RCC_OscConfig+0x106c>
 80047a4:	2302      	movs	r3, #2
 80047a6:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047aa:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80047ae:	fa93 f3a3 	rbit	r3, r3
 80047b2:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 80047b6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80047ba:	fab3 f383 	clz	r3, r3
 80047be:	b2db      	uxtb	r3, r3
 80047c0:	095b      	lsrs	r3, r3, #5
 80047c2:	b2db      	uxtb	r3, r3
 80047c4:	f043 0301 	orr.w	r3, r3, #1
 80047c8:	b2db      	uxtb	r3, r3
 80047ca:	2b01      	cmp	r3, #1
 80047cc:	d104      	bne.n	80047d8 <HAL_RCC_OscConfig+0x5ec>
 80047ce:	4b01      	ldr	r3, [pc, #4]	; (80047d4 <HAL_RCC_OscConfig+0x5e8>)
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	e015      	b.n	8004800 <HAL_RCC_OscConfig+0x614>
 80047d4:	40021000 	.word	0x40021000
 80047d8:	2302      	movs	r3, #2
 80047da:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047de:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80047e2:	fa93 f3a3 	rbit	r3, r3
 80047e6:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80047ea:	2302      	movs	r3, #2
 80047ec:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80047f0:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80047f4:	fa93 f3a3 	rbit	r3, r3
 80047f8:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80047fc:	4bc8      	ldr	r3, [pc, #800]	; (8004b20 <HAL_RCC_OscConfig+0x934>)
 80047fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004800:	2202      	movs	r2, #2
 8004802:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8004806:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 800480a:	fa92 f2a2 	rbit	r2, r2
 800480e:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8004812:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8004816:	fab2 f282 	clz	r2, r2
 800481a:	b2d2      	uxtb	r2, r2
 800481c:	f042 0220 	orr.w	r2, r2, #32
 8004820:	b2d2      	uxtb	r2, r2
 8004822:	f002 021f 	and.w	r2, r2, #31
 8004826:	2101      	movs	r1, #1
 8004828:	fa01 f202 	lsl.w	r2, r1, r2
 800482c:	4013      	ands	r3, r2
 800482e:	2b00      	cmp	r3, #0
 8004830:	d1ad      	bne.n	800478e <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004832:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004836:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f003 0308 	and.w	r3, r3, #8
 8004842:	2b00      	cmp	r3, #0
 8004844:	f000 8110 	beq.w	8004a68 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004848:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800484c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	699b      	ldr	r3, [r3, #24]
 8004854:	2b00      	cmp	r3, #0
 8004856:	d079      	beq.n	800494c <HAL_RCC_OscConfig+0x760>
 8004858:	2301      	movs	r3, #1
 800485a:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800485e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8004862:	fa93 f3a3 	rbit	r3, r3
 8004866:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 800486a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800486e:	fab3 f383 	clz	r3, r3
 8004872:	b2db      	uxtb	r3, r3
 8004874:	461a      	mov	r2, r3
 8004876:	4bab      	ldr	r3, [pc, #684]	; (8004b24 <HAL_RCC_OscConfig+0x938>)
 8004878:	4413      	add	r3, r2
 800487a:	009b      	lsls	r3, r3, #2
 800487c:	461a      	mov	r2, r3
 800487e:	2301      	movs	r3, #1
 8004880:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004882:	f7fd fc6b 	bl	800215c <HAL_GetTick>
 8004886:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800488a:	e00a      	b.n	80048a2 <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800488c:	f7fd fc66 	bl	800215c <HAL_GetTick>
 8004890:	4602      	mov	r2, r0
 8004892:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004896:	1ad3      	subs	r3, r2, r3
 8004898:	2b02      	cmp	r3, #2
 800489a:	d902      	bls.n	80048a2 <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 800489c:	2303      	movs	r3, #3
 800489e:	f000 bcdb 	b.w	8005258 <HAL_RCC_OscConfig+0x106c>
 80048a2:	2302      	movs	r3, #2
 80048a4:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048a8:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80048ac:	fa93 f3a3 	rbit	r3, r3
 80048b0:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80048b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80048b8:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80048bc:	2202      	movs	r2, #2
 80048be:	601a      	str	r2, [r3, #0]
 80048c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80048c4:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	fa93 f2a3 	rbit	r2, r3
 80048ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80048d2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80048d6:	601a      	str	r2, [r3, #0]
 80048d8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80048dc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80048e0:	2202      	movs	r2, #2
 80048e2:	601a      	str	r2, [r3, #0]
 80048e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80048e8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	fa93 f2a3 	rbit	r2, r3
 80048f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80048f6:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80048fa:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80048fc:	4b88      	ldr	r3, [pc, #544]	; (8004b20 <HAL_RCC_OscConfig+0x934>)
 80048fe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004900:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004904:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8004908:	2102      	movs	r1, #2
 800490a:	6019      	str	r1, [r3, #0]
 800490c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004910:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	fa93 f1a3 	rbit	r1, r3
 800491a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800491e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8004922:	6019      	str	r1, [r3, #0]
  return result;
 8004924:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004928:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	fab3 f383 	clz	r3, r3
 8004932:	b2db      	uxtb	r3, r3
 8004934:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004938:	b2db      	uxtb	r3, r3
 800493a:	f003 031f 	and.w	r3, r3, #31
 800493e:	2101      	movs	r1, #1
 8004940:	fa01 f303 	lsl.w	r3, r1, r3
 8004944:	4013      	ands	r3, r2
 8004946:	2b00      	cmp	r3, #0
 8004948:	d0a0      	beq.n	800488c <HAL_RCC_OscConfig+0x6a0>
 800494a:	e08d      	b.n	8004a68 <HAL_RCC_OscConfig+0x87c>
 800494c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004950:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8004954:	2201      	movs	r2, #1
 8004956:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004958:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800495c:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	fa93 f2a3 	rbit	r2, r3
 8004966:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800496a:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800496e:	601a      	str	r2, [r3, #0]
  return result;
 8004970:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004974:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8004978:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800497a:	fab3 f383 	clz	r3, r3
 800497e:	b2db      	uxtb	r3, r3
 8004980:	461a      	mov	r2, r3
 8004982:	4b68      	ldr	r3, [pc, #416]	; (8004b24 <HAL_RCC_OscConfig+0x938>)
 8004984:	4413      	add	r3, r2
 8004986:	009b      	lsls	r3, r3, #2
 8004988:	461a      	mov	r2, r3
 800498a:	2300      	movs	r3, #0
 800498c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800498e:	f7fd fbe5 	bl	800215c <HAL_GetTick>
 8004992:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004996:	e00a      	b.n	80049ae <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004998:	f7fd fbe0 	bl	800215c <HAL_GetTick>
 800499c:	4602      	mov	r2, r0
 800499e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80049a2:	1ad3      	subs	r3, r2, r3
 80049a4:	2b02      	cmp	r3, #2
 80049a6:	d902      	bls.n	80049ae <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 80049a8:	2303      	movs	r3, #3
 80049aa:	f000 bc55 	b.w	8005258 <HAL_RCC_OscConfig+0x106c>
 80049ae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80049b2:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80049b6:	2202      	movs	r2, #2
 80049b8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049ba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80049be:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	fa93 f2a3 	rbit	r2, r3
 80049c8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80049cc:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 80049d0:	601a      	str	r2, [r3, #0]
 80049d2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80049d6:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80049da:	2202      	movs	r2, #2
 80049dc:	601a      	str	r2, [r3, #0]
 80049de:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80049e2:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	fa93 f2a3 	rbit	r2, r3
 80049ec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80049f0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80049f4:	601a      	str	r2, [r3, #0]
 80049f6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80049fa:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80049fe:	2202      	movs	r2, #2
 8004a00:	601a      	str	r2, [r3, #0]
 8004a02:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004a06:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	fa93 f2a3 	rbit	r2, r3
 8004a10:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004a14:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8004a18:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a1a:	4b41      	ldr	r3, [pc, #260]	; (8004b20 <HAL_RCC_OscConfig+0x934>)
 8004a1c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004a1e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004a22:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8004a26:	2102      	movs	r1, #2
 8004a28:	6019      	str	r1, [r3, #0]
 8004a2a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004a2e:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	fa93 f1a3 	rbit	r1, r3
 8004a38:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004a3c:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8004a40:	6019      	str	r1, [r3, #0]
  return result;
 8004a42:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004a46:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	fab3 f383 	clz	r3, r3
 8004a50:	b2db      	uxtb	r3, r3
 8004a52:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004a56:	b2db      	uxtb	r3, r3
 8004a58:	f003 031f 	and.w	r3, r3, #31
 8004a5c:	2101      	movs	r1, #1
 8004a5e:	fa01 f303 	lsl.w	r3, r1, r3
 8004a62:	4013      	ands	r3, r2
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d197      	bne.n	8004998 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004a68:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004a6c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f003 0304 	and.w	r3, r3, #4
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	f000 81a1 	beq.w	8004dc0 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004a7e:	2300      	movs	r3, #0
 8004a80:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004a84:	4b26      	ldr	r3, [pc, #152]	; (8004b20 <HAL_RCC_OscConfig+0x934>)
 8004a86:	69db      	ldr	r3, [r3, #28]
 8004a88:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d116      	bne.n	8004abe <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a90:	4b23      	ldr	r3, [pc, #140]	; (8004b20 <HAL_RCC_OscConfig+0x934>)
 8004a92:	69db      	ldr	r3, [r3, #28]
 8004a94:	4a22      	ldr	r2, [pc, #136]	; (8004b20 <HAL_RCC_OscConfig+0x934>)
 8004a96:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a9a:	61d3      	str	r3, [r2, #28]
 8004a9c:	4b20      	ldr	r3, [pc, #128]	; (8004b20 <HAL_RCC_OscConfig+0x934>)
 8004a9e:	69db      	ldr	r3, [r3, #28]
 8004aa0:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8004aa4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004aa8:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8004aac:	601a      	str	r2, [r3, #0]
 8004aae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ab2:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8004ab6:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8004ab8:	2301      	movs	r3, #1
 8004aba:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004abe:	4b1a      	ldr	r3, [pc, #104]	; (8004b28 <HAL_RCC_OscConfig+0x93c>)
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d11a      	bne.n	8004b00 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004aca:	4b17      	ldr	r3, [pc, #92]	; (8004b28 <HAL_RCC_OscConfig+0x93c>)
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	4a16      	ldr	r2, [pc, #88]	; (8004b28 <HAL_RCC_OscConfig+0x93c>)
 8004ad0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ad4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004ad6:	f7fd fb41 	bl	800215c <HAL_GetTick>
 8004ada:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ade:	e009      	b.n	8004af4 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ae0:	f7fd fb3c 	bl	800215c <HAL_GetTick>
 8004ae4:	4602      	mov	r2, r0
 8004ae6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004aea:	1ad3      	subs	r3, r2, r3
 8004aec:	2b64      	cmp	r3, #100	; 0x64
 8004aee:	d901      	bls.n	8004af4 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8004af0:	2303      	movs	r3, #3
 8004af2:	e3b1      	b.n	8005258 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004af4:	4b0c      	ldr	r3, [pc, #48]	; (8004b28 <HAL_RCC_OscConfig+0x93c>)
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d0ef      	beq.n	8004ae0 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004b00:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b04:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	68db      	ldr	r3, [r3, #12]
 8004b0c:	2b01      	cmp	r3, #1
 8004b0e:	d10d      	bne.n	8004b2c <HAL_RCC_OscConfig+0x940>
 8004b10:	4b03      	ldr	r3, [pc, #12]	; (8004b20 <HAL_RCC_OscConfig+0x934>)
 8004b12:	6a1b      	ldr	r3, [r3, #32]
 8004b14:	4a02      	ldr	r2, [pc, #8]	; (8004b20 <HAL_RCC_OscConfig+0x934>)
 8004b16:	f043 0301 	orr.w	r3, r3, #1
 8004b1a:	6213      	str	r3, [r2, #32]
 8004b1c:	e03c      	b.n	8004b98 <HAL_RCC_OscConfig+0x9ac>
 8004b1e:	bf00      	nop
 8004b20:	40021000 	.word	0x40021000
 8004b24:	10908120 	.word	0x10908120
 8004b28:	40007000 	.word	0x40007000
 8004b2c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b30:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	68db      	ldr	r3, [r3, #12]
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d10c      	bne.n	8004b56 <HAL_RCC_OscConfig+0x96a>
 8004b3c:	4bc1      	ldr	r3, [pc, #772]	; (8004e44 <HAL_RCC_OscConfig+0xc58>)
 8004b3e:	6a1b      	ldr	r3, [r3, #32]
 8004b40:	4ac0      	ldr	r2, [pc, #768]	; (8004e44 <HAL_RCC_OscConfig+0xc58>)
 8004b42:	f023 0301 	bic.w	r3, r3, #1
 8004b46:	6213      	str	r3, [r2, #32]
 8004b48:	4bbe      	ldr	r3, [pc, #760]	; (8004e44 <HAL_RCC_OscConfig+0xc58>)
 8004b4a:	6a1b      	ldr	r3, [r3, #32]
 8004b4c:	4abd      	ldr	r2, [pc, #756]	; (8004e44 <HAL_RCC_OscConfig+0xc58>)
 8004b4e:	f023 0304 	bic.w	r3, r3, #4
 8004b52:	6213      	str	r3, [r2, #32]
 8004b54:	e020      	b.n	8004b98 <HAL_RCC_OscConfig+0x9ac>
 8004b56:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b5a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	68db      	ldr	r3, [r3, #12]
 8004b62:	2b05      	cmp	r3, #5
 8004b64:	d10c      	bne.n	8004b80 <HAL_RCC_OscConfig+0x994>
 8004b66:	4bb7      	ldr	r3, [pc, #732]	; (8004e44 <HAL_RCC_OscConfig+0xc58>)
 8004b68:	6a1b      	ldr	r3, [r3, #32]
 8004b6a:	4ab6      	ldr	r2, [pc, #728]	; (8004e44 <HAL_RCC_OscConfig+0xc58>)
 8004b6c:	f043 0304 	orr.w	r3, r3, #4
 8004b70:	6213      	str	r3, [r2, #32]
 8004b72:	4bb4      	ldr	r3, [pc, #720]	; (8004e44 <HAL_RCC_OscConfig+0xc58>)
 8004b74:	6a1b      	ldr	r3, [r3, #32]
 8004b76:	4ab3      	ldr	r2, [pc, #716]	; (8004e44 <HAL_RCC_OscConfig+0xc58>)
 8004b78:	f043 0301 	orr.w	r3, r3, #1
 8004b7c:	6213      	str	r3, [r2, #32]
 8004b7e:	e00b      	b.n	8004b98 <HAL_RCC_OscConfig+0x9ac>
 8004b80:	4bb0      	ldr	r3, [pc, #704]	; (8004e44 <HAL_RCC_OscConfig+0xc58>)
 8004b82:	6a1b      	ldr	r3, [r3, #32]
 8004b84:	4aaf      	ldr	r2, [pc, #700]	; (8004e44 <HAL_RCC_OscConfig+0xc58>)
 8004b86:	f023 0301 	bic.w	r3, r3, #1
 8004b8a:	6213      	str	r3, [r2, #32]
 8004b8c:	4bad      	ldr	r3, [pc, #692]	; (8004e44 <HAL_RCC_OscConfig+0xc58>)
 8004b8e:	6a1b      	ldr	r3, [r3, #32]
 8004b90:	4aac      	ldr	r2, [pc, #688]	; (8004e44 <HAL_RCC_OscConfig+0xc58>)
 8004b92:	f023 0304 	bic.w	r3, r3, #4
 8004b96:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004b98:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b9c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	68db      	ldr	r3, [r3, #12]
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	f000 8081 	beq.w	8004cac <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004baa:	f7fd fad7 	bl	800215c <HAL_GetTick>
 8004bae:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004bb2:	e00b      	b.n	8004bcc <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004bb4:	f7fd fad2 	bl	800215c <HAL_GetTick>
 8004bb8:	4602      	mov	r2, r0
 8004bba:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004bbe:	1ad3      	subs	r3, r2, r3
 8004bc0:	f241 3288 	movw	r2, #5000	; 0x1388
 8004bc4:	4293      	cmp	r3, r2
 8004bc6:	d901      	bls.n	8004bcc <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8004bc8:	2303      	movs	r3, #3
 8004bca:	e345      	b.n	8005258 <HAL_RCC_OscConfig+0x106c>
 8004bcc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004bd0:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8004bd4:	2202      	movs	r2, #2
 8004bd6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bd8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004bdc:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	fa93 f2a3 	rbit	r2, r3
 8004be6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004bea:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8004bee:	601a      	str	r2, [r3, #0]
 8004bf0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004bf4:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8004bf8:	2202      	movs	r2, #2
 8004bfa:	601a      	str	r2, [r3, #0]
 8004bfc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c00:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	fa93 f2a3 	rbit	r2, r3
 8004c0a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c0e:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8004c12:	601a      	str	r2, [r3, #0]
  return result;
 8004c14:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c18:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8004c1c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c1e:	fab3 f383 	clz	r3, r3
 8004c22:	b2db      	uxtb	r3, r3
 8004c24:	095b      	lsrs	r3, r3, #5
 8004c26:	b2db      	uxtb	r3, r3
 8004c28:	f043 0302 	orr.w	r3, r3, #2
 8004c2c:	b2db      	uxtb	r3, r3
 8004c2e:	2b02      	cmp	r3, #2
 8004c30:	d102      	bne.n	8004c38 <HAL_RCC_OscConfig+0xa4c>
 8004c32:	4b84      	ldr	r3, [pc, #528]	; (8004e44 <HAL_RCC_OscConfig+0xc58>)
 8004c34:	6a1b      	ldr	r3, [r3, #32]
 8004c36:	e013      	b.n	8004c60 <HAL_RCC_OscConfig+0xa74>
 8004c38:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c3c:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8004c40:	2202      	movs	r2, #2
 8004c42:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c44:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c48:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	fa93 f2a3 	rbit	r2, r3
 8004c52:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c56:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8004c5a:	601a      	str	r2, [r3, #0]
 8004c5c:	4b79      	ldr	r3, [pc, #484]	; (8004e44 <HAL_RCC_OscConfig+0xc58>)
 8004c5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c60:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004c64:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8004c68:	2102      	movs	r1, #2
 8004c6a:	6011      	str	r1, [r2, #0]
 8004c6c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004c70:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8004c74:	6812      	ldr	r2, [r2, #0]
 8004c76:	fa92 f1a2 	rbit	r1, r2
 8004c7a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004c7e:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8004c82:	6011      	str	r1, [r2, #0]
  return result;
 8004c84:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004c88:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8004c8c:	6812      	ldr	r2, [r2, #0]
 8004c8e:	fab2 f282 	clz	r2, r2
 8004c92:	b2d2      	uxtb	r2, r2
 8004c94:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004c98:	b2d2      	uxtb	r2, r2
 8004c9a:	f002 021f 	and.w	r2, r2, #31
 8004c9e:	2101      	movs	r1, #1
 8004ca0:	fa01 f202 	lsl.w	r2, r1, r2
 8004ca4:	4013      	ands	r3, r2
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d084      	beq.n	8004bb4 <HAL_RCC_OscConfig+0x9c8>
 8004caa:	e07f      	b.n	8004dac <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004cac:	f7fd fa56 	bl	800215c <HAL_GetTick>
 8004cb0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004cb4:	e00b      	b.n	8004cce <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004cb6:	f7fd fa51 	bl	800215c <HAL_GetTick>
 8004cba:	4602      	mov	r2, r0
 8004cbc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004cc0:	1ad3      	subs	r3, r2, r3
 8004cc2:	f241 3288 	movw	r2, #5000	; 0x1388
 8004cc6:	4293      	cmp	r3, r2
 8004cc8:	d901      	bls.n	8004cce <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8004cca:	2303      	movs	r3, #3
 8004ccc:	e2c4      	b.n	8005258 <HAL_RCC_OscConfig+0x106c>
 8004cce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004cd2:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8004cd6:	2202      	movs	r2, #2
 8004cd8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cda:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004cde:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	fa93 f2a3 	rbit	r2, r3
 8004ce8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004cec:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8004cf0:	601a      	str	r2, [r3, #0]
 8004cf2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004cf6:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8004cfa:	2202      	movs	r2, #2
 8004cfc:	601a      	str	r2, [r3, #0]
 8004cfe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d02:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	fa93 f2a3 	rbit	r2, r3
 8004d0c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d10:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8004d14:	601a      	str	r2, [r3, #0]
  return result;
 8004d16:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d1a:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8004d1e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d20:	fab3 f383 	clz	r3, r3
 8004d24:	b2db      	uxtb	r3, r3
 8004d26:	095b      	lsrs	r3, r3, #5
 8004d28:	b2db      	uxtb	r3, r3
 8004d2a:	f043 0302 	orr.w	r3, r3, #2
 8004d2e:	b2db      	uxtb	r3, r3
 8004d30:	2b02      	cmp	r3, #2
 8004d32:	d102      	bne.n	8004d3a <HAL_RCC_OscConfig+0xb4e>
 8004d34:	4b43      	ldr	r3, [pc, #268]	; (8004e44 <HAL_RCC_OscConfig+0xc58>)
 8004d36:	6a1b      	ldr	r3, [r3, #32]
 8004d38:	e013      	b.n	8004d62 <HAL_RCC_OscConfig+0xb76>
 8004d3a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d3e:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8004d42:	2202      	movs	r2, #2
 8004d44:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d46:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d4a:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	fa93 f2a3 	rbit	r2, r3
 8004d54:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d58:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8004d5c:	601a      	str	r2, [r3, #0]
 8004d5e:	4b39      	ldr	r3, [pc, #228]	; (8004e44 <HAL_RCC_OscConfig+0xc58>)
 8004d60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d62:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004d66:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8004d6a:	2102      	movs	r1, #2
 8004d6c:	6011      	str	r1, [r2, #0]
 8004d6e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004d72:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8004d76:	6812      	ldr	r2, [r2, #0]
 8004d78:	fa92 f1a2 	rbit	r1, r2
 8004d7c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004d80:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8004d84:	6011      	str	r1, [r2, #0]
  return result;
 8004d86:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004d8a:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8004d8e:	6812      	ldr	r2, [r2, #0]
 8004d90:	fab2 f282 	clz	r2, r2
 8004d94:	b2d2      	uxtb	r2, r2
 8004d96:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004d9a:	b2d2      	uxtb	r2, r2
 8004d9c:	f002 021f 	and.w	r2, r2, #31
 8004da0:	2101      	movs	r1, #1
 8004da2:	fa01 f202 	lsl.w	r2, r1, r2
 8004da6:	4013      	ands	r3, r2
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d184      	bne.n	8004cb6 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004dac:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8004db0:	2b01      	cmp	r3, #1
 8004db2:	d105      	bne.n	8004dc0 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004db4:	4b23      	ldr	r3, [pc, #140]	; (8004e44 <HAL_RCC_OscConfig+0xc58>)
 8004db6:	69db      	ldr	r3, [r3, #28]
 8004db8:	4a22      	ldr	r2, [pc, #136]	; (8004e44 <HAL_RCC_OscConfig+0xc58>)
 8004dba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004dbe:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004dc0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004dc4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	69db      	ldr	r3, [r3, #28]
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	f000 8242 	beq.w	8005256 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004dd2:	4b1c      	ldr	r3, [pc, #112]	; (8004e44 <HAL_RCC_OscConfig+0xc58>)
 8004dd4:	685b      	ldr	r3, [r3, #4]
 8004dd6:	f003 030c 	and.w	r3, r3, #12
 8004dda:	2b08      	cmp	r3, #8
 8004ddc:	f000 8213 	beq.w	8005206 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004de0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004de4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	69db      	ldr	r3, [r3, #28]
 8004dec:	2b02      	cmp	r3, #2
 8004dee:	f040 8162 	bne.w	80050b6 <HAL_RCC_OscConfig+0xeca>
 8004df2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004df6:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8004dfa:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004dfe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e00:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e04:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	fa93 f2a3 	rbit	r2, r3
 8004e0e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e12:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8004e16:	601a      	str	r2, [r3, #0]
  return result;
 8004e18:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e1c:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8004e20:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e22:	fab3 f383 	clz	r3, r3
 8004e26:	b2db      	uxtb	r3, r3
 8004e28:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004e2c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004e30:	009b      	lsls	r3, r3, #2
 8004e32:	461a      	mov	r2, r3
 8004e34:	2300      	movs	r3, #0
 8004e36:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e38:	f7fd f990 	bl	800215c <HAL_GetTick>
 8004e3c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004e40:	e00c      	b.n	8004e5c <HAL_RCC_OscConfig+0xc70>
 8004e42:	bf00      	nop
 8004e44:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004e48:	f7fd f988 	bl	800215c <HAL_GetTick>
 8004e4c:	4602      	mov	r2, r0
 8004e4e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004e52:	1ad3      	subs	r3, r2, r3
 8004e54:	2b02      	cmp	r3, #2
 8004e56:	d901      	bls.n	8004e5c <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8004e58:	2303      	movs	r3, #3
 8004e5a:	e1fd      	b.n	8005258 <HAL_RCC_OscConfig+0x106c>
 8004e5c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e60:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8004e64:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004e68:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e6a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e6e:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	fa93 f2a3 	rbit	r2, r3
 8004e78:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e7c:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8004e80:	601a      	str	r2, [r3, #0]
  return result;
 8004e82:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e86:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8004e8a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004e8c:	fab3 f383 	clz	r3, r3
 8004e90:	b2db      	uxtb	r3, r3
 8004e92:	095b      	lsrs	r3, r3, #5
 8004e94:	b2db      	uxtb	r3, r3
 8004e96:	f043 0301 	orr.w	r3, r3, #1
 8004e9a:	b2db      	uxtb	r3, r3
 8004e9c:	2b01      	cmp	r3, #1
 8004e9e:	d102      	bne.n	8004ea6 <HAL_RCC_OscConfig+0xcba>
 8004ea0:	4bb0      	ldr	r3, [pc, #704]	; (8005164 <HAL_RCC_OscConfig+0xf78>)
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	e027      	b.n	8004ef6 <HAL_RCC_OscConfig+0xd0a>
 8004ea6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004eaa:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8004eae:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004eb2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004eb4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004eb8:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	fa93 f2a3 	rbit	r2, r3
 8004ec2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ec6:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8004eca:	601a      	str	r2, [r3, #0]
 8004ecc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ed0:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8004ed4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004ed8:	601a      	str	r2, [r3, #0]
 8004eda:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ede:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	fa93 f2a3 	rbit	r2, r3
 8004ee8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004eec:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8004ef0:	601a      	str	r2, [r3, #0]
 8004ef2:	4b9c      	ldr	r3, [pc, #624]	; (8005164 <HAL_RCC_OscConfig+0xf78>)
 8004ef4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ef6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004efa:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8004efe:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004f02:	6011      	str	r1, [r2, #0]
 8004f04:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004f08:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8004f0c:	6812      	ldr	r2, [r2, #0]
 8004f0e:	fa92 f1a2 	rbit	r1, r2
 8004f12:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004f16:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8004f1a:	6011      	str	r1, [r2, #0]
  return result;
 8004f1c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004f20:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8004f24:	6812      	ldr	r2, [r2, #0]
 8004f26:	fab2 f282 	clz	r2, r2
 8004f2a:	b2d2      	uxtb	r2, r2
 8004f2c:	f042 0220 	orr.w	r2, r2, #32
 8004f30:	b2d2      	uxtb	r2, r2
 8004f32:	f002 021f 	and.w	r2, r2, #31
 8004f36:	2101      	movs	r1, #1
 8004f38:	fa01 f202 	lsl.w	r2, r1, r2
 8004f3c:	4013      	ands	r3, r2
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d182      	bne.n	8004e48 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004f42:	4b88      	ldr	r3, [pc, #544]	; (8005164 <HAL_RCC_OscConfig+0xf78>)
 8004f44:	685b      	ldr	r3, [r3, #4]
 8004f46:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004f4a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f4e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8004f56:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f5a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	6a1b      	ldr	r3, [r3, #32]
 8004f62:	430b      	orrs	r3, r1
 8004f64:	497f      	ldr	r1, [pc, #508]	; (8005164 <HAL_RCC_OscConfig+0xf78>)
 8004f66:	4313      	orrs	r3, r2
 8004f68:	604b      	str	r3, [r1, #4]
 8004f6a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f6e:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8004f72:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004f76:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f78:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f7c:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	fa93 f2a3 	rbit	r2, r3
 8004f86:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f8a:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8004f8e:	601a      	str	r2, [r3, #0]
  return result;
 8004f90:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f94:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8004f98:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004f9a:	fab3 f383 	clz	r3, r3
 8004f9e:	b2db      	uxtb	r3, r3
 8004fa0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004fa4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004fa8:	009b      	lsls	r3, r3, #2
 8004faa:	461a      	mov	r2, r3
 8004fac:	2301      	movs	r3, #1
 8004fae:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fb0:	f7fd f8d4 	bl	800215c <HAL_GetTick>
 8004fb4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004fb8:	e009      	b.n	8004fce <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004fba:	f7fd f8cf 	bl	800215c <HAL_GetTick>
 8004fbe:	4602      	mov	r2, r0
 8004fc0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004fc4:	1ad3      	subs	r3, r2, r3
 8004fc6:	2b02      	cmp	r3, #2
 8004fc8:	d901      	bls.n	8004fce <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8004fca:	2303      	movs	r3, #3
 8004fcc:	e144      	b.n	8005258 <HAL_RCC_OscConfig+0x106c>
 8004fce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004fd2:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8004fd6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004fda:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fdc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004fe0:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	fa93 f2a3 	rbit	r2, r3
 8004fea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004fee:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8004ff2:	601a      	str	r2, [r3, #0]
  return result;
 8004ff4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ff8:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8004ffc:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004ffe:	fab3 f383 	clz	r3, r3
 8005002:	b2db      	uxtb	r3, r3
 8005004:	095b      	lsrs	r3, r3, #5
 8005006:	b2db      	uxtb	r3, r3
 8005008:	f043 0301 	orr.w	r3, r3, #1
 800500c:	b2db      	uxtb	r3, r3
 800500e:	2b01      	cmp	r3, #1
 8005010:	d102      	bne.n	8005018 <HAL_RCC_OscConfig+0xe2c>
 8005012:	4b54      	ldr	r3, [pc, #336]	; (8005164 <HAL_RCC_OscConfig+0xf78>)
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	e027      	b.n	8005068 <HAL_RCC_OscConfig+0xe7c>
 8005018:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800501c:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8005020:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005024:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005026:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800502a:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	fa93 f2a3 	rbit	r2, r3
 8005034:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005038:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 800503c:	601a      	str	r2, [r3, #0]
 800503e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005042:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8005046:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800504a:	601a      	str	r2, [r3, #0]
 800504c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005050:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	fa93 f2a3 	rbit	r2, r3
 800505a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800505e:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8005062:	601a      	str	r2, [r3, #0]
 8005064:	4b3f      	ldr	r3, [pc, #252]	; (8005164 <HAL_RCC_OscConfig+0xf78>)
 8005066:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005068:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800506c:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8005070:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005074:	6011      	str	r1, [r2, #0]
 8005076:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800507a:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 800507e:	6812      	ldr	r2, [r2, #0]
 8005080:	fa92 f1a2 	rbit	r1, r2
 8005084:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005088:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 800508c:	6011      	str	r1, [r2, #0]
  return result;
 800508e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005092:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8005096:	6812      	ldr	r2, [r2, #0]
 8005098:	fab2 f282 	clz	r2, r2
 800509c:	b2d2      	uxtb	r2, r2
 800509e:	f042 0220 	orr.w	r2, r2, #32
 80050a2:	b2d2      	uxtb	r2, r2
 80050a4:	f002 021f 	and.w	r2, r2, #31
 80050a8:	2101      	movs	r1, #1
 80050aa:	fa01 f202 	lsl.w	r2, r1, r2
 80050ae:	4013      	ands	r3, r2
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d082      	beq.n	8004fba <HAL_RCC_OscConfig+0xdce>
 80050b4:	e0cf      	b.n	8005256 <HAL_RCC_OscConfig+0x106a>
 80050b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050ba:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 80050be:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80050c2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050c4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050c8:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	fa93 f2a3 	rbit	r2, r3
 80050d2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050d6:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 80050da:	601a      	str	r2, [r3, #0]
  return result;
 80050dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050e0:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 80050e4:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80050e6:	fab3 f383 	clz	r3, r3
 80050ea:	b2db      	uxtb	r3, r3
 80050ec:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80050f0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80050f4:	009b      	lsls	r3, r3, #2
 80050f6:	461a      	mov	r2, r3
 80050f8:	2300      	movs	r3, #0
 80050fa:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050fc:	f7fd f82e 	bl	800215c <HAL_GetTick>
 8005100:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005104:	e009      	b.n	800511a <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005106:	f7fd f829 	bl	800215c <HAL_GetTick>
 800510a:	4602      	mov	r2, r0
 800510c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005110:	1ad3      	subs	r3, r2, r3
 8005112:	2b02      	cmp	r3, #2
 8005114:	d901      	bls.n	800511a <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8005116:	2303      	movs	r3, #3
 8005118:	e09e      	b.n	8005258 <HAL_RCC_OscConfig+0x106c>
 800511a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800511e:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8005122:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005126:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005128:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800512c:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	fa93 f2a3 	rbit	r2, r3
 8005136:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800513a:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 800513e:	601a      	str	r2, [r3, #0]
  return result;
 8005140:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005144:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8005148:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800514a:	fab3 f383 	clz	r3, r3
 800514e:	b2db      	uxtb	r3, r3
 8005150:	095b      	lsrs	r3, r3, #5
 8005152:	b2db      	uxtb	r3, r3
 8005154:	f043 0301 	orr.w	r3, r3, #1
 8005158:	b2db      	uxtb	r3, r3
 800515a:	2b01      	cmp	r3, #1
 800515c:	d104      	bne.n	8005168 <HAL_RCC_OscConfig+0xf7c>
 800515e:	4b01      	ldr	r3, [pc, #4]	; (8005164 <HAL_RCC_OscConfig+0xf78>)
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	e029      	b.n	80051b8 <HAL_RCC_OscConfig+0xfcc>
 8005164:	40021000 	.word	0x40021000
 8005168:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800516c:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8005170:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005174:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005176:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800517a:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	fa93 f2a3 	rbit	r2, r3
 8005184:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005188:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 800518c:	601a      	str	r2, [r3, #0]
 800518e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005192:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8005196:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800519a:	601a      	str	r2, [r3, #0]
 800519c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051a0:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	fa93 f2a3 	rbit	r2, r3
 80051aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051ae:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 80051b2:	601a      	str	r2, [r3, #0]
 80051b4:	4b2b      	ldr	r3, [pc, #172]	; (8005264 <HAL_RCC_OscConfig+0x1078>)
 80051b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051b8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80051bc:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 80051c0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80051c4:	6011      	str	r1, [r2, #0]
 80051c6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80051ca:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 80051ce:	6812      	ldr	r2, [r2, #0]
 80051d0:	fa92 f1a2 	rbit	r1, r2
 80051d4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80051d8:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 80051dc:	6011      	str	r1, [r2, #0]
  return result;
 80051de:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80051e2:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 80051e6:	6812      	ldr	r2, [r2, #0]
 80051e8:	fab2 f282 	clz	r2, r2
 80051ec:	b2d2      	uxtb	r2, r2
 80051ee:	f042 0220 	orr.w	r2, r2, #32
 80051f2:	b2d2      	uxtb	r2, r2
 80051f4:	f002 021f 	and.w	r2, r2, #31
 80051f8:	2101      	movs	r1, #1
 80051fa:	fa01 f202 	lsl.w	r2, r1, r2
 80051fe:	4013      	ands	r3, r2
 8005200:	2b00      	cmp	r3, #0
 8005202:	d180      	bne.n	8005106 <HAL_RCC_OscConfig+0xf1a>
 8005204:	e027      	b.n	8005256 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005206:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800520a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	69db      	ldr	r3, [r3, #28]
 8005212:	2b01      	cmp	r3, #1
 8005214:	d101      	bne.n	800521a <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8005216:	2301      	movs	r3, #1
 8005218:	e01e      	b.n	8005258 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800521a:	4b12      	ldr	r3, [pc, #72]	; (8005264 <HAL_RCC_OscConfig+0x1078>)
 800521c:	685b      	ldr	r3, [r3, #4]
 800521e:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8005222:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8005226:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800522a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800522e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	6a1b      	ldr	r3, [r3, #32]
 8005236:	429a      	cmp	r2, r3
 8005238:	d10b      	bne.n	8005252 <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 800523a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800523e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8005242:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005246:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800524e:	429a      	cmp	r2, r3
 8005250:	d001      	beq.n	8005256 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8005252:	2301      	movs	r3, #1
 8005254:	e000      	b.n	8005258 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8005256:	2300      	movs	r3, #0
}
 8005258:	4618      	mov	r0, r3
 800525a:	f507 7700 	add.w	r7, r7, #512	; 0x200
 800525e:	46bd      	mov	sp, r7
 8005260:	bd80      	pop	{r7, pc}
 8005262:	bf00      	nop
 8005264:	40021000 	.word	0x40021000

08005268 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005268:	b580      	push	{r7, lr}
 800526a:	b09e      	sub	sp, #120	; 0x78
 800526c:	af00      	add	r7, sp, #0
 800526e:	6078      	str	r0, [r7, #4]
 8005270:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8005272:	2300      	movs	r3, #0
 8005274:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	2b00      	cmp	r3, #0
 800527a:	d101      	bne.n	8005280 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800527c:	2301      	movs	r3, #1
 800527e:	e162      	b.n	8005546 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005280:	4b90      	ldr	r3, [pc, #576]	; (80054c4 <HAL_RCC_ClockConfig+0x25c>)
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f003 0307 	and.w	r3, r3, #7
 8005288:	683a      	ldr	r2, [r7, #0]
 800528a:	429a      	cmp	r2, r3
 800528c:	d910      	bls.n	80052b0 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800528e:	4b8d      	ldr	r3, [pc, #564]	; (80054c4 <HAL_RCC_ClockConfig+0x25c>)
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	f023 0207 	bic.w	r2, r3, #7
 8005296:	498b      	ldr	r1, [pc, #556]	; (80054c4 <HAL_RCC_ClockConfig+0x25c>)
 8005298:	683b      	ldr	r3, [r7, #0]
 800529a:	4313      	orrs	r3, r2
 800529c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800529e:	4b89      	ldr	r3, [pc, #548]	; (80054c4 <HAL_RCC_ClockConfig+0x25c>)
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	f003 0307 	and.w	r3, r3, #7
 80052a6:	683a      	ldr	r2, [r7, #0]
 80052a8:	429a      	cmp	r2, r3
 80052aa:	d001      	beq.n	80052b0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80052ac:	2301      	movs	r3, #1
 80052ae:	e14a      	b.n	8005546 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	f003 0302 	and.w	r3, r3, #2
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d008      	beq.n	80052ce <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80052bc:	4b82      	ldr	r3, [pc, #520]	; (80054c8 <HAL_RCC_ClockConfig+0x260>)
 80052be:	685b      	ldr	r3, [r3, #4]
 80052c0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	689b      	ldr	r3, [r3, #8]
 80052c8:	497f      	ldr	r1, [pc, #508]	; (80054c8 <HAL_RCC_ClockConfig+0x260>)
 80052ca:	4313      	orrs	r3, r2
 80052cc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f003 0301 	and.w	r3, r3, #1
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	f000 80dc 	beq.w	8005494 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	685b      	ldr	r3, [r3, #4]
 80052e0:	2b01      	cmp	r3, #1
 80052e2:	d13c      	bne.n	800535e <HAL_RCC_ClockConfig+0xf6>
 80052e4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80052e8:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052ea:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80052ec:	fa93 f3a3 	rbit	r3, r3
 80052f0:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80052f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80052f4:	fab3 f383 	clz	r3, r3
 80052f8:	b2db      	uxtb	r3, r3
 80052fa:	095b      	lsrs	r3, r3, #5
 80052fc:	b2db      	uxtb	r3, r3
 80052fe:	f043 0301 	orr.w	r3, r3, #1
 8005302:	b2db      	uxtb	r3, r3
 8005304:	2b01      	cmp	r3, #1
 8005306:	d102      	bne.n	800530e <HAL_RCC_ClockConfig+0xa6>
 8005308:	4b6f      	ldr	r3, [pc, #444]	; (80054c8 <HAL_RCC_ClockConfig+0x260>)
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	e00f      	b.n	800532e <HAL_RCC_ClockConfig+0xc6>
 800530e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005312:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005314:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005316:	fa93 f3a3 	rbit	r3, r3
 800531a:	667b      	str	r3, [r7, #100]	; 0x64
 800531c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005320:	663b      	str	r3, [r7, #96]	; 0x60
 8005322:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005324:	fa93 f3a3 	rbit	r3, r3
 8005328:	65fb      	str	r3, [r7, #92]	; 0x5c
 800532a:	4b67      	ldr	r3, [pc, #412]	; (80054c8 <HAL_RCC_ClockConfig+0x260>)
 800532c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800532e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005332:	65ba      	str	r2, [r7, #88]	; 0x58
 8005334:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005336:	fa92 f2a2 	rbit	r2, r2
 800533a:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 800533c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800533e:	fab2 f282 	clz	r2, r2
 8005342:	b2d2      	uxtb	r2, r2
 8005344:	f042 0220 	orr.w	r2, r2, #32
 8005348:	b2d2      	uxtb	r2, r2
 800534a:	f002 021f 	and.w	r2, r2, #31
 800534e:	2101      	movs	r1, #1
 8005350:	fa01 f202 	lsl.w	r2, r1, r2
 8005354:	4013      	ands	r3, r2
 8005356:	2b00      	cmp	r3, #0
 8005358:	d17b      	bne.n	8005452 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800535a:	2301      	movs	r3, #1
 800535c:	e0f3      	b.n	8005546 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	685b      	ldr	r3, [r3, #4]
 8005362:	2b02      	cmp	r3, #2
 8005364:	d13c      	bne.n	80053e0 <HAL_RCC_ClockConfig+0x178>
 8005366:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800536a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800536c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800536e:	fa93 f3a3 	rbit	r3, r3
 8005372:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8005374:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005376:	fab3 f383 	clz	r3, r3
 800537a:	b2db      	uxtb	r3, r3
 800537c:	095b      	lsrs	r3, r3, #5
 800537e:	b2db      	uxtb	r3, r3
 8005380:	f043 0301 	orr.w	r3, r3, #1
 8005384:	b2db      	uxtb	r3, r3
 8005386:	2b01      	cmp	r3, #1
 8005388:	d102      	bne.n	8005390 <HAL_RCC_ClockConfig+0x128>
 800538a:	4b4f      	ldr	r3, [pc, #316]	; (80054c8 <HAL_RCC_ClockConfig+0x260>)
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	e00f      	b.n	80053b0 <HAL_RCC_ClockConfig+0x148>
 8005390:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005394:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005396:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005398:	fa93 f3a3 	rbit	r3, r3
 800539c:	647b      	str	r3, [r7, #68]	; 0x44
 800539e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80053a2:	643b      	str	r3, [r7, #64]	; 0x40
 80053a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80053a6:	fa93 f3a3 	rbit	r3, r3
 80053aa:	63fb      	str	r3, [r7, #60]	; 0x3c
 80053ac:	4b46      	ldr	r3, [pc, #280]	; (80054c8 <HAL_RCC_ClockConfig+0x260>)
 80053ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053b0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80053b4:	63ba      	str	r2, [r7, #56]	; 0x38
 80053b6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80053b8:	fa92 f2a2 	rbit	r2, r2
 80053bc:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 80053be:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80053c0:	fab2 f282 	clz	r2, r2
 80053c4:	b2d2      	uxtb	r2, r2
 80053c6:	f042 0220 	orr.w	r2, r2, #32
 80053ca:	b2d2      	uxtb	r2, r2
 80053cc:	f002 021f 	and.w	r2, r2, #31
 80053d0:	2101      	movs	r1, #1
 80053d2:	fa01 f202 	lsl.w	r2, r1, r2
 80053d6:	4013      	ands	r3, r2
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d13a      	bne.n	8005452 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80053dc:	2301      	movs	r3, #1
 80053de:	e0b2      	b.n	8005546 <HAL_RCC_ClockConfig+0x2de>
 80053e0:	2302      	movs	r3, #2
 80053e2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053e6:	fa93 f3a3 	rbit	r3, r3
 80053ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80053ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80053ee:	fab3 f383 	clz	r3, r3
 80053f2:	b2db      	uxtb	r3, r3
 80053f4:	095b      	lsrs	r3, r3, #5
 80053f6:	b2db      	uxtb	r3, r3
 80053f8:	f043 0301 	orr.w	r3, r3, #1
 80053fc:	b2db      	uxtb	r3, r3
 80053fe:	2b01      	cmp	r3, #1
 8005400:	d102      	bne.n	8005408 <HAL_RCC_ClockConfig+0x1a0>
 8005402:	4b31      	ldr	r3, [pc, #196]	; (80054c8 <HAL_RCC_ClockConfig+0x260>)
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	e00d      	b.n	8005424 <HAL_RCC_ClockConfig+0x1bc>
 8005408:	2302      	movs	r3, #2
 800540a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800540c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800540e:	fa93 f3a3 	rbit	r3, r3
 8005412:	627b      	str	r3, [r7, #36]	; 0x24
 8005414:	2302      	movs	r3, #2
 8005416:	623b      	str	r3, [r7, #32]
 8005418:	6a3b      	ldr	r3, [r7, #32]
 800541a:	fa93 f3a3 	rbit	r3, r3
 800541e:	61fb      	str	r3, [r7, #28]
 8005420:	4b29      	ldr	r3, [pc, #164]	; (80054c8 <HAL_RCC_ClockConfig+0x260>)
 8005422:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005424:	2202      	movs	r2, #2
 8005426:	61ba      	str	r2, [r7, #24]
 8005428:	69ba      	ldr	r2, [r7, #24]
 800542a:	fa92 f2a2 	rbit	r2, r2
 800542e:	617a      	str	r2, [r7, #20]
  return result;
 8005430:	697a      	ldr	r2, [r7, #20]
 8005432:	fab2 f282 	clz	r2, r2
 8005436:	b2d2      	uxtb	r2, r2
 8005438:	f042 0220 	orr.w	r2, r2, #32
 800543c:	b2d2      	uxtb	r2, r2
 800543e:	f002 021f 	and.w	r2, r2, #31
 8005442:	2101      	movs	r1, #1
 8005444:	fa01 f202 	lsl.w	r2, r1, r2
 8005448:	4013      	ands	r3, r2
 800544a:	2b00      	cmp	r3, #0
 800544c:	d101      	bne.n	8005452 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800544e:	2301      	movs	r3, #1
 8005450:	e079      	b.n	8005546 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005452:	4b1d      	ldr	r3, [pc, #116]	; (80054c8 <HAL_RCC_ClockConfig+0x260>)
 8005454:	685b      	ldr	r3, [r3, #4]
 8005456:	f023 0203 	bic.w	r2, r3, #3
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	685b      	ldr	r3, [r3, #4]
 800545e:	491a      	ldr	r1, [pc, #104]	; (80054c8 <HAL_RCC_ClockConfig+0x260>)
 8005460:	4313      	orrs	r3, r2
 8005462:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005464:	f7fc fe7a 	bl	800215c <HAL_GetTick>
 8005468:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800546a:	e00a      	b.n	8005482 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800546c:	f7fc fe76 	bl	800215c <HAL_GetTick>
 8005470:	4602      	mov	r2, r0
 8005472:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005474:	1ad3      	subs	r3, r2, r3
 8005476:	f241 3288 	movw	r2, #5000	; 0x1388
 800547a:	4293      	cmp	r3, r2
 800547c:	d901      	bls.n	8005482 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 800547e:	2303      	movs	r3, #3
 8005480:	e061      	b.n	8005546 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005482:	4b11      	ldr	r3, [pc, #68]	; (80054c8 <HAL_RCC_ClockConfig+0x260>)
 8005484:	685b      	ldr	r3, [r3, #4]
 8005486:	f003 020c 	and.w	r2, r3, #12
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	685b      	ldr	r3, [r3, #4]
 800548e:	009b      	lsls	r3, r3, #2
 8005490:	429a      	cmp	r2, r3
 8005492:	d1eb      	bne.n	800546c <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005494:	4b0b      	ldr	r3, [pc, #44]	; (80054c4 <HAL_RCC_ClockConfig+0x25c>)
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	f003 0307 	and.w	r3, r3, #7
 800549c:	683a      	ldr	r2, [r7, #0]
 800549e:	429a      	cmp	r2, r3
 80054a0:	d214      	bcs.n	80054cc <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80054a2:	4b08      	ldr	r3, [pc, #32]	; (80054c4 <HAL_RCC_ClockConfig+0x25c>)
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f023 0207 	bic.w	r2, r3, #7
 80054aa:	4906      	ldr	r1, [pc, #24]	; (80054c4 <HAL_RCC_ClockConfig+0x25c>)
 80054ac:	683b      	ldr	r3, [r7, #0]
 80054ae:	4313      	orrs	r3, r2
 80054b0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80054b2:	4b04      	ldr	r3, [pc, #16]	; (80054c4 <HAL_RCC_ClockConfig+0x25c>)
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	f003 0307 	and.w	r3, r3, #7
 80054ba:	683a      	ldr	r2, [r7, #0]
 80054bc:	429a      	cmp	r2, r3
 80054be:	d005      	beq.n	80054cc <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 80054c0:	2301      	movs	r3, #1
 80054c2:	e040      	b.n	8005546 <HAL_RCC_ClockConfig+0x2de>
 80054c4:	40022000 	.word	0x40022000
 80054c8:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	f003 0304 	and.w	r3, r3, #4
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d008      	beq.n	80054ea <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80054d8:	4b1d      	ldr	r3, [pc, #116]	; (8005550 <HAL_RCC_ClockConfig+0x2e8>)
 80054da:	685b      	ldr	r3, [r3, #4]
 80054dc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	68db      	ldr	r3, [r3, #12]
 80054e4:	491a      	ldr	r1, [pc, #104]	; (8005550 <HAL_RCC_ClockConfig+0x2e8>)
 80054e6:	4313      	orrs	r3, r2
 80054e8:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	f003 0308 	and.w	r3, r3, #8
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d009      	beq.n	800550a <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80054f6:	4b16      	ldr	r3, [pc, #88]	; (8005550 <HAL_RCC_ClockConfig+0x2e8>)
 80054f8:	685b      	ldr	r3, [r3, #4]
 80054fa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	691b      	ldr	r3, [r3, #16]
 8005502:	00db      	lsls	r3, r3, #3
 8005504:	4912      	ldr	r1, [pc, #72]	; (8005550 <HAL_RCC_ClockConfig+0x2e8>)
 8005506:	4313      	orrs	r3, r2
 8005508:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800550a:	f000 f829 	bl	8005560 <HAL_RCC_GetSysClockFreq>
 800550e:	4601      	mov	r1, r0
 8005510:	4b0f      	ldr	r3, [pc, #60]	; (8005550 <HAL_RCC_ClockConfig+0x2e8>)
 8005512:	685b      	ldr	r3, [r3, #4]
 8005514:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005518:	22f0      	movs	r2, #240	; 0xf0
 800551a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800551c:	693a      	ldr	r2, [r7, #16]
 800551e:	fa92 f2a2 	rbit	r2, r2
 8005522:	60fa      	str	r2, [r7, #12]
  return result;
 8005524:	68fa      	ldr	r2, [r7, #12]
 8005526:	fab2 f282 	clz	r2, r2
 800552a:	b2d2      	uxtb	r2, r2
 800552c:	40d3      	lsrs	r3, r2
 800552e:	4a09      	ldr	r2, [pc, #36]	; (8005554 <HAL_RCC_ClockConfig+0x2ec>)
 8005530:	5cd3      	ldrb	r3, [r2, r3]
 8005532:	fa21 f303 	lsr.w	r3, r1, r3
 8005536:	4a08      	ldr	r2, [pc, #32]	; (8005558 <HAL_RCC_ClockConfig+0x2f0>)
 8005538:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800553a:	4b08      	ldr	r3, [pc, #32]	; (800555c <HAL_RCC_ClockConfig+0x2f4>)
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	4618      	mov	r0, r3
 8005540:	f7fc fdc8 	bl	80020d4 <HAL_InitTick>
  
  return HAL_OK;
 8005544:	2300      	movs	r3, #0
}
 8005546:	4618      	mov	r0, r3
 8005548:	3778      	adds	r7, #120	; 0x78
 800554a:	46bd      	mov	sp, r7
 800554c:	bd80      	pop	{r7, pc}
 800554e:	bf00      	nop
 8005550:	40021000 	.word	0x40021000
 8005554:	0800c9cc 	.word	0x0800c9cc
 8005558:	20000068 	.word	0x20000068
 800555c:	2000006c 	.word	0x2000006c

08005560 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005560:	b480      	push	{r7}
 8005562:	b08b      	sub	sp, #44	; 0x2c
 8005564:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005566:	2300      	movs	r3, #0
 8005568:	61fb      	str	r3, [r7, #28]
 800556a:	2300      	movs	r3, #0
 800556c:	61bb      	str	r3, [r7, #24]
 800556e:	2300      	movs	r3, #0
 8005570:	627b      	str	r3, [r7, #36]	; 0x24
 8005572:	2300      	movs	r3, #0
 8005574:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8005576:	2300      	movs	r3, #0
 8005578:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 800557a:	4b29      	ldr	r3, [pc, #164]	; (8005620 <HAL_RCC_GetSysClockFreq+0xc0>)
 800557c:	685b      	ldr	r3, [r3, #4]
 800557e:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005580:	69fb      	ldr	r3, [r7, #28]
 8005582:	f003 030c 	and.w	r3, r3, #12
 8005586:	2b04      	cmp	r3, #4
 8005588:	d002      	beq.n	8005590 <HAL_RCC_GetSysClockFreq+0x30>
 800558a:	2b08      	cmp	r3, #8
 800558c:	d003      	beq.n	8005596 <HAL_RCC_GetSysClockFreq+0x36>
 800558e:	e03c      	b.n	800560a <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005590:	4b24      	ldr	r3, [pc, #144]	; (8005624 <HAL_RCC_GetSysClockFreq+0xc4>)
 8005592:	623b      	str	r3, [r7, #32]
      break;
 8005594:	e03c      	b.n	8005610 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8005596:	69fb      	ldr	r3, [r7, #28]
 8005598:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800559c:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80055a0:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055a2:	68ba      	ldr	r2, [r7, #8]
 80055a4:	fa92 f2a2 	rbit	r2, r2
 80055a8:	607a      	str	r2, [r7, #4]
  return result;
 80055aa:	687a      	ldr	r2, [r7, #4]
 80055ac:	fab2 f282 	clz	r2, r2
 80055b0:	b2d2      	uxtb	r2, r2
 80055b2:	40d3      	lsrs	r3, r2
 80055b4:	4a1c      	ldr	r2, [pc, #112]	; (8005628 <HAL_RCC_GetSysClockFreq+0xc8>)
 80055b6:	5cd3      	ldrb	r3, [r2, r3]
 80055b8:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80055ba:	4b19      	ldr	r3, [pc, #100]	; (8005620 <HAL_RCC_GetSysClockFreq+0xc0>)
 80055bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055be:	f003 030f 	and.w	r3, r3, #15
 80055c2:	220f      	movs	r2, #15
 80055c4:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055c6:	693a      	ldr	r2, [r7, #16]
 80055c8:	fa92 f2a2 	rbit	r2, r2
 80055cc:	60fa      	str	r2, [r7, #12]
  return result;
 80055ce:	68fa      	ldr	r2, [r7, #12]
 80055d0:	fab2 f282 	clz	r2, r2
 80055d4:	b2d2      	uxtb	r2, r2
 80055d6:	40d3      	lsrs	r3, r2
 80055d8:	4a14      	ldr	r2, [pc, #80]	; (800562c <HAL_RCC_GetSysClockFreq+0xcc>)
 80055da:	5cd3      	ldrb	r3, [r2, r3]
 80055dc:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80055de:	69fb      	ldr	r3, [r7, #28]
 80055e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d008      	beq.n	80055fa <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80055e8:	4a0e      	ldr	r2, [pc, #56]	; (8005624 <HAL_RCC_GetSysClockFreq+0xc4>)
 80055ea:	69bb      	ldr	r3, [r7, #24]
 80055ec:	fbb2 f2f3 	udiv	r2, r2, r3
 80055f0:	697b      	ldr	r3, [r7, #20]
 80055f2:	fb02 f303 	mul.w	r3, r2, r3
 80055f6:	627b      	str	r3, [r7, #36]	; 0x24
 80055f8:	e004      	b.n	8005604 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80055fa:	697b      	ldr	r3, [r7, #20]
 80055fc:	4a0c      	ldr	r2, [pc, #48]	; (8005630 <HAL_RCC_GetSysClockFreq+0xd0>)
 80055fe:	fb02 f303 	mul.w	r3, r2, r3
 8005602:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8005604:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005606:	623b      	str	r3, [r7, #32]
      break;
 8005608:	e002      	b.n	8005610 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800560a:	4b06      	ldr	r3, [pc, #24]	; (8005624 <HAL_RCC_GetSysClockFreq+0xc4>)
 800560c:	623b      	str	r3, [r7, #32]
      break;
 800560e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005610:	6a3b      	ldr	r3, [r7, #32]
}
 8005612:	4618      	mov	r0, r3
 8005614:	372c      	adds	r7, #44	; 0x2c
 8005616:	46bd      	mov	sp, r7
 8005618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800561c:	4770      	bx	lr
 800561e:	bf00      	nop
 8005620:	40021000 	.word	0x40021000
 8005624:	007a1200 	.word	0x007a1200
 8005628:	0800c9e4 	.word	0x0800c9e4
 800562c:	0800c9f4 	.word	0x0800c9f4
 8005630:	003d0900 	.word	0x003d0900

08005634 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005634:	b480      	push	{r7}
 8005636:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005638:	4b03      	ldr	r3, [pc, #12]	; (8005648 <HAL_RCC_GetHCLKFreq+0x14>)
 800563a:	681b      	ldr	r3, [r3, #0]
}
 800563c:	4618      	mov	r0, r3
 800563e:	46bd      	mov	sp, r7
 8005640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005644:	4770      	bx	lr
 8005646:	bf00      	nop
 8005648:	20000068 	.word	0x20000068

0800564c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800564c:	b580      	push	{r7, lr}
 800564e:	b082      	sub	sp, #8
 8005650:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8005652:	f7ff ffef 	bl	8005634 <HAL_RCC_GetHCLKFreq>
 8005656:	4601      	mov	r1, r0
 8005658:	4b0b      	ldr	r3, [pc, #44]	; (8005688 <HAL_RCC_GetPCLK1Freq+0x3c>)
 800565a:	685b      	ldr	r3, [r3, #4]
 800565c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005660:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8005664:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005666:	687a      	ldr	r2, [r7, #4]
 8005668:	fa92 f2a2 	rbit	r2, r2
 800566c:	603a      	str	r2, [r7, #0]
  return result;
 800566e:	683a      	ldr	r2, [r7, #0]
 8005670:	fab2 f282 	clz	r2, r2
 8005674:	b2d2      	uxtb	r2, r2
 8005676:	40d3      	lsrs	r3, r2
 8005678:	4a04      	ldr	r2, [pc, #16]	; (800568c <HAL_RCC_GetPCLK1Freq+0x40>)
 800567a:	5cd3      	ldrb	r3, [r2, r3]
 800567c:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8005680:	4618      	mov	r0, r3
 8005682:	3708      	adds	r7, #8
 8005684:	46bd      	mov	sp, r7
 8005686:	bd80      	pop	{r7, pc}
 8005688:	40021000 	.word	0x40021000
 800568c:	0800c9dc 	.word	0x0800c9dc

08005690 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005690:	b580      	push	{r7, lr}
 8005692:	b082      	sub	sp, #8
 8005694:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8005696:	f7ff ffcd 	bl	8005634 <HAL_RCC_GetHCLKFreq>
 800569a:	4601      	mov	r1, r0
 800569c:	4b0b      	ldr	r3, [pc, #44]	; (80056cc <HAL_RCC_GetPCLK2Freq+0x3c>)
 800569e:	685b      	ldr	r3, [r3, #4]
 80056a0:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80056a4:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80056a8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056aa:	687a      	ldr	r2, [r7, #4]
 80056ac:	fa92 f2a2 	rbit	r2, r2
 80056b0:	603a      	str	r2, [r7, #0]
  return result;
 80056b2:	683a      	ldr	r2, [r7, #0]
 80056b4:	fab2 f282 	clz	r2, r2
 80056b8:	b2d2      	uxtb	r2, r2
 80056ba:	40d3      	lsrs	r3, r2
 80056bc:	4a04      	ldr	r2, [pc, #16]	; (80056d0 <HAL_RCC_GetPCLK2Freq+0x40>)
 80056be:	5cd3      	ldrb	r3, [r2, r3]
 80056c0:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80056c4:	4618      	mov	r0, r3
 80056c6:	3708      	adds	r7, #8
 80056c8:	46bd      	mov	sp, r7
 80056ca:	bd80      	pop	{r7, pc}
 80056cc:	40021000 	.word	0x40021000
 80056d0:	0800c9dc 	.word	0x0800c9dc

080056d4 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80056d4:	b580      	push	{r7, lr}
 80056d6:	b092      	sub	sp, #72	; 0x48
 80056d8:	af00      	add	r7, sp, #0
 80056da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80056dc:	2300      	movs	r3, #0
 80056de:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 80056e0:	2300      	movs	r3, #0
 80056e2:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 80056e4:	2300      	movs	r3, #0
 80056e6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	f000 80d4 	beq.w	80058a0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80056f8:	4b4e      	ldr	r3, [pc, #312]	; (8005834 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80056fa:	69db      	ldr	r3, [r3, #28]
 80056fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005700:	2b00      	cmp	r3, #0
 8005702:	d10e      	bne.n	8005722 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005704:	4b4b      	ldr	r3, [pc, #300]	; (8005834 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005706:	69db      	ldr	r3, [r3, #28]
 8005708:	4a4a      	ldr	r2, [pc, #296]	; (8005834 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800570a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800570e:	61d3      	str	r3, [r2, #28]
 8005710:	4b48      	ldr	r3, [pc, #288]	; (8005834 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005712:	69db      	ldr	r3, [r3, #28]
 8005714:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005718:	60bb      	str	r3, [r7, #8]
 800571a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800571c:	2301      	movs	r3, #1
 800571e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005722:	4b45      	ldr	r3, [pc, #276]	; (8005838 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800572a:	2b00      	cmp	r3, #0
 800572c:	d118      	bne.n	8005760 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800572e:	4b42      	ldr	r3, [pc, #264]	; (8005838 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	4a41      	ldr	r2, [pc, #260]	; (8005838 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005734:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005738:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800573a:	f7fc fd0f 	bl	800215c <HAL_GetTick>
 800573e:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005740:	e008      	b.n	8005754 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005742:	f7fc fd0b 	bl	800215c <HAL_GetTick>
 8005746:	4602      	mov	r2, r0
 8005748:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800574a:	1ad3      	subs	r3, r2, r3
 800574c:	2b64      	cmp	r3, #100	; 0x64
 800574e:	d901      	bls.n	8005754 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8005750:	2303      	movs	r3, #3
 8005752:	e169      	b.n	8005a28 <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005754:	4b38      	ldr	r3, [pc, #224]	; (8005838 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800575c:	2b00      	cmp	r3, #0
 800575e:	d0f0      	beq.n	8005742 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005760:	4b34      	ldr	r3, [pc, #208]	; (8005834 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005762:	6a1b      	ldr	r3, [r3, #32]
 8005764:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005768:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800576a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800576c:	2b00      	cmp	r3, #0
 800576e:	f000 8084 	beq.w	800587a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	685b      	ldr	r3, [r3, #4]
 8005776:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800577a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800577c:	429a      	cmp	r2, r3
 800577e:	d07c      	beq.n	800587a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005780:	4b2c      	ldr	r3, [pc, #176]	; (8005834 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005782:	6a1b      	ldr	r3, [r3, #32]
 8005784:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005788:	63fb      	str	r3, [r7, #60]	; 0x3c
 800578a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800578e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005790:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005792:	fa93 f3a3 	rbit	r3, r3
 8005796:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8005798:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800579a:	fab3 f383 	clz	r3, r3
 800579e:	b2db      	uxtb	r3, r3
 80057a0:	461a      	mov	r2, r3
 80057a2:	4b26      	ldr	r3, [pc, #152]	; (800583c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80057a4:	4413      	add	r3, r2
 80057a6:	009b      	lsls	r3, r3, #2
 80057a8:	461a      	mov	r2, r3
 80057aa:	2301      	movs	r3, #1
 80057ac:	6013      	str	r3, [r2, #0]
 80057ae:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80057b2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057b6:	fa93 f3a3 	rbit	r3, r3
 80057ba:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80057bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80057be:	fab3 f383 	clz	r3, r3
 80057c2:	b2db      	uxtb	r3, r3
 80057c4:	461a      	mov	r2, r3
 80057c6:	4b1d      	ldr	r3, [pc, #116]	; (800583c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80057c8:	4413      	add	r3, r2
 80057ca:	009b      	lsls	r3, r3, #2
 80057cc:	461a      	mov	r2, r3
 80057ce:	2300      	movs	r3, #0
 80057d0:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80057d2:	4a18      	ldr	r2, [pc, #96]	; (8005834 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80057d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80057d6:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80057d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80057da:	f003 0301 	and.w	r3, r3, #1
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d04b      	beq.n	800587a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057e2:	f7fc fcbb 	bl	800215c <HAL_GetTick>
 80057e6:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80057e8:	e00a      	b.n	8005800 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80057ea:	f7fc fcb7 	bl	800215c <HAL_GetTick>
 80057ee:	4602      	mov	r2, r0
 80057f0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80057f2:	1ad3      	subs	r3, r2, r3
 80057f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80057f8:	4293      	cmp	r3, r2
 80057fa:	d901      	bls.n	8005800 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80057fc:	2303      	movs	r3, #3
 80057fe:	e113      	b.n	8005a28 <HAL_RCCEx_PeriphCLKConfig+0x354>
 8005800:	2302      	movs	r3, #2
 8005802:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005804:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005806:	fa93 f3a3 	rbit	r3, r3
 800580a:	627b      	str	r3, [r7, #36]	; 0x24
 800580c:	2302      	movs	r3, #2
 800580e:	623b      	str	r3, [r7, #32]
 8005810:	6a3b      	ldr	r3, [r7, #32]
 8005812:	fa93 f3a3 	rbit	r3, r3
 8005816:	61fb      	str	r3, [r7, #28]
  return result;
 8005818:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800581a:	fab3 f383 	clz	r3, r3
 800581e:	b2db      	uxtb	r3, r3
 8005820:	095b      	lsrs	r3, r3, #5
 8005822:	b2db      	uxtb	r3, r3
 8005824:	f043 0302 	orr.w	r3, r3, #2
 8005828:	b2db      	uxtb	r3, r3
 800582a:	2b02      	cmp	r3, #2
 800582c:	d108      	bne.n	8005840 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800582e:	4b01      	ldr	r3, [pc, #4]	; (8005834 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005830:	6a1b      	ldr	r3, [r3, #32]
 8005832:	e00d      	b.n	8005850 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8005834:	40021000 	.word	0x40021000
 8005838:	40007000 	.word	0x40007000
 800583c:	10908100 	.word	0x10908100
 8005840:	2302      	movs	r3, #2
 8005842:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005844:	69bb      	ldr	r3, [r7, #24]
 8005846:	fa93 f3a3 	rbit	r3, r3
 800584a:	617b      	str	r3, [r7, #20]
 800584c:	4b78      	ldr	r3, [pc, #480]	; (8005a30 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800584e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005850:	2202      	movs	r2, #2
 8005852:	613a      	str	r2, [r7, #16]
 8005854:	693a      	ldr	r2, [r7, #16]
 8005856:	fa92 f2a2 	rbit	r2, r2
 800585a:	60fa      	str	r2, [r7, #12]
  return result;
 800585c:	68fa      	ldr	r2, [r7, #12]
 800585e:	fab2 f282 	clz	r2, r2
 8005862:	b2d2      	uxtb	r2, r2
 8005864:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005868:	b2d2      	uxtb	r2, r2
 800586a:	f002 021f 	and.w	r2, r2, #31
 800586e:	2101      	movs	r1, #1
 8005870:	fa01 f202 	lsl.w	r2, r1, r2
 8005874:	4013      	ands	r3, r2
 8005876:	2b00      	cmp	r3, #0
 8005878:	d0b7      	beq.n	80057ea <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800587a:	4b6d      	ldr	r3, [pc, #436]	; (8005a30 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800587c:	6a1b      	ldr	r3, [r3, #32]
 800587e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	685b      	ldr	r3, [r3, #4]
 8005886:	496a      	ldr	r1, [pc, #424]	; (8005a30 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005888:	4313      	orrs	r3, r2
 800588a:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800588c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8005890:	2b01      	cmp	r3, #1
 8005892:	d105      	bne.n	80058a0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005894:	4b66      	ldr	r3, [pc, #408]	; (8005a30 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005896:	69db      	ldr	r3, [r3, #28]
 8005898:	4a65      	ldr	r2, [pc, #404]	; (8005a30 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800589a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800589e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	f003 0301 	and.w	r3, r3, #1
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d008      	beq.n	80058be <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80058ac:	4b60      	ldr	r3, [pc, #384]	; (8005a30 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80058ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058b0:	f023 0203 	bic.w	r2, r3, #3
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	689b      	ldr	r3, [r3, #8]
 80058b8:	495d      	ldr	r1, [pc, #372]	; (8005a30 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80058ba:	4313      	orrs	r3, r2
 80058bc:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f003 0302 	and.w	r3, r3, #2
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d008      	beq.n	80058dc <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80058ca:	4b59      	ldr	r3, [pc, #356]	; (8005a30 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80058cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058ce:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	68db      	ldr	r3, [r3, #12]
 80058d6:	4956      	ldr	r1, [pc, #344]	; (8005a30 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80058d8:	4313      	orrs	r3, r2
 80058da:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	f003 0304 	and.w	r3, r3, #4
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d008      	beq.n	80058fa <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80058e8:	4b51      	ldr	r3, [pc, #324]	; (8005a30 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80058ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058ec:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	691b      	ldr	r3, [r3, #16]
 80058f4:	494e      	ldr	r1, [pc, #312]	; (8005a30 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80058f6:	4313      	orrs	r3, r2
 80058f8:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	f003 0320 	and.w	r3, r3, #32
 8005902:	2b00      	cmp	r3, #0
 8005904:	d008      	beq.n	8005918 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005906:	4b4a      	ldr	r3, [pc, #296]	; (8005a30 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800590a:	f023 0210 	bic.w	r2, r3, #16
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	69db      	ldr	r3, [r3, #28]
 8005912:	4947      	ldr	r1, [pc, #284]	; (8005a30 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005914:	4313      	orrs	r3, r2
 8005916:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005920:	2b00      	cmp	r3, #0
 8005922:	d008      	beq.n	8005936 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8005924:	4b42      	ldr	r3, [pc, #264]	; (8005a30 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005926:	685b      	ldr	r3, [r3, #4]
 8005928:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005930:	493f      	ldr	r1, [pc, #252]	; (8005a30 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005932:	4313      	orrs	r3, r2
 8005934:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800593e:	2b00      	cmp	r3, #0
 8005940:	d008      	beq.n	8005954 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005942:	4b3b      	ldr	r3, [pc, #236]	; (8005a30 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005944:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005946:	f023 0220 	bic.w	r2, r3, #32
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	6a1b      	ldr	r3, [r3, #32]
 800594e:	4938      	ldr	r1, [pc, #224]	; (8005a30 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005950:	4313      	orrs	r3, r2
 8005952:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	f003 0308 	and.w	r3, r3, #8
 800595c:	2b00      	cmp	r3, #0
 800595e:	d008      	beq.n	8005972 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005960:	4b33      	ldr	r3, [pc, #204]	; (8005a30 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005962:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005964:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	695b      	ldr	r3, [r3, #20]
 800596c:	4930      	ldr	r1, [pc, #192]	; (8005a30 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800596e:	4313      	orrs	r3, r2
 8005970:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	f003 0310 	and.w	r3, r3, #16
 800597a:	2b00      	cmp	r3, #0
 800597c:	d008      	beq.n	8005990 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800597e:	4b2c      	ldr	r3, [pc, #176]	; (8005a30 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005982:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	699b      	ldr	r3, [r3, #24]
 800598a:	4929      	ldr	r1, [pc, #164]	; (8005a30 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800598c:	4313      	orrs	r3, r2
 800598e:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005998:	2b00      	cmp	r3, #0
 800599a:	d008      	beq.n	80059ae <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800599c:	4b24      	ldr	r3, [pc, #144]	; (8005a30 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800599e:	685b      	ldr	r3, [r3, #4]
 80059a0:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059a8:	4921      	ldr	r1, [pc, #132]	; (8005a30 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80059aa:	4313      	orrs	r3, r2
 80059ac:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d008      	beq.n	80059cc <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80059ba:	4b1d      	ldr	r3, [pc, #116]	; (8005a30 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80059bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059be:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059c6:	491a      	ldr	r1, [pc, #104]	; (8005a30 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80059c8:	4313      	orrs	r3, r2
 80059ca:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d008      	beq.n	80059ea <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 80059d8:	4b15      	ldr	r3, [pc, #84]	; (8005a30 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80059da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059dc:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059e4:	4912      	ldr	r1, [pc, #72]	; (8005a30 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80059e6:	4313      	orrs	r3, r2
 80059e8:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d008      	beq.n	8005a08 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80059f6:	4b0e      	ldr	r3, [pc, #56]	; (8005a30 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80059f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059fa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a02:	490b      	ldr	r1, [pc, #44]	; (8005a30 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005a04:	4313      	orrs	r3, r2
 8005a06:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d008      	beq.n	8005a26 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8005a14:	4b06      	ldr	r3, [pc, #24]	; (8005a30 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005a16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a18:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a20:	4903      	ldr	r1, [pc, #12]	; (8005a30 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005a22:	4313      	orrs	r3, r2
 8005a24:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8005a26:	2300      	movs	r3, #0
}
 8005a28:	4618      	mov	r0, r3
 8005a2a:	3748      	adds	r7, #72	; 0x48
 8005a2c:	46bd      	mov	sp, r7
 8005a2e:	bd80      	pop	{r7, pc}
 8005a30:	40021000 	.word	0x40021000

08005a34 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005a34:	b580      	push	{r7, lr}
 8005a36:	b084      	sub	sp, #16
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d101      	bne.n	8005a46 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005a42:	2301      	movs	r3, #1
 8005a44:	e09d      	b.n	8005b82 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d108      	bne.n	8005a60 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	685b      	ldr	r3, [r3, #4]
 8005a52:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005a56:	d009      	beq.n	8005a6c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	2200      	movs	r2, #0
 8005a5c:	61da      	str	r2, [r3, #28]
 8005a5e:	e005      	b.n	8005a6c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	2200      	movs	r2, #0
 8005a64:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	2200      	movs	r2, #0
 8005a6a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	2200      	movs	r2, #0
 8005a70:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005a78:	b2db      	uxtb	r3, r3
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d106      	bne.n	8005a8c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	2200      	movs	r2, #0
 8005a82:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005a86:	6878      	ldr	r0, [r7, #4]
 8005a88:	f7fc f85a 	bl	8001b40 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	2202      	movs	r2, #2
 8005a90:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	681a      	ldr	r2, [r3, #0]
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005aa2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	68db      	ldr	r3, [r3, #12]
 8005aa8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005aac:	d902      	bls.n	8005ab4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005aae:	2300      	movs	r3, #0
 8005ab0:	60fb      	str	r3, [r7, #12]
 8005ab2:	e002      	b.n	8005aba <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005ab4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005ab8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	68db      	ldr	r3, [r3, #12]
 8005abe:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8005ac2:	d007      	beq.n	8005ad4 <HAL_SPI_Init+0xa0>
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	68db      	ldr	r3, [r3, #12]
 8005ac8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005acc:	d002      	beq.n	8005ad4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	2200      	movs	r2, #0
 8005ad2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	685b      	ldr	r3, [r3, #4]
 8005ad8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	689b      	ldr	r3, [r3, #8]
 8005ae0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005ae4:	431a      	orrs	r2, r3
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	691b      	ldr	r3, [r3, #16]
 8005aea:	f003 0302 	and.w	r3, r3, #2
 8005aee:	431a      	orrs	r2, r3
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	695b      	ldr	r3, [r3, #20]
 8005af4:	f003 0301 	and.w	r3, r3, #1
 8005af8:	431a      	orrs	r2, r3
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	699b      	ldr	r3, [r3, #24]
 8005afe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005b02:	431a      	orrs	r2, r3
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	69db      	ldr	r3, [r3, #28]
 8005b08:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005b0c:	431a      	orrs	r2, r3
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	6a1b      	ldr	r3, [r3, #32]
 8005b12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b16:	ea42 0103 	orr.w	r1, r2, r3
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b1e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	430a      	orrs	r2, r1
 8005b28:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	699b      	ldr	r3, [r3, #24]
 8005b2e:	0c1b      	lsrs	r3, r3, #16
 8005b30:	f003 0204 	and.w	r2, r3, #4
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b38:	f003 0310 	and.w	r3, r3, #16
 8005b3c:	431a      	orrs	r2, r3
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b42:	f003 0308 	and.w	r3, r3, #8
 8005b46:	431a      	orrs	r2, r3
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	68db      	ldr	r3, [r3, #12]
 8005b4c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8005b50:	ea42 0103 	orr.w	r1, r2, r3
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	430a      	orrs	r2, r1
 8005b60:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	69da      	ldr	r2, [r3, #28]
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005b70:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	2200      	movs	r2, #0
 8005b76:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2201      	movs	r2, #1
 8005b7c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8005b80:	2300      	movs	r3, #0
}
 8005b82:	4618      	mov	r0, r3
 8005b84:	3710      	adds	r7, #16
 8005b86:	46bd      	mov	sp, r7
 8005b88:	bd80      	pop	{r7, pc}

08005b8a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005b8a:	b580      	push	{r7, lr}
 8005b8c:	b082      	sub	sp, #8
 8005b8e:	af00      	add	r7, sp, #0
 8005b90:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d101      	bne.n	8005b9c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005b98:	2301      	movs	r3, #1
 8005b9a:	e049      	b.n	8005c30 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ba2:	b2db      	uxtb	r3, r3
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d106      	bne.n	8005bb6 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	2200      	movs	r2, #0
 8005bac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005bb0:	6878      	ldr	r0, [r7, #4]
 8005bb2:	f7fc f807 	bl	8001bc4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	2202      	movs	r2, #2
 8005bba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681a      	ldr	r2, [r3, #0]
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	3304      	adds	r3, #4
 8005bc6:	4619      	mov	r1, r3
 8005bc8:	4610      	mov	r0, r2
 8005bca:	f000 fd31 	bl	8006630 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	2201      	movs	r2, #1
 8005bd2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	2201      	movs	r2, #1
 8005bda:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	2201      	movs	r2, #1
 8005be2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	2201      	movs	r2, #1
 8005bea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	2201      	movs	r2, #1
 8005bf2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	2201      	movs	r2, #1
 8005bfa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	2201      	movs	r2, #1
 8005c02:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	2201      	movs	r2, #1
 8005c0a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	2201      	movs	r2, #1
 8005c12:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	2201      	movs	r2, #1
 8005c1a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	2201      	movs	r2, #1
 8005c22:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	2201      	movs	r2, #1
 8005c2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005c2e:	2300      	movs	r3, #0
}
 8005c30:	4618      	mov	r0, r3
 8005c32:	3708      	adds	r7, #8
 8005c34:	46bd      	mov	sp, r7
 8005c36:	bd80      	pop	{r7, pc}

08005c38 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005c38:	b480      	push	{r7}
 8005c3a:	b085      	sub	sp, #20
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c46:	b2db      	uxtb	r3, r3
 8005c48:	2b01      	cmp	r3, #1
 8005c4a:	d001      	beq.n	8005c50 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005c4c:	2301      	movs	r3, #1
 8005c4e:	e04a      	b.n	8005ce6 <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	2202      	movs	r2, #2
 8005c54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	68da      	ldr	r2, [r3, #12]
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	f042 0201 	orr.w	r2, r2, #1
 8005c66:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	4a21      	ldr	r2, [pc, #132]	; (8005cf4 <HAL_TIM_Base_Start_IT+0xbc>)
 8005c6e:	4293      	cmp	r3, r2
 8005c70:	d018      	beq.n	8005ca4 <HAL_TIM_Base_Start_IT+0x6c>
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c7a:	d013      	beq.n	8005ca4 <HAL_TIM_Base_Start_IT+0x6c>
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	4a1d      	ldr	r2, [pc, #116]	; (8005cf8 <HAL_TIM_Base_Start_IT+0xc0>)
 8005c82:	4293      	cmp	r3, r2
 8005c84:	d00e      	beq.n	8005ca4 <HAL_TIM_Base_Start_IT+0x6c>
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	4a1c      	ldr	r2, [pc, #112]	; (8005cfc <HAL_TIM_Base_Start_IT+0xc4>)
 8005c8c:	4293      	cmp	r3, r2
 8005c8e:	d009      	beq.n	8005ca4 <HAL_TIM_Base_Start_IT+0x6c>
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	4a1a      	ldr	r2, [pc, #104]	; (8005d00 <HAL_TIM_Base_Start_IT+0xc8>)
 8005c96:	4293      	cmp	r3, r2
 8005c98:	d004      	beq.n	8005ca4 <HAL_TIM_Base_Start_IT+0x6c>
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	4a19      	ldr	r2, [pc, #100]	; (8005d04 <HAL_TIM_Base_Start_IT+0xcc>)
 8005ca0:	4293      	cmp	r3, r2
 8005ca2:	d115      	bne.n	8005cd0 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	689a      	ldr	r2, [r3, #8]
 8005caa:	4b17      	ldr	r3, [pc, #92]	; (8005d08 <HAL_TIM_Base_Start_IT+0xd0>)
 8005cac:	4013      	ands	r3, r2
 8005cae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	2b06      	cmp	r3, #6
 8005cb4:	d015      	beq.n	8005ce2 <HAL_TIM_Base_Start_IT+0xaa>
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005cbc:	d011      	beq.n	8005ce2 <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	681a      	ldr	r2, [r3, #0]
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	f042 0201 	orr.w	r2, r2, #1
 8005ccc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005cce:	e008      	b.n	8005ce2 <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	681a      	ldr	r2, [r3, #0]
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	f042 0201 	orr.w	r2, r2, #1
 8005cde:	601a      	str	r2, [r3, #0]
 8005ce0:	e000      	b.n	8005ce4 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ce2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005ce4:	2300      	movs	r3, #0
}
 8005ce6:	4618      	mov	r0, r3
 8005ce8:	3714      	adds	r7, #20
 8005cea:	46bd      	mov	sp, r7
 8005cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf0:	4770      	bx	lr
 8005cf2:	bf00      	nop
 8005cf4:	40012c00 	.word	0x40012c00
 8005cf8:	40000400 	.word	0x40000400
 8005cfc:	40000800 	.word	0x40000800
 8005d00:	40013400 	.word	0x40013400
 8005d04:	40014000 	.word	0x40014000
 8005d08:	00010007 	.word	0x00010007

08005d0c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005d0c:	b580      	push	{r7, lr}
 8005d0e:	b082      	sub	sp, #8
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d101      	bne.n	8005d1e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005d1a:	2301      	movs	r3, #1
 8005d1c:	e049      	b.n	8005db2 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d24:	b2db      	uxtb	r3, r3
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d106      	bne.n	8005d38 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	2200      	movs	r2, #0
 8005d2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005d32:	6878      	ldr	r0, [r7, #4]
 8005d34:	f000 f841 	bl	8005dba <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	2202      	movs	r2, #2
 8005d3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681a      	ldr	r2, [r3, #0]
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	3304      	adds	r3, #4
 8005d48:	4619      	mov	r1, r3
 8005d4a:	4610      	mov	r0, r2
 8005d4c:	f000 fc70 	bl	8006630 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	2201      	movs	r2, #1
 8005d54:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	2201      	movs	r2, #1
 8005d5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	2201      	movs	r2, #1
 8005d64:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2201      	movs	r2, #1
 8005d6c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2201      	movs	r2, #1
 8005d74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2201      	movs	r2, #1
 8005d7c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2201      	movs	r2, #1
 8005d84:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2201      	movs	r2, #1
 8005d8c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	2201      	movs	r2, #1
 8005d94:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	2201      	movs	r2, #1
 8005d9c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	2201      	movs	r2, #1
 8005da4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2201      	movs	r2, #1
 8005dac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005db0:	2300      	movs	r3, #0
}
 8005db2:	4618      	mov	r0, r3
 8005db4:	3708      	adds	r7, #8
 8005db6:	46bd      	mov	sp, r7
 8005db8:	bd80      	pop	{r7, pc}

08005dba <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005dba:	b480      	push	{r7}
 8005dbc:	b083      	sub	sp, #12
 8005dbe:	af00      	add	r7, sp, #0
 8005dc0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005dc2:	bf00      	nop
 8005dc4:	370c      	adds	r7, #12
 8005dc6:	46bd      	mov	sp, r7
 8005dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dcc:	4770      	bx	lr
	...

08005dd0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005dd0:	b580      	push	{r7, lr}
 8005dd2:	b084      	sub	sp, #16
 8005dd4:	af00      	add	r7, sp, #0
 8005dd6:	6078      	str	r0, [r7, #4]
 8005dd8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005dda:	683b      	ldr	r3, [r7, #0]
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d109      	bne.n	8005df4 <HAL_TIM_PWM_Start+0x24>
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005de6:	b2db      	uxtb	r3, r3
 8005de8:	2b01      	cmp	r3, #1
 8005dea:	bf14      	ite	ne
 8005dec:	2301      	movne	r3, #1
 8005dee:	2300      	moveq	r3, #0
 8005df0:	b2db      	uxtb	r3, r3
 8005df2:	e03c      	b.n	8005e6e <HAL_TIM_PWM_Start+0x9e>
 8005df4:	683b      	ldr	r3, [r7, #0]
 8005df6:	2b04      	cmp	r3, #4
 8005df8:	d109      	bne.n	8005e0e <HAL_TIM_PWM_Start+0x3e>
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005e00:	b2db      	uxtb	r3, r3
 8005e02:	2b01      	cmp	r3, #1
 8005e04:	bf14      	ite	ne
 8005e06:	2301      	movne	r3, #1
 8005e08:	2300      	moveq	r3, #0
 8005e0a:	b2db      	uxtb	r3, r3
 8005e0c:	e02f      	b.n	8005e6e <HAL_TIM_PWM_Start+0x9e>
 8005e0e:	683b      	ldr	r3, [r7, #0]
 8005e10:	2b08      	cmp	r3, #8
 8005e12:	d109      	bne.n	8005e28 <HAL_TIM_PWM_Start+0x58>
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005e1a:	b2db      	uxtb	r3, r3
 8005e1c:	2b01      	cmp	r3, #1
 8005e1e:	bf14      	ite	ne
 8005e20:	2301      	movne	r3, #1
 8005e22:	2300      	moveq	r3, #0
 8005e24:	b2db      	uxtb	r3, r3
 8005e26:	e022      	b.n	8005e6e <HAL_TIM_PWM_Start+0x9e>
 8005e28:	683b      	ldr	r3, [r7, #0]
 8005e2a:	2b0c      	cmp	r3, #12
 8005e2c:	d109      	bne.n	8005e42 <HAL_TIM_PWM_Start+0x72>
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005e34:	b2db      	uxtb	r3, r3
 8005e36:	2b01      	cmp	r3, #1
 8005e38:	bf14      	ite	ne
 8005e3a:	2301      	movne	r3, #1
 8005e3c:	2300      	moveq	r3, #0
 8005e3e:	b2db      	uxtb	r3, r3
 8005e40:	e015      	b.n	8005e6e <HAL_TIM_PWM_Start+0x9e>
 8005e42:	683b      	ldr	r3, [r7, #0]
 8005e44:	2b10      	cmp	r3, #16
 8005e46:	d109      	bne.n	8005e5c <HAL_TIM_PWM_Start+0x8c>
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005e4e:	b2db      	uxtb	r3, r3
 8005e50:	2b01      	cmp	r3, #1
 8005e52:	bf14      	ite	ne
 8005e54:	2301      	movne	r3, #1
 8005e56:	2300      	moveq	r3, #0
 8005e58:	b2db      	uxtb	r3, r3
 8005e5a:	e008      	b.n	8005e6e <HAL_TIM_PWM_Start+0x9e>
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005e62:	b2db      	uxtb	r3, r3
 8005e64:	2b01      	cmp	r3, #1
 8005e66:	bf14      	ite	ne
 8005e68:	2301      	movne	r3, #1
 8005e6a:	2300      	moveq	r3, #0
 8005e6c:	b2db      	uxtb	r3, r3
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d001      	beq.n	8005e76 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005e72:	2301      	movs	r3, #1
 8005e74:	e097      	b.n	8005fa6 <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e76:	683b      	ldr	r3, [r7, #0]
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d104      	bne.n	8005e86 <HAL_TIM_PWM_Start+0xb6>
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	2202      	movs	r2, #2
 8005e80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005e84:	e023      	b.n	8005ece <HAL_TIM_PWM_Start+0xfe>
 8005e86:	683b      	ldr	r3, [r7, #0]
 8005e88:	2b04      	cmp	r3, #4
 8005e8a:	d104      	bne.n	8005e96 <HAL_TIM_PWM_Start+0xc6>
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	2202      	movs	r2, #2
 8005e90:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005e94:	e01b      	b.n	8005ece <HAL_TIM_PWM_Start+0xfe>
 8005e96:	683b      	ldr	r3, [r7, #0]
 8005e98:	2b08      	cmp	r3, #8
 8005e9a:	d104      	bne.n	8005ea6 <HAL_TIM_PWM_Start+0xd6>
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2202      	movs	r2, #2
 8005ea0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005ea4:	e013      	b.n	8005ece <HAL_TIM_PWM_Start+0xfe>
 8005ea6:	683b      	ldr	r3, [r7, #0]
 8005ea8:	2b0c      	cmp	r3, #12
 8005eaa:	d104      	bne.n	8005eb6 <HAL_TIM_PWM_Start+0xe6>
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	2202      	movs	r2, #2
 8005eb0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005eb4:	e00b      	b.n	8005ece <HAL_TIM_PWM_Start+0xfe>
 8005eb6:	683b      	ldr	r3, [r7, #0]
 8005eb8:	2b10      	cmp	r3, #16
 8005eba:	d104      	bne.n	8005ec6 <HAL_TIM_PWM_Start+0xf6>
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2202      	movs	r2, #2
 8005ec0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005ec4:	e003      	b.n	8005ece <HAL_TIM_PWM_Start+0xfe>
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	2202      	movs	r2, #2
 8005eca:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	2201      	movs	r2, #1
 8005ed4:	6839      	ldr	r1, [r7, #0]
 8005ed6:	4618      	mov	r0, r3
 8005ed8:	f000 ffaa 	bl	8006e30 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	4a33      	ldr	r2, [pc, #204]	; (8005fb0 <HAL_TIM_PWM_Start+0x1e0>)
 8005ee2:	4293      	cmp	r3, r2
 8005ee4:	d013      	beq.n	8005f0e <HAL_TIM_PWM_Start+0x13e>
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	4a32      	ldr	r2, [pc, #200]	; (8005fb4 <HAL_TIM_PWM_Start+0x1e4>)
 8005eec:	4293      	cmp	r3, r2
 8005eee:	d00e      	beq.n	8005f0e <HAL_TIM_PWM_Start+0x13e>
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	4a30      	ldr	r2, [pc, #192]	; (8005fb8 <HAL_TIM_PWM_Start+0x1e8>)
 8005ef6:	4293      	cmp	r3, r2
 8005ef8:	d009      	beq.n	8005f0e <HAL_TIM_PWM_Start+0x13e>
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	4a2f      	ldr	r2, [pc, #188]	; (8005fbc <HAL_TIM_PWM_Start+0x1ec>)
 8005f00:	4293      	cmp	r3, r2
 8005f02:	d004      	beq.n	8005f0e <HAL_TIM_PWM_Start+0x13e>
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	4a2d      	ldr	r2, [pc, #180]	; (8005fc0 <HAL_TIM_PWM_Start+0x1f0>)
 8005f0a:	4293      	cmp	r3, r2
 8005f0c:	d101      	bne.n	8005f12 <HAL_TIM_PWM_Start+0x142>
 8005f0e:	2301      	movs	r3, #1
 8005f10:	e000      	b.n	8005f14 <HAL_TIM_PWM_Start+0x144>
 8005f12:	2300      	movs	r3, #0
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d007      	beq.n	8005f28 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005f26:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	4a20      	ldr	r2, [pc, #128]	; (8005fb0 <HAL_TIM_PWM_Start+0x1e0>)
 8005f2e:	4293      	cmp	r3, r2
 8005f30:	d018      	beq.n	8005f64 <HAL_TIM_PWM_Start+0x194>
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f3a:	d013      	beq.n	8005f64 <HAL_TIM_PWM_Start+0x194>
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	4a20      	ldr	r2, [pc, #128]	; (8005fc4 <HAL_TIM_PWM_Start+0x1f4>)
 8005f42:	4293      	cmp	r3, r2
 8005f44:	d00e      	beq.n	8005f64 <HAL_TIM_PWM_Start+0x194>
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	4a1f      	ldr	r2, [pc, #124]	; (8005fc8 <HAL_TIM_PWM_Start+0x1f8>)
 8005f4c:	4293      	cmp	r3, r2
 8005f4e:	d009      	beq.n	8005f64 <HAL_TIM_PWM_Start+0x194>
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	4a17      	ldr	r2, [pc, #92]	; (8005fb4 <HAL_TIM_PWM_Start+0x1e4>)
 8005f56:	4293      	cmp	r3, r2
 8005f58:	d004      	beq.n	8005f64 <HAL_TIM_PWM_Start+0x194>
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	4a16      	ldr	r2, [pc, #88]	; (8005fb8 <HAL_TIM_PWM_Start+0x1e8>)
 8005f60:	4293      	cmp	r3, r2
 8005f62:	d115      	bne.n	8005f90 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	689a      	ldr	r2, [r3, #8]
 8005f6a:	4b18      	ldr	r3, [pc, #96]	; (8005fcc <HAL_TIM_PWM_Start+0x1fc>)
 8005f6c:	4013      	ands	r3, r2
 8005f6e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	2b06      	cmp	r3, #6
 8005f74:	d015      	beq.n	8005fa2 <HAL_TIM_PWM_Start+0x1d2>
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005f7c:	d011      	beq.n	8005fa2 <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	681a      	ldr	r2, [r3, #0]
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	f042 0201 	orr.w	r2, r2, #1
 8005f8c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f8e:	e008      	b.n	8005fa2 <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	681a      	ldr	r2, [r3, #0]
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	f042 0201 	orr.w	r2, r2, #1
 8005f9e:	601a      	str	r2, [r3, #0]
 8005fa0:	e000      	b.n	8005fa4 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005fa2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005fa4:	2300      	movs	r3, #0
}
 8005fa6:	4618      	mov	r0, r3
 8005fa8:	3710      	adds	r7, #16
 8005faa:	46bd      	mov	sp, r7
 8005fac:	bd80      	pop	{r7, pc}
 8005fae:	bf00      	nop
 8005fb0:	40012c00 	.word	0x40012c00
 8005fb4:	40013400 	.word	0x40013400
 8005fb8:	40014000 	.word	0x40014000
 8005fbc:	40014400 	.word	0x40014400
 8005fc0:	40014800 	.word	0x40014800
 8005fc4:	40000400 	.word	0x40000400
 8005fc8:	40000800 	.word	0x40000800
 8005fcc:	00010007 	.word	0x00010007

08005fd0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005fd0:	b580      	push	{r7, lr}
 8005fd2:	b082      	sub	sp, #8
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	691b      	ldr	r3, [r3, #16]
 8005fde:	f003 0302 	and.w	r3, r3, #2
 8005fe2:	2b02      	cmp	r3, #2
 8005fe4:	d122      	bne.n	800602c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	68db      	ldr	r3, [r3, #12]
 8005fec:	f003 0302 	and.w	r3, r3, #2
 8005ff0:	2b02      	cmp	r3, #2
 8005ff2:	d11b      	bne.n	800602c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	f06f 0202 	mvn.w	r2, #2
 8005ffc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	2201      	movs	r2, #1
 8006002:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	699b      	ldr	r3, [r3, #24]
 800600a:	f003 0303 	and.w	r3, r3, #3
 800600e:	2b00      	cmp	r3, #0
 8006010:	d003      	beq.n	800601a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006012:	6878      	ldr	r0, [r7, #4]
 8006014:	f000 faed 	bl	80065f2 <HAL_TIM_IC_CaptureCallback>
 8006018:	e005      	b.n	8006026 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800601a:	6878      	ldr	r0, [r7, #4]
 800601c:	f000 fadf 	bl	80065de <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006020:	6878      	ldr	r0, [r7, #4]
 8006022:	f000 faf0 	bl	8006606 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	2200      	movs	r2, #0
 800602a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	691b      	ldr	r3, [r3, #16]
 8006032:	f003 0304 	and.w	r3, r3, #4
 8006036:	2b04      	cmp	r3, #4
 8006038:	d122      	bne.n	8006080 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	68db      	ldr	r3, [r3, #12]
 8006040:	f003 0304 	and.w	r3, r3, #4
 8006044:	2b04      	cmp	r3, #4
 8006046:	d11b      	bne.n	8006080 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	f06f 0204 	mvn.w	r2, #4
 8006050:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	2202      	movs	r2, #2
 8006056:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	699b      	ldr	r3, [r3, #24]
 800605e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006062:	2b00      	cmp	r3, #0
 8006064:	d003      	beq.n	800606e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006066:	6878      	ldr	r0, [r7, #4]
 8006068:	f000 fac3 	bl	80065f2 <HAL_TIM_IC_CaptureCallback>
 800606c:	e005      	b.n	800607a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800606e:	6878      	ldr	r0, [r7, #4]
 8006070:	f000 fab5 	bl	80065de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006074:	6878      	ldr	r0, [r7, #4]
 8006076:	f000 fac6 	bl	8006606 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	2200      	movs	r2, #0
 800607e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	691b      	ldr	r3, [r3, #16]
 8006086:	f003 0308 	and.w	r3, r3, #8
 800608a:	2b08      	cmp	r3, #8
 800608c:	d122      	bne.n	80060d4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	68db      	ldr	r3, [r3, #12]
 8006094:	f003 0308 	and.w	r3, r3, #8
 8006098:	2b08      	cmp	r3, #8
 800609a:	d11b      	bne.n	80060d4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	f06f 0208 	mvn.w	r2, #8
 80060a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	2204      	movs	r2, #4
 80060aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	69db      	ldr	r3, [r3, #28]
 80060b2:	f003 0303 	and.w	r3, r3, #3
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d003      	beq.n	80060c2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80060ba:	6878      	ldr	r0, [r7, #4]
 80060bc:	f000 fa99 	bl	80065f2 <HAL_TIM_IC_CaptureCallback>
 80060c0:	e005      	b.n	80060ce <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80060c2:	6878      	ldr	r0, [r7, #4]
 80060c4:	f000 fa8b 	bl	80065de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80060c8:	6878      	ldr	r0, [r7, #4]
 80060ca:	f000 fa9c 	bl	8006606 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	2200      	movs	r2, #0
 80060d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	691b      	ldr	r3, [r3, #16]
 80060da:	f003 0310 	and.w	r3, r3, #16
 80060de:	2b10      	cmp	r3, #16
 80060e0:	d122      	bne.n	8006128 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	68db      	ldr	r3, [r3, #12]
 80060e8:	f003 0310 	and.w	r3, r3, #16
 80060ec:	2b10      	cmp	r3, #16
 80060ee:	d11b      	bne.n	8006128 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	f06f 0210 	mvn.w	r2, #16
 80060f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	2208      	movs	r2, #8
 80060fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	69db      	ldr	r3, [r3, #28]
 8006106:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800610a:	2b00      	cmp	r3, #0
 800610c:	d003      	beq.n	8006116 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800610e:	6878      	ldr	r0, [r7, #4]
 8006110:	f000 fa6f 	bl	80065f2 <HAL_TIM_IC_CaptureCallback>
 8006114:	e005      	b.n	8006122 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006116:	6878      	ldr	r0, [r7, #4]
 8006118:	f000 fa61 	bl	80065de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800611c:	6878      	ldr	r0, [r7, #4]
 800611e:	f000 fa72 	bl	8006606 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	2200      	movs	r2, #0
 8006126:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	691b      	ldr	r3, [r3, #16]
 800612e:	f003 0301 	and.w	r3, r3, #1
 8006132:	2b01      	cmp	r3, #1
 8006134:	d10e      	bne.n	8006154 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	68db      	ldr	r3, [r3, #12]
 800613c:	f003 0301 	and.w	r3, r3, #1
 8006140:	2b01      	cmp	r3, #1
 8006142:	d107      	bne.n	8006154 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	f06f 0201 	mvn.w	r2, #1
 800614c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800614e:	6878      	ldr	r0, [r7, #4]
 8006150:	f000 fa3b 	bl	80065ca <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	691b      	ldr	r3, [r3, #16]
 800615a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800615e:	2b80      	cmp	r3, #128	; 0x80
 8006160:	d10e      	bne.n	8006180 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	68db      	ldr	r3, [r3, #12]
 8006168:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800616c:	2b80      	cmp	r3, #128	; 0x80
 800616e:	d107      	bne.n	8006180 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006178:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800617a:	6878      	ldr	r0, [r7, #4]
 800617c:	f000 ff08 	bl	8006f90 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	691b      	ldr	r3, [r3, #16]
 8006186:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800618a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800618e:	d10e      	bne.n	80061ae <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	68db      	ldr	r3, [r3, #12]
 8006196:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800619a:	2b80      	cmp	r3, #128	; 0x80
 800619c:	d107      	bne.n	80061ae <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80061a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80061a8:	6878      	ldr	r0, [r7, #4]
 80061aa:	f000 fefb 	bl	8006fa4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	691b      	ldr	r3, [r3, #16]
 80061b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061b8:	2b40      	cmp	r3, #64	; 0x40
 80061ba:	d10e      	bne.n	80061da <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	68db      	ldr	r3, [r3, #12]
 80061c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061c6:	2b40      	cmp	r3, #64	; 0x40
 80061c8:	d107      	bne.n	80061da <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80061d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80061d4:	6878      	ldr	r0, [r7, #4]
 80061d6:	f000 fa20 	bl	800661a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	691b      	ldr	r3, [r3, #16]
 80061e0:	f003 0320 	and.w	r3, r3, #32
 80061e4:	2b20      	cmp	r3, #32
 80061e6:	d10e      	bne.n	8006206 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	68db      	ldr	r3, [r3, #12]
 80061ee:	f003 0320 	and.w	r3, r3, #32
 80061f2:	2b20      	cmp	r3, #32
 80061f4:	d107      	bne.n	8006206 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	f06f 0220 	mvn.w	r2, #32
 80061fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006200:	6878      	ldr	r0, [r7, #4]
 8006202:	f000 febb 	bl	8006f7c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006206:	bf00      	nop
 8006208:	3708      	adds	r7, #8
 800620a:	46bd      	mov	sp, r7
 800620c:	bd80      	pop	{r7, pc}
	...

08006210 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006210:	b580      	push	{r7, lr}
 8006212:	b086      	sub	sp, #24
 8006214:	af00      	add	r7, sp, #0
 8006216:	60f8      	str	r0, [r7, #12]
 8006218:	60b9      	str	r1, [r7, #8]
 800621a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800621c:	2300      	movs	r3, #0
 800621e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006226:	2b01      	cmp	r3, #1
 8006228:	d101      	bne.n	800622e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800622a:	2302      	movs	r3, #2
 800622c:	e0ff      	b.n	800642e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	2201      	movs	r2, #1
 8006232:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	2b14      	cmp	r3, #20
 800623a:	f200 80f0 	bhi.w	800641e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800623e:	a201      	add	r2, pc, #4	; (adr r2, 8006244 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006240:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006244:	08006299 	.word	0x08006299
 8006248:	0800641f 	.word	0x0800641f
 800624c:	0800641f 	.word	0x0800641f
 8006250:	0800641f 	.word	0x0800641f
 8006254:	080062d9 	.word	0x080062d9
 8006258:	0800641f 	.word	0x0800641f
 800625c:	0800641f 	.word	0x0800641f
 8006260:	0800641f 	.word	0x0800641f
 8006264:	0800631b 	.word	0x0800631b
 8006268:	0800641f 	.word	0x0800641f
 800626c:	0800641f 	.word	0x0800641f
 8006270:	0800641f 	.word	0x0800641f
 8006274:	0800635b 	.word	0x0800635b
 8006278:	0800641f 	.word	0x0800641f
 800627c:	0800641f 	.word	0x0800641f
 8006280:	0800641f 	.word	0x0800641f
 8006284:	0800639d 	.word	0x0800639d
 8006288:	0800641f 	.word	0x0800641f
 800628c:	0800641f 	.word	0x0800641f
 8006290:	0800641f 	.word	0x0800641f
 8006294:	080063dd 	.word	0x080063dd
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	68b9      	ldr	r1, [r7, #8]
 800629e:	4618      	mov	r0, r3
 80062a0:	f000 fa56 	bl	8006750 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	699a      	ldr	r2, [r3, #24]
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	f042 0208 	orr.w	r2, r2, #8
 80062b2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	699a      	ldr	r2, [r3, #24]
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	f022 0204 	bic.w	r2, r2, #4
 80062c2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	6999      	ldr	r1, [r3, #24]
 80062ca:	68bb      	ldr	r3, [r7, #8]
 80062cc:	691a      	ldr	r2, [r3, #16]
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	430a      	orrs	r2, r1
 80062d4:	619a      	str	r2, [r3, #24]
      break;
 80062d6:	e0a5      	b.n	8006424 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	68b9      	ldr	r1, [r7, #8]
 80062de:	4618      	mov	r0, r3
 80062e0:	f000 fac6 	bl	8006870 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	699a      	ldr	r2, [r3, #24]
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80062f2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	699a      	ldr	r2, [r3, #24]
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006302:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	6999      	ldr	r1, [r3, #24]
 800630a:	68bb      	ldr	r3, [r7, #8]
 800630c:	691b      	ldr	r3, [r3, #16]
 800630e:	021a      	lsls	r2, r3, #8
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	430a      	orrs	r2, r1
 8006316:	619a      	str	r2, [r3, #24]
      break;
 8006318:	e084      	b.n	8006424 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	68b9      	ldr	r1, [r7, #8]
 8006320:	4618      	mov	r0, r3
 8006322:	f000 fb2f 	bl	8006984 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	69da      	ldr	r2, [r3, #28]
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	f042 0208 	orr.w	r2, r2, #8
 8006334:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	69da      	ldr	r2, [r3, #28]
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	f022 0204 	bic.w	r2, r2, #4
 8006344:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	69d9      	ldr	r1, [r3, #28]
 800634c:	68bb      	ldr	r3, [r7, #8]
 800634e:	691a      	ldr	r2, [r3, #16]
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	430a      	orrs	r2, r1
 8006356:	61da      	str	r2, [r3, #28]
      break;
 8006358:	e064      	b.n	8006424 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	68b9      	ldr	r1, [r7, #8]
 8006360:	4618      	mov	r0, r3
 8006362:	f000 fb97 	bl	8006a94 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	69da      	ldr	r2, [r3, #28]
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006374:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	69da      	ldr	r2, [r3, #28]
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006384:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	69d9      	ldr	r1, [r3, #28]
 800638c:	68bb      	ldr	r3, [r7, #8]
 800638e:	691b      	ldr	r3, [r3, #16]
 8006390:	021a      	lsls	r2, r3, #8
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	430a      	orrs	r2, r1
 8006398:	61da      	str	r2, [r3, #28]
      break;
 800639a:	e043      	b.n	8006424 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	68b9      	ldr	r1, [r7, #8]
 80063a2:	4618      	mov	r0, r3
 80063a4:	f000 fbe0 	bl	8006b68 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	f042 0208 	orr.w	r2, r2, #8
 80063b6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	f022 0204 	bic.w	r2, r2, #4
 80063c6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80063ce:	68bb      	ldr	r3, [r7, #8]
 80063d0:	691a      	ldr	r2, [r3, #16]
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	430a      	orrs	r2, r1
 80063d8:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80063da:	e023      	b.n	8006424 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	68b9      	ldr	r1, [r7, #8]
 80063e2:	4618      	mov	r0, r3
 80063e4:	f000 fc24 	bl	8006c30 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80063f6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006406:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800640e:	68bb      	ldr	r3, [r7, #8]
 8006410:	691b      	ldr	r3, [r3, #16]
 8006412:	021a      	lsls	r2, r3, #8
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	430a      	orrs	r2, r1
 800641a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800641c:	e002      	b.n	8006424 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 800641e:	2301      	movs	r3, #1
 8006420:	75fb      	strb	r3, [r7, #23]
      break;
 8006422:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	2200      	movs	r2, #0
 8006428:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800642c:	7dfb      	ldrb	r3, [r7, #23]
}
 800642e:	4618      	mov	r0, r3
 8006430:	3718      	adds	r7, #24
 8006432:	46bd      	mov	sp, r7
 8006434:	bd80      	pop	{r7, pc}
 8006436:	bf00      	nop

08006438 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006438:	b580      	push	{r7, lr}
 800643a:	b084      	sub	sp, #16
 800643c:	af00      	add	r7, sp, #0
 800643e:	6078      	str	r0, [r7, #4]
 8006440:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006442:	2300      	movs	r3, #0
 8006444:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800644c:	2b01      	cmp	r3, #1
 800644e:	d101      	bne.n	8006454 <HAL_TIM_ConfigClockSource+0x1c>
 8006450:	2302      	movs	r3, #2
 8006452:	e0b6      	b.n	80065c2 <HAL_TIM_ConfigClockSource+0x18a>
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	2201      	movs	r2, #1
 8006458:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	2202      	movs	r2, #2
 8006460:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	689b      	ldr	r3, [r3, #8]
 800646a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800646c:	68bb      	ldr	r3, [r7, #8]
 800646e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006472:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006476:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006478:	68bb      	ldr	r3, [r7, #8]
 800647a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800647e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	68ba      	ldr	r2, [r7, #8]
 8006486:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006488:	683b      	ldr	r3, [r7, #0]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006490:	d03e      	beq.n	8006510 <HAL_TIM_ConfigClockSource+0xd8>
 8006492:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006496:	f200 8087 	bhi.w	80065a8 <HAL_TIM_ConfigClockSource+0x170>
 800649a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800649e:	f000 8086 	beq.w	80065ae <HAL_TIM_ConfigClockSource+0x176>
 80064a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80064a6:	d87f      	bhi.n	80065a8 <HAL_TIM_ConfigClockSource+0x170>
 80064a8:	2b70      	cmp	r3, #112	; 0x70
 80064aa:	d01a      	beq.n	80064e2 <HAL_TIM_ConfigClockSource+0xaa>
 80064ac:	2b70      	cmp	r3, #112	; 0x70
 80064ae:	d87b      	bhi.n	80065a8 <HAL_TIM_ConfigClockSource+0x170>
 80064b0:	2b60      	cmp	r3, #96	; 0x60
 80064b2:	d050      	beq.n	8006556 <HAL_TIM_ConfigClockSource+0x11e>
 80064b4:	2b60      	cmp	r3, #96	; 0x60
 80064b6:	d877      	bhi.n	80065a8 <HAL_TIM_ConfigClockSource+0x170>
 80064b8:	2b50      	cmp	r3, #80	; 0x50
 80064ba:	d03c      	beq.n	8006536 <HAL_TIM_ConfigClockSource+0xfe>
 80064bc:	2b50      	cmp	r3, #80	; 0x50
 80064be:	d873      	bhi.n	80065a8 <HAL_TIM_ConfigClockSource+0x170>
 80064c0:	2b40      	cmp	r3, #64	; 0x40
 80064c2:	d058      	beq.n	8006576 <HAL_TIM_ConfigClockSource+0x13e>
 80064c4:	2b40      	cmp	r3, #64	; 0x40
 80064c6:	d86f      	bhi.n	80065a8 <HAL_TIM_ConfigClockSource+0x170>
 80064c8:	2b30      	cmp	r3, #48	; 0x30
 80064ca:	d064      	beq.n	8006596 <HAL_TIM_ConfigClockSource+0x15e>
 80064cc:	2b30      	cmp	r3, #48	; 0x30
 80064ce:	d86b      	bhi.n	80065a8 <HAL_TIM_ConfigClockSource+0x170>
 80064d0:	2b20      	cmp	r3, #32
 80064d2:	d060      	beq.n	8006596 <HAL_TIM_ConfigClockSource+0x15e>
 80064d4:	2b20      	cmp	r3, #32
 80064d6:	d867      	bhi.n	80065a8 <HAL_TIM_ConfigClockSource+0x170>
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d05c      	beq.n	8006596 <HAL_TIM_ConfigClockSource+0x15e>
 80064dc:	2b10      	cmp	r3, #16
 80064de:	d05a      	beq.n	8006596 <HAL_TIM_ConfigClockSource+0x15e>
 80064e0:	e062      	b.n	80065a8 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	6818      	ldr	r0, [r3, #0]
 80064e6:	683b      	ldr	r3, [r7, #0]
 80064e8:	6899      	ldr	r1, [r3, #8]
 80064ea:	683b      	ldr	r3, [r7, #0]
 80064ec:	685a      	ldr	r2, [r3, #4]
 80064ee:	683b      	ldr	r3, [r7, #0]
 80064f0:	68db      	ldr	r3, [r3, #12]
 80064f2:	f000 fc7d 	bl	8006df0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	689b      	ldr	r3, [r3, #8]
 80064fc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80064fe:	68bb      	ldr	r3, [r7, #8]
 8006500:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006504:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	68ba      	ldr	r2, [r7, #8]
 800650c:	609a      	str	r2, [r3, #8]
      break;
 800650e:	e04f      	b.n	80065b0 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	6818      	ldr	r0, [r3, #0]
 8006514:	683b      	ldr	r3, [r7, #0]
 8006516:	6899      	ldr	r1, [r3, #8]
 8006518:	683b      	ldr	r3, [r7, #0]
 800651a:	685a      	ldr	r2, [r3, #4]
 800651c:	683b      	ldr	r3, [r7, #0]
 800651e:	68db      	ldr	r3, [r3, #12]
 8006520:	f000 fc66 	bl	8006df0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	689a      	ldr	r2, [r3, #8]
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006532:	609a      	str	r2, [r3, #8]
      break;
 8006534:	e03c      	b.n	80065b0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	6818      	ldr	r0, [r3, #0]
 800653a:	683b      	ldr	r3, [r7, #0]
 800653c:	6859      	ldr	r1, [r3, #4]
 800653e:	683b      	ldr	r3, [r7, #0]
 8006540:	68db      	ldr	r3, [r3, #12]
 8006542:	461a      	mov	r2, r3
 8006544:	f000 fbda 	bl	8006cfc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	2150      	movs	r1, #80	; 0x50
 800654e:	4618      	mov	r0, r3
 8006550:	f000 fc33 	bl	8006dba <TIM_ITRx_SetConfig>
      break;
 8006554:	e02c      	b.n	80065b0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	6818      	ldr	r0, [r3, #0]
 800655a:	683b      	ldr	r3, [r7, #0]
 800655c:	6859      	ldr	r1, [r3, #4]
 800655e:	683b      	ldr	r3, [r7, #0]
 8006560:	68db      	ldr	r3, [r3, #12]
 8006562:	461a      	mov	r2, r3
 8006564:	f000 fbf9 	bl	8006d5a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	2160      	movs	r1, #96	; 0x60
 800656e:	4618      	mov	r0, r3
 8006570:	f000 fc23 	bl	8006dba <TIM_ITRx_SetConfig>
      break;
 8006574:	e01c      	b.n	80065b0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	6818      	ldr	r0, [r3, #0]
 800657a:	683b      	ldr	r3, [r7, #0]
 800657c:	6859      	ldr	r1, [r3, #4]
 800657e:	683b      	ldr	r3, [r7, #0]
 8006580:	68db      	ldr	r3, [r3, #12]
 8006582:	461a      	mov	r2, r3
 8006584:	f000 fbba 	bl	8006cfc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	2140      	movs	r1, #64	; 0x40
 800658e:	4618      	mov	r0, r3
 8006590:	f000 fc13 	bl	8006dba <TIM_ITRx_SetConfig>
      break;
 8006594:	e00c      	b.n	80065b0 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681a      	ldr	r2, [r3, #0]
 800659a:	683b      	ldr	r3, [r7, #0]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	4619      	mov	r1, r3
 80065a0:	4610      	mov	r0, r2
 80065a2:	f000 fc0a 	bl	8006dba <TIM_ITRx_SetConfig>
      break;
 80065a6:	e003      	b.n	80065b0 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80065a8:	2301      	movs	r3, #1
 80065aa:	73fb      	strb	r3, [r7, #15]
      break;
 80065ac:	e000      	b.n	80065b0 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80065ae:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	2201      	movs	r2, #1
 80065b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	2200      	movs	r2, #0
 80065bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80065c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80065c2:	4618      	mov	r0, r3
 80065c4:	3710      	adds	r7, #16
 80065c6:	46bd      	mov	sp, r7
 80065c8:	bd80      	pop	{r7, pc}

080065ca <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80065ca:	b480      	push	{r7}
 80065cc:	b083      	sub	sp, #12
 80065ce:	af00      	add	r7, sp, #0
 80065d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80065d2:	bf00      	nop
 80065d4:	370c      	adds	r7, #12
 80065d6:	46bd      	mov	sp, r7
 80065d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065dc:	4770      	bx	lr

080065de <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80065de:	b480      	push	{r7}
 80065e0:	b083      	sub	sp, #12
 80065e2:	af00      	add	r7, sp, #0
 80065e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80065e6:	bf00      	nop
 80065e8:	370c      	adds	r7, #12
 80065ea:	46bd      	mov	sp, r7
 80065ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f0:	4770      	bx	lr

080065f2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80065f2:	b480      	push	{r7}
 80065f4:	b083      	sub	sp, #12
 80065f6:	af00      	add	r7, sp, #0
 80065f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80065fa:	bf00      	nop
 80065fc:	370c      	adds	r7, #12
 80065fe:	46bd      	mov	sp, r7
 8006600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006604:	4770      	bx	lr

08006606 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006606:	b480      	push	{r7}
 8006608:	b083      	sub	sp, #12
 800660a:	af00      	add	r7, sp, #0
 800660c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800660e:	bf00      	nop
 8006610:	370c      	adds	r7, #12
 8006612:	46bd      	mov	sp, r7
 8006614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006618:	4770      	bx	lr

0800661a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800661a:	b480      	push	{r7}
 800661c:	b083      	sub	sp, #12
 800661e:	af00      	add	r7, sp, #0
 8006620:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006622:	bf00      	nop
 8006624:	370c      	adds	r7, #12
 8006626:	46bd      	mov	sp, r7
 8006628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800662c:	4770      	bx	lr
	...

08006630 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006630:	b480      	push	{r7}
 8006632:	b085      	sub	sp, #20
 8006634:	af00      	add	r7, sp, #0
 8006636:	6078      	str	r0, [r7, #4]
 8006638:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	4a3c      	ldr	r2, [pc, #240]	; (8006734 <TIM_Base_SetConfig+0x104>)
 8006644:	4293      	cmp	r3, r2
 8006646:	d00f      	beq.n	8006668 <TIM_Base_SetConfig+0x38>
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800664e:	d00b      	beq.n	8006668 <TIM_Base_SetConfig+0x38>
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	4a39      	ldr	r2, [pc, #228]	; (8006738 <TIM_Base_SetConfig+0x108>)
 8006654:	4293      	cmp	r3, r2
 8006656:	d007      	beq.n	8006668 <TIM_Base_SetConfig+0x38>
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	4a38      	ldr	r2, [pc, #224]	; (800673c <TIM_Base_SetConfig+0x10c>)
 800665c:	4293      	cmp	r3, r2
 800665e:	d003      	beq.n	8006668 <TIM_Base_SetConfig+0x38>
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	4a37      	ldr	r2, [pc, #220]	; (8006740 <TIM_Base_SetConfig+0x110>)
 8006664:	4293      	cmp	r3, r2
 8006666:	d108      	bne.n	800667a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800666e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006670:	683b      	ldr	r3, [r7, #0]
 8006672:	685b      	ldr	r3, [r3, #4]
 8006674:	68fa      	ldr	r2, [r7, #12]
 8006676:	4313      	orrs	r3, r2
 8006678:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	4a2d      	ldr	r2, [pc, #180]	; (8006734 <TIM_Base_SetConfig+0x104>)
 800667e:	4293      	cmp	r3, r2
 8006680:	d01b      	beq.n	80066ba <TIM_Base_SetConfig+0x8a>
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006688:	d017      	beq.n	80066ba <TIM_Base_SetConfig+0x8a>
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	4a2a      	ldr	r2, [pc, #168]	; (8006738 <TIM_Base_SetConfig+0x108>)
 800668e:	4293      	cmp	r3, r2
 8006690:	d013      	beq.n	80066ba <TIM_Base_SetConfig+0x8a>
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	4a29      	ldr	r2, [pc, #164]	; (800673c <TIM_Base_SetConfig+0x10c>)
 8006696:	4293      	cmp	r3, r2
 8006698:	d00f      	beq.n	80066ba <TIM_Base_SetConfig+0x8a>
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	4a28      	ldr	r2, [pc, #160]	; (8006740 <TIM_Base_SetConfig+0x110>)
 800669e:	4293      	cmp	r3, r2
 80066a0:	d00b      	beq.n	80066ba <TIM_Base_SetConfig+0x8a>
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	4a27      	ldr	r2, [pc, #156]	; (8006744 <TIM_Base_SetConfig+0x114>)
 80066a6:	4293      	cmp	r3, r2
 80066a8:	d007      	beq.n	80066ba <TIM_Base_SetConfig+0x8a>
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	4a26      	ldr	r2, [pc, #152]	; (8006748 <TIM_Base_SetConfig+0x118>)
 80066ae:	4293      	cmp	r3, r2
 80066b0:	d003      	beq.n	80066ba <TIM_Base_SetConfig+0x8a>
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	4a25      	ldr	r2, [pc, #148]	; (800674c <TIM_Base_SetConfig+0x11c>)
 80066b6:	4293      	cmp	r3, r2
 80066b8:	d108      	bne.n	80066cc <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80066c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80066c2:	683b      	ldr	r3, [r7, #0]
 80066c4:	68db      	ldr	r3, [r3, #12]
 80066c6:	68fa      	ldr	r2, [r7, #12]
 80066c8:	4313      	orrs	r3, r2
 80066ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80066d2:	683b      	ldr	r3, [r7, #0]
 80066d4:	695b      	ldr	r3, [r3, #20]
 80066d6:	4313      	orrs	r3, r2
 80066d8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	68fa      	ldr	r2, [r7, #12]
 80066de:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80066e0:	683b      	ldr	r3, [r7, #0]
 80066e2:	689a      	ldr	r2, [r3, #8]
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80066e8:	683b      	ldr	r3, [r7, #0]
 80066ea:	681a      	ldr	r2, [r3, #0]
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	4a10      	ldr	r2, [pc, #64]	; (8006734 <TIM_Base_SetConfig+0x104>)
 80066f4:	4293      	cmp	r3, r2
 80066f6:	d00f      	beq.n	8006718 <TIM_Base_SetConfig+0xe8>
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	4a11      	ldr	r2, [pc, #68]	; (8006740 <TIM_Base_SetConfig+0x110>)
 80066fc:	4293      	cmp	r3, r2
 80066fe:	d00b      	beq.n	8006718 <TIM_Base_SetConfig+0xe8>
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	4a10      	ldr	r2, [pc, #64]	; (8006744 <TIM_Base_SetConfig+0x114>)
 8006704:	4293      	cmp	r3, r2
 8006706:	d007      	beq.n	8006718 <TIM_Base_SetConfig+0xe8>
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	4a0f      	ldr	r2, [pc, #60]	; (8006748 <TIM_Base_SetConfig+0x118>)
 800670c:	4293      	cmp	r3, r2
 800670e:	d003      	beq.n	8006718 <TIM_Base_SetConfig+0xe8>
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	4a0e      	ldr	r2, [pc, #56]	; (800674c <TIM_Base_SetConfig+0x11c>)
 8006714:	4293      	cmp	r3, r2
 8006716:	d103      	bne.n	8006720 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006718:	683b      	ldr	r3, [r7, #0]
 800671a:	691a      	ldr	r2, [r3, #16]
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	2201      	movs	r2, #1
 8006724:	615a      	str	r2, [r3, #20]
}
 8006726:	bf00      	nop
 8006728:	3714      	adds	r7, #20
 800672a:	46bd      	mov	sp, r7
 800672c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006730:	4770      	bx	lr
 8006732:	bf00      	nop
 8006734:	40012c00 	.word	0x40012c00
 8006738:	40000400 	.word	0x40000400
 800673c:	40000800 	.word	0x40000800
 8006740:	40013400 	.word	0x40013400
 8006744:	40014000 	.word	0x40014000
 8006748:	40014400 	.word	0x40014400
 800674c:	40014800 	.word	0x40014800

08006750 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006750:	b480      	push	{r7}
 8006752:	b087      	sub	sp, #28
 8006754:	af00      	add	r7, sp, #0
 8006756:	6078      	str	r0, [r7, #4]
 8006758:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	6a1b      	ldr	r3, [r3, #32]
 800675e:	f023 0201 	bic.w	r2, r3, #1
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	6a1b      	ldr	r3, [r3, #32]
 800676a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	685b      	ldr	r3, [r3, #4]
 8006770:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	699b      	ldr	r3, [r3, #24]
 8006776:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800677e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006782:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	f023 0303 	bic.w	r3, r3, #3
 800678a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800678c:	683b      	ldr	r3, [r7, #0]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	68fa      	ldr	r2, [r7, #12]
 8006792:	4313      	orrs	r3, r2
 8006794:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006796:	697b      	ldr	r3, [r7, #20]
 8006798:	f023 0302 	bic.w	r3, r3, #2
 800679c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800679e:	683b      	ldr	r3, [r7, #0]
 80067a0:	689b      	ldr	r3, [r3, #8]
 80067a2:	697a      	ldr	r2, [r7, #20]
 80067a4:	4313      	orrs	r3, r2
 80067a6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	4a2c      	ldr	r2, [pc, #176]	; (800685c <TIM_OC1_SetConfig+0x10c>)
 80067ac:	4293      	cmp	r3, r2
 80067ae:	d00f      	beq.n	80067d0 <TIM_OC1_SetConfig+0x80>
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	4a2b      	ldr	r2, [pc, #172]	; (8006860 <TIM_OC1_SetConfig+0x110>)
 80067b4:	4293      	cmp	r3, r2
 80067b6:	d00b      	beq.n	80067d0 <TIM_OC1_SetConfig+0x80>
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	4a2a      	ldr	r2, [pc, #168]	; (8006864 <TIM_OC1_SetConfig+0x114>)
 80067bc:	4293      	cmp	r3, r2
 80067be:	d007      	beq.n	80067d0 <TIM_OC1_SetConfig+0x80>
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	4a29      	ldr	r2, [pc, #164]	; (8006868 <TIM_OC1_SetConfig+0x118>)
 80067c4:	4293      	cmp	r3, r2
 80067c6:	d003      	beq.n	80067d0 <TIM_OC1_SetConfig+0x80>
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	4a28      	ldr	r2, [pc, #160]	; (800686c <TIM_OC1_SetConfig+0x11c>)
 80067cc:	4293      	cmp	r3, r2
 80067ce:	d10c      	bne.n	80067ea <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80067d0:	697b      	ldr	r3, [r7, #20]
 80067d2:	f023 0308 	bic.w	r3, r3, #8
 80067d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80067d8:	683b      	ldr	r3, [r7, #0]
 80067da:	68db      	ldr	r3, [r3, #12]
 80067dc:	697a      	ldr	r2, [r7, #20]
 80067de:	4313      	orrs	r3, r2
 80067e0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80067e2:	697b      	ldr	r3, [r7, #20]
 80067e4:	f023 0304 	bic.w	r3, r3, #4
 80067e8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	4a1b      	ldr	r2, [pc, #108]	; (800685c <TIM_OC1_SetConfig+0x10c>)
 80067ee:	4293      	cmp	r3, r2
 80067f0:	d00f      	beq.n	8006812 <TIM_OC1_SetConfig+0xc2>
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	4a1a      	ldr	r2, [pc, #104]	; (8006860 <TIM_OC1_SetConfig+0x110>)
 80067f6:	4293      	cmp	r3, r2
 80067f8:	d00b      	beq.n	8006812 <TIM_OC1_SetConfig+0xc2>
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	4a19      	ldr	r2, [pc, #100]	; (8006864 <TIM_OC1_SetConfig+0x114>)
 80067fe:	4293      	cmp	r3, r2
 8006800:	d007      	beq.n	8006812 <TIM_OC1_SetConfig+0xc2>
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	4a18      	ldr	r2, [pc, #96]	; (8006868 <TIM_OC1_SetConfig+0x118>)
 8006806:	4293      	cmp	r3, r2
 8006808:	d003      	beq.n	8006812 <TIM_OC1_SetConfig+0xc2>
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	4a17      	ldr	r2, [pc, #92]	; (800686c <TIM_OC1_SetConfig+0x11c>)
 800680e:	4293      	cmp	r3, r2
 8006810:	d111      	bne.n	8006836 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006812:	693b      	ldr	r3, [r7, #16]
 8006814:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006818:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800681a:	693b      	ldr	r3, [r7, #16]
 800681c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006820:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006822:	683b      	ldr	r3, [r7, #0]
 8006824:	695b      	ldr	r3, [r3, #20]
 8006826:	693a      	ldr	r2, [r7, #16]
 8006828:	4313      	orrs	r3, r2
 800682a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800682c:	683b      	ldr	r3, [r7, #0]
 800682e:	699b      	ldr	r3, [r3, #24]
 8006830:	693a      	ldr	r2, [r7, #16]
 8006832:	4313      	orrs	r3, r2
 8006834:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	693a      	ldr	r2, [r7, #16]
 800683a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	68fa      	ldr	r2, [r7, #12]
 8006840:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006842:	683b      	ldr	r3, [r7, #0]
 8006844:	685a      	ldr	r2, [r3, #4]
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	697a      	ldr	r2, [r7, #20]
 800684e:	621a      	str	r2, [r3, #32]
}
 8006850:	bf00      	nop
 8006852:	371c      	adds	r7, #28
 8006854:	46bd      	mov	sp, r7
 8006856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800685a:	4770      	bx	lr
 800685c:	40012c00 	.word	0x40012c00
 8006860:	40013400 	.word	0x40013400
 8006864:	40014000 	.word	0x40014000
 8006868:	40014400 	.word	0x40014400
 800686c:	40014800 	.word	0x40014800

08006870 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006870:	b480      	push	{r7}
 8006872:	b087      	sub	sp, #28
 8006874:	af00      	add	r7, sp, #0
 8006876:	6078      	str	r0, [r7, #4]
 8006878:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	6a1b      	ldr	r3, [r3, #32]
 800687e:	f023 0210 	bic.w	r2, r3, #16
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	6a1b      	ldr	r3, [r3, #32]
 800688a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	685b      	ldr	r3, [r3, #4]
 8006890:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	699b      	ldr	r3, [r3, #24]
 8006896:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800689e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80068a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80068aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80068ac:	683b      	ldr	r3, [r7, #0]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	021b      	lsls	r3, r3, #8
 80068b2:	68fa      	ldr	r2, [r7, #12]
 80068b4:	4313      	orrs	r3, r2
 80068b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80068b8:	697b      	ldr	r3, [r7, #20]
 80068ba:	f023 0320 	bic.w	r3, r3, #32
 80068be:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80068c0:	683b      	ldr	r3, [r7, #0]
 80068c2:	689b      	ldr	r3, [r3, #8]
 80068c4:	011b      	lsls	r3, r3, #4
 80068c6:	697a      	ldr	r2, [r7, #20]
 80068c8:	4313      	orrs	r3, r2
 80068ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	4a28      	ldr	r2, [pc, #160]	; (8006970 <TIM_OC2_SetConfig+0x100>)
 80068d0:	4293      	cmp	r3, r2
 80068d2:	d003      	beq.n	80068dc <TIM_OC2_SetConfig+0x6c>
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	4a27      	ldr	r2, [pc, #156]	; (8006974 <TIM_OC2_SetConfig+0x104>)
 80068d8:	4293      	cmp	r3, r2
 80068da:	d10d      	bne.n	80068f8 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80068dc:	697b      	ldr	r3, [r7, #20]
 80068de:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80068e2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80068e4:	683b      	ldr	r3, [r7, #0]
 80068e6:	68db      	ldr	r3, [r3, #12]
 80068e8:	011b      	lsls	r3, r3, #4
 80068ea:	697a      	ldr	r2, [r7, #20]
 80068ec:	4313      	orrs	r3, r2
 80068ee:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80068f0:	697b      	ldr	r3, [r7, #20]
 80068f2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80068f6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	4a1d      	ldr	r2, [pc, #116]	; (8006970 <TIM_OC2_SetConfig+0x100>)
 80068fc:	4293      	cmp	r3, r2
 80068fe:	d00f      	beq.n	8006920 <TIM_OC2_SetConfig+0xb0>
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	4a1c      	ldr	r2, [pc, #112]	; (8006974 <TIM_OC2_SetConfig+0x104>)
 8006904:	4293      	cmp	r3, r2
 8006906:	d00b      	beq.n	8006920 <TIM_OC2_SetConfig+0xb0>
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	4a1b      	ldr	r2, [pc, #108]	; (8006978 <TIM_OC2_SetConfig+0x108>)
 800690c:	4293      	cmp	r3, r2
 800690e:	d007      	beq.n	8006920 <TIM_OC2_SetConfig+0xb0>
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	4a1a      	ldr	r2, [pc, #104]	; (800697c <TIM_OC2_SetConfig+0x10c>)
 8006914:	4293      	cmp	r3, r2
 8006916:	d003      	beq.n	8006920 <TIM_OC2_SetConfig+0xb0>
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	4a19      	ldr	r2, [pc, #100]	; (8006980 <TIM_OC2_SetConfig+0x110>)
 800691c:	4293      	cmp	r3, r2
 800691e:	d113      	bne.n	8006948 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006920:	693b      	ldr	r3, [r7, #16]
 8006922:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006926:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006928:	693b      	ldr	r3, [r7, #16]
 800692a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800692e:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006930:	683b      	ldr	r3, [r7, #0]
 8006932:	695b      	ldr	r3, [r3, #20]
 8006934:	009b      	lsls	r3, r3, #2
 8006936:	693a      	ldr	r2, [r7, #16]
 8006938:	4313      	orrs	r3, r2
 800693a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800693c:	683b      	ldr	r3, [r7, #0]
 800693e:	699b      	ldr	r3, [r3, #24]
 8006940:	009b      	lsls	r3, r3, #2
 8006942:	693a      	ldr	r2, [r7, #16]
 8006944:	4313      	orrs	r3, r2
 8006946:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	693a      	ldr	r2, [r7, #16]
 800694c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	68fa      	ldr	r2, [r7, #12]
 8006952:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006954:	683b      	ldr	r3, [r7, #0]
 8006956:	685a      	ldr	r2, [r3, #4]
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	697a      	ldr	r2, [r7, #20]
 8006960:	621a      	str	r2, [r3, #32]
}
 8006962:	bf00      	nop
 8006964:	371c      	adds	r7, #28
 8006966:	46bd      	mov	sp, r7
 8006968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800696c:	4770      	bx	lr
 800696e:	bf00      	nop
 8006970:	40012c00 	.word	0x40012c00
 8006974:	40013400 	.word	0x40013400
 8006978:	40014000 	.word	0x40014000
 800697c:	40014400 	.word	0x40014400
 8006980:	40014800 	.word	0x40014800

08006984 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006984:	b480      	push	{r7}
 8006986:	b087      	sub	sp, #28
 8006988:	af00      	add	r7, sp, #0
 800698a:	6078      	str	r0, [r7, #4]
 800698c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	6a1b      	ldr	r3, [r3, #32]
 8006992:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	6a1b      	ldr	r3, [r3, #32]
 800699e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	685b      	ldr	r3, [r3, #4]
 80069a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	69db      	ldr	r3, [r3, #28]
 80069aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80069b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80069b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	f023 0303 	bic.w	r3, r3, #3
 80069be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80069c0:	683b      	ldr	r3, [r7, #0]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	68fa      	ldr	r2, [r7, #12]
 80069c6:	4313      	orrs	r3, r2
 80069c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80069ca:	697b      	ldr	r3, [r7, #20]
 80069cc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80069d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80069d2:	683b      	ldr	r3, [r7, #0]
 80069d4:	689b      	ldr	r3, [r3, #8]
 80069d6:	021b      	lsls	r3, r3, #8
 80069d8:	697a      	ldr	r2, [r7, #20]
 80069da:	4313      	orrs	r3, r2
 80069dc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	4a27      	ldr	r2, [pc, #156]	; (8006a80 <TIM_OC3_SetConfig+0xfc>)
 80069e2:	4293      	cmp	r3, r2
 80069e4:	d003      	beq.n	80069ee <TIM_OC3_SetConfig+0x6a>
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	4a26      	ldr	r2, [pc, #152]	; (8006a84 <TIM_OC3_SetConfig+0x100>)
 80069ea:	4293      	cmp	r3, r2
 80069ec:	d10d      	bne.n	8006a0a <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80069ee:	697b      	ldr	r3, [r7, #20]
 80069f0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80069f4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80069f6:	683b      	ldr	r3, [r7, #0]
 80069f8:	68db      	ldr	r3, [r3, #12]
 80069fa:	021b      	lsls	r3, r3, #8
 80069fc:	697a      	ldr	r2, [r7, #20]
 80069fe:	4313      	orrs	r3, r2
 8006a00:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006a02:	697b      	ldr	r3, [r7, #20]
 8006a04:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006a08:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	4a1c      	ldr	r2, [pc, #112]	; (8006a80 <TIM_OC3_SetConfig+0xfc>)
 8006a0e:	4293      	cmp	r3, r2
 8006a10:	d00f      	beq.n	8006a32 <TIM_OC3_SetConfig+0xae>
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	4a1b      	ldr	r2, [pc, #108]	; (8006a84 <TIM_OC3_SetConfig+0x100>)
 8006a16:	4293      	cmp	r3, r2
 8006a18:	d00b      	beq.n	8006a32 <TIM_OC3_SetConfig+0xae>
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	4a1a      	ldr	r2, [pc, #104]	; (8006a88 <TIM_OC3_SetConfig+0x104>)
 8006a1e:	4293      	cmp	r3, r2
 8006a20:	d007      	beq.n	8006a32 <TIM_OC3_SetConfig+0xae>
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	4a19      	ldr	r2, [pc, #100]	; (8006a8c <TIM_OC3_SetConfig+0x108>)
 8006a26:	4293      	cmp	r3, r2
 8006a28:	d003      	beq.n	8006a32 <TIM_OC3_SetConfig+0xae>
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	4a18      	ldr	r2, [pc, #96]	; (8006a90 <TIM_OC3_SetConfig+0x10c>)
 8006a2e:	4293      	cmp	r3, r2
 8006a30:	d113      	bne.n	8006a5a <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006a32:	693b      	ldr	r3, [r7, #16]
 8006a34:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006a38:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006a3a:	693b      	ldr	r3, [r7, #16]
 8006a3c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006a40:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006a42:	683b      	ldr	r3, [r7, #0]
 8006a44:	695b      	ldr	r3, [r3, #20]
 8006a46:	011b      	lsls	r3, r3, #4
 8006a48:	693a      	ldr	r2, [r7, #16]
 8006a4a:	4313      	orrs	r3, r2
 8006a4c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006a4e:	683b      	ldr	r3, [r7, #0]
 8006a50:	699b      	ldr	r3, [r3, #24]
 8006a52:	011b      	lsls	r3, r3, #4
 8006a54:	693a      	ldr	r2, [r7, #16]
 8006a56:	4313      	orrs	r3, r2
 8006a58:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	693a      	ldr	r2, [r7, #16]
 8006a5e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	68fa      	ldr	r2, [r7, #12]
 8006a64:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006a66:	683b      	ldr	r3, [r7, #0]
 8006a68:	685a      	ldr	r2, [r3, #4]
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	697a      	ldr	r2, [r7, #20]
 8006a72:	621a      	str	r2, [r3, #32]
}
 8006a74:	bf00      	nop
 8006a76:	371c      	adds	r7, #28
 8006a78:	46bd      	mov	sp, r7
 8006a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a7e:	4770      	bx	lr
 8006a80:	40012c00 	.word	0x40012c00
 8006a84:	40013400 	.word	0x40013400
 8006a88:	40014000 	.word	0x40014000
 8006a8c:	40014400 	.word	0x40014400
 8006a90:	40014800 	.word	0x40014800

08006a94 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006a94:	b480      	push	{r7}
 8006a96:	b087      	sub	sp, #28
 8006a98:	af00      	add	r7, sp, #0
 8006a9a:	6078      	str	r0, [r7, #4]
 8006a9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	6a1b      	ldr	r3, [r3, #32]
 8006aa2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	6a1b      	ldr	r3, [r3, #32]
 8006aae:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	685b      	ldr	r3, [r3, #4]
 8006ab4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	69db      	ldr	r3, [r3, #28]
 8006aba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006ac2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006ac6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006ace:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006ad0:	683b      	ldr	r3, [r7, #0]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	021b      	lsls	r3, r3, #8
 8006ad6:	68fa      	ldr	r2, [r7, #12]
 8006ad8:	4313      	orrs	r3, r2
 8006ada:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006adc:	693b      	ldr	r3, [r7, #16]
 8006ade:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006ae2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006ae4:	683b      	ldr	r3, [r7, #0]
 8006ae6:	689b      	ldr	r3, [r3, #8]
 8006ae8:	031b      	lsls	r3, r3, #12
 8006aea:	693a      	ldr	r2, [r7, #16]
 8006aec:	4313      	orrs	r3, r2
 8006aee:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	4a18      	ldr	r2, [pc, #96]	; (8006b54 <TIM_OC4_SetConfig+0xc0>)
 8006af4:	4293      	cmp	r3, r2
 8006af6:	d00f      	beq.n	8006b18 <TIM_OC4_SetConfig+0x84>
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	4a17      	ldr	r2, [pc, #92]	; (8006b58 <TIM_OC4_SetConfig+0xc4>)
 8006afc:	4293      	cmp	r3, r2
 8006afe:	d00b      	beq.n	8006b18 <TIM_OC4_SetConfig+0x84>
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	4a16      	ldr	r2, [pc, #88]	; (8006b5c <TIM_OC4_SetConfig+0xc8>)
 8006b04:	4293      	cmp	r3, r2
 8006b06:	d007      	beq.n	8006b18 <TIM_OC4_SetConfig+0x84>
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	4a15      	ldr	r2, [pc, #84]	; (8006b60 <TIM_OC4_SetConfig+0xcc>)
 8006b0c:	4293      	cmp	r3, r2
 8006b0e:	d003      	beq.n	8006b18 <TIM_OC4_SetConfig+0x84>
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	4a14      	ldr	r2, [pc, #80]	; (8006b64 <TIM_OC4_SetConfig+0xd0>)
 8006b14:	4293      	cmp	r3, r2
 8006b16:	d109      	bne.n	8006b2c <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006b18:	697b      	ldr	r3, [r7, #20]
 8006b1a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006b1e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006b20:	683b      	ldr	r3, [r7, #0]
 8006b22:	695b      	ldr	r3, [r3, #20]
 8006b24:	019b      	lsls	r3, r3, #6
 8006b26:	697a      	ldr	r2, [r7, #20]
 8006b28:	4313      	orrs	r3, r2
 8006b2a:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	697a      	ldr	r2, [r7, #20]
 8006b30:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	68fa      	ldr	r2, [r7, #12]
 8006b36:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006b38:	683b      	ldr	r3, [r7, #0]
 8006b3a:	685a      	ldr	r2, [r3, #4]
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	693a      	ldr	r2, [r7, #16]
 8006b44:	621a      	str	r2, [r3, #32]
}
 8006b46:	bf00      	nop
 8006b48:	371c      	adds	r7, #28
 8006b4a:	46bd      	mov	sp, r7
 8006b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b50:	4770      	bx	lr
 8006b52:	bf00      	nop
 8006b54:	40012c00 	.word	0x40012c00
 8006b58:	40013400 	.word	0x40013400
 8006b5c:	40014000 	.word	0x40014000
 8006b60:	40014400 	.word	0x40014400
 8006b64:	40014800 	.word	0x40014800

08006b68 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006b68:	b480      	push	{r7}
 8006b6a:	b087      	sub	sp, #28
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	6078      	str	r0, [r7, #4]
 8006b70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	6a1b      	ldr	r3, [r3, #32]
 8006b76:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	6a1b      	ldr	r3, [r3, #32]
 8006b82:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	685b      	ldr	r3, [r3, #4]
 8006b88:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006b8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006b96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b9a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006b9c:	683b      	ldr	r3, [r7, #0]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	68fa      	ldr	r2, [r7, #12]
 8006ba2:	4313      	orrs	r3, r2
 8006ba4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006ba6:	693b      	ldr	r3, [r7, #16]
 8006ba8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006bac:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006bae:	683b      	ldr	r3, [r7, #0]
 8006bb0:	689b      	ldr	r3, [r3, #8]
 8006bb2:	041b      	lsls	r3, r3, #16
 8006bb4:	693a      	ldr	r2, [r7, #16]
 8006bb6:	4313      	orrs	r3, r2
 8006bb8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	4a17      	ldr	r2, [pc, #92]	; (8006c1c <TIM_OC5_SetConfig+0xb4>)
 8006bbe:	4293      	cmp	r3, r2
 8006bc0:	d00f      	beq.n	8006be2 <TIM_OC5_SetConfig+0x7a>
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	4a16      	ldr	r2, [pc, #88]	; (8006c20 <TIM_OC5_SetConfig+0xb8>)
 8006bc6:	4293      	cmp	r3, r2
 8006bc8:	d00b      	beq.n	8006be2 <TIM_OC5_SetConfig+0x7a>
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	4a15      	ldr	r2, [pc, #84]	; (8006c24 <TIM_OC5_SetConfig+0xbc>)
 8006bce:	4293      	cmp	r3, r2
 8006bd0:	d007      	beq.n	8006be2 <TIM_OC5_SetConfig+0x7a>
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	4a14      	ldr	r2, [pc, #80]	; (8006c28 <TIM_OC5_SetConfig+0xc0>)
 8006bd6:	4293      	cmp	r3, r2
 8006bd8:	d003      	beq.n	8006be2 <TIM_OC5_SetConfig+0x7a>
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	4a13      	ldr	r2, [pc, #76]	; (8006c2c <TIM_OC5_SetConfig+0xc4>)
 8006bde:	4293      	cmp	r3, r2
 8006be0:	d109      	bne.n	8006bf6 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006be2:	697b      	ldr	r3, [r7, #20]
 8006be4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006be8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006bea:	683b      	ldr	r3, [r7, #0]
 8006bec:	695b      	ldr	r3, [r3, #20]
 8006bee:	021b      	lsls	r3, r3, #8
 8006bf0:	697a      	ldr	r2, [r7, #20]
 8006bf2:	4313      	orrs	r3, r2
 8006bf4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	697a      	ldr	r2, [r7, #20]
 8006bfa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	68fa      	ldr	r2, [r7, #12]
 8006c00:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006c02:	683b      	ldr	r3, [r7, #0]
 8006c04:	685a      	ldr	r2, [r3, #4]
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	693a      	ldr	r2, [r7, #16]
 8006c0e:	621a      	str	r2, [r3, #32]
}
 8006c10:	bf00      	nop
 8006c12:	371c      	adds	r7, #28
 8006c14:	46bd      	mov	sp, r7
 8006c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c1a:	4770      	bx	lr
 8006c1c:	40012c00 	.word	0x40012c00
 8006c20:	40013400 	.word	0x40013400
 8006c24:	40014000 	.word	0x40014000
 8006c28:	40014400 	.word	0x40014400
 8006c2c:	40014800 	.word	0x40014800

08006c30 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006c30:	b480      	push	{r7}
 8006c32:	b087      	sub	sp, #28
 8006c34:	af00      	add	r7, sp, #0
 8006c36:	6078      	str	r0, [r7, #4]
 8006c38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	6a1b      	ldr	r3, [r3, #32]
 8006c3e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	6a1b      	ldr	r3, [r3, #32]
 8006c4a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	685b      	ldr	r3, [r3, #4]
 8006c50:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006c5e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006c62:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006c64:	683b      	ldr	r3, [r7, #0]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	021b      	lsls	r3, r3, #8
 8006c6a:	68fa      	ldr	r2, [r7, #12]
 8006c6c:	4313      	orrs	r3, r2
 8006c6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006c70:	693b      	ldr	r3, [r7, #16]
 8006c72:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006c76:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006c78:	683b      	ldr	r3, [r7, #0]
 8006c7a:	689b      	ldr	r3, [r3, #8]
 8006c7c:	051b      	lsls	r3, r3, #20
 8006c7e:	693a      	ldr	r2, [r7, #16]
 8006c80:	4313      	orrs	r3, r2
 8006c82:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	4a18      	ldr	r2, [pc, #96]	; (8006ce8 <TIM_OC6_SetConfig+0xb8>)
 8006c88:	4293      	cmp	r3, r2
 8006c8a:	d00f      	beq.n	8006cac <TIM_OC6_SetConfig+0x7c>
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	4a17      	ldr	r2, [pc, #92]	; (8006cec <TIM_OC6_SetConfig+0xbc>)
 8006c90:	4293      	cmp	r3, r2
 8006c92:	d00b      	beq.n	8006cac <TIM_OC6_SetConfig+0x7c>
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	4a16      	ldr	r2, [pc, #88]	; (8006cf0 <TIM_OC6_SetConfig+0xc0>)
 8006c98:	4293      	cmp	r3, r2
 8006c9a:	d007      	beq.n	8006cac <TIM_OC6_SetConfig+0x7c>
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	4a15      	ldr	r2, [pc, #84]	; (8006cf4 <TIM_OC6_SetConfig+0xc4>)
 8006ca0:	4293      	cmp	r3, r2
 8006ca2:	d003      	beq.n	8006cac <TIM_OC6_SetConfig+0x7c>
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	4a14      	ldr	r2, [pc, #80]	; (8006cf8 <TIM_OC6_SetConfig+0xc8>)
 8006ca8:	4293      	cmp	r3, r2
 8006caa:	d109      	bne.n	8006cc0 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006cac:	697b      	ldr	r3, [r7, #20]
 8006cae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006cb2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006cb4:	683b      	ldr	r3, [r7, #0]
 8006cb6:	695b      	ldr	r3, [r3, #20]
 8006cb8:	029b      	lsls	r3, r3, #10
 8006cba:	697a      	ldr	r2, [r7, #20]
 8006cbc:	4313      	orrs	r3, r2
 8006cbe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	697a      	ldr	r2, [r7, #20]
 8006cc4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	68fa      	ldr	r2, [r7, #12]
 8006cca:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006ccc:	683b      	ldr	r3, [r7, #0]
 8006cce:	685a      	ldr	r2, [r3, #4]
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	693a      	ldr	r2, [r7, #16]
 8006cd8:	621a      	str	r2, [r3, #32]
}
 8006cda:	bf00      	nop
 8006cdc:	371c      	adds	r7, #28
 8006cde:	46bd      	mov	sp, r7
 8006ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce4:	4770      	bx	lr
 8006ce6:	bf00      	nop
 8006ce8:	40012c00 	.word	0x40012c00
 8006cec:	40013400 	.word	0x40013400
 8006cf0:	40014000 	.word	0x40014000
 8006cf4:	40014400 	.word	0x40014400
 8006cf8:	40014800 	.word	0x40014800

08006cfc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006cfc:	b480      	push	{r7}
 8006cfe:	b087      	sub	sp, #28
 8006d00:	af00      	add	r7, sp, #0
 8006d02:	60f8      	str	r0, [r7, #12]
 8006d04:	60b9      	str	r1, [r7, #8]
 8006d06:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	6a1b      	ldr	r3, [r3, #32]
 8006d0c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	6a1b      	ldr	r3, [r3, #32]
 8006d12:	f023 0201 	bic.w	r2, r3, #1
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	699b      	ldr	r3, [r3, #24]
 8006d1e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006d20:	693b      	ldr	r3, [r7, #16]
 8006d22:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006d26:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	011b      	lsls	r3, r3, #4
 8006d2c:	693a      	ldr	r2, [r7, #16]
 8006d2e:	4313      	orrs	r3, r2
 8006d30:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006d32:	697b      	ldr	r3, [r7, #20]
 8006d34:	f023 030a 	bic.w	r3, r3, #10
 8006d38:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006d3a:	697a      	ldr	r2, [r7, #20]
 8006d3c:	68bb      	ldr	r3, [r7, #8]
 8006d3e:	4313      	orrs	r3, r2
 8006d40:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	693a      	ldr	r2, [r7, #16]
 8006d46:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	697a      	ldr	r2, [r7, #20]
 8006d4c:	621a      	str	r2, [r3, #32]
}
 8006d4e:	bf00      	nop
 8006d50:	371c      	adds	r7, #28
 8006d52:	46bd      	mov	sp, r7
 8006d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d58:	4770      	bx	lr

08006d5a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006d5a:	b480      	push	{r7}
 8006d5c:	b087      	sub	sp, #28
 8006d5e:	af00      	add	r7, sp, #0
 8006d60:	60f8      	str	r0, [r7, #12]
 8006d62:	60b9      	str	r1, [r7, #8]
 8006d64:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	6a1b      	ldr	r3, [r3, #32]
 8006d6a:	f023 0210 	bic.w	r2, r3, #16
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	699b      	ldr	r3, [r3, #24]
 8006d76:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	6a1b      	ldr	r3, [r3, #32]
 8006d7c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006d7e:	697b      	ldr	r3, [r7, #20]
 8006d80:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006d84:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	031b      	lsls	r3, r3, #12
 8006d8a:	697a      	ldr	r2, [r7, #20]
 8006d8c:	4313      	orrs	r3, r2
 8006d8e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006d90:	693b      	ldr	r3, [r7, #16]
 8006d92:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006d96:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006d98:	68bb      	ldr	r3, [r7, #8]
 8006d9a:	011b      	lsls	r3, r3, #4
 8006d9c:	693a      	ldr	r2, [r7, #16]
 8006d9e:	4313      	orrs	r3, r2
 8006da0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	697a      	ldr	r2, [r7, #20]
 8006da6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	693a      	ldr	r2, [r7, #16]
 8006dac:	621a      	str	r2, [r3, #32]
}
 8006dae:	bf00      	nop
 8006db0:	371c      	adds	r7, #28
 8006db2:	46bd      	mov	sp, r7
 8006db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db8:	4770      	bx	lr

08006dba <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006dba:	b480      	push	{r7}
 8006dbc:	b085      	sub	sp, #20
 8006dbe:	af00      	add	r7, sp, #0
 8006dc0:	6078      	str	r0, [r7, #4]
 8006dc2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	689b      	ldr	r3, [r3, #8]
 8006dc8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006dd0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006dd2:	683a      	ldr	r2, [r7, #0]
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	4313      	orrs	r3, r2
 8006dd8:	f043 0307 	orr.w	r3, r3, #7
 8006ddc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	68fa      	ldr	r2, [r7, #12]
 8006de2:	609a      	str	r2, [r3, #8]
}
 8006de4:	bf00      	nop
 8006de6:	3714      	adds	r7, #20
 8006de8:	46bd      	mov	sp, r7
 8006dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dee:	4770      	bx	lr

08006df0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006df0:	b480      	push	{r7}
 8006df2:	b087      	sub	sp, #28
 8006df4:	af00      	add	r7, sp, #0
 8006df6:	60f8      	str	r0, [r7, #12]
 8006df8:	60b9      	str	r1, [r7, #8]
 8006dfa:	607a      	str	r2, [r7, #4]
 8006dfc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	689b      	ldr	r3, [r3, #8]
 8006e02:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006e04:	697b      	ldr	r3, [r7, #20]
 8006e06:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006e0a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006e0c:	683b      	ldr	r3, [r7, #0]
 8006e0e:	021a      	lsls	r2, r3, #8
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	431a      	orrs	r2, r3
 8006e14:	68bb      	ldr	r3, [r7, #8]
 8006e16:	4313      	orrs	r3, r2
 8006e18:	697a      	ldr	r2, [r7, #20]
 8006e1a:	4313      	orrs	r3, r2
 8006e1c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	697a      	ldr	r2, [r7, #20]
 8006e22:	609a      	str	r2, [r3, #8]
}
 8006e24:	bf00      	nop
 8006e26:	371c      	adds	r7, #28
 8006e28:	46bd      	mov	sp, r7
 8006e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e2e:	4770      	bx	lr

08006e30 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006e30:	b480      	push	{r7}
 8006e32:	b087      	sub	sp, #28
 8006e34:	af00      	add	r7, sp, #0
 8006e36:	60f8      	str	r0, [r7, #12]
 8006e38:	60b9      	str	r1, [r7, #8]
 8006e3a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006e3c:	68bb      	ldr	r3, [r7, #8]
 8006e3e:	f003 031f 	and.w	r3, r3, #31
 8006e42:	2201      	movs	r2, #1
 8006e44:	fa02 f303 	lsl.w	r3, r2, r3
 8006e48:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	6a1a      	ldr	r2, [r3, #32]
 8006e4e:	697b      	ldr	r3, [r7, #20]
 8006e50:	43db      	mvns	r3, r3
 8006e52:	401a      	ands	r2, r3
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	6a1a      	ldr	r2, [r3, #32]
 8006e5c:	68bb      	ldr	r3, [r7, #8]
 8006e5e:	f003 031f 	and.w	r3, r3, #31
 8006e62:	6879      	ldr	r1, [r7, #4]
 8006e64:	fa01 f303 	lsl.w	r3, r1, r3
 8006e68:	431a      	orrs	r2, r3
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	621a      	str	r2, [r3, #32]
}
 8006e6e:	bf00      	nop
 8006e70:	371c      	adds	r7, #28
 8006e72:	46bd      	mov	sp, r7
 8006e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e78:	4770      	bx	lr
	...

08006e7c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006e7c:	b480      	push	{r7}
 8006e7e:	b085      	sub	sp, #20
 8006e80:	af00      	add	r7, sp, #0
 8006e82:	6078      	str	r0, [r7, #4]
 8006e84:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006e8c:	2b01      	cmp	r3, #1
 8006e8e:	d101      	bne.n	8006e94 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006e90:	2302      	movs	r3, #2
 8006e92:	e063      	b.n	8006f5c <HAL_TIMEx_MasterConfigSynchronization+0xe0>
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	2201      	movs	r2, #1
 8006e98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2202      	movs	r2, #2
 8006ea0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	685b      	ldr	r3, [r3, #4]
 8006eaa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	689b      	ldr	r3, [r3, #8]
 8006eb2:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	4a2b      	ldr	r2, [pc, #172]	; (8006f68 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006eba:	4293      	cmp	r3, r2
 8006ebc:	d004      	beq.n	8006ec8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	4a2a      	ldr	r2, [pc, #168]	; (8006f6c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006ec4:	4293      	cmp	r3, r2
 8006ec6:	d108      	bne.n	8006eda <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006ece:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006ed0:	683b      	ldr	r3, [r7, #0]
 8006ed2:	685b      	ldr	r3, [r3, #4]
 8006ed4:	68fa      	ldr	r2, [r7, #12]
 8006ed6:	4313      	orrs	r3, r2
 8006ed8:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ee0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006ee2:	683b      	ldr	r3, [r7, #0]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	68fa      	ldr	r2, [r7, #12]
 8006ee8:	4313      	orrs	r3, r2
 8006eea:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	68fa      	ldr	r2, [r7, #12]
 8006ef2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	4a1b      	ldr	r2, [pc, #108]	; (8006f68 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006efa:	4293      	cmp	r3, r2
 8006efc:	d018      	beq.n	8006f30 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f06:	d013      	beq.n	8006f30 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	4a18      	ldr	r2, [pc, #96]	; (8006f70 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006f0e:	4293      	cmp	r3, r2
 8006f10:	d00e      	beq.n	8006f30 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	4a17      	ldr	r2, [pc, #92]	; (8006f74 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006f18:	4293      	cmp	r3, r2
 8006f1a:	d009      	beq.n	8006f30 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	4a12      	ldr	r2, [pc, #72]	; (8006f6c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006f22:	4293      	cmp	r3, r2
 8006f24:	d004      	beq.n	8006f30 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	4a13      	ldr	r2, [pc, #76]	; (8006f78 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006f2c:	4293      	cmp	r3, r2
 8006f2e:	d10c      	bne.n	8006f4a <HAL_TIMEx_MasterConfigSynchronization+0xce>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006f30:	68bb      	ldr	r3, [r7, #8]
 8006f32:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006f36:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006f38:	683b      	ldr	r3, [r7, #0]
 8006f3a:	689b      	ldr	r3, [r3, #8]
 8006f3c:	68ba      	ldr	r2, [r7, #8]
 8006f3e:	4313      	orrs	r3, r2
 8006f40:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	68ba      	ldr	r2, [r7, #8]
 8006f48:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	2201      	movs	r2, #1
 8006f4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	2200      	movs	r2, #0
 8006f56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006f5a:	2300      	movs	r3, #0
}
 8006f5c:	4618      	mov	r0, r3
 8006f5e:	3714      	adds	r7, #20
 8006f60:	46bd      	mov	sp, r7
 8006f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f66:	4770      	bx	lr
 8006f68:	40012c00 	.word	0x40012c00
 8006f6c:	40013400 	.word	0x40013400
 8006f70:	40000400 	.word	0x40000400
 8006f74:	40000800 	.word	0x40000800
 8006f78:	40014000 	.word	0x40014000

08006f7c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006f7c:	b480      	push	{r7}
 8006f7e:	b083      	sub	sp, #12
 8006f80:	af00      	add	r7, sp, #0
 8006f82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006f84:	bf00      	nop
 8006f86:	370c      	adds	r7, #12
 8006f88:	46bd      	mov	sp, r7
 8006f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f8e:	4770      	bx	lr

08006f90 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006f90:	b480      	push	{r7}
 8006f92:	b083      	sub	sp, #12
 8006f94:	af00      	add	r7, sp, #0
 8006f96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006f98:	bf00      	nop
 8006f9a:	370c      	adds	r7, #12
 8006f9c:	46bd      	mov	sp, r7
 8006f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa2:	4770      	bx	lr

08006fa4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006fa4:	b480      	push	{r7}
 8006fa6:	b083      	sub	sp, #12
 8006fa8:	af00      	add	r7, sp, #0
 8006faa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006fac:	bf00      	nop
 8006fae:	370c      	adds	r7, #12
 8006fb0:	46bd      	mov	sp, r7
 8006fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb6:	4770      	bx	lr

08006fb8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006fb8:	b580      	push	{r7, lr}
 8006fba:	b082      	sub	sp, #8
 8006fbc:	af00      	add	r7, sp, #0
 8006fbe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d101      	bne.n	8006fca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006fc6:	2301      	movs	r3, #1
 8006fc8:	e040      	b.n	800704c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d106      	bne.n	8006fe0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	2200      	movs	r2, #0
 8006fd6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006fda:	6878      	ldr	r0, [r7, #4]
 8006fdc:	f7fa fe6a 	bl	8001cb4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	2224      	movs	r2, #36	; 0x24
 8006fe4:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	681a      	ldr	r2, [r3, #0]
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	f022 0201 	bic.w	r2, r2, #1
 8006ff4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006ff6:	6878      	ldr	r0, [r7, #4]
 8006ff8:	f000 fbbc 	bl	8007774 <UART_SetConfig>
 8006ffc:	4603      	mov	r3, r0
 8006ffe:	2b01      	cmp	r3, #1
 8007000:	d101      	bne.n	8007006 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8007002:	2301      	movs	r3, #1
 8007004:	e022      	b.n	800704c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800700a:	2b00      	cmp	r3, #0
 800700c:	d002      	beq.n	8007014 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800700e:	6878      	ldr	r0, [r7, #4]
 8007010:	f000 fd84 	bl	8007b1c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	685a      	ldr	r2, [r3, #4]
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007022:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	689a      	ldr	r2, [r3, #8]
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007032:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	681a      	ldr	r2, [r3, #0]
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	f042 0201 	orr.w	r2, r2, #1
 8007042:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007044:	6878      	ldr	r0, [r7, #4]
 8007046:	f000 fe0b 	bl	8007c60 <UART_CheckIdleState>
 800704a:	4603      	mov	r3, r0
}
 800704c:	4618      	mov	r0, r3
 800704e:	3708      	adds	r7, #8
 8007050:	46bd      	mov	sp, r7
 8007052:	bd80      	pop	{r7, pc}

08007054 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007054:	b580      	push	{r7, lr}
 8007056:	b08a      	sub	sp, #40	; 0x28
 8007058:	af02      	add	r7, sp, #8
 800705a:	60f8      	str	r0, [r7, #12]
 800705c:	60b9      	str	r1, [r7, #8]
 800705e:	603b      	str	r3, [r7, #0]
 8007060:	4613      	mov	r3, r2
 8007062:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007068:	2b20      	cmp	r3, #32
 800706a:	d178      	bne.n	800715e <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 800706c:	68bb      	ldr	r3, [r7, #8]
 800706e:	2b00      	cmp	r3, #0
 8007070:	d002      	beq.n	8007078 <HAL_UART_Transmit+0x24>
 8007072:	88fb      	ldrh	r3, [r7, #6]
 8007074:	2b00      	cmp	r3, #0
 8007076:	d101      	bne.n	800707c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8007078:	2301      	movs	r3, #1
 800707a:	e071      	b.n	8007160 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	2200      	movs	r2, #0
 8007080:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	2221      	movs	r2, #33	; 0x21
 8007088:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800708a:	f7fb f867 	bl	800215c <HAL_GetTick>
 800708e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	88fa      	ldrh	r2, [r7, #6]
 8007094:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	88fa      	ldrh	r2, [r7, #6]
 800709c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	689b      	ldr	r3, [r3, #8]
 80070a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80070a8:	d108      	bne.n	80070bc <HAL_UART_Transmit+0x68>
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	691b      	ldr	r3, [r3, #16]
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d104      	bne.n	80070bc <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80070b2:	2300      	movs	r3, #0
 80070b4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80070b6:	68bb      	ldr	r3, [r7, #8]
 80070b8:	61bb      	str	r3, [r7, #24]
 80070ba:	e003      	b.n	80070c4 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80070bc:	68bb      	ldr	r3, [r7, #8]
 80070be:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80070c0:	2300      	movs	r3, #0
 80070c2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80070c4:	e030      	b.n	8007128 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80070c6:	683b      	ldr	r3, [r7, #0]
 80070c8:	9300      	str	r3, [sp, #0]
 80070ca:	697b      	ldr	r3, [r7, #20]
 80070cc:	2200      	movs	r2, #0
 80070ce:	2180      	movs	r1, #128	; 0x80
 80070d0:	68f8      	ldr	r0, [r7, #12]
 80070d2:	f000 fe6d 	bl	8007db0 <UART_WaitOnFlagUntilTimeout>
 80070d6:	4603      	mov	r3, r0
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d004      	beq.n	80070e6 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	2220      	movs	r2, #32
 80070e0:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 80070e2:	2303      	movs	r3, #3
 80070e4:	e03c      	b.n	8007160 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 80070e6:	69fb      	ldr	r3, [r7, #28]
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d10b      	bne.n	8007104 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80070ec:	69bb      	ldr	r3, [r7, #24]
 80070ee:	881a      	ldrh	r2, [r3, #0]
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80070f8:	b292      	uxth	r2, r2
 80070fa:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80070fc:	69bb      	ldr	r3, [r7, #24]
 80070fe:	3302      	adds	r3, #2
 8007100:	61bb      	str	r3, [r7, #24]
 8007102:	e008      	b.n	8007116 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007104:	69fb      	ldr	r3, [r7, #28]
 8007106:	781a      	ldrb	r2, [r3, #0]
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	b292      	uxth	r2, r2
 800710e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8007110:	69fb      	ldr	r3, [r7, #28]
 8007112:	3301      	adds	r3, #1
 8007114:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800711c:	b29b      	uxth	r3, r3
 800711e:	3b01      	subs	r3, #1
 8007120:	b29a      	uxth	r2, r3
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800712e:	b29b      	uxth	r3, r3
 8007130:	2b00      	cmp	r3, #0
 8007132:	d1c8      	bne.n	80070c6 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007134:	683b      	ldr	r3, [r7, #0]
 8007136:	9300      	str	r3, [sp, #0]
 8007138:	697b      	ldr	r3, [r7, #20]
 800713a:	2200      	movs	r2, #0
 800713c:	2140      	movs	r1, #64	; 0x40
 800713e:	68f8      	ldr	r0, [r7, #12]
 8007140:	f000 fe36 	bl	8007db0 <UART_WaitOnFlagUntilTimeout>
 8007144:	4603      	mov	r3, r0
 8007146:	2b00      	cmp	r3, #0
 8007148:	d004      	beq.n	8007154 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	2220      	movs	r2, #32
 800714e:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8007150:	2303      	movs	r3, #3
 8007152:	e005      	b.n	8007160 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	2220      	movs	r2, #32
 8007158:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 800715a:	2300      	movs	r3, #0
 800715c:	e000      	b.n	8007160 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 800715e:	2302      	movs	r3, #2
  }
}
 8007160:	4618      	mov	r0, r3
 8007162:	3720      	adds	r7, #32
 8007164:	46bd      	mov	sp, r7
 8007166:	bd80      	pop	{r7, pc}

08007168 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007168:	b580      	push	{r7, lr}
 800716a:	b0ba      	sub	sp, #232	; 0xe8
 800716c:	af00      	add	r7, sp, #0
 800716e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	69db      	ldr	r3, [r3, #28]
 8007176:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	689b      	ldr	r3, [r3, #8]
 800718a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800718e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8007192:	f640 030f 	movw	r3, #2063	; 0x80f
 8007196:	4013      	ands	r3, r2
 8007198:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800719c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d115      	bne.n	80071d0 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80071a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80071a8:	f003 0320 	and.w	r3, r3, #32
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d00f      	beq.n	80071d0 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80071b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80071b4:	f003 0320 	and.w	r3, r3, #32
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d009      	beq.n	80071d0 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	f000 82ab 	beq.w	800771c <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80071ca:	6878      	ldr	r0, [r7, #4]
 80071cc:	4798      	blx	r3
      }
      return;
 80071ce:	e2a5      	b.n	800771c <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80071d0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	f000 8117 	beq.w	8007408 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80071da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80071de:	f003 0301 	and.w	r3, r3, #1
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d106      	bne.n	80071f4 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80071e6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80071ea:	4b85      	ldr	r3, [pc, #532]	; (8007400 <HAL_UART_IRQHandler+0x298>)
 80071ec:	4013      	ands	r3, r2
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	f000 810a 	beq.w	8007408 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80071f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80071f8:	f003 0301 	and.w	r3, r3, #1
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d011      	beq.n	8007224 <HAL_UART_IRQHandler+0xbc>
 8007200:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007204:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007208:	2b00      	cmp	r3, #0
 800720a:	d00b      	beq.n	8007224 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	2201      	movs	r2, #1
 8007212:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800721a:	f043 0201 	orr.w	r2, r3, #1
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007224:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007228:	f003 0302 	and.w	r3, r3, #2
 800722c:	2b00      	cmp	r3, #0
 800722e:	d011      	beq.n	8007254 <HAL_UART_IRQHandler+0xec>
 8007230:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007234:	f003 0301 	and.w	r3, r3, #1
 8007238:	2b00      	cmp	r3, #0
 800723a:	d00b      	beq.n	8007254 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	2202      	movs	r2, #2
 8007242:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800724a:	f043 0204 	orr.w	r2, r3, #4
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007254:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007258:	f003 0304 	and.w	r3, r3, #4
 800725c:	2b00      	cmp	r3, #0
 800725e:	d011      	beq.n	8007284 <HAL_UART_IRQHandler+0x11c>
 8007260:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007264:	f003 0301 	and.w	r3, r3, #1
 8007268:	2b00      	cmp	r3, #0
 800726a:	d00b      	beq.n	8007284 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	2204      	movs	r2, #4
 8007272:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800727a:	f043 0202 	orr.w	r2, r3, #2
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007284:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007288:	f003 0308 	and.w	r3, r3, #8
 800728c:	2b00      	cmp	r3, #0
 800728e:	d017      	beq.n	80072c0 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007290:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007294:	f003 0320 	and.w	r3, r3, #32
 8007298:	2b00      	cmp	r3, #0
 800729a:	d105      	bne.n	80072a8 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800729c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80072a0:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d00b      	beq.n	80072c0 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	2208      	movs	r2, #8
 80072ae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80072b6:	f043 0208 	orr.w	r2, r3, #8
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80072c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80072c4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d012      	beq.n	80072f2 <HAL_UART_IRQHandler+0x18a>
 80072cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80072d0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d00c      	beq.n	80072f2 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80072e0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80072e8:	f043 0220 	orr.w	r2, r3, #32
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	f000 8211 	beq.w	8007720 <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80072fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007302:	f003 0320 	and.w	r3, r3, #32
 8007306:	2b00      	cmp	r3, #0
 8007308:	d00d      	beq.n	8007326 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800730a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800730e:	f003 0320 	and.w	r3, r3, #32
 8007312:	2b00      	cmp	r3, #0
 8007314:	d007      	beq.n	8007326 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800731a:	2b00      	cmp	r3, #0
 800731c:	d003      	beq.n	8007326 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007322:	6878      	ldr	r0, [r7, #4]
 8007324:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800732c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	689b      	ldr	r3, [r3, #8]
 8007336:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800733a:	2b40      	cmp	r3, #64	; 0x40
 800733c:	d005      	beq.n	800734a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800733e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007342:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007346:	2b00      	cmp	r3, #0
 8007348:	d04f      	beq.n	80073ea <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800734a:	6878      	ldr	r0, [r7, #4]
 800734c:	f000 fd97 	bl	8007e7e <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	689b      	ldr	r3, [r3, #8]
 8007356:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800735a:	2b40      	cmp	r3, #64	; 0x40
 800735c:	d141      	bne.n	80073e2 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	3308      	adds	r3, #8
 8007364:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007368:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800736c:	e853 3f00 	ldrex	r3, [r3]
 8007370:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007374:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007378:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800737c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	3308      	adds	r3, #8
 8007386:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800738a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800738e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007392:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007396:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800739a:	e841 2300 	strex	r3, r2, [r1]
 800739e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80073a2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d1d9      	bne.n	800735e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d013      	beq.n	80073da <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80073b6:	4a13      	ldr	r2, [pc, #76]	; (8007404 <HAL_UART_IRQHandler+0x29c>)
 80073b8:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80073be:	4618      	mov	r0, r3
 80073c0:	f7fc fb1a 	bl	80039f8 <HAL_DMA_Abort_IT>
 80073c4:	4603      	mov	r3, r0
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d017      	beq.n	80073fa <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80073ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80073d0:	687a      	ldr	r2, [r7, #4]
 80073d2:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80073d4:	4610      	mov	r0, r2
 80073d6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073d8:	e00f      	b.n	80073fa <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80073da:	6878      	ldr	r0, [r7, #4]
 80073dc:	f000 f9b4 	bl	8007748 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073e0:	e00b      	b.n	80073fa <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80073e2:	6878      	ldr	r0, [r7, #4]
 80073e4:	f000 f9b0 	bl	8007748 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073e8:	e007      	b.n	80073fa <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80073ea:	6878      	ldr	r0, [r7, #4]
 80073ec:	f000 f9ac 	bl	8007748 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	2200      	movs	r2, #0
 80073f4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 80073f8:	e192      	b.n	8007720 <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073fa:	bf00      	nop
    return;
 80073fc:	e190      	b.n	8007720 <HAL_UART_IRQHandler+0x5b8>
 80073fe:	bf00      	nop
 8007400:	04000120 	.word	0x04000120
 8007404:	08007f47 	.word	0x08007f47

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800740c:	2b01      	cmp	r3, #1
 800740e:	f040 814b 	bne.w	80076a8 <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007412:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007416:	f003 0310 	and.w	r3, r3, #16
 800741a:	2b00      	cmp	r3, #0
 800741c:	f000 8144 	beq.w	80076a8 <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007420:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007424:	f003 0310 	and.w	r3, r3, #16
 8007428:	2b00      	cmp	r3, #0
 800742a:	f000 813d 	beq.w	80076a8 <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	2210      	movs	r2, #16
 8007434:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	689b      	ldr	r3, [r3, #8]
 800743c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007440:	2b40      	cmp	r3, #64	; 0x40
 8007442:	f040 80b5 	bne.w	80075b0 <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	685b      	ldr	r3, [r3, #4]
 800744e:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007452:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007456:	2b00      	cmp	r3, #0
 8007458:	f000 8164 	beq.w	8007724 <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007462:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007466:	429a      	cmp	r2, r3
 8007468:	f080 815c 	bcs.w	8007724 <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007472:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800747a:	699b      	ldr	r3, [r3, #24]
 800747c:	2b20      	cmp	r3, #32
 800747e:	f000 8086 	beq.w	800758e <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800748a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800748e:	e853 3f00 	ldrex	r3, [r3]
 8007492:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007496:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800749a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800749e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	461a      	mov	r2, r3
 80074a8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80074ac:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80074b0:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074b4:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80074b8:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80074bc:	e841 2300 	strex	r3, r2, [r1]
 80074c0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80074c4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d1da      	bne.n	8007482 <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	3308      	adds	r3, #8
 80074d2:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074d4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80074d6:	e853 3f00 	ldrex	r3, [r3]
 80074da:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80074dc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80074de:	f023 0301 	bic.w	r3, r3, #1
 80074e2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	3308      	adds	r3, #8
 80074ec:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80074f0:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80074f4:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074f6:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80074f8:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80074fc:	e841 2300 	strex	r3, r2, [r1]
 8007500:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007502:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007504:	2b00      	cmp	r3, #0
 8007506:	d1e1      	bne.n	80074cc <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	3308      	adds	r3, #8
 800750e:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007510:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007512:	e853 3f00 	ldrex	r3, [r3]
 8007516:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007518:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800751a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800751e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	3308      	adds	r3, #8
 8007528:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800752c:	66fa      	str	r2, [r7, #108]	; 0x6c
 800752e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007530:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007532:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007534:	e841 2300 	strex	r3, r2, [r1]
 8007538:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800753a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800753c:	2b00      	cmp	r3, #0
 800753e:	d1e3      	bne.n	8007508 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	2220      	movs	r2, #32
 8007544:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	2200      	movs	r2, #0
 800754c:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007554:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007556:	e853 3f00 	ldrex	r3, [r3]
 800755a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800755c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800755e:	f023 0310 	bic.w	r3, r3, #16
 8007562:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	461a      	mov	r2, r3
 800756c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007570:	65bb      	str	r3, [r7, #88]	; 0x58
 8007572:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007574:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007576:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007578:	e841 2300 	strex	r3, r2, [r1]
 800757c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800757e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007580:	2b00      	cmp	r3, #0
 8007582:	d1e4      	bne.n	800754e <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007588:	4618      	mov	r0, r3
 800758a:	f7fc f9fc 	bl	8003986 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	2202      	movs	r2, #2
 8007592:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80075a0:	b29b      	uxth	r3, r3
 80075a2:	1ad3      	subs	r3, r2, r3
 80075a4:	b29b      	uxth	r3, r3
 80075a6:	4619      	mov	r1, r3
 80075a8:	6878      	ldr	r0, [r7, #4]
 80075aa:	f000 f8d7 	bl	800775c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80075ae:	e0b9      	b.n	8007724 <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80075bc:	b29b      	uxth	r3, r3
 80075be:	1ad3      	subs	r3, r2, r3
 80075c0:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80075ca:	b29b      	uxth	r3, r3
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	f000 80ab 	beq.w	8007728 <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 80075d2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	f000 80a6 	beq.w	8007728 <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075e4:	e853 3f00 	ldrex	r3, [r3]
 80075e8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80075ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80075ec:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80075f0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	461a      	mov	r2, r3
 80075fa:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80075fe:	647b      	str	r3, [r7, #68]	; 0x44
 8007600:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007602:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007604:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007606:	e841 2300 	strex	r3, r2, [r1]
 800760a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800760c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800760e:	2b00      	cmp	r3, #0
 8007610:	d1e4      	bne.n	80075dc <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	3308      	adds	r3, #8
 8007618:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800761a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800761c:	e853 3f00 	ldrex	r3, [r3]
 8007620:	623b      	str	r3, [r7, #32]
   return(result);
 8007622:	6a3b      	ldr	r3, [r7, #32]
 8007624:	f023 0301 	bic.w	r3, r3, #1
 8007628:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	3308      	adds	r3, #8
 8007632:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007636:	633a      	str	r2, [r7, #48]	; 0x30
 8007638:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800763a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800763c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800763e:	e841 2300 	strex	r3, r2, [r1]
 8007642:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007644:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007646:	2b00      	cmp	r3, #0
 8007648:	d1e3      	bne.n	8007612 <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	2220      	movs	r2, #32
 800764e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	2200      	movs	r2, #0
 8007656:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	2200      	movs	r2, #0
 800765c:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007664:	693b      	ldr	r3, [r7, #16]
 8007666:	e853 3f00 	ldrex	r3, [r3]
 800766a:	60fb      	str	r3, [r7, #12]
   return(result);
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	f023 0310 	bic.w	r3, r3, #16
 8007672:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	461a      	mov	r2, r3
 800767c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8007680:	61fb      	str	r3, [r7, #28]
 8007682:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007684:	69b9      	ldr	r1, [r7, #24]
 8007686:	69fa      	ldr	r2, [r7, #28]
 8007688:	e841 2300 	strex	r3, r2, [r1]
 800768c:	617b      	str	r3, [r7, #20]
   return(result);
 800768e:	697b      	ldr	r3, [r7, #20]
 8007690:	2b00      	cmp	r3, #0
 8007692:	d1e4      	bne.n	800765e <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	2202      	movs	r2, #2
 8007698:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800769a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800769e:	4619      	mov	r1, r3
 80076a0:	6878      	ldr	r0, [r7, #4]
 80076a2:	f000 f85b 	bl	800775c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80076a6:	e03f      	b.n	8007728 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80076a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80076ac:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d00e      	beq.n	80076d2 <HAL_UART_IRQHandler+0x56a>
 80076b4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80076b8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d008      	beq.n	80076d2 <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80076c8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80076ca:	6878      	ldr	r0, [r7, #4]
 80076cc:	f000 fc7b 	bl	8007fc6 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80076d0:	e02d      	b.n	800772e <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80076d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80076d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d00e      	beq.n	80076fc <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80076de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80076e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d008      	beq.n	80076fc <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d01c      	beq.n	800772c <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80076f6:	6878      	ldr	r0, [r7, #4]
 80076f8:	4798      	blx	r3
    }
    return;
 80076fa:	e017      	b.n	800772c <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80076fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007700:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007704:	2b00      	cmp	r3, #0
 8007706:	d012      	beq.n	800772e <HAL_UART_IRQHandler+0x5c6>
 8007708:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800770c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007710:	2b00      	cmp	r3, #0
 8007712:	d00c      	beq.n	800772e <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 8007714:	6878      	ldr	r0, [r7, #4]
 8007716:	f000 fc2c 	bl	8007f72 <UART_EndTransmit_IT>
    return;
 800771a:	e008      	b.n	800772e <HAL_UART_IRQHandler+0x5c6>
      return;
 800771c:	bf00      	nop
 800771e:	e006      	b.n	800772e <HAL_UART_IRQHandler+0x5c6>
    return;
 8007720:	bf00      	nop
 8007722:	e004      	b.n	800772e <HAL_UART_IRQHandler+0x5c6>
      return;
 8007724:	bf00      	nop
 8007726:	e002      	b.n	800772e <HAL_UART_IRQHandler+0x5c6>
      return;
 8007728:	bf00      	nop
 800772a:	e000      	b.n	800772e <HAL_UART_IRQHandler+0x5c6>
    return;
 800772c:	bf00      	nop
  }

}
 800772e:	37e8      	adds	r7, #232	; 0xe8
 8007730:	46bd      	mov	sp, r7
 8007732:	bd80      	pop	{r7, pc}

08007734 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007734:	b480      	push	{r7}
 8007736:	b083      	sub	sp, #12
 8007738:	af00      	add	r7, sp, #0
 800773a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800773c:	bf00      	nop
 800773e:	370c      	adds	r7, #12
 8007740:	46bd      	mov	sp, r7
 8007742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007746:	4770      	bx	lr

08007748 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007748:	b480      	push	{r7}
 800774a:	b083      	sub	sp, #12
 800774c:	af00      	add	r7, sp, #0
 800774e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007750:	bf00      	nop
 8007752:	370c      	adds	r7, #12
 8007754:	46bd      	mov	sp, r7
 8007756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800775a:	4770      	bx	lr

0800775c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800775c:	b480      	push	{r7}
 800775e:	b083      	sub	sp, #12
 8007760:	af00      	add	r7, sp, #0
 8007762:	6078      	str	r0, [r7, #4]
 8007764:	460b      	mov	r3, r1
 8007766:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007768:	bf00      	nop
 800776a:	370c      	adds	r7, #12
 800776c:	46bd      	mov	sp, r7
 800776e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007772:	4770      	bx	lr

08007774 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007774:	b580      	push	{r7, lr}
 8007776:	b088      	sub	sp, #32
 8007778:	af00      	add	r7, sp, #0
 800777a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800777c:	2300      	movs	r3, #0
 800777e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	689a      	ldr	r2, [r3, #8]
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	691b      	ldr	r3, [r3, #16]
 8007788:	431a      	orrs	r2, r3
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	695b      	ldr	r3, [r3, #20]
 800778e:	431a      	orrs	r2, r3
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	69db      	ldr	r3, [r3, #28]
 8007794:	4313      	orrs	r3, r2
 8007796:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80077a2:	f023 030c 	bic.w	r3, r3, #12
 80077a6:	687a      	ldr	r2, [r7, #4]
 80077a8:	6812      	ldr	r2, [r2, #0]
 80077aa:	6979      	ldr	r1, [r7, #20]
 80077ac:	430b      	orrs	r3, r1
 80077ae:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	685b      	ldr	r3, [r3, #4]
 80077b6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	68da      	ldr	r2, [r3, #12]
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	430a      	orrs	r2, r1
 80077c4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	699b      	ldr	r3, [r3, #24]
 80077ca:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	6a1b      	ldr	r3, [r3, #32]
 80077d0:	697a      	ldr	r2, [r7, #20]
 80077d2:	4313      	orrs	r3, r2
 80077d4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	689b      	ldr	r3, [r3, #8]
 80077dc:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	697a      	ldr	r2, [r7, #20]
 80077e6:	430a      	orrs	r2, r1
 80077e8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	4aa7      	ldr	r2, [pc, #668]	; (8007a8c <UART_SetConfig+0x318>)
 80077f0:	4293      	cmp	r3, r2
 80077f2:	d120      	bne.n	8007836 <UART_SetConfig+0xc2>
 80077f4:	4ba6      	ldr	r3, [pc, #664]	; (8007a90 <UART_SetConfig+0x31c>)
 80077f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077f8:	f003 0303 	and.w	r3, r3, #3
 80077fc:	2b03      	cmp	r3, #3
 80077fe:	d817      	bhi.n	8007830 <UART_SetConfig+0xbc>
 8007800:	a201      	add	r2, pc, #4	; (adr r2, 8007808 <UART_SetConfig+0x94>)
 8007802:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007806:	bf00      	nop
 8007808:	08007819 	.word	0x08007819
 800780c:	08007825 	.word	0x08007825
 8007810:	0800782b 	.word	0x0800782b
 8007814:	0800781f 	.word	0x0800781f
 8007818:	2301      	movs	r3, #1
 800781a:	77fb      	strb	r3, [r7, #31]
 800781c:	e0b5      	b.n	800798a <UART_SetConfig+0x216>
 800781e:	2302      	movs	r3, #2
 8007820:	77fb      	strb	r3, [r7, #31]
 8007822:	e0b2      	b.n	800798a <UART_SetConfig+0x216>
 8007824:	2304      	movs	r3, #4
 8007826:	77fb      	strb	r3, [r7, #31]
 8007828:	e0af      	b.n	800798a <UART_SetConfig+0x216>
 800782a:	2308      	movs	r3, #8
 800782c:	77fb      	strb	r3, [r7, #31]
 800782e:	e0ac      	b.n	800798a <UART_SetConfig+0x216>
 8007830:	2310      	movs	r3, #16
 8007832:	77fb      	strb	r3, [r7, #31]
 8007834:	e0a9      	b.n	800798a <UART_SetConfig+0x216>
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	4a96      	ldr	r2, [pc, #600]	; (8007a94 <UART_SetConfig+0x320>)
 800783c:	4293      	cmp	r3, r2
 800783e:	d124      	bne.n	800788a <UART_SetConfig+0x116>
 8007840:	4b93      	ldr	r3, [pc, #588]	; (8007a90 <UART_SetConfig+0x31c>)
 8007842:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007844:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8007848:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800784c:	d011      	beq.n	8007872 <UART_SetConfig+0xfe>
 800784e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8007852:	d817      	bhi.n	8007884 <UART_SetConfig+0x110>
 8007854:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007858:	d011      	beq.n	800787e <UART_SetConfig+0x10a>
 800785a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800785e:	d811      	bhi.n	8007884 <UART_SetConfig+0x110>
 8007860:	2b00      	cmp	r3, #0
 8007862:	d003      	beq.n	800786c <UART_SetConfig+0xf8>
 8007864:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007868:	d006      	beq.n	8007878 <UART_SetConfig+0x104>
 800786a:	e00b      	b.n	8007884 <UART_SetConfig+0x110>
 800786c:	2300      	movs	r3, #0
 800786e:	77fb      	strb	r3, [r7, #31]
 8007870:	e08b      	b.n	800798a <UART_SetConfig+0x216>
 8007872:	2302      	movs	r3, #2
 8007874:	77fb      	strb	r3, [r7, #31]
 8007876:	e088      	b.n	800798a <UART_SetConfig+0x216>
 8007878:	2304      	movs	r3, #4
 800787a:	77fb      	strb	r3, [r7, #31]
 800787c:	e085      	b.n	800798a <UART_SetConfig+0x216>
 800787e:	2308      	movs	r3, #8
 8007880:	77fb      	strb	r3, [r7, #31]
 8007882:	e082      	b.n	800798a <UART_SetConfig+0x216>
 8007884:	2310      	movs	r3, #16
 8007886:	77fb      	strb	r3, [r7, #31]
 8007888:	e07f      	b.n	800798a <UART_SetConfig+0x216>
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	4a82      	ldr	r2, [pc, #520]	; (8007a98 <UART_SetConfig+0x324>)
 8007890:	4293      	cmp	r3, r2
 8007892:	d124      	bne.n	80078de <UART_SetConfig+0x16a>
 8007894:	4b7e      	ldr	r3, [pc, #504]	; (8007a90 <UART_SetConfig+0x31c>)
 8007896:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007898:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 800789c:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80078a0:	d011      	beq.n	80078c6 <UART_SetConfig+0x152>
 80078a2:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80078a6:	d817      	bhi.n	80078d8 <UART_SetConfig+0x164>
 80078a8:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80078ac:	d011      	beq.n	80078d2 <UART_SetConfig+0x15e>
 80078ae:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80078b2:	d811      	bhi.n	80078d8 <UART_SetConfig+0x164>
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d003      	beq.n	80078c0 <UART_SetConfig+0x14c>
 80078b8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80078bc:	d006      	beq.n	80078cc <UART_SetConfig+0x158>
 80078be:	e00b      	b.n	80078d8 <UART_SetConfig+0x164>
 80078c0:	2300      	movs	r3, #0
 80078c2:	77fb      	strb	r3, [r7, #31]
 80078c4:	e061      	b.n	800798a <UART_SetConfig+0x216>
 80078c6:	2302      	movs	r3, #2
 80078c8:	77fb      	strb	r3, [r7, #31]
 80078ca:	e05e      	b.n	800798a <UART_SetConfig+0x216>
 80078cc:	2304      	movs	r3, #4
 80078ce:	77fb      	strb	r3, [r7, #31]
 80078d0:	e05b      	b.n	800798a <UART_SetConfig+0x216>
 80078d2:	2308      	movs	r3, #8
 80078d4:	77fb      	strb	r3, [r7, #31]
 80078d6:	e058      	b.n	800798a <UART_SetConfig+0x216>
 80078d8:	2310      	movs	r3, #16
 80078da:	77fb      	strb	r3, [r7, #31]
 80078dc:	e055      	b.n	800798a <UART_SetConfig+0x216>
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	4a6e      	ldr	r2, [pc, #440]	; (8007a9c <UART_SetConfig+0x328>)
 80078e4:	4293      	cmp	r3, r2
 80078e6:	d124      	bne.n	8007932 <UART_SetConfig+0x1be>
 80078e8:	4b69      	ldr	r3, [pc, #420]	; (8007a90 <UART_SetConfig+0x31c>)
 80078ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078ec:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80078f0:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80078f4:	d011      	beq.n	800791a <UART_SetConfig+0x1a6>
 80078f6:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80078fa:	d817      	bhi.n	800792c <UART_SetConfig+0x1b8>
 80078fc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007900:	d011      	beq.n	8007926 <UART_SetConfig+0x1b2>
 8007902:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007906:	d811      	bhi.n	800792c <UART_SetConfig+0x1b8>
 8007908:	2b00      	cmp	r3, #0
 800790a:	d003      	beq.n	8007914 <UART_SetConfig+0x1a0>
 800790c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007910:	d006      	beq.n	8007920 <UART_SetConfig+0x1ac>
 8007912:	e00b      	b.n	800792c <UART_SetConfig+0x1b8>
 8007914:	2300      	movs	r3, #0
 8007916:	77fb      	strb	r3, [r7, #31]
 8007918:	e037      	b.n	800798a <UART_SetConfig+0x216>
 800791a:	2302      	movs	r3, #2
 800791c:	77fb      	strb	r3, [r7, #31]
 800791e:	e034      	b.n	800798a <UART_SetConfig+0x216>
 8007920:	2304      	movs	r3, #4
 8007922:	77fb      	strb	r3, [r7, #31]
 8007924:	e031      	b.n	800798a <UART_SetConfig+0x216>
 8007926:	2308      	movs	r3, #8
 8007928:	77fb      	strb	r3, [r7, #31]
 800792a:	e02e      	b.n	800798a <UART_SetConfig+0x216>
 800792c:	2310      	movs	r3, #16
 800792e:	77fb      	strb	r3, [r7, #31]
 8007930:	e02b      	b.n	800798a <UART_SetConfig+0x216>
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	4a5a      	ldr	r2, [pc, #360]	; (8007aa0 <UART_SetConfig+0x32c>)
 8007938:	4293      	cmp	r3, r2
 800793a:	d124      	bne.n	8007986 <UART_SetConfig+0x212>
 800793c:	4b54      	ldr	r3, [pc, #336]	; (8007a90 <UART_SetConfig+0x31c>)
 800793e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007940:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8007944:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8007948:	d011      	beq.n	800796e <UART_SetConfig+0x1fa>
 800794a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800794e:	d817      	bhi.n	8007980 <UART_SetConfig+0x20c>
 8007950:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007954:	d011      	beq.n	800797a <UART_SetConfig+0x206>
 8007956:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800795a:	d811      	bhi.n	8007980 <UART_SetConfig+0x20c>
 800795c:	2b00      	cmp	r3, #0
 800795e:	d003      	beq.n	8007968 <UART_SetConfig+0x1f4>
 8007960:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007964:	d006      	beq.n	8007974 <UART_SetConfig+0x200>
 8007966:	e00b      	b.n	8007980 <UART_SetConfig+0x20c>
 8007968:	2300      	movs	r3, #0
 800796a:	77fb      	strb	r3, [r7, #31]
 800796c:	e00d      	b.n	800798a <UART_SetConfig+0x216>
 800796e:	2302      	movs	r3, #2
 8007970:	77fb      	strb	r3, [r7, #31]
 8007972:	e00a      	b.n	800798a <UART_SetConfig+0x216>
 8007974:	2304      	movs	r3, #4
 8007976:	77fb      	strb	r3, [r7, #31]
 8007978:	e007      	b.n	800798a <UART_SetConfig+0x216>
 800797a:	2308      	movs	r3, #8
 800797c:	77fb      	strb	r3, [r7, #31]
 800797e:	e004      	b.n	800798a <UART_SetConfig+0x216>
 8007980:	2310      	movs	r3, #16
 8007982:	77fb      	strb	r3, [r7, #31]
 8007984:	e001      	b.n	800798a <UART_SetConfig+0x216>
 8007986:	2310      	movs	r3, #16
 8007988:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	69db      	ldr	r3, [r3, #28]
 800798e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007992:	d15b      	bne.n	8007a4c <UART_SetConfig+0x2d8>
  {
    switch (clocksource)
 8007994:	7ffb      	ldrb	r3, [r7, #31]
 8007996:	2b08      	cmp	r3, #8
 8007998:	d827      	bhi.n	80079ea <UART_SetConfig+0x276>
 800799a:	a201      	add	r2, pc, #4	; (adr r2, 80079a0 <UART_SetConfig+0x22c>)
 800799c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079a0:	080079c5 	.word	0x080079c5
 80079a4:	080079cd 	.word	0x080079cd
 80079a8:	080079d5 	.word	0x080079d5
 80079ac:	080079eb 	.word	0x080079eb
 80079b0:	080079db 	.word	0x080079db
 80079b4:	080079eb 	.word	0x080079eb
 80079b8:	080079eb 	.word	0x080079eb
 80079bc:	080079eb 	.word	0x080079eb
 80079c0:	080079e3 	.word	0x080079e3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80079c4:	f7fd fe42 	bl	800564c <HAL_RCC_GetPCLK1Freq>
 80079c8:	61b8      	str	r0, [r7, #24]
        break;
 80079ca:	e013      	b.n	80079f4 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80079cc:	f7fd fe60 	bl	8005690 <HAL_RCC_GetPCLK2Freq>
 80079d0:	61b8      	str	r0, [r7, #24]
        break;
 80079d2:	e00f      	b.n	80079f4 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80079d4:	4b33      	ldr	r3, [pc, #204]	; (8007aa4 <UART_SetConfig+0x330>)
 80079d6:	61bb      	str	r3, [r7, #24]
        break;
 80079d8:	e00c      	b.n	80079f4 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80079da:	f7fd fdc1 	bl	8005560 <HAL_RCC_GetSysClockFreq>
 80079de:	61b8      	str	r0, [r7, #24]
        break;
 80079e0:	e008      	b.n	80079f4 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80079e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80079e6:	61bb      	str	r3, [r7, #24]
        break;
 80079e8:	e004      	b.n	80079f4 <UART_SetConfig+0x280>
      default:
        pclk = 0U;
 80079ea:	2300      	movs	r3, #0
 80079ec:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80079ee:	2301      	movs	r3, #1
 80079f0:	77bb      	strb	r3, [r7, #30]
        break;
 80079f2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80079f4:	69bb      	ldr	r3, [r7, #24]
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	f000 8082 	beq.w	8007b00 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80079fc:	69bb      	ldr	r3, [r7, #24]
 80079fe:	005a      	lsls	r2, r3, #1
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	685b      	ldr	r3, [r3, #4]
 8007a04:	085b      	lsrs	r3, r3, #1
 8007a06:	441a      	add	r2, r3
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	685b      	ldr	r3, [r3, #4]
 8007a0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a10:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007a12:	693b      	ldr	r3, [r7, #16]
 8007a14:	2b0f      	cmp	r3, #15
 8007a16:	d916      	bls.n	8007a46 <UART_SetConfig+0x2d2>
 8007a18:	693b      	ldr	r3, [r7, #16]
 8007a1a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007a1e:	d212      	bcs.n	8007a46 <UART_SetConfig+0x2d2>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007a20:	693b      	ldr	r3, [r7, #16]
 8007a22:	b29b      	uxth	r3, r3
 8007a24:	f023 030f 	bic.w	r3, r3, #15
 8007a28:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007a2a:	693b      	ldr	r3, [r7, #16]
 8007a2c:	085b      	lsrs	r3, r3, #1
 8007a2e:	b29b      	uxth	r3, r3
 8007a30:	f003 0307 	and.w	r3, r3, #7
 8007a34:	b29a      	uxth	r2, r3
 8007a36:	89fb      	ldrh	r3, [r7, #14]
 8007a38:	4313      	orrs	r3, r2
 8007a3a:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	89fa      	ldrh	r2, [r7, #14]
 8007a42:	60da      	str	r2, [r3, #12]
 8007a44:	e05c      	b.n	8007b00 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8007a46:	2301      	movs	r3, #1
 8007a48:	77bb      	strb	r3, [r7, #30]
 8007a4a:	e059      	b.n	8007b00 <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007a4c:	7ffb      	ldrb	r3, [r7, #31]
 8007a4e:	2b08      	cmp	r3, #8
 8007a50:	d835      	bhi.n	8007abe <UART_SetConfig+0x34a>
 8007a52:	a201      	add	r2, pc, #4	; (adr r2, 8007a58 <UART_SetConfig+0x2e4>)
 8007a54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a58:	08007a7d 	.word	0x08007a7d
 8007a5c:	08007a85 	.word	0x08007a85
 8007a60:	08007aa9 	.word	0x08007aa9
 8007a64:	08007abf 	.word	0x08007abf
 8007a68:	08007aaf 	.word	0x08007aaf
 8007a6c:	08007abf 	.word	0x08007abf
 8007a70:	08007abf 	.word	0x08007abf
 8007a74:	08007abf 	.word	0x08007abf
 8007a78:	08007ab7 	.word	0x08007ab7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007a7c:	f7fd fde6 	bl	800564c <HAL_RCC_GetPCLK1Freq>
 8007a80:	61b8      	str	r0, [r7, #24]
        break;
 8007a82:	e021      	b.n	8007ac8 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007a84:	f7fd fe04 	bl	8005690 <HAL_RCC_GetPCLK2Freq>
 8007a88:	61b8      	str	r0, [r7, #24]
        break;
 8007a8a:	e01d      	b.n	8007ac8 <UART_SetConfig+0x354>
 8007a8c:	40013800 	.word	0x40013800
 8007a90:	40021000 	.word	0x40021000
 8007a94:	40004400 	.word	0x40004400
 8007a98:	40004800 	.word	0x40004800
 8007a9c:	40004c00 	.word	0x40004c00
 8007aa0:	40005000 	.word	0x40005000
 8007aa4:	007a1200 	.word	0x007a1200
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007aa8:	4b1b      	ldr	r3, [pc, #108]	; (8007b18 <UART_SetConfig+0x3a4>)
 8007aaa:	61bb      	str	r3, [r7, #24]
        break;
 8007aac:	e00c      	b.n	8007ac8 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007aae:	f7fd fd57 	bl	8005560 <HAL_RCC_GetSysClockFreq>
 8007ab2:	61b8      	str	r0, [r7, #24]
        break;
 8007ab4:	e008      	b.n	8007ac8 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007ab6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007aba:	61bb      	str	r3, [r7, #24]
        break;
 8007abc:	e004      	b.n	8007ac8 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 8007abe:	2300      	movs	r3, #0
 8007ac0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007ac2:	2301      	movs	r3, #1
 8007ac4:	77bb      	strb	r3, [r7, #30]
        break;
 8007ac6:	bf00      	nop
    }

    if (pclk != 0U)
 8007ac8:	69bb      	ldr	r3, [r7, #24]
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d018      	beq.n	8007b00 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	685b      	ldr	r3, [r3, #4]
 8007ad2:	085a      	lsrs	r2, r3, #1
 8007ad4:	69bb      	ldr	r3, [r7, #24]
 8007ad6:	441a      	add	r2, r3
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	685b      	ldr	r3, [r3, #4]
 8007adc:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ae0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007ae2:	693b      	ldr	r3, [r7, #16]
 8007ae4:	2b0f      	cmp	r3, #15
 8007ae6:	d909      	bls.n	8007afc <UART_SetConfig+0x388>
 8007ae8:	693b      	ldr	r3, [r7, #16]
 8007aea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007aee:	d205      	bcs.n	8007afc <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007af0:	693b      	ldr	r3, [r7, #16]
 8007af2:	b29a      	uxth	r2, r3
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	60da      	str	r2, [r3, #12]
 8007afa:	e001      	b.n	8007b00 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8007afc:	2301      	movs	r3, #1
 8007afe:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	2200      	movs	r2, #0
 8007b04:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	2200      	movs	r2, #0
 8007b0a:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8007b0c:	7fbb      	ldrb	r3, [r7, #30]
}
 8007b0e:	4618      	mov	r0, r3
 8007b10:	3720      	adds	r7, #32
 8007b12:	46bd      	mov	sp, r7
 8007b14:	bd80      	pop	{r7, pc}
 8007b16:	bf00      	nop
 8007b18:	007a1200 	.word	0x007a1200

08007b1c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007b1c:	b480      	push	{r7}
 8007b1e:	b083      	sub	sp, #12
 8007b20:	af00      	add	r7, sp, #0
 8007b22:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b28:	f003 0301 	and.w	r3, r3, #1
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d00a      	beq.n	8007b46 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	685b      	ldr	r3, [r3, #4]
 8007b36:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	430a      	orrs	r2, r1
 8007b44:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b4a:	f003 0302 	and.w	r3, r3, #2
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d00a      	beq.n	8007b68 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	685b      	ldr	r3, [r3, #4]
 8007b58:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	430a      	orrs	r2, r1
 8007b66:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b6c:	f003 0304 	and.w	r3, r3, #4
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d00a      	beq.n	8007b8a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	685b      	ldr	r3, [r3, #4]
 8007b7a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	430a      	orrs	r2, r1
 8007b88:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b8e:	f003 0308 	and.w	r3, r3, #8
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d00a      	beq.n	8007bac <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	685b      	ldr	r3, [r3, #4]
 8007b9c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	430a      	orrs	r2, r1
 8007baa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bb0:	f003 0310 	and.w	r3, r3, #16
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d00a      	beq.n	8007bce <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	689b      	ldr	r3, [r3, #8]
 8007bbe:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	430a      	orrs	r2, r1
 8007bcc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bd2:	f003 0320 	and.w	r3, r3, #32
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d00a      	beq.n	8007bf0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	689b      	ldr	r3, [r3, #8]
 8007be0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	430a      	orrs	r2, r1
 8007bee:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bf4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d01a      	beq.n	8007c32 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	685b      	ldr	r3, [r3, #4]
 8007c02:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	430a      	orrs	r2, r1
 8007c10:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c16:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007c1a:	d10a      	bne.n	8007c32 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	685b      	ldr	r3, [r3, #4]
 8007c22:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	430a      	orrs	r2, r1
 8007c30:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d00a      	beq.n	8007c54 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	685b      	ldr	r3, [r3, #4]
 8007c44:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	430a      	orrs	r2, r1
 8007c52:	605a      	str	r2, [r3, #4]
  }
}
 8007c54:	bf00      	nop
 8007c56:	370c      	adds	r7, #12
 8007c58:	46bd      	mov	sp, r7
 8007c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c5e:	4770      	bx	lr

08007c60 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007c60:	b580      	push	{r7, lr}
 8007c62:	b098      	sub	sp, #96	; 0x60
 8007c64:	af02      	add	r7, sp, #8
 8007c66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	2200      	movs	r2, #0
 8007c6c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007c70:	f7fa fa74 	bl	800215c <HAL_GetTick>
 8007c74:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	f003 0308 	and.w	r3, r3, #8
 8007c80:	2b08      	cmp	r3, #8
 8007c82:	d12e      	bne.n	8007ce2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007c84:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007c88:	9300      	str	r3, [sp, #0]
 8007c8a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007c8c:	2200      	movs	r2, #0
 8007c8e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007c92:	6878      	ldr	r0, [r7, #4]
 8007c94:	f000 f88c 	bl	8007db0 <UART_WaitOnFlagUntilTimeout>
 8007c98:	4603      	mov	r3, r0
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d021      	beq.n	8007ce2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ca4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ca6:	e853 3f00 	ldrex	r3, [r3]
 8007caa:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007cac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007cae:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007cb2:	653b      	str	r3, [r7, #80]	; 0x50
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	461a      	mov	r2, r3
 8007cba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007cbc:	647b      	str	r3, [r7, #68]	; 0x44
 8007cbe:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cc0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007cc2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007cc4:	e841 2300 	strex	r3, r2, [r1]
 8007cc8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007cca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d1e6      	bne.n	8007c9e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	2220      	movs	r2, #32
 8007cd4:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	2200      	movs	r2, #0
 8007cda:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007cde:	2303      	movs	r3, #3
 8007ce0:	e062      	b.n	8007da8 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	f003 0304 	and.w	r3, r3, #4
 8007cec:	2b04      	cmp	r3, #4
 8007cee:	d149      	bne.n	8007d84 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007cf0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007cf4:	9300      	str	r3, [sp, #0]
 8007cf6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007cf8:	2200      	movs	r2, #0
 8007cfa:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007cfe:	6878      	ldr	r0, [r7, #4]
 8007d00:	f000 f856 	bl	8007db0 <UART_WaitOnFlagUntilTimeout>
 8007d04:	4603      	mov	r3, r0
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d03c      	beq.n	8007d84 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d12:	e853 3f00 	ldrex	r3, [r3]
 8007d16:	623b      	str	r3, [r7, #32]
   return(result);
 8007d18:	6a3b      	ldr	r3, [r7, #32]
 8007d1a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007d1e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	461a      	mov	r2, r3
 8007d26:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007d28:	633b      	str	r3, [r7, #48]	; 0x30
 8007d2a:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d2c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007d2e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007d30:	e841 2300 	strex	r3, r2, [r1]
 8007d34:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007d36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d1e6      	bne.n	8007d0a <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	3308      	adds	r3, #8
 8007d42:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d44:	693b      	ldr	r3, [r7, #16]
 8007d46:	e853 3f00 	ldrex	r3, [r3]
 8007d4a:	60fb      	str	r3, [r7, #12]
   return(result);
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	f023 0301 	bic.w	r3, r3, #1
 8007d52:	64bb      	str	r3, [r7, #72]	; 0x48
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	3308      	adds	r3, #8
 8007d5a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007d5c:	61fa      	str	r2, [r7, #28]
 8007d5e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d60:	69b9      	ldr	r1, [r7, #24]
 8007d62:	69fa      	ldr	r2, [r7, #28]
 8007d64:	e841 2300 	strex	r3, r2, [r1]
 8007d68:	617b      	str	r3, [r7, #20]
   return(result);
 8007d6a:	697b      	ldr	r3, [r7, #20]
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d1e5      	bne.n	8007d3c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	2220      	movs	r2, #32
 8007d74:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	2200      	movs	r2, #0
 8007d7c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007d80:	2303      	movs	r3, #3
 8007d82:	e011      	b.n	8007da8 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	2220      	movs	r2, #32
 8007d88:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	2220      	movs	r2, #32
 8007d8e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	2200      	movs	r2, #0
 8007d96:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	2200      	movs	r2, #0
 8007d9c:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	2200      	movs	r2, #0
 8007da2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8007da6:	2300      	movs	r3, #0
}
 8007da8:	4618      	mov	r0, r3
 8007daa:	3758      	adds	r7, #88	; 0x58
 8007dac:	46bd      	mov	sp, r7
 8007dae:	bd80      	pop	{r7, pc}

08007db0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007db0:	b580      	push	{r7, lr}
 8007db2:	b084      	sub	sp, #16
 8007db4:	af00      	add	r7, sp, #0
 8007db6:	60f8      	str	r0, [r7, #12]
 8007db8:	60b9      	str	r1, [r7, #8]
 8007dba:	603b      	str	r3, [r7, #0]
 8007dbc:	4613      	mov	r3, r2
 8007dbe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007dc0:	e049      	b.n	8007e56 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007dc2:	69bb      	ldr	r3, [r7, #24]
 8007dc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007dc8:	d045      	beq.n	8007e56 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007dca:	f7fa f9c7 	bl	800215c <HAL_GetTick>
 8007dce:	4602      	mov	r2, r0
 8007dd0:	683b      	ldr	r3, [r7, #0]
 8007dd2:	1ad3      	subs	r3, r2, r3
 8007dd4:	69ba      	ldr	r2, [r7, #24]
 8007dd6:	429a      	cmp	r2, r3
 8007dd8:	d302      	bcc.n	8007de0 <UART_WaitOnFlagUntilTimeout+0x30>
 8007dda:	69bb      	ldr	r3, [r7, #24]
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d101      	bne.n	8007de4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007de0:	2303      	movs	r3, #3
 8007de2:	e048      	b.n	8007e76 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	f003 0304 	and.w	r3, r3, #4
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d031      	beq.n	8007e56 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	69db      	ldr	r3, [r3, #28]
 8007df8:	f003 0308 	and.w	r3, r3, #8
 8007dfc:	2b08      	cmp	r3, #8
 8007dfe:	d110      	bne.n	8007e22 <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	2208      	movs	r2, #8
 8007e06:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8007e08:	68f8      	ldr	r0, [r7, #12]
 8007e0a:	f000 f838 	bl	8007e7e <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	2208      	movs	r2, #8
 8007e12:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	2200      	movs	r2, #0
 8007e1a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 8007e1e:	2301      	movs	r3, #1
 8007e20:	e029      	b.n	8007e76 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	69db      	ldr	r3, [r3, #28]
 8007e28:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007e2c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007e30:	d111      	bne.n	8007e56 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007e3a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007e3c:	68f8      	ldr	r0, [r7, #12]
 8007e3e:	f000 f81e 	bl	8007e7e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	2220      	movs	r2, #32
 8007e46:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	2200      	movs	r2, #0
 8007e4e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8007e52:	2303      	movs	r3, #3
 8007e54:	e00f      	b.n	8007e76 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	69da      	ldr	r2, [r3, #28]
 8007e5c:	68bb      	ldr	r3, [r7, #8]
 8007e5e:	4013      	ands	r3, r2
 8007e60:	68ba      	ldr	r2, [r7, #8]
 8007e62:	429a      	cmp	r2, r3
 8007e64:	bf0c      	ite	eq
 8007e66:	2301      	moveq	r3, #1
 8007e68:	2300      	movne	r3, #0
 8007e6a:	b2db      	uxtb	r3, r3
 8007e6c:	461a      	mov	r2, r3
 8007e6e:	79fb      	ldrb	r3, [r7, #7]
 8007e70:	429a      	cmp	r2, r3
 8007e72:	d0a6      	beq.n	8007dc2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007e74:	2300      	movs	r3, #0
}
 8007e76:	4618      	mov	r0, r3
 8007e78:	3710      	adds	r7, #16
 8007e7a:	46bd      	mov	sp, r7
 8007e7c:	bd80      	pop	{r7, pc}

08007e7e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007e7e:	b480      	push	{r7}
 8007e80:	b095      	sub	sp, #84	; 0x54
 8007e82:	af00      	add	r7, sp, #0
 8007e84:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e8e:	e853 3f00 	ldrex	r3, [r3]
 8007e92:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007e94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e96:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007e9a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	461a      	mov	r2, r3
 8007ea2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007ea4:	643b      	str	r3, [r7, #64]	; 0x40
 8007ea6:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ea8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007eaa:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007eac:	e841 2300 	strex	r3, r2, [r1]
 8007eb0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007eb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d1e6      	bne.n	8007e86 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	3308      	adds	r3, #8
 8007ebe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ec0:	6a3b      	ldr	r3, [r7, #32]
 8007ec2:	e853 3f00 	ldrex	r3, [r3]
 8007ec6:	61fb      	str	r3, [r7, #28]
   return(result);
 8007ec8:	69fb      	ldr	r3, [r7, #28]
 8007eca:	f023 0301 	bic.w	r3, r3, #1
 8007ece:	64bb      	str	r3, [r7, #72]	; 0x48
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	3308      	adds	r3, #8
 8007ed6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007ed8:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007eda:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007edc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007ede:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007ee0:	e841 2300 	strex	r3, r2, [r1]
 8007ee4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007ee6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d1e5      	bne.n	8007eb8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007ef0:	2b01      	cmp	r3, #1
 8007ef2:	d118      	bne.n	8007f26 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	e853 3f00 	ldrex	r3, [r3]
 8007f00:	60bb      	str	r3, [r7, #8]
   return(result);
 8007f02:	68bb      	ldr	r3, [r7, #8]
 8007f04:	f023 0310 	bic.w	r3, r3, #16
 8007f08:	647b      	str	r3, [r7, #68]	; 0x44
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	461a      	mov	r2, r3
 8007f10:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007f12:	61bb      	str	r3, [r7, #24]
 8007f14:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f16:	6979      	ldr	r1, [r7, #20]
 8007f18:	69ba      	ldr	r2, [r7, #24]
 8007f1a:	e841 2300 	strex	r3, r2, [r1]
 8007f1e:	613b      	str	r3, [r7, #16]
   return(result);
 8007f20:	693b      	ldr	r3, [r7, #16]
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d1e6      	bne.n	8007ef4 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	2220      	movs	r2, #32
 8007f2a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	2200      	movs	r2, #0
 8007f32:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	2200      	movs	r2, #0
 8007f38:	669a      	str	r2, [r3, #104]	; 0x68
}
 8007f3a:	bf00      	nop
 8007f3c:	3754      	adds	r7, #84	; 0x54
 8007f3e:	46bd      	mov	sp, r7
 8007f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f44:	4770      	bx	lr

08007f46 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007f46:	b580      	push	{r7, lr}
 8007f48:	b084      	sub	sp, #16
 8007f4a:	af00      	add	r7, sp, #0
 8007f4c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f52:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	2200      	movs	r2, #0
 8007f58:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	2200      	movs	r2, #0
 8007f60:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007f64:	68f8      	ldr	r0, [r7, #12]
 8007f66:	f7ff fbef 	bl	8007748 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007f6a:	bf00      	nop
 8007f6c:	3710      	adds	r7, #16
 8007f6e:	46bd      	mov	sp, r7
 8007f70:	bd80      	pop	{r7, pc}

08007f72 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007f72:	b580      	push	{r7, lr}
 8007f74:	b088      	sub	sp, #32
 8007f76:	af00      	add	r7, sp, #0
 8007f78:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	e853 3f00 	ldrex	r3, [r3]
 8007f86:	60bb      	str	r3, [r7, #8]
   return(result);
 8007f88:	68bb      	ldr	r3, [r7, #8]
 8007f8a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007f8e:	61fb      	str	r3, [r7, #28]
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	461a      	mov	r2, r3
 8007f96:	69fb      	ldr	r3, [r7, #28]
 8007f98:	61bb      	str	r3, [r7, #24]
 8007f9a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f9c:	6979      	ldr	r1, [r7, #20]
 8007f9e:	69ba      	ldr	r2, [r7, #24]
 8007fa0:	e841 2300 	strex	r3, r2, [r1]
 8007fa4:	613b      	str	r3, [r7, #16]
   return(result);
 8007fa6:	693b      	ldr	r3, [r7, #16]
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d1e6      	bne.n	8007f7a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	2220      	movs	r2, #32
 8007fb0:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	2200      	movs	r2, #0
 8007fb6:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007fb8:	6878      	ldr	r0, [r7, #4]
 8007fba:	f7ff fbbb 	bl	8007734 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007fbe:	bf00      	nop
 8007fc0:	3720      	adds	r7, #32
 8007fc2:	46bd      	mov	sp, r7
 8007fc4:	bd80      	pop	{r7, pc}

08007fc6 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007fc6:	b480      	push	{r7}
 8007fc8:	b083      	sub	sp, #12
 8007fca:	af00      	add	r7, sp, #0
 8007fcc:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007fce:	bf00      	nop
 8007fd0:	370c      	adds	r7, #12
 8007fd2:	46bd      	mov	sp, r7
 8007fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd8:	4770      	bx	lr

08007fda <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8007fda:	b480      	push	{r7}
 8007fdc:	b085      	sub	sp, #20
 8007fde:	af00      	add	r7, sp, #0
 8007fe0:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8007fe2:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8007fe6:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8007fee:	b29a      	uxth	r2, r3
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	b29b      	uxth	r3, r3
 8007ff4:	43db      	mvns	r3, r3
 8007ff6:	b29b      	uxth	r3, r3
 8007ff8:	4013      	ands	r3, r2
 8007ffa:	b29a      	uxth	r2, r3
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8008002:	2300      	movs	r3, #0
}
 8008004:	4618      	mov	r0, r3
 8008006:	3714      	adds	r7, #20
 8008008:	46bd      	mov	sp, r7
 800800a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800800e:	4770      	bx	lr

08008010 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8008010:	b084      	sub	sp, #16
 8008012:	b480      	push	{r7}
 8008014:	b083      	sub	sp, #12
 8008016:	af00      	add	r7, sp, #0
 8008018:	6078      	str	r0, [r7, #4]
 800801a:	f107 0014 	add.w	r0, r7, #20
 800801e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	2201      	movs	r2, #1
 8008026:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	2200      	movs	r2, #0
 800802e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	2200      	movs	r2, #0
 8008036:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	2200      	movs	r2, #0
 800803e:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8008042:	2300      	movs	r3, #0
}
 8008044:	4618      	mov	r0, r3
 8008046:	370c      	adds	r7, #12
 8008048:	46bd      	mov	sp, r7
 800804a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800804e:	b004      	add	sp, #16
 8008050:	4770      	bx	lr
	...

08008054 <__errno>:
 8008054:	4b01      	ldr	r3, [pc, #4]	; (800805c <__errno+0x8>)
 8008056:	6818      	ldr	r0, [r3, #0]
 8008058:	4770      	bx	lr
 800805a:	bf00      	nop
 800805c:	20000074 	.word	0x20000074

08008060 <__libc_init_array>:
 8008060:	b570      	push	{r4, r5, r6, lr}
 8008062:	4d0d      	ldr	r5, [pc, #52]	; (8008098 <__libc_init_array+0x38>)
 8008064:	4c0d      	ldr	r4, [pc, #52]	; (800809c <__libc_init_array+0x3c>)
 8008066:	1b64      	subs	r4, r4, r5
 8008068:	10a4      	asrs	r4, r4, #2
 800806a:	2600      	movs	r6, #0
 800806c:	42a6      	cmp	r6, r4
 800806e:	d109      	bne.n	8008084 <__libc_init_array+0x24>
 8008070:	4d0b      	ldr	r5, [pc, #44]	; (80080a0 <__libc_init_array+0x40>)
 8008072:	4c0c      	ldr	r4, [pc, #48]	; (80080a4 <__libc_init_array+0x44>)
 8008074:	f004 fc90 	bl	800c998 <_init>
 8008078:	1b64      	subs	r4, r4, r5
 800807a:	10a4      	asrs	r4, r4, #2
 800807c:	2600      	movs	r6, #0
 800807e:	42a6      	cmp	r6, r4
 8008080:	d105      	bne.n	800808e <__libc_init_array+0x2e>
 8008082:	bd70      	pop	{r4, r5, r6, pc}
 8008084:	f855 3b04 	ldr.w	r3, [r5], #4
 8008088:	4798      	blx	r3
 800808a:	3601      	adds	r6, #1
 800808c:	e7ee      	b.n	800806c <__libc_init_array+0xc>
 800808e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008092:	4798      	blx	r3
 8008094:	3601      	adds	r6, #1
 8008096:	e7f2      	b.n	800807e <__libc_init_array+0x1e>
 8008098:	0800ceac 	.word	0x0800ceac
 800809c:	0800ceac 	.word	0x0800ceac
 80080a0:	0800ceac 	.word	0x0800ceac
 80080a4:	0800ceb0 	.word	0x0800ceb0

080080a8 <memset>:
 80080a8:	4402      	add	r2, r0
 80080aa:	4603      	mov	r3, r0
 80080ac:	4293      	cmp	r3, r2
 80080ae:	d100      	bne.n	80080b2 <memset+0xa>
 80080b0:	4770      	bx	lr
 80080b2:	f803 1b01 	strb.w	r1, [r3], #1
 80080b6:	e7f9      	b.n	80080ac <memset+0x4>

080080b8 <__cvt>:
 80080b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80080bc:	ec55 4b10 	vmov	r4, r5, d0
 80080c0:	2d00      	cmp	r5, #0
 80080c2:	460e      	mov	r6, r1
 80080c4:	4619      	mov	r1, r3
 80080c6:	462b      	mov	r3, r5
 80080c8:	bfbb      	ittet	lt
 80080ca:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80080ce:	461d      	movlt	r5, r3
 80080d0:	2300      	movge	r3, #0
 80080d2:	232d      	movlt	r3, #45	; 0x2d
 80080d4:	700b      	strb	r3, [r1, #0]
 80080d6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80080d8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80080dc:	4691      	mov	r9, r2
 80080de:	f023 0820 	bic.w	r8, r3, #32
 80080e2:	bfbc      	itt	lt
 80080e4:	4622      	movlt	r2, r4
 80080e6:	4614      	movlt	r4, r2
 80080e8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80080ec:	d005      	beq.n	80080fa <__cvt+0x42>
 80080ee:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80080f2:	d100      	bne.n	80080f6 <__cvt+0x3e>
 80080f4:	3601      	adds	r6, #1
 80080f6:	2102      	movs	r1, #2
 80080f8:	e000      	b.n	80080fc <__cvt+0x44>
 80080fa:	2103      	movs	r1, #3
 80080fc:	ab03      	add	r3, sp, #12
 80080fe:	9301      	str	r3, [sp, #4]
 8008100:	ab02      	add	r3, sp, #8
 8008102:	9300      	str	r3, [sp, #0]
 8008104:	ec45 4b10 	vmov	d0, r4, r5
 8008108:	4653      	mov	r3, sl
 800810a:	4632      	mov	r2, r6
 800810c:	f001 fdac 	bl	8009c68 <_dtoa_r>
 8008110:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008114:	4607      	mov	r7, r0
 8008116:	d102      	bne.n	800811e <__cvt+0x66>
 8008118:	f019 0f01 	tst.w	r9, #1
 800811c:	d022      	beq.n	8008164 <__cvt+0xac>
 800811e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008122:	eb07 0906 	add.w	r9, r7, r6
 8008126:	d110      	bne.n	800814a <__cvt+0x92>
 8008128:	783b      	ldrb	r3, [r7, #0]
 800812a:	2b30      	cmp	r3, #48	; 0x30
 800812c:	d10a      	bne.n	8008144 <__cvt+0x8c>
 800812e:	2200      	movs	r2, #0
 8008130:	2300      	movs	r3, #0
 8008132:	4620      	mov	r0, r4
 8008134:	4629      	mov	r1, r5
 8008136:	f7f8 fcc7 	bl	8000ac8 <__aeabi_dcmpeq>
 800813a:	b918      	cbnz	r0, 8008144 <__cvt+0x8c>
 800813c:	f1c6 0601 	rsb	r6, r6, #1
 8008140:	f8ca 6000 	str.w	r6, [sl]
 8008144:	f8da 3000 	ldr.w	r3, [sl]
 8008148:	4499      	add	r9, r3
 800814a:	2200      	movs	r2, #0
 800814c:	2300      	movs	r3, #0
 800814e:	4620      	mov	r0, r4
 8008150:	4629      	mov	r1, r5
 8008152:	f7f8 fcb9 	bl	8000ac8 <__aeabi_dcmpeq>
 8008156:	b108      	cbz	r0, 800815c <__cvt+0xa4>
 8008158:	f8cd 900c 	str.w	r9, [sp, #12]
 800815c:	2230      	movs	r2, #48	; 0x30
 800815e:	9b03      	ldr	r3, [sp, #12]
 8008160:	454b      	cmp	r3, r9
 8008162:	d307      	bcc.n	8008174 <__cvt+0xbc>
 8008164:	9b03      	ldr	r3, [sp, #12]
 8008166:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008168:	1bdb      	subs	r3, r3, r7
 800816a:	4638      	mov	r0, r7
 800816c:	6013      	str	r3, [r2, #0]
 800816e:	b004      	add	sp, #16
 8008170:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008174:	1c59      	adds	r1, r3, #1
 8008176:	9103      	str	r1, [sp, #12]
 8008178:	701a      	strb	r2, [r3, #0]
 800817a:	e7f0      	b.n	800815e <__cvt+0xa6>

0800817c <__exponent>:
 800817c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800817e:	4603      	mov	r3, r0
 8008180:	2900      	cmp	r1, #0
 8008182:	bfb8      	it	lt
 8008184:	4249      	neglt	r1, r1
 8008186:	f803 2b02 	strb.w	r2, [r3], #2
 800818a:	bfb4      	ite	lt
 800818c:	222d      	movlt	r2, #45	; 0x2d
 800818e:	222b      	movge	r2, #43	; 0x2b
 8008190:	2909      	cmp	r1, #9
 8008192:	7042      	strb	r2, [r0, #1]
 8008194:	dd2a      	ble.n	80081ec <__exponent+0x70>
 8008196:	f10d 0407 	add.w	r4, sp, #7
 800819a:	46a4      	mov	ip, r4
 800819c:	270a      	movs	r7, #10
 800819e:	46a6      	mov	lr, r4
 80081a0:	460a      	mov	r2, r1
 80081a2:	fb91 f6f7 	sdiv	r6, r1, r7
 80081a6:	fb07 1516 	mls	r5, r7, r6, r1
 80081aa:	3530      	adds	r5, #48	; 0x30
 80081ac:	2a63      	cmp	r2, #99	; 0x63
 80081ae:	f104 34ff 	add.w	r4, r4, #4294967295
 80081b2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80081b6:	4631      	mov	r1, r6
 80081b8:	dcf1      	bgt.n	800819e <__exponent+0x22>
 80081ba:	3130      	adds	r1, #48	; 0x30
 80081bc:	f1ae 0502 	sub.w	r5, lr, #2
 80081c0:	f804 1c01 	strb.w	r1, [r4, #-1]
 80081c4:	1c44      	adds	r4, r0, #1
 80081c6:	4629      	mov	r1, r5
 80081c8:	4561      	cmp	r1, ip
 80081ca:	d30a      	bcc.n	80081e2 <__exponent+0x66>
 80081cc:	f10d 0209 	add.w	r2, sp, #9
 80081d0:	eba2 020e 	sub.w	r2, r2, lr
 80081d4:	4565      	cmp	r5, ip
 80081d6:	bf88      	it	hi
 80081d8:	2200      	movhi	r2, #0
 80081da:	4413      	add	r3, r2
 80081dc:	1a18      	subs	r0, r3, r0
 80081de:	b003      	add	sp, #12
 80081e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80081e2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80081e6:	f804 2f01 	strb.w	r2, [r4, #1]!
 80081ea:	e7ed      	b.n	80081c8 <__exponent+0x4c>
 80081ec:	2330      	movs	r3, #48	; 0x30
 80081ee:	3130      	adds	r1, #48	; 0x30
 80081f0:	7083      	strb	r3, [r0, #2]
 80081f2:	70c1      	strb	r1, [r0, #3]
 80081f4:	1d03      	adds	r3, r0, #4
 80081f6:	e7f1      	b.n	80081dc <__exponent+0x60>

080081f8 <_printf_float>:
 80081f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081fc:	ed2d 8b02 	vpush	{d8}
 8008200:	b08d      	sub	sp, #52	; 0x34
 8008202:	460c      	mov	r4, r1
 8008204:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8008208:	4616      	mov	r6, r2
 800820a:	461f      	mov	r7, r3
 800820c:	4605      	mov	r5, r0
 800820e:	f002 fe89 	bl	800af24 <_localeconv_r>
 8008212:	f8d0 a000 	ldr.w	sl, [r0]
 8008216:	4650      	mov	r0, sl
 8008218:	f7f7 ffda 	bl	80001d0 <strlen>
 800821c:	2300      	movs	r3, #0
 800821e:	930a      	str	r3, [sp, #40]	; 0x28
 8008220:	6823      	ldr	r3, [r4, #0]
 8008222:	9305      	str	r3, [sp, #20]
 8008224:	f8d8 3000 	ldr.w	r3, [r8]
 8008228:	f894 b018 	ldrb.w	fp, [r4, #24]
 800822c:	3307      	adds	r3, #7
 800822e:	f023 0307 	bic.w	r3, r3, #7
 8008232:	f103 0208 	add.w	r2, r3, #8
 8008236:	f8c8 2000 	str.w	r2, [r8]
 800823a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800823e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8008242:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8008246:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800824a:	9307      	str	r3, [sp, #28]
 800824c:	f8cd 8018 	str.w	r8, [sp, #24]
 8008250:	ee08 0a10 	vmov	s16, r0
 8008254:	4b9f      	ldr	r3, [pc, #636]	; (80084d4 <_printf_float+0x2dc>)
 8008256:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800825a:	f04f 32ff 	mov.w	r2, #4294967295
 800825e:	f7f8 fc65 	bl	8000b2c <__aeabi_dcmpun>
 8008262:	bb88      	cbnz	r0, 80082c8 <_printf_float+0xd0>
 8008264:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008268:	4b9a      	ldr	r3, [pc, #616]	; (80084d4 <_printf_float+0x2dc>)
 800826a:	f04f 32ff 	mov.w	r2, #4294967295
 800826e:	f7f8 fc3f 	bl	8000af0 <__aeabi_dcmple>
 8008272:	bb48      	cbnz	r0, 80082c8 <_printf_float+0xd0>
 8008274:	2200      	movs	r2, #0
 8008276:	2300      	movs	r3, #0
 8008278:	4640      	mov	r0, r8
 800827a:	4649      	mov	r1, r9
 800827c:	f7f8 fc2e 	bl	8000adc <__aeabi_dcmplt>
 8008280:	b110      	cbz	r0, 8008288 <_printf_float+0x90>
 8008282:	232d      	movs	r3, #45	; 0x2d
 8008284:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008288:	4b93      	ldr	r3, [pc, #588]	; (80084d8 <_printf_float+0x2e0>)
 800828a:	4894      	ldr	r0, [pc, #592]	; (80084dc <_printf_float+0x2e4>)
 800828c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8008290:	bf94      	ite	ls
 8008292:	4698      	movls	r8, r3
 8008294:	4680      	movhi	r8, r0
 8008296:	2303      	movs	r3, #3
 8008298:	6123      	str	r3, [r4, #16]
 800829a:	9b05      	ldr	r3, [sp, #20]
 800829c:	f023 0204 	bic.w	r2, r3, #4
 80082a0:	6022      	str	r2, [r4, #0]
 80082a2:	f04f 0900 	mov.w	r9, #0
 80082a6:	9700      	str	r7, [sp, #0]
 80082a8:	4633      	mov	r3, r6
 80082aa:	aa0b      	add	r2, sp, #44	; 0x2c
 80082ac:	4621      	mov	r1, r4
 80082ae:	4628      	mov	r0, r5
 80082b0:	f000 f9d8 	bl	8008664 <_printf_common>
 80082b4:	3001      	adds	r0, #1
 80082b6:	f040 8090 	bne.w	80083da <_printf_float+0x1e2>
 80082ba:	f04f 30ff 	mov.w	r0, #4294967295
 80082be:	b00d      	add	sp, #52	; 0x34
 80082c0:	ecbd 8b02 	vpop	{d8}
 80082c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082c8:	4642      	mov	r2, r8
 80082ca:	464b      	mov	r3, r9
 80082cc:	4640      	mov	r0, r8
 80082ce:	4649      	mov	r1, r9
 80082d0:	f7f8 fc2c 	bl	8000b2c <__aeabi_dcmpun>
 80082d4:	b140      	cbz	r0, 80082e8 <_printf_float+0xf0>
 80082d6:	464b      	mov	r3, r9
 80082d8:	2b00      	cmp	r3, #0
 80082da:	bfbc      	itt	lt
 80082dc:	232d      	movlt	r3, #45	; 0x2d
 80082de:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80082e2:	487f      	ldr	r0, [pc, #508]	; (80084e0 <_printf_float+0x2e8>)
 80082e4:	4b7f      	ldr	r3, [pc, #508]	; (80084e4 <_printf_float+0x2ec>)
 80082e6:	e7d1      	b.n	800828c <_printf_float+0x94>
 80082e8:	6863      	ldr	r3, [r4, #4]
 80082ea:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80082ee:	9206      	str	r2, [sp, #24]
 80082f0:	1c5a      	adds	r2, r3, #1
 80082f2:	d13f      	bne.n	8008374 <_printf_float+0x17c>
 80082f4:	2306      	movs	r3, #6
 80082f6:	6063      	str	r3, [r4, #4]
 80082f8:	9b05      	ldr	r3, [sp, #20]
 80082fa:	6861      	ldr	r1, [r4, #4]
 80082fc:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8008300:	2300      	movs	r3, #0
 8008302:	9303      	str	r3, [sp, #12]
 8008304:	ab0a      	add	r3, sp, #40	; 0x28
 8008306:	e9cd b301 	strd	fp, r3, [sp, #4]
 800830a:	ab09      	add	r3, sp, #36	; 0x24
 800830c:	ec49 8b10 	vmov	d0, r8, r9
 8008310:	9300      	str	r3, [sp, #0]
 8008312:	6022      	str	r2, [r4, #0]
 8008314:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008318:	4628      	mov	r0, r5
 800831a:	f7ff fecd 	bl	80080b8 <__cvt>
 800831e:	9b06      	ldr	r3, [sp, #24]
 8008320:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008322:	2b47      	cmp	r3, #71	; 0x47
 8008324:	4680      	mov	r8, r0
 8008326:	d108      	bne.n	800833a <_printf_float+0x142>
 8008328:	1cc8      	adds	r0, r1, #3
 800832a:	db02      	blt.n	8008332 <_printf_float+0x13a>
 800832c:	6863      	ldr	r3, [r4, #4]
 800832e:	4299      	cmp	r1, r3
 8008330:	dd41      	ble.n	80083b6 <_printf_float+0x1be>
 8008332:	f1ab 0b02 	sub.w	fp, fp, #2
 8008336:	fa5f fb8b 	uxtb.w	fp, fp
 800833a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800833e:	d820      	bhi.n	8008382 <_printf_float+0x18a>
 8008340:	3901      	subs	r1, #1
 8008342:	465a      	mov	r2, fp
 8008344:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008348:	9109      	str	r1, [sp, #36]	; 0x24
 800834a:	f7ff ff17 	bl	800817c <__exponent>
 800834e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008350:	1813      	adds	r3, r2, r0
 8008352:	2a01      	cmp	r2, #1
 8008354:	4681      	mov	r9, r0
 8008356:	6123      	str	r3, [r4, #16]
 8008358:	dc02      	bgt.n	8008360 <_printf_float+0x168>
 800835a:	6822      	ldr	r2, [r4, #0]
 800835c:	07d2      	lsls	r2, r2, #31
 800835e:	d501      	bpl.n	8008364 <_printf_float+0x16c>
 8008360:	3301      	adds	r3, #1
 8008362:	6123      	str	r3, [r4, #16]
 8008364:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008368:	2b00      	cmp	r3, #0
 800836a:	d09c      	beq.n	80082a6 <_printf_float+0xae>
 800836c:	232d      	movs	r3, #45	; 0x2d
 800836e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008372:	e798      	b.n	80082a6 <_printf_float+0xae>
 8008374:	9a06      	ldr	r2, [sp, #24]
 8008376:	2a47      	cmp	r2, #71	; 0x47
 8008378:	d1be      	bne.n	80082f8 <_printf_float+0x100>
 800837a:	2b00      	cmp	r3, #0
 800837c:	d1bc      	bne.n	80082f8 <_printf_float+0x100>
 800837e:	2301      	movs	r3, #1
 8008380:	e7b9      	b.n	80082f6 <_printf_float+0xfe>
 8008382:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8008386:	d118      	bne.n	80083ba <_printf_float+0x1c2>
 8008388:	2900      	cmp	r1, #0
 800838a:	6863      	ldr	r3, [r4, #4]
 800838c:	dd0b      	ble.n	80083a6 <_printf_float+0x1ae>
 800838e:	6121      	str	r1, [r4, #16]
 8008390:	b913      	cbnz	r3, 8008398 <_printf_float+0x1a0>
 8008392:	6822      	ldr	r2, [r4, #0]
 8008394:	07d0      	lsls	r0, r2, #31
 8008396:	d502      	bpl.n	800839e <_printf_float+0x1a6>
 8008398:	3301      	adds	r3, #1
 800839a:	440b      	add	r3, r1
 800839c:	6123      	str	r3, [r4, #16]
 800839e:	65a1      	str	r1, [r4, #88]	; 0x58
 80083a0:	f04f 0900 	mov.w	r9, #0
 80083a4:	e7de      	b.n	8008364 <_printf_float+0x16c>
 80083a6:	b913      	cbnz	r3, 80083ae <_printf_float+0x1b6>
 80083a8:	6822      	ldr	r2, [r4, #0]
 80083aa:	07d2      	lsls	r2, r2, #31
 80083ac:	d501      	bpl.n	80083b2 <_printf_float+0x1ba>
 80083ae:	3302      	adds	r3, #2
 80083b0:	e7f4      	b.n	800839c <_printf_float+0x1a4>
 80083b2:	2301      	movs	r3, #1
 80083b4:	e7f2      	b.n	800839c <_printf_float+0x1a4>
 80083b6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80083ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80083bc:	4299      	cmp	r1, r3
 80083be:	db05      	blt.n	80083cc <_printf_float+0x1d4>
 80083c0:	6823      	ldr	r3, [r4, #0]
 80083c2:	6121      	str	r1, [r4, #16]
 80083c4:	07d8      	lsls	r0, r3, #31
 80083c6:	d5ea      	bpl.n	800839e <_printf_float+0x1a6>
 80083c8:	1c4b      	adds	r3, r1, #1
 80083ca:	e7e7      	b.n	800839c <_printf_float+0x1a4>
 80083cc:	2900      	cmp	r1, #0
 80083ce:	bfd4      	ite	le
 80083d0:	f1c1 0202 	rsble	r2, r1, #2
 80083d4:	2201      	movgt	r2, #1
 80083d6:	4413      	add	r3, r2
 80083d8:	e7e0      	b.n	800839c <_printf_float+0x1a4>
 80083da:	6823      	ldr	r3, [r4, #0]
 80083dc:	055a      	lsls	r2, r3, #21
 80083de:	d407      	bmi.n	80083f0 <_printf_float+0x1f8>
 80083e0:	6923      	ldr	r3, [r4, #16]
 80083e2:	4642      	mov	r2, r8
 80083e4:	4631      	mov	r1, r6
 80083e6:	4628      	mov	r0, r5
 80083e8:	47b8      	blx	r7
 80083ea:	3001      	adds	r0, #1
 80083ec:	d12c      	bne.n	8008448 <_printf_float+0x250>
 80083ee:	e764      	b.n	80082ba <_printf_float+0xc2>
 80083f0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80083f4:	f240 80e0 	bls.w	80085b8 <_printf_float+0x3c0>
 80083f8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80083fc:	2200      	movs	r2, #0
 80083fe:	2300      	movs	r3, #0
 8008400:	f7f8 fb62 	bl	8000ac8 <__aeabi_dcmpeq>
 8008404:	2800      	cmp	r0, #0
 8008406:	d034      	beq.n	8008472 <_printf_float+0x27a>
 8008408:	4a37      	ldr	r2, [pc, #220]	; (80084e8 <_printf_float+0x2f0>)
 800840a:	2301      	movs	r3, #1
 800840c:	4631      	mov	r1, r6
 800840e:	4628      	mov	r0, r5
 8008410:	47b8      	blx	r7
 8008412:	3001      	adds	r0, #1
 8008414:	f43f af51 	beq.w	80082ba <_printf_float+0xc2>
 8008418:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800841c:	429a      	cmp	r2, r3
 800841e:	db02      	blt.n	8008426 <_printf_float+0x22e>
 8008420:	6823      	ldr	r3, [r4, #0]
 8008422:	07d8      	lsls	r0, r3, #31
 8008424:	d510      	bpl.n	8008448 <_printf_float+0x250>
 8008426:	ee18 3a10 	vmov	r3, s16
 800842a:	4652      	mov	r2, sl
 800842c:	4631      	mov	r1, r6
 800842e:	4628      	mov	r0, r5
 8008430:	47b8      	blx	r7
 8008432:	3001      	adds	r0, #1
 8008434:	f43f af41 	beq.w	80082ba <_printf_float+0xc2>
 8008438:	f04f 0800 	mov.w	r8, #0
 800843c:	f104 091a 	add.w	r9, r4, #26
 8008440:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008442:	3b01      	subs	r3, #1
 8008444:	4543      	cmp	r3, r8
 8008446:	dc09      	bgt.n	800845c <_printf_float+0x264>
 8008448:	6823      	ldr	r3, [r4, #0]
 800844a:	079b      	lsls	r3, r3, #30
 800844c:	f100 8105 	bmi.w	800865a <_printf_float+0x462>
 8008450:	68e0      	ldr	r0, [r4, #12]
 8008452:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008454:	4298      	cmp	r0, r3
 8008456:	bfb8      	it	lt
 8008458:	4618      	movlt	r0, r3
 800845a:	e730      	b.n	80082be <_printf_float+0xc6>
 800845c:	2301      	movs	r3, #1
 800845e:	464a      	mov	r2, r9
 8008460:	4631      	mov	r1, r6
 8008462:	4628      	mov	r0, r5
 8008464:	47b8      	blx	r7
 8008466:	3001      	adds	r0, #1
 8008468:	f43f af27 	beq.w	80082ba <_printf_float+0xc2>
 800846c:	f108 0801 	add.w	r8, r8, #1
 8008470:	e7e6      	b.n	8008440 <_printf_float+0x248>
 8008472:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008474:	2b00      	cmp	r3, #0
 8008476:	dc39      	bgt.n	80084ec <_printf_float+0x2f4>
 8008478:	4a1b      	ldr	r2, [pc, #108]	; (80084e8 <_printf_float+0x2f0>)
 800847a:	2301      	movs	r3, #1
 800847c:	4631      	mov	r1, r6
 800847e:	4628      	mov	r0, r5
 8008480:	47b8      	blx	r7
 8008482:	3001      	adds	r0, #1
 8008484:	f43f af19 	beq.w	80082ba <_printf_float+0xc2>
 8008488:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800848c:	4313      	orrs	r3, r2
 800848e:	d102      	bne.n	8008496 <_printf_float+0x29e>
 8008490:	6823      	ldr	r3, [r4, #0]
 8008492:	07d9      	lsls	r1, r3, #31
 8008494:	d5d8      	bpl.n	8008448 <_printf_float+0x250>
 8008496:	ee18 3a10 	vmov	r3, s16
 800849a:	4652      	mov	r2, sl
 800849c:	4631      	mov	r1, r6
 800849e:	4628      	mov	r0, r5
 80084a0:	47b8      	blx	r7
 80084a2:	3001      	adds	r0, #1
 80084a4:	f43f af09 	beq.w	80082ba <_printf_float+0xc2>
 80084a8:	f04f 0900 	mov.w	r9, #0
 80084ac:	f104 0a1a 	add.w	sl, r4, #26
 80084b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80084b2:	425b      	negs	r3, r3
 80084b4:	454b      	cmp	r3, r9
 80084b6:	dc01      	bgt.n	80084bc <_printf_float+0x2c4>
 80084b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80084ba:	e792      	b.n	80083e2 <_printf_float+0x1ea>
 80084bc:	2301      	movs	r3, #1
 80084be:	4652      	mov	r2, sl
 80084c0:	4631      	mov	r1, r6
 80084c2:	4628      	mov	r0, r5
 80084c4:	47b8      	blx	r7
 80084c6:	3001      	adds	r0, #1
 80084c8:	f43f aef7 	beq.w	80082ba <_printf_float+0xc2>
 80084cc:	f109 0901 	add.w	r9, r9, #1
 80084d0:	e7ee      	b.n	80084b0 <_printf_float+0x2b8>
 80084d2:	bf00      	nop
 80084d4:	7fefffff 	.word	0x7fefffff
 80084d8:	0800ca08 	.word	0x0800ca08
 80084dc:	0800ca0c 	.word	0x0800ca0c
 80084e0:	0800ca14 	.word	0x0800ca14
 80084e4:	0800ca10 	.word	0x0800ca10
 80084e8:	0800ca18 	.word	0x0800ca18
 80084ec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80084ee:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80084f0:	429a      	cmp	r2, r3
 80084f2:	bfa8      	it	ge
 80084f4:	461a      	movge	r2, r3
 80084f6:	2a00      	cmp	r2, #0
 80084f8:	4691      	mov	r9, r2
 80084fa:	dc37      	bgt.n	800856c <_printf_float+0x374>
 80084fc:	f04f 0b00 	mov.w	fp, #0
 8008500:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008504:	f104 021a 	add.w	r2, r4, #26
 8008508:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800850a:	9305      	str	r3, [sp, #20]
 800850c:	eba3 0309 	sub.w	r3, r3, r9
 8008510:	455b      	cmp	r3, fp
 8008512:	dc33      	bgt.n	800857c <_printf_float+0x384>
 8008514:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008518:	429a      	cmp	r2, r3
 800851a:	db3b      	blt.n	8008594 <_printf_float+0x39c>
 800851c:	6823      	ldr	r3, [r4, #0]
 800851e:	07da      	lsls	r2, r3, #31
 8008520:	d438      	bmi.n	8008594 <_printf_float+0x39c>
 8008522:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008524:	9a05      	ldr	r2, [sp, #20]
 8008526:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008528:	1a9a      	subs	r2, r3, r2
 800852a:	eba3 0901 	sub.w	r9, r3, r1
 800852e:	4591      	cmp	r9, r2
 8008530:	bfa8      	it	ge
 8008532:	4691      	movge	r9, r2
 8008534:	f1b9 0f00 	cmp.w	r9, #0
 8008538:	dc35      	bgt.n	80085a6 <_printf_float+0x3ae>
 800853a:	f04f 0800 	mov.w	r8, #0
 800853e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008542:	f104 0a1a 	add.w	sl, r4, #26
 8008546:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800854a:	1a9b      	subs	r3, r3, r2
 800854c:	eba3 0309 	sub.w	r3, r3, r9
 8008550:	4543      	cmp	r3, r8
 8008552:	f77f af79 	ble.w	8008448 <_printf_float+0x250>
 8008556:	2301      	movs	r3, #1
 8008558:	4652      	mov	r2, sl
 800855a:	4631      	mov	r1, r6
 800855c:	4628      	mov	r0, r5
 800855e:	47b8      	blx	r7
 8008560:	3001      	adds	r0, #1
 8008562:	f43f aeaa 	beq.w	80082ba <_printf_float+0xc2>
 8008566:	f108 0801 	add.w	r8, r8, #1
 800856a:	e7ec      	b.n	8008546 <_printf_float+0x34e>
 800856c:	4613      	mov	r3, r2
 800856e:	4631      	mov	r1, r6
 8008570:	4642      	mov	r2, r8
 8008572:	4628      	mov	r0, r5
 8008574:	47b8      	blx	r7
 8008576:	3001      	adds	r0, #1
 8008578:	d1c0      	bne.n	80084fc <_printf_float+0x304>
 800857a:	e69e      	b.n	80082ba <_printf_float+0xc2>
 800857c:	2301      	movs	r3, #1
 800857e:	4631      	mov	r1, r6
 8008580:	4628      	mov	r0, r5
 8008582:	9205      	str	r2, [sp, #20]
 8008584:	47b8      	blx	r7
 8008586:	3001      	adds	r0, #1
 8008588:	f43f ae97 	beq.w	80082ba <_printf_float+0xc2>
 800858c:	9a05      	ldr	r2, [sp, #20]
 800858e:	f10b 0b01 	add.w	fp, fp, #1
 8008592:	e7b9      	b.n	8008508 <_printf_float+0x310>
 8008594:	ee18 3a10 	vmov	r3, s16
 8008598:	4652      	mov	r2, sl
 800859a:	4631      	mov	r1, r6
 800859c:	4628      	mov	r0, r5
 800859e:	47b8      	blx	r7
 80085a0:	3001      	adds	r0, #1
 80085a2:	d1be      	bne.n	8008522 <_printf_float+0x32a>
 80085a4:	e689      	b.n	80082ba <_printf_float+0xc2>
 80085a6:	9a05      	ldr	r2, [sp, #20]
 80085a8:	464b      	mov	r3, r9
 80085aa:	4442      	add	r2, r8
 80085ac:	4631      	mov	r1, r6
 80085ae:	4628      	mov	r0, r5
 80085b0:	47b8      	blx	r7
 80085b2:	3001      	adds	r0, #1
 80085b4:	d1c1      	bne.n	800853a <_printf_float+0x342>
 80085b6:	e680      	b.n	80082ba <_printf_float+0xc2>
 80085b8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80085ba:	2a01      	cmp	r2, #1
 80085bc:	dc01      	bgt.n	80085c2 <_printf_float+0x3ca>
 80085be:	07db      	lsls	r3, r3, #31
 80085c0:	d538      	bpl.n	8008634 <_printf_float+0x43c>
 80085c2:	2301      	movs	r3, #1
 80085c4:	4642      	mov	r2, r8
 80085c6:	4631      	mov	r1, r6
 80085c8:	4628      	mov	r0, r5
 80085ca:	47b8      	blx	r7
 80085cc:	3001      	adds	r0, #1
 80085ce:	f43f ae74 	beq.w	80082ba <_printf_float+0xc2>
 80085d2:	ee18 3a10 	vmov	r3, s16
 80085d6:	4652      	mov	r2, sl
 80085d8:	4631      	mov	r1, r6
 80085da:	4628      	mov	r0, r5
 80085dc:	47b8      	blx	r7
 80085de:	3001      	adds	r0, #1
 80085e0:	f43f ae6b 	beq.w	80082ba <_printf_float+0xc2>
 80085e4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80085e8:	2200      	movs	r2, #0
 80085ea:	2300      	movs	r3, #0
 80085ec:	f7f8 fa6c 	bl	8000ac8 <__aeabi_dcmpeq>
 80085f0:	b9d8      	cbnz	r0, 800862a <_printf_float+0x432>
 80085f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80085f4:	f108 0201 	add.w	r2, r8, #1
 80085f8:	3b01      	subs	r3, #1
 80085fa:	4631      	mov	r1, r6
 80085fc:	4628      	mov	r0, r5
 80085fe:	47b8      	blx	r7
 8008600:	3001      	adds	r0, #1
 8008602:	d10e      	bne.n	8008622 <_printf_float+0x42a>
 8008604:	e659      	b.n	80082ba <_printf_float+0xc2>
 8008606:	2301      	movs	r3, #1
 8008608:	4652      	mov	r2, sl
 800860a:	4631      	mov	r1, r6
 800860c:	4628      	mov	r0, r5
 800860e:	47b8      	blx	r7
 8008610:	3001      	adds	r0, #1
 8008612:	f43f ae52 	beq.w	80082ba <_printf_float+0xc2>
 8008616:	f108 0801 	add.w	r8, r8, #1
 800861a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800861c:	3b01      	subs	r3, #1
 800861e:	4543      	cmp	r3, r8
 8008620:	dcf1      	bgt.n	8008606 <_printf_float+0x40e>
 8008622:	464b      	mov	r3, r9
 8008624:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008628:	e6dc      	b.n	80083e4 <_printf_float+0x1ec>
 800862a:	f04f 0800 	mov.w	r8, #0
 800862e:	f104 0a1a 	add.w	sl, r4, #26
 8008632:	e7f2      	b.n	800861a <_printf_float+0x422>
 8008634:	2301      	movs	r3, #1
 8008636:	4642      	mov	r2, r8
 8008638:	e7df      	b.n	80085fa <_printf_float+0x402>
 800863a:	2301      	movs	r3, #1
 800863c:	464a      	mov	r2, r9
 800863e:	4631      	mov	r1, r6
 8008640:	4628      	mov	r0, r5
 8008642:	47b8      	blx	r7
 8008644:	3001      	adds	r0, #1
 8008646:	f43f ae38 	beq.w	80082ba <_printf_float+0xc2>
 800864a:	f108 0801 	add.w	r8, r8, #1
 800864e:	68e3      	ldr	r3, [r4, #12]
 8008650:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008652:	1a5b      	subs	r3, r3, r1
 8008654:	4543      	cmp	r3, r8
 8008656:	dcf0      	bgt.n	800863a <_printf_float+0x442>
 8008658:	e6fa      	b.n	8008450 <_printf_float+0x258>
 800865a:	f04f 0800 	mov.w	r8, #0
 800865e:	f104 0919 	add.w	r9, r4, #25
 8008662:	e7f4      	b.n	800864e <_printf_float+0x456>

08008664 <_printf_common>:
 8008664:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008668:	4616      	mov	r6, r2
 800866a:	4699      	mov	r9, r3
 800866c:	688a      	ldr	r2, [r1, #8]
 800866e:	690b      	ldr	r3, [r1, #16]
 8008670:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008674:	4293      	cmp	r3, r2
 8008676:	bfb8      	it	lt
 8008678:	4613      	movlt	r3, r2
 800867a:	6033      	str	r3, [r6, #0]
 800867c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008680:	4607      	mov	r7, r0
 8008682:	460c      	mov	r4, r1
 8008684:	b10a      	cbz	r2, 800868a <_printf_common+0x26>
 8008686:	3301      	adds	r3, #1
 8008688:	6033      	str	r3, [r6, #0]
 800868a:	6823      	ldr	r3, [r4, #0]
 800868c:	0699      	lsls	r1, r3, #26
 800868e:	bf42      	ittt	mi
 8008690:	6833      	ldrmi	r3, [r6, #0]
 8008692:	3302      	addmi	r3, #2
 8008694:	6033      	strmi	r3, [r6, #0]
 8008696:	6825      	ldr	r5, [r4, #0]
 8008698:	f015 0506 	ands.w	r5, r5, #6
 800869c:	d106      	bne.n	80086ac <_printf_common+0x48>
 800869e:	f104 0a19 	add.w	sl, r4, #25
 80086a2:	68e3      	ldr	r3, [r4, #12]
 80086a4:	6832      	ldr	r2, [r6, #0]
 80086a6:	1a9b      	subs	r3, r3, r2
 80086a8:	42ab      	cmp	r3, r5
 80086aa:	dc26      	bgt.n	80086fa <_printf_common+0x96>
 80086ac:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80086b0:	1e13      	subs	r3, r2, #0
 80086b2:	6822      	ldr	r2, [r4, #0]
 80086b4:	bf18      	it	ne
 80086b6:	2301      	movne	r3, #1
 80086b8:	0692      	lsls	r2, r2, #26
 80086ba:	d42b      	bmi.n	8008714 <_printf_common+0xb0>
 80086bc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80086c0:	4649      	mov	r1, r9
 80086c2:	4638      	mov	r0, r7
 80086c4:	47c0      	blx	r8
 80086c6:	3001      	adds	r0, #1
 80086c8:	d01e      	beq.n	8008708 <_printf_common+0xa4>
 80086ca:	6823      	ldr	r3, [r4, #0]
 80086cc:	68e5      	ldr	r5, [r4, #12]
 80086ce:	6832      	ldr	r2, [r6, #0]
 80086d0:	f003 0306 	and.w	r3, r3, #6
 80086d4:	2b04      	cmp	r3, #4
 80086d6:	bf08      	it	eq
 80086d8:	1aad      	subeq	r5, r5, r2
 80086da:	68a3      	ldr	r3, [r4, #8]
 80086dc:	6922      	ldr	r2, [r4, #16]
 80086de:	bf0c      	ite	eq
 80086e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80086e4:	2500      	movne	r5, #0
 80086e6:	4293      	cmp	r3, r2
 80086e8:	bfc4      	itt	gt
 80086ea:	1a9b      	subgt	r3, r3, r2
 80086ec:	18ed      	addgt	r5, r5, r3
 80086ee:	2600      	movs	r6, #0
 80086f0:	341a      	adds	r4, #26
 80086f2:	42b5      	cmp	r5, r6
 80086f4:	d11a      	bne.n	800872c <_printf_common+0xc8>
 80086f6:	2000      	movs	r0, #0
 80086f8:	e008      	b.n	800870c <_printf_common+0xa8>
 80086fa:	2301      	movs	r3, #1
 80086fc:	4652      	mov	r2, sl
 80086fe:	4649      	mov	r1, r9
 8008700:	4638      	mov	r0, r7
 8008702:	47c0      	blx	r8
 8008704:	3001      	adds	r0, #1
 8008706:	d103      	bne.n	8008710 <_printf_common+0xac>
 8008708:	f04f 30ff 	mov.w	r0, #4294967295
 800870c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008710:	3501      	adds	r5, #1
 8008712:	e7c6      	b.n	80086a2 <_printf_common+0x3e>
 8008714:	18e1      	adds	r1, r4, r3
 8008716:	1c5a      	adds	r2, r3, #1
 8008718:	2030      	movs	r0, #48	; 0x30
 800871a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800871e:	4422      	add	r2, r4
 8008720:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008724:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008728:	3302      	adds	r3, #2
 800872a:	e7c7      	b.n	80086bc <_printf_common+0x58>
 800872c:	2301      	movs	r3, #1
 800872e:	4622      	mov	r2, r4
 8008730:	4649      	mov	r1, r9
 8008732:	4638      	mov	r0, r7
 8008734:	47c0      	blx	r8
 8008736:	3001      	adds	r0, #1
 8008738:	d0e6      	beq.n	8008708 <_printf_common+0xa4>
 800873a:	3601      	adds	r6, #1
 800873c:	e7d9      	b.n	80086f2 <_printf_common+0x8e>
	...

08008740 <_printf_i>:
 8008740:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008744:	7e0f      	ldrb	r7, [r1, #24]
 8008746:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008748:	2f78      	cmp	r7, #120	; 0x78
 800874a:	4691      	mov	r9, r2
 800874c:	4680      	mov	r8, r0
 800874e:	460c      	mov	r4, r1
 8008750:	469a      	mov	sl, r3
 8008752:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008756:	d807      	bhi.n	8008768 <_printf_i+0x28>
 8008758:	2f62      	cmp	r7, #98	; 0x62
 800875a:	d80a      	bhi.n	8008772 <_printf_i+0x32>
 800875c:	2f00      	cmp	r7, #0
 800875e:	f000 80d8 	beq.w	8008912 <_printf_i+0x1d2>
 8008762:	2f58      	cmp	r7, #88	; 0x58
 8008764:	f000 80a3 	beq.w	80088ae <_printf_i+0x16e>
 8008768:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800876c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008770:	e03a      	b.n	80087e8 <_printf_i+0xa8>
 8008772:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008776:	2b15      	cmp	r3, #21
 8008778:	d8f6      	bhi.n	8008768 <_printf_i+0x28>
 800877a:	a101      	add	r1, pc, #4	; (adr r1, 8008780 <_printf_i+0x40>)
 800877c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008780:	080087d9 	.word	0x080087d9
 8008784:	080087ed 	.word	0x080087ed
 8008788:	08008769 	.word	0x08008769
 800878c:	08008769 	.word	0x08008769
 8008790:	08008769 	.word	0x08008769
 8008794:	08008769 	.word	0x08008769
 8008798:	080087ed 	.word	0x080087ed
 800879c:	08008769 	.word	0x08008769
 80087a0:	08008769 	.word	0x08008769
 80087a4:	08008769 	.word	0x08008769
 80087a8:	08008769 	.word	0x08008769
 80087ac:	080088f9 	.word	0x080088f9
 80087b0:	0800881d 	.word	0x0800881d
 80087b4:	080088db 	.word	0x080088db
 80087b8:	08008769 	.word	0x08008769
 80087bc:	08008769 	.word	0x08008769
 80087c0:	0800891b 	.word	0x0800891b
 80087c4:	08008769 	.word	0x08008769
 80087c8:	0800881d 	.word	0x0800881d
 80087cc:	08008769 	.word	0x08008769
 80087d0:	08008769 	.word	0x08008769
 80087d4:	080088e3 	.word	0x080088e3
 80087d8:	682b      	ldr	r3, [r5, #0]
 80087da:	1d1a      	adds	r2, r3, #4
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	602a      	str	r2, [r5, #0]
 80087e0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80087e4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80087e8:	2301      	movs	r3, #1
 80087ea:	e0a3      	b.n	8008934 <_printf_i+0x1f4>
 80087ec:	6820      	ldr	r0, [r4, #0]
 80087ee:	6829      	ldr	r1, [r5, #0]
 80087f0:	0606      	lsls	r6, r0, #24
 80087f2:	f101 0304 	add.w	r3, r1, #4
 80087f6:	d50a      	bpl.n	800880e <_printf_i+0xce>
 80087f8:	680e      	ldr	r6, [r1, #0]
 80087fa:	602b      	str	r3, [r5, #0]
 80087fc:	2e00      	cmp	r6, #0
 80087fe:	da03      	bge.n	8008808 <_printf_i+0xc8>
 8008800:	232d      	movs	r3, #45	; 0x2d
 8008802:	4276      	negs	r6, r6
 8008804:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008808:	485e      	ldr	r0, [pc, #376]	; (8008984 <_printf_i+0x244>)
 800880a:	230a      	movs	r3, #10
 800880c:	e019      	b.n	8008842 <_printf_i+0x102>
 800880e:	680e      	ldr	r6, [r1, #0]
 8008810:	602b      	str	r3, [r5, #0]
 8008812:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008816:	bf18      	it	ne
 8008818:	b236      	sxthne	r6, r6
 800881a:	e7ef      	b.n	80087fc <_printf_i+0xbc>
 800881c:	682b      	ldr	r3, [r5, #0]
 800881e:	6820      	ldr	r0, [r4, #0]
 8008820:	1d19      	adds	r1, r3, #4
 8008822:	6029      	str	r1, [r5, #0]
 8008824:	0601      	lsls	r1, r0, #24
 8008826:	d501      	bpl.n	800882c <_printf_i+0xec>
 8008828:	681e      	ldr	r6, [r3, #0]
 800882a:	e002      	b.n	8008832 <_printf_i+0xf2>
 800882c:	0646      	lsls	r6, r0, #25
 800882e:	d5fb      	bpl.n	8008828 <_printf_i+0xe8>
 8008830:	881e      	ldrh	r6, [r3, #0]
 8008832:	4854      	ldr	r0, [pc, #336]	; (8008984 <_printf_i+0x244>)
 8008834:	2f6f      	cmp	r7, #111	; 0x6f
 8008836:	bf0c      	ite	eq
 8008838:	2308      	moveq	r3, #8
 800883a:	230a      	movne	r3, #10
 800883c:	2100      	movs	r1, #0
 800883e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008842:	6865      	ldr	r5, [r4, #4]
 8008844:	60a5      	str	r5, [r4, #8]
 8008846:	2d00      	cmp	r5, #0
 8008848:	bfa2      	ittt	ge
 800884a:	6821      	ldrge	r1, [r4, #0]
 800884c:	f021 0104 	bicge.w	r1, r1, #4
 8008850:	6021      	strge	r1, [r4, #0]
 8008852:	b90e      	cbnz	r6, 8008858 <_printf_i+0x118>
 8008854:	2d00      	cmp	r5, #0
 8008856:	d04d      	beq.n	80088f4 <_printf_i+0x1b4>
 8008858:	4615      	mov	r5, r2
 800885a:	fbb6 f1f3 	udiv	r1, r6, r3
 800885e:	fb03 6711 	mls	r7, r3, r1, r6
 8008862:	5dc7      	ldrb	r7, [r0, r7]
 8008864:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008868:	4637      	mov	r7, r6
 800886a:	42bb      	cmp	r3, r7
 800886c:	460e      	mov	r6, r1
 800886e:	d9f4      	bls.n	800885a <_printf_i+0x11a>
 8008870:	2b08      	cmp	r3, #8
 8008872:	d10b      	bne.n	800888c <_printf_i+0x14c>
 8008874:	6823      	ldr	r3, [r4, #0]
 8008876:	07de      	lsls	r6, r3, #31
 8008878:	d508      	bpl.n	800888c <_printf_i+0x14c>
 800887a:	6923      	ldr	r3, [r4, #16]
 800887c:	6861      	ldr	r1, [r4, #4]
 800887e:	4299      	cmp	r1, r3
 8008880:	bfde      	ittt	le
 8008882:	2330      	movle	r3, #48	; 0x30
 8008884:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008888:	f105 35ff 	addle.w	r5, r5, #4294967295
 800888c:	1b52      	subs	r2, r2, r5
 800888e:	6122      	str	r2, [r4, #16]
 8008890:	f8cd a000 	str.w	sl, [sp]
 8008894:	464b      	mov	r3, r9
 8008896:	aa03      	add	r2, sp, #12
 8008898:	4621      	mov	r1, r4
 800889a:	4640      	mov	r0, r8
 800889c:	f7ff fee2 	bl	8008664 <_printf_common>
 80088a0:	3001      	adds	r0, #1
 80088a2:	d14c      	bne.n	800893e <_printf_i+0x1fe>
 80088a4:	f04f 30ff 	mov.w	r0, #4294967295
 80088a8:	b004      	add	sp, #16
 80088aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80088ae:	4835      	ldr	r0, [pc, #212]	; (8008984 <_printf_i+0x244>)
 80088b0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80088b4:	6829      	ldr	r1, [r5, #0]
 80088b6:	6823      	ldr	r3, [r4, #0]
 80088b8:	f851 6b04 	ldr.w	r6, [r1], #4
 80088bc:	6029      	str	r1, [r5, #0]
 80088be:	061d      	lsls	r5, r3, #24
 80088c0:	d514      	bpl.n	80088ec <_printf_i+0x1ac>
 80088c2:	07df      	lsls	r7, r3, #31
 80088c4:	bf44      	itt	mi
 80088c6:	f043 0320 	orrmi.w	r3, r3, #32
 80088ca:	6023      	strmi	r3, [r4, #0]
 80088cc:	b91e      	cbnz	r6, 80088d6 <_printf_i+0x196>
 80088ce:	6823      	ldr	r3, [r4, #0]
 80088d0:	f023 0320 	bic.w	r3, r3, #32
 80088d4:	6023      	str	r3, [r4, #0]
 80088d6:	2310      	movs	r3, #16
 80088d8:	e7b0      	b.n	800883c <_printf_i+0xfc>
 80088da:	6823      	ldr	r3, [r4, #0]
 80088dc:	f043 0320 	orr.w	r3, r3, #32
 80088e0:	6023      	str	r3, [r4, #0]
 80088e2:	2378      	movs	r3, #120	; 0x78
 80088e4:	4828      	ldr	r0, [pc, #160]	; (8008988 <_printf_i+0x248>)
 80088e6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80088ea:	e7e3      	b.n	80088b4 <_printf_i+0x174>
 80088ec:	0659      	lsls	r1, r3, #25
 80088ee:	bf48      	it	mi
 80088f0:	b2b6      	uxthmi	r6, r6
 80088f2:	e7e6      	b.n	80088c2 <_printf_i+0x182>
 80088f4:	4615      	mov	r5, r2
 80088f6:	e7bb      	b.n	8008870 <_printf_i+0x130>
 80088f8:	682b      	ldr	r3, [r5, #0]
 80088fa:	6826      	ldr	r6, [r4, #0]
 80088fc:	6961      	ldr	r1, [r4, #20]
 80088fe:	1d18      	adds	r0, r3, #4
 8008900:	6028      	str	r0, [r5, #0]
 8008902:	0635      	lsls	r5, r6, #24
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	d501      	bpl.n	800890c <_printf_i+0x1cc>
 8008908:	6019      	str	r1, [r3, #0]
 800890a:	e002      	b.n	8008912 <_printf_i+0x1d2>
 800890c:	0670      	lsls	r0, r6, #25
 800890e:	d5fb      	bpl.n	8008908 <_printf_i+0x1c8>
 8008910:	8019      	strh	r1, [r3, #0]
 8008912:	2300      	movs	r3, #0
 8008914:	6123      	str	r3, [r4, #16]
 8008916:	4615      	mov	r5, r2
 8008918:	e7ba      	b.n	8008890 <_printf_i+0x150>
 800891a:	682b      	ldr	r3, [r5, #0]
 800891c:	1d1a      	adds	r2, r3, #4
 800891e:	602a      	str	r2, [r5, #0]
 8008920:	681d      	ldr	r5, [r3, #0]
 8008922:	6862      	ldr	r2, [r4, #4]
 8008924:	2100      	movs	r1, #0
 8008926:	4628      	mov	r0, r5
 8008928:	f7f7 fc5a 	bl	80001e0 <memchr>
 800892c:	b108      	cbz	r0, 8008932 <_printf_i+0x1f2>
 800892e:	1b40      	subs	r0, r0, r5
 8008930:	6060      	str	r0, [r4, #4]
 8008932:	6863      	ldr	r3, [r4, #4]
 8008934:	6123      	str	r3, [r4, #16]
 8008936:	2300      	movs	r3, #0
 8008938:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800893c:	e7a8      	b.n	8008890 <_printf_i+0x150>
 800893e:	6923      	ldr	r3, [r4, #16]
 8008940:	462a      	mov	r2, r5
 8008942:	4649      	mov	r1, r9
 8008944:	4640      	mov	r0, r8
 8008946:	47d0      	blx	sl
 8008948:	3001      	adds	r0, #1
 800894a:	d0ab      	beq.n	80088a4 <_printf_i+0x164>
 800894c:	6823      	ldr	r3, [r4, #0]
 800894e:	079b      	lsls	r3, r3, #30
 8008950:	d413      	bmi.n	800897a <_printf_i+0x23a>
 8008952:	68e0      	ldr	r0, [r4, #12]
 8008954:	9b03      	ldr	r3, [sp, #12]
 8008956:	4298      	cmp	r0, r3
 8008958:	bfb8      	it	lt
 800895a:	4618      	movlt	r0, r3
 800895c:	e7a4      	b.n	80088a8 <_printf_i+0x168>
 800895e:	2301      	movs	r3, #1
 8008960:	4632      	mov	r2, r6
 8008962:	4649      	mov	r1, r9
 8008964:	4640      	mov	r0, r8
 8008966:	47d0      	blx	sl
 8008968:	3001      	adds	r0, #1
 800896a:	d09b      	beq.n	80088a4 <_printf_i+0x164>
 800896c:	3501      	adds	r5, #1
 800896e:	68e3      	ldr	r3, [r4, #12]
 8008970:	9903      	ldr	r1, [sp, #12]
 8008972:	1a5b      	subs	r3, r3, r1
 8008974:	42ab      	cmp	r3, r5
 8008976:	dcf2      	bgt.n	800895e <_printf_i+0x21e>
 8008978:	e7eb      	b.n	8008952 <_printf_i+0x212>
 800897a:	2500      	movs	r5, #0
 800897c:	f104 0619 	add.w	r6, r4, #25
 8008980:	e7f5      	b.n	800896e <_printf_i+0x22e>
 8008982:	bf00      	nop
 8008984:	0800ca1a 	.word	0x0800ca1a
 8008988:	0800ca2b 	.word	0x0800ca2b

0800898c <_scanf_float>:
 800898c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008990:	b087      	sub	sp, #28
 8008992:	4617      	mov	r7, r2
 8008994:	9303      	str	r3, [sp, #12]
 8008996:	688b      	ldr	r3, [r1, #8]
 8008998:	1e5a      	subs	r2, r3, #1
 800899a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800899e:	bf83      	ittte	hi
 80089a0:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80089a4:	195b      	addhi	r3, r3, r5
 80089a6:	9302      	strhi	r3, [sp, #8]
 80089a8:	2300      	movls	r3, #0
 80089aa:	bf86      	itte	hi
 80089ac:	f240 135d 	movwhi	r3, #349	; 0x15d
 80089b0:	608b      	strhi	r3, [r1, #8]
 80089b2:	9302      	strls	r3, [sp, #8]
 80089b4:	680b      	ldr	r3, [r1, #0]
 80089b6:	468b      	mov	fp, r1
 80089b8:	2500      	movs	r5, #0
 80089ba:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80089be:	f84b 3b1c 	str.w	r3, [fp], #28
 80089c2:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80089c6:	4680      	mov	r8, r0
 80089c8:	460c      	mov	r4, r1
 80089ca:	465e      	mov	r6, fp
 80089cc:	46aa      	mov	sl, r5
 80089ce:	46a9      	mov	r9, r5
 80089d0:	9501      	str	r5, [sp, #4]
 80089d2:	68a2      	ldr	r2, [r4, #8]
 80089d4:	b152      	cbz	r2, 80089ec <_scanf_float+0x60>
 80089d6:	683b      	ldr	r3, [r7, #0]
 80089d8:	781b      	ldrb	r3, [r3, #0]
 80089da:	2b4e      	cmp	r3, #78	; 0x4e
 80089dc:	d864      	bhi.n	8008aa8 <_scanf_float+0x11c>
 80089de:	2b40      	cmp	r3, #64	; 0x40
 80089e0:	d83c      	bhi.n	8008a5c <_scanf_float+0xd0>
 80089e2:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 80089e6:	b2c8      	uxtb	r0, r1
 80089e8:	280e      	cmp	r0, #14
 80089ea:	d93a      	bls.n	8008a62 <_scanf_float+0xd6>
 80089ec:	f1b9 0f00 	cmp.w	r9, #0
 80089f0:	d003      	beq.n	80089fa <_scanf_float+0x6e>
 80089f2:	6823      	ldr	r3, [r4, #0]
 80089f4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80089f8:	6023      	str	r3, [r4, #0]
 80089fa:	f10a 3aff 	add.w	sl, sl, #4294967295
 80089fe:	f1ba 0f01 	cmp.w	sl, #1
 8008a02:	f200 8113 	bhi.w	8008c2c <_scanf_float+0x2a0>
 8008a06:	455e      	cmp	r6, fp
 8008a08:	f200 8105 	bhi.w	8008c16 <_scanf_float+0x28a>
 8008a0c:	2501      	movs	r5, #1
 8008a0e:	4628      	mov	r0, r5
 8008a10:	b007      	add	sp, #28
 8008a12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a16:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8008a1a:	2a0d      	cmp	r2, #13
 8008a1c:	d8e6      	bhi.n	80089ec <_scanf_float+0x60>
 8008a1e:	a101      	add	r1, pc, #4	; (adr r1, 8008a24 <_scanf_float+0x98>)
 8008a20:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008a24:	08008b63 	.word	0x08008b63
 8008a28:	080089ed 	.word	0x080089ed
 8008a2c:	080089ed 	.word	0x080089ed
 8008a30:	080089ed 	.word	0x080089ed
 8008a34:	08008bc3 	.word	0x08008bc3
 8008a38:	08008b9b 	.word	0x08008b9b
 8008a3c:	080089ed 	.word	0x080089ed
 8008a40:	080089ed 	.word	0x080089ed
 8008a44:	08008b71 	.word	0x08008b71
 8008a48:	080089ed 	.word	0x080089ed
 8008a4c:	080089ed 	.word	0x080089ed
 8008a50:	080089ed 	.word	0x080089ed
 8008a54:	080089ed 	.word	0x080089ed
 8008a58:	08008b29 	.word	0x08008b29
 8008a5c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8008a60:	e7db      	b.n	8008a1a <_scanf_float+0x8e>
 8008a62:	290e      	cmp	r1, #14
 8008a64:	d8c2      	bhi.n	80089ec <_scanf_float+0x60>
 8008a66:	a001      	add	r0, pc, #4	; (adr r0, 8008a6c <_scanf_float+0xe0>)
 8008a68:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8008a6c:	08008b1b 	.word	0x08008b1b
 8008a70:	080089ed 	.word	0x080089ed
 8008a74:	08008b1b 	.word	0x08008b1b
 8008a78:	08008baf 	.word	0x08008baf
 8008a7c:	080089ed 	.word	0x080089ed
 8008a80:	08008ac9 	.word	0x08008ac9
 8008a84:	08008b05 	.word	0x08008b05
 8008a88:	08008b05 	.word	0x08008b05
 8008a8c:	08008b05 	.word	0x08008b05
 8008a90:	08008b05 	.word	0x08008b05
 8008a94:	08008b05 	.word	0x08008b05
 8008a98:	08008b05 	.word	0x08008b05
 8008a9c:	08008b05 	.word	0x08008b05
 8008aa0:	08008b05 	.word	0x08008b05
 8008aa4:	08008b05 	.word	0x08008b05
 8008aa8:	2b6e      	cmp	r3, #110	; 0x6e
 8008aaa:	d809      	bhi.n	8008ac0 <_scanf_float+0x134>
 8008aac:	2b60      	cmp	r3, #96	; 0x60
 8008aae:	d8b2      	bhi.n	8008a16 <_scanf_float+0x8a>
 8008ab0:	2b54      	cmp	r3, #84	; 0x54
 8008ab2:	d077      	beq.n	8008ba4 <_scanf_float+0x218>
 8008ab4:	2b59      	cmp	r3, #89	; 0x59
 8008ab6:	d199      	bne.n	80089ec <_scanf_float+0x60>
 8008ab8:	2d07      	cmp	r5, #7
 8008aba:	d197      	bne.n	80089ec <_scanf_float+0x60>
 8008abc:	2508      	movs	r5, #8
 8008abe:	e029      	b.n	8008b14 <_scanf_float+0x188>
 8008ac0:	2b74      	cmp	r3, #116	; 0x74
 8008ac2:	d06f      	beq.n	8008ba4 <_scanf_float+0x218>
 8008ac4:	2b79      	cmp	r3, #121	; 0x79
 8008ac6:	e7f6      	b.n	8008ab6 <_scanf_float+0x12a>
 8008ac8:	6821      	ldr	r1, [r4, #0]
 8008aca:	05c8      	lsls	r0, r1, #23
 8008acc:	d51a      	bpl.n	8008b04 <_scanf_float+0x178>
 8008ace:	9b02      	ldr	r3, [sp, #8]
 8008ad0:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8008ad4:	6021      	str	r1, [r4, #0]
 8008ad6:	f109 0901 	add.w	r9, r9, #1
 8008ada:	b11b      	cbz	r3, 8008ae4 <_scanf_float+0x158>
 8008adc:	3b01      	subs	r3, #1
 8008ade:	3201      	adds	r2, #1
 8008ae0:	9302      	str	r3, [sp, #8]
 8008ae2:	60a2      	str	r2, [r4, #8]
 8008ae4:	68a3      	ldr	r3, [r4, #8]
 8008ae6:	3b01      	subs	r3, #1
 8008ae8:	60a3      	str	r3, [r4, #8]
 8008aea:	6923      	ldr	r3, [r4, #16]
 8008aec:	3301      	adds	r3, #1
 8008aee:	6123      	str	r3, [r4, #16]
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	3b01      	subs	r3, #1
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	607b      	str	r3, [r7, #4]
 8008af8:	f340 8084 	ble.w	8008c04 <_scanf_float+0x278>
 8008afc:	683b      	ldr	r3, [r7, #0]
 8008afe:	3301      	adds	r3, #1
 8008b00:	603b      	str	r3, [r7, #0]
 8008b02:	e766      	b.n	80089d2 <_scanf_float+0x46>
 8008b04:	eb1a 0f05 	cmn.w	sl, r5
 8008b08:	f47f af70 	bne.w	80089ec <_scanf_float+0x60>
 8008b0c:	6822      	ldr	r2, [r4, #0]
 8008b0e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8008b12:	6022      	str	r2, [r4, #0]
 8008b14:	f806 3b01 	strb.w	r3, [r6], #1
 8008b18:	e7e4      	b.n	8008ae4 <_scanf_float+0x158>
 8008b1a:	6822      	ldr	r2, [r4, #0]
 8008b1c:	0610      	lsls	r0, r2, #24
 8008b1e:	f57f af65 	bpl.w	80089ec <_scanf_float+0x60>
 8008b22:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008b26:	e7f4      	b.n	8008b12 <_scanf_float+0x186>
 8008b28:	f1ba 0f00 	cmp.w	sl, #0
 8008b2c:	d10e      	bne.n	8008b4c <_scanf_float+0x1c0>
 8008b2e:	f1b9 0f00 	cmp.w	r9, #0
 8008b32:	d10e      	bne.n	8008b52 <_scanf_float+0x1c6>
 8008b34:	6822      	ldr	r2, [r4, #0]
 8008b36:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8008b3a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8008b3e:	d108      	bne.n	8008b52 <_scanf_float+0x1c6>
 8008b40:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008b44:	6022      	str	r2, [r4, #0]
 8008b46:	f04f 0a01 	mov.w	sl, #1
 8008b4a:	e7e3      	b.n	8008b14 <_scanf_float+0x188>
 8008b4c:	f1ba 0f02 	cmp.w	sl, #2
 8008b50:	d055      	beq.n	8008bfe <_scanf_float+0x272>
 8008b52:	2d01      	cmp	r5, #1
 8008b54:	d002      	beq.n	8008b5c <_scanf_float+0x1d0>
 8008b56:	2d04      	cmp	r5, #4
 8008b58:	f47f af48 	bne.w	80089ec <_scanf_float+0x60>
 8008b5c:	3501      	adds	r5, #1
 8008b5e:	b2ed      	uxtb	r5, r5
 8008b60:	e7d8      	b.n	8008b14 <_scanf_float+0x188>
 8008b62:	f1ba 0f01 	cmp.w	sl, #1
 8008b66:	f47f af41 	bne.w	80089ec <_scanf_float+0x60>
 8008b6a:	f04f 0a02 	mov.w	sl, #2
 8008b6e:	e7d1      	b.n	8008b14 <_scanf_float+0x188>
 8008b70:	b97d      	cbnz	r5, 8008b92 <_scanf_float+0x206>
 8008b72:	f1b9 0f00 	cmp.w	r9, #0
 8008b76:	f47f af3c 	bne.w	80089f2 <_scanf_float+0x66>
 8008b7a:	6822      	ldr	r2, [r4, #0]
 8008b7c:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8008b80:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8008b84:	f47f af39 	bne.w	80089fa <_scanf_float+0x6e>
 8008b88:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008b8c:	6022      	str	r2, [r4, #0]
 8008b8e:	2501      	movs	r5, #1
 8008b90:	e7c0      	b.n	8008b14 <_scanf_float+0x188>
 8008b92:	2d03      	cmp	r5, #3
 8008b94:	d0e2      	beq.n	8008b5c <_scanf_float+0x1d0>
 8008b96:	2d05      	cmp	r5, #5
 8008b98:	e7de      	b.n	8008b58 <_scanf_float+0x1cc>
 8008b9a:	2d02      	cmp	r5, #2
 8008b9c:	f47f af26 	bne.w	80089ec <_scanf_float+0x60>
 8008ba0:	2503      	movs	r5, #3
 8008ba2:	e7b7      	b.n	8008b14 <_scanf_float+0x188>
 8008ba4:	2d06      	cmp	r5, #6
 8008ba6:	f47f af21 	bne.w	80089ec <_scanf_float+0x60>
 8008baa:	2507      	movs	r5, #7
 8008bac:	e7b2      	b.n	8008b14 <_scanf_float+0x188>
 8008bae:	6822      	ldr	r2, [r4, #0]
 8008bb0:	0591      	lsls	r1, r2, #22
 8008bb2:	f57f af1b 	bpl.w	80089ec <_scanf_float+0x60>
 8008bb6:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8008bba:	6022      	str	r2, [r4, #0]
 8008bbc:	f8cd 9004 	str.w	r9, [sp, #4]
 8008bc0:	e7a8      	b.n	8008b14 <_scanf_float+0x188>
 8008bc2:	6822      	ldr	r2, [r4, #0]
 8008bc4:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8008bc8:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8008bcc:	d006      	beq.n	8008bdc <_scanf_float+0x250>
 8008bce:	0550      	lsls	r0, r2, #21
 8008bd0:	f57f af0c 	bpl.w	80089ec <_scanf_float+0x60>
 8008bd4:	f1b9 0f00 	cmp.w	r9, #0
 8008bd8:	f43f af0f 	beq.w	80089fa <_scanf_float+0x6e>
 8008bdc:	0591      	lsls	r1, r2, #22
 8008bde:	bf58      	it	pl
 8008be0:	9901      	ldrpl	r1, [sp, #4]
 8008be2:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008be6:	bf58      	it	pl
 8008be8:	eba9 0101 	subpl.w	r1, r9, r1
 8008bec:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8008bf0:	bf58      	it	pl
 8008bf2:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8008bf6:	6022      	str	r2, [r4, #0]
 8008bf8:	f04f 0900 	mov.w	r9, #0
 8008bfc:	e78a      	b.n	8008b14 <_scanf_float+0x188>
 8008bfe:	f04f 0a03 	mov.w	sl, #3
 8008c02:	e787      	b.n	8008b14 <_scanf_float+0x188>
 8008c04:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8008c08:	4639      	mov	r1, r7
 8008c0a:	4640      	mov	r0, r8
 8008c0c:	4798      	blx	r3
 8008c0e:	2800      	cmp	r0, #0
 8008c10:	f43f aedf 	beq.w	80089d2 <_scanf_float+0x46>
 8008c14:	e6ea      	b.n	80089ec <_scanf_float+0x60>
 8008c16:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008c1a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008c1e:	463a      	mov	r2, r7
 8008c20:	4640      	mov	r0, r8
 8008c22:	4798      	blx	r3
 8008c24:	6923      	ldr	r3, [r4, #16]
 8008c26:	3b01      	subs	r3, #1
 8008c28:	6123      	str	r3, [r4, #16]
 8008c2a:	e6ec      	b.n	8008a06 <_scanf_float+0x7a>
 8008c2c:	1e6b      	subs	r3, r5, #1
 8008c2e:	2b06      	cmp	r3, #6
 8008c30:	d825      	bhi.n	8008c7e <_scanf_float+0x2f2>
 8008c32:	2d02      	cmp	r5, #2
 8008c34:	d836      	bhi.n	8008ca4 <_scanf_float+0x318>
 8008c36:	455e      	cmp	r6, fp
 8008c38:	f67f aee8 	bls.w	8008a0c <_scanf_float+0x80>
 8008c3c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008c40:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008c44:	463a      	mov	r2, r7
 8008c46:	4640      	mov	r0, r8
 8008c48:	4798      	blx	r3
 8008c4a:	6923      	ldr	r3, [r4, #16]
 8008c4c:	3b01      	subs	r3, #1
 8008c4e:	6123      	str	r3, [r4, #16]
 8008c50:	e7f1      	b.n	8008c36 <_scanf_float+0x2aa>
 8008c52:	9802      	ldr	r0, [sp, #8]
 8008c54:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008c58:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8008c5c:	9002      	str	r0, [sp, #8]
 8008c5e:	463a      	mov	r2, r7
 8008c60:	4640      	mov	r0, r8
 8008c62:	4798      	blx	r3
 8008c64:	6923      	ldr	r3, [r4, #16]
 8008c66:	3b01      	subs	r3, #1
 8008c68:	6123      	str	r3, [r4, #16]
 8008c6a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008c6e:	fa5f fa8a 	uxtb.w	sl, sl
 8008c72:	f1ba 0f02 	cmp.w	sl, #2
 8008c76:	d1ec      	bne.n	8008c52 <_scanf_float+0x2c6>
 8008c78:	3d03      	subs	r5, #3
 8008c7a:	b2ed      	uxtb	r5, r5
 8008c7c:	1b76      	subs	r6, r6, r5
 8008c7e:	6823      	ldr	r3, [r4, #0]
 8008c80:	05da      	lsls	r2, r3, #23
 8008c82:	d52f      	bpl.n	8008ce4 <_scanf_float+0x358>
 8008c84:	055b      	lsls	r3, r3, #21
 8008c86:	d510      	bpl.n	8008caa <_scanf_float+0x31e>
 8008c88:	455e      	cmp	r6, fp
 8008c8a:	f67f aebf 	bls.w	8008a0c <_scanf_float+0x80>
 8008c8e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008c92:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008c96:	463a      	mov	r2, r7
 8008c98:	4640      	mov	r0, r8
 8008c9a:	4798      	blx	r3
 8008c9c:	6923      	ldr	r3, [r4, #16]
 8008c9e:	3b01      	subs	r3, #1
 8008ca0:	6123      	str	r3, [r4, #16]
 8008ca2:	e7f1      	b.n	8008c88 <_scanf_float+0x2fc>
 8008ca4:	46aa      	mov	sl, r5
 8008ca6:	9602      	str	r6, [sp, #8]
 8008ca8:	e7df      	b.n	8008c6a <_scanf_float+0x2de>
 8008caa:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8008cae:	6923      	ldr	r3, [r4, #16]
 8008cb0:	2965      	cmp	r1, #101	; 0x65
 8008cb2:	f103 33ff 	add.w	r3, r3, #4294967295
 8008cb6:	f106 35ff 	add.w	r5, r6, #4294967295
 8008cba:	6123      	str	r3, [r4, #16]
 8008cbc:	d00c      	beq.n	8008cd8 <_scanf_float+0x34c>
 8008cbe:	2945      	cmp	r1, #69	; 0x45
 8008cc0:	d00a      	beq.n	8008cd8 <_scanf_float+0x34c>
 8008cc2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008cc6:	463a      	mov	r2, r7
 8008cc8:	4640      	mov	r0, r8
 8008cca:	4798      	blx	r3
 8008ccc:	6923      	ldr	r3, [r4, #16]
 8008cce:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8008cd2:	3b01      	subs	r3, #1
 8008cd4:	1eb5      	subs	r5, r6, #2
 8008cd6:	6123      	str	r3, [r4, #16]
 8008cd8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008cdc:	463a      	mov	r2, r7
 8008cde:	4640      	mov	r0, r8
 8008ce0:	4798      	blx	r3
 8008ce2:	462e      	mov	r6, r5
 8008ce4:	6825      	ldr	r5, [r4, #0]
 8008ce6:	f015 0510 	ands.w	r5, r5, #16
 8008cea:	d159      	bne.n	8008da0 <_scanf_float+0x414>
 8008cec:	7035      	strb	r5, [r6, #0]
 8008cee:	6823      	ldr	r3, [r4, #0]
 8008cf0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008cf4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008cf8:	d11b      	bne.n	8008d32 <_scanf_float+0x3a6>
 8008cfa:	9b01      	ldr	r3, [sp, #4]
 8008cfc:	454b      	cmp	r3, r9
 8008cfe:	eba3 0209 	sub.w	r2, r3, r9
 8008d02:	d123      	bne.n	8008d4c <_scanf_float+0x3c0>
 8008d04:	2200      	movs	r2, #0
 8008d06:	4659      	mov	r1, fp
 8008d08:	4640      	mov	r0, r8
 8008d0a:	f000 fe97 	bl	8009a3c <_strtod_r>
 8008d0e:	6822      	ldr	r2, [r4, #0]
 8008d10:	9b03      	ldr	r3, [sp, #12]
 8008d12:	f012 0f02 	tst.w	r2, #2
 8008d16:	ec57 6b10 	vmov	r6, r7, d0
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	d021      	beq.n	8008d62 <_scanf_float+0x3d6>
 8008d1e:	9903      	ldr	r1, [sp, #12]
 8008d20:	1d1a      	adds	r2, r3, #4
 8008d22:	600a      	str	r2, [r1, #0]
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	e9c3 6700 	strd	r6, r7, [r3]
 8008d2a:	68e3      	ldr	r3, [r4, #12]
 8008d2c:	3301      	adds	r3, #1
 8008d2e:	60e3      	str	r3, [r4, #12]
 8008d30:	e66d      	b.n	8008a0e <_scanf_float+0x82>
 8008d32:	9b04      	ldr	r3, [sp, #16]
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	d0e5      	beq.n	8008d04 <_scanf_float+0x378>
 8008d38:	9905      	ldr	r1, [sp, #20]
 8008d3a:	230a      	movs	r3, #10
 8008d3c:	462a      	mov	r2, r5
 8008d3e:	3101      	adds	r1, #1
 8008d40:	4640      	mov	r0, r8
 8008d42:	f000 ff03 	bl	8009b4c <_strtol_r>
 8008d46:	9b04      	ldr	r3, [sp, #16]
 8008d48:	9e05      	ldr	r6, [sp, #20]
 8008d4a:	1ac2      	subs	r2, r0, r3
 8008d4c:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8008d50:	429e      	cmp	r6, r3
 8008d52:	bf28      	it	cs
 8008d54:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8008d58:	4912      	ldr	r1, [pc, #72]	; (8008da4 <_scanf_float+0x418>)
 8008d5a:	4630      	mov	r0, r6
 8008d5c:	f000 f82c 	bl	8008db8 <siprintf>
 8008d60:	e7d0      	b.n	8008d04 <_scanf_float+0x378>
 8008d62:	9903      	ldr	r1, [sp, #12]
 8008d64:	f012 0f04 	tst.w	r2, #4
 8008d68:	f103 0204 	add.w	r2, r3, #4
 8008d6c:	600a      	str	r2, [r1, #0]
 8008d6e:	d1d9      	bne.n	8008d24 <_scanf_float+0x398>
 8008d70:	f8d3 8000 	ldr.w	r8, [r3]
 8008d74:	ee10 2a10 	vmov	r2, s0
 8008d78:	ee10 0a10 	vmov	r0, s0
 8008d7c:	463b      	mov	r3, r7
 8008d7e:	4639      	mov	r1, r7
 8008d80:	f7f7 fed4 	bl	8000b2c <__aeabi_dcmpun>
 8008d84:	b128      	cbz	r0, 8008d92 <_scanf_float+0x406>
 8008d86:	4808      	ldr	r0, [pc, #32]	; (8008da8 <_scanf_float+0x41c>)
 8008d88:	f000 f810 	bl	8008dac <nanf>
 8008d8c:	ed88 0a00 	vstr	s0, [r8]
 8008d90:	e7cb      	b.n	8008d2a <_scanf_float+0x39e>
 8008d92:	4630      	mov	r0, r6
 8008d94:	4639      	mov	r1, r7
 8008d96:	f7f7 ff27 	bl	8000be8 <__aeabi_d2f>
 8008d9a:	f8c8 0000 	str.w	r0, [r8]
 8008d9e:	e7c4      	b.n	8008d2a <_scanf_float+0x39e>
 8008da0:	2500      	movs	r5, #0
 8008da2:	e634      	b.n	8008a0e <_scanf_float+0x82>
 8008da4:	0800ca3c 	.word	0x0800ca3c
 8008da8:	0800ce48 	.word	0x0800ce48

08008dac <nanf>:
 8008dac:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8008db4 <nanf+0x8>
 8008db0:	4770      	bx	lr
 8008db2:	bf00      	nop
 8008db4:	7fc00000 	.word	0x7fc00000

08008db8 <siprintf>:
 8008db8:	b40e      	push	{r1, r2, r3}
 8008dba:	b500      	push	{lr}
 8008dbc:	b09c      	sub	sp, #112	; 0x70
 8008dbe:	ab1d      	add	r3, sp, #116	; 0x74
 8008dc0:	9002      	str	r0, [sp, #8]
 8008dc2:	9006      	str	r0, [sp, #24]
 8008dc4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008dc8:	4809      	ldr	r0, [pc, #36]	; (8008df0 <siprintf+0x38>)
 8008dca:	9107      	str	r1, [sp, #28]
 8008dcc:	9104      	str	r1, [sp, #16]
 8008dce:	4909      	ldr	r1, [pc, #36]	; (8008df4 <siprintf+0x3c>)
 8008dd0:	f853 2b04 	ldr.w	r2, [r3], #4
 8008dd4:	9105      	str	r1, [sp, #20]
 8008dd6:	6800      	ldr	r0, [r0, #0]
 8008dd8:	9301      	str	r3, [sp, #4]
 8008dda:	a902      	add	r1, sp, #8
 8008ddc:	f002 fee2 	bl	800bba4 <_svfiprintf_r>
 8008de0:	9b02      	ldr	r3, [sp, #8]
 8008de2:	2200      	movs	r2, #0
 8008de4:	701a      	strb	r2, [r3, #0]
 8008de6:	b01c      	add	sp, #112	; 0x70
 8008de8:	f85d eb04 	ldr.w	lr, [sp], #4
 8008dec:	b003      	add	sp, #12
 8008dee:	4770      	bx	lr
 8008df0:	20000074 	.word	0x20000074
 8008df4:	ffff0208 	.word	0xffff0208

08008df8 <sulp>:
 8008df8:	b570      	push	{r4, r5, r6, lr}
 8008dfa:	4604      	mov	r4, r0
 8008dfc:	460d      	mov	r5, r1
 8008dfe:	ec45 4b10 	vmov	d0, r4, r5
 8008e02:	4616      	mov	r6, r2
 8008e04:	f002 fc2c 	bl	800b660 <__ulp>
 8008e08:	ec51 0b10 	vmov	r0, r1, d0
 8008e0c:	b17e      	cbz	r6, 8008e2e <sulp+0x36>
 8008e0e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8008e12:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	dd09      	ble.n	8008e2e <sulp+0x36>
 8008e1a:	051b      	lsls	r3, r3, #20
 8008e1c:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8008e20:	2400      	movs	r4, #0
 8008e22:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8008e26:	4622      	mov	r2, r4
 8008e28:	462b      	mov	r3, r5
 8008e2a:	f7f7 fbe5 	bl	80005f8 <__aeabi_dmul>
 8008e2e:	bd70      	pop	{r4, r5, r6, pc}

08008e30 <_strtod_l>:
 8008e30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e34:	ed2d 8b02 	vpush	{d8}
 8008e38:	b09d      	sub	sp, #116	; 0x74
 8008e3a:	461f      	mov	r7, r3
 8008e3c:	2300      	movs	r3, #0
 8008e3e:	9318      	str	r3, [sp, #96]	; 0x60
 8008e40:	4ba2      	ldr	r3, [pc, #648]	; (80090cc <_strtod_l+0x29c>)
 8008e42:	9213      	str	r2, [sp, #76]	; 0x4c
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	9305      	str	r3, [sp, #20]
 8008e48:	4604      	mov	r4, r0
 8008e4a:	4618      	mov	r0, r3
 8008e4c:	4688      	mov	r8, r1
 8008e4e:	f7f7 f9bf 	bl	80001d0 <strlen>
 8008e52:	f04f 0a00 	mov.w	sl, #0
 8008e56:	4605      	mov	r5, r0
 8008e58:	f04f 0b00 	mov.w	fp, #0
 8008e5c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8008e60:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008e62:	781a      	ldrb	r2, [r3, #0]
 8008e64:	2a2b      	cmp	r2, #43	; 0x2b
 8008e66:	d04e      	beq.n	8008f06 <_strtod_l+0xd6>
 8008e68:	d83b      	bhi.n	8008ee2 <_strtod_l+0xb2>
 8008e6a:	2a0d      	cmp	r2, #13
 8008e6c:	d834      	bhi.n	8008ed8 <_strtod_l+0xa8>
 8008e6e:	2a08      	cmp	r2, #8
 8008e70:	d834      	bhi.n	8008edc <_strtod_l+0xac>
 8008e72:	2a00      	cmp	r2, #0
 8008e74:	d03e      	beq.n	8008ef4 <_strtod_l+0xc4>
 8008e76:	2300      	movs	r3, #0
 8008e78:	930a      	str	r3, [sp, #40]	; 0x28
 8008e7a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8008e7c:	7833      	ldrb	r3, [r6, #0]
 8008e7e:	2b30      	cmp	r3, #48	; 0x30
 8008e80:	f040 80b0 	bne.w	8008fe4 <_strtod_l+0x1b4>
 8008e84:	7873      	ldrb	r3, [r6, #1]
 8008e86:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008e8a:	2b58      	cmp	r3, #88	; 0x58
 8008e8c:	d168      	bne.n	8008f60 <_strtod_l+0x130>
 8008e8e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e90:	9301      	str	r3, [sp, #4]
 8008e92:	ab18      	add	r3, sp, #96	; 0x60
 8008e94:	9702      	str	r7, [sp, #8]
 8008e96:	9300      	str	r3, [sp, #0]
 8008e98:	4a8d      	ldr	r2, [pc, #564]	; (80090d0 <_strtod_l+0x2a0>)
 8008e9a:	ab19      	add	r3, sp, #100	; 0x64
 8008e9c:	a917      	add	r1, sp, #92	; 0x5c
 8008e9e:	4620      	mov	r0, r4
 8008ea0:	f001 fd38 	bl	800a914 <__gethex>
 8008ea4:	f010 0707 	ands.w	r7, r0, #7
 8008ea8:	4605      	mov	r5, r0
 8008eaa:	d005      	beq.n	8008eb8 <_strtod_l+0x88>
 8008eac:	2f06      	cmp	r7, #6
 8008eae:	d12c      	bne.n	8008f0a <_strtod_l+0xda>
 8008eb0:	3601      	adds	r6, #1
 8008eb2:	2300      	movs	r3, #0
 8008eb4:	9617      	str	r6, [sp, #92]	; 0x5c
 8008eb6:	930a      	str	r3, [sp, #40]	; 0x28
 8008eb8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	f040 8590 	bne.w	80099e0 <_strtod_l+0xbb0>
 8008ec0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ec2:	b1eb      	cbz	r3, 8008f00 <_strtod_l+0xd0>
 8008ec4:	4652      	mov	r2, sl
 8008ec6:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8008eca:	ec43 2b10 	vmov	d0, r2, r3
 8008ece:	b01d      	add	sp, #116	; 0x74
 8008ed0:	ecbd 8b02 	vpop	{d8}
 8008ed4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ed8:	2a20      	cmp	r2, #32
 8008eda:	d1cc      	bne.n	8008e76 <_strtod_l+0x46>
 8008edc:	3301      	adds	r3, #1
 8008ede:	9317      	str	r3, [sp, #92]	; 0x5c
 8008ee0:	e7be      	b.n	8008e60 <_strtod_l+0x30>
 8008ee2:	2a2d      	cmp	r2, #45	; 0x2d
 8008ee4:	d1c7      	bne.n	8008e76 <_strtod_l+0x46>
 8008ee6:	2201      	movs	r2, #1
 8008ee8:	920a      	str	r2, [sp, #40]	; 0x28
 8008eea:	1c5a      	adds	r2, r3, #1
 8008eec:	9217      	str	r2, [sp, #92]	; 0x5c
 8008eee:	785b      	ldrb	r3, [r3, #1]
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d1c2      	bne.n	8008e7a <_strtod_l+0x4a>
 8008ef4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008ef6:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	f040 856e 	bne.w	80099dc <_strtod_l+0xbac>
 8008f00:	4652      	mov	r2, sl
 8008f02:	465b      	mov	r3, fp
 8008f04:	e7e1      	b.n	8008eca <_strtod_l+0x9a>
 8008f06:	2200      	movs	r2, #0
 8008f08:	e7ee      	b.n	8008ee8 <_strtod_l+0xb8>
 8008f0a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8008f0c:	b13a      	cbz	r2, 8008f1e <_strtod_l+0xee>
 8008f0e:	2135      	movs	r1, #53	; 0x35
 8008f10:	a81a      	add	r0, sp, #104	; 0x68
 8008f12:	f002 fcb0 	bl	800b876 <__copybits>
 8008f16:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008f18:	4620      	mov	r0, r4
 8008f1a:	f002 f86f 	bl	800affc <_Bfree>
 8008f1e:	3f01      	subs	r7, #1
 8008f20:	2f04      	cmp	r7, #4
 8008f22:	d806      	bhi.n	8008f32 <_strtod_l+0x102>
 8008f24:	e8df f007 	tbb	[pc, r7]
 8008f28:	1714030a 	.word	0x1714030a
 8008f2c:	0a          	.byte	0x0a
 8008f2d:	00          	.byte	0x00
 8008f2e:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8008f32:	0728      	lsls	r0, r5, #28
 8008f34:	d5c0      	bpl.n	8008eb8 <_strtod_l+0x88>
 8008f36:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8008f3a:	e7bd      	b.n	8008eb8 <_strtod_l+0x88>
 8008f3c:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8008f40:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008f42:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8008f46:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8008f4a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8008f4e:	e7f0      	b.n	8008f32 <_strtod_l+0x102>
 8008f50:	f8df b180 	ldr.w	fp, [pc, #384]	; 80090d4 <_strtod_l+0x2a4>
 8008f54:	e7ed      	b.n	8008f32 <_strtod_l+0x102>
 8008f56:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8008f5a:	f04f 3aff 	mov.w	sl, #4294967295
 8008f5e:	e7e8      	b.n	8008f32 <_strtod_l+0x102>
 8008f60:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008f62:	1c5a      	adds	r2, r3, #1
 8008f64:	9217      	str	r2, [sp, #92]	; 0x5c
 8008f66:	785b      	ldrb	r3, [r3, #1]
 8008f68:	2b30      	cmp	r3, #48	; 0x30
 8008f6a:	d0f9      	beq.n	8008f60 <_strtod_l+0x130>
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d0a3      	beq.n	8008eb8 <_strtod_l+0x88>
 8008f70:	2301      	movs	r3, #1
 8008f72:	f04f 0900 	mov.w	r9, #0
 8008f76:	9304      	str	r3, [sp, #16]
 8008f78:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008f7a:	9308      	str	r3, [sp, #32]
 8008f7c:	f8cd 901c 	str.w	r9, [sp, #28]
 8008f80:	464f      	mov	r7, r9
 8008f82:	220a      	movs	r2, #10
 8008f84:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8008f86:	7806      	ldrb	r6, [r0, #0]
 8008f88:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8008f8c:	b2d9      	uxtb	r1, r3
 8008f8e:	2909      	cmp	r1, #9
 8008f90:	d92a      	bls.n	8008fe8 <_strtod_l+0x1b8>
 8008f92:	9905      	ldr	r1, [sp, #20]
 8008f94:	462a      	mov	r2, r5
 8008f96:	f002 ff1f 	bl	800bdd8 <strncmp>
 8008f9a:	b398      	cbz	r0, 8009004 <_strtod_l+0x1d4>
 8008f9c:	2000      	movs	r0, #0
 8008f9e:	4632      	mov	r2, r6
 8008fa0:	463d      	mov	r5, r7
 8008fa2:	9005      	str	r0, [sp, #20]
 8008fa4:	4603      	mov	r3, r0
 8008fa6:	2a65      	cmp	r2, #101	; 0x65
 8008fa8:	d001      	beq.n	8008fae <_strtod_l+0x17e>
 8008faa:	2a45      	cmp	r2, #69	; 0x45
 8008fac:	d118      	bne.n	8008fe0 <_strtod_l+0x1b0>
 8008fae:	b91d      	cbnz	r5, 8008fb8 <_strtod_l+0x188>
 8008fb0:	9a04      	ldr	r2, [sp, #16]
 8008fb2:	4302      	orrs	r2, r0
 8008fb4:	d09e      	beq.n	8008ef4 <_strtod_l+0xc4>
 8008fb6:	2500      	movs	r5, #0
 8008fb8:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 8008fbc:	f108 0201 	add.w	r2, r8, #1
 8008fc0:	9217      	str	r2, [sp, #92]	; 0x5c
 8008fc2:	f898 2001 	ldrb.w	r2, [r8, #1]
 8008fc6:	2a2b      	cmp	r2, #43	; 0x2b
 8008fc8:	d075      	beq.n	80090b6 <_strtod_l+0x286>
 8008fca:	2a2d      	cmp	r2, #45	; 0x2d
 8008fcc:	d07b      	beq.n	80090c6 <_strtod_l+0x296>
 8008fce:	f04f 0c00 	mov.w	ip, #0
 8008fd2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8008fd6:	2909      	cmp	r1, #9
 8008fd8:	f240 8082 	bls.w	80090e0 <_strtod_l+0x2b0>
 8008fdc:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8008fe0:	2600      	movs	r6, #0
 8008fe2:	e09d      	b.n	8009120 <_strtod_l+0x2f0>
 8008fe4:	2300      	movs	r3, #0
 8008fe6:	e7c4      	b.n	8008f72 <_strtod_l+0x142>
 8008fe8:	2f08      	cmp	r7, #8
 8008fea:	bfd8      	it	le
 8008fec:	9907      	ldrle	r1, [sp, #28]
 8008fee:	f100 0001 	add.w	r0, r0, #1
 8008ff2:	bfda      	itte	le
 8008ff4:	fb02 3301 	mlale	r3, r2, r1, r3
 8008ff8:	9307      	strle	r3, [sp, #28]
 8008ffa:	fb02 3909 	mlagt	r9, r2, r9, r3
 8008ffe:	3701      	adds	r7, #1
 8009000:	9017      	str	r0, [sp, #92]	; 0x5c
 8009002:	e7bf      	b.n	8008f84 <_strtod_l+0x154>
 8009004:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009006:	195a      	adds	r2, r3, r5
 8009008:	9217      	str	r2, [sp, #92]	; 0x5c
 800900a:	5d5a      	ldrb	r2, [r3, r5]
 800900c:	2f00      	cmp	r7, #0
 800900e:	d037      	beq.n	8009080 <_strtod_l+0x250>
 8009010:	9005      	str	r0, [sp, #20]
 8009012:	463d      	mov	r5, r7
 8009014:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8009018:	2b09      	cmp	r3, #9
 800901a:	d912      	bls.n	8009042 <_strtod_l+0x212>
 800901c:	2301      	movs	r3, #1
 800901e:	e7c2      	b.n	8008fa6 <_strtod_l+0x176>
 8009020:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009022:	1c5a      	adds	r2, r3, #1
 8009024:	9217      	str	r2, [sp, #92]	; 0x5c
 8009026:	785a      	ldrb	r2, [r3, #1]
 8009028:	3001      	adds	r0, #1
 800902a:	2a30      	cmp	r2, #48	; 0x30
 800902c:	d0f8      	beq.n	8009020 <_strtod_l+0x1f0>
 800902e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8009032:	2b08      	cmp	r3, #8
 8009034:	f200 84d9 	bhi.w	80099ea <_strtod_l+0xbba>
 8009038:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800903a:	9005      	str	r0, [sp, #20]
 800903c:	2000      	movs	r0, #0
 800903e:	9308      	str	r3, [sp, #32]
 8009040:	4605      	mov	r5, r0
 8009042:	3a30      	subs	r2, #48	; 0x30
 8009044:	f100 0301 	add.w	r3, r0, #1
 8009048:	d014      	beq.n	8009074 <_strtod_l+0x244>
 800904a:	9905      	ldr	r1, [sp, #20]
 800904c:	4419      	add	r1, r3
 800904e:	9105      	str	r1, [sp, #20]
 8009050:	462b      	mov	r3, r5
 8009052:	eb00 0e05 	add.w	lr, r0, r5
 8009056:	210a      	movs	r1, #10
 8009058:	4573      	cmp	r3, lr
 800905a:	d113      	bne.n	8009084 <_strtod_l+0x254>
 800905c:	182b      	adds	r3, r5, r0
 800905e:	2b08      	cmp	r3, #8
 8009060:	f105 0501 	add.w	r5, r5, #1
 8009064:	4405      	add	r5, r0
 8009066:	dc1c      	bgt.n	80090a2 <_strtod_l+0x272>
 8009068:	9907      	ldr	r1, [sp, #28]
 800906a:	230a      	movs	r3, #10
 800906c:	fb03 2301 	mla	r3, r3, r1, r2
 8009070:	9307      	str	r3, [sp, #28]
 8009072:	2300      	movs	r3, #0
 8009074:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009076:	1c51      	adds	r1, r2, #1
 8009078:	9117      	str	r1, [sp, #92]	; 0x5c
 800907a:	7852      	ldrb	r2, [r2, #1]
 800907c:	4618      	mov	r0, r3
 800907e:	e7c9      	b.n	8009014 <_strtod_l+0x1e4>
 8009080:	4638      	mov	r0, r7
 8009082:	e7d2      	b.n	800902a <_strtod_l+0x1fa>
 8009084:	2b08      	cmp	r3, #8
 8009086:	dc04      	bgt.n	8009092 <_strtod_l+0x262>
 8009088:	9e07      	ldr	r6, [sp, #28]
 800908a:	434e      	muls	r6, r1
 800908c:	9607      	str	r6, [sp, #28]
 800908e:	3301      	adds	r3, #1
 8009090:	e7e2      	b.n	8009058 <_strtod_l+0x228>
 8009092:	f103 0c01 	add.w	ip, r3, #1
 8009096:	f1bc 0f10 	cmp.w	ip, #16
 800909a:	bfd8      	it	le
 800909c:	fb01 f909 	mulle.w	r9, r1, r9
 80090a0:	e7f5      	b.n	800908e <_strtod_l+0x25e>
 80090a2:	2d10      	cmp	r5, #16
 80090a4:	bfdc      	itt	le
 80090a6:	230a      	movle	r3, #10
 80090a8:	fb03 2909 	mlale	r9, r3, r9, r2
 80090ac:	e7e1      	b.n	8009072 <_strtod_l+0x242>
 80090ae:	2300      	movs	r3, #0
 80090b0:	9305      	str	r3, [sp, #20]
 80090b2:	2301      	movs	r3, #1
 80090b4:	e77c      	b.n	8008fb0 <_strtod_l+0x180>
 80090b6:	f04f 0c00 	mov.w	ip, #0
 80090ba:	f108 0202 	add.w	r2, r8, #2
 80090be:	9217      	str	r2, [sp, #92]	; 0x5c
 80090c0:	f898 2002 	ldrb.w	r2, [r8, #2]
 80090c4:	e785      	b.n	8008fd2 <_strtod_l+0x1a2>
 80090c6:	f04f 0c01 	mov.w	ip, #1
 80090ca:	e7f6      	b.n	80090ba <_strtod_l+0x28a>
 80090cc:	0800cc90 	.word	0x0800cc90
 80090d0:	0800ca44 	.word	0x0800ca44
 80090d4:	7ff00000 	.word	0x7ff00000
 80090d8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80090da:	1c51      	adds	r1, r2, #1
 80090dc:	9117      	str	r1, [sp, #92]	; 0x5c
 80090de:	7852      	ldrb	r2, [r2, #1]
 80090e0:	2a30      	cmp	r2, #48	; 0x30
 80090e2:	d0f9      	beq.n	80090d8 <_strtod_l+0x2a8>
 80090e4:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 80090e8:	2908      	cmp	r1, #8
 80090ea:	f63f af79 	bhi.w	8008fe0 <_strtod_l+0x1b0>
 80090ee:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 80090f2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80090f4:	9206      	str	r2, [sp, #24]
 80090f6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80090f8:	1c51      	adds	r1, r2, #1
 80090fa:	9117      	str	r1, [sp, #92]	; 0x5c
 80090fc:	7852      	ldrb	r2, [r2, #1]
 80090fe:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8009102:	2e09      	cmp	r6, #9
 8009104:	d937      	bls.n	8009176 <_strtod_l+0x346>
 8009106:	9e06      	ldr	r6, [sp, #24]
 8009108:	1b89      	subs	r1, r1, r6
 800910a:	2908      	cmp	r1, #8
 800910c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8009110:	dc02      	bgt.n	8009118 <_strtod_l+0x2e8>
 8009112:	4576      	cmp	r6, lr
 8009114:	bfa8      	it	ge
 8009116:	4676      	movge	r6, lr
 8009118:	f1bc 0f00 	cmp.w	ip, #0
 800911c:	d000      	beq.n	8009120 <_strtod_l+0x2f0>
 800911e:	4276      	negs	r6, r6
 8009120:	2d00      	cmp	r5, #0
 8009122:	d14d      	bne.n	80091c0 <_strtod_l+0x390>
 8009124:	9904      	ldr	r1, [sp, #16]
 8009126:	4301      	orrs	r1, r0
 8009128:	f47f aec6 	bne.w	8008eb8 <_strtod_l+0x88>
 800912c:	2b00      	cmp	r3, #0
 800912e:	f47f aee1 	bne.w	8008ef4 <_strtod_l+0xc4>
 8009132:	2a69      	cmp	r2, #105	; 0x69
 8009134:	d027      	beq.n	8009186 <_strtod_l+0x356>
 8009136:	dc24      	bgt.n	8009182 <_strtod_l+0x352>
 8009138:	2a49      	cmp	r2, #73	; 0x49
 800913a:	d024      	beq.n	8009186 <_strtod_l+0x356>
 800913c:	2a4e      	cmp	r2, #78	; 0x4e
 800913e:	f47f aed9 	bne.w	8008ef4 <_strtod_l+0xc4>
 8009142:	499f      	ldr	r1, [pc, #636]	; (80093c0 <_strtod_l+0x590>)
 8009144:	a817      	add	r0, sp, #92	; 0x5c
 8009146:	f001 fe3d 	bl	800adc4 <__match>
 800914a:	2800      	cmp	r0, #0
 800914c:	f43f aed2 	beq.w	8008ef4 <_strtod_l+0xc4>
 8009150:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009152:	781b      	ldrb	r3, [r3, #0]
 8009154:	2b28      	cmp	r3, #40	; 0x28
 8009156:	d12d      	bne.n	80091b4 <_strtod_l+0x384>
 8009158:	499a      	ldr	r1, [pc, #616]	; (80093c4 <_strtod_l+0x594>)
 800915a:	aa1a      	add	r2, sp, #104	; 0x68
 800915c:	a817      	add	r0, sp, #92	; 0x5c
 800915e:	f001 fe45 	bl	800adec <__hexnan>
 8009162:	2805      	cmp	r0, #5
 8009164:	d126      	bne.n	80091b4 <_strtod_l+0x384>
 8009166:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009168:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800916c:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8009170:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8009174:	e6a0      	b.n	8008eb8 <_strtod_l+0x88>
 8009176:	210a      	movs	r1, #10
 8009178:	fb01 2e0e 	mla	lr, r1, lr, r2
 800917c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8009180:	e7b9      	b.n	80090f6 <_strtod_l+0x2c6>
 8009182:	2a6e      	cmp	r2, #110	; 0x6e
 8009184:	e7db      	b.n	800913e <_strtod_l+0x30e>
 8009186:	4990      	ldr	r1, [pc, #576]	; (80093c8 <_strtod_l+0x598>)
 8009188:	a817      	add	r0, sp, #92	; 0x5c
 800918a:	f001 fe1b 	bl	800adc4 <__match>
 800918e:	2800      	cmp	r0, #0
 8009190:	f43f aeb0 	beq.w	8008ef4 <_strtod_l+0xc4>
 8009194:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009196:	498d      	ldr	r1, [pc, #564]	; (80093cc <_strtod_l+0x59c>)
 8009198:	3b01      	subs	r3, #1
 800919a:	a817      	add	r0, sp, #92	; 0x5c
 800919c:	9317      	str	r3, [sp, #92]	; 0x5c
 800919e:	f001 fe11 	bl	800adc4 <__match>
 80091a2:	b910      	cbnz	r0, 80091aa <_strtod_l+0x37a>
 80091a4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80091a6:	3301      	adds	r3, #1
 80091a8:	9317      	str	r3, [sp, #92]	; 0x5c
 80091aa:	f8df b230 	ldr.w	fp, [pc, #560]	; 80093dc <_strtod_l+0x5ac>
 80091ae:	f04f 0a00 	mov.w	sl, #0
 80091b2:	e681      	b.n	8008eb8 <_strtod_l+0x88>
 80091b4:	4886      	ldr	r0, [pc, #536]	; (80093d0 <_strtod_l+0x5a0>)
 80091b6:	f002 fdf7 	bl	800bda8 <nan>
 80091ba:	ec5b ab10 	vmov	sl, fp, d0
 80091be:	e67b      	b.n	8008eb8 <_strtod_l+0x88>
 80091c0:	9b05      	ldr	r3, [sp, #20]
 80091c2:	9807      	ldr	r0, [sp, #28]
 80091c4:	1af3      	subs	r3, r6, r3
 80091c6:	2f00      	cmp	r7, #0
 80091c8:	bf08      	it	eq
 80091ca:	462f      	moveq	r7, r5
 80091cc:	2d10      	cmp	r5, #16
 80091ce:	9306      	str	r3, [sp, #24]
 80091d0:	46a8      	mov	r8, r5
 80091d2:	bfa8      	it	ge
 80091d4:	f04f 0810 	movge.w	r8, #16
 80091d8:	f7f7 f994 	bl	8000504 <__aeabi_ui2d>
 80091dc:	2d09      	cmp	r5, #9
 80091de:	4682      	mov	sl, r0
 80091e0:	468b      	mov	fp, r1
 80091e2:	dd13      	ble.n	800920c <_strtod_l+0x3dc>
 80091e4:	4b7b      	ldr	r3, [pc, #492]	; (80093d4 <_strtod_l+0x5a4>)
 80091e6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80091ea:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80091ee:	f7f7 fa03 	bl	80005f8 <__aeabi_dmul>
 80091f2:	4682      	mov	sl, r0
 80091f4:	4648      	mov	r0, r9
 80091f6:	468b      	mov	fp, r1
 80091f8:	f7f7 f984 	bl	8000504 <__aeabi_ui2d>
 80091fc:	4602      	mov	r2, r0
 80091fe:	460b      	mov	r3, r1
 8009200:	4650      	mov	r0, sl
 8009202:	4659      	mov	r1, fp
 8009204:	f7f7 f842 	bl	800028c <__adddf3>
 8009208:	4682      	mov	sl, r0
 800920a:	468b      	mov	fp, r1
 800920c:	2d0f      	cmp	r5, #15
 800920e:	dc38      	bgt.n	8009282 <_strtod_l+0x452>
 8009210:	9b06      	ldr	r3, [sp, #24]
 8009212:	2b00      	cmp	r3, #0
 8009214:	f43f ae50 	beq.w	8008eb8 <_strtod_l+0x88>
 8009218:	dd24      	ble.n	8009264 <_strtod_l+0x434>
 800921a:	2b16      	cmp	r3, #22
 800921c:	dc0b      	bgt.n	8009236 <_strtod_l+0x406>
 800921e:	496d      	ldr	r1, [pc, #436]	; (80093d4 <_strtod_l+0x5a4>)
 8009220:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009224:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009228:	4652      	mov	r2, sl
 800922a:	465b      	mov	r3, fp
 800922c:	f7f7 f9e4 	bl	80005f8 <__aeabi_dmul>
 8009230:	4682      	mov	sl, r0
 8009232:	468b      	mov	fp, r1
 8009234:	e640      	b.n	8008eb8 <_strtod_l+0x88>
 8009236:	9a06      	ldr	r2, [sp, #24]
 8009238:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800923c:	4293      	cmp	r3, r2
 800923e:	db20      	blt.n	8009282 <_strtod_l+0x452>
 8009240:	4c64      	ldr	r4, [pc, #400]	; (80093d4 <_strtod_l+0x5a4>)
 8009242:	f1c5 050f 	rsb	r5, r5, #15
 8009246:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800924a:	4652      	mov	r2, sl
 800924c:	465b      	mov	r3, fp
 800924e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009252:	f7f7 f9d1 	bl	80005f8 <__aeabi_dmul>
 8009256:	9b06      	ldr	r3, [sp, #24]
 8009258:	1b5d      	subs	r5, r3, r5
 800925a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800925e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8009262:	e7e3      	b.n	800922c <_strtod_l+0x3fc>
 8009264:	9b06      	ldr	r3, [sp, #24]
 8009266:	3316      	adds	r3, #22
 8009268:	db0b      	blt.n	8009282 <_strtod_l+0x452>
 800926a:	9b05      	ldr	r3, [sp, #20]
 800926c:	1b9e      	subs	r6, r3, r6
 800926e:	4b59      	ldr	r3, [pc, #356]	; (80093d4 <_strtod_l+0x5a4>)
 8009270:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8009274:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009278:	4650      	mov	r0, sl
 800927a:	4659      	mov	r1, fp
 800927c:	f7f7 fae6 	bl	800084c <__aeabi_ddiv>
 8009280:	e7d6      	b.n	8009230 <_strtod_l+0x400>
 8009282:	9b06      	ldr	r3, [sp, #24]
 8009284:	eba5 0808 	sub.w	r8, r5, r8
 8009288:	4498      	add	r8, r3
 800928a:	f1b8 0f00 	cmp.w	r8, #0
 800928e:	dd74      	ble.n	800937a <_strtod_l+0x54a>
 8009290:	f018 030f 	ands.w	r3, r8, #15
 8009294:	d00a      	beq.n	80092ac <_strtod_l+0x47c>
 8009296:	494f      	ldr	r1, [pc, #316]	; (80093d4 <_strtod_l+0x5a4>)
 8009298:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800929c:	4652      	mov	r2, sl
 800929e:	465b      	mov	r3, fp
 80092a0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80092a4:	f7f7 f9a8 	bl	80005f8 <__aeabi_dmul>
 80092a8:	4682      	mov	sl, r0
 80092aa:	468b      	mov	fp, r1
 80092ac:	f038 080f 	bics.w	r8, r8, #15
 80092b0:	d04f      	beq.n	8009352 <_strtod_l+0x522>
 80092b2:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80092b6:	dd22      	ble.n	80092fe <_strtod_l+0x4ce>
 80092b8:	2500      	movs	r5, #0
 80092ba:	462e      	mov	r6, r5
 80092bc:	9507      	str	r5, [sp, #28]
 80092be:	9505      	str	r5, [sp, #20]
 80092c0:	2322      	movs	r3, #34	; 0x22
 80092c2:	f8df b118 	ldr.w	fp, [pc, #280]	; 80093dc <_strtod_l+0x5ac>
 80092c6:	6023      	str	r3, [r4, #0]
 80092c8:	f04f 0a00 	mov.w	sl, #0
 80092cc:	9b07      	ldr	r3, [sp, #28]
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	f43f adf2 	beq.w	8008eb8 <_strtod_l+0x88>
 80092d4:	9918      	ldr	r1, [sp, #96]	; 0x60
 80092d6:	4620      	mov	r0, r4
 80092d8:	f001 fe90 	bl	800affc <_Bfree>
 80092dc:	9905      	ldr	r1, [sp, #20]
 80092de:	4620      	mov	r0, r4
 80092e0:	f001 fe8c 	bl	800affc <_Bfree>
 80092e4:	4631      	mov	r1, r6
 80092e6:	4620      	mov	r0, r4
 80092e8:	f001 fe88 	bl	800affc <_Bfree>
 80092ec:	9907      	ldr	r1, [sp, #28]
 80092ee:	4620      	mov	r0, r4
 80092f0:	f001 fe84 	bl	800affc <_Bfree>
 80092f4:	4629      	mov	r1, r5
 80092f6:	4620      	mov	r0, r4
 80092f8:	f001 fe80 	bl	800affc <_Bfree>
 80092fc:	e5dc      	b.n	8008eb8 <_strtod_l+0x88>
 80092fe:	4b36      	ldr	r3, [pc, #216]	; (80093d8 <_strtod_l+0x5a8>)
 8009300:	9304      	str	r3, [sp, #16]
 8009302:	2300      	movs	r3, #0
 8009304:	ea4f 1828 	mov.w	r8, r8, asr #4
 8009308:	4650      	mov	r0, sl
 800930a:	4659      	mov	r1, fp
 800930c:	4699      	mov	r9, r3
 800930e:	f1b8 0f01 	cmp.w	r8, #1
 8009312:	dc21      	bgt.n	8009358 <_strtod_l+0x528>
 8009314:	b10b      	cbz	r3, 800931a <_strtod_l+0x4ea>
 8009316:	4682      	mov	sl, r0
 8009318:	468b      	mov	fp, r1
 800931a:	4b2f      	ldr	r3, [pc, #188]	; (80093d8 <_strtod_l+0x5a8>)
 800931c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8009320:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8009324:	4652      	mov	r2, sl
 8009326:	465b      	mov	r3, fp
 8009328:	e9d9 0100 	ldrd	r0, r1, [r9]
 800932c:	f7f7 f964 	bl	80005f8 <__aeabi_dmul>
 8009330:	4b2a      	ldr	r3, [pc, #168]	; (80093dc <_strtod_l+0x5ac>)
 8009332:	460a      	mov	r2, r1
 8009334:	400b      	ands	r3, r1
 8009336:	492a      	ldr	r1, [pc, #168]	; (80093e0 <_strtod_l+0x5b0>)
 8009338:	428b      	cmp	r3, r1
 800933a:	4682      	mov	sl, r0
 800933c:	d8bc      	bhi.n	80092b8 <_strtod_l+0x488>
 800933e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8009342:	428b      	cmp	r3, r1
 8009344:	bf86      	itte	hi
 8009346:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 80093e4 <_strtod_l+0x5b4>
 800934a:	f04f 3aff 	movhi.w	sl, #4294967295
 800934e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8009352:	2300      	movs	r3, #0
 8009354:	9304      	str	r3, [sp, #16]
 8009356:	e084      	b.n	8009462 <_strtod_l+0x632>
 8009358:	f018 0f01 	tst.w	r8, #1
 800935c:	d005      	beq.n	800936a <_strtod_l+0x53a>
 800935e:	9b04      	ldr	r3, [sp, #16]
 8009360:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009364:	f7f7 f948 	bl	80005f8 <__aeabi_dmul>
 8009368:	2301      	movs	r3, #1
 800936a:	9a04      	ldr	r2, [sp, #16]
 800936c:	3208      	adds	r2, #8
 800936e:	f109 0901 	add.w	r9, r9, #1
 8009372:	ea4f 0868 	mov.w	r8, r8, asr #1
 8009376:	9204      	str	r2, [sp, #16]
 8009378:	e7c9      	b.n	800930e <_strtod_l+0x4de>
 800937a:	d0ea      	beq.n	8009352 <_strtod_l+0x522>
 800937c:	f1c8 0800 	rsb	r8, r8, #0
 8009380:	f018 020f 	ands.w	r2, r8, #15
 8009384:	d00a      	beq.n	800939c <_strtod_l+0x56c>
 8009386:	4b13      	ldr	r3, [pc, #76]	; (80093d4 <_strtod_l+0x5a4>)
 8009388:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800938c:	4650      	mov	r0, sl
 800938e:	4659      	mov	r1, fp
 8009390:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009394:	f7f7 fa5a 	bl	800084c <__aeabi_ddiv>
 8009398:	4682      	mov	sl, r0
 800939a:	468b      	mov	fp, r1
 800939c:	ea5f 1828 	movs.w	r8, r8, asr #4
 80093a0:	d0d7      	beq.n	8009352 <_strtod_l+0x522>
 80093a2:	f1b8 0f1f 	cmp.w	r8, #31
 80093a6:	dd1f      	ble.n	80093e8 <_strtod_l+0x5b8>
 80093a8:	2500      	movs	r5, #0
 80093aa:	462e      	mov	r6, r5
 80093ac:	9507      	str	r5, [sp, #28]
 80093ae:	9505      	str	r5, [sp, #20]
 80093b0:	2322      	movs	r3, #34	; 0x22
 80093b2:	f04f 0a00 	mov.w	sl, #0
 80093b6:	f04f 0b00 	mov.w	fp, #0
 80093ba:	6023      	str	r3, [r4, #0]
 80093bc:	e786      	b.n	80092cc <_strtod_l+0x49c>
 80093be:	bf00      	nop
 80093c0:	0800ca15 	.word	0x0800ca15
 80093c4:	0800ca58 	.word	0x0800ca58
 80093c8:	0800ca0d 	.word	0x0800ca0d
 80093cc:	0800cb9c 	.word	0x0800cb9c
 80093d0:	0800ce48 	.word	0x0800ce48
 80093d4:	0800cd28 	.word	0x0800cd28
 80093d8:	0800cd00 	.word	0x0800cd00
 80093dc:	7ff00000 	.word	0x7ff00000
 80093e0:	7ca00000 	.word	0x7ca00000
 80093e4:	7fefffff 	.word	0x7fefffff
 80093e8:	f018 0310 	ands.w	r3, r8, #16
 80093ec:	bf18      	it	ne
 80093ee:	236a      	movne	r3, #106	; 0x6a
 80093f0:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 80097a0 <_strtod_l+0x970>
 80093f4:	9304      	str	r3, [sp, #16]
 80093f6:	4650      	mov	r0, sl
 80093f8:	4659      	mov	r1, fp
 80093fa:	2300      	movs	r3, #0
 80093fc:	f018 0f01 	tst.w	r8, #1
 8009400:	d004      	beq.n	800940c <_strtod_l+0x5dc>
 8009402:	e9d9 2300 	ldrd	r2, r3, [r9]
 8009406:	f7f7 f8f7 	bl	80005f8 <__aeabi_dmul>
 800940a:	2301      	movs	r3, #1
 800940c:	ea5f 0868 	movs.w	r8, r8, asr #1
 8009410:	f109 0908 	add.w	r9, r9, #8
 8009414:	d1f2      	bne.n	80093fc <_strtod_l+0x5cc>
 8009416:	b10b      	cbz	r3, 800941c <_strtod_l+0x5ec>
 8009418:	4682      	mov	sl, r0
 800941a:	468b      	mov	fp, r1
 800941c:	9b04      	ldr	r3, [sp, #16]
 800941e:	b1c3      	cbz	r3, 8009452 <_strtod_l+0x622>
 8009420:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8009424:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8009428:	2b00      	cmp	r3, #0
 800942a:	4659      	mov	r1, fp
 800942c:	dd11      	ble.n	8009452 <_strtod_l+0x622>
 800942e:	2b1f      	cmp	r3, #31
 8009430:	f340 8124 	ble.w	800967c <_strtod_l+0x84c>
 8009434:	2b34      	cmp	r3, #52	; 0x34
 8009436:	bfde      	ittt	le
 8009438:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800943c:	f04f 33ff 	movle.w	r3, #4294967295
 8009440:	fa03 f202 	lslle.w	r2, r3, r2
 8009444:	f04f 0a00 	mov.w	sl, #0
 8009448:	bfcc      	ite	gt
 800944a:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800944e:	ea02 0b01 	andle.w	fp, r2, r1
 8009452:	2200      	movs	r2, #0
 8009454:	2300      	movs	r3, #0
 8009456:	4650      	mov	r0, sl
 8009458:	4659      	mov	r1, fp
 800945a:	f7f7 fb35 	bl	8000ac8 <__aeabi_dcmpeq>
 800945e:	2800      	cmp	r0, #0
 8009460:	d1a2      	bne.n	80093a8 <_strtod_l+0x578>
 8009462:	9b07      	ldr	r3, [sp, #28]
 8009464:	9300      	str	r3, [sp, #0]
 8009466:	9908      	ldr	r1, [sp, #32]
 8009468:	462b      	mov	r3, r5
 800946a:	463a      	mov	r2, r7
 800946c:	4620      	mov	r0, r4
 800946e:	f001 fe2d 	bl	800b0cc <__s2b>
 8009472:	9007      	str	r0, [sp, #28]
 8009474:	2800      	cmp	r0, #0
 8009476:	f43f af1f 	beq.w	80092b8 <_strtod_l+0x488>
 800947a:	9b05      	ldr	r3, [sp, #20]
 800947c:	1b9e      	subs	r6, r3, r6
 800947e:	9b06      	ldr	r3, [sp, #24]
 8009480:	2b00      	cmp	r3, #0
 8009482:	bfb4      	ite	lt
 8009484:	4633      	movlt	r3, r6
 8009486:	2300      	movge	r3, #0
 8009488:	930c      	str	r3, [sp, #48]	; 0x30
 800948a:	9b06      	ldr	r3, [sp, #24]
 800948c:	2500      	movs	r5, #0
 800948e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8009492:	9312      	str	r3, [sp, #72]	; 0x48
 8009494:	462e      	mov	r6, r5
 8009496:	9b07      	ldr	r3, [sp, #28]
 8009498:	4620      	mov	r0, r4
 800949a:	6859      	ldr	r1, [r3, #4]
 800949c:	f001 fd6e 	bl	800af7c <_Balloc>
 80094a0:	9005      	str	r0, [sp, #20]
 80094a2:	2800      	cmp	r0, #0
 80094a4:	f43f af0c 	beq.w	80092c0 <_strtod_l+0x490>
 80094a8:	9b07      	ldr	r3, [sp, #28]
 80094aa:	691a      	ldr	r2, [r3, #16]
 80094ac:	3202      	adds	r2, #2
 80094ae:	f103 010c 	add.w	r1, r3, #12
 80094b2:	0092      	lsls	r2, r2, #2
 80094b4:	300c      	adds	r0, #12
 80094b6:	f001 fd53 	bl	800af60 <memcpy>
 80094ba:	ec4b ab10 	vmov	d0, sl, fp
 80094be:	aa1a      	add	r2, sp, #104	; 0x68
 80094c0:	a919      	add	r1, sp, #100	; 0x64
 80094c2:	4620      	mov	r0, r4
 80094c4:	f002 f948 	bl	800b758 <__d2b>
 80094c8:	ec4b ab18 	vmov	d8, sl, fp
 80094cc:	9018      	str	r0, [sp, #96]	; 0x60
 80094ce:	2800      	cmp	r0, #0
 80094d0:	f43f aef6 	beq.w	80092c0 <_strtod_l+0x490>
 80094d4:	2101      	movs	r1, #1
 80094d6:	4620      	mov	r0, r4
 80094d8:	f001 fe92 	bl	800b200 <__i2b>
 80094dc:	4606      	mov	r6, r0
 80094de:	2800      	cmp	r0, #0
 80094e0:	f43f aeee 	beq.w	80092c0 <_strtod_l+0x490>
 80094e4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80094e6:	9904      	ldr	r1, [sp, #16]
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	bfab      	itete	ge
 80094ec:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 80094ee:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 80094f0:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 80094f2:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 80094f6:	bfac      	ite	ge
 80094f8:	eb03 0902 	addge.w	r9, r3, r2
 80094fc:	1ad7      	sublt	r7, r2, r3
 80094fe:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8009500:	eba3 0801 	sub.w	r8, r3, r1
 8009504:	4490      	add	r8, r2
 8009506:	4ba1      	ldr	r3, [pc, #644]	; (800978c <_strtod_l+0x95c>)
 8009508:	f108 38ff 	add.w	r8, r8, #4294967295
 800950c:	4598      	cmp	r8, r3
 800950e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8009512:	f280 80c7 	bge.w	80096a4 <_strtod_l+0x874>
 8009516:	eba3 0308 	sub.w	r3, r3, r8
 800951a:	2b1f      	cmp	r3, #31
 800951c:	eba2 0203 	sub.w	r2, r2, r3
 8009520:	f04f 0101 	mov.w	r1, #1
 8009524:	f300 80b1 	bgt.w	800968a <_strtod_l+0x85a>
 8009528:	fa01 f303 	lsl.w	r3, r1, r3
 800952c:	930d      	str	r3, [sp, #52]	; 0x34
 800952e:	2300      	movs	r3, #0
 8009530:	9308      	str	r3, [sp, #32]
 8009532:	eb09 0802 	add.w	r8, r9, r2
 8009536:	9b04      	ldr	r3, [sp, #16]
 8009538:	45c1      	cmp	r9, r8
 800953a:	4417      	add	r7, r2
 800953c:	441f      	add	r7, r3
 800953e:	464b      	mov	r3, r9
 8009540:	bfa8      	it	ge
 8009542:	4643      	movge	r3, r8
 8009544:	42bb      	cmp	r3, r7
 8009546:	bfa8      	it	ge
 8009548:	463b      	movge	r3, r7
 800954a:	2b00      	cmp	r3, #0
 800954c:	bfc2      	ittt	gt
 800954e:	eba8 0803 	subgt.w	r8, r8, r3
 8009552:	1aff      	subgt	r7, r7, r3
 8009554:	eba9 0903 	subgt.w	r9, r9, r3
 8009558:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800955a:	2b00      	cmp	r3, #0
 800955c:	dd17      	ble.n	800958e <_strtod_l+0x75e>
 800955e:	4631      	mov	r1, r6
 8009560:	461a      	mov	r2, r3
 8009562:	4620      	mov	r0, r4
 8009564:	f001 ff0c 	bl	800b380 <__pow5mult>
 8009568:	4606      	mov	r6, r0
 800956a:	2800      	cmp	r0, #0
 800956c:	f43f aea8 	beq.w	80092c0 <_strtod_l+0x490>
 8009570:	4601      	mov	r1, r0
 8009572:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8009574:	4620      	mov	r0, r4
 8009576:	f001 fe59 	bl	800b22c <__multiply>
 800957a:	900b      	str	r0, [sp, #44]	; 0x2c
 800957c:	2800      	cmp	r0, #0
 800957e:	f43f ae9f 	beq.w	80092c0 <_strtod_l+0x490>
 8009582:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009584:	4620      	mov	r0, r4
 8009586:	f001 fd39 	bl	800affc <_Bfree>
 800958a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800958c:	9318      	str	r3, [sp, #96]	; 0x60
 800958e:	f1b8 0f00 	cmp.w	r8, #0
 8009592:	f300 808c 	bgt.w	80096ae <_strtod_l+0x87e>
 8009596:	9b06      	ldr	r3, [sp, #24]
 8009598:	2b00      	cmp	r3, #0
 800959a:	dd08      	ble.n	80095ae <_strtod_l+0x77e>
 800959c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800959e:	9905      	ldr	r1, [sp, #20]
 80095a0:	4620      	mov	r0, r4
 80095a2:	f001 feed 	bl	800b380 <__pow5mult>
 80095a6:	9005      	str	r0, [sp, #20]
 80095a8:	2800      	cmp	r0, #0
 80095aa:	f43f ae89 	beq.w	80092c0 <_strtod_l+0x490>
 80095ae:	2f00      	cmp	r7, #0
 80095b0:	dd08      	ble.n	80095c4 <_strtod_l+0x794>
 80095b2:	9905      	ldr	r1, [sp, #20]
 80095b4:	463a      	mov	r2, r7
 80095b6:	4620      	mov	r0, r4
 80095b8:	f001 ff3c 	bl	800b434 <__lshift>
 80095bc:	9005      	str	r0, [sp, #20]
 80095be:	2800      	cmp	r0, #0
 80095c0:	f43f ae7e 	beq.w	80092c0 <_strtod_l+0x490>
 80095c4:	f1b9 0f00 	cmp.w	r9, #0
 80095c8:	dd08      	ble.n	80095dc <_strtod_l+0x7ac>
 80095ca:	4631      	mov	r1, r6
 80095cc:	464a      	mov	r2, r9
 80095ce:	4620      	mov	r0, r4
 80095d0:	f001 ff30 	bl	800b434 <__lshift>
 80095d4:	4606      	mov	r6, r0
 80095d6:	2800      	cmp	r0, #0
 80095d8:	f43f ae72 	beq.w	80092c0 <_strtod_l+0x490>
 80095dc:	9a05      	ldr	r2, [sp, #20]
 80095de:	9918      	ldr	r1, [sp, #96]	; 0x60
 80095e0:	4620      	mov	r0, r4
 80095e2:	f001 ffb3 	bl	800b54c <__mdiff>
 80095e6:	4605      	mov	r5, r0
 80095e8:	2800      	cmp	r0, #0
 80095ea:	f43f ae69 	beq.w	80092c0 <_strtod_l+0x490>
 80095ee:	68c3      	ldr	r3, [r0, #12]
 80095f0:	930b      	str	r3, [sp, #44]	; 0x2c
 80095f2:	2300      	movs	r3, #0
 80095f4:	60c3      	str	r3, [r0, #12]
 80095f6:	4631      	mov	r1, r6
 80095f8:	f001 ff8c 	bl	800b514 <__mcmp>
 80095fc:	2800      	cmp	r0, #0
 80095fe:	da60      	bge.n	80096c2 <_strtod_l+0x892>
 8009600:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009602:	ea53 030a 	orrs.w	r3, r3, sl
 8009606:	f040 8082 	bne.w	800970e <_strtod_l+0x8de>
 800960a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800960e:	2b00      	cmp	r3, #0
 8009610:	d17d      	bne.n	800970e <_strtod_l+0x8de>
 8009612:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009616:	0d1b      	lsrs	r3, r3, #20
 8009618:	051b      	lsls	r3, r3, #20
 800961a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800961e:	d976      	bls.n	800970e <_strtod_l+0x8de>
 8009620:	696b      	ldr	r3, [r5, #20]
 8009622:	b913      	cbnz	r3, 800962a <_strtod_l+0x7fa>
 8009624:	692b      	ldr	r3, [r5, #16]
 8009626:	2b01      	cmp	r3, #1
 8009628:	dd71      	ble.n	800970e <_strtod_l+0x8de>
 800962a:	4629      	mov	r1, r5
 800962c:	2201      	movs	r2, #1
 800962e:	4620      	mov	r0, r4
 8009630:	f001 ff00 	bl	800b434 <__lshift>
 8009634:	4631      	mov	r1, r6
 8009636:	4605      	mov	r5, r0
 8009638:	f001 ff6c 	bl	800b514 <__mcmp>
 800963c:	2800      	cmp	r0, #0
 800963e:	dd66      	ble.n	800970e <_strtod_l+0x8de>
 8009640:	9904      	ldr	r1, [sp, #16]
 8009642:	4a53      	ldr	r2, [pc, #332]	; (8009790 <_strtod_l+0x960>)
 8009644:	465b      	mov	r3, fp
 8009646:	2900      	cmp	r1, #0
 8009648:	f000 8081 	beq.w	800974e <_strtod_l+0x91e>
 800964c:	ea02 010b 	and.w	r1, r2, fp
 8009650:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8009654:	dc7b      	bgt.n	800974e <_strtod_l+0x91e>
 8009656:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800965a:	f77f aea9 	ble.w	80093b0 <_strtod_l+0x580>
 800965e:	4b4d      	ldr	r3, [pc, #308]	; (8009794 <_strtod_l+0x964>)
 8009660:	4650      	mov	r0, sl
 8009662:	4659      	mov	r1, fp
 8009664:	2200      	movs	r2, #0
 8009666:	f7f6 ffc7 	bl	80005f8 <__aeabi_dmul>
 800966a:	460b      	mov	r3, r1
 800966c:	4303      	orrs	r3, r0
 800966e:	bf08      	it	eq
 8009670:	2322      	moveq	r3, #34	; 0x22
 8009672:	4682      	mov	sl, r0
 8009674:	468b      	mov	fp, r1
 8009676:	bf08      	it	eq
 8009678:	6023      	streq	r3, [r4, #0]
 800967a:	e62b      	b.n	80092d4 <_strtod_l+0x4a4>
 800967c:	f04f 32ff 	mov.w	r2, #4294967295
 8009680:	fa02 f303 	lsl.w	r3, r2, r3
 8009684:	ea03 0a0a 	and.w	sl, r3, sl
 8009688:	e6e3      	b.n	8009452 <_strtod_l+0x622>
 800968a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800968e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8009692:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8009696:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800969a:	fa01 f308 	lsl.w	r3, r1, r8
 800969e:	9308      	str	r3, [sp, #32]
 80096a0:	910d      	str	r1, [sp, #52]	; 0x34
 80096a2:	e746      	b.n	8009532 <_strtod_l+0x702>
 80096a4:	2300      	movs	r3, #0
 80096a6:	9308      	str	r3, [sp, #32]
 80096a8:	2301      	movs	r3, #1
 80096aa:	930d      	str	r3, [sp, #52]	; 0x34
 80096ac:	e741      	b.n	8009532 <_strtod_l+0x702>
 80096ae:	9918      	ldr	r1, [sp, #96]	; 0x60
 80096b0:	4642      	mov	r2, r8
 80096b2:	4620      	mov	r0, r4
 80096b4:	f001 febe 	bl	800b434 <__lshift>
 80096b8:	9018      	str	r0, [sp, #96]	; 0x60
 80096ba:	2800      	cmp	r0, #0
 80096bc:	f47f af6b 	bne.w	8009596 <_strtod_l+0x766>
 80096c0:	e5fe      	b.n	80092c0 <_strtod_l+0x490>
 80096c2:	465f      	mov	r7, fp
 80096c4:	d16e      	bne.n	80097a4 <_strtod_l+0x974>
 80096c6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80096c8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80096cc:	b342      	cbz	r2, 8009720 <_strtod_l+0x8f0>
 80096ce:	4a32      	ldr	r2, [pc, #200]	; (8009798 <_strtod_l+0x968>)
 80096d0:	4293      	cmp	r3, r2
 80096d2:	d128      	bne.n	8009726 <_strtod_l+0x8f6>
 80096d4:	9b04      	ldr	r3, [sp, #16]
 80096d6:	4651      	mov	r1, sl
 80096d8:	b1eb      	cbz	r3, 8009716 <_strtod_l+0x8e6>
 80096da:	4b2d      	ldr	r3, [pc, #180]	; (8009790 <_strtod_l+0x960>)
 80096dc:	403b      	ands	r3, r7
 80096de:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80096e2:	f04f 32ff 	mov.w	r2, #4294967295
 80096e6:	d819      	bhi.n	800971c <_strtod_l+0x8ec>
 80096e8:	0d1b      	lsrs	r3, r3, #20
 80096ea:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80096ee:	fa02 f303 	lsl.w	r3, r2, r3
 80096f2:	4299      	cmp	r1, r3
 80096f4:	d117      	bne.n	8009726 <_strtod_l+0x8f6>
 80096f6:	4b29      	ldr	r3, [pc, #164]	; (800979c <_strtod_l+0x96c>)
 80096f8:	429f      	cmp	r7, r3
 80096fa:	d102      	bne.n	8009702 <_strtod_l+0x8d2>
 80096fc:	3101      	adds	r1, #1
 80096fe:	f43f addf 	beq.w	80092c0 <_strtod_l+0x490>
 8009702:	4b23      	ldr	r3, [pc, #140]	; (8009790 <_strtod_l+0x960>)
 8009704:	403b      	ands	r3, r7
 8009706:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800970a:	f04f 0a00 	mov.w	sl, #0
 800970e:	9b04      	ldr	r3, [sp, #16]
 8009710:	2b00      	cmp	r3, #0
 8009712:	d1a4      	bne.n	800965e <_strtod_l+0x82e>
 8009714:	e5de      	b.n	80092d4 <_strtod_l+0x4a4>
 8009716:	f04f 33ff 	mov.w	r3, #4294967295
 800971a:	e7ea      	b.n	80096f2 <_strtod_l+0x8c2>
 800971c:	4613      	mov	r3, r2
 800971e:	e7e8      	b.n	80096f2 <_strtod_l+0x8c2>
 8009720:	ea53 030a 	orrs.w	r3, r3, sl
 8009724:	d08c      	beq.n	8009640 <_strtod_l+0x810>
 8009726:	9b08      	ldr	r3, [sp, #32]
 8009728:	b1db      	cbz	r3, 8009762 <_strtod_l+0x932>
 800972a:	423b      	tst	r3, r7
 800972c:	d0ef      	beq.n	800970e <_strtod_l+0x8de>
 800972e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009730:	9a04      	ldr	r2, [sp, #16]
 8009732:	4650      	mov	r0, sl
 8009734:	4659      	mov	r1, fp
 8009736:	b1c3      	cbz	r3, 800976a <_strtod_l+0x93a>
 8009738:	f7ff fb5e 	bl	8008df8 <sulp>
 800973c:	4602      	mov	r2, r0
 800973e:	460b      	mov	r3, r1
 8009740:	ec51 0b18 	vmov	r0, r1, d8
 8009744:	f7f6 fda2 	bl	800028c <__adddf3>
 8009748:	4682      	mov	sl, r0
 800974a:	468b      	mov	fp, r1
 800974c:	e7df      	b.n	800970e <_strtod_l+0x8de>
 800974e:	4013      	ands	r3, r2
 8009750:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8009754:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8009758:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800975c:	f04f 3aff 	mov.w	sl, #4294967295
 8009760:	e7d5      	b.n	800970e <_strtod_l+0x8de>
 8009762:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009764:	ea13 0f0a 	tst.w	r3, sl
 8009768:	e7e0      	b.n	800972c <_strtod_l+0x8fc>
 800976a:	f7ff fb45 	bl	8008df8 <sulp>
 800976e:	4602      	mov	r2, r0
 8009770:	460b      	mov	r3, r1
 8009772:	ec51 0b18 	vmov	r0, r1, d8
 8009776:	f7f6 fd87 	bl	8000288 <__aeabi_dsub>
 800977a:	2200      	movs	r2, #0
 800977c:	2300      	movs	r3, #0
 800977e:	4682      	mov	sl, r0
 8009780:	468b      	mov	fp, r1
 8009782:	f7f7 f9a1 	bl	8000ac8 <__aeabi_dcmpeq>
 8009786:	2800      	cmp	r0, #0
 8009788:	d0c1      	beq.n	800970e <_strtod_l+0x8de>
 800978a:	e611      	b.n	80093b0 <_strtod_l+0x580>
 800978c:	fffffc02 	.word	0xfffffc02
 8009790:	7ff00000 	.word	0x7ff00000
 8009794:	39500000 	.word	0x39500000
 8009798:	000fffff 	.word	0x000fffff
 800979c:	7fefffff 	.word	0x7fefffff
 80097a0:	0800ca70 	.word	0x0800ca70
 80097a4:	4631      	mov	r1, r6
 80097a6:	4628      	mov	r0, r5
 80097a8:	f002 f832 	bl	800b810 <__ratio>
 80097ac:	ec59 8b10 	vmov	r8, r9, d0
 80097b0:	ee10 0a10 	vmov	r0, s0
 80097b4:	2200      	movs	r2, #0
 80097b6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80097ba:	4649      	mov	r1, r9
 80097bc:	f7f7 f998 	bl	8000af0 <__aeabi_dcmple>
 80097c0:	2800      	cmp	r0, #0
 80097c2:	d07a      	beq.n	80098ba <_strtod_l+0xa8a>
 80097c4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	d04a      	beq.n	8009860 <_strtod_l+0xa30>
 80097ca:	4b95      	ldr	r3, [pc, #596]	; (8009a20 <_strtod_l+0xbf0>)
 80097cc:	2200      	movs	r2, #0
 80097ce:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80097d2:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8009a20 <_strtod_l+0xbf0>
 80097d6:	f04f 0800 	mov.w	r8, #0
 80097da:	4b92      	ldr	r3, [pc, #584]	; (8009a24 <_strtod_l+0xbf4>)
 80097dc:	403b      	ands	r3, r7
 80097de:	930d      	str	r3, [sp, #52]	; 0x34
 80097e0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80097e2:	4b91      	ldr	r3, [pc, #580]	; (8009a28 <_strtod_l+0xbf8>)
 80097e4:	429a      	cmp	r2, r3
 80097e6:	f040 80b0 	bne.w	800994a <_strtod_l+0xb1a>
 80097ea:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80097ee:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 80097f2:	ec4b ab10 	vmov	d0, sl, fp
 80097f6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80097fa:	f001 ff31 	bl	800b660 <__ulp>
 80097fe:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009802:	ec53 2b10 	vmov	r2, r3, d0
 8009806:	f7f6 fef7 	bl	80005f8 <__aeabi_dmul>
 800980a:	4652      	mov	r2, sl
 800980c:	465b      	mov	r3, fp
 800980e:	f7f6 fd3d 	bl	800028c <__adddf3>
 8009812:	460b      	mov	r3, r1
 8009814:	4983      	ldr	r1, [pc, #524]	; (8009a24 <_strtod_l+0xbf4>)
 8009816:	4a85      	ldr	r2, [pc, #532]	; (8009a2c <_strtod_l+0xbfc>)
 8009818:	4019      	ands	r1, r3
 800981a:	4291      	cmp	r1, r2
 800981c:	4682      	mov	sl, r0
 800981e:	d960      	bls.n	80098e2 <_strtod_l+0xab2>
 8009820:	ee18 3a90 	vmov	r3, s17
 8009824:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8009828:	4293      	cmp	r3, r2
 800982a:	d104      	bne.n	8009836 <_strtod_l+0xa06>
 800982c:	ee18 3a10 	vmov	r3, s16
 8009830:	3301      	adds	r3, #1
 8009832:	f43f ad45 	beq.w	80092c0 <_strtod_l+0x490>
 8009836:	f8df b200 	ldr.w	fp, [pc, #512]	; 8009a38 <_strtod_l+0xc08>
 800983a:	f04f 3aff 	mov.w	sl, #4294967295
 800983e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009840:	4620      	mov	r0, r4
 8009842:	f001 fbdb 	bl	800affc <_Bfree>
 8009846:	9905      	ldr	r1, [sp, #20]
 8009848:	4620      	mov	r0, r4
 800984a:	f001 fbd7 	bl	800affc <_Bfree>
 800984e:	4631      	mov	r1, r6
 8009850:	4620      	mov	r0, r4
 8009852:	f001 fbd3 	bl	800affc <_Bfree>
 8009856:	4629      	mov	r1, r5
 8009858:	4620      	mov	r0, r4
 800985a:	f001 fbcf 	bl	800affc <_Bfree>
 800985e:	e61a      	b.n	8009496 <_strtod_l+0x666>
 8009860:	f1ba 0f00 	cmp.w	sl, #0
 8009864:	d11b      	bne.n	800989e <_strtod_l+0xa6e>
 8009866:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800986a:	b9f3      	cbnz	r3, 80098aa <_strtod_l+0xa7a>
 800986c:	4b6c      	ldr	r3, [pc, #432]	; (8009a20 <_strtod_l+0xbf0>)
 800986e:	2200      	movs	r2, #0
 8009870:	4640      	mov	r0, r8
 8009872:	4649      	mov	r1, r9
 8009874:	f7f7 f932 	bl	8000adc <__aeabi_dcmplt>
 8009878:	b9d0      	cbnz	r0, 80098b0 <_strtod_l+0xa80>
 800987a:	4640      	mov	r0, r8
 800987c:	4649      	mov	r1, r9
 800987e:	4b6c      	ldr	r3, [pc, #432]	; (8009a30 <_strtod_l+0xc00>)
 8009880:	2200      	movs	r2, #0
 8009882:	f7f6 feb9 	bl	80005f8 <__aeabi_dmul>
 8009886:	4680      	mov	r8, r0
 8009888:	4689      	mov	r9, r1
 800988a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800988e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8009892:	9315      	str	r3, [sp, #84]	; 0x54
 8009894:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8009898:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800989c:	e79d      	b.n	80097da <_strtod_l+0x9aa>
 800989e:	f1ba 0f01 	cmp.w	sl, #1
 80098a2:	d102      	bne.n	80098aa <_strtod_l+0xa7a>
 80098a4:	2f00      	cmp	r7, #0
 80098a6:	f43f ad83 	beq.w	80093b0 <_strtod_l+0x580>
 80098aa:	4b62      	ldr	r3, [pc, #392]	; (8009a34 <_strtod_l+0xc04>)
 80098ac:	2200      	movs	r2, #0
 80098ae:	e78e      	b.n	80097ce <_strtod_l+0x99e>
 80098b0:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8009a30 <_strtod_l+0xc00>
 80098b4:	f04f 0800 	mov.w	r8, #0
 80098b8:	e7e7      	b.n	800988a <_strtod_l+0xa5a>
 80098ba:	4b5d      	ldr	r3, [pc, #372]	; (8009a30 <_strtod_l+0xc00>)
 80098bc:	4640      	mov	r0, r8
 80098be:	4649      	mov	r1, r9
 80098c0:	2200      	movs	r2, #0
 80098c2:	f7f6 fe99 	bl	80005f8 <__aeabi_dmul>
 80098c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80098c8:	4680      	mov	r8, r0
 80098ca:	4689      	mov	r9, r1
 80098cc:	b933      	cbnz	r3, 80098dc <_strtod_l+0xaac>
 80098ce:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80098d2:	900e      	str	r0, [sp, #56]	; 0x38
 80098d4:	930f      	str	r3, [sp, #60]	; 0x3c
 80098d6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80098da:	e7dd      	b.n	8009898 <_strtod_l+0xa68>
 80098dc:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 80098e0:	e7f9      	b.n	80098d6 <_strtod_l+0xaa6>
 80098e2:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80098e6:	9b04      	ldr	r3, [sp, #16]
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d1a8      	bne.n	800983e <_strtod_l+0xa0e>
 80098ec:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80098f0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80098f2:	0d1b      	lsrs	r3, r3, #20
 80098f4:	051b      	lsls	r3, r3, #20
 80098f6:	429a      	cmp	r2, r3
 80098f8:	d1a1      	bne.n	800983e <_strtod_l+0xa0e>
 80098fa:	4640      	mov	r0, r8
 80098fc:	4649      	mov	r1, r9
 80098fe:	f7f7 f9c3 	bl	8000c88 <__aeabi_d2lz>
 8009902:	f7f6 fe4b 	bl	800059c <__aeabi_l2d>
 8009906:	4602      	mov	r2, r0
 8009908:	460b      	mov	r3, r1
 800990a:	4640      	mov	r0, r8
 800990c:	4649      	mov	r1, r9
 800990e:	f7f6 fcbb 	bl	8000288 <__aeabi_dsub>
 8009912:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009914:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009918:	ea43 030a 	orr.w	r3, r3, sl
 800991c:	4313      	orrs	r3, r2
 800991e:	4680      	mov	r8, r0
 8009920:	4689      	mov	r9, r1
 8009922:	d055      	beq.n	80099d0 <_strtod_l+0xba0>
 8009924:	a336      	add	r3, pc, #216	; (adr r3, 8009a00 <_strtod_l+0xbd0>)
 8009926:	e9d3 2300 	ldrd	r2, r3, [r3]
 800992a:	f7f7 f8d7 	bl	8000adc <__aeabi_dcmplt>
 800992e:	2800      	cmp	r0, #0
 8009930:	f47f acd0 	bne.w	80092d4 <_strtod_l+0x4a4>
 8009934:	a334      	add	r3, pc, #208	; (adr r3, 8009a08 <_strtod_l+0xbd8>)
 8009936:	e9d3 2300 	ldrd	r2, r3, [r3]
 800993a:	4640      	mov	r0, r8
 800993c:	4649      	mov	r1, r9
 800993e:	f7f7 f8eb 	bl	8000b18 <__aeabi_dcmpgt>
 8009942:	2800      	cmp	r0, #0
 8009944:	f43f af7b 	beq.w	800983e <_strtod_l+0xa0e>
 8009948:	e4c4      	b.n	80092d4 <_strtod_l+0x4a4>
 800994a:	9b04      	ldr	r3, [sp, #16]
 800994c:	b333      	cbz	r3, 800999c <_strtod_l+0xb6c>
 800994e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009950:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8009954:	d822      	bhi.n	800999c <_strtod_l+0xb6c>
 8009956:	a32e      	add	r3, pc, #184	; (adr r3, 8009a10 <_strtod_l+0xbe0>)
 8009958:	e9d3 2300 	ldrd	r2, r3, [r3]
 800995c:	4640      	mov	r0, r8
 800995e:	4649      	mov	r1, r9
 8009960:	f7f7 f8c6 	bl	8000af0 <__aeabi_dcmple>
 8009964:	b1a0      	cbz	r0, 8009990 <_strtod_l+0xb60>
 8009966:	4649      	mov	r1, r9
 8009968:	4640      	mov	r0, r8
 800996a:	f7f7 f91d 	bl	8000ba8 <__aeabi_d2uiz>
 800996e:	2801      	cmp	r0, #1
 8009970:	bf38      	it	cc
 8009972:	2001      	movcc	r0, #1
 8009974:	f7f6 fdc6 	bl	8000504 <__aeabi_ui2d>
 8009978:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800997a:	4680      	mov	r8, r0
 800997c:	4689      	mov	r9, r1
 800997e:	bb23      	cbnz	r3, 80099ca <_strtod_l+0xb9a>
 8009980:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009984:	9010      	str	r0, [sp, #64]	; 0x40
 8009986:	9311      	str	r3, [sp, #68]	; 0x44
 8009988:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800998c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009990:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009992:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009994:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8009998:	1a9b      	subs	r3, r3, r2
 800999a:	9309      	str	r3, [sp, #36]	; 0x24
 800999c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80099a0:	eeb0 0a48 	vmov.f32	s0, s16
 80099a4:	eef0 0a68 	vmov.f32	s1, s17
 80099a8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80099ac:	f001 fe58 	bl	800b660 <__ulp>
 80099b0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80099b4:	ec53 2b10 	vmov	r2, r3, d0
 80099b8:	f7f6 fe1e 	bl	80005f8 <__aeabi_dmul>
 80099bc:	ec53 2b18 	vmov	r2, r3, d8
 80099c0:	f7f6 fc64 	bl	800028c <__adddf3>
 80099c4:	4682      	mov	sl, r0
 80099c6:	468b      	mov	fp, r1
 80099c8:	e78d      	b.n	80098e6 <_strtod_l+0xab6>
 80099ca:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 80099ce:	e7db      	b.n	8009988 <_strtod_l+0xb58>
 80099d0:	a311      	add	r3, pc, #68	; (adr r3, 8009a18 <_strtod_l+0xbe8>)
 80099d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099d6:	f7f7 f881 	bl	8000adc <__aeabi_dcmplt>
 80099da:	e7b2      	b.n	8009942 <_strtod_l+0xb12>
 80099dc:	2300      	movs	r3, #0
 80099de:	930a      	str	r3, [sp, #40]	; 0x28
 80099e0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80099e2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80099e4:	6013      	str	r3, [r2, #0]
 80099e6:	f7ff ba6b 	b.w	8008ec0 <_strtod_l+0x90>
 80099ea:	2a65      	cmp	r2, #101	; 0x65
 80099ec:	f43f ab5f 	beq.w	80090ae <_strtod_l+0x27e>
 80099f0:	2a45      	cmp	r2, #69	; 0x45
 80099f2:	f43f ab5c 	beq.w	80090ae <_strtod_l+0x27e>
 80099f6:	2301      	movs	r3, #1
 80099f8:	f7ff bb94 	b.w	8009124 <_strtod_l+0x2f4>
 80099fc:	f3af 8000 	nop.w
 8009a00:	94a03595 	.word	0x94a03595
 8009a04:	3fdfffff 	.word	0x3fdfffff
 8009a08:	35afe535 	.word	0x35afe535
 8009a0c:	3fe00000 	.word	0x3fe00000
 8009a10:	ffc00000 	.word	0xffc00000
 8009a14:	41dfffff 	.word	0x41dfffff
 8009a18:	94a03595 	.word	0x94a03595
 8009a1c:	3fcfffff 	.word	0x3fcfffff
 8009a20:	3ff00000 	.word	0x3ff00000
 8009a24:	7ff00000 	.word	0x7ff00000
 8009a28:	7fe00000 	.word	0x7fe00000
 8009a2c:	7c9fffff 	.word	0x7c9fffff
 8009a30:	3fe00000 	.word	0x3fe00000
 8009a34:	bff00000 	.word	0xbff00000
 8009a38:	7fefffff 	.word	0x7fefffff

08009a3c <_strtod_r>:
 8009a3c:	4b01      	ldr	r3, [pc, #4]	; (8009a44 <_strtod_r+0x8>)
 8009a3e:	f7ff b9f7 	b.w	8008e30 <_strtod_l>
 8009a42:	bf00      	nop
 8009a44:	200000dc 	.word	0x200000dc

08009a48 <_strtol_l.constprop.0>:
 8009a48:	2b01      	cmp	r3, #1
 8009a4a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a4e:	d001      	beq.n	8009a54 <_strtol_l.constprop.0+0xc>
 8009a50:	2b24      	cmp	r3, #36	; 0x24
 8009a52:	d906      	bls.n	8009a62 <_strtol_l.constprop.0+0x1a>
 8009a54:	f7fe fafe 	bl	8008054 <__errno>
 8009a58:	2316      	movs	r3, #22
 8009a5a:	6003      	str	r3, [r0, #0]
 8009a5c:	2000      	movs	r0, #0
 8009a5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a62:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8009b48 <_strtol_l.constprop.0+0x100>
 8009a66:	460d      	mov	r5, r1
 8009a68:	462e      	mov	r6, r5
 8009a6a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009a6e:	f814 700c 	ldrb.w	r7, [r4, ip]
 8009a72:	f017 0708 	ands.w	r7, r7, #8
 8009a76:	d1f7      	bne.n	8009a68 <_strtol_l.constprop.0+0x20>
 8009a78:	2c2d      	cmp	r4, #45	; 0x2d
 8009a7a:	d132      	bne.n	8009ae2 <_strtol_l.constprop.0+0x9a>
 8009a7c:	782c      	ldrb	r4, [r5, #0]
 8009a7e:	2701      	movs	r7, #1
 8009a80:	1cb5      	adds	r5, r6, #2
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	d05b      	beq.n	8009b3e <_strtol_l.constprop.0+0xf6>
 8009a86:	2b10      	cmp	r3, #16
 8009a88:	d109      	bne.n	8009a9e <_strtol_l.constprop.0+0x56>
 8009a8a:	2c30      	cmp	r4, #48	; 0x30
 8009a8c:	d107      	bne.n	8009a9e <_strtol_l.constprop.0+0x56>
 8009a8e:	782c      	ldrb	r4, [r5, #0]
 8009a90:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8009a94:	2c58      	cmp	r4, #88	; 0x58
 8009a96:	d14d      	bne.n	8009b34 <_strtol_l.constprop.0+0xec>
 8009a98:	786c      	ldrb	r4, [r5, #1]
 8009a9a:	2310      	movs	r3, #16
 8009a9c:	3502      	adds	r5, #2
 8009a9e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8009aa2:	f108 38ff 	add.w	r8, r8, #4294967295
 8009aa6:	f04f 0c00 	mov.w	ip, #0
 8009aaa:	fbb8 f9f3 	udiv	r9, r8, r3
 8009aae:	4666      	mov	r6, ip
 8009ab0:	fb03 8a19 	mls	sl, r3, r9, r8
 8009ab4:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8009ab8:	f1be 0f09 	cmp.w	lr, #9
 8009abc:	d816      	bhi.n	8009aec <_strtol_l.constprop.0+0xa4>
 8009abe:	4674      	mov	r4, lr
 8009ac0:	42a3      	cmp	r3, r4
 8009ac2:	dd24      	ble.n	8009b0e <_strtol_l.constprop.0+0xc6>
 8009ac4:	f1bc 0f00 	cmp.w	ip, #0
 8009ac8:	db1e      	blt.n	8009b08 <_strtol_l.constprop.0+0xc0>
 8009aca:	45b1      	cmp	r9, r6
 8009acc:	d31c      	bcc.n	8009b08 <_strtol_l.constprop.0+0xc0>
 8009ace:	d101      	bne.n	8009ad4 <_strtol_l.constprop.0+0x8c>
 8009ad0:	45a2      	cmp	sl, r4
 8009ad2:	db19      	blt.n	8009b08 <_strtol_l.constprop.0+0xc0>
 8009ad4:	fb06 4603 	mla	r6, r6, r3, r4
 8009ad8:	f04f 0c01 	mov.w	ip, #1
 8009adc:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009ae0:	e7e8      	b.n	8009ab4 <_strtol_l.constprop.0+0x6c>
 8009ae2:	2c2b      	cmp	r4, #43	; 0x2b
 8009ae4:	bf04      	itt	eq
 8009ae6:	782c      	ldrbeq	r4, [r5, #0]
 8009ae8:	1cb5      	addeq	r5, r6, #2
 8009aea:	e7ca      	b.n	8009a82 <_strtol_l.constprop.0+0x3a>
 8009aec:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8009af0:	f1be 0f19 	cmp.w	lr, #25
 8009af4:	d801      	bhi.n	8009afa <_strtol_l.constprop.0+0xb2>
 8009af6:	3c37      	subs	r4, #55	; 0x37
 8009af8:	e7e2      	b.n	8009ac0 <_strtol_l.constprop.0+0x78>
 8009afa:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8009afe:	f1be 0f19 	cmp.w	lr, #25
 8009b02:	d804      	bhi.n	8009b0e <_strtol_l.constprop.0+0xc6>
 8009b04:	3c57      	subs	r4, #87	; 0x57
 8009b06:	e7db      	b.n	8009ac0 <_strtol_l.constprop.0+0x78>
 8009b08:	f04f 3cff 	mov.w	ip, #4294967295
 8009b0c:	e7e6      	b.n	8009adc <_strtol_l.constprop.0+0x94>
 8009b0e:	f1bc 0f00 	cmp.w	ip, #0
 8009b12:	da05      	bge.n	8009b20 <_strtol_l.constprop.0+0xd8>
 8009b14:	2322      	movs	r3, #34	; 0x22
 8009b16:	6003      	str	r3, [r0, #0]
 8009b18:	4646      	mov	r6, r8
 8009b1a:	b942      	cbnz	r2, 8009b2e <_strtol_l.constprop.0+0xe6>
 8009b1c:	4630      	mov	r0, r6
 8009b1e:	e79e      	b.n	8009a5e <_strtol_l.constprop.0+0x16>
 8009b20:	b107      	cbz	r7, 8009b24 <_strtol_l.constprop.0+0xdc>
 8009b22:	4276      	negs	r6, r6
 8009b24:	2a00      	cmp	r2, #0
 8009b26:	d0f9      	beq.n	8009b1c <_strtol_l.constprop.0+0xd4>
 8009b28:	f1bc 0f00 	cmp.w	ip, #0
 8009b2c:	d000      	beq.n	8009b30 <_strtol_l.constprop.0+0xe8>
 8009b2e:	1e69      	subs	r1, r5, #1
 8009b30:	6011      	str	r1, [r2, #0]
 8009b32:	e7f3      	b.n	8009b1c <_strtol_l.constprop.0+0xd4>
 8009b34:	2430      	movs	r4, #48	; 0x30
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	d1b1      	bne.n	8009a9e <_strtol_l.constprop.0+0x56>
 8009b3a:	2308      	movs	r3, #8
 8009b3c:	e7af      	b.n	8009a9e <_strtol_l.constprop.0+0x56>
 8009b3e:	2c30      	cmp	r4, #48	; 0x30
 8009b40:	d0a5      	beq.n	8009a8e <_strtol_l.constprop.0+0x46>
 8009b42:	230a      	movs	r3, #10
 8009b44:	e7ab      	b.n	8009a9e <_strtol_l.constprop.0+0x56>
 8009b46:	bf00      	nop
 8009b48:	0800ca99 	.word	0x0800ca99

08009b4c <_strtol_r>:
 8009b4c:	f7ff bf7c 	b.w	8009a48 <_strtol_l.constprop.0>

08009b50 <quorem>:
 8009b50:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b54:	6903      	ldr	r3, [r0, #16]
 8009b56:	690c      	ldr	r4, [r1, #16]
 8009b58:	42a3      	cmp	r3, r4
 8009b5a:	4607      	mov	r7, r0
 8009b5c:	f2c0 8081 	blt.w	8009c62 <quorem+0x112>
 8009b60:	3c01      	subs	r4, #1
 8009b62:	f101 0814 	add.w	r8, r1, #20
 8009b66:	f100 0514 	add.w	r5, r0, #20
 8009b6a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009b6e:	9301      	str	r3, [sp, #4]
 8009b70:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009b74:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009b78:	3301      	adds	r3, #1
 8009b7a:	429a      	cmp	r2, r3
 8009b7c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009b80:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009b84:	fbb2 f6f3 	udiv	r6, r2, r3
 8009b88:	d331      	bcc.n	8009bee <quorem+0x9e>
 8009b8a:	f04f 0e00 	mov.w	lr, #0
 8009b8e:	4640      	mov	r0, r8
 8009b90:	46ac      	mov	ip, r5
 8009b92:	46f2      	mov	sl, lr
 8009b94:	f850 2b04 	ldr.w	r2, [r0], #4
 8009b98:	b293      	uxth	r3, r2
 8009b9a:	fb06 e303 	mla	r3, r6, r3, lr
 8009b9e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8009ba2:	b29b      	uxth	r3, r3
 8009ba4:	ebaa 0303 	sub.w	r3, sl, r3
 8009ba8:	f8dc a000 	ldr.w	sl, [ip]
 8009bac:	0c12      	lsrs	r2, r2, #16
 8009bae:	fa13 f38a 	uxtah	r3, r3, sl
 8009bb2:	fb06 e202 	mla	r2, r6, r2, lr
 8009bb6:	9300      	str	r3, [sp, #0]
 8009bb8:	9b00      	ldr	r3, [sp, #0]
 8009bba:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009bbe:	b292      	uxth	r2, r2
 8009bc0:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8009bc4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009bc8:	f8bd 3000 	ldrh.w	r3, [sp]
 8009bcc:	4581      	cmp	r9, r0
 8009bce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009bd2:	f84c 3b04 	str.w	r3, [ip], #4
 8009bd6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8009bda:	d2db      	bcs.n	8009b94 <quorem+0x44>
 8009bdc:	f855 300b 	ldr.w	r3, [r5, fp]
 8009be0:	b92b      	cbnz	r3, 8009bee <quorem+0x9e>
 8009be2:	9b01      	ldr	r3, [sp, #4]
 8009be4:	3b04      	subs	r3, #4
 8009be6:	429d      	cmp	r5, r3
 8009be8:	461a      	mov	r2, r3
 8009bea:	d32e      	bcc.n	8009c4a <quorem+0xfa>
 8009bec:	613c      	str	r4, [r7, #16]
 8009bee:	4638      	mov	r0, r7
 8009bf0:	f001 fc90 	bl	800b514 <__mcmp>
 8009bf4:	2800      	cmp	r0, #0
 8009bf6:	db24      	blt.n	8009c42 <quorem+0xf2>
 8009bf8:	3601      	adds	r6, #1
 8009bfa:	4628      	mov	r0, r5
 8009bfc:	f04f 0c00 	mov.w	ip, #0
 8009c00:	f858 2b04 	ldr.w	r2, [r8], #4
 8009c04:	f8d0 e000 	ldr.w	lr, [r0]
 8009c08:	b293      	uxth	r3, r2
 8009c0a:	ebac 0303 	sub.w	r3, ip, r3
 8009c0e:	0c12      	lsrs	r2, r2, #16
 8009c10:	fa13 f38e 	uxtah	r3, r3, lr
 8009c14:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8009c18:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009c1c:	b29b      	uxth	r3, r3
 8009c1e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009c22:	45c1      	cmp	r9, r8
 8009c24:	f840 3b04 	str.w	r3, [r0], #4
 8009c28:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009c2c:	d2e8      	bcs.n	8009c00 <quorem+0xb0>
 8009c2e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009c32:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009c36:	b922      	cbnz	r2, 8009c42 <quorem+0xf2>
 8009c38:	3b04      	subs	r3, #4
 8009c3a:	429d      	cmp	r5, r3
 8009c3c:	461a      	mov	r2, r3
 8009c3e:	d30a      	bcc.n	8009c56 <quorem+0x106>
 8009c40:	613c      	str	r4, [r7, #16]
 8009c42:	4630      	mov	r0, r6
 8009c44:	b003      	add	sp, #12
 8009c46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c4a:	6812      	ldr	r2, [r2, #0]
 8009c4c:	3b04      	subs	r3, #4
 8009c4e:	2a00      	cmp	r2, #0
 8009c50:	d1cc      	bne.n	8009bec <quorem+0x9c>
 8009c52:	3c01      	subs	r4, #1
 8009c54:	e7c7      	b.n	8009be6 <quorem+0x96>
 8009c56:	6812      	ldr	r2, [r2, #0]
 8009c58:	3b04      	subs	r3, #4
 8009c5a:	2a00      	cmp	r2, #0
 8009c5c:	d1f0      	bne.n	8009c40 <quorem+0xf0>
 8009c5e:	3c01      	subs	r4, #1
 8009c60:	e7eb      	b.n	8009c3a <quorem+0xea>
 8009c62:	2000      	movs	r0, #0
 8009c64:	e7ee      	b.n	8009c44 <quorem+0xf4>
	...

08009c68 <_dtoa_r>:
 8009c68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c6c:	ed2d 8b04 	vpush	{d8-d9}
 8009c70:	ec57 6b10 	vmov	r6, r7, d0
 8009c74:	b093      	sub	sp, #76	; 0x4c
 8009c76:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009c78:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8009c7c:	9106      	str	r1, [sp, #24]
 8009c7e:	ee10 aa10 	vmov	sl, s0
 8009c82:	4604      	mov	r4, r0
 8009c84:	9209      	str	r2, [sp, #36]	; 0x24
 8009c86:	930c      	str	r3, [sp, #48]	; 0x30
 8009c88:	46bb      	mov	fp, r7
 8009c8a:	b975      	cbnz	r5, 8009caa <_dtoa_r+0x42>
 8009c8c:	2010      	movs	r0, #16
 8009c8e:	f001 f94d 	bl	800af2c <malloc>
 8009c92:	4602      	mov	r2, r0
 8009c94:	6260      	str	r0, [r4, #36]	; 0x24
 8009c96:	b920      	cbnz	r0, 8009ca2 <_dtoa_r+0x3a>
 8009c98:	4ba7      	ldr	r3, [pc, #668]	; (8009f38 <_dtoa_r+0x2d0>)
 8009c9a:	21ea      	movs	r1, #234	; 0xea
 8009c9c:	48a7      	ldr	r0, [pc, #668]	; (8009f3c <_dtoa_r+0x2d4>)
 8009c9e:	f002 f8bd 	bl	800be1c <__assert_func>
 8009ca2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009ca6:	6005      	str	r5, [r0, #0]
 8009ca8:	60c5      	str	r5, [r0, #12]
 8009caa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009cac:	6819      	ldr	r1, [r3, #0]
 8009cae:	b151      	cbz	r1, 8009cc6 <_dtoa_r+0x5e>
 8009cb0:	685a      	ldr	r2, [r3, #4]
 8009cb2:	604a      	str	r2, [r1, #4]
 8009cb4:	2301      	movs	r3, #1
 8009cb6:	4093      	lsls	r3, r2
 8009cb8:	608b      	str	r3, [r1, #8]
 8009cba:	4620      	mov	r0, r4
 8009cbc:	f001 f99e 	bl	800affc <_Bfree>
 8009cc0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009cc2:	2200      	movs	r2, #0
 8009cc4:	601a      	str	r2, [r3, #0]
 8009cc6:	1e3b      	subs	r3, r7, #0
 8009cc8:	bfaa      	itet	ge
 8009cca:	2300      	movge	r3, #0
 8009ccc:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8009cd0:	f8c8 3000 	strge.w	r3, [r8]
 8009cd4:	4b9a      	ldr	r3, [pc, #616]	; (8009f40 <_dtoa_r+0x2d8>)
 8009cd6:	bfbc      	itt	lt
 8009cd8:	2201      	movlt	r2, #1
 8009cda:	f8c8 2000 	strlt.w	r2, [r8]
 8009cde:	ea33 030b 	bics.w	r3, r3, fp
 8009ce2:	d11b      	bne.n	8009d1c <_dtoa_r+0xb4>
 8009ce4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009ce6:	f242 730f 	movw	r3, #9999	; 0x270f
 8009cea:	6013      	str	r3, [r2, #0]
 8009cec:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009cf0:	4333      	orrs	r3, r6
 8009cf2:	f000 8592 	beq.w	800a81a <_dtoa_r+0xbb2>
 8009cf6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009cf8:	b963      	cbnz	r3, 8009d14 <_dtoa_r+0xac>
 8009cfa:	4b92      	ldr	r3, [pc, #584]	; (8009f44 <_dtoa_r+0x2dc>)
 8009cfc:	e022      	b.n	8009d44 <_dtoa_r+0xdc>
 8009cfe:	4b92      	ldr	r3, [pc, #584]	; (8009f48 <_dtoa_r+0x2e0>)
 8009d00:	9301      	str	r3, [sp, #4]
 8009d02:	3308      	adds	r3, #8
 8009d04:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009d06:	6013      	str	r3, [r2, #0]
 8009d08:	9801      	ldr	r0, [sp, #4]
 8009d0a:	b013      	add	sp, #76	; 0x4c
 8009d0c:	ecbd 8b04 	vpop	{d8-d9}
 8009d10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d14:	4b8b      	ldr	r3, [pc, #556]	; (8009f44 <_dtoa_r+0x2dc>)
 8009d16:	9301      	str	r3, [sp, #4]
 8009d18:	3303      	adds	r3, #3
 8009d1a:	e7f3      	b.n	8009d04 <_dtoa_r+0x9c>
 8009d1c:	2200      	movs	r2, #0
 8009d1e:	2300      	movs	r3, #0
 8009d20:	4650      	mov	r0, sl
 8009d22:	4659      	mov	r1, fp
 8009d24:	f7f6 fed0 	bl	8000ac8 <__aeabi_dcmpeq>
 8009d28:	ec4b ab19 	vmov	d9, sl, fp
 8009d2c:	4680      	mov	r8, r0
 8009d2e:	b158      	cbz	r0, 8009d48 <_dtoa_r+0xe0>
 8009d30:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009d32:	2301      	movs	r3, #1
 8009d34:	6013      	str	r3, [r2, #0]
 8009d36:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009d38:	2b00      	cmp	r3, #0
 8009d3a:	f000 856b 	beq.w	800a814 <_dtoa_r+0xbac>
 8009d3e:	4883      	ldr	r0, [pc, #524]	; (8009f4c <_dtoa_r+0x2e4>)
 8009d40:	6018      	str	r0, [r3, #0]
 8009d42:	1e43      	subs	r3, r0, #1
 8009d44:	9301      	str	r3, [sp, #4]
 8009d46:	e7df      	b.n	8009d08 <_dtoa_r+0xa0>
 8009d48:	ec4b ab10 	vmov	d0, sl, fp
 8009d4c:	aa10      	add	r2, sp, #64	; 0x40
 8009d4e:	a911      	add	r1, sp, #68	; 0x44
 8009d50:	4620      	mov	r0, r4
 8009d52:	f001 fd01 	bl	800b758 <__d2b>
 8009d56:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8009d5a:	ee08 0a10 	vmov	s16, r0
 8009d5e:	2d00      	cmp	r5, #0
 8009d60:	f000 8084 	beq.w	8009e6c <_dtoa_r+0x204>
 8009d64:	ee19 3a90 	vmov	r3, s19
 8009d68:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009d6c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8009d70:	4656      	mov	r6, sl
 8009d72:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8009d76:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8009d7a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8009d7e:	4b74      	ldr	r3, [pc, #464]	; (8009f50 <_dtoa_r+0x2e8>)
 8009d80:	2200      	movs	r2, #0
 8009d82:	4630      	mov	r0, r6
 8009d84:	4639      	mov	r1, r7
 8009d86:	f7f6 fa7f 	bl	8000288 <__aeabi_dsub>
 8009d8a:	a365      	add	r3, pc, #404	; (adr r3, 8009f20 <_dtoa_r+0x2b8>)
 8009d8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d90:	f7f6 fc32 	bl	80005f8 <__aeabi_dmul>
 8009d94:	a364      	add	r3, pc, #400	; (adr r3, 8009f28 <_dtoa_r+0x2c0>)
 8009d96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d9a:	f7f6 fa77 	bl	800028c <__adddf3>
 8009d9e:	4606      	mov	r6, r0
 8009da0:	4628      	mov	r0, r5
 8009da2:	460f      	mov	r7, r1
 8009da4:	f7f6 fbbe 	bl	8000524 <__aeabi_i2d>
 8009da8:	a361      	add	r3, pc, #388	; (adr r3, 8009f30 <_dtoa_r+0x2c8>)
 8009daa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dae:	f7f6 fc23 	bl	80005f8 <__aeabi_dmul>
 8009db2:	4602      	mov	r2, r0
 8009db4:	460b      	mov	r3, r1
 8009db6:	4630      	mov	r0, r6
 8009db8:	4639      	mov	r1, r7
 8009dba:	f7f6 fa67 	bl	800028c <__adddf3>
 8009dbe:	4606      	mov	r6, r0
 8009dc0:	460f      	mov	r7, r1
 8009dc2:	f7f6 fec9 	bl	8000b58 <__aeabi_d2iz>
 8009dc6:	2200      	movs	r2, #0
 8009dc8:	9000      	str	r0, [sp, #0]
 8009dca:	2300      	movs	r3, #0
 8009dcc:	4630      	mov	r0, r6
 8009dce:	4639      	mov	r1, r7
 8009dd0:	f7f6 fe84 	bl	8000adc <__aeabi_dcmplt>
 8009dd4:	b150      	cbz	r0, 8009dec <_dtoa_r+0x184>
 8009dd6:	9800      	ldr	r0, [sp, #0]
 8009dd8:	f7f6 fba4 	bl	8000524 <__aeabi_i2d>
 8009ddc:	4632      	mov	r2, r6
 8009dde:	463b      	mov	r3, r7
 8009de0:	f7f6 fe72 	bl	8000ac8 <__aeabi_dcmpeq>
 8009de4:	b910      	cbnz	r0, 8009dec <_dtoa_r+0x184>
 8009de6:	9b00      	ldr	r3, [sp, #0]
 8009de8:	3b01      	subs	r3, #1
 8009dea:	9300      	str	r3, [sp, #0]
 8009dec:	9b00      	ldr	r3, [sp, #0]
 8009dee:	2b16      	cmp	r3, #22
 8009df0:	d85a      	bhi.n	8009ea8 <_dtoa_r+0x240>
 8009df2:	9a00      	ldr	r2, [sp, #0]
 8009df4:	4b57      	ldr	r3, [pc, #348]	; (8009f54 <_dtoa_r+0x2ec>)
 8009df6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009dfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dfe:	ec51 0b19 	vmov	r0, r1, d9
 8009e02:	f7f6 fe6b 	bl	8000adc <__aeabi_dcmplt>
 8009e06:	2800      	cmp	r0, #0
 8009e08:	d050      	beq.n	8009eac <_dtoa_r+0x244>
 8009e0a:	9b00      	ldr	r3, [sp, #0]
 8009e0c:	3b01      	subs	r3, #1
 8009e0e:	9300      	str	r3, [sp, #0]
 8009e10:	2300      	movs	r3, #0
 8009e12:	930b      	str	r3, [sp, #44]	; 0x2c
 8009e14:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009e16:	1b5d      	subs	r5, r3, r5
 8009e18:	1e6b      	subs	r3, r5, #1
 8009e1a:	9305      	str	r3, [sp, #20]
 8009e1c:	bf45      	ittet	mi
 8009e1e:	f1c5 0301 	rsbmi	r3, r5, #1
 8009e22:	9304      	strmi	r3, [sp, #16]
 8009e24:	2300      	movpl	r3, #0
 8009e26:	2300      	movmi	r3, #0
 8009e28:	bf4c      	ite	mi
 8009e2a:	9305      	strmi	r3, [sp, #20]
 8009e2c:	9304      	strpl	r3, [sp, #16]
 8009e2e:	9b00      	ldr	r3, [sp, #0]
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	db3d      	blt.n	8009eb0 <_dtoa_r+0x248>
 8009e34:	9b05      	ldr	r3, [sp, #20]
 8009e36:	9a00      	ldr	r2, [sp, #0]
 8009e38:	920a      	str	r2, [sp, #40]	; 0x28
 8009e3a:	4413      	add	r3, r2
 8009e3c:	9305      	str	r3, [sp, #20]
 8009e3e:	2300      	movs	r3, #0
 8009e40:	9307      	str	r3, [sp, #28]
 8009e42:	9b06      	ldr	r3, [sp, #24]
 8009e44:	2b09      	cmp	r3, #9
 8009e46:	f200 8089 	bhi.w	8009f5c <_dtoa_r+0x2f4>
 8009e4a:	2b05      	cmp	r3, #5
 8009e4c:	bfc4      	itt	gt
 8009e4e:	3b04      	subgt	r3, #4
 8009e50:	9306      	strgt	r3, [sp, #24]
 8009e52:	9b06      	ldr	r3, [sp, #24]
 8009e54:	f1a3 0302 	sub.w	r3, r3, #2
 8009e58:	bfcc      	ite	gt
 8009e5a:	2500      	movgt	r5, #0
 8009e5c:	2501      	movle	r5, #1
 8009e5e:	2b03      	cmp	r3, #3
 8009e60:	f200 8087 	bhi.w	8009f72 <_dtoa_r+0x30a>
 8009e64:	e8df f003 	tbb	[pc, r3]
 8009e68:	59383a2d 	.word	0x59383a2d
 8009e6c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8009e70:	441d      	add	r5, r3
 8009e72:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8009e76:	2b20      	cmp	r3, #32
 8009e78:	bfc1      	itttt	gt
 8009e7a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8009e7e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8009e82:	fa0b f303 	lslgt.w	r3, fp, r3
 8009e86:	fa26 f000 	lsrgt.w	r0, r6, r0
 8009e8a:	bfda      	itte	le
 8009e8c:	f1c3 0320 	rsble	r3, r3, #32
 8009e90:	fa06 f003 	lslle.w	r0, r6, r3
 8009e94:	4318      	orrgt	r0, r3
 8009e96:	f7f6 fb35 	bl	8000504 <__aeabi_ui2d>
 8009e9a:	2301      	movs	r3, #1
 8009e9c:	4606      	mov	r6, r0
 8009e9e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8009ea2:	3d01      	subs	r5, #1
 8009ea4:	930e      	str	r3, [sp, #56]	; 0x38
 8009ea6:	e76a      	b.n	8009d7e <_dtoa_r+0x116>
 8009ea8:	2301      	movs	r3, #1
 8009eaa:	e7b2      	b.n	8009e12 <_dtoa_r+0x1aa>
 8009eac:	900b      	str	r0, [sp, #44]	; 0x2c
 8009eae:	e7b1      	b.n	8009e14 <_dtoa_r+0x1ac>
 8009eb0:	9b04      	ldr	r3, [sp, #16]
 8009eb2:	9a00      	ldr	r2, [sp, #0]
 8009eb4:	1a9b      	subs	r3, r3, r2
 8009eb6:	9304      	str	r3, [sp, #16]
 8009eb8:	4253      	negs	r3, r2
 8009eba:	9307      	str	r3, [sp, #28]
 8009ebc:	2300      	movs	r3, #0
 8009ebe:	930a      	str	r3, [sp, #40]	; 0x28
 8009ec0:	e7bf      	b.n	8009e42 <_dtoa_r+0x1da>
 8009ec2:	2300      	movs	r3, #0
 8009ec4:	9308      	str	r3, [sp, #32]
 8009ec6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009ec8:	2b00      	cmp	r3, #0
 8009eca:	dc55      	bgt.n	8009f78 <_dtoa_r+0x310>
 8009ecc:	2301      	movs	r3, #1
 8009ece:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8009ed2:	461a      	mov	r2, r3
 8009ed4:	9209      	str	r2, [sp, #36]	; 0x24
 8009ed6:	e00c      	b.n	8009ef2 <_dtoa_r+0x28a>
 8009ed8:	2301      	movs	r3, #1
 8009eda:	e7f3      	b.n	8009ec4 <_dtoa_r+0x25c>
 8009edc:	2300      	movs	r3, #0
 8009ede:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009ee0:	9308      	str	r3, [sp, #32]
 8009ee2:	9b00      	ldr	r3, [sp, #0]
 8009ee4:	4413      	add	r3, r2
 8009ee6:	9302      	str	r3, [sp, #8]
 8009ee8:	3301      	adds	r3, #1
 8009eea:	2b01      	cmp	r3, #1
 8009eec:	9303      	str	r3, [sp, #12]
 8009eee:	bfb8      	it	lt
 8009ef0:	2301      	movlt	r3, #1
 8009ef2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8009ef4:	2200      	movs	r2, #0
 8009ef6:	6042      	str	r2, [r0, #4]
 8009ef8:	2204      	movs	r2, #4
 8009efa:	f102 0614 	add.w	r6, r2, #20
 8009efe:	429e      	cmp	r6, r3
 8009f00:	6841      	ldr	r1, [r0, #4]
 8009f02:	d93d      	bls.n	8009f80 <_dtoa_r+0x318>
 8009f04:	4620      	mov	r0, r4
 8009f06:	f001 f839 	bl	800af7c <_Balloc>
 8009f0a:	9001      	str	r0, [sp, #4]
 8009f0c:	2800      	cmp	r0, #0
 8009f0e:	d13b      	bne.n	8009f88 <_dtoa_r+0x320>
 8009f10:	4b11      	ldr	r3, [pc, #68]	; (8009f58 <_dtoa_r+0x2f0>)
 8009f12:	4602      	mov	r2, r0
 8009f14:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8009f18:	e6c0      	b.n	8009c9c <_dtoa_r+0x34>
 8009f1a:	2301      	movs	r3, #1
 8009f1c:	e7df      	b.n	8009ede <_dtoa_r+0x276>
 8009f1e:	bf00      	nop
 8009f20:	636f4361 	.word	0x636f4361
 8009f24:	3fd287a7 	.word	0x3fd287a7
 8009f28:	8b60c8b3 	.word	0x8b60c8b3
 8009f2c:	3fc68a28 	.word	0x3fc68a28
 8009f30:	509f79fb 	.word	0x509f79fb
 8009f34:	3fd34413 	.word	0x3fd34413
 8009f38:	0800cba6 	.word	0x0800cba6
 8009f3c:	0800cbbd 	.word	0x0800cbbd
 8009f40:	7ff00000 	.word	0x7ff00000
 8009f44:	0800cba2 	.word	0x0800cba2
 8009f48:	0800cb99 	.word	0x0800cb99
 8009f4c:	0800ca19 	.word	0x0800ca19
 8009f50:	3ff80000 	.word	0x3ff80000
 8009f54:	0800cd28 	.word	0x0800cd28
 8009f58:	0800cc18 	.word	0x0800cc18
 8009f5c:	2501      	movs	r5, #1
 8009f5e:	2300      	movs	r3, #0
 8009f60:	9306      	str	r3, [sp, #24]
 8009f62:	9508      	str	r5, [sp, #32]
 8009f64:	f04f 33ff 	mov.w	r3, #4294967295
 8009f68:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8009f6c:	2200      	movs	r2, #0
 8009f6e:	2312      	movs	r3, #18
 8009f70:	e7b0      	b.n	8009ed4 <_dtoa_r+0x26c>
 8009f72:	2301      	movs	r3, #1
 8009f74:	9308      	str	r3, [sp, #32]
 8009f76:	e7f5      	b.n	8009f64 <_dtoa_r+0x2fc>
 8009f78:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f7a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8009f7e:	e7b8      	b.n	8009ef2 <_dtoa_r+0x28a>
 8009f80:	3101      	adds	r1, #1
 8009f82:	6041      	str	r1, [r0, #4]
 8009f84:	0052      	lsls	r2, r2, #1
 8009f86:	e7b8      	b.n	8009efa <_dtoa_r+0x292>
 8009f88:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009f8a:	9a01      	ldr	r2, [sp, #4]
 8009f8c:	601a      	str	r2, [r3, #0]
 8009f8e:	9b03      	ldr	r3, [sp, #12]
 8009f90:	2b0e      	cmp	r3, #14
 8009f92:	f200 809d 	bhi.w	800a0d0 <_dtoa_r+0x468>
 8009f96:	2d00      	cmp	r5, #0
 8009f98:	f000 809a 	beq.w	800a0d0 <_dtoa_r+0x468>
 8009f9c:	9b00      	ldr	r3, [sp, #0]
 8009f9e:	2b00      	cmp	r3, #0
 8009fa0:	dd32      	ble.n	800a008 <_dtoa_r+0x3a0>
 8009fa2:	4ab7      	ldr	r2, [pc, #732]	; (800a280 <_dtoa_r+0x618>)
 8009fa4:	f003 030f 	and.w	r3, r3, #15
 8009fa8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009fac:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009fb0:	9b00      	ldr	r3, [sp, #0]
 8009fb2:	05d8      	lsls	r0, r3, #23
 8009fb4:	ea4f 1723 	mov.w	r7, r3, asr #4
 8009fb8:	d516      	bpl.n	8009fe8 <_dtoa_r+0x380>
 8009fba:	4bb2      	ldr	r3, [pc, #712]	; (800a284 <_dtoa_r+0x61c>)
 8009fbc:	ec51 0b19 	vmov	r0, r1, d9
 8009fc0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009fc4:	f7f6 fc42 	bl	800084c <__aeabi_ddiv>
 8009fc8:	f007 070f 	and.w	r7, r7, #15
 8009fcc:	4682      	mov	sl, r0
 8009fce:	468b      	mov	fp, r1
 8009fd0:	2503      	movs	r5, #3
 8009fd2:	4eac      	ldr	r6, [pc, #688]	; (800a284 <_dtoa_r+0x61c>)
 8009fd4:	b957      	cbnz	r7, 8009fec <_dtoa_r+0x384>
 8009fd6:	4642      	mov	r2, r8
 8009fd8:	464b      	mov	r3, r9
 8009fda:	4650      	mov	r0, sl
 8009fdc:	4659      	mov	r1, fp
 8009fde:	f7f6 fc35 	bl	800084c <__aeabi_ddiv>
 8009fe2:	4682      	mov	sl, r0
 8009fe4:	468b      	mov	fp, r1
 8009fe6:	e028      	b.n	800a03a <_dtoa_r+0x3d2>
 8009fe8:	2502      	movs	r5, #2
 8009fea:	e7f2      	b.n	8009fd2 <_dtoa_r+0x36a>
 8009fec:	07f9      	lsls	r1, r7, #31
 8009fee:	d508      	bpl.n	800a002 <_dtoa_r+0x39a>
 8009ff0:	4640      	mov	r0, r8
 8009ff2:	4649      	mov	r1, r9
 8009ff4:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009ff8:	f7f6 fafe 	bl	80005f8 <__aeabi_dmul>
 8009ffc:	3501      	adds	r5, #1
 8009ffe:	4680      	mov	r8, r0
 800a000:	4689      	mov	r9, r1
 800a002:	107f      	asrs	r7, r7, #1
 800a004:	3608      	adds	r6, #8
 800a006:	e7e5      	b.n	8009fd4 <_dtoa_r+0x36c>
 800a008:	f000 809b 	beq.w	800a142 <_dtoa_r+0x4da>
 800a00c:	9b00      	ldr	r3, [sp, #0]
 800a00e:	4f9d      	ldr	r7, [pc, #628]	; (800a284 <_dtoa_r+0x61c>)
 800a010:	425e      	negs	r6, r3
 800a012:	4b9b      	ldr	r3, [pc, #620]	; (800a280 <_dtoa_r+0x618>)
 800a014:	f006 020f 	and.w	r2, r6, #15
 800a018:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a01c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a020:	ec51 0b19 	vmov	r0, r1, d9
 800a024:	f7f6 fae8 	bl	80005f8 <__aeabi_dmul>
 800a028:	1136      	asrs	r6, r6, #4
 800a02a:	4682      	mov	sl, r0
 800a02c:	468b      	mov	fp, r1
 800a02e:	2300      	movs	r3, #0
 800a030:	2502      	movs	r5, #2
 800a032:	2e00      	cmp	r6, #0
 800a034:	d17a      	bne.n	800a12c <_dtoa_r+0x4c4>
 800a036:	2b00      	cmp	r3, #0
 800a038:	d1d3      	bne.n	8009fe2 <_dtoa_r+0x37a>
 800a03a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a03c:	2b00      	cmp	r3, #0
 800a03e:	f000 8082 	beq.w	800a146 <_dtoa_r+0x4de>
 800a042:	4b91      	ldr	r3, [pc, #580]	; (800a288 <_dtoa_r+0x620>)
 800a044:	2200      	movs	r2, #0
 800a046:	4650      	mov	r0, sl
 800a048:	4659      	mov	r1, fp
 800a04a:	f7f6 fd47 	bl	8000adc <__aeabi_dcmplt>
 800a04e:	2800      	cmp	r0, #0
 800a050:	d079      	beq.n	800a146 <_dtoa_r+0x4de>
 800a052:	9b03      	ldr	r3, [sp, #12]
 800a054:	2b00      	cmp	r3, #0
 800a056:	d076      	beq.n	800a146 <_dtoa_r+0x4de>
 800a058:	9b02      	ldr	r3, [sp, #8]
 800a05a:	2b00      	cmp	r3, #0
 800a05c:	dd36      	ble.n	800a0cc <_dtoa_r+0x464>
 800a05e:	9b00      	ldr	r3, [sp, #0]
 800a060:	4650      	mov	r0, sl
 800a062:	4659      	mov	r1, fp
 800a064:	1e5f      	subs	r7, r3, #1
 800a066:	2200      	movs	r2, #0
 800a068:	4b88      	ldr	r3, [pc, #544]	; (800a28c <_dtoa_r+0x624>)
 800a06a:	f7f6 fac5 	bl	80005f8 <__aeabi_dmul>
 800a06e:	9e02      	ldr	r6, [sp, #8]
 800a070:	4682      	mov	sl, r0
 800a072:	468b      	mov	fp, r1
 800a074:	3501      	adds	r5, #1
 800a076:	4628      	mov	r0, r5
 800a078:	f7f6 fa54 	bl	8000524 <__aeabi_i2d>
 800a07c:	4652      	mov	r2, sl
 800a07e:	465b      	mov	r3, fp
 800a080:	f7f6 faba 	bl	80005f8 <__aeabi_dmul>
 800a084:	4b82      	ldr	r3, [pc, #520]	; (800a290 <_dtoa_r+0x628>)
 800a086:	2200      	movs	r2, #0
 800a088:	f7f6 f900 	bl	800028c <__adddf3>
 800a08c:	46d0      	mov	r8, sl
 800a08e:	46d9      	mov	r9, fp
 800a090:	4682      	mov	sl, r0
 800a092:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800a096:	2e00      	cmp	r6, #0
 800a098:	d158      	bne.n	800a14c <_dtoa_r+0x4e4>
 800a09a:	4b7e      	ldr	r3, [pc, #504]	; (800a294 <_dtoa_r+0x62c>)
 800a09c:	2200      	movs	r2, #0
 800a09e:	4640      	mov	r0, r8
 800a0a0:	4649      	mov	r1, r9
 800a0a2:	f7f6 f8f1 	bl	8000288 <__aeabi_dsub>
 800a0a6:	4652      	mov	r2, sl
 800a0a8:	465b      	mov	r3, fp
 800a0aa:	4680      	mov	r8, r0
 800a0ac:	4689      	mov	r9, r1
 800a0ae:	f7f6 fd33 	bl	8000b18 <__aeabi_dcmpgt>
 800a0b2:	2800      	cmp	r0, #0
 800a0b4:	f040 8295 	bne.w	800a5e2 <_dtoa_r+0x97a>
 800a0b8:	4652      	mov	r2, sl
 800a0ba:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800a0be:	4640      	mov	r0, r8
 800a0c0:	4649      	mov	r1, r9
 800a0c2:	f7f6 fd0b 	bl	8000adc <__aeabi_dcmplt>
 800a0c6:	2800      	cmp	r0, #0
 800a0c8:	f040 8289 	bne.w	800a5de <_dtoa_r+0x976>
 800a0cc:	ec5b ab19 	vmov	sl, fp, d9
 800a0d0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a0d2:	2b00      	cmp	r3, #0
 800a0d4:	f2c0 8148 	blt.w	800a368 <_dtoa_r+0x700>
 800a0d8:	9a00      	ldr	r2, [sp, #0]
 800a0da:	2a0e      	cmp	r2, #14
 800a0dc:	f300 8144 	bgt.w	800a368 <_dtoa_r+0x700>
 800a0e0:	4b67      	ldr	r3, [pc, #412]	; (800a280 <_dtoa_r+0x618>)
 800a0e2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a0e6:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a0ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	f280 80d5 	bge.w	800a29c <_dtoa_r+0x634>
 800a0f2:	9b03      	ldr	r3, [sp, #12]
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	f300 80d1 	bgt.w	800a29c <_dtoa_r+0x634>
 800a0fa:	f040 826f 	bne.w	800a5dc <_dtoa_r+0x974>
 800a0fe:	4b65      	ldr	r3, [pc, #404]	; (800a294 <_dtoa_r+0x62c>)
 800a100:	2200      	movs	r2, #0
 800a102:	4640      	mov	r0, r8
 800a104:	4649      	mov	r1, r9
 800a106:	f7f6 fa77 	bl	80005f8 <__aeabi_dmul>
 800a10a:	4652      	mov	r2, sl
 800a10c:	465b      	mov	r3, fp
 800a10e:	f7f6 fcf9 	bl	8000b04 <__aeabi_dcmpge>
 800a112:	9e03      	ldr	r6, [sp, #12]
 800a114:	4637      	mov	r7, r6
 800a116:	2800      	cmp	r0, #0
 800a118:	f040 8245 	bne.w	800a5a6 <_dtoa_r+0x93e>
 800a11c:	9d01      	ldr	r5, [sp, #4]
 800a11e:	2331      	movs	r3, #49	; 0x31
 800a120:	f805 3b01 	strb.w	r3, [r5], #1
 800a124:	9b00      	ldr	r3, [sp, #0]
 800a126:	3301      	adds	r3, #1
 800a128:	9300      	str	r3, [sp, #0]
 800a12a:	e240      	b.n	800a5ae <_dtoa_r+0x946>
 800a12c:	07f2      	lsls	r2, r6, #31
 800a12e:	d505      	bpl.n	800a13c <_dtoa_r+0x4d4>
 800a130:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a134:	f7f6 fa60 	bl	80005f8 <__aeabi_dmul>
 800a138:	3501      	adds	r5, #1
 800a13a:	2301      	movs	r3, #1
 800a13c:	1076      	asrs	r6, r6, #1
 800a13e:	3708      	adds	r7, #8
 800a140:	e777      	b.n	800a032 <_dtoa_r+0x3ca>
 800a142:	2502      	movs	r5, #2
 800a144:	e779      	b.n	800a03a <_dtoa_r+0x3d2>
 800a146:	9f00      	ldr	r7, [sp, #0]
 800a148:	9e03      	ldr	r6, [sp, #12]
 800a14a:	e794      	b.n	800a076 <_dtoa_r+0x40e>
 800a14c:	9901      	ldr	r1, [sp, #4]
 800a14e:	4b4c      	ldr	r3, [pc, #304]	; (800a280 <_dtoa_r+0x618>)
 800a150:	4431      	add	r1, r6
 800a152:	910d      	str	r1, [sp, #52]	; 0x34
 800a154:	9908      	ldr	r1, [sp, #32]
 800a156:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800a15a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a15e:	2900      	cmp	r1, #0
 800a160:	d043      	beq.n	800a1ea <_dtoa_r+0x582>
 800a162:	494d      	ldr	r1, [pc, #308]	; (800a298 <_dtoa_r+0x630>)
 800a164:	2000      	movs	r0, #0
 800a166:	f7f6 fb71 	bl	800084c <__aeabi_ddiv>
 800a16a:	4652      	mov	r2, sl
 800a16c:	465b      	mov	r3, fp
 800a16e:	f7f6 f88b 	bl	8000288 <__aeabi_dsub>
 800a172:	9d01      	ldr	r5, [sp, #4]
 800a174:	4682      	mov	sl, r0
 800a176:	468b      	mov	fp, r1
 800a178:	4649      	mov	r1, r9
 800a17a:	4640      	mov	r0, r8
 800a17c:	f7f6 fcec 	bl	8000b58 <__aeabi_d2iz>
 800a180:	4606      	mov	r6, r0
 800a182:	f7f6 f9cf 	bl	8000524 <__aeabi_i2d>
 800a186:	4602      	mov	r2, r0
 800a188:	460b      	mov	r3, r1
 800a18a:	4640      	mov	r0, r8
 800a18c:	4649      	mov	r1, r9
 800a18e:	f7f6 f87b 	bl	8000288 <__aeabi_dsub>
 800a192:	3630      	adds	r6, #48	; 0x30
 800a194:	f805 6b01 	strb.w	r6, [r5], #1
 800a198:	4652      	mov	r2, sl
 800a19a:	465b      	mov	r3, fp
 800a19c:	4680      	mov	r8, r0
 800a19e:	4689      	mov	r9, r1
 800a1a0:	f7f6 fc9c 	bl	8000adc <__aeabi_dcmplt>
 800a1a4:	2800      	cmp	r0, #0
 800a1a6:	d163      	bne.n	800a270 <_dtoa_r+0x608>
 800a1a8:	4642      	mov	r2, r8
 800a1aa:	464b      	mov	r3, r9
 800a1ac:	4936      	ldr	r1, [pc, #216]	; (800a288 <_dtoa_r+0x620>)
 800a1ae:	2000      	movs	r0, #0
 800a1b0:	f7f6 f86a 	bl	8000288 <__aeabi_dsub>
 800a1b4:	4652      	mov	r2, sl
 800a1b6:	465b      	mov	r3, fp
 800a1b8:	f7f6 fc90 	bl	8000adc <__aeabi_dcmplt>
 800a1bc:	2800      	cmp	r0, #0
 800a1be:	f040 80b5 	bne.w	800a32c <_dtoa_r+0x6c4>
 800a1c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a1c4:	429d      	cmp	r5, r3
 800a1c6:	d081      	beq.n	800a0cc <_dtoa_r+0x464>
 800a1c8:	4b30      	ldr	r3, [pc, #192]	; (800a28c <_dtoa_r+0x624>)
 800a1ca:	2200      	movs	r2, #0
 800a1cc:	4650      	mov	r0, sl
 800a1ce:	4659      	mov	r1, fp
 800a1d0:	f7f6 fa12 	bl	80005f8 <__aeabi_dmul>
 800a1d4:	4b2d      	ldr	r3, [pc, #180]	; (800a28c <_dtoa_r+0x624>)
 800a1d6:	4682      	mov	sl, r0
 800a1d8:	468b      	mov	fp, r1
 800a1da:	4640      	mov	r0, r8
 800a1dc:	4649      	mov	r1, r9
 800a1de:	2200      	movs	r2, #0
 800a1e0:	f7f6 fa0a 	bl	80005f8 <__aeabi_dmul>
 800a1e4:	4680      	mov	r8, r0
 800a1e6:	4689      	mov	r9, r1
 800a1e8:	e7c6      	b.n	800a178 <_dtoa_r+0x510>
 800a1ea:	4650      	mov	r0, sl
 800a1ec:	4659      	mov	r1, fp
 800a1ee:	f7f6 fa03 	bl	80005f8 <__aeabi_dmul>
 800a1f2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a1f4:	9d01      	ldr	r5, [sp, #4]
 800a1f6:	930f      	str	r3, [sp, #60]	; 0x3c
 800a1f8:	4682      	mov	sl, r0
 800a1fa:	468b      	mov	fp, r1
 800a1fc:	4649      	mov	r1, r9
 800a1fe:	4640      	mov	r0, r8
 800a200:	f7f6 fcaa 	bl	8000b58 <__aeabi_d2iz>
 800a204:	4606      	mov	r6, r0
 800a206:	f7f6 f98d 	bl	8000524 <__aeabi_i2d>
 800a20a:	3630      	adds	r6, #48	; 0x30
 800a20c:	4602      	mov	r2, r0
 800a20e:	460b      	mov	r3, r1
 800a210:	4640      	mov	r0, r8
 800a212:	4649      	mov	r1, r9
 800a214:	f7f6 f838 	bl	8000288 <__aeabi_dsub>
 800a218:	f805 6b01 	strb.w	r6, [r5], #1
 800a21c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a21e:	429d      	cmp	r5, r3
 800a220:	4680      	mov	r8, r0
 800a222:	4689      	mov	r9, r1
 800a224:	f04f 0200 	mov.w	r2, #0
 800a228:	d124      	bne.n	800a274 <_dtoa_r+0x60c>
 800a22a:	4b1b      	ldr	r3, [pc, #108]	; (800a298 <_dtoa_r+0x630>)
 800a22c:	4650      	mov	r0, sl
 800a22e:	4659      	mov	r1, fp
 800a230:	f7f6 f82c 	bl	800028c <__adddf3>
 800a234:	4602      	mov	r2, r0
 800a236:	460b      	mov	r3, r1
 800a238:	4640      	mov	r0, r8
 800a23a:	4649      	mov	r1, r9
 800a23c:	f7f6 fc6c 	bl	8000b18 <__aeabi_dcmpgt>
 800a240:	2800      	cmp	r0, #0
 800a242:	d173      	bne.n	800a32c <_dtoa_r+0x6c4>
 800a244:	4652      	mov	r2, sl
 800a246:	465b      	mov	r3, fp
 800a248:	4913      	ldr	r1, [pc, #76]	; (800a298 <_dtoa_r+0x630>)
 800a24a:	2000      	movs	r0, #0
 800a24c:	f7f6 f81c 	bl	8000288 <__aeabi_dsub>
 800a250:	4602      	mov	r2, r0
 800a252:	460b      	mov	r3, r1
 800a254:	4640      	mov	r0, r8
 800a256:	4649      	mov	r1, r9
 800a258:	f7f6 fc40 	bl	8000adc <__aeabi_dcmplt>
 800a25c:	2800      	cmp	r0, #0
 800a25e:	f43f af35 	beq.w	800a0cc <_dtoa_r+0x464>
 800a262:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800a264:	1e6b      	subs	r3, r5, #1
 800a266:	930f      	str	r3, [sp, #60]	; 0x3c
 800a268:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a26c:	2b30      	cmp	r3, #48	; 0x30
 800a26e:	d0f8      	beq.n	800a262 <_dtoa_r+0x5fa>
 800a270:	9700      	str	r7, [sp, #0]
 800a272:	e049      	b.n	800a308 <_dtoa_r+0x6a0>
 800a274:	4b05      	ldr	r3, [pc, #20]	; (800a28c <_dtoa_r+0x624>)
 800a276:	f7f6 f9bf 	bl	80005f8 <__aeabi_dmul>
 800a27a:	4680      	mov	r8, r0
 800a27c:	4689      	mov	r9, r1
 800a27e:	e7bd      	b.n	800a1fc <_dtoa_r+0x594>
 800a280:	0800cd28 	.word	0x0800cd28
 800a284:	0800cd00 	.word	0x0800cd00
 800a288:	3ff00000 	.word	0x3ff00000
 800a28c:	40240000 	.word	0x40240000
 800a290:	401c0000 	.word	0x401c0000
 800a294:	40140000 	.word	0x40140000
 800a298:	3fe00000 	.word	0x3fe00000
 800a29c:	9d01      	ldr	r5, [sp, #4]
 800a29e:	4656      	mov	r6, sl
 800a2a0:	465f      	mov	r7, fp
 800a2a2:	4642      	mov	r2, r8
 800a2a4:	464b      	mov	r3, r9
 800a2a6:	4630      	mov	r0, r6
 800a2a8:	4639      	mov	r1, r7
 800a2aa:	f7f6 facf 	bl	800084c <__aeabi_ddiv>
 800a2ae:	f7f6 fc53 	bl	8000b58 <__aeabi_d2iz>
 800a2b2:	4682      	mov	sl, r0
 800a2b4:	f7f6 f936 	bl	8000524 <__aeabi_i2d>
 800a2b8:	4642      	mov	r2, r8
 800a2ba:	464b      	mov	r3, r9
 800a2bc:	f7f6 f99c 	bl	80005f8 <__aeabi_dmul>
 800a2c0:	4602      	mov	r2, r0
 800a2c2:	460b      	mov	r3, r1
 800a2c4:	4630      	mov	r0, r6
 800a2c6:	4639      	mov	r1, r7
 800a2c8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800a2cc:	f7f5 ffdc 	bl	8000288 <__aeabi_dsub>
 800a2d0:	f805 6b01 	strb.w	r6, [r5], #1
 800a2d4:	9e01      	ldr	r6, [sp, #4]
 800a2d6:	9f03      	ldr	r7, [sp, #12]
 800a2d8:	1bae      	subs	r6, r5, r6
 800a2da:	42b7      	cmp	r7, r6
 800a2dc:	4602      	mov	r2, r0
 800a2de:	460b      	mov	r3, r1
 800a2e0:	d135      	bne.n	800a34e <_dtoa_r+0x6e6>
 800a2e2:	f7f5 ffd3 	bl	800028c <__adddf3>
 800a2e6:	4642      	mov	r2, r8
 800a2e8:	464b      	mov	r3, r9
 800a2ea:	4606      	mov	r6, r0
 800a2ec:	460f      	mov	r7, r1
 800a2ee:	f7f6 fc13 	bl	8000b18 <__aeabi_dcmpgt>
 800a2f2:	b9d0      	cbnz	r0, 800a32a <_dtoa_r+0x6c2>
 800a2f4:	4642      	mov	r2, r8
 800a2f6:	464b      	mov	r3, r9
 800a2f8:	4630      	mov	r0, r6
 800a2fa:	4639      	mov	r1, r7
 800a2fc:	f7f6 fbe4 	bl	8000ac8 <__aeabi_dcmpeq>
 800a300:	b110      	cbz	r0, 800a308 <_dtoa_r+0x6a0>
 800a302:	f01a 0f01 	tst.w	sl, #1
 800a306:	d110      	bne.n	800a32a <_dtoa_r+0x6c2>
 800a308:	4620      	mov	r0, r4
 800a30a:	ee18 1a10 	vmov	r1, s16
 800a30e:	f000 fe75 	bl	800affc <_Bfree>
 800a312:	2300      	movs	r3, #0
 800a314:	9800      	ldr	r0, [sp, #0]
 800a316:	702b      	strb	r3, [r5, #0]
 800a318:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a31a:	3001      	adds	r0, #1
 800a31c:	6018      	str	r0, [r3, #0]
 800a31e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a320:	2b00      	cmp	r3, #0
 800a322:	f43f acf1 	beq.w	8009d08 <_dtoa_r+0xa0>
 800a326:	601d      	str	r5, [r3, #0]
 800a328:	e4ee      	b.n	8009d08 <_dtoa_r+0xa0>
 800a32a:	9f00      	ldr	r7, [sp, #0]
 800a32c:	462b      	mov	r3, r5
 800a32e:	461d      	mov	r5, r3
 800a330:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a334:	2a39      	cmp	r2, #57	; 0x39
 800a336:	d106      	bne.n	800a346 <_dtoa_r+0x6de>
 800a338:	9a01      	ldr	r2, [sp, #4]
 800a33a:	429a      	cmp	r2, r3
 800a33c:	d1f7      	bne.n	800a32e <_dtoa_r+0x6c6>
 800a33e:	9901      	ldr	r1, [sp, #4]
 800a340:	2230      	movs	r2, #48	; 0x30
 800a342:	3701      	adds	r7, #1
 800a344:	700a      	strb	r2, [r1, #0]
 800a346:	781a      	ldrb	r2, [r3, #0]
 800a348:	3201      	adds	r2, #1
 800a34a:	701a      	strb	r2, [r3, #0]
 800a34c:	e790      	b.n	800a270 <_dtoa_r+0x608>
 800a34e:	4ba6      	ldr	r3, [pc, #664]	; (800a5e8 <_dtoa_r+0x980>)
 800a350:	2200      	movs	r2, #0
 800a352:	f7f6 f951 	bl	80005f8 <__aeabi_dmul>
 800a356:	2200      	movs	r2, #0
 800a358:	2300      	movs	r3, #0
 800a35a:	4606      	mov	r6, r0
 800a35c:	460f      	mov	r7, r1
 800a35e:	f7f6 fbb3 	bl	8000ac8 <__aeabi_dcmpeq>
 800a362:	2800      	cmp	r0, #0
 800a364:	d09d      	beq.n	800a2a2 <_dtoa_r+0x63a>
 800a366:	e7cf      	b.n	800a308 <_dtoa_r+0x6a0>
 800a368:	9a08      	ldr	r2, [sp, #32]
 800a36a:	2a00      	cmp	r2, #0
 800a36c:	f000 80d7 	beq.w	800a51e <_dtoa_r+0x8b6>
 800a370:	9a06      	ldr	r2, [sp, #24]
 800a372:	2a01      	cmp	r2, #1
 800a374:	f300 80ba 	bgt.w	800a4ec <_dtoa_r+0x884>
 800a378:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a37a:	2a00      	cmp	r2, #0
 800a37c:	f000 80b2 	beq.w	800a4e4 <_dtoa_r+0x87c>
 800a380:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a384:	9e07      	ldr	r6, [sp, #28]
 800a386:	9d04      	ldr	r5, [sp, #16]
 800a388:	9a04      	ldr	r2, [sp, #16]
 800a38a:	441a      	add	r2, r3
 800a38c:	9204      	str	r2, [sp, #16]
 800a38e:	9a05      	ldr	r2, [sp, #20]
 800a390:	2101      	movs	r1, #1
 800a392:	441a      	add	r2, r3
 800a394:	4620      	mov	r0, r4
 800a396:	9205      	str	r2, [sp, #20]
 800a398:	f000 ff32 	bl	800b200 <__i2b>
 800a39c:	4607      	mov	r7, r0
 800a39e:	2d00      	cmp	r5, #0
 800a3a0:	dd0c      	ble.n	800a3bc <_dtoa_r+0x754>
 800a3a2:	9b05      	ldr	r3, [sp, #20]
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	dd09      	ble.n	800a3bc <_dtoa_r+0x754>
 800a3a8:	42ab      	cmp	r3, r5
 800a3aa:	9a04      	ldr	r2, [sp, #16]
 800a3ac:	bfa8      	it	ge
 800a3ae:	462b      	movge	r3, r5
 800a3b0:	1ad2      	subs	r2, r2, r3
 800a3b2:	9204      	str	r2, [sp, #16]
 800a3b4:	9a05      	ldr	r2, [sp, #20]
 800a3b6:	1aed      	subs	r5, r5, r3
 800a3b8:	1ad3      	subs	r3, r2, r3
 800a3ba:	9305      	str	r3, [sp, #20]
 800a3bc:	9b07      	ldr	r3, [sp, #28]
 800a3be:	b31b      	cbz	r3, 800a408 <_dtoa_r+0x7a0>
 800a3c0:	9b08      	ldr	r3, [sp, #32]
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	f000 80af 	beq.w	800a526 <_dtoa_r+0x8be>
 800a3c8:	2e00      	cmp	r6, #0
 800a3ca:	dd13      	ble.n	800a3f4 <_dtoa_r+0x78c>
 800a3cc:	4639      	mov	r1, r7
 800a3ce:	4632      	mov	r2, r6
 800a3d0:	4620      	mov	r0, r4
 800a3d2:	f000 ffd5 	bl	800b380 <__pow5mult>
 800a3d6:	ee18 2a10 	vmov	r2, s16
 800a3da:	4601      	mov	r1, r0
 800a3dc:	4607      	mov	r7, r0
 800a3de:	4620      	mov	r0, r4
 800a3e0:	f000 ff24 	bl	800b22c <__multiply>
 800a3e4:	ee18 1a10 	vmov	r1, s16
 800a3e8:	4680      	mov	r8, r0
 800a3ea:	4620      	mov	r0, r4
 800a3ec:	f000 fe06 	bl	800affc <_Bfree>
 800a3f0:	ee08 8a10 	vmov	s16, r8
 800a3f4:	9b07      	ldr	r3, [sp, #28]
 800a3f6:	1b9a      	subs	r2, r3, r6
 800a3f8:	d006      	beq.n	800a408 <_dtoa_r+0x7a0>
 800a3fa:	ee18 1a10 	vmov	r1, s16
 800a3fe:	4620      	mov	r0, r4
 800a400:	f000 ffbe 	bl	800b380 <__pow5mult>
 800a404:	ee08 0a10 	vmov	s16, r0
 800a408:	2101      	movs	r1, #1
 800a40a:	4620      	mov	r0, r4
 800a40c:	f000 fef8 	bl	800b200 <__i2b>
 800a410:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a412:	2b00      	cmp	r3, #0
 800a414:	4606      	mov	r6, r0
 800a416:	f340 8088 	ble.w	800a52a <_dtoa_r+0x8c2>
 800a41a:	461a      	mov	r2, r3
 800a41c:	4601      	mov	r1, r0
 800a41e:	4620      	mov	r0, r4
 800a420:	f000 ffae 	bl	800b380 <__pow5mult>
 800a424:	9b06      	ldr	r3, [sp, #24]
 800a426:	2b01      	cmp	r3, #1
 800a428:	4606      	mov	r6, r0
 800a42a:	f340 8081 	ble.w	800a530 <_dtoa_r+0x8c8>
 800a42e:	f04f 0800 	mov.w	r8, #0
 800a432:	6933      	ldr	r3, [r6, #16]
 800a434:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800a438:	6918      	ldr	r0, [r3, #16]
 800a43a:	f000 fe91 	bl	800b160 <__hi0bits>
 800a43e:	f1c0 0020 	rsb	r0, r0, #32
 800a442:	9b05      	ldr	r3, [sp, #20]
 800a444:	4418      	add	r0, r3
 800a446:	f010 001f 	ands.w	r0, r0, #31
 800a44a:	f000 8092 	beq.w	800a572 <_dtoa_r+0x90a>
 800a44e:	f1c0 0320 	rsb	r3, r0, #32
 800a452:	2b04      	cmp	r3, #4
 800a454:	f340 808a 	ble.w	800a56c <_dtoa_r+0x904>
 800a458:	f1c0 001c 	rsb	r0, r0, #28
 800a45c:	9b04      	ldr	r3, [sp, #16]
 800a45e:	4403      	add	r3, r0
 800a460:	9304      	str	r3, [sp, #16]
 800a462:	9b05      	ldr	r3, [sp, #20]
 800a464:	4403      	add	r3, r0
 800a466:	4405      	add	r5, r0
 800a468:	9305      	str	r3, [sp, #20]
 800a46a:	9b04      	ldr	r3, [sp, #16]
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	dd07      	ble.n	800a480 <_dtoa_r+0x818>
 800a470:	ee18 1a10 	vmov	r1, s16
 800a474:	461a      	mov	r2, r3
 800a476:	4620      	mov	r0, r4
 800a478:	f000 ffdc 	bl	800b434 <__lshift>
 800a47c:	ee08 0a10 	vmov	s16, r0
 800a480:	9b05      	ldr	r3, [sp, #20]
 800a482:	2b00      	cmp	r3, #0
 800a484:	dd05      	ble.n	800a492 <_dtoa_r+0x82a>
 800a486:	4631      	mov	r1, r6
 800a488:	461a      	mov	r2, r3
 800a48a:	4620      	mov	r0, r4
 800a48c:	f000 ffd2 	bl	800b434 <__lshift>
 800a490:	4606      	mov	r6, r0
 800a492:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a494:	2b00      	cmp	r3, #0
 800a496:	d06e      	beq.n	800a576 <_dtoa_r+0x90e>
 800a498:	ee18 0a10 	vmov	r0, s16
 800a49c:	4631      	mov	r1, r6
 800a49e:	f001 f839 	bl	800b514 <__mcmp>
 800a4a2:	2800      	cmp	r0, #0
 800a4a4:	da67      	bge.n	800a576 <_dtoa_r+0x90e>
 800a4a6:	9b00      	ldr	r3, [sp, #0]
 800a4a8:	3b01      	subs	r3, #1
 800a4aa:	ee18 1a10 	vmov	r1, s16
 800a4ae:	9300      	str	r3, [sp, #0]
 800a4b0:	220a      	movs	r2, #10
 800a4b2:	2300      	movs	r3, #0
 800a4b4:	4620      	mov	r0, r4
 800a4b6:	f000 fdc3 	bl	800b040 <__multadd>
 800a4ba:	9b08      	ldr	r3, [sp, #32]
 800a4bc:	ee08 0a10 	vmov	s16, r0
 800a4c0:	2b00      	cmp	r3, #0
 800a4c2:	f000 81b1 	beq.w	800a828 <_dtoa_r+0xbc0>
 800a4c6:	2300      	movs	r3, #0
 800a4c8:	4639      	mov	r1, r7
 800a4ca:	220a      	movs	r2, #10
 800a4cc:	4620      	mov	r0, r4
 800a4ce:	f000 fdb7 	bl	800b040 <__multadd>
 800a4d2:	9b02      	ldr	r3, [sp, #8]
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	4607      	mov	r7, r0
 800a4d8:	f300 808e 	bgt.w	800a5f8 <_dtoa_r+0x990>
 800a4dc:	9b06      	ldr	r3, [sp, #24]
 800a4de:	2b02      	cmp	r3, #2
 800a4e0:	dc51      	bgt.n	800a586 <_dtoa_r+0x91e>
 800a4e2:	e089      	b.n	800a5f8 <_dtoa_r+0x990>
 800a4e4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a4e6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a4ea:	e74b      	b.n	800a384 <_dtoa_r+0x71c>
 800a4ec:	9b03      	ldr	r3, [sp, #12]
 800a4ee:	1e5e      	subs	r6, r3, #1
 800a4f0:	9b07      	ldr	r3, [sp, #28]
 800a4f2:	42b3      	cmp	r3, r6
 800a4f4:	bfbf      	itttt	lt
 800a4f6:	9b07      	ldrlt	r3, [sp, #28]
 800a4f8:	9607      	strlt	r6, [sp, #28]
 800a4fa:	1af2      	sublt	r2, r6, r3
 800a4fc:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800a4fe:	bfb6      	itet	lt
 800a500:	189b      	addlt	r3, r3, r2
 800a502:	1b9e      	subge	r6, r3, r6
 800a504:	930a      	strlt	r3, [sp, #40]	; 0x28
 800a506:	9b03      	ldr	r3, [sp, #12]
 800a508:	bfb8      	it	lt
 800a50a:	2600      	movlt	r6, #0
 800a50c:	2b00      	cmp	r3, #0
 800a50e:	bfb7      	itett	lt
 800a510:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800a514:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800a518:	1a9d      	sublt	r5, r3, r2
 800a51a:	2300      	movlt	r3, #0
 800a51c:	e734      	b.n	800a388 <_dtoa_r+0x720>
 800a51e:	9e07      	ldr	r6, [sp, #28]
 800a520:	9d04      	ldr	r5, [sp, #16]
 800a522:	9f08      	ldr	r7, [sp, #32]
 800a524:	e73b      	b.n	800a39e <_dtoa_r+0x736>
 800a526:	9a07      	ldr	r2, [sp, #28]
 800a528:	e767      	b.n	800a3fa <_dtoa_r+0x792>
 800a52a:	9b06      	ldr	r3, [sp, #24]
 800a52c:	2b01      	cmp	r3, #1
 800a52e:	dc18      	bgt.n	800a562 <_dtoa_r+0x8fa>
 800a530:	f1ba 0f00 	cmp.w	sl, #0
 800a534:	d115      	bne.n	800a562 <_dtoa_r+0x8fa>
 800a536:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a53a:	b993      	cbnz	r3, 800a562 <_dtoa_r+0x8fa>
 800a53c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800a540:	0d1b      	lsrs	r3, r3, #20
 800a542:	051b      	lsls	r3, r3, #20
 800a544:	b183      	cbz	r3, 800a568 <_dtoa_r+0x900>
 800a546:	9b04      	ldr	r3, [sp, #16]
 800a548:	3301      	adds	r3, #1
 800a54a:	9304      	str	r3, [sp, #16]
 800a54c:	9b05      	ldr	r3, [sp, #20]
 800a54e:	3301      	adds	r3, #1
 800a550:	9305      	str	r3, [sp, #20]
 800a552:	f04f 0801 	mov.w	r8, #1
 800a556:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a558:	2b00      	cmp	r3, #0
 800a55a:	f47f af6a 	bne.w	800a432 <_dtoa_r+0x7ca>
 800a55e:	2001      	movs	r0, #1
 800a560:	e76f      	b.n	800a442 <_dtoa_r+0x7da>
 800a562:	f04f 0800 	mov.w	r8, #0
 800a566:	e7f6      	b.n	800a556 <_dtoa_r+0x8ee>
 800a568:	4698      	mov	r8, r3
 800a56a:	e7f4      	b.n	800a556 <_dtoa_r+0x8ee>
 800a56c:	f43f af7d 	beq.w	800a46a <_dtoa_r+0x802>
 800a570:	4618      	mov	r0, r3
 800a572:	301c      	adds	r0, #28
 800a574:	e772      	b.n	800a45c <_dtoa_r+0x7f4>
 800a576:	9b03      	ldr	r3, [sp, #12]
 800a578:	2b00      	cmp	r3, #0
 800a57a:	dc37      	bgt.n	800a5ec <_dtoa_r+0x984>
 800a57c:	9b06      	ldr	r3, [sp, #24]
 800a57e:	2b02      	cmp	r3, #2
 800a580:	dd34      	ble.n	800a5ec <_dtoa_r+0x984>
 800a582:	9b03      	ldr	r3, [sp, #12]
 800a584:	9302      	str	r3, [sp, #8]
 800a586:	9b02      	ldr	r3, [sp, #8]
 800a588:	b96b      	cbnz	r3, 800a5a6 <_dtoa_r+0x93e>
 800a58a:	4631      	mov	r1, r6
 800a58c:	2205      	movs	r2, #5
 800a58e:	4620      	mov	r0, r4
 800a590:	f000 fd56 	bl	800b040 <__multadd>
 800a594:	4601      	mov	r1, r0
 800a596:	4606      	mov	r6, r0
 800a598:	ee18 0a10 	vmov	r0, s16
 800a59c:	f000 ffba 	bl	800b514 <__mcmp>
 800a5a0:	2800      	cmp	r0, #0
 800a5a2:	f73f adbb 	bgt.w	800a11c <_dtoa_r+0x4b4>
 800a5a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a5a8:	9d01      	ldr	r5, [sp, #4]
 800a5aa:	43db      	mvns	r3, r3
 800a5ac:	9300      	str	r3, [sp, #0]
 800a5ae:	f04f 0800 	mov.w	r8, #0
 800a5b2:	4631      	mov	r1, r6
 800a5b4:	4620      	mov	r0, r4
 800a5b6:	f000 fd21 	bl	800affc <_Bfree>
 800a5ba:	2f00      	cmp	r7, #0
 800a5bc:	f43f aea4 	beq.w	800a308 <_dtoa_r+0x6a0>
 800a5c0:	f1b8 0f00 	cmp.w	r8, #0
 800a5c4:	d005      	beq.n	800a5d2 <_dtoa_r+0x96a>
 800a5c6:	45b8      	cmp	r8, r7
 800a5c8:	d003      	beq.n	800a5d2 <_dtoa_r+0x96a>
 800a5ca:	4641      	mov	r1, r8
 800a5cc:	4620      	mov	r0, r4
 800a5ce:	f000 fd15 	bl	800affc <_Bfree>
 800a5d2:	4639      	mov	r1, r7
 800a5d4:	4620      	mov	r0, r4
 800a5d6:	f000 fd11 	bl	800affc <_Bfree>
 800a5da:	e695      	b.n	800a308 <_dtoa_r+0x6a0>
 800a5dc:	2600      	movs	r6, #0
 800a5de:	4637      	mov	r7, r6
 800a5e0:	e7e1      	b.n	800a5a6 <_dtoa_r+0x93e>
 800a5e2:	9700      	str	r7, [sp, #0]
 800a5e4:	4637      	mov	r7, r6
 800a5e6:	e599      	b.n	800a11c <_dtoa_r+0x4b4>
 800a5e8:	40240000 	.word	0x40240000
 800a5ec:	9b08      	ldr	r3, [sp, #32]
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	f000 80ca 	beq.w	800a788 <_dtoa_r+0xb20>
 800a5f4:	9b03      	ldr	r3, [sp, #12]
 800a5f6:	9302      	str	r3, [sp, #8]
 800a5f8:	2d00      	cmp	r5, #0
 800a5fa:	dd05      	ble.n	800a608 <_dtoa_r+0x9a0>
 800a5fc:	4639      	mov	r1, r7
 800a5fe:	462a      	mov	r2, r5
 800a600:	4620      	mov	r0, r4
 800a602:	f000 ff17 	bl	800b434 <__lshift>
 800a606:	4607      	mov	r7, r0
 800a608:	f1b8 0f00 	cmp.w	r8, #0
 800a60c:	d05b      	beq.n	800a6c6 <_dtoa_r+0xa5e>
 800a60e:	6879      	ldr	r1, [r7, #4]
 800a610:	4620      	mov	r0, r4
 800a612:	f000 fcb3 	bl	800af7c <_Balloc>
 800a616:	4605      	mov	r5, r0
 800a618:	b928      	cbnz	r0, 800a626 <_dtoa_r+0x9be>
 800a61a:	4b87      	ldr	r3, [pc, #540]	; (800a838 <_dtoa_r+0xbd0>)
 800a61c:	4602      	mov	r2, r0
 800a61e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800a622:	f7ff bb3b 	b.w	8009c9c <_dtoa_r+0x34>
 800a626:	693a      	ldr	r2, [r7, #16]
 800a628:	3202      	adds	r2, #2
 800a62a:	0092      	lsls	r2, r2, #2
 800a62c:	f107 010c 	add.w	r1, r7, #12
 800a630:	300c      	adds	r0, #12
 800a632:	f000 fc95 	bl	800af60 <memcpy>
 800a636:	2201      	movs	r2, #1
 800a638:	4629      	mov	r1, r5
 800a63a:	4620      	mov	r0, r4
 800a63c:	f000 fefa 	bl	800b434 <__lshift>
 800a640:	9b01      	ldr	r3, [sp, #4]
 800a642:	f103 0901 	add.w	r9, r3, #1
 800a646:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800a64a:	4413      	add	r3, r2
 800a64c:	9305      	str	r3, [sp, #20]
 800a64e:	f00a 0301 	and.w	r3, sl, #1
 800a652:	46b8      	mov	r8, r7
 800a654:	9304      	str	r3, [sp, #16]
 800a656:	4607      	mov	r7, r0
 800a658:	4631      	mov	r1, r6
 800a65a:	ee18 0a10 	vmov	r0, s16
 800a65e:	f7ff fa77 	bl	8009b50 <quorem>
 800a662:	4641      	mov	r1, r8
 800a664:	9002      	str	r0, [sp, #8]
 800a666:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800a66a:	ee18 0a10 	vmov	r0, s16
 800a66e:	f000 ff51 	bl	800b514 <__mcmp>
 800a672:	463a      	mov	r2, r7
 800a674:	9003      	str	r0, [sp, #12]
 800a676:	4631      	mov	r1, r6
 800a678:	4620      	mov	r0, r4
 800a67a:	f000 ff67 	bl	800b54c <__mdiff>
 800a67e:	68c2      	ldr	r2, [r0, #12]
 800a680:	f109 3bff 	add.w	fp, r9, #4294967295
 800a684:	4605      	mov	r5, r0
 800a686:	bb02      	cbnz	r2, 800a6ca <_dtoa_r+0xa62>
 800a688:	4601      	mov	r1, r0
 800a68a:	ee18 0a10 	vmov	r0, s16
 800a68e:	f000 ff41 	bl	800b514 <__mcmp>
 800a692:	4602      	mov	r2, r0
 800a694:	4629      	mov	r1, r5
 800a696:	4620      	mov	r0, r4
 800a698:	9207      	str	r2, [sp, #28]
 800a69a:	f000 fcaf 	bl	800affc <_Bfree>
 800a69e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800a6a2:	ea43 0102 	orr.w	r1, r3, r2
 800a6a6:	9b04      	ldr	r3, [sp, #16]
 800a6a8:	430b      	orrs	r3, r1
 800a6aa:	464d      	mov	r5, r9
 800a6ac:	d10f      	bne.n	800a6ce <_dtoa_r+0xa66>
 800a6ae:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a6b2:	d02a      	beq.n	800a70a <_dtoa_r+0xaa2>
 800a6b4:	9b03      	ldr	r3, [sp, #12]
 800a6b6:	2b00      	cmp	r3, #0
 800a6b8:	dd02      	ble.n	800a6c0 <_dtoa_r+0xa58>
 800a6ba:	9b02      	ldr	r3, [sp, #8]
 800a6bc:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800a6c0:	f88b a000 	strb.w	sl, [fp]
 800a6c4:	e775      	b.n	800a5b2 <_dtoa_r+0x94a>
 800a6c6:	4638      	mov	r0, r7
 800a6c8:	e7ba      	b.n	800a640 <_dtoa_r+0x9d8>
 800a6ca:	2201      	movs	r2, #1
 800a6cc:	e7e2      	b.n	800a694 <_dtoa_r+0xa2c>
 800a6ce:	9b03      	ldr	r3, [sp, #12]
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	db04      	blt.n	800a6de <_dtoa_r+0xa76>
 800a6d4:	9906      	ldr	r1, [sp, #24]
 800a6d6:	430b      	orrs	r3, r1
 800a6d8:	9904      	ldr	r1, [sp, #16]
 800a6da:	430b      	orrs	r3, r1
 800a6dc:	d122      	bne.n	800a724 <_dtoa_r+0xabc>
 800a6de:	2a00      	cmp	r2, #0
 800a6e0:	ddee      	ble.n	800a6c0 <_dtoa_r+0xa58>
 800a6e2:	ee18 1a10 	vmov	r1, s16
 800a6e6:	2201      	movs	r2, #1
 800a6e8:	4620      	mov	r0, r4
 800a6ea:	f000 fea3 	bl	800b434 <__lshift>
 800a6ee:	4631      	mov	r1, r6
 800a6f0:	ee08 0a10 	vmov	s16, r0
 800a6f4:	f000 ff0e 	bl	800b514 <__mcmp>
 800a6f8:	2800      	cmp	r0, #0
 800a6fa:	dc03      	bgt.n	800a704 <_dtoa_r+0xa9c>
 800a6fc:	d1e0      	bne.n	800a6c0 <_dtoa_r+0xa58>
 800a6fe:	f01a 0f01 	tst.w	sl, #1
 800a702:	d0dd      	beq.n	800a6c0 <_dtoa_r+0xa58>
 800a704:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a708:	d1d7      	bne.n	800a6ba <_dtoa_r+0xa52>
 800a70a:	2339      	movs	r3, #57	; 0x39
 800a70c:	f88b 3000 	strb.w	r3, [fp]
 800a710:	462b      	mov	r3, r5
 800a712:	461d      	mov	r5, r3
 800a714:	3b01      	subs	r3, #1
 800a716:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800a71a:	2a39      	cmp	r2, #57	; 0x39
 800a71c:	d071      	beq.n	800a802 <_dtoa_r+0xb9a>
 800a71e:	3201      	adds	r2, #1
 800a720:	701a      	strb	r2, [r3, #0]
 800a722:	e746      	b.n	800a5b2 <_dtoa_r+0x94a>
 800a724:	2a00      	cmp	r2, #0
 800a726:	dd07      	ble.n	800a738 <_dtoa_r+0xad0>
 800a728:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a72c:	d0ed      	beq.n	800a70a <_dtoa_r+0xaa2>
 800a72e:	f10a 0301 	add.w	r3, sl, #1
 800a732:	f88b 3000 	strb.w	r3, [fp]
 800a736:	e73c      	b.n	800a5b2 <_dtoa_r+0x94a>
 800a738:	9b05      	ldr	r3, [sp, #20]
 800a73a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800a73e:	4599      	cmp	r9, r3
 800a740:	d047      	beq.n	800a7d2 <_dtoa_r+0xb6a>
 800a742:	ee18 1a10 	vmov	r1, s16
 800a746:	2300      	movs	r3, #0
 800a748:	220a      	movs	r2, #10
 800a74a:	4620      	mov	r0, r4
 800a74c:	f000 fc78 	bl	800b040 <__multadd>
 800a750:	45b8      	cmp	r8, r7
 800a752:	ee08 0a10 	vmov	s16, r0
 800a756:	f04f 0300 	mov.w	r3, #0
 800a75a:	f04f 020a 	mov.w	r2, #10
 800a75e:	4641      	mov	r1, r8
 800a760:	4620      	mov	r0, r4
 800a762:	d106      	bne.n	800a772 <_dtoa_r+0xb0a>
 800a764:	f000 fc6c 	bl	800b040 <__multadd>
 800a768:	4680      	mov	r8, r0
 800a76a:	4607      	mov	r7, r0
 800a76c:	f109 0901 	add.w	r9, r9, #1
 800a770:	e772      	b.n	800a658 <_dtoa_r+0x9f0>
 800a772:	f000 fc65 	bl	800b040 <__multadd>
 800a776:	4639      	mov	r1, r7
 800a778:	4680      	mov	r8, r0
 800a77a:	2300      	movs	r3, #0
 800a77c:	220a      	movs	r2, #10
 800a77e:	4620      	mov	r0, r4
 800a780:	f000 fc5e 	bl	800b040 <__multadd>
 800a784:	4607      	mov	r7, r0
 800a786:	e7f1      	b.n	800a76c <_dtoa_r+0xb04>
 800a788:	9b03      	ldr	r3, [sp, #12]
 800a78a:	9302      	str	r3, [sp, #8]
 800a78c:	9d01      	ldr	r5, [sp, #4]
 800a78e:	ee18 0a10 	vmov	r0, s16
 800a792:	4631      	mov	r1, r6
 800a794:	f7ff f9dc 	bl	8009b50 <quorem>
 800a798:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800a79c:	9b01      	ldr	r3, [sp, #4]
 800a79e:	f805 ab01 	strb.w	sl, [r5], #1
 800a7a2:	1aea      	subs	r2, r5, r3
 800a7a4:	9b02      	ldr	r3, [sp, #8]
 800a7a6:	4293      	cmp	r3, r2
 800a7a8:	dd09      	ble.n	800a7be <_dtoa_r+0xb56>
 800a7aa:	ee18 1a10 	vmov	r1, s16
 800a7ae:	2300      	movs	r3, #0
 800a7b0:	220a      	movs	r2, #10
 800a7b2:	4620      	mov	r0, r4
 800a7b4:	f000 fc44 	bl	800b040 <__multadd>
 800a7b8:	ee08 0a10 	vmov	s16, r0
 800a7bc:	e7e7      	b.n	800a78e <_dtoa_r+0xb26>
 800a7be:	9b02      	ldr	r3, [sp, #8]
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	bfc8      	it	gt
 800a7c4:	461d      	movgt	r5, r3
 800a7c6:	9b01      	ldr	r3, [sp, #4]
 800a7c8:	bfd8      	it	le
 800a7ca:	2501      	movle	r5, #1
 800a7cc:	441d      	add	r5, r3
 800a7ce:	f04f 0800 	mov.w	r8, #0
 800a7d2:	ee18 1a10 	vmov	r1, s16
 800a7d6:	2201      	movs	r2, #1
 800a7d8:	4620      	mov	r0, r4
 800a7da:	f000 fe2b 	bl	800b434 <__lshift>
 800a7de:	4631      	mov	r1, r6
 800a7e0:	ee08 0a10 	vmov	s16, r0
 800a7e4:	f000 fe96 	bl	800b514 <__mcmp>
 800a7e8:	2800      	cmp	r0, #0
 800a7ea:	dc91      	bgt.n	800a710 <_dtoa_r+0xaa8>
 800a7ec:	d102      	bne.n	800a7f4 <_dtoa_r+0xb8c>
 800a7ee:	f01a 0f01 	tst.w	sl, #1
 800a7f2:	d18d      	bne.n	800a710 <_dtoa_r+0xaa8>
 800a7f4:	462b      	mov	r3, r5
 800a7f6:	461d      	mov	r5, r3
 800a7f8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a7fc:	2a30      	cmp	r2, #48	; 0x30
 800a7fe:	d0fa      	beq.n	800a7f6 <_dtoa_r+0xb8e>
 800a800:	e6d7      	b.n	800a5b2 <_dtoa_r+0x94a>
 800a802:	9a01      	ldr	r2, [sp, #4]
 800a804:	429a      	cmp	r2, r3
 800a806:	d184      	bne.n	800a712 <_dtoa_r+0xaaa>
 800a808:	9b00      	ldr	r3, [sp, #0]
 800a80a:	3301      	adds	r3, #1
 800a80c:	9300      	str	r3, [sp, #0]
 800a80e:	2331      	movs	r3, #49	; 0x31
 800a810:	7013      	strb	r3, [r2, #0]
 800a812:	e6ce      	b.n	800a5b2 <_dtoa_r+0x94a>
 800a814:	4b09      	ldr	r3, [pc, #36]	; (800a83c <_dtoa_r+0xbd4>)
 800a816:	f7ff ba95 	b.w	8009d44 <_dtoa_r+0xdc>
 800a81a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a81c:	2b00      	cmp	r3, #0
 800a81e:	f47f aa6e 	bne.w	8009cfe <_dtoa_r+0x96>
 800a822:	4b07      	ldr	r3, [pc, #28]	; (800a840 <_dtoa_r+0xbd8>)
 800a824:	f7ff ba8e 	b.w	8009d44 <_dtoa_r+0xdc>
 800a828:	9b02      	ldr	r3, [sp, #8]
 800a82a:	2b00      	cmp	r3, #0
 800a82c:	dcae      	bgt.n	800a78c <_dtoa_r+0xb24>
 800a82e:	9b06      	ldr	r3, [sp, #24]
 800a830:	2b02      	cmp	r3, #2
 800a832:	f73f aea8 	bgt.w	800a586 <_dtoa_r+0x91e>
 800a836:	e7a9      	b.n	800a78c <_dtoa_r+0xb24>
 800a838:	0800cc18 	.word	0x0800cc18
 800a83c:	0800ca18 	.word	0x0800ca18
 800a840:	0800cb99 	.word	0x0800cb99

0800a844 <rshift>:
 800a844:	6903      	ldr	r3, [r0, #16]
 800a846:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800a84a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a84e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800a852:	f100 0414 	add.w	r4, r0, #20
 800a856:	dd45      	ble.n	800a8e4 <rshift+0xa0>
 800a858:	f011 011f 	ands.w	r1, r1, #31
 800a85c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800a860:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800a864:	d10c      	bne.n	800a880 <rshift+0x3c>
 800a866:	f100 0710 	add.w	r7, r0, #16
 800a86a:	4629      	mov	r1, r5
 800a86c:	42b1      	cmp	r1, r6
 800a86e:	d334      	bcc.n	800a8da <rshift+0x96>
 800a870:	1a9b      	subs	r3, r3, r2
 800a872:	009b      	lsls	r3, r3, #2
 800a874:	1eea      	subs	r2, r5, #3
 800a876:	4296      	cmp	r6, r2
 800a878:	bf38      	it	cc
 800a87a:	2300      	movcc	r3, #0
 800a87c:	4423      	add	r3, r4
 800a87e:	e015      	b.n	800a8ac <rshift+0x68>
 800a880:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800a884:	f1c1 0820 	rsb	r8, r1, #32
 800a888:	40cf      	lsrs	r7, r1
 800a88a:	f105 0e04 	add.w	lr, r5, #4
 800a88e:	46a1      	mov	r9, r4
 800a890:	4576      	cmp	r6, lr
 800a892:	46f4      	mov	ip, lr
 800a894:	d815      	bhi.n	800a8c2 <rshift+0x7e>
 800a896:	1a9a      	subs	r2, r3, r2
 800a898:	0092      	lsls	r2, r2, #2
 800a89a:	3a04      	subs	r2, #4
 800a89c:	3501      	adds	r5, #1
 800a89e:	42ae      	cmp	r6, r5
 800a8a0:	bf38      	it	cc
 800a8a2:	2200      	movcc	r2, #0
 800a8a4:	18a3      	adds	r3, r4, r2
 800a8a6:	50a7      	str	r7, [r4, r2]
 800a8a8:	b107      	cbz	r7, 800a8ac <rshift+0x68>
 800a8aa:	3304      	adds	r3, #4
 800a8ac:	1b1a      	subs	r2, r3, r4
 800a8ae:	42a3      	cmp	r3, r4
 800a8b0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a8b4:	bf08      	it	eq
 800a8b6:	2300      	moveq	r3, #0
 800a8b8:	6102      	str	r2, [r0, #16]
 800a8ba:	bf08      	it	eq
 800a8bc:	6143      	streq	r3, [r0, #20]
 800a8be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a8c2:	f8dc c000 	ldr.w	ip, [ip]
 800a8c6:	fa0c fc08 	lsl.w	ip, ip, r8
 800a8ca:	ea4c 0707 	orr.w	r7, ip, r7
 800a8ce:	f849 7b04 	str.w	r7, [r9], #4
 800a8d2:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a8d6:	40cf      	lsrs	r7, r1
 800a8d8:	e7da      	b.n	800a890 <rshift+0x4c>
 800a8da:	f851 cb04 	ldr.w	ip, [r1], #4
 800a8de:	f847 cf04 	str.w	ip, [r7, #4]!
 800a8e2:	e7c3      	b.n	800a86c <rshift+0x28>
 800a8e4:	4623      	mov	r3, r4
 800a8e6:	e7e1      	b.n	800a8ac <rshift+0x68>

0800a8e8 <__hexdig_fun>:
 800a8e8:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800a8ec:	2b09      	cmp	r3, #9
 800a8ee:	d802      	bhi.n	800a8f6 <__hexdig_fun+0xe>
 800a8f0:	3820      	subs	r0, #32
 800a8f2:	b2c0      	uxtb	r0, r0
 800a8f4:	4770      	bx	lr
 800a8f6:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800a8fa:	2b05      	cmp	r3, #5
 800a8fc:	d801      	bhi.n	800a902 <__hexdig_fun+0x1a>
 800a8fe:	3847      	subs	r0, #71	; 0x47
 800a900:	e7f7      	b.n	800a8f2 <__hexdig_fun+0xa>
 800a902:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800a906:	2b05      	cmp	r3, #5
 800a908:	d801      	bhi.n	800a90e <__hexdig_fun+0x26>
 800a90a:	3827      	subs	r0, #39	; 0x27
 800a90c:	e7f1      	b.n	800a8f2 <__hexdig_fun+0xa>
 800a90e:	2000      	movs	r0, #0
 800a910:	4770      	bx	lr
	...

0800a914 <__gethex>:
 800a914:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a918:	ed2d 8b02 	vpush	{d8}
 800a91c:	b089      	sub	sp, #36	; 0x24
 800a91e:	ee08 0a10 	vmov	s16, r0
 800a922:	9304      	str	r3, [sp, #16]
 800a924:	4bb4      	ldr	r3, [pc, #720]	; (800abf8 <__gethex+0x2e4>)
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	9301      	str	r3, [sp, #4]
 800a92a:	4618      	mov	r0, r3
 800a92c:	468b      	mov	fp, r1
 800a92e:	4690      	mov	r8, r2
 800a930:	f7f5 fc4e 	bl	80001d0 <strlen>
 800a934:	9b01      	ldr	r3, [sp, #4]
 800a936:	f8db 2000 	ldr.w	r2, [fp]
 800a93a:	4403      	add	r3, r0
 800a93c:	4682      	mov	sl, r0
 800a93e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800a942:	9305      	str	r3, [sp, #20]
 800a944:	1c93      	adds	r3, r2, #2
 800a946:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800a94a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800a94e:	32fe      	adds	r2, #254	; 0xfe
 800a950:	18d1      	adds	r1, r2, r3
 800a952:	461f      	mov	r7, r3
 800a954:	f813 0b01 	ldrb.w	r0, [r3], #1
 800a958:	9100      	str	r1, [sp, #0]
 800a95a:	2830      	cmp	r0, #48	; 0x30
 800a95c:	d0f8      	beq.n	800a950 <__gethex+0x3c>
 800a95e:	f7ff ffc3 	bl	800a8e8 <__hexdig_fun>
 800a962:	4604      	mov	r4, r0
 800a964:	2800      	cmp	r0, #0
 800a966:	d13a      	bne.n	800a9de <__gethex+0xca>
 800a968:	9901      	ldr	r1, [sp, #4]
 800a96a:	4652      	mov	r2, sl
 800a96c:	4638      	mov	r0, r7
 800a96e:	f001 fa33 	bl	800bdd8 <strncmp>
 800a972:	4605      	mov	r5, r0
 800a974:	2800      	cmp	r0, #0
 800a976:	d168      	bne.n	800aa4a <__gethex+0x136>
 800a978:	f817 000a 	ldrb.w	r0, [r7, sl]
 800a97c:	eb07 060a 	add.w	r6, r7, sl
 800a980:	f7ff ffb2 	bl	800a8e8 <__hexdig_fun>
 800a984:	2800      	cmp	r0, #0
 800a986:	d062      	beq.n	800aa4e <__gethex+0x13a>
 800a988:	4633      	mov	r3, r6
 800a98a:	7818      	ldrb	r0, [r3, #0]
 800a98c:	2830      	cmp	r0, #48	; 0x30
 800a98e:	461f      	mov	r7, r3
 800a990:	f103 0301 	add.w	r3, r3, #1
 800a994:	d0f9      	beq.n	800a98a <__gethex+0x76>
 800a996:	f7ff ffa7 	bl	800a8e8 <__hexdig_fun>
 800a99a:	2301      	movs	r3, #1
 800a99c:	fab0 f480 	clz	r4, r0
 800a9a0:	0964      	lsrs	r4, r4, #5
 800a9a2:	4635      	mov	r5, r6
 800a9a4:	9300      	str	r3, [sp, #0]
 800a9a6:	463a      	mov	r2, r7
 800a9a8:	4616      	mov	r6, r2
 800a9aa:	3201      	adds	r2, #1
 800a9ac:	7830      	ldrb	r0, [r6, #0]
 800a9ae:	f7ff ff9b 	bl	800a8e8 <__hexdig_fun>
 800a9b2:	2800      	cmp	r0, #0
 800a9b4:	d1f8      	bne.n	800a9a8 <__gethex+0x94>
 800a9b6:	9901      	ldr	r1, [sp, #4]
 800a9b8:	4652      	mov	r2, sl
 800a9ba:	4630      	mov	r0, r6
 800a9bc:	f001 fa0c 	bl	800bdd8 <strncmp>
 800a9c0:	b980      	cbnz	r0, 800a9e4 <__gethex+0xd0>
 800a9c2:	b94d      	cbnz	r5, 800a9d8 <__gethex+0xc4>
 800a9c4:	eb06 050a 	add.w	r5, r6, sl
 800a9c8:	462a      	mov	r2, r5
 800a9ca:	4616      	mov	r6, r2
 800a9cc:	3201      	adds	r2, #1
 800a9ce:	7830      	ldrb	r0, [r6, #0]
 800a9d0:	f7ff ff8a 	bl	800a8e8 <__hexdig_fun>
 800a9d4:	2800      	cmp	r0, #0
 800a9d6:	d1f8      	bne.n	800a9ca <__gethex+0xb6>
 800a9d8:	1bad      	subs	r5, r5, r6
 800a9da:	00ad      	lsls	r5, r5, #2
 800a9dc:	e004      	b.n	800a9e8 <__gethex+0xd4>
 800a9de:	2400      	movs	r4, #0
 800a9e0:	4625      	mov	r5, r4
 800a9e2:	e7e0      	b.n	800a9a6 <__gethex+0x92>
 800a9e4:	2d00      	cmp	r5, #0
 800a9e6:	d1f7      	bne.n	800a9d8 <__gethex+0xc4>
 800a9e8:	7833      	ldrb	r3, [r6, #0]
 800a9ea:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a9ee:	2b50      	cmp	r3, #80	; 0x50
 800a9f0:	d13b      	bne.n	800aa6a <__gethex+0x156>
 800a9f2:	7873      	ldrb	r3, [r6, #1]
 800a9f4:	2b2b      	cmp	r3, #43	; 0x2b
 800a9f6:	d02c      	beq.n	800aa52 <__gethex+0x13e>
 800a9f8:	2b2d      	cmp	r3, #45	; 0x2d
 800a9fa:	d02e      	beq.n	800aa5a <__gethex+0x146>
 800a9fc:	1c71      	adds	r1, r6, #1
 800a9fe:	f04f 0900 	mov.w	r9, #0
 800aa02:	7808      	ldrb	r0, [r1, #0]
 800aa04:	f7ff ff70 	bl	800a8e8 <__hexdig_fun>
 800aa08:	1e43      	subs	r3, r0, #1
 800aa0a:	b2db      	uxtb	r3, r3
 800aa0c:	2b18      	cmp	r3, #24
 800aa0e:	d82c      	bhi.n	800aa6a <__gethex+0x156>
 800aa10:	f1a0 0210 	sub.w	r2, r0, #16
 800aa14:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800aa18:	f7ff ff66 	bl	800a8e8 <__hexdig_fun>
 800aa1c:	1e43      	subs	r3, r0, #1
 800aa1e:	b2db      	uxtb	r3, r3
 800aa20:	2b18      	cmp	r3, #24
 800aa22:	d91d      	bls.n	800aa60 <__gethex+0x14c>
 800aa24:	f1b9 0f00 	cmp.w	r9, #0
 800aa28:	d000      	beq.n	800aa2c <__gethex+0x118>
 800aa2a:	4252      	negs	r2, r2
 800aa2c:	4415      	add	r5, r2
 800aa2e:	f8cb 1000 	str.w	r1, [fp]
 800aa32:	b1e4      	cbz	r4, 800aa6e <__gethex+0x15a>
 800aa34:	9b00      	ldr	r3, [sp, #0]
 800aa36:	2b00      	cmp	r3, #0
 800aa38:	bf14      	ite	ne
 800aa3a:	2700      	movne	r7, #0
 800aa3c:	2706      	moveq	r7, #6
 800aa3e:	4638      	mov	r0, r7
 800aa40:	b009      	add	sp, #36	; 0x24
 800aa42:	ecbd 8b02 	vpop	{d8}
 800aa46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa4a:	463e      	mov	r6, r7
 800aa4c:	4625      	mov	r5, r4
 800aa4e:	2401      	movs	r4, #1
 800aa50:	e7ca      	b.n	800a9e8 <__gethex+0xd4>
 800aa52:	f04f 0900 	mov.w	r9, #0
 800aa56:	1cb1      	adds	r1, r6, #2
 800aa58:	e7d3      	b.n	800aa02 <__gethex+0xee>
 800aa5a:	f04f 0901 	mov.w	r9, #1
 800aa5e:	e7fa      	b.n	800aa56 <__gethex+0x142>
 800aa60:	230a      	movs	r3, #10
 800aa62:	fb03 0202 	mla	r2, r3, r2, r0
 800aa66:	3a10      	subs	r2, #16
 800aa68:	e7d4      	b.n	800aa14 <__gethex+0x100>
 800aa6a:	4631      	mov	r1, r6
 800aa6c:	e7df      	b.n	800aa2e <__gethex+0x11a>
 800aa6e:	1bf3      	subs	r3, r6, r7
 800aa70:	3b01      	subs	r3, #1
 800aa72:	4621      	mov	r1, r4
 800aa74:	2b07      	cmp	r3, #7
 800aa76:	dc0b      	bgt.n	800aa90 <__gethex+0x17c>
 800aa78:	ee18 0a10 	vmov	r0, s16
 800aa7c:	f000 fa7e 	bl	800af7c <_Balloc>
 800aa80:	4604      	mov	r4, r0
 800aa82:	b940      	cbnz	r0, 800aa96 <__gethex+0x182>
 800aa84:	4b5d      	ldr	r3, [pc, #372]	; (800abfc <__gethex+0x2e8>)
 800aa86:	4602      	mov	r2, r0
 800aa88:	21de      	movs	r1, #222	; 0xde
 800aa8a:	485d      	ldr	r0, [pc, #372]	; (800ac00 <__gethex+0x2ec>)
 800aa8c:	f001 f9c6 	bl	800be1c <__assert_func>
 800aa90:	3101      	adds	r1, #1
 800aa92:	105b      	asrs	r3, r3, #1
 800aa94:	e7ee      	b.n	800aa74 <__gethex+0x160>
 800aa96:	f100 0914 	add.w	r9, r0, #20
 800aa9a:	f04f 0b00 	mov.w	fp, #0
 800aa9e:	f1ca 0301 	rsb	r3, sl, #1
 800aaa2:	f8cd 9008 	str.w	r9, [sp, #8]
 800aaa6:	f8cd b000 	str.w	fp, [sp]
 800aaaa:	9306      	str	r3, [sp, #24]
 800aaac:	42b7      	cmp	r7, r6
 800aaae:	d340      	bcc.n	800ab32 <__gethex+0x21e>
 800aab0:	9802      	ldr	r0, [sp, #8]
 800aab2:	9b00      	ldr	r3, [sp, #0]
 800aab4:	f840 3b04 	str.w	r3, [r0], #4
 800aab8:	eba0 0009 	sub.w	r0, r0, r9
 800aabc:	1080      	asrs	r0, r0, #2
 800aabe:	0146      	lsls	r6, r0, #5
 800aac0:	6120      	str	r0, [r4, #16]
 800aac2:	4618      	mov	r0, r3
 800aac4:	f000 fb4c 	bl	800b160 <__hi0bits>
 800aac8:	1a30      	subs	r0, r6, r0
 800aaca:	f8d8 6000 	ldr.w	r6, [r8]
 800aace:	42b0      	cmp	r0, r6
 800aad0:	dd63      	ble.n	800ab9a <__gethex+0x286>
 800aad2:	1b87      	subs	r7, r0, r6
 800aad4:	4639      	mov	r1, r7
 800aad6:	4620      	mov	r0, r4
 800aad8:	f000 fef0 	bl	800b8bc <__any_on>
 800aadc:	4682      	mov	sl, r0
 800aade:	b1a8      	cbz	r0, 800ab0c <__gethex+0x1f8>
 800aae0:	1e7b      	subs	r3, r7, #1
 800aae2:	1159      	asrs	r1, r3, #5
 800aae4:	f003 021f 	and.w	r2, r3, #31
 800aae8:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800aaec:	f04f 0a01 	mov.w	sl, #1
 800aaf0:	fa0a f202 	lsl.w	r2, sl, r2
 800aaf4:	420a      	tst	r2, r1
 800aaf6:	d009      	beq.n	800ab0c <__gethex+0x1f8>
 800aaf8:	4553      	cmp	r3, sl
 800aafa:	dd05      	ble.n	800ab08 <__gethex+0x1f4>
 800aafc:	1eb9      	subs	r1, r7, #2
 800aafe:	4620      	mov	r0, r4
 800ab00:	f000 fedc 	bl	800b8bc <__any_on>
 800ab04:	2800      	cmp	r0, #0
 800ab06:	d145      	bne.n	800ab94 <__gethex+0x280>
 800ab08:	f04f 0a02 	mov.w	sl, #2
 800ab0c:	4639      	mov	r1, r7
 800ab0e:	4620      	mov	r0, r4
 800ab10:	f7ff fe98 	bl	800a844 <rshift>
 800ab14:	443d      	add	r5, r7
 800ab16:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ab1a:	42ab      	cmp	r3, r5
 800ab1c:	da4c      	bge.n	800abb8 <__gethex+0x2a4>
 800ab1e:	ee18 0a10 	vmov	r0, s16
 800ab22:	4621      	mov	r1, r4
 800ab24:	f000 fa6a 	bl	800affc <_Bfree>
 800ab28:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800ab2a:	2300      	movs	r3, #0
 800ab2c:	6013      	str	r3, [r2, #0]
 800ab2e:	27a3      	movs	r7, #163	; 0xa3
 800ab30:	e785      	b.n	800aa3e <__gethex+0x12a>
 800ab32:	1e73      	subs	r3, r6, #1
 800ab34:	9a05      	ldr	r2, [sp, #20]
 800ab36:	9303      	str	r3, [sp, #12]
 800ab38:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800ab3c:	4293      	cmp	r3, r2
 800ab3e:	d019      	beq.n	800ab74 <__gethex+0x260>
 800ab40:	f1bb 0f20 	cmp.w	fp, #32
 800ab44:	d107      	bne.n	800ab56 <__gethex+0x242>
 800ab46:	9b02      	ldr	r3, [sp, #8]
 800ab48:	9a00      	ldr	r2, [sp, #0]
 800ab4a:	f843 2b04 	str.w	r2, [r3], #4
 800ab4e:	9302      	str	r3, [sp, #8]
 800ab50:	2300      	movs	r3, #0
 800ab52:	9300      	str	r3, [sp, #0]
 800ab54:	469b      	mov	fp, r3
 800ab56:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800ab5a:	f7ff fec5 	bl	800a8e8 <__hexdig_fun>
 800ab5e:	9b00      	ldr	r3, [sp, #0]
 800ab60:	f000 000f 	and.w	r0, r0, #15
 800ab64:	fa00 f00b 	lsl.w	r0, r0, fp
 800ab68:	4303      	orrs	r3, r0
 800ab6a:	9300      	str	r3, [sp, #0]
 800ab6c:	f10b 0b04 	add.w	fp, fp, #4
 800ab70:	9b03      	ldr	r3, [sp, #12]
 800ab72:	e00d      	b.n	800ab90 <__gethex+0x27c>
 800ab74:	9b03      	ldr	r3, [sp, #12]
 800ab76:	9a06      	ldr	r2, [sp, #24]
 800ab78:	4413      	add	r3, r2
 800ab7a:	42bb      	cmp	r3, r7
 800ab7c:	d3e0      	bcc.n	800ab40 <__gethex+0x22c>
 800ab7e:	4618      	mov	r0, r3
 800ab80:	9901      	ldr	r1, [sp, #4]
 800ab82:	9307      	str	r3, [sp, #28]
 800ab84:	4652      	mov	r2, sl
 800ab86:	f001 f927 	bl	800bdd8 <strncmp>
 800ab8a:	9b07      	ldr	r3, [sp, #28]
 800ab8c:	2800      	cmp	r0, #0
 800ab8e:	d1d7      	bne.n	800ab40 <__gethex+0x22c>
 800ab90:	461e      	mov	r6, r3
 800ab92:	e78b      	b.n	800aaac <__gethex+0x198>
 800ab94:	f04f 0a03 	mov.w	sl, #3
 800ab98:	e7b8      	b.n	800ab0c <__gethex+0x1f8>
 800ab9a:	da0a      	bge.n	800abb2 <__gethex+0x29e>
 800ab9c:	1a37      	subs	r7, r6, r0
 800ab9e:	4621      	mov	r1, r4
 800aba0:	ee18 0a10 	vmov	r0, s16
 800aba4:	463a      	mov	r2, r7
 800aba6:	f000 fc45 	bl	800b434 <__lshift>
 800abaa:	1bed      	subs	r5, r5, r7
 800abac:	4604      	mov	r4, r0
 800abae:	f100 0914 	add.w	r9, r0, #20
 800abb2:	f04f 0a00 	mov.w	sl, #0
 800abb6:	e7ae      	b.n	800ab16 <__gethex+0x202>
 800abb8:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800abbc:	42a8      	cmp	r0, r5
 800abbe:	dd72      	ble.n	800aca6 <__gethex+0x392>
 800abc0:	1b45      	subs	r5, r0, r5
 800abc2:	42ae      	cmp	r6, r5
 800abc4:	dc36      	bgt.n	800ac34 <__gethex+0x320>
 800abc6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800abca:	2b02      	cmp	r3, #2
 800abcc:	d02a      	beq.n	800ac24 <__gethex+0x310>
 800abce:	2b03      	cmp	r3, #3
 800abd0:	d02c      	beq.n	800ac2c <__gethex+0x318>
 800abd2:	2b01      	cmp	r3, #1
 800abd4:	d11c      	bne.n	800ac10 <__gethex+0x2fc>
 800abd6:	42ae      	cmp	r6, r5
 800abd8:	d11a      	bne.n	800ac10 <__gethex+0x2fc>
 800abda:	2e01      	cmp	r6, #1
 800abdc:	d112      	bne.n	800ac04 <__gethex+0x2f0>
 800abde:	9a04      	ldr	r2, [sp, #16]
 800abe0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800abe4:	6013      	str	r3, [r2, #0]
 800abe6:	2301      	movs	r3, #1
 800abe8:	6123      	str	r3, [r4, #16]
 800abea:	f8c9 3000 	str.w	r3, [r9]
 800abee:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800abf0:	2762      	movs	r7, #98	; 0x62
 800abf2:	601c      	str	r4, [r3, #0]
 800abf4:	e723      	b.n	800aa3e <__gethex+0x12a>
 800abf6:	bf00      	nop
 800abf8:	0800cc90 	.word	0x0800cc90
 800abfc:	0800cc18 	.word	0x0800cc18
 800ac00:	0800cc29 	.word	0x0800cc29
 800ac04:	1e71      	subs	r1, r6, #1
 800ac06:	4620      	mov	r0, r4
 800ac08:	f000 fe58 	bl	800b8bc <__any_on>
 800ac0c:	2800      	cmp	r0, #0
 800ac0e:	d1e6      	bne.n	800abde <__gethex+0x2ca>
 800ac10:	ee18 0a10 	vmov	r0, s16
 800ac14:	4621      	mov	r1, r4
 800ac16:	f000 f9f1 	bl	800affc <_Bfree>
 800ac1a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800ac1c:	2300      	movs	r3, #0
 800ac1e:	6013      	str	r3, [r2, #0]
 800ac20:	2750      	movs	r7, #80	; 0x50
 800ac22:	e70c      	b.n	800aa3e <__gethex+0x12a>
 800ac24:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ac26:	2b00      	cmp	r3, #0
 800ac28:	d1f2      	bne.n	800ac10 <__gethex+0x2fc>
 800ac2a:	e7d8      	b.n	800abde <__gethex+0x2ca>
 800ac2c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ac2e:	2b00      	cmp	r3, #0
 800ac30:	d1d5      	bne.n	800abde <__gethex+0x2ca>
 800ac32:	e7ed      	b.n	800ac10 <__gethex+0x2fc>
 800ac34:	1e6f      	subs	r7, r5, #1
 800ac36:	f1ba 0f00 	cmp.w	sl, #0
 800ac3a:	d131      	bne.n	800aca0 <__gethex+0x38c>
 800ac3c:	b127      	cbz	r7, 800ac48 <__gethex+0x334>
 800ac3e:	4639      	mov	r1, r7
 800ac40:	4620      	mov	r0, r4
 800ac42:	f000 fe3b 	bl	800b8bc <__any_on>
 800ac46:	4682      	mov	sl, r0
 800ac48:	117b      	asrs	r3, r7, #5
 800ac4a:	2101      	movs	r1, #1
 800ac4c:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800ac50:	f007 071f 	and.w	r7, r7, #31
 800ac54:	fa01 f707 	lsl.w	r7, r1, r7
 800ac58:	421f      	tst	r7, r3
 800ac5a:	4629      	mov	r1, r5
 800ac5c:	4620      	mov	r0, r4
 800ac5e:	bf18      	it	ne
 800ac60:	f04a 0a02 	orrne.w	sl, sl, #2
 800ac64:	1b76      	subs	r6, r6, r5
 800ac66:	f7ff fded 	bl	800a844 <rshift>
 800ac6a:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800ac6e:	2702      	movs	r7, #2
 800ac70:	f1ba 0f00 	cmp.w	sl, #0
 800ac74:	d048      	beq.n	800ad08 <__gethex+0x3f4>
 800ac76:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ac7a:	2b02      	cmp	r3, #2
 800ac7c:	d015      	beq.n	800acaa <__gethex+0x396>
 800ac7e:	2b03      	cmp	r3, #3
 800ac80:	d017      	beq.n	800acb2 <__gethex+0x39e>
 800ac82:	2b01      	cmp	r3, #1
 800ac84:	d109      	bne.n	800ac9a <__gethex+0x386>
 800ac86:	f01a 0f02 	tst.w	sl, #2
 800ac8a:	d006      	beq.n	800ac9a <__gethex+0x386>
 800ac8c:	f8d9 0000 	ldr.w	r0, [r9]
 800ac90:	ea4a 0a00 	orr.w	sl, sl, r0
 800ac94:	f01a 0f01 	tst.w	sl, #1
 800ac98:	d10e      	bne.n	800acb8 <__gethex+0x3a4>
 800ac9a:	f047 0710 	orr.w	r7, r7, #16
 800ac9e:	e033      	b.n	800ad08 <__gethex+0x3f4>
 800aca0:	f04f 0a01 	mov.w	sl, #1
 800aca4:	e7d0      	b.n	800ac48 <__gethex+0x334>
 800aca6:	2701      	movs	r7, #1
 800aca8:	e7e2      	b.n	800ac70 <__gethex+0x35c>
 800acaa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800acac:	f1c3 0301 	rsb	r3, r3, #1
 800acb0:	9315      	str	r3, [sp, #84]	; 0x54
 800acb2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800acb4:	2b00      	cmp	r3, #0
 800acb6:	d0f0      	beq.n	800ac9a <__gethex+0x386>
 800acb8:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800acbc:	f104 0314 	add.w	r3, r4, #20
 800acc0:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800acc4:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800acc8:	f04f 0c00 	mov.w	ip, #0
 800accc:	4618      	mov	r0, r3
 800acce:	f853 2b04 	ldr.w	r2, [r3], #4
 800acd2:	f1b2 3fff 	cmp.w	r2, #4294967295
 800acd6:	d01c      	beq.n	800ad12 <__gethex+0x3fe>
 800acd8:	3201      	adds	r2, #1
 800acda:	6002      	str	r2, [r0, #0]
 800acdc:	2f02      	cmp	r7, #2
 800acde:	f104 0314 	add.w	r3, r4, #20
 800ace2:	d13f      	bne.n	800ad64 <__gethex+0x450>
 800ace4:	f8d8 2000 	ldr.w	r2, [r8]
 800ace8:	3a01      	subs	r2, #1
 800acea:	42b2      	cmp	r2, r6
 800acec:	d10a      	bne.n	800ad04 <__gethex+0x3f0>
 800acee:	1171      	asrs	r1, r6, #5
 800acf0:	2201      	movs	r2, #1
 800acf2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800acf6:	f006 061f 	and.w	r6, r6, #31
 800acfa:	fa02 f606 	lsl.w	r6, r2, r6
 800acfe:	421e      	tst	r6, r3
 800ad00:	bf18      	it	ne
 800ad02:	4617      	movne	r7, r2
 800ad04:	f047 0720 	orr.w	r7, r7, #32
 800ad08:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ad0a:	601c      	str	r4, [r3, #0]
 800ad0c:	9b04      	ldr	r3, [sp, #16]
 800ad0e:	601d      	str	r5, [r3, #0]
 800ad10:	e695      	b.n	800aa3e <__gethex+0x12a>
 800ad12:	4299      	cmp	r1, r3
 800ad14:	f843 cc04 	str.w	ip, [r3, #-4]
 800ad18:	d8d8      	bhi.n	800accc <__gethex+0x3b8>
 800ad1a:	68a3      	ldr	r3, [r4, #8]
 800ad1c:	459b      	cmp	fp, r3
 800ad1e:	db19      	blt.n	800ad54 <__gethex+0x440>
 800ad20:	6861      	ldr	r1, [r4, #4]
 800ad22:	ee18 0a10 	vmov	r0, s16
 800ad26:	3101      	adds	r1, #1
 800ad28:	f000 f928 	bl	800af7c <_Balloc>
 800ad2c:	4681      	mov	r9, r0
 800ad2e:	b918      	cbnz	r0, 800ad38 <__gethex+0x424>
 800ad30:	4b1a      	ldr	r3, [pc, #104]	; (800ad9c <__gethex+0x488>)
 800ad32:	4602      	mov	r2, r0
 800ad34:	2184      	movs	r1, #132	; 0x84
 800ad36:	e6a8      	b.n	800aa8a <__gethex+0x176>
 800ad38:	6922      	ldr	r2, [r4, #16]
 800ad3a:	3202      	adds	r2, #2
 800ad3c:	f104 010c 	add.w	r1, r4, #12
 800ad40:	0092      	lsls	r2, r2, #2
 800ad42:	300c      	adds	r0, #12
 800ad44:	f000 f90c 	bl	800af60 <memcpy>
 800ad48:	4621      	mov	r1, r4
 800ad4a:	ee18 0a10 	vmov	r0, s16
 800ad4e:	f000 f955 	bl	800affc <_Bfree>
 800ad52:	464c      	mov	r4, r9
 800ad54:	6923      	ldr	r3, [r4, #16]
 800ad56:	1c5a      	adds	r2, r3, #1
 800ad58:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ad5c:	6122      	str	r2, [r4, #16]
 800ad5e:	2201      	movs	r2, #1
 800ad60:	615a      	str	r2, [r3, #20]
 800ad62:	e7bb      	b.n	800acdc <__gethex+0x3c8>
 800ad64:	6922      	ldr	r2, [r4, #16]
 800ad66:	455a      	cmp	r2, fp
 800ad68:	dd0b      	ble.n	800ad82 <__gethex+0x46e>
 800ad6a:	2101      	movs	r1, #1
 800ad6c:	4620      	mov	r0, r4
 800ad6e:	f7ff fd69 	bl	800a844 <rshift>
 800ad72:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ad76:	3501      	adds	r5, #1
 800ad78:	42ab      	cmp	r3, r5
 800ad7a:	f6ff aed0 	blt.w	800ab1e <__gethex+0x20a>
 800ad7e:	2701      	movs	r7, #1
 800ad80:	e7c0      	b.n	800ad04 <__gethex+0x3f0>
 800ad82:	f016 061f 	ands.w	r6, r6, #31
 800ad86:	d0fa      	beq.n	800ad7e <__gethex+0x46a>
 800ad88:	4453      	add	r3, sl
 800ad8a:	f1c6 0620 	rsb	r6, r6, #32
 800ad8e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800ad92:	f000 f9e5 	bl	800b160 <__hi0bits>
 800ad96:	42b0      	cmp	r0, r6
 800ad98:	dbe7      	blt.n	800ad6a <__gethex+0x456>
 800ad9a:	e7f0      	b.n	800ad7e <__gethex+0x46a>
 800ad9c:	0800cc18 	.word	0x0800cc18

0800ada0 <L_shift>:
 800ada0:	f1c2 0208 	rsb	r2, r2, #8
 800ada4:	0092      	lsls	r2, r2, #2
 800ada6:	b570      	push	{r4, r5, r6, lr}
 800ada8:	f1c2 0620 	rsb	r6, r2, #32
 800adac:	6843      	ldr	r3, [r0, #4]
 800adae:	6804      	ldr	r4, [r0, #0]
 800adb0:	fa03 f506 	lsl.w	r5, r3, r6
 800adb4:	432c      	orrs	r4, r5
 800adb6:	40d3      	lsrs	r3, r2
 800adb8:	6004      	str	r4, [r0, #0]
 800adba:	f840 3f04 	str.w	r3, [r0, #4]!
 800adbe:	4288      	cmp	r0, r1
 800adc0:	d3f4      	bcc.n	800adac <L_shift+0xc>
 800adc2:	bd70      	pop	{r4, r5, r6, pc}

0800adc4 <__match>:
 800adc4:	b530      	push	{r4, r5, lr}
 800adc6:	6803      	ldr	r3, [r0, #0]
 800adc8:	3301      	adds	r3, #1
 800adca:	f811 4b01 	ldrb.w	r4, [r1], #1
 800adce:	b914      	cbnz	r4, 800add6 <__match+0x12>
 800add0:	6003      	str	r3, [r0, #0]
 800add2:	2001      	movs	r0, #1
 800add4:	bd30      	pop	{r4, r5, pc}
 800add6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800adda:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800adde:	2d19      	cmp	r5, #25
 800ade0:	bf98      	it	ls
 800ade2:	3220      	addls	r2, #32
 800ade4:	42a2      	cmp	r2, r4
 800ade6:	d0f0      	beq.n	800adca <__match+0x6>
 800ade8:	2000      	movs	r0, #0
 800adea:	e7f3      	b.n	800add4 <__match+0x10>

0800adec <__hexnan>:
 800adec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800adf0:	680b      	ldr	r3, [r1, #0]
 800adf2:	115e      	asrs	r6, r3, #5
 800adf4:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800adf8:	f013 031f 	ands.w	r3, r3, #31
 800adfc:	b087      	sub	sp, #28
 800adfe:	bf18      	it	ne
 800ae00:	3604      	addne	r6, #4
 800ae02:	2500      	movs	r5, #0
 800ae04:	1f37      	subs	r7, r6, #4
 800ae06:	4690      	mov	r8, r2
 800ae08:	6802      	ldr	r2, [r0, #0]
 800ae0a:	9301      	str	r3, [sp, #4]
 800ae0c:	4682      	mov	sl, r0
 800ae0e:	f846 5c04 	str.w	r5, [r6, #-4]
 800ae12:	46b9      	mov	r9, r7
 800ae14:	463c      	mov	r4, r7
 800ae16:	9502      	str	r5, [sp, #8]
 800ae18:	46ab      	mov	fp, r5
 800ae1a:	7851      	ldrb	r1, [r2, #1]
 800ae1c:	1c53      	adds	r3, r2, #1
 800ae1e:	9303      	str	r3, [sp, #12]
 800ae20:	b341      	cbz	r1, 800ae74 <__hexnan+0x88>
 800ae22:	4608      	mov	r0, r1
 800ae24:	9205      	str	r2, [sp, #20]
 800ae26:	9104      	str	r1, [sp, #16]
 800ae28:	f7ff fd5e 	bl	800a8e8 <__hexdig_fun>
 800ae2c:	2800      	cmp	r0, #0
 800ae2e:	d14f      	bne.n	800aed0 <__hexnan+0xe4>
 800ae30:	9904      	ldr	r1, [sp, #16]
 800ae32:	9a05      	ldr	r2, [sp, #20]
 800ae34:	2920      	cmp	r1, #32
 800ae36:	d818      	bhi.n	800ae6a <__hexnan+0x7e>
 800ae38:	9b02      	ldr	r3, [sp, #8]
 800ae3a:	459b      	cmp	fp, r3
 800ae3c:	dd13      	ble.n	800ae66 <__hexnan+0x7a>
 800ae3e:	454c      	cmp	r4, r9
 800ae40:	d206      	bcs.n	800ae50 <__hexnan+0x64>
 800ae42:	2d07      	cmp	r5, #7
 800ae44:	dc04      	bgt.n	800ae50 <__hexnan+0x64>
 800ae46:	462a      	mov	r2, r5
 800ae48:	4649      	mov	r1, r9
 800ae4a:	4620      	mov	r0, r4
 800ae4c:	f7ff ffa8 	bl	800ada0 <L_shift>
 800ae50:	4544      	cmp	r4, r8
 800ae52:	d950      	bls.n	800aef6 <__hexnan+0x10a>
 800ae54:	2300      	movs	r3, #0
 800ae56:	f1a4 0904 	sub.w	r9, r4, #4
 800ae5a:	f844 3c04 	str.w	r3, [r4, #-4]
 800ae5e:	f8cd b008 	str.w	fp, [sp, #8]
 800ae62:	464c      	mov	r4, r9
 800ae64:	461d      	mov	r5, r3
 800ae66:	9a03      	ldr	r2, [sp, #12]
 800ae68:	e7d7      	b.n	800ae1a <__hexnan+0x2e>
 800ae6a:	2929      	cmp	r1, #41	; 0x29
 800ae6c:	d156      	bne.n	800af1c <__hexnan+0x130>
 800ae6e:	3202      	adds	r2, #2
 800ae70:	f8ca 2000 	str.w	r2, [sl]
 800ae74:	f1bb 0f00 	cmp.w	fp, #0
 800ae78:	d050      	beq.n	800af1c <__hexnan+0x130>
 800ae7a:	454c      	cmp	r4, r9
 800ae7c:	d206      	bcs.n	800ae8c <__hexnan+0xa0>
 800ae7e:	2d07      	cmp	r5, #7
 800ae80:	dc04      	bgt.n	800ae8c <__hexnan+0xa0>
 800ae82:	462a      	mov	r2, r5
 800ae84:	4649      	mov	r1, r9
 800ae86:	4620      	mov	r0, r4
 800ae88:	f7ff ff8a 	bl	800ada0 <L_shift>
 800ae8c:	4544      	cmp	r4, r8
 800ae8e:	d934      	bls.n	800aefa <__hexnan+0x10e>
 800ae90:	f1a8 0204 	sub.w	r2, r8, #4
 800ae94:	4623      	mov	r3, r4
 800ae96:	f853 1b04 	ldr.w	r1, [r3], #4
 800ae9a:	f842 1f04 	str.w	r1, [r2, #4]!
 800ae9e:	429f      	cmp	r7, r3
 800aea0:	d2f9      	bcs.n	800ae96 <__hexnan+0xaa>
 800aea2:	1b3b      	subs	r3, r7, r4
 800aea4:	f023 0303 	bic.w	r3, r3, #3
 800aea8:	3304      	adds	r3, #4
 800aeaa:	3401      	adds	r4, #1
 800aeac:	3e03      	subs	r6, #3
 800aeae:	42b4      	cmp	r4, r6
 800aeb0:	bf88      	it	hi
 800aeb2:	2304      	movhi	r3, #4
 800aeb4:	4443      	add	r3, r8
 800aeb6:	2200      	movs	r2, #0
 800aeb8:	f843 2b04 	str.w	r2, [r3], #4
 800aebc:	429f      	cmp	r7, r3
 800aebe:	d2fb      	bcs.n	800aeb8 <__hexnan+0xcc>
 800aec0:	683b      	ldr	r3, [r7, #0]
 800aec2:	b91b      	cbnz	r3, 800aecc <__hexnan+0xe0>
 800aec4:	4547      	cmp	r7, r8
 800aec6:	d127      	bne.n	800af18 <__hexnan+0x12c>
 800aec8:	2301      	movs	r3, #1
 800aeca:	603b      	str	r3, [r7, #0]
 800aecc:	2005      	movs	r0, #5
 800aece:	e026      	b.n	800af1e <__hexnan+0x132>
 800aed0:	3501      	adds	r5, #1
 800aed2:	2d08      	cmp	r5, #8
 800aed4:	f10b 0b01 	add.w	fp, fp, #1
 800aed8:	dd06      	ble.n	800aee8 <__hexnan+0xfc>
 800aeda:	4544      	cmp	r4, r8
 800aedc:	d9c3      	bls.n	800ae66 <__hexnan+0x7a>
 800aede:	2300      	movs	r3, #0
 800aee0:	f844 3c04 	str.w	r3, [r4, #-4]
 800aee4:	2501      	movs	r5, #1
 800aee6:	3c04      	subs	r4, #4
 800aee8:	6822      	ldr	r2, [r4, #0]
 800aeea:	f000 000f 	and.w	r0, r0, #15
 800aeee:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800aef2:	6022      	str	r2, [r4, #0]
 800aef4:	e7b7      	b.n	800ae66 <__hexnan+0x7a>
 800aef6:	2508      	movs	r5, #8
 800aef8:	e7b5      	b.n	800ae66 <__hexnan+0x7a>
 800aefa:	9b01      	ldr	r3, [sp, #4]
 800aefc:	2b00      	cmp	r3, #0
 800aefe:	d0df      	beq.n	800aec0 <__hexnan+0xd4>
 800af00:	f04f 32ff 	mov.w	r2, #4294967295
 800af04:	f1c3 0320 	rsb	r3, r3, #32
 800af08:	fa22 f303 	lsr.w	r3, r2, r3
 800af0c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800af10:	401a      	ands	r2, r3
 800af12:	f846 2c04 	str.w	r2, [r6, #-4]
 800af16:	e7d3      	b.n	800aec0 <__hexnan+0xd4>
 800af18:	3f04      	subs	r7, #4
 800af1a:	e7d1      	b.n	800aec0 <__hexnan+0xd4>
 800af1c:	2004      	movs	r0, #4
 800af1e:	b007      	add	sp, #28
 800af20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800af24 <_localeconv_r>:
 800af24:	4800      	ldr	r0, [pc, #0]	; (800af28 <_localeconv_r+0x4>)
 800af26:	4770      	bx	lr
 800af28:	200001cc 	.word	0x200001cc

0800af2c <malloc>:
 800af2c:	4b02      	ldr	r3, [pc, #8]	; (800af38 <malloc+0xc>)
 800af2e:	4601      	mov	r1, r0
 800af30:	6818      	ldr	r0, [r3, #0]
 800af32:	f000 bd67 	b.w	800ba04 <_malloc_r>
 800af36:	bf00      	nop
 800af38:	20000074 	.word	0x20000074

0800af3c <__ascii_mbtowc>:
 800af3c:	b082      	sub	sp, #8
 800af3e:	b901      	cbnz	r1, 800af42 <__ascii_mbtowc+0x6>
 800af40:	a901      	add	r1, sp, #4
 800af42:	b142      	cbz	r2, 800af56 <__ascii_mbtowc+0x1a>
 800af44:	b14b      	cbz	r3, 800af5a <__ascii_mbtowc+0x1e>
 800af46:	7813      	ldrb	r3, [r2, #0]
 800af48:	600b      	str	r3, [r1, #0]
 800af4a:	7812      	ldrb	r2, [r2, #0]
 800af4c:	1e10      	subs	r0, r2, #0
 800af4e:	bf18      	it	ne
 800af50:	2001      	movne	r0, #1
 800af52:	b002      	add	sp, #8
 800af54:	4770      	bx	lr
 800af56:	4610      	mov	r0, r2
 800af58:	e7fb      	b.n	800af52 <__ascii_mbtowc+0x16>
 800af5a:	f06f 0001 	mvn.w	r0, #1
 800af5e:	e7f8      	b.n	800af52 <__ascii_mbtowc+0x16>

0800af60 <memcpy>:
 800af60:	440a      	add	r2, r1
 800af62:	4291      	cmp	r1, r2
 800af64:	f100 33ff 	add.w	r3, r0, #4294967295
 800af68:	d100      	bne.n	800af6c <memcpy+0xc>
 800af6a:	4770      	bx	lr
 800af6c:	b510      	push	{r4, lr}
 800af6e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800af72:	f803 4f01 	strb.w	r4, [r3, #1]!
 800af76:	4291      	cmp	r1, r2
 800af78:	d1f9      	bne.n	800af6e <memcpy+0xe>
 800af7a:	bd10      	pop	{r4, pc}

0800af7c <_Balloc>:
 800af7c:	b570      	push	{r4, r5, r6, lr}
 800af7e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800af80:	4604      	mov	r4, r0
 800af82:	460d      	mov	r5, r1
 800af84:	b976      	cbnz	r6, 800afa4 <_Balloc+0x28>
 800af86:	2010      	movs	r0, #16
 800af88:	f7ff ffd0 	bl	800af2c <malloc>
 800af8c:	4602      	mov	r2, r0
 800af8e:	6260      	str	r0, [r4, #36]	; 0x24
 800af90:	b920      	cbnz	r0, 800af9c <_Balloc+0x20>
 800af92:	4b18      	ldr	r3, [pc, #96]	; (800aff4 <_Balloc+0x78>)
 800af94:	4818      	ldr	r0, [pc, #96]	; (800aff8 <_Balloc+0x7c>)
 800af96:	2166      	movs	r1, #102	; 0x66
 800af98:	f000 ff40 	bl	800be1c <__assert_func>
 800af9c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800afa0:	6006      	str	r6, [r0, #0]
 800afa2:	60c6      	str	r6, [r0, #12]
 800afa4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800afa6:	68f3      	ldr	r3, [r6, #12]
 800afa8:	b183      	cbz	r3, 800afcc <_Balloc+0x50>
 800afaa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800afac:	68db      	ldr	r3, [r3, #12]
 800afae:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800afb2:	b9b8      	cbnz	r0, 800afe4 <_Balloc+0x68>
 800afb4:	2101      	movs	r1, #1
 800afb6:	fa01 f605 	lsl.w	r6, r1, r5
 800afba:	1d72      	adds	r2, r6, #5
 800afbc:	0092      	lsls	r2, r2, #2
 800afbe:	4620      	mov	r0, r4
 800afc0:	f000 fc9d 	bl	800b8fe <_calloc_r>
 800afc4:	b160      	cbz	r0, 800afe0 <_Balloc+0x64>
 800afc6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800afca:	e00e      	b.n	800afea <_Balloc+0x6e>
 800afcc:	2221      	movs	r2, #33	; 0x21
 800afce:	2104      	movs	r1, #4
 800afd0:	4620      	mov	r0, r4
 800afd2:	f000 fc94 	bl	800b8fe <_calloc_r>
 800afd6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800afd8:	60f0      	str	r0, [r6, #12]
 800afda:	68db      	ldr	r3, [r3, #12]
 800afdc:	2b00      	cmp	r3, #0
 800afde:	d1e4      	bne.n	800afaa <_Balloc+0x2e>
 800afe0:	2000      	movs	r0, #0
 800afe2:	bd70      	pop	{r4, r5, r6, pc}
 800afe4:	6802      	ldr	r2, [r0, #0]
 800afe6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800afea:	2300      	movs	r3, #0
 800afec:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800aff0:	e7f7      	b.n	800afe2 <_Balloc+0x66>
 800aff2:	bf00      	nop
 800aff4:	0800cba6 	.word	0x0800cba6
 800aff8:	0800cca4 	.word	0x0800cca4

0800affc <_Bfree>:
 800affc:	b570      	push	{r4, r5, r6, lr}
 800affe:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b000:	4605      	mov	r5, r0
 800b002:	460c      	mov	r4, r1
 800b004:	b976      	cbnz	r6, 800b024 <_Bfree+0x28>
 800b006:	2010      	movs	r0, #16
 800b008:	f7ff ff90 	bl	800af2c <malloc>
 800b00c:	4602      	mov	r2, r0
 800b00e:	6268      	str	r0, [r5, #36]	; 0x24
 800b010:	b920      	cbnz	r0, 800b01c <_Bfree+0x20>
 800b012:	4b09      	ldr	r3, [pc, #36]	; (800b038 <_Bfree+0x3c>)
 800b014:	4809      	ldr	r0, [pc, #36]	; (800b03c <_Bfree+0x40>)
 800b016:	218a      	movs	r1, #138	; 0x8a
 800b018:	f000 ff00 	bl	800be1c <__assert_func>
 800b01c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b020:	6006      	str	r6, [r0, #0]
 800b022:	60c6      	str	r6, [r0, #12]
 800b024:	b13c      	cbz	r4, 800b036 <_Bfree+0x3a>
 800b026:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800b028:	6862      	ldr	r2, [r4, #4]
 800b02a:	68db      	ldr	r3, [r3, #12]
 800b02c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b030:	6021      	str	r1, [r4, #0]
 800b032:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b036:	bd70      	pop	{r4, r5, r6, pc}
 800b038:	0800cba6 	.word	0x0800cba6
 800b03c:	0800cca4 	.word	0x0800cca4

0800b040 <__multadd>:
 800b040:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b044:	690d      	ldr	r5, [r1, #16]
 800b046:	4607      	mov	r7, r0
 800b048:	460c      	mov	r4, r1
 800b04a:	461e      	mov	r6, r3
 800b04c:	f101 0c14 	add.w	ip, r1, #20
 800b050:	2000      	movs	r0, #0
 800b052:	f8dc 3000 	ldr.w	r3, [ip]
 800b056:	b299      	uxth	r1, r3
 800b058:	fb02 6101 	mla	r1, r2, r1, r6
 800b05c:	0c1e      	lsrs	r6, r3, #16
 800b05e:	0c0b      	lsrs	r3, r1, #16
 800b060:	fb02 3306 	mla	r3, r2, r6, r3
 800b064:	b289      	uxth	r1, r1
 800b066:	3001      	adds	r0, #1
 800b068:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b06c:	4285      	cmp	r5, r0
 800b06e:	f84c 1b04 	str.w	r1, [ip], #4
 800b072:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b076:	dcec      	bgt.n	800b052 <__multadd+0x12>
 800b078:	b30e      	cbz	r6, 800b0be <__multadd+0x7e>
 800b07a:	68a3      	ldr	r3, [r4, #8]
 800b07c:	42ab      	cmp	r3, r5
 800b07e:	dc19      	bgt.n	800b0b4 <__multadd+0x74>
 800b080:	6861      	ldr	r1, [r4, #4]
 800b082:	4638      	mov	r0, r7
 800b084:	3101      	adds	r1, #1
 800b086:	f7ff ff79 	bl	800af7c <_Balloc>
 800b08a:	4680      	mov	r8, r0
 800b08c:	b928      	cbnz	r0, 800b09a <__multadd+0x5a>
 800b08e:	4602      	mov	r2, r0
 800b090:	4b0c      	ldr	r3, [pc, #48]	; (800b0c4 <__multadd+0x84>)
 800b092:	480d      	ldr	r0, [pc, #52]	; (800b0c8 <__multadd+0x88>)
 800b094:	21b5      	movs	r1, #181	; 0xb5
 800b096:	f000 fec1 	bl	800be1c <__assert_func>
 800b09a:	6922      	ldr	r2, [r4, #16]
 800b09c:	3202      	adds	r2, #2
 800b09e:	f104 010c 	add.w	r1, r4, #12
 800b0a2:	0092      	lsls	r2, r2, #2
 800b0a4:	300c      	adds	r0, #12
 800b0a6:	f7ff ff5b 	bl	800af60 <memcpy>
 800b0aa:	4621      	mov	r1, r4
 800b0ac:	4638      	mov	r0, r7
 800b0ae:	f7ff ffa5 	bl	800affc <_Bfree>
 800b0b2:	4644      	mov	r4, r8
 800b0b4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b0b8:	3501      	adds	r5, #1
 800b0ba:	615e      	str	r6, [r3, #20]
 800b0bc:	6125      	str	r5, [r4, #16]
 800b0be:	4620      	mov	r0, r4
 800b0c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b0c4:	0800cc18 	.word	0x0800cc18
 800b0c8:	0800cca4 	.word	0x0800cca4

0800b0cc <__s2b>:
 800b0cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b0d0:	460c      	mov	r4, r1
 800b0d2:	4615      	mov	r5, r2
 800b0d4:	461f      	mov	r7, r3
 800b0d6:	2209      	movs	r2, #9
 800b0d8:	3308      	adds	r3, #8
 800b0da:	4606      	mov	r6, r0
 800b0dc:	fb93 f3f2 	sdiv	r3, r3, r2
 800b0e0:	2100      	movs	r1, #0
 800b0e2:	2201      	movs	r2, #1
 800b0e4:	429a      	cmp	r2, r3
 800b0e6:	db09      	blt.n	800b0fc <__s2b+0x30>
 800b0e8:	4630      	mov	r0, r6
 800b0ea:	f7ff ff47 	bl	800af7c <_Balloc>
 800b0ee:	b940      	cbnz	r0, 800b102 <__s2b+0x36>
 800b0f0:	4602      	mov	r2, r0
 800b0f2:	4b19      	ldr	r3, [pc, #100]	; (800b158 <__s2b+0x8c>)
 800b0f4:	4819      	ldr	r0, [pc, #100]	; (800b15c <__s2b+0x90>)
 800b0f6:	21ce      	movs	r1, #206	; 0xce
 800b0f8:	f000 fe90 	bl	800be1c <__assert_func>
 800b0fc:	0052      	lsls	r2, r2, #1
 800b0fe:	3101      	adds	r1, #1
 800b100:	e7f0      	b.n	800b0e4 <__s2b+0x18>
 800b102:	9b08      	ldr	r3, [sp, #32]
 800b104:	6143      	str	r3, [r0, #20]
 800b106:	2d09      	cmp	r5, #9
 800b108:	f04f 0301 	mov.w	r3, #1
 800b10c:	6103      	str	r3, [r0, #16]
 800b10e:	dd16      	ble.n	800b13e <__s2b+0x72>
 800b110:	f104 0909 	add.w	r9, r4, #9
 800b114:	46c8      	mov	r8, r9
 800b116:	442c      	add	r4, r5
 800b118:	f818 3b01 	ldrb.w	r3, [r8], #1
 800b11c:	4601      	mov	r1, r0
 800b11e:	3b30      	subs	r3, #48	; 0x30
 800b120:	220a      	movs	r2, #10
 800b122:	4630      	mov	r0, r6
 800b124:	f7ff ff8c 	bl	800b040 <__multadd>
 800b128:	45a0      	cmp	r8, r4
 800b12a:	d1f5      	bne.n	800b118 <__s2b+0x4c>
 800b12c:	f1a5 0408 	sub.w	r4, r5, #8
 800b130:	444c      	add	r4, r9
 800b132:	1b2d      	subs	r5, r5, r4
 800b134:	1963      	adds	r3, r4, r5
 800b136:	42bb      	cmp	r3, r7
 800b138:	db04      	blt.n	800b144 <__s2b+0x78>
 800b13a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b13e:	340a      	adds	r4, #10
 800b140:	2509      	movs	r5, #9
 800b142:	e7f6      	b.n	800b132 <__s2b+0x66>
 800b144:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b148:	4601      	mov	r1, r0
 800b14a:	3b30      	subs	r3, #48	; 0x30
 800b14c:	220a      	movs	r2, #10
 800b14e:	4630      	mov	r0, r6
 800b150:	f7ff ff76 	bl	800b040 <__multadd>
 800b154:	e7ee      	b.n	800b134 <__s2b+0x68>
 800b156:	bf00      	nop
 800b158:	0800cc18 	.word	0x0800cc18
 800b15c:	0800cca4 	.word	0x0800cca4

0800b160 <__hi0bits>:
 800b160:	0c03      	lsrs	r3, r0, #16
 800b162:	041b      	lsls	r3, r3, #16
 800b164:	b9d3      	cbnz	r3, 800b19c <__hi0bits+0x3c>
 800b166:	0400      	lsls	r0, r0, #16
 800b168:	2310      	movs	r3, #16
 800b16a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b16e:	bf04      	itt	eq
 800b170:	0200      	lsleq	r0, r0, #8
 800b172:	3308      	addeq	r3, #8
 800b174:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b178:	bf04      	itt	eq
 800b17a:	0100      	lsleq	r0, r0, #4
 800b17c:	3304      	addeq	r3, #4
 800b17e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b182:	bf04      	itt	eq
 800b184:	0080      	lsleq	r0, r0, #2
 800b186:	3302      	addeq	r3, #2
 800b188:	2800      	cmp	r0, #0
 800b18a:	db05      	blt.n	800b198 <__hi0bits+0x38>
 800b18c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b190:	f103 0301 	add.w	r3, r3, #1
 800b194:	bf08      	it	eq
 800b196:	2320      	moveq	r3, #32
 800b198:	4618      	mov	r0, r3
 800b19a:	4770      	bx	lr
 800b19c:	2300      	movs	r3, #0
 800b19e:	e7e4      	b.n	800b16a <__hi0bits+0xa>

0800b1a0 <__lo0bits>:
 800b1a0:	6803      	ldr	r3, [r0, #0]
 800b1a2:	f013 0207 	ands.w	r2, r3, #7
 800b1a6:	4601      	mov	r1, r0
 800b1a8:	d00b      	beq.n	800b1c2 <__lo0bits+0x22>
 800b1aa:	07da      	lsls	r2, r3, #31
 800b1ac:	d423      	bmi.n	800b1f6 <__lo0bits+0x56>
 800b1ae:	0798      	lsls	r0, r3, #30
 800b1b0:	bf49      	itett	mi
 800b1b2:	085b      	lsrmi	r3, r3, #1
 800b1b4:	089b      	lsrpl	r3, r3, #2
 800b1b6:	2001      	movmi	r0, #1
 800b1b8:	600b      	strmi	r3, [r1, #0]
 800b1ba:	bf5c      	itt	pl
 800b1bc:	600b      	strpl	r3, [r1, #0]
 800b1be:	2002      	movpl	r0, #2
 800b1c0:	4770      	bx	lr
 800b1c2:	b298      	uxth	r0, r3
 800b1c4:	b9a8      	cbnz	r0, 800b1f2 <__lo0bits+0x52>
 800b1c6:	0c1b      	lsrs	r3, r3, #16
 800b1c8:	2010      	movs	r0, #16
 800b1ca:	b2da      	uxtb	r2, r3
 800b1cc:	b90a      	cbnz	r2, 800b1d2 <__lo0bits+0x32>
 800b1ce:	3008      	adds	r0, #8
 800b1d0:	0a1b      	lsrs	r3, r3, #8
 800b1d2:	071a      	lsls	r2, r3, #28
 800b1d4:	bf04      	itt	eq
 800b1d6:	091b      	lsreq	r3, r3, #4
 800b1d8:	3004      	addeq	r0, #4
 800b1da:	079a      	lsls	r2, r3, #30
 800b1dc:	bf04      	itt	eq
 800b1de:	089b      	lsreq	r3, r3, #2
 800b1e0:	3002      	addeq	r0, #2
 800b1e2:	07da      	lsls	r2, r3, #31
 800b1e4:	d403      	bmi.n	800b1ee <__lo0bits+0x4e>
 800b1e6:	085b      	lsrs	r3, r3, #1
 800b1e8:	f100 0001 	add.w	r0, r0, #1
 800b1ec:	d005      	beq.n	800b1fa <__lo0bits+0x5a>
 800b1ee:	600b      	str	r3, [r1, #0]
 800b1f0:	4770      	bx	lr
 800b1f2:	4610      	mov	r0, r2
 800b1f4:	e7e9      	b.n	800b1ca <__lo0bits+0x2a>
 800b1f6:	2000      	movs	r0, #0
 800b1f8:	4770      	bx	lr
 800b1fa:	2020      	movs	r0, #32
 800b1fc:	4770      	bx	lr
	...

0800b200 <__i2b>:
 800b200:	b510      	push	{r4, lr}
 800b202:	460c      	mov	r4, r1
 800b204:	2101      	movs	r1, #1
 800b206:	f7ff feb9 	bl	800af7c <_Balloc>
 800b20a:	4602      	mov	r2, r0
 800b20c:	b928      	cbnz	r0, 800b21a <__i2b+0x1a>
 800b20e:	4b05      	ldr	r3, [pc, #20]	; (800b224 <__i2b+0x24>)
 800b210:	4805      	ldr	r0, [pc, #20]	; (800b228 <__i2b+0x28>)
 800b212:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800b216:	f000 fe01 	bl	800be1c <__assert_func>
 800b21a:	2301      	movs	r3, #1
 800b21c:	6144      	str	r4, [r0, #20]
 800b21e:	6103      	str	r3, [r0, #16]
 800b220:	bd10      	pop	{r4, pc}
 800b222:	bf00      	nop
 800b224:	0800cc18 	.word	0x0800cc18
 800b228:	0800cca4 	.word	0x0800cca4

0800b22c <__multiply>:
 800b22c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b230:	4691      	mov	r9, r2
 800b232:	690a      	ldr	r2, [r1, #16]
 800b234:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b238:	429a      	cmp	r2, r3
 800b23a:	bfb8      	it	lt
 800b23c:	460b      	movlt	r3, r1
 800b23e:	460c      	mov	r4, r1
 800b240:	bfbc      	itt	lt
 800b242:	464c      	movlt	r4, r9
 800b244:	4699      	movlt	r9, r3
 800b246:	6927      	ldr	r7, [r4, #16]
 800b248:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b24c:	68a3      	ldr	r3, [r4, #8]
 800b24e:	6861      	ldr	r1, [r4, #4]
 800b250:	eb07 060a 	add.w	r6, r7, sl
 800b254:	42b3      	cmp	r3, r6
 800b256:	b085      	sub	sp, #20
 800b258:	bfb8      	it	lt
 800b25a:	3101      	addlt	r1, #1
 800b25c:	f7ff fe8e 	bl	800af7c <_Balloc>
 800b260:	b930      	cbnz	r0, 800b270 <__multiply+0x44>
 800b262:	4602      	mov	r2, r0
 800b264:	4b44      	ldr	r3, [pc, #272]	; (800b378 <__multiply+0x14c>)
 800b266:	4845      	ldr	r0, [pc, #276]	; (800b37c <__multiply+0x150>)
 800b268:	f240 115d 	movw	r1, #349	; 0x15d
 800b26c:	f000 fdd6 	bl	800be1c <__assert_func>
 800b270:	f100 0514 	add.w	r5, r0, #20
 800b274:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b278:	462b      	mov	r3, r5
 800b27a:	2200      	movs	r2, #0
 800b27c:	4543      	cmp	r3, r8
 800b27e:	d321      	bcc.n	800b2c4 <__multiply+0x98>
 800b280:	f104 0314 	add.w	r3, r4, #20
 800b284:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800b288:	f109 0314 	add.w	r3, r9, #20
 800b28c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800b290:	9202      	str	r2, [sp, #8]
 800b292:	1b3a      	subs	r2, r7, r4
 800b294:	3a15      	subs	r2, #21
 800b296:	f022 0203 	bic.w	r2, r2, #3
 800b29a:	3204      	adds	r2, #4
 800b29c:	f104 0115 	add.w	r1, r4, #21
 800b2a0:	428f      	cmp	r7, r1
 800b2a2:	bf38      	it	cc
 800b2a4:	2204      	movcc	r2, #4
 800b2a6:	9201      	str	r2, [sp, #4]
 800b2a8:	9a02      	ldr	r2, [sp, #8]
 800b2aa:	9303      	str	r3, [sp, #12]
 800b2ac:	429a      	cmp	r2, r3
 800b2ae:	d80c      	bhi.n	800b2ca <__multiply+0x9e>
 800b2b0:	2e00      	cmp	r6, #0
 800b2b2:	dd03      	ble.n	800b2bc <__multiply+0x90>
 800b2b4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	d05a      	beq.n	800b372 <__multiply+0x146>
 800b2bc:	6106      	str	r6, [r0, #16]
 800b2be:	b005      	add	sp, #20
 800b2c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b2c4:	f843 2b04 	str.w	r2, [r3], #4
 800b2c8:	e7d8      	b.n	800b27c <__multiply+0x50>
 800b2ca:	f8b3 a000 	ldrh.w	sl, [r3]
 800b2ce:	f1ba 0f00 	cmp.w	sl, #0
 800b2d2:	d024      	beq.n	800b31e <__multiply+0xf2>
 800b2d4:	f104 0e14 	add.w	lr, r4, #20
 800b2d8:	46a9      	mov	r9, r5
 800b2da:	f04f 0c00 	mov.w	ip, #0
 800b2de:	f85e 2b04 	ldr.w	r2, [lr], #4
 800b2e2:	f8d9 1000 	ldr.w	r1, [r9]
 800b2e6:	fa1f fb82 	uxth.w	fp, r2
 800b2ea:	b289      	uxth	r1, r1
 800b2ec:	fb0a 110b 	mla	r1, sl, fp, r1
 800b2f0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800b2f4:	f8d9 2000 	ldr.w	r2, [r9]
 800b2f8:	4461      	add	r1, ip
 800b2fa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b2fe:	fb0a c20b 	mla	r2, sl, fp, ip
 800b302:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b306:	b289      	uxth	r1, r1
 800b308:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b30c:	4577      	cmp	r7, lr
 800b30e:	f849 1b04 	str.w	r1, [r9], #4
 800b312:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b316:	d8e2      	bhi.n	800b2de <__multiply+0xb2>
 800b318:	9a01      	ldr	r2, [sp, #4]
 800b31a:	f845 c002 	str.w	ip, [r5, r2]
 800b31e:	9a03      	ldr	r2, [sp, #12]
 800b320:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b324:	3304      	adds	r3, #4
 800b326:	f1b9 0f00 	cmp.w	r9, #0
 800b32a:	d020      	beq.n	800b36e <__multiply+0x142>
 800b32c:	6829      	ldr	r1, [r5, #0]
 800b32e:	f104 0c14 	add.w	ip, r4, #20
 800b332:	46ae      	mov	lr, r5
 800b334:	f04f 0a00 	mov.w	sl, #0
 800b338:	f8bc b000 	ldrh.w	fp, [ip]
 800b33c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800b340:	fb09 220b 	mla	r2, r9, fp, r2
 800b344:	4492      	add	sl, r2
 800b346:	b289      	uxth	r1, r1
 800b348:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800b34c:	f84e 1b04 	str.w	r1, [lr], #4
 800b350:	f85c 2b04 	ldr.w	r2, [ip], #4
 800b354:	f8be 1000 	ldrh.w	r1, [lr]
 800b358:	0c12      	lsrs	r2, r2, #16
 800b35a:	fb09 1102 	mla	r1, r9, r2, r1
 800b35e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800b362:	4567      	cmp	r7, ip
 800b364:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b368:	d8e6      	bhi.n	800b338 <__multiply+0x10c>
 800b36a:	9a01      	ldr	r2, [sp, #4]
 800b36c:	50a9      	str	r1, [r5, r2]
 800b36e:	3504      	adds	r5, #4
 800b370:	e79a      	b.n	800b2a8 <__multiply+0x7c>
 800b372:	3e01      	subs	r6, #1
 800b374:	e79c      	b.n	800b2b0 <__multiply+0x84>
 800b376:	bf00      	nop
 800b378:	0800cc18 	.word	0x0800cc18
 800b37c:	0800cca4 	.word	0x0800cca4

0800b380 <__pow5mult>:
 800b380:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b384:	4615      	mov	r5, r2
 800b386:	f012 0203 	ands.w	r2, r2, #3
 800b38a:	4606      	mov	r6, r0
 800b38c:	460f      	mov	r7, r1
 800b38e:	d007      	beq.n	800b3a0 <__pow5mult+0x20>
 800b390:	4c25      	ldr	r4, [pc, #148]	; (800b428 <__pow5mult+0xa8>)
 800b392:	3a01      	subs	r2, #1
 800b394:	2300      	movs	r3, #0
 800b396:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b39a:	f7ff fe51 	bl	800b040 <__multadd>
 800b39e:	4607      	mov	r7, r0
 800b3a0:	10ad      	asrs	r5, r5, #2
 800b3a2:	d03d      	beq.n	800b420 <__pow5mult+0xa0>
 800b3a4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800b3a6:	b97c      	cbnz	r4, 800b3c8 <__pow5mult+0x48>
 800b3a8:	2010      	movs	r0, #16
 800b3aa:	f7ff fdbf 	bl	800af2c <malloc>
 800b3ae:	4602      	mov	r2, r0
 800b3b0:	6270      	str	r0, [r6, #36]	; 0x24
 800b3b2:	b928      	cbnz	r0, 800b3c0 <__pow5mult+0x40>
 800b3b4:	4b1d      	ldr	r3, [pc, #116]	; (800b42c <__pow5mult+0xac>)
 800b3b6:	481e      	ldr	r0, [pc, #120]	; (800b430 <__pow5mult+0xb0>)
 800b3b8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800b3bc:	f000 fd2e 	bl	800be1c <__assert_func>
 800b3c0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b3c4:	6004      	str	r4, [r0, #0]
 800b3c6:	60c4      	str	r4, [r0, #12]
 800b3c8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800b3cc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b3d0:	b94c      	cbnz	r4, 800b3e6 <__pow5mult+0x66>
 800b3d2:	f240 2171 	movw	r1, #625	; 0x271
 800b3d6:	4630      	mov	r0, r6
 800b3d8:	f7ff ff12 	bl	800b200 <__i2b>
 800b3dc:	2300      	movs	r3, #0
 800b3de:	f8c8 0008 	str.w	r0, [r8, #8]
 800b3e2:	4604      	mov	r4, r0
 800b3e4:	6003      	str	r3, [r0, #0]
 800b3e6:	f04f 0900 	mov.w	r9, #0
 800b3ea:	07eb      	lsls	r3, r5, #31
 800b3ec:	d50a      	bpl.n	800b404 <__pow5mult+0x84>
 800b3ee:	4639      	mov	r1, r7
 800b3f0:	4622      	mov	r2, r4
 800b3f2:	4630      	mov	r0, r6
 800b3f4:	f7ff ff1a 	bl	800b22c <__multiply>
 800b3f8:	4639      	mov	r1, r7
 800b3fa:	4680      	mov	r8, r0
 800b3fc:	4630      	mov	r0, r6
 800b3fe:	f7ff fdfd 	bl	800affc <_Bfree>
 800b402:	4647      	mov	r7, r8
 800b404:	106d      	asrs	r5, r5, #1
 800b406:	d00b      	beq.n	800b420 <__pow5mult+0xa0>
 800b408:	6820      	ldr	r0, [r4, #0]
 800b40a:	b938      	cbnz	r0, 800b41c <__pow5mult+0x9c>
 800b40c:	4622      	mov	r2, r4
 800b40e:	4621      	mov	r1, r4
 800b410:	4630      	mov	r0, r6
 800b412:	f7ff ff0b 	bl	800b22c <__multiply>
 800b416:	6020      	str	r0, [r4, #0]
 800b418:	f8c0 9000 	str.w	r9, [r0]
 800b41c:	4604      	mov	r4, r0
 800b41e:	e7e4      	b.n	800b3ea <__pow5mult+0x6a>
 800b420:	4638      	mov	r0, r7
 800b422:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b426:	bf00      	nop
 800b428:	0800cdf0 	.word	0x0800cdf0
 800b42c:	0800cba6 	.word	0x0800cba6
 800b430:	0800cca4 	.word	0x0800cca4

0800b434 <__lshift>:
 800b434:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b438:	460c      	mov	r4, r1
 800b43a:	6849      	ldr	r1, [r1, #4]
 800b43c:	6923      	ldr	r3, [r4, #16]
 800b43e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b442:	68a3      	ldr	r3, [r4, #8]
 800b444:	4607      	mov	r7, r0
 800b446:	4691      	mov	r9, r2
 800b448:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b44c:	f108 0601 	add.w	r6, r8, #1
 800b450:	42b3      	cmp	r3, r6
 800b452:	db0b      	blt.n	800b46c <__lshift+0x38>
 800b454:	4638      	mov	r0, r7
 800b456:	f7ff fd91 	bl	800af7c <_Balloc>
 800b45a:	4605      	mov	r5, r0
 800b45c:	b948      	cbnz	r0, 800b472 <__lshift+0x3e>
 800b45e:	4602      	mov	r2, r0
 800b460:	4b2a      	ldr	r3, [pc, #168]	; (800b50c <__lshift+0xd8>)
 800b462:	482b      	ldr	r0, [pc, #172]	; (800b510 <__lshift+0xdc>)
 800b464:	f240 11d9 	movw	r1, #473	; 0x1d9
 800b468:	f000 fcd8 	bl	800be1c <__assert_func>
 800b46c:	3101      	adds	r1, #1
 800b46e:	005b      	lsls	r3, r3, #1
 800b470:	e7ee      	b.n	800b450 <__lshift+0x1c>
 800b472:	2300      	movs	r3, #0
 800b474:	f100 0114 	add.w	r1, r0, #20
 800b478:	f100 0210 	add.w	r2, r0, #16
 800b47c:	4618      	mov	r0, r3
 800b47e:	4553      	cmp	r3, sl
 800b480:	db37      	blt.n	800b4f2 <__lshift+0xbe>
 800b482:	6920      	ldr	r0, [r4, #16]
 800b484:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b488:	f104 0314 	add.w	r3, r4, #20
 800b48c:	f019 091f 	ands.w	r9, r9, #31
 800b490:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b494:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800b498:	d02f      	beq.n	800b4fa <__lshift+0xc6>
 800b49a:	f1c9 0e20 	rsb	lr, r9, #32
 800b49e:	468a      	mov	sl, r1
 800b4a0:	f04f 0c00 	mov.w	ip, #0
 800b4a4:	681a      	ldr	r2, [r3, #0]
 800b4a6:	fa02 f209 	lsl.w	r2, r2, r9
 800b4aa:	ea42 020c 	orr.w	r2, r2, ip
 800b4ae:	f84a 2b04 	str.w	r2, [sl], #4
 800b4b2:	f853 2b04 	ldr.w	r2, [r3], #4
 800b4b6:	4298      	cmp	r0, r3
 800b4b8:	fa22 fc0e 	lsr.w	ip, r2, lr
 800b4bc:	d8f2      	bhi.n	800b4a4 <__lshift+0x70>
 800b4be:	1b03      	subs	r3, r0, r4
 800b4c0:	3b15      	subs	r3, #21
 800b4c2:	f023 0303 	bic.w	r3, r3, #3
 800b4c6:	3304      	adds	r3, #4
 800b4c8:	f104 0215 	add.w	r2, r4, #21
 800b4cc:	4290      	cmp	r0, r2
 800b4ce:	bf38      	it	cc
 800b4d0:	2304      	movcc	r3, #4
 800b4d2:	f841 c003 	str.w	ip, [r1, r3]
 800b4d6:	f1bc 0f00 	cmp.w	ip, #0
 800b4da:	d001      	beq.n	800b4e0 <__lshift+0xac>
 800b4dc:	f108 0602 	add.w	r6, r8, #2
 800b4e0:	3e01      	subs	r6, #1
 800b4e2:	4638      	mov	r0, r7
 800b4e4:	612e      	str	r6, [r5, #16]
 800b4e6:	4621      	mov	r1, r4
 800b4e8:	f7ff fd88 	bl	800affc <_Bfree>
 800b4ec:	4628      	mov	r0, r5
 800b4ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b4f2:	f842 0f04 	str.w	r0, [r2, #4]!
 800b4f6:	3301      	adds	r3, #1
 800b4f8:	e7c1      	b.n	800b47e <__lshift+0x4a>
 800b4fa:	3904      	subs	r1, #4
 800b4fc:	f853 2b04 	ldr.w	r2, [r3], #4
 800b500:	f841 2f04 	str.w	r2, [r1, #4]!
 800b504:	4298      	cmp	r0, r3
 800b506:	d8f9      	bhi.n	800b4fc <__lshift+0xc8>
 800b508:	e7ea      	b.n	800b4e0 <__lshift+0xac>
 800b50a:	bf00      	nop
 800b50c:	0800cc18 	.word	0x0800cc18
 800b510:	0800cca4 	.word	0x0800cca4

0800b514 <__mcmp>:
 800b514:	b530      	push	{r4, r5, lr}
 800b516:	6902      	ldr	r2, [r0, #16]
 800b518:	690c      	ldr	r4, [r1, #16]
 800b51a:	1b12      	subs	r2, r2, r4
 800b51c:	d10e      	bne.n	800b53c <__mcmp+0x28>
 800b51e:	f100 0314 	add.w	r3, r0, #20
 800b522:	3114      	adds	r1, #20
 800b524:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800b528:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800b52c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800b530:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800b534:	42a5      	cmp	r5, r4
 800b536:	d003      	beq.n	800b540 <__mcmp+0x2c>
 800b538:	d305      	bcc.n	800b546 <__mcmp+0x32>
 800b53a:	2201      	movs	r2, #1
 800b53c:	4610      	mov	r0, r2
 800b53e:	bd30      	pop	{r4, r5, pc}
 800b540:	4283      	cmp	r3, r0
 800b542:	d3f3      	bcc.n	800b52c <__mcmp+0x18>
 800b544:	e7fa      	b.n	800b53c <__mcmp+0x28>
 800b546:	f04f 32ff 	mov.w	r2, #4294967295
 800b54a:	e7f7      	b.n	800b53c <__mcmp+0x28>

0800b54c <__mdiff>:
 800b54c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b550:	460c      	mov	r4, r1
 800b552:	4606      	mov	r6, r0
 800b554:	4611      	mov	r1, r2
 800b556:	4620      	mov	r0, r4
 800b558:	4690      	mov	r8, r2
 800b55a:	f7ff ffdb 	bl	800b514 <__mcmp>
 800b55e:	1e05      	subs	r5, r0, #0
 800b560:	d110      	bne.n	800b584 <__mdiff+0x38>
 800b562:	4629      	mov	r1, r5
 800b564:	4630      	mov	r0, r6
 800b566:	f7ff fd09 	bl	800af7c <_Balloc>
 800b56a:	b930      	cbnz	r0, 800b57a <__mdiff+0x2e>
 800b56c:	4b3a      	ldr	r3, [pc, #232]	; (800b658 <__mdiff+0x10c>)
 800b56e:	4602      	mov	r2, r0
 800b570:	f240 2132 	movw	r1, #562	; 0x232
 800b574:	4839      	ldr	r0, [pc, #228]	; (800b65c <__mdiff+0x110>)
 800b576:	f000 fc51 	bl	800be1c <__assert_func>
 800b57a:	2301      	movs	r3, #1
 800b57c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b580:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b584:	bfa4      	itt	ge
 800b586:	4643      	movge	r3, r8
 800b588:	46a0      	movge	r8, r4
 800b58a:	4630      	mov	r0, r6
 800b58c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b590:	bfa6      	itte	ge
 800b592:	461c      	movge	r4, r3
 800b594:	2500      	movge	r5, #0
 800b596:	2501      	movlt	r5, #1
 800b598:	f7ff fcf0 	bl	800af7c <_Balloc>
 800b59c:	b920      	cbnz	r0, 800b5a8 <__mdiff+0x5c>
 800b59e:	4b2e      	ldr	r3, [pc, #184]	; (800b658 <__mdiff+0x10c>)
 800b5a0:	4602      	mov	r2, r0
 800b5a2:	f44f 7110 	mov.w	r1, #576	; 0x240
 800b5a6:	e7e5      	b.n	800b574 <__mdiff+0x28>
 800b5a8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800b5ac:	6926      	ldr	r6, [r4, #16]
 800b5ae:	60c5      	str	r5, [r0, #12]
 800b5b0:	f104 0914 	add.w	r9, r4, #20
 800b5b4:	f108 0514 	add.w	r5, r8, #20
 800b5b8:	f100 0e14 	add.w	lr, r0, #20
 800b5bc:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800b5c0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800b5c4:	f108 0210 	add.w	r2, r8, #16
 800b5c8:	46f2      	mov	sl, lr
 800b5ca:	2100      	movs	r1, #0
 800b5cc:	f859 3b04 	ldr.w	r3, [r9], #4
 800b5d0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800b5d4:	fa1f f883 	uxth.w	r8, r3
 800b5d8:	fa11 f18b 	uxtah	r1, r1, fp
 800b5dc:	0c1b      	lsrs	r3, r3, #16
 800b5de:	eba1 0808 	sub.w	r8, r1, r8
 800b5e2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b5e6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800b5ea:	fa1f f888 	uxth.w	r8, r8
 800b5ee:	1419      	asrs	r1, r3, #16
 800b5f0:	454e      	cmp	r6, r9
 800b5f2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800b5f6:	f84a 3b04 	str.w	r3, [sl], #4
 800b5fa:	d8e7      	bhi.n	800b5cc <__mdiff+0x80>
 800b5fc:	1b33      	subs	r3, r6, r4
 800b5fe:	3b15      	subs	r3, #21
 800b600:	f023 0303 	bic.w	r3, r3, #3
 800b604:	3304      	adds	r3, #4
 800b606:	3415      	adds	r4, #21
 800b608:	42a6      	cmp	r6, r4
 800b60a:	bf38      	it	cc
 800b60c:	2304      	movcc	r3, #4
 800b60e:	441d      	add	r5, r3
 800b610:	4473      	add	r3, lr
 800b612:	469e      	mov	lr, r3
 800b614:	462e      	mov	r6, r5
 800b616:	4566      	cmp	r6, ip
 800b618:	d30e      	bcc.n	800b638 <__mdiff+0xec>
 800b61a:	f10c 0203 	add.w	r2, ip, #3
 800b61e:	1b52      	subs	r2, r2, r5
 800b620:	f022 0203 	bic.w	r2, r2, #3
 800b624:	3d03      	subs	r5, #3
 800b626:	45ac      	cmp	ip, r5
 800b628:	bf38      	it	cc
 800b62a:	2200      	movcc	r2, #0
 800b62c:	441a      	add	r2, r3
 800b62e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800b632:	b17b      	cbz	r3, 800b654 <__mdiff+0x108>
 800b634:	6107      	str	r7, [r0, #16]
 800b636:	e7a3      	b.n	800b580 <__mdiff+0x34>
 800b638:	f856 8b04 	ldr.w	r8, [r6], #4
 800b63c:	fa11 f288 	uxtah	r2, r1, r8
 800b640:	1414      	asrs	r4, r2, #16
 800b642:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800b646:	b292      	uxth	r2, r2
 800b648:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800b64c:	f84e 2b04 	str.w	r2, [lr], #4
 800b650:	1421      	asrs	r1, r4, #16
 800b652:	e7e0      	b.n	800b616 <__mdiff+0xca>
 800b654:	3f01      	subs	r7, #1
 800b656:	e7ea      	b.n	800b62e <__mdiff+0xe2>
 800b658:	0800cc18 	.word	0x0800cc18
 800b65c:	0800cca4 	.word	0x0800cca4

0800b660 <__ulp>:
 800b660:	b082      	sub	sp, #8
 800b662:	ed8d 0b00 	vstr	d0, [sp]
 800b666:	9b01      	ldr	r3, [sp, #4]
 800b668:	4912      	ldr	r1, [pc, #72]	; (800b6b4 <__ulp+0x54>)
 800b66a:	4019      	ands	r1, r3
 800b66c:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800b670:	2900      	cmp	r1, #0
 800b672:	dd05      	ble.n	800b680 <__ulp+0x20>
 800b674:	2200      	movs	r2, #0
 800b676:	460b      	mov	r3, r1
 800b678:	ec43 2b10 	vmov	d0, r2, r3
 800b67c:	b002      	add	sp, #8
 800b67e:	4770      	bx	lr
 800b680:	4249      	negs	r1, r1
 800b682:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800b686:	ea4f 5021 	mov.w	r0, r1, asr #20
 800b68a:	f04f 0200 	mov.w	r2, #0
 800b68e:	f04f 0300 	mov.w	r3, #0
 800b692:	da04      	bge.n	800b69e <__ulp+0x3e>
 800b694:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800b698:	fa41 f300 	asr.w	r3, r1, r0
 800b69c:	e7ec      	b.n	800b678 <__ulp+0x18>
 800b69e:	f1a0 0114 	sub.w	r1, r0, #20
 800b6a2:	291e      	cmp	r1, #30
 800b6a4:	bfda      	itte	le
 800b6a6:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800b6aa:	fa20 f101 	lsrle.w	r1, r0, r1
 800b6ae:	2101      	movgt	r1, #1
 800b6b0:	460a      	mov	r2, r1
 800b6b2:	e7e1      	b.n	800b678 <__ulp+0x18>
 800b6b4:	7ff00000 	.word	0x7ff00000

0800b6b8 <__b2d>:
 800b6b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b6ba:	6905      	ldr	r5, [r0, #16]
 800b6bc:	f100 0714 	add.w	r7, r0, #20
 800b6c0:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800b6c4:	1f2e      	subs	r6, r5, #4
 800b6c6:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800b6ca:	4620      	mov	r0, r4
 800b6cc:	f7ff fd48 	bl	800b160 <__hi0bits>
 800b6d0:	f1c0 0320 	rsb	r3, r0, #32
 800b6d4:	280a      	cmp	r0, #10
 800b6d6:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800b754 <__b2d+0x9c>
 800b6da:	600b      	str	r3, [r1, #0]
 800b6dc:	dc14      	bgt.n	800b708 <__b2d+0x50>
 800b6de:	f1c0 0e0b 	rsb	lr, r0, #11
 800b6e2:	fa24 f10e 	lsr.w	r1, r4, lr
 800b6e6:	42b7      	cmp	r7, r6
 800b6e8:	ea41 030c 	orr.w	r3, r1, ip
 800b6ec:	bf34      	ite	cc
 800b6ee:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800b6f2:	2100      	movcs	r1, #0
 800b6f4:	3015      	adds	r0, #21
 800b6f6:	fa04 f000 	lsl.w	r0, r4, r0
 800b6fa:	fa21 f10e 	lsr.w	r1, r1, lr
 800b6fe:	ea40 0201 	orr.w	r2, r0, r1
 800b702:	ec43 2b10 	vmov	d0, r2, r3
 800b706:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b708:	42b7      	cmp	r7, r6
 800b70a:	bf3a      	itte	cc
 800b70c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800b710:	f1a5 0608 	subcc.w	r6, r5, #8
 800b714:	2100      	movcs	r1, #0
 800b716:	380b      	subs	r0, #11
 800b718:	d017      	beq.n	800b74a <__b2d+0x92>
 800b71a:	f1c0 0c20 	rsb	ip, r0, #32
 800b71e:	fa04 f500 	lsl.w	r5, r4, r0
 800b722:	42be      	cmp	r6, r7
 800b724:	fa21 f40c 	lsr.w	r4, r1, ip
 800b728:	ea45 0504 	orr.w	r5, r5, r4
 800b72c:	bf8c      	ite	hi
 800b72e:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800b732:	2400      	movls	r4, #0
 800b734:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800b738:	fa01 f000 	lsl.w	r0, r1, r0
 800b73c:	fa24 f40c 	lsr.w	r4, r4, ip
 800b740:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800b744:	ea40 0204 	orr.w	r2, r0, r4
 800b748:	e7db      	b.n	800b702 <__b2d+0x4a>
 800b74a:	ea44 030c 	orr.w	r3, r4, ip
 800b74e:	460a      	mov	r2, r1
 800b750:	e7d7      	b.n	800b702 <__b2d+0x4a>
 800b752:	bf00      	nop
 800b754:	3ff00000 	.word	0x3ff00000

0800b758 <__d2b>:
 800b758:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b75c:	4689      	mov	r9, r1
 800b75e:	2101      	movs	r1, #1
 800b760:	ec57 6b10 	vmov	r6, r7, d0
 800b764:	4690      	mov	r8, r2
 800b766:	f7ff fc09 	bl	800af7c <_Balloc>
 800b76a:	4604      	mov	r4, r0
 800b76c:	b930      	cbnz	r0, 800b77c <__d2b+0x24>
 800b76e:	4602      	mov	r2, r0
 800b770:	4b25      	ldr	r3, [pc, #148]	; (800b808 <__d2b+0xb0>)
 800b772:	4826      	ldr	r0, [pc, #152]	; (800b80c <__d2b+0xb4>)
 800b774:	f240 310a 	movw	r1, #778	; 0x30a
 800b778:	f000 fb50 	bl	800be1c <__assert_func>
 800b77c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800b780:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b784:	bb35      	cbnz	r5, 800b7d4 <__d2b+0x7c>
 800b786:	2e00      	cmp	r6, #0
 800b788:	9301      	str	r3, [sp, #4]
 800b78a:	d028      	beq.n	800b7de <__d2b+0x86>
 800b78c:	4668      	mov	r0, sp
 800b78e:	9600      	str	r6, [sp, #0]
 800b790:	f7ff fd06 	bl	800b1a0 <__lo0bits>
 800b794:	9900      	ldr	r1, [sp, #0]
 800b796:	b300      	cbz	r0, 800b7da <__d2b+0x82>
 800b798:	9a01      	ldr	r2, [sp, #4]
 800b79a:	f1c0 0320 	rsb	r3, r0, #32
 800b79e:	fa02 f303 	lsl.w	r3, r2, r3
 800b7a2:	430b      	orrs	r3, r1
 800b7a4:	40c2      	lsrs	r2, r0
 800b7a6:	6163      	str	r3, [r4, #20]
 800b7a8:	9201      	str	r2, [sp, #4]
 800b7aa:	9b01      	ldr	r3, [sp, #4]
 800b7ac:	61a3      	str	r3, [r4, #24]
 800b7ae:	2b00      	cmp	r3, #0
 800b7b0:	bf14      	ite	ne
 800b7b2:	2202      	movne	r2, #2
 800b7b4:	2201      	moveq	r2, #1
 800b7b6:	6122      	str	r2, [r4, #16]
 800b7b8:	b1d5      	cbz	r5, 800b7f0 <__d2b+0x98>
 800b7ba:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800b7be:	4405      	add	r5, r0
 800b7c0:	f8c9 5000 	str.w	r5, [r9]
 800b7c4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b7c8:	f8c8 0000 	str.w	r0, [r8]
 800b7cc:	4620      	mov	r0, r4
 800b7ce:	b003      	add	sp, #12
 800b7d0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b7d4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b7d8:	e7d5      	b.n	800b786 <__d2b+0x2e>
 800b7da:	6161      	str	r1, [r4, #20]
 800b7dc:	e7e5      	b.n	800b7aa <__d2b+0x52>
 800b7de:	a801      	add	r0, sp, #4
 800b7e0:	f7ff fcde 	bl	800b1a0 <__lo0bits>
 800b7e4:	9b01      	ldr	r3, [sp, #4]
 800b7e6:	6163      	str	r3, [r4, #20]
 800b7e8:	2201      	movs	r2, #1
 800b7ea:	6122      	str	r2, [r4, #16]
 800b7ec:	3020      	adds	r0, #32
 800b7ee:	e7e3      	b.n	800b7b8 <__d2b+0x60>
 800b7f0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b7f4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b7f8:	f8c9 0000 	str.w	r0, [r9]
 800b7fc:	6918      	ldr	r0, [r3, #16]
 800b7fe:	f7ff fcaf 	bl	800b160 <__hi0bits>
 800b802:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b806:	e7df      	b.n	800b7c8 <__d2b+0x70>
 800b808:	0800cc18 	.word	0x0800cc18
 800b80c:	0800cca4 	.word	0x0800cca4

0800b810 <__ratio>:
 800b810:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b814:	4688      	mov	r8, r1
 800b816:	4669      	mov	r1, sp
 800b818:	4681      	mov	r9, r0
 800b81a:	f7ff ff4d 	bl	800b6b8 <__b2d>
 800b81e:	a901      	add	r1, sp, #4
 800b820:	4640      	mov	r0, r8
 800b822:	ec55 4b10 	vmov	r4, r5, d0
 800b826:	f7ff ff47 	bl	800b6b8 <__b2d>
 800b82a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b82e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800b832:	eba3 0c02 	sub.w	ip, r3, r2
 800b836:	e9dd 3200 	ldrd	r3, r2, [sp]
 800b83a:	1a9b      	subs	r3, r3, r2
 800b83c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800b840:	ec51 0b10 	vmov	r0, r1, d0
 800b844:	2b00      	cmp	r3, #0
 800b846:	bfd6      	itet	le
 800b848:	460a      	movle	r2, r1
 800b84a:	462a      	movgt	r2, r5
 800b84c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800b850:	468b      	mov	fp, r1
 800b852:	462f      	mov	r7, r5
 800b854:	bfd4      	ite	le
 800b856:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800b85a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800b85e:	4620      	mov	r0, r4
 800b860:	ee10 2a10 	vmov	r2, s0
 800b864:	465b      	mov	r3, fp
 800b866:	4639      	mov	r1, r7
 800b868:	f7f4 fff0 	bl	800084c <__aeabi_ddiv>
 800b86c:	ec41 0b10 	vmov	d0, r0, r1
 800b870:	b003      	add	sp, #12
 800b872:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b876 <__copybits>:
 800b876:	3901      	subs	r1, #1
 800b878:	b570      	push	{r4, r5, r6, lr}
 800b87a:	1149      	asrs	r1, r1, #5
 800b87c:	6914      	ldr	r4, [r2, #16]
 800b87e:	3101      	adds	r1, #1
 800b880:	f102 0314 	add.w	r3, r2, #20
 800b884:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800b888:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800b88c:	1f05      	subs	r5, r0, #4
 800b88e:	42a3      	cmp	r3, r4
 800b890:	d30c      	bcc.n	800b8ac <__copybits+0x36>
 800b892:	1aa3      	subs	r3, r4, r2
 800b894:	3b11      	subs	r3, #17
 800b896:	f023 0303 	bic.w	r3, r3, #3
 800b89a:	3211      	adds	r2, #17
 800b89c:	42a2      	cmp	r2, r4
 800b89e:	bf88      	it	hi
 800b8a0:	2300      	movhi	r3, #0
 800b8a2:	4418      	add	r0, r3
 800b8a4:	2300      	movs	r3, #0
 800b8a6:	4288      	cmp	r0, r1
 800b8a8:	d305      	bcc.n	800b8b6 <__copybits+0x40>
 800b8aa:	bd70      	pop	{r4, r5, r6, pc}
 800b8ac:	f853 6b04 	ldr.w	r6, [r3], #4
 800b8b0:	f845 6f04 	str.w	r6, [r5, #4]!
 800b8b4:	e7eb      	b.n	800b88e <__copybits+0x18>
 800b8b6:	f840 3b04 	str.w	r3, [r0], #4
 800b8ba:	e7f4      	b.n	800b8a6 <__copybits+0x30>

0800b8bc <__any_on>:
 800b8bc:	f100 0214 	add.w	r2, r0, #20
 800b8c0:	6900      	ldr	r0, [r0, #16]
 800b8c2:	114b      	asrs	r3, r1, #5
 800b8c4:	4298      	cmp	r0, r3
 800b8c6:	b510      	push	{r4, lr}
 800b8c8:	db11      	blt.n	800b8ee <__any_on+0x32>
 800b8ca:	dd0a      	ble.n	800b8e2 <__any_on+0x26>
 800b8cc:	f011 011f 	ands.w	r1, r1, #31
 800b8d0:	d007      	beq.n	800b8e2 <__any_on+0x26>
 800b8d2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800b8d6:	fa24 f001 	lsr.w	r0, r4, r1
 800b8da:	fa00 f101 	lsl.w	r1, r0, r1
 800b8de:	428c      	cmp	r4, r1
 800b8e0:	d10b      	bne.n	800b8fa <__any_on+0x3e>
 800b8e2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b8e6:	4293      	cmp	r3, r2
 800b8e8:	d803      	bhi.n	800b8f2 <__any_on+0x36>
 800b8ea:	2000      	movs	r0, #0
 800b8ec:	bd10      	pop	{r4, pc}
 800b8ee:	4603      	mov	r3, r0
 800b8f0:	e7f7      	b.n	800b8e2 <__any_on+0x26>
 800b8f2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b8f6:	2900      	cmp	r1, #0
 800b8f8:	d0f5      	beq.n	800b8e6 <__any_on+0x2a>
 800b8fa:	2001      	movs	r0, #1
 800b8fc:	e7f6      	b.n	800b8ec <__any_on+0x30>

0800b8fe <_calloc_r>:
 800b8fe:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b900:	fba1 2402 	umull	r2, r4, r1, r2
 800b904:	b94c      	cbnz	r4, 800b91a <_calloc_r+0x1c>
 800b906:	4611      	mov	r1, r2
 800b908:	9201      	str	r2, [sp, #4]
 800b90a:	f000 f87b 	bl	800ba04 <_malloc_r>
 800b90e:	9a01      	ldr	r2, [sp, #4]
 800b910:	4605      	mov	r5, r0
 800b912:	b930      	cbnz	r0, 800b922 <_calloc_r+0x24>
 800b914:	4628      	mov	r0, r5
 800b916:	b003      	add	sp, #12
 800b918:	bd30      	pop	{r4, r5, pc}
 800b91a:	220c      	movs	r2, #12
 800b91c:	6002      	str	r2, [r0, #0]
 800b91e:	2500      	movs	r5, #0
 800b920:	e7f8      	b.n	800b914 <_calloc_r+0x16>
 800b922:	4621      	mov	r1, r4
 800b924:	f7fc fbc0 	bl	80080a8 <memset>
 800b928:	e7f4      	b.n	800b914 <_calloc_r+0x16>
	...

0800b92c <_free_r>:
 800b92c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b92e:	2900      	cmp	r1, #0
 800b930:	d044      	beq.n	800b9bc <_free_r+0x90>
 800b932:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b936:	9001      	str	r0, [sp, #4]
 800b938:	2b00      	cmp	r3, #0
 800b93a:	f1a1 0404 	sub.w	r4, r1, #4
 800b93e:	bfb8      	it	lt
 800b940:	18e4      	addlt	r4, r4, r3
 800b942:	f000 fab5 	bl	800beb0 <__malloc_lock>
 800b946:	4a1e      	ldr	r2, [pc, #120]	; (800b9c0 <_free_r+0x94>)
 800b948:	9801      	ldr	r0, [sp, #4]
 800b94a:	6813      	ldr	r3, [r2, #0]
 800b94c:	b933      	cbnz	r3, 800b95c <_free_r+0x30>
 800b94e:	6063      	str	r3, [r4, #4]
 800b950:	6014      	str	r4, [r2, #0]
 800b952:	b003      	add	sp, #12
 800b954:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b958:	f000 bab0 	b.w	800bebc <__malloc_unlock>
 800b95c:	42a3      	cmp	r3, r4
 800b95e:	d908      	bls.n	800b972 <_free_r+0x46>
 800b960:	6825      	ldr	r5, [r4, #0]
 800b962:	1961      	adds	r1, r4, r5
 800b964:	428b      	cmp	r3, r1
 800b966:	bf01      	itttt	eq
 800b968:	6819      	ldreq	r1, [r3, #0]
 800b96a:	685b      	ldreq	r3, [r3, #4]
 800b96c:	1949      	addeq	r1, r1, r5
 800b96e:	6021      	streq	r1, [r4, #0]
 800b970:	e7ed      	b.n	800b94e <_free_r+0x22>
 800b972:	461a      	mov	r2, r3
 800b974:	685b      	ldr	r3, [r3, #4]
 800b976:	b10b      	cbz	r3, 800b97c <_free_r+0x50>
 800b978:	42a3      	cmp	r3, r4
 800b97a:	d9fa      	bls.n	800b972 <_free_r+0x46>
 800b97c:	6811      	ldr	r1, [r2, #0]
 800b97e:	1855      	adds	r5, r2, r1
 800b980:	42a5      	cmp	r5, r4
 800b982:	d10b      	bne.n	800b99c <_free_r+0x70>
 800b984:	6824      	ldr	r4, [r4, #0]
 800b986:	4421      	add	r1, r4
 800b988:	1854      	adds	r4, r2, r1
 800b98a:	42a3      	cmp	r3, r4
 800b98c:	6011      	str	r1, [r2, #0]
 800b98e:	d1e0      	bne.n	800b952 <_free_r+0x26>
 800b990:	681c      	ldr	r4, [r3, #0]
 800b992:	685b      	ldr	r3, [r3, #4]
 800b994:	6053      	str	r3, [r2, #4]
 800b996:	4421      	add	r1, r4
 800b998:	6011      	str	r1, [r2, #0]
 800b99a:	e7da      	b.n	800b952 <_free_r+0x26>
 800b99c:	d902      	bls.n	800b9a4 <_free_r+0x78>
 800b99e:	230c      	movs	r3, #12
 800b9a0:	6003      	str	r3, [r0, #0]
 800b9a2:	e7d6      	b.n	800b952 <_free_r+0x26>
 800b9a4:	6825      	ldr	r5, [r4, #0]
 800b9a6:	1961      	adds	r1, r4, r5
 800b9a8:	428b      	cmp	r3, r1
 800b9aa:	bf04      	itt	eq
 800b9ac:	6819      	ldreq	r1, [r3, #0]
 800b9ae:	685b      	ldreq	r3, [r3, #4]
 800b9b0:	6063      	str	r3, [r4, #4]
 800b9b2:	bf04      	itt	eq
 800b9b4:	1949      	addeq	r1, r1, r5
 800b9b6:	6021      	streq	r1, [r4, #0]
 800b9b8:	6054      	str	r4, [r2, #4]
 800b9ba:	e7ca      	b.n	800b952 <_free_r+0x26>
 800b9bc:	b003      	add	sp, #12
 800b9be:	bd30      	pop	{r4, r5, pc}
 800b9c0:	20000790 	.word	0x20000790

0800b9c4 <sbrk_aligned>:
 800b9c4:	b570      	push	{r4, r5, r6, lr}
 800b9c6:	4e0e      	ldr	r6, [pc, #56]	; (800ba00 <sbrk_aligned+0x3c>)
 800b9c8:	460c      	mov	r4, r1
 800b9ca:	6831      	ldr	r1, [r6, #0]
 800b9cc:	4605      	mov	r5, r0
 800b9ce:	b911      	cbnz	r1, 800b9d6 <sbrk_aligned+0x12>
 800b9d0:	f000 f9f2 	bl	800bdb8 <_sbrk_r>
 800b9d4:	6030      	str	r0, [r6, #0]
 800b9d6:	4621      	mov	r1, r4
 800b9d8:	4628      	mov	r0, r5
 800b9da:	f000 f9ed 	bl	800bdb8 <_sbrk_r>
 800b9de:	1c43      	adds	r3, r0, #1
 800b9e0:	d00a      	beq.n	800b9f8 <sbrk_aligned+0x34>
 800b9e2:	1cc4      	adds	r4, r0, #3
 800b9e4:	f024 0403 	bic.w	r4, r4, #3
 800b9e8:	42a0      	cmp	r0, r4
 800b9ea:	d007      	beq.n	800b9fc <sbrk_aligned+0x38>
 800b9ec:	1a21      	subs	r1, r4, r0
 800b9ee:	4628      	mov	r0, r5
 800b9f0:	f000 f9e2 	bl	800bdb8 <_sbrk_r>
 800b9f4:	3001      	adds	r0, #1
 800b9f6:	d101      	bne.n	800b9fc <sbrk_aligned+0x38>
 800b9f8:	f04f 34ff 	mov.w	r4, #4294967295
 800b9fc:	4620      	mov	r0, r4
 800b9fe:	bd70      	pop	{r4, r5, r6, pc}
 800ba00:	20000794 	.word	0x20000794

0800ba04 <_malloc_r>:
 800ba04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ba08:	1ccd      	adds	r5, r1, #3
 800ba0a:	f025 0503 	bic.w	r5, r5, #3
 800ba0e:	3508      	adds	r5, #8
 800ba10:	2d0c      	cmp	r5, #12
 800ba12:	bf38      	it	cc
 800ba14:	250c      	movcc	r5, #12
 800ba16:	2d00      	cmp	r5, #0
 800ba18:	4607      	mov	r7, r0
 800ba1a:	db01      	blt.n	800ba20 <_malloc_r+0x1c>
 800ba1c:	42a9      	cmp	r1, r5
 800ba1e:	d905      	bls.n	800ba2c <_malloc_r+0x28>
 800ba20:	230c      	movs	r3, #12
 800ba22:	603b      	str	r3, [r7, #0]
 800ba24:	2600      	movs	r6, #0
 800ba26:	4630      	mov	r0, r6
 800ba28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ba2c:	4e2e      	ldr	r6, [pc, #184]	; (800bae8 <_malloc_r+0xe4>)
 800ba2e:	f000 fa3f 	bl	800beb0 <__malloc_lock>
 800ba32:	6833      	ldr	r3, [r6, #0]
 800ba34:	461c      	mov	r4, r3
 800ba36:	bb34      	cbnz	r4, 800ba86 <_malloc_r+0x82>
 800ba38:	4629      	mov	r1, r5
 800ba3a:	4638      	mov	r0, r7
 800ba3c:	f7ff ffc2 	bl	800b9c4 <sbrk_aligned>
 800ba40:	1c43      	adds	r3, r0, #1
 800ba42:	4604      	mov	r4, r0
 800ba44:	d14d      	bne.n	800bae2 <_malloc_r+0xde>
 800ba46:	6834      	ldr	r4, [r6, #0]
 800ba48:	4626      	mov	r6, r4
 800ba4a:	2e00      	cmp	r6, #0
 800ba4c:	d140      	bne.n	800bad0 <_malloc_r+0xcc>
 800ba4e:	6823      	ldr	r3, [r4, #0]
 800ba50:	4631      	mov	r1, r6
 800ba52:	4638      	mov	r0, r7
 800ba54:	eb04 0803 	add.w	r8, r4, r3
 800ba58:	f000 f9ae 	bl	800bdb8 <_sbrk_r>
 800ba5c:	4580      	cmp	r8, r0
 800ba5e:	d13a      	bne.n	800bad6 <_malloc_r+0xd2>
 800ba60:	6821      	ldr	r1, [r4, #0]
 800ba62:	3503      	adds	r5, #3
 800ba64:	1a6d      	subs	r5, r5, r1
 800ba66:	f025 0503 	bic.w	r5, r5, #3
 800ba6a:	3508      	adds	r5, #8
 800ba6c:	2d0c      	cmp	r5, #12
 800ba6e:	bf38      	it	cc
 800ba70:	250c      	movcc	r5, #12
 800ba72:	4629      	mov	r1, r5
 800ba74:	4638      	mov	r0, r7
 800ba76:	f7ff ffa5 	bl	800b9c4 <sbrk_aligned>
 800ba7a:	3001      	adds	r0, #1
 800ba7c:	d02b      	beq.n	800bad6 <_malloc_r+0xd2>
 800ba7e:	6823      	ldr	r3, [r4, #0]
 800ba80:	442b      	add	r3, r5
 800ba82:	6023      	str	r3, [r4, #0]
 800ba84:	e00e      	b.n	800baa4 <_malloc_r+0xa0>
 800ba86:	6822      	ldr	r2, [r4, #0]
 800ba88:	1b52      	subs	r2, r2, r5
 800ba8a:	d41e      	bmi.n	800baca <_malloc_r+0xc6>
 800ba8c:	2a0b      	cmp	r2, #11
 800ba8e:	d916      	bls.n	800babe <_malloc_r+0xba>
 800ba90:	1961      	adds	r1, r4, r5
 800ba92:	42a3      	cmp	r3, r4
 800ba94:	6025      	str	r5, [r4, #0]
 800ba96:	bf18      	it	ne
 800ba98:	6059      	strne	r1, [r3, #4]
 800ba9a:	6863      	ldr	r3, [r4, #4]
 800ba9c:	bf08      	it	eq
 800ba9e:	6031      	streq	r1, [r6, #0]
 800baa0:	5162      	str	r2, [r4, r5]
 800baa2:	604b      	str	r3, [r1, #4]
 800baa4:	4638      	mov	r0, r7
 800baa6:	f104 060b 	add.w	r6, r4, #11
 800baaa:	f000 fa07 	bl	800bebc <__malloc_unlock>
 800baae:	f026 0607 	bic.w	r6, r6, #7
 800bab2:	1d23      	adds	r3, r4, #4
 800bab4:	1af2      	subs	r2, r6, r3
 800bab6:	d0b6      	beq.n	800ba26 <_malloc_r+0x22>
 800bab8:	1b9b      	subs	r3, r3, r6
 800baba:	50a3      	str	r3, [r4, r2]
 800babc:	e7b3      	b.n	800ba26 <_malloc_r+0x22>
 800babe:	6862      	ldr	r2, [r4, #4]
 800bac0:	42a3      	cmp	r3, r4
 800bac2:	bf0c      	ite	eq
 800bac4:	6032      	streq	r2, [r6, #0]
 800bac6:	605a      	strne	r2, [r3, #4]
 800bac8:	e7ec      	b.n	800baa4 <_malloc_r+0xa0>
 800baca:	4623      	mov	r3, r4
 800bacc:	6864      	ldr	r4, [r4, #4]
 800bace:	e7b2      	b.n	800ba36 <_malloc_r+0x32>
 800bad0:	4634      	mov	r4, r6
 800bad2:	6876      	ldr	r6, [r6, #4]
 800bad4:	e7b9      	b.n	800ba4a <_malloc_r+0x46>
 800bad6:	230c      	movs	r3, #12
 800bad8:	603b      	str	r3, [r7, #0]
 800bada:	4638      	mov	r0, r7
 800badc:	f000 f9ee 	bl	800bebc <__malloc_unlock>
 800bae0:	e7a1      	b.n	800ba26 <_malloc_r+0x22>
 800bae2:	6025      	str	r5, [r4, #0]
 800bae4:	e7de      	b.n	800baa4 <_malloc_r+0xa0>
 800bae6:	bf00      	nop
 800bae8:	20000790 	.word	0x20000790

0800baec <__ssputs_r>:
 800baec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800baf0:	688e      	ldr	r6, [r1, #8]
 800baf2:	429e      	cmp	r6, r3
 800baf4:	4682      	mov	sl, r0
 800baf6:	460c      	mov	r4, r1
 800baf8:	4690      	mov	r8, r2
 800bafa:	461f      	mov	r7, r3
 800bafc:	d838      	bhi.n	800bb70 <__ssputs_r+0x84>
 800bafe:	898a      	ldrh	r2, [r1, #12]
 800bb00:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800bb04:	d032      	beq.n	800bb6c <__ssputs_r+0x80>
 800bb06:	6825      	ldr	r5, [r4, #0]
 800bb08:	6909      	ldr	r1, [r1, #16]
 800bb0a:	eba5 0901 	sub.w	r9, r5, r1
 800bb0e:	6965      	ldr	r5, [r4, #20]
 800bb10:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bb14:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bb18:	3301      	adds	r3, #1
 800bb1a:	444b      	add	r3, r9
 800bb1c:	106d      	asrs	r5, r5, #1
 800bb1e:	429d      	cmp	r5, r3
 800bb20:	bf38      	it	cc
 800bb22:	461d      	movcc	r5, r3
 800bb24:	0553      	lsls	r3, r2, #21
 800bb26:	d531      	bpl.n	800bb8c <__ssputs_r+0xa0>
 800bb28:	4629      	mov	r1, r5
 800bb2a:	f7ff ff6b 	bl	800ba04 <_malloc_r>
 800bb2e:	4606      	mov	r6, r0
 800bb30:	b950      	cbnz	r0, 800bb48 <__ssputs_r+0x5c>
 800bb32:	230c      	movs	r3, #12
 800bb34:	f8ca 3000 	str.w	r3, [sl]
 800bb38:	89a3      	ldrh	r3, [r4, #12]
 800bb3a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bb3e:	81a3      	strh	r3, [r4, #12]
 800bb40:	f04f 30ff 	mov.w	r0, #4294967295
 800bb44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb48:	6921      	ldr	r1, [r4, #16]
 800bb4a:	464a      	mov	r2, r9
 800bb4c:	f7ff fa08 	bl	800af60 <memcpy>
 800bb50:	89a3      	ldrh	r3, [r4, #12]
 800bb52:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800bb56:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bb5a:	81a3      	strh	r3, [r4, #12]
 800bb5c:	6126      	str	r6, [r4, #16]
 800bb5e:	6165      	str	r5, [r4, #20]
 800bb60:	444e      	add	r6, r9
 800bb62:	eba5 0509 	sub.w	r5, r5, r9
 800bb66:	6026      	str	r6, [r4, #0]
 800bb68:	60a5      	str	r5, [r4, #8]
 800bb6a:	463e      	mov	r6, r7
 800bb6c:	42be      	cmp	r6, r7
 800bb6e:	d900      	bls.n	800bb72 <__ssputs_r+0x86>
 800bb70:	463e      	mov	r6, r7
 800bb72:	6820      	ldr	r0, [r4, #0]
 800bb74:	4632      	mov	r2, r6
 800bb76:	4641      	mov	r1, r8
 800bb78:	f000 f980 	bl	800be7c <memmove>
 800bb7c:	68a3      	ldr	r3, [r4, #8]
 800bb7e:	1b9b      	subs	r3, r3, r6
 800bb80:	60a3      	str	r3, [r4, #8]
 800bb82:	6823      	ldr	r3, [r4, #0]
 800bb84:	4433      	add	r3, r6
 800bb86:	6023      	str	r3, [r4, #0]
 800bb88:	2000      	movs	r0, #0
 800bb8a:	e7db      	b.n	800bb44 <__ssputs_r+0x58>
 800bb8c:	462a      	mov	r2, r5
 800bb8e:	f000 f99b 	bl	800bec8 <_realloc_r>
 800bb92:	4606      	mov	r6, r0
 800bb94:	2800      	cmp	r0, #0
 800bb96:	d1e1      	bne.n	800bb5c <__ssputs_r+0x70>
 800bb98:	6921      	ldr	r1, [r4, #16]
 800bb9a:	4650      	mov	r0, sl
 800bb9c:	f7ff fec6 	bl	800b92c <_free_r>
 800bba0:	e7c7      	b.n	800bb32 <__ssputs_r+0x46>
	...

0800bba4 <_svfiprintf_r>:
 800bba4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bba8:	4698      	mov	r8, r3
 800bbaa:	898b      	ldrh	r3, [r1, #12]
 800bbac:	061b      	lsls	r3, r3, #24
 800bbae:	b09d      	sub	sp, #116	; 0x74
 800bbb0:	4607      	mov	r7, r0
 800bbb2:	460d      	mov	r5, r1
 800bbb4:	4614      	mov	r4, r2
 800bbb6:	d50e      	bpl.n	800bbd6 <_svfiprintf_r+0x32>
 800bbb8:	690b      	ldr	r3, [r1, #16]
 800bbba:	b963      	cbnz	r3, 800bbd6 <_svfiprintf_r+0x32>
 800bbbc:	2140      	movs	r1, #64	; 0x40
 800bbbe:	f7ff ff21 	bl	800ba04 <_malloc_r>
 800bbc2:	6028      	str	r0, [r5, #0]
 800bbc4:	6128      	str	r0, [r5, #16]
 800bbc6:	b920      	cbnz	r0, 800bbd2 <_svfiprintf_r+0x2e>
 800bbc8:	230c      	movs	r3, #12
 800bbca:	603b      	str	r3, [r7, #0]
 800bbcc:	f04f 30ff 	mov.w	r0, #4294967295
 800bbd0:	e0d1      	b.n	800bd76 <_svfiprintf_r+0x1d2>
 800bbd2:	2340      	movs	r3, #64	; 0x40
 800bbd4:	616b      	str	r3, [r5, #20]
 800bbd6:	2300      	movs	r3, #0
 800bbd8:	9309      	str	r3, [sp, #36]	; 0x24
 800bbda:	2320      	movs	r3, #32
 800bbdc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bbe0:	f8cd 800c 	str.w	r8, [sp, #12]
 800bbe4:	2330      	movs	r3, #48	; 0x30
 800bbe6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800bd90 <_svfiprintf_r+0x1ec>
 800bbea:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bbee:	f04f 0901 	mov.w	r9, #1
 800bbf2:	4623      	mov	r3, r4
 800bbf4:	469a      	mov	sl, r3
 800bbf6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bbfa:	b10a      	cbz	r2, 800bc00 <_svfiprintf_r+0x5c>
 800bbfc:	2a25      	cmp	r2, #37	; 0x25
 800bbfe:	d1f9      	bne.n	800bbf4 <_svfiprintf_r+0x50>
 800bc00:	ebba 0b04 	subs.w	fp, sl, r4
 800bc04:	d00b      	beq.n	800bc1e <_svfiprintf_r+0x7a>
 800bc06:	465b      	mov	r3, fp
 800bc08:	4622      	mov	r2, r4
 800bc0a:	4629      	mov	r1, r5
 800bc0c:	4638      	mov	r0, r7
 800bc0e:	f7ff ff6d 	bl	800baec <__ssputs_r>
 800bc12:	3001      	adds	r0, #1
 800bc14:	f000 80aa 	beq.w	800bd6c <_svfiprintf_r+0x1c8>
 800bc18:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bc1a:	445a      	add	r2, fp
 800bc1c:	9209      	str	r2, [sp, #36]	; 0x24
 800bc1e:	f89a 3000 	ldrb.w	r3, [sl]
 800bc22:	2b00      	cmp	r3, #0
 800bc24:	f000 80a2 	beq.w	800bd6c <_svfiprintf_r+0x1c8>
 800bc28:	2300      	movs	r3, #0
 800bc2a:	f04f 32ff 	mov.w	r2, #4294967295
 800bc2e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bc32:	f10a 0a01 	add.w	sl, sl, #1
 800bc36:	9304      	str	r3, [sp, #16]
 800bc38:	9307      	str	r3, [sp, #28]
 800bc3a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bc3e:	931a      	str	r3, [sp, #104]	; 0x68
 800bc40:	4654      	mov	r4, sl
 800bc42:	2205      	movs	r2, #5
 800bc44:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bc48:	4851      	ldr	r0, [pc, #324]	; (800bd90 <_svfiprintf_r+0x1ec>)
 800bc4a:	f7f4 fac9 	bl	80001e0 <memchr>
 800bc4e:	9a04      	ldr	r2, [sp, #16]
 800bc50:	b9d8      	cbnz	r0, 800bc8a <_svfiprintf_r+0xe6>
 800bc52:	06d0      	lsls	r0, r2, #27
 800bc54:	bf44      	itt	mi
 800bc56:	2320      	movmi	r3, #32
 800bc58:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bc5c:	0711      	lsls	r1, r2, #28
 800bc5e:	bf44      	itt	mi
 800bc60:	232b      	movmi	r3, #43	; 0x2b
 800bc62:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bc66:	f89a 3000 	ldrb.w	r3, [sl]
 800bc6a:	2b2a      	cmp	r3, #42	; 0x2a
 800bc6c:	d015      	beq.n	800bc9a <_svfiprintf_r+0xf6>
 800bc6e:	9a07      	ldr	r2, [sp, #28]
 800bc70:	4654      	mov	r4, sl
 800bc72:	2000      	movs	r0, #0
 800bc74:	f04f 0c0a 	mov.w	ip, #10
 800bc78:	4621      	mov	r1, r4
 800bc7a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bc7e:	3b30      	subs	r3, #48	; 0x30
 800bc80:	2b09      	cmp	r3, #9
 800bc82:	d94e      	bls.n	800bd22 <_svfiprintf_r+0x17e>
 800bc84:	b1b0      	cbz	r0, 800bcb4 <_svfiprintf_r+0x110>
 800bc86:	9207      	str	r2, [sp, #28]
 800bc88:	e014      	b.n	800bcb4 <_svfiprintf_r+0x110>
 800bc8a:	eba0 0308 	sub.w	r3, r0, r8
 800bc8e:	fa09 f303 	lsl.w	r3, r9, r3
 800bc92:	4313      	orrs	r3, r2
 800bc94:	9304      	str	r3, [sp, #16]
 800bc96:	46a2      	mov	sl, r4
 800bc98:	e7d2      	b.n	800bc40 <_svfiprintf_r+0x9c>
 800bc9a:	9b03      	ldr	r3, [sp, #12]
 800bc9c:	1d19      	adds	r1, r3, #4
 800bc9e:	681b      	ldr	r3, [r3, #0]
 800bca0:	9103      	str	r1, [sp, #12]
 800bca2:	2b00      	cmp	r3, #0
 800bca4:	bfbb      	ittet	lt
 800bca6:	425b      	neglt	r3, r3
 800bca8:	f042 0202 	orrlt.w	r2, r2, #2
 800bcac:	9307      	strge	r3, [sp, #28]
 800bcae:	9307      	strlt	r3, [sp, #28]
 800bcb0:	bfb8      	it	lt
 800bcb2:	9204      	strlt	r2, [sp, #16]
 800bcb4:	7823      	ldrb	r3, [r4, #0]
 800bcb6:	2b2e      	cmp	r3, #46	; 0x2e
 800bcb8:	d10c      	bne.n	800bcd4 <_svfiprintf_r+0x130>
 800bcba:	7863      	ldrb	r3, [r4, #1]
 800bcbc:	2b2a      	cmp	r3, #42	; 0x2a
 800bcbe:	d135      	bne.n	800bd2c <_svfiprintf_r+0x188>
 800bcc0:	9b03      	ldr	r3, [sp, #12]
 800bcc2:	1d1a      	adds	r2, r3, #4
 800bcc4:	681b      	ldr	r3, [r3, #0]
 800bcc6:	9203      	str	r2, [sp, #12]
 800bcc8:	2b00      	cmp	r3, #0
 800bcca:	bfb8      	it	lt
 800bccc:	f04f 33ff 	movlt.w	r3, #4294967295
 800bcd0:	3402      	adds	r4, #2
 800bcd2:	9305      	str	r3, [sp, #20]
 800bcd4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800bda0 <_svfiprintf_r+0x1fc>
 800bcd8:	7821      	ldrb	r1, [r4, #0]
 800bcda:	2203      	movs	r2, #3
 800bcdc:	4650      	mov	r0, sl
 800bcde:	f7f4 fa7f 	bl	80001e0 <memchr>
 800bce2:	b140      	cbz	r0, 800bcf6 <_svfiprintf_r+0x152>
 800bce4:	2340      	movs	r3, #64	; 0x40
 800bce6:	eba0 000a 	sub.w	r0, r0, sl
 800bcea:	fa03 f000 	lsl.w	r0, r3, r0
 800bcee:	9b04      	ldr	r3, [sp, #16]
 800bcf0:	4303      	orrs	r3, r0
 800bcf2:	3401      	adds	r4, #1
 800bcf4:	9304      	str	r3, [sp, #16]
 800bcf6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bcfa:	4826      	ldr	r0, [pc, #152]	; (800bd94 <_svfiprintf_r+0x1f0>)
 800bcfc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bd00:	2206      	movs	r2, #6
 800bd02:	f7f4 fa6d 	bl	80001e0 <memchr>
 800bd06:	2800      	cmp	r0, #0
 800bd08:	d038      	beq.n	800bd7c <_svfiprintf_r+0x1d8>
 800bd0a:	4b23      	ldr	r3, [pc, #140]	; (800bd98 <_svfiprintf_r+0x1f4>)
 800bd0c:	bb1b      	cbnz	r3, 800bd56 <_svfiprintf_r+0x1b2>
 800bd0e:	9b03      	ldr	r3, [sp, #12]
 800bd10:	3307      	adds	r3, #7
 800bd12:	f023 0307 	bic.w	r3, r3, #7
 800bd16:	3308      	adds	r3, #8
 800bd18:	9303      	str	r3, [sp, #12]
 800bd1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bd1c:	4433      	add	r3, r6
 800bd1e:	9309      	str	r3, [sp, #36]	; 0x24
 800bd20:	e767      	b.n	800bbf2 <_svfiprintf_r+0x4e>
 800bd22:	fb0c 3202 	mla	r2, ip, r2, r3
 800bd26:	460c      	mov	r4, r1
 800bd28:	2001      	movs	r0, #1
 800bd2a:	e7a5      	b.n	800bc78 <_svfiprintf_r+0xd4>
 800bd2c:	2300      	movs	r3, #0
 800bd2e:	3401      	adds	r4, #1
 800bd30:	9305      	str	r3, [sp, #20]
 800bd32:	4619      	mov	r1, r3
 800bd34:	f04f 0c0a 	mov.w	ip, #10
 800bd38:	4620      	mov	r0, r4
 800bd3a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bd3e:	3a30      	subs	r2, #48	; 0x30
 800bd40:	2a09      	cmp	r2, #9
 800bd42:	d903      	bls.n	800bd4c <_svfiprintf_r+0x1a8>
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	d0c5      	beq.n	800bcd4 <_svfiprintf_r+0x130>
 800bd48:	9105      	str	r1, [sp, #20]
 800bd4a:	e7c3      	b.n	800bcd4 <_svfiprintf_r+0x130>
 800bd4c:	fb0c 2101 	mla	r1, ip, r1, r2
 800bd50:	4604      	mov	r4, r0
 800bd52:	2301      	movs	r3, #1
 800bd54:	e7f0      	b.n	800bd38 <_svfiprintf_r+0x194>
 800bd56:	ab03      	add	r3, sp, #12
 800bd58:	9300      	str	r3, [sp, #0]
 800bd5a:	462a      	mov	r2, r5
 800bd5c:	4b0f      	ldr	r3, [pc, #60]	; (800bd9c <_svfiprintf_r+0x1f8>)
 800bd5e:	a904      	add	r1, sp, #16
 800bd60:	4638      	mov	r0, r7
 800bd62:	f7fc fa49 	bl	80081f8 <_printf_float>
 800bd66:	1c42      	adds	r2, r0, #1
 800bd68:	4606      	mov	r6, r0
 800bd6a:	d1d6      	bne.n	800bd1a <_svfiprintf_r+0x176>
 800bd6c:	89ab      	ldrh	r3, [r5, #12]
 800bd6e:	065b      	lsls	r3, r3, #25
 800bd70:	f53f af2c 	bmi.w	800bbcc <_svfiprintf_r+0x28>
 800bd74:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bd76:	b01d      	add	sp, #116	; 0x74
 800bd78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd7c:	ab03      	add	r3, sp, #12
 800bd7e:	9300      	str	r3, [sp, #0]
 800bd80:	462a      	mov	r2, r5
 800bd82:	4b06      	ldr	r3, [pc, #24]	; (800bd9c <_svfiprintf_r+0x1f8>)
 800bd84:	a904      	add	r1, sp, #16
 800bd86:	4638      	mov	r0, r7
 800bd88:	f7fc fcda 	bl	8008740 <_printf_i>
 800bd8c:	e7eb      	b.n	800bd66 <_svfiprintf_r+0x1c2>
 800bd8e:	bf00      	nop
 800bd90:	0800cdfc 	.word	0x0800cdfc
 800bd94:	0800ce06 	.word	0x0800ce06
 800bd98:	080081f9 	.word	0x080081f9
 800bd9c:	0800baed 	.word	0x0800baed
 800bda0:	0800ce02 	.word	0x0800ce02
 800bda4:	00000000 	.word	0x00000000

0800bda8 <nan>:
 800bda8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800bdb0 <nan+0x8>
 800bdac:	4770      	bx	lr
 800bdae:	bf00      	nop
 800bdb0:	00000000 	.word	0x00000000
 800bdb4:	7ff80000 	.word	0x7ff80000

0800bdb8 <_sbrk_r>:
 800bdb8:	b538      	push	{r3, r4, r5, lr}
 800bdba:	4d06      	ldr	r5, [pc, #24]	; (800bdd4 <_sbrk_r+0x1c>)
 800bdbc:	2300      	movs	r3, #0
 800bdbe:	4604      	mov	r4, r0
 800bdc0:	4608      	mov	r0, r1
 800bdc2:	602b      	str	r3, [r5, #0]
 800bdc4:	f7f6 f8fe 	bl	8001fc4 <_sbrk>
 800bdc8:	1c43      	adds	r3, r0, #1
 800bdca:	d102      	bne.n	800bdd2 <_sbrk_r+0x1a>
 800bdcc:	682b      	ldr	r3, [r5, #0]
 800bdce:	b103      	cbz	r3, 800bdd2 <_sbrk_r+0x1a>
 800bdd0:	6023      	str	r3, [r4, #0]
 800bdd2:	bd38      	pop	{r3, r4, r5, pc}
 800bdd4:	20000798 	.word	0x20000798

0800bdd8 <strncmp>:
 800bdd8:	b510      	push	{r4, lr}
 800bdda:	b17a      	cbz	r2, 800bdfc <strncmp+0x24>
 800bddc:	4603      	mov	r3, r0
 800bdde:	3901      	subs	r1, #1
 800bde0:	1884      	adds	r4, r0, r2
 800bde2:	f813 0b01 	ldrb.w	r0, [r3], #1
 800bde6:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800bdea:	4290      	cmp	r0, r2
 800bdec:	d101      	bne.n	800bdf2 <strncmp+0x1a>
 800bdee:	42a3      	cmp	r3, r4
 800bdf0:	d101      	bne.n	800bdf6 <strncmp+0x1e>
 800bdf2:	1a80      	subs	r0, r0, r2
 800bdf4:	bd10      	pop	{r4, pc}
 800bdf6:	2800      	cmp	r0, #0
 800bdf8:	d1f3      	bne.n	800bde2 <strncmp+0xa>
 800bdfa:	e7fa      	b.n	800bdf2 <strncmp+0x1a>
 800bdfc:	4610      	mov	r0, r2
 800bdfe:	e7f9      	b.n	800bdf4 <strncmp+0x1c>

0800be00 <__ascii_wctomb>:
 800be00:	b149      	cbz	r1, 800be16 <__ascii_wctomb+0x16>
 800be02:	2aff      	cmp	r2, #255	; 0xff
 800be04:	bf85      	ittet	hi
 800be06:	238a      	movhi	r3, #138	; 0x8a
 800be08:	6003      	strhi	r3, [r0, #0]
 800be0a:	700a      	strbls	r2, [r1, #0]
 800be0c:	f04f 30ff 	movhi.w	r0, #4294967295
 800be10:	bf98      	it	ls
 800be12:	2001      	movls	r0, #1
 800be14:	4770      	bx	lr
 800be16:	4608      	mov	r0, r1
 800be18:	4770      	bx	lr
	...

0800be1c <__assert_func>:
 800be1c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800be1e:	4614      	mov	r4, r2
 800be20:	461a      	mov	r2, r3
 800be22:	4b09      	ldr	r3, [pc, #36]	; (800be48 <__assert_func+0x2c>)
 800be24:	681b      	ldr	r3, [r3, #0]
 800be26:	4605      	mov	r5, r0
 800be28:	68d8      	ldr	r0, [r3, #12]
 800be2a:	b14c      	cbz	r4, 800be40 <__assert_func+0x24>
 800be2c:	4b07      	ldr	r3, [pc, #28]	; (800be4c <__assert_func+0x30>)
 800be2e:	9100      	str	r1, [sp, #0]
 800be30:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800be34:	4906      	ldr	r1, [pc, #24]	; (800be50 <__assert_func+0x34>)
 800be36:	462b      	mov	r3, r5
 800be38:	f000 f80e 	bl	800be58 <fiprintf>
 800be3c:	f000 fa8c 	bl	800c358 <abort>
 800be40:	4b04      	ldr	r3, [pc, #16]	; (800be54 <__assert_func+0x38>)
 800be42:	461c      	mov	r4, r3
 800be44:	e7f3      	b.n	800be2e <__assert_func+0x12>
 800be46:	bf00      	nop
 800be48:	20000074 	.word	0x20000074
 800be4c:	0800ce0d 	.word	0x0800ce0d
 800be50:	0800ce1a 	.word	0x0800ce1a
 800be54:	0800ce48 	.word	0x0800ce48

0800be58 <fiprintf>:
 800be58:	b40e      	push	{r1, r2, r3}
 800be5a:	b503      	push	{r0, r1, lr}
 800be5c:	4601      	mov	r1, r0
 800be5e:	ab03      	add	r3, sp, #12
 800be60:	4805      	ldr	r0, [pc, #20]	; (800be78 <fiprintf+0x20>)
 800be62:	f853 2b04 	ldr.w	r2, [r3], #4
 800be66:	6800      	ldr	r0, [r0, #0]
 800be68:	9301      	str	r3, [sp, #4]
 800be6a:	f000 f885 	bl	800bf78 <_vfiprintf_r>
 800be6e:	b002      	add	sp, #8
 800be70:	f85d eb04 	ldr.w	lr, [sp], #4
 800be74:	b003      	add	sp, #12
 800be76:	4770      	bx	lr
 800be78:	20000074 	.word	0x20000074

0800be7c <memmove>:
 800be7c:	4288      	cmp	r0, r1
 800be7e:	b510      	push	{r4, lr}
 800be80:	eb01 0402 	add.w	r4, r1, r2
 800be84:	d902      	bls.n	800be8c <memmove+0x10>
 800be86:	4284      	cmp	r4, r0
 800be88:	4623      	mov	r3, r4
 800be8a:	d807      	bhi.n	800be9c <memmove+0x20>
 800be8c:	1e43      	subs	r3, r0, #1
 800be8e:	42a1      	cmp	r1, r4
 800be90:	d008      	beq.n	800bea4 <memmove+0x28>
 800be92:	f811 2b01 	ldrb.w	r2, [r1], #1
 800be96:	f803 2f01 	strb.w	r2, [r3, #1]!
 800be9a:	e7f8      	b.n	800be8e <memmove+0x12>
 800be9c:	4402      	add	r2, r0
 800be9e:	4601      	mov	r1, r0
 800bea0:	428a      	cmp	r2, r1
 800bea2:	d100      	bne.n	800bea6 <memmove+0x2a>
 800bea4:	bd10      	pop	{r4, pc}
 800bea6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800beaa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800beae:	e7f7      	b.n	800bea0 <memmove+0x24>

0800beb0 <__malloc_lock>:
 800beb0:	4801      	ldr	r0, [pc, #4]	; (800beb8 <__malloc_lock+0x8>)
 800beb2:	f000 bc11 	b.w	800c6d8 <__retarget_lock_acquire_recursive>
 800beb6:	bf00      	nop
 800beb8:	2000079c 	.word	0x2000079c

0800bebc <__malloc_unlock>:
 800bebc:	4801      	ldr	r0, [pc, #4]	; (800bec4 <__malloc_unlock+0x8>)
 800bebe:	f000 bc0c 	b.w	800c6da <__retarget_lock_release_recursive>
 800bec2:	bf00      	nop
 800bec4:	2000079c 	.word	0x2000079c

0800bec8 <_realloc_r>:
 800bec8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800becc:	4680      	mov	r8, r0
 800bece:	4614      	mov	r4, r2
 800bed0:	460e      	mov	r6, r1
 800bed2:	b921      	cbnz	r1, 800bede <_realloc_r+0x16>
 800bed4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bed8:	4611      	mov	r1, r2
 800beda:	f7ff bd93 	b.w	800ba04 <_malloc_r>
 800bede:	b92a      	cbnz	r2, 800beec <_realloc_r+0x24>
 800bee0:	f7ff fd24 	bl	800b92c <_free_r>
 800bee4:	4625      	mov	r5, r4
 800bee6:	4628      	mov	r0, r5
 800bee8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800beec:	f000 fc5c 	bl	800c7a8 <_malloc_usable_size_r>
 800bef0:	4284      	cmp	r4, r0
 800bef2:	4607      	mov	r7, r0
 800bef4:	d802      	bhi.n	800befc <_realloc_r+0x34>
 800bef6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800befa:	d812      	bhi.n	800bf22 <_realloc_r+0x5a>
 800befc:	4621      	mov	r1, r4
 800befe:	4640      	mov	r0, r8
 800bf00:	f7ff fd80 	bl	800ba04 <_malloc_r>
 800bf04:	4605      	mov	r5, r0
 800bf06:	2800      	cmp	r0, #0
 800bf08:	d0ed      	beq.n	800bee6 <_realloc_r+0x1e>
 800bf0a:	42bc      	cmp	r4, r7
 800bf0c:	4622      	mov	r2, r4
 800bf0e:	4631      	mov	r1, r6
 800bf10:	bf28      	it	cs
 800bf12:	463a      	movcs	r2, r7
 800bf14:	f7ff f824 	bl	800af60 <memcpy>
 800bf18:	4631      	mov	r1, r6
 800bf1a:	4640      	mov	r0, r8
 800bf1c:	f7ff fd06 	bl	800b92c <_free_r>
 800bf20:	e7e1      	b.n	800bee6 <_realloc_r+0x1e>
 800bf22:	4635      	mov	r5, r6
 800bf24:	e7df      	b.n	800bee6 <_realloc_r+0x1e>

0800bf26 <__sfputc_r>:
 800bf26:	6893      	ldr	r3, [r2, #8]
 800bf28:	3b01      	subs	r3, #1
 800bf2a:	2b00      	cmp	r3, #0
 800bf2c:	b410      	push	{r4}
 800bf2e:	6093      	str	r3, [r2, #8]
 800bf30:	da08      	bge.n	800bf44 <__sfputc_r+0x1e>
 800bf32:	6994      	ldr	r4, [r2, #24]
 800bf34:	42a3      	cmp	r3, r4
 800bf36:	db01      	blt.n	800bf3c <__sfputc_r+0x16>
 800bf38:	290a      	cmp	r1, #10
 800bf3a:	d103      	bne.n	800bf44 <__sfputc_r+0x1e>
 800bf3c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bf40:	f000 b94a 	b.w	800c1d8 <__swbuf_r>
 800bf44:	6813      	ldr	r3, [r2, #0]
 800bf46:	1c58      	adds	r0, r3, #1
 800bf48:	6010      	str	r0, [r2, #0]
 800bf4a:	7019      	strb	r1, [r3, #0]
 800bf4c:	4608      	mov	r0, r1
 800bf4e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bf52:	4770      	bx	lr

0800bf54 <__sfputs_r>:
 800bf54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf56:	4606      	mov	r6, r0
 800bf58:	460f      	mov	r7, r1
 800bf5a:	4614      	mov	r4, r2
 800bf5c:	18d5      	adds	r5, r2, r3
 800bf5e:	42ac      	cmp	r4, r5
 800bf60:	d101      	bne.n	800bf66 <__sfputs_r+0x12>
 800bf62:	2000      	movs	r0, #0
 800bf64:	e007      	b.n	800bf76 <__sfputs_r+0x22>
 800bf66:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bf6a:	463a      	mov	r2, r7
 800bf6c:	4630      	mov	r0, r6
 800bf6e:	f7ff ffda 	bl	800bf26 <__sfputc_r>
 800bf72:	1c43      	adds	r3, r0, #1
 800bf74:	d1f3      	bne.n	800bf5e <__sfputs_r+0xa>
 800bf76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800bf78 <_vfiprintf_r>:
 800bf78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf7c:	460d      	mov	r5, r1
 800bf7e:	b09d      	sub	sp, #116	; 0x74
 800bf80:	4614      	mov	r4, r2
 800bf82:	4698      	mov	r8, r3
 800bf84:	4606      	mov	r6, r0
 800bf86:	b118      	cbz	r0, 800bf90 <_vfiprintf_r+0x18>
 800bf88:	6983      	ldr	r3, [r0, #24]
 800bf8a:	b90b      	cbnz	r3, 800bf90 <_vfiprintf_r+0x18>
 800bf8c:	f000 fb06 	bl	800c59c <__sinit>
 800bf90:	4b89      	ldr	r3, [pc, #548]	; (800c1b8 <_vfiprintf_r+0x240>)
 800bf92:	429d      	cmp	r5, r3
 800bf94:	d11b      	bne.n	800bfce <_vfiprintf_r+0x56>
 800bf96:	6875      	ldr	r5, [r6, #4]
 800bf98:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bf9a:	07d9      	lsls	r1, r3, #31
 800bf9c:	d405      	bmi.n	800bfaa <_vfiprintf_r+0x32>
 800bf9e:	89ab      	ldrh	r3, [r5, #12]
 800bfa0:	059a      	lsls	r2, r3, #22
 800bfa2:	d402      	bmi.n	800bfaa <_vfiprintf_r+0x32>
 800bfa4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bfa6:	f000 fb97 	bl	800c6d8 <__retarget_lock_acquire_recursive>
 800bfaa:	89ab      	ldrh	r3, [r5, #12]
 800bfac:	071b      	lsls	r3, r3, #28
 800bfae:	d501      	bpl.n	800bfb4 <_vfiprintf_r+0x3c>
 800bfb0:	692b      	ldr	r3, [r5, #16]
 800bfb2:	b9eb      	cbnz	r3, 800bff0 <_vfiprintf_r+0x78>
 800bfb4:	4629      	mov	r1, r5
 800bfb6:	4630      	mov	r0, r6
 800bfb8:	f000 f960 	bl	800c27c <__swsetup_r>
 800bfbc:	b1c0      	cbz	r0, 800bff0 <_vfiprintf_r+0x78>
 800bfbe:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bfc0:	07dc      	lsls	r4, r3, #31
 800bfc2:	d50e      	bpl.n	800bfe2 <_vfiprintf_r+0x6a>
 800bfc4:	f04f 30ff 	mov.w	r0, #4294967295
 800bfc8:	b01d      	add	sp, #116	; 0x74
 800bfca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bfce:	4b7b      	ldr	r3, [pc, #492]	; (800c1bc <_vfiprintf_r+0x244>)
 800bfd0:	429d      	cmp	r5, r3
 800bfd2:	d101      	bne.n	800bfd8 <_vfiprintf_r+0x60>
 800bfd4:	68b5      	ldr	r5, [r6, #8]
 800bfd6:	e7df      	b.n	800bf98 <_vfiprintf_r+0x20>
 800bfd8:	4b79      	ldr	r3, [pc, #484]	; (800c1c0 <_vfiprintf_r+0x248>)
 800bfda:	429d      	cmp	r5, r3
 800bfdc:	bf08      	it	eq
 800bfde:	68f5      	ldreq	r5, [r6, #12]
 800bfe0:	e7da      	b.n	800bf98 <_vfiprintf_r+0x20>
 800bfe2:	89ab      	ldrh	r3, [r5, #12]
 800bfe4:	0598      	lsls	r0, r3, #22
 800bfe6:	d4ed      	bmi.n	800bfc4 <_vfiprintf_r+0x4c>
 800bfe8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bfea:	f000 fb76 	bl	800c6da <__retarget_lock_release_recursive>
 800bfee:	e7e9      	b.n	800bfc4 <_vfiprintf_r+0x4c>
 800bff0:	2300      	movs	r3, #0
 800bff2:	9309      	str	r3, [sp, #36]	; 0x24
 800bff4:	2320      	movs	r3, #32
 800bff6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bffa:	f8cd 800c 	str.w	r8, [sp, #12]
 800bffe:	2330      	movs	r3, #48	; 0x30
 800c000:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800c1c4 <_vfiprintf_r+0x24c>
 800c004:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c008:	f04f 0901 	mov.w	r9, #1
 800c00c:	4623      	mov	r3, r4
 800c00e:	469a      	mov	sl, r3
 800c010:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c014:	b10a      	cbz	r2, 800c01a <_vfiprintf_r+0xa2>
 800c016:	2a25      	cmp	r2, #37	; 0x25
 800c018:	d1f9      	bne.n	800c00e <_vfiprintf_r+0x96>
 800c01a:	ebba 0b04 	subs.w	fp, sl, r4
 800c01e:	d00b      	beq.n	800c038 <_vfiprintf_r+0xc0>
 800c020:	465b      	mov	r3, fp
 800c022:	4622      	mov	r2, r4
 800c024:	4629      	mov	r1, r5
 800c026:	4630      	mov	r0, r6
 800c028:	f7ff ff94 	bl	800bf54 <__sfputs_r>
 800c02c:	3001      	adds	r0, #1
 800c02e:	f000 80aa 	beq.w	800c186 <_vfiprintf_r+0x20e>
 800c032:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c034:	445a      	add	r2, fp
 800c036:	9209      	str	r2, [sp, #36]	; 0x24
 800c038:	f89a 3000 	ldrb.w	r3, [sl]
 800c03c:	2b00      	cmp	r3, #0
 800c03e:	f000 80a2 	beq.w	800c186 <_vfiprintf_r+0x20e>
 800c042:	2300      	movs	r3, #0
 800c044:	f04f 32ff 	mov.w	r2, #4294967295
 800c048:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c04c:	f10a 0a01 	add.w	sl, sl, #1
 800c050:	9304      	str	r3, [sp, #16]
 800c052:	9307      	str	r3, [sp, #28]
 800c054:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c058:	931a      	str	r3, [sp, #104]	; 0x68
 800c05a:	4654      	mov	r4, sl
 800c05c:	2205      	movs	r2, #5
 800c05e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c062:	4858      	ldr	r0, [pc, #352]	; (800c1c4 <_vfiprintf_r+0x24c>)
 800c064:	f7f4 f8bc 	bl	80001e0 <memchr>
 800c068:	9a04      	ldr	r2, [sp, #16]
 800c06a:	b9d8      	cbnz	r0, 800c0a4 <_vfiprintf_r+0x12c>
 800c06c:	06d1      	lsls	r1, r2, #27
 800c06e:	bf44      	itt	mi
 800c070:	2320      	movmi	r3, #32
 800c072:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c076:	0713      	lsls	r3, r2, #28
 800c078:	bf44      	itt	mi
 800c07a:	232b      	movmi	r3, #43	; 0x2b
 800c07c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c080:	f89a 3000 	ldrb.w	r3, [sl]
 800c084:	2b2a      	cmp	r3, #42	; 0x2a
 800c086:	d015      	beq.n	800c0b4 <_vfiprintf_r+0x13c>
 800c088:	9a07      	ldr	r2, [sp, #28]
 800c08a:	4654      	mov	r4, sl
 800c08c:	2000      	movs	r0, #0
 800c08e:	f04f 0c0a 	mov.w	ip, #10
 800c092:	4621      	mov	r1, r4
 800c094:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c098:	3b30      	subs	r3, #48	; 0x30
 800c09a:	2b09      	cmp	r3, #9
 800c09c:	d94e      	bls.n	800c13c <_vfiprintf_r+0x1c4>
 800c09e:	b1b0      	cbz	r0, 800c0ce <_vfiprintf_r+0x156>
 800c0a0:	9207      	str	r2, [sp, #28]
 800c0a2:	e014      	b.n	800c0ce <_vfiprintf_r+0x156>
 800c0a4:	eba0 0308 	sub.w	r3, r0, r8
 800c0a8:	fa09 f303 	lsl.w	r3, r9, r3
 800c0ac:	4313      	orrs	r3, r2
 800c0ae:	9304      	str	r3, [sp, #16]
 800c0b0:	46a2      	mov	sl, r4
 800c0b2:	e7d2      	b.n	800c05a <_vfiprintf_r+0xe2>
 800c0b4:	9b03      	ldr	r3, [sp, #12]
 800c0b6:	1d19      	adds	r1, r3, #4
 800c0b8:	681b      	ldr	r3, [r3, #0]
 800c0ba:	9103      	str	r1, [sp, #12]
 800c0bc:	2b00      	cmp	r3, #0
 800c0be:	bfbb      	ittet	lt
 800c0c0:	425b      	neglt	r3, r3
 800c0c2:	f042 0202 	orrlt.w	r2, r2, #2
 800c0c6:	9307      	strge	r3, [sp, #28]
 800c0c8:	9307      	strlt	r3, [sp, #28]
 800c0ca:	bfb8      	it	lt
 800c0cc:	9204      	strlt	r2, [sp, #16]
 800c0ce:	7823      	ldrb	r3, [r4, #0]
 800c0d0:	2b2e      	cmp	r3, #46	; 0x2e
 800c0d2:	d10c      	bne.n	800c0ee <_vfiprintf_r+0x176>
 800c0d4:	7863      	ldrb	r3, [r4, #1]
 800c0d6:	2b2a      	cmp	r3, #42	; 0x2a
 800c0d8:	d135      	bne.n	800c146 <_vfiprintf_r+0x1ce>
 800c0da:	9b03      	ldr	r3, [sp, #12]
 800c0dc:	1d1a      	adds	r2, r3, #4
 800c0de:	681b      	ldr	r3, [r3, #0]
 800c0e0:	9203      	str	r2, [sp, #12]
 800c0e2:	2b00      	cmp	r3, #0
 800c0e4:	bfb8      	it	lt
 800c0e6:	f04f 33ff 	movlt.w	r3, #4294967295
 800c0ea:	3402      	adds	r4, #2
 800c0ec:	9305      	str	r3, [sp, #20]
 800c0ee:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800c1d4 <_vfiprintf_r+0x25c>
 800c0f2:	7821      	ldrb	r1, [r4, #0]
 800c0f4:	2203      	movs	r2, #3
 800c0f6:	4650      	mov	r0, sl
 800c0f8:	f7f4 f872 	bl	80001e0 <memchr>
 800c0fc:	b140      	cbz	r0, 800c110 <_vfiprintf_r+0x198>
 800c0fe:	2340      	movs	r3, #64	; 0x40
 800c100:	eba0 000a 	sub.w	r0, r0, sl
 800c104:	fa03 f000 	lsl.w	r0, r3, r0
 800c108:	9b04      	ldr	r3, [sp, #16]
 800c10a:	4303      	orrs	r3, r0
 800c10c:	3401      	adds	r4, #1
 800c10e:	9304      	str	r3, [sp, #16]
 800c110:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c114:	482c      	ldr	r0, [pc, #176]	; (800c1c8 <_vfiprintf_r+0x250>)
 800c116:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c11a:	2206      	movs	r2, #6
 800c11c:	f7f4 f860 	bl	80001e0 <memchr>
 800c120:	2800      	cmp	r0, #0
 800c122:	d03f      	beq.n	800c1a4 <_vfiprintf_r+0x22c>
 800c124:	4b29      	ldr	r3, [pc, #164]	; (800c1cc <_vfiprintf_r+0x254>)
 800c126:	bb1b      	cbnz	r3, 800c170 <_vfiprintf_r+0x1f8>
 800c128:	9b03      	ldr	r3, [sp, #12]
 800c12a:	3307      	adds	r3, #7
 800c12c:	f023 0307 	bic.w	r3, r3, #7
 800c130:	3308      	adds	r3, #8
 800c132:	9303      	str	r3, [sp, #12]
 800c134:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c136:	443b      	add	r3, r7
 800c138:	9309      	str	r3, [sp, #36]	; 0x24
 800c13a:	e767      	b.n	800c00c <_vfiprintf_r+0x94>
 800c13c:	fb0c 3202 	mla	r2, ip, r2, r3
 800c140:	460c      	mov	r4, r1
 800c142:	2001      	movs	r0, #1
 800c144:	e7a5      	b.n	800c092 <_vfiprintf_r+0x11a>
 800c146:	2300      	movs	r3, #0
 800c148:	3401      	adds	r4, #1
 800c14a:	9305      	str	r3, [sp, #20]
 800c14c:	4619      	mov	r1, r3
 800c14e:	f04f 0c0a 	mov.w	ip, #10
 800c152:	4620      	mov	r0, r4
 800c154:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c158:	3a30      	subs	r2, #48	; 0x30
 800c15a:	2a09      	cmp	r2, #9
 800c15c:	d903      	bls.n	800c166 <_vfiprintf_r+0x1ee>
 800c15e:	2b00      	cmp	r3, #0
 800c160:	d0c5      	beq.n	800c0ee <_vfiprintf_r+0x176>
 800c162:	9105      	str	r1, [sp, #20]
 800c164:	e7c3      	b.n	800c0ee <_vfiprintf_r+0x176>
 800c166:	fb0c 2101 	mla	r1, ip, r1, r2
 800c16a:	4604      	mov	r4, r0
 800c16c:	2301      	movs	r3, #1
 800c16e:	e7f0      	b.n	800c152 <_vfiprintf_r+0x1da>
 800c170:	ab03      	add	r3, sp, #12
 800c172:	9300      	str	r3, [sp, #0]
 800c174:	462a      	mov	r2, r5
 800c176:	4b16      	ldr	r3, [pc, #88]	; (800c1d0 <_vfiprintf_r+0x258>)
 800c178:	a904      	add	r1, sp, #16
 800c17a:	4630      	mov	r0, r6
 800c17c:	f7fc f83c 	bl	80081f8 <_printf_float>
 800c180:	4607      	mov	r7, r0
 800c182:	1c78      	adds	r0, r7, #1
 800c184:	d1d6      	bne.n	800c134 <_vfiprintf_r+0x1bc>
 800c186:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c188:	07d9      	lsls	r1, r3, #31
 800c18a:	d405      	bmi.n	800c198 <_vfiprintf_r+0x220>
 800c18c:	89ab      	ldrh	r3, [r5, #12]
 800c18e:	059a      	lsls	r2, r3, #22
 800c190:	d402      	bmi.n	800c198 <_vfiprintf_r+0x220>
 800c192:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c194:	f000 faa1 	bl	800c6da <__retarget_lock_release_recursive>
 800c198:	89ab      	ldrh	r3, [r5, #12]
 800c19a:	065b      	lsls	r3, r3, #25
 800c19c:	f53f af12 	bmi.w	800bfc4 <_vfiprintf_r+0x4c>
 800c1a0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c1a2:	e711      	b.n	800bfc8 <_vfiprintf_r+0x50>
 800c1a4:	ab03      	add	r3, sp, #12
 800c1a6:	9300      	str	r3, [sp, #0]
 800c1a8:	462a      	mov	r2, r5
 800c1aa:	4b09      	ldr	r3, [pc, #36]	; (800c1d0 <_vfiprintf_r+0x258>)
 800c1ac:	a904      	add	r1, sp, #16
 800c1ae:	4630      	mov	r0, r6
 800c1b0:	f7fc fac6 	bl	8008740 <_printf_i>
 800c1b4:	e7e4      	b.n	800c180 <_vfiprintf_r+0x208>
 800c1b6:	bf00      	nop
 800c1b8:	0800ce6c 	.word	0x0800ce6c
 800c1bc:	0800ce8c 	.word	0x0800ce8c
 800c1c0:	0800ce4c 	.word	0x0800ce4c
 800c1c4:	0800cdfc 	.word	0x0800cdfc
 800c1c8:	0800ce06 	.word	0x0800ce06
 800c1cc:	080081f9 	.word	0x080081f9
 800c1d0:	0800bf55 	.word	0x0800bf55
 800c1d4:	0800ce02 	.word	0x0800ce02

0800c1d8 <__swbuf_r>:
 800c1d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c1da:	460e      	mov	r6, r1
 800c1dc:	4614      	mov	r4, r2
 800c1de:	4605      	mov	r5, r0
 800c1e0:	b118      	cbz	r0, 800c1ea <__swbuf_r+0x12>
 800c1e2:	6983      	ldr	r3, [r0, #24]
 800c1e4:	b90b      	cbnz	r3, 800c1ea <__swbuf_r+0x12>
 800c1e6:	f000 f9d9 	bl	800c59c <__sinit>
 800c1ea:	4b21      	ldr	r3, [pc, #132]	; (800c270 <__swbuf_r+0x98>)
 800c1ec:	429c      	cmp	r4, r3
 800c1ee:	d12b      	bne.n	800c248 <__swbuf_r+0x70>
 800c1f0:	686c      	ldr	r4, [r5, #4]
 800c1f2:	69a3      	ldr	r3, [r4, #24]
 800c1f4:	60a3      	str	r3, [r4, #8]
 800c1f6:	89a3      	ldrh	r3, [r4, #12]
 800c1f8:	071a      	lsls	r2, r3, #28
 800c1fa:	d52f      	bpl.n	800c25c <__swbuf_r+0x84>
 800c1fc:	6923      	ldr	r3, [r4, #16]
 800c1fe:	b36b      	cbz	r3, 800c25c <__swbuf_r+0x84>
 800c200:	6923      	ldr	r3, [r4, #16]
 800c202:	6820      	ldr	r0, [r4, #0]
 800c204:	1ac0      	subs	r0, r0, r3
 800c206:	6963      	ldr	r3, [r4, #20]
 800c208:	b2f6      	uxtb	r6, r6
 800c20a:	4283      	cmp	r3, r0
 800c20c:	4637      	mov	r7, r6
 800c20e:	dc04      	bgt.n	800c21a <__swbuf_r+0x42>
 800c210:	4621      	mov	r1, r4
 800c212:	4628      	mov	r0, r5
 800c214:	f000 f92e 	bl	800c474 <_fflush_r>
 800c218:	bb30      	cbnz	r0, 800c268 <__swbuf_r+0x90>
 800c21a:	68a3      	ldr	r3, [r4, #8]
 800c21c:	3b01      	subs	r3, #1
 800c21e:	60a3      	str	r3, [r4, #8]
 800c220:	6823      	ldr	r3, [r4, #0]
 800c222:	1c5a      	adds	r2, r3, #1
 800c224:	6022      	str	r2, [r4, #0]
 800c226:	701e      	strb	r6, [r3, #0]
 800c228:	6963      	ldr	r3, [r4, #20]
 800c22a:	3001      	adds	r0, #1
 800c22c:	4283      	cmp	r3, r0
 800c22e:	d004      	beq.n	800c23a <__swbuf_r+0x62>
 800c230:	89a3      	ldrh	r3, [r4, #12]
 800c232:	07db      	lsls	r3, r3, #31
 800c234:	d506      	bpl.n	800c244 <__swbuf_r+0x6c>
 800c236:	2e0a      	cmp	r6, #10
 800c238:	d104      	bne.n	800c244 <__swbuf_r+0x6c>
 800c23a:	4621      	mov	r1, r4
 800c23c:	4628      	mov	r0, r5
 800c23e:	f000 f919 	bl	800c474 <_fflush_r>
 800c242:	b988      	cbnz	r0, 800c268 <__swbuf_r+0x90>
 800c244:	4638      	mov	r0, r7
 800c246:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c248:	4b0a      	ldr	r3, [pc, #40]	; (800c274 <__swbuf_r+0x9c>)
 800c24a:	429c      	cmp	r4, r3
 800c24c:	d101      	bne.n	800c252 <__swbuf_r+0x7a>
 800c24e:	68ac      	ldr	r4, [r5, #8]
 800c250:	e7cf      	b.n	800c1f2 <__swbuf_r+0x1a>
 800c252:	4b09      	ldr	r3, [pc, #36]	; (800c278 <__swbuf_r+0xa0>)
 800c254:	429c      	cmp	r4, r3
 800c256:	bf08      	it	eq
 800c258:	68ec      	ldreq	r4, [r5, #12]
 800c25a:	e7ca      	b.n	800c1f2 <__swbuf_r+0x1a>
 800c25c:	4621      	mov	r1, r4
 800c25e:	4628      	mov	r0, r5
 800c260:	f000 f80c 	bl	800c27c <__swsetup_r>
 800c264:	2800      	cmp	r0, #0
 800c266:	d0cb      	beq.n	800c200 <__swbuf_r+0x28>
 800c268:	f04f 37ff 	mov.w	r7, #4294967295
 800c26c:	e7ea      	b.n	800c244 <__swbuf_r+0x6c>
 800c26e:	bf00      	nop
 800c270:	0800ce6c 	.word	0x0800ce6c
 800c274:	0800ce8c 	.word	0x0800ce8c
 800c278:	0800ce4c 	.word	0x0800ce4c

0800c27c <__swsetup_r>:
 800c27c:	4b32      	ldr	r3, [pc, #200]	; (800c348 <__swsetup_r+0xcc>)
 800c27e:	b570      	push	{r4, r5, r6, lr}
 800c280:	681d      	ldr	r5, [r3, #0]
 800c282:	4606      	mov	r6, r0
 800c284:	460c      	mov	r4, r1
 800c286:	b125      	cbz	r5, 800c292 <__swsetup_r+0x16>
 800c288:	69ab      	ldr	r3, [r5, #24]
 800c28a:	b913      	cbnz	r3, 800c292 <__swsetup_r+0x16>
 800c28c:	4628      	mov	r0, r5
 800c28e:	f000 f985 	bl	800c59c <__sinit>
 800c292:	4b2e      	ldr	r3, [pc, #184]	; (800c34c <__swsetup_r+0xd0>)
 800c294:	429c      	cmp	r4, r3
 800c296:	d10f      	bne.n	800c2b8 <__swsetup_r+0x3c>
 800c298:	686c      	ldr	r4, [r5, #4]
 800c29a:	89a3      	ldrh	r3, [r4, #12]
 800c29c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c2a0:	0719      	lsls	r1, r3, #28
 800c2a2:	d42c      	bmi.n	800c2fe <__swsetup_r+0x82>
 800c2a4:	06dd      	lsls	r5, r3, #27
 800c2a6:	d411      	bmi.n	800c2cc <__swsetup_r+0x50>
 800c2a8:	2309      	movs	r3, #9
 800c2aa:	6033      	str	r3, [r6, #0]
 800c2ac:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c2b0:	81a3      	strh	r3, [r4, #12]
 800c2b2:	f04f 30ff 	mov.w	r0, #4294967295
 800c2b6:	e03e      	b.n	800c336 <__swsetup_r+0xba>
 800c2b8:	4b25      	ldr	r3, [pc, #148]	; (800c350 <__swsetup_r+0xd4>)
 800c2ba:	429c      	cmp	r4, r3
 800c2bc:	d101      	bne.n	800c2c2 <__swsetup_r+0x46>
 800c2be:	68ac      	ldr	r4, [r5, #8]
 800c2c0:	e7eb      	b.n	800c29a <__swsetup_r+0x1e>
 800c2c2:	4b24      	ldr	r3, [pc, #144]	; (800c354 <__swsetup_r+0xd8>)
 800c2c4:	429c      	cmp	r4, r3
 800c2c6:	bf08      	it	eq
 800c2c8:	68ec      	ldreq	r4, [r5, #12]
 800c2ca:	e7e6      	b.n	800c29a <__swsetup_r+0x1e>
 800c2cc:	0758      	lsls	r0, r3, #29
 800c2ce:	d512      	bpl.n	800c2f6 <__swsetup_r+0x7a>
 800c2d0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c2d2:	b141      	cbz	r1, 800c2e6 <__swsetup_r+0x6a>
 800c2d4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c2d8:	4299      	cmp	r1, r3
 800c2da:	d002      	beq.n	800c2e2 <__swsetup_r+0x66>
 800c2dc:	4630      	mov	r0, r6
 800c2de:	f7ff fb25 	bl	800b92c <_free_r>
 800c2e2:	2300      	movs	r3, #0
 800c2e4:	6363      	str	r3, [r4, #52]	; 0x34
 800c2e6:	89a3      	ldrh	r3, [r4, #12]
 800c2e8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c2ec:	81a3      	strh	r3, [r4, #12]
 800c2ee:	2300      	movs	r3, #0
 800c2f0:	6063      	str	r3, [r4, #4]
 800c2f2:	6923      	ldr	r3, [r4, #16]
 800c2f4:	6023      	str	r3, [r4, #0]
 800c2f6:	89a3      	ldrh	r3, [r4, #12]
 800c2f8:	f043 0308 	orr.w	r3, r3, #8
 800c2fc:	81a3      	strh	r3, [r4, #12]
 800c2fe:	6923      	ldr	r3, [r4, #16]
 800c300:	b94b      	cbnz	r3, 800c316 <__swsetup_r+0x9a>
 800c302:	89a3      	ldrh	r3, [r4, #12]
 800c304:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c308:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c30c:	d003      	beq.n	800c316 <__swsetup_r+0x9a>
 800c30e:	4621      	mov	r1, r4
 800c310:	4630      	mov	r0, r6
 800c312:	f000 fa09 	bl	800c728 <__smakebuf_r>
 800c316:	89a0      	ldrh	r0, [r4, #12]
 800c318:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c31c:	f010 0301 	ands.w	r3, r0, #1
 800c320:	d00a      	beq.n	800c338 <__swsetup_r+0xbc>
 800c322:	2300      	movs	r3, #0
 800c324:	60a3      	str	r3, [r4, #8]
 800c326:	6963      	ldr	r3, [r4, #20]
 800c328:	425b      	negs	r3, r3
 800c32a:	61a3      	str	r3, [r4, #24]
 800c32c:	6923      	ldr	r3, [r4, #16]
 800c32e:	b943      	cbnz	r3, 800c342 <__swsetup_r+0xc6>
 800c330:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c334:	d1ba      	bne.n	800c2ac <__swsetup_r+0x30>
 800c336:	bd70      	pop	{r4, r5, r6, pc}
 800c338:	0781      	lsls	r1, r0, #30
 800c33a:	bf58      	it	pl
 800c33c:	6963      	ldrpl	r3, [r4, #20]
 800c33e:	60a3      	str	r3, [r4, #8]
 800c340:	e7f4      	b.n	800c32c <__swsetup_r+0xb0>
 800c342:	2000      	movs	r0, #0
 800c344:	e7f7      	b.n	800c336 <__swsetup_r+0xba>
 800c346:	bf00      	nop
 800c348:	20000074 	.word	0x20000074
 800c34c:	0800ce6c 	.word	0x0800ce6c
 800c350:	0800ce8c 	.word	0x0800ce8c
 800c354:	0800ce4c 	.word	0x0800ce4c

0800c358 <abort>:
 800c358:	b508      	push	{r3, lr}
 800c35a:	2006      	movs	r0, #6
 800c35c:	f000 fa54 	bl	800c808 <raise>
 800c360:	2001      	movs	r0, #1
 800c362:	f7f5 fdb7 	bl	8001ed4 <_exit>
	...

0800c368 <__sflush_r>:
 800c368:	898a      	ldrh	r2, [r1, #12]
 800c36a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c36e:	4605      	mov	r5, r0
 800c370:	0710      	lsls	r0, r2, #28
 800c372:	460c      	mov	r4, r1
 800c374:	d458      	bmi.n	800c428 <__sflush_r+0xc0>
 800c376:	684b      	ldr	r3, [r1, #4]
 800c378:	2b00      	cmp	r3, #0
 800c37a:	dc05      	bgt.n	800c388 <__sflush_r+0x20>
 800c37c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c37e:	2b00      	cmp	r3, #0
 800c380:	dc02      	bgt.n	800c388 <__sflush_r+0x20>
 800c382:	2000      	movs	r0, #0
 800c384:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c388:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c38a:	2e00      	cmp	r6, #0
 800c38c:	d0f9      	beq.n	800c382 <__sflush_r+0x1a>
 800c38e:	2300      	movs	r3, #0
 800c390:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c394:	682f      	ldr	r7, [r5, #0]
 800c396:	602b      	str	r3, [r5, #0]
 800c398:	d032      	beq.n	800c400 <__sflush_r+0x98>
 800c39a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c39c:	89a3      	ldrh	r3, [r4, #12]
 800c39e:	075a      	lsls	r2, r3, #29
 800c3a0:	d505      	bpl.n	800c3ae <__sflush_r+0x46>
 800c3a2:	6863      	ldr	r3, [r4, #4]
 800c3a4:	1ac0      	subs	r0, r0, r3
 800c3a6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c3a8:	b10b      	cbz	r3, 800c3ae <__sflush_r+0x46>
 800c3aa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c3ac:	1ac0      	subs	r0, r0, r3
 800c3ae:	2300      	movs	r3, #0
 800c3b0:	4602      	mov	r2, r0
 800c3b2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c3b4:	6a21      	ldr	r1, [r4, #32]
 800c3b6:	4628      	mov	r0, r5
 800c3b8:	47b0      	blx	r6
 800c3ba:	1c43      	adds	r3, r0, #1
 800c3bc:	89a3      	ldrh	r3, [r4, #12]
 800c3be:	d106      	bne.n	800c3ce <__sflush_r+0x66>
 800c3c0:	6829      	ldr	r1, [r5, #0]
 800c3c2:	291d      	cmp	r1, #29
 800c3c4:	d82c      	bhi.n	800c420 <__sflush_r+0xb8>
 800c3c6:	4a2a      	ldr	r2, [pc, #168]	; (800c470 <__sflush_r+0x108>)
 800c3c8:	40ca      	lsrs	r2, r1
 800c3ca:	07d6      	lsls	r6, r2, #31
 800c3cc:	d528      	bpl.n	800c420 <__sflush_r+0xb8>
 800c3ce:	2200      	movs	r2, #0
 800c3d0:	6062      	str	r2, [r4, #4]
 800c3d2:	04d9      	lsls	r1, r3, #19
 800c3d4:	6922      	ldr	r2, [r4, #16]
 800c3d6:	6022      	str	r2, [r4, #0]
 800c3d8:	d504      	bpl.n	800c3e4 <__sflush_r+0x7c>
 800c3da:	1c42      	adds	r2, r0, #1
 800c3dc:	d101      	bne.n	800c3e2 <__sflush_r+0x7a>
 800c3de:	682b      	ldr	r3, [r5, #0]
 800c3e0:	b903      	cbnz	r3, 800c3e4 <__sflush_r+0x7c>
 800c3e2:	6560      	str	r0, [r4, #84]	; 0x54
 800c3e4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c3e6:	602f      	str	r7, [r5, #0]
 800c3e8:	2900      	cmp	r1, #0
 800c3ea:	d0ca      	beq.n	800c382 <__sflush_r+0x1a>
 800c3ec:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c3f0:	4299      	cmp	r1, r3
 800c3f2:	d002      	beq.n	800c3fa <__sflush_r+0x92>
 800c3f4:	4628      	mov	r0, r5
 800c3f6:	f7ff fa99 	bl	800b92c <_free_r>
 800c3fa:	2000      	movs	r0, #0
 800c3fc:	6360      	str	r0, [r4, #52]	; 0x34
 800c3fe:	e7c1      	b.n	800c384 <__sflush_r+0x1c>
 800c400:	6a21      	ldr	r1, [r4, #32]
 800c402:	2301      	movs	r3, #1
 800c404:	4628      	mov	r0, r5
 800c406:	47b0      	blx	r6
 800c408:	1c41      	adds	r1, r0, #1
 800c40a:	d1c7      	bne.n	800c39c <__sflush_r+0x34>
 800c40c:	682b      	ldr	r3, [r5, #0]
 800c40e:	2b00      	cmp	r3, #0
 800c410:	d0c4      	beq.n	800c39c <__sflush_r+0x34>
 800c412:	2b1d      	cmp	r3, #29
 800c414:	d001      	beq.n	800c41a <__sflush_r+0xb2>
 800c416:	2b16      	cmp	r3, #22
 800c418:	d101      	bne.n	800c41e <__sflush_r+0xb6>
 800c41a:	602f      	str	r7, [r5, #0]
 800c41c:	e7b1      	b.n	800c382 <__sflush_r+0x1a>
 800c41e:	89a3      	ldrh	r3, [r4, #12]
 800c420:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c424:	81a3      	strh	r3, [r4, #12]
 800c426:	e7ad      	b.n	800c384 <__sflush_r+0x1c>
 800c428:	690f      	ldr	r7, [r1, #16]
 800c42a:	2f00      	cmp	r7, #0
 800c42c:	d0a9      	beq.n	800c382 <__sflush_r+0x1a>
 800c42e:	0793      	lsls	r3, r2, #30
 800c430:	680e      	ldr	r6, [r1, #0]
 800c432:	bf08      	it	eq
 800c434:	694b      	ldreq	r3, [r1, #20]
 800c436:	600f      	str	r7, [r1, #0]
 800c438:	bf18      	it	ne
 800c43a:	2300      	movne	r3, #0
 800c43c:	eba6 0807 	sub.w	r8, r6, r7
 800c440:	608b      	str	r3, [r1, #8]
 800c442:	f1b8 0f00 	cmp.w	r8, #0
 800c446:	dd9c      	ble.n	800c382 <__sflush_r+0x1a>
 800c448:	6a21      	ldr	r1, [r4, #32]
 800c44a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c44c:	4643      	mov	r3, r8
 800c44e:	463a      	mov	r2, r7
 800c450:	4628      	mov	r0, r5
 800c452:	47b0      	blx	r6
 800c454:	2800      	cmp	r0, #0
 800c456:	dc06      	bgt.n	800c466 <__sflush_r+0xfe>
 800c458:	89a3      	ldrh	r3, [r4, #12]
 800c45a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c45e:	81a3      	strh	r3, [r4, #12]
 800c460:	f04f 30ff 	mov.w	r0, #4294967295
 800c464:	e78e      	b.n	800c384 <__sflush_r+0x1c>
 800c466:	4407      	add	r7, r0
 800c468:	eba8 0800 	sub.w	r8, r8, r0
 800c46c:	e7e9      	b.n	800c442 <__sflush_r+0xda>
 800c46e:	bf00      	nop
 800c470:	20400001 	.word	0x20400001

0800c474 <_fflush_r>:
 800c474:	b538      	push	{r3, r4, r5, lr}
 800c476:	690b      	ldr	r3, [r1, #16]
 800c478:	4605      	mov	r5, r0
 800c47a:	460c      	mov	r4, r1
 800c47c:	b913      	cbnz	r3, 800c484 <_fflush_r+0x10>
 800c47e:	2500      	movs	r5, #0
 800c480:	4628      	mov	r0, r5
 800c482:	bd38      	pop	{r3, r4, r5, pc}
 800c484:	b118      	cbz	r0, 800c48e <_fflush_r+0x1a>
 800c486:	6983      	ldr	r3, [r0, #24]
 800c488:	b90b      	cbnz	r3, 800c48e <_fflush_r+0x1a>
 800c48a:	f000 f887 	bl	800c59c <__sinit>
 800c48e:	4b14      	ldr	r3, [pc, #80]	; (800c4e0 <_fflush_r+0x6c>)
 800c490:	429c      	cmp	r4, r3
 800c492:	d11b      	bne.n	800c4cc <_fflush_r+0x58>
 800c494:	686c      	ldr	r4, [r5, #4]
 800c496:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c49a:	2b00      	cmp	r3, #0
 800c49c:	d0ef      	beq.n	800c47e <_fflush_r+0xa>
 800c49e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c4a0:	07d0      	lsls	r0, r2, #31
 800c4a2:	d404      	bmi.n	800c4ae <_fflush_r+0x3a>
 800c4a4:	0599      	lsls	r1, r3, #22
 800c4a6:	d402      	bmi.n	800c4ae <_fflush_r+0x3a>
 800c4a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c4aa:	f000 f915 	bl	800c6d8 <__retarget_lock_acquire_recursive>
 800c4ae:	4628      	mov	r0, r5
 800c4b0:	4621      	mov	r1, r4
 800c4b2:	f7ff ff59 	bl	800c368 <__sflush_r>
 800c4b6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c4b8:	07da      	lsls	r2, r3, #31
 800c4ba:	4605      	mov	r5, r0
 800c4bc:	d4e0      	bmi.n	800c480 <_fflush_r+0xc>
 800c4be:	89a3      	ldrh	r3, [r4, #12]
 800c4c0:	059b      	lsls	r3, r3, #22
 800c4c2:	d4dd      	bmi.n	800c480 <_fflush_r+0xc>
 800c4c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c4c6:	f000 f908 	bl	800c6da <__retarget_lock_release_recursive>
 800c4ca:	e7d9      	b.n	800c480 <_fflush_r+0xc>
 800c4cc:	4b05      	ldr	r3, [pc, #20]	; (800c4e4 <_fflush_r+0x70>)
 800c4ce:	429c      	cmp	r4, r3
 800c4d0:	d101      	bne.n	800c4d6 <_fflush_r+0x62>
 800c4d2:	68ac      	ldr	r4, [r5, #8]
 800c4d4:	e7df      	b.n	800c496 <_fflush_r+0x22>
 800c4d6:	4b04      	ldr	r3, [pc, #16]	; (800c4e8 <_fflush_r+0x74>)
 800c4d8:	429c      	cmp	r4, r3
 800c4da:	bf08      	it	eq
 800c4dc:	68ec      	ldreq	r4, [r5, #12]
 800c4de:	e7da      	b.n	800c496 <_fflush_r+0x22>
 800c4e0:	0800ce6c 	.word	0x0800ce6c
 800c4e4:	0800ce8c 	.word	0x0800ce8c
 800c4e8:	0800ce4c 	.word	0x0800ce4c

0800c4ec <std>:
 800c4ec:	2300      	movs	r3, #0
 800c4ee:	b510      	push	{r4, lr}
 800c4f0:	4604      	mov	r4, r0
 800c4f2:	e9c0 3300 	strd	r3, r3, [r0]
 800c4f6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c4fa:	6083      	str	r3, [r0, #8]
 800c4fc:	8181      	strh	r1, [r0, #12]
 800c4fe:	6643      	str	r3, [r0, #100]	; 0x64
 800c500:	81c2      	strh	r2, [r0, #14]
 800c502:	6183      	str	r3, [r0, #24]
 800c504:	4619      	mov	r1, r3
 800c506:	2208      	movs	r2, #8
 800c508:	305c      	adds	r0, #92	; 0x5c
 800c50a:	f7fb fdcd 	bl	80080a8 <memset>
 800c50e:	4b05      	ldr	r3, [pc, #20]	; (800c524 <std+0x38>)
 800c510:	6263      	str	r3, [r4, #36]	; 0x24
 800c512:	4b05      	ldr	r3, [pc, #20]	; (800c528 <std+0x3c>)
 800c514:	62a3      	str	r3, [r4, #40]	; 0x28
 800c516:	4b05      	ldr	r3, [pc, #20]	; (800c52c <std+0x40>)
 800c518:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c51a:	4b05      	ldr	r3, [pc, #20]	; (800c530 <std+0x44>)
 800c51c:	6224      	str	r4, [r4, #32]
 800c51e:	6323      	str	r3, [r4, #48]	; 0x30
 800c520:	bd10      	pop	{r4, pc}
 800c522:	bf00      	nop
 800c524:	0800c841 	.word	0x0800c841
 800c528:	0800c863 	.word	0x0800c863
 800c52c:	0800c89b 	.word	0x0800c89b
 800c530:	0800c8bf 	.word	0x0800c8bf

0800c534 <_cleanup_r>:
 800c534:	4901      	ldr	r1, [pc, #4]	; (800c53c <_cleanup_r+0x8>)
 800c536:	f000 b8af 	b.w	800c698 <_fwalk_reent>
 800c53a:	bf00      	nop
 800c53c:	0800c475 	.word	0x0800c475

0800c540 <__sfmoreglue>:
 800c540:	b570      	push	{r4, r5, r6, lr}
 800c542:	2268      	movs	r2, #104	; 0x68
 800c544:	1e4d      	subs	r5, r1, #1
 800c546:	4355      	muls	r5, r2
 800c548:	460e      	mov	r6, r1
 800c54a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800c54e:	f7ff fa59 	bl	800ba04 <_malloc_r>
 800c552:	4604      	mov	r4, r0
 800c554:	b140      	cbz	r0, 800c568 <__sfmoreglue+0x28>
 800c556:	2100      	movs	r1, #0
 800c558:	e9c0 1600 	strd	r1, r6, [r0]
 800c55c:	300c      	adds	r0, #12
 800c55e:	60a0      	str	r0, [r4, #8]
 800c560:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800c564:	f7fb fda0 	bl	80080a8 <memset>
 800c568:	4620      	mov	r0, r4
 800c56a:	bd70      	pop	{r4, r5, r6, pc}

0800c56c <__sfp_lock_acquire>:
 800c56c:	4801      	ldr	r0, [pc, #4]	; (800c574 <__sfp_lock_acquire+0x8>)
 800c56e:	f000 b8b3 	b.w	800c6d8 <__retarget_lock_acquire_recursive>
 800c572:	bf00      	nop
 800c574:	2000079d 	.word	0x2000079d

0800c578 <__sfp_lock_release>:
 800c578:	4801      	ldr	r0, [pc, #4]	; (800c580 <__sfp_lock_release+0x8>)
 800c57a:	f000 b8ae 	b.w	800c6da <__retarget_lock_release_recursive>
 800c57e:	bf00      	nop
 800c580:	2000079d 	.word	0x2000079d

0800c584 <__sinit_lock_acquire>:
 800c584:	4801      	ldr	r0, [pc, #4]	; (800c58c <__sinit_lock_acquire+0x8>)
 800c586:	f000 b8a7 	b.w	800c6d8 <__retarget_lock_acquire_recursive>
 800c58a:	bf00      	nop
 800c58c:	2000079e 	.word	0x2000079e

0800c590 <__sinit_lock_release>:
 800c590:	4801      	ldr	r0, [pc, #4]	; (800c598 <__sinit_lock_release+0x8>)
 800c592:	f000 b8a2 	b.w	800c6da <__retarget_lock_release_recursive>
 800c596:	bf00      	nop
 800c598:	2000079e 	.word	0x2000079e

0800c59c <__sinit>:
 800c59c:	b510      	push	{r4, lr}
 800c59e:	4604      	mov	r4, r0
 800c5a0:	f7ff fff0 	bl	800c584 <__sinit_lock_acquire>
 800c5a4:	69a3      	ldr	r3, [r4, #24]
 800c5a6:	b11b      	cbz	r3, 800c5b0 <__sinit+0x14>
 800c5a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c5ac:	f7ff bff0 	b.w	800c590 <__sinit_lock_release>
 800c5b0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800c5b4:	6523      	str	r3, [r4, #80]	; 0x50
 800c5b6:	4b13      	ldr	r3, [pc, #76]	; (800c604 <__sinit+0x68>)
 800c5b8:	4a13      	ldr	r2, [pc, #76]	; (800c608 <__sinit+0x6c>)
 800c5ba:	681b      	ldr	r3, [r3, #0]
 800c5bc:	62a2      	str	r2, [r4, #40]	; 0x28
 800c5be:	42a3      	cmp	r3, r4
 800c5c0:	bf04      	itt	eq
 800c5c2:	2301      	moveq	r3, #1
 800c5c4:	61a3      	streq	r3, [r4, #24]
 800c5c6:	4620      	mov	r0, r4
 800c5c8:	f000 f820 	bl	800c60c <__sfp>
 800c5cc:	6060      	str	r0, [r4, #4]
 800c5ce:	4620      	mov	r0, r4
 800c5d0:	f000 f81c 	bl	800c60c <__sfp>
 800c5d4:	60a0      	str	r0, [r4, #8]
 800c5d6:	4620      	mov	r0, r4
 800c5d8:	f000 f818 	bl	800c60c <__sfp>
 800c5dc:	2200      	movs	r2, #0
 800c5de:	60e0      	str	r0, [r4, #12]
 800c5e0:	2104      	movs	r1, #4
 800c5e2:	6860      	ldr	r0, [r4, #4]
 800c5e4:	f7ff ff82 	bl	800c4ec <std>
 800c5e8:	68a0      	ldr	r0, [r4, #8]
 800c5ea:	2201      	movs	r2, #1
 800c5ec:	2109      	movs	r1, #9
 800c5ee:	f7ff ff7d 	bl	800c4ec <std>
 800c5f2:	68e0      	ldr	r0, [r4, #12]
 800c5f4:	2202      	movs	r2, #2
 800c5f6:	2112      	movs	r1, #18
 800c5f8:	f7ff ff78 	bl	800c4ec <std>
 800c5fc:	2301      	movs	r3, #1
 800c5fe:	61a3      	str	r3, [r4, #24]
 800c600:	e7d2      	b.n	800c5a8 <__sinit+0xc>
 800c602:	bf00      	nop
 800c604:	0800ca04 	.word	0x0800ca04
 800c608:	0800c535 	.word	0x0800c535

0800c60c <__sfp>:
 800c60c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c60e:	4607      	mov	r7, r0
 800c610:	f7ff ffac 	bl	800c56c <__sfp_lock_acquire>
 800c614:	4b1e      	ldr	r3, [pc, #120]	; (800c690 <__sfp+0x84>)
 800c616:	681e      	ldr	r6, [r3, #0]
 800c618:	69b3      	ldr	r3, [r6, #24]
 800c61a:	b913      	cbnz	r3, 800c622 <__sfp+0x16>
 800c61c:	4630      	mov	r0, r6
 800c61e:	f7ff ffbd 	bl	800c59c <__sinit>
 800c622:	3648      	adds	r6, #72	; 0x48
 800c624:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800c628:	3b01      	subs	r3, #1
 800c62a:	d503      	bpl.n	800c634 <__sfp+0x28>
 800c62c:	6833      	ldr	r3, [r6, #0]
 800c62e:	b30b      	cbz	r3, 800c674 <__sfp+0x68>
 800c630:	6836      	ldr	r6, [r6, #0]
 800c632:	e7f7      	b.n	800c624 <__sfp+0x18>
 800c634:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800c638:	b9d5      	cbnz	r5, 800c670 <__sfp+0x64>
 800c63a:	4b16      	ldr	r3, [pc, #88]	; (800c694 <__sfp+0x88>)
 800c63c:	60e3      	str	r3, [r4, #12]
 800c63e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800c642:	6665      	str	r5, [r4, #100]	; 0x64
 800c644:	f000 f847 	bl	800c6d6 <__retarget_lock_init_recursive>
 800c648:	f7ff ff96 	bl	800c578 <__sfp_lock_release>
 800c64c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800c650:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800c654:	6025      	str	r5, [r4, #0]
 800c656:	61a5      	str	r5, [r4, #24]
 800c658:	2208      	movs	r2, #8
 800c65a:	4629      	mov	r1, r5
 800c65c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800c660:	f7fb fd22 	bl	80080a8 <memset>
 800c664:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800c668:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800c66c:	4620      	mov	r0, r4
 800c66e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c670:	3468      	adds	r4, #104	; 0x68
 800c672:	e7d9      	b.n	800c628 <__sfp+0x1c>
 800c674:	2104      	movs	r1, #4
 800c676:	4638      	mov	r0, r7
 800c678:	f7ff ff62 	bl	800c540 <__sfmoreglue>
 800c67c:	4604      	mov	r4, r0
 800c67e:	6030      	str	r0, [r6, #0]
 800c680:	2800      	cmp	r0, #0
 800c682:	d1d5      	bne.n	800c630 <__sfp+0x24>
 800c684:	f7ff ff78 	bl	800c578 <__sfp_lock_release>
 800c688:	230c      	movs	r3, #12
 800c68a:	603b      	str	r3, [r7, #0]
 800c68c:	e7ee      	b.n	800c66c <__sfp+0x60>
 800c68e:	bf00      	nop
 800c690:	0800ca04 	.word	0x0800ca04
 800c694:	ffff0001 	.word	0xffff0001

0800c698 <_fwalk_reent>:
 800c698:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c69c:	4606      	mov	r6, r0
 800c69e:	4688      	mov	r8, r1
 800c6a0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800c6a4:	2700      	movs	r7, #0
 800c6a6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c6aa:	f1b9 0901 	subs.w	r9, r9, #1
 800c6ae:	d505      	bpl.n	800c6bc <_fwalk_reent+0x24>
 800c6b0:	6824      	ldr	r4, [r4, #0]
 800c6b2:	2c00      	cmp	r4, #0
 800c6b4:	d1f7      	bne.n	800c6a6 <_fwalk_reent+0xe>
 800c6b6:	4638      	mov	r0, r7
 800c6b8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c6bc:	89ab      	ldrh	r3, [r5, #12]
 800c6be:	2b01      	cmp	r3, #1
 800c6c0:	d907      	bls.n	800c6d2 <_fwalk_reent+0x3a>
 800c6c2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c6c6:	3301      	adds	r3, #1
 800c6c8:	d003      	beq.n	800c6d2 <_fwalk_reent+0x3a>
 800c6ca:	4629      	mov	r1, r5
 800c6cc:	4630      	mov	r0, r6
 800c6ce:	47c0      	blx	r8
 800c6d0:	4307      	orrs	r7, r0
 800c6d2:	3568      	adds	r5, #104	; 0x68
 800c6d4:	e7e9      	b.n	800c6aa <_fwalk_reent+0x12>

0800c6d6 <__retarget_lock_init_recursive>:
 800c6d6:	4770      	bx	lr

0800c6d8 <__retarget_lock_acquire_recursive>:
 800c6d8:	4770      	bx	lr

0800c6da <__retarget_lock_release_recursive>:
 800c6da:	4770      	bx	lr

0800c6dc <__swhatbuf_r>:
 800c6dc:	b570      	push	{r4, r5, r6, lr}
 800c6de:	460e      	mov	r6, r1
 800c6e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c6e4:	2900      	cmp	r1, #0
 800c6e6:	b096      	sub	sp, #88	; 0x58
 800c6e8:	4614      	mov	r4, r2
 800c6ea:	461d      	mov	r5, r3
 800c6ec:	da08      	bge.n	800c700 <__swhatbuf_r+0x24>
 800c6ee:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800c6f2:	2200      	movs	r2, #0
 800c6f4:	602a      	str	r2, [r5, #0]
 800c6f6:	061a      	lsls	r2, r3, #24
 800c6f8:	d410      	bmi.n	800c71c <__swhatbuf_r+0x40>
 800c6fa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c6fe:	e00e      	b.n	800c71e <__swhatbuf_r+0x42>
 800c700:	466a      	mov	r2, sp
 800c702:	f000 f903 	bl	800c90c <_fstat_r>
 800c706:	2800      	cmp	r0, #0
 800c708:	dbf1      	blt.n	800c6ee <__swhatbuf_r+0x12>
 800c70a:	9a01      	ldr	r2, [sp, #4]
 800c70c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800c710:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800c714:	425a      	negs	r2, r3
 800c716:	415a      	adcs	r2, r3
 800c718:	602a      	str	r2, [r5, #0]
 800c71a:	e7ee      	b.n	800c6fa <__swhatbuf_r+0x1e>
 800c71c:	2340      	movs	r3, #64	; 0x40
 800c71e:	2000      	movs	r0, #0
 800c720:	6023      	str	r3, [r4, #0]
 800c722:	b016      	add	sp, #88	; 0x58
 800c724:	bd70      	pop	{r4, r5, r6, pc}
	...

0800c728 <__smakebuf_r>:
 800c728:	898b      	ldrh	r3, [r1, #12]
 800c72a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c72c:	079d      	lsls	r5, r3, #30
 800c72e:	4606      	mov	r6, r0
 800c730:	460c      	mov	r4, r1
 800c732:	d507      	bpl.n	800c744 <__smakebuf_r+0x1c>
 800c734:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c738:	6023      	str	r3, [r4, #0]
 800c73a:	6123      	str	r3, [r4, #16]
 800c73c:	2301      	movs	r3, #1
 800c73e:	6163      	str	r3, [r4, #20]
 800c740:	b002      	add	sp, #8
 800c742:	bd70      	pop	{r4, r5, r6, pc}
 800c744:	ab01      	add	r3, sp, #4
 800c746:	466a      	mov	r2, sp
 800c748:	f7ff ffc8 	bl	800c6dc <__swhatbuf_r>
 800c74c:	9900      	ldr	r1, [sp, #0]
 800c74e:	4605      	mov	r5, r0
 800c750:	4630      	mov	r0, r6
 800c752:	f7ff f957 	bl	800ba04 <_malloc_r>
 800c756:	b948      	cbnz	r0, 800c76c <__smakebuf_r+0x44>
 800c758:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c75c:	059a      	lsls	r2, r3, #22
 800c75e:	d4ef      	bmi.n	800c740 <__smakebuf_r+0x18>
 800c760:	f023 0303 	bic.w	r3, r3, #3
 800c764:	f043 0302 	orr.w	r3, r3, #2
 800c768:	81a3      	strh	r3, [r4, #12]
 800c76a:	e7e3      	b.n	800c734 <__smakebuf_r+0xc>
 800c76c:	4b0d      	ldr	r3, [pc, #52]	; (800c7a4 <__smakebuf_r+0x7c>)
 800c76e:	62b3      	str	r3, [r6, #40]	; 0x28
 800c770:	89a3      	ldrh	r3, [r4, #12]
 800c772:	6020      	str	r0, [r4, #0]
 800c774:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c778:	81a3      	strh	r3, [r4, #12]
 800c77a:	9b00      	ldr	r3, [sp, #0]
 800c77c:	6163      	str	r3, [r4, #20]
 800c77e:	9b01      	ldr	r3, [sp, #4]
 800c780:	6120      	str	r0, [r4, #16]
 800c782:	b15b      	cbz	r3, 800c79c <__smakebuf_r+0x74>
 800c784:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c788:	4630      	mov	r0, r6
 800c78a:	f000 f8d1 	bl	800c930 <_isatty_r>
 800c78e:	b128      	cbz	r0, 800c79c <__smakebuf_r+0x74>
 800c790:	89a3      	ldrh	r3, [r4, #12]
 800c792:	f023 0303 	bic.w	r3, r3, #3
 800c796:	f043 0301 	orr.w	r3, r3, #1
 800c79a:	81a3      	strh	r3, [r4, #12]
 800c79c:	89a0      	ldrh	r0, [r4, #12]
 800c79e:	4305      	orrs	r5, r0
 800c7a0:	81a5      	strh	r5, [r4, #12]
 800c7a2:	e7cd      	b.n	800c740 <__smakebuf_r+0x18>
 800c7a4:	0800c535 	.word	0x0800c535

0800c7a8 <_malloc_usable_size_r>:
 800c7a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c7ac:	1f18      	subs	r0, r3, #4
 800c7ae:	2b00      	cmp	r3, #0
 800c7b0:	bfbc      	itt	lt
 800c7b2:	580b      	ldrlt	r3, [r1, r0]
 800c7b4:	18c0      	addlt	r0, r0, r3
 800c7b6:	4770      	bx	lr

0800c7b8 <_raise_r>:
 800c7b8:	291f      	cmp	r1, #31
 800c7ba:	b538      	push	{r3, r4, r5, lr}
 800c7bc:	4604      	mov	r4, r0
 800c7be:	460d      	mov	r5, r1
 800c7c0:	d904      	bls.n	800c7cc <_raise_r+0x14>
 800c7c2:	2316      	movs	r3, #22
 800c7c4:	6003      	str	r3, [r0, #0]
 800c7c6:	f04f 30ff 	mov.w	r0, #4294967295
 800c7ca:	bd38      	pop	{r3, r4, r5, pc}
 800c7cc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800c7ce:	b112      	cbz	r2, 800c7d6 <_raise_r+0x1e>
 800c7d0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c7d4:	b94b      	cbnz	r3, 800c7ea <_raise_r+0x32>
 800c7d6:	4620      	mov	r0, r4
 800c7d8:	f000 f830 	bl	800c83c <_getpid_r>
 800c7dc:	462a      	mov	r2, r5
 800c7de:	4601      	mov	r1, r0
 800c7e0:	4620      	mov	r0, r4
 800c7e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c7e6:	f000 b817 	b.w	800c818 <_kill_r>
 800c7ea:	2b01      	cmp	r3, #1
 800c7ec:	d00a      	beq.n	800c804 <_raise_r+0x4c>
 800c7ee:	1c59      	adds	r1, r3, #1
 800c7f0:	d103      	bne.n	800c7fa <_raise_r+0x42>
 800c7f2:	2316      	movs	r3, #22
 800c7f4:	6003      	str	r3, [r0, #0]
 800c7f6:	2001      	movs	r0, #1
 800c7f8:	e7e7      	b.n	800c7ca <_raise_r+0x12>
 800c7fa:	2400      	movs	r4, #0
 800c7fc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c800:	4628      	mov	r0, r5
 800c802:	4798      	blx	r3
 800c804:	2000      	movs	r0, #0
 800c806:	e7e0      	b.n	800c7ca <_raise_r+0x12>

0800c808 <raise>:
 800c808:	4b02      	ldr	r3, [pc, #8]	; (800c814 <raise+0xc>)
 800c80a:	4601      	mov	r1, r0
 800c80c:	6818      	ldr	r0, [r3, #0]
 800c80e:	f7ff bfd3 	b.w	800c7b8 <_raise_r>
 800c812:	bf00      	nop
 800c814:	20000074 	.word	0x20000074

0800c818 <_kill_r>:
 800c818:	b538      	push	{r3, r4, r5, lr}
 800c81a:	4d07      	ldr	r5, [pc, #28]	; (800c838 <_kill_r+0x20>)
 800c81c:	2300      	movs	r3, #0
 800c81e:	4604      	mov	r4, r0
 800c820:	4608      	mov	r0, r1
 800c822:	4611      	mov	r1, r2
 800c824:	602b      	str	r3, [r5, #0]
 800c826:	f7f5 fb45 	bl	8001eb4 <_kill>
 800c82a:	1c43      	adds	r3, r0, #1
 800c82c:	d102      	bne.n	800c834 <_kill_r+0x1c>
 800c82e:	682b      	ldr	r3, [r5, #0]
 800c830:	b103      	cbz	r3, 800c834 <_kill_r+0x1c>
 800c832:	6023      	str	r3, [r4, #0]
 800c834:	bd38      	pop	{r3, r4, r5, pc}
 800c836:	bf00      	nop
 800c838:	20000798 	.word	0x20000798

0800c83c <_getpid_r>:
 800c83c:	f7f5 bb32 	b.w	8001ea4 <_getpid>

0800c840 <__sread>:
 800c840:	b510      	push	{r4, lr}
 800c842:	460c      	mov	r4, r1
 800c844:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c848:	f000 f894 	bl	800c974 <_read_r>
 800c84c:	2800      	cmp	r0, #0
 800c84e:	bfab      	itete	ge
 800c850:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800c852:	89a3      	ldrhlt	r3, [r4, #12]
 800c854:	181b      	addge	r3, r3, r0
 800c856:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800c85a:	bfac      	ite	ge
 800c85c:	6563      	strge	r3, [r4, #84]	; 0x54
 800c85e:	81a3      	strhlt	r3, [r4, #12]
 800c860:	bd10      	pop	{r4, pc}

0800c862 <__swrite>:
 800c862:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c866:	461f      	mov	r7, r3
 800c868:	898b      	ldrh	r3, [r1, #12]
 800c86a:	05db      	lsls	r3, r3, #23
 800c86c:	4605      	mov	r5, r0
 800c86e:	460c      	mov	r4, r1
 800c870:	4616      	mov	r6, r2
 800c872:	d505      	bpl.n	800c880 <__swrite+0x1e>
 800c874:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c878:	2302      	movs	r3, #2
 800c87a:	2200      	movs	r2, #0
 800c87c:	f000 f868 	bl	800c950 <_lseek_r>
 800c880:	89a3      	ldrh	r3, [r4, #12]
 800c882:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c886:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c88a:	81a3      	strh	r3, [r4, #12]
 800c88c:	4632      	mov	r2, r6
 800c88e:	463b      	mov	r3, r7
 800c890:	4628      	mov	r0, r5
 800c892:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c896:	f000 b817 	b.w	800c8c8 <_write_r>

0800c89a <__sseek>:
 800c89a:	b510      	push	{r4, lr}
 800c89c:	460c      	mov	r4, r1
 800c89e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c8a2:	f000 f855 	bl	800c950 <_lseek_r>
 800c8a6:	1c43      	adds	r3, r0, #1
 800c8a8:	89a3      	ldrh	r3, [r4, #12]
 800c8aa:	bf15      	itete	ne
 800c8ac:	6560      	strne	r0, [r4, #84]	; 0x54
 800c8ae:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800c8b2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800c8b6:	81a3      	strheq	r3, [r4, #12]
 800c8b8:	bf18      	it	ne
 800c8ba:	81a3      	strhne	r3, [r4, #12]
 800c8bc:	bd10      	pop	{r4, pc}

0800c8be <__sclose>:
 800c8be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c8c2:	f000 b813 	b.w	800c8ec <_close_r>
	...

0800c8c8 <_write_r>:
 800c8c8:	b538      	push	{r3, r4, r5, lr}
 800c8ca:	4d07      	ldr	r5, [pc, #28]	; (800c8e8 <_write_r+0x20>)
 800c8cc:	4604      	mov	r4, r0
 800c8ce:	4608      	mov	r0, r1
 800c8d0:	4611      	mov	r1, r2
 800c8d2:	2200      	movs	r2, #0
 800c8d4:	602a      	str	r2, [r5, #0]
 800c8d6:	461a      	mov	r2, r3
 800c8d8:	f7f5 fb23 	bl	8001f22 <_write>
 800c8dc:	1c43      	adds	r3, r0, #1
 800c8de:	d102      	bne.n	800c8e6 <_write_r+0x1e>
 800c8e0:	682b      	ldr	r3, [r5, #0]
 800c8e2:	b103      	cbz	r3, 800c8e6 <_write_r+0x1e>
 800c8e4:	6023      	str	r3, [r4, #0]
 800c8e6:	bd38      	pop	{r3, r4, r5, pc}
 800c8e8:	20000798 	.word	0x20000798

0800c8ec <_close_r>:
 800c8ec:	b538      	push	{r3, r4, r5, lr}
 800c8ee:	4d06      	ldr	r5, [pc, #24]	; (800c908 <_close_r+0x1c>)
 800c8f0:	2300      	movs	r3, #0
 800c8f2:	4604      	mov	r4, r0
 800c8f4:	4608      	mov	r0, r1
 800c8f6:	602b      	str	r3, [r5, #0]
 800c8f8:	f7f5 fb2f 	bl	8001f5a <_close>
 800c8fc:	1c43      	adds	r3, r0, #1
 800c8fe:	d102      	bne.n	800c906 <_close_r+0x1a>
 800c900:	682b      	ldr	r3, [r5, #0]
 800c902:	b103      	cbz	r3, 800c906 <_close_r+0x1a>
 800c904:	6023      	str	r3, [r4, #0]
 800c906:	bd38      	pop	{r3, r4, r5, pc}
 800c908:	20000798 	.word	0x20000798

0800c90c <_fstat_r>:
 800c90c:	b538      	push	{r3, r4, r5, lr}
 800c90e:	4d07      	ldr	r5, [pc, #28]	; (800c92c <_fstat_r+0x20>)
 800c910:	2300      	movs	r3, #0
 800c912:	4604      	mov	r4, r0
 800c914:	4608      	mov	r0, r1
 800c916:	4611      	mov	r1, r2
 800c918:	602b      	str	r3, [r5, #0]
 800c91a:	f7f5 fb2a 	bl	8001f72 <_fstat>
 800c91e:	1c43      	adds	r3, r0, #1
 800c920:	d102      	bne.n	800c928 <_fstat_r+0x1c>
 800c922:	682b      	ldr	r3, [r5, #0]
 800c924:	b103      	cbz	r3, 800c928 <_fstat_r+0x1c>
 800c926:	6023      	str	r3, [r4, #0]
 800c928:	bd38      	pop	{r3, r4, r5, pc}
 800c92a:	bf00      	nop
 800c92c:	20000798 	.word	0x20000798

0800c930 <_isatty_r>:
 800c930:	b538      	push	{r3, r4, r5, lr}
 800c932:	4d06      	ldr	r5, [pc, #24]	; (800c94c <_isatty_r+0x1c>)
 800c934:	2300      	movs	r3, #0
 800c936:	4604      	mov	r4, r0
 800c938:	4608      	mov	r0, r1
 800c93a:	602b      	str	r3, [r5, #0]
 800c93c:	f7f5 fb29 	bl	8001f92 <_isatty>
 800c940:	1c43      	adds	r3, r0, #1
 800c942:	d102      	bne.n	800c94a <_isatty_r+0x1a>
 800c944:	682b      	ldr	r3, [r5, #0]
 800c946:	b103      	cbz	r3, 800c94a <_isatty_r+0x1a>
 800c948:	6023      	str	r3, [r4, #0]
 800c94a:	bd38      	pop	{r3, r4, r5, pc}
 800c94c:	20000798 	.word	0x20000798

0800c950 <_lseek_r>:
 800c950:	b538      	push	{r3, r4, r5, lr}
 800c952:	4d07      	ldr	r5, [pc, #28]	; (800c970 <_lseek_r+0x20>)
 800c954:	4604      	mov	r4, r0
 800c956:	4608      	mov	r0, r1
 800c958:	4611      	mov	r1, r2
 800c95a:	2200      	movs	r2, #0
 800c95c:	602a      	str	r2, [r5, #0]
 800c95e:	461a      	mov	r2, r3
 800c960:	f7f5 fb22 	bl	8001fa8 <_lseek>
 800c964:	1c43      	adds	r3, r0, #1
 800c966:	d102      	bne.n	800c96e <_lseek_r+0x1e>
 800c968:	682b      	ldr	r3, [r5, #0]
 800c96a:	b103      	cbz	r3, 800c96e <_lseek_r+0x1e>
 800c96c:	6023      	str	r3, [r4, #0]
 800c96e:	bd38      	pop	{r3, r4, r5, pc}
 800c970:	20000798 	.word	0x20000798

0800c974 <_read_r>:
 800c974:	b538      	push	{r3, r4, r5, lr}
 800c976:	4d07      	ldr	r5, [pc, #28]	; (800c994 <_read_r+0x20>)
 800c978:	4604      	mov	r4, r0
 800c97a:	4608      	mov	r0, r1
 800c97c:	4611      	mov	r1, r2
 800c97e:	2200      	movs	r2, #0
 800c980:	602a      	str	r2, [r5, #0]
 800c982:	461a      	mov	r2, r3
 800c984:	f7f5 fab0 	bl	8001ee8 <_read>
 800c988:	1c43      	adds	r3, r0, #1
 800c98a:	d102      	bne.n	800c992 <_read_r+0x1e>
 800c98c:	682b      	ldr	r3, [r5, #0]
 800c98e:	b103      	cbz	r3, 800c992 <_read_r+0x1e>
 800c990:	6023      	str	r3, [r4, #0]
 800c992:	bd38      	pop	{r3, r4, r5, pc}
 800c994:	20000798 	.word	0x20000798

0800c998 <_init>:
 800c998:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c99a:	bf00      	nop
 800c99c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c99e:	bc08      	pop	{r3}
 800c9a0:	469e      	mov	lr, r3
 800c9a2:	4770      	bx	lr

0800c9a4 <_fini>:
 800c9a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c9a6:	bf00      	nop
 800c9a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c9aa:	bc08      	pop	{r3}
 800c9ac:	469e      	mov	lr, r3
 800c9ae:	4770      	bx	lr
