<stg><name>kernel1</name>


<trans_list>

<trans id="25" from="1" to="2">
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="32" from="2" to="4">
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="33" from="2" to="3">
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="31" from="3" to="2">
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i32]* %array_r) nounwind, !map !7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @kernel1_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
:0  %i = phi i11 [ 0, %0 ], [ %i_1, %2 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %exitcond = icmp eq i11 %i, -1024

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %i_1 = add i11 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond, label %3, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="11">
<![CDATA[
:3  %tmp = zext i11 %i to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %array_addr = getelementptr [1024 x i32]* %array_r, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="array_addr"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="10">
<![CDATA[
:5  %array_load = load i32* %array_addr, align 4

]]></Node>
<StgValue><ssdm name="array_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="15" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="16" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="17" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="10">
<![CDATA[
:5  %array_load = load i32* %array_addr, align 4

]]></Node>
<StgValue><ssdm name="array_load"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_3 = shl i32 %array_load, 2

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_1 = add i32 %array_load, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:8  store i32 %tmp_1, i32* %array_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:9  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_2) nounwind

]]></Node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="24" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="34" name="array_r" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="array_r"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="36" from="_ssdm_op_SpecBitsMap" to="StgValue_5" fromId="35" toId="5">
</dataflow>
<dataflow id="37" from="array_r" to="StgValue_5" fromId="34" toId="5">
</dataflow>
<dataflow id="39" from="_ssdm_op_SpecTopModule" to="StgValue_6" fromId="38" toId="6">
</dataflow>
<dataflow id="41" from="kernel1_str" to="StgValue_6" fromId="40" toId="6">
</dataflow>
<dataflow id="43" from="StgValue_42" to="i" fromId="42" toId="8">
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="44" from="StgValue_7" to="i" fromId="7" toId="8">
</dataflow>
<dataflow id="45" from="i_1" to="i" fromId="10" toId="8">
<BackEdge/>
<condition id="27">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="46" from="StgValue_23" to="i" fromId="23" toId="8">
<BackEdge/>
</dataflow>
<dataflow id="47" from="i" to="exitcond" fromId="8" toId="9">
</dataflow>
<dataflow id="49" from="StgValue_48" to="exitcond" fromId="48" toId="9">
</dataflow>
<dataflow id="50" from="i" to="i_1" fromId="8" toId="10">
</dataflow>
<dataflow id="52" from="StgValue_51" to="i_1" fromId="51" toId="10">
</dataflow>
<dataflow id="53" from="exitcond" to="StgValue_11" fromId="9" toId="11">
</dataflow>
<dataflow id="54" from="i" to="tmp" fromId="8" toId="12">
</dataflow>
<dataflow id="55" from="array_r" to="array_addr" fromId="34" toId="13">
</dataflow>
<dataflow id="57" from="StgValue_56" to="array_addr" fromId="56" toId="13">
</dataflow>
<dataflow id="58" from="tmp" to="array_addr" fromId="12" toId="13">
</dataflow>
<dataflow id="59" from="array_addr" to="array_load" fromId="13" toId="14">
</dataflow>
<dataflow id="61" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="60" toId="15">
</dataflow>
<dataflow id="63" from="StgValue_62" to="empty" fromId="62" toId="15">
</dataflow>
<dataflow id="64" from="StgValue_62" to="empty" fromId="62" toId="15">
</dataflow>
<dataflow id="65" from="StgValue_62" to="empty" fromId="62" toId="15">
</dataflow>
<dataflow id="67" from="_ssdm_op_SpecRegionBegin" to="tmp_2" fromId="66" toId="16">
</dataflow>
<dataflow id="69" from="p_str" to="tmp_2" fromId="68" toId="16">
</dataflow>
<dataflow id="71" from="_ssdm_op_SpecPipeline" to="StgValue_17" fromId="70" toId="17">
</dataflow>
<dataflow id="73" from="StgValue_72" to="StgValue_17" fromId="72" toId="17">
</dataflow>
<dataflow id="75" from="StgValue_74" to="StgValue_17" fromId="74" toId="17">
</dataflow>
<dataflow id="76" from="StgValue_74" to="StgValue_17" fromId="74" toId="17">
</dataflow>
<dataflow id="78" from="StgValue_77" to="StgValue_17" fromId="77" toId="17">
</dataflow>
<dataflow id="80" from="p_str1" to="StgValue_17" fromId="79" toId="17">
</dataflow>
<dataflow id="81" from="array_addr" to="array_load" fromId="13" toId="18">
</dataflow>
<dataflow id="82" from="array_load" to="tmp_3" fromId="18" toId="19">
</dataflow>
<dataflow id="84" from="StgValue_83" to="tmp_3" fromId="83" toId="19">
</dataflow>
<dataflow id="85" from="array_load" to="tmp_1" fromId="18" toId="20">
</dataflow>
<dataflow id="86" from="tmp_3" to="tmp_1" fromId="19" toId="20">
</dataflow>
<dataflow id="87" from="tmp_1" to="StgValue_21" fromId="20" toId="21">
</dataflow>
<dataflow id="88" from="array_addr" to="StgValue_21" fromId="13" toId="21">
</dataflow>
<dataflow id="90" from="_ssdm_op_SpecRegionEnd" to="empty_2" fromId="89" toId="22">
</dataflow>
<dataflow id="91" from="p_str" to="empty_2" fromId="68" toId="22">
</dataflow>
<dataflow id="92" from="tmp_2" to="empty_2" fromId="16" toId="22">
</dataflow>
<dataflow id="93" from="exitcond" to="StgValue_2" fromId="9" toId="2">
</dataflow>
<dataflow id="94" from="exitcond" to="StgValue_3" fromId="9" toId="3">
</dataflow>
</dataflows>


</stg>
