
*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: link_design -top top -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 2154 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/jack/Documents/Git/riscvsoc_final/riscvsoc/board/constraints/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [/home/jack/Documents/Git/riscvsoc_final/riscvsoc/board/constraints/Nexys-4-DDR-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1531.023 ; gain = 342.285 ; free physical = 2348 ; free virtual = 10607
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1604.055 ; gain = 73.031 ; free physical = 2342 ; free virtual = 10601

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1471883f4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 2076.555 ; gain = 472.500 ; free physical = 1937 ; free virtual = 10200

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 4 inverter(s) to 74 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 149b61eb3

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2076.555 ; gain = 0.000 ; free physical = 1944 ; free virtual = 10208
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 12caf133d

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2076.555 ; gain = 0.000 ; free physical = 1944 ; free virtual = 10208
INFO: [Opt 31-389] Phase Constant propagation created 16 cells and removed 16 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: c01a97bf

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2076.555 ; gain = 0.000 ; free physical = 1943 ; free virtual = 10206
INFO: [Opt 31-389] Phase Sweep created 7 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG divider/O_clk_BUFG_inst to drive 2729 load(s) on clock net SYS_CLK
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 15a4ae5a3

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2076.555 ; gain = 0.000 ; free physical = 1943 ; free virtual = 10206
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 11c013183

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2076.555 ; gain = 0.000 ; free physical = 1942 ; free virtual = 10206
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: b61587ad

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2076.555 ; gain = 0.000 ; free physical = 1942 ; free virtual = 10206
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2076.555 ; gain = 0.000 ; free physical = 1942 ; free virtual = 10206
Ending Logic Optimization Task | Checksum: 6db9866a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2076.555 ; gain = 0.000 ; free physical = 1942 ; free virtual = 10206

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.903 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: b671c053

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2434.793 ; gain = 0.000 ; free physical = 1916 ; free virtual = 10180
Ending Power Optimization Task | Checksum: b671c053

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2434.793 ; gain = 358.238 ; free physical = 1924 ; free virtual = 10188

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: b671c053

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2434.793 ; gain = 0.000 ; free physical = 1924 ; free virtual = 10188
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 2434.793 ; gain = 903.770 ; free physical = 1924 ; free virtual = 10188
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2434.793 ; gain = 0.000 ; free physical = 1923 ; free virtual = 10187
INFO: [Common 17-1381] The checkpoint '/home/jack/Documents/Git/riscvsoc_final/riscvsoc/vivado/riscvcpu-vivado/riscvcpu-vivado.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/jack/Documents/Git/riscvsoc_final/riscvsoc/vivado/riscvcpu-vivado/riscvcpu-vivado.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2434.793 ; gain = 0.000 ; free physical = 1900 ; free virtual = 10163
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 570a66d2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2434.793 ; gain = 0.000 ; free physical = 1900 ; free virtual = 10163
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2434.793 ; gain = 0.000 ; free physical = 1901 ; free virtual = 10165

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 162ac60bb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2434.793 ; gain = 0.000 ; free physical = 1890 ; free virtual = 10153

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18bb5ebae

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2434.793 ; gain = 0.000 ; free physical = 1874 ; free virtual = 10139

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18bb5ebae

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2434.793 ; gain = 0.000 ; free physical = 1874 ; free virtual = 10138
Phase 1 Placer Initialization | Checksum: 18bb5ebae

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2434.793 ; gain = 0.000 ; free physical = 1874 ; free virtual = 10138

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1e4278b6c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2442.797 ; gain = 8.004 ; free physical = 1866 ; free virtual = 10130

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2442.797 ; gain = 0.000 ; free physical = 1839 ; free virtual = 10103

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 23f2d36b6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2442.797 ; gain = 8.004 ; free physical = 1839 ; free virtual = 10103
Phase 2 Global Placement | Checksum: 17cc569c2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2442.797 ; gain = 8.004 ; free physical = 1844 ; free virtual = 10107

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17cc569c2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2442.797 ; gain = 8.004 ; free physical = 1844 ; free virtual = 10107

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ee33659c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2442.797 ; gain = 8.004 ; free physical = 1839 ; free virtual = 10103

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 204ac6faf

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2442.797 ; gain = 8.004 ; free physical = 1839 ; free virtual = 10103

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 204ac6faf

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2442.797 ; gain = 8.004 ; free physical = 1839 ; free virtual = 10103

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1b9dbde52

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2442.797 ; gain = 8.004 ; free physical = 1834 ; free virtual = 10098

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 216d37900

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2442.797 ; gain = 8.004 ; free physical = 1834 ; free virtual = 10098

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 216d37900

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2442.797 ; gain = 8.004 ; free physical = 1834 ; free virtual = 10098
Phase 3 Detail Placement | Checksum: 216d37900

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2442.797 ; gain = 8.004 ; free physical = 1834 ; free virtual = 10098

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: e288a3eb

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net reset, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 1 candidate nets, 0 success, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: e288a3eb

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 2442.797 ; gain = 8.004 ; free physical = 1836 ; free virtual = 10100
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.746. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 193671a7b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 2442.797 ; gain = 8.004 ; free physical = 1836 ; free virtual = 10100
Phase 4.1 Post Commit Optimization | Checksum: 193671a7b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 2442.797 ; gain = 8.004 ; free physical = 1836 ; free virtual = 10100

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 193671a7b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 2442.797 ; gain = 8.004 ; free physical = 1836 ; free virtual = 10100

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 193671a7b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 2442.797 ; gain = 8.004 ; free physical = 1837 ; free virtual = 10101

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 182d3f5a3

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 2442.797 ; gain = 8.004 ; free physical = 1837 ; free virtual = 10101
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 182d3f5a3

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 2442.797 ; gain = 8.004 ; free physical = 1837 ; free virtual = 10101
Ending Placer Task | Checksum: c7b5f564

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 2442.797 ; gain = 8.004 ; free physical = 1857 ; free virtual = 10120
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 2442.797 ; gain = 8.004 ; free physical = 1857 ; free virtual = 10120
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2442.797 ; gain = 0.000 ; free physical = 1839 ; free virtual = 10114
INFO: [Common 17-1381] The checkpoint '/home/jack/Documents/Git/riscvsoc_final/riscvsoc/vivado/riscvcpu-vivado/riscvcpu-vivado.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2442.797 ; gain = 0.000 ; free physical = 1839 ; free virtual = 10105
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2442.797 ; gain = 0.000 ; free physical = 1846 ; free virtual = 10113
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2442.797 ; gain = 0.000 ; free physical = 1845 ; free virtual = 10112
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 6dfe6aaa ConstDB: 0 ShapeSum: 59b78aba RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1483d5cd1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2442.797 ; gain = 0.000 ; free physical = 1683 ; free virtual = 9950
Post Restoration Checksum: NetGraph: c4c4c5f5 NumContArr: 837896dc Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1483d5cd1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2442.797 ; gain = 0.000 ; free physical = 1684 ; free virtual = 9950

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1483d5cd1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2442.797 ; gain = 0.000 ; free physical = 1653 ; free virtual = 9918

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1483d5cd1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2442.797 ; gain = 0.000 ; free physical = 1653 ; free virtual = 9918
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 147e6f95e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2442.797 ; gain = 0.000 ; free physical = 1655 ; free virtual = 9922
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.063  | TNS=0.000  | WHS=-0.001 | THS=-0.007 |

Phase 2 Router Initialization | Checksum: 181ed2a0c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 2442.797 ; gain = 0.000 ; free physical = 1654 ; free virtual = 9920

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1f6ae299f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2442.797 ; gain = 0.000 ; free physical = 1649 ; free virtual = 9915

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2162
 Number of Nodes with overlaps = 92
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.804  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: fcaae80d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:20 . Memory (MB): peak = 2442.797 ; gain = 0.000 ; free physical = 1644 ; free virtual = 9911
Phase 4 Rip-up And Reroute | Checksum: fcaae80d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:20 . Memory (MB): peak = 2442.797 ; gain = 0.000 ; free physical = 1644 ; free virtual = 9911

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: fcaae80d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:20 . Memory (MB): peak = 2442.797 ; gain = 0.000 ; free physical = 1644 ; free virtual = 9911

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: fcaae80d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:20 . Memory (MB): peak = 2442.797 ; gain = 0.000 ; free physical = 1644 ; free virtual = 9911
Phase 5 Delay and Skew Optimization | Checksum: fcaae80d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:20 . Memory (MB): peak = 2442.797 ; gain = 0.000 ; free physical = 1644 ; free virtual = 9911

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 14d9a57a2

Time (s): cpu = 00:00:40 ; elapsed = 00:00:20 . Memory (MB): peak = 2442.797 ; gain = 0.000 ; free physical = 1644 ; free virtual = 9910
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.804  | TNS=0.000  | WHS=0.099  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 14d9a57a2

Time (s): cpu = 00:00:40 ; elapsed = 00:00:20 . Memory (MB): peak = 2442.797 ; gain = 0.000 ; free physical = 1644 ; free virtual = 9910
Phase 6 Post Hold Fix | Checksum: 14d9a57a2

Time (s): cpu = 00:00:40 ; elapsed = 00:00:20 . Memory (MB): peak = 2442.797 ; gain = 0.000 ; free physical = 1644 ; free virtual = 9910

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.96936 %
  Global Horizontal Routing Utilization  = 2.27955 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: b0940259

Time (s): cpu = 00:00:40 ; elapsed = 00:00:20 . Memory (MB): peak = 2442.797 ; gain = 0.000 ; free physical = 1644 ; free virtual = 9911

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: b0940259

Time (s): cpu = 00:00:40 ; elapsed = 00:00:20 . Memory (MB): peak = 2442.797 ; gain = 0.000 ; free physical = 1643 ; free virtual = 9910

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: d1c05b20

Time (s): cpu = 00:00:41 ; elapsed = 00:00:21 . Memory (MB): peak = 2442.797 ; gain = 0.000 ; free physical = 1645 ; free virtual = 9911

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.804  | TNS=0.000  | WHS=0.099  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: d1c05b20

Time (s): cpu = 00:00:41 ; elapsed = 00:00:21 . Memory (MB): peak = 2442.797 ; gain = 0.000 ; free physical = 1644 ; free virtual = 9910
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:41 ; elapsed = 00:00:21 . Memory (MB): peak = 2442.797 ; gain = 0.000 ; free physical = 1682 ; free virtual = 9948

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:22 . Memory (MB): peak = 2442.797 ; gain = 0.000 ; free physical = 1682 ; free virtual = 9948
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2442.797 ; gain = 0.000 ; free physical = 1661 ; free virtual = 9942
INFO: [Common 17-1381] The checkpoint '/home/jack/Documents/Git/riscvsoc_final/riscvsoc/vivado/riscvcpu-vivado/riscvcpu-vivado.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/jack/Documents/Git/riscvsoc_final/riscvsoc/vivado/riscvcpu-vivado/riscvcpu-vivado.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/jack/Documents/Git/riscvsoc_final/riscvsoc/vivado/riscvcpu-vivado/riscvcpu-vivado.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
87 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force top.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC PDRC-153] Gated clock check: Net riscv/ctrl/register_control_reg[22]_i_2_n_1 is a gated clock net sourced by a combinational pin riscv/ctrl/register_control_reg[22]_i_2/O, cell riscv/ctrl/register_control_reg[22]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net riscv/decode/O_data_reg[31]_i_2_n_1 is a gated clock net sourced by a combinational pin riscv/decode/O_data_reg[31]_i_2/O, cell riscv/decode/O_data_reg[31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 3 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
Writing bitstream ./top.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
105 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2714.828 ; gain = 231.754 ; free physical = 1637 ; free virtual = 9919
INFO: [Common 17-206] Exiting Vivado at Fri Mar 22 03:33:26 2019...

*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: open_checkpoint top_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1186.723 ; gain = 0.000 ; free physical = 3971 ; free virtual = 12286
INFO: [Netlist 29-17] Analyzing 2154 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.51 . Memory (MB): peak = 1966.723 ; gain = 5.000 ; free physical = 3255 ; free virtual = 11484
Restored from archive | CPU: 0.500000 secs | Memory: 11.203194 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.51 . Memory (MB): peak = 1966.723 ; gain = 5.000 ; free physical = 3255 ; free virtual = 11484
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 1966.723 ; gain = 780.000 ; free physical = 3225 ; free virtual = 11480
Command: write_bitstream -force top.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC PDRC-153] Gated clock check: Net riscv/ctrl/register_control_reg[22]_i_2_n_1 is a gated clock net sourced by a combinational pin riscv/ctrl/register_control_reg[22]_i_2/O, cell riscv/ctrl/register_control_reg[22]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net riscv/decode/O_data_reg[31]_i_2_n_1 is a gated clock net sourced by a combinational pin riscv/decode/O_data_reg[31]_i_2/O, cell riscv/decode/O_data_reg[31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 3 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
Writing bitstream ./top.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2461.531 ; gain = 494.809 ; free physical = 3471 ; free virtual = 11758
INFO: [Common 17-206] Exiting Vivado at Fri Mar 22 03:46:05 2019...
