// Seed: 22456791
`timescale 1ps / 1ps `default_nettype id_9 `timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    input id_3,
    output id_4,
    output wor id_5,
    input id_6,
    output reg id_7,
    input type_16 id_8,
    input id_9,
    input logic id_10
);
  logic id_11 = id_11 !== id_11 - id_11;
  logic id_12 (
      1 + 1'b0,
      id_1,
      id_3
  );
  always @(*) begin
    id_7 <= (id_2);
    if (id_1) id_12 = id_8;
    else begin
      id_5[1&1] <= 1;
    end
  end
endmodule
