<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.9.1" xml:lang="en-US">
  <compounddef id="stm32f1xx__hal__rcc_8h" kind="file" language="C++">
    <compoundname>stm32f1xx_hal_rcc.h</compoundname>
    <includes refid="stm32f1xx__hal__def_8h" local="yes">stm32f1xx_hal_def.h</includes>
    <includes refid="stm32f1xx__hal__rcc__ex_8h" local="yes">stm32f1xx_hal_rcc_ex.h</includes>
    <includedby refid="stm32f1xx__hal__conf_8h" local="yes">Inc/stm32f1xx_hal_conf.h</includedby>
    <incdepgraph>
      <node id="4">
        <label>stddef.h</label>
      </node>
      <node id="1">
        <label>Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h</label>
        <link refid="stm32f1xx__hal__rcc_8h"/>
        <childnode refid="2" relation="include">
        </childnode>
        <childnode refid="5" relation="include">
        </childnode>
      </node>
      <node id="3">
        <label>stm32f1xx.h</label>
        <link refid="stm32f1xx_8h"/>
      </node>
      <node id="5">
        <label>stm32f1xx_hal_rcc_ex.h</label>
        <link refid="stm32f1xx__hal__rcc__ex_8h"/>
        <childnode refid="2" relation="include">
        </childnode>
      </node>
      <node id="2">
        <label>stm32f1xx_hal_def.h</label>
        <link refid="stm32f1xx__hal__def_8h"/>
        <childnode refid="3" relation="include">
        </childnode>
        <childnode refid="4" relation="include">
        </childnode>
      </node>
    </incdepgraph>
    <invincdepgraph>
      <node id="26">
        <label>Inc/usbd_cdc_if.h</label>
        <link refid="usbd__cdc__if_8h"/>
        <childnode refid="27" relation="include">
        </childnode>
        <childnode refid="28" relation="include">
        </childnode>
        <childnode refid="29" relation="include">
        </childnode>
      </node>
      <node id="36">
        <label>Inc/usb_device.h</label>
        <link refid="usb__device_8h"/>
        <childnode refid="27" relation="include">
        </childnode>
        <childnode refid="28" relation="include">
        </childnode>
      </node>
      <node id="40">
        <label>Src/buzzer.c</label>
        <link refid="buzzer_8c"/>
      </node>
      <node id="28">
        <label>Src/usb_device.c</label>
        <link refid="usb__device_8c"/>
      </node>
      <node id="30">
        <label>Middlewares/ST/STM32_USB_Device_Library/Class/CDC/Src/usbd_cdc.c</label>
        <link refid="usbd__cdc_8c"/>
      </node>
      <node id="35">
        <label>Middlewares/ST/STM32_USB_Device_Library/Core/Inc/usbd_def.h</label>
        <link refid="usbd__def_8h"/>
        <childnode refid="36" relation="include">
        </childnode>
        <childnode refid="37" relation="include">
        </childnode>
        <childnode refid="23" relation="include">
        </childnode>
        <childnode refid="38" relation="include">
        </childnode>
        <childnode refid="24" relation="include">
        </childnode>
        <childnode refid="31" relation="include">
        </childnode>
      </node>
      <node id="5">
        <label>Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c</label>
        <link refid="stm32f1xx__hal__cortex_8c"/>
      </node>
      <node id="6">
        <label>Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_dma.c</label>
        <link refid="stm32f1xx__hal__dma_8c"/>
      </node>
      <node id="25">
        <label>Middlewares/ST/STM32_USB_Device_Library/Class/CDC/Inc/usbd_cdc.h</label>
        <link refid="usbd__cdc_8h"/>
        <childnode refid="26" relation="include">
        </childnode>
        <childnode refid="30" relation="include">
        </childnode>
        <childnode refid="28" relation="include">
        </childnode>
        <childnode refid="31" relation="include">
        </childnode>
      </node>
      <node id="20">
        <label>Inc/buzzer.h</label>
        <link refid="buzzer_8h"/>
        <childnode refid="21" relation="include">
        </childnode>
        <childnode refid="40" relation="include">
        </childnode>
      </node>
      <node id="3">
        <label>Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h</label>
        <link refid="stm32f1xx__hal_8h"/>
        <childnode refid="4" relation="include">
        </childnode>
        <childnode refid="5" relation="include">
        </childnode>
        <childnode refid="6" relation="include">
        </childnode>
        <childnode refid="7" relation="include">
        </childnode>
        <childnode refid="8" relation="include">
        </childnode>
        <childnode refid="9" relation="include">
        </childnode>
        <childnode refid="10" relation="include">
        </childnode>
        <childnode refid="11" relation="include">
        </childnode>
        <childnode refid="12" relation="include">
        </childnode>
        <childnode refid="13" relation="include">
        </childnode>
        <childnode refid="14" relation="include">
        </childnode>
        <childnode refid="15" relation="include">
        </childnode>
        <childnode refid="16" relation="include">
        </childnode>
        <childnode refid="17" relation="include">
        </childnode>
        <childnode refid="18" relation="include">
        </childnode>
        <childnode refid="19" relation="include">
        </childnode>
        <childnode refid="20" relation="include">
        </childnode>
        <childnode refid="41" relation="include">
        </childnode>
        <childnode refid="42" relation="include">
        </childnode>
        <childnode refid="44" relation="include">
        </childnode>
        <childnode refid="21" relation="include">
        </childnode>
        <childnode refid="36" relation="include">
        </childnode>
        <childnode refid="22" relation="include">
        </childnode>
        <childnode refid="46" relation="include">
        </childnode>
        <childnode refid="31" relation="include">
        </childnode>
      </node>
      <node id="43">
        <label>Src/hd44780.c</label>
        <link refid="hd44780_8c"/>
      </node>
      <node id="17">
        <label>Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim.c</label>
        <link refid="stm32f1xx__hal__tim_8c"/>
      </node>
      <node id="46">
        <label>Src/stm32f1xx_hal_timebase_tim.c</label>
        <link refid="stm32f1xx__hal__timebase__tim_8c"/>
      </node>
      <node id="21">
        <label>Inc/main.h</label>
        <link refid="main_8h"/>
        <childnode refid="22" relation="include">
        </childnode>
        <childnode refid="27" relation="include">
        </childnode>
        <childnode refid="39" relation="include">
        </childnode>
      </node>
      <node id="4">
        <label>Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal.c</label>
        <link refid="stm32f1xx__hal_8c"/>
      </node>
      <node id="9">
        <label>Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_flash_ex.c</label>
        <link refid="stm32f1xx__hal__flash__ex_8c"/>
      </node>
      <node id="32">
        <label>Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c</label>
        <link refid="usbd__ioreq_8c"/>
      </node>
      <node id="10">
        <label>Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c</label>
        <link refid="stm32f1xx__hal__gpio_8c"/>
      </node>
      <node id="31">
        <label>Src/usbd_conf.c</label>
        <link refid="usbd__conf_8c"/>
      </node>
      <node id="1">
        <label>Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h</label>
        <link refid="stm32f1xx__hal__rcc_8h"/>
        <childnode refid="2" relation="include">
        </childnode>
      </node>
      <node id="37">
        <label>Inc/usbd_desc.h</label>
        <link refid="usbd__desc_8h_source"/>
        <childnode refid="28" relation="include">
        </childnode>
        <childnode refid="34" relation="include">
        </childnode>
      </node>
      <node id="19">
        <label>Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_usb.c</label>
        <link refid="stm32f1xx__ll__usb_8c"/>
      </node>
      <node id="27">
        <label>Src/main.c</label>
        <link refid="main_8c"/>
      </node>
      <node id="29">
        <label>Src/usbd_cdc_if.c</label>
        <link refid="usbd__cdc__if_8c"/>
      </node>
      <node id="23">
        <label>Middlewares/ST/STM32_USB_Device_Library/Core/Inc/usbd_core.h</label>
        <link refid="usbd__core_8h"/>
        <childnode refid="24" relation="include">
        </childnode>
        <childnode refid="33" relation="include">
        </childnode>
        <childnode refid="28" relation="include">
        </childnode>
        <childnode refid="31" relation="include">
        </childnode>
        <childnode refid="34" relation="include">
        </childnode>
      </node>
      <node id="13">
        <label>Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_pcd_ex.c</label>
        <link refid="stm32f1xx__hal__pcd__ex_8c"/>
      </node>
      <node id="44">
        <label>Inc/led.h</label>
        <link refid="led_8h"/>
        <childnode refid="21" relation="include">
        </childnode>
        <childnode refid="45" relation="include">
        </childnode>
      </node>
      <node id="14">
        <label>Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_pwr.c</label>
        <link refid="stm32f1xx__hal__pwr_8c"/>
      </node>
      <node id="15">
        <label>Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c</label>
        <link refid="stm32f1xx__hal__rcc_8c"/>
      </node>
      <node id="8">
        <label>Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_flash.c</label>
        <link refid="stm32f1xx__hal__flash_8c"/>
      </node>
      <node id="39">
        <label>Src/stm32f1xx_it.c</label>
        <link refid="stm32f1xx__it_8c"/>
      </node>
      <node id="34">
        <label>Src/usbd_desc.c</label>
        <link refid="usbd__desc_8c"/>
      </node>
      <node id="18">
        <label>Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim_ex.c</label>
        <link refid="stm32f1xx__hal__tim__ex_8c"/>
      </node>
      <node id="11">
        <label>Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio_ex.c</label>
        <link refid="stm32f1xx__hal__gpio__ex_8c"/>
      </node>
      <node id="42">
        <label>Inc/hd44780.h</label>
        <link refid="hd44780_8h"/>
        <childnode refid="41" relation="include">
        </childnode>
        <childnode refid="43" relation="include">
        </childnode>
      </node>
      <node id="2">
        <label>Inc/stm32f1xx_hal_conf.h</label>
        <link refid="stm32f1xx__hal__conf_8h"/>
        <childnode refid="3" relation="include">
        </childnode>
      </node>
      <node id="45">
        <label>Src/led.c</label>
        <link refid="led_8c"/>
      </node>
      <node id="22">
        <label>Inc/usbd_conf.h</label>
        <link refid="usbd__conf_8h"/>
        <childnode refid="23" relation="include">
        </childnode>
        <childnode refid="35" relation="include">
        </childnode>
        <childnode refid="34" relation="include">
        </childnode>
      </node>
      <node id="33">
        <label>Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_core.c</label>
        <link refid="usbd__core_8c"/>
      </node>
      <node id="38">
        <label>Middlewares/ST/STM32_USB_Device_Library/Core/Inc/usbd_ctlreq.h</label>
        <link refid="usbd__ctlreq_8h_source"/>
        <childnode refid="30" relation="include">
        </childnode>
        <childnode refid="23" relation="include">
        </childnode>
      </node>
      <node id="16">
        <label>Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c</label>
        <link refid="stm32f1xx__hal__rcc__ex_8c"/>
      </node>
      <node id="7">
        <label>Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_exti.c</label>
        <link refid="stm32f1xx__hal__exti_8c"/>
      </node>
      <node id="41">
        <label>Inc/display.h</label>
        <link refid="display_8h"/>
        <childnode refid="21" relation="include">
        </childnode>
        <childnode refid="26" relation="include">
        </childnode>
      </node>
      <node id="24">
        <label>Middlewares/ST/STM32_USB_Device_Library/Core/Inc/usbd_ioreq.h</label>
        <link refid="usbd__ioreq_8h"/>
        <childnode refid="25" relation="include">
        </childnode>
        <childnode refid="23" relation="include">
        </childnode>
        <childnode refid="32" relation="include">
        </childnode>
      </node>
      <node id="12">
        <label>Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_pcd.c</label>
        <link refid="stm32f1xx__hal__pcd_8c"/>
      </node>
    </invincdepgraph>
    <innerclass refid="struct_r_c_c___p_l_l_init_type_def" prot="public">RCC_PLLInitTypeDef</innerclass>
    <innerclass refid="struct_r_c_c___clk_init_type_def" prot="public">RCC_ClkInitTypeDef</innerclass>
      <sectiondef kind="define">
      <memberdef kind="define" id="group___r_c_c___p_l_l___clock___source_1ga09fff12a4e92f4da5980321b7f99b632" prot="public" static="no">
        <name>RCC_PLLSOURCE_HSI_DIV2</name>
        <initializer>0x00000000U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>HSI clock divided by 2 selected as PLL entry clock source </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="95" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="95" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___p_l_l___clock___source_1ga197cea7fe5c2db26fe7fcdb0f99dd4d7" prot="public" static="no">
        <name>RCC_PLLSOURCE_HSE</name>
        <initializer><ref refid="group___peripheral___registers___bits___definition_1gaba4a5dbbd286f07a97f5aa6e6f3f6a57" kindref="member">RCC_CFGR_PLLSRC</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>HSE clock selected as PLL entry clock source </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="96" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="96" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___oscillator___type_1ga5a790362c5d7c4263f0f75a7367dd6b9" prot="public" static="no">
        <name>RCC_OSCILLATORTYPE_NONE</name>
        <initializer>0x00000000U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="105" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="105" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___oscillator___type_1ga28cacd402dec84e548c9e4ba86d4603f" prot="public" static="no">
        <name>RCC_OSCILLATORTYPE_HSE</name>
        <initializer>0x00000001U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="106" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="106" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___oscillator___type_1gaa7ff7cbe9b0c2c511b0d0555e2a32a23" prot="public" static="no">
        <name>RCC_OSCILLATORTYPE_HSI</name>
        <initializer>0x00000002U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="107" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="107" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___oscillator___type_1ga7036aec5659343c695d795e04d9152ba" prot="public" static="no">
        <name>RCC_OSCILLATORTYPE_LSE</name>
        <initializer>0x00000004U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="108" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="108" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___oscillator___type_1ga3b7abb8ce0544cca0aa4550540194ce2" prot="public" static="no">
        <name>RCC_OSCILLATORTYPE_LSI</name>
        <initializer>0x00000008U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="109" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="109" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___h_s_e___config_1ga1616626d23fbce440398578855df6f97" prot="public" static="no">
        <name>RCC_HSE_OFF</name>
        <initializer>0x00000000U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>HSE clock deactivation </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="117" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="117" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___h_s_e___config_1gabc4f70a44776c557af20496b04d9a9db" prot="public" static="no">
        <name>RCC_HSE_ON</name>
        <initializer><ref refid="group___peripheral___registers___bits___definition_1gadb8228c9020595b4cf9995137b8c9a7d" kindref="member">RCC_CR_HSEON</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>HSE clock activation </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="118" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="118" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___h_s_e___config_1ga5ca515db2d5c4d5bdb9ee3d154df2704" prot="public" static="no">
        <name>RCC_HSE_BYPASS</name>
        <initializer>((uint32_t)(<ref refid="group___peripheral___registers___bits___definition_1gaa3288090671af5a959aae4d7f7696d55" kindref="member">RCC_CR_HSEBYP</ref> | <ref refid="group___peripheral___registers___bits___definition_1gadb8228c9020595b4cf9995137b8c9a7d" kindref="member">RCC_CR_HSEON</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>External clock source for HSE clock </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="119" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="119" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___l_s_e___config_1ga6645c27708d0cad1a4ab61d2abb24c77" prot="public" static="no">
        <name>RCC_LSE_OFF</name>
        <initializer>0x00000000U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>LSE clock deactivation </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="127" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="127" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___l_s_e___config_1gac981ea636c2f215e4473901e0912f55a" prot="public" static="no">
        <name>RCC_LSE_ON</name>
        <initializer><ref refid="group___peripheral___registers___bits___definition_1ga00145f8814cb9a5b180d76499d97aead" kindref="member">RCC_BDCR_LSEON</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>LSE clock activation </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="128" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="128" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___l_s_e___config_1gaad580157edbae878edbcc83c5a68e767" prot="public" static="no">
        <name>RCC_LSE_BYPASS</name>
        <initializer>((uint32_t)(<ref refid="group___peripheral___registers___bits___definition_1ga542dffd7f8dc4da5401b54d822a22af0" kindref="member">RCC_BDCR_LSEBYP</ref> | <ref refid="group___peripheral___registers___bits___definition_1ga00145f8814cb9a5b180d76499d97aead" kindref="member">RCC_BDCR_LSEON</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>External clock source for LSE clock </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="129" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="129" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___h_s_i___config_1ga1b34d37d3b51afec0758b3ddc7a7e665" prot="public" static="no">
        <name>RCC_HSI_OFF</name>
        <initializer>0x00000000U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>HSI clock deactivation </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="138" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="138" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___h_s_i___config_1ga0bf09ef9e46d5da25cced7b3122f92f5" prot="public" static="no">
        <name>RCC_HSI_ON</name>
        <initializer><ref refid="group___peripheral___registers___bits___definition_1gaf4fcacf94a97f7d49a70e089b39cf474" kindref="member">RCC_CR_HSION</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>HSI clock activation </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="139" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="139" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___h_s_i___config_1ga03cf582e263fb7e31a7783d8adabd7a0" prot="public" static="no">
        <name>RCC_HSICALIBRATION_DEFAULT</name>
        <initializer>0x10U         /* Default HSI calibration trimming value */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="141" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="141" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___l_s_i___config_1gaa1710927d79a2032f87f039c4a27356a" prot="public" static="no">
        <name>RCC_LSI_OFF</name>
        <initializer>0x00000000U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>LSI clock deactivation </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="150" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="150" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___l_s_i___config_1ga6b364ac3500e60b6bff695ee518c87d6" prot="public" static="no">
        <name>RCC_LSI_ON</name>
        <initializer><ref refid="group___peripheral___registers___bits___definition_1ga803cbf97bda1ebaf9afee2a3c9f0851b" kindref="member">RCC_CSR_LSION</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>LSI clock activation </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="151" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="151" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___p_l_l___config_1gae47a612f8e15c32917ee2181362d88f3" prot="public" static="no">
        <name>RCC_PLL_NONE</name>
        <initializer>0x00000000U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>PLL is not configured </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="160" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="160" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___p_l_l___config_1ga3a8d5c8bcb101c6ca1a574729acfa903" prot="public" static="no">
        <name>RCC_PLL_OFF</name>
        <initializer>0x00000001U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>PLL deactivation </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="161" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="161" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___p_l_l___config_1gaf86dbee130304ba5760818f56d34ec91" prot="public" static="no">
        <name>RCC_PLL_ON</name>
        <initializer>0x00000002U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>PLL activation </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="162" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="162" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___system___clock___type_1ga7e721f5bf3fe925f78dae0356165332e" prot="public" static="no">
        <name>RCC_CLOCKTYPE_SYSCLK</name>
        <initializer>0x00000001U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SYSCLK to configure </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="171" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="171" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___system___clock___type_1gaa5330efbd790632856a2b15851517ef9" prot="public" static="no">
        <name>RCC_CLOCKTYPE_HCLK</name>
        <initializer>0x00000002U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>HCLK to configure </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="172" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="172" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___system___clock___type_1gab00c7b70f0770a616be4b5df45a454c4" prot="public" static="no">
        <name>RCC_CLOCKTYPE_PCLK1</name>
        <initializer>0x00000004U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>PCLK1 to configure </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="173" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="173" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___system___clock___type_1gaef7e78706e597a6551d71f5f9ad60cc0" prot="public" static="no">
        <name>RCC_CLOCKTYPE_PCLK2</name>
        <initializer>0x00000008U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>PCLK2 to configure </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="174" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="174" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___system___clock___source_1gaaeeb699502e7d7a9f1b5d57fcf1f5095" prot="public" static="no">
        <name>RCC_SYSCLKSOURCE_HSI</name>
        <initializer><ref refid="group___peripheral___registers___bits___definition_1gacbac8bae4f0808b3c3a5185aa10081fb" kindref="member">RCC_CFGR_SW_HSI</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>HSI selected as system clock </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="183" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="183" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___system___clock___source_1ga9116d0627e1e7f33c48e1357b9a35a1c" prot="public" static="no">
        <name>RCC_SYSCLKSOURCE_HSE</name>
        <initializer><ref refid="group___peripheral___registers___bits___definition_1gafb563f217242d969f4355d0818fde705" kindref="member">RCC_CFGR_SW_HSE</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>HSE selected as system clock </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="184" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="184" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___system___clock___source_1ga5caf08ac71d7dd7e7b2e3e421606aca7" prot="public" static="no">
        <name>RCC_SYSCLKSOURCE_PLLCLK</name>
        <initializer><ref refid="group___peripheral___registers___bits___definition_1ga87389cacb2eaf53730da13a2a33cd487" kindref="member">RCC_CFGR_SW_PLL</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>PLL selected as system clock </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="185" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="185" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___system___clock___source___status_1ga0d6c2b0b2d59e6591295649853bb2abd" prot="public" static="no">
        <name>RCC_SYSCLKSOURCE_STATUS_HSI</name>
        <initializer><ref refid="group___peripheral___registers___bits___definition_1ga6764639cf221e1ebc0b5448dcaed590a" kindref="member">RCC_CFGR_SWS_HSI</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>HSI used as system clock </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="194" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="194" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___system___clock___source___status_1ga3847769265bf19becf7b976a7e908a64" prot="public" static="no">
        <name>RCC_SYSCLKSOURCE_STATUS_HSE</name>
        <initializer><ref refid="group___peripheral___registers___bits___definition_1gae09a0202f441c1a43e69c62331d50a08" kindref="member">RCC_CFGR_SWS_HSE</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>HSE used as system clock </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="195" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="195" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___system___clock___source___status_1ga4f05019ec09da478d084f44dbaad7d6d" prot="public" static="no">
        <name>RCC_SYSCLKSOURCE_STATUS_PLLCLK</name>
        <initializer><ref refid="group___peripheral___registers___bits___definition_1ga2c67e2279804a83ef24438267d9d4a6c" kindref="member">RCC_CFGR_SWS_PLL</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>PLL used as system clock </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="196" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="196" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_h_b___clock___source_1ga226f5bf675015ea677868132b6b83494" prot="public" static="no">
        <name>RCC_SYSCLK_DIV1</name>
        <initializer><ref refid="group___peripheral___registers___bits___definition_1ga2b7d7f29b09a49c31404fc0d44645c84" kindref="member">RCC_CFGR_HPRE_DIV1</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SYSCLK not divided </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="205" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="205" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_h_b___clock___source_1gac37c0610458a92e3cb32ec81014625c3" prot="public" static="no">
        <name>RCC_SYSCLK_DIV2</name>
        <initializer><ref refid="group___peripheral___registers___bits___definition_1gaa9eeb5e38e53e79b08a4ac438497ebea" kindref="member">RCC_CFGR_HPRE_DIV2</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SYSCLK divided by 2 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="206" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="206" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_h_b___clock___source_1ga6fd3652d6853563cdf388a4386b9d22f" prot="public" static="no">
        <name>RCC_SYSCLK_DIV4</name>
        <initializer><ref refid="group___peripheral___registers___bits___definition_1gaffe860867ae4b1b6d28473ded1546d91" kindref="member">RCC_CFGR_HPRE_DIV4</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SYSCLK divided by 4 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="207" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="207" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_h_b___clock___source_1ga7def31373854ba9c72bb76b1d13e3aad" prot="public" static="no">
        <name>RCC_SYSCLK_DIV8</name>
        <initializer><ref refid="group___peripheral___registers___bits___definition_1gaca71d6b42bdb83b5ff5320578869a058" kindref="member">RCC_CFGR_HPRE_DIV8</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SYSCLK divided by 8 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="208" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="208" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_h_b___clock___source_1ga895462b261e03eade3d0139cc1327a51" prot="public" static="no">
        <name>RCC_SYSCLK_DIV16</name>
        <initializer><ref refid="group___peripheral___registers___bits___definition_1ga3806da4f1afc9e5be0fca001c8c57815" kindref="member">RCC_CFGR_HPRE_DIV16</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SYSCLK divided by 16 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="209" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="209" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_h_b___clock___source_1ga73814b5a7ee000687ec8334637ca5b14" prot="public" static="no">
        <name>RCC_SYSCLK_DIV64</name>
        <initializer><ref refid="group___peripheral___registers___bits___definition_1ga1caeba8dc2b4c0bb11be600e983e3370" kindref="member">RCC_CFGR_HPRE_DIV64</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SYSCLK divided by 64 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="210" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="210" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_h_b___clock___source_1ga43eddf4d4160df30548a714dce102ad8" prot="public" static="no">
        <name>RCC_SYSCLK_DIV128</name>
        <initializer><ref refid="group___peripheral___registers___bits___definition_1ga280da821f0da1bec1f4c0e132ddf8eab" kindref="member">RCC_CFGR_HPRE_DIV128</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SYSCLK divided by 128 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="211" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="211" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_h_b___clock___source_1ga94956d6e9c3a78230bf660b838f987e2" prot="public" static="no">
        <name>RCC_SYSCLK_DIV256</name>
        <initializer><ref refid="group___peripheral___registers___bits___definition_1ga089930cedd5b2cb201e717438f29d25b" kindref="member">RCC_CFGR_HPRE_DIV256</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SYSCLK divided by 256 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="212" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="212" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_h_b___clock___source_1gabe18a9d55c0858bbfe3db657fb64c76d" prot="public" static="no">
        <name>RCC_SYSCLK_DIV512</name>
        <initializer><ref refid="group___peripheral___registers___bits___definition_1gae5088dcbaefc55d4b6693e9b1e595ed0" kindref="member">RCC_CFGR_HPRE_DIV512</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SYSCLK divided by 512 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="213" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="213" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b1___a_p_b2___clock___source_1ga8e3fcdef0e5d77bb61a52420fe1e9fbc" prot="public" static="no">
        <name>RCC_HCLK_DIV1</name>
        <initializer><ref refid="group___peripheral___registers___bits___definition_1gac8f6562bb2ecf65055a2f42cbb48ef11" kindref="member">RCC_CFGR_PPRE1_DIV1</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>HCLK not divided </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="222" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="222" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b1___a_p_b2___clock___source_1ga4d2ebcf280d85e8449a5fb7b994b5169" prot="public" static="no">
        <name>RCC_HCLK_DIV2</name>
        <initializer><ref refid="group___peripheral___registers___bits___definition_1gaf832ad6844c907d9bb37c1536defcb0d" kindref="member">RCC_CFGR_PPRE1_DIV2</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>HCLK divided by 2 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="223" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="223" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b1___a_p_b2___clock___source_1ga85b5f4fd936e22a3f4df5ed756f6e083" prot="public" static="no">
        <name>RCC_HCLK_DIV4</name>
        <initializer><ref refid="group___peripheral___registers___bits___definition_1ga0e340725f46e9462d9b02a079b9fa8ae" kindref="member">RCC_CFGR_PPRE1_DIV4</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>HCLK divided by 4 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="224" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="224" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b1___a_p_b2___clock___source_1gadb18bc60e2c639cb59244bedb54f7bb3" prot="public" static="no">
        <name>RCC_HCLK_DIV8</name>
        <initializer><ref refid="group___peripheral___registers___bits___definition_1ga9ddd6d657837e1971bb86e3bf1c15e72" kindref="member">RCC_CFGR_PPRE1_DIV8</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>HCLK divided by 8 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="225" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="225" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b1___a_p_b2___clock___source_1ga27ac27d48360121bc2dc68b99dc8845d" prot="public" static="no">
        <name>RCC_HCLK_DIV16</name>
        <initializer><ref refid="group___peripheral___registers___bits___definition_1ga5c38ba326bde7c7a18c4f7f2aacf823f" kindref="member">RCC_CFGR_PPRE1_DIV16</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>HCLK divided by 16 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="226" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="226" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___r_t_c___clock___source_1gacce0b2f54d103340d8c3a218e86e295d" prot="public" static="no">
        <name>RCC_RTCCLKSOURCE_NO_CLK</name>
        <initializer>0x00000000U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>No clock </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="235" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="235" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___r_t_c___clock___source_1ga5dca8d63f250a20bd6bc005670d0c150" prot="public" static="no">
        <name>RCC_RTCCLKSOURCE_LSE</name>
        <initializer><ref refid="group___peripheral___registers___bits___definition_1ga07f6cd2e581dabf6d442145603033205" kindref="member">RCC_BDCR_RTCSEL_LSE</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>LSE oscillator clock used as RTC clock </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="236" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="236" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___r_t_c___clock___source_1gab47a1afb8b5eef9f20f4772961d0a5f4" prot="public" static="no">
        <name>RCC_RTCCLKSOURCE_LSI</name>
        <initializer><ref refid="group___peripheral___registers___bits___definition_1ga66773d3ffb98fb0c7a72e39a224f1cfd" kindref="member">RCC_BDCR_RTCSEL_LSI</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>LSI oscillator clock used as RTC clock </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="237" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="237" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___r_t_c___clock___source_1ga7e022374ec3ceffa94e5bb6310c35c83" prot="public" static="no">
        <name>RCC_RTCCLKSOURCE_HSE_DIV128</name>
        <initializer><ref refid="group___peripheral___registers___bits___definition_1gac9db61bfa161573b4225c147d4ea0c3e" kindref="member">RCC_BDCR_RTCSEL_HSE</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>HSE oscillator clock divided by 128 used as RTC clock </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="238" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="238" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___m_c_o___index_1ga152dd1ae9455e528526c4e23a817937b" prot="public" static="no">
        <name>RCC_MCO1</name>
        <initializer>0x00000000U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="247" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="247" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___m_c_o___index_1gad9bc2abe13f0d3e62a5f9aa381927eb3" prot="public" static="no">
        <name>RCC_MCO</name>
        <initializer>RCC_MCO1</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MCO1 to be compliant with other families with 2 MCOs </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="248" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="248" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___m_c_ox___clock___prescaler_1ga438d8c3bead4e1ec5dd5757cb0313d53" prot="public" static="no">
        <name>RCC_MCODIV_1</name>
        <initializer>0x00000000U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="257" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="257" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___interrupt_1ga2b4ef277c1b71f96e0bef4b9a72fca94" prot="public" static="no">
        <name>RCC_IT_LSIRDY</name>
        <initializer>((uint8_t)<ref refid="group___peripheral___registers___bits___definition_1gacb94ccfe6a212f020e732d1dd787a6fb" kindref="member">RCC_CIR_LSIRDYF</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>LSI Ready Interrupt flag </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="266" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="266" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___interrupt_1gad6b6e78a426850f595ef180d292a673d" prot="public" static="no">
        <name>RCC_IT_LSERDY</name>
        <initializer>((uint8_t)<ref refid="group___peripheral___registers___bits___definition_1gabfc100e7ae673dfcec7be79af0d91dfe" kindref="member">RCC_CIR_LSERDYF</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>LSE Ready Interrupt flag </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="267" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="267" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___interrupt_1ga69637e51b71f73f519c8c0a0613d042f" prot="public" static="no">
        <name>RCC_IT_HSIRDY</name>
        <initializer>((uint8_t)<ref refid="group___peripheral___registers___bits___definition_1gad38877547c4cbbb94659d5726f377163" kindref="member">RCC_CIR_HSIRDYF</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>HSI Ready Interrupt flag </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="268" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="268" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___interrupt_1gad13eaede352bca59611e6cae68665866" prot="public" static="no">
        <name>RCC_IT_HSERDY</name>
        <initializer>((uint8_t)<ref refid="group___peripheral___registers___bits___definition_1ga11ea196450aac9ac35e283a66afc3da6" kindref="member">RCC_CIR_HSERDYF</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>HSE Ready Interrupt flag </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="269" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="269" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___interrupt_1ga68d48e7811fb58f2649dce6cf0d823d9" prot="public" static="no">
        <name>RCC_IT_PLLRDY</name>
        <initializer>((uint8_t)<ref refid="group___peripheral___registers___bits___definition_1ga0f007895a17e668f22f7b8b24ca90aec" kindref="member">RCC_CIR_PLLRDYF</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>PLL Ready Interrupt flag </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="270" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="270" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___interrupt_1ga9bb34a4912d2084dc1c0834eb53aa7a3" prot="public" static="no">
        <name>RCC_IT_CSS</name>
        <initializer>((uint8_t)<ref refid="group___peripheral___registers___bits___definition_1gad66b719e4061294de35af58cc27aba7f" kindref="member">RCC_CIR_CSSF</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Clock Security System Interrupt flag </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="271" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="271" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___flag_1ga827d986723e7ce652fa733bb8184d216" prot="public" static="no">
        <name>RCC_FLAG_HSIRDY</name>
        <initializer>((uint8_t)((CR_REG_INDEX &lt;&lt; 5U) | RCC_CR_HSIRDY_Pos))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Internal High Speed clock ready flag </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="286" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="286" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___flag_1ga173edf47bec93cf269a0e8d0fec9997c" prot="public" static="no">
        <name>RCC_FLAG_HSERDY</name>
        <initializer>((uint8_t)((CR_REG_INDEX &lt;&lt; 5U) | RCC_CR_HSERDY_Pos))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>External High Speed clock ready flag </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="287" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="287" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___flag_1gaf82d8afb18d9df75db1d6c08b9c50046" prot="public" static="no">
        <name>RCC_FLAG_PLLRDY</name>
        <initializer>((uint8_t)((CR_REG_INDEX &lt;&lt; 5U) | RCC_CR_PLLRDY_Pos))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>PLL clock ready flag </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="288" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="288" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___flag_1ga8c5e4992314d347597621bfe7ab10d72" prot="public" static="no">
        <name>RCC_FLAG_LSIRDY</name>
        <initializer>((uint8_t)((CSR_REG_INDEX &lt;&lt; 5U) | RCC_CSR_LSIRDY_Pos))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Internal Low Speed oscillator Ready </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="291" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="291" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___flag_1gabfc3ab5d4a8a94ec1c9f38794ce37ad6" prot="public" static="no">
        <name>RCC_FLAG_PINRST</name>
        <initializer>((uint8_t)((CSR_REG_INDEX &lt;&lt; 5U) | RCC_CSR_PINRSTF_Pos))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>PIN reset flag </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="292" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="292" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___flag_1ga39ad309070f416720207eece5da7dc2c" prot="public" static="no">
        <name>RCC_FLAG_PORRST</name>
        <initializer>((uint8_t)((CSR_REG_INDEX &lt;&lt; 5U) | RCC_CSR_PORRSTF_Pos))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>POR/PDR reset flag </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="293" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="293" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___flag_1gaf7852615e9b19f0b2dbc8d08c7594b52" prot="public" static="no">
        <name>RCC_FLAG_SFTRST</name>
        <initializer>((uint8_t)((CSR_REG_INDEX &lt;&lt; 5U) | RCC_CSR_SFTRSTF_Pos))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Software Reset flag </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="294" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="294" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___flag_1gaac46bac8a97cf16635ff7ffc1e6c657f" prot="public" static="no">
        <name>RCC_FLAG_IWDGRST</name>
        <initializer>((uint8_t)((CSR_REG_INDEX &lt;&lt; 5U) | RCC_CSR_IWDGRSTF_Pos))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Independent Watchdog reset flag </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="295" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="295" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___flag_1gaa80b60b2d497ccd7b7de1075009999a7" prot="public" static="no">
        <name>RCC_FLAG_WWDGRST</name>
        <initializer>((uint8_t)((CSR_REG_INDEX &lt;&lt; 5U) | RCC_CSR_WWDGRSTF_Pos))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Window watchdog reset flag </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="296" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="296" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___flag_1ga67049531354aed7546971163d02c9920" prot="public" static="no">
        <name>RCC_FLAG_LPWRRST</name>
        <initializer>((uint8_t)((CSR_REG_INDEX &lt;&lt; 5U) | RCC_CSR_LPWRRSTF_Pos))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Low-Power reset flag </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="297" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="297" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___flag_1gac9fb963db446c16e46a18908f7fe1927" prot="public" static="no">
        <name>RCC_FLAG_LSERDY</name>
        <initializer>((uint8_t)((BDCR_REG_INDEX &lt;&lt; 5U) | RCC_BDCR_LSERDY_Pos))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>External Low Speed oscillator Ready </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="300" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="300" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___peripheral___clock___enable___disable_1ga49fc2c82ba0753e462ea8eb91c634a98" prot="public" static="no">
        <name>__HAL_RCC_DMA1_CLK_ENABLE</name>
        <param></param>
        <initializer>                                        do { \
                                        <ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t tmpreg; \
                                        SET_BIT(RCC-&gt;AHBENR, <ref refid="group___peripheral___registers___bits___definition_1gac8c3053f1ce37c9f643f0e31471927ea" kindref="member">RCC_AHBENR_DMA1EN</ref>);\
                                        /* Delay after an RCC peripheral clock enabling */\
                                        tmpreg = READ_BIT(RCC-&gt;AHBENR, <ref refid="group___peripheral___registers___bits___definition_1gac8c3053f1ce37c9f643f0e31471927ea" kindref="member">RCC_AHBENR_DMA1EN</ref>);\
                                        UNUSED(tmpreg); \
                                      } while(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="323" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="323" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___peripheral___clock___enable___disable_1ga93ba92ddc3fa1efc4d840a19795b6888" prot="public" static="no">
        <name>__HAL_RCC_SRAM_CLK_ENABLE</name>
        <param></param>
        <initializer>                                        do { \
                                        <ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t tmpreg; \
                                        SET_BIT(RCC-&gt;AHBENR, <ref refid="group___peripheral___registers___bits___definition_1ga295a704767cb94ee624cbc4dd4c4cd9a" kindref="member">RCC_AHBENR_SRAMEN</ref>);\
                                        /* Delay after an RCC peripheral clock enabling */\
                                        tmpreg = READ_BIT(RCC-&gt;AHBENR, <ref refid="group___peripheral___registers___bits___definition_1ga295a704767cb94ee624cbc4dd4c4cd9a" kindref="member">RCC_AHBENR_SRAMEN</ref>);\
                                        UNUSED(tmpreg); \
                                      } while(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="331" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="331" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___peripheral___clock___enable___disable_1ga17a2870f308b7ccc5aba84d963484bac" prot="public" static="no">
        <name>__HAL_RCC_FLITF_CLK_ENABLE</name>
        <param></param>
        <initializer>                                        do { \
                                        <ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t tmpreg; \
                                        SET_BIT(RCC-&gt;AHBENR, <ref refid="group___peripheral___registers___bits___definition_1ga67a12de126652d191a1bc2c114c3395a" kindref="member">RCC_AHBENR_FLITFEN</ref>);\
                                        /* Delay after an RCC peripheral clock enabling */\
                                        tmpreg = READ_BIT(RCC-&gt;AHBENR, <ref refid="group___peripheral___registers___bits___definition_1ga67a12de126652d191a1bc2c114c3395a" kindref="member">RCC_AHBENR_FLITFEN</ref>);\
                                        UNUSED(tmpreg); \
                                      } while(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="339" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="339" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___peripheral___clock___enable___disable_1ga5222bac3ebfec517c93055ae065303da" prot="public" static="no">
        <name>__HAL_RCC_CRC_CLK_ENABLE</name>
        <param></param>
        <initializer>                                        do { \
                                        <ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t tmpreg; \
                                        SET_BIT(RCC-&gt;AHBENR, <ref refid="group___peripheral___registers___bits___definition_1gade3ee302bf659a2bfbf75e1a00630242" kindref="member">RCC_AHBENR_CRCEN</ref>);\
                                        /* Delay after an RCC peripheral clock enabling */\
                                        tmpreg = READ_BIT(RCC-&gt;AHBENR, <ref refid="group___peripheral___registers___bits___definition_1gade3ee302bf659a2bfbf75e1a00630242" kindref="member">RCC_AHBENR_CRCEN</ref>);\
                                        UNUSED(tmpreg); \
                                      } while(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="347" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="347" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___peripheral___clock___enable___disable_1ga569dc8b9e178a8afab2664fdf87f46c5" prot="public" static="no">
        <name>__HAL_RCC_DMA1_CLK_DISABLE</name>
        <param></param>
        <initializer>(RCC-&gt;AHBENR &amp;= ~(<ref refid="group___peripheral___registers___bits___definition_1gac8c3053f1ce37c9f643f0e31471927ea" kindref="member">RCC_AHBENR_DMA1EN</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="355" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="355" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___peripheral___clock___enable___disable_1ga429ce8eecde9788d3daf85226b5c171b" prot="public" static="no">
        <name>__HAL_RCC_SRAM_CLK_DISABLE</name>
        <param></param>
        <initializer>(RCC-&gt;AHBENR &amp;= ~(<ref refid="group___peripheral___registers___bits___definition_1ga295a704767cb94ee624cbc4dd4c4cd9a" kindref="member">RCC_AHBENR_SRAMEN</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="356" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="356" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___peripheral___clock___enable___disable_1ga3ecbf76738d7f2b8deb65847614f7574" prot="public" static="no">
        <name>__HAL_RCC_FLITF_CLK_DISABLE</name>
        <param></param>
        <initializer>(RCC-&gt;AHBENR &amp;= ~(<ref refid="group___peripheral___registers___bits___definition_1ga67a12de126652d191a1bc2c114c3395a" kindref="member">RCC_AHBENR_FLITFEN</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="357" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="357" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___peripheral___clock___enable___disable_1ga170a30954a78a81a8f9b381378e0c9af" prot="public" static="no">
        <name>__HAL_RCC_CRC_CLK_DISABLE</name>
        <param></param>
        <initializer>(RCC-&gt;AHBENR &amp;= ~(<ref refid="group___peripheral___registers___bits___definition_1gade3ee302bf659a2bfbf75e1a00630242" kindref="member">RCC_AHBENR_CRCEN</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="358" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="358" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_1gaab05e603c9cadd72e4b6397837b46cef" prot="public" static="no">
        <name>__HAL_RCC_DMA1_IS_CLK_ENABLED</name>
        <param></param>
        <initializer>((RCC-&gt;AHBENR &amp; (<ref refid="group___peripheral___registers___bits___definition_1gac8c3053f1ce37c9f643f0e31471927ea" kindref="member">RCC_AHBENR_DMA1EN</ref>)) != RESET)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="372" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="372" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_1gae89d94d6252c79e450623f69eb939ed6" prot="public" static="no">
        <name>__HAL_RCC_DMA1_IS_CLK_DISABLED</name>
        <param></param>
        <initializer>((RCC-&gt;AHBENR &amp; (<ref refid="group___peripheral___registers___bits___definition_1gac8c3053f1ce37c9f643f0e31471927ea" kindref="member">RCC_AHBENR_DMA1EN</ref>)) == RESET)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="373" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="373" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_1ga87efa23f18c79992ea64654c4d159f3b" prot="public" static="no">
        <name>__HAL_RCC_SRAM_IS_CLK_ENABLED</name>
        <param></param>
        <initializer>((RCC-&gt;AHBENR &amp; (<ref refid="group___peripheral___registers___bits___definition_1ga295a704767cb94ee624cbc4dd4c4cd9a" kindref="member">RCC_AHBENR_SRAMEN</ref>)) != RESET)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="374" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="374" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_1ga44b59a52419512fd34d2d87190bf39c8" prot="public" static="no">
        <name>__HAL_RCC_SRAM_IS_CLK_DISABLED</name>
        <param></param>
        <initializer>((RCC-&gt;AHBENR &amp; (<ref refid="group___peripheral___registers___bits___definition_1ga295a704767cb94ee624cbc4dd4c4cd9a" kindref="member">RCC_AHBENR_SRAMEN</ref>)) == RESET)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="375" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="375" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_1ga40f5675d8f45c678b8a2f43fca8f991e" prot="public" static="no">
        <name>__HAL_RCC_FLITF_IS_CLK_ENABLED</name>
        <param></param>
        <initializer>((RCC-&gt;AHBENR &amp; (<ref refid="group___peripheral___registers___bits___definition_1ga67a12de126652d191a1bc2c114c3395a" kindref="member">RCC_AHBENR_FLITFEN</ref>)) != RESET)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="376" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="376" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_1gaeab36991bb98be402aae3d70b0887658" prot="public" static="no">
        <name>__HAL_RCC_FLITF_IS_CLK_DISABLED</name>
        <param></param>
        <initializer>((RCC-&gt;AHBENR &amp; (<ref refid="group___peripheral___registers___bits___definition_1ga67a12de126652d191a1bc2c114c3395a" kindref="member">RCC_AHBENR_FLITFEN</ref>)) == RESET)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="377" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="377" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_1ga0e1b25cbf589c1c47c1d069e4c803d56" prot="public" static="no">
        <name>__HAL_RCC_CRC_IS_CLK_ENABLED</name>
        <param></param>
        <initializer>((RCC-&gt;AHBENR &amp; (<ref refid="group___peripheral___registers___bits___definition_1gade3ee302bf659a2bfbf75e1a00630242" kindref="member">RCC_AHBENR_CRCEN</ref>)) != RESET)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="378" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="378" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_1ga3d2645916b9ee9bad8c724a719c621d9" prot="public" static="no">
        <name>__HAL_RCC_CRC_IS_CLK_DISABLED</name>
        <param></param>
        <initializer>((RCC-&gt;AHBENR &amp; (<ref refid="group___peripheral___registers___bits___definition_1gade3ee302bf659a2bfbf75e1a00630242" kindref="member">RCC_AHBENR_CRCEN</ref>)) == RESET)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="379" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="379" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b1___clock___enable___disable_1ga2e895257faa38376b9cdfcd756909a43" prot="public" static="no">
        <name>__HAL_RCC_TIM2_CLK_ENABLE</name>
        <param></param>
        <initializer>                                        do { \
                                        <ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t tmpreg; \
                                        SET_BIT(RCC-&gt;APB1ENR, <ref refid="group___peripheral___registers___bits___definition_1gacd3966a4d6ae47f06b3c095eaf26a610" kindref="member">RCC_APB1ENR_TIM2EN</ref>);\
                                        /* Delay after an RCC peripheral clock enabling */\
                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, <ref refid="group___peripheral___registers___bits___definition_1gacd3966a4d6ae47f06b3c095eaf26a610" kindref="member">RCC_APB1ENR_TIM2EN</ref>);\
                                        UNUSED(tmpreg); \
                                      } while(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="392" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="392" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b1___clock___enable___disable_1gaf62d32fdde03df10072d856515692c8d" prot="public" static="no">
        <name>__HAL_RCC_TIM3_CLK_ENABLE</name>
        <param></param>
        <initializer>                                        do { \
                                        <ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t tmpreg; \
                                        SET_BIT(RCC-&gt;APB1ENR, <ref refid="group___peripheral___registers___bits___definition_1ga75bfa33eb00ee30c6e22f7ceea464ac7" kindref="member">RCC_APB1ENR_TIM3EN</ref>);\
                                        /* Delay after an RCC peripheral clock enabling */\
                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, <ref refid="group___peripheral___registers___bits___definition_1ga75bfa33eb00ee30c6e22f7ceea464ac7" kindref="member">RCC_APB1ENR_TIM3EN</ref>);\
                                        UNUSED(tmpreg); \
                                      } while(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="400" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="400" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b1___clock___enable___disable_1gab0c13cc10b36c32d750be226d2fda3b2" prot="public" static="no">
        <name>__HAL_RCC_WWDG_CLK_ENABLE</name>
        <param></param>
        <initializer>                                        do { \
                                        <ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t tmpreg; \
                                        SET_BIT(RCC-&gt;APB1ENR, <ref refid="group___peripheral___registers___bits___definition_1gaf712b922ee776a972d2efa3da0ea4733" kindref="member">RCC_APB1ENR_WWDGEN</ref>);\
                                        /* Delay after an RCC peripheral clock enabling */\
                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, <ref refid="group___peripheral___registers___bits___definition_1gaf712b922ee776a972d2efa3da0ea4733" kindref="member">RCC_APB1ENR_WWDGEN</ref>);\
                                        UNUSED(tmpreg); \
                                      } while(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="408" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="408" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b1___clock___enable___disable_1gaaf50c7d2265d978fab8fbb68a518096d" prot="public" static="no">
        <name>__HAL_RCC_USART2_CLK_ENABLE</name>
        <param></param>
        <initializer>                                        do { \
                                        <ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t tmpreg; \
                                        SET_BIT(RCC-&gt;APB1ENR, <ref refid="group___peripheral___registers___bits___definition_1gab840af4f735ec36419d61c7db3cfa00d" kindref="member">RCC_APB1ENR_USART2EN</ref>);\
                                        /* Delay after an RCC peripheral clock enabling */\
                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, <ref refid="group___peripheral___registers___bits___definition_1gab840af4f735ec36419d61c7db3cfa00d" kindref="member">RCC_APB1ENR_USART2EN</ref>);\
                                        UNUSED(tmpreg); \
                                      } while(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="416" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="416" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b1___clock___enable___disable_1gaaeae5b9e93721dd4e34274600996baeb" prot="public" static="no">
        <name>__HAL_RCC_I2C1_CLK_ENABLE</name>
        <param></param>
        <initializer>                                        do { \
                                        <ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t tmpreg; \
                                        SET_BIT(RCC-&gt;APB1ENR, <ref refid="group___peripheral___registers___bits___definition_1ga5ca3afe0c517702b2d1366b692c8db0e" kindref="member">RCC_APB1ENR_I2C1EN</ref>);\
                                        /* Delay after an RCC peripheral clock enabling */\
                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, <ref refid="group___peripheral___registers___bits___definition_1ga5ca3afe0c517702b2d1366b692c8db0e" kindref="member">RCC_APB1ENR_I2C1EN</ref>);\
                                        UNUSED(tmpreg); \
                                      } while(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="424" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="424" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b1___clock___enable___disable_1gaffaa413a270a2a8311d54103372aa232" prot="public" static="no">
        <name>__HAL_RCC_BKP_CLK_ENABLE</name>
        <param></param>
        <initializer>                                        do { \
                                        <ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t tmpreg; \
                                        SET_BIT(RCC-&gt;APB1ENR, <ref refid="group___peripheral___registers___bits___definition_1gad32a0efcb7062b8ffbf77865951d2a54" kindref="member">RCC_APB1ENR_BKPEN</ref>);\
                                        /* Delay after an RCC peripheral clock enabling */\
                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, <ref refid="group___peripheral___registers___bits___definition_1gad32a0efcb7062b8ffbf77865951d2a54" kindref="member">RCC_APB1ENR_BKPEN</ref>);\
                                        UNUSED(tmpreg); \
                                      } while(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="432" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="432" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b1___clock___enable___disable_1ga6c7399cc977622172aeda52a86ceed92" prot="public" static="no">
        <name>__HAL_RCC_PWR_CLK_ENABLE</name>
        <param></param>
        <initializer>                                        do { \
                                        <ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t tmpreg; \
                                        SET_BIT(RCC-&gt;APB1ENR, <ref refid="group___peripheral___registers___bits___definition_1ga5c19997ccd28464b80a7c3325da0ca60" kindref="member">RCC_APB1ENR_PWREN</ref>);\
                                        /* Delay after an RCC peripheral clock enabling */\
                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, <ref refid="group___peripheral___registers___bits___definition_1ga5c19997ccd28464b80a7c3325da0ca60" kindref="member">RCC_APB1ENR_PWREN</ref>);\
                                        UNUSED(tmpreg); \
                                      } while(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="440" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="440" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b1___clock___enable___disable_1gad2def81b1df0e62cd322ab60b31ba59f" prot="public" static="no">
        <name>__HAL_RCC_TIM2_CLK_DISABLE</name>
        <param></param>
        <initializer>(RCC-&gt;APB1ENR &amp;= ~(<ref refid="group___peripheral___registers___bits___definition_1gacd3966a4d6ae47f06b3c095eaf26a610" kindref="member">RCC_APB1ENR_TIM2EN</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="448" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="448" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b1___clock___enable___disable_1ga9fb7035f007ec272b725e51018a36b23" prot="public" static="no">
        <name>__HAL_RCC_TIM3_CLK_DISABLE</name>
        <param></param>
        <initializer>(RCC-&gt;APB1ENR &amp;= ~(<ref refid="group___peripheral___registers___bits___definition_1ga75bfa33eb00ee30c6e22f7ceea464ac7" kindref="member">RCC_APB1ENR_TIM3EN</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="449" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="449" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b1___clock___enable___disable_1ga6afa0a633cf2553743a494d97aa5b997" prot="public" static="no">
        <name>__HAL_RCC_WWDG_CLK_DISABLE</name>
        <param></param>
        <initializer>(RCC-&gt;APB1ENR &amp;= ~(<ref refid="group___peripheral___registers___bits___definition_1gaf712b922ee776a972d2efa3da0ea4733" kindref="member">RCC_APB1ENR_WWDGEN</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="450" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="450" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b1___clock___enable___disable_1ga1edc6c83fbebf8b4265ef9500aa04b04" prot="public" static="no">
        <name>__HAL_RCC_USART2_CLK_DISABLE</name>
        <param></param>
        <initializer>(RCC-&gt;APB1ENR &amp;= ~(<ref refid="group___peripheral___registers___bits___definition_1gab840af4f735ec36419d61c7db3cfa00d" kindref="member">RCC_APB1ENR_USART2EN</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="451" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="451" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b1___clock___enable___disable_1ga490a853eae72da96aad5379a6e939dd8" prot="public" static="no">
        <name>__HAL_RCC_I2C1_CLK_DISABLE</name>
        <param></param>
        <initializer>(RCC-&gt;APB1ENR &amp;= ~(<ref refid="group___peripheral___registers___bits___definition_1ga5ca3afe0c517702b2d1366b692c8db0e" kindref="member">RCC_APB1ENR_I2C1EN</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="452" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="452" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b1___clock___enable___disable_1ga92487028f056da1dd56871832db91cf6" prot="public" static="no">
        <name>__HAL_RCC_BKP_CLK_DISABLE</name>
        <param></param>
        <initializer>(RCC-&gt;APB1ENR &amp;= ~(<ref refid="group___peripheral___registers___bits___definition_1gad32a0efcb7062b8ffbf77865951d2a54" kindref="member">RCC_APB1ENR_BKPEN</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="454" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="454" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b1___clock___enable___disable_1gaf3db86d2db2bad45732a742b6a91ea0b" prot="public" static="no">
        <name>__HAL_RCC_PWR_CLK_DISABLE</name>
        <param></param>
        <initializer>(RCC-&gt;APB1ENR &amp;= ~(<ref refid="group___peripheral___registers___bits___definition_1ga5c19997ccd28464b80a7c3325da0ca60" kindref="member">RCC_APB1ENR_PWREN</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="455" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="455" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_1gadee5016adb1c8b62a5bb05f055859de0" prot="public" static="no">
        <name>__HAL_RCC_TIM2_IS_CLK_ENABLED</name>
        <param></param>
        <initializer>((RCC-&gt;APB1ENR &amp; (<ref refid="group___peripheral___registers___bits___definition_1gacd3966a4d6ae47f06b3c095eaf26a610" kindref="member">RCC_APB1ENR_TIM2EN</ref>)) != RESET)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="469" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="469" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_1gacaaa75c78c8ef4cf85f30fb20d522054" prot="public" static="no">
        <name>__HAL_RCC_TIM2_IS_CLK_DISABLED</name>
        <param></param>
        <initializer>((RCC-&gt;APB1ENR &amp; (<ref refid="group___peripheral___registers___bits___definition_1gacd3966a4d6ae47f06b3c095eaf26a610" kindref="member">RCC_APB1ENR_TIM2EN</ref>)) == RESET)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="470" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="470" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_1gaf6090239db6a8a6917b3f3accea15ed0" prot="public" static="no">
        <name>__HAL_RCC_TIM3_IS_CLK_ENABLED</name>
        <param></param>
        <initializer>((RCC-&gt;APB1ENR &amp; (<ref refid="group___peripheral___registers___bits___definition_1ga75bfa33eb00ee30c6e22f7ceea464ac7" kindref="member">RCC_APB1ENR_TIM3EN</ref>)) != RESET)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="471" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="471" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_1ga50f8e043a42eaf534c1efa2477078c0a" prot="public" static="no">
        <name>__HAL_RCC_TIM3_IS_CLK_DISABLED</name>
        <param></param>
        <initializer>((RCC-&gt;APB1ENR &amp; (<ref refid="group___peripheral___registers___bits___definition_1ga75bfa33eb00ee30c6e22f7ceea464ac7" kindref="member">RCC_APB1ENR_TIM3EN</ref>)) == RESET)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="472" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="472" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_1ga9b26aff2638d1e0613b0ce0530f0cd48" prot="public" static="no">
        <name>__HAL_RCC_WWDG_IS_CLK_ENABLED</name>
        <param></param>
        <initializer>((RCC-&gt;APB1ENR &amp; (<ref refid="group___peripheral___registers___bits___definition_1gaf712b922ee776a972d2efa3da0ea4733" kindref="member">RCC_APB1ENR_WWDGEN</ref>)) != RESET)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="473" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="473" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_1ga21d4e081c859ddccd4492343743bb245" prot="public" static="no">
        <name>__HAL_RCC_WWDG_IS_CLK_DISABLED</name>
        <param></param>
        <initializer>((RCC-&gt;APB1ENR &amp; (<ref refid="group___peripheral___registers___bits___definition_1gaf712b922ee776a972d2efa3da0ea4733" kindref="member">RCC_APB1ENR_WWDGEN</ref>)) == RESET)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="474" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="474" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_1gad3bbe0639658ed2cc56f8328b26373ea" prot="public" static="no">
        <name>__HAL_RCC_USART2_IS_CLK_ENABLED</name>
        <param></param>
        <initializer>((RCC-&gt;APB1ENR &amp; (<ref refid="group___peripheral___registers___bits___definition_1gab840af4f735ec36419d61c7db3cfa00d" kindref="member">RCC_APB1ENR_USART2EN</ref>)) != RESET)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="475" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="475" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_1ga61e4b1f3e82831cdc7508d4c38312eab" prot="public" static="no">
        <name>__HAL_RCC_USART2_IS_CLK_DISABLED</name>
        <param></param>
        <initializer>((RCC-&gt;APB1ENR &amp; (<ref refid="group___peripheral___registers___bits___definition_1gab840af4f735ec36419d61c7db3cfa00d" kindref="member">RCC_APB1ENR_USART2EN</ref>)) == RESET)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="476" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="476" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_1ga7570e5654fd61b44dabe0546e524c906" prot="public" static="no">
        <name>__HAL_RCC_I2C1_IS_CLK_ENABLED</name>
        <param></param>
        <initializer>((RCC-&gt;APB1ENR &amp; (<ref refid="group___peripheral___registers___bits___definition_1ga5ca3afe0c517702b2d1366b692c8db0e" kindref="member">RCC_APB1ENR_I2C1EN</ref>)) != RESET)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="477" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="477" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_1ga8868ab331b4bb14a1d5cc55c9133e4de" prot="public" static="no">
        <name>__HAL_RCC_I2C1_IS_CLK_DISABLED</name>
        <param></param>
        <initializer>((RCC-&gt;APB1ENR &amp; (<ref refid="group___peripheral___registers___bits___definition_1ga5ca3afe0c517702b2d1366b692c8db0e" kindref="member">RCC_APB1ENR_I2C1EN</ref>)) == RESET)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="478" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="478" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_1gabec2fa9dccfe0e8e239b02303f2a56c4" prot="public" static="no">
        <name>__HAL_RCC_BKP_IS_CLK_ENABLED</name>
        <param></param>
        <initializer>((RCC-&gt;APB1ENR &amp; (<ref refid="group___peripheral___registers___bits___definition_1gad32a0efcb7062b8ffbf77865951d2a54" kindref="member">RCC_APB1ENR_BKPEN</ref>)) != RESET)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="479" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="479" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_1gaa6e91221fef5277d99489a232e0d6d6f" prot="public" static="no">
        <name>__HAL_RCC_BKP_IS_CLK_DISABLED</name>
        <param></param>
        <initializer>((RCC-&gt;APB1ENR &amp; (<ref refid="group___peripheral___registers___bits___definition_1gad32a0efcb7062b8ffbf77865951d2a54" kindref="member">RCC_APB1ENR_BKPEN</ref>)) == RESET)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="480" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="480" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_1ga850f4fd113303ed7322577ad023cf748" prot="public" static="no">
        <name>__HAL_RCC_PWR_IS_CLK_ENABLED</name>
        <param></param>
        <initializer>((RCC-&gt;APB1ENR &amp; (<ref refid="group___peripheral___registers___bits___definition_1ga5c19997ccd28464b80a7c3325da0ca60" kindref="member">RCC_APB1ENR_PWREN</ref>)) != RESET)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="481" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="481" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_1ga1019fdeb30eb4bcb23a0bea2278a94a2" prot="public" static="no">
        <name>__HAL_RCC_PWR_IS_CLK_DISABLED</name>
        <param></param>
        <initializer>((RCC-&gt;APB1ENR &amp; (<ref refid="group___peripheral___registers___bits___definition_1ga5c19997ccd28464b80a7c3325da0ca60" kindref="member">RCC_APB1ENR_PWREN</ref>)) == RESET)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="482" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="482" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___clock___enable___disable_1ga045c3af72300d80014bbd1bdc9d40797" prot="public" static="no">
        <name>__HAL_RCC_AFIO_CLK_ENABLE</name>
        <param></param>
        <initializer>                                        do { \
                                        <ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t tmpreg; \
                                        SET_BIT(RCC-&gt;APB2ENR, <ref refid="group___peripheral___registers___bits___definition_1gaf67d9fc402ce254dd914525bee7361a6" kindref="member">RCC_APB2ENR_AFIOEN</ref>);\
                                        /* Delay after an RCC peripheral clock enabling */\
                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, <ref refid="group___peripheral___registers___bits___definition_1gaf67d9fc402ce254dd914525bee7361a6" kindref="member">RCC_APB2ENR_AFIOEN</ref>);\
                                        UNUSED(tmpreg); \
                                      } while(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="495" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="495" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___clock___enable___disable_1ga1fde58d775fd2458002df817a68f486e" prot="public" static="no">
        <name>__HAL_RCC_GPIOA_CLK_ENABLE</name>
        <param></param>
        <initializer>                                        do { \
                                        <ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t tmpreg; \
                                        SET_BIT(RCC-&gt;APB2ENR, <ref refid="group___peripheral___registers___bits___definition_1gad7b860fbeb386425bd7d4ef00ce17c27" kindref="member">RCC_APB2ENR_IOPAEN</ref>);\
                                        /* Delay after an RCC peripheral clock enabling */\
                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, <ref refid="group___peripheral___registers___bits___definition_1gad7b860fbeb386425bd7d4ef00ce17c27" kindref="member">RCC_APB2ENR_IOPAEN</ref>);\
                                        UNUSED(tmpreg); \
                                      } while(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="503" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="503" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___clock___enable___disable_1ga5ad43f3f4d8163d40f7d402ef75d27c5" prot="public" static="no">
        <name>__HAL_RCC_GPIOB_CLK_ENABLE</name>
        <param></param>
        <initializer>                                        do { \
                                        <ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t tmpreg; \
                                        SET_BIT(RCC-&gt;APB2ENR, <ref refid="group___peripheral___registers___bits___definition_1gaa9ba85777143e752841c2e6a6977deb9" kindref="member">RCC_APB2ENR_IOPBEN</ref>);\
                                        /* Delay after an RCC peripheral clock enabling */\
                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, <ref refid="group___peripheral___registers___bits___definition_1gaa9ba85777143e752841c2e6a6977deb9" kindref="member">RCC_APB2ENR_IOPBEN</ref>);\
                                        UNUSED(tmpreg); \
                                      } while(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="511" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="511" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___clock___enable___disable_1ga5ebfeb136612f370950f52306d29b6fd" prot="public" static="no">
        <name>__HAL_RCC_GPIOC_CLK_ENABLE</name>
        <param></param>
        <initializer>                                        do { \
                                        <ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t tmpreg; \
                                        SET_BIT(RCC-&gt;APB2ENR, <ref refid="group___peripheral___registers___bits___definition_1ga443ef1518a62fa7ecee3f1386b545d8c" kindref="member">RCC_APB2ENR_IOPCEN</ref>);\
                                        /* Delay after an RCC peripheral clock enabling */\
                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, <ref refid="group___peripheral___registers___bits___definition_1ga443ef1518a62fa7ecee3f1386b545d8c" kindref="member">RCC_APB2ENR_IOPCEN</ref>);\
                                        UNUSED(tmpreg); \
                                      } while(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="519" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="519" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___clock___enable___disable_1ga74340ce0f556e370aafc2b8ecdf2dd31" prot="public" static="no">
        <name>__HAL_RCC_GPIOD_CLK_ENABLE</name>
        <param></param>
        <initializer>                                        do { \
                                        <ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t tmpreg; \
                                        SET_BIT(RCC-&gt;APB2ENR, <ref refid="group___peripheral___registers___bits___definition_1ga778a0ac70714122cf143a6b7b275cc83" kindref="member">RCC_APB2ENR_IOPDEN</ref>);\
                                        /* Delay after an RCC peripheral clock enabling */\
                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, <ref refid="group___peripheral___registers___bits___definition_1ga778a0ac70714122cf143a6b7b275cc83" kindref="member">RCC_APB2ENR_IOPDEN</ref>);\
                                        UNUSED(tmpreg); \
                                      } while(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="527" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="527" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___clock___enable___disable_1gaa28c08d39ba2ec206a131f0861d7c1a1" prot="public" static="no">
        <name>__HAL_RCC_ADC1_CLK_ENABLE</name>
        <param></param>
        <initializer>                                        do { \
                                        <ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t tmpreg; \
                                        SET_BIT(RCC-&gt;APB2ENR, <ref refid="group___peripheral___registers___bits___definition_1ga57b9f50cb96a2e4ceba37728b4a32a42" kindref="member">RCC_APB2ENR_ADC1EN</ref>);\
                                        /* Delay after an RCC peripheral clock enabling */\
                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, <ref refid="group___peripheral___registers___bits___definition_1ga57b9f50cb96a2e4ceba37728b4a32a42" kindref="member">RCC_APB2ENR_ADC1EN</ref>);\
                                        UNUSED(tmpreg); \
                                      } while(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="535" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="535" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___clock___enable___disable_1gad693d7300ed7134b60bb1a645e762358" prot="public" static="no">
        <name>__HAL_RCC_TIM1_CLK_ENABLE</name>
        <param></param>
        <initializer>                                        do { \
                                        <ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t tmpreg; \
                                        SET_BIT(RCC-&gt;APB2ENR, <ref refid="group___peripheral___registers___bits___definition_1ga25852ad4ebc09edc724814de967816bc" kindref="member">RCC_APB2ENR_TIM1EN</ref>);\
                                        /* Delay after an RCC peripheral clock enabling */\
                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, <ref refid="group___peripheral___registers___bits___definition_1ga25852ad4ebc09edc724814de967816bc" kindref="member">RCC_APB2ENR_TIM1EN</ref>);\
                                        UNUSED(tmpreg); \
                                      } while(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="543" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="543" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___clock___enable___disable_1ga856c7460aa481976644736c703c6702d" prot="public" static="no">
        <name>__HAL_RCC_SPI1_CLK_ENABLE</name>
        <param></param>
        <initializer>                                        do { \
                                        <ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t tmpreg; \
                                        SET_BIT(RCC-&gt;APB2ENR, <ref refid="group___peripheral___registers___bits___definition_1gae08a3510371b9234eb96369c91d3552f" kindref="member">RCC_APB2ENR_SPI1EN</ref>);\
                                        /* Delay after an RCC peripheral clock enabling */\
                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, <ref refid="group___peripheral___registers___bits___definition_1gae08a3510371b9234eb96369c91d3552f" kindref="member">RCC_APB2ENR_SPI1EN</ref>);\
                                        UNUSED(tmpreg); \
                                      } while(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="551" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="551" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___clock___enable___disable_1ga932afe7cea6c567ad63e0f83308b9d3e" prot="public" static="no">
        <name>__HAL_RCC_USART1_CLK_ENABLE</name>
        <param></param>
        <initializer>                                        do { \
                                        <ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t tmpreg; \
                                        SET_BIT(RCC-&gt;APB2ENR, <ref refid="group___peripheral___registers___bits___definition_1ga4666bb90842e8134b32e6a34a0f165f3" kindref="member">RCC_APB2ENR_USART1EN</ref>);\
                                        /* Delay after an RCC peripheral clock enabling */\
                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, <ref refid="group___peripheral___registers___bits___definition_1ga4666bb90842e8134b32e6a34a0f165f3" kindref="member">RCC_APB2ENR_USART1EN</ref>);\
                                        UNUSED(tmpreg); \
                                      } while(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="559" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="559" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___clock___enable___disable_1ga56e350288f38c91c0c4cdb38ffa84f5e" prot="public" static="no">
        <name>__HAL_RCC_AFIO_CLK_DISABLE</name>
        <param></param>
        <initializer>(RCC-&gt;APB2ENR &amp;= ~(<ref refid="group___peripheral___registers___bits___definition_1gaf67d9fc402ce254dd914525bee7361a6" kindref="member">RCC_APB2ENR_AFIOEN</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="567" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="567" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___clock___enable___disable_1ga7083e491e6a1e165d064d199304bd2f0" prot="public" static="no">
        <name>__HAL_RCC_GPIOA_CLK_DISABLE</name>
        <param></param>
        <initializer>(RCC-&gt;APB2ENR &amp;= ~(<ref refid="group___peripheral___registers___bits___definition_1gad7b860fbeb386425bd7d4ef00ce17c27" kindref="member">RCC_APB2ENR_IOPAEN</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="568" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="568" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___clock___enable___disable_1ga60be1be419b57dafbbb93df67d68a424" prot="public" static="no">
        <name>__HAL_RCC_GPIOB_CLK_DISABLE</name>
        <param></param>
        <initializer>(RCC-&gt;APB2ENR &amp;= ~(<ref refid="group___peripheral___registers___bits___definition_1gaa9ba85777143e752841c2e6a6977deb9" kindref="member">RCC_APB2ENR_IOPBEN</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="569" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="569" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___clock___enable___disable_1ga0fc90c25d35f9b5b5f66961505de1cd4" prot="public" static="no">
        <name>__HAL_RCC_GPIOC_CLK_DISABLE</name>
        <param></param>
        <initializer>(RCC-&gt;APB2ENR &amp;= ~(<ref refid="group___peripheral___registers___bits___definition_1ga443ef1518a62fa7ecee3f1386b545d8c" kindref="member">RCC_APB2ENR_IOPCEN</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="570" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="570" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___clock___enable___disable_1gaeaefe364dafdc0c22353969595421422" prot="public" static="no">
        <name>__HAL_RCC_GPIOD_CLK_DISABLE</name>
        <param></param>
        <initializer>(RCC-&gt;APB2ENR &amp;= ~(<ref refid="group___peripheral___registers___bits___definition_1ga778a0ac70714122cf143a6b7b275cc83" kindref="member">RCC_APB2ENR_IOPDEN</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="571" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="571" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___clock___enable___disable_1ga80a9e4852bac07d3d9cc6390a361302a" prot="public" static="no">
        <name>__HAL_RCC_ADC1_CLK_DISABLE</name>
        <param></param>
        <initializer>(RCC-&gt;APB2ENR &amp;= ~(<ref refid="group___peripheral___registers___bits___definition_1ga57b9f50cb96a2e4ceba37728b4a32a42" kindref="member">RCC_APB2ENR_ADC1EN</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="572" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="572" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___clock___enable___disable_1gaa9eacfb8ee244074ec63dae0b9f621c2" prot="public" static="no">
        <name>__HAL_RCC_TIM1_CLK_DISABLE</name>
        <param></param>
        <initializer>(RCC-&gt;APB2ENR &amp;= ~(<ref refid="group___peripheral___registers___bits___definition_1ga25852ad4ebc09edc724814de967816bc" kindref="member">RCC_APB2ENR_TIM1EN</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="574" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="574" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___clock___enable___disable_1gaf2ccb5c6b63a60deb6463cbc629c10fe" prot="public" static="no">
        <name>__HAL_RCC_SPI1_CLK_DISABLE</name>
        <param></param>
        <initializer>(RCC-&gt;APB2ENR &amp;= ~(<ref refid="group___peripheral___registers___bits___definition_1gae08a3510371b9234eb96369c91d3552f" kindref="member">RCC_APB2ENR_SPI1EN</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="575" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="575" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___clock___enable___disable_1gae0050944298552e9f02f56ec8634f5a6" prot="public" static="no">
        <name>__HAL_RCC_USART1_CLK_DISABLE</name>
        <param></param>
        <initializer>(RCC-&gt;APB2ENR &amp;= ~(<ref refid="group___peripheral___registers___bits___definition_1ga4666bb90842e8134b32e6a34a0f165f3" kindref="member">RCC_APB2ENR_USART1EN</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="576" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="576" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_1gaa1991a9155c5dcc5c006fa7077075ed1" prot="public" static="no">
        <name>__HAL_RCC_AFIO_IS_CLK_ENABLED</name>
        <param></param>
        <initializer>((RCC-&gt;APB2ENR &amp; (<ref refid="group___peripheral___registers___bits___definition_1gaf67d9fc402ce254dd914525bee7361a6" kindref="member">RCC_APB2ENR_AFIOEN</ref>)) != RESET)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="590" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="590" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_1ga2e3ea557d617246f51514913a6a273ff" prot="public" static="no">
        <name>__HAL_RCC_AFIO_IS_CLK_DISABLED</name>
        <param></param>
        <initializer>((RCC-&gt;APB2ENR &amp; (<ref refid="group___peripheral___registers___bits___definition_1gaf67d9fc402ce254dd914525bee7361a6" kindref="member">RCC_APB2ENR_AFIOEN</ref>)) == RESET)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="591" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="591" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_1gad1edbd9407c814110f04c1a609a214e4" prot="public" static="no">
        <name>__HAL_RCC_GPIOA_IS_CLK_ENABLED</name>
        <param></param>
        <initializer>((RCC-&gt;APB2ENR &amp; (<ref refid="group___peripheral___registers___bits___definition_1gad7b860fbeb386425bd7d4ef00ce17c27" kindref="member">RCC_APB2ENR_IOPAEN</ref>)) != RESET)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="592" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="592" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_1ga2d73b007700fe1576c7965ce677148bd" prot="public" static="no">
        <name>__HAL_RCC_GPIOA_IS_CLK_DISABLED</name>
        <param></param>
        <initializer>((RCC-&gt;APB2ENR &amp; (<ref refid="group___peripheral___registers___bits___definition_1gad7b860fbeb386425bd7d4ef00ce17c27" kindref="member">RCC_APB2ENR_IOPAEN</ref>)) == RESET)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="593" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="593" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_1ga2fc8f9dc5f5b64c14c325c45ee301b4f" prot="public" static="no">
        <name>__HAL_RCC_GPIOB_IS_CLK_ENABLED</name>
        <param></param>
        <initializer>((RCC-&gt;APB2ENR &amp; (<ref refid="group___peripheral___registers___bits___definition_1gaa9ba85777143e752841c2e6a6977deb9" kindref="member">RCC_APB2ENR_IOPBEN</ref>)) != RESET)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="594" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="594" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_1ga9b9353035473ac5f144f6e5385c4bebb" prot="public" static="no">
        <name>__HAL_RCC_GPIOB_IS_CLK_DISABLED</name>
        <param></param>
        <initializer>((RCC-&gt;APB2ENR &amp; (<ref refid="group___peripheral___registers___bits___definition_1gaa9ba85777143e752841c2e6a6977deb9" kindref="member">RCC_APB2ENR_IOPBEN</ref>)) == RESET)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="595" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="595" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_1ga528029c120a0154dfd7cfd6159e8debe" prot="public" static="no">
        <name>__HAL_RCC_GPIOC_IS_CLK_ENABLED</name>
        <param></param>
        <initializer>((RCC-&gt;APB2ENR &amp; (<ref refid="group___peripheral___registers___bits___definition_1ga443ef1518a62fa7ecee3f1386b545d8c" kindref="member">RCC_APB2ENR_IOPCEN</ref>)) != RESET)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="596" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="596" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_1ga5e939d98ecca025c028bd1d837b84c81" prot="public" static="no">
        <name>__HAL_RCC_GPIOC_IS_CLK_DISABLED</name>
        <param></param>
        <initializer>((RCC-&gt;APB2ENR &amp; (<ref refid="group___peripheral___registers___bits___definition_1ga443ef1518a62fa7ecee3f1386b545d8c" kindref="member">RCC_APB2ENR_IOPCEN</ref>)) == RESET)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="597" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="597" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_1ga7a8a0e334d69163b25692f0450dc569a" prot="public" static="no">
        <name>__HAL_RCC_GPIOD_IS_CLK_ENABLED</name>
        <param></param>
        <initializer>((RCC-&gt;APB2ENR &amp; (<ref refid="group___peripheral___registers___bits___definition_1ga778a0ac70714122cf143a6b7b275cc83" kindref="member">RCC_APB2ENR_IOPDEN</ref>)) != RESET)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="598" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="598" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_1ga01c2b4166bbcf59a529cd3c5f8b93d76" prot="public" static="no">
        <name>__HAL_RCC_GPIOD_IS_CLK_DISABLED</name>
        <param></param>
        <initializer>((RCC-&gt;APB2ENR &amp; (<ref refid="group___peripheral___registers___bits___definition_1ga778a0ac70714122cf143a6b7b275cc83" kindref="member">RCC_APB2ENR_IOPDEN</ref>)) == RESET)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="599" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="599" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_1ga66eb89f7d856d9107e814efc751e8996" prot="public" static="no">
        <name>__HAL_RCC_ADC1_IS_CLK_ENABLED</name>
        <param></param>
        <initializer>((RCC-&gt;APB2ENR &amp; (<ref refid="group___peripheral___registers___bits___definition_1ga57b9f50cb96a2e4ceba37728b4a32a42" kindref="member">RCC_APB2ENR_ADC1EN</ref>)) != RESET)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="600" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="600" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_1gac9f006a3c1b75c06270f0ae5a2c3ed07" prot="public" static="no">
        <name>__HAL_RCC_ADC1_IS_CLK_DISABLED</name>
        <param></param>
        <initializer>((RCC-&gt;APB2ENR &amp; (<ref refid="group___peripheral___registers___bits___definition_1ga57b9f50cb96a2e4ceba37728b4a32a42" kindref="member">RCC_APB2ENR_ADC1EN</ref>)) == RESET)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="601" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="601" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_1gad2b7c3a381d791c4ee728e303935832a" prot="public" static="no">
        <name>__HAL_RCC_TIM1_IS_CLK_ENABLED</name>
        <param></param>
        <initializer>((RCC-&gt;APB2ENR &amp; (<ref refid="group___peripheral___registers___bits___definition_1ga25852ad4ebc09edc724814de967816bc" kindref="member">RCC_APB2ENR_TIM1EN</ref>)) != RESET)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="602" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="602" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_1ga7116893adbb7fc144102af49de55350b" prot="public" static="no">
        <name>__HAL_RCC_TIM1_IS_CLK_DISABLED</name>
        <param></param>
        <initializer>((RCC-&gt;APB2ENR &amp; (<ref refid="group___peripheral___registers___bits___definition_1ga25852ad4ebc09edc724814de967816bc" kindref="member">RCC_APB2ENR_TIM1EN</ref>)) == RESET)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="603" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="603" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_1gab1787d7cdf591c099b8d96848aee835e" prot="public" static="no">
        <name>__HAL_RCC_SPI1_IS_CLK_ENABLED</name>
        <param></param>
        <initializer>((RCC-&gt;APB2ENR &amp; (<ref refid="group___peripheral___registers___bits___definition_1gae08a3510371b9234eb96369c91d3552f" kindref="member">RCC_APB2ENR_SPI1EN</ref>)) != RESET)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="604" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="604" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_1gabd506be27916f029d2214e88bc48f6df" prot="public" static="no">
        <name>__HAL_RCC_SPI1_IS_CLK_DISABLED</name>
        <param></param>
        <initializer>((RCC-&gt;APB2ENR &amp; (<ref refid="group___peripheral___registers___bits___definition_1gae08a3510371b9234eb96369c91d3552f" kindref="member">RCC_APB2ENR_SPI1EN</ref>)) == RESET)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="605" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="605" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_1ga59bd3cd20df76f885695fcdad1edce27" prot="public" static="no">
        <name>__HAL_RCC_USART1_IS_CLK_ENABLED</name>
        <param></param>
        <initializer>((RCC-&gt;APB2ENR &amp; (<ref refid="group___peripheral___registers___bits___definition_1ga4666bb90842e8134b32e6a34a0f165f3" kindref="member">RCC_APB2ENR_USART1EN</ref>)) != RESET)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="606" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="606" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_1ga22c9d59ac6062298a71eed0d6a4a9afd" prot="public" static="no">
        <name>__HAL_RCC_USART1_IS_CLK_DISABLED</name>
        <param></param>
        <initializer>((RCC-&gt;APB2ENR &amp; (<ref refid="group___peripheral___registers___bits___definition_1ga4666bb90842e8134b32e6a34a0f165f3" kindref="member">RCC_APB2ENR_USART1EN</ref>)) == RESET)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="607" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="607" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b1___force___release___reset_1ga6f6e7048eca1abd1be132027f5b79465" prot="public" static="no">
        <name>__HAL_RCC_APB1_FORCE_RESET</name>
        <param></param>
        <initializer>(RCC-&gt;APB2RSTR = 0xFFFFFFFFU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="617" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="617" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b1___force___release___reset_1ga1010b7c4a9122449860babb341f01d7b" prot="public" static="no">
        <name>__HAL_RCC_TIM2_FORCE_RESET</name>
        <param></param>
        <initializer>(RCC-&gt;APB1RSTR |= (<ref refid="group___peripheral___registers___bits___definition_1ga51ca4659706d0e00333d4abff049dc0d" kindref="member">RCC_APB1RSTR_TIM2RST</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="618" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="618" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b1___force___release___reset_1ga80ff127f3c25bde58ee5c1f224e2dca4" prot="public" static="no">
        <name>__HAL_RCC_TIM3_FORCE_RESET</name>
        <param></param>
        <initializer>(RCC-&gt;APB1RSTR |= (<ref refid="group___peripheral___registers___bits___definition_1ga8680c562fd372b494a160594525d7ce9" kindref="member">RCC_APB1RSTR_TIM3RST</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="619" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="619" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b1___force___release___reset_1gaf60e74dcb0fdadafd6b4762aa81fc409" prot="public" static="no">
        <name>__HAL_RCC_WWDG_FORCE_RESET</name>
        <param></param>
        <initializer>(RCC-&gt;APB1RSTR |= (<ref refid="group___peripheral___registers___bits___definition_1ga0d2591ac0655a8798f4c16cef97e6f94" kindref="member">RCC_APB1RSTR_WWDGRST</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="620" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="620" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b1___force___release___reset_1gab4de80173ffa0e599baab0e76d562cc3" prot="public" static="no">
        <name>__HAL_RCC_USART2_FORCE_RESET</name>
        <param></param>
        <initializer>(RCC-&gt;APB1RSTR |= (<ref refid="group___peripheral___registers___bits___definition_1ga195c39f08384ca1fa13b53a31d65d0a5" kindref="member">RCC_APB1RSTR_USART2RST</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="621" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="621" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b1___force___release___reset_1ga551c171f88af86ca985db634ac9e3275" prot="public" static="no">
        <name>__HAL_RCC_I2C1_FORCE_RESET</name>
        <param></param>
        <initializer>(RCC-&gt;APB1RSTR |= (<ref refid="group___peripheral___registers___bits___definition_1gadcd25346a7d7b0009090adfbca899b93" kindref="member">RCC_APB1RSTR_I2C1RST</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="622" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="622" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b1___force___release___reset_1ga570b0786a7446c63fd268cb0466f8af3" prot="public" static="no">
        <name>__HAL_RCC_BKP_FORCE_RESET</name>
        <param></param>
        <initializer>(RCC-&gt;APB1RSTR |= (<ref refid="group___peripheral___registers___bits___definition_1ga3d90a520513e93163dd96058874ba7b0" kindref="member">RCC_APB1RSTR_BKPRST</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="624" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="624" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b1___force___release___reset_1gaf454341fae45fdfacfea2f45c07ce3e0" prot="public" static="no">
        <name>__HAL_RCC_PWR_FORCE_RESET</name>
        <param></param>
        <initializer>(RCC-&gt;APB1RSTR |= (<ref refid="group___peripheral___registers___bits___definition_1ga274d8cb48f0e89831efabea66d64af2a" kindref="member">RCC_APB1RSTR_PWRRST</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="625" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="625" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b1___force___release___reset_1ga9d0742ab271ace3dbe1a4e83de3d017b" prot="public" static="no">
        <name>__HAL_RCC_APB1_RELEASE_RESET</name>
        <param></param>
        <initializer>(RCC-&gt;APB1RSTR = 0x00)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="627" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="627" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b1___force___release___reset_1ga4b1b3b45c95788edb29ccd2bf6994826" prot="public" static="no">
        <name>__HAL_RCC_TIM2_RELEASE_RESET</name>
        <param></param>
        <initializer>(RCC-&gt;APB1RSTR &amp;= ~(<ref refid="group___peripheral___registers___bits___definition_1ga51ca4659706d0e00333d4abff049dc0d" kindref="member">RCC_APB1RSTR_TIM2RST</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="628" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="628" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b1___force___release___reset_1ga27cf9c39217fff6ae9bce2285d9aff8c" prot="public" static="no">
        <name>__HAL_RCC_TIM3_RELEASE_RESET</name>
        <param></param>
        <initializer>(RCC-&gt;APB1RSTR &amp;= ~(<ref refid="group___peripheral___registers___bits___definition_1ga8680c562fd372b494a160594525d7ce9" kindref="member">RCC_APB1RSTR_TIM3RST</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="629" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="629" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b1___force___release___reset_1ga63fa37b173c2c1d9249389148f96e5f1" prot="public" static="no">
        <name>__HAL_RCC_WWDG_RELEASE_RESET</name>
        <param></param>
        <initializer>(RCC-&gt;APB1RSTR &amp;= ~(<ref refid="group___peripheral___registers___bits___definition_1ga0d2591ac0655a8798f4c16cef97e6f94" kindref="member">RCC_APB1RSTR_WWDGRST</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="630" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="630" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b1___force___release___reset_1ga8baebf28a2739de5f3c5ef72519b9499" prot="public" static="no">
        <name>__HAL_RCC_USART2_RELEASE_RESET</name>
        <param></param>
        <initializer>(RCC-&gt;APB1RSTR &amp;= ~(<ref refid="group___peripheral___registers___bits___definition_1ga195c39f08384ca1fa13b53a31d65d0a5" kindref="member">RCC_APB1RSTR_USART2RST</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="631" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="631" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b1___force___release___reset_1ga87cc8c2107c1d0820cc1f7e2aeb1aeb9" prot="public" static="no">
        <name>__HAL_RCC_I2C1_RELEASE_RESET</name>
        <param></param>
        <initializer>(RCC-&gt;APB1RSTR &amp;= ~(<ref refid="group___peripheral___registers___bits___definition_1gadcd25346a7d7b0009090adfbca899b93" kindref="member">RCC_APB1RSTR_I2C1RST</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="632" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="632" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b1___force___release___reset_1ga7e15730f81926cd9c8b1c637465c1b77" prot="public" static="no">
        <name>__HAL_RCC_BKP_RELEASE_RESET</name>
        <param></param>
        <initializer>(RCC-&gt;APB1RSTR &amp;= ~(<ref refid="group___peripheral___registers___bits___definition_1ga3d90a520513e93163dd96058874ba7b0" kindref="member">RCC_APB1RSTR_BKPRST</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="634" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="634" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b1___force___release___reset_1gaaa5a340d38d50e508243f48bbb47dd32" prot="public" static="no">
        <name>__HAL_RCC_PWR_RELEASE_RESET</name>
        <param></param>
        <initializer>(RCC-&gt;APB1RSTR &amp;= ~(<ref refid="group___peripheral___registers___bits___definition_1ga274d8cb48f0e89831efabea66d64af2a" kindref="member">RCC_APB1RSTR_PWRRST</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="635" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="635" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___force___release___reset_1ga8788da8c644ad0cc54912baede7d49b4" prot="public" static="no">
        <name>__HAL_RCC_APB2_FORCE_RESET</name>
        <param></param>
        <initializer>(RCC-&gt;APB2RSTR = 0xFFFFFFFFU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="645" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="645" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___force___release___reset_1gac1d0efbf1737e3528779cecbd0d80ebc" prot="public" static="no">
        <name>__HAL_RCC_AFIO_FORCE_RESET</name>
        <param></param>
        <initializer>(RCC-&gt;APB2RSTR |= (<ref refid="group___peripheral___registers___bits___definition_1ga54c01f7eac4d00d2011162116931a165" kindref="member">RCC_APB2RSTR_AFIORST</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="646" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="646" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___force___release___reset_1gab329bd497cccffd979bcca9fd42bbc79" prot="public" static="no">
        <name>__HAL_RCC_GPIOA_FORCE_RESET</name>
        <param></param>
        <initializer>(RCC-&gt;APB2RSTR |= (<ref refid="group___peripheral___registers___bits___definition_1ga364c5d4966543fe7fa3ef02e1d6c9bde" kindref="member">RCC_APB2RSTR_IOPARST</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="647" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="647" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___force___release___reset_1ga3b89be9638638ffce3ebd4f08a3b64cf" prot="public" static="no">
        <name>__HAL_RCC_GPIOB_FORCE_RESET</name>
        <param></param>
        <initializer>(RCC-&gt;APB2RSTR |= (<ref refid="group___peripheral___registers___bits___definition_1ga86b613f6af828f006926a59d2000c4d8" kindref="member">RCC_APB2RSTR_IOPBRST</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="648" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="648" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___force___release___reset_1ga6e6a20fa8e0d7b3ebfdce26f6b1a1ed0" prot="public" static="no">
        <name>__HAL_RCC_GPIOC_FORCE_RESET</name>
        <param></param>
        <initializer>(RCC-&gt;APB2RSTR |= (<ref refid="group___peripheral___registers___bits___definition_1ga2db2325306703e2f20b6ea2658b79ae9" kindref="member">RCC_APB2RSTR_IOPCRST</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="649" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="649" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___force___release___reset_1gaf0f7c49787fc94edeea74aa4218aeaf6" prot="public" static="no">
        <name>__HAL_RCC_GPIOD_FORCE_RESET</name>
        <param></param>
        <initializer>(RCC-&gt;APB2RSTR |= (<ref refid="group___peripheral___registers___bits___definition_1ga206daa5c302d774247f217d6eec788df" kindref="member">RCC_APB2RSTR_IOPDRST</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="650" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="650" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___force___release___reset_1ga6176fa4f52de6ebf932d99a4d611634d" prot="public" static="no">
        <name>__HAL_RCC_ADC1_FORCE_RESET</name>
        <param></param>
        <initializer>(RCC-&gt;APB2RSTR |= (<ref refid="group___peripheral___registers___bits___definition_1ga7b818d0d9747621c936ad16c93a4956a" kindref="member">RCC_APB2RSTR_ADC1RST</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="651" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="651" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___force___release___reset_1gac423d6a52fa42423119844e4a7d68c7b" prot="public" static="no">
        <name>__HAL_RCC_TIM1_FORCE_RESET</name>
        <param></param>
        <initializer>(RCC-&gt;APB2RSTR |= (<ref refid="group___peripheral___registers___bits___definition_1ga5bd060cbefaef05487963bbd6c48d7c6" kindref="member">RCC_APB2RSTR_TIM1RST</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="653" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="653" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___force___release___reset_1ga87e6bc588fa1d5ce3928d2fd2a3156a4" prot="public" static="no">
        <name>__HAL_RCC_SPI1_FORCE_RESET</name>
        <param></param>
        <initializer>(RCC-&gt;APB2RSTR |= (<ref refid="group___peripheral___registers___bits___definition_1ga345f05d3508a9fd5128208761feb29fb" kindref="member">RCC_APB2RSTR_SPI1RST</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="654" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="654" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___force___release___reset_1ga5db01cf30bf3c5c7fc0b42220f4c70ad" prot="public" static="no">
        <name>__HAL_RCC_USART1_FORCE_RESET</name>
        <param></param>
        <initializer>(RCC-&gt;APB2RSTR |= (<ref refid="group___peripheral___registers___bits___definition_1gae7ae8e338b3b42ad037e9e5b6eeb2c41" kindref="member">RCC_APB2RSTR_USART1RST</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="655" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="655" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___force___release___reset_1gae1e413d623154942d5bbe89769161ece" prot="public" static="no">
        <name>__HAL_RCC_APB2_RELEASE_RESET</name>
        <param></param>
        <initializer>(RCC-&gt;APB2RSTR = 0x00)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="657" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="657" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___force___release___reset_1ga7b8441a89288e723bf87077b358ec224" prot="public" static="no">
        <name>__HAL_RCC_AFIO_RELEASE_RESET</name>
        <param></param>
        <initializer>(RCC-&gt;APB2RSTR &amp;= ~(<ref refid="group___peripheral___registers___bits___definition_1ga54c01f7eac4d00d2011162116931a165" kindref="member">RCC_APB2RSTR_AFIORST</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="658" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="658" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___force___release___reset_1gad56e47c2eacd972491f94296053d0cc3" prot="public" static="no">
        <name>__HAL_RCC_GPIOA_RELEASE_RESET</name>
        <param></param>
        <initializer>(RCC-&gt;APB2RSTR &amp;= ~(<ref refid="group___peripheral___registers___bits___definition_1ga364c5d4966543fe7fa3ef02e1d6c9bde" kindref="member">RCC_APB2RSTR_IOPARST</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="659" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="659" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___force___release___reset_1gaf03da3b36478071844fbd77df618a686" prot="public" static="no">
        <name>__HAL_RCC_GPIOB_RELEASE_RESET</name>
        <param></param>
        <initializer>(RCC-&gt;APB2RSTR &amp;= ~(<ref refid="group___peripheral___registers___bits___definition_1ga86b613f6af828f006926a59d2000c4d8" kindref="member">RCC_APB2RSTR_IOPBRST</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="660" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="660" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___force___release___reset_1ga1df0e3536d3450435bdccdbe9c878736" prot="public" static="no">
        <name>__HAL_RCC_GPIOC_RELEASE_RESET</name>
        <param></param>
        <initializer>(RCC-&gt;APB2RSTR &amp;= ~(<ref refid="group___peripheral___registers___bits___definition_1ga2db2325306703e2f20b6ea2658b79ae9" kindref="member">RCC_APB2RSTR_IOPCRST</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="661" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="661" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___force___release___reset_1ga29fbf71f71ea27ffa38e7283b6dce03d" prot="public" static="no">
        <name>__HAL_RCC_GPIOD_RELEASE_RESET</name>
        <param></param>
        <initializer>(RCC-&gt;APB2RSTR &amp;= ~(<ref refid="group___peripheral___registers___bits___definition_1ga206daa5c302d774247f217d6eec788df" kindref="member">RCC_APB2RSTR_IOPDRST</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="662" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="662" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___force___release___reset_1ga681299b233339aa39a30fa5589cac5bc" prot="public" static="no">
        <name>__HAL_RCC_ADC1_RELEASE_RESET</name>
        <param></param>
        <initializer>(RCC-&gt;APB2RSTR &amp;= ~(<ref refid="group___peripheral___registers___bits___definition_1ga7b818d0d9747621c936ad16c93a4956a" kindref="member">RCC_APB2RSTR_ADC1RST</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="663" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="663" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___force___release___reset_1ga1857f223177c9548ce1bae9753e0a7b4" prot="public" static="no">
        <name>__HAL_RCC_TIM1_RELEASE_RESET</name>
        <param></param>
        <initializer>(RCC-&gt;APB2RSTR &amp;= ~(<ref refid="group___peripheral___registers___bits___definition_1ga5bd060cbefaef05487963bbd6c48d7c6" kindref="member">RCC_APB2RSTR_TIM1RST</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="665" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="665" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___force___release___reset_1gad7b4bc8c8a9146529a175c45eecf25e5" prot="public" static="no">
        <name>__HAL_RCC_SPI1_RELEASE_RESET</name>
        <param></param>
        <initializer>(RCC-&gt;APB2RSTR &amp;= ~(<ref refid="group___peripheral___registers___bits___definition_1ga345f05d3508a9fd5128208761feb29fb" kindref="member">RCC_APB2RSTR_SPI1RST</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="666" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="666" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___force___release___reset_1ga243061674e38d05d222697046d43813a" prot="public" static="no">
        <name>__HAL_RCC_USART1_RELEASE_RESET</name>
        <param></param>
        <initializer>(RCC-&gt;APB2RSTR &amp;= ~(<ref refid="group___peripheral___registers___bits___definition_1gae7ae8e338b3b42ad037e9e5b6eeb2c41" kindref="member">RCC_APB2RSTR_USART1RST</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="667" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="667" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___h_s_i___configuration_1gaab944f562b53fc74bcc0e4958388fd42" prot="public" static="no">
        <name>__HAL_RCC_HSI_ENABLE</name>
        <param></param>
        <initializer>(*(<ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t *) RCC_CR_HSION_BB = ENABLE)</initializer>
        <briefdescription>
<para>Macros to enable or disable the Internal High Speed oscillator (HSI). </para>
        </briefdescription>
        <detaileddescription>
<para><simplesect kind="note"><para>The HSI is stopped by hardware when entering STOP and STANDBY modes. </para>
</simplesect>
<simplesect kind="note"><para>HSI can not be stopped if it is used as system clock source. In this case, you have to select another source of the system clock then stop the HSI. </para>
</simplesect>
<simplesect kind="note"><para>After enabling the HSI, the application software should wait on HSIRDY flag to be set indicating that HSI clock is stable and can be used as system clock source. </para>
</simplesect>
<simplesect kind="note"><para>When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator clock cycles. </para>
</simplesect>
</para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="687" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="687" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___h_s_i___configuration_1ga0c0dc8bc0ef58703782f45b4e487c031" prot="public" static="no">
        <name>__HAL_RCC_HSI_DISABLE</name>
        <param></param>
        <initializer>(*(<ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t *) RCC_CR_HSION_BB = DISABLE)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="688" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="688" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___h_s_i___configuration_1ga36991d340af7ad14b79f204c748b0e3e" prot="public" static="no">
        <name>__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST</name>
        <param><defname>_HSICALIBRATIONVALUE_</defname></param>
        <initializer>          (MODIFY_REG(RCC-&gt;CR, <ref refid="group___peripheral___registers___bits___definition_1ga5cb4397b2095c31660a01b748386aa70" kindref="member">RCC_CR_HSITRIM</ref>, (uint32_t)(_HSICALIBRATIONVALUE_) &lt;&lt; RCC_CR_HSITRIM_Pos))</initializer>
        <briefdescription>
<para>Macro to adjust the Internal High Speed oscillator (HSI) calibration value. </para>
        </briefdescription>
        <detaileddescription>
<para><simplesect kind="note"><para>The calibration is used to compensate for the variations in voltage and temperature that influence the frequency of the internal HSI RC. </para>
</simplesect>
<parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>&lt;em&gt;HSICALIBRATIONVALUE&lt;/em&gt;</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the calibration trimming value. (default is RCC_HSICALIBRATION_DEFAULT). This parameter must be a number between 0 and 0x1F. </para>
</parameterdescription>
</parameteritem>
</parameterlist>
</para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="697" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="697" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___l_s_i___configuration_1ga560de8b8991db4a296de878a7a8aa58b" prot="public" static="no">
        <name>__HAL_RCC_LSI_ENABLE</name>
        <param></param>
        <initializer>(*(<ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t *) RCC_CSR_LSION_BB = ENABLE)</initializer>
        <briefdescription>
<para>Macro to enable the Internal Low Speed oscillator (LSI). </para>
        </briefdescription>
        <detaileddescription>
<para><simplesect kind="note"><para>After enabling the LSI, the application software should wait on LSIRDY flag to be set indicating that LSI clock is stable and can be used to clock the IWDG and/or the RTC. </para>
</simplesect>
</para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="713" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="713" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___l_s_i___configuration_1ga4f96095bb4acda60b7f66d5d927da181" prot="public" static="no">
        <name>__HAL_RCC_LSI_DISABLE</name>
        <param></param>
        <initializer>(*(<ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t *) RCC_CSR_LSION_BB = DISABLE)</initializer>
        <briefdescription>
<para>Macro to disable the Internal Low Speed oscillator (LSI). </para>
        </briefdescription>
        <detaileddescription>
<para><simplesect kind="note"><para>LSI can not be disabled if the IWDG is running. </para>
</simplesect>
<simplesect kind="note"><para>When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator clock cycles. </para>
</simplesect>
</para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="720" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="720" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___h_s_e___configuration_1gaa3d98648399f15d02645ef84f6ca8e4b" prot="public" static="no">
        <name>__HAL_RCC_HSE_CONFIG</name>
        <param><defname>__STATE__</defname></param>
        <initializer>                    do{                                                     \
                      if ((__STATE__) == <ref refid="group___r_c_c___h_s_e___config_1gabc4f70a44776c557af20496b04d9a9db" kindref="member">RCC_HSE_ON</ref>)                        \
                      {                                                     \
                        SET_BIT(RCC-&gt;CR, <ref refid="group___peripheral___registers___bits___definition_1gadb8228c9020595b4cf9995137b8c9a7d" kindref="member">RCC_CR_HSEON</ref>);                     \
                      }                                                     \
                      else if ((__STATE__) == <ref refid="group___r_c_c___h_s_e___config_1ga1616626d23fbce440398578855df6f97" kindref="member">RCC_HSE_OFF</ref>)                  \
                      {                                                     \
                        CLEAR_BIT(RCC-&gt;CR, <ref refid="group___peripheral___registers___bits___definition_1gadb8228c9020595b4cf9995137b8c9a7d" kindref="member">RCC_CR_HSEON</ref>);                   \
                        CLEAR_BIT(RCC-&gt;CR, <ref refid="group___peripheral___registers___bits___definition_1gaa3288090671af5a959aae4d7f7696d55" kindref="member">RCC_CR_HSEBYP</ref>);                  \
                      }                                                     \
                      else if ((__STATE__) == <ref refid="group___r_c_c___h_s_e___config_1ga5ca515db2d5c4d5bdb9ee3d154df2704" kindref="member">RCC_HSE_BYPASS</ref>)               \
                      {                                                     \
                        SET_BIT(RCC-&gt;CR, <ref refid="group___peripheral___registers___bits___definition_1gaa3288090671af5a959aae4d7f7696d55" kindref="member">RCC_CR_HSEBYP</ref>);                    \
                        SET_BIT(RCC-&gt;CR, <ref refid="group___peripheral___registers___bits___definition_1gadb8228c9020595b4cf9995137b8c9a7d" kindref="member">RCC_CR_HSEON</ref>);                     \
                      }                                                     \
                      else                                                  \
                      {                                                     \
                        CLEAR_BIT(RCC-&gt;CR, <ref refid="group___peripheral___registers___bits___definition_1gadb8228c9020595b4cf9995137b8c9a7d" kindref="member">RCC_CR_HSEON</ref>);                   \
                        CLEAR_BIT(RCC-&gt;CR, <ref refid="group___peripheral___registers___bits___definition_1gaa3288090671af5a959aae4d7f7696d55" kindref="member">RCC_CR_HSEBYP</ref>);                  \
                      }                                                     \
                    }while(0U)</initializer>
        <briefdescription>
<para>Macro to configure the External High Speed oscillator (HSE). </para>
        </briefdescription>
        <detaileddescription>
<para><simplesect kind="note"><para>Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not supported by this macro. User should request a transition to HSE Off first and then HSE On or HSE Bypass. </para>
</simplesect>
<simplesect kind="note"><para>After enabling the HSE (RCC_HSE_ON or RCC_HSE_Bypass), the application software should wait on HSERDY flag to be set indicating that HSE clock is stable and can be used to clock the PLL and/or system clock. </para>
</simplesect>
<simplesect kind="note"><para>HSE state can not be changed if it is used directly or through the PLL as system clock. In this case, you have to select another source of the system clock then change the HSE state (ex. disable it). </para>
</simplesect>
<simplesect kind="note"><para>The HSE is stopped by hardware when entering STOP and STANDBY modes. </para>
</simplesect>
<simplesect kind="note"><para>This function reset the CSSON bit, so if the clock security system(CSS) was previously enabled you have to enable it again after calling this function. </para>
</simplesect>
<parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>&lt;strong&gt;STATE&lt;/strong&gt;</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the new state of the HSE. This parameter can be one of the following values: <itemizedlist>
<listitem><para><ref refid="group___r_c_c___h_s_e___config_1ga1616626d23fbce440398578855df6f97" kindref="member">RCC_HSE_OFF</ref> turn OFF the HSE oscillator, HSERDY flag goes low after 6 HSE oscillator clock cycles. </para>
</listitem>
<listitem><para><ref refid="group___r_c_c___h_s_e___config_1gabc4f70a44776c557af20496b04d9a9db" kindref="member">RCC_HSE_ON</ref> turn ON the HSE oscillator </para>
</listitem>
<listitem><para><ref refid="group___r_c_c___h_s_e___config_1ga5ca515db2d5c4d5bdb9ee3d154df2704" kindref="member">RCC_HSE_BYPASS</ref> HSE oscillator bypassed with external clock </para>
</listitem>
</itemizedlist>
</para>
</parameterdescription>
</parameteritem>
</parameterlist>
</para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="752" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="752" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___l_s_e___configuration_1ga6b2b48f429e347c1c9c469122c64798b" prot="public" static="no">
        <name>__HAL_RCC_LSE_CONFIG</name>
        <param><defname>__STATE__</defname></param>
        <initializer>                    do{                                                     \
                      if ((__STATE__) == <ref refid="group___r_c_c___l_s_e___config_1gac981ea636c2f215e4473901e0912f55a" kindref="member">RCC_LSE_ON</ref>)                        \
                      {                                                     \
                        SET_BIT(RCC-&gt;BDCR, <ref refid="group___peripheral___registers___bits___definition_1ga00145f8814cb9a5b180d76499d97aead" kindref="member">RCC_BDCR_LSEON</ref>);                   \
                      }                                                     \
                      else if ((__STATE__) == <ref refid="group___r_c_c___l_s_e___config_1ga6645c27708d0cad1a4ab61d2abb24c77" kindref="member">RCC_LSE_OFF</ref>)                  \
                      {                                                     \
                        CLEAR_BIT(RCC-&gt;BDCR, <ref refid="group___peripheral___registers___bits___definition_1ga00145f8814cb9a5b180d76499d97aead" kindref="member">RCC_BDCR_LSEON</ref>);                 \
                        CLEAR_BIT(RCC-&gt;BDCR, <ref refid="group___peripheral___registers___bits___definition_1ga542dffd7f8dc4da5401b54d822a22af0" kindref="member">RCC_BDCR_LSEBYP</ref>);                \
                      }                                                     \
                      else if ((__STATE__) == <ref refid="group___r_c_c___l_s_e___config_1gaad580157edbae878edbcc83c5a68e767" kindref="member">RCC_LSE_BYPASS</ref>)               \
                      {                                                     \
                        SET_BIT(RCC-&gt;BDCR, <ref refid="group___peripheral___registers___bits___definition_1ga542dffd7f8dc4da5401b54d822a22af0" kindref="member">RCC_BDCR_LSEBYP</ref>);                  \
                        SET_BIT(RCC-&gt;BDCR, <ref refid="group___peripheral___registers___bits___definition_1ga00145f8814cb9a5b180d76499d97aead" kindref="member">RCC_BDCR_LSEON</ref>);                   \
                      }                                                     \
                      else                                                  \
                      {                                                     \
                        CLEAR_BIT(RCC-&gt;BDCR, <ref refid="group___peripheral___registers___bits___definition_1ga00145f8814cb9a5b180d76499d97aead" kindref="member">RCC_BDCR_LSEON</ref>);                 \
                        CLEAR_BIT(RCC-&gt;BDCR, <ref refid="group___peripheral___registers___bits___definition_1ga542dffd7f8dc4da5401b54d822a22af0" kindref="member">RCC_BDCR_LSEBYP</ref>);                \
                      }                                                     \
                    }while(0U)</initializer>
        <briefdescription>
<para>Macro to configure the External Low Speed oscillator (LSE). </para>
        </briefdescription>
        <detaileddescription>
<para><simplesect kind="note"><para>Transitions LSE Bypass to LSE On and LSE On to LSE Bypass are not supported by this macro. </para>
</simplesect>
<simplesect kind="note"><para>As the LSE is in the Backup domain and write access is denied to this domain after reset, you have to enable write access using HAL_PWR_EnableBkUpAccess() function before to configure the LSE (to be done once after reset). </para>
</simplesect>
<simplesect kind="note"><para>After enabling the LSE (RCC_LSE_ON or RCC_LSE_BYPASS), the application software should wait on LSERDY flag to be set indicating that LSE clock is stable and can be used to clock the RTC. </para>
</simplesect>
<parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>&lt;strong&gt;STATE&lt;/strong&gt;</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the new state of the LSE. This parameter can be one of the following values: <itemizedlist>
<listitem><para><ref refid="group___r_c_c___l_s_e___config_1ga6645c27708d0cad1a4ab61d2abb24c77" kindref="member">RCC_LSE_OFF</ref> turn OFF the LSE oscillator, LSERDY flag goes low after 6 LSE oscillator clock cycles. </para>
</listitem>
<listitem><para><ref refid="group___r_c_c___l_s_e___config_1gac981ea636c2f215e4473901e0912f55a" kindref="member">RCC_LSE_ON</ref> turn ON the LSE oscillator. </para>
</listitem>
<listitem><para><ref refid="group___r_c_c___l_s_e___config_1gaad580157edbae878edbcc83c5a68e767" kindref="member">RCC_LSE_BYPASS</ref> LSE oscillator bypassed with external clock. </para>
</listitem>
</itemizedlist>
</para>
</parameterdescription>
</parameteritem>
</parameterlist>
</para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="800" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="800" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___p_l_l___configuration_1gaaf196a2df41b0bcbc32745c2b218e696" prot="public" static="no">
        <name>__HAL_RCC_PLL_ENABLE</name>
        <param></param>
        <initializer>(*(<ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t *) RCC_CR_PLLON_BB = ENABLE)</initializer>
        <briefdescription>
<para>Macro to enable the main PLL. </para>
        </briefdescription>
        <detaileddescription>
<para><simplesect kind="note"><para>After enabling the main PLL, the application software should wait on PLLRDY flag to be set indicating that PLL clock is stable and can be used as system clock source. </para>
</simplesect>
<simplesect kind="note"><para>The main PLL is disabled by hardware when entering STOP and STANDBY modes. </para>
</simplesect>
</para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="837" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="837" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___p_l_l___configuration_1ga718a6afcb1492cc2796be78445a7d5ab" prot="public" static="no">
        <name>__HAL_RCC_PLL_DISABLE</name>
        <param></param>
        <initializer>(*(<ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t *) RCC_CR_PLLON_BB = DISABLE)</initializer>
        <briefdescription>
<para>Macro to disable the main PLL. </para>
        </briefdescription>
        <detaileddescription>
<para><simplesect kind="note"><para>The main PLL can not be disabled if it is used as system clock source </para>
</simplesect>
</para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="842" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="842" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___p_l_l___configuration_1gadff34131a73367bbf345984ea5fdecca" prot="public" static="no">
        <name>__HAL_RCC_PLL_CONFIG</name>
        <param><defname>__RCC_PLLSOURCE__</defname></param>
        <param><defname>__PLLMUL__</defname></param>
        <initializer>          MODIFY_REG(RCC-&gt;CFGR, (<ref refid="group___peripheral___registers___bits___definition_1gaba4a5dbbd286f07a97f5aa6e6f3f6a57" kindref="member">RCC_CFGR_PLLSRC</ref> | <ref refid="group___peripheral___registers___bits___definition_1ga9735c088436b547fff3baae2bbaa0426" kindref="member">RCC_CFGR_PLLMULL</ref>),((__RCC_PLLSOURCE__) | (__PLLMUL__) ))</initializer>
        <briefdescription>
<para>Macro to configure the main PLL clock source and multiplication factors. </para>
        </briefdescription>
        <detaileddescription>
<para><simplesect kind="note"><para>This function must be used only when the main PLL is disabled.</para>
</simplesect>
<parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>&lt;strong&gt;RCC_PLLSOURCE&lt;/strong&gt;</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the PLL entry clock source. This parameter can be one of the following values: <itemizedlist>
<listitem><para><ref refid="group___r_c_c___p_l_l___clock___source_1ga09fff12a4e92f4da5980321b7f99b632" kindref="member">RCC_PLLSOURCE_HSI_DIV2</ref> HSI oscillator clock selected as PLL clock entry </para>
</listitem>
<listitem><para><ref refid="group___r_c_c___p_l_l___clock___source_1ga197cea7fe5c2db26fe7fcdb0f99dd4d7" kindref="member">RCC_PLLSOURCE_HSE</ref> HSE oscillator clock selected as PLL clock entry </para>
</listitem>
</itemizedlist>
</para>
</parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>&lt;strong&gt;PLLMUL&lt;/strong&gt;</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the multiplication factor for PLL VCO output clock This parameter can be one of the following values: <itemizedlist>
<listitem><para>RCC_PLL_MUL4 PLLVCO = PLL clock entry x 4 </para>
</listitem>
<listitem><para>RCC_PLL_MUL6 PLLVCO = PLL clock entry x 6 </para>
</listitem>
<listitem><para>RCC_PLL_MUL2 PLLVCO = PLL clock entry x 2 </para>
</listitem>
<listitem><para>RCC_PLL_MUL3 PLLVCO = PLL clock entry x 3 </para>
</listitem>
<listitem><para>RCC_PLL_MUL10 PLLVCO = PLL clock entry x 10 </para>
</listitem>
<listitem><para>RCC_PLL_MUL11 PLLVCO = PLL clock entry x 11 </para>
</listitem>
<listitem><para>RCC_PLL_MUL12 PLLVCO = PLL clock entry x 12 </para>
</listitem>
<listitem><para>RCC_PLL_MUL13 PLLVCO = PLL clock entry x 13 </para>
</listitem>
<listitem><para>RCC_PLL_MUL14 PLLVCO = PLL clock entry x 14 </para>
</listitem>
<listitem><para>RCC_PLL_MUL15 PLLVCO = PLL clock entry x 15 </para>
</listitem>
<listitem><para>RCC_PLL_MUL16 PLLVCO = PLL clock entry x 16 </para>
</listitem>
<listitem><para>RCC_PLL_MUL8 PLLVCO = PLL clock entry x 8 </para>
</listitem>
<listitem><para>RCC_PLL_MUL9 PLLVCO = PLL clock entry x 9 </para>
</listitem>
</itemizedlist>
</para>
</parameterdescription>
</parameteritem>
</parameterlist>
</para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="874" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="874" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___p_l_l___configuration_1ga3ea1390f8124e2b3b8d53e95541d6e53" prot="public" static="no">
        <name>__HAL_RCC_GET_PLL_OSCSOURCE</name>
        <param></param>
        <initializer>((uint32_t)(READ_BIT(RCC-&gt;CFGR, <ref refid="group___peripheral___registers___bits___definition_1gaba4a5dbbd286f07a97f5aa6e6f3f6a57" kindref="member">RCC_CFGR_PLLSRC</ref>)))</initializer>
        <briefdescription>
<para>Get oscillator clock selected as PLL input clock. </para>
        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>The</parametername>
</parameternamelist>
<parameterdescription>
<para>clock source used for PLL entry. The returned value can be one of the following: <itemizedlist>
<listitem><para><ref refid="group___r_c_c___p_l_l___clock___source_1ga09fff12a4e92f4da5980321b7f99b632" kindref="member">RCC_PLLSOURCE_HSI_DIV2</ref> HSI oscillator clock selected as PLL input clock </para>
</listitem>
<listitem><para><ref refid="group___r_c_c___p_l_l___clock___source_1ga197cea7fe5c2db26fe7fcdb0f99dd4d7" kindref="member">RCC_PLLSOURCE_HSE</ref> HSE oscillator clock selected as PLL input clock </para>
</listitem>
</itemizedlist>
</para>
</parameterdescription>
</parameteritem>
</parameterlist>
</para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="883" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="883" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___get___clock__source_1gaa29be28740b3d480e83efbc2e695c1b8" prot="public" static="no">
        <name>__HAL_RCC_SYSCLK_CONFIG</name>
        <param><defname>__SYSCLKSOURCE__</defname></param>
        <initializer>                  MODIFY_REG(RCC-&gt;CFGR, <ref refid="group___peripheral___registers___bits___definition_1ga0eea5e5f7743a7e8995b8beeb18355c1" kindref="member">RCC_CFGR_SW</ref>, (__SYSCLKSOURCE__))</initializer>
        <briefdescription>
<para>Macro to configure the system clock source. </para>
        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>&lt;strong&gt;SYSCLKSOURCE&lt;/strong&gt;</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the system clock source. This parameter can be one of the following values: <itemizedlist>
<listitem><para><ref refid="group___r_c_c___system___clock___source_1gaaeeb699502e7d7a9f1b5d57fcf1f5095" kindref="member">RCC_SYSCLKSOURCE_HSI</ref> HSI oscillator is used as system clock source. </para>
</listitem>
<listitem><para><ref refid="group___r_c_c___system___clock___source_1ga9116d0627e1e7f33c48e1357b9a35a1c" kindref="member">RCC_SYSCLKSOURCE_HSE</ref> HSE oscillator is used as system clock source. </para>
</listitem>
<listitem><para><ref refid="group___r_c_c___system___clock___source_1ga5caf08ac71d7dd7e7b2e3e421606aca7" kindref="member">RCC_SYSCLKSOURCE_PLLCLK</ref> PLL output is used as system clock source. </para>
</listitem>
</itemizedlist>
</para>
</parameterdescription>
</parameteritem>
</parameterlist>
</para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="901" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="901" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___get___clock__source_1gac99c2453d9e77c8b457acc0210e754c2" prot="public" static="no">
        <name>__HAL_RCC_GET_SYSCLK_SOURCE</name>
        <param></param>
        <initializer>((uint32_t)(READ_BIT(RCC-&gt;CFGR,<ref refid="group___peripheral___registers___bits___definition_1ga15bf2269500dc97e137315f44aa015c9" kindref="member">RCC_CFGR_SWS</ref>)))</initializer>
        <briefdescription>
<para>Macro to get the clock source used as system clock. </para>
        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>The</parametername>
</parameternamelist>
<parameterdescription>
<para>clock source used as system clock. The returned value can be one of the following: <itemizedlist>
<listitem><para><ref refid="group___r_c_c___system___clock___source___status_1ga0d6c2b0b2d59e6591295649853bb2abd" kindref="member">RCC_SYSCLKSOURCE_STATUS_HSI</ref> HSI used as system clock </para>
</listitem>
<listitem><para><ref refid="group___r_c_c___system___clock___source___status_1ga3847769265bf19becf7b976a7e908a64" kindref="member">RCC_SYSCLKSOURCE_STATUS_HSE</ref> HSE used as system clock </para>
</listitem>
<listitem><para><ref refid="group___r_c_c___system___clock___source___status_1ga4f05019ec09da478d084f44dbaad7d6d" kindref="member">RCC_SYSCLKSOURCE_STATUS_PLLCLK</ref> PLL used as system clock </para>
</listitem>
</itemizedlist>
</para>
</parameterdescription>
</parameteritem>
</parameterlist>
</para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="911" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="911" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c_ex___m_c_ox___clock___config_1ga7e5f7f1efc92794b6f0e96068240b45e" prot="public" static="no">
        <name>__HAL_RCC_MCO1_CONFIG</name>
        <param><defname>__MCOCLKSOURCE__</defname></param>
        <param><defname>__MCODIV__</defname></param>
        <initializer>                 MODIFY_REG(RCC-&gt;CFGR, <ref refid="group___peripheral___registers___bits___definition_1gaf2d7212d83114d355736613e6dc1dbde" kindref="member">RCC_CFGR_MCO</ref>, (__MCOCLKSOURCE__))</initializer>
        <briefdescription>
<para>Macro to configure the MCO clock. </para>
        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>&lt;strong&gt;MCOCLKSOURCE&lt;/strong&gt;</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the MCO clock source. This parameter can be one of the following values: <itemizedlist>
<listitem><para>RCC_MCO1SOURCE_NOCLOCK No clock selected as MCO clock </para>
</listitem>
<listitem><para>RCC_MCO1SOURCE_SYSCLK System clock (SYSCLK) selected as MCO clock </para>
</listitem>
<listitem><para>RCC_MCO1SOURCE_HSI HSI selected as MCO clock </para>
</listitem>
<listitem><para>RCC_MCO1SOURCE_HSE HSE selected as MCO clock </para>
</listitem>
<listitem><para>RCC_MCO1SOURCE_PLLCLK PLL clock divided by 2 selected as MCO clock </para>
</listitem>
</itemizedlist>
</para>
</parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>&lt;strong&gt;MCODIV&lt;/strong&gt;</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the MCO clock prescaler. This parameter can be one of the following values: <itemizedlist>
<listitem><para>RCC_MCODIV_1 No division applied on MCO clock source </para>
</listitem>
</itemizedlist>
</para>
</parameterdescription>
</parameteritem>
</parameterlist>
</para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="953" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="953" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___r_t_c___clock___configuration_1ga2d6c4c7e951bfd007d26988fbfe6eaa4" prot="public" static="no">
        <name>__HAL_RCC_RTC_CONFIG</name>
        <param><defname>__RTC_CLKSOURCE__</defname></param>
        <initializer>MODIFY_REG(RCC-&gt;BDCR, <ref refid="group___peripheral___registers___bits___definition_1gabe30dbd38f6456990ee641648bc05d40" kindref="member">RCC_BDCR_RTCSEL</ref>, (__RTC_CLKSOURCE__))</initializer>
        <briefdescription>
<para>Macro to configure the RTC clock (RTCCLK). </para>
        </briefdescription>
        <detaileddescription>
<para><simplesect kind="note"><para>As the RTC clock configuration bits are in the Backup domain and write access is denied to this domain after reset, you have to enable write access using the Power Backup Access macro before to configure the RTC clock source (to be done once after reset). </para>
</simplesect>
<simplesect kind="note"><para>Once the RTC clock is configured it can&apos;t be changed unless the Backup domain is reset using <ref refid="group___r_c_c___r_t_c___clock___configuration_1ga3bf7da608ff985873ca8e248fb1dc4f0" kindref="member">__HAL_RCC_BACKUPRESET_FORCE()</ref> macro, or by a Power On Reset (POR).</para>
</simplesect>
<parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>&lt;strong&gt;RTC_CLKSOURCE&lt;/strong&gt;</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the RTC clock source. This parameter can be one of the following values: <itemizedlist>
<listitem><para><ref refid="group___r_c_c___r_t_c___clock___source_1gacce0b2f54d103340d8c3a218e86e295d" kindref="member">RCC_RTCCLKSOURCE_NO_CLK</ref> No clock selected as RTC clock </para>
</listitem>
<listitem><para><ref refid="group___r_c_c___r_t_c___clock___source_1ga5dca8d63f250a20bd6bc005670d0c150" kindref="member">RCC_RTCCLKSOURCE_LSE</ref> LSE selected as RTC clock </para>
</listitem>
<listitem><para><ref refid="group___r_c_c___r_t_c___clock___source_1gab47a1afb8b5eef9f20f4772961d0a5f4" kindref="member">RCC_RTCCLKSOURCE_LSI</ref> LSI selected as RTC clock </para>
</listitem>
<listitem><para><ref refid="group___r_c_c___r_t_c___clock___source_1ga7e022374ec3ceffa94e5bb6310c35c83" kindref="member">RCC_RTCCLKSOURCE_HSE_DIV128</ref> HSE divided by 128 selected as RTC clock </para>
</listitem>
</itemizedlist>
</para>
</parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="note"><para>If the LSE or LSI is used as RTC clock source, the RTC continues to work in STOP and STANDBY modes, and can be used as wakeup source. However, when the HSE clock is used as RTC clock source, the RTC cannot be used in STOP and STANDBY modes. </para>
</simplesect>
<simplesect kind="note"><para>The maximum input clock frequency for RTC is 1MHz (when using HSE as RTC clock source). </para>
</simplesect>
</para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="987" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="987" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___r_t_c___clock___configuration_1gad40d00ff1c984ebd011ea9f6e7f93c44" prot="public" static="no">
        <name>__HAL_RCC_GET_RTC_SOURCE</name>
        <param></param>
        <initializer>(READ_BIT(RCC-&gt;BDCR, <ref refid="group___peripheral___registers___bits___definition_1gabe30dbd38f6456990ee641648bc05d40" kindref="member">RCC_BDCR_RTCSEL</ref>))</initializer>
        <briefdescription>
<para>Macro to get the RTC clock source. </para>
        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>The</parametername>
</parameternamelist>
<parameterdescription>
<para>clock source can be one of the following values: <itemizedlist>
<listitem><para><ref refid="group___r_c_c___r_t_c___clock___source_1gacce0b2f54d103340d8c3a218e86e295d" kindref="member">RCC_RTCCLKSOURCE_NO_CLK</ref> No clock selected as RTC clock </para>
</listitem>
<listitem><para><ref refid="group___r_c_c___r_t_c___clock___source_1ga5dca8d63f250a20bd6bc005670d0c150" kindref="member">RCC_RTCCLKSOURCE_LSE</ref> LSE selected as RTC clock </para>
</listitem>
<listitem><para><ref refid="group___r_c_c___r_t_c___clock___source_1gab47a1afb8b5eef9f20f4772961d0a5f4" kindref="member">RCC_RTCCLKSOURCE_LSI</ref> LSI selected as RTC clock </para>
</listitem>
<listitem><para><ref refid="group___r_c_c___r_t_c___clock___source_1ga7e022374ec3ceffa94e5bb6310c35c83" kindref="member">RCC_RTCCLKSOURCE_HSE_DIV128</ref> HSE divided by 128 selected as RTC clock </para>
</listitem>
</itemizedlist>
</para>
</parameterdescription>
</parameteritem>
</parameterlist>
</para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="996" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="996" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___r_t_c___clock___configuration_1gab7cc36427c31da645a0e38e181f8ce0f" prot="public" static="no">
        <name>__HAL_RCC_RTC_ENABLE</name>
        <param></param>
        <initializer>(*(<ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t *) RCC_BDCR_RTCEN_BB = ENABLE)</initializer>
        <briefdescription>
<para>Macro to enable the the RTC clock. </para>
        </briefdescription>
        <detaileddescription>
<para><simplesect kind="note"><para>These macros must be used only after the RTC clock source was selected. </para>
</simplesect>
</para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1001" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1001" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___r_t_c___clock___configuration_1gaab5eeb81fc9f0c8d4450069f7a751855" prot="public" static="no">
        <name>__HAL_RCC_RTC_DISABLE</name>
        <param></param>
        <initializer>(*(<ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t *) RCC_BDCR_RTCEN_BB = DISABLE)</initializer>
        <briefdescription>
<para>Macro to disable the the RTC clock. </para>
        </briefdescription>
        <detaileddescription>
<para><simplesect kind="note"><para>These macros must be used only after the RTC clock source was selected. </para>
</simplesect>
</para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1006" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1006" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___r_t_c___clock___configuration_1ga3bf7da608ff985873ca8e248fb1dc4f0" prot="public" static="no">
        <name>__HAL_RCC_BACKUPRESET_FORCE</name>
        <param></param>
        <initializer>(*(<ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t *) RCC_BDCR_BDRST_BB = ENABLE)</initializer>
        <briefdescription>
<para>Macro to force the Backup domain reset. </para>
        </briefdescription>
        <detaileddescription>
<para><simplesect kind="note"><para>This function resets the RTC peripheral (including the backup registers) and the RTC clock source selection in RCC_BDCR register. </para>
</simplesect>
</para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1012" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1012" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___r_t_c___clock___configuration_1ga14f32622c65f4ae239ba8cb00d510321" prot="public" static="no">
        <name>__HAL_RCC_BACKUPRESET_RELEASE</name>
        <param></param>
        <initializer>(*(<ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t *) RCC_BDCR_BDRST_BB = DISABLE)</initializer>
        <briefdescription>
<para>Macros to release the Backup domain reset. </para>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1016" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1016" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___flags___interrupts___management_1ga180fb20a37b31a6e4f7e59213a6c0405" prot="public" static="no">
        <name>__HAL_RCC_ENABLE_IT</name>
        <param><defname>__INTERRUPT__</defname></param>
        <initializer>(*(<ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint8_t *) RCC_CIR_BYTE1_ADDRESS |= (__INTERRUPT__))</initializer>
        <briefdescription>
<para>Enable RCC interrupt. </para>
        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>&lt;strong&gt;INTERRUPT&lt;/strong&gt;</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the RCC interrupt sources to be enabled. This parameter can be any combination of the following values: <itemizedlist>
<listitem><para><ref refid="group___r_c_c___interrupt_1ga2b4ef277c1b71f96e0bef4b9a72fca94" kindref="member">RCC_IT_LSIRDY</ref> LSI ready interrupt </para>
</listitem>
<listitem><para><ref refid="group___r_c_c___interrupt_1gad6b6e78a426850f595ef180d292a673d" kindref="member">RCC_IT_LSERDY</ref> LSE ready interrupt </para>
</listitem>
<listitem><para><ref refid="group___r_c_c___interrupt_1ga69637e51b71f73f519c8c0a0613d042f" kindref="member">RCC_IT_HSIRDY</ref> HSI ready interrupt </para>
</listitem>
<listitem><para><ref refid="group___r_c_c___interrupt_1gad13eaede352bca59611e6cae68665866" kindref="member">RCC_IT_HSERDY</ref> HSE ready interrupt </para>
</listitem>
<listitem><para><ref refid="group___r_c_c___interrupt_1ga68d48e7811fb58f2649dce6cf0d823d9" kindref="member">RCC_IT_PLLRDY</ref> main PLL ready interrupt </para>
</listitem>
</itemizedlist>
</para>
</parameterdescription>
</parameteritem>
</parameterlist>
</para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1043" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1043" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___flags___interrupts___management_1gafc4df8cd4df0a529d11f18bf1f7e9f50" prot="public" static="no">
        <name>__HAL_RCC_DISABLE_IT</name>
        <param><defname>__INTERRUPT__</defname></param>
        <initializer>(*(<ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint8_t *) RCC_CIR_BYTE1_ADDRESS &amp;= (uint8_t)(~(__INTERRUPT__)))</initializer>
        <briefdescription>
<para>Disable RCC interrupt. </para>
        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>&lt;strong&gt;INTERRUPT&lt;/strong&gt;</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the RCC interrupt sources to be disabled. This parameter can be any combination of the following values: <itemizedlist>
<listitem><para><ref refid="group___r_c_c___interrupt_1ga2b4ef277c1b71f96e0bef4b9a72fca94" kindref="member">RCC_IT_LSIRDY</ref> LSI ready interrupt </para>
</listitem>
<listitem><para><ref refid="group___r_c_c___interrupt_1gad6b6e78a426850f595ef180d292a673d" kindref="member">RCC_IT_LSERDY</ref> LSE ready interrupt </para>
</listitem>
<listitem><para><ref refid="group___r_c_c___interrupt_1ga69637e51b71f73f519c8c0a0613d042f" kindref="member">RCC_IT_HSIRDY</ref> HSI ready interrupt </para>
</listitem>
<listitem><para><ref refid="group___r_c_c___interrupt_1gad13eaede352bca59611e6cae68665866" kindref="member">RCC_IT_HSERDY</ref> HSE ready interrupt </para>
</listitem>
<listitem><para><ref refid="group___r_c_c___interrupt_1ga68d48e7811fb58f2649dce6cf0d823d9" kindref="member">RCC_IT_PLLRDY</ref> main PLL ready interrupt </para>
</listitem>
</itemizedlist>
</para>
</parameterdescription>
</parameteritem>
</parameterlist>
</para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1061" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1061" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___flags___interrupts___management_1ga9d8ab157f58045b8daf8136bee54f139" prot="public" static="no">
        <name>__HAL_RCC_CLEAR_IT</name>
        <param><defname>__INTERRUPT__</defname></param>
        <initializer>(*(<ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint8_t *) RCC_CIR_BYTE2_ADDRESS = (__INTERRUPT__))</initializer>
        <briefdescription>
<para>Clear the RCC&apos;s interrupt pending bits. </para>
        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>&lt;strong&gt;INTERRUPT&lt;/strong&gt;</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the interrupt pending bit to clear. This parameter can be any combination of the following values: <itemizedlist>
<listitem><para><ref refid="group___r_c_c___interrupt_1ga2b4ef277c1b71f96e0bef4b9a72fca94" kindref="member">RCC_IT_LSIRDY</ref> LSI ready interrupt. </para>
</listitem>
<listitem><para><ref refid="group___r_c_c___interrupt_1gad6b6e78a426850f595ef180d292a673d" kindref="member">RCC_IT_LSERDY</ref> LSE ready interrupt. </para>
</listitem>
<listitem><para><ref refid="group___r_c_c___interrupt_1ga69637e51b71f73f519c8c0a0613d042f" kindref="member">RCC_IT_HSIRDY</ref> HSI ready interrupt. </para>
</listitem>
<listitem><para><ref refid="group___r_c_c___interrupt_1gad13eaede352bca59611e6cae68665866" kindref="member">RCC_IT_HSERDY</ref> HSE ready interrupt. </para>
</listitem>
<listitem><para><ref refid="group___r_c_c___interrupt_1ga68d48e7811fb58f2649dce6cf0d823d9" kindref="member">RCC_IT_PLLRDY</ref> Main PLL ready interrupt. </para>
</listitem>
<listitem><para><ref refid="group___r_c_c___interrupt_1ga9bb34a4912d2084dc1c0834eb53aa7a3" kindref="member">RCC_IT_CSS</ref> Clock Security System interrupt </para>
</listitem>
</itemizedlist>
</para>
</parameterdescription>
</parameteritem>
</parameterlist>
</para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1080" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1080" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___flags___interrupts___management_1ga134af980b892f362c05ae21922cd828d" prot="public" static="no">
        <name>__HAL_RCC_GET_IT</name>
        <param><defname>__INTERRUPT__</defname></param>
        <initializer>((RCC-&gt;CIR &amp; (__INTERRUPT__)) == (__INTERRUPT__))</initializer>
        <briefdescription>
<para>Check the RCC&apos;s interrupt has occurred or not. </para>
        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>&lt;strong&gt;INTERRUPT&lt;/strong&gt;</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the RCC interrupt source to check. This parameter can be one of the following values: <itemizedlist>
<listitem><para><ref refid="group___r_c_c___interrupt_1ga2b4ef277c1b71f96e0bef4b9a72fca94" kindref="member">RCC_IT_LSIRDY</ref> LSI ready interrupt. </para>
</listitem>
<listitem><para><ref refid="group___r_c_c___interrupt_1gad6b6e78a426850f595ef180d292a673d" kindref="member">RCC_IT_LSERDY</ref> LSE ready interrupt. </para>
</listitem>
<listitem><para><ref refid="group___r_c_c___interrupt_1ga69637e51b71f73f519c8c0a0613d042f" kindref="member">RCC_IT_HSIRDY</ref> HSI ready interrupt. </para>
</listitem>
<listitem><para><ref refid="group___r_c_c___interrupt_1gad13eaede352bca59611e6cae68665866" kindref="member">RCC_IT_HSERDY</ref> HSE ready interrupt. </para>
</listitem>
<listitem><para><ref refid="group___r_c_c___interrupt_1ga68d48e7811fb58f2649dce6cf0d823d9" kindref="member">RCC_IT_PLLRDY</ref> Main PLL ready interrupt. </para>
</listitem>
<listitem><para><ref refid="group___r_c_c___interrupt_1ga9bb34a4912d2084dc1c0834eb53aa7a3" kindref="member">RCC_IT_CSS</ref> Clock Security System interrupt </para>
</listitem>
</itemizedlist>
</para>
</parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>The</parametername>
</parameternamelist>
<parameterdescription>
<para>new state of <bold>INTERRUPT</bold> (TRUE or FALSE). </para>
</parameterdescription>
</parameteritem>
</parameterlist>
</para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1100" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1100" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___flags___interrupts___management_1gaf28c11b36035ef1e27883ff7ee2c46b0" prot="public" static="no">
        <name>__HAL_RCC_CLEAR_RESET_FLAGS</name>
        <param></param>
        <initializer>(*(<ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t *)RCC_CSR_RMVF_BB = ENABLE)</initializer>
        <briefdescription>
<para>Set RMVF bit to clear the reset flags. The reset flags are RCC_FLAG_PINRST, RCC_FLAG_PORRST, RCC_FLAG_SFTRST, RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST. </para>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1106" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1106" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___flags___interrupts___management_1gae2d7d461630562bf2a2ddb31b1f96449" prot="public" static="no">
        <name>__HAL_RCC_GET_FLAG</name>
        <param><defname>__FLAG__</defname></param>
        <initializer>                                      (((((__FLAG__) &gt;&gt; 5U) == CR_REG_INDEX)?   RCC-&gt;CR   : \
                                      ((((__FLAG__) &gt;&gt; 5U) == BDCR_REG_INDEX)? RCC-&gt;BDCR : \
                                                                              RCC-&gt;CSR)) &amp; (1U &lt;&lt; ((__FLAG__) &amp; RCC_FLAG_MASK)))</initializer>
        <briefdescription>
<para>Check RCC flag is set or not. </para>
        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>&lt;strong&gt;FLAG&lt;/strong&gt;</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the flag to check. This parameter can be one of the following values: <itemizedlist>
<listitem><para><ref refid="group___r_c_c___flag_1ga827d986723e7ce652fa733bb8184d216" kindref="member">RCC_FLAG_HSIRDY</ref> HSI oscillator clock ready. </para>
</listitem>
<listitem><para><ref refid="group___r_c_c___flag_1ga173edf47bec93cf269a0e8d0fec9997c" kindref="member">RCC_FLAG_HSERDY</ref> HSE oscillator clock ready. </para>
</listitem>
<listitem><para><ref refid="group___r_c_c___flag_1gaf82d8afb18d9df75db1d6c08b9c50046" kindref="member">RCC_FLAG_PLLRDY</ref> Main PLL clock ready. </para>
</listitem>
<listitem><para><ref refid="group___r_c_c___flag_1gac9fb963db446c16e46a18908f7fe1927" kindref="member">RCC_FLAG_LSERDY</ref> LSE oscillator clock ready. </para>
</listitem>
<listitem><para><ref refid="group___r_c_c___flag_1ga8c5e4992314d347597621bfe7ab10d72" kindref="member">RCC_FLAG_LSIRDY</ref> LSI oscillator clock ready. </para>
</listitem>
<listitem><para><ref refid="group___r_c_c___flag_1gabfc3ab5d4a8a94ec1c9f38794ce37ad6" kindref="member">RCC_FLAG_PINRST</ref> Pin reset. </para>
</listitem>
<listitem><para><ref refid="group___r_c_c___flag_1ga39ad309070f416720207eece5da7dc2c" kindref="member">RCC_FLAG_PORRST</ref> POR/PDR reset. </para>
</listitem>
<listitem><para><ref refid="group___r_c_c___flag_1gaf7852615e9b19f0b2dbc8d08c7594b52" kindref="member">RCC_FLAG_SFTRST</ref> Software reset. </para>
</listitem>
<listitem><para><ref refid="group___r_c_c___flag_1gaac46bac8a97cf16635ff7ffc1e6c657f" kindref="member">RCC_FLAG_IWDGRST</ref> Independent Watchdog reset. </para>
</listitem>
<listitem><para><ref refid="group___r_c_c___flag_1gaa80b60b2d497ccd7b7de1075009999a7" kindref="member">RCC_FLAG_WWDGRST</ref> Window Watchdog reset. </para>
</listitem>
<listitem><para><ref refid="group___r_c_c___flag_1ga67049531354aed7546971163d02c9920" kindref="member">RCC_FLAG_LPWRRST</ref> Low Power reset. </para>
</listitem>
</itemizedlist>
</para>
</parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>The</parametername>
</parameternamelist>
<parameterdescription>
<para>new state of <bold>FLAG</bold> (TRUE or FALSE). </para>
</parameterdescription>
</parameteritem>
</parameterlist>
</para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1131" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1131" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___timeout_1gae578b5efd6bd38193ab426ce65cb77b1" prot="public" static="no">
        <name>RCC_DBP_TIMEOUT_VALUE</name>
        <initializer>100U    /* 100 ms */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1202" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1202" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___timeout_1gafe8ed1c0ca0e1c17ea69e09391498cc7" prot="public" static="no">
        <name>RCC_LSE_TIMEOUT_VALUE</name>
        <initializer><ref refid="stm32f1xx__hal__conf_8h_1a85e6fc812dc26f7161a04be2568a5462" kindref="member">LSE_STARTUP_TIMEOUT</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1204" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1204" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___timeout_1gab3caadc0f23d394d1033aba55d31fcdc" prot="public" static="no">
        <name>CLOCKSWITCH_TIMEOUT_VALUE</name>
        <initializer>5000    /* 5 s    */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1205" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1205" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___timeout_1gac0cd4ed24fa948844e1a40b12c450f32" prot="public" static="no">
        <name>HSE_TIMEOUT_VALUE</name>
        <initializer><ref refid="stm32f1xx__hal__conf_8h_1a68ecbc9b0a1a40a1ec9d18d5e9747c4f" kindref="member">HSE_STARTUP_TIMEOUT</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1206" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1206" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___timeout_1gad9e56670dcbbe9dbc3a8971b36bbec58" prot="public" static="no">
        <name>HSI_TIMEOUT_VALUE</name>
        <initializer>2U      /* 2 ms (minimum Tick + 1) */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1207" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1207" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___timeout_1gad52c7f624c88b0c82ab41b9dbd2b347f" prot="public" static="no">
        <name>LSI_TIMEOUT_VALUE</name>
        <initializer>2U      /* 2 ms (minimum Tick + 1) */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1208" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1208" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___timeout_1gad54d8ad9b3511329efee38b3ad0665de" prot="public" static="no">
        <name>PLL_TIMEOUT_VALUE</name>
        <initializer>2U      /* 2 ms (minimum Tick + 1) */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1209" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1209" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___register___offset_1ga539e07c3b3c55f1f1d47231341fb11e1" prot="public" static="no">
        <name>RCC_OFFSET</name>
        <initializer>(RCC_BASE - <ref refid="group___peripheral__memory__map_1ga9171f49478fa86d932f89e78e73b88b0" kindref="member">PERIPH_BASE</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1218" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1218" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___register___offset_1ga6df8d81c05c07cb0c26bbf27ea7fe55c" prot="public" static="no">
        <name>RCC_CR_OFFSET</name>
        <initializer>0x00U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1219" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1219" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___register___offset_1gafb1e90a88869585b970749de3c16ce4a" prot="public" static="no">
        <name>RCC_CFGR_OFFSET</name>
        <initializer>0x04U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1220" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1220" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___register___offset_1gace77000e86938c6253dc08e8c17e891a" prot="public" static="no">
        <name>RCC_CIR_OFFSET</name>
        <initializer>0x08U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1221" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1221" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___register___offset_1gaf234fe5d9628a3f0769721e76f83c566" prot="public" static="no">
        <name>RCC_BDCR_OFFSET</name>
        <initializer>0x20U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1222" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1222" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___register___offset_1ga63141585a221eed1fd009eb80e406619" prot="public" static="no">
        <name>RCC_CSR_OFFSET</name>
        <initializer>0x24U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1223" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1223" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___bit_address___alias_region_1gacda2a01fba2f4f6b28d6533aef2f2396" prot="public" static="no">
        <name>RCC_CR_OFFSET_BB</name>
        <initializer>(RCC_OFFSET + RCC_CR_OFFSET)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1233" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1233" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___bit_address___alias_region_1gaff4bdac027bca99768bdbdd4bd794abc" prot="public" static="no">
        <name>RCC_CFGR_OFFSET_BB</name>
        <initializer>(RCC_OFFSET + RCC_CFGR_OFFSET)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1234" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1234" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___bit_address___alias_region_1gae509d1d4d3915d2d95b0c141e09a8fd2" prot="public" static="no">
        <name>RCC_CIR_OFFSET_BB</name>
        <initializer>(RCC_OFFSET + RCC_CIR_OFFSET)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1235" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1235" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___bit_address___alias_region_1ga3dc42f75899d92ca31a9ca30609ac43a" prot="public" static="no">
        <name>RCC_BDCR_OFFSET_BB</name>
        <initializer>(RCC_OFFSET + RCC_BDCR_OFFSET)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1236" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1236" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___bit_address___alias_region_1gad07932326df75b09ed7c43233a7c6666" prot="public" static="no">
        <name>RCC_CSR_OFFSET_BB</name>
        <initializer>(RCC_OFFSET + RCC_CSR_OFFSET)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1237" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1237" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___bit_address___alias_region_1ga9bf60daa74224ea82d3df7e08d4533f1" prot="public" static="no">
        <name>RCC_HSION_BIT_NUMBER</name>
        <initializer>RCC_CR_HSION_Pos</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1241" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1241" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___bit_address___alias_region_1gabd3eca3cc8b1501f9d8a62c4a0ebcfe7" prot="public" static="no">
        <name>RCC_CR_HSION_BB</name>
        <initializer>((uint32_t)(<ref refid="group___peripheral__memory__map_1gaed7efc100877000845c236ccdc9e144a" kindref="member">PERIPH_BB_BASE</ref> + (RCC_CR_OFFSET_BB * 32U) + (RCC_HSION_BIT_NUMBER * 4U)))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1242" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1242" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___bit_address___alias_region_1gaa9092b285e421195958ef49d9396b321" prot="public" static="no">
        <name>RCC_HSEON_BIT_NUMBER</name>
        <initializer>RCC_CR_HSEON_Pos</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1244" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1244" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___bit_address___alias_region_1gabefdd36d54615fa5771dccb9985ec3b6" prot="public" static="no">
        <name>RCC_CR_HSEON_BB</name>
        <initializer>((uint32_t)(<ref refid="group___peripheral__memory__map_1gaed7efc100877000845c236ccdc9e144a" kindref="member">PERIPH_BB_BASE</ref> + (RCC_CR_OFFSET_BB * 32U) + (RCC_HSEON_BIT_NUMBER * 4U)))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1245" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1245" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___bit_address___alias_region_1gaa8a1695db870d271a9e79bf0272ec8b6" prot="public" static="no">
        <name>RCC_CSSON_BIT_NUMBER</name>
        <initializer>RCC_CR_CSSON_Pos</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1247" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1247" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___bit_address___alias_region_1ga37c353c62ad303e661e99f20dcc6d1f0" prot="public" static="no">
        <name>RCC_CR_CSSON_BB</name>
        <initializer>((uint32_t)(<ref refid="group___peripheral__memory__map_1gaed7efc100877000845c236ccdc9e144a" kindref="member">PERIPH_BB_BASE</ref> + (RCC_CR_OFFSET_BB * 32U) + (RCC_CSSON_BIT_NUMBER * 4U)))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1248" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1248" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___bit_address___alias_region_1gaed4c77e51cc821b9645cb7874bf5861b" prot="public" static="no">
        <name>RCC_PLLON_BIT_NUMBER</name>
        <initializer>RCC_CR_PLLON_Pos</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1250" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1250" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___bit_address___alias_region_1ga0b0a8f171b66cc0d767716ba23ad3c6f" prot="public" static="no">
        <name>RCC_CR_PLLON_BB</name>
        <initializer>((uint32_t)(<ref refid="group___peripheral__memory__map_1gaed7efc100877000845c236ccdc9e144a" kindref="member">PERIPH_BB_BASE</ref> + (RCC_CR_OFFSET_BB * 32U) + (RCC_PLLON_BIT_NUMBER * 4U)))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1251" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1251" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___bit_address___alias_region_1ga577ffeb20561aa8395fe5327807b5709" prot="public" static="no">
        <name>RCC_LSION_BIT_NUMBER</name>
        <initializer>RCC_CSR_LSION_Pos</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1255" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1255" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___bit_address___alias_region_1gac34a2d63deae3efc65e66f8fb3c26dae" prot="public" static="no">
        <name>RCC_CSR_LSION_BB</name>
        <initializer>((uint32_t)(<ref refid="group___peripheral__memory__map_1gaed7efc100877000845c236ccdc9e144a" kindref="member">PERIPH_BB_BASE</ref> + (RCC_CSR_OFFSET_BB * 32U) + (RCC_LSION_BIT_NUMBER * 4U)))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1256" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1256" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___bit_address___alias_region_1ga6cd8836230fcbaf491e9713233690611" prot="public" static="no">
        <name>RCC_RMVF_BIT_NUMBER</name>
        <initializer>RCC_CSR_RMVF_Pos</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1259" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1259" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___bit_address___alias_region_1ga40f8ee2c5fa801d0b72ae230578dd77b" prot="public" static="no">
        <name>RCC_CSR_RMVF_BB</name>
        <initializer>((uint32_t)(<ref refid="group___peripheral__memory__map_1gaed7efc100877000845c236ccdc9e144a" kindref="member">PERIPH_BB_BASE</ref> + (RCC_CSR_OFFSET_BB * 32U) + (RCC_RMVF_BIT_NUMBER * 4U)))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1260" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1260" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___bit_address___alias_region_1ga16e388a406aa93969e2713dd2e0d43e7" prot="public" static="no">
        <name>RCC_LSEON_BIT_NUMBER</name>
        <initializer>RCC_BDCR_LSEON_Pos</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1264" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1264" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___bit_address___alias_region_1gaf8dc69c1e125aaaba41c6e2f9e2121be" prot="public" static="no">
        <name>RCC_BDCR_LSEON_BB</name>
        <initializer>((uint32_t)(<ref refid="group___peripheral__memory__map_1gaed7efc100877000845c236ccdc9e144a" kindref="member">PERIPH_BB_BASE</ref> + (RCC_BDCR_OFFSET_BB * 32U) + (RCC_LSEON_BIT_NUMBER * 4U)))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1265" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1265" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___bit_address___alias_region_1ga099cfa567c89f8643f7671d84ba18a7b" prot="public" static="no">
        <name>RCC_LSEBYP_BIT_NUMBER</name>
        <initializer>RCC_BDCR_LSEBYP_Pos</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1268" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1268" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___bit_address___alias_region_1gaf47f797e830f0ed3209a792cf96bf8fc" prot="public" static="no">
        <name>RCC_BDCR_LSEBYP_BB</name>
        <initializer>((uint32_t)(<ref refid="group___peripheral__memory__map_1gaed7efc100877000845c236ccdc9e144a" kindref="member">PERIPH_BB_BASE</ref> + (RCC_BDCR_OFFSET_BB * 32U) + (RCC_LSEBYP_BIT_NUMBER * 4U)))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1269" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1269" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___bit_address___alias_region_1gac4074d20c157f0892c6effb8bf22c8d7" prot="public" static="no">
        <name>RCC_RTCEN_BIT_NUMBER</name>
        <initializer>RCC_BDCR_RTCEN_Pos</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1272" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1272" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___bit_address___alias_region_1ga583ba8653153b48a06473d0a331f781d" prot="public" static="no">
        <name>RCC_BDCR_RTCEN_BB</name>
        <initializer>((uint32_t)(<ref refid="group___peripheral__memory__map_1gaed7efc100877000845c236ccdc9e144a" kindref="member">PERIPH_BB_BASE</ref> + (RCC_BDCR_OFFSET_BB * 32U) + (RCC_RTCEN_BIT_NUMBER * 4U)))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1273" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1273" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___bit_address___alias_region_1ga68b0f7a13e733453c7efcd66a6ee251d" prot="public" static="no">
        <name>RCC_BDRST_BIT_NUMBER</name>
        <initializer>RCC_BDCR_BDRST_Pos</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1276" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1276" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___bit_address___alias_region_1ga5e5805d3c5b9ad3ebc13e030e5fdd86c" prot="public" static="no">
        <name>RCC_BDCR_BDRST_BB</name>
        <initializer>((uint32_t)(<ref refid="group___peripheral__memory__map_1gaed7efc100877000845c236ccdc9e144a" kindref="member">PERIPH_BB_BASE</ref> + (RCC_BDCR_OFFSET_BB * 32U) + (RCC_BDRST_BIT_NUMBER * 4U)))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1277" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1277" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___private___constants_1ga1da336203f39dd57462e7f331271f699" prot="public" static="no">
        <name>RCC_CR_BYTE2_ADDRESS</name>
        <initializer>((uint32_t)(RCC_BASE + RCC_CR_OFFSET + 0x02U))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1284" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1284" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___private___constants_1ga97f80d22ba3506a43accbeb9ceb31f51" prot="public" static="no">
        <name>RCC_CIR_BYTE1_ADDRESS</name>
        <initializer>((uint32_t)(RCC_BASE + RCC_CIR_OFFSET + 0x01U))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1287" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1287" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___private___constants_1ga1387fb2dfadb830eb83ab2772c8d2294" prot="public" static="no">
        <name>RCC_CIR_BYTE2_ADDRESS</name>
        <initializer>((uint32_t)(RCC_BASE + RCC_CIR_OFFSET + 0x02U))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1290" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1290" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___private___constants_1ga56feb1abcd35b22427fa55164c585afa" prot="public" static="no">
        <name>CR_REG_INDEX</name>
        <initializer>((uint8_t)1)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1293" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1293" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___private___constants_1ga114b3e5b2a2cdb5d85f65511fe085a6d" prot="public" static="no">
        <name>BDCR_REG_INDEX</name>
        <initializer>((uint8_t)2)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1294" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1294" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___private___constants_1gab9507f2d9ee5d477b11363b052cd07c8" prot="public" static="no">
        <name>CSR_REG_INDEX</name>
        <initializer>((uint8_t)3)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1295" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1295" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___private___constants_1ga80017c6bf8a5c6f53a1a21bb8db93a82" prot="public" static="no">
        <name>RCC_FLAG_MASK</name>
        <initializer>((uint8_t)0x1F)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1297" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1297" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___alias___for___legacy_1ga524cb83b267a1cac3c64843d79d43e77" prot="public" static="no">
        <name>__HAL_RCC_SYSCFG_CLK_DISABLE</name>
        <initializer>__HAL_RCC_AFIO_CLK_DISABLE</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1309" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1309" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___alias___for___legacy_1ga1e50d7ed8e42180bf3096dc1eafa72f2" prot="public" static="no">
        <name>__HAL_RCC_SYSCFG_CLK_ENABLE</name>
        <initializer>__HAL_RCC_AFIO_CLK_ENABLE</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1310" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1310" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___alias___for___legacy_1ga463cabb3db996d551bd0d43a70dd6089" prot="public" static="no">
        <name>__HAL_RCC_SYSCFG_FORCE_RESET</name>
        <initializer>__HAL_RCC_AFIO_FORCE_RESET</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1311" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1311" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___alias___for___legacy_1ga9eaf6d564e3273977b23f9519747f0bf" prot="public" static="no">
        <name>__HAL_RCC_SYSCFG_RELEASE_RESET</name>
        <initializer>__HAL_RCC_AFIO_RELEASE_RESET</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1312" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1312" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___private___macros_1ga13202f72c93b28705bd35aab3cbd951f" prot="public" static="no">
        <name>IS_RCC_PLLSOURCE</name>
        <param><defname>__SOURCE__</defname></param>
        <initializer>                                      (((__SOURCE__) == <ref refid="group___r_c_c___p_l_l___clock___source_1ga09fff12a4e92f4da5980321b7f99b632" kindref="member">RCC_PLLSOURCE_HSI_DIV2</ref>) || \
                                      ((__SOURCE__) == <ref refid="group___r_c_c___p_l_l___clock___source_1ga197cea7fe5c2db26fe7fcdb0f99dd4d7" kindref="member">RCC_PLLSOURCE_HSE</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1317" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1317" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___private___macros_1ga68584e3b585c1c1770d504a030d0dd34" prot="public" static="no">
        <name>IS_RCC_OSCILLATORTYPE</name>
        <param><defname>__OSCILLATOR__</defname></param>
        <initializer>                                               (((__OSCILLATOR__) == RCC_OSCILLATORTYPE_NONE)                           || \
                                               (((__OSCILLATOR__) &amp; RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE) || \
                                               (((__OSCILLATOR__) &amp; RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI) || \
                                               (((__OSCILLATOR__) &amp; RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI) || \
                                               (((__OSCILLATOR__) &amp; RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1319" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1319" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___private___macros_1ga3c9bb7f31e4cd8436a41ae33c8908226" prot="public" static="no">
        <name>IS_RCC_HSE</name>
        <param><defname>__HSE__</defname></param>
        <initializer>                             (((__HSE__) == <ref refid="group___r_c_c___h_s_e___config_1ga1616626d23fbce440398578855df6f97" kindref="member">RCC_HSE_OFF</ref>) || ((__HSE__) == <ref refid="group___r_c_c___h_s_e___config_1gabc4f70a44776c557af20496b04d9a9db" kindref="member">RCC_HSE_ON</ref>) || \
                             ((__HSE__) == <ref refid="group___r_c_c___h_s_e___config_1ga5ca515db2d5c4d5bdb9ee3d154df2704" kindref="member">RCC_HSE_BYPASS</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1324" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1324" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___private___macros_1ga6c766af016cdc1d63f1ed64c5082737c" prot="public" static="no">
        <name>IS_RCC_LSE</name>
        <param><defname>__LSE__</defname></param>
        <initializer>                             (((__LSE__) == <ref refid="group___r_c_c___l_s_e___config_1ga6645c27708d0cad1a4ab61d2abb24c77" kindref="member">RCC_LSE_OFF</ref>) || ((__LSE__) == <ref refid="group___r_c_c___l_s_e___config_1gac981ea636c2f215e4473901e0912f55a" kindref="member">RCC_LSE_ON</ref>) || \
                             ((__LSE__) == <ref refid="group___r_c_c___l_s_e___config_1gaad580157edbae878edbcc83c5a68e767" kindref="member">RCC_LSE_BYPASS</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1326" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1326" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___private___macros_1ga230f351a740560f6b51cdc4b7051606e" prot="public" static="no">
        <name>IS_RCC_HSI</name>
        <param><defname>__HSI__</defname></param>
        <initializer>(((__HSI__) == <ref refid="group___r_c_c___h_s_i___config_1ga1b34d37d3b51afec0758b3ddc7a7e665" kindref="member">RCC_HSI_OFF</ref>) || ((__HSI__) == <ref refid="group___r_c_c___h_s_i___config_1ga0bf09ef9e46d5da25cced7b3122f92f5" kindref="member">RCC_HSI_ON</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1328" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1328" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___private___macros_1ga0811e1266f1690c9f967df0129cb9d66" prot="public" static="no">
        <name>IS_RCC_CALIBRATION_VALUE</name>
        <param><defname>__VALUE__</defname></param>
        <initializer>((__VALUE__) &lt;= 0x1FU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1329" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1329" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___private___macros_1ga2961f77a4ee7870f36d9f7f6729a0608" prot="public" static="no">
        <name>IS_RCC_LSI</name>
        <param><defname>__LSI__</defname></param>
        <initializer>(((__LSI__) == <ref refid="group___r_c_c___l_s_i___config_1gaa1710927d79a2032f87f039c4a27356a" kindref="member">RCC_LSI_OFF</ref>) || ((__LSI__) == <ref refid="group___r_c_c___l_s_i___config_1ga6b364ac3500e60b6bff695ee518c87d6" kindref="member">RCC_LSI_ON</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1330" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1330" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___private___macros_1ga4e8a1f3a151c3011e915df4da312dd73" prot="public" static="no">
        <name>IS_RCC_PLL</name>
        <param><defname>__PLL__</defname></param>
        <initializer>                             (((__PLL__) == <ref refid="group___r_c_c___p_l_l___config_1gae47a612f8e15c32917ee2181362d88f3" kindref="member">RCC_PLL_NONE</ref>) || ((__PLL__) == <ref refid="group___r_c_c___p_l_l___config_1ga3a8d5c8bcb101c6ca1a574729acfa903" kindref="member">RCC_PLL_OFF</ref>) || \
                             ((__PLL__) == <ref refid="group___r_c_c___p_l_l___config_1gaf86dbee130304ba5760818f56d34ec91" kindref="member">RCC_PLL_ON</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1331" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1331" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___private___macros_1gaedf7abbab300ed340b88d5f665910707" prot="public" static="no">
        <name>IS_RCC_CLOCKTYPE</name>
        <param><defname>CLK</defname></param>
        <initializer>                               ((((CLK) &amp; <ref refid="group___r_c_c___system___clock___type_1ga7e721f5bf3fe925f78dae0356165332e" kindref="member">RCC_CLOCKTYPE_SYSCLK</ref>) == <ref refid="group___r_c_c___system___clock___type_1ga7e721f5bf3fe925f78dae0356165332e" kindref="member">RCC_CLOCKTYPE_SYSCLK</ref>) || \
                               (((CLK) &amp; <ref refid="group___r_c_c___system___clock___type_1gaa5330efbd790632856a2b15851517ef9" kindref="member">RCC_CLOCKTYPE_HCLK</ref>)   == <ref refid="group___r_c_c___system___clock___type_1gaa5330efbd790632856a2b15851517ef9" kindref="member">RCC_CLOCKTYPE_HCLK</ref>)   || \
                               (((CLK) &amp; <ref refid="group___r_c_c___system___clock___type_1gab00c7b70f0770a616be4b5df45a454c4" kindref="member">RCC_CLOCKTYPE_PCLK1</ref>)  == <ref refid="group___r_c_c___system___clock___type_1gab00c7b70f0770a616be4b5df45a454c4" kindref="member">RCC_CLOCKTYPE_PCLK1</ref>)  || \
                               (((CLK) &amp; <ref refid="group___r_c_c___system___clock___type_1gaef7e78706e597a6551d71f5f9ad60cc0" kindref="member">RCC_CLOCKTYPE_PCLK2</ref>)  == <ref refid="group___r_c_c___system___clock___type_1gaef7e78706e597a6551d71f5f9ad60cc0" kindref="member">RCC_CLOCKTYPE_PCLK2</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1334" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1334" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___private___macros_1ga7dc6fce00c2191e691fb2b17dd176d65" prot="public" static="no">
        <name>IS_RCC_SYSCLKSOURCE</name>
        <param><defname>__SOURCE__</defname></param>
        <initializer>                                         (((__SOURCE__) == <ref refid="group___r_c_c___system___clock___source_1gaaeeb699502e7d7a9f1b5d57fcf1f5095" kindref="member">RCC_SYSCLKSOURCE_HSI</ref>) || \
                                         ((__SOURCE__) == <ref refid="group___r_c_c___system___clock___source_1ga9116d0627e1e7f33c48e1357b9a35a1c" kindref="member">RCC_SYSCLKSOURCE_HSE</ref>) || \
                                         ((__SOURCE__) == <ref refid="group___r_c_c___system___clock___source_1ga5caf08ac71d7dd7e7b2e3e421606aca7" kindref="member">RCC_SYSCLKSOURCE_PLLCLK</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1338" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1338" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___private___macros_1gae09fa77206ca9cb1952b7d0ae49c8f4c" prot="public" static="no">
        <name>IS_RCC_SYSCLKSOURCE_STATUS</name>
        <param><defname>__SOURCE__</defname></param>
        <initializer>                                                (((__SOURCE__) == <ref refid="group___r_c_c___system___clock___source___status_1ga0d6c2b0b2d59e6591295649853bb2abd" kindref="member">RCC_SYSCLKSOURCE_STATUS_HSI</ref>) || \
                                                ((__SOURCE__) == <ref refid="group___r_c_c___system___clock___source___status_1ga3847769265bf19becf7b976a7e908a64" kindref="member">RCC_SYSCLKSOURCE_STATUS_HSE</ref>) || \
                                                ((__SOURCE__) == <ref refid="group___r_c_c___system___clock___source___status_1ga4f05019ec09da478d084f44dbaad7d6d" kindref="member">RCC_SYSCLKSOURCE_STATUS_PLLCLK</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1341" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1341" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___private___macros_1ga0f01b4d9e55bcb7fcbd2c08f6d7bb5b3" prot="public" static="no">
        <name>IS_RCC_HCLK</name>
        <param><defname>__HCLK__</defname></param>
        <initializer>                               (((__HCLK__) == <ref refid="group___r_c_c___a_h_b___clock___source_1ga226f5bf675015ea677868132b6b83494" kindref="member">RCC_SYSCLK_DIV1</ref>) || ((__HCLK__) == <ref refid="group___r_c_c___a_h_b___clock___source_1gac37c0610458a92e3cb32ec81014625c3" kindref="member">RCC_SYSCLK_DIV2</ref>) || \
                               ((__HCLK__) == <ref refid="group___r_c_c___a_h_b___clock___source_1ga6fd3652d6853563cdf388a4386b9d22f" kindref="member">RCC_SYSCLK_DIV4</ref>) || ((__HCLK__) == <ref refid="group___r_c_c___a_h_b___clock___source_1ga7def31373854ba9c72bb76b1d13e3aad" kindref="member">RCC_SYSCLK_DIV8</ref>) || \
                               ((__HCLK__) == <ref refid="group___r_c_c___a_h_b___clock___source_1ga895462b261e03eade3d0139cc1327a51" kindref="member">RCC_SYSCLK_DIV16</ref>) || ((__HCLK__) == <ref refid="group___r_c_c___a_h_b___clock___source_1ga73814b5a7ee000687ec8334637ca5b14" kindref="member">RCC_SYSCLK_DIV64</ref>) || \
                               ((__HCLK__) == <ref refid="group___r_c_c___a_h_b___clock___source_1ga43eddf4d4160df30548a714dce102ad8" kindref="member">RCC_SYSCLK_DIV128</ref>) || ((__HCLK__) == <ref refid="group___r_c_c___a_h_b___clock___source_1ga94956d6e9c3a78230bf660b838f987e2" kindref="member">RCC_SYSCLK_DIV256</ref>) || \
                               ((__HCLK__) == <ref refid="group___r_c_c___a_h_b___clock___source_1gabe18a9d55c0858bbfe3db657fb64c76d" kindref="member">RCC_SYSCLK_DIV512</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1344" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1344" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___private___macros_1ga378b8fcc2e64326f6f98b30cb3fc22d9" prot="public" static="no">
        <name>IS_RCC_PCLK</name>
        <param><defname>__PCLK__</defname></param>
        <initializer>                               (((__PCLK__) == <ref refid="group___r_c_c___a_p_b1___a_p_b2___clock___source_1ga8e3fcdef0e5d77bb61a52420fe1e9fbc" kindref="member">RCC_HCLK_DIV1</ref>) || ((__PCLK__) == <ref refid="group___r_c_c___a_p_b1___a_p_b2___clock___source_1ga4d2ebcf280d85e8449a5fb7b994b5169" kindref="member">RCC_HCLK_DIV2</ref>) || \
                               ((__PCLK__) == <ref refid="group___r_c_c___a_p_b1___a_p_b2___clock___source_1ga85b5f4fd936e22a3f4df5ed756f6e083" kindref="member">RCC_HCLK_DIV4</ref>) || ((__PCLK__) == <ref refid="group___r_c_c___a_p_b1___a_p_b2___clock___source_1gadb18bc60e2c639cb59244bedb54f7bb3" kindref="member">RCC_HCLK_DIV8</ref>) || \
                               ((__PCLK__) == <ref refid="group___r_c_c___a_p_b1___a_p_b2___clock___source_1ga27ac27d48360121bc2dc68b99dc8845d" kindref="member">RCC_HCLK_DIV16</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1349" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1349" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___private___macros_1ga9fa7b8751b8f868f0f1dd55b6efced65" prot="public" static="no">
        <name>IS_RCC_MCO</name>
        <param><defname>__MCO__</defname></param>
        <initializer>((__MCO__) == <ref refid="group___r_c_c___m_c_o___index_1gad9bc2abe13f0d3e62a5f9aa381927eb3" kindref="member">RCC_MCO</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1352" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1352" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___private___macros_1gab281379d2f6361a20a082259be63af0f" prot="public" static="no">
        <name>IS_RCC_MCODIV</name>
        <param><defname>__DIV__</defname></param>
        <initializer>(((__DIV__) == RCC_MCODIV_1))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1353" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1353" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___private___macros_1gacd1d98013cd9a28e8b1544adf931e7b3" prot="public" static="no">
        <name>IS_RCC_RTCCLKSOURCE</name>
        <param><defname>__SOURCE__</defname></param>
        <initializer>                                          (((__SOURCE__) == <ref refid="group___r_c_c___r_t_c___clock___source_1gacce0b2f54d103340d8c3a218e86e295d" kindref="member">RCC_RTCCLKSOURCE_NO_CLK</ref>) || \
                                          ((__SOURCE__) == <ref refid="group___r_c_c___r_t_c___clock___source_1ga5dca8d63f250a20bd6bc005670d0c150" kindref="member">RCC_RTCCLKSOURCE_LSE</ref>) || \
                                          ((__SOURCE__) == <ref refid="group___r_c_c___r_t_c___clock___source_1gab47a1afb8b5eef9f20f4772961d0a5f4" kindref="member">RCC_RTCCLKSOURCE_LSI</ref>) || \
                                          ((__SOURCE__) == <ref refid="group___r_c_c___r_t_c___clock___source_1ga7e022374ec3ceffa94e5bb6310c35c83" kindref="member">RCC_RTCCLKSOURCE_HSE_DIV128</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1354" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="1354" bodyend="-1"/>
      </memberdef>
      </sectiondef>
      <sectiondef kind="func">
      <memberdef kind="function" id="group___r_c_c___exported___functions___group1_1ga064f7d9878ecdc1d4852cba2b9e6a52e" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type><ref refid="stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f" kindref="member">HAL_StatusTypeDef</ref></type>
        <definition>HAL_StatusTypeDef HAL_RCC_DeInit</definition>
        <argsstring>(void)</argsstring>
        <name>HAL_RCC_DeInit</name>
        <param>
          <type>void</type>
        </param>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1156" column="19" declfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" declline="1156" declcolumn="19"/>
      </memberdef>
      <memberdef kind="function" id="group___r_c_c___exported___functions___group1_1ga9c504088722e03830df6caad932ad06b" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type><ref refid="stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f" kindref="member">HAL_StatusTypeDef</ref></type>
        <definition>HAL_StatusTypeDef HAL_RCC_OscConfig</definition>
        <argsstring>(RCC_OscInitTypeDef *RCC_OscInitStruct)</argsstring>
        <name>HAL_RCC_OscConfig</name>
        <param>
          <type><ref refid="struct_r_c_c___osc_init_type_def" kindref="compound">RCC_OscInitTypeDef</ref> *</type>
          <declname>RCC_OscInitStruct</declname>
        </param>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1157" column="19" declfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" declline="1157" declcolumn="19"/>
      </memberdef>
      <memberdef kind="function" id="group___r_c_c___exported___functions___group1_1gad0a4b5c7459219fafc15f3f867563ef3" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type><ref refid="stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f" kindref="member">HAL_StatusTypeDef</ref></type>
        <definition>HAL_StatusTypeDef HAL_RCC_ClockConfig</definition>
        <argsstring>(RCC_ClkInitTypeDef *RCC_ClkInitStruct, uint32_t FLatency)</argsstring>
        <name>HAL_RCC_ClockConfig</name>
        <param>
          <type><ref refid="struct_r_c_c___clk_init_type_def" kindref="compound">RCC_ClkInitTypeDef</ref> *</type>
          <declname>RCC_ClkInitStruct</declname>
        </param>
        <param>
          <type>uint32_t</type>
          <declname>FLatency</declname>
        </param>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1158" column="19" declfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" declline="1158" declcolumn="19"/>
      </memberdef>
      <memberdef kind="function" id="group___r_c_c___exported___functions___group2_1ga9de46b9c4ecdb1a5e34136b051a6132c" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void HAL_RCC_MCOConfig</definition>
        <argsstring>(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)</argsstring>
        <name>HAL_RCC_MCOConfig</name>
        <param>
          <type>uint32_t</type>
          <declname>RCC_MCOx</declname>
        </param>
        <param>
          <type>uint32_t</type>
          <declname>RCC_MCOSource</declname>
        </param>
        <param>
          <type>uint32_t</type>
          <declname>RCC_MCODiv</declname>
        </param>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1169" column="19" declfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" declline="1169" declcolumn="19"/>
      </memberdef>
      <memberdef kind="function" id="group___r_c_c___exported___functions___group2_1gaa0f440ce71c18e95b12b2044cc044bea" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void HAL_RCC_EnableCSS</definition>
        <argsstring>(void)</argsstring>
        <name>HAL_RCC_EnableCSS</name>
        <param>
          <type>void</type>
        </param>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1170" column="19" declfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" declline="1170" declcolumn="19"/>
      </memberdef>
      <memberdef kind="function" id="group___r_c_c___exported___functions___group2_1gac2f9cf8f56fd7b22c62ddf32aa5ee3fb" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void HAL_RCC_DisableCSS</definition>
        <argsstring>(void)</argsstring>
        <name>HAL_RCC_DisableCSS</name>
        <param>
          <type>void</type>
        </param>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1171" column="19" declfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" declline="1171" declcolumn="19"/>
      </memberdef>
      <memberdef kind="function" id="group___r_c_c___exported___functions___group2_1ga887cafe88b21a059061b077a1e3fa7d8" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>uint32_t</type>
        <definition>uint32_t HAL_RCC_GetSysClockFreq</definition>
        <argsstring>(void)</argsstring>
        <name>HAL_RCC_GetSysClockFreq</name>
        <param>
          <type>void</type>
        </param>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1172" column="19" declfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" declline="1172" declcolumn="19"/>
      </memberdef>
      <memberdef kind="function" id="group___r_c_c___exported___functions___group2_1ga38d6c5c7a5d8758849912c9aa0a2156d" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>uint32_t</type>
        <definition>uint32_t HAL_RCC_GetHCLKFreq</definition>
        <argsstring>(void)</argsstring>
        <name>HAL_RCC_GetHCLKFreq</name>
        <param>
          <type>void</type>
        </param>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1173" column="19" declfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" declline="1173" declcolumn="19"/>
      </memberdef>
      <memberdef kind="function" id="group___r_c_c___exported___functions___group2_1gab3042d8ac5703ac696cabf0ee461c599" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>uint32_t</type>
        <definition>uint32_t HAL_RCC_GetPCLK1Freq</definition>
        <argsstring>(void)</argsstring>
        <name>HAL_RCC_GetPCLK1Freq</name>
        <param>
          <type>void</type>
        </param>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1174" column="19" declfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" declline="1174" declcolumn="19"/>
      </memberdef>
      <memberdef kind="function" id="group___r_c_c___exported___functions___group2_1gabbd5f8933a5ee05e4b3384e33026aca1" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>uint32_t</type>
        <definition>uint32_t HAL_RCC_GetPCLK2Freq</definition>
        <argsstring>(void)</argsstring>
        <name>HAL_RCC_GetPCLK2Freq</name>
        <param>
          <type>void</type>
        </param>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1175" column="19" declfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" declline="1175" declcolumn="19"/>
      </memberdef>
      <memberdef kind="function" id="group___r_c_c___exported___functions___group2_1gae2f9413fc447c2d7d6af3a8669c77b36" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void HAL_RCC_GetOscConfig</definition>
        <argsstring>(RCC_OscInitTypeDef *RCC_OscInitStruct)</argsstring>
        <name>HAL_RCC_GetOscConfig</name>
        <param>
          <type><ref refid="struct_r_c_c___osc_init_type_def" kindref="compound">RCC_OscInitTypeDef</ref> *</type>
          <declname>RCC_OscInitStruct</declname>
        </param>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1176" column="19" declfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" declline="1176" declcolumn="19"/>
      </memberdef>
      <memberdef kind="function" id="group___r_c_c___exported___functions___group2_1gabc95375dfca279d88b9ded9d063d2323" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void HAL_RCC_GetClockConfig</definition>
        <argsstring>(RCC_ClkInitTypeDef *RCC_ClkInitStruct, uint32_t *pFLatency)</argsstring>
        <name>HAL_RCC_GetClockConfig</name>
        <param>
          <type><ref refid="struct_r_c_c___clk_init_type_def" kindref="compound">RCC_ClkInitTypeDef</ref> *</type>
          <declname>RCC_ClkInitStruct</declname>
        </param>
        <param>
          <type>uint32_t *</type>
          <declname>pFLatency</declname>
        </param>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1177" column="19" declfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" declline="1177" declcolumn="19"/>
      </memberdef>
      <memberdef kind="function" id="group___r_c_c___exported___functions___group2_1ga0c124cf403362750513cae7fb6e6b195" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void HAL_RCC_NMI_IRQHandler</definition>
        <argsstring>(void)</argsstring>
        <name>HAL_RCC_NMI_IRQHandler</name>
        <param>
          <type>void</type>
        </param>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1180" column="19" declfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" declline="1180" declcolumn="19"/>
      </memberdef>
      <memberdef kind="function" id="group___r_c_c___exported___functions___group2_1gaa05b9157de5a48617bd06eb6aafa68aa" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void HAL_RCC_CSSCallback</definition>
        <argsstring>(void)</argsstring>
        <name>HAL_RCC_CSSCallback</name>
        <param>
          <type>void</type>
        </param>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="1183" column="19" declfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" declline="1183" declcolumn="19"/>
      </memberdef>
      </sectiondef>
    <briefdescription>
<para>Header file of RCC HAL module. </para>
    </briefdescription>
    <detaileddescription>
<para><simplesect kind="author"><para>MCD Application Team</para>
</simplesect>
<simplesect kind="attention"><para></para>
</simplesect>
<heading level="2"><center><copy/> Copyright (c) 2016 STMicroelectronics. All rights reserved.</center></heading>
</para>
<para>This software component is licensed by ST under BSD 3-Clause license, the &quot;License&quot;; You may not use this file except in compliance with the License. You may obtain a copy of the License at: opensource.org/licenses/BSD-3-Clause </para>
    </detaileddescription>
    <programlisting>
<codeline lineno="1"><highlight class="normal"></highlight></codeline>
<codeline lineno="20"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Define<sp/>to<sp/>prevent<sp/>recursive<sp/>inclusion<sp/>-------------------------------------*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="21"><highlight class="normal"></highlight><highlight class="preprocessor">#ifndef<sp/>__STM32F1xx_HAL_RCC_H</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="22"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__STM32F1xx_HAL_RCC_H</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="23"><highlight class="normal"></highlight></codeline>
<codeline lineno="24"><highlight class="normal"></highlight><highlight class="preprocessor">#ifdef<sp/>__cplusplus</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="25"><highlight class="normal"></highlight><highlight class="keyword">extern</highlight><highlight class="normal"><sp/></highlight><highlight class="stringliteral">&quot;C&quot;</highlight><highlight class="normal"><sp/>{</highlight></codeline>
<codeline lineno="26"><highlight class="normal"></highlight><highlight class="preprocessor">#endif</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="27"><highlight class="normal"></highlight></codeline>
<codeline lineno="28"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Includes<sp/>------------------------------------------------------------------*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="29"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&quot;<ref refid="stm32f1xx__hal__def_8h" kindref="compound">stm32f1xx_hal_def.h</ref>&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="30"><highlight class="normal"></highlight></codeline>
<codeline lineno="31"><highlight class="normal"></highlight></codeline>
<codeline lineno="40"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Exported<sp/>types<sp/>------------------------------------------------------------*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="41"><highlight class="normal"></highlight></codeline>
<codeline lineno="49" refid="struct_r_c_c___p_l_l_init_type_def" refkind="compound"><highlight class="normal"></highlight><highlight class="keyword">typedef</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">struct</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="50"><highlight class="normal">{</highlight></codeline>
<codeline lineno="51" refid="struct_r_c_c___p_l_l_init_type_def_1ab3bb33f461bb409576e1c899c962e0b0" refkind="member"><highlight class="normal"><sp/><sp/>uint32_t<sp/><ref refid="struct_r_c_c___p_l_l_init_type_def_1ab3bb33f461bb409576e1c899c962e0b0" kindref="member">PLLState</ref>;<sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="54" refid="struct_r_c_c___p_l_l_init_type_def_1a418ecda4a355c6a161e4893a7bc1897f" refkind="member"><highlight class="normal"><sp/><sp/>uint32_t<sp/><ref refid="struct_r_c_c___p_l_l_init_type_def_1a418ecda4a355c6a161e4893a7bc1897f" kindref="member">PLLSource</ref>;<sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="57" refid="struct_r_c_c___p_l_l_init_type_def_1a4a57e48e8e939695ff2a76456e6360ef" refkind="member"><highlight class="normal"><sp/><sp/>uint32_t<sp/><ref refid="struct_r_c_c___p_l_l_init_type_def_1a4a57e48e8e939695ff2a76456e6360ef" kindref="member">PLLMUL</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="59"><highlight class="normal">}<sp/><ref refid="struct_r_c_c___p_l_l_init_type_def" kindref="compound">RCC_PLLInitTypeDef</ref>;</highlight></codeline>
<codeline lineno="60"><highlight class="normal"></highlight></codeline>
<codeline lineno="64" refid="struct_r_c_c___clk_init_type_def" refkind="compound"><highlight class="normal"></highlight><highlight class="keyword">typedef</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">struct</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="65"><highlight class="normal">{</highlight></codeline>
<codeline lineno="66" refid="struct_r_c_c___clk_init_type_def_1afe92b105bff8e698233c286bb3018384" refkind="member"><highlight class="normal"><sp/><sp/>uint32_t<sp/><ref refid="struct_r_c_c___clk_init_type_def_1afe92b105bff8e698233c286bb3018384" kindref="member">ClockType</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="69" refid="struct_r_c_c___clk_init_type_def_1a02b70c23b593a55814d887f483ea0871" refkind="member"><highlight class="normal"><sp/><sp/>uint32_t<sp/><ref refid="struct_r_c_c___clk_init_type_def_1a02b70c23b593a55814d887f483ea0871" kindref="member">SYSCLKSource</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="72" refid="struct_r_c_c___clk_init_type_def_1a082c91ea9f270509aca7ae6ec42c2a54" refkind="member"><highlight class="normal"><sp/><sp/>uint32_t<sp/><ref refid="struct_r_c_c___clk_init_type_def_1a082c91ea9f270509aca7ae6ec42c2a54" kindref="member">AHBCLKDivider</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="75" refid="struct_r_c_c___clk_init_type_def_1a994aca51c40decfc340e045da1a6ca19" refkind="member"><highlight class="normal"><sp/><sp/>uint32_t<sp/><ref refid="struct_r_c_c___clk_init_type_def_1a994aca51c40decfc340e045da1a6ca19" kindref="member">APB1CLKDivider</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="78" refid="struct_r_c_c___clk_init_type_def_1a9bbc30e9f4ddf462bc1fa6ea273eb4db" refkind="member"><highlight class="normal"><sp/><sp/>uint32_t<sp/><ref refid="struct_r_c_c___clk_init_type_def_1a9bbc30e9f4ddf462bc1fa6ea273eb4db" kindref="member">APB2CLKDivider</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="80"><highlight class="normal">}<sp/><ref refid="struct_r_c_c___clk_init_type_def" kindref="compound">RCC_ClkInitTypeDef</ref>;</highlight></codeline>
<codeline lineno="81"><highlight class="normal"></highlight></codeline>
<codeline lineno="86"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Exported<sp/>constants<sp/>--------------------------------------------------------*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="95" refid="group___r_c_c___p_l_l___clock___source_1ga09fff12a4e92f4da5980321b7f99b632" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_PLLSOURCE_HSI_DIV2<sp/><sp/><sp/><sp/><sp/><sp/>0x00000000U<sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="96" refid="group___r_c_c___p_l_l___clock___source_1ga197cea7fe5c2db26fe7fcdb0f99dd4d7" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_PLLSOURCE_HSE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>RCC_CFGR_PLLSRC<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="105"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_OSCILLATORTYPE_NONE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00000000U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="106"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_OSCILLATORTYPE_HSE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00000001U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="107"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_OSCILLATORTYPE_HSI<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00000002U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="108"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_OSCILLATORTYPE_LSE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00000004U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="109"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_OSCILLATORTYPE_LSI<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00000008U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="117" refid="group___r_c_c___h_s_e___config_1ga1616626d23fbce440398578855df6f97" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_HSE_OFF<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00000000U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="118" refid="group___r_c_c___h_s_e___config_1gabc4f70a44776c557af20496b04d9a9db" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_HSE_ON<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>RCC_CR_HSEON<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="119" refid="group___r_c_c___h_s_e___config_1ga5ca515db2d5c4d5bdb9ee3d154df2704" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_HSE_BYPASS<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)(RCC_CR_HSEBYP<sp/>|<sp/>RCC_CR_HSEON))<sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="127" refid="group___r_c_c___l_s_e___config_1ga6645c27708d0cad1a4ab61d2abb24c77" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_LSE_OFF<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00000000U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="128" refid="group___r_c_c___l_s_e___config_1gac981ea636c2f215e4473901e0912f55a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_LSE_ON<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>RCC_BDCR_LSEON<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="129" refid="group___r_c_c___l_s_e___config_1gaad580157edbae878edbcc83c5a68e767" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_LSE_BYPASS<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)(RCC_BDCR_LSEBYP<sp/>|<sp/>RCC_BDCR_LSEON))<sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="138" refid="group___r_c_c___h_s_i___config_1ga1b34d37d3b51afec0758b3ddc7a7e665" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_HSI_OFF<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00000000U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="139" refid="group___r_c_c___h_s_i___config_1ga0bf09ef9e46d5da25cced7b3122f92f5" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_HSI_ON<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>RCC_CR_HSION<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="141"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_HSICALIBRATION_DEFAULT<sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x10U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Default<sp/>HSI<sp/>calibration<sp/>trimming<sp/>value<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="142"><highlight class="normal"></highlight></codeline>
<codeline lineno="150" refid="group___r_c_c___l_s_i___config_1gaa1710927d79a2032f87f039c4a27356a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_LSI_OFF<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00000000U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="151" refid="group___r_c_c___l_s_i___config_1ga6b364ac3500e60b6bff695ee518c87d6" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_LSI_ON<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>RCC_CSR_LSION<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="160" refid="group___r_c_c___p_l_l___config_1gae47a612f8e15c32917ee2181362d88f3" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_PLL_NONE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00000000U<sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="161" refid="group___r_c_c___p_l_l___config_1ga3a8d5c8bcb101c6ca1a574729acfa903" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_PLL_OFF<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00000001U<sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="162" refid="group___r_c_c___p_l_l___config_1gaf86dbee130304ba5760818f56d34ec91" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_PLL_ON<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00000002U<sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="171" refid="group___r_c_c___system___clock___type_1ga7e721f5bf3fe925f78dae0356165332e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_CLOCKTYPE_SYSCLK<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00000001U<sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="172" refid="group___r_c_c___system___clock___type_1gaa5330efbd790632856a2b15851517ef9" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_CLOCKTYPE_HCLK<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00000002U<sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="173" refid="group___r_c_c___system___clock___type_1gab00c7b70f0770a616be4b5df45a454c4" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_CLOCKTYPE_PCLK1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00000004U<sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="174" refid="group___r_c_c___system___clock___type_1gaef7e78706e597a6551d71f5f9ad60cc0" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_CLOCKTYPE_PCLK2<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00000008U<sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="183" refid="group___r_c_c___system___clock___source_1gaaeeb699502e7d7a9f1b5d57fcf1f5095" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_SYSCLKSOURCE_HSI<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>RCC_CFGR_SW_HSI<sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="184" refid="group___r_c_c___system___clock___source_1ga9116d0627e1e7f33c48e1357b9a35a1c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_SYSCLKSOURCE_HSE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>RCC_CFGR_SW_HSE<sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="185" refid="group___r_c_c___system___clock___source_1ga5caf08ac71d7dd7e7b2e3e421606aca7" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_SYSCLKSOURCE_PLLCLK<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>RCC_CFGR_SW_PLL<sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="194" refid="group___r_c_c___system___clock___source___status_1ga0d6c2b0b2d59e6591295649853bb2abd" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_SYSCLKSOURCE_STATUS_HSI<sp/><sp/><sp/><sp/><sp/><sp/>RCC_CFGR_SWS_HSI<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="195" refid="group___r_c_c___system___clock___source___status_1ga3847769265bf19becf7b976a7e908a64" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_SYSCLKSOURCE_STATUS_HSE<sp/><sp/><sp/><sp/><sp/><sp/>RCC_CFGR_SWS_HSE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="196" refid="group___r_c_c___system___clock___source___status_1ga4f05019ec09da478d084f44dbaad7d6d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_SYSCLKSOURCE_STATUS_PLLCLK<sp/><sp/><sp/>RCC_CFGR_SWS_PLL<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="205" refid="group___r_c_c___a_h_b___clock___source_1ga226f5bf675015ea677868132b6b83494" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_SYSCLK_DIV1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>RCC_CFGR_HPRE_DIV1<sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="206" refid="group___r_c_c___a_h_b___clock___source_1gac37c0610458a92e3cb32ec81014625c3" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_SYSCLK_DIV2<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>RCC_CFGR_HPRE_DIV2<sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="207" refid="group___r_c_c___a_h_b___clock___source_1ga6fd3652d6853563cdf388a4386b9d22f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_SYSCLK_DIV4<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>RCC_CFGR_HPRE_DIV4<sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="208" refid="group___r_c_c___a_h_b___clock___source_1ga7def31373854ba9c72bb76b1d13e3aad" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_SYSCLK_DIV8<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>RCC_CFGR_HPRE_DIV8<sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="209" refid="group___r_c_c___a_h_b___clock___source_1ga895462b261e03eade3d0139cc1327a51" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_SYSCLK_DIV16<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>RCC_CFGR_HPRE_DIV16<sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="210" refid="group___r_c_c___a_h_b___clock___source_1ga73814b5a7ee000687ec8334637ca5b14" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_SYSCLK_DIV64<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>RCC_CFGR_HPRE_DIV64<sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="211" refid="group___r_c_c___a_h_b___clock___source_1ga43eddf4d4160df30548a714dce102ad8" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_SYSCLK_DIV128<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>RCC_CFGR_HPRE_DIV128<sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="212" refid="group___r_c_c___a_h_b___clock___source_1ga94956d6e9c3a78230bf660b838f987e2" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_SYSCLK_DIV256<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>RCC_CFGR_HPRE_DIV256<sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="213" refid="group___r_c_c___a_h_b___clock___source_1gabe18a9d55c0858bbfe3db657fb64c76d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_SYSCLK_DIV512<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>RCC_CFGR_HPRE_DIV512<sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="222" refid="group___r_c_c___a_p_b1___a_p_b2___clock___source_1ga8e3fcdef0e5d77bb61a52420fe1e9fbc" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_HCLK_DIV1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>RCC_CFGR_PPRE1_DIV1<sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="223" refid="group___r_c_c___a_p_b1___a_p_b2___clock___source_1ga4d2ebcf280d85e8449a5fb7b994b5169" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_HCLK_DIV2<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>RCC_CFGR_PPRE1_DIV2<sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="224" refid="group___r_c_c___a_p_b1___a_p_b2___clock___source_1ga85b5f4fd936e22a3f4df5ed756f6e083" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_HCLK_DIV4<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>RCC_CFGR_PPRE1_DIV4<sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="225" refid="group___r_c_c___a_p_b1___a_p_b2___clock___source_1gadb18bc60e2c639cb59244bedb54f7bb3" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_HCLK_DIV8<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>RCC_CFGR_PPRE1_DIV8<sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="226" refid="group___r_c_c___a_p_b1___a_p_b2___clock___source_1ga27ac27d48360121bc2dc68b99dc8845d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_HCLK_DIV16<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>RCC_CFGR_PPRE1_DIV16<sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="235" refid="group___r_c_c___r_t_c___clock___source_1gacce0b2f54d103340d8c3a218e86e295d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_RTCCLKSOURCE_NO_CLK<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00000000U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="236" refid="group___r_c_c___r_t_c___clock___source_1ga5dca8d63f250a20bd6bc005670d0c150" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_RTCCLKSOURCE_LSE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>RCC_BDCR_RTCSEL_LSE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="237" refid="group___r_c_c___r_t_c___clock___source_1gab47a1afb8b5eef9f20f4772961d0a5f4" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_RTCCLKSOURCE_LSI<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>RCC_BDCR_RTCSEL_LSI<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="238" refid="group___r_c_c___r_t_c___clock___source_1ga7e022374ec3ceffa94e5bb6310c35c83" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_RTCCLKSOURCE_HSE_DIV128<sp/><sp/><sp/><sp/><sp/><sp/>RCC_BDCR_RTCSEL_HSE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="247"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_MCO1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00000000U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="248" refid="group___r_c_c___m_c_o___index_1gad9bc2abe13f0d3e62a5f9aa381927eb3" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_MCO<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>RCC_MCO1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="257"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_MCODIV_1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00000000U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="258"><highlight class="normal"></highlight></codeline>
<codeline lineno="266" refid="group___r_c_c___interrupt_1ga2b4ef277c1b71f96e0bef4b9a72fca94" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_IT_LSIRDY<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint8_t)RCC_CIR_LSIRDYF)<sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="267" refid="group___r_c_c___interrupt_1gad6b6e78a426850f595ef180d292a673d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_IT_LSERDY<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint8_t)RCC_CIR_LSERDYF)<sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="268" refid="group___r_c_c___interrupt_1ga69637e51b71f73f519c8c0a0613d042f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_IT_HSIRDY<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint8_t)RCC_CIR_HSIRDYF)<sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="269" refid="group___r_c_c___interrupt_1gad13eaede352bca59611e6cae68665866" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_IT_HSERDY<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint8_t)RCC_CIR_HSERDYF)<sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="270" refid="group___r_c_c___interrupt_1ga68d48e7811fb58f2649dce6cf0d823d9" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_IT_PLLRDY<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint8_t)RCC_CIR_PLLRDYF)<sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="271" refid="group___r_c_c___interrupt_1ga9bb34a4912d2084dc1c0834eb53aa7a3" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_IT_CSS<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint8_t)RCC_CIR_CSSF)<sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="285"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Flags<sp/>in<sp/>the<sp/>CR<sp/>register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="286" refid="group___r_c_c___flag_1ga827d986723e7ce652fa733bb8184d216" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_FLAG_HSIRDY<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint8_t)((CR_REG_INDEX<sp/>&lt;&lt;<sp/>5U)<sp/>|<sp/>RCC_CR_HSIRDY_Pos))<sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="287" refid="group___r_c_c___flag_1ga173edf47bec93cf269a0e8d0fec9997c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_FLAG_HSERDY<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint8_t)((CR_REG_INDEX<sp/>&lt;&lt;<sp/>5U)<sp/>|<sp/>RCC_CR_HSERDY_Pos))<sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="288" refid="group___r_c_c___flag_1gaf82d8afb18d9df75db1d6c08b9c50046" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_FLAG_PLLRDY<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint8_t)((CR_REG_INDEX<sp/>&lt;&lt;<sp/>5U)<sp/>|<sp/>RCC_CR_PLLRDY_Pos))<sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="290"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Flags<sp/>in<sp/>the<sp/>CSR<sp/>register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="291" refid="group___r_c_c___flag_1ga8c5e4992314d347597621bfe7ab10d72" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_FLAG_LSIRDY<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint8_t)((CSR_REG_INDEX<sp/>&lt;&lt;<sp/>5U)<sp/>|<sp/>RCC_CSR_LSIRDY_Pos))<sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="292" refid="group___r_c_c___flag_1gabfc3ab5d4a8a94ec1c9f38794ce37ad6" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_FLAG_PINRST<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint8_t)((CSR_REG_INDEX<sp/>&lt;&lt;<sp/>5U)<sp/>|<sp/>RCC_CSR_PINRSTF_Pos))<sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="293" refid="group___r_c_c___flag_1ga39ad309070f416720207eece5da7dc2c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_FLAG_PORRST<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint8_t)((CSR_REG_INDEX<sp/>&lt;&lt;<sp/>5U)<sp/>|<sp/>RCC_CSR_PORRSTF_Pos))<sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="294" refid="group___r_c_c___flag_1gaf7852615e9b19f0b2dbc8d08c7594b52" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_FLAG_SFTRST<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint8_t)((CSR_REG_INDEX<sp/>&lt;&lt;<sp/>5U)<sp/>|<sp/>RCC_CSR_SFTRSTF_Pos))<sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="295" refid="group___r_c_c___flag_1gaac46bac8a97cf16635ff7ffc1e6c657f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_FLAG_IWDGRST<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint8_t)((CSR_REG_INDEX<sp/>&lt;&lt;<sp/>5U)<sp/>|<sp/>RCC_CSR_IWDGRSTF_Pos))<sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="296" refid="group___r_c_c___flag_1gaa80b60b2d497ccd7b7de1075009999a7" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_FLAG_WWDGRST<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint8_t)((CSR_REG_INDEX<sp/>&lt;&lt;<sp/>5U)<sp/>|<sp/>RCC_CSR_WWDGRSTF_Pos))<sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="297" refid="group___r_c_c___flag_1ga67049531354aed7546971163d02c9920" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_FLAG_LPWRRST<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint8_t)((CSR_REG_INDEX<sp/>&lt;&lt;<sp/>5U)<sp/>|<sp/>RCC_CSR_LPWRRSTF_Pos))<sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="299"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Flags<sp/>in<sp/>the<sp/>BDCR<sp/>register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="300" refid="group___r_c_c___flag_1gac9fb963db446c16e46a18908f7fe1927" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_FLAG_LSERDY<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint8_t)((BDCR_REG_INDEX<sp/>&lt;&lt;<sp/>5U)<sp/>|<sp/>RCC_BDCR_LSERDY_Pos))<sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="310"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Exported<sp/>macro<sp/>------------------------------------------------------------*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="311"><highlight class="normal"></highlight></codeline>
<codeline lineno="323"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_DMA1_CLK_ENABLE()<sp/><sp/><sp/>do<sp/>{<sp/>\</highlight></codeline>
<codeline lineno="324"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>__IO<sp/>uint32_t<sp/>tmpreg;<sp/>\</highlight></codeline>
<codeline lineno="325"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>SET_BIT(RCC-&gt;AHBENR,<sp/>RCC_AHBENR_DMA1EN);\</highlight></codeline>
<codeline lineno="326"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Delay<sp/>after<sp/>an<sp/>RCC<sp/>peripheral<sp/>clock<sp/>enabling<sp/>*/</highlight><highlight class="preprocessor">\</highlight></codeline>
<codeline lineno="327"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>tmpreg<sp/>=<sp/>READ_BIT(RCC-&gt;AHBENR,<sp/>RCC_AHBENR_DMA1EN);\</highlight></codeline>
<codeline lineno="328"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>UNUSED(tmpreg);<sp/>\</highlight></codeline>
<codeline lineno="329"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}<sp/>while(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="330"><highlight class="normal"></highlight></codeline>
<codeline lineno="331"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_SRAM_CLK_ENABLE()<sp/><sp/><sp/>do<sp/>{<sp/>\</highlight></codeline>
<codeline lineno="332"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>__IO<sp/>uint32_t<sp/>tmpreg;<sp/>\</highlight></codeline>
<codeline lineno="333"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>SET_BIT(RCC-&gt;AHBENR,<sp/>RCC_AHBENR_SRAMEN);\</highlight></codeline>
<codeline lineno="334"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Delay<sp/>after<sp/>an<sp/>RCC<sp/>peripheral<sp/>clock<sp/>enabling<sp/>*/</highlight><highlight class="preprocessor">\</highlight></codeline>
<codeline lineno="335"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>tmpreg<sp/>=<sp/>READ_BIT(RCC-&gt;AHBENR,<sp/>RCC_AHBENR_SRAMEN);\</highlight></codeline>
<codeline lineno="336"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>UNUSED(tmpreg);<sp/>\</highlight></codeline>
<codeline lineno="337"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}<sp/>while(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="338"><highlight class="normal"></highlight></codeline>
<codeline lineno="339"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_FLITF_CLK_ENABLE()<sp/><sp/><sp/>do<sp/>{<sp/>\</highlight></codeline>
<codeline lineno="340"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>__IO<sp/>uint32_t<sp/>tmpreg;<sp/>\</highlight></codeline>
<codeline lineno="341"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>SET_BIT(RCC-&gt;AHBENR,<sp/>RCC_AHBENR_FLITFEN);\</highlight></codeline>
<codeline lineno="342"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Delay<sp/>after<sp/>an<sp/>RCC<sp/>peripheral<sp/>clock<sp/>enabling<sp/>*/</highlight><highlight class="preprocessor">\</highlight></codeline>
<codeline lineno="343"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>tmpreg<sp/>=<sp/>READ_BIT(RCC-&gt;AHBENR,<sp/>RCC_AHBENR_FLITFEN);\</highlight></codeline>
<codeline lineno="344"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>UNUSED(tmpreg);<sp/>\</highlight></codeline>
<codeline lineno="345"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}<sp/>while(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="346"><highlight class="normal"></highlight></codeline>
<codeline lineno="347"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_CRC_CLK_ENABLE()<sp/><sp/><sp/>do<sp/>{<sp/>\</highlight></codeline>
<codeline lineno="348"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>__IO<sp/>uint32_t<sp/>tmpreg;<sp/>\</highlight></codeline>
<codeline lineno="349"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>SET_BIT(RCC-&gt;AHBENR,<sp/>RCC_AHBENR_CRCEN);\</highlight></codeline>
<codeline lineno="350"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Delay<sp/>after<sp/>an<sp/>RCC<sp/>peripheral<sp/>clock<sp/>enabling<sp/>*/</highlight><highlight class="preprocessor">\</highlight></codeline>
<codeline lineno="351"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>tmpreg<sp/>=<sp/>READ_BIT(RCC-&gt;AHBENR,<sp/>RCC_AHBENR_CRCEN);\</highlight></codeline>
<codeline lineno="352"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>UNUSED(tmpreg);<sp/>\</highlight></codeline>
<codeline lineno="353"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}<sp/>while(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="354"><highlight class="normal"></highlight></codeline>
<codeline lineno="355"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_DMA1_CLK_DISABLE()<sp/><sp/><sp/><sp/><sp/><sp/>(RCC-&gt;AHBENR<sp/>&amp;=<sp/>~(RCC_AHBENR_DMA1EN))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="356"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_SRAM_CLK_DISABLE()<sp/><sp/><sp/><sp/><sp/><sp/>(RCC-&gt;AHBENR<sp/>&amp;=<sp/>~(RCC_AHBENR_SRAMEN))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="357"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_FLITF_CLK_DISABLE()<sp/><sp/><sp/><sp/><sp/>(RCC-&gt;AHBENR<sp/>&amp;=<sp/>~(RCC_AHBENR_FLITFEN))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="358"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_CRC_CLK_DISABLE()<sp/><sp/><sp/><sp/><sp/><sp/><sp/>(RCC-&gt;AHBENR<sp/>&amp;=<sp/>~(RCC_AHBENR_CRCEN))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="359"><highlight class="normal"></highlight></codeline>
<codeline lineno="372"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_DMA1_IS_CLK_ENABLED()<sp/><sp/><sp/><sp/><sp/><sp/><sp/>((RCC-&gt;AHBENR<sp/>&amp;<sp/>(RCC_AHBENR_DMA1EN))<sp/>!=<sp/>RESET)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="373"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_DMA1_IS_CLK_DISABLED()<sp/><sp/><sp/><sp/><sp/><sp/>((RCC-&gt;AHBENR<sp/>&amp;<sp/>(RCC_AHBENR_DMA1EN))<sp/>==<sp/>RESET)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="374"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_SRAM_IS_CLK_ENABLED()<sp/><sp/><sp/><sp/><sp/><sp/><sp/>((RCC-&gt;AHBENR<sp/>&amp;<sp/>(RCC_AHBENR_SRAMEN))<sp/>!=<sp/>RESET)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="375"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_SRAM_IS_CLK_DISABLED()<sp/><sp/><sp/><sp/><sp/><sp/>((RCC-&gt;AHBENR<sp/>&amp;<sp/>(RCC_AHBENR_SRAMEN))<sp/>==<sp/>RESET)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="376"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_FLITF_IS_CLK_ENABLED()<sp/><sp/><sp/><sp/><sp/><sp/><sp/>((RCC-&gt;AHBENR<sp/>&amp;<sp/>(RCC_AHBENR_FLITFEN))<sp/>!=<sp/>RESET)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="377"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_FLITF_IS_CLK_DISABLED()<sp/><sp/><sp/><sp/><sp/><sp/>((RCC-&gt;AHBENR<sp/>&amp;<sp/>(RCC_AHBENR_FLITFEN))<sp/>==<sp/>RESET)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="378"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_CRC_IS_CLK_ENABLED()<sp/><sp/><sp/><sp/><sp/><sp/><sp/>((RCC-&gt;AHBENR<sp/>&amp;<sp/>(RCC_AHBENR_CRCEN))<sp/>!=<sp/>RESET)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="379"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_CRC_IS_CLK_DISABLED()<sp/><sp/><sp/><sp/><sp/><sp/>((RCC-&gt;AHBENR<sp/>&amp;<sp/>(RCC_AHBENR_CRCEN))<sp/>==<sp/>RESET)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="380"><highlight class="normal"></highlight></codeline>
<codeline lineno="392"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_TIM2_CLK_ENABLE()<sp/><sp/><sp/>do<sp/>{<sp/>\</highlight></codeline>
<codeline lineno="393"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>__IO<sp/>uint32_t<sp/>tmpreg;<sp/>\</highlight></codeline>
<codeline lineno="394"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>SET_BIT(RCC-&gt;APB1ENR,<sp/>RCC_APB1ENR_TIM2EN);\</highlight></codeline>
<codeline lineno="395"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Delay<sp/>after<sp/>an<sp/>RCC<sp/>peripheral<sp/>clock<sp/>enabling<sp/>*/</highlight><highlight class="preprocessor">\</highlight></codeline>
<codeline lineno="396"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>tmpreg<sp/>=<sp/>READ_BIT(RCC-&gt;APB1ENR,<sp/>RCC_APB1ENR_TIM2EN);\</highlight></codeline>
<codeline lineno="397"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>UNUSED(tmpreg);<sp/>\</highlight></codeline>
<codeline lineno="398"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}<sp/>while(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="399"><highlight class="normal"></highlight></codeline>
<codeline lineno="400"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_TIM3_CLK_ENABLE()<sp/><sp/><sp/>do<sp/>{<sp/>\</highlight></codeline>
<codeline lineno="401"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>__IO<sp/>uint32_t<sp/>tmpreg;<sp/>\</highlight></codeline>
<codeline lineno="402"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>SET_BIT(RCC-&gt;APB1ENR,<sp/>RCC_APB1ENR_TIM3EN);\</highlight></codeline>
<codeline lineno="403"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Delay<sp/>after<sp/>an<sp/>RCC<sp/>peripheral<sp/>clock<sp/>enabling<sp/>*/</highlight><highlight class="preprocessor">\</highlight></codeline>
<codeline lineno="404"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>tmpreg<sp/>=<sp/>READ_BIT(RCC-&gt;APB1ENR,<sp/>RCC_APB1ENR_TIM3EN);\</highlight></codeline>
<codeline lineno="405"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>UNUSED(tmpreg);<sp/>\</highlight></codeline>
<codeline lineno="406"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}<sp/>while(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="407"><highlight class="normal"></highlight></codeline>
<codeline lineno="408"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_WWDG_CLK_ENABLE()<sp/><sp/><sp/>do<sp/>{<sp/>\</highlight></codeline>
<codeline lineno="409"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>__IO<sp/>uint32_t<sp/>tmpreg;<sp/>\</highlight></codeline>
<codeline lineno="410"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>SET_BIT(RCC-&gt;APB1ENR,<sp/>RCC_APB1ENR_WWDGEN);\</highlight></codeline>
<codeline lineno="411"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Delay<sp/>after<sp/>an<sp/>RCC<sp/>peripheral<sp/>clock<sp/>enabling<sp/>*/</highlight><highlight class="preprocessor">\</highlight></codeline>
<codeline lineno="412"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>tmpreg<sp/>=<sp/>READ_BIT(RCC-&gt;APB1ENR,<sp/>RCC_APB1ENR_WWDGEN);\</highlight></codeline>
<codeline lineno="413"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>UNUSED(tmpreg);<sp/>\</highlight></codeline>
<codeline lineno="414"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}<sp/>while(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="415"><highlight class="normal"></highlight></codeline>
<codeline lineno="416"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_USART2_CLK_ENABLE()<sp/><sp/><sp/>do<sp/>{<sp/>\</highlight></codeline>
<codeline lineno="417"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>__IO<sp/>uint32_t<sp/>tmpreg;<sp/>\</highlight></codeline>
<codeline lineno="418"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>SET_BIT(RCC-&gt;APB1ENR,<sp/>RCC_APB1ENR_USART2EN);\</highlight></codeline>
<codeline lineno="419"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Delay<sp/>after<sp/>an<sp/>RCC<sp/>peripheral<sp/>clock<sp/>enabling<sp/>*/</highlight><highlight class="preprocessor">\</highlight></codeline>
<codeline lineno="420"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>tmpreg<sp/>=<sp/>READ_BIT(RCC-&gt;APB1ENR,<sp/>RCC_APB1ENR_USART2EN);\</highlight></codeline>
<codeline lineno="421"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>UNUSED(tmpreg);<sp/>\</highlight></codeline>
<codeline lineno="422"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}<sp/>while(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="423"><highlight class="normal"></highlight></codeline>
<codeline lineno="424"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_I2C1_CLK_ENABLE()<sp/><sp/><sp/>do<sp/>{<sp/>\</highlight></codeline>
<codeline lineno="425"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>__IO<sp/>uint32_t<sp/>tmpreg;<sp/>\</highlight></codeline>
<codeline lineno="426"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>SET_BIT(RCC-&gt;APB1ENR,<sp/>RCC_APB1ENR_I2C1EN);\</highlight></codeline>
<codeline lineno="427"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Delay<sp/>after<sp/>an<sp/>RCC<sp/>peripheral<sp/>clock<sp/>enabling<sp/>*/</highlight><highlight class="preprocessor">\</highlight></codeline>
<codeline lineno="428"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>tmpreg<sp/>=<sp/>READ_BIT(RCC-&gt;APB1ENR,<sp/>RCC_APB1ENR_I2C1EN);\</highlight></codeline>
<codeline lineno="429"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>UNUSED(tmpreg);<sp/>\</highlight></codeline>
<codeline lineno="430"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}<sp/>while(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="431"><highlight class="normal"></highlight></codeline>
<codeline lineno="432"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_BKP_CLK_ENABLE()<sp/><sp/><sp/>do<sp/>{<sp/>\</highlight></codeline>
<codeline lineno="433"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>__IO<sp/>uint32_t<sp/>tmpreg;<sp/>\</highlight></codeline>
<codeline lineno="434"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>SET_BIT(RCC-&gt;APB1ENR,<sp/>RCC_APB1ENR_BKPEN);\</highlight></codeline>
<codeline lineno="435"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Delay<sp/>after<sp/>an<sp/>RCC<sp/>peripheral<sp/>clock<sp/>enabling<sp/>*/</highlight><highlight class="preprocessor">\</highlight></codeline>
<codeline lineno="436"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>tmpreg<sp/>=<sp/>READ_BIT(RCC-&gt;APB1ENR,<sp/>RCC_APB1ENR_BKPEN);\</highlight></codeline>
<codeline lineno="437"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>UNUSED(tmpreg);<sp/>\</highlight></codeline>
<codeline lineno="438"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}<sp/>while(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="439"><highlight class="normal"></highlight></codeline>
<codeline lineno="440"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_PWR_CLK_ENABLE()<sp/><sp/><sp/>do<sp/>{<sp/>\</highlight></codeline>
<codeline lineno="441"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>__IO<sp/>uint32_t<sp/>tmpreg;<sp/>\</highlight></codeline>
<codeline lineno="442"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>SET_BIT(RCC-&gt;APB1ENR,<sp/>RCC_APB1ENR_PWREN);\</highlight></codeline>
<codeline lineno="443"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Delay<sp/>after<sp/>an<sp/>RCC<sp/>peripheral<sp/>clock<sp/>enabling<sp/>*/</highlight><highlight class="preprocessor">\</highlight></codeline>
<codeline lineno="444"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>tmpreg<sp/>=<sp/>READ_BIT(RCC-&gt;APB1ENR,<sp/>RCC_APB1ENR_PWREN);\</highlight></codeline>
<codeline lineno="445"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>UNUSED(tmpreg);<sp/>\</highlight></codeline>
<codeline lineno="446"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}<sp/>while(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="447"><highlight class="normal"></highlight></codeline>
<codeline lineno="448"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_TIM2_CLK_DISABLE()<sp/><sp/><sp/><sp/><sp/><sp/>(RCC-&gt;APB1ENR<sp/>&amp;=<sp/>~(RCC_APB1ENR_TIM2EN))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="449"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_TIM3_CLK_DISABLE()<sp/><sp/><sp/><sp/><sp/><sp/>(RCC-&gt;APB1ENR<sp/>&amp;=<sp/>~(RCC_APB1ENR_TIM3EN))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="450"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_WWDG_CLK_DISABLE()<sp/><sp/><sp/><sp/><sp/><sp/>(RCC-&gt;APB1ENR<sp/>&amp;=<sp/>~(RCC_APB1ENR_WWDGEN))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="451"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_USART2_CLK_DISABLE()<sp/><sp/><sp/><sp/>(RCC-&gt;APB1ENR<sp/>&amp;=<sp/>~(RCC_APB1ENR_USART2EN))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="452"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_I2C1_CLK_DISABLE()<sp/><sp/><sp/><sp/><sp/><sp/>(RCC-&gt;APB1ENR<sp/>&amp;=<sp/>~(RCC_APB1ENR_I2C1EN))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="453"><highlight class="normal"></highlight></codeline>
<codeline lineno="454"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_BKP_CLK_DISABLE()<sp/><sp/><sp/><sp/><sp/><sp/><sp/>(RCC-&gt;APB1ENR<sp/>&amp;=<sp/>~(RCC_APB1ENR_BKPEN))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="455"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_PWR_CLK_DISABLE()<sp/><sp/><sp/><sp/><sp/><sp/><sp/>(RCC-&gt;APB1ENR<sp/>&amp;=<sp/>~(RCC_APB1ENR_PWREN))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="456"><highlight class="normal"></highlight></codeline>
<codeline lineno="469"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_TIM2_IS_CLK_ENABLED()<sp/><sp/><sp/><sp/><sp/><sp/><sp/>((RCC-&gt;APB1ENR<sp/>&amp;<sp/>(RCC_APB1ENR_TIM2EN))<sp/>!=<sp/>RESET)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="470"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_TIM2_IS_CLK_DISABLED()<sp/><sp/><sp/><sp/><sp/><sp/>((RCC-&gt;APB1ENR<sp/>&amp;<sp/>(RCC_APB1ENR_TIM2EN))<sp/>==<sp/>RESET)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="471"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_TIM3_IS_CLK_ENABLED()<sp/><sp/><sp/><sp/><sp/><sp/><sp/>((RCC-&gt;APB1ENR<sp/>&amp;<sp/>(RCC_APB1ENR_TIM3EN))<sp/>!=<sp/>RESET)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="472"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_TIM3_IS_CLK_DISABLED()<sp/><sp/><sp/><sp/><sp/><sp/>((RCC-&gt;APB1ENR<sp/>&amp;<sp/>(RCC_APB1ENR_TIM3EN))<sp/>==<sp/>RESET)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="473"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_WWDG_IS_CLK_ENABLED()<sp/><sp/><sp/><sp/><sp/><sp/><sp/>((RCC-&gt;APB1ENR<sp/>&amp;<sp/>(RCC_APB1ENR_WWDGEN))<sp/>!=<sp/>RESET)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="474"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_WWDG_IS_CLK_DISABLED()<sp/><sp/><sp/><sp/><sp/><sp/>((RCC-&gt;APB1ENR<sp/>&amp;<sp/>(RCC_APB1ENR_WWDGEN))<sp/>==<sp/>RESET)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="475"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_USART2_IS_CLK_ENABLED()<sp/><sp/><sp/><sp/><sp/>((RCC-&gt;APB1ENR<sp/>&amp;<sp/>(RCC_APB1ENR_USART2EN))<sp/>!=<sp/>RESET)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="476"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_USART2_IS_CLK_DISABLED()<sp/><sp/><sp/><sp/>((RCC-&gt;APB1ENR<sp/>&amp;<sp/>(RCC_APB1ENR_USART2EN))<sp/>==<sp/>RESET)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="477"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_I2C1_IS_CLK_ENABLED()<sp/><sp/><sp/><sp/><sp/><sp/><sp/>((RCC-&gt;APB1ENR<sp/>&amp;<sp/>(RCC_APB1ENR_I2C1EN))<sp/>!=<sp/>RESET)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="478"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_I2C1_IS_CLK_DISABLED()<sp/><sp/><sp/><sp/><sp/><sp/>((RCC-&gt;APB1ENR<sp/>&amp;<sp/>(RCC_APB1ENR_I2C1EN))<sp/>==<sp/>RESET)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="479"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_BKP_IS_CLK_ENABLED()<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((RCC-&gt;APB1ENR<sp/>&amp;<sp/>(RCC_APB1ENR_BKPEN))<sp/>!=<sp/>RESET)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="480"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_BKP_IS_CLK_DISABLED()<sp/><sp/><sp/><sp/><sp/><sp/><sp/>((RCC-&gt;APB1ENR<sp/>&amp;<sp/>(RCC_APB1ENR_BKPEN))<sp/>==<sp/>RESET)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="481"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_PWR_IS_CLK_ENABLED()<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((RCC-&gt;APB1ENR<sp/>&amp;<sp/>(RCC_APB1ENR_PWREN))<sp/>!=<sp/>RESET)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="482"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_PWR_IS_CLK_DISABLED()<sp/><sp/><sp/><sp/><sp/><sp/><sp/>((RCC-&gt;APB1ENR<sp/>&amp;<sp/>(RCC_APB1ENR_PWREN))<sp/>==<sp/>RESET)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="483"><highlight class="normal"></highlight></codeline>
<codeline lineno="495"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_AFIO_CLK_ENABLE()<sp/><sp/><sp/>do<sp/>{<sp/>\</highlight></codeline>
<codeline lineno="496"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>__IO<sp/>uint32_t<sp/>tmpreg;<sp/>\</highlight></codeline>
<codeline lineno="497"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>SET_BIT(RCC-&gt;APB2ENR,<sp/>RCC_APB2ENR_AFIOEN);\</highlight></codeline>
<codeline lineno="498"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Delay<sp/>after<sp/>an<sp/>RCC<sp/>peripheral<sp/>clock<sp/>enabling<sp/>*/</highlight><highlight class="preprocessor">\</highlight></codeline>
<codeline lineno="499"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>tmpreg<sp/>=<sp/>READ_BIT(RCC-&gt;APB2ENR,<sp/>RCC_APB2ENR_AFIOEN);\</highlight></codeline>
<codeline lineno="500"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>UNUSED(tmpreg);<sp/>\</highlight></codeline>
<codeline lineno="501"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}<sp/>while(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="502"><highlight class="normal"></highlight></codeline>
<codeline lineno="503"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_GPIOA_CLK_ENABLE()<sp/><sp/><sp/>do<sp/>{<sp/>\</highlight></codeline>
<codeline lineno="504"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>__IO<sp/>uint32_t<sp/>tmpreg;<sp/>\</highlight></codeline>
<codeline lineno="505"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>SET_BIT(RCC-&gt;APB2ENR,<sp/>RCC_APB2ENR_IOPAEN);\</highlight></codeline>
<codeline lineno="506"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Delay<sp/>after<sp/>an<sp/>RCC<sp/>peripheral<sp/>clock<sp/>enabling<sp/>*/</highlight><highlight class="preprocessor">\</highlight></codeline>
<codeline lineno="507"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>tmpreg<sp/>=<sp/>READ_BIT(RCC-&gt;APB2ENR,<sp/>RCC_APB2ENR_IOPAEN);\</highlight></codeline>
<codeline lineno="508"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>UNUSED(tmpreg);<sp/>\</highlight></codeline>
<codeline lineno="509"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}<sp/>while(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="510"><highlight class="normal"></highlight></codeline>
<codeline lineno="511"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_GPIOB_CLK_ENABLE()<sp/><sp/><sp/>do<sp/>{<sp/>\</highlight></codeline>
<codeline lineno="512"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>__IO<sp/>uint32_t<sp/>tmpreg;<sp/>\</highlight></codeline>
<codeline lineno="513"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>SET_BIT(RCC-&gt;APB2ENR,<sp/>RCC_APB2ENR_IOPBEN);\</highlight></codeline>
<codeline lineno="514"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Delay<sp/>after<sp/>an<sp/>RCC<sp/>peripheral<sp/>clock<sp/>enabling<sp/>*/</highlight><highlight class="preprocessor">\</highlight></codeline>
<codeline lineno="515"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>tmpreg<sp/>=<sp/>READ_BIT(RCC-&gt;APB2ENR,<sp/>RCC_APB2ENR_IOPBEN);\</highlight></codeline>
<codeline lineno="516"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>UNUSED(tmpreg);<sp/>\</highlight></codeline>
<codeline lineno="517"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}<sp/>while(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="518"><highlight class="normal"></highlight></codeline>
<codeline lineno="519"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_GPIOC_CLK_ENABLE()<sp/><sp/><sp/>do<sp/>{<sp/>\</highlight></codeline>
<codeline lineno="520"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>__IO<sp/>uint32_t<sp/>tmpreg;<sp/>\</highlight></codeline>
<codeline lineno="521"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>SET_BIT(RCC-&gt;APB2ENR,<sp/>RCC_APB2ENR_IOPCEN);\</highlight></codeline>
<codeline lineno="522"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Delay<sp/>after<sp/>an<sp/>RCC<sp/>peripheral<sp/>clock<sp/>enabling<sp/>*/</highlight><highlight class="preprocessor">\</highlight></codeline>
<codeline lineno="523"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>tmpreg<sp/>=<sp/>READ_BIT(RCC-&gt;APB2ENR,<sp/>RCC_APB2ENR_IOPCEN);\</highlight></codeline>
<codeline lineno="524"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>UNUSED(tmpreg);<sp/>\</highlight></codeline>
<codeline lineno="525"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}<sp/>while(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="526"><highlight class="normal"></highlight></codeline>
<codeline lineno="527"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_GPIOD_CLK_ENABLE()<sp/><sp/><sp/>do<sp/>{<sp/>\</highlight></codeline>
<codeline lineno="528"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>__IO<sp/>uint32_t<sp/>tmpreg;<sp/>\</highlight></codeline>
<codeline lineno="529"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>SET_BIT(RCC-&gt;APB2ENR,<sp/>RCC_APB2ENR_IOPDEN);\</highlight></codeline>
<codeline lineno="530"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Delay<sp/>after<sp/>an<sp/>RCC<sp/>peripheral<sp/>clock<sp/>enabling<sp/>*/</highlight><highlight class="preprocessor">\</highlight></codeline>
<codeline lineno="531"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>tmpreg<sp/>=<sp/>READ_BIT(RCC-&gt;APB2ENR,<sp/>RCC_APB2ENR_IOPDEN);\</highlight></codeline>
<codeline lineno="532"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>UNUSED(tmpreg);<sp/>\</highlight></codeline>
<codeline lineno="533"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}<sp/>while(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="534"><highlight class="normal"></highlight></codeline>
<codeline lineno="535"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_ADC1_CLK_ENABLE()<sp/><sp/><sp/>do<sp/>{<sp/>\</highlight></codeline>
<codeline lineno="536"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>__IO<sp/>uint32_t<sp/>tmpreg;<sp/>\</highlight></codeline>
<codeline lineno="537"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>SET_BIT(RCC-&gt;APB2ENR,<sp/>RCC_APB2ENR_ADC1EN);\</highlight></codeline>
<codeline lineno="538"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Delay<sp/>after<sp/>an<sp/>RCC<sp/>peripheral<sp/>clock<sp/>enabling<sp/>*/</highlight><highlight class="preprocessor">\</highlight></codeline>
<codeline lineno="539"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>tmpreg<sp/>=<sp/>READ_BIT(RCC-&gt;APB2ENR,<sp/>RCC_APB2ENR_ADC1EN);\</highlight></codeline>
<codeline lineno="540"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>UNUSED(tmpreg);<sp/>\</highlight></codeline>
<codeline lineno="541"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}<sp/>while(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="542"><highlight class="normal"></highlight></codeline>
<codeline lineno="543"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_TIM1_CLK_ENABLE()<sp/><sp/><sp/>do<sp/>{<sp/>\</highlight></codeline>
<codeline lineno="544"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>__IO<sp/>uint32_t<sp/>tmpreg;<sp/>\</highlight></codeline>
<codeline lineno="545"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>SET_BIT(RCC-&gt;APB2ENR,<sp/>RCC_APB2ENR_TIM1EN);\</highlight></codeline>
<codeline lineno="546"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Delay<sp/>after<sp/>an<sp/>RCC<sp/>peripheral<sp/>clock<sp/>enabling<sp/>*/</highlight><highlight class="preprocessor">\</highlight></codeline>
<codeline lineno="547"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>tmpreg<sp/>=<sp/>READ_BIT(RCC-&gt;APB2ENR,<sp/>RCC_APB2ENR_TIM1EN);\</highlight></codeline>
<codeline lineno="548"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>UNUSED(tmpreg);<sp/>\</highlight></codeline>
<codeline lineno="549"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}<sp/>while(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="550"><highlight class="normal"></highlight></codeline>
<codeline lineno="551"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_SPI1_CLK_ENABLE()<sp/><sp/><sp/>do<sp/>{<sp/>\</highlight></codeline>
<codeline lineno="552"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>__IO<sp/>uint32_t<sp/>tmpreg;<sp/>\</highlight></codeline>
<codeline lineno="553"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>SET_BIT(RCC-&gt;APB2ENR,<sp/>RCC_APB2ENR_SPI1EN);\</highlight></codeline>
<codeline lineno="554"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Delay<sp/>after<sp/>an<sp/>RCC<sp/>peripheral<sp/>clock<sp/>enabling<sp/>*/</highlight><highlight class="preprocessor">\</highlight></codeline>
<codeline lineno="555"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>tmpreg<sp/>=<sp/>READ_BIT(RCC-&gt;APB2ENR,<sp/>RCC_APB2ENR_SPI1EN);\</highlight></codeline>
<codeline lineno="556"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>UNUSED(tmpreg);<sp/>\</highlight></codeline>
<codeline lineno="557"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}<sp/>while(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="558"><highlight class="normal"></highlight></codeline>
<codeline lineno="559"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_USART1_CLK_ENABLE()<sp/><sp/><sp/>do<sp/>{<sp/>\</highlight></codeline>
<codeline lineno="560"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>__IO<sp/>uint32_t<sp/>tmpreg;<sp/>\</highlight></codeline>
<codeline lineno="561"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>SET_BIT(RCC-&gt;APB2ENR,<sp/>RCC_APB2ENR_USART1EN);\</highlight></codeline>
<codeline lineno="562"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Delay<sp/>after<sp/>an<sp/>RCC<sp/>peripheral<sp/>clock<sp/>enabling<sp/>*/</highlight><highlight class="preprocessor">\</highlight></codeline>
<codeline lineno="563"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>tmpreg<sp/>=<sp/>READ_BIT(RCC-&gt;APB2ENR,<sp/>RCC_APB2ENR_USART1EN);\</highlight></codeline>
<codeline lineno="564"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>UNUSED(tmpreg);<sp/>\</highlight></codeline>
<codeline lineno="565"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}<sp/>while(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="566"><highlight class="normal"></highlight></codeline>
<codeline lineno="567"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_AFIO_CLK_DISABLE()<sp/><sp/><sp/><sp/><sp/><sp/>(RCC-&gt;APB2ENR<sp/>&amp;=<sp/>~(RCC_APB2ENR_AFIOEN))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="568"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_GPIOA_CLK_DISABLE()<sp/><sp/><sp/><sp/><sp/>(RCC-&gt;APB2ENR<sp/>&amp;=<sp/>~(RCC_APB2ENR_IOPAEN))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="569"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_GPIOB_CLK_DISABLE()<sp/><sp/><sp/><sp/><sp/>(RCC-&gt;APB2ENR<sp/>&amp;=<sp/>~(RCC_APB2ENR_IOPBEN))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="570"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_GPIOC_CLK_DISABLE()<sp/><sp/><sp/><sp/><sp/>(RCC-&gt;APB2ENR<sp/>&amp;=<sp/>~(RCC_APB2ENR_IOPCEN))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="571"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_GPIOD_CLK_DISABLE()<sp/><sp/><sp/><sp/><sp/>(RCC-&gt;APB2ENR<sp/>&amp;=<sp/>~(RCC_APB2ENR_IOPDEN))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="572"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_ADC1_CLK_DISABLE()<sp/><sp/><sp/><sp/><sp/><sp/>(RCC-&gt;APB2ENR<sp/>&amp;=<sp/>~(RCC_APB2ENR_ADC1EN))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="573"><highlight class="normal"></highlight></codeline>
<codeline lineno="574"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_TIM1_CLK_DISABLE()<sp/><sp/><sp/><sp/><sp/><sp/>(RCC-&gt;APB2ENR<sp/>&amp;=<sp/>~(RCC_APB2ENR_TIM1EN))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="575"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_SPI1_CLK_DISABLE()<sp/><sp/><sp/><sp/><sp/><sp/>(RCC-&gt;APB2ENR<sp/>&amp;=<sp/>~(RCC_APB2ENR_SPI1EN))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="576"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_USART1_CLK_DISABLE()<sp/><sp/><sp/><sp/>(RCC-&gt;APB2ENR<sp/>&amp;=<sp/>~(RCC_APB2ENR_USART1EN))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="577"><highlight class="normal"></highlight></codeline>
<codeline lineno="590"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_AFIO_IS_CLK_ENABLED()<sp/><sp/><sp/><sp/><sp/><sp/><sp/>((RCC-&gt;APB2ENR<sp/>&amp;<sp/>(RCC_APB2ENR_AFIOEN))<sp/>!=<sp/>RESET)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="591"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_AFIO_IS_CLK_DISABLED()<sp/><sp/><sp/><sp/><sp/><sp/>((RCC-&gt;APB2ENR<sp/>&amp;<sp/>(RCC_APB2ENR_AFIOEN))<sp/>==<sp/>RESET)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="592"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_GPIOA_IS_CLK_ENABLED()<sp/><sp/><sp/><sp/><sp/><sp/>((RCC-&gt;APB2ENR<sp/>&amp;<sp/>(RCC_APB2ENR_IOPAEN))<sp/>!=<sp/>RESET)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="593"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_GPIOA_IS_CLK_DISABLED()<sp/><sp/><sp/><sp/><sp/>((RCC-&gt;APB2ENR<sp/>&amp;<sp/>(RCC_APB2ENR_IOPAEN))<sp/>==<sp/>RESET)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="594"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_GPIOB_IS_CLK_ENABLED()<sp/><sp/><sp/><sp/><sp/><sp/>((RCC-&gt;APB2ENR<sp/>&amp;<sp/>(RCC_APB2ENR_IOPBEN))<sp/>!=<sp/>RESET)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="595"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_GPIOB_IS_CLK_DISABLED()<sp/><sp/><sp/><sp/><sp/>((RCC-&gt;APB2ENR<sp/>&amp;<sp/>(RCC_APB2ENR_IOPBEN))<sp/>==<sp/>RESET)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="596"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_GPIOC_IS_CLK_ENABLED()<sp/><sp/><sp/><sp/><sp/><sp/>((RCC-&gt;APB2ENR<sp/>&amp;<sp/>(RCC_APB2ENR_IOPCEN))<sp/>!=<sp/>RESET)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="597"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_GPIOC_IS_CLK_DISABLED()<sp/><sp/><sp/><sp/><sp/>((RCC-&gt;APB2ENR<sp/>&amp;<sp/>(RCC_APB2ENR_IOPCEN))<sp/>==<sp/>RESET)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="598"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_GPIOD_IS_CLK_ENABLED()<sp/><sp/><sp/><sp/><sp/><sp/>((RCC-&gt;APB2ENR<sp/>&amp;<sp/>(RCC_APB2ENR_IOPDEN))<sp/>!=<sp/>RESET)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="599"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_GPIOD_IS_CLK_DISABLED()<sp/><sp/><sp/><sp/><sp/>((RCC-&gt;APB2ENR<sp/>&amp;<sp/>(RCC_APB2ENR_IOPDEN))<sp/>==<sp/>RESET)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="600"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_ADC1_IS_CLK_ENABLED()<sp/><sp/><sp/><sp/><sp/><sp/><sp/>((RCC-&gt;APB2ENR<sp/>&amp;<sp/>(RCC_APB2ENR_ADC1EN))<sp/>!=<sp/>RESET)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="601"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_ADC1_IS_CLK_DISABLED()<sp/><sp/><sp/><sp/><sp/><sp/>((RCC-&gt;APB2ENR<sp/>&amp;<sp/>(RCC_APB2ENR_ADC1EN))<sp/>==<sp/>RESET)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="602"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_TIM1_IS_CLK_ENABLED()<sp/><sp/><sp/><sp/><sp/><sp/><sp/>((RCC-&gt;APB2ENR<sp/>&amp;<sp/>(RCC_APB2ENR_TIM1EN))<sp/>!=<sp/>RESET)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="603"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_TIM1_IS_CLK_DISABLED()<sp/><sp/><sp/><sp/><sp/><sp/>((RCC-&gt;APB2ENR<sp/>&amp;<sp/>(RCC_APB2ENR_TIM1EN))<sp/>==<sp/>RESET)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="604"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_SPI1_IS_CLK_ENABLED()<sp/><sp/><sp/><sp/><sp/><sp/><sp/>((RCC-&gt;APB2ENR<sp/>&amp;<sp/>(RCC_APB2ENR_SPI1EN))<sp/>!=<sp/>RESET)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="605"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_SPI1_IS_CLK_DISABLED()<sp/><sp/><sp/><sp/><sp/><sp/>((RCC-&gt;APB2ENR<sp/>&amp;<sp/>(RCC_APB2ENR_SPI1EN))<sp/>==<sp/>RESET)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="606"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_USART1_IS_CLK_ENABLED()<sp/><sp/><sp/><sp/><sp/>((RCC-&gt;APB2ENR<sp/>&amp;<sp/>(RCC_APB2ENR_USART1EN))<sp/>!=<sp/>RESET)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="607"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_USART1_IS_CLK_DISABLED()<sp/><sp/><sp/><sp/>((RCC-&gt;APB2ENR<sp/>&amp;<sp/>(RCC_APB2ENR_USART1EN))<sp/>==<sp/>RESET)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="608"><highlight class="normal"></highlight></codeline>
<codeline lineno="617"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_APB1_FORCE_RESET()<sp/><sp/><sp/><sp/><sp/><sp/><sp/>(RCC-&gt;APB2RSTR<sp/>=<sp/>0xFFFFFFFFU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="618"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_TIM2_FORCE_RESET()<sp/><sp/><sp/><sp/><sp/><sp/><sp/>(RCC-&gt;APB1RSTR<sp/>|=<sp/>(RCC_APB1RSTR_TIM2RST))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="619"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_TIM3_FORCE_RESET()<sp/><sp/><sp/><sp/><sp/><sp/><sp/>(RCC-&gt;APB1RSTR<sp/>|=<sp/>(RCC_APB1RSTR_TIM3RST))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="620"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_WWDG_FORCE_RESET()<sp/><sp/><sp/><sp/><sp/><sp/><sp/>(RCC-&gt;APB1RSTR<sp/>|=<sp/>(RCC_APB1RSTR_WWDGRST))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="621"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_USART2_FORCE_RESET()<sp/><sp/><sp/><sp/><sp/>(RCC-&gt;APB1RSTR<sp/>|=<sp/>(RCC_APB1RSTR_USART2RST))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="622"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_I2C1_FORCE_RESET()<sp/><sp/><sp/><sp/><sp/><sp/><sp/>(RCC-&gt;APB1RSTR<sp/>|=<sp/>(RCC_APB1RSTR_I2C1RST))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="623"><highlight class="normal"></highlight></codeline>
<codeline lineno="624"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_BKP_FORCE_RESET()<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(RCC-&gt;APB1RSTR<sp/>|=<sp/>(RCC_APB1RSTR_BKPRST))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="625"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_PWR_FORCE_RESET()<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(RCC-&gt;APB1RSTR<sp/>|=<sp/>(RCC_APB1RSTR_PWRRST))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="626"><highlight class="normal"></highlight></codeline>
<codeline lineno="627"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_APB1_RELEASE_RESET()<sp/><sp/><sp/><sp/><sp/><sp/>(RCC-&gt;APB1RSTR<sp/>=<sp/>0x00)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="628"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_TIM2_RELEASE_RESET()<sp/><sp/><sp/><sp/><sp/><sp/><sp/>(RCC-&gt;APB1RSTR<sp/>&amp;=<sp/>~(RCC_APB1RSTR_TIM2RST))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="629"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_TIM3_RELEASE_RESET()<sp/><sp/><sp/><sp/><sp/><sp/><sp/>(RCC-&gt;APB1RSTR<sp/>&amp;=<sp/>~(RCC_APB1RSTR_TIM3RST))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="630"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_WWDG_RELEASE_RESET()<sp/><sp/><sp/><sp/><sp/><sp/><sp/>(RCC-&gt;APB1RSTR<sp/>&amp;=<sp/>~(RCC_APB1RSTR_WWDGRST))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="631"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_USART2_RELEASE_RESET()<sp/><sp/><sp/><sp/><sp/>(RCC-&gt;APB1RSTR<sp/>&amp;=<sp/>~(RCC_APB1RSTR_USART2RST))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="632"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_I2C1_RELEASE_RESET()<sp/><sp/><sp/><sp/><sp/><sp/><sp/>(RCC-&gt;APB1RSTR<sp/>&amp;=<sp/>~(RCC_APB1RSTR_I2C1RST))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="633"><highlight class="normal"></highlight></codeline>
<codeline lineno="634"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_BKP_RELEASE_RESET()<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(RCC-&gt;APB1RSTR<sp/>&amp;=<sp/>~(RCC_APB1RSTR_BKPRST))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="635"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_PWR_RELEASE_RESET()<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(RCC-&gt;APB1RSTR<sp/>&amp;=<sp/>~(RCC_APB1RSTR_PWRRST))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="636"><highlight class="normal"></highlight></codeline>
<codeline lineno="645"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_APB2_FORCE_RESET()<sp/><sp/><sp/><sp/><sp/><sp/><sp/>(RCC-&gt;APB2RSTR<sp/>=<sp/>0xFFFFFFFFU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="646"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_AFIO_FORCE_RESET()<sp/><sp/><sp/><sp/><sp/><sp/><sp/>(RCC-&gt;APB2RSTR<sp/>|=<sp/>(RCC_APB2RSTR_AFIORST))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="647"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_GPIOA_FORCE_RESET()<sp/><sp/><sp/><sp/><sp/><sp/>(RCC-&gt;APB2RSTR<sp/>|=<sp/>(RCC_APB2RSTR_IOPARST))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="648"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_GPIOB_FORCE_RESET()<sp/><sp/><sp/><sp/><sp/><sp/>(RCC-&gt;APB2RSTR<sp/>|=<sp/>(RCC_APB2RSTR_IOPBRST))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="649"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_GPIOC_FORCE_RESET()<sp/><sp/><sp/><sp/><sp/><sp/>(RCC-&gt;APB2RSTR<sp/>|=<sp/>(RCC_APB2RSTR_IOPCRST))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="650"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_GPIOD_FORCE_RESET()<sp/><sp/><sp/><sp/><sp/><sp/>(RCC-&gt;APB2RSTR<sp/>|=<sp/>(RCC_APB2RSTR_IOPDRST))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="651"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_ADC1_FORCE_RESET()<sp/><sp/><sp/><sp/><sp/><sp/><sp/>(RCC-&gt;APB2RSTR<sp/>|=<sp/>(RCC_APB2RSTR_ADC1RST))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="652"><highlight class="normal"></highlight></codeline>
<codeline lineno="653"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_TIM1_FORCE_RESET()<sp/><sp/><sp/><sp/><sp/><sp/><sp/>(RCC-&gt;APB2RSTR<sp/>|=<sp/>(RCC_APB2RSTR_TIM1RST))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="654"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_SPI1_FORCE_RESET()<sp/><sp/><sp/><sp/><sp/><sp/><sp/>(RCC-&gt;APB2RSTR<sp/>|=<sp/>(RCC_APB2RSTR_SPI1RST))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="655"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_USART1_FORCE_RESET()<sp/><sp/><sp/><sp/><sp/>(RCC-&gt;APB2RSTR<sp/>|=<sp/>(RCC_APB2RSTR_USART1RST))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="656"><highlight class="normal"></highlight></codeline>
<codeline lineno="657"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_APB2_RELEASE_RESET()<sp/><sp/><sp/><sp/><sp/><sp/>(RCC-&gt;APB2RSTR<sp/>=<sp/>0x00)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="658"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_AFIO_RELEASE_RESET()<sp/><sp/><sp/><sp/><sp/><sp/><sp/>(RCC-&gt;APB2RSTR<sp/>&amp;=<sp/>~(RCC_APB2RSTR_AFIORST))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="659"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_GPIOA_RELEASE_RESET()<sp/><sp/><sp/><sp/><sp/><sp/>(RCC-&gt;APB2RSTR<sp/>&amp;=<sp/>~(RCC_APB2RSTR_IOPARST))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="660"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_GPIOB_RELEASE_RESET()<sp/><sp/><sp/><sp/><sp/><sp/>(RCC-&gt;APB2RSTR<sp/>&amp;=<sp/>~(RCC_APB2RSTR_IOPBRST))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="661"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_GPIOC_RELEASE_RESET()<sp/><sp/><sp/><sp/><sp/><sp/>(RCC-&gt;APB2RSTR<sp/>&amp;=<sp/>~(RCC_APB2RSTR_IOPCRST))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="662"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_GPIOD_RELEASE_RESET()<sp/><sp/><sp/><sp/><sp/><sp/>(RCC-&gt;APB2RSTR<sp/>&amp;=<sp/>~(RCC_APB2RSTR_IOPDRST))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="663"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_ADC1_RELEASE_RESET()<sp/><sp/><sp/><sp/><sp/><sp/><sp/>(RCC-&gt;APB2RSTR<sp/>&amp;=<sp/>~(RCC_APB2RSTR_ADC1RST))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="664"><highlight class="normal"></highlight></codeline>
<codeline lineno="665"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_TIM1_RELEASE_RESET()<sp/><sp/><sp/><sp/><sp/><sp/><sp/>(RCC-&gt;APB2RSTR<sp/>&amp;=<sp/>~(RCC_APB2RSTR_TIM1RST))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="666"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_SPI1_RELEASE_RESET()<sp/><sp/><sp/><sp/><sp/><sp/><sp/>(RCC-&gt;APB2RSTR<sp/>&amp;=<sp/>~(RCC_APB2RSTR_SPI1RST))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="667"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_USART1_RELEASE_RESET()<sp/><sp/><sp/><sp/><sp/>(RCC-&gt;APB2RSTR<sp/>&amp;=<sp/>~(RCC_APB2RSTR_USART1RST))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="668"><highlight class="normal"></highlight></codeline>
<codeline lineno="687" refid="group___r_c_c___h_s_i___configuration_1gaab944f562b53fc74bcc0e4958388fd42" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_HSI_ENABLE()<sp/><sp/>(*(__IO<sp/>uint32_t<sp/>*)<sp/>RCC_CR_HSION_BB<sp/>=<sp/>ENABLE)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="688"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_HSI_DISABLE()<sp/>(*(__IO<sp/>uint32_t<sp/>*)<sp/>RCC_CR_HSION_BB<sp/>=<sp/>DISABLE)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="689"><highlight class="normal"></highlight></codeline>
<codeline lineno="697" refid="group___r_c_c___h_s_i___configuration_1ga36991d340af7ad14b79f204c748b0e3e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(_HSICALIBRATIONVALUE_)<sp/>\</highlight></codeline>
<codeline lineno="698"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(MODIFY_REG(RCC-&gt;CR,<sp/>RCC_CR_HSITRIM,<sp/>(uint32_t)(_HSICALIBRATIONVALUE_)<sp/>&lt;&lt;<sp/>RCC_CR_HSITRIM_Pos))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="699"><highlight class="normal"></highlight></codeline>
<codeline lineno="713" refid="group___r_c_c___l_s_i___configuration_1ga560de8b8991db4a296de878a7a8aa58b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_LSI_ENABLE()<sp/><sp/>(*(__IO<sp/>uint32_t<sp/>*)<sp/>RCC_CSR_LSION_BB<sp/>=<sp/>ENABLE)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="714"><highlight class="normal"></highlight></codeline>
<codeline lineno="720" refid="group___r_c_c___l_s_i___configuration_1ga4f96095bb4acda60b7f66d5d927da181" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_LSI_DISABLE()<sp/>(*(__IO<sp/>uint32_t<sp/>*)<sp/>RCC_CSR_LSION_BB<sp/>=<sp/>DISABLE)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="721"><highlight class="normal"></highlight></codeline>
<codeline lineno="752" refid="group___r_c_c___h_s_e___configuration_1gaa3d98648399f15d02645ef84f6ca8e4b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_HSE_CONFIG(__STATE__)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="753"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>do{<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="754"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>if<sp/>((__STATE__)<sp/>==<sp/>RCC_HSE_ON)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="755"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>{<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="756"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>SET_BIT(RCC-&gt;CR,<sp/>RCC_CR_HSEON);<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="757"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="758"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>else<sp/>if<sp/>((__STATE__)<sp/>==<sp/>RCC_HSE_OFF)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="759"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>{<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="760"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CLEAR_BIT(RCC-&gt;CR,<sp/>RCC_CR_HSEON);<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="761"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CLEAR_BIT(RCC-&gt;CR,<sp/>RCC_CR_HSEBYP);<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="762"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="763"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>else<sp/>if<sp/>((__STATE__)<sp/>==<sp/>RCC_HSE_BYPASS)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="764"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>{<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="765"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>SET_BIT(RCC-&gt;CR,<sp/>RCC_CR_HSEBYP);<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="766"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>SET_BIT(RCC-&gt;CR,<sp/>RCC_CR_HSEON);<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="767"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="768"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>else<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="769"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>{<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="770"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CLEAR_BIT(RCC-&gt;CR,<sp/>RCC_CR_HSEON);<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="771"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CLEAR_BIT(RCC-&gt;CR,<sp/>RCC_CR_HSEBYP);<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="772"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="773"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}while(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="774"><highlight class="normal"></highlight></codeline>
<codeline lineno="800" refid="group___r_c_c___l_s_e___configuration_1ga6b2b48f429e347c1c9c469122c64798b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_LSE_CONFIG(__STATE__)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="801"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>do{<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="802"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>if<sp/>((__STATE__)<sp/>==<sp/>RCC_LSE_ON)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="803"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>{<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="804"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>SET_BIT(RCC-&gt;BDCR,<sp/>RCC_BDCR_LSEON);<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="805"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="806"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>else<sp/>if<sp/>((__STATE__)<sp/>==<sp/>RCC_LSE_OFF)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="807"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>{<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="808"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CLEAR_BIT(RCC-&gt;BDCR,<sp/>RCC_BDCR_LSEON);<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="809"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CLEAR_BIT(RCC-&gt;BDCR,<sp/>RCC_BDCR_LSEBYP);<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="810"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="811"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>else<sp/>if<sp/>((__STATE__)<sp/>==<sp/>RCC_LSE_BYPASS)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="812"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>{<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="813"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>SET_BIT(RCC-&gt;BDCR,<sp/>RCC_BDCR_LSEBYP);<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="814"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>SET_BIT(RCC-&gt;BDCR,<sp/>RCC_BDCR_LSEON);<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="815"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="816"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>else<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="817"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>{<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="818"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CLEAR_BIT(RCC-&gt;BDCR,<sp/>RCC_BDCR_LSEON);<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="819"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CLEAR_BIT(RCC-&gt;BDCR,<sp/>RCC_BDCR_LSEBYP);<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="820"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="821"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}while(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="822"><highlight class="normal"></highlight></codeline>
<codeline lineno="837" refid="group___r_c_c___p_l_l___configuration_1gaaf196a2df41b0bcbc32745c2b218e696" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_PLL_ENABLE()<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(*(__IO<sp/>uint32_t<sp/>*)<sp/>RCC_CR_PLLON_BB<sp/>=<sp/>ENABLE)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="838"><highlight class="normal"></highlight></codeline>
<codeline lineno="842" refid="group___r_c_c___p_l_l___configuration_1ga718a6afcb1492cc2796be78445a7d5ab" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_PLL_DISABLE()<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(*(__IO<sp/>uint32_t<sp/>*)<sp/>RCC_CR_PLLON_BB<sp/>=<sp/>DISABLE)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="843"><highlight class="normal"></highlight></codeline>
<codeline lineno="874" refid="group___r_c_c___p_l_l___configuration_1gadff34131a73367bbf345984ea5fdecca" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_PLL_CONFIG(__RCC_PLLSOURCE__,<sp/>__PLLMUL__)\</highlight></codeline>
<codeline lineno="875"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>MODIFY_REG(RCC-&gt;CFGR,<sp/>(RCC_CFGR_PLLSRC<sp/>|<sp/>RCC_CFGR_PLLMULL),((__RCC_PLLSOURCE__)<sp/>|<sp/>(__PLLMUL__)<sp/>))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="876"><highlight class="normal"></highlight></codeline>
<codeline lineno="883" refid="group___r_c_c___p_l_l___configuration_1ga3ea1390f8124e2b3b8d53e95541d6e53" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_GET_PLL_OSCSOURCE()<sp/>((uint32_t)(READ_BIT(RCC-&gt;CFGR,<sp/>RCC_CFGR_PLLSRC)))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="884"><highlight class="normal"></highlight></codeline>
<codeline lineno="901" refid="group___r_c_c___get___clock__source_1gaa29be28740b3d480e83efbc2e695c1b8" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_SYSCLK_CONFIG(__SYSCLKSOURCE__)<sp/>\</highlight></codeline>
<codeline lineno="902"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>MODIFY_REG(RCC-&gt;CFGR,<sp/>RCC_CFGR_SW,<sp/>(__SYSCLKSOURCE__))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="903"><highlight class="normal"></highlight></codeline>
<codeline lineno="911" refid="group___r_c_c___get___clock__source_1gac99c2453d9e77c8b457acc0210e754c2" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_GET_SYSCLK_SOURCE()<sp/>((uint32_t)(READ_BIT(RCC-&gt;CFGR,RCC_CFGR_SWS)))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="912"><highlight class="normal"></highlight></codeline>
<codeline lineno="921"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/><sp/><sp/>defined(RCC_CFGR_MCO_3)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="938"><highlight class="normal"></highlight><highlight class="preprocessor">#else</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="951"><highlight class="normal"></highlight><highlight class="preprocessor">#endif</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="952"><highlight class="normal"></highlight></codeline>
<codeline lineno="953" refid="group___r_c_c_ex___m_c_ox___clock___config_1ga7e5f7f1efc92794b6f0e96068240b45e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_MCO1_CONFIG(__MCOCLKSOURCE__,<sp/>__MCODIV__)<sp/>\</highlight></codeline>
<codeline lineno="954"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>MODIFY_REG(RCC-&gt;CFGR,<sp/>RCC_CFGR_MCO,<sp/>(__MCOCLKSOURCE__))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="955"><highlight class="normal"></highlight></codeline>
<codeline lineno="956"><highlight class="normal"></highlight></codeline>
<codeline lineno="987" refid="group___r_c_c___r_t_c___clock___configuration_1ga2d6c4c7e951bfd007d26988fbfe6eaa4" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_RTC_CONFIG(__RTC_CLKSOURCE__)<sp/>MODIFY_REG(RCC-&gt;BDCR,<sp/>RCC_BDCR_RTCSEL,<sp/>(__RTC_CLKSOURCE__))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="988"><highlight class="normal"></highlight></codeline>
<codeline lineno="996" refid="group___r_c_c___r_t_c___clock___configuration_1gad40d00ff1c984ebd011ea9f6e7f93c44" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_GET_RTC_SOURCE()<sp/>(READ_BIT(RCC-&gt;BDCR,<sp/>RCC_BDCR_RTCSEL))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="997"><highlight class="normal"></highlight></codeline>
<codeline lineno="1001" refid="group___r_c_c___r_t_c___clock___configuration_1gab7cc36427c31da645a0e38e181f8ce0f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_RTC_ENABLE()<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(*(__IO<sp/>uint32_t<sp/>*)<sp/>RCC_BDCR_RTCEN_BB<sp/>=<sp/>ENABLE)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1002"><highlight class="normal"></highlight></codeline>
<codeline lineno="1006" refid="group___r_c_c___r_t_c___clock___configuration_1gaab5eeb81fc9f0c8d4450069f7a751855" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_RTC_DISABLE()<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(*(__IO<sp/>uint32_t<sp/>*)<sp/>RCC_BDCR_RTCEN_BB<sp/>=<sp/>DISABLE)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1007"><highlight class="normal"></highlight></codeline>
<codeline lineno="1012" refid="group___r_c_c___r_t_c___clock___configuration_1ga3bf7da608ff985873ca8e248fb1dc4f0" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_BACKUPRESET_FORCE()<sp/><sp/><sp/>(*(__IO<sp/>uint32_t<sp/>*)<sp/>RCC_BDCR_BDRST_BB<sp/>=<sp/>ENABLE)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1013"><highlight class="normal"></highlight></codeline>
<codeline lineno="1016" refid="group___r_c_c___r_t_c___clock___configuration_1ga14f32622c65f4ae239ba8cb00d510321" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_BACKUPRESET_RELEASE()<sp/>(*(__IO<sp/>uint32_t<sp/>*)<sp/>RCC_BDCR_BDRST_BB<sp/>=<sp/>DISABLE)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1017"><highlight class="normal"></highlight></codeline>
<codeline lineno="1043" refid="group___r_c_c___flags___interrupts___management_1ga180fb20a37b31a6e4f7e59213a6c0405" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_ENABLE_IT(__INTERRUPT__)<sp/>(*(__IO<sp/>uint8_t<sp/>*)<sp/>RCC_CIR_BYTE1_ADDRESS<sp/>|=<sp/>(__INTERRUPT__))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1044"><highlight class="normal"></highlight></codeline>
<codeline lineno="1061" refid="group___r_c_c___flags___interrupts___management_1gafc4df8cd4df0a529d11f18bf1f7e9f50" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_DISABLE_IT(__INTERRUPT__)<sp/>(*(__IO<sp/>uint8_t<sp/>*)<sp/>RCC_CIR_BYTE1_ADDRESS<sp/>&amp;=<sp/>(uint8_t)(~(__INTERRUPT__)))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1062"><highlight class="normal"></highlight></codeline>
<codeline lineno="1080" refid="group___r_c_c___flags___interrupts___management_1ga9d8ab157f58045b8daf8136bee54f139" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_CLEAR_IT(__INTERRUPT__)<sp/>(*(__IO<sp/>uint8_t<sp/>*)<sp/>RCC_CIR_BYTE2_ADDRESS<sp/>=<sp/>(__INTERRUPT__))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1081"><highlight class="normal"></highlight></codeline>
<codeline lineno="1100" refid="group___r_c_c___flags___interrupts___management_1ga134af980b892f362c05ae21922cd828d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_GET_IT(__INTERRUPT__)<sp/>((RCC-&gt;CIR<sp/>&amp;<sp/>(__INTERRUPT__))<sp/>==<sp/>(__INTERRUPT__))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1101"><highlight class="normal"></highlight></codeline>
<codeline lineno="1106" refid="group___r_c_c___flags___interrupts___management_1gaf28c11b36035ef1e27883ff7ee2c46b0" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_CLEAR_RESET_FLAGS()<sp/>(*(__IO<sp/>uint32_t<sp/>*)RCC_CSR_RMVF_BB<sp/>=<sp/>ENABLE)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1107"><highlight class="normal"></highlight></codeline>
<codeline lineno="1131" refid="group___r_c_c___flags___interrupts___management_1gae2d7d461630562bf2a2ddb31b1f96449" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_GET_FLAG(__FLAG__)<sp/>(((((__FLAG__)<sp/>&gt;&gt;<sp/>5U)<sp/>==<sp/>CR_REG_INDEX)?<sp/><sp/><sp/>RCC-&gt;CR<sp/><sp/><sp/>:<sp/>\</highlight></codeline>
<codeline lineno="1132"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((((__FLAG__)<sp/>&gt;&gt;<sp/>5U)<sp/>==<sp/>BDCR_REG_INDEX)?<sp/>RCC-&gt;BDCR<sp/>:<sp/>\</highlight></codeline>
<codeline lineno="1133"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>RCC-&gt;CSR))<sp/>&amp;<sp/>(1U<sp/>&lt;&lt;<sp/>((__FLAG__)<sp/>&amp;<sp/>RCC_FLAG_MASK)))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1134"><highlight class="normal"></highlight></codeline>
<codeline lineno="1143"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Include<sp/>RCC<sp/>HAL<sp/>Extension<sp/>module<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1144"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&quot;<ref refid="stm32f1xx__hal__rcc__ex_8h" kindref="compound">stm32f1xx_hal_rcc_ex.h</ref>&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1145"><highlight class="normal"></highlight></codeline>
<codeline lineno="1146"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Exported<sp/>functions<sp/>--------------------------------------------------------*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1155"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Initialization<sp/>and<sp/>de-initialization<sp/>functions<sp/><sp/>******************************/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1156"><highlight class="normal"><ref refid="stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f" kindref="member">HAL_StatusTypeDef</ref><sp/>HAL_RCC_DeInit(</highlight><highlight class="keywordtype">void</highlight><highlight class="normal">);</highlight></codeline>
<codeline lineno="1157"><highlight class="normal"><ref refid="stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f" kindref="member">HAL_StatusTypeDef</ref><sp/>HAL_RCC_OscConfig(<ref refid="struct_r_c_c___osc_init_type_def" kindref="compound">RCC_OscInitTypeDef</ref><sp/><sp/>*RCC_OscInitStruct);</highlight></codeline>
<codeline lineno="1158"><highlight class="normal"><ref refid="stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f" kindref="member">HAL_StatusTypeDef</ref><sp/>HAL_RCC_ClockConfig(<ref refid="struct_r_c_c___clk_init_type_def" kindref="compound">RCC_ClkInitTypeDef</ref><sp/><sp/>*RCC_ClkInitStruct,<sp/>uint32_t<sp/>FLatency);</highlight></codeline>
<codeline lineno="1159"><highlight class="normal"></highlight></codeline>
<codeline lineno="1168"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Peripheral<sp/>Control<sp/>functions<sp/><sp/>************************************************/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1169"><highlight class="normal"></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>HAL_RCC_MCOConfig(uint32_t<sp/>RCC_MCOx,<sp/>uint32_t<sp/>RCC_MCOSource,<sp/>uint32_t<sp/>RCC_MCODiv);</highlight></codeline>
<codeline lineno="1170"><highlight class="normal"></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>HAL_RCC_EnableCSS(</highlight><highlight class="keywordtype">void</highlight><highlight class="normal">);</highlight></codeline>
<codeline lineno="1171"><highlight class="normal"></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>HAL_RCC_DisableCSS(</highlight><highlight class="keywordtype">void</highlight><highlight class="normal">);</highlight></codeline>
<codeline lineno="1172"><highlight class="normal">uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>HAL_RCC_GetSysClockFreq(</highlight><highlight class="keywordtype">void</highlight><highlight class="normal">);</highlight></codeline>
<codeline lineno="1173"><highlight class="normal">uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>HAL_RCC_GetHCLKFreq(</highlight><highlight class="keywordtype">void</highlight><highlight class="normal">);</highlight></codeline>
<codeline lineno="1174"><highlight class="normal">uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>HAL_RCC_GetPCLK1Freq(</highlight><highlight class="keywordtype">void</highlight><highlight class="normal">);</highlight></codeline>
<codeline lineno="1175"><highlight class="normal">uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>HAL_RCC_GetPCLK2Freq(</highlight><highlight class="keywordtype">void</highlight><highlight class="normal">);</highlight></codeline>
<codeline lineno="1176"><highlight class="normal"></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>HAL_RCC_GetOscConfig(<ref refid="struct_r_c_c___osc_init_type_def" kindref="compound">RCC_OscInitTypeDef</ref><sp/><sp/>*RCC_OscInitStruct);</highlight></codeline>
<codeline lineno="1177"><highlight class="normal"></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>HAL_RCC_GetClockConfig(<ref refid="struct_r_c_c___clk_init_type_def" kindref="compound">RCC_ClkInitTypeDef</ref><sp/><sp/>*RCC_ClkInitStruct,<sp/>uint32_t<sp/>*pFLatency);</highlight></codeline>
<codeline lineno="1178"><highlight class="normal"></highlight></codeline>
<codeline lineno="1179"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>CSS<sp/>NMI<sp/>IRQ<sp/>handler<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1180"><highlight class="normal"></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>HAL_RCC_NMI_IRQHandler(</highlight><highlight class="keywordtype">void</highlight><highlight class="normal">);</highlight></codeline>
<codeline lineno="1181"><highlight class="normal"></highlight></codeline>
<codeline lineno="1182"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>User<sp/>Callbacks<sp/>in<sp/>non<sp/>blocking<sp/>mode<sp/>(IT<sp/>mode)<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1183"><highlight class="normal"></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>HAL_RCC_CSSCallback(</highlight><highlight class="keywordtype">void</highlight><highlight class="normal">);</highlight></codeline>
<codeline lineno="1184"><highlight class="normal"></highlight></codeline>
<codeline lineno="1201"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Disable<sp/>Backup<sp/>domain<sp/>write<sp/>protection<sp/>state<sp/>change<sp/>timeout<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1202"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_DBP_TIMEOUT_VALUE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>100U<sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>100<sp/>ms<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1203"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>LSE<sp/>state<sp/>change<sp/>timeout<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1204"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_LSE_TIMEOUT_VALUE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>LSE_STARTUP_TIMEOUT</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1205"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CLOCKSWITCH_TIMEOUT_VALUE<sp/><sp/><sp/><sp/><sp/><sp/>5000<sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>5<sp/>s<sp/><sp/><sp/><sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1206"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>HSE_TIMEOUT_VALUE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>HSE_STARTUP_TIMEOUT</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1207"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>HSI_TIMEOUT_VALUE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>2U<sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>2<sp/>ms<sp/>(minimum<sp/>Tick<sp/>+<sp/>1)<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1208"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LSI_TIMEOUT_VALUE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>2U<sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>2<sp/>ms<sp/>(minimum<sp/>Tick<sp/>+<sp/>1)<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1209"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PLL_TIMEOUT_VALUE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>2U<sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>2<sp/>ms<sp/>(minimum<sp/>Tick<sp/>+<sp/>1)<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1210"><highlight class="normal"></highlight></codeline>
<codeline lineno="1218"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_OFFSET<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(RCC_BASE<sp/>-<sp/>PERIPH_BASE)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1219"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_CR_OFFSET<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1220"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_CFGR_OFFSET<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x04U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1221"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_CIR_OFFSET<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x08U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1222"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_BDCR_OFFSET<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x20U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1223"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_CSR_OFFSET<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x24U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1224"><highlight class="normal"></highlight></codeline>
<codeline lineno="1233"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_CR_OFFSET_BB<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(RCC_OFFSET<sp/>+<sp/>RCC_CR_OFFSET)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1234"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_CFGR_OFFSET_BB<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(RCC_OFFSET<sp/>+<sp/>RCC_CFGR_OFFSET)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1235"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_CIR_OFFSET_BB<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(RCC_OFFSET<sp/>+<sp/>RCC_CIR_OFFSET)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1236"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_BDCR_OFFSET_BB<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(RCC_OFFSET<sp/>+<sp/>RCC_BDCR_OFFSET)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1237"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_CSR_OFFSET_BB<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(RCC_OFFSET<sp/>+<sp/>RCC_CSR_OFFSET)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1238"><highlight class="normal"></highlight></codeline>
<codeline lineno="1239"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>---<sp/>CR<sp/>Register<sp/>---*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1240"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Alias<sp/>word<sp/>address<sp/>of<sp/>HSION<sp/>bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1241"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_HSION_BIT_NUMBER<sp/><sp/><sp/><sp/><sp/><sp/>RCC_CR_HSION_Pos</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1242"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_CR_HSION_BB<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)(PERIPH_BB_BASE<sp/>+<sp/>(RCC_CR_OFFSET_BB<sp/>*<sp/>32U)<sp/>+<sp/>(RCC_HSION_BIT_NUMBER<sp/>*<sp/>4U)))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1243"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Alias<sp/>word<sp/>address<sp/>of<sp/>HSEON<sp/>bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1244"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_HSEON_BIT_NUMBER<sp/><sp/><sp/><sp/><sp/><sp/>RCC_CR_HSEON_Pos</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1245"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_CR_HSEON_BB<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)(PERIPH_BB_BASE<sp/>+<sp/>(RCC_CR_OFFSET_BB<sp/>*<sp/>32U)<sp/>+<sp/>(RCC_HSEON_BIT_NUMBER<sp/>*<sp/>4U)))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1246"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Alias<sp/>word<sp/>address<sp/>of<sp/>CSSON<sp/>bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1247"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_CSSON_BIT_NUMBER<sp/><sp/><sp/><sp/><sp/><sp/>RCC_CR_CSSON_Pos</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1248"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_CR_CSSON_BB<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)(PERIPH_BB_BASE<sp/>+<sp/>(RCC_CR_OFFSET_BB<sp/>*<sp/>32U)<sp/>+<sp/>(RCC_CSSON_BIT_NUMBER<sp/>*<sp/>4U)))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1249"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Alias<sp/>word<sp/>address<sp/>of<sp/>PLLON<sp/>bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1250"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_PLLON_BIT_NUMBER<sp/><sp/><sp/><sp/><sp/><sp/>RCC_CR_PLLON_Pos</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1251"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_CR_PLLON_BB<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)(PERIPH_BB_BASE<sp/>+<sp/>(RCC_CR_OFFSET_BB<sp/>*<sp/>32U)<sp/>+<sp/>(RCC_PLLON_BIT_NUMBER<sp/>*<sp/>4U)))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1252"><highlight class="normal"></highlight></codeline>
<codeline lineno="1253"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>---<sp/>CSR<sp/>Register<sp/>---*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1254"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Alias<sp/>word<sp/>address<sp/>of<sp/>LSION<sp/>bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1255"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_LSION_BIT_NUMBER<sp/><sp/><sp/><sp/><sp/><sp/>RCC_CSR_LSION_Pos</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1256"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_CSR_LSION_BB<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)(PERIPH_BB_BASE<sp/>+<sp/>(RCC_CSR_OFFSET_BB<sp/>*<sp/>32U)<sp/>+<sp/>(RCC_LSION_BIT_NUMBER<sp/>*<sp/>4U)))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1257"><highlight class="normal"></highlight></codeline>
<codeline lineno="1258"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Alias<sp/>word<sp/>address<sp/>of<sp/>RMVF<sp/>bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1259"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_RMVF_BIT_NUMBER<sp/><sp/><sp/><sp/><sp/><sp/><sp/>RCC_CSR_RMVF_Pos</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1260"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_CSR_RMVF_BB<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)(PERIPH_BB_BASE<sp/>+<sp/>(RCC_CSR_OFFSET_BB<sp/>*<sp/>32U)<sp/>+<sp/>(RCC_RMVF_BIT_NUMBER<sp/>*<sp/>4U)))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1261"><highlight class="normal"></highlight></codeline>
<codeline lineno="1262"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>---<sp/>BDCR<sp/>Registers<sp/>---*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1263"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Alias<sp/>word<sp/>address<sp/>of<sp/>LSEON<sp/>bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1264"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_LSEON_BIT_NUMBER<sp/><sp/><sp/><sp/><sp/><sp/>RCC_BDCR_LSEON_Pos</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1265"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_BDCR_LSEON_BB<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)(PERIPH_BB_BASE<sp/>+<sp/>(RCC_BDCR_OFFSET_BB<sp/>*<sp/>32U)<sp/>+<sp/>(RCC_LSEON_BIT_NUMBER<sp/>*<sp/>4U)))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1266"><highlight class="normal"></highlight></codeline>
<codeline lineno="1267"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Alias<sp/>word<sp/>address<sp/>of<sp/>LSEON<sp/>bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1268"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_LSEBYP_BIT_NUMBER<sp/><sp/><sp/><sp/><sp/>RCC_BDCR_LSEBYP_Pos</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1269"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_BDCR_LSEBYP_BB<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)(PERIPH_BB_BASE<sp/>+<sp/>(RCC_BDCR_OFFSET_BB<sp/>*<sp/>32U)<sp/>+<sp/>(RCC_LSEBYP_BIT_NUMBER<sp/>*<sp/>4U)))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1270"><highlight class="normal"></highlight></codeline>
<codeline lineno="1271"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Alias<sp/>word<sp/>address<sp/>of<sp/>RTCEN<sp/>bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1272"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_RTCEN_BIT_NUMBER<sp/><sp/><sp/><sp/><sp/><sp/>RCC_BDCR_RTCEN_Pos</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1273"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_BDCR_RTCEN_BB<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)(PERIPH_BB_BASE<sp/>+<sp/>(RCC_BDCR_OFFSET_BB<sp/>*<sp/>32U)<sp/>+<sp/>(RCC_RTCEN_BIT_NUMBER<sp/>*<sp/>4U)))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1274"><highlight class="normal"></highlight></codeline>
<codeline lineno="1275"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Alias<sp/>word<sp/>address<sp/>of<sp/>BDRST<sp/>bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1276"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_BDRST_BIT_NUMBER<sp/><sp/><sp/><sp/><sp/><sp/>RCC_BDCR_BDRST_Pos</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1277"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_BDCR_BDRST_BB<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)(PERIPH_BB_BASE<sp/>+<sp/>(RCC_BDCR_OFFSET_BB<sp/>*<sp/>32U)<sp/>+<sp/>(RCC_BDRST_BIT_NUMBER<sp/>*<sp/>4U)))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1278"><highlight class="normal"></highlight></codeline>
<codeline lineno="1283"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>CR<sp/>register<sp/>byte<sp/>2<sp/>(Bits[23:16])<sp/>base<sp/>address<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1284"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_CR_BYTE2_ADDRESS<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)(RCC_BASE<sp/>+<sp/>RCC_CR_OFFSET<sp/>+<sp/>0x02U))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1285"><highlight class="normal"></highlight></codeline>
<codeline lineno="1286"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>CIR<sp/>register<sp/>byte<sp/>1<sp/>(Bits[15:8])<sp/>base<sp/>address<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1287"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_CIR_BYTE1_ADDRESS<sp/><sp/><sp/><sp/><sp/>((uint32_t)(RCC_BASE<sp/>+<sp/>RCC_CIR_OFFSET<sp/>+<sp/>0x01U))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1288"><highlight class="normal"></highlight></codeline>
<codeline lineno="1289"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>CIR<sp/>register<sp/>byte<sp/>2<sp/>(Bits[23:16])<sp/>base<sp/>address<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1290"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_CIR_BYTE2_ADDRESS<sp/><sp/><sp/><sp/><sp/>((uint32_t)(RCC_BASE<sp/>+<sp/>RCC_CIR_OFFSET<sp/>+<sp/>0x02U))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1291"><highlight class="normal"></highlight></codeline>
<codeline lineno="1292"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Defines<sp/>used<sp/>for<sp/>Flags<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1293"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CR_REG_INDEX<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint8_t)1)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1294"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>BDCR_REG_INDEX<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint8_t)2)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1295"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CSR_REG_INDEX<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint8_t)3)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1296"><highlight class="normal"></highlight></codeline>
<codeline lineno="1297"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RCC_FLAG_MASK<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint8_t)0x1F)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1298"><highlight class="normal"></highlight></codeline>
<codeline lineno="1309"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_SYSCFG_CLK_DISABLE<sp/><sp/><sp/><sp/>__HAL_RCC_AFIO_CLK_DISABLE</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1310"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_SYSCFG_CLK_ENABLE<sp/><sp/><sp/><sp/><sp/>__HAL_RCC_AFIO_CLK_ENABLE</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1311"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_SYSCFG_FORCE_RESET<sp/><sp/><sp/><sp/>__HAL_RCC_AFIO_FORCE_RESET</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1312"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__HAL_RCC_SYSCFG_RELEASE_RESET<sp/><sp/>__HAL_RCC_AFIO_RELEASE_RESET</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1317"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>IS_RCC_PLLSOURCE(__SOURCE__)<sp/>(((__SOURCE__)<sp/>==<sp/>RCC_PLLSOURCE_HSI_DIV2)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="1318"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((__SOURCE__)<sp/>==<sp/>RCC_PLLSOURCE_HSE))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1319"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>IS_RCC_OSCILLATORTYPE(__OSCILLATOR__)<sp/>(((__OSCILLATOR__)<sp/>==<sp/>RCC_OSCILLATORTYPE_NONE)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>||<sp/>\</highlight></codeline>
<codeline lineno="1320"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(((__OSCILLATOR__)<sp/>&amp;<sp/>RCC_OSCILLATORTYPE_HSE)<sp/>==<sp/>RCC_OSCILLATORTYPE_HSE)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="1321"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(((__OSCILLATOR__)<sp/>&amp;<sp/>RCC_OSCILLATORTYPE_HSI)<sp/>==<sp/>RCC_OSCILLATORTYPE_HSI)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="1322"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(((__OSCILLATOR__)<sp/>&amp;<sp/>RCC_OSCILLATORTYPE_LSI)<sp/>==<sp/>RCC_OSCILLATORTYPE_LSI)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="1323"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(((__OSCILLATOR__)<sp/>&amp;<sp/>RCC_OSCILLATORTYPE_LSE)<sp/>==<sp/>RCC_OSCILLATORTYPE_LSE))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1324"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>IS_RCC_HSE(__HSE__)<sp/>(((__HSE__)<sp/>==<sp/>RCC_HSE_OFF)<sp/>||<sp/>((__HSE__)<sp/>==<sp/>RCC_HSE_ON)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="1325"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((__HSE__)<sp/>==<sp/>RCC_HSE_BYPASS))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1326"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>IS_RCC_LSE(__LSE__)<sp/>(((__LSE__)<sp/>==<sp/>RCC_LSE_OFF)<sp/>||<sp/>((__LSE__)<sp/>==<sp/>RCC_LSE_ON)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="1327"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((__LSE__)<sp/>==<sp/>RCC_LSE_BYPASS))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1328"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>IS_RCC_HSI(__HSI__)<sp/>(((__HSI__)<sp/>==<sp/>RCC_HSI_OFF)<sp/>||<sp/>((__HSI__)<sp/>==<sp/>RCC_HSI_ON))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1329"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>IS_RCC_CALIBRATION_VALUE(__VALUE__)<sp/>((__VALUE__)<sp/>&lt;=<sp/>0x1FU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1330"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>IS_RCC_LSI(__LSI__)<sp/>(((__LSI__)<sp/>==<sp/>RCC_LSI_OFF)<sp/>||<sp/>((__LSI__)<sp/>==<sp/>RCC_LSI_ON))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1331"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>IS_RCC_PLL(__PLL__)<sp/>(((__PLL__)<sp/>==<sp/>RCC_PLL_NONE)<sp/>||<sp/>((__PLL__)<sp/>==<sp/>RCC_PLL_OFF)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="1332"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((__PLL__)<sp/>==<sp/>RCC_PLL_ON))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1333"><highlight class="normal"></highlight></codeline>
<codeline lineno="1334"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>IS_RCC_CLOCKTYPE(CLK)<sp/>((((CLK)<sp/>&amp;<sp/>RCC_CLOCKTYPE_SYSCLK)<sp/>==<sp/>RCC_CLOCKTYPE_SYSCLK)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="1335"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(((CLK)<sp/>&amp;<sp/>RCC_CLOCKTYPE_HCLK)<sp/><sp/><sp/>==<sp/>RCC_CLOCKTYPE_HCLK)<sp/><sp/><sp/>||<sp/>\</highlight></codeline>
<codeline lineno="1336"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(((CLK)<sp/>&amp;<sp/>RCC_CLOCKTYPE_PCLK1)<sp/><sp/>==<sp/>RCC_CLOCKTYPE_PCLK1)<sp/><sp/>||<sp/>\</highlight></codeline>
<codeline lineno="1337"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(((CLK)<sp/>&amp;<sp/>RCC_CLOCKTYPE_PCLK2)<sp/><sp/>==<sp/>RCC_CLOCKTYPE_PCLK2))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1338"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>IS_RCC_SYSCLKSOURCE(__SOURCE__)<sp/>(((__SOURCE__)<sp/>==<sp/>RCC_SYSCLKSOURCE_HSI)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="1339"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((__SOURCE__)<sp/>==<sp/>RCC_SYSCLKSOURCE_HSE)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="1340"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((__SOURCE__)<sp/>==<sp/>RCC_SYSCLKSOURCE_PLLCLK))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1341"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>IS_RCC_SYSCLKSOURCE_STATUS(__SOURCE__)<sp/>(((__SOURCE__)<sp/>==<sp/>RCC_SYSCLKSOURCE_STATUS_HSI)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="1342"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((__SOURCE__)<sp/>==<sp/>RCC_SYSCLKSOURCE_STATUS_HSE)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="1343"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((__SOURCE__)<sp/>==<sp/>RCC_SYSCLKSOURCE_STATUS_PLLCLK))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1344"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>IS_RCC_HCLK(__HCLK__)<sp/>(((__HCLK__)<sp/>==<sp/>RCC_SYSCLK_DIV1)<sp/>||<sp/>((__HCLK__)<sp/>==<sp/>RCC_SYSCLK_DIV2)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="1345"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((__HCLK__)<sp/>==<sp/>RCC_SYSCLK_DIV4)<sp/>||<sp/>((__HCLK__)<sp/>==<sp/>RCC_SYSCLK_DIV8)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="1346"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((__HCLK__)<sp/>==<sp/>RCC_SYSCLK_DIV16)<sp/>||<sp/>((__HCLK__)<sp/>==<sp/>RCC_SYSCLK_DIV64)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="1347"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((__HCLK__)<sp/>==<sp/>RCC_SYSCLK_DIV128)<sp/>||<sp/>((__HCLK__)<sp/>==<sp/>RCC_SYSCLK_DIV256)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="1348"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((__HCLK__)<sp/>==<sp/>RCC_SYSCLK_DIV512))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1349"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>IS_RCC_PCLK(__PCLK__)<sp/>(((__PCLK__)<sp/>==<sp/>RCC_HCLK_DIV1)<sp/>||<sp/>((__PCLK__)<sp/>==<sp/>RCC_HCLK_DIV2)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="1350"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((__PCLK__)<sp/>==<sp/>RCC_HCLK_DIV4)<sp/>||<sp/>((__PCLK__)<sp/>==<sp/>RCC_HCLK_DIV8)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="1351"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((__PCLK__)<sp/>==<sp/>RCC_HCLK_DIV16))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1352"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>IS_RCC_MCO(__MCO__)<sp/><sp/>((__MCO__)<sp/>==<sp/>RCC_MCO)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1353"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>IS_RCC_MCODIV(__DIV__)<sp/>(((__DIV__)<sp/>==<sp/>RCC_MCODIV_1))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1354"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>IS_RCC_RTCCLKSOURCE(__SOURCE__)<sp/><sp/>(((__SOURCE__)<sp/>==<sp/>RCC_RTCCLKSOURCE_NO_CLK)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="1355"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((__SOURCE__)<sp/>==<sp/>RCC_RTCCLKSOURCE_LSE)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="1356"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((__SOURCE__)<sp/>==<sp/>RCC_RTCCLKSOURCE_LSI)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="1357"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((__SOURCE__)<sp/>==<sp/>RCC_RTCCLKSOURCE_HSE_DIV128))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1358"><highlight class="normal"></highlight></codeline>
<codeline lineno="1371"><highlight class="normal"></highlight><highlight class="preprocessor">#ifdef<sp/>__cplusplus</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1372"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1373"><highlight class="normal"></highlight><highlight class="preprocessor">#endif</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1374"><highlight class="normal"></highlight></codeline>
<codeline lineno="1375"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>__STM32F1xx_HAL_RCC_H<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1376"><highlight class="normal"></highlight></codeline>
<codeline lineno="1377"><highlight class="normal"></highlight><highlight class="comment">/************************<sp/>(C)<sp/>COPYRIGHT<sp/>STMicroelectronics<sp/>*****END<sp/>OF<sp/>FILE****/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1378"><highlight class="normal"></highlight></codeline>
    </programlisting>
    <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"/>
  </compounddef>
</doxygen>
