{"vcs1":{"timestamp_begin":1680053656.207068452, "rt":0.69, "ut":0.26, "st":0.17}}
{"vcselab":{"timestamp_begin":1680053656.963144165, "rt":0.63, "ut":0.32, "st":0.24}}
{"link":{"timestamp_begin":1680053657.654863445, "rt":0.27, "ut":0.09, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680053655.797890350}
{"VCS_COMP_START_TIME": 1680053655.797890350}
{"VCS_COMP_END_TIME": 1680053658.004141094}
{"VCS_USER_OPTIONS": "+lint=all -sverilog chipInterface.sv 02.sv 00_library.sv 00_SECDED.sv"}
{"vcs1": {"peak_mem": 337168}}
{"stitch_vcselab": {"peak_mem": 222608}}
