// Copyright (C) 1991-2012 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 32-bit"
// VERSION "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition"

// DATE "04/22/2013 16:27:55"

// 
// Device: Altera EP2C50F484C6 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module multiplier (
	clk,
	dataa,
	datab,
	dataoutl,
	dataouth);
input 	clk;
input 	[31:0] dataa;
input 	[31:0] datab;
output 	[31:0] dataoutl;
output 	[31:0] dataouth;

// Design Ports Information
// dataoutl[0]	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataoutl[1]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataoutl[2]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataoutl[3]	=>  Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataoutl[4]	=>  Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataoutl[5]	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataoutl[6]	=>  Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataoutl[7]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataoutl[8]	=>  Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataoutl[9]	=>  Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataoutl[10]	=>  Location: PIN_P21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataoutl[11]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataoutl[12]	=>  Location: PIN_H22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataoutl[13]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataoutl[14]	=>  Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataoutl[15]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataoutl[16]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataoutl[17]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataoutl[18]	=>  Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataoutl[19]	=>  Location: PIN_L17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataoutl[20]	=>  Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataoutl[21]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataoutl[22]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataoutl[23]	=>  Location: PIN_W18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataoutl[24]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataoutl[25]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataoutl[26]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataoutl[27]	=>  Location: PIN_P20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataoutl[28]	=>  Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataoutl[29]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataoutl[30]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataoutl[31]	=>  Location: PIN_K17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataouth[0]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataouth[1]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataouth[2]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataouth[3]	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataouth[4]	=>  Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataouth[5]	=>  Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataouth[6]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataouth[7]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataouth[8]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataouth[9]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataouth[10]	=>  Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataouth[11]	=>  Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataouth[12]	=>  Location: PIN_M18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataouth[13]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataouth[14]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataouth[15]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataouth[16]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataouth[17]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataouth[18]	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataouth[19]	=>  Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataouth[20]	=>  Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataouth[21]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataouth[22]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataouth[23]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataouth[24]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataouth[25]	=>  Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataouth[26]	=>  Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataouth[27]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataouth[28]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataouth[29]	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataouth[30]	=>  Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataouth[31]	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// clk	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dataa[0]	=>  Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dataa[1]	=>  Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dataa[2]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dataa[3]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dataa[4]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dataa[5]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dataa[6]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dataa[7]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dataa[8]	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dataa[9]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dataa[10]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dataa[11]	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dataa[12]	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dataa[13]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dataa[14]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dataa[15]	=>  Location: PIN_P19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dataa[16]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dataa[17]	=>  Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// datab[0]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// datab[1]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// datab[2]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// datab[3]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// datab[4]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// datab[5]	=>  Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// datab[6]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// datab[7]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// datab[8]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// datab[9]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// datab[10]	=>  Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// datab[11]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// datab[12]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// datab[13]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// datab[14]	=>  Location: PIN_AB14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// datab[15]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// datab[16]	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// datab[17]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// datab[18]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// datab[19]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// datab[20]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// datab[21]	=>  Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// datab[22]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// datab[23]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// datab[24]	=>  Location: PIN_V15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// datab[25]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// datab[26]	=>  Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// datab[27]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// datab[28]	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// datab[29]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// datab[30]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// datab[31]	=>  Location: PIN_U14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dataa[18]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dataa[19]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dataa[20]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dataa[21]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dataa[22]	=>  Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dataa[23]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dataa[24]	=>  Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dataa[25]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dataa[26]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dataa[27]	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dataa[28]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dataa[29]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dataa[30]	=>  Location: PIN_W14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dataa[31]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("multiplier_v.sdo");
// synopsys translate_on

wire \Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT26 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT27 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT28 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT31 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT34 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT35 ;
wire \Mult0|auto_generated|mac_out4~dataout ;
wire \Mult0|auto_generated|mac_out4~DATAOUT4 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT5 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT8 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT10 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT16 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT17 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT19 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT20 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT21 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT24 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT25 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT28 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT29 ;
wire \Mult0|auto_generated|mac_out4~0 ;
wire \Mult0|auto_generated|mac_out4~1 ;
wire \Mult0|auto_generated|mac_out4~2 ;
wire \Mult0|auto_generated|mac_out4~3 ;
wire \Mult0|auto_generated|mac_out6~DATAOUT1 ;
wire \Mult0|auto_generated|mac_out6~DATAOUT2 ;
wire \Mult0|auto_generated|mac_out6~DATAOUT3 ;
wire \Mult0|auto_generated|mac_out6~DATAOUT6 ;
wire \Mult0|auto_generated|mac_out6~DATAOUT7 ;
wire \Mult0|auto_generated|mac_out6~DATAOUT9 ;
wire \Mult0|auto_generated|mac_out6~DATAOUT11 ;
wire \Mult0|auto_generated|mac_out6~DATAOUT12 ;
wire \Mult0|auto_generated|mac_out6~DATAOUT13 ;
wire \Mult0|auto_generated|mac_out6~DATAOUT14 ;
wire \Mult0|auto_generated|mac_out6~DATAOUT15 ;
wire \Mult0|auto_generated|mac_out6~DATAOUT18 ;
wire \Mult0|auto_generated|mac_out6~DATAOUT19 ;
wire \Mult0|auto_generated|mac_out6~DATAOUT21 ;
wire \Mult0|auto_generated|mac_out6~DATAOUT27 ;
wire \Mult0|auto_generated|mac_out6~DATAOUT28 ;
wire \Mult0|auto_generated|mac_out6~0 ;
wire \Mult0|auto_generated|mac_out6~1 ;
wire \Mult0|auto_generated|mac_out6~2 ;
wire \Mult0|auto_generated|mac_out6~3 ;
wire \Mult0|auto_generated|add9_result[2]~4_combout ;
wire \Mult0|auto_generated|add9_result[6]~12_combout ;
wire \Mult0|auto_generated|add9_result[7]~14_combout ;
wire \Mult0|auto_generated|add9_result[11]~22_combout ;
wire \Mult0|auto_generated|add9_result[12]~24_combout ;
wire \Mult0|auto_generated|add9_result[14]~28_combout ;
wire \Mult0|auto_generated|add9_result[15]~30_combout ;
wire \Mult0|auto_generated|mac_out8~DATAOUT2 ;
wire \Mult0|auto_generated|mac_out8~DATAOUT4 ;
wire \Mult0|auto_generated|mac_out8~DATAOUT5 ;
wire \Mult0|auto_generated|mac_out8~DATAOUT6 ;
wire \Mult0|auto_generated|mac_out8~DATAOUT7 ;
wire \Mult0|auto_generated|mac_out8~DATAOUT8 ;
wire \Mult0|auto_generated|mac_out8~DATAOUT11 ;
wire \Mult0|auto_generated|mac_out8~DATAOUT12 ;
wire \Mult0|auto_generated|mac_out8~DATAOUT13 ;
wire \Mult0|auto_generated|mac_out8~DATAOUT14 ;
wire \Mult0|auto_generated|mac_out8~DATAOUT22 ;
wire \Mult0|auto_generated|mac_out8~DATAOUT23 ;
wire \Mult0|auto_generated|mac_out8~DATAOUT25 ;
wire \Mult0|auto_generated|mac_out8~0 ;
wire \Mult0|auto_generated|mac_out8~1 ;
wire \Mult0|auto_generated|mac_out8~2 ;
wire \Mult0|auto_generated|mac_out8~3 ;
wire \Mult0|auto_generated|mac_out8~4 ;
wire \Mult0|auto_generated|mac_out8~5 ;
wire \Mult0|auto_generated|mac_out8~6 ;
wire \Mult0|auto_generated|mac_out8~7 ;
wire \Mult0|auto_generated|add9_result[18]~36_combout ;
wire \Mult0|auto_generated|add9_result[22]~44_combout ;
wire \Mult0|auto_generated|add9_result[23]~46_combout ;
wire \Mult0|auto_generated|add9_result[26]~52_combout ;
wire \Mult0|auto_generated|add9_result[27]~54_combout ;
wire \Mult0|auto_generated|add9_result[30]~60_combout ;
wire \Mult0|auto_generated|add9_result[31]~62_combout ;
wire \clk~combout ;
wire \clk~clkctrl_outclk ;
wire \~GND~combout ;
wire \Mult0|auto_generated|mac_mult1~dataout ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT27 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT28 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT29 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT30 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT31 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT32 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT33 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT34 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT35 ;
wire \dataoutl[0]~reg0feeder_combout ;
wire \dataoutl[0]~reg0_regout ;
wire \dataoutl[1]~reg0feeder_combout ;
wire \dataoutl[1]~reg0_regout ;
wire \dataoutl[2]~reg0feeder_combout ;
wire \dataoutl[2]~reg0_regout ;
wire \dataoutl[3]~reg0feeder_combout ;
wire \dataoutl[3]~reg0_regout ;
wire \dataoutl[4]~reg0feeder_combout ;
wire \dataoutl[4]~reg0_regout ;
wire \dataoutl[5]~reg0_regout ;
wire \dataoutl[6]~reg0feeder_combout ;
wire \dataoutl[6]~reg0_regout ;
wire \dataoutl[7]~reg0feeder_combout ;
wire \dataoutl[7]~reg0_regout ;
wire \dataoutl[8]~reg0feeder_combout ;
wire \dataoutl[8]~reg0_regout ;
wire \dataoutl[9]~reg0feeder_combout ;
wire \dataoutl[9]~reg0_regout ;
wire \dataoutl[10]~reg0_regout ;
wire \dataoutl[11]~reg0feeder_combout ;
wire \dataoutl[11]~reg0_regout ;
wire \dataoutl[12]~reg0feeder_combout ;
wire \dataoutl[12]~reg0_regout ;
wire \dataoutl[13]~reg0feeder_combout ;
wire \dataoutl[13]~reg0_regout ;
wire \dataoutl[14]~reg0_regout ;
wire \dataoutl[15]~reg0feeder_combout ;
wire \dataoutl[15]~reg0_regout ;
wire \dataoutl[16]~reg0_regout ;
wire \dataoutl[17]~reg0_regout ;
wire \Mult0|auto_generated|mac_mult5~dataout ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT1 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT2 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT3 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT4 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT5 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT6 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT7 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT8 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT9 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT10 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT11 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT12 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT13 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT14 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT15 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT16 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT17 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT18 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT19 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT20 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT21 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT22 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT23 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT24 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT25 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT26 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT27 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT28 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT29 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT30 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT31 ;
wire \Mult0|auto_generated|mac_mult5~0 ;
wire \Mult0|auto_generated|mac_mult5~1 ;
wire \Mult0|auto_generated|mac_mult5~2 ;
wire \Mult0|auto_generated|mac_mult5~3 ;
wire \Mult0|auto_generated|mac_out6~dataout ;
wire \Mult0|auto_generated|add9_result[0]~0_combout ;
wire \dataoutl[18]~14_combout ;
wire \dataoutl[18]~reg0_regout ;
wire \Mult0|auto_generated|mac_mult3~dataout ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT1 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT2 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT3 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT4 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT5 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT6 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT7 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT8 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT9 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT10 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT11 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT12 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT13 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT14 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT15 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT16 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT17 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT18 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT19 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT20 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT21 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT22 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT23 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT24 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT25 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT26 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT27 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT28 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT29 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT30 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT31 ;
wire \Mult0|auto_generated|mac_mult3~0 ;
wire \Mult0|auto_generated|mac_mult3~1 ;
wire \Mult0|auto_generated|mac_mult3~2 ;
wire \Mult0|auto_generated|mac_mult3~3 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT1 ;
wire \Mult0|auto_generated|add9_result[0]~1 ;
wire \Mult0|auto_generated|add9_result[1]~2_combout ;
wire \dataoutl[18]~15 ;
wire \dataoutl[19]~16_combout ;
wire \dataoutl[19]~reg0_regout ;
wire \Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \dataoutl[19]~17 ;
wire \dataoutl[20]~18_combout ;
wire \dataoutl[20]~reg0_regout ;
wire \Mult0|auto_generated|mac_out4~DATAOUT3 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT2 ;
wire \Mult0|auto_generated|add9_result[1]~3 ;
wire \Mult0|auto_generated|add9_result[2]~5 ;
wire \Mult0|auto_generated|add9_result[3]~6_combout ;
wire \dataoutl[20]~19 ;
wire \dataoutl[21]~20_combout ;
wire \dataoutl[21]~reg0_regout ;
wire \Mult0|auto_generated|mac_out6~DATAOUT4 ;
wire \Mult0|auto_generated|add9_result[3]~7 ;
wire \Mult0|auto_generated|add9_result[4]~8_combout ;
wire \dataoutl[21]~21 ;
wire \dataoutl[22]~22_combout ;
wire \dataoutl[22]~reg0_regout ;
wire \Mult0|auto_generated|mac_out6~DATAOUT5 ;
wire \Mult0|auto_generated|add9_result[4]~9 ;
wire \Mult0|auto_generated|add9_result[5]~10_combout ;
wire \dataoutl[22]~23 ;
wire \dataoutl[23]~24_combout ;
wire \dataoutl[23]~reg0_regout ;
wire \Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \dataoutl[23]~25 ;
wire \dataoutl[24]~26_combout ;
wire \dataoutl[24]~reg0_regout ;
wire \Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \dataoutl[24]~27 ;
wire \dataoutl[25]~28_combout ;
wire \dataoutl[25]~reg0_regout ;
wire \Mult0|auto_generated|mac_out6~DATAOUT8 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT7 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT6 ;
wire \Mult0|auto_generated|add9_result[5]~11 ;
wire \Mult0|auto_generated|add9_result[6]~13 ;
wire \Mult0|auto_generated|add9_result[7]~15 ;
wire \Mult0|auto_generated|add9_result[8]~16_combout ;
wire \dataoutl[25]~29 ;
wire \dataoutl[26]~30_combout ;
wire \dataoutl[26]~reg0_regout ;
wire \Mult0|auto_generated|mac_out4~DATAOUT9 ;
wire \Mult0|auto_generated|add9_result[8]~17 ;
wire \Mult0|auto_generated|add9_result[9]~18_combout ;
wire \dataoutl[26]~31 ;
wire \dataoutl[27]~32_combout ;
wire \dataoutl[27]~reg0_regout ;
wire \Mult0|auto_generated|mac_out6~DATAOUT10 ;
wire \Mult0|auto_generated|add9_result[9]~19 ;
wire \Mult0|auto_generated|add9_result[10]~20_combout ;
wire \dataoutl[27]~33 ;
wire \dataoutl[28]~34_combout ;
wire \dataoutl[28]~reg0_regout ;
wire \Mult0|auto_generated|mac_out2~DATAOUT29 ;
wire \dataoutl[28]~35 ;
wire \dataoutl[29]~36_combout ;
wire \dataoutl[29]~reg0_regout ;
wire \Mult0|auto_generated|mac_out2~DATAOUT30 ;
wire \dataoutl[29]~37 ;
wire \dataoutl[30]~38_combout ;
wire \dataoutl[30]~reg0_regout ;
wire \Mult0|auto_generated|mac_out4~DATAOUT13 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT12 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT11 ;
wire \Mult0|auto_generated|add9_result[10]~21 ;
wire \Mult0|auto_generated|add9_result[11]~23 ;
wire \Mult0|auto_generated|add9_result[12]~25 ;
wire \Mult0|auto_generated|add9_result[13]~26_combout ;
wire \dataoutl[30]~39 ;
wire \dataoutl[31]~40_combout ;
wire \dataoutl[31]~reg0_regout ;
wire \Mult0|auto_generated|mac_out2~DATAOUT32 ;
wire \dataoutl[31]~41 ;
wire \dataouth[0]~32_combout ;
wire \dataouth[0]~reg0_regout ;
wire \Mult0|auto_generated|mac_out2~DATAOUT33 ;
wire \dataouth[0]~33 ;
wire \dataouth[1]~34_combout ;
wire \dataouth[1]~reg0_regout ;
wire \Mult0|auto_generated|mac_out6~DATAOUT16 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT15 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT14 ;
wire \Mult0|auto_generated|add9_result[13]~27 ;
wire \Mult0|auto_generated|add9_result[14]~29 ;
wire \Mult0|auto_generated|add9_result[15]~31 ;
wire \Mult0|auto_generated|add9_result[16]~32_combout ;
wire \dataouth[1]~35 ;
wire \dataouth[2]~36_combout ;
wire \dataouth[2]~reg0_regout ;
wire \Mult0|auto_generated|mac_out6~DATAOUT17 ;
wire \Mult0|auto_generated|add9_result[16]~33 ;
wire \Mult0|auto_generated|add9_result[17]~34_combout ;
wire \dataouth[2]~37 ;
wire \dataouth[3]~38_combout ;
wire \dataouth[3]~reg0_regout ;
wire \Mult0|auto_generated|mac_out4~DATAOUT18 ;
wire \dataouth[3]~39 ;
wire \dataouth[4]~40_combout ;
wire \dataouth[4]~reg0_regout ;
wire \Mult0|auto_generated|mac_mult7~dataout ;
wire \Mult0|auto_generated|mac_mult7~DATAOUT1 ;
wire \Mult0|auto_generated|mac_mult7~DATAOUT2 ;
wire \Mult0|auto_generated|mac_mult7~DATAOUT3 ;
wire \Mult0|auto_generated|mac_mult7~DATAOUT4 ;
wire \Mult0|auto_generated|mac_mult7~DATAOUT5 ;
wire \Mult0|auto_generated|mac_mult7~DATAOUT6 ;
wire \Mult0|auto_generated|mac_mult7~DATAOUT7 ;
wire \Mult0|auto_generated|mac_mult7~DATAOUT8 ;
wire \Mult0|auto_generated|mac_mult7~DATAOUT9 ;
wire \Mult0|auto_generated|mac_mult7~DATAOUT10 ;
wire \Mult0|auto_generated|mac_mult7~DATAOUT11 ;
wire \Mult0|auto_generated|mac_mult7~DATAOUT12 ;
wire \Mult0|auto_generated|mac_mult7~DATAOUT13 ;
wire \Mult0|auto_generated|mac_mult7~DATAOUT14 ;
wire \Mult0|auto_generated|mac_mult7~DATAOUT15 ;
wire \Mult0|auto_generated|mac_mult7~DATAOUT16 ;
wire \Mult0|auto_generated|mac_mult7~DATAOUT17 ;
wire \Mult0|auto_generated|mac_mult7~DATAOUT18 ;
wire \Mult0|auto_generated|mac_mult7~DATAOUT19 ;
wire \Mult0|auto_generated|mac_mult7~DATAOUT20 ;
wire \Mult0|auto_generated|mac_mult7~DATAOUT21 ;
wire \Mult0|auto_generated|mac_mult7~DATAOUT22 ;
wire \Mult0|auto_generated|mac_mult7~DATAOUT23 ;
wire \Mult0|auto_generated|mac_mult7~DATAOUT24 ;
wire \Mult0|auto_generated|mac_mult7~DATAOUT25 ;
wire \Mult0|auto_generated|mac_mult7~DATAOUT26 ;
wire \Mult0|auto_generated|mac_mult7~DATAOUT27 ;
wire \Mult0|auto_generated|mac_mult7~0 ;
wire \Mult0|auto_generated|mac_mult7~1 ;
wire \Mult0|auto_generated|mac_mult7~2 ;
wire \Mult0|auto_generated|mac_mult7~3 ;
wire \Mult0|auto_generated|mac_mult7~4 ;
wire \Mult0|auto_generated|mac_mult7~5 ;
wire \Mult0|auto_generated|mac_mult7~6 ;
wire \Mult0|auto_generated|mac_mult7~7 ;
wire \Mult0|auto_generated|mac_out8~DATAOUT1 ;
wire \Mult0|auto_generated|mac_out8~dataout ;
wire \Mult0|auto_generated|add9_result[17]~35 ;
wire \Mult0|auto_generated|add9_result[18]~37 ;
wire \Mult0|auto_generated|add9_result[19]~38_combout ;
wire \dataouth[4]~41 ;
wire \dataouth[5]~42_combout ;
wire \dataouth[5]~reg0_regout ;
wire \Mult0|auto_generated|mac_out6~DATAOUT20 ;
wire \Mult0|auto_generated|add9_result[19]~39 ;
wire \Mult0|auto_generated|add9_result[20]~40_combout ;
wire \dataouth[5]~43 ;
wire \dataouth[6]~44_combout ;
wire \dataouth[6]~reg0_regout ;
wire \Mult0|auto_generated|mac_out8~DATAOUT3 ;
wire \Mult0|auto_generated|add9_result[20]~41 ;
wire \Mult0|auto_generated|add9_result[21]~42_combout ;
wire \dataouth[6]~45 ;
wire \dataouth[7]~46_combout ;
wire \dataouth[7]~reg0_regout ;
wire \Mult0|auto_generated|mac_out4~DATAOUT22 ;
wire \dataouth[7]~47 ;
wire \dataouth[8]~48_combout ;
wire \dataouth[8]~reg0_regout ;
wire \Mult0|auto_generated|mac_out4~DATAOUT23 ;
wire \dataouth[8]~49 ;
wire \dataouth[9]~50_combout ;
wire \dataouth[9]~reg0_regout ;
wire \Mult0|auto_generated|mac_out6~DATAOUT24 ;
wire \Mult0|auto_generated|mac_out6~DATAOUT23 ;
wire \Mult0|auto_generated|mac_out6~DATAOUT22 ;
wire \Mult0|auto_generated|add9_result[21]~43 ;
wire \Mult0|auto_generated|add9_result[22]~45 ;
wire \Mult0|auto_generated|add9_result[23]~47 ;
wire \Mult0|auto_generated|add9_result[24]~48_combout ;
wire \dataouth[9]~51 ;
wire \dataouth[10]~52_combout ;
wire \dataouth[10]~reg0_regout ;
wire \Mult0|auto_generated|mac_out6~DATAOUT25 ;
wire \Mult0|auto_generated|add9_result[24]~49 ;
wire \Mult0|auto_generated|add9_result[25]~50_combout ;
wire \dataouth[10]~53 ;
wire \dataouth[11]~54_combout ;
wire \dataouth[11]~reg0_regout ;
wire \Mult0|auto_generated|mac_out4~DATAOUT26 ;
wire \dataouth[11]~55 ;
wire \dataouth[12]~56_combout ;
wire \dataouth[12]~reg0_regout ;
wire \Mult0|auto_generated|mac_out4~DATAOUT27 ;
wire \dataouth[12]~57 ;
wire \dataouth[13]~58_combout ;
wire \dataouth[13]~reg0_regout ;
wire \Mult0|auto_generated|mac_out8~DATAOUT10 ;
wire \Mult0|auto_generated|mac_out8~DATAOUT9 ;
wire \Mult0|auto_generated|mac_out6~DATAOUT26 ;
wire \Mult0|auto_generated|add9_result[25]~51 ;
wire \Mult0|auto_generated|add9_result[26]~53 ;
wire \Mult0|auto_generated|add9_result[27]~55 ;
wire \Mult0|auto_generated|add9_result[28]~56_combout ;
wire \dataouth[13]~59 ;
wire \dataouth[14]~60_combout ;
wire \dataouth[14]~reg0_regout ;
wire \Mult0|auto_generated|mac_out6~DATAOUT29 ;
wire \Mult0|auto_generated|add9_result[28]~57 ;
wire \Mult0|auto_generated|add9_result[29]~58_combout ;
wire \dataouth[14]~61 ;
wire \dataouth[15]~62_combout ;
wire \dataouth[15]~reg0_regout ;
wire \Mult0|auto_generated|mac_out4~DATAOUT30 ;
wire \dataouth[15]~63 ;
wire \dataouth[16]~64_combout ;
wire \dataouth[16]~reg0_regout ;
wire \Mult0|auto_generated|mac_out4~DATAOUT31 ;
wire \dataouth[16]~65 ;
wire \dataouth[17]~66_combout ;
wire \dataouth[17]~reg0_regout ;
wire \Mult0|auto_generated|mac_out6~DATAOUT31 ;
wire \Mult0|auto_generated|mac_out6~DATAOUT30 ;
wire \Mult0|auto_generated|add9_result[29]~59 ;
wire \Mult0|auto_generated|add9_result[30]~61 ;
wire \Mult0|auto_generated|add9_result[31]~63 ;
wire \Mult0|auto_generated|add9_result[32]~64_combout ;
wire \dataouth[17]~67 ;
wire \dataouth[18]~68_combout ;
wire \dataouth[18]~reg0_regout ;
wire \Mult0|auto_generated|mac_out8~DATAOUT15 ;
wire \dataouth[18]~69 ;
wire \dataouth[19]~70_combout ;
wire \dataouth[19]~reg0_regout ;
wire \Mult0|auto_generated|mac_out8~DATAOUT16 ;
wire \dataouth[19]~71 ;
wire \dataouth[20]~72_combout ;
wire \dataouth[20]~reg0_regout ;
wire \Mult0|auto_generated|mac_out8~DATAOUT17 ;
wire \dataouth[20]~73 ;
wire \dataouth[21]~74_combout ;
wire \dataouth[21]~reg0_regout ;
wire \Mult0|auto_generated|mac_out8~DATAOUT18 ;
wire \dataouth[21]~75 ;
wire \dataouth[22]~76_combout ;
wire \dataouth[22]~reg0_regout ;
wire \Mult0|auto_generated|mac_out8~DATAOUT19 ;
wire \dataouth[22]~77 ;
wire \dataouth[23]~78_combout ;
wire \dataouth[23]~reg0_regout ;
wire \Mult0|auto_generated|mac_out8~DATAOUT20 ;
wire \dataouth[23]~79 ;
wire \dataouth[24]~80_combout ;
wire \dataouth[24]~reg0_regout ;
wire \Mult0|auto_generated|mac_out8~DATAOUT21 ;
wire \dataouth[24]~81 ;
wire \dataouth[25]~82_combout ;
wire \dataouth[25]~reg0_regout ;
wire \dataouth[25]~83 ;
wire \dataouth[26]~84_combout ;
wire \dataouth[26]~reg0_regout ;
wire \dataouth[26]~85 ;
wire \dataouth[27]~86_combout ;
wire \dataouth[27]~reg0_regout ;
wire \Mult0|auto_generated|mac_out8~DATAOUT24 ;
wire \dataouth[27]~87 ;
wire \dataouth[28]~88_combout ;
wire \dataouth[28]~reg0_regout ;
wire \dataouth[28]~89 ;
wire \dataouth[29]~90_combout ;
wire \dataouth[29]~reg0_regout ;
wire \Mult0|auto_generated|mac_out8~DATAOUT26 ;
wire \dataouth[29]~91 ;
wire \dataouth[30]~92_combout ;
wire \dataouth[30]~reg0_regout ;
wire \Mult0|auto_generated|mac_out8~DATAOUT27 ;
wire \dataouth[30]~93 ;
wire \dataouth[31]~94_combout ;
wire \dataouth[31]~reg0_regout ;
wire [64:0] \Mult0|auto_generated|w513w ;
wire [31:0] \datab~combout ;
wire [31:0] \dataa~combout ;

wire [35:0] \Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \Mult0|auto_generated|mac_out4_DATAOUT_bus ;
wire [35:0] \Mult0|auto_generated|mac_out6_DATAOUT_bus ;
wire [35:0] \Mult0|auto_generated|mac_out8_DATAOUT_bus ;
wire [35:0] \Mult0|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \Mult0|auto_generated|mac_mult3_DATAOUT_bus ;
wire [35:0] \Mult0|auto_generated|mac_mult5_DATAOUT_bus ;
wire [35:0] \Mult0|auto_generated|mac_mult7_DATAOUT_bus ;

assign \Mult0|auto_generated|w513w [0] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \Mult0|auto_generated|w513w [1] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \Mult0|auto_generated|w513w [2] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \Mult0|auto_generated|w513w [3] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \Mult0|auto_generated|w513w [4] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \Mult0|auto_generated|w513w [5] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \Mult0|auto_generated|w513w [6] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \Mult0|auto_generated|w513w [7] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \Mult0|auto_generated|w513w [8] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \Mult0|auto_generated|w513w [9] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \Mult0|auto_generated|w513w [10] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \Mult0|auto_generated|w513w [11] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \Mult0|auto_generated|w513w [12] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \Mult0|auto_generated|w513w [13] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \Mult0|auto_generated|w513w [14] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \Mult0|auto_generated|w513w [15] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \Mult0|auto_generated|w513w [16] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \Mult0|auto_generated|w513w [17] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \Mult0|auto_generated|mac_out2~DATAOUT18  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \Mult0|auto_generated|mac_out2~DATAOUT19  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \Mult0|auto_generated|mac_out2~DATAOUT20  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \Mult0|auto_generated|mac_out2~DATAOUT21  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \Mult0|auto_generated|mac_out2~DATAOUT22  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \Mult0|auto_generated|mac_out2~DATAOUT23  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \Mult0|auto_generated|mac_out2~DATAOUT24  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \Mult0|auto_generated|mac_out2~DATAOUT25  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \Mult0|auto_generated|mac_out2~DATAOUT26  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \Mult0|auto_generated|mac_out2~DATAOUT27  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \Mult0|auto_generated|mac_out2~DATAOUT28  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \Mult0|auto_generated|mac_out2~DATAOUT29  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \Mult0|auto_generated|mac_out2~DATAOUT30  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \Mult0|auto_generated|mac_out2~DATAOUT31  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \Mult0|auto_generated|mac_out2~DATAOUT32  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \Mult0|auto_generated|mac_out2~DATAOUT33  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \Mult0|auto_generated|mac_out2~DATAOUT34  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \Mult0|auto_generated|mac_out2~DATAOUT35  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \Mult0|auto_generated|mac_out4~0  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [0];
assign \Mult0|auto_generated|mac_out4~1  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [1];
assign \Mult0|auto_generated|mac_out4~2  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [2];
assign \Mult0|auto_generated|mac_out4~3  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [3];
assign \Mult0|auto_generated|mac_out4~dataout  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [4];
assign \Mult0|auto_generated|mac_out4~DATAOUT1  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [5];
assign \Mult0|auto_generated|mac_out4~DATAOUT2  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [6];
assign \Mult0|auto_generated|mac_out4~DATAOUT3  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [7];
assign \Mult0|auto_generated|mac_out4~DATAOUT4  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [8];
assign \Mult0|auto_generated|mac_out4~DATAOUT5  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [9];
assign \Mult0|auto_generated|mac_out4~DATAOUT6  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [10];
assign \Mult0|auto_generated|mac_out4~DATAOUT7  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [11];
assign \Mult0|auto_generated|mac_out4~DATAOUT8  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [12];
assign \Mult0|auto_generated|mac_out4~DATAOUT9  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [13];
assign \Mult0|auto_generated|mac_out4~DATAOUT10  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [14];
assign \Mult0|auto_generated|mac_out4~DATAOUT11  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [15];
assign \Mult0|auto_generated|mac_out4~DATAOUT12  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [16];
assign \Mult0|auto_generated|mac_out4~DATAOUT13  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [17];
assign \Mult0|auto_generated|mac_out4~DATAOUT14  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [18];
assign \Mult0|auto_generated|mac_out4~DATAOUT15  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [19];
assign \Mult0|auto_generated|mac_out4~DATAOUT16  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [20];
assign \Mult0|auto_generated|mac_out4~DATAOUT17  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [21];
assign \Mult0|auto_generated|mac_out4~DATAOUT18  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [22];
assign \Mult0|auto_generated|mac_out4~DATAOUT19  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [23];
assign \Mult0|auto_generated|mac_out4~DATAOUT20  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [24];
assign \Mult0|auto_generated|mac_out4~DATAOUT21  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [25];
assign \Mult0|auto_generated|mac_out4~DATAOUT22  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [26];
assign \Mult0|auto_generated|mac_out4~DATAOUT23  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [27];
assign \Mult0|auto_generated|mac_out4~DATAOUT24  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [28];
assign \Mult0|auto_generated|mac_out4~DATAOUT25  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [29];
assign \Mult0|auto_generated|mac_out4~DATAOUT26  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [30];
assign \Mult0|auto_generated|mac_out4~DATAOUT27  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [31];
assign \Mult0|auto_generated|mac_out4~DATAOUT28  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [32];
assign \Mult0|auto_generated|mac_out4~DATAOUT29  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [33];
assign \Mult0|auto_generated|mac_out4~DATAOUT30  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [34];
assign \Mult0|auto_generated|mac_out4~DATAOUT31  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [35];

assign \Mult0|auto_generated|mac_out6~0  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [0];
assign \Mult0|auto_generated|mac_out6~1  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [1];
assign \Mult0|auto_generated|mac_out6~2  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [2];
assign \Mult0|auto_generated|mac_out6~3  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [3];
assign \Mult0|auto_generated|mac_out6~dataout  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [4];
assign \Mult0|auto_generated|mac_out6~DATAOUT1  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [5];
assign \Mult0|auto_generated|mac_out6~DATAOUT2  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [6];
assign \Mult0|auto_generated|mac_out6~DATAOUT3  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [7];
assign \Mult0|auto_generated|mac_out6~DATAOUT4  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [8];
assign \Mult0|auto_generated|mac_out6~DATAOUT5  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [9];
assign \Mult0|auto_generated|mac_out6~DATAOUT6  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [10];
assign \Mult0|auto_generated|mac_out6~DATAOUT7  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [11];
assign \Mult0|auto_generated|mac_out6~DATAOUT8  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [12];
assign \Mult0|auto_generated|mac_out6~DATAOUT9  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [13];
assign \Mult0|auto_generated|mac_out6~DATAOUT10  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [14];
assign \Mult0|auto_generated|mac_out6~DATAOUT11  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [15];
assign \Mult0|auto_generated|mac_out6~DATAOUT12  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [16];
assign \Mult0|auto_generated|mac_out6~DATAOUT13  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [17];
assign \Mult0|auto_generated|mac_out6~DATAOUT14  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [18];
assign \Mult0|auto_generated|mac_out6~DATAOUT15  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [19];
assign \Mult0|auto_generated|mac_out6~DATAOUT16  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [20];
assign \Mult0|auto_generated|mac_out6~DATAOUT17  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [21];
assign \Mult0|auto_generated|mac_out6~DATAOUT18  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [22];
assign \Mult0|auto_generated|mac_out6~DATAOUT19  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [23];
assign \Mult0|auto_generated|mac_out6~DATAOUT20  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [24];
assign \Mult0|auto_generated|mac_out6~DATAOUT21  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [25];
assign \Mult0|auto_generated|mac_out6~DATAOUT22  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [26];
assign \Mult0|auto_generated|mac_out6~DATAOUT23  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [27];
assign \Mult0|auto_generated|mac_out6~DATAOUT24  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [28];
assign \Mult0|auto_generated|mac_out6~DATAOUT25  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [29];
assign \Mult0|auto_generated|mac_out6~DATAOUT26  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [30];
assign \Mult0|auto_generated|mac_out6~DATAOUT27  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [31];
assign \Mult0|auto_generated|mac_out6~DATAOUT28  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [32];
assign \Mult0|auto_generated|mac_out6~DATAOUT29  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [33];
assign \Mult0|auto_generated|mac_out6~DATAOUT30  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [34];
assign \Mult0|auto_generated|mac_out6~DATAOUT31  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [35];

assign \Mult0|auto_generated|mac_out8~0  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [0];
assign \Mult0|auto_generated|mac_out8~1  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [1];
assign \Mult0|auto_generated|mac_out8~2  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [2];
assign \Mult0|auto_generated|mac_out8~3  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [3];
assign \Mult0|auto_generated|mac_out8~4  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [4];
assign \Mult0|auto_generated|mac_out8~5  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [5];
assign \Mult0|auto_generated|mac_out8~6  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [6];
assign \Mult0|auto_generated|mac_out8~7  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [7];
assign \Mult0|auto_generated|mac_out8~dataout  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [8];
assign \Mult0|auto_generated|mac_out8~DATAOUT1  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [9];
assign \Mult0|auto_generated|mac_out8~DATAOUT2  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [10];
assign \Mult0|auto_generated|mac_out8~DATAOUT3  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [11];
assign \Mult0|auto_generated|mac_out8~DATAOUT4  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [12];
assign \Mult0|auto_generated|mac_out8~DATAOUT5  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [13];
assign \Mult0|auto_generated|mac_out8~DATAOUT6  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [14];
assign \Mult0|auto_generated|mac_out8~DATAOUT7  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [15];
assign \Mult0|auto_generated|mac_out8~DATAOUT8  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [16];
assign \Mult0|auto_generated|mac_out8~DATAOUT9  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [17];
assign \Mult0|auto_generated|mac_out8~DATAOUT10  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [18];
assign \Mult0|auto_generated|mac_out8~DATAOUT11  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [19];
assign \Mult0|auto_generated|mac_out8~DATAOUT12  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [20];
assign \Mult0|auto_generated|mac_out8~DATAOUT13  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [21];
assign \Mult0|auto_generated|mac_out8~DATAOUT14  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [22];
assign \Mult0|auto_generated|mac_out8~DATAOUT15  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [23];
assign \Mult0|auto_generated|mac_out8~DATAOUT16  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [24];
assign \Mult0|auto_generated|mac_out8~DATAOUT17  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [25];
assign \Mult0|auto_generated|mac_out8~DATAOUT18  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [26];
assign \Mult0|auto_generated|mac_out8~DATAOUT19  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [27];
assign \Mult0|auto_generated|mac_out8~DATAOUT20  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [28];
assign \Mult0|auto_generated|mac_out8~DATAOUT21  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [29];
assign \Mult0|auto_generated|mac_out8~DATAOUT22  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [30];
assign \Mult0|auto_generated|mac_out8~DATAOUT23  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [31];
assign \Mult0|auto_generated|mac_out8~DATAOUT24  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [32];
assign \Mult0|auto_generated|mac_out8~DATAOUT25  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [33];
assign \Mult0|auto_generated|mac_out8~DATAOUT26  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [34];
assign \Mult0|auto_generated|mac_out8~DATAOUT27  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [35];

assign \Mult0|auto_generated|mac_mult1~dataout  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \Mult0|auto_generated|mac_mult1~DATAOUT1  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \Mult0|auto_generated|mac_mult1~DATAOUT2  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \Mult0|auto_generated|mac_mult1~DATAOUT3  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \Mult0|auto_generated|mac_mult1~DATAOUT4  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \Mult0|auto_generated|mac_mult1~DATAOUT5  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \Mult0|auto_generated|mac_mult1~DATAOUT6  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \Mult0|auto_generated|mac_mult1~DATAOUT7  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \Mult0|auto_generated|mac_mult1~DATAOUT8  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \Mult0|auto_generated|mac_mult1~DATAOUT9  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \Mult0|auto_generated|mac_mult1~DATAOUT10  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \Mult0|auto_generated|mac_mult1~DATAOUT11  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \Mult0|auto_generated|mac_mult1~DATAOUT12  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \Mult0|auto_generated|mac_mult1~DATAOUT13  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \Mult0|auto_generated|mac_mult1~DATAOUT14  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \Mult0|auto_generated|mac_mult1~DATAOUT15  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \Mult0|auto_generated|mac_mult1~DATAOUT16  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \Mult0|auto_generated|mac_mult1~DATAOUT17  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \Mult0|auto_generated|mac_mult1~DATAOUT18  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \Mult0|auto_generated|mac_mult1~DATAOUT19  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \Mult0|auto_generated|mac_mult1~DATAOUT20  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \Mult0|auto_generated|mac_mult1~DATAOUT21  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \Mult0|auto_generated|mac_mult1~DATAOUT22  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \Mult0|auto_generated|mac_mult1~DATAOUT23  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \Mult0|auto_generated|mac_mult1~DATAOUT24  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \Mult0|auto_generated|mac_mult1~DATAOUT25  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \Mult0|auto_generated|mac_mult1~DATAOUT26  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \Mult0|auto_generated|mac_mult1~DATAOUT27  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \Mult0|auto_generated|mac_mult1~DATAOUT28  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \Mult0|auto_generated|mac_mult1~DATAOUT29  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \Mult0|auto_generated|mac_mult1~DATAOUT30  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \Mult0|auto_generated|mac_mult1~DATAOUT31  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \Mult0|auto_generated|mac_mult1~DATAOUT32  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \Mult0|auto_generated|mac_mult1~DATAOUT33  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \Mult0|auto_generated|mac_mult1~DATAOUT34  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \Mult0|auto_generated|mac_mult1~DATAOUT35  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \Mult0|auto_generated|mac_mult3~0  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [0];
assign \Mult0|auto_generated|mac_mult3~1  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [1];
assign \Mult0|auto_generated|mac_mult3~2  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [2];
assign \Mult0|auto_generated|mac_mult3~3  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [3];
assign \Mult0|auto_generated|mac_mult3~dataout  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [4];
assign \Mult0|auto_generated|mac_mult3~DATAOUT1  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [5];
assign \Mult0|auto_generated|mac_mult3~DATAOUT2  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [6];
assign \Mult0|auto_generated|mac_mult3~DATAOUT3  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [7];
assign \Mult0|auto_generated|mac_mult3~DATAOUT4  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [8];
assign \Mult0|auto_generated|mac_mult3~DATAOUT5  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [9];
assign \Mult0|auto_generated|mac_mult3~DATAOUT6  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [10];
assign \Mult0|auto_generated|mac_mult3~DATAOUT7  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [11];
assign \Mult0|auto_generated|mac_mult3~DATAOUT8  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [12];
assign \Mult0|auto_generated|mac_mult3~DATAOUT9  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [13];
assign \Mult0|auto_generated|mac_mult3~DATAOUT10  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [14];
assign \Mult0|auto_generated|mac_mult3~DATAOUT11  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [15];
assign \Mult0|auto_generated|mac_mult3~DATAOUT12  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [16];
assign \Mult0|auto_generated|mac_mult3~DATAOUT13  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [17];
assign \Mult0|auto_generated|mac_mult3~DATAOUT14  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [18];
assign \Mult0|auto_generated|mac_mult3~DATAOUT15  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [19];
assign \Mult0|auto_generated|mac_mult3~DATAOUT16  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [20];
assign \Mult0|auto_generated|mac_mult3~DATAOUT17  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [21];
assign \Mult0|auto_generated|mac_mult3~DATAOUT18  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [22];
assign \Mult0|auto_generated|mac_mult3~DATAOUT19  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [23];
assign \Mult0|auto_generated|mac_mult3~DATAOUT20  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [24];
assign \Mult0|auto_generated|mac_mult3~DATAOUT21  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [25];
assign \Mult0|auto_generated|mac_mult3~DATAOUT22  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [26];
assign \Mult0|auto_generated|mac_mult3~DATAOUT23  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [27];
assign \Mult0|auto_generated|mac_mult3~DATAOUT24  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [28];
assign \Mult0|auto_generated|mac_mult3~DATAOUT25  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [29];
assign \Mult0|auto_generated|mac_mult3~DATAOUT26  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [30];
assign \Mult0|auto_generated|mac_mult3~DATAOUT27  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [31];
assign \Mult0|auto_generated|mac_mult3~DATAOUT28  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [32];
assign \Mult0|auto_generated|mac_mult3~DATAOUT29  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [33];
assign \Mult0|auto_generated|mac_mult3~DATAOUT30  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [34];
assign \Mult0|auto_generated|mac_mult3~DATAOUT31  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [35];

assign \Mult0|auto_generated|mac_mult5~0  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [0];
assign \Mult0|auto_generated|mac_mult5~1  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [1];
assign \Mult0|auto_generated|mac_mult5~2  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [2];
assign \Mult0|auto_generated|mac_mult5~3  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [3];
assign \Mult0|auto_generated|mac_mult5~dataout  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [4];
assign \Mult0|auto_generated|mac_mult5~DATAOUT1  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [5];
assign \Mult0|auto_generated|mac_mult5~DATAOUT2  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [6];
assign \Mult0|auto_generated|mac_mult5~DATAOUT3  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [7];
assign \Mult0|auto_generated|mac_mult5~DATAOUT4  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [8];
assign \Mult0|auto_generated|mac_mult5~DATAOUT5  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [9];
assign \Mult0|auto_generated|mac_mult5~DATAOUT6  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [10];
assign \Mult0|auto_generated|mac_mult5~DATAOUT7  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [11];
assign \Mult0|auto_generated|mac_mult5~DATAOUT8  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [12];
assign \Mult0|auto_generated|mac_mult5~DATAOUT9  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [13];
assign \Mult0|auto_generated|mac_mult5~DATAOUT10  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [14];
assign \Mult0|auto_generated|mac_mult5~DATAOUT11  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [15];
assign \Mult0|auto_generated|mac_mult5~DATAOUT12  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [16];
assign \Mult0|auto_generated|mac_mult5~DATAOUT13  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [17];
assign \Mult0|auto_generated|mac_mult5~DATAOUT14  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [18];
assign \Mult0|auto_generated|mac_mult5~DATAOUT15  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [19];
assign \Mult0|auto_generated|mac_mult5~DATAOUT16  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [20];
assign \Mult0|auto_generated|mac_mult5~DATAOUT17  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [21];
assign \Mult0|auto_generated|mac_mult5~DATAOUT18  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [22];
assign \Mult0|auto_generated|mac_mult5~DATAOUT19  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [23];
assign \Mult0|auto_generated|mac_mult5~DATAOUT20  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [24];
assign \Mult0|auto_generated|mac_mult5~DATAOUT21  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [25];
assign \Mult0|auto_generated|mac_mult5~DATAOUT22  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [26];
assign \Mult0|auto_generated|mac_mult5~DATAOUT23  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [27];
assign \Mult0|auto_generated|mac_mult5~DATAOUT24  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [28];
assign \Mult0|auto_generated|mac_mult5~DATAOUT25  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [29];
assign \Mult0|auto_generated|mac_mult5~DATAOUT26  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [30];
assign \Mult0|auto_generated|mac_mult5~DATAOUT27  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [31];
assign \Mult0|auto_generated|mac_mult5~DATAOUT28  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [32];
assign \Mult0|auto_generated|mac_mult5~DATAOUT29  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [33];
assign \Mult0|auto_generated|mac_mult5~DATAOUT30  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [34];
assign \Mult0|auto_generated|mac_mult5~DATAOUT31  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [35];

assign \Mult0|auto_generated|mac_mult7~0  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [0];
assign \Mult0|auto_generated|mac_mult7~1  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [1];
assign \Mult0|auto_generated|mac_mult7~2  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [2];
assign \Mult0|auto_generated|mac_mult7~3  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [3];
assign \Mult0|auto_generated|mac_mult7~4  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [4];
assign \Mult0|auto_generated|mac_mult7~5  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [5];
assign \Mult0|auto_generated|mac_mult7~6  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [6];
assign \Mult0|auto_generated|mac_mult7~7  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [7];
assign \Mult0|auto_generated|mac_mult7~dataout  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [8];
assign \Mult0|auto_generated|mac_mult7~DATAOUT1  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [9];
assign \Mult0|auto_generated|mac_mult7~DATAOUT2  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [10];
assign \Mult0|auto_generated|mac_mult7~DATAOUT3  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [11];
assign \Mult0|auto_generated|mac_mult7~DATAOUT4  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [12];
assign \Mult0|auto_generated|mac_mult7~DATAOUT5  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [13];
assign \Mult0|auto_generated|mac_mult7~DATAOUT6  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [14];
assign \Mult0|auto_generated|mac_mult7~DATAOUT7  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [15];
assign \Mult0|auto_generated|mac_mult7~DATAOUT8  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [16];
assign \Mult0|auto_generated|mac_mult7~DATAOUT9  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [17];
assign \Mult0|auto_generated|mac_mult7~DATAOUT10  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [18];
assign \Mult0|auto_generated|mac_mult7~DATAOUT11  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [19];
assign \Mult0|auto_generated|mac_mult7~DATAOUT12  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [20];
assign \Mult0|auto_generated|mac_mult7~DATAOUT13  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [21];
assign \Mult0|auto_generated|mac_mult7~DATAOUT14  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [22];
assign \Mult0|auto_generated|mac_mult7~DATAOUT15  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [23];
assign \Mult0|auto_generated|mac_mult7~DATAOUT16  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [24];
assign \Mult0|auto_generated|mac_mult7~DATAOUT17  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [25];
assign \Mult0|auto_generated|mac_mult7~DATAOUT18  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [26];
assign \Mult0|auto_generated|mac_mult7~DATAOUT19  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [27];
assign \Mult0|auto_generated|mac_mult7~DATAOUT20  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [28];
assign \Mult0|auto_generated|mac_mult7~DATAOUT21  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [29];
assign \Mult0|auto_generated|mac_mult7~DATAOUT22  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [30];
assign \Mult0|auto_generated|mac_mult7~DATAOUT23  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [31];
assign \Mult0|auto_generated|mac_mult7~DATAOUT24  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [32];
assign \Mult0|auto_generated|mac_mult7~DATAOUT25  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [33];
assign \Mult0|auto_generated|mac_mult7~DATAOUT26  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [34];
assign \Mult0|auto_generated|mac_mult7~DATAOUT27  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [35];

// Location: DSPOUT_X56_Y4_N2
cycloneii_mac_out \Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Mult0|auto_generated|mac_mult1~DATAOUT35 ,\Mult0|auto_generated|mac_mult1~DATAOUT34 ,\Mult0|auto_generated|mac_mult1~DATAOUT33 ,\Mult0|auto_generated|mac_mult1~DATAOUT32 ,\Mult0|auto_generated|mac_mult1~DATAOUT31 ,\Mult0|auto_generated|mac_mult1~DATAOUT30 ,
\Mult0|auto_generated|mac_mult1~DATAOUT29 ,\Mult0|auto_generated|mac_mult1~DATAOUT28 ,\Mult0|auto_generated|mac_mult1~DATAOUT27 ,\Mult0|auto_generated|mac_mult1~DATAOUT26 ,\Mult0|auto_generated|mac_mult1~DATAOUT25 ,\Mult0|auto_generated|mac_mult1~DATAOUT24 ,
\Mult0|auto_generated|mac_mult1~DATAOUT23 ,\Mult0|auto_generated|mac_mult1~DATAOUT22 ,\Mult0|auto_generated|mac_mult1~DATAOUT21 ,\Mult0|auto_generated|mac_mult1~DATAOUT20 ,\Mult0|auto_generated|mac_mult1~DATAOUT19 ,\Mult0|auto_generated|mac_mult1~DATAOUT18 ,
\Mult0|auto_generated|mac_mult1~DATAOUT17 ,\Mult0|auto_generated|mac_mult1~DATAOUT16 ,\Mult0|auto_generated|mac_mult1~DATAOUT15 ,\Mult0|auto_generated|mac_mult1~DATAOUT14 ,\Mult0|auto_generated|mac_mult1~DATAOUT13 ,\Mult0|auto_generated|mac_mult1~DATAOUT12 ,
\Mult0|auto_generated|mac_mult1~DATAOUT11 ,\Mult0|auto_generated|mac_mult1~DATAOUT10 ,\Mult0|auto_generated|mac_mult1~DATAOUT9 ,\Mult0|auto_generated|mac_mult1~DATAOUT8 ,\Mult0|auto_generated|mac_mult1~DATAOUT7 ,\Mult0|auto_generated|mac_mult1~DATAOUT6 ,
\Mult0|auto_generated|mac_mult1~DATAOUT5 ,\Mult0|auto_generated|mac_mult1~DATAOUT4 ,\Mult0|auto_generated|mac_mult1~DATAOUT3 ,\Mult0|auto_generated|mac_mult1~DATAOUT2 ,\Mult0|auto_generated|mac_mult1~DATAOUT1 ,\Mult0|auto_generated|mac_mult1~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X56_Y2_N2
cycloneii_mac_out \Mult0|auto_generated|mac_out4 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Mult0|auto_generated|mac_mult3~DATAOUT31 ,\Mult0|auto_generated|mac_mult3~DATAOUT30 ,\Mult0|auto_generated|mac_mult3~DATAOUT29 ,\Mult0|auto_generated|mac_mult3~DATAOUT28 ,\Mult0|auto_generated|mac_mult3~DATAOUT27 ,\Mult0|auto_generated|mac_mult3~DATAOUT26 ,
\Mult0|auto_generated|mac_mult3~DATAOUT25 ,\Mult0|auto_generated|mac_mult3~DATAOUT24 ,\Mult0|auto_generated|mac_mult3~DATAOUT23 ,\Mult0|auto_generated|mac_mult3~DATAOUT22 ,\Mult0|auto_generated|mac_mult3~DATAOUT21 ,\Mult0|auto_generated|mac_mult3~DATAOUT20 ,
\Mult0|auto_generated|mac_mult3~DATAOUT19 ,\Mult0|auto_generated|mac_mult3~DATAOUT18 ,\Mult0|auto_generated|mac_mult3~DATAOUT17 ,\Mult0|auto_generated|mac_mult3~DATAOUT16 ,\Mult0|auto_generated|mac_mult3~DATAOUT15 ,\Mult0|auto_generated|mac_mult3~DATAOUT14 ,
\Mult0|auto_generated|mac_mult3~DATAOUT13 ,\Mult0|auto_generated|mac_mult3~DATAOUT12 ,\Mult0|auto_generated|mac_mult3~DATAOUT11 ,\Mult0|auto_generated|mac_mult3~DATAOUT10 ,\Mult0|auto_generated|mac_mult3~DATAOUT9 ,\Mult0|auto_generated|mac_mult3~DATAOUT8 ,
\Mult0|auto_generated|mac_mult3~DATAOUT7 ,\Mult0|auto_generated|mac_mult3~DATAOUT6 ,\Mult0|auto_generated|mac_mult3~DATAOUT5 ,\Mult0|auto_generated|mac_mult3~DATAOUT4 ,\Mult0|auto_generated|mac_mult3~DATAOUT3 ,\Mult0|auto_generated|mac_mult3~DATAOUT2 ,
\Mult0|auto_generated|mac_mult3~DATAOUT1 ,\Mult0|auto_generated|mac_mult3~dataout ,\Mult0|auto_generated|mac_mult3~3 ,\Mult0|auto_generated|mac_mult3~2 ,\Mult0|auto_generated|mac_mult3~1 ,\Mult0|auto_generated|mac_mult3~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult0|auto_generated|mac_out4_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult0|auto_generated|mac_out4 .dataa_width = 36;
defparam \Mult0|auto_generated|mac_out4 .output_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X56_Y3_N2
cycloneii_mac_out \Mult0|auto_generated|mac_out6 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Mult0|auto_generated|mac_mult5~DATAOUT31 ,\Mult0|auto_generated|mac_mult5~DATAOUT30 ,\Mult0|auto_generated|mac_mult5~DATAOUT29 ,\Mult0|auto_generated|mac_mult5~DATAOUT28 ,\Mult0|auto_generated|mac_mult5~DATAOUT27 ,\Mult0|auto_generated|mac_mult5~DATAOUT26 ,
\Mult0|auto_generated|mac_mult5~DATAOUT25 ,\Mult0|auto_generated|mac_mult5~DATAOUT24 ,\Mult0|auto_generated|mac_mult5~DATAOUT23 ,\Mult0|auto_generated|mac_mult5~DATAOUT22 ,\Mult0|auto_generated|mac_mult5~DATAOUT21 ,\Mult0|auto_generated|mac_mult5~DATAOUT20 ,
\Mult0|auto_generated|mac_mult5~DATAOUT19 ,\Mult0|auto_generated|mac_mult5~DATAOUT18 ,\Mult0|auto_generated|mac_mult5~DATAOUT17 ,\Mult0|auto_generated|mac_mult5~DATAOUT16 ,\Mult0|auto_generated|mac_mult5~DATAOUT15 ,\Mult0|auto_generated|mac_mult5~DATAOUT14 ,
\Mult0|auto_generated|mac_mult5~DATAOUT13 ,\Mult0|auto_generated|mac_mult5~DATAOUT12 ,\Mult0|auto_generated|mac_mult5~DATAOUT11 ,\Mult0|auto_generated|mac_mult5~DATAOUT10 ,\Mult0|auto_generated|mac_mult5~DATAOUT9 ,\Mult0|auto_generated|mac_mult5~DATAOUT8 ,
\Mult0|auto_generated|mac_mult5~DATAOUT7 ,\Mult0|auto_generated|mac_mult5~DATAOUT6 ,\Mult0|auto_generated|mac_mult5~DATAOUT5 ,\Mult0|auto_generated|mac_mult5~DATAOUT4 ,\Mult0|auto_generated|mac_mult5~DATAOUT3 ,\Mult0|auto_generated|mac_mult5~DATAOUT2 ,
\Mult0|auto_generated|mac_mult5~DATAOUT1 ,\Mult0|auto_generated|mac_mult5~dataout ,\Mult0|auto_generated|mac_mult5~3 ,\Mult0|auto_generated|mac_mult5~2 ,\Mult0|auto_generated|mac_mult5~1 ,\Mult0|auto_generated|mac_mult5~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult0|auto_generated|mac_out6_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult0|auto_generated|mac_out6 .dataa_width = 36;
defparam \Mult0|auto_generated|mac_out6 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X57_Y3_N20
cycloneii_lcell_comb \Mult0|auto_generated|add9_result[2]~4 (
// Equation(s):
// \Mult0|auto_generated|add9_result[2]~4_combout  = ((\Mult0|auto_generated|mac_out6~DATAOUT2  $ (\Mult0|auto_generated|mac_out4~DATAOUT2  $ (!\Mult0|auto_generated|add9_result[1]~3 )))) # (GND)
// \Mult0|auto_generated|add9_result[2]~5  = CARRY((\Mult0|auto_generated|mac_out6~DATAOUT2  & ((\Mult0|auto_generated|mac_out4~DATAOUT2 ) # (!\Mult0|auto_generated|add9_result[1]~3 ))) # (!\Mult0|auto_generated|mac_out6~DATAOUT2  & 
// (\Mult0|auto_generated|mac_out4~DATAOUT2  & !\Mult0|auto_generated|add9_result[1]~3 )))

	.dataa(\Mult0|auto_generated|mac_out6~DATAOUT2 ),
	.datab(\Mult0|auto_generated|mac_out4~DATAOUT2 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add9_result[1]~3 ),
	.combout(\Mult0|auto_generated|add9_result[2]~4_combout ),
	.cout(\Mult0|auto_generated|add9_result[2]~5 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add9_result[2]~4 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add9_result[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y3_N28
cycloneii_lcell_comb \Mult0|auto_generated|add9_result[6]~12 (
// Equation(s):
// \Mult0|auto_generated|add9_result[6]~12_combout  = ((\Mult0|auto_generated|mac_out6~DATAOUT6  $ (\Mult0|auto_generated|mac_out4~DATAOUT6  $ (!\Mult0|auto_generated|add9_result[5]~11 )))) # (GND)
// \Mult0|auto_generated|add9_result[6]~13  = CARRY((\Mult0|auto_generated|mac_out6~DATAOUT6  & ((\Mult0|auto_generated|mac_out4~DATAOUT6 ) # (!\Mult0|auto_generated|add9_result[5]~11 ))) # (!\Mult0|auto_generated|mac_out6~DATAOUT6  & 
// (\Mult0|auto_generated|mac_out4~DATAOUT6  & !\Mult0|auto_generated|add9_result[5]~11 )))

	.dataa(\Mult0|auto_generated|mac_out6~DATAOUT6 ),
	.datab(\Mult0|auto_generated|mac_out4~DATAOUT6 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add9_result[5]~11 ),
	.combout(\Mult0|auto_generated|add9_result[6]~12_combout ),
	.cout(\Mult0|auto_generated|add9_result[6]~13 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add9_result[6]~12 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add9_result[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y3_N30
cycloneii_lcell_comb \Mult0|auto_generated|add9_result[7]~14 (
// Equation(s):
// \Mult0|auto_generated|add9_result[7]~14_combout  = (\Mult0|auto_generated|mac_out6~DATAOUT7  & ((\Mult0|auto_generated|mac_out4~DATAOUT7  & (\Mult0|auto_generated|add9_result[6]~13  & VCC)) # (!\Mult0|auto_generated|mac_out4~DATAOUT7  & 
// (!\Mult0|auto_generated|add9_result[6]~13 )))) # (!\Mult0|auto_generated|mac_out6~DATAOUT7  & ((\Mult0|auto_generated|mac_out4~DATAOUT7  & (!\Mult0|auto_generated|add9_result[6]~13 )) # (!\Mult0|auto_generated|mac_out4~DATAOUT7  & 
// ((\Mult0|auto_generated|add9_result[6]~13 ) # (GND)))))
// \Mult0|auto_generated|add9_result[7]~15  = CARRY((\Mult0|auto_generated|mac_out6~DATAOUT7  & (!\Mult0|auto_generated|mac_out4~DATAOUT7  & !\Mult0|auto_generated|add9_result[6]~13 )) # (!\Mult0|auto_generated|mac_out6~DATAOUT7  & 
// ((!\Mult0|auto_generated|add9_result[6]~13 ) # (!\Mult0|auto_generated|mac_out4~DATAOUT7 ))))

	.dataa(\Mult0|auto_generated|mac_out6~DATAOUT7 ),
	.datab(\Mult0|auto_generated|mac_out4~DATAOUT7 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add9_result[6]~13 ),
	.combout(\Mult0|auto_generated|add9_result[7]~14_combout ),
	.cout(\Mult0|auto_generated|add9_result[7]~15 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add9_result[7]~14 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add9_result[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y2_N6
cycloneii_lcell_comb \Mult0|auto_generated|add9_result[11]~22 (
// Equation(s):
// \Mult0|auto_generated|add9_result[11]~22_combout  = (\Mult0|auto_generated|mac_out6~DATAOUT11  & ((\Mult0|auto_generated|mac_out4~DATAOUT11  & (\Mult0|auto_generated|add9_result[10]~21  & VCC)) # (!\Mult0|auto_generated|mac_out4~DATAOUT11  & 
// (!\Mult0|auto_generated|add9_result[10]~21 )))) # (!\Mult0|auto_generated|mac_out6~DATAOUT11  & ((\Mult0|auto_generated|mac_out4~DATAOUT11  & (!\Mult0|auto_generated|add9_result[10]~21 )) # (!\Mult0|auto_generated|mac_out4~DATAOUT11  & 
// ((\Mult0|auto_generated|add9_result[10]~21 ) # (GND)))))
// \Mult0|auto_generated|add9_result[11]~23  = CARRY((\Mult0|auto_generated|mac_out6~DATAOUT11  & (!\Mult0|auto_generated|mac_out4~DATAOUT11  & !\Mult0|auto_generated|add9_result[10]~21 )) # (!\Mult0|auto_generated|mac_out6~DATAOUT11  & 
// ((!\Mult0|auto_generated|add9_result[10]~21 ) # (!\Mult0|auto_generated|mac_out4~DATAOUT11 ))))

	.dataa(\Mult0|auto_generated|mac_out6~DATAOUT11 ),
	.datab(\Mult0|auto_generated|mac_out4~DATAOUT11 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add9_result[10]~21 ),
	.combout(\Mult0|auto_generated|add9_result[11]~22_combout ),
	.cout(\Mult0|auto_generated|add9_result[11]~23 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add9_result[11]~22 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add9_result[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y2_N8
cycloneii_lcell_comb \Mult0|auto_generated|add9_result[12]~24 (
// Equation(s):
// \Mult0|auto_generated|add9_result[12]~24_combout  = ((\Mult0|auto_generated|mac_out6~DATAOUT12  $ (\Mult0|auto_generated|mac_out4~DATAOUT12  $ (!\Mult0|auto_generated|add9_result[11]~23 )))) # (GND)
// \Mult0|auto_generated|add9_result[12]~25  = CARRY((\Mult0|auto_generated|mac_out6~DATAOUT12  & ((\Mult0|auto_generated|mac_out4~DATAOUT12 ) # (!\Mult0|auto_generated|add9_result[11]~23 ))) # (!\Mult0|auto_generated|mac_out6~DATAOUT12  & 
// (\Mult0|auto_generated|mac_out4~DATAOUT12  & !\Mult0|auto_generated|add9_result[11]~23 )))

	.dataa(\Mult0|auto_generated|mac_out6~DATAOUT12 ),
	.datab(\Mult0|auto_generated|mac_out4~DATAOUT12 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add9_result[11]~23 ),
	.combout(\Mult0|auto_generated|add9_result[12]~24_combout ),
	.cout(\Mult0|auto_generated|add9_result[12]~25 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add9_result[12]~24 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add9_result[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y2_N12
cycloneii_lcell_comb \Mult0|auto_generated|add9_result[14]~28 (
// Equation(s):
// \Mult0|auto_generated|add9_result[14]~28_combout  = ((\Mult0|auto_generated|mac_out6~DATAOUT14  $ (\Mult0|auto_generated|mac_out4~DATAOUT14  $ (!\Mult0|auto_generated|add9_result[13]~27 )))) # (GND)
// \Mult0|auto_generated|add9_result[14]~29  = CARRY((\Mult0|auto_generated|mac_out6~DATAOUT14  & ((\Mult0|auto_generated|mac_out4~DATAOUT14 ) # (!\Mult0|auto_generated|add9_result[13]~27 ))) # (!\Mult0|auto_generated|mac_out6~DATAOUT14  & 
// (\Mult0|auto_generated|mac_out4~DATAOUT14  & !\Mult0|auto_generated|add9_result[13]~27 )))

	.dataa(\Mult0|auto_generated|mac_out6~DATAOUT14 ),
	.datab(\Mult0|auto_generated|mac_out4~DATAOUT14 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add9_result[13]~27 ),
	.combout(\Mult0|auto_generated|add9_result[14]~28_combout ),
	.cout(\Mult0|auto_generated|add9_result[14]~29 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add9_result[14]~28 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add9_result[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y2_N14
cycloneii_lcell_comb \Mult0|auto_generated|add9_result[15]~30 (
// Equation(s):
// \Mult0|auto_generated|add9_result[15]~30_combout  = (\Mult0|auto_generated|mac_out6~DATAOUT15  & ((\Mult0|auto_generated|mac_out4~DATAOUT15  & (\Mult0|auto_generated|add9_result[14]~29  & VCC)) # (!\Mult0|auto_generated|mac_out4~DATAOUT15  & 
// (!\Mult0|auto_generated|add9_result[14]~29 )))) # (!\Mult0|auto_generated|mac_out6~DATAOUT15  & ((\Mult0|auto_generated|mac_out4~DATAOUT15  & (!\Mult0|auto_generated|add9_result[14]~29 )) # (!\Mult0|auto_generated|mac_out4~DATAOUT15  & 
// ((\Mult0|auto_generated|add9_result[14]~29 ) # (GND)))))
// \Mult0|auto_generated|add9_result[15]~31  = CARRY((\Mult0|auto_generated|mac_out6~DATAOUT15  & (!\Mult0|auto_generated|mac_out4~DATAOUT15  & !\Mult0|auto_generated|add9_result[14]~29 )) # (!\Mult0|auto_generated|mac_out6~DATAOUT15  & 
// ((!\Mult0|auto_generated|add9_result[14]~29 ) # (!\Mult0|auto_generated|mac_out4~DATAOUT15 ))))

	.dataa(\Mult0|auto_generated|mac_out6~DATAOUT15 ),
	.datab(\Mult0|auto_generated|mac_out4~DATAOUT15 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add9_result[14]~29 ),
	.combout(\Mult0|auto_generated|add9_result[15]~30_combout ),
	.cout(\Mult0|auto_generated|add9_result[15]~31 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add9_result[15]~30 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add9_result[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPOUT_X56_Y1_N2
cycloneii_mac_out \Mult0|auto_generated|mac_out8 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Mult0|auto_generated|mac_mult7~DATAOUT27 ,\Mult0|auto_generated|mac_mult7~DATAOUT26 ,\Mult0|auto_generated|mac_mult7~DATAOUT25 ,\Mult0|auto_generated|mac_mult7~DATAOUT24 ,\Mult0|auto_generated|mac_mult7~DATAOUT23 ,\Mult0|auto_generated|mac_mult7~DATAOUT22 ,
\Mult0|auto_generated|mac_mult7~DATAOUT21 ,\Mult0|auto_generated|mac_mult7~DATAOUT20 ,\Mult0|auto_generated|mac_mult7~DATAOUT19 ,\Mult0|auto_generated|mac_mult7~DATAOUT18 ,\Mult0|auto_generated|mac_mult7~DATAOUT17 ,\Mult0|auto_generated|mac_mult7~DATAOUT16 ,
\Mult0|auto_generated|mac_mult7~DATAOUT15 ,\Mult0|auto_generated|mac_mult7~DATAOUT14 ,\Mult0|auto_generated|mac_mult7~DATAOUT13 ,\Mult0|auto_generated|mac_mult7~DATAOUT12 ,\Mult0|auto_generated|mac_mult7~DATAOUT11 ,\Mult0|auto_generated|mac_mult7~DATAOUT10 ,
\Mult0|auto_generated|mac_mult7~DATAOUT9 ,\Mult0|auto_generated|mac_mult7~DATAOUT8 ,\Mult0|auto_generated|mac_mult7~DATAOUT7 ,\Mult0|auto_generated|mac_mult7~DATAOUT6 ,\Mult0|auto_generated|mac_mult7~DATAOUT5 ,\Mult0|auto_generated|mac_mult7~DATAOUT4 ,
\Mult0|auto_generated|mac_mult7~DATAOUT3 ,\Mult0|auto_generated|mac_mult7~DATAOUT2 ,\Mult0|auto_generated|mac_mult7~DATAOUT1 ,\Mult0|auto_generated|mac_mult7~dataout ,\Mult0|auto_generated|mac_mult7~7 ,\Mult0|auto_generated|mac_mult7~6 ,
\Mult0|auto_generated|mac_mult7~5 ,\Mult0|auto_generated|mac_mult7~4 ,\Mult0|auto_generated|mac_mult7~3 ,\Mult0|auto_generated|mac_mult7~2 ,\Mult0|auto_generated|mac_mult7~1 ,\Mult0|auto_generated|mac_mult7~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult0|auto_generated|mac_out8_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult0|auto_generated|mac_out8 .dataa_width = 36;
defparam \Mult0|auto_generated|mac_out8 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X57_Y2_N20
cycloneii_lcell_comb \Mult0|auto_generated|add9_result[18]~36 (
// Equation(s):
// \Mult0|auto_generated|add9_result[18]~36_combout  = ((\Mult0|auto_generated|mac_out6~DATAOUT18  $ (\Mult0|auto_generated|mac_out8~dataout  $ (!\Mult0|auto_generated|add9_result[17]~35 )))) # (GND)
// \Mult0|auto_generated|add9_result[18]~37  = CARRY((\Mult0|auto_generated|mac_out6~DATAOUT18  & ((\Mult0|auto_generated|mac_out8~dataout ) # (!\Mult0|auto_generated|add9_result[17]~35 ))) # (!\Mult0|auto_generated|mac_out6~DATAOUT18  & 
// (\Mult0|auto_generated|mac_out8~dataout  & !\Mult0|auto_generated|add9_result[17]~35 )))

	.dataa(\Mult0|auto_generated|mac_out6~DATAOUT18 ),
	.datab(\Mult0|auto_generated|mac_out8~dataout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add9_result[17]~35 ),
	.combout(\Mult0|auto_generated|add9_result[18]~36_combout ),
	.cout(\Mult0|auto_generated|add9_result[18]~37 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add9_result[18]~36 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add9_result[18]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y2_N28
cycloneii_lcell_comb \Mult0|auto_generated|add9_result[22]~44 (
// Equation(s):
// \Mult0|auto_generated|add9_result[22]~44_combout  = ((\Mult0|auto_generated|mac_out8~DATAOUT4  $ (\Mult0|auto_generated|mac_out6~DATAOUT22  $ (!\Mult0|auto_generated|add9_result[21]~43 )))) # (GND)
// \Mult0|auto_generated|add9_result[22]~45  = CARRY((\Mult0|auto_generated|mac_out8~DATAOUT4  & ((\Mult0|auto_generated|mac_out6~DATAOUT22 ) # (!\Mult0|auto_generated|add9_result[21]~43 ))) # (!\Mult0|auto_generated|mac_out8~DATAOUT4  & 
// (\Mult0|auto_generated|mac_out6~DATAOUT22  & !\Mult0|auto_generated|add9_result[21]~43 )))

	.dataa(\Mult0|auto_generated|mac_out8~DATAOUT4 ),
	.datab(\Mult0|auto_generated|mac_out6~DATAOUT22 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add9_result[21]~43 ),
	.combout(\Mult0|auto_generated|add9_result[22]~44_combout ),
	.cout(\Mult0|auto_generated|add9_result[22]~45 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add9_result[22]~44 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add9_result[22]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y2_N30
cycloneii_lcell_comb \Mult0|auto_generated|add9_result[23]~46 (
// Equation(s):
// \Mult0|auto_generated|add9_result[23]~46_combout  = (\Mult0|auto_generated|mac_out8~DATAOUT5  & ((\Mult0|auto_generated|mac_out6~DATAOUT23  & (\Mult0|auto_generated|add9_result[22]~45  & VCC)) # (!\Mult0|auto_generated|mac_out6~DATAOUT23  & 
// (!\Mult0|auto_generated|add9_result[22]~45 )))) # (!\Mult0|auto_generated|mac_out8~DATAOUT5  & ((\Mult0|auto_generated|mac_out6~DATAOUT23  & (!\Mult0|auto_generated|add9_result[22]~45 )) # (!\Mult0|auto_generated|mac_out6~DATAOUT23  & 
// ((\Mult0|auto_generated|add9_result[22]~45 ) # (GND)))))
// \Mult0|auto_generated|add9_result[23]~47  = CARRY((\Mult0|auto_generated|mac_out8~DATAOUT5  & (!\Mult0|auto_generated|mac_out6~DATAOUT23  & !\Mult0|auto_generated|add9_result[22]~45 )) # (!\Mult0|auto_generated|mac_out8~DATAOUT5  & 
// ((!\Mult0|auto_generated|add9_result[22]~45 ) # (!\Mult0|auto_generated|mac_out6~DATAOUT23 ))))

	.dataa(\Mult0|auto_generated|mac_out8~DATAOUT5 ),
	.datab(\Mult0|auto_generated|mac_out6~DATAOUT23 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add9_result[22]~45 ),
	.combout(\Mult0|auto_generated|add9_result[23]~46_combout ),
	.cout(\Mult0|auto_generated|add9_result[23]~47 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add9_result[23]~46 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add9_result[23]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y1_N4
cycloneii_lcell_comb \Mult0|auto_generated|add9_result[26]~52 (
// Equation(s):
// \Mult0|auto_generated|add9_result[26]~52_combout  = ((\Mult0|auto_generated|mac_out8~DATAOUT8  $ (\Mult0|auto_generated|mac_out6~DATAOUT26  $ (!\Mult0|auto_generated|add9_result[25]~51 )))) # (GND)
// \Mult0|auto_generated|add9_result[26]~53  = CARRY((\Mult0|auto_generated|mac_out8~DATAOUT8  & ((\Mult0|auto_generated|mac_out6~DATAOUT26 ) # (!\Mult0|auto_generated|add9_result[25]~51 ))) # (!\Mult0|auto_generated|mac_out8~DATAOUT8  & 
// (\Mult0|auto_generated|mac_out6~DATAOUT26  & !\Mult0|auto_generated|add9_result[25]~51 )))

	.dataa(\Mult0|auto_generated|mac_out8~DATAOUT8 ),
	.datab(\Mult0|auto_generated|mac_out6~DATAOUT26 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add9_result[25]~51 ),
	.combout(\Mult0|auto_generated|add9_result[26]~52_combout ),
	.cout(\Mult0|auto_generated|add9_result[26]~53 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add9_result[26]~52 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add9_result[26]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y1_N6
cycloneii_lcell_comb \Mult0|auto_generated|add9_result[27]~54 (
// Equation(s):
// \Mult0|auto_generated|add9_result[27]~54_combout  = (\Mult0|auto_generated|mac_out6~DATAOUT27  & ((\Mult0|auto_generated|mac_out8~DATAOUT9  & (\Mult0|auto_generated|add9_result[26]~53  & VCC)) # (!\Mult0|auto_generated|mac_out8~DATAOUT9  & 
// (!\Mult0|auto_generated|add9_result[26]~53 )))) # (!\Mult0|auto_generated|mac_out6~DATAOUT27  & ((\Mult0|auto_generated|mac_out8~DATAOUT9  & (!\Mult0|auto_generated|add9_result[26]~53 )) # (!\Mult0|auto_generated|mac_out8~DATAOUT9  & 
// ((\Mult0|auto_generated|add9_result[26]~53 ) # (GND)))))
// \Mult0|auto_generated|add9_result[27]~55  = CARRY((\Mult0|auto_generated|mac_out6~DATAOUT27  & (!\Mult0|auto_generated|mac_out8~DATAOUT9  & !\Mult0|auto_generated|add9_result[26]~53 )) # (!\Mult0|auto_generated|mac_out6~DATAOUT27  & 
// ((!\Mult0|auto_generated|add9_result[26]~53 ) # (!\Mult0|auto_generated|mac_out8~DATAOUT9 ))))

	.dataa(\Mult0|auto_generated|mac_out6~DATAOUT27 ),
	.datab(\Mult0|auto_generated|mac_out8~DATAOUT9 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add9_result[26]~53 ),
	.combout(\Mult0|auto_generated|add9_result[27]~54_combout ),
	.cout(\Mult0|auto_generated|add9_result[27]~55 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add9_result[27]~54 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add9_result[27]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y1_N12
cycloneii_lcell_comb \Mult0|auto_generated|add9_result[30]~60 (
// Equation(s):
// \Mult0|auto_generated|add9_result[30]~60_combout  = ((\Mult0|auto_generated|mac_out8~DATAOUT12  $ (\Mult0|auto_generated|mac_out6~DATAOUT30  $ (!\Mult0|auto_generated|add9_result[29]~59 )))) # (GND)
// \Mult0|auto_generated|add9_result[30]~61  = CARRY((\Mult0|auto_generated|mac_out8~DATAOUT12  & ((\Mult0|auto_generated|mac_out6~DATAOUT30 ) # (!\Mult0|auto_generated|add9_result[29]~59 ))) # (!\Mult0|auto_generated|mac_out8~DATAOUT12  & 
// (\Mult0|auto_generated|mac_out6~DATAOUT30  & !\Mult0|auto_generated|add9_result[29]~59 )))

	.dataa(\Mult0|auto_generated|mac_out8~DATAOUT12 ),
	.datab(\Mult0|auto_generated|mac_out6~DATAOUT30 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add9_result[29]~59 ),
	.combout(\Mult0|auto_generated|add9_result[30]~60_combout ),
	.cout(\Mult0|auto_generated|add9_result[30]~61 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add9_result[30]~60 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add9_result[30]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y1_N14
cycloneii_lcell_comb \Mult0|auto_generated|add9_result[31]~62 (
// Equation(s):
// \Mult0|auto_generated|add9_result[31]~62_combout  = (\Mult0|auto_generated|mac_out8~DATAOUT13  & ((\Mult0|auto_generated|mac_out6~DATAOUT31  & (\Mult0|auto_generated|add9_result[30]~61  & VCC)) # (!\Mult0|auto_generated|mac_out6~DATAOUT31  & 
// (!\Mult0|auto_generated|add9_result[30]~61 )))) # (!\Mult0|auto_generated|mac_out8~DATAOUT13  & ((\Mult0|auto_generated|mac_out6~DATAOUT31  & (!\Mult0|auto_generated|add9_result[30]~61 )) # (!\Mult0|auto_generated|mac_out6~DATAOUT31  & 
// ((\Mult0|auto_generated|add9_result[30]~61 ) # (GND)))))
// \Mult0|auto_generated|add9_result[31]~63  = CARRY((\Mult0|auto_generated|mac_out8~DATAOUT13  & (!\Mult0|auto_generated|mac_out6~DATAOUT31  & !\Mult0|auto_generated|add9_result[30]~61 )) # (!\Mult0|auto_generated|mac_out8~DATAOUT13  & 
// ((!\Mult0|auto_generated|add9_result[30]~61 ) # (!\Mult0|auto_generated|mac_out6~DATAOUT31 ))))

	.dataa(\Mult0|auto_generated|mac_out8~DATAOUT13 ),
	.datab(\Mult0|auto_generated|mac_out6~DATAOUT31 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add9_result[30]~61 ),
	.combout(\Mult0|auto_generated|add9_result[31]~62_combout ),
	.cout(\Mult0|auto_generated|add9_result[31]~63 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add9_result[31]~62 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add9_result[31]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clk~clkctrl .clock_type = "global clock";
defparam \clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X55_Y2_N16
cycloneii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dataa[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dataa~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataa[0]));
// synopsys translate_off
defparam \dataa[0]~I .input_async_reset = "none";
defparam \dataa[0]~I .input_power_up = "low";
defparam \dataa[0]~I .input_register_mode = "none";
defparam \dataa[0]~I .input_sync_reset = "none";
defparam \dataa[0]~I .oe_async_reset = "none";
defparam \dataa[0]~I .oe_power_up = "low";
defparam \dataa[0]~I .oe_register_mode = "none";
defparam \dataa[0]~I .oe_sync_reset = "none";
defparam \dataa[0]~I .operation_mode = "input";
defparam \dataa[0]~I .output_async_reset = "none";
defparam \dataa[0]~I .output_power_up = "low";
defparam \dataa[0]~I .output_register_mode = "none";
defparam \dataa[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dataa[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dataa~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataa[1]));
// synopsys translate_off
defparam \dataa[1]~I .input_async_reset = "none";
defparam \dataa[1]~I .input_power_up = "low";
defparam \dataa[1]~I .input_register_mode = "none";
defparam \dataa[1]~I .input_sync_reset = "none";
defparam \dataa[1]~I .oe_async_reset = "none";
defparam \dataa[1]~I .oe_power_up = "low";
defparam \dataa[1]~I .oe_register_mode = "none";
defparam \dataa[1]~I .oe_sync_reset = "none";
defparam \dataa[1]~I .operation_mode = "input";
defparam \dataa[1]~I .output_async_reset = "none";
defparam \dataa[1]~I .output_power_up = "low";
defparam \dataa[1]~I .output_register_mode = "none";
defparam \dataa[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dataa[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dataa~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataa[2]));
// synopsys translate_off
defparam \dataa[2]~I .input_async_reset = "none";
defparam \dataa[2]~I .input_power_up = "low";
defparam \dataa[2]~I .input_register_mode = "none";
defparam \dataa[2]~I .input_sync_reset = "none";
defparam \dataa[2]~I .oe_async_reset = "none";
defparam \dataa[2]~I .oe_power_up = "low";
defparam \dataa[2]~I .oe_register_mode = "none";
defparam \dataa[2]~I .oe_sync_reset = "none";
defparam \dataa[2]~I .operation_mode = "input";
defparam \dataa[2]~I .output_async_reset = "none";
defparam \dataa[2]~I .output_power_up = "low";
defparam \dataa[2]~I .output_register_mode = "none";
defparam \dataa[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dataa[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dataa~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataa[3]));
// synopsys translate_off
defparam \dataa[3]~I .input_async_reset = "none";
defparam \dataa[3]~I .input_power_up = "low";
defparam \dataa[3]~I .input_register_mode = "none";
defparam \dataa[3]~I .input_sync_reset = "none";
defparam \dataa[3]~I .oe_async_reset = "none";
defparam \dataa[3]~I .oe_power_up = "low";
defparam \dataa[3]~I .oe_register_mode = "none";
defparam \dataa[3]~I .oe_sync_reset = "none";
defparam \dataa[3]~I .operation_mode = "input";
defparam \dataa[3]~I .output_async_reset = "none";
defparam \dataa[3]~I .output_power_up = "low";
defparam \dataa[3]~I .output_register_mode = "none";
defparam \dataa[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dataa[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dataa~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataa[4]));
// synopsys translate_off
defparam \dataa[4]~I .input_async_reset = "none";
defparam \dataa[4]~I .input_power_up = "low";
defparam \dataa[4]~I .input_register_mode = "none";
defparam \dataa[4]~I .input_sync_reset = "none";
defparam \dataa[4]~I .oe_async_reset = "none";
defparam \dataa[4]~I .oe_power_up = "low";
defparam \dataa[4]~I .oe_register_mode = "none";
defparam \dataa[4]~I .oe_sync_reset = "none";
defparam \dataa[4]~I .operation_mode = "input";
defparam \dataa[4]~I .output_async_reset = "none";
defparam \dataa[4]~I .output_power_up = "low";
defparam \dataa[4]~I .output_register_mode = "none";
defparam \dataa[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dataa[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dataa~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataa[5]));
// synopsys translate_off
defparam \dataa[5]~I .input_async_reset = "none";
defparam \dataa[5]~I .input_power_up = "low";
defparam \dataa[5]~I .input_register_mode = "none";
defparam \dataa[5]~I .input_sync_reset = "none";
defparam \dataa[5]~I .oe_async_reset = "none";
defparam \dataa[5]~I .oe_power_up = "low";
defparam \dataa[5]~I .oe_register_mode = "none";
defparam \dataa[5]~I .oe_sync_reset = "none";
defparam \dataa[5]~I .operation_mode = "input";
defparam \dataa[5]~I .output_async_reset = "none";
defparam \dataa[5]~I .output_power_up = "low";
defparam \dataa[5]~I .output_register_mode = "none";
defparam \dataa[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dataa[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dataa~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataa[6]));
// synopsys translate_off
defparam \dataa[6]~I .input_async_reset = "none";
defparam \dataa[6]~I .input_power_up = "low";
defparam \dataa[6]~I .input_register_mode = "none";
defparam \dataa[6]~I .input_sync_reset = "none";
defparam \dataa[6]~I .oe_async_reset = "none";
defparam \dataa[6]~I .oe_power_up = "low";
defparam \dataa[6]~I .oe_register_mode = "none";
defparam \dataa[6]~I .oe_sync_reset = "none";
defparam \dataa[6]~I .operation_mode = "input";
defparam \dataa[6]~I .output_async_reset = "none";
defparam \dataa[6]~I .output_power_up = "low";
defparam \dataa[6]~I .output_register_mode = "none";
defparam \dataa[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dataa[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dataa~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataa[7]));
// synopsys translate_off
defparam \dataa[7]~I .input_async_reset = "none";
defparam \dataa[7]~I .input_power_up = "low";
defparam \dataa[7]~I .input_register_mode = "none";
defparam \dataa[7]~I .input_sync_reset = "none";
defparam \dataa[7]~I .oe_async_reset = "none";
defparam \dataa[7]~I .oe_power_up = "low";
defparam \dataa[7]~I .oe_register_mode = "none";
defparam \dataa[7]~I .oe_sync_reset = "none";
defparam \dataa[7]~I .operation_mode = "input";
defparam \dataa[7]~I .output_async_reset = "none";
defparam \dataa[7]~I .output_power_up = "low";
defparam \dataa[7]~I .output_register_mode = "none";
defparam \dataa[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dataa[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dataa~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataa[8]));
// synopsys translate_off
defparam \dataa[8]~I .input_async_reset = "none";
defparam \dataa[8]~I .input_power_up = "low";
defparam \dataa[8]~I .input_register_mode = "none";
defparam \dataa[8]~I .input_sync_reset = "none";
defparam \dataa[8]~I .oe_async_reset = "none";
defparam \dataa[8]~I .oe_power_up = "low";
defparam \dataa[8]~I .oe_register_mode = "none";
defparam \dataa[8]~I .oe_sync_reset = "none";
defparam \dataa[8]~I .operation_mode = "input";
defparam \dataa[8]~I .output_async_reset = "none";
defparam \dataa[8]~I .output_power_up = "low";
defparam \dataa[8]~I .output_register_mode = "none";
defparam \dataa[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dataa[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dataa~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataa[9]));
// synopsys translate_off
defparam \dataa[9]~I .input_async_reset = "none";
defparam \dataa[9]~I .input_power_up = "low";
defparam \dataa[9]~I .input_register_mode = "none";
defparam \dataa[9]~I .input_sync_reset = "none";
defparam \dataa[9]~I .oe_async_reset = "none";
defparam \dataa[9]~I .oe_power_up = "low";
defparam \dataa[9]~I .oe_register_mode = "none";
defparam \dataa[9]~I .oe_sync_reset = "none";
defparam \dataa[9]~I .operation_mode = "input";
defparam \dataa[9]~I .output_async_reset = "none";
defparam \dataa[9]~I .output_power_up = "low";
defparam \dataa[9]~I .output_register_mode = "none";
defparam \dataa[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dataa[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dataa~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataa[10]));
// synopsys translate_off
defparam \dataa[10]~I .input_async_reset = "none";
defparam \dataa[10]~I .input_power_up = "low";
defparam \dataa[10]~I .input_register_mode = "none";
defparam \dataa[10]~I .input_sync_reset = "none";
defparam \dataa[10]~I .oe_async_reset = "none";
defparam \dataa[10]~I .oe_power_up = "low";
defparam \dataa[10]~I .oe_register_mode = "none";
defparam \dataa[10]~I .oe_sync_reset = "none";
defparam \dataa[10]~I .operation_mode = "input";
defparam \dataa[10]~I .output_async_reset = "none";
defparam \dataa[10]~I .output_power_up = "low";
defparam \dataa[10]~I .output_register_mode = "none";
defparam \dataa[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dataa[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dataa~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataa[11]));
// synopsys translate_off
defparam \dataa[11]~I .input_async_reset = "none";
defparam \dataa[11]~I .input_power_up = "low";
defparam \dataa[11]~I .input_register_mode = "none";
defparam \dataa[11]~I .input_sync_reset = "none";
defparam \dataa[11]~I .oe_async_reset = "none";
defparam \dataa[11]~I .oe_power_up = "low";
defparam \dataa[11]~I .oe_register_mode = "none";
defparam \dataa[11]~I .oe_sync_reset = "none";
defparam \dataa[11]~I .operation_mode = "input";
defparam \dataa[11]~I .output_async_reset = "none";
defparam \dataa[11]~I .output_power_up = "low";
defparam \dataa[11]~I .output_register_mode = "none";
defparam \dataa[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dataa[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dataa~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataa[12]));
// synopsys translate_off
defparam \dataa[12]~I .input_async_reset = "none";
defparam \dataa[12]~I .input_power_up = "low";
defparam \dataa[12]~I .input_register_mode = "none";
defparam \dataa[12]~I .input_sync_reset = "none";
defparam \dataa[12]~I .oe_async_reset = "none";
defparam \dataa[12]~I .oe_power_up = "low";
defparam \dataa[12]~I .oe_register_mode = "none";
defparam \dataa[12]~I .oe_sync_reset = "none";
defparam \dataa[12]~I .operation_mode = "input";
defparam \dataa[12]~I .output_async_reset = "none";
defparam \dataa[12]~I .output_power_up = "low";
defparam \dataa[12]~I .output_register_mode = "none";
defparam \dataa[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dataa[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dataa~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataa[13]));
// synopsys translate_off
defparam \dataa[13]~I .input_async_reset = "none";
defparam \dataa[13]~I .input_power_up = "low";
defparam \dataa[13]~I .input_register_mode = "none";
defparam \dataa[13]~I .input_sync_reset = "none";
defparam \dataa[13]~I .oe_async_reset = "none";
defparam \dataa[13]~I .oe_power_up = "low";
defparam \dataa[13]~I .oe_register_mode = "none";
defparam \dataa[13]~I .oe_sync_reset = "none";
defparam \dataa[13]~I .operation_mode = "input";
defparam \dataa[13]~I .output_async_reset = "none";
defparam \dataa[13]~I .output_power_up = "low";
defparam \dataa[13]~I .output_register_mode = "none";
defparam \dataa[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dataa[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dataa~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataa[14]));
// synopsys translate_off
defparam \dataa[14]~I .input_async_reset = "none";
defparam \dataa[14]~I .input_power_up = "low";
defparam \dataa[14]~I .input_register_mode = "none";
defparam \dataa[14]~I .input_sync_reset = "none";
defparam \dataa[14]~I .oe_async_reset = "none";
defparam \dataa[14]~I .oe_power_up = "low";
defparam \dataa[14]~I .oe_register_mode = "none";
defparam \dataa[14]~I .oe_sync_reset = "none";
defparam \dataa[14]~I .operation_mode = "input";
defparam \dataa[14]~I .output_async_reset = "none";
defparam \dataa[14]~I .output_power_up = "low";
defparam \dataa[14]~I .output_register_mode = "none";
defparam \dataa[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dataa[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dataa~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataa[15]));
// synopsys translate_off
defparam \dataa[15]~I .input_async_reset = "none";
defparam \dataa[15]~I .input_power_up = "low";
defparam \dataa[15]~I .input_register_mode = "none";
defparam \dataa[15]~I .input_sync_reset = "none";
defparam \dataa[15]~I .oe_async_reset = "none";
defparam \dataa[15]~I .oe_power_up = "low";
defparam \dataa[15]~I .oe_register_mode = "none";
defparam \dataa[15]~I .oe_sync_reset = "none";
defparam \dataa[15]~I .operation_mode = "input";
defparam \dataa[15]~I .output_async_reset = "none";
defparam \dataa[15]~I .output_power_up = "low";
defparam \dataa[15]~I .output_register_mode = "none";
defparam \dataa[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dataa[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dataa~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataa[16]));
// synopsys translate_off
defparam \dataa[16]~I .input_async_reset = "none";
defparam \dataa[16]~I .input_power_up = "low";
defparam \dataa[16]~I .input_register_mode = "none";
defparam \dataa[16]~I .input_sync_reset = "none";
defparam \dataa[16]~I .oe_async_reset = "none";
defparam \dataa[16]~I .oe_power_up = "low";
defparam \dataa[16]~I .oe_register_mode = "none";
defparam \dataa[16]~I .oe_sync_reset = "none";
defparam \dataa[16]~I .operation_mode = "input";
defparam \dataa[16]~I .output_async_reset = "none";
defparam \dataa[16]~I .output_power_up = "low";
defparam \dataa[16]~I .output_register_mode = "none";
defparam \dataa[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dataa[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dataa~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataa[17]));
// synopsys translate_off
defparam \dataa[17]~I .input_async_reset = "none";
defparam \dataa[17]~I .input_power_up = "low";
defparam \dataa[17]~I .input_register_mode = "none";
defparam \dataa[17]~I .input_sync_reset = "none";
defparam \dataa[17]~I .oe_async_reset = "none";
defparam \dataa[17]~I .oe_power_up = "low";
defparam \dataa[17]~I .oe_register_mode = "none";
defparam \dataa[17]~I .oe_sync_reset = "none";
defparam \dataa[17]~I .operation_mode = "input";
defparam \dataa[17]~I .output_async_reset = "none";
defparam \dataa[17]~I .output_power_up = "low";
defparam \dataa[17]~I .output_register_mode = "none";
defparam \dataa[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \datab[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\datab~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(datab[0]));
// synopsys translate_off
defparam \datab[0]~I .input_async_reset = "none";
defparam \datab[0]~I .input_power_up = "low";
defparam \datab[0]~I .input_register_mode = "none";
defparam \datab[0]~I .input_sync_reset = "none";
defparam \datab[0]~I .oe_async_reset = "none";
defparam \datab[0]~I .oe_power_up = "low";
defparam \datab[0]~I .oe_register_mode = "none";
defparam \datab[0]~I .oe_sync_reset = "none";
defparam \datab[0]~I .operation_mode = "input";
defparam \datab[0]~I .output_async_reset = "none";
defparam \datab[0]~I .output_power_up = "low";
defparam \datab[0]~I .output_register_mode = "none";
defparam \datab[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \datab[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\datab~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(datab[1]));
// synopsys translate_off
defparam \datab[1]~I .input_async_reset = "none";
defparam \datab[1]~I .input_power_up = "low";
defparam \datab[1]~I .input_register_mode = "none";
defparam \datab[1]~I .input_sync_reset = "none";
defparam \datab[1]~I .oe_async_reset = "none";
defparam \datab[1]~I .oe_power_up = "low";
defparam \datab[1]~I .oe_register_mode = "none";
defparam \datab[1]~I .oe_sync_reset = "none";
defparam \datab[1]~I .operation_mode = "input";
defparam \datab[1]~I .output_async_reset = "none";
defparam \datab[1]~I .output_power_up = "low";
defparam \datab[1]~I .output_register_mode = "none";
defparam \datab[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \datab[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\datab~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(datab[2]));
// synopsys translate_off
defparam \datab[2]~I .input_async_reset = "none";
defparam \datab[2]~I .input_power_up = "low";
defparam \datab[2]~I .input_register_mode = "none";
defparam \datab[2]~I .input_sync_reset = "none";
defparam \datab[2]~I .oe_async_reset = "none";
defparam \datab[2]~I .oe_power_up = "low";
defparam \datab[2]~I .oe_register_mode = "none";
defparam \datab[2]~I .oe_sync_reset = "none";
defparam \datab[2]~I .operation_mode = "input";
defparam \datab[2]~I .output_async_reset = "none";
defparam \datab[2]~I .output_power_up = "low";
defparam \datab[2]~I .output_register_mode = "none";
defparam \datab[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \datab[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\datab~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(datab[3]));
// synopsys translate_off
defparam \datab[3]~I .input_async_reset = "none";
defparam \datab[3]~I .input_power_up = "low";
defparam \datab[3]~I .input_register_mode = "none";
defparam \datab[3]~I .input_sync_reset = "none";
defparam \datab[3]~I .oe_async_reset = "none";
defparam \datab[3]~I .oe_power_up = "low";
defparam \datab[3]~I .oe_register_mode = "none";
defparam \datab[3]~I .oe_sync_reset = "none";
defparam \datab[3]~I .operation_mode = "input";
defparam \datab[3]~I .output_async_reset = "none";
defparam \datab[3]~I .output_power_up = "low";
defparam \datab[3]~I .output_register_mode = "none";
defparam \datab[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \datab[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\datab~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(datab[4]));
// synopsys translate_off
defparam \datab[4]~I .input_async_reset = "none";
defparam \datab[4]~I .input_power_up = "low";
defparam \datab[4]~I .input_register_mode = "none";
defparam \datab[4]~I .input_sync_reset = "none";
defparam \datab[4]~I .oe_async_reset = "none";
defparam \datab[4]~I .oe_power_up = "low";
defparam \datab[4]~I .oe_register_mode = "none";
defparam \datab[4]~I .oe_sync_reset = "none";
defparam \datab[4]~I .operation_mode = "input";
defparam \datab[4]~I .output_async_reset = "none";
defparam \datab[4]~I .output_power_up = "low";
defparam \datab[4]~I .output_register_mode = "none";
defparam \datab[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \datab[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\datab~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(datab[5]));
// synopsys translate_off
defparam \datab[5]~I .input_async_reset = "none";
defparam \datab[5]~I .input_power_up = "low";
defparam \datab[5]~I .input_register_mode = "none";
defparam \datab[5]~I .input_sync_reset = "none";
defparam \datab[5]~I .oe_async_reset = "none";
defparam \datab[5]~I .oe_power_up = "low";
defparam \datab[5]~I .oe_register_mode = "none";
defparam \datab[5]~I .oe_sync_reset = "none";
defparam \datab[5]~I .operation_mode = "input";
defparam \datab[5]~I .output_async_reset = "none";
defparam \datab[5]~I .output_power_up = "low";
defparam \datab[5]~I .output_register_mode = "none";
defparam \datab[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \datab[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\datab~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(datab[6]));
// synopsys translate_off
defparam \datab[6]~I .input_async_reset = "none";
defparam \datab[6]~I .input_power_up = "low";
defparam \datab[6]~I .input_register_mode = "none";
defparam \datab[6]~I .input_sync_reset = "none";
defparam \datab[6]~I .oe_async_reset = "none";
defparam \datab[6]~I .oe_power_up = "low";
defparam \datab[6]~I .oe_register_mode = "none";
defparam \datab[6]~I .oe_sync_reset = "none";
defparam \datab[6]~I .operation_mode = "input";
defparam \datab[6]~I .output_async_reset = "none";
defparam \datab[6]~I .output_power_up = "low";
defparam \datab[6]~I .output_register_mode = "none";
defparam \datab[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \datab[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\datab~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(datab[7]));
// synopsys translate_off
defparam \datab[7]~I .input_async_reset = "none";
defparam \datab[7]~I .input_power_up = "low";
defparam \datab[7]~I .input_register_mode = "none";
defparam \datab[7]~I .input_sync_reset = "none";
defparam \datab[7]~I .oe_async_reset = "none";
defparam \datab[7]~I .oe_power_up = "low";
defparam \datab[7]~I .oe_register_mode = "none";
defparam \datab[7]~I .oe_sync_reset = "none";
defparam \datab[7]~I .operation_mode = "input";
defparam \datab[7]~I .output_async_reset = "none";
defparam \datab[7]~I .output_power_up = "low";
defparam \datab[7]~I .output_register_mode = "none";
defparam \datab[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \datab[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\datab~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(datab[8]));
// synopsys translate_off
defparam \datab[8]~I .input_async_reset = "none";
defparam \datab[8]~I .input_power_up = "low";
defparam \datab[8]~I .input_register_mode = "none";
defparam \datab[8]~I .input_sync_reset = "none";
defparam \datab[8]~I .oe_async_reset = "none";
defparam \datab[8]~I .oe_power_up = "low";
defparam \datab[8]~I .oe_register_mode = "none";
defparam \datab[8]~I .oe_sync_reset = "none";
defparam \datab[8]~I .operation_mode = "input";
defparam \datab[8]~I .output_async_reset = "none";
defparam \datab[8]~I .output_power_up = "low";
defparam \datab[8]~I .output_register_mode = "none";
defparam \datab[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \datab[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\datab~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(datab[9]));
// synopsys translate_off
defparam \datab[9]~I .input_async_reset = "none";
defparam \datab[9]~I .input_power_up = "low";
defparam \datab[9]~I .input_register_mode = "none";
defparam \datab[9]~I .input_sync_reset = "none";
defparam \datab[9]~I .oe_async_reset = "none";
defparam \datab[9]~I .oe_power_up = "low";
defparam \datab[9]~I .oe_register_mode = "none";
defparam \datab[9]~I .oe_sync_reset = "none";
defparam \datab[9]~I .operation_mode = "input";
defparam \datab[9]~I .output_async_reset = "none";
defparam \datab[9]~I .output_power_up = "low";
defparam \datab[9]~I .output_register_mode = "none";
defparam \datab[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \datab[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\datab~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(datab[10]));
// synopsys translate_off
defparam \datab[10]~I .input_async_reset = "none";
defparam \datab[10]~I .input_power_up = "low";
defparam \datab[10]~I .input_register_mode = "none";
defparam \datab[10]~I .input_sync_reset = "none";
defparam \datab[10]~I .oe_async_reset = "none";
defparam \datab[10]~I .oe_power_up = "low";
defparam \datab[10]~I .oe_register_mode = "none";
defparam \datab[10]~I .oe_sync_reset = "none";
defparam \datab[10]~I .operation_mode = "input";
defparam \datab[10]~I .output_async_reset = "none";
defparam \datab[10]~I .output_power_up = "low";
defparam \datab[10]~I .output_register_mode = "none";
defparam \datab[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \datab[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\datab~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(datab[11]));
// synopsys translate_off
defparam \datab[11]~I .input_async_reset = "none";
defparam \datab[11]~I .input_power_up = "low";
defparam \datab[11]~I .input_register_mode = "none";
defparam \datab[11]~I .input_sync_reset = "none";
defparam \datab[11]~I .oe_async_reset = "none";
defparam \datab[11]~I .oe_power_up = "low";
defparam \datab[11]~I .oe_register_mode = "none";
defparam \datab[11]~I .oe_sync_reset = "none";
defparam \datab[11]~I .operation_mode = "input";
defparam \datab[11]~I .output_async_reset = "none";
defparam \datab[11]~I .output_power_up = "low";
defparam \datab[11]~I .output_register_mode = "none";
defparam \datab[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \datab[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\datab~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(datab[12]));
// synopsys translate_off
defparam \datab[12]~I .input_async_reset = "none";
defparam \datab[12]~I .input_power_up = "low";
defparam \datab[12]~I .input_register_mode = "none";
defparam \datab[12]~I .input_sync_reset = "none";
defparam \datab[12]~I .oe_async_reset = "none";
defparam \datab[12]~I .oe_power_up = "low";
defparam \datab[12]~I .oe_register_mode = "none";
defparam \datab[12]~I .oe_sync_reset = "none";
defparam \datab[12]~I .operation_mode = "input";
defparam \datab[12]~I .output_async_reset = "none";
defparam \datab[12]~I .output_power_up = "low";
defparam \datab[12]~I .output_register_mode = "none";
defparam \datab[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \datab[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\datab~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(datab[13]));
// synopsys translate_off
defparam \datab[13]~I .input_async_reset = "none";
defparam \datab[13]~I .input_power_up = "low";
defparam \datab[13]~I .input_register_mode = "none";
defparam \datab[13]~I .input_sync_reset = "none";
defparam \datab[13]~I .oe_async_reset = "none";
defparam \datab[13]~I .oe_power_up = "low";
defparam \datab[13]~I .oe_register_mode = "none";
defparam \datab[13]~I .oe_sync_reset = "none";
defparam \datab[13]~I .operation_mode = "input";
defparam \datab[13]~I .output_async_reset = "none";
defparam \datab[13]~I .output_power_up = "low";
defparam \datab[13]~I .output_register_mode = "none";
defparam \datab[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \datab[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\datab~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(datab[14]));
// synopsys translate_off
defparam \datab[14]~I .input_async_reset = "none";
defparam \datab[14]~I .input_power_up = "low";
defparam \datab[14]~I .input_register_mode = "none";
defparam \datab[14]~I .input_sync_reset = "none";
defparam \datab[14]~I .oe_async_reset = "none";
defparam \datab[14]~I .oe_power_up = "low";
defparam \datab[14]~I .oe_register_mode = "none";
defparam \datab[14]~I .oe_sync_reset = "none";
defparam \datab[14]~I .operation_mode = "input";
defparam \datab[14]~I .output_async_reset = "none";
defparam \datab[14]~I .output_power_up = "low";
defparam \datab[14]~I .output_register_mode = "none";
defparam \datab[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \datab[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\datab~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(datab[15]));
// synopsys translate_off
defparam \datab[15]~I .input_async_reset = "none";
defparam \datab[15]~I .input_power_up = "low";
defparam \datab[15]~I .input_register_mode = "none";
defparam \datab[15]~I .input_sync_reset = "none";
defparam \datab[15]~I .oe_async_reset = "none";
defparam \datab[15]~I .oe_power_up = "low";
defparam \datab[15]~I .oe_register_mode = "none";
defparam \datab[15]~I .oe_sync_reset = "none";
defparam \datab[15]~I .operation_mode = "input";
defparam \datab[15]~I .output_async_reset = "none";
defparam \datab[15]~I .output_power_up = "low";
defparam \datab[15]~I .output_register_mode = "none";
defparam \datab[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \datab[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\datab~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(datab[16]));
// synopsys translate_off
defparam \datab[16]~I .input_async_reset = "none";
defparam \datab[16]~I .input_power_up = "low";
defparam \datab[16]~I .input_register_mode = "none";
defparam \datab[16]~I .input_sync_reset = "none";
defparam \datab[16]~I .oe_async_reset = "none";
defparam \datab[16]~I .oe_power_up = "low";
defparam \datab[16]~I .oe_register_mode = "none";
defparam \datab[16]~I .oe_sync_reset = "none";
defparam \datab[16]~I .operation_mode = "input";
defparam \datab[16]~I .output_async_reset = "none";
defparam \datab[16]~I .output_power_up = "low";
defparam \datab[16]~I .output_register_mode = "none";
defparam \datab[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \datab[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\datab~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(datab[17]));
// synopsys translate_off
defparam \datab[17]~I .input_async_reset = "none";
defparam \datab[17]~I .input_power_up = "low";
defparam \datab[17]~I .input_register_mode = "none";
defparam \datab[17]~I .input_sync_reset = "none";
defparam \datab[17]~I .oe_async_reset = "none";
defparam \datab[17]~I .oe_power_up = "low";
defparam \datab[17]~I .oe_register_mode = "none";
defparam \datab[17]~I .oe_sync_reset = "none";
defparam \datab[17]~I .operation_mode = "input";
defparam \datab[17]~I .output_async_reset = "none";
defparam \datab[17]~I .output_power_up = "low";
defparam \datab[17]~I .output_register_mode = "none";
defparam \datab[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: DSPMULT_X56_Y4_N0
cycloneii_mac_mult \Mult0|auto_generated|mac_mult1 (
	.signa(\~GND~combout ),
	.signb(\~GND~combout ),
	.clk(\clk~clkctrl_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\dataa~combout [17],\dataa~combout [16],\dataa~combout [15],\dataa~combout [14],\dataa~combout [13],\dataa~combout [12],\dataa~combout [11],\dataa~combout [10],\dataa~combout [9],\dataa~combout [8],\dataa~combout [7],\dataa~combout [6],\dataa~combout [5],\dataa~combout [4],\dataa~combout [3],\dataa~combout [2],\dataa~combout [1],
\dataa~combout [0]}),
	.datab({\datab~combout [17],\datab~combout [16],\datab~combout [15],\datab~combout [14],\datab~combout [13],\datab~combout [12],\datab~combout [11],\datab~combout [10],\datab~combout [9],\datab~combout [8],\datab~combout [7],\datab~combout [6],\datab~combout [5],\datab~combout [4],\datab~combout [3],\datab~combout [2],\datab~combout [1],
\datab~combout [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult0|auto_generated|mac_mult1 .dataa_clock = "0";
defparam \Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \Mult0|auto_generated|mac_mult1 .datab_clock = "0";
defparam \Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X57_Y4_N8
cycloneii_lcell_comb \dataoutl[0]~reg0feeder (
// Equation(s):
// \dataoutl[0]~reg0feeder_combout  = \Mult0|auto_generated|w513w [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mult0|auto_generated|w513w [0]),
	.cin(gnd),
	.combout(\dataoutl[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataoutl[0]~reg0feeder .lut_mask = 16'hFF00;
defparam \dataoutl[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y4_N9
cycloneii_lcell_ff \dataoutl[0]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dataoutl[0]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataoutl[0]~reg0_regout ));

// Location: LCCOMB_X55_Y4_N8
cycloneii_lcell_comb \dataoutl[1]~reg0feeder (
// Equation(s):
// \dataoutl[1]~reg0feeder_combout  = \Mult0|auto_generated|w513w [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mult0|auto_generated|w513w [1]),
	.cin(gnd),
	.combout(\dataoutl[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataoutl[1]~reg0feeder .lut_mask = 16'hFF00;
defparam \dataoutl[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y4_N9
cycloneii_lcell_ff \dataoutl[1]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dataoutl[1]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataoutl[1]~reg0_regout ));

// Location: LCCOMB_X44_Y4_N28
cycloneii_lcell_comb \dataoutl[2]~reg0feeder (
// Equation(s):
// \dataoutl[2]~reg0feeder_combout  = \Mult0|auto_generated|w513w [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mult0|auto_generated|w513w [2]),
	.cin(gnd),
	.combout(\dataoutl[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataoutl[2]~reg0feeder .lut_mask = 16'hFF00;
defparam \dataoutl[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y4_N29
cycloneii_lcell_ff \dataoutl[2]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dataoutl[2]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataoutl[2]~reg0_regout ));

// Location: LCCOMB_X55_Y4_N22
cycloneii_lcell_comb \dataoutl[3]~reg0feeder (
// Equation(s):
// \dataoutl[3]~reg0feeder_combout  = \Mult0|auto_generated|w513w [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mult0|auto_generated|w513w [3]),
	.cin(gnd),
	.combout(\dataoutl[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataoutl[3]~reg0feeder .lut_mask = 16'hFF00;
defparam \dataoutl[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y4_N23
cycloneii_lcell_ff \dataoutl[3]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dataoutl[3]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataoutl[3]~reg0_regout ));

// Location: LCCOMB_X55_Y4_N16
cycloneii_lcell_comb \dataoutl[4]~reg0feeder (
// Equation(s):
// \dataoutl[4]~reg0feeder_combout  = \Mult0|auto_generated|w513w [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mult0|auto_generated|w513w [4]),
	.cin(gnd),
	.combout(\dataoutl[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataoutl[4]~reg0feeder .lut_mask = 16'hFF00;
defparam \dataoutl[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y4_N17
cycloneii_lcell_ff \dataoutl[4]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dataoutl[4]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataoutl[4]~reg0_regout ));

// Location: LCFF_X55_Y4_N27
cycloneii_lcell_ff \dataoutl[5]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mult0|auto_generated|w513w [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataoutl[5]~reg0_regout ));

// Location: LCCOMB_X57_Y4_N2
cycloneii_lcell_comb \dataoutl[6]~reg0feeder (
// Equation(s):
// \dataoutl[6]~reg0feeder_combout  = \Mult0|auto_generated|w513w [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mult0|auto_generated|w513w [6]),
	.cin(gnd),
	.combout(\dataoutl[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataoutl[6]~reg0feeder .lut_mask = 16'hFF00;
defparam \dataoutl[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y4_N3
cycloneii_lcell_ff \dataoutl[6]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dataoutl[6]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataoutl[6]~reg0_regout ));

// Location: LCCOMB_X57_Y4_N28
cycloneii_lcell_comb \dataoutl[7]~reg0feeder (
// Equation(s):
// \dataoutl[7]~reg0feeder_combout  = \Mult0|auto_generated|w513w [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mult0|auto_generated|w513w [7]),
	.cin(gnd),
	.combout(\dataoutl[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataoutl[7]~reg0feeder .lut_mask = 16'hFF00;
defparam \dataoutl[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y4_N29
cycloneii_lcell_ff \dataoutl[7]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dataoutl[7]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataoutl[7]~reg0_regout ));

// Location: LCCOMB_X57_Y4_N10
cycloneii_lcell_comb \dataoutl[8]~reg0feeder (
// Equation(s):
// \dataoutl[8]~reg0feeder_combout  = \Mult0|auto_generated|w513w [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mult0|auto_generated|w513w [8]),
	.cin(gnd),
	.combout(\dataoutl[8]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataoutl[8]~reg0feeder .lut_mask = 16'hFF00;
defparam \dataoutl[8]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y4_N11
cycloneii_lcell_ff \dataoutl[8]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dataoutl[8]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataoutl[8]~reg0_regout ));

// Location: LCCOMB_X57_Y4_N16
cycloneii_lcell_comb \dataoutl[9]~reg0feeder (
// Equation(s):
// \dataoutl[9]~reg0feeder_combout  = \Mult0|auto_generated|w513w [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mult0|auto_generated|w513w [9]),
	.cin(gnd),
	.combout(\dataoutl[9]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataoutl[9]~reg0feeder .lut_mask = 16'hFF00;
defparam \dataoutl[9]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y4_N17
cycloneii_lcell_ff \dataoutl[9]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dataoutl[9]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataoutl[9]~reg0_regout ));

// Location: LCFF_X57_Y4_N23
cycloneii_lcell_ff \dataoutl[10]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mult0|auto_generated|w513w [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataoutl[10]~reg0_regout ));

// Location: LCCOMB_X57_Y4_N24
cycloneii_lcell_comb \dataoutl[11]~reg0feeder (
// Equation(s):
// \dataoutl[11]~reg0feeder_combout  = \Mult0|auto_generated|w513w [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mult0|auto_generated|w513w [11]),
	.cin(gnd),
	.combout(\dataoutl[11]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataoutl[11]~reg0feeder .lut_mask = 16'hFF00;
defparam \dataoutl[11]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y4_N25
cycloneii_lcell_ff \dataoutl[11]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dataoutl[11]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataoutl[11]~reg0_regout ));

// Location: LCCOMB_X57_Y4_N26
cycloneii_lcell_comb \dataoutl[12]~reg0feeder (
// Equation(s):
// \dataoutl[12]~reg0feeder_combout  = \Mult0|auto_generated|w513w [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mult0|auto_generated|w513w [12]),
	.cin(gnd),
	.combout(\dataoutl[12]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataoutl[12]~reg0feeder .lut_mask = 16'hFF00;
defparam \dataoutl[12]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y4_N27
cycloneii_lcell_ff \dataoutl[12]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dataoutl[12]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataoutl[12]~reg0_regout ));

// Location: LCCOMB_X57_Y4_N4
cycloneii_lcell_comb \dataoutl[13]~reg0feeder (
// Equation(s):
// \dataoutl[13]~reg0feeder_combout  = \Mult0|auto_generated|w513w [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mult0|auto_generated|w513w [13]),
	.cin(gnd),
	.combout(\dataoutl[13]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataoutl[13]~reg0feeder .lut_mask = 16'hFF00;
defparam \dataoutl[13]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y4_N5
cycloneii_lcell_ff \dataoutl[13]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dataoutl[13]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataoutl[13]~reg0_regout ));

// Location: LCFF_X57_Y4_N19
cycloneii_lcell_ff \dataoutl[14]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mult0|auto_generated|w513w [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataoutl[14]~reg0_regout ));

// Location: LCCOMB_X55_Y4_N4
cycloneii_lcell_comb \dataoutl[15]~reg0feeder (
// Equation(s):
// \dataoutl[15]~reg0feeder_combout  = \Mult0|auto_generated|w513w [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mult0|auto_generated|w513w [15]),
	.cin(gnd),
	.combout(\dataoutl[15]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataoutl[15]~reg0feeder .lut_mask = 16'hFF00;
defparam \dataoutl[15]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y4_N5
cycloneii_lcell_ff \dataoutl[15]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dataoutl[15]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataoutl[15]~reg0_regout ));

// Location: LCFF_X57_Y4_N13
cycloneii_lcell_ff \dataoutl[16]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mult0|auto_generated|w513w [16]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataoutl[16]~reg0_regout ));

// Location: LCFF_X55_Y4_N11
cycloneii_lcell_ff \dataoutl[17]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mult0|auto_generated|w513w [17]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataoutl[17]~reg0_regout ));

// Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dataa[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dataa~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataa[18]));
// synopsys translate_off
defparam \dataa[18]~I .input_async_reset = "none";
defparam \dataa[18]~I .input_power_up = "low";
defparam \dataa[18]~I .input_register_mode = "none";
defparam \dataa[18]~I .input_sync_reset = "none";
defparam \dataa[18]~I .oe_async_reset = "none";
defparam \dataa[18]~I .oe_power_up = "low";
defparam \dataa[18]~I .oe_register_mode = "none";
defparam \dataa[18]~I .oe_sync_reset = "none";
defparam \dataa[18]~I .operation_mode = "input";
defparam \dataa[18]~I .output_async_reset = "none";
defparam \dataa[18]~I .output_power_up = "low";
defparam \dataa[18]~I .output_register_mode = "none";
defparam \dataa[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dataa[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dataa~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataa[19]));
// synopsys translate_off
defparam \dataa[19]~I .input_async_reset = "none";
defparam \dataa[19]~I .input_power_up = "low";
defparam \dataa[19]~I .input_register_mode = "none";
defparam \dataa[19]~I .input_sync_reset = "none";
defparam \dataa[19]~I .oe_async_reset = "none";
defparam \dataa[19]~I .oe_power_up = "low";
defparam \dataa[19]~I .oe_register_mode = "none";
defparam \dataa[19]~I .oe_sync_reset = "none";
defparam \dataa[19]~I .operation_mode = "input";
defparam \dataa[19]~I .output_async_reset = "none";
defparam \dataa[19]~I .output_power_up = "low";
defparam \dataa[19]~I .output_register_mode = "none";
defparam \dataa[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dataa[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dataa~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataa[20]));
// synopsys translate_off
defparam \dataa[20]~I .input_async_reset = "none";
defparam \dataa[20]~I .input_power_up = "low";
defparam \dataa[20]~I .input_register_mode = "none";
defparam \dataa[20]~I .input_sync_reset = "none";
defparam \dataa[20]~I .oe_async_reset = "none";
defparam \dataa[20]~I .oe_power_up = "low";
defparam \dataa[20]~I .oe_register_mode = "none";
defparam \dataa[20]~I .oe_sync_reset = "none";
defparam \dataa[20]~I .operation_mode = "input";
defparam \dataa[20]~I .output_async_reset = "none";
defparam \dataa[20]~I .output_power_up = "low";
defparam \dataa[20]~I .output_register_mode = "none";
defparam \dataa[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dataa[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dataa~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataa[21]));
// synopsys translate_off
defparam \dataa[21]~I .input_async_reset = "none";
defparam \dataa[21]~I .input_power_up = "low";
defparam \dataa[21]~I .input_register_mode = "none";
defparam \dataa[21]~I .input_sync_reset = "none";
defparam \dataa[21]~I .oe_async_reset = "none";
defparam \dataa[21]~I .oe_power_up = "low";
defparam \dataa[21]~I .oe_register_mode = "none";
defparam \dataa[21]~I .oe_sync_reset = "none";
defparam \dataa[21]~I .operation_mode = "input";
defparam \dataa[21]~I .output_async_reset = "none";
defparam \dataa[21]~I .output_power_up = "low";
defparam \dataa[21]~I .output_register_mode = "none";
defparam \dataa[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dataa[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dataa~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataa[22]));
// synopsys translate_off
defparam \dataa[22]~I .input_async_reset = "none";
defparam \dataa[22]~I .input_power_up = "low";
defparam \dataa[22]~I .input_register_mode = "none";
defparam \dataa[22]~I .input_sync_reset = "none";
defparam \dataa[22]~I .oe_async_reset = "none";
defparam \dataa[22]~I .oe_power_up = "low";
defparam \dataa[22]~I .oe_register_mode = "none";
defparam \dataa[22]~I .oe_sync_reset = "none";
defparam \dataa[22]~I .operation_mode = "input";
defparam \dataa[22]~I .output_async_reset = "none";
defparam \dataa[22]~I .output_power_up = "low";
defparam \dataa[22]~I .output_register_mode = "none";
defparam \dataa[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dataa[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dataa~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataa[23]));
// synopsys translate_off
defparam \dataa[23]~I .input_async_reset = "none";
defparam \dataa[23]~I .input_power_up = "low";
defparam \dataa[23]~I .input_register_mode = "none";
defparam \dataa[23]~I .input_sync_reset = "none";
defparam \dataa[23]~I .oe_async_reset = "none";
defparam \dataa[23]~I .oe_power_up = "low";
defparam \dataa[23]~I .oe_register_mode = "none";
defparam \dataa[23]~I .oe_sync_reset = "none";
defparam \dataa[23]~I .operation_mode = "input";
defparam \dataa[23]~I .output_async_reset = "none";
defparam \dataa[23]~I .output_power_up = "low";
defparam \dataa[23]~I .output_register_mode = "none";
defparam \dataa[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dataa[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dataa~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataa[24]));
// synopsys translate_off
defparam \dataa[24]~I .input_async_reset = "none";
defparam \dataa[24]~I .input_power_up = "low";
defparam \dataa[24]~I .input_register_mode = "none";
defparam \dataa[24]~I .input_sync_reset = "none";
defparam \dataa[24]~I .oe_async_reset = "none";
defparam \dataa[24]~I .oe_power_up = "low";
defparam \dataa[24]~I .oe_register_mode = "none";
defparam \dataa[24]~I .oe_sync_reset = "none";
defparam \dataa[24]~I .operation_mode = "input";
defparam \dataa[24]~I .output_async_reset = "none";
defparam \dataa[24]~I .output_power_up = "low";
defparam \dataa[24]~I .output_register_mode = "none";
defparam \dataa[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dataa[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dataa~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataa[25]));
// synopsys translate_off
defparam \dataa[25]~I .input_async_reset = "none";
defparam \dataa[25]~I .input_power_up = "low";
defparam \dataa[25]~I .input_register_mode = "none";
defparam \dataa[25]~I .input_sync_reset = "none";
defparam \dataa[25]~I .oe_async_reset = "none";
defparam \dataa[25]~I .oe_power_up = "low";
defparam \dataa[25]~I .oe_register_mode = "none";
defparam \dataa[25]~I .oe_sync_reset = "none";
defparam \dataa[25]~I .operation_mode = "input";
defparam \dataa[25]~I .output_async_reset = "none";
defparam \dataa[25]~I .output_power_up = "low";
defparam \dataa[25]~I .output_register_mode = "none";
defparam \dataa[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dataa[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dataa~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataa[26]));
// synopsys translate_off
defparam \dataa[26]~I .input_async_reset = "none";
defparam \dataa[26]~I .input_power_up = "low";
defparam \dataa[26]~I .input_register_mode = "none";
defparam \dataa[26]~I .input_sync_reset = "none";
defparam \dataa[26]~I .oe_async_reset = "none";
defparam \dataa[26]~I .oe_power_up = "low";
defparam \dataa[26]~I .oe_register_mode = "none";
defparam \dataa[26]~I .oe_sync_reset = "none";
defparam \dataa[26]~I .operation_mode = "input";
defparam \dataa[26]~I .output_async_reset = "none";
defparam \dataa[26]~I .output_power_up = "low";
defparam \dataa[26]~I .output_register_mode = "none";
defparam \dataa[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dataa[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dataa~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataa[27]));
// synopsys translate_off
defparam \dataa[27]~I .input_async_reset = "none";
defparam \dataa[27]~I .input_power_up = "low";
defparam \dataa[27]~I .input_register_mode = "none";
defparam \dataa[27]~I .input_sync_reset = "none";
defparam \dataa[27]~I .oe_async_reset = "none";
defparam \dataa[27]~I .oe_power_up = "low";
defparam \dataa[27]~I .oe_register_mode = "none";
defparam \dataa[27]~I .oe_sync_reset = "none";
defparam \dataa[27]~I .operation_mode = "input";
defparam \dataa[27]~I .output_async_reset = "none";
defparam \dataa[27]~I .output_power_up = "low";
defparam \dataa[27]~I .output_register_mode = "none";
defparam \dataa[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dataa[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dataa~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataa[28]));
// synopsys translate_off
defparam \dataa[28]~I .input_async_reset = "none";
defparam \dataa[28]~I .input_power_up = "low";
defparam \dataa[28]~I .input_register_mode = "none";
defparam \dataa[28]~I .input_sync_reset = "none";
defparam \dataa[28]~I .oe_async_reset = "none";
defparam \dataa[28]~I .oe_power_up = "low";
defparam \dataa[28]~I .oe_register_mode = "none";
defparam \dataa[28]~I .oe_sync_reset = "none";
defparam \dataa[28]~I .operation_mode = "input";
defparam \dataa[28]~I .output_async_reset = "none";
defparam \dataa[28]~I .output_power_up = "low";
defparam \dataa[28]~I .output_register_mode = "none";
defparam \dataa[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dataa[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dataa~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataa[29]));
// synopsys translate_off
defparam \dataa[29]~I .input_async_reset = "none";
defparam \dataa[29]~I .input_power_up = "low";
defparam \dataa[29]~I .input_register_mode = "none";
defparam \dataa[29]~I .input_sync_reset = "none";
defparam \dataa[29]~I .oe_async_reset = "none";
defparam \dataa[29]~I .oe_power_up = "low";
defparam \dataa[29]~I .oe_register_mode = "none";
defparam \dataa[29]~I .oe_sync_reset = "none";
defparam \dataa[29]~I .operation_mode = "input";
defparam \dataa[29]~I .output_async_reset = "none";
defparam \dataa[29]~I .output_power_up = "low";
defparam \dataa[29]~I .output_register_mode = "none";
defparam \dataa[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dataa[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dataa~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataa[30]));
// synopsys translate_off
defparam \dataa[30]~I .input_async_reset = "none";
defparam \dataa[30]~I .input_power_up = "low";
defparam \dataa[30]~I .input_register_mode = "none";
defparam \dataa[30]~I .input_sync_reset = "none";
defparam \dataa[30]~I .oe_async_reset = "none";
defparam \dataa[30]~I .oe_power_up = "low";
defparam \dataa[30]~I .oe_register_mode = "none";
defparam \dataa[30]~I .oe_sync_reset = "none";
defparam \dataa[30]~I .operation_mode = "input";
defparam \dataa[30]~I .output_async_reset = "none";
defparam \dataa[30]~I .output_power_up = "low";
defparam \dataa[30]~I .output_register_mode = "none";
defparam \dataa[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dataa[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dataa~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataa[31]));
// synopsys translate_off
defparam \dataa[31]~I .input_async_reset = "none";
defparam \dataa[31]~I .input_power_up = "low";
defparam \dataa[31]~I .input_register_mode = "none";
defparam \dataa[31]~I .input_sync_reset = "none";
defparam \dataa[31]~I .oe_async_reset = "none";
defparam \dataa[31]~I .oe_power_up = "low";
defparam \dataa[31]~I .oe_register_mode = "none";
defparam \dataa[31]~I .oe_sync_reset = "none";
defparam \dataa[31]~I .operation_mode = "input";
defparam \dataa[31]~I .output_async_reset = "none";
defparam \dataa[31]~I .output_power_up = "low";
defparam \dataa[31]~I .output_register_mode = "none";
defparam \dataa[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: DSPMULT_X56_Y3_N0
cycloneii_mac_mult \Mult0|auto_generated|mac_mult5 (
	.signa(\~GND~combout ),
	.signb(\~GND~combout ),
	.clk(\clk~clkctrl_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\datab~combout [17],\datab~combout [16],\datab~combout [15],\datab~combout [14],\datab~combout [13],\datab~combout [12],\datab~combout [11],\datab~combout [10],\datab~combout [9],\datab~combout [8],\datab~combout [7],\datab~combout [6],\datab~combout [5],\datab~combout [4],\datab~combout [3],\datab~combout [2],\datab~combout [1],
\datab~combout [0]}),
	.datab({\dataa~combout [31],\dataa~combout [30],\dataa~combout [29],\dataa~combout [28],\dataa~combout [27],\dataa~combout [26],\dataa~combout [25],\dataa~combout [24],\dataa~combout [23],\dataa~combout [22],\dataa~combout [21],\dataa~combout [20],\dataa~combout [19],\dataa~combout [18],gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult0|auto_generated|mac_mult5_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult0|auto_generated|mac_mult5 .dataa_clock = "0";
defparam \Mult0|auto_generated|mac_mult5 .dataa_width = 18;
defparam \Mult0|auto_generated|mac_mult5 .datab_clock = "0";
defparam \Mult0|auto_generated|mac_mult5 .datab_width = 18;
defparam \Mult0|auto_generated|mac_mult5 .signa_clock = "none";
defparam \Mult0|auto_generated|mac_mult5 .signb_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X57_Y3_N16
cycloneii_lcell_comb \Mult0|auto_generated|add9_result[0]~0 (
// Equation(s):
// \Mult0|auto_generated|add9_result[0]~0_combout  = (\Mult0|auto_generated|mac_out4~dataout  & (\Mult0|auto_generated|mac_out6~dataout  $ (VCC))) # (!\Mult0|auto_generated|mac_out4~dataout  & (\Mult0|auto_generated|mac_out6~dataout  & VCC))
// \Mult0|auto_generated|add9_result[0]~1  = CARRY((\Mult0|auto_generated|mac_out4~dataout  & \Mult0|auto_generated|mac_out6~dataout ))

	.dataa(\Mult0|auto_generated|mac_out4~dataout ),
	.datab(\Mult0|auto_generated|mac_out6~dataout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mult0|auto_generated|add9_result[0]~0_combout ),
	.cout(\Mult0|auto_generated|add9_result[0]~1 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add9_result[0]~0 .lut_mask = 16'h6688;
defparam \Mult0|auto_generated|add9_result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y3_N2
cycloneii_lcell_comb \dataoutl[18]~14 (
// Equation(s):
// \dataoutl[18]~14_combout  = (\Mult0|auto_generated|mac_out2~DATAOUT18  & (\Mult0|auto_generated|add9_result[0]~0_combout  $ (VCC))) # (!\Mult0|auto_generated|mac_out2~DATAOUT18  & (\Mult0|auto_generated|add9_result[0]~0_combout  & VCC))
// \dataoutl[18]~15  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT18  & \Mult0|auto_generated|add9_result[0]~0_combout ))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datab(\Mult0|auto_generated|add9_result[0]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\dataoutl[18]~14_combout ),
	.cout(\dataoutl[18]~15 ));
// synopsys translate_off
defparam \dataoutl[18]~14 .lut_mask = 16'h6688;
defparam \dataoutl[18]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y3_N3
cycloneii_lcell_ff \dataoutl[18]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dataoutl[18]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataoutl[18]~reg0_regout ));

// Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \datab[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\datab~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(datab[18]));
// synopsys translate_off
defparam \datab[18]~I .input_async_reset = "none";
defparam \datab[18]~I .input_power_up = "low";
defparam \datab[18]~I .input_register_mode = "none";
defparam \datab[18]~I .input_sync_reset = "none";
defparam \datab[18]~I .oe_async_reset = "none";
defparam \datab[18]~I .oe_power_up = "low";
defparam \datab[18]~I .oe_register_mode = "none";
defparam \datab[18]~I .oe_sync_reset = "none";
defparam \datab[18]~I .operation_mode = "input";
defparam \datab[18]~I .output_async_reset = "none";
defparam \datab[18]~I .output_power_up = "low";
defparam \datab[18]~I .output_register_mode = "none";
defparam \datab[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \datab[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\datab~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(datab[19]));
// synopsys translate_off
defparam \datab[19]~I .input_async_reset = "none";
defparam \datab[19]~I .input_power_up = "low";
defparam \datab[19]~I .input_register_mode = "none";
defparam \datab[19]~I .input_sync_reset = "none";
defparam \datab[19]~I .oe_async_reset = "none";
defparam \datab[19]~I .oe_power_up = "low";
defparam \datab[19]~I .oe_register_mode = "none";
defparam \datab[19]~I .oe_sync_reset = "none";
defparam \datab[19]~I .operation_mode = "input";
defparam \datab[19]~I .output_async_reset = "none";
defparam \datab[19]~I .output_power_up = "low";
defparam \datab[19]~I .output_register_mode = "none";
defparam \datab[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \datab[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\datab~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(datab[20]));
// synopsys translate_off
defparam \datab[20]~I .input_async_reset = "none";
defparam \datab[20]~I .input_power_up = "low";
defparam \datab[20]~I .input_register_mode = "none";
defparam \datab[20]~I .input_sync_reset = "none";
defparam \datab[20]~I .oe_async_reset = "none";
defparam \datab[20]~I .oe_power_up = "low";
defparam \datab[20]~I .oe_register_mode = "none";
defparam \datab[20]~I .oe_sync_reset = "none";
defparam \datab[20]~I .operation_mode = "input";
defparam \datab[20]~I .output_async_reset = "none";
defparam \datab[20]~I .output_power_up = "low";
defparam \datab[20]~I .output_register_mode = "none";
defparam \datab[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \datab[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\datab~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(datab[21]));
// synopsys translate_off
defparam \datab[21]~I .input_async_reset = "none";
defparam \datab[21]~I .input_power_up = "low";
defparam \datab[21]~I .input_register_mode = "none";
defparam \datab[21]~I .input_sync_reset = "none";
defparam \datab[21]~I .oe_async_reset = "none";
defparam \datab[21]~I .oe_power_up = "low";
defparam \datab[21]~I .oe_register_mode = "none";
defparam \datab[21]~I .oe_sync_reset = "none";
defparam \datab[21]~I .operation_mode = "input";
defparam \datab[21]~I .output_async_reset = "none";
defparam \datab[21]~I .output_power_up = "low";
defparam \datab[21]~I .output_register_mode = "none";
defparam \datab[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \datab[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\datab~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(datab[22]));
// synopsys translate_off
defparam \datab[22]~I .input_async_reset = "none";
defparam \datab[22]~I .input_power_up = "low";
defparam \datab[22]~I .input_register_mode = "none";
defparam \datab[22]~I .input_sync_reset = "none";
defparam \datab[22]~I .oe_async_reset = "none";
defparam \datab[22]~I .oe_power_up = "low";
defparam \datab[22]~I .oe_register_mode = "none";
defparam \datab[22]~I .oe_sync_reset = "none";
defparam \datab[22]~I .operation_mode = "input";
defparam \datab[22]~I .output_async_reset = "none";
defparam \datab[22]~I .output_power_up = "low";
defparam \datab[22]~I .output_register_mode = "none";
defparam \datab[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \datab[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\datab~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(datab[23]));
// synopsys translate_off
defparam \datab[23]~I .input_async_reset = "none";
defparam \datab[23]~I .input_power_up = "low";
defparam \datab[23]~I .input_register_mode = "none";
defparam \datab[23]~I .input_sync_reset = "none";
defparam \datab[23]~I .oe_async_reset = "none";
defparam \datab[23]~I .oe_power_up = "low";
defparam \datab[23]~I .oe_register_mode = "none";
defparam \datab[23]~I .oe_sync_reset = "none";
defparam \datab[23]~I .operation_mode = "input";
defparam \datab[23]~I .output_async_reset = "none";
defparam \datab[23]~I .output_power_up = "low";
defparam \datab[23]~I .output_register_mode = "none";
defparam \datab[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \datab[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\datab~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(datab[24]));
// synopsys translate_off
defparam \datab[24]~I .input_async_reset = "none";
defparam \datab[24]~I .input_power_up = "low";
defparam \datab[24]~I .input_register_mode = "none";
defparam \datab[24]~I .input_sync_reset = "none";
defparam \datab[24]~I .oe_async_reset = "none";
defparam \datab[24]~I .oe_power_up = "low";
defparam \datab[24]~I .oe_register_mode = "none";
defparam \datab[24]~I .oe_sync_reset = "none";
defparam \datab[24]~I .operation_mode = "input";
defparam \datab[24]~I .output_async_reset = "none";
defparam \datab[24]~I .output_power_up = "low";
defparam \datab[24]~I .output_register_mode = "none";
defparam \datab[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \datab[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\datab~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(datab[25]));
// synopsys translate_off
defparam \datab[25]~I .input_async_reset = "none";
defparam \datab[25]~I .input_power_up = "low";
defparam \datab[25]~I .input_register_mode = "none";
defparam \datab[25]~I .input_sync_reset = "none";
defparam \datab[25]~I .oe_async_reset = "none";
defparam \datab[25]~I .oe_power_up = "low";
defparam \datab[25]~I .oe_register_mode = "none";
defparam \datab[25]~I .oe_sync_reset = "none";
defparam \datab[25]~I .operation_mode = "input";
defparam \datab[25]~I .output_async_reset = "none";
defparam \datab[25]~I .output_power_up = "low";
defparam \datab[25]~I .output_register_mode = "none";
defparam \datab[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \datab[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\datab~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(datab[26]));
// synopsys translate_off
defparam \datab[26]~I .input_async_reset = "none";
defparam \datab[26]~I .input_power_up = "low";
defparam \datab[26]~I .input_register_mode = "none";
defparam \datab[26]~I .input_sync_reset = "none";
defparam \datab[26]~I .oe_async_reset = "none";
defparam \datab[26]~I .oe_power_up = "low";
defparam \datab[26]~I .oe_register_mode = "none";
defparam \datab[26]~I .oe_sync_reset = "none";
defparam \datab[26]~I .operation_mode = "input";
defparam \datab[26]~I .output_async_reset = "none";
defparam \datab[26]~I .output_power_up = "low";
defparam \datab[26]~I .output_register_mode = "none";
defparam \datab[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \datab[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\datab~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(datab[27]));
// synopsys translate_off
defparam \datab[27]~I .input_async_reset = "none";
defparam \datab[27]~I .input_power_up = "low";
defparam \datab[27]~I .input_register_mode = "none";
defparam \datab[27]~I .input_sync_reset = "none";
defparam \datab[27]~I .oe_async_reset = "none";
defparam \datab[27]~I .oe_power_up = "low";
defparam \datab[27]~I .oe_register_mode = "none";
defparam \datab[27]~I .oe_sync_reset = "none";
defparam \datab[27]~I .operation_mode = "input";
defparam \datab[27]~I .output_async_reset = "none";
defparam \datab[27]~I .output_power_up = "low";
defparam \datab[27]~I .output_register_mode = "none";
defparam \datab[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \datab[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\datab~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(datab[28]));
// synopsys translate_off
defparam \datab[28]~I .input_async_reset = "none";
defparam \datab[28]~I .input_power_up = "low";
defparam \datab[28]~I .input_register_mode = "none";
defparam \datab[28]~I .input_sync_reset = "none";
defparam \datab[28]~I .oe_async_reset = "none";
defparam \datab[28]~I .oe_power_up = "low";
defparam \datab[28]~I .oe_register_mode = "none";
defparam \datab[28]~I .oe_sync_reset = "none";
defparam \datab[28]~I .operation_mode = "input";
defparam \datab[28]~I .output_async_reset = "none";
defparam \datab[28]~I .output_power_up = "low";
defparam \datab[28]~I .output_register_mode = "none";
defparam \datab[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \datab[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\datab~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(datab[29]));
// synopsys translate_off
defparam \datab[29]~I .input_async_reset = "none";
defparam \datab[29]~I .input_power_up = "low";
defparam \datab[29]~I .input_register_mode = "none";
defparam \datab[29]~I .input_sync_reset = "none";
defparam \datab[29]~I .oe_async_reset = "none";
defparam \datab[29]~I .oe_power_up = "low";
defparam \datab[29]~I .oe_register_mode = "none";
defparam \datab[29]~I .oe_sync_reset = "none";
defparam \datab[29]~I .operation_mode = "input";
defparam \datab[29]~I .output_async_reset = "none";
defparam \datab[29]~I .output_power_up = "low";
defparam \datab[29]~I .output_register_mode = "none";
defparam \datab[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \datab[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\datab~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(datab[30]));
// synopsys translate_off
defparam \datab[30]~I .input_async_reset = "none";
defparam \datab[30]~I .input_power_up = "low";
defparam \datab[30]~I .input_register_mode = "none";
defparam \datab[30]~I .input_sync_reset = "none";
defparam \datab[30]~I .oe_async_reset = "none";
defparam \datab[30]~I .oe_power_up = "low";
defparam \datab[30]~I .oe_register_mode = "none";
defparam \datab[30]~I .oe_sync_reset = "none";
defparam \datab[30]~I .operation_mode = "input";
defparam \datab[30]~I .output_async_reset = "none";
defparam \datab[30]~I .output_power_up = "low";
defparam \datab[30]~I .output_register_mode = "none";
defparam \datab[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \datab[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\datab~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(datab[31]));
// synopsys translate_off
defparam \datab[31]~I .input_async_reset = "none";
defparam \datab[31]~I .input_power_up = "low";
defparam \datab[31]~I .input_register_mode = "none";
defparam \datab[31]~I .input_sync_reset = "none";
defparam \datab[31]~I .oe_async_reset = "none";
defparam \datab[31]~I .oe_power_up = "low";
defparam \datab[31]~I .oe_register_mode = "none";
defparam \datab[31]~I .oe_sync_reset = "none";
defparam \datab[31]~I .operation_mode = "input";
defparam \datab[31]~I .output_async_reset = "none";
defparam \datab[31]~I .output_power_up = "low";
defparam \datab[31]~I .output_register_mode = "none";
defparam \datab[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: DSPMULT_X56_Y2_N0
cycloneii_mac_mult \Mult0|auto_generated|mac_mult3 (
	.signa(\~GND~combout ),
	.signb(\~GND~combout ),
	.clk(\clk~clkctrl_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\dataa~combout [17],\dataa~combout [16],\dataa~combout [15],\dataa~combout [14],\dataa~combout [13],\dataa~combout [12],\dataa~combout [11],\dataa~combout [10],\dataa~combout [9],\dataa~combout [8],\dataa~combout [7],\dataa~combout [6],\dataa~combout [5],\dataa~combout [4],\dataa~combout [3],\dataa~combout [2],\dataa~combout [1],
\dataa~combout [0]}),
	.datab({\datab~combout [31],\datab~combout [30],\datab~combout [29],\datab~combout [28],\datab~combout [27],\datab~combout [26],\datab~combout [25],\datab~combout [24],\datab~combout [23],\datab~combout [22],\datab~combout [21],\datab~combout [20],\datab~combout [19],\datab~combout [18],gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult0|auto_generated|mac_mult3_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult0|auto_generated|mac_mult3 .dataa_clock = "0";
defparam \Mult0|auto_generated|mac_mult3 .dataa_width = 18;
defparam \Mult0|auto_generated|mac_mult3 .datab_clock = "0";
defparam \Mult0|auto_generated|mac_mult3 .datab_width = 18;
defparam \Mult0|auto_generated|mac_mult3 .signa_clock = "none";
defparam \Mult0|auto_generated|mac_mult3 .signb_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X57_Y3_N18
cycloneii_lcell_comb \Mult0|auto_generated|add9_result[1]~2 (
// Equation(s):
// \Mult0|auto_generated|add9_result[1]~2_combout  = (\Mult0|auto_generated|mac_out6~DATAOUT1  & ((\Mult0|auto_generated|mac_out4~DATAOUT1  & (\Mult0|auto_generated|add9_result[0]~1  & VCC)) # (!\Mult0|auto_generated|mac_out4~DATAOUT1  & 
// (!\Mult0|auto_generated|add9_result[0]~1 )))) # (!\Mult0|auto_generated|mac_out6~DATAOUT1  & ((\Mult0|auto_generated|mac_out4~DATAOUT1  & (!\Mult0|auto_generated|add9_result[0]~1 )) # (!\Mult0|auto_generated|mac_out4~DATAOUT1  & 
// ((\Mult0|auto_generated|add9_result[0]~1 ) # (GND)))))
// \Mult0|auto_generated|add9_result[1]~3  = CARRY((\Mult0|auto_generated|mac_out6~DATAOUT1  & (!\Mult0|auto_generated|mac_out4~DATAOUT1  & !\Mult0|auto_generated|add9_result[0]~1 )) # (!\Mult0|auto_generated|mac_out6~DATAOUT1  & 
// ((!\Mult0|auto_generated|add9_result[0]~1 ) # (!\Mult0|auto_generated|mac_out4~DATAOUT1 ))))

	.dataa(\Mult0|auto_generated|mac_out6~DATAOUT1 ),
	.datab(\Mult0|auto_generated|mac_out4~DATAOUT1 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add9_result[0]~1 ),
	.combout(\Mult0|auto_generated|add9_result[1]~2_combout ),
	.cout(\Mult0|auto_generated|add9_result[1]~3 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add9_result[1]~2 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add9_result[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y3_N4
cycloneii_lcell_comb \dataoutl[19]~16 (
// Equation(s):
// \dataoutl[19]~16_combout  = (\Mult0|auto_generated|mac_out2~DATAOUT19  & ((\Mult0|auto_generated|add9_result[1]~2_combout  & (\dataoutl[18]~15  & VCC)) # (!\Mult0|auto_generated|add9_result[1]~2_combout  & (!\dataoutl[18]~15 )))) # 
// (!\Mult0|auto_generated|mac_out2~DATAOUT19  & ((\Mult0|auto_generated|add9_result[1]~2_combout  & (!\dataoutl[18]~15 )) # (!\Mult0|auto_generated|add9_result[1]~2_combout  & ((\dataoutl[18]~15 ) # (GND)))))
// \dataoutl[19]~17  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT19  & (!\Mult0|auto_generated|add9_result[1]~2_combout  & !\dataoutl[18]~15 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT19  & ((!\dataoutl[18]~15 ) # 
// (!\Mult0|auto_generated|add9_result[1]~2_combout ))))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.datab(\Mult0|auto_generated|add9_result[1]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\dataoutl[18]~15 ),
	.combout(\dataoutl[19]~16_combout ),
	.cout(\dataoutl[19]~17 ));
// synopsys translate_off
defparam \dataoutl[19]~16 .lut_mask = 16'h9617;
defparam \dataoutl[19]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X58_Y3_N5
cycloneii_lcell_ff \dataoutl[19]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dataoutl[19]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataoutl[19]~reg0_regout ));

// Location: LCCOMB_X58_Y3_N6
cycloneii_lcell_comb \dataoutl[20]~18 (
// Equation(s):
// \dataoutl[20]~18_combout  = ((\Mult0|auto_generated|add9_result[2]~4_combout  $ (\Mult0|auto_generated|mac_out2~DATAOUT20  $ (!\dataoutl[19]~17 )))) # (GND)
// \dataoutl[20]~19  = CARRY((\Mult0|auto_generated|add9_result[2]~4_combout  & ((\Mult0|auto_generated|mac_out2~DATAOUT20 ) # (!\dataoutl[19]~17 ))) # (!\Mult0|auto_generated|add9_result[2]~4_combout  & (\Mult0|auto_generated|mac_out2~DATAOUT20  & 
// !\dataoutl[19]~17 )))

	.dataa(\Mult0|auto_generated|add9_result[2]~4_combout ),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT20 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\dataoutl[19]~17 ),
	.combout(\dataoutl[20]~18_combout ),
	.cout(\dataoutl[20]~19 ));
// synopsys translate_off
defparam \dataoutl[20]~18 .lut_mask = 16'h698E;
defparam \dataoutl[20]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X58_Y3_N7
cycloneii_lcell_ff \dataoutl[20]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dataoutl[20]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataoutl[20]~reg0_regout ));

// Location: LCCOMB_X57_Y3_N22
cycloneii_lcell_comb \Mult0|auto_generated|add9_result[3]~6 (
// Equation(s):
// \Mult0|auto_generated|add9_result[3]~6_combout  = (\Mult0|auto_generated|mac_out6~DATAOUT3  & ((\Mult0|auto_generated|mac_out4~DATAOUT3  & (\Mult0|auto_generated|add9_result[2]~5  & VCC)) # (!\Mult0|auto_generated|mac_out4~DATAOUT3  & 
// (!\Mult0|auto_generated|add9_result[2]~5 )))) # (!\Mult0|auto_generated|mac_out6~DATAOUT3  & ((\Mult0|auto_generated|mac_out4~DATAOUT3  & (!\Mult0|auto_generated|add9_result[2]~5 )) # (!\Mult0|auto_generated|mac_out4~DATAOUT3  & 
// ((\Mult0|auto_generated|add9_result[2]~5 ) # (GND)))))
// \Mult0|auto_generated|add9_result[3]~7  = CARRY((\Mult0|auto_generated|mac_out6~DATAOUT3  & (!\Mult0|auto_generated|mac_out4~DATAOUT3  & !\Mult0|auto_generated|add9_result[2]~5 )) # (!\Mult0|auto_generated|mac_out6~DATAOUT3  & 
// ((!\Mult0|auto_generated|add9_result[2]~5 ) # (!\Mult0|auto_generated|mac_out4~DATAOUT3 ))))

	.dataa(\Mult0|auto_generated|mac_out6~DATAOUT3 ),
	.datab(\Mult0|auto_generated|mac_out4~DATAOUT3 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add9_result[2]~5 ),
	.combout(\Mult0|auto_generated|add9_result[3]~6_combout ),
	.cout(\Mult0|auto_generated|add9_result[3]~7 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add9_result[3]~6 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add9_result[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y3_N8
cycloneii_lcell_comb \dataoutl[21]~20 (
// Equation(s):
// \dataoutl[21]~20_combout  = (\Mult0|auto_generated|mac_out2~DATAOUT21  & ((\Mult0|auto_generated|add9_result[3]~6_combout  & (\dataoutl[20]~19  & VCC)) # (!\Mult0|auto_generated|add9_result[3]~6_combout  & (!\dataoutl[20]~19 )))) # 
// (!\Mult0|auto_generated|mac_out2~DATAOUT21  & ((\Mult0|auto_generated|add9_result[3]~6_combout  & (!\dataoutl[20]~19 )) # (!\Mult0|auto_generated|add9_result[3]~6_combout  & ((\dataoutl[20]~19 ) # (GND)))))
// \dataoutl[21]~21  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT21  & (!\Mult0|auto_generated|add9_result[3]~6_combout  & !\dataoutl[20]~19 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT21  & ((!\dataoutl[20]~19 ) # 
// (!\Mult0|auto_generated|add9_result[3]~6_combout ))))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datab(\Mult0|auto_generated|add9_result[3]~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\dataoutl[20]~19 ),
	.combout(\dataoutl[21]~20_combout ),
	.cout(\dataoutl[21]~21 ));
// synopsys translate_off
defparam \dataoutl[21]~20 .lut_mask = 16'h9617;
defparam \dataoutl[21]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X58_Y3_N9
cycloneii_lcell_ff \dataoutl[21]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dataoutl[21]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataoutl[21]~reg0_regout ));

// Location: LCCOMB_X57_Y3_N24
cycloneii_lcell_comb \Mult0|auto_generated|add9_result[4]~8 (
// Equation(s):
// \Mult0|auto_generated|add9_result[4]~8_combout  = ((\Mult0|auto_generated|mac_out4~DATAOUT4  $ (\Mult0|auto_generated|mac_out6~DATAOUT4  $ (!\Mult0|auto_generated|add9_result[3]~7 )))) # (GND)
// \Mult0|auto_generated|add9_result[4]~9  = CARRY((\Mult0|auto_generated|mac_out4~DATAOUT4  & ((\Mult0|auto_generated|mac_out6~DATAOUT4 ) # (!\Mult0|auto_generated|add9_result[3]~7 ))) # (!\Mult0|auto_generated|mac_out4~DATAOUT4  & 
// (\Mult0|auto_generated|mac_out6~DATAOUT4  & !\Mult0|auto_generated|add9_result[3]~7 )))

	.dataa(\Mult0|auto_generated|mac_out4~DATAOUT4 ),
	.datab(\Mult0|auto_generated|mac_out6~DATAOUT4 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add9_result[3]~7 ),
	.combout(\Mult0|auto_generated|add9_result[4]~8_combout ),
	.cout(\Mult0|auto_generated|add9_result[4]~9 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add9_result[4]~8 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add9_result[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y3_N10
cycloneii_lcell_comb \dataoutl[22]~22 (
// Equation(s):
// \dataoutl[22]~22_combout  = ((\Mult0|auto_generated|mac_out2~DATAOUT22  $ (\Mult0|auto_generated|add9_result[4]~8_combout  $ (!\dataoutl[21]~21 )))) # (GND)
// \dataoutl[22]~23  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT22  & ((\Mult0|auto_generated|add9_result[4]~8_combout ) # (!\dataoutl[21]~21 ))) # (!\Mult0|auto_generated|mac_out2~DATAOUT22  & (\Mult0|auto_generated|add9_result[4]~8_combout  & 
// !\dataoutl[21]~21 )))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT22 ),
	.datab(\Mult0|auto_generated|add9_result[4]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\dataoutl[21]~21 ),
	.combout(\dataoutl[22]~22_combout ),
	.cout(\dataoutl[22]~23 ));
// synopsys translate_off
defparam \dataoutl[22]~22 .lut_mask = 16'h698E;
defparam \dataoutl[22]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X58_Y3_N11
cycloneii_lcell_ff \dataoutl[22]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dataoutl[22]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataoutl[22]~reg0_regout ));

// Location: LCCOMB_X57_Y3_N26
cycloneii_lcell_comb \Mult0|auto_generated|add9_result[5]~10 (
// Equation(s):
// \Mult0|auto_generated|add9_result[5]~10_combout  = (\Mult0|auto_generated|mac_out4~DATAOUT5  & ((\Mult0|auto_generated|mac_out6~DATAOUT5  & (\Mult0|auto_generated|add9_result[4]~9  & VCC)) # (!\Mult0|auto_generated|mac_out6~DATAOUT5  & 
// (!\Mult0|auto_generated|add9_result[4]~9 )))) # (!\Mult0|auto_generated|mac_out4~DATAOUT5  & ((\Mult0|auto_generated|mac_out6~DATAOUT5  & (!\Mult0|auto_generated|add9_result[4]~9 )) # (!\Mult0|auto_generated|mac_out6~DATAOUT5  & 
// ((\Mult0|auto_generated|add9_result[4]~9 ) # (GND)))))
// \Mult0|auto_generated|add9_result[5]~11  = CARRY((\Mult0|auto_generated|mac_out4~DATAOUT5  & (!\Mult0|auto_generated|mac_out6~DATAOUT5  & !\Mult0|auto_generated|add9_result[4]~9 )) # (!\Mult0|auto_generated|mac_out4~DATAOUT5  & 
// ((!\Mult0|auto_generated|add9_result[4]~9 ) # (!\Mult0|auto_generated|mac_out6~DATAOUT5 ))))

	.dataa(\Mult0|auto_generated|mac_out4~DATAOUT5 ),
	.datab(\Mult0|auto_generated|mac_out6~DATAOUT5 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add9_result[4]~9 ),
	.combout(\Mult0|auto_generated|add9_result[5]~10_combout ),
	.cout(\Mult0|auto_generated|add9_result[5]~11 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add9_result[5]~10 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add9_result[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y3_N12
cycloneii_lcell_comb \dataoutl[23]~24 (
// Equation(s):
// \dataoutl[23]~24_combout  = (\Mult0|auto_generated|mac_out2~DATAOUT23  & ((\Mult0|auto_generated|add9_result[5]~10_combout  & (\dataoutl[22]~23  & VCC)) # (!\Mult0|auto_generated|add9_result[5]~10_combout  & (!\dataoutl[22]~23 )))) # 
// (!\Mult0|auto_generated|mac_out2~DATAOUT23  & ((\Mult0|auto_generated|add9_result[5]~10_combout  & (!\dataoutl[22]~23 )) # (!\Mult0|auto_generated|add9_result[5]~10_combout  & ((\dataoutl[22]~23 ) # (GND)))))
// \dataoutl[23]~25  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT23  & (!\Mult0|auto_generated|add9_result[5]~10_combout  & !\dataoutl[22]~23 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT23  & ((!\dataoutl[22]~23 ) # 
// (!\Mult0|auto_generated|add9_result[5]~10_combout ))))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT23 ),
	.datab(\Mult0|auto_generated|add9_result[5]~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\dataoutl[22]~23 ),
	.combout(\dataoutl[23]~24_combout ),
	.cout(\dataoutl[23]~25 ));
// synopsys translate_off
defparam \dataoutl[23]~24 .lut_mask = 16'h9617;
defparam \dataoutl[23]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X58_Y3_N13
cycloneii_lcell_ff \dataoutl[23]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dataoutl[23]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataoutl[23]~reg0_regout ));

// Location: LCCOMB_X58_Y3_N14
cycloneii_lcell_comb \dataoutl[24]~26 (
// Equation(s):
// \dataoutl[24]~26_combout  = ((\Mult0|auto_generated|add9_result[6]~12_combout  $ (\Mult0|auto_generated|mac_out2~DATAOUT24  $ (!\dataoutl[23]~25 )))) # (GND)
// \dataoutl[24]~27  = CARRY((\Mult0|auto_generated|add9_result[6]~12_combout  & ((\Mult0|auto_generated|mac_out2~DATAOUT24 ) # (!\dataoutl[23]~25 ))) # (!\Mult0|auto_generated|add9_result[6]~12_combout  & (\Mult0|auto_generated|mac_out2~DATAOUT24  & 
// !\dataoutl[23]~25 )))

	.dataa(\Mult0|auto_generated|add9_result[6]~12_combout ),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT24 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\dataoutl[23]~25 ),
	.combout(\dataoutl[24]~26_combout ),
	.cout(\dataoutl[24]~27 ));
// synopsys translate_off
defparam \dataoutl[24]~26 .lut_mask = 16'h698E;
defparam \dataoutl[24]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X58_Y3_N15
cycloneii_lcell_ff \dataoutl[24]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dataoutl[24]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataoutl[24]~reg0_regout ));

// Location: LCCOMB_X58_Y3_N16
cycloneii_lcell_comb \dataoutl[25]~28 (
// Equation(s):
// \dataoutl[25]~28_combout  = (\Mult0|auto_generated|add9_result[7]~14_combout  & ((\Mult0|auto_generated|mac_out2~DATAOUT25  & (\dataoutl[24]~27  & VCC)) # (!\Mult0|auto_generated|mac_out2~DATAOUT25  & (!\dataoutl[24]~27 )))) # 
// (!\Mult0|auto_generated|add9_result[7]~14_combout  & ((\Mult0|auto_generated|mac_out2~DATAOUT25  & (!\dataoutl[24]~27 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT25  & ((\dataoutl[24]~27 ) # (GND)))))
// \dataoutl[25]~29  = CARRY((\Mult0|auto_generated|add9_result[7]~14_combout  & (!\Mult0|auto_generated|mac_out2~DATAOUT25  & !\dataoutl[24]~27 )) # (!\Mult0|auto_generated|add9_result[7]~14_combout  & ((!\dataoutl[24]~27 ) # 
// (!\Mult0|auto_generated|mac_out2~DATAOUT25 ))))

	.dataa(\Mult0|auto_generated|add9_result[7]~14_combout ),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT25 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\dataoutl[24]~27 ),
	.combout(\dataoutl[25]~28_combout ),
	.cout(\dataoutl[25]~29 ));
// synopsys translate_off
defparam \dataoutl[25]~28 .lut_mask = 16'h9617;
defparam \dataoutl[25]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X58_Y3_N17
cycloneii_lcell_ff \dataoutl[25]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dataoutl[25]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataoutl[25]~reg0_regout ));

// Location: LCCOMB_X57_Y2_N0
cycloneii_lcell_comb \Mult0|auto_generated|add9_result[8]~16 (
// Equation(s):
// \Mult0|auto_generated|add9_result[8]~16_combout  = ((\Mult0|auto_generated|mac_out4~DATAOUT8  $ (\Mult0|auto_generated|mac_out6~DATAOUT8  $ (!\Mult0|auto_generated|add9_result[7]~15 )))) # (GND)
// \Mult0|auto_generated|add9_result[8]~17  = CARRY((\Mult0|auto_generated|mac_out4~DATAOUT8  & ((\Mult0|auto_generated|mac_out6~DATAOUT8 ) # (!\Mult0|auto_generated|add9_result[7]~15 ))) # (!\Mult0|auto_generated|mac_out4~DATAOUT8  & 
// (\Mult0|auto_generated|mac_out6~DATAOUT8  & !\Mult0|auto_generated|add9_result[7]~15 )))

	.dataa(\Mult0|auto_generated|mac_out4~DATAOUT8 ),
	.datab(\Mult0|auto_generated|mac_out6~DATAOUT8 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add9_result[7]~15 ),
	.combout(\Mult0|auto_generated|add9_result[8]~16_combout ),
	.cout(\Mult0|auto_generated|add9_result[8]~17 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add9_result[8]~16 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add9_result[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y3_N18
cycloneii_lcell_comb \dataoutl[26]~30 (
// Equation(s):
// \dataoutl[26]~30_combout  = ((\Mult0|auto_generated|mac_out2~DATAOUT26  $ (\Mult0|auto_generated|add9_result[8]~16_combout  $ (!\dataoutl[25]~29 )))) # (GND)
// \dataoutl[26]~31  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT26  & ((\Mult0|auto_generated|add9_result[8]~16_combout ) # (!\dataoutl[25]~29 ))) # (!\Mult0|auto_generated|mac_out2~DATAOUT26  & (\Mult0|auto_generated|add9_result[8]~16_combout  & 
// !\dataoutl[25]~29 )))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT26 ),
	.datab(\Mult0|auto_generated|add9_result[8]~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\dataoutl[25]~29 ),
	.combout(\dataoutl[26]~30_combout ),
	.cout(\dataoutl[26]~31 ));
// synopsys translate_off
defparam \dataoutl[26]~30 .lut_mask = 16'h698E;
defparam \dataoutl[26]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X58_Y3_N19
cycloneii_lcell_ff \dataoutl[26]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dataoutl[26]~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataoutl[26]~reg0_regout ));

// Location: LCCOMB_X57_Y2_N2
cycloneii_lcell_comb \Mult0|auto_generated|add9_result[9]~18 (
// Equation(s):
// \Mult0|auto_generated|add9_result[9]~18_combout  = (\Mult0|auto_generated|mac_out6~DATAOUT9  & ((\Mult0|auto_generated|mac_out4~DATAOUT9  & (\Mult0|auto_generated|add9_result[8]~17  & VCC)) # (!\Mult0|auto_generated|mac_out4~DATAOUT9  & 
// (!\Mult0|auto_generated|add9_result[8]~17 )))) # (!\Mult0|auto_generated|mac_out6~DATAOUT9  & ((\Mult0|auto_generated|mac_out4~DATAOUT9  & (!\Mult0|auto_generated|add9_result[8]~17 )) # (!\Mult0|auto_generated|mac_out4~DATAOUT9  & 
// ((\Mult0|auto_generated|add9_result[8]~17 ) # (GND)))))
// \Mult0|auto_generated|add9_result[9]~19  = CARRY((\Mult0|auto_generated|mac_out6~DATAOUT9  & (!\Mult0|auto_generated|mac_out4~DATAOUT9  & !\Mult0|auto_generated|add9_result[8]~17 )) # (!\Mult0|auto_generated|mac_out6~DATAOUT9  & 
// ((!\Mult0|auto_generated|add9_result[8]~17 ) # (!\Mult0|auto_generated|mac_out4~DATAOUT9 ))))

	.dataa(\Mult0|auto_generated|mac_out6~DATAOUT9 ),
	.datab(\Mult0|auto_generated|mac_out4~DATAOUT9 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add9_result[8]~17 ),
	.combout(\Mult0|auto_generated|add9_result[9]~18_combout ),
	.cout(\Mult0|auto_generated|add9_result[9]~19 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add9_result[9]~18 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add9_result[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y3_N20
cycloneii_lcell_comb \dataoutl[27]~32 (
// Equation(s):
// \dataoutl[27]~32_combout  = (\Mult0|auto_generated|mac_out2~DATAOUT27  & ((\Mult0|auto_generated|add9_result[9]~18_combout  & (\dataoutl[26]~31  & VCC)) # (!\Mult0|auto_generated|add9_result[9]~18_combout  & (!\dataoutl[26]~31 )))) # 
// (!\Mult0|auto_generated|mac_out2~DATAOUT27  & ((\Mult0|auto_generated|add9_result[9]~18_combout  & (!\dataoutl[26]~31 )) # (!\Mult0|auto_generated|add9_result[9]~18_combout  & ((\dataoutl[26]~31 ) # (GND)))))
// \dataoutl[27]~33  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT27  & (!\Mult0|auto_generated|add9_result[9]~18_combout  & !\dataoutl[26]~31 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT27  & ((!\dataoutl[26]~31 ) # 
// (!\Mult0|auto_generated|add9_result[9]~18_combout ))))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT27 ),
	.datab(\Mult0|auto_generated|add9_result[9]~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\dataoutl[26]~31 ),
	.combout(\dataoutl[27]~32_combout ),
	.cout(\dataoutl[27]~33 ));
// synopsys translate_off
defparam \dataoutl[27]~32 .lut_mask = 16'h9617;
defparam \dataoutl[27]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X58_Y3_N21
cycloneii_lcell_ff \dataoutl[27]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dataoutl[27]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataoutl[27]~reg0_regout ));

// Location: LCCOMB_X57_Y2_N4
cycloneii_lcell_comb \Mult0|auto_generated|add9_result[10]~20 (
// Equation(s):
// \Mult0|auto_generated|add9_result[10]~20_combout  = ((\Mult0|auto_generated|mac_out4~DATAOUT10  $ (\Mult0|auto_generated|mac_out6~DATAOUT10  $ (!\Mult0|auto_generated|add9_result[9]~19 )))) # (GND)
// \Mult0|auto_generated|add9_result[10]~21  = CARRY((\Mult0|auto_generated|mac_out4~DATAOUT10  & ((\Mult0|auto_generated|mac_out6~DATAOUT10 ) # (!\Mult0|auto_generated|add9_result[9]~19 ))) # (!\Mult0|auto_generated|mac_out4~DATAOUT10  & 
// (\Mult0|auto_generated|mac_out6~DATAOUT10  & !\Mult0|auto_generated|add9_result[9]~19 )))

	.dataa(\Mult0|auto_generated|mac_out4~DATAOUT10 ),
	.datab(\Mult0|auto_generated|mac_out6~DATAOUT10 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add9_result[9]~19 ),
	.combout(\Mult0|auto_generated|add9_result[10]~20_combout ),
	.cout(\Mult0|auto_generated|add9_result[10]~21 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add9_result[10]~20 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add9_result[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y3_N22
cycloneii_lcell_comb \dataoutl[28]~34 (
// Equation(s):
// \dataoutl[28]~34_combout  = ((\Mult0|auto_generated|mac_out2~DATAOUT28  $ (\Mult0|auto_generated|add9_result[10]~20_combout  $ (!\dataoutl[27]~33 )))) # (GND)
// \dataoutl[28]~35  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT28  & ((\Mult0|auto_generated|add9_result[10]~20_combout ) # (!\dataoutl[27]~33 ))) # (!\Mult0|auto_generated|mac_out2~DATAOUT28  & (\Mult0|auto_generated|add9_result[10]~20_combout  & 
// !\dataoutl[27]~33 )))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT28 ),
	.datab(\Mult0|auto_generated|add9_result[10]~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\dataoutl[27]~33 ),
	.combout(\dataoutl[28]~34_combout ),
	.cout(\dataoutl[28]~35 ));
// synopsys translate_off
defparam \dataoutl[28]~34 .lut_mask = 16'h698E;
defparam \dataoutl[28]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X58_Y3_N23
cycloneii_lcell_ff \dataoutl[28]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dataoutl[28]~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataoutl[28]~reg0_regout ));

// Location: LCCOMB_X58_Y3_N24
cycloneii_lcell_comb \dataoutl[29]~36 (
// Equation(s):
// \dataoutl[29]~36_combout  = (\Mult0|auto_generated|add9_result[11]~22_combout  & ((\Mult0|auto_generated|mac_out2~DATAOUT29  & (\dataoutl[28]~35  & VCC)) # (!\Mult0|auto_generated|mac_out2~DATAOUT29  & (!\dataoutl[28]~35 )))) # 
// (!\Mult0|auto_generated|add9_result[11]~22_combout  & ((\Mult0|auto_generated|mac_out2~DATAOUT29  & (!\dataoutl[28]~35 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT29  & ((\dataoutl[28]~35 ) # (GND)))))
// \dataoutl[29]~37  = CARRY((\Mult0|auto_generated|add9_result[11]~22_combout  & (!\Mult0|auto_generated|mac_out2~DATAOUT29  & !\dataoutl[28]~35 )) # (!\Mult0|auto_generated|add9_result[11]~22_combout  & ((!\dataoutl[28]~35 ) # 
// (!\Mult0|auto_generated|mac_out2~DATAOUT29 ))))

	.dataa(\Mult0|auto_generated|add9_result[11]~22_combout ),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT29 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\dataoutl[28]~35 ),
	.combout(\dataoutl[29]~36_combout ),
	.cout(\dataoutl[29]~37 ));
// synopsys translate_off
defparam \dataoutl[29]~36 .lut_mask = 16'h9617;
defparam \dataoutl[29]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X58_Y3_N25
cycloneii_lcell_ff \dataoutl[29]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dataoutl[29]~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataoutl[29]~reg0_regout ));

// Location: LCCOMB_X58_Y3_N26
cycloneii_lcell_comb \dataoutl[30]~38 (
// Equation(s):
// \dataoutl[30]~38_combout  = ((\Mult0|auto_generated|add9_result[12]~24_combout  $ (\Mult0|auto_generated|mac_out2~DATAOUT30  $ (!\dataoutl[29]~37 )))) # (GND)
// \dataoutl[30]~39  = CARRY((\Mult0|auto_generated|add9_result[12]~24_combout  & ((\Mult0|auto_generated|mac_out2~DATAOUT30 ) # (!\dataoutl[29]~37 ))) # (!\Mult0|auto_generated|add9_result[12]~24_combout  & (\Mult0|auto_generated|mac_out2~DATAOUT30  & 
// !\dataoutl[29]~37 )))

	.dataa(\Mult0|auto_generated|add9_result[12]~24_combout ),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT30 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\dataoutl[29]~37 ),
	.combout(\dataoutl[30]~38_combout ),
	.cout(\dataoutl[30]~39 ));
// synopsys translate_off
defparam \dataoutl[30]~38 .lut_mask = 16'h698E;
defparam \dataoutl[30]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X58_Y3_N27
cycloneii_lcell_ff \dataoutl[30]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dataoutl[30]~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataoutl[30]~reg0_regout ));

// Location: LCCOMB_X57_Y2_N10
cycloneii_lcell_comb \Mult0|auto_generated|add9_result[13]~26 (
// Equation(s):
// \Mult0|auto_generated|add9_result[13]~26_combout  = (\Mult0|auto_generated|mac_out6~DATAOUT13  & ((\Mult0|auto_generated|mac_out4~DATAOUT13  & (\Mult0|auto_generated|add9_result[12]~25  & VCC)) # (!\Mult0|auto_generated|mac_out4~DATAOUT13  & 
// (!\Mult0|auto_generated|add9_result[12]~25 )))) # (!\Mult0|auto_generated|mac_out6~DATAOUT13  & ((\Mult0|auto_generated|mac_out4~DATAOUT13  & (!\Mult0|auto_generated|add9_result[12]~25 )) # (!\Mult0|auto_generated|mac_out4~DATAOUT13  & 
// ((\Mult0|auto_generated|add9_result[12]~25 ) # (GND)))))
// \Mult0|auto_generated|add9_result[13]~27  = CARRY((\Mult0|auto_generated|mac_out6~DATAOUT13  & (!\Mult0|auto_generated|mac_out4~DATAOUT13  & !\Mult0|auto_generated|add9_result[12]~25 )) # (!\Mult0|auto_generated|mac_out6~DATAOUT13  & 
// ((!\Mult0|auto_generated|add9_result[12]~25 ) # (!\Mult0|auto_generated|mac_out4~DATAOUT13 ))))

	.dataa(\Mult0|auto_generated|mac_out6~DATAOUT13 ),
	.datab(\Mult0|auto_generated|mac_out4~DATAOUT13 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add9_result[12]~25 ),
	.combout(\Mult0|auto_generated|add9_result[13]~26_combout ),
	.cout(\Mult0|auto_generated|add9_result[13]~27 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add9_result[13]~26 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add9_result[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y3_N28
cycloneii_lcell_comb \dataoutl[31]~40 (
// Equation(s):
// \dataoutl[31]~40_combout  = (\Mult0|auto_generated|mac_out2~DATAOUT31  & ((\Mult0|auto_generated|add9_result[13]~26_combout  & (\dataoutl[30]~39  & VCC)) # (!\Mult0|auto_generated|add9_result[13]~26_combout  & (!\dataoutl[30]~39 )))) # 
// (!\Mult0|auto_generated|mac_out2~DATAOUT31  & ((\Mult0|auto_generated|add9_result[13]~26_combout  & (!\dataoutl[30]~39 )) # (!\Mult0|auto_generated|add9_result[13]~26_combout  & ((\dataoutl[30]~39 ) # (GND)))))
// \dataoutl[31]~41  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT31  & (!\Mult0|auto_generated|add9_result[13]~26_combout  & !\dataoutl[30]~39 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT31  & ((!\dataoutl[30]~39 ) # 
// (!\Mult0|auto_generated|add9_result[13]~26_combout ))))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT31 ),
	.datab(\Mult0|auto_generated|add9_result[13]~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\dataoutl[30]~39 ),
	.combout(\dataoutl[31]~40_combout ),
	.cout(\dataoutl[31]~41 ));
// synopsys translate_off
defparam \dataoutl[31]~40 .lut_mask = 16'h9617;
defparam \dataoutl[31]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X58_Y3_N29
cycloneii_lcell_ff \dataoutl[31]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dataoutl[31]~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataoutl[31]~reg0_regout ));

// Location: LCCOMB_X58_Y3_N30
cycloneii_lcell_comb \dataouth[0]~32 (
// Equation(s):
// \dataouth[0]~32_combout  = ((\Mult0|auto_generated|add9_result[14]~28_combout  $ (\Mult0|auto_generated|mac_out2~DATAOUT32  $ (!\dataoutl[31]~41 )))) # (GND)
// \dataouth[0]~33  = CARRY((\Mult0|auto_generated|add9_result[14]~28_combout  & ((\Mult0|auto_generated|mac_out2~DATAOUT32 ) # (!\dataoutl[31]~41 ))) # (!\Mult0|auto_generated|add9_result[14]~28_combout  & (\Mult0|auto_generated|mac_out2~DATAOUT32  & 
// !\dataoutl[31]~41 )))

	.dataa(\Mult0|auto_generated|add9_result[14]~28_combout ),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT32 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\dataoutl[31]~41 ),
	.combout(\dataouth[0]~32_combout ),
	.cout(\dataouth[0]~33 ));
// synopsys translate_off
defparam \dataouth[0]~32 .lut_mask = 16'h698E;
defparam \dataouth[0]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X58_Y3_N31
cycloneii_lcell_ff \dataouth[0]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dataouth[0]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataouth[0]~reg0_regout ));

// Location: LCCOMB_X58_Y2_N0
cycloneii_lcell_comb \dataouth[1]~34 (
// Equation(s):
// \dataouth[1]~34_combout  = (\Mult0|auto_generated|add9_result[15]~30_combout  & ((\Mult0|auto_generated|mac_out2~DATAOUT33  & (\dataouth[0]~33  & VCC)) # (!\Mult0|auto_generated|mac_out2~DATAOUT33  & (!\dataouth[0]~33 )))) # 
// (!\Mult0|auto_generated|add9_result[15]~30_combout  & ((\Mult0|auto_generated|mac_out2~DATAOUT33  & (!\dataouth[0]~33 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT33  & ((\dataouth[0]~33 ) # (GND)))))
// \dataouth[1]~35  = CARRY((\Mult0|auto_generated|add9_result[15]~30_combout  & (!\Mult0|auto_generated|mac_out2~DATAOUT33  & !\dataouth[0]~33 )) # (!\Mult0|auto_generated|add9_result[15]~30_combout  & ((!\dataouth[0]~33 ) # 
// (!\Mult0|auto_generated|mac_out2~DATAOUT33 ))))

	.dataa(\Mult0|auto_generated|add9_result[15]~30_combout ),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT33 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\dataouth[0]~33 ),
	.combout(\dataouth[1]~34_combout ),
	.cout(\dataouth[1]~35 ));
// synopsys translate_off
defparam \dataouth[1]~34 .lut_mask = 16'h9617;
defparam \dataouth[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X58_Y2_N1
cycloneii_lcell_ff \dataouth[1]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dataouth[1]~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataouth[1]~reg0_regout ));

// Location: LCCOMB_X57_Y2_N16
cycloneii_lcell_comb \Mult0|auto_generated|add9_result[16]~32 (
// Equation(s):
// \Mult0|auto_generated|add9_result[16]~32_combout  = ((\Mult0|auto_generated|mac_out4~DATAOUT16  $ (\Mult0|auto_generated|mac_out6~DATAOUT16  $ (!\Mult0|auto_generated|add9_result[15]~31 )))) # (GND)
// \Mult0|auto_generated|add9_result[16]~33  = CARRY((\Mult0|auto_generated|mac_out4~DATAOUT16  & ((\Mult0|auto_generated|mac_out6~DATAOUT16 ) # (!\Mult0|auto_generated|add9_result[15]~31 ))) # (!\Mult0|auto_generated|mac_out4~DATAOUT16  & 
// (\Mult0|auto_generated|mac_out6~DATAOUT16  & !\Mult0|auto_generated|add9_result[15]~31 )))

	.dataa(\Mult0|auto_generated|mac_out4~DATAOUT16 ),
	.datab(\Mult0|auto_generated|mac_out6~DATAOUT16 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add9_result[15]~31 ),
	.combout(\Mult0|auto_generated|add9_result[16]~32_combout ),
	.cout(\Mult0|auto_generated|add9_result[16]~33 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add9_result[16]~32 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add9_result[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y2_N2
cycloneii_lcell_comb \dataouth[2]~36 (
// Equation(s):
// \dataouth[2]~36_combout  = ((\Mult0|auto_generated|mac_out2~DATAOUT34  $ (\Mult0|auto_generated|add9_result[16]~32_combout  $ (!\dataouth[1]~35 )))) # (GND)
// \dataouth[2]~37  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT34  & ((\Mult0|auto_generated|add9_result[16]~32_combout ) # (!\dataouth[1]~35 ))) # (!\Mult0|auto_generated|mac_out2~DATAOUT34  & (\Mult0|auto_generated|add9_result[16]~32_combout  & 
// !\dataouth[1]~35 )))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT34 ),
	.datab(\Mult0|auto_generated|add9_result[16]~32_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\dataouth[1]~35 ),
	.combout(\dataouth[2]~36_combout ),
	.cout(\dataouth[2]~37 ));
// synopsys translate_off
defparam \dataouth[2]~36 .lut_mask = 16'h698E;
defparam \dataouth[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X58_Y2_N3
cycloneii_lcell_ff \dataouth[2]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dataouth[2]~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataouth[2]~reg0_regout ));

// Location: LCCOMB_X57_Y2_N18
cycloneii_lcell_comb \Mult0|auto_generated|add9_result[17]~34 (
// Equation(s):
// \Mult0|auto_generated|add9_result[17]~34_combout  = (\Mult0|auto_generated|mac_out4~DATAOUT17  & ((\Mult0|auto_generated|mac_out6~DATAOUT17  & (\Mult0|auto_generated|add9_result[16]~33  & VCC)) # (!\Mult0|auto_generated|mac_out6~DATAOUT17  & 
// (!\Mult0|auto_generated|add9_result[16]~33 )))) # (!\Mult0|auto_generated|mac_out4~DATAOUT17  & ((\Mult0|auto_generated|mac_out6~DATAOUT17  & (!\Mult0|auto_generated|add9_result[16]~33 )) # (!\Mult0|auto_generated|mac_out6~DATAOUT17  & 
// ((\Mult0|auto_generated|add9_result[16]~33 ) # (GND)))))
// \Mult0|auto_generated|add9_result[17]~35  = CARRY((\Mult0|auto_generated|mac_out4~DATAOUT17  & (!\Mult0|auto_generated|mac_out6~DATAOUT17  & !\Mult0|auto_generated|add9_result[16]~33 )) # (!\Mult0|auto_generated|mac_out4~DATAOUT17  & 
// ((!\Mult0|auto_generated|add9_result[16]~33 ) # (!\Mult0|auto_generated|mac_out6~DATAOUT17 ))))

	.dataa(\Mult0|auto_generated|mac_out4~DATAOUT17 ),
	.datab(\Mult0|auto_generated|mac_out6~DATAOUT17 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add9_result[16]~33 ),
	.combout(\Mult0|auto_generated|add9_result[17]~34_combout ),
	.cout(\Mult0|auto_generated|add9_result[17]~35 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add9_result[17]~34 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add9_result[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y2_N4
cycloneii_lcell_comb \dataouth[3]~38 (
// Equation(s):
// \dataouth[3]~38_combout  = (\Mult0|auto_generated|mac_out2~DATAOUT35  & ((\Mult0|auto_generated|add9_result[17]~34_combout  & (\dataouth[2]~37  & VCC)) # (!\Mult0|auto_generated|add9_result[17]~34_combout  & (!\dataouth[2]~37 )))) # 
// (!\Mult0|auto_generated|mac_out2~DATAOUT35  & ((\Mult0|auto_generated|add9_result[17]~34_combout  & (!\dataouth[2]~37 )) # (!\Mult0|auto_generated|add9_result[17]~34_combout  & ((\dataouth[2]~37 ) # (GND)))))
// \dataouth[3]~39  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT35  & (!\Mult0|auto_generated|add9_result[17]~34_combout  & !\dataouth[2]~37 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT35  & ((!\dataouth[2]~37 ) # 
// (!\Mult0|auto_generated|add9_result[17]~34_combout ))))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT35 ),
	.datab(\Mult0|auto_generated|add9_result[17]~34_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\dataouth[2]~37 ),
	.combout(\dataouth[3]~38_combout ),
	.cout(\dataouth[3]~39 ));
// synopsys translate_off
defparam \dataouth[3]~38 .lut_mask = 16'h9617;
defparam \dataouth[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X58_Y2_N5
cycloneii_lcell_ff \dataouth[3]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dataouth[3]~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataouth[3]~reg0_regout ));

// Location: LCCOMB_X58_Y2_N6
cycloneii_lcell_comb \dataouth[4]~40 (
// Equation(s):
// \dataouth[4]~40_combout  = ((\Mult0|auto_generated|add9_result[18]~36_combout  $ (\Mult0|auto_generated|mac_out4~DATAOUT18  $ (!\dataouth[3]~39 )))) # (GND)
// \dataouth[4]~41  = CARRY((\Mult0|auto_generated|add9_result[18]~36_combout  & ((\Mult0|auto_generated|mac_out4~DATAOUT18 ) # (!\dataouth[3]~39 ))) # (!\Mult0|auto_generated|add9_result[18]~36_combout  & (\Mult0|auto_generated|mac_out4~DATAOUT18  & 
// !\dataouth[3]~39 )))

	.dataa(\Mult0|auto_generated|add9_result[18]~36_combout ),
	.datab(\Mult0|auto_generated|mac_out4~DATAOUT18 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\dataouth[3]~39 ),
	.combout(\dataouth[4]~40_combout ),
	.cout(\dataouth[4]~41 ));
// synopsys translate_off
defparam \dataouth[4]~40 .lut_mask = 16'h698E;
defparam \dataouth[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X58_Y2_N7
cycloneii_lcell_ff \dataouth[4]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dataouth[4]~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataouth[4]~reg0_regout ));

// Location: DSPMULT_X56_Y1_N0
cycloneii_mac_mult \Mult0|auto_generated|mac_mult7 (
	.signa(\~GND~combout ),
	.signb(\~GND~combout ),
	.clk(\clk~clkctrl_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\dataa~combout [31],\dataa~combout [30],\dataa~combout [29],\dataa~combout [28],\dataa~combout [27],\dataa~combout [26],\dataa~combout [25],\dataa~combout [24],\dataa~combout [23],\dataa~combout [22],\dataa~combout [21],\dataa~combout [20],\dataa~combout [19],\dataa~combout [18],gnd,gnd,gnd,gnd}),
	.datab({\datab~combout [31],\datab~combout [30],\datab~combout [29],\datab~combout [28],\datab~combout [27],\datab~combout [26],\datab~combout [25],\datab~combout [24],\datab~combout [23],\datab~combout [22],\datab~combout [21],\datab~combout [20],\datab~combout [19],\datab~combout [18],gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult0|auto_generated|mac_mult7_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult0|auto_generated|mac_mult7 .dataa_clock = "0";
defparam \Mult0|auto_generated|mac_mult7 .dataa_width = 18;
defparam \Mult0|auto_generated|mac_mult7 .datab_clock = "0";
defparam \Mult0|auto_generated|mac_mult7 .datab_width = 18;
defparam \Mult0|auto_generated|mac_mult7 .signa_clock = "none";
defparam \Mult0|auto_generated|mac_mult7 .signb_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X57_Y2_N22
cycloneii_lcell_comb \Mult0|auto_generated|add9_result[19]~38 (
// Equation(s):
// \Mult0|auto_generated|add9_result[19]~38_combout  = (\Mult0|auto_generated|mac_out6~DATAOUT19  & ((\Mult0|auto_generated|mac_out8~DATAOUT1  & (\Mult0|auto_generated|add9_result[18]~37  & VCC)) # (!\Mult0|auto_generated|mac_out8~DATAOUT1  & 
// (!\Mult0|auto_generated|add9_result[18]~37 )))) # (!\Mult0|auto_generated|mac_out6~DATAOUT19  & ((\Mult0|auto_generated|mac_out8~DATAOUT1  & (!\Mult0|auto_generated|add9_result[18]~37 )) # (!\Mult0|auto_generated|mac_out8~DATAOUT1  & 
// ((\Mult0|auto_generated|add9_result[18]~37 ) # (GND)))))
// \Mult0|auto_generated|add9_result[19]~39  = CARRY((\Mult0|auto_generated|mac_out6~DATAOUT19  & (!\Mult0|auto_generated|mac_out8~DATAOUT1  & !\Mult0|auto_generated|add9_result[18]~37 )) # (!\Mult0|auto_generated|mac_out6~DATAOUT19  & 
// ((!\Mult0|auto_generated|add9_result[18]~37 ) # (!\Mult0|auto_generated|mac_out8~DATAOUT1 ))))

	.dataa(\Mult0|auto_generated|mac_out6~DATAOUT19 ),
	.datab(\Mult0|auto_generated|mac_out8~DATAOUT1 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add9_result[18]~37 ),
	.combout(\Mult0|auto_generated|add9_result[19]~38_combout ),
	.cout(\Mult0|auto_generated|add9_result[19]~39 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add9_result[19]~38 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add9_result[19]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y2_N8
cycloneii_lcell_comb \dataouth[5]~42 (
// Equation(s):
// \dataouth[5]~42_combout  = (\Mult0|auto_generated|mac_out4~DATAOUT19  & ((\Mult0|auto_generated|add9_result[19]~38_combout  & (\dataouth[4]~41  & VCC)) # (!\Mult0|auto_generated|add9_result[19]~38_combout  & (!\dataouth[4]~41 )))) # 
// (!\Mult0|auto_generated|mac_out4~DATAOUT19  & ((\Mult0|auto_generated|add9_result[19]~38_combout  & (!\dataouth[4]~41 )) # (!\Mult0|auto_generated|add9_result[19]~38_combout  & ((\dataouth[4]~41 ) # (GND)))))
// \dataouth[5]~43  = CARRY((\Mult0|auto_generated|mac_out4~DATAOUT19  & (!\Mult0|auto_generated|add9_result[19]~38_combout  & !\dataouth[4]~41 )) # (!\Mult0|auto_generated|mac_out4~DATAOUT19  & ((!\dataouth[4]~41 ) # 
// (!\Mult0|auto_generated|add9_result[19]~38_combout ))))

	.dataa(\Mult0|auto_generated|mac_out4~DATAOUT19 ),
	.datab(\Mult0|auto_generated|add9_result[19]~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\dataouth[4]~41 ),
	.combout(\dataouth[5]~42_combout ),
	.cout(\dataouth[5]~43 ));
// synopsys translate_off
defparam \dataouth[5]~42 .lut_mask = 16'h9617;
defparam \dataouth[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X58_Y2_N9
cycloneii_lcell_ff \dataouth[5]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dataouth[5]~42_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataouth[5]~reg0_regout ));

// Location: LCCOMB_X57_Y2_N24
cycloneii_lcell_comb \Mult0|auto_generated|add9_result[20]~40 (
// Equation(s):
// \Mult0|auto_generated|add9_result[20]~40_combout  = ((\Mult0|auto_generated|mac_out8~DATAOUT2  $ (\Mult0|auto_generated|mac_out6~DATAOUT20  $ (!\Mult0|auto_generated|add9_result[19]~39 )))) # (GND)
// \Mult0|auto_generated|add9_result[20]~41  = CARRY((\Mult0|auto_generated|mac_out8~DATAOUT2  & ((\Mult0|auto_generated|mac_out6~DATAOUT20 ) # (!\Mult0|auto_generated|add9_result[19]~39 ))) # (!\Mult0|auto_generated|mac_out8~DATAOUT2  & 
// (\Mult0|auto_generated|mac_out6~DATAOUT20  & !\Mult0|auto_generated|add9_result[19]~39 )))

	.dataa(\Mult0|auto_generated|mac_out8~DATAOUT2 ),
	.datab(\Mult0|auto_generated|mac_out6~DATAOUT20 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add9_result[19]~39 ),
	.combout(\Mult0|auto_generated|add9_result[20]~40_combout ),
	.cout(\Mult0|auto_generated|add9_result[20]~41 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add9_result[20]~40 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add9_result[20]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y2_N10
cycloneii_lcell_comb \dataouth[6]~44 (
// Equation(s):
// \dataouth[6]~44_combout  = ((\Mult0|auto_generated|mac_out4~DATAOUT20  $ (\Mult0|auto_generated|add9_result[20]~40_combout  $ (!\dataouth[5]~43 )))) # (GND)
// \dataouth[6]~45  = CARRY((\Mult0|auto_generated|mac_out4~DATAOUT20  & ((\Mult0|auto_generated|add9_result[20]~40_combout ) # (!\dataouth[5]~43 ))) # (!\Mult0|auto_generated|mac_out4~DATAOUT20  & (\Mult0|auto_generated|add9_result[20]~40_combout  & 
// !\dataouth[5]~43 )))

	.dataa(\Mult0|auto_generated|mac_out4~DATAOUT20 ),
	.datab(\Mult0|auto_generated|add9_result[20]~40_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\dataouth[5]~43 ),
	.combout(\dataouth[6]~44_combout ),
	.cout(\dataouth[6]~45 ));
// synopsys translate_off
defparam \dataouth[6]~44 .lut_mask = 16'h698E;
defparam \dataouth[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X58_Y2_N11
cycloneii_lcell_ff \dataouth[6]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dataouth[6]~44_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataouth[6]~reg0_regout ));

// Location: LCCOMB_X57_Y2_N26
cycloneii_lcell_comb \Mult0|auto_generated|add9_result[21]~42 (
// Equation(s):
// \Mult0|auto_generated|add9_result[21]~42_combout  = (\Mult0|auto_generated|mac_out6~DATAOUT21  & ((\Mult0|auto_generated|mac_out8~DATAOUT3  & (\Mult0|auto_generated|add9_result[20]~41  & VCC)) # (!\Mult0|auto_generated|mac_out8~DATAOUT3  & 
// (!\Mult0|auto_generated|add9_result[20]~41 )))) # (!\Mult0|auto_generated|mac_out6~DATAOUT21  & ((\Mult0|auto_generated|mac_out8~DATAOUT3  & (!\Mult0|auto_generated|add9_result[20]~41 )) # (!\Mult0|auto_generated|mac_out8~DATAOUT3  & 
// ((\Mult0|auto_generated|add9_result[20]~41 ) # (GND)))))
// \Mult0|auto_generated|add9_result[21]~43  = CARRY((\Mult0|auto_generated|mac_out6~DATAOUT21  & (!\Mult0|auto_generated|mac_out8~DATAOUT3  & !\Mult0|auto_generated|add9_result[20]~41 )) # (!\Mult0|auto_generated|mac_out6~DATAOUT21  & 
// ((!\Mult0|auto_generated|add9_result[20]~41 ) # (!\Mult0|auto_generated|mac_out8~DATAOUT3 ))))

	.dataa(\Mult0|auto_generated|mac_out6~DATAOUT21 ),
	.datab(\Mult0|auto_generated|mac_out8~DATAOUT3 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add9_result[20]~41 ),
	.combout(\Mult0|auto_generated|add9_result[21]~42_combout ),
	.cout(\Mult0|auto_generated|add9_result[21]~43 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add9_result[21]~42 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add9_result[21]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y2_N12
cycloneii_lcell_comb \dataouth[7]~46 (
// Equation(s):
// \dataouth[7]~46_combout  = (\Mult0|auto_generated|mac_out4~DATAOUT21  & ((\Mult0|auto_generated|add9_result[21]~42_combout  & (\dataouth[6]~45  & VCC)) # (!\Mult0|auto_generated|add9_result[21]~42_combout  & (!\dataouth[6]~45 )))) # 
// (!\Mult0|auto_generated|mac_out4~DATAOUT21  & ((\Mult0|auto_generated|add9_result[21]~42_combout  & (!\dataouth[6]~45 )) # (!\Mult0|auto_generated|add9_result[21]~42_combout  & ((\dataouth[6]~45 ) # (GND)))))
// \dataouth[7]~47  = CARRY((\Mult0|auto_generated|mac_out4~DATAOUT21  & (!\Mult0|auto_generated|add9_result[21]~42_combout  & !\dataouth[6]~45 )) # (!\Mult0|auto_generated|mac_out4~DATAOUT21  & ((!\dataouth[6]~45 ) # 
// (!\Mult0|auto_generated|add9_result[21]~42_combout ))))

	.dataa(\Mult0|auto_generated|mac_out4~DATAOUT21 ),
	.datab(\Mult0|auto_generated|add9_result[21]~42_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\dataouth[6]~45 ),
	.combout(\dataouth[7]~46_combout ),
	.cout(\dataouth[7]~47 ));
// synopsys translate_off
defparam \dataouth[7]~46 .lut_mask = 16'h9617;
defparam \dataouth[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X58_Y2_N13
cycloneii_lcell_ff \dataouth[7]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dataouth[7]~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataouth[7]~reg0_regout ));

// Location: LCCOMB_X58_Y2_N14
cycloneii_lcell_comb \dataouth[8]~48 (
// Equation(s):
// \dataouth[8]~48_combout  = ((\Mult0|auto_generated|add9_result[22]~44_combout  $ (\Mult0|auto_generated|mac_out4~DATAOUT22  $ (!\dataouth[7]~47 )))) # (GND)
// \dataouth[8]~49  = CARRY((\Mult0|auto_generated|add9_result[22]~44_combout  & ((\Mult0|auto_generated|mac_out4~DATAOUT22 ) # (!\dataouth[7]~47 ))) # (!\Mult0|auto_generated|add9_result[22]~44_combout  & (\Mult0|auto_generated|mac_out4~DATAOUT22  & 
// !\dataouth[7]~47 )))

	.dataa(\Mult0|auto_generated|add9_result[22]~44_combout ),
	.datab(\Mult0|auto_generated|mac_out4~DATAOUT22 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\dataouth[7]~47 ),
	.combout(\dataouth[8]~48_combout ),
	.cout(\dataouth[8]~49 ));
// synopsys translate_off
defparam \dataouth[8]~48 .lut_mask = 16'h698E;
defparam \dataouth[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X58_Y2_N15
cycloneii_lcell_ff \dataouth[8]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dataouth[8]~48_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataouth[8]~reg0_regout ));

// Location: LCCOMB_X58_Y2_N16
cycloneii_lcell_comb \dataouth[9]~50 (
// Equation(s):
// \dataouth[9]~50_combout  = (\Mult0|auto_generated|add9_result[23]~46_combout  & ((\Mult0|auto_generated|mac_out4~DATAOUT23  & (\dataouth[8]~49  & VCC)) # (!\Mult0|auto_generated|mac_out4~DATAOUT23  & (!\dataouth[8]~49 )))) # 
// (!\Mult0|auto_generated|add9_result[23]~46_combout  & ((\Mult0|auto_generated|mac_out4~DATAOUT23  & (!\dataouth[8]~49 )) # (!\Mult0|auto_generated|mac_out4~DATAOUT23  & ((\dataouth[8]~49 ) # (GND)))))
// \dataouth[9]~51  = CARRY((\Mult0|auto_generated|add9_result[23]~46_combout  & (!\Mult0|auto_generated|mac_out4~DATAOUT23  & !\dataouth[8]~49 )) # (!\Mult0|auto_generated|add9_result[23]~46_combout  & ((!\dataouth[8]~49 ) # 
// (!\Mult0|auto_generated|mac_out4~DATAOUT23 ))))

	.dataa(\Mult0|auto_generated|add9_result[23]~46_combout ),
	.datab(\Mult0|auto_generated|mac_out4~DATAOUT23 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\dataouth[8]~49 ),
	.combout(\dataouth[9]~50_combout ),
	.cout(\dataouth[9]~51 ));
// synopsys translate_off
defparam \dataouth[9]~50 .lut_mask = 16'h9617;
defparam \dataouth[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X58_Y2_N17
cycloneii_lcell_ff \dataouth[9]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dataouth[9]~50_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataouth[9]~reg0_regout ));

// Location: LCCOMB_X57_Y1_N0
cycloneii_lcell_comb \Mult0|auto_generated|add9_result[24]~48 (
// Equation(s):
// \Mult0|auto_generated|add9_result[24]~48_combout  = ((\Mult0|auto_generated|mac_out8~DATAOUT6  $ (\Mult0|auto_generated|mac_out6~DATAOUT24  $ (!\Mult0|auto_generated|add9_result[23]~47 )))) # (GND)
// \Mult0|auto_generated|add9_result[24]~49  = CARRY((\Mult0|auto_generated|mac_out8~DATAOUT6  & ((\Mult0|auto_generated|mac_out6~DATAOUT24 ) # (!\Mult0|auto_generated|add9_result[23]~47 ))) # (!\Mult0|auto_generated|mac_out8~DATAOUT6  & 
// (\Mult0|auto_generated|mac_out6~DATAOUT24  & !\Mult0|auto_generated|add9_result[23]~47 )))

	.dataa(\Mult0|auto_generated|mac_out8~DATAOUT6 ),
	.datab(\Mult0|auto_generated|mac_out6~DATAOUT24 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add9_result[23]~47 ),
	.combout(\Mult0|auto_generated|add9_result[24]~48_combout ),
	.cout(\Mult0|auto_generated|add9_result[24]~49 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add9_result[24]~48 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add9_result[24]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y2_N18
cycloneii_lcell_comb \dataouth[10]~52 (
// Equation(s):
// \dataouth[10]~52_combout  = ((\Mult0|auto_generated|mac_out4~DATAOUT24  $ (\Mult0|auto_generated|add9_result[24]~48_combout  $ (!\dataouth[9]~51 )))) # (GND)
// \dataouth[10]~53  = CARRY((\Mult0|auto_generated|mac_out4~DATAOUT24  & ((\Mult0|auto_generated|add9_result[24]~48_combout ) # (!\dataouth[9]~51 ))) # (!\Mult0|auto_generated|mac_out4~DATAOUT24  & (\Mult0|auto_generated|add9_result[24]~48_combout  & 
// !\dataouth[9]~51 )))

	.dataa(\Mult0|auto_generated|mac_out4~DATAOUT24 ),
	.datab(\Mult0|auto_generated|add9_result[24]~48_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\dataouth[9]~51 ),
	.combout(\dataouth[10]~52_combout ),
	.cout(\dataouth[10]~53 ));
// synopsys translate_off
defparam \dataouth[10]~52 .lut_mask = 16'h698E;
defparam \dataouth[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X58_Y2_N19
cycloneii_lcell_ff \dataouth[10]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dataouth[10]~52_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataouth[10]~reg0_regout ));

// Location: LCCOMB_X57_Y1_N2
cycloneii_lcell_comb \Mult0|auto_generated|add9_result[25]~50 (
// Equation(s):
// \Mult0|auto_generated|add9_result[25]~50_combout  = (\Mult0|auto_generated|mac_out8~DATAOUT7  & ((\Mult0|auto_generated|mac_out6~DATAOUT25  & (\Mult0|auto_generated|add9_result[24]~49  & VCC)) # (!\Mult0|auto_generated|mac_out6~DATAOUT25  & 
// (!\Mult0|auto_generated|add9_result[24]~49 )))) # (!\Mult0|auto_generated|mac_out8~DATAOUT7  & ((\Mult0|auto_generated|mac_out6~DATAOUT25  & (!\Mult0|auto_generated|add9_result[24]~49 )) # (!\Mult0|auto_generated|mac_out6~DATAOUT25  & 
// ((\Mult0|auto_generated|add9_result[24]~49 ) # (GND)))))
// \Mult0|auto_generated|add9_result[25]~51  = CARRY((\Mult0|auto_generated|mac_out8~DATAOUT7  & (!\Mult0|auto_generated|mac_out6~DATAOUT25  & !\Mult0|auto_generated|add9_result[24]~49 )) # (!\Mult0|auto_generated|mac_out8~DATAOUT7  & 
// ((!\Mult0|auto_generated|add9_result[24]~49 ) # (!\Mult0|auto_generated|mac_out6~DATAOUT25 ))))

	.dataa(\Mult0|auto_generated|mac_out8~DATAOUT7 ),
	.datab(\Mult0|auto_generated|mac_out6~DATAOUT25 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add9_result[24]~49 ),
	.combout(\Mult0|auto_generated|add9_result[25]~50_combout ),
	.cout(\Mult0|auto_generated|add9_result[25]~51 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add9_result[25]~50 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add9_result[25]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y2_N20
cycloneii_lcell_comb \dataouth[11]~54 (
// Equation(s):
// \dataouth[11]~54_combout  = (\Mult0|auto_generated|mac_out4~DATAOUT25  & ((\Mult0|auto_generated|add9_result[25]~50_combout  & (\dataouth[10]~53  & VCC)) # (!\Mult0|auto_generated|add9_result[25]~50_combout  & (!\dataouth[10]~53 )))) # 
// (!\Mult0|auto_generated|mac_out4~DATAOUT25  & ((\Mult0|auto_generated|add9_result[25]~50_combout  & (!\dataouth[10]~53 )) # (!\Mult0|auto_generated|add9_result[25]~50_combout  & ((\dataouth[10]~53 ) # (GND)))))
// \dataouth[11]~55  = CARRY((\Mult0|auto_generated|mac_out4~DATAOUT25  & (!\Mult0|auto_generated|add9_result[25]~50_combout  & !\dataouth[10]~53 )) # (!\Mult0|auto_generated|mac_out4~DATAOUT25  & ((!\dataouth[10]~53 ) # 
// (!\Mult0|auto_generated|add9_result[25]~50_combout ))))

	.dataa(\Mult0|auto_generated|mac_out4~DATAOUT25 ),
	.datab(\Mult0|auto_generated|add9_result[25]~50_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\dataouth[10]~53 ),
	.combout(\dataouth[11]~54_combout ),
	.cout(\dataouth[11]~55 ));
// synopsys translate_off
defparam \dataouth[11]~54 .lut_mask = 16'h9617;
defparam \dataouth[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X58_Y2_N21
cycloneii_lcell_ff \dataouth[11]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dataouth[11]~54_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataouth[11]~reg0_regout ));

// Location: LCCOMB_X58_Y2_N22
cycloneii_lcell_comb \dataouth[12]~56 (
// Equation(s):
// \dataouth[12]~56_combout  = ((\Mult0|auto_generated|add9_result[26]~52_combout  $ (\Mult0|auto_generated|mac_out4~DATAOUT26  $ (!\dataouth[11]~55 )))) # (GND)
// \dataouth[12]~57  = CARRY((\Mult0|auto_generated|add9_result[26]~52_combout  & ((\Mult0|auto_generated|mac_out4~DATAOUT26 ) # (!\dataouth[11]~55 ))) # (!\Mult0|auto_generated|add9_result[26]~52_combout  & (\Mult0|auto_generated|mac_out4~DATAOUT26  & 
// !\dataouth[11]~55 )))

	.dataa(\Mult0|auto_generated|add9_result[26]~52_combout ),
	.datab(\Mult0|auto_generated|mac_out4~DATAOUT26 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\dataouth[11]~55 ),
	.combout(\dataouth[12]~56_combout ),
	.cout(\dataouth[12]~57 ));
// synopsys translate_off
defparam \dataouth[12]~56 .lut_mask = 16'h698E;
defparam \dataouth[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X58_Y2_N23
cycloneii_lcell_ff \dataouth[12]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dataouth[12]~56_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataouth[12]~reg0_regout ));

// Location: LCCOMB_X58_Y2_N24
cycloneii_lcell_comb \dataouth[13]~58 (
// Equation(s):
// \dataouth[13]~58_combout  = (\Mult0|auto_generated|add9_result[27]~54_combout  & ((\Mult0|auto_generated|mac_out4~DATAOUT27  & (\dataouth[12]~57  & VCC)) # (!\Mult0|auto_generated|mac_out4~DATAOUT27  & (!\dataouth[12]~57 )))) # 
// (!\Mult0|auto_generated|add9_result[27]~54_combout  & ((\Mult0|auto_generated|mac_out4~DATAOUT27  & (!\dataouth[12]~57 )) # (!\Mult0|auto_generated|mac_out4~DATAOUT27  & ((\dataouth[12]~57 ) # (GND)))))
// \dataouth[13]~59  = CARRY((\Mult0|auto_generated|add9_result[27]~54_combout  & (!\Mult0|auto_generated|mac_out4~DATAOUT27  & !\dataouth[12]~57 )) # (!\Mult0|auto_generated|add9_result[27]~54_combout  & ((!\dataouth[12]~57 ) # 
// (!\Mult0|auto_generated|mac_out4~DATAOUT27 ))))

	.dataa(\Mult0|auto_generated|add9_result[27]~54_combout ),
	.datab(\Mult0|auto_generated|mac_out4~DATAOUT27 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\dataouth[12]~57 ),
	.combout(\dataouth[13]~58_combout ),
	.cout(\dataouth[13]~59 ));
// synopsys translate_off
defparam \dataouth[13]~58 .lut_mask = 16'h9617;
defparam \dataouth[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X58_Y2_N25
cycloneii_lcell_ff \dataouth[13]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dataouth[13]~58_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataouth[13]~reg0_regout ));

// Location: LCCOMB_X57_Y1_N8
cycloneii_lcell_comb \Mult0|auto_generated|add9_result[28]~56 (
// Equation(s):
// \Mult0|auto_generated|add9_result[28]~56_combout  = ((\Mult0|auto_generated|mac_out6~DATAOUT28  $ (\Mult0|auto_generated|mac_out8~DATAOUT10  $ (!\Mult0|auto_generated|add9_result[27]~55 )))) # (GND)
// \Mult0|auto_generated|add9_result[28]~57  = CARRY((\Mult0|auto_generated|mac_out6~DATAOUT28  & ((\Mult0|auto_generated|mac_out8~DATAOUT10 ) # (!\Mult0|auto_generated|add9_result[27]~55 ))) # (!\Mult0|auto_generated|mac_out6~DATAOUT28  & 
// (\Mult0|auto_generated|mac_out8~DATAOUT10  & !\Mult0|auto_generated|add9_result[27]~55 )))

	.dataa(\Mult0|auto_generated|mac_out6~DATAOUT28 ),
	.datab(\Mult0|auto_generated|mac_out8~DATAOUT10 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add9_result[27]~55 ),
	.combout(\Mult0|auto_generated|add9_result[28]~56_combout ),
	.cout(\Mult0|auto_generated|add9_result[28]~57 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add9_result[28]~56 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add9_result[28]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y2_N26
cycloneii_lcell_comb \dataouth[14]~60 (
// Equation(s):
// \dataouth[14]~60_combout  = ((\Mult0|auto_generated|mac_out4~DATAOUT28  $ (\Mult0|auto_generated|add9_result[28]~56_combout  $ (!\dataouth[13]~59 )))) # (GND)
// \dataouth[14]~61  = CARRY((\Mult0|auto_generated|mac_out4~DATAOUT28  & ((\Mult0|auto_generated|add9_result[28]~56_combout ) # (!\dataouth[13]~59 ))) # (!\Mult0|auto_generated|mac_out4~DATAOUT28  & (\Mult0|auto_generated|add9_result[28]~56_combout  & 
// !\dataouth[13]~59 )))

	.dataa(\Mult0|auto_generated|mac_out4~DATAOUT28 ),
	.datab(\Mult0|auto_generated|add9_result[28]~56_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\dataouth[13]~59 ),
	.combout(\dataouth[14]~60_combout ),
	.cout(\dataouth[14]~61 ));
// synopsys translate_off
defparam \dataouth[14]~60 .lut_mask = 16'h698E;
defparam \dataouth[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X58_Y2_N27
cycloneii_lcell_ff \dataouth[14]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dataouth[14]~60_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataouth[14]~reg0_regout ));

// Location: LCCOMB_X57_Y1_N10
cycloneii_lcell_comb \Mult0|auto_generated|add9_result[29]~58 (
// Equation(s):
// \Mult0|auto_generated|add9_result[29]~58_combout  = (\Mult0|auto_generated|mac_out8~DATAOUT11  & ((\Mult0|auto_generated|mac_out6~DATAOUT29  & (\Mult0|auto_generated|add9_result[28]~57  & VCC)) # (!\Mult0|auto_generated|mac_out6~DATAOUT29  & 
// (!\Mult0|auto_generated|add9_result[28]~57 )))) # (!\Mult0|auto_generated|mac_out8~DATAOUT11  & ((\Mult0|auto_generated|mac_out6~DATAOUT29  & (!\Mult0|auto_generated|add9_result[28]~57 )) # (!\Mult0|auto_generated|mac_out6~DATAOUT29  & 
// ((\Mult0|auto_generated|add9_result[28]~57 ) # (GND)))))
// \Mult0|auto_generated|add9_result[29]~59  = CARRY((\Mult0|auto_generated|mac_out8~DATAOUT11  & (!\Mult0|auto_generated|mac_out6~DATAOUT29  & !\Mult0|auto_generated|add9_result[28]~57 )) # (!\Mult0|auto_generated|mac_out8~DATAOUT11  & 
// ((!\Mult0|auto_generated|add9_result[28]~57 ) # (!\Mult0|auto_generated|mac_out6~DATAOUT29 ))))

	.dataa(\Mult0|auto_generated|mac_out8~DATAOUT11 ),
	.datab(\Mult0|auto_generated|mac_out6~DATAOUT29 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add9_result[28]~57 ),
	.combout(\Mult0|auto_generated|add9_result[29]~58_combout ),
	.cout(\Mult0|auto_generated|add9_result[29]~59 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add9_result[29]~58 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add9_result[29]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y2_N28
cycloneii_lcell_comb \dataouth[15]~62 (
// Equation(s):
// \dataouth[15]~62_combout  = (\Mult0|auto_generated|mac_out4~DATAOUT29  & ((\Mult0|auto_generated|add9_result[29]~58_combout  & (\dataouth[14]~61  & VCC)) # (!\Mult0|auto_generated|add9_result[29]~58_combout  & (!\dataouth[14]~61 )))) # 
// (!\Mult0|auto_generated|mac_out4~DATAOUT29  & ((\Mult0|auto_generated|add9_result[29]~58_combout  & (!\dataouth[14]~61 )) # (!\Mult0|auto_generated|add9_result[29]~58_combout  & ((\dataouth[14]~61 ) # (GND)))))
// \dataouth[15]~63  = CARRY((\Mult0|auto_generated|mac_out4~DATAOUT29  & (!\Mult0|auto_generated|add9_result[29]~58_combout  & !\dataouth[14]~61 )) # (!\Mult0|auto_generated|mac_out4~DATAOUT29  & ((!\dataouth[14]~61 ) # 
// (!\Mult0|auto_generated|add9_result[29]~58_combout ))))

	.dataa(\Mult0|auto_generated|mac_out4~DATAOUT29 ),
	.datab(\Mult0|auto_generated|add9_result[29]~58_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\dataouth[14]~61 ),
	.combout(\dataouth[15]~62_combout ),
	.cout(\dataouth[15]~63 ));
// synopsys translate_off
defparam \dataouth[15]~62 .lut_mask = 16'h9617;
defparam \dataouth[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X58_Y2_N29
cycloneii_lcell_ff \dataouth[15]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dataouth[15]~62_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataouth[15]~reg0_regout ));

// Location: LCCOMB_X58_Y2_N30
cycloneii_lcell_comb \dataouth[16]~64 (
// Equation(s):
// \dataouth[16]~64_combout  = ((\Mult0|auto_generated|add9_result[30]~60_combout  $ (\Mult0|auto_generated|mac_out4~DATAOUT30  $ (!\dataouth[15]~63 )))) # (GND)
// \dataouth[16]~65  = CARRY((\Mult0|auto_generated|add9_result[30]~60_combout  & ((\Mult0|auto_generated|mac_out4~DATAOUT30 ) # (!\dataouth[15]~63 ))) # (!\Mult0|auto_generated|add9_result[30]~60_combout  & (\Mult0|auto_generated|mac_out4~DATAOUT30  & 
// !\dataouth[15]~63 )))

	.dataa(\Mult0|auto_generated|add9_result[30]~60_combout ),
	.datab(\Mult0|auto_generated|mac_out4~DATAOUT30 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\dataouth[15]~63 ),
	.combout(\dataouth[16]~64_combout ),
	.cout(\dataouth[16]~65 ));
// synopsys translate_off
defparam \dataouth[16]~64 .lut_mask = 16'h698E;
defparam \dataouth[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X58_Y2_N31
cycloneii_lcell_ff \dataouth[16]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dataouth[16]~64_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataouth[16]~reg0_regout ));

// Location: LCCOMB_X58_Y1_N0
cycloneii_lcell_comb \dataouth[17]~66 (
// Equation(s):
// \dataouth[17]~66_combout  = (\Mult0|auto_generated|add9_result[31]~62_combout  & ((\Mult0|auto_generated|mac_out4~DATAOUT31  & (\dataouth[16]~65  & VCC)) # (!\Mult0|auto_generated|mac_out4~DATAOUT31  & (!\dataouth[16]~65 )))) # 
// (!\Mult0|auto_generated|add9_result[31]~62_combout  & ((\Mult0|auto_generated|mac_out4~DATAOUT31  & (!\dataouth[16]~65 )) # (!\Mult0|auto_generated|mac_out4~DATAOUT31  & ((\dataouth[16]~65 ) # (GND)))))
// \dataouth[17]~67  = CARRY((\Mult0|auto_generated|add9_result[31]~62_combout  & (!\Mult0|auto_generated|mac_out4~DATAOUT31  & !\dataouth[16]~65 )) # (!\Mult0|auto_generated|add9_result[31]~62_combout  & ((!\dataouth[16]~65 ) # 
// (!\Mult0|auto_generated|mac_out4~DATAOUT31 ))))

	.dataa(\Mult0|auto_generated|add9_result[31]~62_combout ),
	.datab(\Mult0|auto_generated|mac_out4~DATAOUT31 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\dataouth[16]~65 ),
	.combout(\dataouth[17]~66_combout ),
	.cout(\dataouth[17]~67 ));
// synopsys translate_off
defparam \dataouth[17]~66 .lut_mask = 16'h9617;
defparam \dataouth[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X58_Y1_N1
cycloneii_lcell_ff \dataouth[17]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dataouth[17]~66_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataouth[17]~reg0_regout ));

// Location: LCCOMB_X57_Y1_N16
cycloneii_lcell_comb \Mult0|auto_generated|add9_result[32]~64 (
// Equation(s):
// \Mult0|auto_generated|add9_result[32]~64_combout  = !\Mult0|auto_generated|add9_result[31]~63 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add9_result[31]~63 ),
	.combout(\Mult0|auto_generated|add9_result[32]~64_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0|auto_generated|add9_result[32]~64 .lut_mask = 16'h0F0F;
defparam \Mult0|auto_generated|add9_result[32]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y1_N2
cycloneii_lcell_comb \dataouth[18]~68 (
// Equation(s):
// \dataouth[18]~68_combout  = ((\Mult0|auto_generated|mac_out8~DATAOUT14  $ (\Mult0|auto_generated|add9_result[32]~64_combout  $ (!\dataouth[17]~67 )))) # (GND)
// \dataouth[18]~69  = CARRY((\Mult0|auto_generated|mac_out8~DATAOUT14  & ((\Mult0|auto_generated|add9_result[32]~64_combout ) # (!\dataouth[17]~67 ))) # (!\Mult0|auto_generated|mac_out8~DATAOUT14  & (\Mult0|auto_generated|add9_result[32]~64_combout  & 
// !\dataouth[17]~67 )))

	.dataa(\Mult0|auto_generated|mac_out8~DATAOUT14 ),
	.datab(\Mult0|auto_generated|add9_result[32]~64_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\dataouth[17]~67 ),
	.combout(\dataouth[18]~68_combout ),
	.cout(\dataouth[18]~69 ));
// synopsys translate_off
defparam \dataouth[18]~68 .lut_mask = 16'h698E;
defparam \dataouth[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X58_Y1_N3
cycloneii_lcell_ff \dataouth[18]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dataouth[18]~68_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataouth[18]~reg0_regout ));

// Location: LCCOMB_X58_Y1_N4
cycloneii_lcell_comb \dataouth[19]~70 (
// Equation(s):
// \dataouth[19]~70_combout  = (\Mult0|auto_generated|mac_out8~DATAOUT15  & (!\dataouth[18]~69 )) # (!\Mult0|auto_generated|mac_out8~DATAOUT15  & ((\dataouth[18]~69 ) # (GND)))
// \dataouth[19]~71  = CARRY((!\dataouth[18]~69 ) # (!\Mult0|auto_generated|mac_out8~DATAOUT15 ))

	.dataa(vcc),
	.datab(\Mult0|auto_generated|mac_out8~DATAOUT15 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\dataouth[18]~69 ),
	.combout(\dataouth[19]~70_combout ),
	.cout(\dataouth[19]~71 ));
// synopsys translate_off
defparam \dataouth[19]~70 .lut_mask = 16'h3C3F;
defparam \dataouth[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X58_Y1_N5
cycloneii_lcell_ff \dataouth[19]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dataouth[19]~70_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataouth[19]~reg0_regout ));

// Location: LCCOMB_X58_Y1_N6
cycloneii_lcell_comb \dataouth[20]~72 (
// Equation(s):
// \dataouth[20]~72_combout  = (\Mult0|auto_generated|mac_out8~DATAOUT16  & (\dataouth[19]~71  $ (GND))) # (!\Mult0|auto_generated|mac_out8~DATAOUT16  & (!\dataouth[19]~71  & VCC))
// \dataouth[20]~73  = CARRY((\Mult0|auto_generated|mac_out8~DATAOUT16  & !\dataouth[19]~71 ))

	.dataa(vcc),
	.datab(\Mult0|auto_generated|mac_out8~DATAOUT16 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\dataouth[19]~71 ),
	.combout(\dataouth[20]~72_combout ),
	.cout(\dataouth[20]~73 ));
// synopsys translate_off
defparam \dataouth[20]~72 .lut_mask = 16'hC30C;
defparam \dataouth[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X58_Y1_N7
cycloneii_lcell_ff \dataouth[20]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dataouth[20]~72_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataouth[20]~reg0_regout ));

// Location: LCCOMB_X58_Y1_N8
cycloneii_lcell_comb \dataouth[21]~74 (
// Equation(s):
// \dataouth[21]~74_combout  = (\Mult0|auto_generated|mac_out8~DATAOUT17  & (!\dataouth[20]~73 )) # (!\Mult0|auto_generated|mac_out8~DATAOUT17  & ((\dataouth[20]~73 ) # (GND)))
// \dataouth[21]~75  = CARRY((!\dataouth[20]~73 ) # (!\Mult0|auto_generated|mac_out8~DATAOUT17 ))

	.dataa(vcc),
	.datab(\Mult0|auto_generated|mac_out8~DATAOUT17 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\dataouth[20]~73 ),
	.combout(\dataouth[21]~74_combout ),
	.cout(\dataouth[21]~75 ));
// synopsys translate_off
defparam \dataouth[21]~74 .lut_mask = 16'h3C3F;
defparam \dataouth[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X58_Y1_N9
cycloneii_lcell_ff \dataouth[21]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dataouth[21]~74_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataouth[21]~reg0_regout ));

// Location: LCCOMB_X58_Y1_N10
cycloneii_lcell_comb \dataouth[22]~76 (
// Equation(s):
// \dataouth[22]~76_combout  = (\Mult0|auto_generated|mac_out8~DATAOUT18  & (\dataouth[21]~75  $ (GND))) # (!\Mult0|auto_generated|mac_out8~DATAOUT18  & (!\dataouth[21]~75  & VCC))
// \dataouth[22]~77  = CARRY((\Mult0|auto_generated|mac_out8~DATAOUT18  & !\dataouth[21]~75 ))

	.dataa(vcc),
	.datab(\Mult0|auto_generated|mac_out8~DATAOUT18 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\dataouth[21]~75 ),
	.combout(\dataouth[22]~76_combout ),
	.cout(\dataouth[22]~77 ));
// synopsys translate_off
defparam \dataouth[22]~76 .lut_mask = 16'hC30C;
defparam \dataouth[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X58_Y1_N11
cycloneii_lcell_ff \dataouth[22]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dataouth[22]~76_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataouth[22]~reg0_regout ));

// Location: LCCOMB_X58_Y1_N12
cycloneii_lcell_comb \dataouth[23]~78 (
// Equation(s):
// \dataouth[23]~78_combout  = (\Mult0|auto_generated|mac_out8~DATAOUT19  & (!\dataouth[22]~77 )) # (!\Mult0|auto_generated|mac_out8~DATAOUT19  & ((\dataouth[22]~77 ) # (GND)))
// \dataouth[23]~79  = CARRY((!\dataouth[22]~77 ) # (!\Mult0|auto_generated|mac_out8~DATAOUT19 ))

	.dataa(vcc),
	.datab(\Mult0|auto_generated|mac_out8~DATAOUT19 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\dataouth[22]~77 ),
	.combout(\dataouth[23]~78_combout ),
	.cout(\dataouth[23]~79 ));
// synopsys translate_off
defparam \dataouth[23]~78 .lut_mask = 16'h3C3F;
defparam \dataouth[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X58_Y1_N13
cycloneii_lcell_ff \dataouth[23]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dataouth[23]~78_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataouth[23]~reg0_regout ));

// Location: LCCOMB_X58_Y1_N14
cycloneii_lcell_comb \dataouth[24]~80 (
// Equation(s):
// \dataouth[24]~80_combout  = (\Mult0|auto_generated|mac_out8~DATAOUT20  & (\dataouth[23]~79  $ (GND))) # (!\Mult0|auto_generated|mac_out8~DATAOUT20  & (!\dataouth[23]~79  & VCC))
// \dataouth[24]~81  = CARRY((\Mult0|auto_generated|mac_out8~DATAOUT20  & !\dataouth[23]~79 ))

	.dataa(vcc),
	.datab(\Mult0|auto_generated|mac_out8~DATAOUT20 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\dataouth[23]~79 ),
	.combout(\dataouth[24]~80_combout ),
	.cout(\dataouth[24]~81 ));
// synopsys translate_off
defparam \dataouth[24]~80 .lut_mask = 16'hC30C;
defparam \dataouth[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X58_Y1_N15
cycloneii_lcell_ff \dataouth[24]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dataouth[24]~80_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataouth[24]~reg0_regout ));

// Location: LCCOMB_X58_Y1_N16
cycloneii_lcell_comb \dataouth[25]~82 (
// Equation(s):
// \dataouth[25]~82_combout  = (\Mult0|auto_generated|mac_out8~DATAOUT21  & (!\dataouth[24]~81 )) # (!\Mult0|auto_generated|mac_out8~DATAOUT21  & ((\dataouth[24]~81 ) # (GND)))
// \dataouth[25]~83  = CARRY((!\dataouth[24]~81 ) # (!\Mult0|auto_generated|mac_out8~DATAOUT21 ))

	.dataa(vcc),
	.datab(\Mult0|auto_generated|mac_out8~DATAOUT21 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\dataouth[24]~81 ),
	.combout(\dataouth[25]~82_combout ),
	.cout(\dataouth[25]~83 ));
// synopsys translate_off
defparam \dataouth[25]~82 .lut_mask = 16'h3C3F;
defparam \dataouth[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X58_Y1_N17
cycloneii_lcell_ff \dataouth[25]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dataouth[25]~82_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataouth[25]~reg0_regout ));

// Location: LCCOMB_X58_Y1_N18
cycloneii_lcell_comb \dataouth[26]~84 (
// Equation(s):
// \dataouth[26]~84_combout  = (\Mult0|auto_generated|mac_out8~DATAOUT22  & (\dataouth[25]~83  $ (GND))) # (!\Mult0|auto_generated|mac_out8~DATAOUT22  & (!\dataouth[25]~83  & VCC))
// \dataouth[26]~85  = CARRY((\Mult0|auto_generated|mac_out8~DATAOUT22  & !\dataouth[25]~83 ))

	.dataa(\Mult0|auto_generated|mac_out8~DATAOUT22 ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\dataouth[25]~83 ),
	.combout(\dataouth[26]~84_combout ),
	.cout(\dataouth[26]~85 ));
// synopsys translate_off
defparam \dataouth[26]~84 .lut_mask = 16'hA50A;
defparam \dataouth[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X58_Y1_N19
cycloneii_lcell_ff \dataouth[26]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dataouth[26]~84_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataouth[26]~reg0_regout ));

// Location: LCCOMB_X58_Y1_N20
cycloneii_lcell_comb \dataouth[27]~86 (
// Equation(s):
// \dataouth[27]~86_combout  = (\Mult0|auto_generated|mac_out8~DATAOUT23  & (!\dataouth[26]~85 )) # (!\Mult0|auto_generated|mac_out8~DATAOUT23  & ((\dataouth[26]~85 ) # (GND)))
// \dataouth[27]~87  = CARRY((!\dataouth[26]~85 ) # (!\Mult0|auto_generated|mac_out8~DATAOUT23 ))

	.dataa(\Mult0|auto_generated|mac_out8~DATAOUT23 ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\dataouth[26]~85 ),
	.combout(\dataouth[27]~86_combout ),
	.cout(\dataouth[27]~87 ));
// synopsys translate_off
defparam \dataouth[27]~86 .lut_mask = 16'h5A5F;
defparam \dataouth[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X58_Y1_N21
cycloneii_lcell_ff \dataouth[27]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dataouth[27]~86_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataouth[27]~reg0_regout ));

// Location: LCCOMB_X58_Y1_N22
cycloneii_lcell_comb \dataouth[28]~88 (
// Equation(s):
// \dataouth[28]~88_combout  = (\Mult0|auto_generated|mac_out8~DATAOUT24  & (\dataouth[27]~87  $ (GND))) # (!\Mult0|auto_generated|mac_out8~DATAOUT24  & (!\dataouth[27]~87  & VCC))
// \dataouth[28]~89  = CARRY((\Mult0|auto_generated|mac_out8~DATAOUT24  & !\dataouth[27]~87 ))

	.dataa(vcc),
	.datab(\Mult0|auto_generated|mac_out8~DATAOUT24 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\dataouth[27]~87 ),
	.combout(\dataouth[28]~88_combout ),
	.cout(\dataouth[28]~89 ));
// synopsys translate_off
defparam \dataouth[28]~88 .lut_mask = 16'hC30C;
defparam \dataouth[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X58_Y1_N23
cycloneii_lcell_ff \dataouth[28]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dataouth[28]~88_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataouth[28]~reg0_regout ));

// Location: LCCOMB_X58_Y1_N24
cycloneii_lcell_comb \dataouth[29]~90 (
// Equation(s):
// \dataouth[29]~90_combout  = (\Mult0|auto_generated|mac_out8~DATAOUT25  & (!\dataouth[28]~89 )) # (!\Mult0|auto_generated|mac_out8~DATAOUT25  & ((\dataouth[28]~89 ) # (GND)))
// \dataouth[29]~91  = CARRY((!\dataouth[28]~89 ) # (!\Mult0|auto_generated|mac_out8~DATAOUT25 ))

	.dataa(\Mult0|auto_generated|mac_out8~DATAOUT25 ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\dataouth[28]~89 ),
	.combout(\dataouth[29]~90_combout ),
	.cout(\dataouth[29]~91 ));
// synopsys translate_off
defparam \dataouth[29]~90 .lut_mask = 16'h5A5F;
defparam \dataouth[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X58_Y1_N25
cycloneii_lcell_ff \dataouth[29]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dataouth[29]~90_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataouth[29]~reg0_regout ));

// Location: LCCOMB_X58_Y1_N26
cycloneii_lcell_comb \dataouth[30]~92 (
// Equation(s):
// \dataouth[30]~92_combout  = (\Mult0|auto_generated|mac_out8~DATAOUT26  & (\dataouth[29]~91  $ (GND))) # (!\Mult0|auto_generated|mac_out8~DATAOUT26  & (!\dataouth[29]~91  & VCC))
// \dataouth[30]~93  = CARRY((\Mult0|auto_generated|mac_out8~DATAOUT26  & !\dataouth[29]~91 ))

	.dataa(vcc),
	.datab(\Mult0|auto_generated|mac_out8~DATAOUT26 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\dataouth[29]~91 ),
	.combout(\dataouth[30]~92_combout ),
	.cout(\dataouth[30]~93 ));
// synopsys translate_off
defparam \dataouth[30]~92 .lut_mask = 16'hC30C;
defparam \dataouth[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X58_Y1_N27
cycloneii_lcell_ff \dataouth[30]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dataouth[30]~92_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataouth[30]~reg0_regout ));

// Location: LCCOMB_X58_Y1_N28
cycloneii_lcell_comb \dataouth[31]~94 (
// Equation(s):
// \dataouth[31]~94_combout  = \dataouth[30]~93  $ (\Mult0|auto_generated|mac_out8~DATAOUT27 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mult0|auto_generated|mac_out8~DATAOUT27 ),
	.cin(\dataouth[30]~93 ),
	.combout(\dataouth[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \dataouth[31]~94 .lut_mask = 16'h0FF0;
defparam \dataouth[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X58_Y1_N29
cycloneii_lcell_ff \dataouth[31]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dataouth[31]~94_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataouth[31]~reg0_regout ));

// Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataoutl[0]~I (
	.datain(\dataoutl[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataoutl[0]));
// synopsys translate_off
defparam \dataoutl[0]~I .input_async_reset = "none";
defparam \dataoutl[0]~I .input_power_up = "low";
defparam \dataoutl[0]~I .input_register_mode = "none";
defparam \dataoutl[0]~I .input_sync_reset = "none";
defparam \dataoutl[0]~I .oe_async_reset = "none";
defparam \dataoutl[0]~I .oe_power_up = "low";
defparam \dataoutl[0]~I .oe_register_mode = "none";
defparam \dataoutl[0]~I .oe_sync_reset = "none";
defparam \dataoutl[0]~I .operation_mode = "output";
defparam \dataoutl[0]~I .output_async_reset = "none";
defparam \dataoutl[0]~I .output_power_up = "low";
defparam \dataoutl[0]~I .output_register_mode = "none";
defparam \dataoutl[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataoutl[1]~I (
	.datain(\dataoutl[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataoutl[1]));
// synopsys translate_off
defparam \dataoutl[1]~I .input_async_reset = "none";
defparam \dataoutl[1]~I .input_power_up = "low";
defparam \dataoutl[1]~I .input_register_mode = "none";
defparam \dataoutl[1]~I .input_sync_reset = "none";
defparam \dataoutl[1]~I .oe_async_reset = "none";
defparam \dataoutl[1]~I .oe_power_up = "low";
defparam \dataoutl[1]~I .oe_register_mode = "none";
defparam \dataoutl[1]~I .oe_sync_reset = "none";
defparam \dataoutl[1]~I .operation_mode = "output";
defparam \dataoutl[1]~I .output_async_reset = "none";
defparam \dataoutl[1]~I .output_power_up = "low";
defparam \dataoutl[1]~I .output_register_mode = "none";
defparam \dataoutl[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataoutl[2]~I (
	.datain(\dataoutl[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataoutl[2]));
// synopsys translate_off
defparam \dataoutl[2]~I .input_async_reset = "none";
defparam \dataoutl[2]~I .input_power_up = "low";
defparam \dataoutl[2]~I .input_register_mode = "none";
defparam \dataoutl[2]~I .input_sync_reset = "none";
defparam \dataoutl[2]~I .oe_async_reset = "none";
defparam \dataoutl[2]~I .oe_power_up = "low";
defparam \dataoutl[2]~I .oe_register_mode = "none";
defparam \dataoutl[2]~I .oe_sync_reset = "none";
defparam \dataoutl[2]~I .operation_mode = "output";
defparam \dataoutl[2]~I .output_async_reset = "none";
defparam \dataoutl[2]~I .output_power_up = "low";
defparam \dataoutl[2]~I .output_register_mode = "none";
defparam \dataoutl[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataoutl[3]~I (
	.datain(\dataoutl[3]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataoutl[3]));
// synopsys translate_off
defparam \dataoutl[3]~I .input_async_reset = "none";
defparam \dataoutl[3]~I .input_power_up = "low";
defparam \dataoutl[3]~I .input_register_mode = "none";
defparam \dataoutl[3]~I .input_sync_reset = "none";
defparam \dataoutl[3]~I .oe_async_reset = "none";
defparam \dataoutl[3]~I .oe_power_up = "low";
defparam \dataoutl[3]~I .oe_register_mode = "none";
defparam \dataoutl[3]~I .oe_sync_reset = "none";
defparam \dataoutl[3]~I .operation_mode = "output";
defparam \dataoutl[3]~I .output_async_reset = "none";
defparam \dataoutl[3]~I .output_power_up = "low";
defparam \dataoutl[3]~I .output_register_mode = "none";
defparam \dataoutl[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataoutl[4]~I (
	.datain(\dataoutl[4]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataoutl[4]));
// synopsys translate_off
defparam \dataoutl[4]~I .input_async_reset = "none";
defparam \dataoutl[4]~I .input_power_up = "low";
defparam \dataoutl[4]~I .input_register_mode = "none";
defparam \dataoutl[4]~I .input_sync_reset = "none";
defparam \dataoutl[4]~I .oe_async_reset = "none";
defparam \dataoutl[4]~I .oe_power_up = "low";
defparam \dataoutl[4]~I .oe_register_mode = "none";
defparam \dataoutl[4]~I .oe_sync_reset = "none";
defparam \dataoutl[4]~I .operation_mode = "output";
defparam \dataoutl[4]~I .output_async_reset = "none";
defparam \dataoutl[4]~I .output_power_up = "low";
defparam \dataoutl[4]~I .output_register_mode = "none";
defparam \dataoutl[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataoutl[5]~I (
	.datain(\dataoutl[5]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataoutl[5]));
// synopsys translate_off
defparam \dataoutl[5]~I .input_async_reset = "none";
defparam \dataoutl[5]~I .input_power_up = "low";
defparam \dataoutl[5]~I .input_register_mode = "none";
defparam \dataoutl[5]~I .input_sync_reset = "none";
defparam \dataoutl[5]~I .oe_async_reset = "none";
defparam \dataoutl[5]~I .oe_power_up = "low";
defparam \dataoutl[5]~I .oe_register_mode = "none";
defparam \dataoutl[5]~I .oe_sync_reset = "none";
defparam \dataoutl[5]~I .operation_mode = "output";
defparam \dataoutl[5]~I .output_async_reset = "none";
defparam \dataoutl[5]~I .output_power_up = "low";
defparam \dataoutl[5]~I .output_register_mode = "none";
defparam \dataoutl[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataoutl[6]~I (
	.datain(\dataoutl[6]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataoutl[6]));
// synopsys translate_off
defparam \dataoutl[6]~I .input_async_reset = "none";
defparam \dataoutl[6]~I .input_power_up = "low";
defparam \dataoutl[6]~I .input_register_mode = "none";
defparam \dataoutl[6]~I .input_sync_reset = "none";
defparam \dataoutl[6]~I .oe_async_reset = "none";
defparam \dataoutl[6]~I .oe_power_up = "low";
defparam \dataoutl[6]~I .oe_register_mode = "none";
defparam \dataoutl[6]~I .oe_sync_reset = "none";
defparam \dataoutl[6]~I .operation_mode = "output";
defparam \dataoutl[6]~I .output_async_reset = "none";
defparam \dataoutl[6]~I .output_power_up = "low";
defparam \dataoutl[6]~I .output_register_mode = "none";
defparam \dataoutl[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataoutl[7]~I (
	.datain(\dataoutl[7]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataoutl[7]));
// synopsys translate_off
defparam \dataoutl[7]~I .input_async_reset = "none";
defparam \dataoutl[7]~I .input_power_up = "low";
defparam \dataoutl[7]~I .input_register_mode = "none";
defparam \dataoutl[7]~I .input_sync_reset = "none";
defparam \dataoutl[7]~I .oe_async_reset = "none";
defparam \dataoutl[7]~I .oe_power_up = "low";
defparam \dataoutl[7]~I .oe_register_mode = "none";
defparam \dataoutl[7]~I .oe_sync_reset = "none";
defparam \dataoutl[7]~I .operation_mode = "output";
defparam \dataoutl[7]~I .output_async_reset = "none";
defparam \dataoutl[7]~I .output_power_up = "low";
defparam \dataoutl[7]~I .output_register_mode = "none";
defparam \dataoutl[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataoutl[8]~I (
	.datain(\dataoutl[8]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataoutl[8]));
// synopsys translate_off
defparam \dataoutl[8]~I .input_async_reset = "none";
defparam \dataoutl[8]~I .input_power_up = "low";
defparam \dataoutl[8]~I .input_register_mode = "none";
defparam \dataoutl[8]~I .input_sync_reset = "none";
defparam \dataoutl[8]~I .oe_async_reset = "none";
defparam \dataoutl[8]~I .oe_power_up = "low";
defparam \dataoutl[8]~I .oe_register_mode = "none";
defparam \dataoutl[8]~I .oe_sync_reset = "none";
defparam \dataoutl[8]~I .operation_mode = "output";
defparam \dataoutl[8]~I .output_async_reset = "none";
defparam \dataoutl[8]~I .output_power_up = "low";
defparam \dataoutl[8]~I .output_register_mode = "none";
defparam \dataoutl[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataoutl[9]~I (
	.datain(\dataoutl[9]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataoutl[9]));
// synopsys translate_off
defparam \dataoutl[9]~I .input_async_reset = "none";
defparam \dataoutl[9]~I .input_power_up = "low";
defparam \dataoutl[9]~I .input_register_mode = "none";
defparam \dataoutl[9]~I .input_sync_reset = "none";
defparam \dataoutl[9]~I .oe_async_reset = "none";
defparam \dataoutl[9]~I .oe_power_up = "low";
defparam \dataoutl[9]~I .oe_register_mode = "none";
defparam \dataoutl[9]~I .oe_sync_reset = "none";
defparam \dataoutl[9]~I .operation_mode = "output";
defparam \dataoutl[9]~I .output_async_reset = "none";
defparam \dataoutl[9]~I .output_power_up = "low";
defparam \dataoutl[9]~I .output_register_mode = "none";
defparam \dataoutl[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataoutl[10]~I (
	.datain(\dataoutl[10]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataoutl[10]));
// synopsys translate_off
defparam \dataoutl[10]~I .input_async_reset = "none";
defparam \dataoutl[10]~I .input_power_up = "low";
defparam \dataoutl[10]~I .input_register_mode = "none";
defparam \dataoutl[10]~I .input_sync_reset = "none";
defparam \dataoutl[10]~I .oe_async_reset = "none";
defparam \dataoutl[10]~I .oe_power_up = "low";
defparam \dataoutl[10]~I .oe_register_mode = "none";
defparam \dataoutl[10]~I .oe_sync_reset = "none";
defparam \dataoutl[10]~I .operation_mode = "output";
defparam \dataoutl[10]~I .output_async_reset = "none";
defparam \dataoutl[10]~I .output_power_up = "low";
defparam \dataoutl[10]~I .output_register_mode = "none";
defparam \dataoutl[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataoutl[11]~I (
	.datain(\dataoutl[11]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataoutl[11]));
// synopsys translate_off
defparam \dataoutl[11]~I .input_async_reset = "none";
defparam \dataoutl[11]~I .input_power_up = "low";
defparam \dataoutl[11]~I .input_register_mode = "none";
defparam \dataoutl[11]~I .input_sync_reset = "none";
defparam \dataoutl[11]~I .oe_async_reset = "none";
defparam \dataoutl[11]~I .oe_power_up = "low";
defparam \dataoutl[11]~I .oe_register_mode = "none";
defparam \dataoutl[11]~I .oe_sync_reset = "none";
defparam \dataoutl[11]~I .operation_mode = "output";
defparam \dataoutl[11]~I .output_async_reset = "none";
defparam \dataoutl[11]~I .output_power_up = "low";
defparam \dataoutl[11]~I .output_register_mode = "none";
defparam \dataoutl[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataoutl[12]~I (
	.datain(\dataoutl[12]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataoutl[12]));
// synopsys translate_off
defparam \dataoutl[12]~I .input_async_reset = "none";
defparam \dataoutl[12]~I .input_power_up = "low";
defparam \dataoutl[12]~I .input_register_mode = "none";
defparam \dataoutl[12]~I .input_sync_reset = "none";
defparam \dataoutl[12]~I .oe_async_reset = "none";
defparam \dataoutl[12]~I .oe_power_up = "low";
defparam \dataoutl[12]~I .oe_register_mode = "none";
defparam \dataoutl[12]~I .oe_sync_reset = "none";
defparam \dataoutl[12]~I .operation_mode = "output";
defparam \dataoutl[12]~I .output_async_reset = "none";
defparam \dataoutl[12]~I .output_power_up = "low";
defparam \dataoutl[12]~I .output_register_mode = "none";
defparam \dataoutl[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataoutl[13]~I (
	.datain(\dataoutl[13]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataoutl[13]));
// synopsys translate_off
defparam \dataoutl[13]~I .input_async_reset = "none";
defparam \dataoutl[13]~I .input_power_up = "low";
defparam \dataoutl[13]~I .input_register_mode = "none";
defparam \dataoutl[13]~I .input_sync_reset = "none";
defparam \dataoutl[13]~I .oe_async_reset = "none";
defparam \dataoutl[13]~I .oe_power_up = "low";
defparam \dataoutl[13]~I .oe_register_mode = "none";
defparam \dataoutl[13]~I .oe_sync_reset = "none";
defparam \dataoutl[13]~I .operation_mode = "output";
defparam \dataoutl[13]~I .output_async_reset = "none";
defparam \dataoutl[13]~I .output_power_up = "low";
defparam \dataoutl[13]~I .output_register_mode = "none";
defparam \dataoutl[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataoutl[14]~I (
	.datain(\dataoutl[14]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataoutl[14]));
// synopsys translate_off
defparam \dataoutl[14]~I .input_async_reset = "none";
defparam \dataoutl[14]~I .input_power_up = "low";
defparam \dataoutl[14]~I .input_register_mode = "none";
defparam \dataoutl[14]~I .input_sync_reset = "none";
defparam \dataoutl[14]~I .oe_async_reset = "none";
defparam \dataoutl[14]~I .oe_power_up = "low";
defparam \dataoutl[14]~I .oe_register_mode = "none";
defparam \dataoutl[14]~I .oe_sync_reset = "none";
defparam \dataoutl[14]~I .operation_mode = "output";
defparam \dataoutl[14]~I .output_async_reset = "none";
defparam \dataoutl[14]~I .output_power_up = "low";
defparam \dataoutl[14]~I .output_register_mode = "none";
defparam \dataoutl[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataoutl[15]~I (
	.datain(\dataoutl[15]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataoutl[15]));
// synopsys translate_off
defparam \dataoutl[15]~I .input_async_reset = "none";
defparam \dataoutl[15]~I .input_power_up = "low";
defparam \dataoutl[15]~I .input_register_mode = "none";
defparam \dataoutl[15]~I .input_sync_reset = "none";
defparam \dataoutl[15]~I .oe_async_reset = "none";
defparam \dataoutl[15]~I .oe_power_up = "low";
defparam \dataoutl[15]~I .oe_register_mode = "none";
defparam \dataoutl[15]~I .oe_sync_reset = "none";
defparam \dataoutl[15]~I .operation_mode = "output";
defparam \dataoutl[15]~I .output_async_reset = "none";
defparam \dataoutl[15]~I .output_power_up = "low";
defparam \dataoutl[15]~I .output_register_mode = "none";
defparam \dataoutl[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataoutl[16]~I (
	.datain(\dataoutl[16]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataoutl[16]));
// synopsys translate_off
defparam \dataoutl[16]~I .input_async_reset = "none";
defparam \dataoutl[16]~I .input_power_up = "low";
defparam \dataoutl[16]~I .input_register_mode = "none";
defparam \dataoutl[16]~I .input_sync_reset = "none";
defparam \dataoutl[16]~I .oe_async_reset = "none";
defparam \dataoutl[16]~I .oe_power_up = "low";
defparam \dataoutl[16]~I .oe_register_mode = "none";
defparam \dataoutl[16]~I .oe_sync_reset = "none";
defparam \dataoutl[16]~I .operation_mode = "output";
defparam \dataoutl[16]~I .output_async_reset = "none";
defparam \dataoutl[16]~I .output_power_up = "low";
defparam \dataoutl[16]~I .output_register_mode = "none";
defparam \dataoutl[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataoutl[17]~I (
	.datain(\dataoutl[17]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataoutl[17]));
// synopsys translate_off
defparam \dataoutl[17]~I .input_async_reset = "none";
defparam \dataoutl[17]~I .input_power_up = "low";
defparam \dataoutl[17]~I .input_register_mode = "none";
defparam \dataoutl[17]~I .input_sync_reset = "none";
defparam \dataoutl[17]~I .oe_async_reset = "none";
defparam \dataoutl[17]~I .oe_power_up = "low";
defparam \dataoutl[17]~I .oe_register_mode = "none";
defparam \dataoutl[17]~I .oe_sync_reset = "none";
defparam \dataoutl[17]~I .operation_mode = "output";
defparam \dataoutl[17]~I .output_async_reset = "none";
defparam \dataoutl[17]~I .output_power_up = "low";
defparam \dataoutl[17]~I .output_register_mode = "none";
defparam \dataoutl[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataoutl[18]~I (
	.datain(\dataoutl[18]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataoutl[18]));
// synopsys translate_off
defparam \dataoutl[18]~I .input_async_reset = "none";
defparam \dataoutl[18]~I .input_power_up = "low";
defparam \dataoutl[18]~I .input_register_mode = "none";
defparam \dataoutl[18]~I .input_sync_reset = "none";
defparam \dataoutl[18]~I .oe_async_reset = "none";
defparam \dataoutl[18]~I .oe_power_up = "low";
defparam \dataoutl[18]~I .oe_register_mode = "none";
defparam \dataoutl[18]~I .oe_sync_reset = "none";
defparam \dataoutl[18]~I .operation_mode = "output";
defparam \dataoutl[18]~I .output_async_reset = "none";
defparam \dataoutl[18]~I .output_power_up = "low";
defparam \dataoutl[18]~I .output_register_mode = "none";
defparam \dataoutl[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataoutl[19]~I (
	.datain(\dataoutl[19]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataoutl[19]));
// synopsys translate_off
defparam \dataoutl[19]~I .input_async_reset = "none";
defparam \dataoutl[19]~I .input_power_up = "low";
defparam \dataoutl[19]~I .input_register_mode = "none";
defparam \dataoutl[19]~I .input_sync_reset = "none";
defparam \dataoutl[19]~I .oe_async_reset = "none";
defparam \dataoutl[19]~I .oe_power_up = "low";
defparam \dataoutl[19]~I .oe_register_mode = "none";
defparam \dataoutl[19]~I .oe_sync_reset = "none";
defparam \dataoutl[19]~I .operation_mode = "output";
defparam \dataoutl[19]~I .output_async_reset = "none";
defparam \dataoutl[19]~I .output_power_up = "low";
defparam \dataoutl[19]~I .output_register_mode = "none";
defparam \dataoutl[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataoutl[20]~I (
	.datain(\dataoutl[20]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataoutl[20]));
// synopsys translate_off
defparam \dataoutl[20]~I .input_async_reset = "none";
defparam \dataoutl[20]~I .input_power_up = "low";
defparam \dataoutl[20]~I .input_register_mode = "none";
defparam \dataoutl[20]~I .input_sync_reset = "none";
defparam \dataoutl[20]~I .oe_async_reset = "none";
defparam \dataoutl[20]~I .oe_power_up = "low";
defparam \dataoutl[20]~I .oe_register_mode = "none";
defparam \dataoutl[20]~I .oe_sync_reset = "none";
defparam \dataoutl[20]~I .operation_mode = "output";
defparam \dataoutl[20]~I .output_async_reset = "none";
defparam \dataoutl[20]~I .output_power_up = "low";
defparam \dataoutl[20]~I .output_register_mode = "none";
defparam \dataoutl[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataoutl[21]~I (
	.datain(\dataoutl[21]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataoutl[21]));
// synopsys translate_off
defparam \dataoutl[21]~I .input_async_reset = "none";
defparam \dataoutl[21]~I .input_power_up = "low";
defparam \dataoutl[21]~I .input_register_mode = "none";
defparam \dataoutl[21]~I .input_sync_reset = "none";
defparam \dataoutl[21]~I .oe_async_reset = "none";
defparam \dataoutl[21]~I .oe_power_up = "low";
defparam \dataoutl[21]~I .oe_register_mode = "none";
defparam \dataoutl[21]~I .oe_sync_reset = "none";
defparam \dataoutl[21]~I .operation_mode = "output";
defparam \dataoutl[21]~I .output_async_reset = "none";
defparam \dataoutl[21]~I .output_power_up = "low";
defparam \dataoutl[21]~I .output_register_mode = "none";
defparam \dataoutl[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataoutl[22]~I (
	.datain(\dataoutl[22]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataoutl[22]));
// synopsys translate_off
defparam \dataoutl[22]~I .input_async_reset = "none";
defparam \dataoutl[22]~I .input_power_up = "low";
defparam \dataoutl[22]~I .input_register_mode = "none";
defparam \dataoutl[22]~I .input_sync_reset = "none";
defparam \dataoutl[22]~I .oe_async_reset = "none";
defparam \dataoutl[22]~I .oe_power_up = "low";
defparam \dataoutl[22]~I .oe_register_mode = "none";
defparam \dataoutl[22]~I .oe_sync_reset = "none";
defparam \dataoutl[22]~I .operation_mode = "output";
defparam \dataoutl[22]~I .output_async_reset = "none";
defparam \dataoutl[22]~I .output_power_up = "low";
defparam \dataoutl[22]~I .output_register_mode = "none";
defparam \dataoutl[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataoutl[23]~I (
	.datain(\dataoutl[23]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataoutl[23]));
// synopsys translate_off
defparam \dataoutl[23]~I .input_async_reset = "none";
defparam \dataoutl[23]~I .input_power_up = "low";
defparam \dataoutl[23]~I .input_register_mode = "none";
defparam \dataoutl[23]~I .input_sync_reset = "none";
defparam \dataoutl[23]~I .oe_async_reset = "none";
defparam \dataoutl[23]~I .oe_power_up = "low";
defparam \dataoutl[23]~I .oe_register_mode = "none";
defparam \dataoutl[23]~I .oe_sync_reset = "none";
defparam \dataoutl[23]~I .operation_mode = "output";
defparam \dataoutl[23]~I .output_async_reset = "none";
defparam \dataoutl[23]~I .output_power_up = "low";
defparam \dataoutl[23]~I .output_register_mode = "none";
defparam \dataoutl[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataoutl[24]~I (
	.datain(\dataoutl[24]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataoutl[24]));
// synopsys translate_off
defparam \dataoutl[24]~I .input_async_reset = "none";
defparam \dataoutl[24]~I .input_power_up = "low";
defparam \dataoutl[24]~I .input_register_mode = "none";
defparam \dataoutl[24]~I .input_sync_reset = "none";
defparam \dataoutl[24]~I .oe_async_reset = "none";
defparam \dataoutl[24]~I .oe_power_up = "low";
defparam \dataoutl[24]~I .oe_register_mode = "none";
defparam \dataoutl[24]~I .oe_sync_reset = "none";
defparam \dataoutl[24]~I .operation_mode = "output";
defparam \dataoutl[24]~I .output_async_reset = "none";
defparam \dataoutl[24]~I .output_power_up = "low";
defparam \dataoutl[24]~I .output_register_mode = "none";
defparam \dataoutl[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataoutl[25]~I (
	.datain(\dataoutl[25]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataoutl[25]));
// synopsys translate_off
defparam \dataoutl[25]~I .input_async_reset = "none";
defparam \dataoutl[25]~I .input_power_up = "low";
defparam \dataoutl[25]~I .input_register_mode = "none";
defparam \dataoutl[25]~I .input_sync_reset = "none";
defparam \dataoutl[25]~I .oe_async_reset = "none";
defparam \dataoutl[25]~I .oe_power_up = "low";
defparam \dataoutl[25]~I .oe_register_mode = "none";
defparam \dataoutl[25]~I .oe_sync_reset = "none";
defparam \dataoutl[25]~I .operation_mode = "output";
defparam \dataoutl[25]~I .output_async_reset = "none";
defparam \dataoutl[25]~I .output_power_up = "low";
defparam \dataoutl[25]~I .output_register_mode = "none";
defparam \dataoutl[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataoutl[26]~I (
	.datain(\dataoutl[26]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataoutl[26]));
// synopsys translate_off
defparam \dataoutl[26]~I .input_async_reset = "none";
defparam \dataoutl[26]~I .input_power_up = "low";
defparam \dataoutl[26]~I .input_register_mode = "none";
defparam \dataoutl[26]~I .input_sync_reset = "none";
defparam \dataoutl[26]~I .oe_async_reset = "none";
defparam \dataoutl[26]~I .oe_power_up = "low";
defparam \dataoutl[26]~I .oe_register_mode = "none";
defparam \dataoutl[26]~I .oe_sync_reset = "none";
defparam \dataoutl[26]~I .operation_mode = "output";
defparam \dataoutl[26]~I .output_async_reset = "none";
defparam \dataoutl[26]~I .output_power_up = "low";
defparam \dataoutl[26]~I .output_register_mode = "none";
defparam \dataoutl[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataoutl[27]~I (
	.datain(\dataoutl[27]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataoutl[27]));
// synopsys translate_off
defparam \dataoutl[27]~I .input_async_reset = "none";
defparam \dataoutl[27]~I .input_power_up = "low";
defparam \dataoutl[27]~I .input_register_mode = "none";
defparam \dataoutl[27]~I .input_sync_reset = "none";
defparam \dataoutl[27]~I .oe_async_reset = "none";
defparam \dataoutl[27]~I .oe_power_up = "low";
defparam \dataoutl[27]~I .oe_register_mode = "none";
defparam \dataoutl[27]~I .oe_sync_reset = "none";
defparam \dataoutl[27]~I .operation_mode = "output";
defparam \dataoutl[27]~I .output_async_reset = "none";
defparam \dataoutl[27]~I .output_power_up = "low";
defparam \dataoutl[27]~I .output_register_mode = "none";
defparam \dataoutl[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataoutl[28]~I (
	.datain(\dataoutl[28]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataoutl[28]));
// synopsys translate_off
defparam \dataoutl[28]~I .input_async_reset = "none";
defparam \dataoutl[28]~I .input_power_up = "low";
defparam \dataoutl[28]~I .input_register_mode = "none";
defparam \dataoutl[28]~I .input_sync_reset = "none";
defparam \dataoutl[28]~I .oe_async_reset = "none";
defparam \dataoutl[28]~I .oe_power_up = "low";
defparam \dataoutl[28]~I .oe_register_mode = "none";
defparam \dataoutl[28]~I .oe_sync_reset = "none";
defparam \dataoutl[28]~I .operation_mode = "output";
defparam \dataoutl[28]~I .output_async_reset = "none";
defparam \dataoutl[28]~I .output_power_up = "low";
defparam \dataoutl[28]~I .output_register_mode = "none";
defparam \dataoutl[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataoutl[29]~I (
	.datain(\dataoutl[29]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataoutl[29]));
// synopsys translate_off
defparam \dataoutl[29]~I .input_async_reset = "none";
defparam \dataoutl[29]~I .input_power_up = "low";
defparam \dataoutl[29]~I .input_register_mode = "none";
defparam \dataoutl[29]~I .input_sync_reset = "none";
defparam \dataoutl[29]~I .oe_async_reset = "none";
defparam \dataoutl[29]~I .oe_power_up = "low";
defparam \dataoutl[29]~I .oe_register_mode = "none";
defparam \dataoutl[29]~I .oe_sync_reset = "none";
defparam \dataoutl[29]~I .operation_mode = "output";
defparam \dataoutl[29]~I .output_async_reset = "none";
defparam \dataoutl[29]~I .output_power_up = "low";
defparam \dataoutl[29]~I .output_register_mode = "none";
defparam \dataoutl[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataoutl[30]~I (
	.datain(\dataoutl[30]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataoutl[30]));
// synopsys translate_off
defparam \dataoutl[30]~I .input_async_reset = "none";
defparam \dataoutl[30]~I .input_power_up = "low";
defparam \dataoutl[30]~I .input_register_mode = "none";
defparam \dataoutl[30]~I .input_sync_reset = "none";
defparam \dataoutl[30]~I .oe_async_reset = "none";
defparam \dataoutl[30]~I .oe_power_up = "low";
defparam \dataoutl[30]~I .oe_register_mode = "none";
defparam \dataoutl[30]~I .oe_sync_reset = "none";
defparam \dataoutl[30]~I .operation_mode = "output";
defparam \dataoutl[30]~I .output_async_reset = "none";
defparam \dataoutl[30]~I .output_power_up = "low";
defparam \dataoutl[30]~I .output_register_mode = "none";
defparam \dataoutl[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataoutl[31]~I (
	.datain(\dataoutl[31]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataoutl[31]));
// synopsys translate_off
defparam \dataoutl[31]~I .input_async_reset = "none";
defparam \dataoutl[31]~I .input_power_up = "low";
defparam \dataoutl[31]~I .input_register_mode = "none";
defparam \dataoutl[31]~I .input_sync_reset = "none";
defparam \dataoutl[31]~I .oe_async_reset = "none";
defparam \dataoutl[31]~I .oe_power_up = "low";
defparam \dataoutl[31]~I .oe_register_mode = "none";
defparam \dataoutl[31]~I .oe_sync_reset = "none";
defparam \dataoutl[31]~I .operation_mode = "output";
defparam \dataoutl[31]~I .output_async_reset = "none";
defparam \dataoutl[31]~I .output_power_up = "low";
defparam \dataoutl[31]~I .output_register_mode = "none";
defparam \dataoutl[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataouth[0]~I (
	.datain(\dataouth[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataouth[0]));
// synopsys translate_off
defparam \dataouth[0]~I .input_async_reset = "none";
defparam \dataouth[0]~I .input_power_up = "low";
defparam \dataouth[0]~I .input_register_mode = "none";
defparam \dataouth[0]~I .input_sync_reset = "none";
defparam \dataouth[0]~I .oe_async_reset = "none";
defparam \dataouth[0]~I .oe_power_up = "low";
defparam \dataouth[0]~I .oe_register_mode = "none";
defparam \dataouth[0]~I .oe_sync_reset = "none";
defparam \dataouth[0]~I .operation_mode = "output";
defparam \dataouth[0]~I .output_async_reset = "none";
defparam \dataouth[0]~I .output_power_up = "low";
defparam \dataouth[0]~I .output_register_mode = "none";
defparam \dataouth[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataouth[1]~I (
	.datain(\dataouth[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataouth[1]));
// synopsys translate_off
defparam \dataouth[1]~I .input_async_reset = "none";
defparam \dataouth[1]~I .input_power_up = "low";
defparam \dataouth[1]~I .input_register_mode = "none";
defparam \dataouth[1]~I .input_sync_reset = "none";
defparam \dataouth[1]~I .oe_async_reset = "none";
defparam \dataouth[1]~I .oe_power_up = "low";
defparam \dataouth[1]~I .oe_register_mode = "none";
defparam \dataouth[1]~I .oe_sync_reset = "none";
defparam \dataouth[1]~I .operation_mode = "output";
defparam \dataouth[1]~I .output_async_reset = "none";
defparam \dataouth[1]~I .output_power_up = "low";
defparam \dataouth[1]~I .output_register_mode = "none";
defparam \dataouth[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataouth[2]~I (
	.datain(\dataouth[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataouth[2]));
// synopsys translate_off
defparam \dataouth[2]~I .input_async_reset = "none";
defparam \dataouth[2]~I .input_power_up = "low";
defparam \dataouth[2]~I .input_register_mode = "none";
defparam \dataouth[2]~I .input_sync_reset = "none";
defparam \dataouth[2]~I .oe_async_reset = "none";
defparam \dataouth[2]~I .oe_power_up = "low";
defparam \dataouth[2]~I .oe_register_mode = "none";
defparam \dataouth[2]~I .oe_sync_reset = "none";
defparam \dataouth[2]~I .operation_mode = "output";
defparam \dataouth[2]~I .output_async_reset = "none";
defparam \dataouth[2]~I .output_power_up = "low";
defparam \dataouth[2]~I .output_register_mode = "none";
defparam \dataouth[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataouth[3]~I (
	.datain(\dataouth[3]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataouth[3]));
// synopsys translate_off
defparam \dataouth[3]~I .input_async_reset = "none";
defparam \dataouth[3]~I .input_power_up = "low";
defparam \dataouth[3]~I .input_register_mode = "none";
defparam \dataouth[3]~I .input_sync_reset = "none";
defparam \dataouth[3]~I .oe_async_reset = "none";
defparam \dataouth[3]~I .oe_power_up = "low";
defparam \dataouth[3]~I .oe_register_mode = "none";
defparam \dataouth[3]~I .oe_sync_reset = "none";
defparam \dataouth[3]~I .operation_mode = "output";
defparam \dataouth[3]~I .output_async_reset = "none";
defparam \dataouth[3]~I .output_power_up = "low";
defparam \dataouth[3]~I .output_register_mode = "none";
defparam \dataouth[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataouth[4]~I (
	.datain(\dataouth[4]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataouth[4]));
// synopsys translate_off
defparam \dataouth[4]~I .input_async_reset = "none";
defparam \dataouth[4]~I .input_power_up = "low";
defparam \dataouth[4]~I .input_register_mode = "none";
defparam \dataouth[4]~I .input_sync_reset = "none";
defparam \dataouth[4]~I .oe_async_reset = "none";
defparam \dataouth[4]~I .oe_power_up = "low";
defparam \dataouth[4]~I .oe_register_mode = "none";
defparam \dataouth[4]~I .oe_sync_reset = "none";
defparam \dataouth[4]~I .operation_mode = "output";
defparam \dataouth[4]~I .output_async_reset = "none";
defparam \dataouth[4]~I .output_power_up = "low";
defparam \dataouth[4]~I .output_register_mode = "none";
defparam \dataouth[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataouth[5]~I (
	.datain(\dataouth[5]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataouth[5]));
// synopsys translate_off
defparam \dataouth[5]~I .input_async_reset = "none";
defparam \dataouth[5]~I .input_power_up = "low";
defparam \dataouth[5]~I .input_register_mode = "none";
defparam \dataouth[5]~I .input_sync_reset = "none";
defparam \dataouth[5]~I .oe_async_reset = "none";
defparam \dataouth[5]~I .oe_power_up = "low";
defparam \dataouth[5]~I .oe_register_mode = "none";
defparam \dataouth[5]~I .oe_sync_reset = "none";
defparam \dataouth[5]~I .operation_mode = "output";
defparam \dataouth[5]~I .output_async_reset = "none";
defparam \dataouth[5]~I .output_power_up = "low";
defparam \dataouth[5]~I .output_register_mode = "none";
defparam \dataouth[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataouth[6]~I (
	.datain(\dataouth[6]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataouth[6]));
// synopsys translate_off
defparam \dataouth[6]~I .input_async_reset = "none";
defparam \dataouth[6]~I .input_power_up = "low";
defparam \dataouth[6]~I .input_register_mode = "none";
defparam \dataouth[6]~I .input_sync_reset = "none";
defparam \dataouth[6]~I .oe_async_reset = "none";
defparam \dataouth[6]~I .oe_power_up = "low";
defparam \dataouth[6]~I .oe_register_mode = "none";
defparam \dataouth[6]~I .oe_sync_reset = "none";
defparam \dataouth[6]~I .operation_mode = "output";
defparam \dataouth[6]~I .output_async_reset = "none";
defparam \dataouth[6]~I .output_power_up = "low";
defparam \dataouth[6]~I .output_register_mode = "none";
defparam \dataouth[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataouth[7]~I (
	.datain(\dataouth[7]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataouth[7]));
// synopsys translate_off
defparam \dataouth[7]~I .input_async_reset = "none";
defparam \dataouth[7]~I .input_power_up = "low";
defparam \dataouth[7]~I .input_register_mode = "none";
defparam \dataouth[7]~I .input_sync_reset = "none";
defparam \dataouth[7]~I .oe_async_reset = "none";
defparam \dataouth[7]~I .oe_power_up = "low";
defparam \dataouth[7]~I .oe_register_mode = "none";
defparam \dataouth[7]~I .oe_sync_reset = "none";
defparam \dataouth[7]~I .operation_mode = "output";
defparam \dataouth[7]~I .output_async_reset = "none";
defparam \dataouth[7]~I .output_power_up = "low";
defparam \dataouth[7]~I .output_register_mode = "none";
defparam \dataouth[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataouth[8]~I (
	.datain(\dataouth[8]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataouth[8]));
// synopsys translate_off
defparam \dataouth[8]~I .input_async_reset = "none";
defparam \dataouth[8]~I .input_power_up = "low";
defparam \dataouth[8]~I .input_register_mode = "none";
defparam \dataouth[8]~I .input_sync_reset = "none";
defparam \dataouth[8]~I .oe_async_reset = "none";
defparam \dataouth[8]~I .oe_power_up = "low";
defparam \dataouth[8]~I .oe_register_mode = "none";
defparam \dataouth[8]~I .oe_sync_reset = "none";
defparam \dataouth[8]~I .operation_mode = "output";
defparam \dataouth[8]~I .output_async_reset = "none";
defparam \dataouth[8]~I .output_power_up = "low";
defparam \dataouth[8]~I .output_register_mode = "none";
defparam \dataouth[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataouth[9]~I (
	.datain(\dataouth[9]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataouth[9]));
// synopsys translate_off
defparam \dataouth[9]~I .input_async_reset = "none";
defparam \dataouth[9]~I .input_power_up = "low";
defparam \dataouth[9]~I .input_register_mode = "none";
defparam \dataouth[9]~I .input_sync_reset = "none";
defparam \dataouth[9]~I .oe_async_reset = "none";
defparam \dataouth[9]~I .oe_power_up = "low";
defparam \dataouth[9]~I .oe_register_mode = "none";
defparam \dataouth[9]~I .oe_sync_reset = "none";
defparam \dataouth[9]~I .operation_mode = "output";
defparam \dataouth[9]~I .output_async_reset = "none";
defparam \dataouth[9]~I .output_power_up = "low";
defparam \dataouth[9]~I .output_register_mode = "none";
defparam \dataouth[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataouth[10]~I (
	.datain(\dataouth[10]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataouth[10]));
// synopsys translate_off
defparam \dataouth[10]~I .input_async_reset = "none";
defparam \dataouth[10]~I .input_power_up = "low";
defparam \dataouth[10]~I .input_register_mode = "none";
defparam \dataouth[10]~I .input_sync_reset = "none";
defparam \dataouth[10]~I .oe_async_reset = "none";
defparam \dataouth[10]~I .oe_power_up = "low";
defparam \dataouth[10]~I .oe_register_mode = "none";
defparam \dataouth[10]~I .oe_sync_reset = "none";
defparam \dataouth[10]~I .operation_mode = "output";
defparam \dataouth[10]~I .output_async_reset = "none";
defparam \dataouth[10]~I .output_power_up = "low";
defparam \dataouth[10]~I .output_register_mode = "none";
defparam \dataouth[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataouth[11]~I (
	.datain(\dataouth[11]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataouth[11]));
// synopsys translate_off
defparam \dataouth[11]~I .input_async_reset = "none";
defparam \dataouth[11]~I .input_power_up = "low";
defparam \dataouth[11]~I .input_register_mode = "none";
defparam \dataouth[11]~I .input_sync_reset = "none";
defparam \dataouth[11]~I .oe_async_reset = "none";
defparam \dataouth[11]~I .oe_power_up = "low";
defparam \dataouth[11]~I .oe_register_mode = "none";
defparam \dataouth[11]~I .oe_sync_reset = "none";
defparam \dataouth[11]~I .operation_mode = "output";
defparam \dataouth[11]~I .output_async_reset = "none";
defparam \dataouth[11]~I .output_power_up = "low";
defparam \dataouth[11]~I .output_register_mode = "none";
defparam \dataouth[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataouth[12]~I (
	.datain(\dataouth[12]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataouth[12]));
// synopsys translate_off
defparam \dataouth[12]~I .input_async_reset = "none";
defparam \dataouth[12]~I .input_power_up = "low";
defparam \dataouth[12]~I .input_register_mode = "none";
defparam \dataouth[12]~I .input_sync_reset = "none";
defparam \dataouth[12]~I .oe_async_reset = "none";
defparam \dataouth[12]~I .oe_power_up = "low";
defparam \dataouth[12]~I .oe_register_mode = "none";
defparam \dataouth[12]~I .oe_sync_reset = "none";
defparam \dataouth[12]~I .operation_mode = "output";
defparam \dataouth[12]~I .output_async_reset = "none";
defparam \dataouth[12]~I .output_power_up = "low";
defparam \dataouth[12]~I .output_register_mode = "none";
defparam \dataouth[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataouth[13]~I (
	.datain(\dataouth[13]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataouth[13]));
// synopsys translate_off
defparam \dataouth[13]~I .input_async_reset = "none";
defparam \dataouth[13]~I .input_power_up = "low";
defparam \dataouth[13]~I .input_register_mode = "none";
defparam \dataouth[13]~I .input_sync_reset = "none";
defparam \dataouth[13]~I .oe_async_reset = "none";
defparam \dataouth[13]~I .oe_power_up = "low";
defparam \dataouth[13]~I .oe_register_mode = "none";
defparam \dataouth[13]~I .oe_sync_reset = "none";
defparam \dataouth[13]~I .operation_mode = "output";
defparam \dataouth[13]~I .output_async_reset = "none";
defparam \dataouth[13]~I .output_power_up = "low";
defparam \dataouth[13]~I .output_register_mode = "none";
defparam \dataouth[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataouth[14]~I (
	.datain(\dataouth[14]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataouth[14]));
// synopsys translate_off
defparam \dataouth[14]~I .input_async_reset = "none";
defparam \dataouth[14]~I .input_power_up = "low";
defparam \dataouth[14]~I .input_register_mode = "none";
defparam \dataouth[14]~I .input_sync_reset = "none";
defparam \dataouth[14]~I .oe_async_reset = "none";
defparam \dataouth[14]~I .oe_power_up = "low";
defparam \dataouth[14]~I .oe_register_mode = "none";
defparam \dataouth[14]~I .oe_sync_reset = "none";
defparam \dataouth[14]~I .operation_mode = "output";
defparam \dataouth[14]~I .output_async_reset = "none";
defparam \dataouth[14]~I .output_power_up = "low";
defparam \dataouth[14]~I .output_register_mode = "none";
defparam \dataouth[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataouth[15]~I (
	.datain(\dataouth[15]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataouth[15]));
// synopsys translate_off
defparam \dataouth[15]~I .input_async_reset = "none";
defparam \dataouth[15]~I .input_power_up = "low";
defparam \dataouth[15]~I .input_register_mode = "none";
defparam \dataouth[15]~I .input_sync_reset = "none";
defparam \dataouth[15]~I .oe_async_reset = "none";
defparam \dataouth[15]~I .oe_power_up = "low";
defparam \dataouth[15]~I .oe_register_mode = "none";
defparam \dataouth[15]~I .oe_sync_reset = "none";
defparam \dataouth[15]~I .operation_mode = "output";
defparam \dataouth[15]~I .output_async_reset = "none";
defparam \dataouth[15]~I .output_power_up = "low";
defparam \dataouth[15]~I .output_register_mode = "none";
defparam \dataouth[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataouth[16]~I (
	.datain(\dataouth[16]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataouth[16]));
// synopsys translate_off
defparam \dataouth[16]~I .input_async_reset = "none";
defparam \dataouth[16]~I .input_power_up = "low";
defparam \dataouth[16]~I .input_register_mode = "none";
defparam \dataouth[16]~I .input_sync_reset = "none";
defparam \dataouth[16]~I .oe_async_reset = "none";
defparam \dataouth[16]~I .oe_power_up = "low";
defparam \dataouth[16]~I .oe_register_mode = "none";
defparam \dataouth[16]~I .oe_sync_reset = "none";
defparam \dataouth[16]~I .operation_mode = "output";
defparam \dataouth[16]~I .output_async_reset = "none";
defparam \dataouth[16]~I .output_power_up = "low";
defparam \dataouth[16]~I .output_register_mode = "none";
defparam \dataouth[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataouth[17]~I (
	.datain(\dataouth[17]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataouth[17]));
// synopsys translate_off
defparam \dataouth[17]~I .input_async_reset = "none";
defparam \dataouth[17]~I .input_power_up = "low";
defparam \dataouth[17]~I .input_register_mode = "none";
defparam \dataouth[17]~I .input_sync_reset = "none";
defparam \dataouth[17]~I .oe_async_reset = "none";
defparam \dataouth[17]~I .oe_power_up = "low";
defparam \dataouth[17]~I .oe_register_mode = "none";
defparam \dataouth[17]~I .oe_sync_reset = "none";
defparam \dataouth[17]~I .operation_mode = "output";
defparam \dataouth[17]~I .output_async_reset = "none";
defparam \dataouth[17]~I .output_power_up = "low";
defparam \dataouth[17]~I .output_register_mode = "none";
defparam \dataouth[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataouth[18]~I (
	.datain(\dataouth[18]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataouth[18]));
// synopsys translate_off
defparam \dataouth[18]~I .input_async_reset = "none";
defparam \dataouth[18]~I .input_power_up = "low";
defparam \dataouth[18]~I .input_register_mode = "none";
defparam \dataouth[18]~I .input_sync_reset = "none";
defparam \dataouth[18]~I .oe_async_reset = "none";
defparam \dataouth[18]~I .oe_power_up = "low";
defparam \dataouth[18]~I .oe_register_mode = "none";
defparam \dataouth[18]~I .oe_sync_reset = "none";
defparam \dataouth[18]~I .operation_mode = "output";
defparam \dataouth[18]~I .output_async_reset = "none";
defparam \dataouth[18]~I .output_power_up = "low";
defparam \dataouth[18]~I .output_register_mode = "none";
defparam \dataouth[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataouth[19]~I (
	.datain(\dataouth[19]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataouth[19]));
// synopsys translate_off
defparam \dataouth[19]~I .input_async_reset = "none";
defparam \dataouth[19]~I .input_power_up = "low";
defparam \dataouth[19]~I .input_register_mode = "none";
defparam \dataouth[19]~I .input_sync_reset = "none";
defparam \dataouth[19]~I .oe_async_reset = "none";
defparam \dataouth[19]~I .oe_power_up = "low";
defparam \dataouth[19]~I .oe_register_mode = "none";
defparam \dataouth[19]~I .oe_sync_reset = "none";
defparam \dataouth[19]~I .operation_mode = "output";
defparam \dataouth[19]~I .output_async_reset = "none";
defparam \dataouth[19]~I .output_power_up = "low";
defparam \dataouth[19]~I .output_register_mode = "none";
defparam \dataouth[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataouth[20]~I (
	.datain(\dataouth[20]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataouth[20]));
// synopsys translate_off
defparam \dataouth[20]~I .input_async_reset = "none";
defparam \dataouth[20]~I .input_power_up = "low";
defparam \dataouth[20]~I .input_register_mode = "none";
defparam \dataouth[20]~I .input_sync_reset = "none";
defparam \dataouth[20]~I .oe_async_reset = "none";
defparam \dataouth[20]~I .oe_power_up = "low";
defparam \dataouth[20]~I .oe_register_mode = "none";
defparam \dataouth[20]~I .oe_sync_reset = "none";
defparam \dataouth[20]~I .operation_mode = "output";
defparam \dataouth[20]~I .output_async_reset = "none";
defparam \dataouth[20]~I .output_power_up = "low";
defparam \dataouth[20]~I .output_register_mode = "none";
defparam \dataouth[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataouth[21]~I (
	.datain(\dataouth[21]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataouth[21]));
// synopsys translate_off
defparam \dataouth[21]~I .input_async_reset = "none";
defparam \dataouth[21]~I .input_power_up = "low";
defparam \dataouth[21]~I .input_register_mode = "none";
defparam \dataouth[21]~I .input_sync_reset = "none";
defparam \dataouth[21]~I .oe_async_reset = "none";
defparam \dataouth[21]~I .oe_power_up = "low";
defparam \dataouth[21]~I .oe_register_mode = "none";
defparam \dataouth[21]~I .oe_sync_reset = "none";
defparam \dataouth[21]~I .operation_mode = "output";
defparam \dataouth[21]~I .output_async_reset = "none";
defparam \dataouth[21]~I .output_power_up = "low";
defparam \dataouth[21]~I .output_register_mode = "none";
defparam \dataouth[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataouth[22]~I (
	.datain(\dataouth[22]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataouth[22]));
// synopsys translate_off
defparam \dataouth[22]~I .input_async_reset = "none";
defparam \dataouth[22]~I .input_power_up = "low";
defparam \dataouth[22]~I .input_register_mode = "none";
defparam \dataouth[22]~I .input_sync_reset = "none";
defparam \dataouth[22]~I .oe_async_reset = "none";
defparam \dataouth[22]~I .oe_power_up = "low";
defparam \dataouth[22]~I .oe_register_mode = "none";
defparam \dataouth[22]~I .oe_sync_reset = "none";
defparam \dataouth[22]~I .operation_mode = "output";
defparam \dataouth[22]~I .output_async_reset = "none";
defparam \dataouth[22]~I .output_power_up = "low";
defparam \dataouth[22]~I .output_register_mode = "none";
defparam \dataouth[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataouth[23]~I (
	.datain(\dataouth[23]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataouth[23]));
// synopsys translate_off
defparam \dataouth[23]~I .input_async_reset = "none";
defparam \dataouth[23]~I .input_power_up = "low";
defparam \dataouth[23]~I .input_register_mode = "none";
defparam \dataouth[23]~I .input_sync_reset = "none";
defparam \dataouth[23]~I .oe_async_reset = "none";
defparam \dataouth[23]~I .oe_power_up = "low";
defparam \dataouth[23]~I .oe_register_mode = "none";
defparam \dataouth[23]~I .oe_sync_reset = "none";
defparam \dataouth[23]~I .operation_mode = "output";
defparam \dataouth[23]~I .output_async_reset = "none";
defparam \dataouth[23]~I .output_power_up = "low";
defparam \dataouth[23]~I .output_register_mode = "none";
defparam \dataouth[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataouth[24]~I (
	.datain(\dataouth[24]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataouth[24]));
// synopsys translate_off
defparam \dataouth[24]~I .input_async_reset = "none";
defparam \dataouth[24]~I .input_power_up = "low";
defparam \dataouth[24]~I .input_register_mode = "none";
defparam \dataouth[24]~I .input_sync_reset = "none";
defparam \dataouth[24]~I .oe_async_reset = "none";
defparam \dataouth[24]~I .oe_power_up = "low";
defparam \dataouth[24]~I .oe_register_mode = "none";
defparam \dataouth[24]~I .oe_sync_reset = "none";
defparam \dataouth[24]~I .operation_mode = "output";
defparam \dataouth[24]~I .output_async_reset = "none";
defparam \dataouth[24]~I .output_power_up = "low";
defparam \dataouth[24]~I .output_register_mode = "none";
defparam \dataouth[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataouth[25]~I (
	.datain(\dataouth[25]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataouth[25]));
// synopsys translate_off
defparam \dataouth[25]~I .input_async_reset = "none";
defparam \dataouth[25]~I .input_power_up = "low";
defparam \dataouth[25]~I .input_register_mode = "none";
defparam \dataouth[25]~I .input_sync_reset = "none";
defparam \dataouth[25]~I .oe_async_reset = "none";
defparam \dataouth[25]~I .oe_power_up = "low";
defparam \dataouth[25]~I .oe_register_mode = "none";
defparam \dataouth[25]~I .oe_sync_reset = "none";
defparam \dataouth[25]~I .operation_mode = "output";
defparam \dataouth[25]~I .output_async_reset = "none";
defparam \dataouth[25]~I .output_power_up = "low";
defparam \dataouth[25]~I .output_register_mode = "none";
defparam \dataouth[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataouth[26]~I (
	.datain(\dataouth[26]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataouth[26]));
// synopsys translate_off
defparam \dataouth[26]~I .input_async_reset = "none";
defparam \dataouth[26]~I .input_power_up = "low";
defparam \dataouth[26]~I .input_register_mode = "none";
defparam \dataouth[26]~I .input_sync_reset = "none";
defparam \dataouth[26]~I .oe_async_reset = "none";
defparam \dataouth[26]~I .oe_power_up = "low";
defparam \dataouth[26]~I .oe_register_mode = "none";
defparam \dataouth[26]~I .oe_sync_reset = "none";
defparam \dataouth[26]~I .operation_mode = "output";
defparam \dataouth[26]~I .output_async_reset = "none";
defparam \dataouth[26]~I .output_power_up = "low";
defparam \dataouth[26]~I .output_register_mode = "none";
defparam \dataouth[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataouth[27]~I (
	.datain(\dataouth[27]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataouth[27]));
// synopsys translate_off
defparam \dataouth[27]~I .input_async_reset = "none";
defparam \dataouth[27]~I .input_power_up = "low";
defparam \dataouth[27]~I .input_register_mode = "none";
defparam \dataouth[27]~I .input_sync_reset = "none";
defparam \dataouth[27]~I .oe_async_reset = "none";
defparam \dataouth[27]~I .oe_power_up = "low";
defparam \dataouth[27]~I .oe_register_mode = "none";
defparam \dataouth[27]~I .oe_sync_reset = "none";
defparam \dataouth[27]~I .operation_mode = "output";
defparam \dataouth[27]~I .output_async_reset = "none";
defparam \dataouth[27]~I .output_power_up = "low";
defparam \dataouth[27]~I .output_register_mode = "none";
defparam \dataouth[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataouth[28]~I (
	.datain(\dataouth[28]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataouth[28]));
// synopsys translate_off
defparam \dataouth[28]~I .input_async_reset = "none";
defparam \dataouth[28]~I .input_power_up = "low";
defparam \dataouth[28]~I .input_register_mode = "none";
defparam \dataouth[28]~I .input_sync_reset = "none";
defparam \dataouth[28]~I .oe_async_reset = "none";
defparam \dataouth[28]~I .oe_power_up = "low";
defparam \dataouth[28]~I .oe_register_mode = "none";
defparam \dataouth[28]~I .oe_sync_reset = "none";
defparam \dataouth[28]~I .operation_mode = "output";
defparam \dataouth[28]~I .output_async_reset = "none";
defparam \dataouth[28]~I .output_power_up = "low";
defparam \dataouth[28]~I .output_register_mode = "none";
defparam \dataouth[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataouth[29]~I (
	.datain(\dataouth[29]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataouth[29]));
// synopsys translate_off
defparam \dataouth[29]~I .input_async_reset = "none";
defparam \dataouth[29]~I .input_power_up = "low";
defparam \dataouth[29]~I .input_register_mode = "none";
defparam \dataouth[29]~I .input_sync_reset = "none";
defparam \dataouth[29]~I .oe_async_reset = "none";
defparam \dataouth[29]~I .oe_power_up = "low";
defparam \dataouth[29]~I .oe_register_mode = "none";
defparam \dataouth[29]~I .oe_sync_reset = "none";
defparam \dataouth[29]~I .operation_mode = "output";
defparam \dataouth[29]~I .output_async_reset = "none";
defparam \dataouth[29]~I .output_power_up = "low";
defparam \dataouth[29]~I .output_register_mode = "none";
defparam \dataouth[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataouth[30]~I (
	.datain(\dataouth[30]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataouth[30]));
// synopsys translate_off
defparam \dataouth[30]~I .input_async_reset = "none";
defparam \dataouth[30]~I .input_power_up = "low";
defparam \dataouth[30]~I .input_register_mode = "none";
defparam \dataouth[30]~I .input_sync_reset = "none";
defparam \dataouth[30]~I .oe_async_reset = "none";
defparam \dataouth[30]~I .oe_power_up = "low";
defparam \dataouth[30]~I .oe_register_mode = "none";
defparam \dataouth[30]~I .oe_sync_reset = "none";
defparam \dataouth[30]~I .operation_mode = "output";
defparam \dataouth[30]~I .output_async_reset = "none";
defparam \dataouth[30]~I .output_power_up = "low";
defparam \dataouth[30]~I .output_register_mode = "none";
defparam \dataouth[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataouth[31]~I (
	.datain(\dataouth[31]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataouth[31]));
// synopsys translate_off
defparam \dataouth[31]~I .input_async_reset = "none";
defparam \dataouth[31]~I .input_power_up = "low";
defparam \dataouth[31]~I .input_register_mode = "none";
defparam \dataouth[31]~I .input_sync_reset = "none";
defparam \dataouth[31]~I .oe_async_reset = "none";
defparam \dataouth[31]~I .oe_power_up = "low";
defparam \dataouth[31]~I .oe_register_mode = "none";
defparam \dataouth[31]~I .oe_sync_reset = "none";
defparam \dataouth[31]~I .operation_mode = "output";
defparam \dataouth[31]~I .output_async_reset = "none";
defparam \dataouth[31]~I .output_power_up = "low";
defparam \dataouth[31]~I .output_register_mode = "none";
defparam \dataouth[31]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
