$date
	Sun Mar 15 21:53:04 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! out2 $end
$var wire 1 " out1 $end
$var reg 1 # a $end
$var reg 1 $ clk $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
x"
x!
$end
#5
0"
0!
1$
#10
1#
0$
#15
1"
1$
#20
0$
#25
0"
1!
1$
#30
0$
#35
1$
#40
0#
0$
#45
0!
1$
#50
0$
