{"Source Block": ["hdl/library/common/sync_bits.v@69:76@HdlStmAssign", "\t\tout_m1 <= in;\n\t    out_m2 <= out_m1;\t\n\tend\nend\n\nassign out = CLK_ASYNC ? out_m2 : in;\n\nendmodule\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[74, "assign out = CLK_ASYNC ? out_m2 : in;\n"]], "Add": [[74, "assign out = CLK_ASYNC ? cdc_sync_stage2 : in;\n"]]}}