library ieee;
use ieee.std_logic_1164.all;

entity check_number_ones is 
	port(
		inst: in std_logic_vector(15 downto 0); 
        output: out std_logic);
end entity;

architecture bhv of check_number_ones is

variable count:=0;
begin 

process(inst)
begin
   
		for i in 0 to 7 loop
			if(inst(i)='1') then count<=count+1;
			else count<=count;
			end if;
		end loop;
		if (count>1) then
			output<='1';
		else
			output<='0';
		end if;
end process;	
 
end bhv;