# ALU_PROJECT_SUHANRAIK
A Verilog-based Arithmetic Logic Unit (ALU) designed to perform arithmetic, logic, shift, rotate, and comparison operations with flag generation and functional coverage verification.
Includes RTL code, self-checking testbench, and waveform-based validation.
Also includes the report file along with all the output and fucntional coverage report.
