{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 04 22:46:58 2015 " "Info: Processing started: Fri Dec 04 22:46:58 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_16.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file reg_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_16-SYN " "Info (12022): Found design unit 1: reg_16-SYN" {  } { { "Reg_16.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/Reg_16.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Reg_16 " "Info (12023): Found entity 1: Reg_16" {  } { { "Reg_16.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/Reg_16.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_1-SYN " "Info (12022): Found design unit 1: mux2_1-SYN" {  } { { "MUX2_1.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/MUX2_1.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_1 " "Info (12023): Found entity 1: MUX2_1" {  } { { "MUX2_1.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/MUX2_1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_memoryinterface.bdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file io_memoryinterface.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IO_MemoryInterface " "Info (12023): Found entity 1: IO_MemoryInterface" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/IO_MemoryInterface.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/IO_MemoryInterface.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "variouslogic.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file variouslogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 variousLogic-Behavioral " "Info (12022): Found design unit 1: variousLogic-Behavioral" {  } { { "variousLogic.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/variousLogic.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 variousLogic " "Info (12023): Found entity 1: variousLogic" {  } { { "variousLogic.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/variousLogic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi4to1.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file multi4to1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multi4to1-behavior " "Info (12022): Found design unit 1: multi4to1-behavior" {  } { { "multi4to1.vhdl" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/multi4to1.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 multi4to1 " "Info (12023): Found entity 1: multi4to1" {  } { { "multi4to1.vhdl" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/multi4to1.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi2to1.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file multi2to1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multi2to1-behavior " "Info (12022): Found design unit 1: multi2to1-behavior" {  } { { "multi2to1.vhdl" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/multi2to1.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 multi2to1 " "Info (12023): Found entity 1: multi2to1" {  } { { "multi2to1.vhdl" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/multi2to1.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitadder.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file bitadder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitAdder-behavior " "Info (12022): Found design unit 1: bitAdder-behavior" {  } { { "bitAdder.vhdl" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/bitAdder.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bitAdder " "Info (12023): Found entity 1: bitAdder" {  } { { "bitAdder.vhdl" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/bitAdder.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit16xor.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file bit16xor.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit16xor-Behavioral " "Info (12022): Found design unit 1: bit16xor-Behavioral" {  } { { "bit16xor.vhdl" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/bit16xor.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bit16xor " "Info (12023): Found entity 1: bit16xor" {  } { { "bit16xor.vhdl" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/bit16xor.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit16or.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file bit16or.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit16or-Behavioral " "Info (12022): Found design unit 1: bit16or-Behavioral" {  } { { "bit16or.vhdl" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/bit16or.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bit16or " "Info (12023): Found entity 1: bit16or" {  } { { "bit16or.vhdl" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/bit16or.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit16and.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file bit16and.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit16and-Behavioral " "Info (12022): Found design unit 1: bit16and-Behavioral" {  } { { "bit16and.vhdl" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/bit16and.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bit16and " "Info (12023): Found entity 1: bit16and" {  } { { "bit16and.vhdl" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/bit16and.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit16add.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file bit16add.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit16add-behavior " "Info (12022): Found design unit 1: bit16add-behavior" {  } { { "bit16add.vhdl" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/bit16add.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bit16add " "Info (12023): Found entity 1: bit16add" {  } { { "bit16add.vhdl" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/bit16add.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memfilesprocessor/memoryinterface.bdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file memfilesprocessor/memoryinterface.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryInterface " "Info (12023): Found entity 1: MemoryInterface" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/MemoryInterface.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/MemoryInterface.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memfilesprocessor/mainmemory.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file memfilesprocessor/mainmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mainmemory-SYN " "Info (12022): Found design unit 1: mainmemory-SYN" {  } { { "memFilesProcessor/MainMemory.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/MainMemory.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MainMemory " "Info (12023): Found entity 1: MainMemory" {  } { { "memFilesProcessor/MainMemory.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/MainMemory.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memfilesprocessor/pc_temp.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file memfilesprocessor/pc_temp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_temp-SYN " "Info (12022): Found design unit 1: pc_temp-SYN" {  } { { "memFilesProcessor/PC_Temp.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/PC_Temp.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PC_Temp " "Info (12023): Found entity 1: PC_Temp" {  } { { "memFilesProcessor/PC_Temp.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/PC_Temp.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memfilesprocessor/pc.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file memfilesprocessor/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-SYN " "Info (12022): Found design unit 1: pc-SYN" {  } { { "memFilesProcessor/PC.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/PC.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Info (12023): Found entity 1: PC" {  } { { "memFilesProcessor/PC.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/PC.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memfilesprocessor/muxpc.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file memfilesprocessor/muxpc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxpc-SYN " "Info (12022): Found design unit 1: muxpc-SYN" {  } { { "memFilesProcessor/MuxPC.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/MuxPC.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MuxPC " "Info (12023): Found entity 1: MuxPC" {  } { { "memFilesProcessor/MuxPC.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/MuxPC.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memfilesprocessor/muxinc.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file memfilesprocessor/muxinc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxinc-SYN " "Info (12022): Found design unit 1: muxinc-SYN" {  } { { "memFilesProcessor/MuxINC.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/MuxINC.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MuxINC " "Info (12023): Found entity 1: MuxINC" {  } { { "memFilesProcessor/MuxINC.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/MuxINC.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memfilesprocessor/instructionaddressgenerator.bdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file memfilesprocessor/instructionaddressgenerator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionAddressGenerator " "Info (12023): Found entity 1: InstructionAddressGenerator" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/InstructionAddressGenerator.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/InstructionAddressGenerator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memfilesprocessor/const.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file memfilesprocessor/const.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 const-SYN " "Info (12022): Found design unit 1: const-SYN" {  } { { "memFilesProcessor/Const.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/Const.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Const " "Info (12023): Found entity 1: Const" {  } { { "memFilesProcessor/Const.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/Const.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memfilesprocessor/adder.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file memfilesprocessor/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-SYN " "Info (12022): Found design unit 1: adder-SYN" {  } { { "memFilesProcessor/Adder.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/Adder.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Info (12023): Found entity 1: Adder" {  } { { "memFilesProcessor/Adder.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/Adder.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behavior " "Info (12022): Found design unit 1: alu-behavior" {  } { { "alu.vhdl" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/alu.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info (12023): Found entity 1: alu" {  } { { "alu.vhdl" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/alu.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir24.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file ir24.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR24-behavior " "Info (12022): Found design unit 1: IR24-behavior" {  } { { "IR24.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/IR24.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 IR24 " "Info (12023): Found entity 1: IR24" {  } { { "IR24.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/IR24.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediate.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file immediate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 immediate-arch " "Info (12022): Found design unit 1: immediate-arch" {  } { { "immediate.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/immediate.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 immediate " "Info (12023): Found entity 1: immediate" {  } { { "immediate.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/immediate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffreg16.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file buffreg16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BuffReg16-behavior " "Info (12022): Found design unit 1: BuffReg16-behavior" {  } { { "BuffReg16.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/BuffReg16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 BuffReg16 " "Info (12023): Found entity 1: BuffReg16" {  } { { "BuffReg16.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/BuffReg16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerFile-behavior " "Info (12022): Found design unit 1: registerFile-behavior" {  } { { "registerFile.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/registerFile.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Info (12023): Found entity 1: registerFile" {  } { { "registerFile.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/registerFile.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg16.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file reg16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg16-behavior " "Info (12022): Found design unit 1: Reg16-behavior" {  } { { "reg16.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/reg16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Reg16 " "Info (12023): Found entity 1: Reg16" {  } { { "reg16.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/reg16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file controlunit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-behavior " "Info (12022): Found design unit 1: ControlUnit-behavior" {  } { { "controlUnit.vhdl" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/controlUnit.vhdl" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Info (12023): Found entity 1: ControlUnit" {  } { { "controlUnit.vhdl" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/controlUnit.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit16multi4to1.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file bit16multi4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit16multi4to1-behavior " "Info (12022): Found design unit 1: bit16multi4to1-behavior" {  } { { "bit16multi4to1.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/bit16multi4to1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bit16multi4to1 " "Info (12023): Found entity 1: bit16multi4to1" {  } { { "bit16multi4to1.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/bit16multi4to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit16multi2to1.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file bit16multi2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit16multi2to1-behavior " "Info (12022): Found design unit 1: bit16multi2to1-behavior" {  } { { "bit16multi2to1.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/bit16multi2to1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bit16multi2to1 " "Info (12023): Found entity 1: bit16multi2to1" {  } { { "bit16multi2to1.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/bit16multi2to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.bdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file project.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 project " "Info (12023): Found entity 1: project" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxy.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file muxy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxy-SYN " "Info (12022): Found design unit 1: muxy-SYN" {  } { { "muxy.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/muxy.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 muxy " "Info (12023): Found entity 1: muxy" {  } { { "muxy.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/muxy.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant0.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file lpm_constant0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant0-SYN " "Info (12022): Found design unit 1: lpm_constant0-SYN" {  } { { "lpm_constant0.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/lpm_constant0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0 " "Info (12023): Found entity 1: lpm_constant0" {  } { { "lpm_constant0.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/lpm_constant0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_ma.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file mux_ma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_ma-SYN " "Info (12022): Found design unit 1: mux_ma-SYN" {  } { { "mux_ma.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/mux_ma.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux_ma " "Info (12023): Found entity 1: mux_ma" {  } { { "mux_ma.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/mux_ma.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant1.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file lpm_constant1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant1-SYN " "Info (12022): Found design unit 1: lpm_constant1-SYN" {  } { { "lpm_constant1.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/lpm_constant1.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant1 " "Info (12023): Found entity 1: lpm_constant1" {  } { { "lpm_constant1.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/lpm_constant1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxc.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file muxc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxc-SYN " "Info (12022): Found design unit 1: muxc-SYN" {  } { { "muxc.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/muxc.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 muxc " "Info (12023): Found entity 1: muxc" {  } { { "muxc.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/muxc.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "const15.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file const15.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 const15-SYN " "Info (12022): Found design unit 1: const15-SYN" {  } { { "const15.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/const15.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 const15 " "Info (12023): Found entity 1: const15" {  } { { "const15.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/const15.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "project " "Info (12127): Elaborating entity \"project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "InstructionAddressGenerator inst1 " "Warning (275011): Block or symbol \"InstructionAddressGenerator\" of instance \"inst1\" overlaps another block or symbol" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -1000 232 464 -840 "inst1" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "BuffReg16 RY " "Warning (275011): Block or symbol \"BuffReg16\" of instance \"RY\" overlaps another block or symbol" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -728 288 512 -632 "RY" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:inst2 " "Info (12128): Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:inst2\"" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "inst2" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 256 264 504 576 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR24 IR24:inst3 " "Info (12128): Elaborating entity \"IR24\" for hierarchy \"IR24:inst3\"" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "inst3" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 704 280 504 832 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryInterface MemoryInterface:no " "Info (12128): Elaborating entity \"MemoryInterface\" for hierarchy \"MemoryInterface:no\"" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "no" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -1024 1024 1240 -896 "no" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "MEM_read " "Warning (275009): Pin \"MEM_read\" not connected" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/MemoryInterface.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/MemoryInterface.bdf" { { 136 192 360 152 "MEM_read" "" } { 128 360 418 144 "MEM_read" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Const MemoryInterface:no\|Const:inst3 " "Info (12128): Elaborating entity \"Const\" for hierarchy \"MemoryInterface:no\|Const:inst3\"" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/MemoryInterface.bdf" "inst3" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/MemoryInterface.bdf" { { 120 592 656 168 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant MemoryInterface:no\|Const:inst3\|lpm_constant:lpm_constant_component " "Info (12128): Elaborating entity \"lpm_constant\" for hierarchy \"MemoryInterface:no\|Const:inst3\|lpm_constant:lpm_constant_component\"" {  } { { "memFilesProcessor/Const.vhd" "lpm_constant_component" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/Const.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoryInterface:no\|Const:inst3\|lpm_constant:lpm_constant_component " "Info (12130): Elaborated megafunction instantiation \"MemoryInterface:no\|Const:inst3\|lpm_constant:lpm_constant_component\"" {  } { { "memFilesProcessor/Const.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/Const.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoryInterface:no\|Const:inst3\|lpm_constant:lpm_constant_component " "Info (12133): Instantiated megafunction \"MemoryInterface:no\|Const:inst3\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 1 " "Info (12134): Parameter \"lpm_cvalue\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info (12134): Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Info (12134): Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info (12134): Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "memFilesProcessor/Const.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/Const.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainMemory MemoryInterface:no\|MainMemory:inst " "Info (12128): Elaborating entity \"MainMemory\" for hierarchy \"MemoryInterface:no\|MainMemory:inst\"" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/MemoryInterface.bdf" "inst" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/MemoryInterface.bdf" { { 264 416 632 392 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MemoryInterface:no\|MainMemory:inst\|altsyncram:altsyncram_component " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"MemoryInterface:no\|MainMemory:inst\|altsyncram:altsyncram_component\"" {  } { { "memFilesProcessor/MainMemory.vhd" "altsyncram_component" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/MainMemory.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoryInterface:no\|MainMemory:inst\|altsyncram:altsyncram_component " "Info (12130): Elaborated megafunction instantiation \"MemoryInterface:no\|MainMemory:inst\|altsyncram:altsyncram_component\"" {  } { { "memFilesProcessor/MainMemory.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/MainMemory.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoryInterface:no\|MainMemory:inst\|altsyncram:altsyncram_component " "Info (12133): Instantiated megafunction \"MemoryInterface:no\|MainMemory:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info (12134): Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info (12134): Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./memFilesProcessor/MemoryInitialization.mif " "Info (12134): Parameter \"init_file\" = \"./memFilesProcessor/MemoryInitialization.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info (12134): Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info (12134): Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info (12134): Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info (12134): Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info (12134): Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info (12134): Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info (12134): Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Info (12134): Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info (12134): Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "memFilesProcessor/MainMemory.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/MainMemory.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "db/altsyncram_efg1.tdf 1 1 " "Warning (12125): Using design file db/altsyncram_efg1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_efg1 " "Info (12023): Found entity 1: altsyncram_efg1" {  } { { "altsyncram_efg1.tdf" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/db/altsyncram_efg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_efg1 MemoryInterface:no\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_efg1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_efg1\" for hierarchy \"MemoryInterface:no\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_efg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ma mux_ma:inst6 " "Info (12128): Elaborating entity \"mux_ma\" for hierarchy \"mux_ma:inst6\"" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "inst6" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -976 728 872 -896 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX mux_ma:inst6\|LPM_MUX:LPM_MUX_component " "Info (12128): Elaborating entity \"LPM_MUX\" for hierarchy \"mux_ma:inst6\|LPM_MUX:LPM_MUX_component\"" {  } { { "mux_ma.vhd" "LPM_MUX_component" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/mux_ma.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mux_ma:inst6\|LPM_MUX:LPM_MUX_component " "Info (12130): Elaborated megafunction instantiation \"mux_ma:inst6\|LPM_MUX:LPM_MUX_component\"" {  } { { "mux_ma.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/mux_ma.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mux_ma:inst6\|LPM_MUX:LPM_MUX_component " "Info (12133): Instantiated megafunction \"mux_ma:inst6\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info (12134): Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info (12134): Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info (12134): Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info (12134): Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info (12134): Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info (12134): Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "mux_ma.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/mux_ma.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "db/mux_m4e.tdf 1 1 " "Warning (12125): Using design file db/mux_m4e.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux_m4e " "Info (12023): Found entity 1: mux_m4e" {  } { { "mux_m4e.tdf" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/db/mux_m4e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_m4e mux_ma:inst6\|LPM_MUX:LPM_MUX_component\|mux_m4e:auto_generated " "Info (12128): Elaborating entity \"mux_m4e\" for hierarchy \"mux_ma:inst6\|LPM_MUX:LPM_MUX_component\|mux_m4e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/11.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BuffReg16 BuffReg16:RZ " "Info (12128): Elaborating entity \"BuffReg16\" for hierarchy \"BuffReg16:RZ\"" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "RZ" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -480 272 496 -384 "RZ" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst9 " "Info (12128): Elaborating entity \"alu\" for hierarchy \"alu:inst9\"" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "inst9" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -248 336 576 -120 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit16multi2to1 alu:inst9\|bit16multi2to1:multa " "Info (12128): Elaborating entity \"bit16multi2to1\" for hierarchy \"alu:inst9\|bit16multi2to1:multa\"" {  } { { "alu.vhdl" "multa" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/alu.vhdl" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multi2to1 alu:inst9\|bit16multi2to1:multa\|multi2to1:mult0 " "Info (12128): Elaborating entity \"multi2to1\" for hierarchy \"alu:inst9\|bit16multi2to1:multa\|multi2to1:mult0\"" {  } { { "bit16multi2to1.vhd" "mult0" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/bit16multi2to1.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit16add alu:inst9\|bit16add:FA " "Info (12128): Elaborating entity \"bit16add\" for hierarchy \"alu:inst9\|bit16add:FA\"" {  } { { "alu.vhdl" "FA" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/alu.vhdl" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitAdder alu:inst9\|bit16add:FA\|bitAdder:add0 " "Info (12128): Elaborating entity \"bitAdder\" for hierarchy \"alu:inst9\|bit16add:FA\|bitAdder:add0\"" {  } { { "bit16add.vhdl" "add0" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/bit16add.vhdl" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "variousLogic alu:inst9\|variousLogic:flags " "Info (12128): Elaborating entity \"variousLogic\" for hierarchy \"alu:inst9\|variousLogic:flags\"" {  } { { "alu.vhdl" "flags" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/alu.vhdl" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit16and alu:inst9\|bit16and:and1 " "Info (12128): Elaborating entity \"bit16and\" for hierarchy \"alu:inst9\|bit16and:and1\"" {  } { { "alu.vhdl" "and1" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/alu.vhdl" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit16or alu:inst9\|bit16or:or1 " "Info (12128): Elaborating entity \"bit16or\" for hierarchy \"alu:inst9\|bit16or:or1\"" {  } { { "alu.vhdl" "or1" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/alu.vhdl" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit16xor alu:inst9\|bit16xor:xor1 " "Info (12128): Elaborating entity \"bit16xor\" for hierarchy \"alu:inst9\|bit16xor:xor1\"" {  } { { "alu.vhdl" "xor1" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/alu.vhdl" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit16multi4to1 alu:inst9\|bit16multi4to1:multfin " "Info (12128): Elaborating entity \"bit16multi4to1\" for hierarchy \"alu:inst9\|bit16multi4to1:multfin\"" {  } { { "alu.vhdl" "multfin" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/alu.vhdl" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multi4to1 alu:inst9\|bit16multi4to1:multfin\|multi4to1:mult0 " "Info (12128): Elaborating entity \"multi4to1\" for hierarchy \"alu:inst9\|bit16multi4to1:multfin\|multi4to1:mult0\"" {  } { { "bit16multi4to1.vhd" "mult0" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/bit16multi4to1.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:inst8 " "Info (12128): Elaborating entity \"registerFile\" for hierarchy \"registerFile:inst8\"" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "inst8" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -88 288 512 72 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "decoder16.vhd 2 1 " "Warning (12125): Using design file decoder16.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder16-behavior " "Info (12022): Found design unit 1: decoder16-behavior" {  } { { "decoder16.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/decoder16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder16 " "Info (12023): Found entity 1: decoder16" {  } { { "decoder16.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/decoder16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder16 registerFile:inst8\|decoder16:decode " "Info (12128): Elaborating entity \"decoder16\" for hierarchy \"registerFile:inst8\|decoder16:decode\"" {  } { { "registerFile.vhd" "decode" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/registerFile.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg16 registerFile:inst8\|Reg16:reg1 " "Info (12128): Elaborating entity \"Reg16\" for hierarchy \"registerFile:inst8\|Reg16:reg1\"" {  } { { "registerFile.vhd" "reg1" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/registerFile.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "mux16.vhd 2 1 " "Warning (12125): Using design file mux16.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux16-behavior " "Info (12022): Found design unit 1: mux16-behavior" {  } { { "mux16.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/mux16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux16 " "Info (12023): Found entity 1: mux16" {  } { { "mux16.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/mux16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16 registerFile:inst8\|mux16:mux1 " "Info (12128): Elaborating entity \"mux16\" for hierarchy \"registerFile:inst8\|mux16:mux1\"" {  } { { "registerFile.vhd" "mux1" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/registerFile.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxy muxy:inst " "Info (12128): Elaborating entity \"muxy\" for hierarchy \"muxy:inst\"" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "inst" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 1288 280 424 1384 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX muxy:inst\|LPM_MUX:LPM_MUX_component " "Info (12128): Elaborating entity \"LPM_MUX\" for hierarchy \"muxy:inst\|LPM_MUX:LPM_MUX_component\"" {  } { { "muxy.vhd" "LPM_MUX_component" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/muxy.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "muxy:inst\|LPM_MUX:LPM_MUX_component " "Info (12130): Elaborated megafunction instantiation \"muxy:inst\|LPM_MUX:LPM_MUX_component\"" {  } { { "muxy.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/muxy.vhd" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "muxy:inst\|LPM_MUX:LPM_MUX_component " "Info (12133): Instantiated megafunction \"muxy:inst\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info (12134): Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 3 " "Info (12134): Parameter \"LPM_SIZE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info (12134): Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info (12134): Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info (12134): Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info (12134): Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "muxy.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/muxy.vhd" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "db/mux_o4e.tdf 1 1 " "Warning (12125): Using design file db/mux_o4e.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux_o4e " "Info (12023): Found entity 1: mux_o4e" {  } { { "mux_o4e.tdf" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/db/mux_o4e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_o4e muxy:inst\|LPM_MUX:LPM_MUX_component\|mux_o4e:auto_generated " "Info (12128): Elaborating entity \"mux_o4e\" for hierarchy \"muxy:inst\|LPM_MUX:LPM_MUX_component\|mux_o4e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/11.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_1 MUX2_1:inst15 " "Info (12128): Elaborating entity \"MUX2_1\" for hierarchy \"MUX2_1:inst15\"" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "inst15" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -568 1296 1448 -488 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_MemoryInterface IO_MemoryInterface:inst12 " "Info (12128): Elaborating entity \"IO_MemoryInterface\" for hierarchy \"IO_MemoryInterface:inst12\"" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "inst12" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -824 1024 1256 -664 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_16 IO_MemoryInterface:inst12\|Reg_16:PUSH_BUTTON " "Info (12128): Elaborating entity \"Reg_16\" for hierarchy \"IO_MemoryInterface:inst12\|Reg_16:PUSH_BUTTON\"" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/IO_MemoryInterface.bdf" "PUSH_BUTTON" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/IO_MemoryInterface.bdf" { { 328 568 712 408 "PUSH_BUTTON" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff IO_MemoryInterface:inst12\|Reg_16:PUSH_BUTTON\|lpm_ff:lpm_ff_component " "Info (12128): Elaborating entity \"lpm_ff\" for hierarchy \"IO_MemoryInterface:inst12\|Reg_16:PUSH_BUTTON\|lpm_ff:lpm_ff_component\"" {  } { { "Reg_16.vhd" "lpm_ff_component" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/Reg_16.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "IO_MemoryInterface:inst12\|Reg_16:PUSH_BUTTON\|lpm_ff:lpm_ff_component " "Info (12130): Elaborated megafunction instantiation \"IO_MemoryInterface:inst12\|Reg_16:PUSH_BUTTON\|lpm_ff:lpm_ff_component\"" {  } { { "Reg_16.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/Reg_16.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IO_MemoryInterface:inst12\|Reg_16:PUSH_BUTTON\|lpm_ff:lpm_ff_component " "Info (12133): Instantiated megafunction \"IO_MemoryInterface:inst12\|Reg_16:PUSH_BUTTON\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info (12134): Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info (12134): Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info (12134): Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Reg_16.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/Reg_16.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionAddressGenerator InstructionAddressGenerator:inst1 " "Info (12128): Elaborating entity \"InstructionAddressGenerator\" for hierarchy \"InstructionAddressGenerator:inst1\"" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "inst1" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -1000 232 464 -840 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC InstructionAddressGenerator:inst1\|PC:inst2 " "Info (12128): Elaborating entity \"PC\" for hierarchy \"InstructionAddressGenerator:inst1\|PC:inst2\"" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/InstructionAddressGenerator.bdf" "inst2" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/InstructionAddressGenerator.bdf" { { 184 232 376 280 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff InstructionAddressGenerator:inst1\|PC:inst2\|lpm_ff:lpm_ff_component " "Info (12128): Elaborating entity \"lpm_ff\" for hierarchy \"InstructionAddressGenerator:inst1\|PC:inst2\|lpm_ff:lpm_ff_component\"" {  } { { "memFilesProcessor/PC.vhd" "lpm_ff_component" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/PC.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "InstructionAddressGenerator:inst1\|PC:inst2\|lpm_ff:lpm_ff_component " "Info (12130): Elaborated megafunction instantiation \"InstructionAddressGenerator:inst1\|PC:inst2\|lpm_ff:lpm_ff_component\"" {  } { { "memFilesProcessor/PC.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/PC.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstructionAddressGenerator:inst1\|PC:inst2\|lpm_ff:lpm_ff_component " "Info (12133): Instantiated megafunction \"InstructionAddressGenerator:inst1\|PC:inst2\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info (12134): Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info (12134): Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info (12134): Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "memFilesProcessor/PC.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/PC.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxPC InstructionAddressGenerator:inst1\|MuxPC:inst3 " "Info (12128): Elaborating entity \"MuxPC\" for hierarchy \"InstructionAddressGenerator:inst1\|MuxPC:inst3\"" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/InstructionAddressGenerator.bdf" "inst3" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/InstructionAddressGenerator.bdf" { { 168 -16 136 248 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder InstructionAddressGenerator:inst1\|Adder:inst1 " "Info (12128): Elaborating entity \"Adder\" for hierarchy \"InstructionAddressGenerator:inst1\|Adder:inst1\"" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/InstructionAddressGenerator.bdf" "inst1" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/InstructionAddressGenerator.bdf" { { 240 552 712 336 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub InstructionAddressGenerator:inst1\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component " "Info (12128): Elaborating entity \"lpm_add_sub\" for hierarchy \"InstructionAddressGenerator:inst1\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "memFilesProcessor/Adder.vhd" "lpm_add_sub_component" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/Adder.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "InstructionAddressGenerator:inst1\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component " "Info (12130): Elaborated megafunction instantiation \"InstructionAddressGenerator:inst1\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "memFilesProcessor/Adder.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/Adder.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstructionAddressGenerator:inst1\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component " "Info (12133): Instantiated megafunction \"InstructionAddressGenerator:inst1\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Info (12134): Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Info (12134): Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info (12134): Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Info (12134): Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info (12134): Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "memFilesProcessor/Adder.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/Adder.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "db/add_sub_rlh.tdf 1 1 " "Warning (12125): Using design file db/add_sub_rlh.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rlh " "Info (12023): Found entity 1: add_sub_rlh" {  } { { "add_sub_rlh.tdf" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/db/add_sub_rlh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_rlh InstructionAddressGenerator:inst1\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_rlh:auto_generated " "Info (12128): Elaborating entity \"add_sub_rlh\" for hierarchy \"InstructionAddressGenerator:inst1\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_rlh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/11.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxINC InstructionAddressGenerator:inst1\|MuxINC:inst " "Info (12128): Elaborating entity \"MuxINC\" for hierarchy \"InstructionAddressGenerator:inst1\|MuxINC:inst\"" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/InstructionAddressGenerator.bdf" "inst" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/InstructionAddressGenerator.bdf" { { 352 232 384 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Temp InstructionAddressGenerator:inst1\|PC_Temp:inst4 " "Info (12128): Elaborating entity \"PC_Temp\" for hierarchy \"InstructionAddressGenerator:inst1\|PC_Temp:inst4\"" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/InstructionAddressGenerator.bdf" "inst4" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/InstructionAddressGenerator.bdf" { { -24 448 592 72 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff InstructionAddressGenerator:inst1\|PC_Temp:inst4\|lpm_ff:lpm_ff_component " "Info (12128): Elaborating entity \"lpm_ff\" for hierarchy \"InstructionAddressGenerator:inst1\|PC_Temp:inst4\|lpm_ff:lpm_ff_component\"" {  } { { "memFilesProcessor/PC_Temp.vhd" "lpm_ff_component" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/PC_Temp.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "InstructionAddressGenerator:inst1\|PC_Temp:inst4\|lpm_ff:lpm_ff_component " "Info (12130): Elaborated megafunction instantiation \"InstructionAddressGenerator:inst1\|PC_Temp:inst4\|lpm_ff:lpm_ff_component\"" {  } { { "memFilesProcessor/PC_Temp.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/PC_Temp.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstructionAddressGenerator:inst1\|PC_Temp:inst4\|lpm_ff:lpm_ff_component " "Info (12133): Instantiated megafunction \"InstructionAddressGenerator:inst1\|PC_Temp:inst4\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info (12134): Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info (12134): Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info (12134): Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "memFilesProcessor/PC_Temp.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/PC_Temp.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxc muxc:inst10 " "Info (12128): Elaborating entity \"muxc\" for hierarchy \"muxc:inst10\"" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "inst10" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -48 -112 32 48 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX muxc:inst10\|LPM_MUX:LPM_MUX_component " "Info (12128): Elaborating entity \"LPM_MUX\" for hierarchy \"muxc:inst10\|LPM_MUX:LPM_MUX_component\"" {  } { { "muxc.vhd" "LPM_MUX_component" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/muxc.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "muxc:inst10\|LPM_MUX:LPM_MUX_component " "Info (12130): Elaborated megafunction instantiation \"muxc:inst10\|LPM_MUX:LPM_MUX_component\"" {  } { { "muxc.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/muxc.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "muxc:inst10\|LPM_MUX:LPM_MUX_component " "Info (12133): Instantiated megafunction \"muxc:inst10\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info (12134): Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 3 " "Info (12134): Parameter \"LPM_SIZE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info (12134): Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info (12134): Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info (12134): Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info (12134): Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "muxc.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/muxc.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "db/mux_53e.tdf 1 1 " "Warning (12125): Using design file db/mux_53e.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux_53e " "Info (12023): Found entity 1: mux_53e" {  } { { "mux_53e.tdf" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/db/mux_53e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_53e muxc:inst10\|LPM_MUX:LPM_MUX_component\|mux_53e:auto_generated " "Info (12128): Elaborating entity \"mux_53e\" for hierarchy \"muxc:inst10\|LPM_MUX:LPM_MUX_component\|mux_53e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/11.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "const15 const15:inst11 " "Info (12128): Elaborating entity \"const15\" for hierarchy \"const15:inst11\"" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "inst11" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 104 -216 -104 152 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant const15:inst11\|lpm_constant:LPM_CONSTANT_component " "Info (12128): Elaborating entity \"lpm_constant\" for hierarchy \"const15:inst11\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "const15.vhd" "LPM_CONSTANT_component" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/const15.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "const15:inst11\|lpm_constant:LPM_CONSTANT_component " "Info (12130): Elaborated megafunction instantiation \"const15:inst11\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "const15.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/const15.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "const15:inst11\|lpm_constant:LPM_CONSTANT_component " "Info (12133): Instantiated megafunction \"const15:inst11\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 15 " "Info (12134): Parameter \"lpm_cvalue\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info (12134): Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Info (12134): Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Info (12134): Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "const15.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/const15.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit16multi2to1 bit16multi2to1:MuxB " "Info (12128): Elaborating entity \"bit16multi2to1\" for hierarchy \"bit16multi2to1:MuxB\"" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "MuxB" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 1016 256 424 1112 "MuxB" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immediate immediate:inst7 " "Info (12128): Elaborating entity \"immediate\" for hierarchy \"immediate:inst7\"" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "inst7" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 584 272 512 680 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg16 Reg16:PS " "Info (12128): Elaborating entity \"Reg16\" for hierarchy \"Reg16:PS\"" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "PS" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -848 272 496 -720 "PS" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {   } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning (19016): Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux_ma:inst6\|lpm_mux:LPM_MUX_component\|mux_m4e:auto_generated\|result_node\[13\]~synth " "Warning (19017): Found clock multiplexer mux_ma:inst6\|lpm_mux:LPM_MUX_component\|mux_m4e:auto_generated\|result_node\[13\]~synth" {  } { { "mux_m4e.tdf" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/db/mux_m4e.tdf" 29 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux_ma:inst6\|lpm_mux:LPM_MUX_component\|mux_m4e:auto_generated\|result_node\[12\]~synth " "Warning (19017): Found clock multiplexer mux_ma:inst6\|lpm_mux:LPM_MUX_component\|mux_m4e:auto_generated\|result_node\[12\]~synth" {  } { { "mux_m4e.tdf" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/db/mux_m4e.tdf" 29 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux_ma:inst6\|lpm_mux:LPM_MUX_component\|mux_m4e:auto_generated\|result_node\[14\]~synth " "Warning (19017): Found clock multiplexer mux_ma:inst6\|lpm_mux:LPM_MUX_component\|mux_m4e:auto_generated\|result_node\[14\]~synth" {  } { { "mux_m4e.tdf" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/db/mux_m4e.tdf" 29 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux_ma:inst6\|lpm_mux:LPM_MUX_component\|mux_m4e:auto_generated\|result_node\[15\]~synth " "Warning (19017): Found clock multiplexer mux_ma:inst6\|lpm_mux:LPM_MUX_component\|mux_m4e:auto_generated\|result_node\[15\]~synth" {  } { { "mux_m4e.tdf" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/db/mux_m4e.tdf" 29 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {   } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info (278001): Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ControlUnit:inst2\|Mod0 lpm_divide " "Info (278004): Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ControlUnit:inst2\|Mod0\"" {  } { { "controlUnit.vhdl" "Mod0" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/controlUnit.vhdl" 110 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:inst2\|lpm_divide:Mod0 " "Info (12130): Elaborated megafunction instantiation \"ControlUnit:inst2\|lpm_divide:Mod0\"" {  } { { "controlUnit.vhdl" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/controlUnit.vhdl" 110 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:inst2\|lpm_divide:Mod0 " "Info (12133): Instantiated megafunction \"ControlUnit:inst2\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Info (12134): Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Info (12134): Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Info (12134): Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Info (12134): Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Info (12134): Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "controlUnit.vhdl" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/controlUnit.vhdl" 110 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qlo.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_qlo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qlo " "Info (12023): Found entity 1: lpm_divide_qlo" {  } { { "lpm_divide_qlo.tdf" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/db/lpm_divide_qlo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Info (12023): Found entity 1: abs_divider_4dg" {  } { { "abs_divider_4dg.tdf" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k5f.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_k5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k5f " "Info (12023): Found entity 1: alt_u_div_k5f" {  } { { "alt_u_div_k5f.tdf" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/db/alt_u_div_k5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info (12023): Found entity 1: add_sub_lkc" {  } { { "add_sub_lkc.tdf" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info (12023): Found entity 1: add_sub_mkc" {  } { { "add_sub_mkc.tdf" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_0s9.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_0s9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_0s9 " "Info (12023): Found entity 1: lpm_abs_0s9" {  } { { "lpm_abs_0s9.tdf" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/db/lpm_abs_0s9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning (13024): Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dat_out\[15\] GND " "Warning (13410): Pin \"dat_out\[15\]\" is stuck at GND" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 232 912 1088 248 "dat_out\[15..0\]" "" } { -808 1256 1332 -792 "dat_out\[15..0\]" "" } { -544 1264 1352 -528 "dat_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "dat_out\[14\] GND " "Warning (13410): Pin \"dat_out\[14\]\" is stuck at GND" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 232 912 1088 248 "dat_out\[15..0\]" "" } { -808 1256 1332 -792 "dat_out\[15..0\]" "" } { -544 1264 1352 -528 "dat_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "dat_out\[13\] GND " "Warning (13410): Pin \"dat_out\[13\]\" is stuck at GND" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 232 912 1088 248 "dat_out\[15..0\]" "" } { -808 1256 1332 -792 "dat_out\[15..0\]" "" } { -544 1264 1352 -528 "dat_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "dat_out\[12\] GND " "Warning (13410): Pin \"dat_out\[12\]\" is stuck at GND" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 232 912 1088 248 "dat_out\[15..0\]" "" } { -808 1256 1332 -792 "dat_out\[15..0\]" "" } { -544 1264 1352 -528 "dat_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "dat_out\[11\] GND " "Warning (13410): Pin \"dat_out\[11\]\" is stuck at GND" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 232 912 1088 248 "dat_out\[15..0\]" "" } { -808 1256 1332 -792 "dat_out\[15..0\]" "" } { -544 1264 1352 -528 "dat_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "dat_out\[10\] GND " "Warning (13410): Pin \"dat_out\[10\]\" is stuck at GND" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 232 912 1088 248 "dat_out\[15..0\]" "" } { -808 1256 1332 -792 "dat_out\[15..0\]" "" } { -544 1264 1352 -528 "dat_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "RM_out\[23\] GND " "Warning (13410): Pin \"RM_out\[23\]\" is stuck at GND" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -360 1144 1320 -344 "RM_out\[23..0\]" "" } { -592 496 575 -576 "RM_out\[15..0\]" "" } { -944 936 1024 -928 "RM_out\[23..0\]" "" } { -760 968 1037 -744 "RM_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "RM_out\[22\] GND " "Warning (13410): Pin \"RM_out\[22\]\" is stuck at GND" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -360 1144 1320 -344 "RM_out\[23..0\]" "" } { -592 496 575 -576 "RM_out\[15..0\]" "" } { -944 936 1024 -928 "RM_out\[23..0\]" "" } { -760 968 1037 -744 "RM_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "RM_out\[21\] GND " "Warning (13410): Pin \"RM_out\[21\]\" is stuck at GND" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -360 1144 1320 -344 "RM_out\[23..0\]" "" } { -592 496 575 -576 "RM_out\[15..0\]" "" } { -944 936 1024 -928 "RM_out\[23..0\]" "" } { -760 968 1037 -744 "RM_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "RM_out\[20\] GND " "Warning (13410): Pin \"RM_out\[20\]\" is stuck at GND" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -360 1144 1320 -344 "RM_out\[23..0\]" "" } { -592 496 575 -576 "RM_out\[15..0\]" "" } { -944 936 1024 -928 "RM_out\[23..0\]" "" } { -760 968 1037 -744 "RM_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "RM_out\[19\] GND " "Warning (13410): Pin \"RM_out\[19\]\" is stuck at GND" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -360 1144 1320 -344 "RM_out\[23..0\]" "" } { -592 496 575 -576 "RM_out\[15..0\]" "" } { -944 936 1024 -928 "RM_out\[23..0\]" "" } { -760 968 1037 -744 "RM_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "RM_out\[18\] GND " "Warning (13410): Pin \"RM_out\[18\]\" is stuck at GND" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -360 1144 1320 -344 "RM_out\[23..0\]" "" } { -592 496 575 -576 "RM_out\[15..0\]" "" } { -944 936 1024 -928 "RM_out\[23..0\]" "" } { -760 968 1037 -744 "RM_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "RM_out\[17\] GND " "Warning (13410): Pin \"RM_out\[17\]\" is stuck at GND" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -360 1144 1320 -344 "RM_out\[23..0\]" "" } { -592 496 575 -576 "RM_out\[15..0\]" "" } { -944 936 1024 -928 "RM_out\[23..0\]" "" } { -760 968 1037 -744 "RM_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "RM_out\[16\] GND " "Warning (13410): Pin \"RM_out\[16\]\" is stuck at GND" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -360 1144 1320 -344 "RM_out\[23..0\]" "" } { -592 496 575 -576 "RM_out\[15..0\]" "" } { -944 936 1024 -928 "RM_out\[23..0\]" "" } { -760 968 1037 -744 "RM_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 1 " "Info (17049): 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ControlUnit:inst2\|wmfc " "Info (17050): Register \"ControlUnit:inst2\|wmfc\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3230 " "Info (21057): Implemented 3230 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Info (21058): Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "273 " "Info (21059): Implemented 273 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "2917 " "Info (21061): Implemented 2917 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Info (21064): Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "361 " "Info: Peak virtual memory: 361 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 04 22:48:39 2015 " "Info: Processing ended: Fri Dec 04 22:48:39 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:01:41 " "Info: Elapsed time: 00:01:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Info: Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
