git clone --depth 1 --no-tags https://github.com/qwekelly/hdu_stu_Files.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166940654
git clone --depth 1 --no-tags https://github.com/Wms5/IHS-Projeto.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162767702
git clone --depth 1 --no-tags https://github.com/Lin-Tsung-bin/Digital-IC-Design-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162794293
git clone --depth 1 --no-tags https://github.com/luhan1999/RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162859560
git clone --depth 1 --no-tags https://github.com/wllmsyv/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162862946
git clone --depth 1 --no-tags https://github.com/level-two/FpgaLed.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166008742
git clone --depth 1 --no-tags https://github.com/mzau/vexriscvsnios2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166078083
git clone --depth 1 --no-tags https://github.com/tkmonson/risc-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/165734278
git clone --depth 1 --no-tags https://github.com/jakeszler/chomp-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/165514176
git clone --depth 1 --no-tags https://github.com/Rainerino/311.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/165977036
git clone --depth 1 --no-tags https://github.com/zhiming-zhang/video_rtl_lib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/165823960
git clone --depth 1 --no-tags https://github.com/Kanishka96/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/165071334
git clone --depth 1 --no-tags https://github.com/Amrit-pal-Singh/Avoiding-the-obstacles-game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166452048
git clone --depth 1 --no-tags https://github.com/shmundhra/KGP-RISC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163748701
git clone --depth 1 --no-tags https://github.com/andrijapau/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164033901
git clone --depth 1 --no-tags https://github.com/XinyiJi1/division-calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163564971
git clone --depth 1 --no-tags https://github.com/aipyer/sdram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164124932
git clone --depth 1 --no-tags https://github.com/phamquandung/4-bit-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163802092
git clone --depth 1 --no-tags https://github.com/furljq/RISCV-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163977442
git clone --depth 1 --no-tags https://github.com/katsumin/InternalOscillator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/165589875
git clone --depth 1 --no-tags https://github.com/ChiShengChen/verilog_VLSI_hw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166191811
git clone --depth 1 --no-tags https://github.com/illush123/Sklansky.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/165960337
git clone --depth 1 --no-tags https://github.com/arphun/Verilog_SingleCycleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163604171
git clone --depth 1 --no-tags https://github.com/Nayaco/izayoi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163788251
git clone --depth 1 --no-tags https://github.com/NuamSkunk1/Mainimplementing-Arm-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163654174
git clone --depth 1 --no-tags https://github.com/Negfir/Traffic-Light.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162696624
git clone --depth 1 --no-tags https://github.com/qinghong1020/mycpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162726885
git clone --depth 1 --no-tags https://github.com/toriten1034/AIchip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163456906
git clone --depth 1 --no-tags https://github.com/zyldgd/VerilogHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162952882
git clone --depth 1 --no-tags https://github.com/Bramory/MIPS32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163209868
git clone --depth 1 --no-tags https://github.com/tall15421542/Pipeline-With-Cache-verilog-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163591067
git clone --depth 1 --no-tags https://github.com/CSDarkCounter/My_College_Homework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162794624
git clone --depth 1 --no-tags https://github.com/TobyKurniawan/DecibelCounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163643323
git clone --depth 1 --no-tags https://github.com/Chandana-pvsl/KGP_RISC_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/165196682
git clone --depth 1 --no-tags https://github.com/thekroko/wallie.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166717387
git clone --depth 1 --no-tags https://github.com/JacobJae/hardware_language.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167063699
git clone --depth 1 --no-tags https://github.com/Kitrinx/Arcade-Centipede_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/165468415
git clone --depth 1 --no-tags https://github.com/dizarker/simpleUsbDevice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/165315500
git clone --depth 1 --no-tags https://github.com/codercument/TestSuite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164256192
git clone --depth 1 --no-tags https://github.com/vaughnsh/16-bit-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164479415
git clone --depth 1 --no-tags https://github.com/jangwonpark74/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166240618
git clone --depth 1 --no-tags https://github.com/gsherper/verilogFPGACores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163768485
git clone --depth 1 --no-tags https://github.com/naiksanmitra/ICMP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164634570
git clone --depth 1 --no-tags https://github.com/Bo0km4n/kogge-ppa.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163183523
git clone --depth 1 --no-tags https://github.com/jrs322/EECS318-Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163312286
git clone --depth 1 --no-tags https://github.com/jaypshah27/Verilog-VHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163259444
git clone --depth 1 --no-tags https://github.com/bkchan96/LinearActuatorTest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163465326
git clone --depth 1 --no-tags https://github.com/wanyuzha/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163486471
git clone --depth 1 --no-tags https://github.com/zhongjn/fpga-dinosaur.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164280325
git clone --depth 1 --no-tags https://github.com/HungryByte/VHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/165790425
git clone --depth 1 --no-tags https://github.com/uXeBoy/RISCV1306.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166654673
git clone --depth 1 --no-tags https://github.com/LeartKrasniqi/Hardware-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163330083
git clone --depth 1 --no-tags https://github.com/AmilaWeerasinghe/4-bit-adder-D-Flip-Flop-gate-Verilog-gate-level-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163510969
git clone --depth 1 --no-tags https://github.com/tux3/bubbly.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164611796
git clone --depth 1 --no-tags https://github.com/whoiscc/diycpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164058133
git clone --depth 1 --no-tags https://github.com/Moe98/Lecture-Hall-Sensor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164109590
git clone --depth 1 --no-tags https://github.com/wangnick2017/CentralPerkUp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164385197
git clone --depth 1 --no-tags https://github.com/SaviniSenla/FPGA-based-Processor-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164670830
git clone --depth 1 --no-tags https://github.com/LynneXie1201/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166490240
git clone --depth 1 --no-tags https://github.com/gowgos5/Real-Time-Voice-Scope.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163388905
git clone --depth 1 --no-tags https://github.com/XinyiJi1/flappy-bird-plus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163565269
git clone --depth 1 --no-tags https://github.com/gwatcha/risc-computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/165344649
git clone --depth 1 --no-tags https://github.com/SiddheshPadwal10/Parking-System-Design-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164036687
git clone --depth 1 --no-tags https://github.com/phamquandung/PWM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163805681
git clone --depth 1 --no-tags https://github.com/knknkn1162/slot_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163800647
git clone --depth 1 --no-tags https://github.com/twiger1/test_adjust.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163726919
git clone --depth 1 --no-tags https://github.com/aliamaim/Intel-PPI-8255-BSR-Mode-0-only-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163862187
git clone --depth 1 --no-tags https://github.com/IBassemTarek/SBqM-bank.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167078204
git clone --depth 1 --no-tags https://github.com/keithlegg/open_fpga_gpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163111480
git clone --depth 1 --no-tags https://github.com/tienhoangtringhia/Lab_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163230735
git clone --depth 1 --no-tags https://github.com/s0606757/DSD-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163646190
git clone --depth 1 --no-tags https://github.com/ZJUKeyKong/DongKeyKong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163307320
git clone --depth 1 --no-tags https://github.com/Vanellope0602/Pipeline_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163087156
git clone --depth 1 --no-tags https://github.com/mtakla16/Pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163220433
git clone --depth 1 --no-tags https://github.com/audi-fast/FPGA-learning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163742250
git clone --depth 1 --no-tags https://github.com/binary-sandbox/chisel-noob.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163778655
git clone --depth 1 --no-tags https://github.com/pullp/seq.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162819785
git clone --depth 1 --no-tags https://github.com/Brook1711/lock_with_24bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162657985
git clone --depth 1 --no-tags https://github.com/HadesxPS/VT_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162707636
git clone --depth 1 --no-tags https://github.com/yumna5/bombjack.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/165175610
git clone --depth 1 --no-tags https://github.com/eddsalkield/ReducedMachineHardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/165736851
git clone --depth 1 --no-tags https://github.com/khangNguyenTran/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164440031
git clone --depth 1 --no-tags https://github.com/ttc71295/Scoreboard-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164446767
git clone --depth 1 --no-tags https://github.com/hibajamal/hj04033_CS330.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166933939
git clone --depth 1 --no-tags https://github.com/ttw225/Tetris.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163954962
git clone --depth 1 --no-tags https://github.com/jyasir/Counter_FPGA_Bench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164195050
git clone --depth 1 --no-tags https://github.com/TsungHuaLee/HW_CO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164082593
git clone --depth 1 --no-tags https://github.com/rupello/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164978891
git clone --depth 1 --no-tags https://github.com/partlyjadedyouth/snu-dldl-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/165254673
git clone --depth 1 --no-tags https://github.com/tarekkhaled/verliog-modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164148308
git clone --depth 1 --no-tags https://github.com/JingdaKang/MIPS-Multicycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162938924
git clone --depth 1 --no-tags https://github.com/zhihao-lin/Pipelined-MIPS-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166380562
git clone --depth 1 --no-tags https://github.com/loretogonzalez1401/ASIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166247307
git clone --depth 1 --no-tags https://github.com/yldas/sparc_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166626791
git clone --depth 1 --no-tags https://github.com/Tyllllll/DSO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166629052
git clone --depth 1 --no-tags https://github.com/lnx000/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164540672
git clone --depth 1 --no-tags https://github.com/eleendramharish/UDP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164849742
git clone --depth 1 --no-tags https://github.com/anudit/dd2sem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166779411
