[{"DBLP title": "Selective just-in-time compilation for client-side mobile javascript engine.", "DBLP authors": ["Seong-Won Lee", "Soo-Mook Moon"], "year": 2011, "MAG papers": [{"PaperId": 2152185603, "PaperTitle": "selective just in time compilation for client side mobile javascript engine", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["seoul national university", "seoul national university"]}], "source": "ES"}, {"DBLP title": "A method-based ahead-of-time compiler for android applications.", "DBLP authors": ["Chih-Sheng Wang", "Guillermo A. P\u00e9rez", "Yeh-Ching Chung", "Wei-Chung Hsu", "Wei-Kuan Shih", "Hong-Rong Hsu"], "year": 2011, "MAG papers": [{"PaperId": 2014977809, "PaperTitle": "a method based ahead of time compiler for android applications", "Year": 2011, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["mediatek", "national tsing hua university", "national tsing hua university", "national chiao tung university", "national tsing hua university", "national tsing hua university"]}], "source": "ES"}, {"DBLP title": "Studying optimal spilling in the light of SSA.", "DBLP authors": ["Quentin Colombet", "Florian Brandner", "Alain Darte"], "year": 2011, "MAG papers": [{"PaperId": 2022202069, "PaperTitle": "studying optimal spilling in the light of ssa", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["ecole normale superieure de lyon", "ecole normale superieure de lyon", "ecole normale superieure de lyon"]}], "source": "ES"}, {"DBLP title": "An efficient heuristic for instruction scheduling on clustered vliw processors.", "DBLP authors": ["Xuemeng Zhang", "Hui Wu", "Jingling Xue"], "year": 2011, "MAG papers": [{"PaperId": 2054211050, "PaperTitle": "an efficient heuristic for instruction scheduling on clustered vliw processors", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of new south wales", "university of new south wales", "university of new south wales"]}], "source": "ES"}, {"DBLP title": "Graph-coloring and treescan register allocation using repairing.", "DBLP authors": ["Quentin Colombet", "Benoit Boissinot", "Philip Brisk", "Sebastian Hack", "Fabrice Rastello"], "year": 2011, "MAG papers": [{"PaperId": 2129704946, "PaperTitle": "graph coloring and treescan register allocation using repairing", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["saarland university", "french institute for research in computer science and automation", "university of california riverside", "french institute for research in computer science and automation", "ecole normale superieure de lyon"]}], "source": "ES"}, {"DBLP title": "A unified approach to eliminate memory accesses early.", "DBLP authors": ["Mafijul Md. Islam", "Per Stenstr\u00f6m"], "year": 2011, "MAG papers": [{"PaperId": 2150957283, "PaperTitle": "a unified approach to eliminate memory accesses early", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["volvo", "chalmers university of technology"]}], "source": "ES"}, {"DBLP title": "An evaluation of different modeling techniques for iterative compilation.", "DBLP authors": ["Eunjung Park", "Sameer Kulkarni", "John Cavazos"], "year": 2011, "MAG papers": [{"PaperId": 2084482561, "PaperTitle": "an evaluation of different modeling techniques for iterative compilation", "Year": 2011, "CitationCount": 31, "EstimatedCitation": 54, "Affiliations": ["university of delaware", "university of delaware", "university of delaware"]}], "source": "ES"}, {"DBLP title": "A novel thread scheduler design for polymorphic embedded systems.", "DBLP authors": ["Viswanath Krishnamurthy", "Swamy D. Ponpandi", "Akhilesh Tyagi"], "year": 2011, "MAG papers": [{"PaperId": 2172272388, "PaperTitle": "a novel thread scheduler design for polymorphic embedded systems", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["iowa state university", "iowa state university", "iowa state university"]}], "source": "ES"}, {"DBLP title": "Realizing near-true voltage scaling in variation-sensitive l1 caches via fault buffers.", "DBLP authors": ["Tayyeb Mahmood", "Soontae Kim"], "year": 2011, "MAG papers": [{"PaperId": 1979237395, "PaperTitle": "realizing near true voltage scaling in variation sensitive l1 caches via fault buffers", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["kaist", "kaist"]}], "source": "ES"}, {"DBLP title": "FFT-cache: a flexible fault-tolerant cache architecture for ultra low voltage operation.", "DBLP authors": ["Abbas BanaiyanMofrad", "Houman Homayoun", "Nikil D. Dutt"], "year": 2011, "MAG papers": [{"PaperId": 2143134476, "PaperTitle": "fft cache a flexible fault tolerant cache architecture for ultra low voltage operation", "Year": 2011, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": ["university of california irvine", "university of california san diego", "university of california irvine"]}], "source": "ES"}, {"DBLP title": "Smart cache cleaning: energy efficient vulnerability reduction in embedded processors.", "DBLP authors": ["Reiley Jeyapaul", "Aviral Shrivastava"], "year": 2011, "MAG papers": [{"PaperId": 2018202053, "PaperTitle": "smart cache cleaning energy efficient vulnerability reduction in embedded processors", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["arizona state university", "arizona state university"]}], "source": "ES"}, {"DBLP title": "Architecting processors to allow voltage/reliability tradeoffs.", "DBLP authors": ["John Sartori", "Rakesh Kumar"], "year": 2011, "MAG papers": [{"PaperId": 1972375942, "PaperTitle": "architecting processors to allow voltage reliability tradeoffs", "Year": 2011, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["university of illinois at urbana champaign", "university of illinois at urbana champaign"]}], "source": "ES"}, {"DBLP title": "Cost-effective safety and fault localization using distributed temporal redundancy.", "DBLP authors": ["Brett H. Meyer", "Benton H. Calhoun", "John Lach", "Kevin Skadron"], "year": 2011, "MAG papers": [{"PaperId": 2055676214, "PaperTitle": "cost effective safety and fault localization using distributed temporal redundancy", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of virginia", "university of virginia", "university of virginia", "university of virginia"]}], "source": "ES"}, {"DBLP title": "Stochastic computing: embracing errors in architectureand design of processors and applications.", "DBLP authors": ["John Sartori", "Joseph Sloan", "Rakesh Kumar"], "year": 2011, "MAG papers": [], "source": null}, {"DBLP title": "WCET-driven cache-aware code positioning.", "DBLP authors": ["Heiko Falk", "Helena Kotthaus"], "year": 2011, "MAG papers": [{"PaperId": 2001674040, "PaperTitle": "wcet driven cache aware code positioning", "Year": 2011, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["technical university of dortmund", "university of ulm"]}], "source": "ES"}, {"DBLP title": "Enabling parametric feasibility analysis in real-time calculus driven performance evaluation.", "DBLP authors": ["Alena Simalatsar", "Yusi Ramadian", "Kai Lampka", "Simon Perathoner", "Roberto Passerone", "Lothar Thiele"], "year": 2011, "MAG papers": [{"PaperId": 2116410913, "PaperTitle": "enabling parametric feasibility analysis in real time calculus driven performance evaluation", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of trento", "ecole polytechnique federale de lausanne", "eth zurich", "eth zurich", "eth zurich", "university of trento"]}], "source": "ES"}, {"DBLP title": "WCET-driven branch prediction aware code positioning.", "DBLP authors": ["Sascha Plazar", "Jan C. Kleinsorge", "Heiko Falk", "Peter Marwedel"], "year": 2011, "MAG papers": [{"PaperId": 2059894640, "PaperTitle": "wcet driven branch prediction aware code positioning", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["technical university of dortmund", "technical university of dortmund", "technical university of dortmund", "technical university of dortmund"]}], "source": "ES"}, {"DBLP title": "A hybrid strategy for mapping multiple throughput-constrained applications on MPSoCs.", "DBLP authors": ["Amit Kumar Singh", "Akash Kumar", "Thambipillai Srikanthan"], "year": 2011, "MAG papers": [{"PaperId": 2023196957, "PaperTitle": "a hybrid strategy for mapping multiple throughput constrained applications on mpsocs", "Year": 2011, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": ["nanyang technological university", "nanyang technological university", "national university of singapore"]}], "source": "ES"}, {"DBLP title": "Evaluation of an accelerator architecture for speckle reducing anisotropic diffusion.", "DBLP authors": ["Siddharth Nilakantan", "Srikanth Annangi", "Nikhil Gulati", "Karthik Sangaiah", "Mark Hempstead"], "year": 2011, "MAG papers": [{"PaperId": 2143592580, "PaperTitle": "evaluation of an accelerator architecture for speckle reducing anisotropic diffusion", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["drexel university", "drexel university", "drexel university", "drexel university", "drexel university"]}], "source": "ES"}, {"DBLP title": "An FPGA-based heterogeneous coarse-grained dynamically reconfigurable architecture.", "DBLP authors": ["Ricardo S. Ferreira", "Julio C. Goldner Vendramini", "Lucas Mucida", "Monica Magalh\u00e3es Pereira", "Luigi Carro"], "year": 2011, "MAG papers": [{"PaperId": 2139817798, "PaperTitle": "an fpga based heterogeneous coarse grained dynamically reconfigurable architecture", "Year": 2011, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["universidade federal de vicosa", "universidade federal do rio grande do sul", "universidade federal do rio grande do sul", "universidade federal de vicosa", "universidade federal de vicosa"]}], "source": "ES"}, {"DBLP title": "Localizing globals and statics to make C programs thread-safe.", "DBLP authors": ["Adam R. Smith", "Prasad A. Kulkarni"], "year": 2011, "MAG papers": [{"PaperId": 1981121546, "PaperTitle": "localizing globals and statics to make c programs thread safe", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of kansas", "university of kansas"]}], "source": "ES"}, {"DBLP title": "Vector class on limited local memory (LLM) multi-core processors.", "DBLP authors": ["Ke Bai", "Di Lu", "Aviral Shrivastava"], "year": 2011, "MAG papers": [{"PaperId": 2079842646, "PaperTitle": "vector class on limited local memory llm multi core processors", "Year": 2011, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["arizona state university", "arizona state university", "arizona state university"]}], "source": "ES"}]