0.7
2020.2
Oct 14 2022
05:20:55
D:/schemotechnika/cpu_07/cpu_07.sim/sim_1/behav/xsim/glbl.v,1732950681,verilog,,,,glbl,,,,,,,,
D:/schemotechnika/cpu_07/cpu_07.srcs/sim_1/new/test_bench.v,1732950682,verilog,,,,test_bench,,,,,,,,
D:/schemotechnika/cpu_07/cpu_07.srcs/sources_1/new/cpu_pipeline.v,1732950682,verilog,,D:/schemotechnika/cpu_07/cpu_07.srcs/sources_1/new/reg_file.v,,cpu_pipeline,,,,,,,,
D:/schemotechnika/cpu_07/cpu_07.srcs/sources_1/new/reg_file.v,1732950682,verilog,,D:/schemotechnika/cpu_07/cpu_07.srcs/sim_1/new/test_bench.v,,reg_file,,,,,,,,
