$date
	Sun Jun 11 10:13:54 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Test $end
$var wire 2 ! Q [1:0] $end
$var reg 4 " D [3:0] $end
$scope module uut $end
$var wire 4 # D [3:0] $end
$var reg 2 $ Q [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
b0 #
b0 "
b0 !
$end
#10
b1 "
b1 #
#20
b1 !
b1 $
b10 "
b10 #
#30
b0 !
b0 $
b11 "
b11 #
#40
b10 !
b10 $
b100 "
b100 #
#50
b0 !
b0 $
b101 "
b101 #
#60
b1 !
b1 $
b110 "
b110 #
#70
b0 !
b0 $
b111 "
b111 #
#80
b11 !
b11 $
b1000 "
b1000 #
#90
b0 !
b0 $
b1001 "
b1001 #
#100
b1 !
b1 $
b1010 "
b1010 #
#110
b0 !
b0 $
b1011 "
b1011 #
#120
b10 !
b10 $
b1100 "
b1100 #
#130
b0 !
b0 $
b1101 "
b1101 #
#140
b1 !
b1 $
b1110 "
b1110 #
#150
b0 !
b0 $
b1111 "
b1111 #
#160
