{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 14 13:03:07 2023 " "Info: Processing started: Tue Feb 14 13:03:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SIMPCOMP -c SIMPCOMP --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SIMPCOMP -c SIMPCOMP --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Y1 N 10.951 ns Longest " "Info: Longest tpd from source pin \"Y1\" to destination pin \"N\" is 10.951 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns Y1 1 PIN PIN_Y7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y7; Fanout = 2; PIN Node = 'Y1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y1 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2380 (Computer Organization and microprocessor)/Project I/Block1.bdf" { { 136 128 296 152 "Y1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.467 ns) + CELL(0.366 ns) 5.680 ns FA:inst2\|Add1~0 2 COMB LCCOMB_X22_Y10_N18 3 " "Info: 2: + IC(4.467 ns) + CELL(0.366 ns) = 5.680 ns; Loc. = LCCOMB_X22_Y10_N18; Fanout = 3; COMB Node = 'FA:inst2\|Add1~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.833 ns" { Y1 FA:inst2|Add1~0 } "NODE_NAME" } } { "FA.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2380 (Computer Organization and microprocessor)/Project I/FA.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.346 ns) 6.290 ns FA:inst\|Add1~0 3 COMB LCCOMB_X22_Y10_N20 2 " "Info: 3: + IC(0.264 ns) + CELL(0.346 ns) = 6.290 ns; Loc. = LCCOMB_X22_Y10_N20; Fanout = 2; COMB Node = 'FA:inst\|Add1~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.610 ns" { FA:inst2|Add1~0 FA:inst|Add1~0 } "NODE_NAME" } } { "FA.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2380 (Computer Organization and microprocessor)/Project I/FA.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.507 ns) + CELL(2.154 ns) 10.951 ns N 4 PIN PIN_E2 0 " "Info: 4: + IC(2.507 ns) + CELL(2.154 ns) = 10.951 ns; Loc. = PIN_E2; Fanout = 0; PIN Node = 'N'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.661 ns" { FA:inst|Add1~0 N } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2380 (Computer Organization and microprocessor)/Project I/Block1.bdf" { { 272 800 976 288 "N" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.713 ns ( 33.91 % ) " "Info: Total cell delay = 3.713 ns ( 33.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.238 ns ( 66.09 % ) " "Info: Total interconnect delay = 7.238 ns ( 66.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.951 ns" { Y1 FA:inst2|Add1~0 FA:inst|Add1~0 N } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.951 ns" { Y1 {} Y1~combout {} FA:inst2|Add1~0 {} FA:inst|Add1~0 {} N {} } { 0.000ns 0.000ns 4.467ns 0.264ns 2.507ns } { 0.000ns 0.847ns 0.366ns 0.346ns 2.154ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 14 13:03:07 2023 " "Info: Processing ended: Tue Feb 14 13:03:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
