Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Apr 22 12:21:10 2020
| Host         : lkeilly-pc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 2 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 49 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.107        0.000                      0                12728        0.041        0.000                      0                12728        3.000        0.000                       0                  1838  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
  clkfbout   {0.000 5.000}      10.000          100.000         
  clkout0    {0.000 5.000}      10.000          100.000         
  clkout3    {0.000 40.000}     80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  clkfbout                                                                                                                                                      7.845        0.000                       0                     3  
  clkout0           5.307        0.000                      0                  921        0.118        0.000                      0                  921        4.020        0.000                       0                   420  
  clkout3          47.801        0.000                      0                11806        0.262        0.000                      0                11806       38.750        0.000                       0                  1414  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout3       clkout0             4.107        0.000                      0                   32        0.341        0.000                      0                   32  
clkout0       clkout3             5.731        0.000                      0                   53        0.041        0.000                      0                   53  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdv/mmcm/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdv/mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdv/mmcm/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdv/mmcm/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdv/mmcm/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdv/mmcm/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdv/mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y19   clkdv/bufclkfb/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdv/mmcm/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdv/mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdv/mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkdv/mmcm/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        5.307ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.307ns  (required time - arrival time)
  Source:                 display/myvgatimer/xy/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.302ns  (logic 1.420ns (33.009%)  route 2.882ns (66.991%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 8.558 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=414, routed)         1.690    -0.850    display/myvgatimer/xy/clk100
    SLICE_X81Y123        FDRE                                         r  display/myvgatimer/xy/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y123        FDRE (Prop_fdre_C_Q)         0.419    -0.431 r  display/myvgatimer/xy/x_reg[1]/Q
                         net (fo=63, routed)          1.135     0.704    display/myvgatimer/xy/Q[1]
    SLICE_X82Y122        LUT4 (Prop_lut4_I2_O)        0.327     1.031 f  display/myvgatimer/xy/y[9]_i_5/O
                         net (fo=5, routed)           0.439     1.470    display/myvgatimer/xy/y[9]_i_5_n_0
    SLICE_X83Y123        LUT5 (Prop_lut5_I4_O)        0.320     1.790 r  display/myvgatimer/xy/x[9]_i_3/O
                         net (fo=1, routed)           0.791     2.580    display/myvgatimer/xy/x[9]_i_3_n_0
    SLICE_X84Y123        LUT3 (Prop_lut3_I1_O)        0.354     2.934 r  display/myvgatimer/xy/x[9]_i_2/O
                         net (fo=1, routed)           0.517     3.452    display/myvgatimer/xy/p_0_in[9]
    SLICE_X83Y123        FDRE                                         r  display/myvgatimer/xy/x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=414, routed)         1.579     8.558    display/myvgatimer/xy/clk100
    SLICE_X83Y123        FDRE                                         r  display/myvgatimer/xy/x_reg[9]/C
                         clock pessimism              0.560     9.118    
                         clock uncertainty           -0.074     9.044    
    SLICE_X83Y123        FDRE (Setup_fdre_C_D)       -0.286     8.758    display/myvgatimer/xy/x_reg[9]
  -------------------------------------------------------------------
                         required time                          8.758    
                         arrival time                          -3.452    
  -------------------------------------------------------------------
                         slack                                  5.307    

Slack (MET) :             5.355ns  (required time - arrival time)
  Source:                 sound/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.211ns  (logic 1.454ns (34.532%)  route 2.757ns (65.468%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 8.474 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=414, routed)         1.617    -0.923    sound/clk100
    SLICE_X67Y106        FDRE                                         r  sound/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y106        FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  sound/count_reg[1]/Q
                         net (fo=5, routed)           1.725     1.258    sound/out[1]
    SLICE_X69Y108        LUT4 (Prop_lut4_I2_O)        0.124     1.382 r  sound/count[0]_i_54/O
                         net (fo=1, routed)           0.000     1.382    sound/count[0]_i_54_n_0
    SLICE_X69Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.914 r  sound/count_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     1.914    sound/count_reg[0]_i_25_n_0
    SLICE_X69Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.028 r  sound/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.028    sound/count_reg[0]_i_13_n_0
    SLICE_X69Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.142 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.142    sound/count_reg[0]_i_3_n_0
    SLICE_X69Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.256 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.032     3.288    sound/clear
    SLICE_X67Y108        FDRE                                         r  sound/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=414, routed)         1.495     8.474    sound/clk100
    SLICE_X67Y108        FDRE                                         r  sound/count_reg[10]/C
                         clock pessimism              0.577     9.051    
                         clock uncertainty           -0.074     8.977    
    SLICE_X67Y108        FDRE (Setup_fdre_C_R)       -0.335     8.642    sound/count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.642    
                         arrival time                          -3.288    
  -------------------------------------------------------------------
                         slack                                  5.355    

Slack (MET) :             5.355ns  (required time - arrival time)
  Source:                 sound/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.211ns  (logic 1.454ns (34.532%)  route 2.757ns (65.468%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 8.474 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=414, routed)         1.617    -0.923    sound/clk100
    SLICE_X67Y106        FDRE                                         r  sound/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y106        FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  sound/count_reg[1]/Q
                         net (fo=5, routed)           1.725     1.258    sound/out[1]
    SLICE_X69Y108        LUT4 (Prop_lut4_I2_O)        0.124     1.382 r  sound/count[0]_i_54/O
                         net (fo=1, routed)           0.000     1.382    sound/count[0]_i_54_n_0
    SLICE_X69Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.914 r  sound/count_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     1.914    sound/count_reg[0]_i_25_n_0
    SLICE_X69Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.028 r  sound/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.028    sound/count_reg[0]_i_13_n_0
    SLICE_X69Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.142 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.142    sound/count_reg[0]_i_3_n_0
    SLICE_X69Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.256 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.032     3.288    sound/clear
    SLICE_X67Y108        FDRE                                         r  sound/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=414, routed)         1.495     8.474    sound/clk100
    SLICE_X67Y108        FDRE                                         r  sound/count_reg[11]/C
                         clock pessimism              0.577     9.051    
                         clock uncertainty           -0.074     8.977    
    SLICE_X67Y108        FDRE (Setup_fdre_C_R)       -0.335     8.642    sound/count_reg[11]
  -------------------------------------------------------------------
                         required time                          8.642    
                         arrival time                          -3.288    
  -------------------------------------------------------------------
                         slack                                  5.355    

Slack (MET) :             5.355ns  (required time - arrival time)
  Source:                 sound/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.211ns  (logic 1.454ns (34.532%)  route 2.757ns (65.468%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 8.474 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=414, routed)         1.617    -0.923    sound/clk100
    SLICE_X67Y106        FDRE                                         r  sound/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y106        FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  sound/count_reg[1]/Q
                         net (fo=5, routed)           1.725     1.258    sound/out[1]
    SLICE_X69Y108        LUT4 (Prop_lut4_I2_O)        0.124     1.382 r  sound/count[0]_i_54/O
                         net (fo=1, routed)           0.000     1.382    sound/count[0]_i_54_n_0
    SLICE_X69Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.914 r  sound/count_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     1.914    sound/count_reg[0]_i_25_n_0
    SLICE_X69Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.028 r  sound/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.028    sound/count_reg[0]_i_13_n_0
    SLICE_X69Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.142 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.142    sound/count_reg[0]_i_3_n_0
    SLICE_X69Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.256 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.032     3.288    sound/clear
    SLICE_X67Y108        FDRE                                         r  sound/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=414, routed)         1.495     8.474    sound/clk100
    SLICE_X67Y108        FDRE                                         r  sound/count_reg[8]/C
                         clock pessimism              0.577     9.051    
                         clock uncertainty           -0.074     8.977    
    SLICE_X67Y108        FDRE (Setup_fdre_C_R)       -0.335     8.642    sound/count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.642    
                         arrival time                          -3.288    
  -------------------------------------------------------------------
                         slack                                  5.355    

Slack (MET) :             5.355ns  (required time - arrival time)
  Source:                 sound/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.211ns  (logic 1.454ns (34.532%)  route 2.757ns (65.468%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 8.474 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=414, routed)         1.617    -0.923    sound/clk100
    SLICE_X67Y106        FDRE                                         r  sound/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y106        FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  sound/count_reg[1]/Q
                         net (fo=5, routed)           1.725     1.258    sound/out[1]
    SLICE_X69Y108        LUT4 (Prop_lut4_I2_O)        0.124     1.382 r  sound/count[0]_i_54/O
                         net (fo=1, routed)           0.000     1.382    sound/count[0]_i_54_n_0
    SLICE_X69Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.914 r  sound/count_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     1.914    sound/count_reg[0]_i_25_n_0
    SLICE_X69Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.028 r  sound/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.028    sound/count_reg[0]_i_13_n_0
    SLICE_X69Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.142 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.142    sound/count_reg[0]_i_3_n_0
    SLICE_X69Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.256 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.032     3.288    sound/clear
    SLICE_X67Y108        FDRE                                         r  sound/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=414, routed)         1.495     8.474    sound/clk100
    SLICE_X67Y108        FDRE                                         r  sound/count_reg[9]/C
                         clock pessimism              0.577     9.051    
                         clock uncertainty           -0.074     8.977    
    SLICE_X67Y108        FDRE (Setup_fdre_C_R)       -0.335     8.642    sound/count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.642    
                         arrival time                          -3.288    
  -------------------------------------------------------------------
                         slack                                  5.355    

Slack (MET) :             5.364ns  (required time - arrival time)
  Source:                 sound/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.228ns  (logic 1.454ns (34.394%)  route 2.774ns (65.606%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=414, routed)         1.617    -0.923    sound/clk100
    SLICE_X67Y106        FDRE                                         r  sound/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y106        FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  sound/count_reg[1]/Q
                         net (fo=5, routed)           1.725     1.258    sound/out[1]
    SLICE_X69Y108        LUT4 (Prop_lut4_I2_O)        0.124     1.382 r  sound/count[0]_i_54/O
                         net (fo=1, routed)           0.000     1.382    sound/count[0]_i_54_n_0
    SLICE_X69Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.914 r  sound/count_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     1.914    sound/count_reg[0]_i_25_n_0
    SLICE_X69Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.028 r  sound/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.028    sound/count_reg[0]_i_13_n_0
    SLICE_X69Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.142 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.142    sound/count_reg[0]_i_3_n_0
    SLICE_X69Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.256 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.049     3.304    sound/clear
    SLICE_X67Y106        FDRE                                         r  sound/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=414, routed)         1.496     8.475    sound/clk100
    SLICE_X67Y106        FDRE                                         r  sound/count_reg[0]/C
                         clock pessimism              0.602     9.077    
                         clock uncertainty           -0.074     9.003    
    SLICE_X67Y106        FDRE (Setup_fdre_C_R)       -0.335     8.668    sound/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -3.304    
  -------------------------------------------------------------------
                         slack                                  5.364    

Slack (MET) :             5.364ns  (required time - arrival time)
  Source:                 sound/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.228ns  (logic 1.454ns (34.394%)  route 2.774ns (65.606%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=414, routed)         1.617    -0.923    sound/clk100
    SLICE_X67Y106        FDRE                                         r  sound/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y106        FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  sound/count_reg[1]/Q
                         net (fo=5, routed)           1.725     1.258    sound/out[1]
    SLICE_X69Y108        LUT4 (Prop_lut4_I2_O)        0.124     1.382 r  sound/count[0]_i_54/O
                         net (fo=1, routed)           0.000     1.382    sound/count[0]_i_54_n_0
    SLICE_X69Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.914 r  sound/count_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     1.914    sound/count_reg[0]_i_25_n_0
    SLICE_X69Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.028 r  sound/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.028    sound/count_reg[0]_i_13_n_0
    SLICE_X69Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.142 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.142    sound/count_reg[0]_i_3_n_0
    SLICE_X69Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.256 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.049     3.304    sound/clear
    SLICE_X67Y106        FDRE                                         r  sound/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=414, routed)         1.496     8.475    sound/clk100
    SLICE_X67Y106        FDRE                                         r  sound/count_reg[1]/C
                         clock pessimism              0.602     9.077    
                         clock uncertainty           -0.074     9.003    
    SLICE_X67Y106        FDRE (Setup_fdre_C_R)       -0.335     8.668    sound/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -3.304    
  -------------------------------------------------------------------
                         slack                                  5.364    

Slack (MET) :             5.364ns  (required time - arrival time)
  Source:                 sound/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.228ns  (logic 1.454ns (34.394%)  route 2.774ns (65.606%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=414, routed)         1.617    -0.923    sound/clk100
    SLICE_X67Y106        FDRE                                         r  sound/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y106        FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  sound/count_reg[1]/Q
                         net (fo=5, routed)           1.725     1.258    sound/out[1]
    SLICE_X69Y108        LUT4 (Prop_lut4_I2_O)        0.124     1.382 r  sound/count[0]_i_54/O
                         net (fo=1, routed)           0.000     1.382    sound/count[0]_i_54_n_0
    SLICE_X69Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.914 r  sound/count_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     1.914    sound/count_reg[0]_i_25_n_0
    SLICE_X69Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.028 r  sound/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.028    sound/count_reg[0]_i_13_n_0
    SLICE_X69Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.142 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.142    sound/count_reg[0]_i_3_n_0
    SLICE_X69Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.256 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.049     3.304    sound/clear
    SLICE_X67Y106        FDRE                                         r  sound/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=414, routed)         1.496     8.475    sound/clk100
    SLICE_X67Y106        FDRE                                         r  sound/count_reg[2]/C
                         clock pessimism              0.602     9.077    
                         clock uncertainty           -0.074     9.003    
    SLICE_X67Y106        FDRE (Setup_fdre_C_R)       -0.335     8.668    sound/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -3.304    
  -------------------------------------------------------------------
                         slack                                  5.364    

Slack (MET) :             5.364ns  (required time - arrival time)
  Source:                 sound/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.228ns  (logic 1.454ns (34.394%)  route 2.774ns (65.606%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=414, routed)         1.617    -0.923    sound/clk100
    SLICE_X67Y106        FDRE                                         r  sound/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y106        FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  sound/count_reg[1]/Q
                         net (fo=5, routed)           1.725     1.258    sound/out[1]
    SLICE_X69Y108        LUT4 (Prop_lut4_I2_O)        0.124     1.382 r  sound/count[0]_i_54/O
                         net (fo=1, routed)           0.000     1.382    sound/count[0]_i_54_n_0
    SLICE_X69Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.914 r  sound/count_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     1.914    sound/count_reg[0]_i_25_n_0
    SLICE_X69Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.028 r  sound/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.028    sound/count_reg[0]_i_13_n_0
    SLICE_X69Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.142 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.142    sound/count_reg[0]_i_3_n_0
    SLICE_X69Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.256 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.049     3.304    sound/clear
    SLICE_X67Y106        FDRE                                         r  sound/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=414, routed)         1.496     8.475    sound/clk100
    SLICE_X67Y106        FDRE                                         r  sound/count_reg[3]/C
                         clock pessimism              0.602     9.077    
                         clock uncertainty           -0.074     9.003    
    SLICE_X67Y106        FDRE (Setup_fdre_C_R)       -0.335     8.668    sound/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -3.304    
  -------------------------------------------------------------------
                         slack                                  5.364    

Slack (MET) :             5.479ns  (required time - arrival time)
  Source:                 sound/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.087ns  (logic 1.454ns (35.579%)  route 2.633ns (64.421%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 8.474 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=414, routed)         1.617    -0.923    sound/clk100
    SLICE_X67Y106        FDRE                                         r  sound/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y106        FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  sound/count_reg[1]/Q
                         net (fo=5, routed)           1.725     1.258    sound/out[1]
    SLICE_X69Y108        LUT4 (Prop_lut4_I2_O)        0.124     1.382 r  sound/count[0]_i_54/O
                         net (fo=1, routed)           0.000     1.382    sound/count[0]_i_54_n_0
    SLICE_X69Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.914 r  sound/count_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     1.914    sound/count_reg[0]_i_25_n_0
    SLICE_X69Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.028 r  sound/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.028    sound/count_reg[0]_i_13_n_0
    SLICE_X69Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.142 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.142    sound/count_reg[0]_i_3_n_0
    SLICE_X69Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.256 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.908     3.164    sound/clear
    SLICE_X67Y107        FDRE                                         r  sound/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=414, routed)         1.495     8.474    sound/clk100
    SLICE_X67Y107        FDRE                                         r  sound/count_reg[4]/C
                         clock pessimism              0.577     9.051    
                         clock uncertainty           -0.074     8.977    
    SLICE_X67Y107        FDRE (Setup_fdre_C_R)       -0.335     8.642    sound/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.642    
                         arrival time                          -3.164    
  -------------------------------------------------------------------
                         slack                                  5.479    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/Data_Reg_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.798%)  route 0.131ns (48.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=414, routed)         0.607    -0.557    accel/accel/ADXL_Control/clk100
    SLICE_X86Y94         FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  accel/accel/ADXL_Control/Data_Reg_reg[0][0]/Q
                         net (fo=2, routed)           0.131    -0.285    accel/accel/ADXL_Control/Adxl_Data_Ready
    SLICE_X84Y94         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=414, routed)         0.878    -0.795    accel/accel/ADXL_Control/clk100
    SLICE_X84Y94         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
                         clock pessimism              0.275    -0.520    
    SLICE_X84Y94         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.403    accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/Data_Reg_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Data_Reg_reg[3][7]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.473%)  route 0.138ns (49.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=414, routed)         0.607    -0.557    accel/accel/ADXL_Control/clk100
    SLICE_X86Y94         FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  accel/accel/ADXL_Control/Data_Reg_reg[0][7]/Q
                         net (fo=4, routed)           0.138    -0.278    accel/accel/ADXL_Control/Adxl_Conf_Err
    SLICE_X84Y94         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][7]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=414, routed)         0.878    -0.795    accel/accel/ADXL_Control/clk100
    SLICE_X84Y94         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][7]_srl3/CLK
                         clock pessimism              0.275    -0.520    
    SLICE_X84Y94         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.405    accel/accel/ADXL_Control/Data_Reg_reg[3][7]_srl3
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/SPI_Interface/Dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Data_Reg_reg[3][3]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=414, routed)         0.608    -0.556    accel/accel/ADXL_Control/SPI_Interface/clk100
    SLICE_X89Y97         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[3]/Q
                         net (fo=1, routed)           0.116    -0.299    accel/accel/ADXL_Control/Dout[3]
    SLICE_X88Y97         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][3]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=414, routed)         0.880    -0.793    accel/accel/ADXL_Control/clk100
    SLICE_X88Y97         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][3]_srl4/CLK
                         clock pessimism              0.250    -0.543    
    SLICE_X88Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.449    accel/accel/ADXL_Control/Data_Reg_reg[3][3]_srl4
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_X_SUM_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.186ns (72.746%)  route 0.070ns (27.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=414, routed)         0.607    -0.557    accel/accel/Accel_Calculation/clk100
    SLICE_X83Y97         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_X_SUM_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  accel/accel/Accel_Calculation/ACCEL_X_SUM_reg[7]/Q
                         net (fo=2, routed)           0.070    -0.347    accel/accel/Accel_Calculation/ACCEL_X_SUM_SHIFTED[5]
    SLICE_X82Y97         LUT6 (Prop_lut6_I3_O)        0.045    -0.302 r  accel/accel/Accel_Calculation/ACCEL_X_CLIP[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    accel/accel/Accel_Calculation/ACCEL_X_CLIP[5]_i_1_n_0
    SLICE_X82Y97         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=414, routed)         0.879    -0.794    accel/accel/Accel_Calculation/clk100
    SLICE_X82Y97         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[5]/C
                         clock pessimism              0.250    -0.544    
    SLICE_X82Y97         FDRE (Hold_fdre_C_D)         0.092    -0.452    accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[5]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/SPI_Interface/MISO_REG_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/SPI_Interface/Dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=414, routed)         0.608    -0.556    accel/accel/ADXL_Control/SPI_Interface/clk100
    SLICE_X89Y98         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/MISO_REG_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  accel/accel/ADXL_Control/SPI_Interface/MISO_REG_reg[7]/Q
                         net (fo=1, routed)           0.110    -0.305    accel/accel/ADXL_Control/SPI_Interface/MISO_REG[7]
    SLICE_X89Y97         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=414, routed)         0.880    -0.793    accel/accel/ADXL_Control/SPI_Interface/clk100
    SLICE_X89Y97         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[7]/C
                         clock pessimism              0.253    -0.540    
    SLICE_X89Y97         FDRE (Hold_fdre_C_D)         0.078    -0.462    accel/accel/ADXL_Control/SPI_Interface/Dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/ACCEL_Y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.509%)  route 0.109ns (43.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=414, routed)         0.608    -0.556    accel/accel/ADXL_Control/clk100
    SLICE_X87Y97         FDRE                                         r  accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[9]/Q
                         net (fo=2, routed)           0.109    -0.307    accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[9]
    SLICE_X88Y96         FDRE                                         r  accel/accel/ADXL_Control/ACCEL_Y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=414, routed)         0.879    -0.794    accel/accel/ADXL_Control/clk100
    SLICE_X88Y96         FDRE                                         r  accel/accel/ADXL_Control/ACCEL_Y_reg[5]/C
                         clock pessimism              0.253    -0.541    
    SLICE_X88Y96         FDRE (Hold_fdre_C_D)         0.076    -0.465    accel/accel/ADXL_Control/ACCEL_Y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/D_Send_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=414, routed)         0.606    -0.558    accel/accel/ADXL_Control/clk100
    SLICE_X86Y90         FDRE                                         r  accel/accel/ADXL_Control/D_Send_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  accel/accel/ADXL_Control/D_Send_reg[0]/Q
                         net (fo=1, routed)           0.086    -0.332    accel/accel/ADXL_Control/SPI_Interface/Q[0]
    SLICE_X87Y90         LUT2 (Prop_lut2_I0_O)        0.045    -0.287 r  accel/accel/ADXL_Control/SPI_Interface/MOSI_REG[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    accel/accel/ADXL_Control/SPI_Interface/p_1_in[0]
    SLICE_X87Y90         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=414, routed)         0.878    -0.795    accel/accel/ADXL_Control/SPI_Interface/clk100
    SLICE_X87Y90         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[0]/C
                         clock pessimism              0.250    -0.545    
    SLICE_X87Y90         FDRE (Hold_fdre_C_D)         0.091    -0.454    accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[0]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 keyb/temp_char_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyb/keyb_char_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=414, routed)         0.602    -0.562    keyb/clk100
    SLICE_X81Y94         FDRE                                         r  keyb/temp_char_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  keyb/temp_char_reg[12]/Q
                         net (fo=2, routed)           0.121    -0.300    keyb/temp_char_reg_n_0_[12]
    SLICE_X81Y93         FDRE                                         r  keyb/keyb_char_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=414, routed)         0.874    -0.799    keyb/clk100
    SLICE_X81Y93         FDRE                                         r  keyb/keyb_char_reg[20]/C
                         clock pessimism              0.253    -0.546    
    SLICE_X81Y93         FDRE (Hold_fdre_C_D)         0.070    -0.476    keyb/keyb_char_reg[20]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/SPI_Interface/SCLK_2X_DIV_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/SPI_Interface/SCLK_2X_DIV_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.967%)  route 0.132ns (41.033%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=414, routed)         0.606    -0.558    accel/accel/ADXL_Control/SPI_Interface/clk100
    SLICE_X89Y90         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/SCLK_2X_DIV_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  accel/accel/ADXL_Control/SPI_Interface/SCLK_2X_DIV_reg[0]/Q
                         net (fo=7, routed)           0.132    -0.286    accel/accel/ADXL_Control/SPI_Interface/SCLK_2X_DIV_reg__0[0]
    SLICE_X88Y90         LUT3 (Prop_lut3_I1_O)        0.048    -0.238 r  accel/accel/ADXL_Control/SPI_Interface/SCLK_2X_DIV[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    accel/accel/ADXL_Control/SPI_Interface/p_0_in[2]
    SLICE_X88Y90         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/SCLK_2X_DIV_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=414, routed)         0.878    -0.795    accel/accel/ADXL_Control/SPI_Interface/clk100
    SLICE_X88Y90         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/SCLK_2X_DIV_reg[2]/C
                         clock pessimism              0.250    -0.545    
    SLICE_X88Y90         FDRE (Hold_fdre_C_D)         0.131    -0.414    accel/accel/ADXL_Control/SPI_Interface/SCLK_2X_DIV_reg[2]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/SPI_Interface/MISO_REG_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/SPI_Interface/Dout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.299%)  route 0.124ns (46.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=414, routed)         0.608    -0.556    accel/accel/ADXL_Control/SPI_Interface/clk100
    SLICE_X89Y98         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/MISO_REG_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  accel/accel/ADXL_Control/SPI_Interface/MISO_REG_reg[5]/Q
                         net (fo=2, routed)           0.124    -0.292    accel/accel/ADXL_Control/SPI_Interface/MISO_REG[5]
    SLICE_X89Y97         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=414, routed)         0.880    -0.793    accel/accel/ADXL_Control/SPI_Interface/clk100
    SLICE_X89Y97         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[5]/C
                         clock pessimism              0.253    -0.540    
    SLICE_X89Y97         FDRE (Hold_fdre_C_D)         0.071    -0.469    accel/accel/ADXL_Control/SPI_Interface/Dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdv/mmcm/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clkdv/buf100/I0
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clkdv/clkout0_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdv/mmcm/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X83Y96     accel/accel/Accel_Calculation/ACCEL_X_SUM_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X83Y96     accel/accel/Accel_Calculation/ACCEL_X_SUM_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X83Y97     accel/accel/Accel_Calculation/ACCEL_X_SUM_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X84Y95     accel/accel/Accel_Calculation/ACCEL_X_SUM_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X83Y96     accel/accel/Accel_Calculation/ACCEL_X_SUM_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X83Y96     accel/accel/Accel_Calculation/ACCEL_X_SUM_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X83Y97     accel/accel/Accel_Calculation/ACCEL_X_SUM_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkdv/mmcm/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X88Y97     accel/accel/ADXL_Control/Data_Reg_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X88Y97     accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X88Y97     accel/accel/ADXL_Control/Data_Reg_reg[3][3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X88Y97     accel/accel/ADXL_Control/Data_Reg_reg[3][4]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X88Y97     accel/accel/ADXL_Control/Data_Reg_reg[3][5]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X88Y97     accel/accel/ADXL_Control/Data_Reg_reg[3][6]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X84Y94     accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X84Y94     accel/accel/ADXL_Control/Data_Reg_reg[3][7]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X84Y94     accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X88Y97     accel/accel/ADXL_Control/Data_Reg_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X88Y97     accel/accel/ADXL_Control/Data_Reg_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X88Y97     accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X88Y97     accel/accel/ADXL_Control/Data_Reg_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X88Y97     accel/accel/ADXL_Control/Data_Reg_reg[3][4]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X88Y97     accel/accel/ADXL_Control/Data_Reg_reg[3][5]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X88Y97     accel/accel/ADXL_Control/Data_Reg_reg[3][6]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X84Y94     accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X84Y94     accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X88Y97     accel/accel/ADXL_Control/Data_Reg_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X88Y97     accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       47.801ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       38.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.801ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        31.826ns  (logic 3.171ns (9.964%)  route 28.655ns (90.036%))
  Logic Levels:           16  (LUT2=2 LUT3=3 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 78.580 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=1412, routed)        1.721    -0.819    mips/dp/clk12
    SLICE_X79Y96         FDRE                                         r  mips/dp/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.363 r  mips/dp/pc_reg[5]/Q
                         net (fo=218, routed)         4.197     3.834    mips/dp/rf/pc[3]
    SLICE_X63Y91         LUT6 (Prop_lut6_I0_O)        0.124     3.958 f  mips/dp/rf/rf_reg_r1_0_31_0_5_i_156/O
                         net (fo=1, routed)           0.000     3.958    mips/dp/rf/rf_reg_r1_0_31_0_5_i_156_n_0
    SLICE_X63Y91         MUXF7 (Prop_muxf7_I1_O)      0.217     4.175 f  mips/dp/rf/rf_reg_r1_0_31_0_5_i_69/O
                         net (fo=1, routed)           0.433     4.608    mips/dp/rf/rf_reg_r1_0_31_0_5_i_69_n_0
    SLICE_X63Y91         LUT6 (Prop_lut6_I5_O)        0.299     4.907 f  mips/dp/rf/rf_reg_r1_0_31_0_5_i_22/O
                         net (fo=32, routed)          2.267     7.175    mips/dp/rf/pc_reg[2]_1[23]
    SLICE_X77Y92         LUT3 (Prop_lut3_I0_O)        0.154     7.329 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_52/O
                         net (fo=11, routed)          0.470     7.799    mips/dp/rf/pc_reg[2]_0
    SLICE_X75Y93         LUT3 (Prop_lut3_I1_O)        0.327     8.126 r  mips/dp/rf/mem_reg_0_127_0_0_i_60/O
                         net (fo=51, routed)          0.421     8.547    mips/dp/rf/mem_reg_0_127_0_0_i_60_n_0
    SLICE_X77Y94         LUT5 (Prop_lut5_I0_O)        0.124     8.671 r  mips/dp/rf/mem_reg_0_127_0_0_i_39/O
                         net (fo=88, routed)          1.333    10.004    mips/dp/rf/mem_reg_0_127_0_0_i_39_n_0
    SLICE_X84Y101        LUT2 (Prop_lut2_I0_O)        0.124    10.128 r  mips/dp/rf/mem_reg_0_127_0_0_i_100/O
                         net (fo=31, routed)          2.206    12.334    mips/dp/rf/mem_reg_0_127_0_0_i_100_n_0
    SLICE_X67Y100        LUT6 (Prop_lut6_I2_O)        0.124    12.458 f  mips/dp/rf/mem_reg_0_127_0_0_i_109/O
                         net (fo=2, routed)           1.113    13.571    mips/dp/rf/mem_reg_0_127_0_0_i_109_n_0
    SLICE_X71Y104        LUT3 (Prop_lut3_I2_O)        0.152    13.723 f  mips/dp/rf/rf_reg_r1_0_31_6_11_i_55/O
                         net (fo=1, routed)           1.319    15.041    mips/dp/rf/rf_reg_r1_0_31_6_11_i_55_n_0
    SLICE_X71Y99         LUT6 (Prop_lut6_I1_O)        0.326    15.367 r  mips/dp/rf/rf_reg_r1_0_31_6_11_i_19/O
                         net (fo=1, routed)           1.348    16.715    mips/dp/rf/rf_reg_r1_0_31_6_11_i_19_n_0
    SLICE_X83Y99         LUT5 (Prop_lut5_I2_O)        0.124    16.839 r  mips/dp/rf/rf_reg_r1_0_31_6_11_i_9/O
                         net (fo=107, routed)         6.259    23.098    mips/dp/rf/rf_reg_r1_0_31_6_11_i_20_0
    SLICE_X67Y127        LUT2 (Prop_lut2_I0_O)        0.124    23.222 r  mips/dp/rf/mem_reg_128_255_0_0_i_2/O
                         net (fo=68, routed)          3.286    26.508    mips/dp/rf/mem_reg_128_255_0_0_i_2_n_0
    SLICE_X74Y103        LUT6 (Prop_lut6_I5_O)        0.124    26.632 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_191/O
                         net (fo=1, routed)           0.991    27.623    mips/dp/rf/rf_reg_r1_0_31_0_5_i_191_n_0
    SLICE_X81Y106        LUT6 (Prop_lut6_I1_O)        0.124    27.747 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_89/O
                         net (fo=1, routed)           1.527    29.274    mips/dp/rf/rf_reg_r1_0_31_0_5_i_89_n_0
    SLICE_X81Y95         LUT6 (Prop_lut6_I5_O)        0.124    29.398 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_30/O
                         net (fo=1, routed)           0.713    30.111    mips/dp/rf/mem_readdata[5]
    SLICE_X80Y95         LUT6 (Prop_lut6_I3_O)        0.124    30.235 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.772    31.007    mips/dp/rf/rf_reg_r1_0_31_0_5/DIC1
    SLICE_X78Y96         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=1412, routed)        1.600    78.580    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X78Y96         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.579    79.159    
                         clock uncertainty           -0.102    79.057    
    SLICE_X78Y96         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    78.808    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         78.808    
                         arrival time                         -31.007    
  -------------------------------------------------------------------
                         slack                                 47.801    

Slack (MET) :             47.806ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        31.804ns  (logic 3.171ns (9.970%)  route 28.633ns (90.030%))
  Logic Levels:           16  (LUT2=2 LUT3=3 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 78.583 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=1412, routed)        1.721    -0.819    mips/dp/clk12
    SLICE_X79Y96         FDRE                                         r  mips/dp/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.363 r  mips/dp/pc_reg[5]/Q
                         net (fo=218, routed)         4.197     3.834    mips/dp/rf/pc[3]
    SLICE_X63Y91         LUT6 (Prop_lut6_I0_O)        0.124     3.958 f  mips/dp/rf/rf_reg_r1_0_31_0_5_i_156/O
                         net (fo=1, routed)           0.000     3.958    mips/dp/rf/rf_reg_r1_0_31_0_5_i_156_n_0
    SLICE_X63Y91         MUXF7 (Prop_muxf7_I1_O)      0.217     4.175 f  mips/dp/rf/rf_reg_r1_0_31_0_5_i_69/O
                         net (fo=1, routed)           0.433     4.608    mips/dp/rf/rf_reg_r1_0_31_0_5_i_69_n_0
    SLICE_X63Y91         LUT6 (Prop_lut6_I5_O)        0.299     4.907 f  mips/dp/rf/rf_reg_r1_0_31_0_5_i_22/O
                         net (fo=32, routed)          2.267     7.175    mips/dp/rf/pc_reg[2]_1[23]
    SLICE_X77Y92         LUT3 (Prop_lut3_I0_O)        0.154     7.329 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_52/O
                         net (fo=11, routed)          0.470     7.799    mips/dp/rf/pc_reg[2]_0
    SLICE_X75Y93         LUT3 (Prop_lut3_I1_O)        0.327     8.126 r  mips/dp/rf/mem_reg_0_127_0_0_i_60/O
                         net (fo=51, routed)          0.421     8.547    mips/dp/rf/mem_reg_0_127_0_0_i_60_n_0
    SLICE_X77Y94         LUT5 (Prop_lut5_I0_O)        0.124     8.671 r  mips/dp/rf/mem_reg_0_127_0_0_i_39/O
                         net (fo=88, routed)          1.333    10.004    mips/dp/rf/mem_reg_0_127_0_0_i_39_n_0
    SLICE_X84Y101        LUT2 (Prop_lut2_I0_O)        0.124    10.128 r  mips/dp/rf/mem_reg_0_127_0_0_i_100/O
                         net (fo=31, routed)          2.206    12.334    mips/dp/rf/mem_reg_0_127_0_0_i_100_n_0
    SLICE_X67Y100        LUT6 (Prop_lut6_I2_O)        0.124    12.458 f  mips/dp/rf/mem_reg_0_127_0_0_i_109/O
                         net (fo=2, routed)           1.113    13.571    mips/dp/rf/mem_reg_0_127_0_0_i_109_n_0
    SLICE_X71Y104        LUT3 (Prop_lut3_I2_O)        0.152    13.723 f  mips/dp/rf/rf_reg_r1_0_31_6_11_i_55/O
                         net (fo=1, routed)           1.319    15.041    mips/dp/rf/rf_reg_r1_0_31_6_11_i_55_n_0
    SLICE_X71Y99         LUT6 (Prop_lut6_I1_O)        0.326    15.367 r  mips/dp/rf/rf_reg_r1_0_31_6_11_i_19/O
                         net (fo=1, routed)           1.348    16.715    mips/dp/rf/rf_reg_r1_0_31_6_11_i_19_n_0
    SLICE_X83Y99         LUT5 (Prop_lut5_I2_O)        0.124    16.839 r  mips/dp/rf/rf_reg_r1_0_31_6_11_i_9/O
                         net (fo=107, routed)         6.259    23.098    mips/dp/rf/rf_reg_r1_0_31_6_11_i_20_0
    SLICE_X67Y127        LUT2 (Prop_lut2_I0_O)        0.124    23.222 r  mips/dp/rf/mem_reg_128_255_0_0_i_2/O
                         net (fo=68, routed)          3.286    26.508    mips/dp/rf/mem_reg_128_255_0_0_i_2_n_0
    SLICE_X74Y103        LUT6 (Prop_lut6_I5_O)        0.124    26.632 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_191/O
                         net (fo=1, routed)           0.991    27.623    mips/dp/rf/rf_reg_r1_0_31_0_5_i_191_n_0
    SLICE_X81Y106        LUT6 (Prop_lut6_I1_O)        0.124    27.747 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_89/O
                         net (fo=1, routed)           1.527    29.274    mips/dp/rf/rf_reg_r1_0_31_0_5_i_89_n_0
    SLICE_X81Y95         LUT6 (Prop_lut6_I5_O)        0.124    29.398 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_30/O
                         net (fo=1, routed)           0.713    30.111    mips/dp/rf/mem_readdata[5]
    SLICE_X80Y95         LUT6 (Prop_lut6_I3_O)        0.124    30.235 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.750    30.986    mips/dp/rf/rf_reg_r2_0_31_0_5/DIC1
    SLICE_X80Y96         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=1412, routed)        1.603    78.583    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X80Y96         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.559    79.142    
                         clock uncertainty           -0.102    79.040    
    SLICE_X80Y96         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    78.791    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         78.791    
                         arrival time                         -30.986    
  -------------------------------------------------------------------
                         slack                                 47.806    

Slack (MET) :             47.970ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/smem/mem_reg_0_15_0_0__1/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        31.266ns  (logic 2.799ns (8.952%)  route 28.467ns (91.048%))
  Logic Levels:           13  (LUT2=2 LUT3=3 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 78.572 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=1412, routed)        1.721    -0.819    mips/dp/clk12
    SLICE_X79Y96         FDRE                                         r  mips/dp/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.363 r  mips/dp/pc_reg[5]/Q
                         net (fo=218, routed)         4.197     3.834    mips/dp/rf/pc[3]
    SLICE_X63Y91         LUT6 (Prop_lut6_I0_O)        0.124     3.958 f  mips/dp/rf/rf_reg_r1_0_31_0_5_i_156/O
                         net (fo=1, routed)           0.000     3.958    mips/dp/rf/rf_reg_r1_0_31_0_5_i_156_n_0
    SLICE_X63Y91         MUXF7 (Prop_muxf7_I1_O)      0.217     4.175 f  mips/dp/rf/rf_reg_r1_0_31_0_5_i_69/O
                         net (fo=1, routed)           0.433     4.608    mips/dp/rf/rf_reg_r1_0_31_0_5_i_69_n_0
    SLICE_X63Y91         LUT6 (Prop_lut6_I5_O)        0.299     4.907 f  mips/dp/rf/rf_reg_r1_0_31_0_5_i_22/O
                         net (fo=32, routed)          2.267     7.175    mips/dp/rf/pc_reg[2]_1[23]
    SLICE_X77Y92         LUT3 (Prop_lut3_I0_O)        0.154     7.329 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_52/O
                         net (fo=11, routed)          0.470     7.799    mips/dp/rf/pc_reg[2]_0
    SLICE_X75Y93         LUT3 (Prop_lut3_I1_O)        0.327     8.126 r  mips/dp/rf/mem_reg_0_127_0_0_i_60/O
                         net (fo=51, routed)          0.421     8.547    mips/dp/rf/mem_reg_0_127_0_0_i_60_n_0
    SLICE_X77Y94         LUT5 (Prop_lut5_I0_O)        0.124     8.671 r  mips/dp/rf/mem_reg_0_127_0_0_i_39/O
                         net (fo=88, routed)          1.333    10.004    mips/dp/rf/mem_reg_0_127_0_0_i_39_n_0
    SLICE_X84Y101        LUT2 (Prop_lut2_I0_O)        0.124    10.128 r  mips/dp/rf/mem_reg_0_127_0_0_i_100/O
                         net (fo=31, routed)          2.206    12.334    mips/dp/rf/mem_reg_0_127_0_0_i_100_n_0
    SLICE_X67Y100        LUT6 (Prop_lut6_I2_O)        0.124    12.458 f  mips/dp/rf/mem_reg_0_127_0_0_i_109/O
                         net (fo=2, routed)           1.113    13.571    mips/dp/rf/mem_reg_0_127_0_0_i_109_n_0
    SLICE_X71Y104        LUT3 (Prop_lut3_I2_O)        0.152    13.723 f  mips/dp/rf/rf_reg_r1_0_31_6_11_i_55/O
                         net (fo=1, routed)           1.319    15.041    mips/dp/rf/rf_reg_r1_0_31_6_11_i_55_n_0
    SLICE_X71Y99         LUT6 (Prop_lut6_I1_O)        0.326    15.367 r  mips/dp/rf/rf_reg_r1_0_31_6_11_i_19/O
                         net (fo=1, routed)           1.348    16.715    mips/dp/rf/rf_reg_r1_0_31_6_11_i_19_n_0
    SLICE_X83Y99         LUT5 (Prop_lut5_I2_O)        0.124    16.839 r  mips/dp/rf/rf_reg_r1_0_31_6_11_i_9/O
                         net (fo=107, routed)         6.259    23.098    mips/dp/rf/rf_reg_r1_0_31_6_11_i_20_0
    SLICE_X67Y127        LUT2 (Prop_lut2_I0_O)        0.124    23.222 r  mips/dp/rf/mem_reg_128_255_0_0_i_2/O
                         net (fo=68, routed)          2.637    25.859    mips/dp/rf/mem_reg_128_255_0_0_i_2_n_0
    SLICE_X65Y104        LUT6 (Prop_lut6_I1_O)        0.124    25.983 r  mips/dp/rf/mem_reg_0_15_0_0_i_1/O
                         net (fo=34, routed)          4.465    30.448    memIO/smem/mem_reg_0_15_0_0__1/WE
    SLICE_X84Y107        RAMS32                                       r  memIO/smem/mem_reg_0_15_0_0__1/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=1412, routed)        1.593    78.572    memIO/smem/mem_reg_0_15_0_0__1/WCLK
    SLICE_X84Y107        RAMS32                                       r  memIO/smem/mem_reg_0_15_0_0__1/SP/CLK
                         clock pessimism              0.480    79.053    
                         clock uncertainty           -0.102    78.951    
    SLICE_X84Y107        RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    78.418    memIO/smem/mem_reg_0_15_0_0__1/SP
  -------------------------------------------------------------------
                         required time                         78.418    
                         arrival time                         -30.448    
  -------------------------------------------------------------------
                         slack                                 47.970    

Slack (MET) :             48.377ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        31.307ns  (logic 3.171ns (10.129%)  route 28.136ns (89.871%))
  Logic Levels:           16  (LUT2=2 LUT3=3 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 78.583 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=1412, routed)        1.721    -0.819    mips/dp/clk12
    SLICE_X79Y96         FDRE                                         r  mips/dp/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.363 r  mips/dp/pc_reg[5]/Q
                         net (fo=218, routed)         4.197     3.834    mips/dp/rf/pc[3]
    SLICE_X63Y91         LUT6 (Prop_lut6_I0_O)        0.124     3.958 f  mips/dp/rf/rf_reg_r1_0_31_0_5_i_156/O
                         net (fo=1, routed)           0.000     3.958    mips/dp/rf/rf_reg_r1_0_31_0_5_i_156_n_0
    SLICE_X63Y91         MUXF7 (Prop_muxf7_I1_O)      0.217     4.175 f  mips/dp/rf/rf_reg_r1_0_31_0_5_i_69/O
                         net (fo=1, routed)           0.433     4.608    mips/dp/rf/rf_reg_r1_0_31_0_5_i_69_n_0
    SLICE_X63Y91         LUT6 (Prop_lut6_I5_O)        0.299     4.907 f  mips/dp/rf/rf_reg_r1_0_31_0_5_i_22/O
                         net (fo=32, routed)          2.267     7.175    mips/dp/rf/pc_reg[2]_1[23]
    SLICE_X77Y92         LUT3 (Prop_lut3_I0_O)        0.154     7.329 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_52/O
                         net (fo=11, routed)          0.470     7.799    mips/dp/rf/pc_reg[2]_0
    SLICE_X75Y93         LUT3 (Prop_lut3_I1_O)        0.327     8.126 r  mips/dp/rf/mem_reg_0_127_0_0_i_60/O
                         net (fo=51, routed)          0.421     8.547    mips/dp/rf/mem_reg_0_127_0_0_i_60_n_0
    SLICE_X77Y94         LUT5 (Prop_lut5_I0_O)        0.124     8.671 r  mips/dp/rf/mem_reg_0_127_0_0_i_39/O
                         net (fo=88, routed)          1.333    10.004    mips/dp/rf/mem_reg_0_127_0_0_i_39_n_0
    SLICE_X84Y101        LUT2 (Prop_lut2_I0_O)        0.124    10.128 r  mips/dp/rf/mem_reg_0_127_0_0_i_100/O
                         net (fo=31, routed)          2.206    12.334    mips/dp/rf/mem_reg_0_127_0_0_i_100_n_0
    SLICE_X67Y100        LUT6 (Prop_lut6_I2_O)        0.124    12.458 f  mips/dp/rf/mem_reg_0_127_0_0_i_109/O
                         net (fo=2, routed)           1.113    13.571    mips/dp/rf/mem_reg_0_127_0_0_i_109_n_0
    SLICE_X71Y104        LUT3 (Prop_lut3_I2_O)        0.152    13.723 f  mips/dp/rf/rf_reg_r1_0_31_6_11_i_55/O
                         net (fo=1, routed)           1.319    15.041    mips/dp/rf/rf_reg_r1_0_31_6_11_i_55_n_0
    SLICE_X71Y99         LUT6 (Prop_lut6_I1_O)        0.326    15.367 r  mips/dp/rf/rf_reg_r1_0_31_6_11_i_19/O
                         net (fo=1, routed)           1.348    16.715    mips/dp/rf/rf_reg_r1_0_31_6_11_i_19_n_0
    SLICE_X83Y99         LUT5 (Prop_lut5_I2_O)        0.124    16.839 r  mips/dp/rf/rf_reg_r1_0_31_6_11_i_9/O
                         net (fo=107, routed)         6.259    23.098    mips/dp/rf/rf_reg_r1_0_31_6_11_i_20_0
    SLICE_X67Y127        LUT2 (Prop_lut2_I0_O)        0.124    23.222 r  mips/dp/rf/mem_reg_128_255_0_0_i_2/O
                         net (fo=68, routed)          3.701    26.923    mips/dp/rf/mem_reg_128_255_0_0_i_2_n_0
    SLICE_X81Y107        LUT6 (Prop_lut6_I5_O)        0.124    27.047 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_195/O
                         net (fo=1, routed)           0.955    28.002    mips/dp/rf/rf_reg_r1_0_31_0_5_i_195_n_0
    SLICE_X79Y105        LUT6 (Prop_lut6_I1_O)        0.124    28.126 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_90/O
                         net (fo=1, routed)           1.004    29.130    mips/dp/rf/rf_reg_r1_0_31_0_5_i_90_n_0
    SLICE_X78Y94         LUT6 (Prop_lut6_I5_O)        0.124    29.254 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_31/O
                         net (fo=1, routed)           0.486    29.740    mips/dp/rf/mem_readdata[4]
    SLICE_X78Y95         LUT6 (Prop_lut6_I3_O)        0.124    29.864 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_7/O
                         net (fo=2, routed)           0.625    30.488    mips/dp/rf/rf_reg_r2_0_31_0_5/DIC0
    SLICE_X80Y96         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=1412, routed)        1.603    78.583    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X80Y96         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC/CLK
                         clock pessimism              0.559    79.142    
                         clock uncertainty           -0.102    79.040    
    SLICE_X80Y96         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    78.865    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         78.865    
                         arrival time                         -30.488    
  -------------------------------------------------------------------
                         slack                                 48.377    

Slack (MET) :             48.380ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        31.321ns  (logic 3.171ns (10.124%)  route 28.150ns (89.876%))
  Logic Levels:           16  (LUT2=2 LUT3=3 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 78.580 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=1412, routed)        1.721    -0.819    mips/dp/clk12
    SLICE_X79Y96         FDRE                                         r  mips/dp/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.363 r  mips/dp/pc_reg[5]/Q
                         net (fo=218, routed)         4.197     3.834    mips/dp/rf/pc[3]
    SLICE_X63Y91         LUT6 (Prop_lut6_I0_O)        0.124     3.958 f  mips/dp/rf/rf_reg_r1_0_31_0_5_i_156/O
                         net (fo=1, routed)           0.000     3.958    mips/dp/rf/rf_reg_r1_0_31_0_5_i_156_n_0
    SLICE_X63Y91         MUXF7 (Prop_muxf7_I1_O)      0.217     4.175 f  mips/dp/rf/rf_reg_r1_0_31_0_5_i_69/O
                         net (fo=1, routed)           0.433     4.608    mips/dp/rf/rf_reg_r1_0_31_0_5_i_69_n_0
    SLICE_X63Y91         LUT6 (Prop_lut6_I5_O)        0.299     4.907 f  mips/dp/rf/rf_reg_r1_0_31_0_5_i_22/O
                         net (fo=32, routed)          2.267     7.175    mips/dp/rf/pc_reg[2]_1[23]
    SLICE_X77Y92         LUT3 (Prop_lut3_I0_O)        0.154     7.329 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_52/O
                         net (fo=11, routed)          0.470     7.799    mips/dp/rf/pc_reg[2]_0
    SLICE_X75Y93         LUT3 (Prop_lut3_I1_O)        0.327     8.126 r  mips/dp/rf/mem_reg_0_127_0_0_i_60/O
                         net (fo=51, routed)          0.421     8.547    mips/dp/rf/mem_reg_0_127_0_0_i_60_n_0
    SLICE_X77Y94         LUT5 (Prop_lut5_I0_O)        0.124     8.671 r  mips/dp/rf/mem_reg_0_127_0_0_i_39/O
                         net (fo=88, routed)          1.333    10.004    mips/dp/rf/mem_reg_0_127_0_0_i_39_n_0
    SLICE_X84Y101        LUT2 (Prop_lut2_I0_O)        0.124    10.128 r  mips/dp/rf/mem_reg_0_127_0_0_i_100/O
                         net (fo=31, routed)          2.206    12.334    mips/dp/rf/mem_reg_0_127_0_0_i_100_n_0
    SLICE_X67Y100        LUT6 (Prop_lut6_I2_O)        0.124    12.458 f  mips/dp/rf/mem_reg_0_127_0_0_i_109/O
                         net (fo=2, routed)           1.113    13.571    mips/dp/rf/mem_reg_0_127_0_0_i_109_n_0
    SLICE_X71Y104        LUT3 (Prop_lut3_I2_O)        0.152    13.723 f  mips/dp/rf/rf_reg_r1_0_31_6_11_i_55/O
                         net (fo=1, routed)           1.319    15.041    mips/dp/rf/rf_reg_r1_0_31_6_11_i_55_n_0
    SLICE_X71Y99         LUT6 (Prop_lut6_I1_O)        0.326    15.367 r  mips/dp/rf/rf_reg_r1_0_31_6_11_i_19/O
                         net (fo=1, routed)           1.348    16.715    mips/dp/rf/rf_reg_r1_0_31_6_11_i_19_n_0
    SLICE_X83Y99         LUT5 (Prop_lut5_I2_O)        0.124    16.839 r  mips/dp/rf/rf_reg_r1_0_31_6_11_i_9/O
                         net (fo=107, routed)         6.259    23.098    mips/dp/rf/rf_reg_r1_0_31_6_11_i_20_0
    SLICE_X67Y127        LUT2 (Prop_lut2_I0_O)        0.124    23.222 r  mips/dp/rf/mem_reg_128_255_0_0_i_2/O
                         net (fo=68, routed)          3.701    26.923    mips/dp/rf/mem_reg_128_255_0_0_i_2_n_0
    SLICE_X81Y107        LUT6 (Prop_lut6_I5_O)        0.124    27.047 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_195/O
                         net (fo=1, routed)           0.955    28.002    mips/dp/rf/rf_reg_r1_0_31_0_5_i_195_n_0
    SLICE_X79Y105        LUT6 (Prop_lut6_I1_O)        0.124    28.126 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_90/O
                         net (fo=1, routed)           1.004    29.130    mips/dp/rf/rf_reg_r1_0_31_0_5_i_90_n_0
    SLICE_X78Y94         LUT6 (Prop_lut6_I5_O)        0.124    29.254 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_31/O
                         net (fo=1, routed)           0.486    29.740    mips/dp/rf/mem_readdata[4]
    SLICE_X78Y95         LUT6 (Prop_lut6_I3_O)        0.124    29.864 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_7/O
                         net (fo=2, routed)           0.639    30.503    mips/dp/rf/rf_reg_r1_0_31_0_5/DIC0
    SLICE_X78Y96         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=1412, routed)        1.600    78.580    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X78Y96         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/CLK
                         clock pessimism              0.579    79.159    
                         clock uncertainty           -0.102    79.057    
    SLICE_X78Y96         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    78.882    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         78.882    
                         arrival time                         -30.503    
  -------------------------------------------------------------------
                         slack                                 48.380    

Slack (MET) :             48.462ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/smem/mem_reg_0_15_0_0/DP/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        30.770ns  (logic 2.799ns (9.097%)  route 27.971ns (90.903%))
  Logic Levels:           13  (LUT2=2 LUT3=3 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 78.567 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=1412, routed)        1.721    -0.819    mips/dp/clk12
    SLICE_X79Y96         FDRE                                         r  mips/dp/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.363 r  mips/dp/pc_reg[5]/Q
                         net (fo=218, routed)         4.197     3.834    mips/dp/rf/pc[3]
    SLICE_X63Y91         LUT6 (Prop_lut6_I0_O)        0.124     3.958 f  mips/dp/rf/rf_reg_r1_0_31_0_5_i_156/O
                         net (fo=1, routed)           0.000     3.958    mips/dp/rf/rf_reg_r1_0_31_0_5_i_156_n_0
    SLICE_X63Y91         MUXF7 (Prop_muxf7_I1_O)      0.217     4.175 f  mips/dp/rf/rf_reg_r1_0_31_0_5_i_69/O
                         net (fo=1, routed)           0.433     4.608    mips/dp/rf/rf_reg_r1_0_31_0_5_i_69_n_0
    SLICE_X63Y91         LUT6 (Prop_lut6_I5_O)        0.299     4.907 f  mips/dp/rf/rf_reg_r1_0_31_0_5_i_22/O
                         net (fo=32, routed)          2.267     7.175    mips/dp/rf/pc_reg[2]_1[23]
    SLICE_X77Y92         LUT3 (Prop_lut3_I0_O)        0.154     7.329 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_52/O
                         net (fo=11, routed)          0.470     7.799    mips/dp/rf/pc_reg[2]_0
    SLICE_X75Y93         LUT3 (Prop_lut3_I1_O)        0.327     8.126 r  mips/dp/rf/mem_reg_0_127_0_0_i_60/O
                         net (fo=51, routed)          0.421     8.547    mips/dp/rf/mem_reg_0_127_0_0_i_60_n_0
    SLICE_X77Y94         LUT5 (Prop_lut5_I0_O)        0.124     8.671 r  mips/dp/rf/mem_reg_0_127_0_0_i_39/O
                         net (fo=88, routed)          1.333    10.004    mips/dp/rf/mem_reg_0_127_0_0_i_39_n_0
    SLICE_X84Y101        LUT2 (Prop_lut2_I0_O)        0.124    10.128 r  mips/dp/rf/mem_reg_0_127_0_0_i_100/O
                         net (fo=31, routed)          2.206    12.334    mips/dp/rf/mem_reg_0_127_0_0_i_100_n_0
    SLICE_X67Y100        LUT6 (Prop_lut6_I2_O)        0.124    12.458 f  mips/dp/rf/mem_reg_0_127_0_0_i_109/O
                         net (fo=2, routed)           1.113    13.571    mips/dp/rf/mem_reg_0_127_0_0_i_109_n_0
    SLICE_X71Y104        LUT3 (Prop_lut3_I2_O)        0.152    13.723 f  mips/dp/rf/rf_reg_r1_0_31_6_11_i_55/O
                         net (fo=1, routed)           1.319    15.041    mips/dp/rf/rf_reg_r1_0_31_6_11_i_55_n_0
    SLICE_X71Y99         LUT6 (Prop_lut6_I1_O)        0.326    15.367 r  mips/dp/rf/rf_reg_r1_0_31_6_11_i_19/O
                         net (fo=1, routed)           1.348    16.715    mips/dp/rf/rf_reg_r1_0_31_6_11_i_19_n_0
    SLICE_X83Y99         LUT5 (Prop_lut5_I2_O)        0.124    16.839 r  mips/dp/rf/rf_reg_r1_0_31_6_11_i_9/O
                         net (fo=107, routed)         6.259    23.098    mips/dp/rf/rf_reg_r1_0_31_6_11_i_20_0
    SLICE_X67Y127        LUT2 (Prop_lut2_I0_O)        0.124    23.222 r  mips/dp/rf/mem_reg_128_255_0_0_i_2/O
                         net (fo=68, routed)          2.637    25.859    mips/dp/rf/mem_reg_128_255_0_0_i_2_n_0
    SLICE_X65Y104        LUT6 (Prop_lut6_I1_O)        0.124    25.983 r  mips/dp/rf/mem_reg_0_15_0_0_i_1/O
                         net (fo=34, routed)          3.968    29.951    memIO/smem/mem_reg_0_15_0_0/WE
    SLICE_X84Y115        RAMD32                                       r  memIO/smem/mem_reg_0_15_0_0/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=1412, routed)        1.588    78.567    memIO/smem/mem_reg_0_15_0_0/WCLK
    SLICE_X84Y115        RAMD32                                       r  memIO/smem/mem_reg_0_15_0_0/DP/CLK
                         clock pessimism              0.480    79.048    
                         clock uncertainty           -0.102    78.946    
    SLICE_X84Y115        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    78.413    memIO/smem/mem_reg_0_15_0_0/DP
  -------------------------------------------------------------------
                         required time                         78.413    
                         arrival time                         -29.951    
  -------------------------------------------------------------------
                         slack                                 48.462    

Slack (MET) :             48.462ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/smem/mem_reg_0_15_0_0/SP/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        30.770ns  (logic 2.799ns (9.097%)  route 27.971ns (90.903%))
  Logic Levels:           13  (LUT2=2 LUT3=3 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 78.567 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=1412, routed)        1.721    -0.819    mips/dp/clk12
    SLICE_X79Y96         FDRE                                         r  mips/dp/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.363 r  mips/dp/pc_reg[5]/Q
                         net (fo=218, routed)         4.197     3.834    mips/dp/rf/pc[3]
    SLICE_X63Y91         LUT6 (Prop_lut6_I0_O)        0.124     3.958 f  mips/dp/rf/rf_reg_r1_0_31_0_5_i_156/O
                         net (fo=1, routed)           0.000     3.958    mips/dp/rf/rf_reg_r1_0_31_0_5_i_156_n_0
    SLICE_X63Y91         MUXF7 (Prop_muxf7_I1_O)      0.217     4.175 f  mips/dp/rf/rf_reg_r1_0_31_0_5_i_69/O
                         net (fo=1, routed)           0.433     4.608    mips/dp/rf/rf_reg_r1_0_31_0_5_i_69_n_0
    SLICE_X63Y91         LUT6 (Prop_lut6_I5_O)        0.299     4.907 f  mips/dp/rf/rf_reg_r1_0_31_0_5_i_22/O
                         net (fo=32, routed)          2.267     7.175    mips/dp/rf/pc_reg[2]_1[23]
    SLICE_X77Y92         LUT3 (Prop_lut3_I0_O)        0.154     7.329 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_52/O
                         net (fo=11, routed)          0.470     7.799    mips/dp/rf/pc_reg[2]_0
    SLICE_X75Y93         LUT3 (Prop_lut3_I1_O)        0.327     8.126 r  mips/dp/rf/mem_reg_0_127_0_0_i_60/O
                         net (fo=51, routed)          0.421     8.547    mips/dp/rf/mem_reg_0_127_0_0_i_60_n_0
    SLICE_X77Y94         LUT5 (Prop_lut5_I0_O)        0.124     8.671 r  mips/dp/rf/mem_reg_0_127_0_0_i_39/O
                         net (fo=88, routed)          1.333    10.004    mips/dp/rf/mem_reg_0_127_0_0_i_39_n_0
    SLICE_X84Y101        LUT2 (Prop_lut2_I0_O)        0.124    10.128 r  mips/dp/rf/mem_reg_0_127_0_0_i_100/O
                         net (fo=31, routed)          2.206    12.334    mips/dp/rf/mem_reg_0_127_0_0_i_100_n_0
    SLICE_X67Y100        LUT6 (Prop_lut6_I2_O)        0.124    12.458 f  mips/dp/rf/mem_reg_0_127_0_0_i_109/O
                         net (fo=2, routed)           1.113    13.571    mips/dp/rf/mem_reg_0_127_0_0_i_109_n_0
    SLICE_X71Y104        LUT3 (Prop_lut3_I2_O)        0.152    13.723 f  mips/dp/rf/rf_reg_r1_0_31_6_11_i_55/O
                         net (fo=1, routed)           1.319    15.041    mips/dp/rf/rf_reg_r1_0_31_6_11_i_55_n_0
    SLICE_X71Y99         LUT6 (Prop_lut6_I1_O)        0.326    15.367 r  mips/dp/rf/rf_reg_r1_0_31_6_11_i_19/O
                         net (fo=1, routed)           1.348    16.715    mips/dp/rf/rf_reg_r1_0_31_6_11_i_19_n_0
    SLICE_X83Y99         LUT5 (Prop_lut5_I2_O)        0.124    16.839 r  mips/dp/rf/rf_reg_r1_0_31_6_11_i_9/O
                         net (fo=107, routed)         6.259    23.098    mips/dp/rf/rf_reg_r1_0_31_6_11_i_20_0
    SLICE_X67Y127        LUT2 (Prop_lut2_I0_O)        0.124    23.222 r  mips/dp/rf/mem_reg_128_255_0_0_i_2/O
                         net (fo=68, routed)          2.637    25.859    mips/dp/rf/mem_reg_128_255_0_0_i_2_n_0
    SLICE_X65Y104        LUT6 (Prop_lut6_I1_O)        0.124    25.983 r  mips/dp/rf/mem_reg_0_15_0_0_i_1/O
                         net (fo=34, routed)          3.968    29.951    memIO/smem/mem_reg_0_15_0_0/WE
    SLICE_X84Y115        RAMD32                                       r  memIO/smem/mem_reg_0_15_0_0/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=1412, routed)        1.588    78.567    memIO/smem/mem_reg_0_15_0_0/WCLK
    SLICE_X84Y115        RAMD32                                       r  memIO/smem/mem_reg_0_15_0_0/SP/CLK
                         clock pessimism              0.480    79.048    
                         clock uncertainty           -0.102    78.946    
    SLICE_X84Y115        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    78.413    memIO/smem/mem_reg_0_15_0_0/SP
  -------------------------------------------------------------------
                         required time                         78.413    
                         arrival time                         -29.951    
  -------------------------------------------------------------------
                         slack                                 48.462    

Slack (MET) :             48.517ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        30.992ns  (logic 3.171ns (10.232%)  route 27.821ns (89.768%))
  Logic Levels:           16  (LUT2=2 LUT3=3 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 78.561 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=1412, routed)        1.721    -0.819    mips/dp/clk12
    SLICE_X79Y96         FDRE                                         r  mips/dp/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.363 r  mips/dp/pc_reg[5]/Q
                         net (fo=218, routed)         4.197     3.834    mips/dp/rf/pc[3]
    SLICE_X63Y91         LUT6 (Prop_lut6_I0_O)        0.124     3.958 f  mips/dp/rf/rf_reg_r1_0_31_0_5_i_156/O
                         net (fo=1, routed)           0.000     3.958    mips/dp/rf/rf_reg_r1_0_31_0_5_i_156_n_0
    SLICE_X63Y91         MUXF7 (Prop_muxf7_I1_O)      0.217     4.175 f  mips/dp/rf/rf_reg_r1_0_31_0_5_i_69/O
                         net (fo=1, routed)           0.433     4.608    mips/dp/rf/rf_reg_r1_0_31_0_5_i_69_n_0
    SLICE_X63Y91         LUT6 (Prop_lut6_I5_O)        0.299     4.907 f  mips/dp/rf/rf_reg_r1_0_31_0_5_i_22/O
                         net (fo=32, routed)          2.267     7.175    mips/dp/rf/pc_reg[2]_1[23]
    SLICE_X77Y92         LUT3 (Prop_lut3_I0_O)        0.154     7.329 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_52/O
                         net (fo=11, routed)          0.470     7.799    mips/dp/rf/pc_reg[2]_0
    SLICE_X75Y93         LUT3 (Prop_lut3_I1_O)        0.327     8.126 r  mips/dp/rf/mem_reg_0_127_0_0_i_60/O
                         net (fo=51, routed)          0.421     8.547    mips/dp/rf/mem_reg_0_127_0_0_i_60_n_0
    SLICE_X77Y94         LUT5 (Prop_lut5_I0_O)        0.124     8.671 r  mips/dp/rf/mem_reg_0_127_0_0_i_39/O
                         net (fo=88, routed)          1.333    10.004    mips/dp/rf/mem_reg_0_127_0_0_i_39_n_0
    SLICE_X84Y101        LUT2 (Prop_lut2_I0_O)        0.124    10.128 r  mips/dp/rf/mem_reg_0_127_0_0_i_100/O
                         net (fo=31, routed)          2.206    12.334    mips/dp/rf/mem_reg_0_127_0_0_i_100_n_0
    SLICE_X67Y100        LUT6 (Prop_lut6_I2_O)        0.124    12.458 f  mips/dp/rf/mem_reg_0_127_0_0_i_109/O
                         net (fo=2, routed)           1.113    13.571    mips/dp/rf/mem_reg_0_127_0_0_i_109_n_0
    SLICE_X71Y104        LUT3 (Prop_lut3_I2_O)        0.152    13.723 f  mips/dp/rf/rf_reg_r1_0_31_6_11_i_55/O
                         net (fo=1, routed)           1.319    15.041    mips/dp/rf/rf_reg_r1_0_31_6_11_i_55_n_0
    SLICE_X71Y99         LUT6 (Prop_lut6_I1_O)        0.326    15.367 r  mips/dp/rf/rf_reg_r1_0_31_6_11_i_19/O
                         net (fo=1, routed)           1.348    16.715    mips/dp/rf/rf_reg_r1_0_31_6_11_i_19_n_0
    SLICE_X83Y99         LUT5 (Prop_lut5_I2_O)        0.124    16.839 r  mips/dp/rf/rf_reg_r1_0_31_6_11_i_9/O
                         net (fo=107, routed)         6.259    23.098    mips/dp/rf/rf_reg_r1_0_31_6_11_i_20_0
    SLICE_X67Y127        LUT2 (Prop_lut2_I0_O)        0.124    23.222 r  mips/dp/rf/mem_reg_128_255_0_0_i_2/O
                         net (fo=68, routed)          3.533    26.754    mips/dp/rf/mem_reg_128_255_0_0_i_2_n_0
    SLICE_X77Y112        LUT6 (Prop_lut6_I5_O)        0.124    26.878 r  mips/dp/rf/rf_reg_r1_0_31_24_29_i_77/O
                         net (fo=1, routed)           0.999    27.877    mips/dp/rf/rf_reg_r1_0_31_24_29_i_77_n_0
    SLICE_X73Y116        LUT5 (Prop_lut5_I3_O)        0.124    28.001 r  mips/dp/rf/rf_reg_r1_0_31_24_29_i_51/O
                         net (fo=1, routed)           1.028    29.029    mips/dp/rf/rf_reg_r1_0_31_24_29_i_51_n_0
    SLICE_X75Y105        LUT6 (Prop_lut6_I4_O)        0.124    29.153 r  mips/dp/rf/rf_reg_r1_0_31_24_29_i_16/O
                         net (fo=1, routed)           0.404    29.557    mips/dp/rf/mem_readdata[29]
    SLICE_X75Y104        LUT6 (Prop_lut6_I3_O)        0.124    29.681 r  mips/dp/rf/rf_reg_r1_0_31_24_29_i_5/O
                         net (fo=2, routed)           0.492    30.173    mips/dp/rf/rf_reg_r1_0_31_24_29/DIC1
    SLICE_X76Y102        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=1412, routed)        1.582    78.561    mips/dp/rf/rf_reg_r1_0_31_24_29/WCLK
    SLICE_X76Y102        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.480    79.042    
                         clock uncertainty           -0.102    78.940    
    SLICE_X76Y102        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    78.691    mips/dp/rf/rf_reg_r1_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         78.691    
                         arrival time                         -30.173    
  -------------------------------------------------------------------
                         slack                                 48.517    

Slack (MET) :             48.560ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        31.114ns  (logic 3.171ns (10.192%)  route 27.943ns (89.808%))
  Logic Levels:           16  (LUT2=2 LUT3=3 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 78.583 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=1412, routed)        1.721    -0.819    mips/dp/clk12
    SLICE_X79Y96         FDRE                                         r  mips/dp/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.363 r  mips/dp/pc_reg[5]/Q
                         net (fo=218, routed)         4.197     3.834    mips/dp/rf/pc[3]
    SLICE_X63Y91         LUT6 (Prop_lut6_I0_O)        0.124     3.958 f  mips/dp/rf/rf_reg_r1_0_31_0_5_i_156/O
                         net (fo=1, routed)           0.000     3.958    mips/dp/rf/rf_reg_r1_0_31_0_5_i_156_n_0
    SLICE_X63Y91         MUXF7 (Prop_muxf7_I1_O)      0.217     4.175 f  mips/dp/rf/rf_reg_r1_0_31_0_5_i_69/O
                         net (fo=1, routed)           0.433     4.608    mips/dp/rf/rf_reg_r1_0_31_0_5_i_69_n_0
    SLICE_X63Y91         LUT6 (Prop_lut6_I5_O)        0.299     4.907 f  mips/dp/rf/rf_reg_r1_0_31_0_5_i_22/O
                         net (fo=32, routed)          2.267     7.175    mips/dp/rf/pc_reg[2]_1[23]
    SLICE_X77Y92         LUT3 (Prop_lut3_I0_O)        0.154     7.329 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_52/O
                         net (fo=11, routed)          0.470     7.799    mips/dp/rf/pc_reg[2]_0
    SLICE_X75Y93         LUT3 (Prop_lut3_I1_O)        0.327     8.126 r  mips/dp/rf/mem_reg_0_127_0_0_i_60/O
                         net (fo=51, routed)          0.421     8.547    mips/dp/rf/mem_reg_0_127_0_0_i_60_n_0
    SLICE_X77Y94         LUT5 (Prop_lut5_I0_O)        0.124     8.671 r  mips/dp/rf/mem_reg_0_127_0_0_i_39/O
                         net (fo=88, routed)          1.333    10.004    mips/dp/rf/mem_reg_0_127_0_0_i_39_n_0
    SLICE_X84Y101        LUT2 (Prop_lut2_I0_O)        0.124    10.128 r  mips/dp/rf/mem_reg_0_127_0_0_i_100/O
                         net (fo=31, routed)          2.206    12.334    mips/dp/rf/mem_reg_0_127_0_0_i_100_n_0
    SLICE_X67Y100        LUT6 (Prop_lut6_I2_O)        0.124    12.458 f  mips/dp/rf/mem_reg_0_127_0_0_i_109/O
                         net (fo=2, routed)           1.113    13.571    mips/dp/rf/mem_reg_0_127_0_0_i_109_n_0
    SLICE_X71Y104        LUT3 (Prop_lut3_I2_O)        0.152    13.723 f  mips/dp/rf/rf_reg_r1_0_31_6_11_i_55/O
                         net (fo=1, routed)           1.319    15.041    mips/dp/rf/rf_reg_r1_0_31_6_11_i_55_n_0
    SLICE_X71Y99         LUT6 (Prop_lut6_I1_O)        0.326    15.367 r  mips/dp/rf/rf_reg_r1_0_31_6_11_i_19/O
                         net (fo=1, routed)           1.348    16.715    mips/dp/rf/rf_reg_r1_0_31_6_11_i_19_n_0
    SLICE_X83Y99         LUT5 (Prop_lut5_I2_O)        0.124    16.839 r  mips/dp/rf/rf_reg_r1_0_31_6_11_i_9/O
                         net (fo=107, routed)         6.259    23.098    mips/dp/rf/rf_reg_r1_0_31_6_11_i_20_0
    SLICE_X67Y127        LUT2 (Prop_lut2_I0_O)        0.124    23.222 r  mips/dp/rf/mem_reg_128_255_0_0_i_2/O
                         net (fo=68, routed)          3.524    26.746    mips/dp/rf/mem_reg_128_255_0_0_i_2_n_0
    SLICE_X78Y107        LUT6 (Prop_lut6_I5_O)        0.124    26.870 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_186/O
                         net (fo=1, routed)           0.797    27.667    mips/dp/rf/rf_reg_r1_0_31_0_5_i_186_n_0
    SLICE_X79Y106        LUT6 (Prop_lut6_I0_O)        0.124    27.791 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_88/O
                         net (fo=1, routed)           1.196    28.988    mips/dp/rf/rf_reg_r1_0_31_0_5_i_88_n_0
    SLICE_X81Y95         LUT6 (Prop_lut6_I5_O)        0.124    29.112 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_29/O
                         net (fo=1, routed)           0.432    29.543    mips/dp/rf/mem_readdata[2]
    SLICE_X81Y96         LUT6 (Prop_lut6_I3_O)        0.124    29.667 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.628    30.295    mips/dp/rf/rf_reg_r2_0_31_0_5/DIB0
    SLICE_X80Y96         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=1412, routed)        1.603    78.583    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X80Y96         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB/CLK
                         clock pessimism              0.559    79.142    
                         clock uncertainty           -0.102    79.040    
    SLICE_X80Y96         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    78.855    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         78.855    
                         arrival time                         -30.295    
  -------------------------------------------------------------------
                         slack                                 48.560    

Slack (MET) :             48.570ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        31.121ns  (logic 3.171ns (10.189%)  route 27.950ns (89.811%))
  Logic Levels:           16  (LUT2=2 LUT3=3 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 78.580 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=1412, routed)        1.721    -0.819    mips/dp/clk12
    SLICE_X79Y96         FDRE                                         r  mips/dp/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.363 r  mips/dp/pc_reg[5]/Q
                         net (fo=218, routed)         4.197     3.834    mips/dp/rf/pc[3]
    SLICE_X63Y91         LUT6 (Prop_lut6_I0_O)        0.124     3.958 f  mips/dp/rf/rf_reg_r1_0_31_0_5_i_156/O
                         net (fo=1, routed)           0.000     3.958    mips/dp/rf/rf_reg_r1_0_31_0_5_i_156_n_0
    SLICE_X63Y91         MUXF7 (Prop_muxf7_I1_O)      0.217     4.175 f  mips/dp/rf/rf_reg_r1_0_31_0_5_i_69/O
                         net (fo=1, routed)           0.433     4.608    mips/dp/rf/rf_reg_r1_0_31_0_5_i_69_n_0
    SLICE_X63Y91         LUT6 (Prop_lut6_I5_O)        0.299     4.907 f  mips/dp/rf/rf_reg_r1_0_31_0_5_i_22/O
                         net (fo=32, routed)          2.267     7.175    mips/dp/rf/pc_reg[2]_1[23]
    SLICE_X77Y92         LUT3 (Prop_lut3_I0_O)        0.154     7.329 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_52/O
                         net (fo=11, routed)          0.470     7.799    mips/dp/rf/pc_reg[2]_0
    SLICE_X75Y93         LUT3 (Prop_lut3_I1_O)        0.327     8.126 r  mips/dp/rf/mem_reg_0_127_0_0_i_60/O
                         net (fo=51, routed)          0.421     8.547    mips/dp/rf/mem_reg_0_127_0_0_i_60_n_0
    SLICE_X77Y94         LUT5 (Prop_lut5_I0_O)        0.124     8.671 r  mips/dp/rf/mem_reg_0_127_0_0_i_39/O
                         net (fo=88, routed)          1.333    10.004    mips/dp/rf/mem_reg_0_127_0_0_i_39_n_0
    SLICE_X84Y101        LUT2 (Prop_lut2_I0_O)        0.124    10.128 r  mips/dp/rf/mem_reg_0_127_0_0_i_100/O
                         net (fo=31, routed)          2.206    12.334    mips/dp/rf/mem_reg_0_127_0_0_i_100_n_0
    SLICE_X67Y100        LUT6 (Prop_lut6_I2_O)        0.124    12.458 f  mips/dp/rf/mem_reg_0_127_0_0_i_109/O
                         net (fo=2, routed)           1.113    13.571    mips/dp/rf/mem_reg_0_127_0_0_i_109_n_0
    SLICE_X71Y104        LUT3 (Prop_lut3_I2_O)        0.152    13.723 f  mips/dp/rf/rf_reg_r1_0_31_6_11_i_55/O
                         net (fo=1, routed)           1.319    15.041    mips/dp/rf/rf_reg_r1_0_31_6_11_i_55_n_0
    SLICE_X71Y99         LUT6 (Prop_lut6_I1_O)        0.326    15.367 r  mips/dp/rf/rf_reg_r1_0_31_6_11_i_19/O
                         net (fo=1, routed)           1.348    16.715    mips/dp/rf/rf_reg_r1_0_31_6_11_i_19_n_0
    SLICE_X83Y99         LUT5 (Prop_lut5_I2_O)        0.124    16.839 r  mips/dp/rf/rf_reg_r1_0_31_6_11_i_9/O
                         net (fo=107, routed)         6.259    23.098    mips/dp/rf/rf_reg_r1_0_31_6_11_i_20_0
    SLICE_X67Y127        LUT2 (Prop_lut2_I0_O)        0.124    23.222 r  mips/dp/rf/mem_reg_128_255_0_0_i_2/O
                         net (fo=68, routed)          3.524    26.746    mips/dp/rf/mem_reg_128_255_0_0_i_2_n_0
    SLICE_X78Y107        LUT6 (Prop_lut6_I5_O)        0.124    26.870 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_186/O
                         net (fo=1, routed)           0.797    27.667    mips/dp/rf/rf_reg_r1_0_31_0_5_i_186_n_0
    SLICE_X79Y106        LUT6 (Prop_lut6_I0_O)        0.124    27.791 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_88/O
                         net (fo=1, routed)           1.196    28.988    mips/dp/rf/rf_reg_r1_0_31_0_5_i_88_n_0
    SLICE_X81Y95         LUT6 (Prop_lut6_I5_O)        0.124    29.112 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_29/O
                         net (fo=1, routed)           0.432    29.543    mips/dp/rf/mem_readdata[2]
    SLICE_X81Y96         LUT6 (Prop_lut6_I3_O)        0.124    29.667 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.635    30.302    mips/dp/rf/rf_reg_r1_0_31_0_5/DIB0
    SLICE_X78Y96         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=1412, routed)        1.600    78.580    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X78Y96         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB/CLK
                         clock pessimism              0.579    79.159    
                         clock uncertainty           -0.102    79.057    
    SLICE_X78Y96         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    78.872    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         78.872    
                         arrival time                         -30.302    
  -------------------------------------------------------------------
                         slack                                 48.570    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=1412, routed)        0.597    -0.567    mips/dp/clk12
    SLICE_X77Y96         FDRE                                         r  mips/dp/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  mips/dp/pc_reg[0]/Q
                         net (fo=2, routed)           0.167    -0.259    mips/dp/pc_reg_n_0_[0]
    SLICE_X77Y96         LUT6 (Prop_lut6_I3_O)        0.045    -0.214 r  mips/dp/pc[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    mips/dp/pc[0]_i_1_n_0
    SLICE_X77Y96         FDRE                                         r  mips/dp/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=1412, routed)        0.870    -0.803    mips/dp/clk12
    SLICE_X77Y96         FDRE                                         r  mips/dp/pc_reg[0]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X77Y96         FDRE (Hold_fdre_C_D)         0.091    -0.476    mips/dp/pc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.231ns (30.190%)  route 0.534ns (69.810%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=1412, routed)        0.600    -0.564    mips/dp/clk12
    SLICE_X79Y96         FDRE                                         r  mips/dp/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  mips/dp/pc_reg[2]/Q
                         net (fo=33, routed)          0.294    -0.129    mips/dp/rf/pc[0]
    SLICE_X72Y94         LUT6 (Prop_lut6_I2_O)        0.045    -0.084 r  mips/dp/rf/pc[13]_i_2/O
                         net (fo=4, routed)           0.240     0.156    mips/dp/rf/pc_reg[2]_1[11]
    SLICE_X76Y100        LUT6 (Prop_lut6_I1_O)        0.045     0.201 r  mips/dp/rf/pc[13]_i_1/O
                         net (fo=1, routed)           0.000     0.201    mips/dp/p_1_in[13]
    SLICE_X76Y100        FDRE                                         r  mips/dp/pc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=1412, routed)        0.865    -0.808    mips/dp/clk12
    SLICE_X76Y100        FDRE                                         r  mips/dp/pc_reg[13]/C
                         clock pessimism              0.509    -0.299    
    SLICE_X76Y100        FDRE (Hold_fdre_C_D)         0.120    -0.179    mips/dp/pc_reg[13]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 memIO/dmem/mem_reg_0_63_8_8/SP/CLK
                            (rising edge-triggered cell RAMS64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.483ns (55.103%)  route 0.394ns (44.897%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=1412, routed)        0.592    -0.572    memIO/dmem/mem_reg_0_63_8_8/WCLK
    SLICE_X76Y101        RAMS64E                                      r  memIO/dmem/mem_reg_0_63_8_8/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y101        RAMS64E (Prop_rams64e_CLK_O)
                                                      0.393    -0.179 r  memIO/dmem/mem_reg_0_63_8_8/SP/O
                         net (fo=1, routed)           0.089    -0.090    accel/accel/Accel_Calculation/dmem_readdata[0]
    SLICE_X76Y101        LUT5 (Prop_lut5_I3_O)        0.045    -0.045 r  accel/accel/Accel_Calculation/rf_reg_r1_0_31_6_11_i_11/O
                         net (fo=1, routed)           0.137     0.092    mips/dp/rf/rf_reg_r2_0_31_30_31_0[0]
    SLICE_X76Y100        LUT6 (Prop_lut6_I3_O)        0.045     0.137 r  mips/dp/rf/rf_reg_r1_0_31_6_11_i_4/O
                         net (fo=2, routed)           0.168     0.304    mips/dp/rf/rf_reg_r2_0_31_6_11/DIB0
    SLICE_X74Y99         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=1412, routed)        0.871    -0.802    mips/dp/rf/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X74Y99         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMB/CLK
                         clock pessimism              0.509    -0.293    
    SLICE_X74Y99         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.147    mips/dp/rf/rf_reg_r2_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                           0.304    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.474ns (54.339%)  route 0.398ns (45.661%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=1412, routed)        0.597    -0.567    mips/dp/clk12
    SLICE_X81Y100        FDRE                                         r  mips/dp/pc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  mips/dp/pc_reg[15]/Q
                         net (fo=1, routed)           0.110    -0.316    mips/dp/pc_reg_n_0_[15]
    SLICE_X79Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.156 r  mips/dp/pcPlus4_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.156    mips/dp/pcPlus4_carry__2_n_0
    SLICE_X79Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.091 r  mips/dp/pcPlus4_carry__3/O[2]
                         net (fo=5, routed)           0.289     0.197    mips/dp/rf/pcPlus4[18]
    SLICE_X78Y93         LUT6 (Prop_lut6_I0_O)        0.108     0.305 r  mips/dp/rf/pc[19]_i_1/O
                         net (fo=1, routed)           0.000     0.305    mips/dp/p_1_in[19]
    SLICE_X78Y93         FDRE                                         r  mips/dp/pc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=1412, routed)        0.872    -0.801    mips/dp/clk12
    SLICE_X78Y93         FDRE                                         r  mips/dp/pc_reg[19]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X78Y93         FDRE (Hold_fdre_C_D)         0.120    -0.172    mips/dp/pc_reg[19]
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 mips/dp/rf/rf_reg_r2_0_31_12_17/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/dmem/mem_reg_0_63_17_17/SP/I
                            (rising edge-triggered cell RAMS64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.431ns (49.735%)  route 0.436ns (50.265%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=1412, routed)        0.598    -0.566    mips/dp/rf/rf_reg_r2_0_31_12_17/WCLK
    SLICE_X74Y98         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_12_17/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y98         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386    -0.180 r  mips/dp/rf/rf_reg_r2_0_31_12_17/RAMC_D1/O
                         net (fo=2, routed)           0.185     0.005    mips/dp/rf/ReadData20[17]
    SLICE_X72Y99         LUT2 (Prop_lut2_I0_O)        0.045     0.050 r  mips/dp/rf/mem_reg_0_127_17_17_i_1/O
                         net (fo=40, routed)          0.251     0.300    memIO/dmem/mem_reg_0_63_17_17/D
    SLICE_X70Y101        RAMS64E                                      r  memIO/dmem/mem_reg_0_63_17_17/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=1412, routed)        0.835    -0.838    memIO/dmem/mem_reg_0_63_17_17/WCLK
    SLICE_X70Y101        RAMS64E                                      r  memIO/dmem/mem_reg_0_63_17_17/SP/CLK
                         clock pessimism              0.509    -0.329    
    SLICE_X70Y101        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.147    -0.182    memIO/dmem/mem_reg_0_63_17_17/SP
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 memIO/dmem/mem_reg_0_63_8_8/SP/CLK
                            (rising edge-triggered cell RAMS64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.483ns (52.476%)  route 0.437ns (47.524%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=1412, routed)        0.592    -0.572    memIO/dmem/mem_reg_0_63_8_8/WCLK
    SLICE_X76Y101        RAMS64E                                      r  memIO/dmem/mem_reg_0_63_8_8/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y101        RAMS64E (Prop_rams64e_CLK_O)
                                                      0.393    -0.179 r  memIO/dmem/mem_reg_0_63_8_8/SP/O
                         net (fo=1, routed)           0.089    -0.090    accel/accel/Accel_Calculation/dmem_readdata[0]
    SLICE_X76Y101        LUT5 (Prop_lut5_I3_O)        0.045    -0.045 r  accel/accel/Accel_Calculation/rf_reg_r1_0_31_6_11_i_11/O
                         net (fo=1, routed)           0.137     0.092    mips/dp/rf/rf_reg_r2_0_31_30_31_0[0]
    SLICE_X76Y100        LUT6 (Prop_lut6_I3_O)        0.045     0.137 r  mips/dp/rf/rf_reg_r1_0_31_6_11_i_4/O
                         net (fo=2, routed)           0.211     0.348    mips/dp/rf/rf_reg_r1_0_31_6_11/DIB0
    SLICE_X76Y99         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=1412, routed)        0.871    -0.802    mips/dp/rf/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X76Y99         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_6_11/RAMB/CLK
                         clock pessimism              0.509    -0.293    
    SLICE_X76Y99         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.147    mips/dp/rf/rf_reg_r1_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                           0.348    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.540ns (62.332%)  route 0.326ns (37.668%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=1412, routed)        0.603    -0.561    mips/dp/clk12
    SLICE_X81Y99         FDRE                                         r  mips/dp/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  mips/dp/pc_reg[11]/Q
                         net (fo=1, routed)           0.110    -0.311    mips/dp/pc_reg_n_0_[11]
    SLICE_X79Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.151 r  mips/dp/pcPlus4_carry__1/CO[3]
                         net (fo=1, routed)           0.001    -0.150    mips/dp/pcPlus4_carry__1_n_0
    SLICE_X79Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.111 r  mips/dp/pcPlus4_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.111    mips/dp/pcPlus4_carry__2_n_0
    SLICE_X79Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.021 r  mips/dp/pcPlus4_carry__3/O[3]
                         net (fo=5, routed)           0.216     0.195    mips/dp/rf/pcPlus4[19]
    SLICE_X81Y101        LUT6 (Prop_lut6_I0_O)        0.110     0.305 r  mips/dp/rf/pc[20]_i_1/O
                         net (fo=1, routed)           0.000     0.305    mips/dp/p_1_in[20]
    SLICE_X81Y101        FDRE                                         r  mips/dp/pc_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=1412, routed)        0.868    -0.804    mips/dp/clk12
    SLICE_X81Y101        FDRE                                         r  mips/dp/pc_reg[20]/C
                         clock pessimism              0.509    -0.295    
    SLICE_X81Y101        FDRE (Hold_fdre_C_D)         0.092    -0.203    mips/dp/pc_reg[20]
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.540ns (59.857%)  route 0.362ns (40.143%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=1412, routed)        0.603    -0.561    mips/dp/clk12
    SLICE_X81Y99         FDRE                                         r  mips/dp/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  mips/dp/pc_reg[11]/Q
                         net (fo=1, routed)           0.110    -0.311    mips/dp/pc_reg_n_0_[11]
    SLICE_X79Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.151 r  mips/dp/pcPlus4_carry__1/CO[3]
                         net (fo=1, routed)           0.001    -0.150    mips/dp/pcPlus4_carry__1_n_0
    SLICE_X79Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.111 r  mips/dp/pcPlus4_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.111    mips/dp/pcPlus4_carry__2_n_0
    SLICE_X79Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.072 r  mips/dp/pcPlus4_carry__3/CO[3]
                         net (fo=1, routed)           0.000    -0.072    mips/dp/pcPlus4_carry__3_n_0
    SLICE_X79Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.018 r  mips/dp/pcPlus4_carry__4/O[0]
                         net (fo=5, routed)           0.252     0.234    mips/dp/rf/pcPlus4[20]
    SLICE_X78Y102        LUT6 (Prop_lut6_I0_O)        0.107     0.341 r  mips/dp/rf/pc[21]_i_1/O
                         net (fo=1, routed)           0.000     0.341    mips/dp/p_1_in[21]
    SLICE_X78Y102        FDRE                                         r  mips/dp/pc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=1412, routed)        0.867    -0.806    mips/dp/clk12
    SLICE_X78Y102        FDRE                                         r  mips/dp/pc_reg[21]/C
                         clock pessimism              0.509    -0.297    
    SLICE_X78Y102        FDRE (Hold_fdre_C_D)         0.121    -0.176    mips/dp/pc_reg[21]
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                           0.341    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 mips/dp/rf/rf_reg_r1_0_31_12_17/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.548ns (62.477%)  route 0.329ns (37.523%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=1412, routed)        0.598    -0.566    mips/dp/rf/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X76Y98         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_12_17/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y98         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390    -0.176 r  mips/dp/rf/rf_reg_r1_0_31_12_17/RAMC/O
                         net (fo=2, routed)           0.194     0.018    mips/dp/rf/ReadData10[16]
    SLICE_X75Y100        LUT2 (Prop_lut2_I0_O)        0.113     0.131 r  mips/dp/rf/pc[16]_i_3/O
                         net (fo=1, routed)           0.135     0.266    mips/dp/rf/pc[16]_i_3_n_0
    SLICE_X75Y100        LUT6 (Prop_lut6_I5_O)        0.045     0.311 r  mips/dp/rf/pc[16]_i_1/O
                         net (fo=1, routed)           0.000     0.311    mips/dp/p_1_in[16]
    SLICE_X75Y100        FDRE                                         r  mips/dp/pc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=1412, routed)        0.865    -0.808    mips/dp/clk12
    SLICE_X75Y100        FDRE                                         r  mips/dp/pc_reg[16]/C
                         clock pessimism              0.509    -0.299    
    SLICE_X75Y100        FDRE (Hold_fdre_C_D)         0.091    -0.208    mips/dp/pc_reg[16]
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                           0.311    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.186ns (25.937%)  route 0.531ns (74.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=1412, routed)        0.597    -0.567    mips/dp/clk12
    SLICE_X77Y96         FDRE                                         r  mips/dp/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  mips/dp/pc_reg[0]/Q
                         net (fo=2, routed)           0.291    -0.135    mips/dp/rf/rf_reg_r2_0_31_0_5_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I4_O)        0.045    -0.090 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.240     0.150    mips/dp/rf/rf_reg_r2_0_31_0_5/DIA0
    SLICE_X80Y96         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=1412, routed)        0.874    -0.799    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X80Y96         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism              0.275    -0.524    
    SLICE_X80Y96         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.377    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                           0.150    
  -------------------------------------------------------------------
                         slack                                  0.527    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { clkdv/mmcm/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         80.000      77.845     BUFGCTRL_X0Y16   clkdv/buf12/I0
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y2  clkdv/mmcm/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X77Y96     mips/dp/pc_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X79Y97     mips/dp/pc_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X81Y99     mips/dp/pc_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X75Y99     mips/dp/pc_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X76Y100    mips/dp/pc_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X76Y100    mips/dp/pc_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X81Y100    mips/dp/pc_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X75Y100    mips/dp/pc_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       80.000      133.360    MMCME2_ADV_X1Y2  clkdv/mmcm/CLKOUT3
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X74Y126    memIO/smem/mem_reg_0_31_0_0__21/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X80Y99     memIO/smem/mem_reg_1024_1151_4_4/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X80Y99     memIO/smem/mem_reg_1024_1151_4_4/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X80Y99     memIO/smem/mem_reg_1024_1151_4_4/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X78Y106    memIO/smem/mem_reg_1024_1151_5_5/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X78Y106    memIO/smem/mem_reg_1024_1151_5_5/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X84Y120    memIO/smem/mem_reg_384_511_27_27/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X80Y130    memIO/smem/mem_reg_512_639_24_24/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X80Y130    memIO/smem/mem_reg_512_639_24_24/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X70Y117    memIO/smem/mem_reg_640_767_20_20/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X80Y112    memIO/smem/mem_reg_0_127_1_1/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X80Y112    memIO/smem/mem_reg_0_127_1_1/SP.LOW/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X70Y122    memIO/smem/mem_reg_0_31_0_0__20/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X74Y126    memIO/smem/mem_reg_0_31_0_0__21/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X76Y124    memIO/smem/mem_reg_0_31_0_0__22/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X74Y119    memIO/smem/mem_reg_0_31_0_0__23/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X74Y120    memIO/smem/mem_reg_0_31_0_0__24/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X74Y120    memIO/smem/mem_reg_0_31_0_0__25/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X74Y120    memIO/smem/mem_reg_0_31_0_0__26/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X74Y119    memIO/smem/mem_reg_0_31_0_0__27/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        4.107ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.341ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.107ns  (required time - arrival time)
  Source:                 memIO/period_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.131ns  (logic 2.869ns (55.918%)  route 2.262ns (44.082%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=1412, routed)        1.616    -0.924    memIO/clk12
    SLICE_X71Y108        FDRE                                         r  memIO/period_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.468 f  memIO/period_reg[1]/Q
                         net (fo=4, routed)           0.565     0.097    memIO/period[1]
    SLICE_X68Y106        LUT1 (Prop_lut1_I0_O)        0.124     0.221 r  memIO/count[0]_i_77/O
                         net (fo=1, routed)           0.000     0.221    memIO/count[0]_i_77_n_0
    SLICE_X68Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.753 r  memIO/count_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     0.753    memIO/count_reg[0]_i_65_n_0
    SLICE_X68Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.867 r  memIO/count_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000     0.867    memIO/count_reg[0]_i_56_n_0
    SLICE_X68Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.981 r  memIO/count_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000     0.981    memIO/count_reg[0]_i_55_n_0
    SLICE_X68Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.095 r  memIO/count_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.095    memIO/count_reg[0]_i_35_n_0
    SLICE_X68Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.209 r  memIO/count_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.209    memIO/count_reg[0]_i_34_n_0
    SLICE_X68Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.323 r  memIO/count_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.323    memIO/count_reg[0]_i_24_n_0
    SLICE_X68Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.657 r  memIO/count_reg[0]_i_23/O[1]
                         net (fo=2, routed)           0.648     2.305    sound/count1[25]
    SLICE_X69Y111        LUT4 (Prop_lut4_I1_O)        0.303     2.608 r  sound/count[0]_i_10/O
                         net (fo=1, routed)           0.000     2.608    sound/count[0]_i_10_n_0
    SLICE_X69Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.158 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.049     4.207    sound/clear
    SLICE_X67Y106        FDRE                                         r  sound/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=414, routed)         1.496     8.475    sound/clk100
    SLICE_X67Y106        FDRE                                         r  sound/count_reg[0]/C
                         clock pessimism              0.395     8.870    
                         clock uncertainty           -0.222     8.648    
    SLICE_X67Y106        FDRE (Setup_fdre_C_R)       -0.335     8.313    sound/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.313    
                         arrival time                          -4.207    
  -------------------------------------------------------------------
                         slack                                  4.107    

Slack (MET) :             4.107ns  (required time - arrival time)
  Source:                 memIO/period_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.131ns  (logic 2.869ns (55.918%)  route 2.262ns (44.082%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=1412, routed)        1.616    -0.924    memIO/clk12
    SLICE_X71Y108        FDRE                                         r  memIO/period_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.468 f  memIO/period_reg[1]/Q
                         net (fo=4, routed)           0.565     0.097    memIO/period[1]
    SLICE_X68Y106        LUT1 (Prop_lut1_I0_O)        0.124     0.221 r  memIO/count[0]_i_77/O
                         net (fo=1, routed)           0.000     0.221    memIO/count[0]_i_77_n_0
    SLICE_X68Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.753 r  memIO/count_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     0.753    memIO/count_reg[0]_i_65_n_0
    SLICE_X68Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.867 r  memIO/count_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000     0.867    memIO/count_reg[0]_i_56_n_0
    SLICE_X68Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.981 r  memIO/count_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000     0.981    memIO/count_reg[0]_i_55_n_0
    SLICE_X68Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.095 r  memIO/count_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.095    memIO/count_reg[0]_i_35_n_0
    SLICE_X68Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.209 r  memIO/count_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.209    memIO/count_reg[0]_i_34_n_0
    SLICE_X68Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.323 r  memIO/count_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.323    memIO/count_reg[0]_i_24_n_0
    SLICE_X68Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.657 r  memIO/count_reg[0]_i_23/O[1]
                         net (fo=2, routed)           0.648     2.305    sound/count1[25]
    SLICE_X69Y111        LUT4 (Prop_lut4_I1_O)        0.303     2.608 r  sound/count[0]_i_10/O
                         net (fo=1, routed)           0.000     2.608    sound/count[0]_i_10_n_0
    SLICE_X69Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.158 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.049     4.207    sound/clear
    SLICE_X67Y106        FDRE                                         r  sound/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=414, routed)         1.496     8.475    sound/clk100
    SLICE_X67Y106        FDRE                                         r  sound/count_reg[1]/C
                         clock pessimism              0.395     8.870    
                         clock uncertainty           -0.222     8.648    
    SLICE_X67Y106        FDRE (Setup_fdre_C_R)       -0.335     8.313    sound/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.313    
                         arrival time                          -4.207    
  -------------------------------------------------------------------
                         slack                                  4.107    

Slack (MET) :             4.107ns  (required time - arrival time)
  Source:                 memIO/period_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.131ns  (logic 2.869ns (55.918%)  route 2.262ns (44.082%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=1412, routed)        1.616    -0.924    memIO/clk12
    SLICE_X71Y108        FDRE                                         r  memIO/period_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.468 f  memIO/period_reg[1]/Q
                         net (fo=4, routed)           0.565     0.097    memIO/period[1]
    SLICE_X68Y106        LUT1 (Prop_lut1_I0_O)        0.124     0.221 r  memIO/count[0]_i_77/O
                         net (fo=1, routed)           0.000     0.221    memIO/count[0]_i_77_n_0
    SLICE_X68Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.753 r  memIO/count_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     0.753    memIO/count_reg[0]_i_65_n_0
    SLICE_X68Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.867 r  memIO/count_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000     0.867    memIO/count_reg[0]_i_56_n_0
    SLICE_X68Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.981 r  memIO/count_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000     0.981    memIO/count_reg[0]_i_55_n_0
    SLICE_X68Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.095 r  memIO/count_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.095    memIO/count_reg[0]_i_35_n_0
    SLICE_X68Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.209 r  memIO/count_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.209    memIO/count_reg[0]_i_34_n_0
    SLICE_X68Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.323 r  memIO/count_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.323    memIO/count_reg[0]_i_24_n_0
    SLICE_X68Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.657 r  memIO/count_reg[0]_i_23/O[1]
                         net (fo=2, routed)           0.648     2.305    sound/count1[25]
    SLICE_X69Y111        LUT4 (Prop_lut4_I1_O)        0.303     2.608 r  sound/count[0]_i_10/O
                         net (fo=1, routed)           0.000     2.608    sound/count[0]_i_10_n_0
    SLICE_X69Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.158 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.049     4.207    sound/clear
    SLICE_X67Y106        FDRE                                         r  sound/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=414, routed)         1.496     8.475    sound/clk100
    SLICE_X67Y106        FDRE                                         r  sound/count_reg[2]/C
                         clock pessimism              0.395     8.870    
                         clock uncertainty           -0.222     8.648    
    SLICE_X67Y106        FDRE (Setup_fdre_C_R)       -0.335     8.313    sound/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.313    
                         arrival time                          -4.207    
  -------------------------------------------------------------------
                         slack                                  4.107    

Slack (MET) :             4.107ns  (required time - arrival time)
  Source:                 memIO/period_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.131ns  (logic 2.869ns (55.918%)  route 2.262ns (44.082%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=1412, routed)        1.616    -0.924    memIO/clk12
    SLICE_X71Y108        FDRE                                         r  memIO/period_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.468 f  memIO/period_reg[1]/Q
                         net (fo=4, routed)           0.565     0.097    memIO/period[1]
    SLICE_X68Y106        LUT1 (Prop_lut1_I0_O)        0.124     0.221 r  memIO/count[0]_i_77/O
                         net (fo=1, routed)           0.000     0.221    memIO/count[0]_i_77_n_0
    SLICE_X68Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.753 r  memIO/count_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     0.753    memIO/count_reg[0]_i_65_n_0
    SLICE_X68Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.867 r  memIO/count_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000     0.867    memIO/count_reg[0]_i_56_n_0
    SLICE_X68Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.981 r  memIO/count_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000     0.981    memIO/count_reg[0]_i_55_n_0
    SLICE_X68Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.095 r  memIO/count_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.095    memIO/count_reg[0]_i_35_n_0
    SLICE_X68Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.209 r  memIO/count_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.209    memIO/count_reg[0]_i_34_n_0
    SLICE_X68Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.323 r  memIO/count_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.323    memIO/count_reg[0]_i_24_n_0
    SLICE_X68Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.657 r  memIO/count_reg[0]_i_23/O[1]
                         net (fo=2, routed)           0.648     2.305    sound/count1[25]
    SLICE_X69Y111        LUT4 (Prop_lut4_I1_O)        0.303     2.608 r  sound/count[0]_i_10/O
                         net (fo=1, routed)           0.000     2.608    sound/count[0]_i_10_n_0
    SLICE_X69Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.158 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.049     4.207    sound/clear
    SLICE_X67Y106        FDRE                                         r  sound/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=414, routed)         1.496     8.475    sound/clk100
    SLICE_X67Y106        FDRE                                         r  sound/count_reg[3]/C
                         clock pessimism              0.395     8.870    
                         clock uncertainty           -0.222     8.648    
    SLICE_X67Y106        FDRE (Setup_fdre_C_R)       -0.335     8.313    sound/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.313    
                         arrival time                          -4.207    
  -------------------------------------------------------------------
                         slack                                  4.107    

Slack (MET) :             4.122ns  (required time - arrival time)
  Source:                 memIO/period_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.114ns  (logic 2.869ns (56.102%)  route 2.245ns (43.898%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 8.474 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=1412, routed)        1.616    -0.924    memIO/clk12
    SLICE_X71Y108        FDRE                                         r  memIO/period_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.468 f  memIO/period_reg[1]/Q
                         net (fo=4, routed)           0.565     0.097    memIO/period[1]
    SLICE_X68Y106        LUT1 (Prop_lut1_I0_O)        0.124     0.221 r  memIO/count[0]_i_77/O
                         net (fo=1, routed)           0.000     0.221    memIO/count[0]_i_77_n_0
    SLICE_X68Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.753 r  memIO/count_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     0.753    memIO/count_reg[0]_i_65_n_0
    SLICE_X68Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.867 r  memIO/count_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000     0.867    memIO/count_reg[0]_i_56_n_0
    SLICE_X68Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.981 r  memIO/count_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000     0.981    memIO/count_reg[0]_i_55_n_0
    SLICE_X68Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.095 r  memIO/count_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.095    memIO/count_reg[0]_i_35_n_0
    SLICE_X68Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.209 r  memIO/count_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.209    memIO/count_reg[0]_i_34_n_0
    SLICE_X68Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.323 r  memIO/count_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.323    memIO/count_reg[0]_i_24_n_0
    SLICE_X68Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.657 r  memIO/count_reg[0]_i_23/O[1]
                         net (fo=2, routed)           0.648     2.305    sound/count1[25]
    SLICE_X69Y111        LUT4 (Prop_lut4_I1_O)        0.303     2.608 r  sound/count[0]_i_10/O
                         net (fo=1, routed)           0.000     2.608    sound/count[0]_i_10_n_0
    SLICE_X69Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.158 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.032     4.190    sound/clear
    SLICE_X67Y108        FDRE                                         r  sound/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=414, routed)         1.495     8.474    sound/clk100
    SLICE_X67Y108        FDRE                                         r  sound/count_reg[10]/C
                         clock pessimism              0.395     8.869    
                         clock uncertainty           -0.222     8.647    
    SLICE_X67Y108        FDRE (Setup_fdre_C_R)       -0.335     8.312    sound/count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.312    
                         arrival time                          -4.190    
  -------------------------------------------------------------------
                         slack                                  4.122    

Slack (MET) :             4.122ns  (required time - arrival time)
  Source:                 memIO/period_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.114ns  (logic 2.869ns (56.102%)  route 2.245ns (43.898%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 8.474 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=1412, routed)        1.616    -0.924    memIO/clk12
    SLICE_X71Y108        FDRE                                         r  memIO/period_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.468 f  memIO/period_reg[1]/Q
                         net (fo=4, routed)           0.565     0.097    memIO/period[1]
    SLICE_X68Y106        LUT1 (Prop_lut1_I0_O)        0.124     0.221 r  memIO/count[0]_i_77/O
                         net (fo=1, routed)           0.000     0.221    memIO/count[0]_i_77_n_0
    SLICE_X68Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.753 r  memIO/count_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     0.753    memIO/count_reg[0]_i_65_n_0
    SLICE_X68Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.867 r  memIO/count_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000     0.867    memIO/count_reg[0]_i_56_n_0
    SLICE_X68Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.981 r  memIO/count_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000     0.981    memIO/count_reg[0]_i_55_n_0
    SLICE_X68Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.095 r  memIO/count_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.095    memIO/count_reg[0]_i_35_n_0
    SLICE_X68Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.209 r  memIO/count_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.209    memIO/count_reg[0]_i_34_n_0
    SLICE_X68Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.323 r  memIO/count_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.323    memIO/count_reg[0]_i_24_n_0
    SLICE_X68Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.657 r  memIO/count_reg[0]_i_23/O[1]
                         net (fo=2, routed)           0.648     2.305    sound/count1[25]
    SLICE_X69Y111        LUT4 (Prop_lut4_I1_O)        0.303     2.608 r  sound/count[0]_i_10/O
                         net (fo=1, routed)           0.000     2.608    sound/count[0]_i_10_n_0
    SLICE_X69Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.158 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.032     4.190    sound/clear
    SLICE_X67Y108        FDRE                                         r  sound/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=414, routed)         1.495     8.474    sound/clk100
    SLICE_X67Y108        FDRE                                         r  sound/count_reg[11]/C
                         clock pessimism              0.395     8.869    
                         clock uncertainty           -0.222     8.647    
    SLICE_X67Y108        FDRE (Setup_fdre_C_R)       -0.335     8.312    sound/count_reg[11]
  -------------------------------------------------------------------
                         required time                          8.312    
                         arrival time                          -4.190    
  -------------------------------------------------------------------
                         slack                                  4.122    

Slack (MET) :             4.122ns  (required time - arrival time)
  Source:                 memIO/period_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.114ns  (logic 2.869ns (56.102%)  route 2.245ns (43.898%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 8.474 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=1412, routed)        1.616    -0.924    memIO/clk12
    SLICE_X71Y108        FDRE                                         r  memIO/period_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.468 f  memIO/period_reg[1]/Q
                         net (fo=4, routed)           0.565     0.097    memIO/period[1]
    SLICE_X68Y106        LUT1 (Prop_lut1_I0_O)        0.124     0.221 r  memIO/count[0]_i_77/O
                         net (fo=1, routed)           0.000     0.221    memIO/count[0]_i_77_n_0
    SLICE_X68Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.753 r  memIO/count_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     0.753    memIO/count_reg[0]_i_65_n_0
    SLICE_X68Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.867 r  memIO/count_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000     0.867    memIO/count_reg[0]_i_56_n_0
    SLICE_X68Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.981 r  memIO/count_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000     0.981    memIO/count_reg[0]_i_55_n_0
    SLICE_X68Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.095 r  memIO/count_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.095    memIO/count_reg[0]_i_35_n_0
    SLICE_X68Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.209 r  memIO/count_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.209    memIO/count_reg[0]_i_34_n_0
    SLICE_X68Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.323 r  memIO/count_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.323    memIO/count_reg[0]_i_24_n_0
    SLICE_X68Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.657 r  memIO/count_reg[0]_i_23/O[1]
                         net (fo=2, routed)           0.648     2.305    sound/count1[25]
    SLICE_X69Y111        LUT4 (Prop_lut4_I1_O)        0.303     2.608 r  sound/count[0]_i_10/O
                         net (fo=1, routed)           0.000     2.608    sound/count[0]_i_10_n_0
    SLICE_X69Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.158 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.032     4.190    sound/clear
    SLICE_X67Y108        FDRE                                         r  sound/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=414, routed)         1.495     8.474    sound/clk100
    SLICE_X67Y108        FDRE                                         r  sound/count_reg[8]/C
                         clock pessimism              0.395     8.869    
                         clock uncertainty           -0.222     8.647    
    SLICE_X67Y108        FDRE (Setup_fdre_C_R)       -0.335     8.312    sound/count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.312    
                         arrival time                          -4.190    
  -------------------------------------------------------------------
                         slack                                  4.122    

Slack (MET) :             4.122ns  (required time - arrival time)
  Source:                 memIO/period_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.114ns  (logic 2.869ns (56.102%)  route 2.245ns (43.898%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 8.474 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=1412, routed)        1.616    -0.924    memIO/clk12
    SLICE_X71Y108        FDRE                                         r  memIO/period_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.468 f  memIO/period_reg[1]/Q
                         net (fo=4, routed)           0.565     0.097    memIO/period[1]
    SLICE_X68Y106        LUT1 (Prop_lut1_I0_O)        0.124     0.221 r  memIO/count[0]_i_77/O
                         net (fo=1, routed)           0.000     0.221    memIO/count[0]_i_77_n_0
    SLICE_X68Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.753 r  memIO/count_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     0.753    memIO/count_reg[0]_i_65_n_0
    SLICE_X68Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.867 r  memIO/count_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000     0.867    memIO/count_reg[0]_i_56_n_0
    SLICE_X68Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.981 r  memIO/count_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000     0.981    memIO/count_reg[0]_i_55_n_0
    SLICE_X68Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.095 r  memIO/count_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.095    memIO/count_reg[0]_i_35_n_0
    SLICE_X68Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.209 r  memIO/count_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.209    memIO/count_reg[0]_i_34_n_0
    SLICE_X68Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.323 r  memIO/count_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.323    memIO/count_reg[0]_i_24_n_0
    SLICE_X68Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.657 r  memIO/count_reg[0]_i_23/O[1]
                         net (fo=2, routed)           0.648     2.305    sound/count1[25]
    SLICE_X69Y111        LUT4 (Prop_lut4_I1_O)        0.303     2.608 r  sound/count[0]_i_10/O
                         net (fo=1, routed)           0.000     2.608    sound/count[0]_i_10_n_0
    SLICE_X69Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.158 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.032     4.190    sound/clear
    SLICE_X67Y108        FDRE                                         r  sound/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=414, routed)         1.495     8.474    sound/clk100
    SLICE_X67Y108        FDRE                                         r  sound/count_reg[9]/C
                         clock pessimism              0.395     8.869    
                         clock uncertainty           -0.222     8.647    
    SLICE_X67Y108        FDRE (Setup_fdre_C_R)       -0.335     8.312    sound/count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.312    
                         arrival time                          -4.190    
  -------------------------------------------------------------------
                         slack                                  4.122    

Slack (MET) :             4.246ns  (required time - arrival time)
  Source:                 memIO/period_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.990ns  (logic 2.869ns (57.496%)  route 2.121ns (42.504%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 8.474 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=1412, routed)        1.616    -0.924    memIO/clk12
    SLICE_X71Y108        FDRE                                         r  memIO/period_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.468 f  memIO/period_reg[1]/Q
                         net (fo=4, routed)           0.565     0.097    memIO/period[1]
    SLICE_X68Y106        LUT1 (Prop_lut1_I0_O)        0.124     0.221 r  memIO/count[0]_i_77/O
                         net (fo=1, routed)           0.000     0.221    memIO/count[0]_i_77_n_0
    SLICE_X68Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.753 r  memIO/count_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     0.753    memIO/count_reg[0]_i_65_n_0
    SLICE_X68Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.867 r  memIO/count_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000     0.867    memIO/count_reg[0]_i_56_n_0
    SLICE_X68Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.981 r  memIO/count_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000     0.981    memIO/count_reg[0]_i_55_n_0
    SLICE_X68Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.095 r  memIO/count_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.095    memIO/count_reg[0]_i_35_n_0
    SLICE_X68Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.209 r  memIO/count_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.209    memIO/count_reg[0]_i_34_n_0
    SLICE_X68Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.323 r  memIO/count_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.323    memIO/count_reg[0]_i_24_n_0
    SLICE_X68Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.657 r  memIO/count_reg[0]_i_23/O[1]
                         net (fo=2, routed)           0.648     2.305    sound/count1[25]
    SLICE_X69Y111        LUT4 (Prop_lut4_I1_O)        0.303     2.608 r  sound/count[0]_i_10/O
                         net (fo=1, routed)           0.000     2.608    sound/count[0]_i_10_n_0
    SLICE_X69Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.158 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.908     4.066    sound/clear
    SLICE_X67Y107        FDRE                                         r  sound/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=414, routed)         1.495     8.474    sound/clk100
    SLICE_X67Y107        FDRE                                         r  sound/count_reg[4]/C
                         clock pessimism              0.395     8.869    
                         clock uncertainty           -0.222     8.647    
    SLICE_X67Y107        FDRE (Setup_fdre_C_R)       -0.335     8.312    sound/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.312    
                         arrival time                          -4.066    
  -------------------------------------------------------------------
                         slack                                  4.246    

Slack (MET) :             4.246ns  (required time - arrival time)
  Source:                 memIO/period_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.990ns  (logic 2.869ns (57.496%)  route 2.121ns (42.504%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 8.474 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=1412, routed)        1.616    -0.924    memIO/clk12
    SLICE_X71Y108        FDRE                                         r  memIO/period_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.468 f  memIO/period_reg[1]/Q
                         net (fo=4, routed)           0.565     0.097    memIO/period[1]
    SLICE_X68Y106        LUT1 (Prop_lut1_I0_O)        0.124     0.221 r  memIO/count[0]_i_77/O
                         net (fo=1, routed)           0.000     0.221    memIO/count[0]_i_77_n_0
    SLICE_X68Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.753 r  memIO/count_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     0.753    memIO/count_reg[0]_i_65_n_0
    SLICE_X68Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.867 r  memIO/count_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000     0.867    memIO/count_reg[0]_i_56_n_0
    SLICE_X68Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.981 r  memIO/count_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000     0.981    memIO/count_reg[0]_i_55_n_0
    SLICE_X68Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.095 r  memIO/count_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.095    memIO/count_reg[0]_i_35_n_0
    SLICE_X68Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.209 r  memIO/count_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.209    memIO/count_reg[0]_i_34_n_0
    SLICE_X68Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.323 r  memIO/count_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.323    memIO/count_reg[0]_i_24_n_0
    SLICE_X68Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.657 r  memIO/count_reg[0]_i_23/O[1]
                         net (fo=2, routed)           0.648     2.305    sound/count1[25]
    SLICE_X69Y111        LUT4 (Prop_lut4_I1_O)        0.303     2.608 r  sound/count[0]_i_10/O
                         net (fo=1, routed)           0.000     2.608    sound/count[0]_i_10_n_0
    SLICE_X69Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.158 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.908     4.066    sound/clear
    SLICE_X67Y107        FDRE                                         r  sound/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=414, routed)         1.495     8.474    sound/clk100
    SLICE_X67Y107        FDRE                                         r  sound/count_reg[5]/C
                         clock pessimism              0.395     8.869    
                         clock uncertainty           -0.222     8.647    
    SLICE_X67Y107        FDRE (Setup_fdre_C_R)       -0.335     8.312    sound/count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.312    
                         arrival time                          -4.066    
  -------------------------------------------------------------------
                         slack                                  4.246    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 memIO/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.438ns (49.077%)  route 0.454ns (50.923%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=1412, routed)        0.561    -0.603    memIO/clk12
    SLICE_X69Y107        FDRE                                         r  memIO/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  memIO/period_reg[0]/Q
                         net (fo=3, routed)           0.150    -0.312    sound/Q[0]
    SLICE_X69Y108        LUT4 (Prop_lut4_I0_O)        0.048    -0.264 r  sound/count[0]_i_50/O
                         net (fo=1, routed)           0.000    -0.264    sound/count[0]_i_50_n_0
    SLICE_X69Y108        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.132 r  sound/count_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000    -0.132    sound/count_reg[0]_i_25_n_0
    SLICE_X69Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.093 r  sound/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    -0.093    sound/count_reg[0]_i_13_n_0
    SLICE_X69Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.054 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.054    sound/count_reg[0]_i_3_n_0
    SLICE_X69Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.015 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.304     0.289    sound/clear
    SLICE_X67Y111        FDRE                                         r  sound/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=414, routed)         0.832    -0.841    sound/clk100
    SLICE_X67Y111        FDRE                                         r  sound/count_reg[20]/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.222    -0.063    
    SLICE_X67Y111        FDRE (Hold_fdre_C_R)         0.011    -0.052    sound/count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.052    
                         arrival time                           0.289    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 memIO/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.438ns (49.077%)  route 0.454ns (50.923%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=1412, routed)        0.561    -0.603    memIO/clk12
    SLICE_X69Y107        FDRE                                         r  memIO/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  memIO/period_reg[0]/Q
                         net (fo=3, routed)           0.150    -0.312    sound/Q[0]
    SLICE_X69Y108        LUT4 (Prop_lut4_I0_O)        0.048    -0.264 r  sound/count[0]_i_50/O
                         net (fo=1, routed)           0.000    -0.264    sound/count[0]_i_50_n_0
    SLICE_X69Y108        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.132 r  sound/count_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000    -0.132    sound/count_reg[0]_i_25_n_0
    SLICE_X69Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.093 r  sound/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    -0.093    sound/count_reg[0]_i_13_n_0
    SLICE_X69Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.054 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.054    sound/count_reg[0]_i_3_n_0
    SLICE_X69Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.015 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.304     0.289    sound/clear
    SLICE_X67Y111        FDRE                                         r  sound/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=414, routed)         0.832    -0.841    sound/clk100
    SLICE_X67Y111        FDRE                                         r  sound/count_reg[21]/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.222    -0.063    
    SLICE_X67Y111        FDRE (Hold_fdre_C_R)         0.011    -0.052    sound/count_reg[21]
  -------------------------------------------------------------------
                         required time                          0.052    
                         arrival time                           0.289    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 memIO/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.438ns (49.077%)  route 0.454ns (50.923%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=1412, routed)        0.561    -0.603    memIO/clk12
    SLICE_X69Y107        FDRE                                         r  memIO/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  memIO/period_reg[0]/Q
                         net (fo=3, routed)           0.150    -0.312    sound/Q[0]
    SLICE_X69Y108        LUT4 (Prop_lut4_I0_O)        0.048    -0.264 r  sound/count[0]_i_50/O
                         net (fo=1, routed)           0.000    -0.264    sound/count[0]_i_50_n_0
    SLICE_X69Y108        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.132 r  sound/count_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000    -0.132    sound/count_reg[0]_i_25_n_0
    SLICE_X69Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.093 r  sound/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    -0.093    sound/count_reg[0]_i_13_n_0
    SLICE_X69Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.054 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.054    sound/count_reg[0]_i_3_n_0
    SLICE_X69Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.015 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.304     0.289    sound/clear
    SLICE_X67Y111        FDRE                                         r  sound/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=414, routed)         0.832    -0.841    sound/clk100
    SLICE_X67Y111        FDRE                                         r  sound/count_reg[22]/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.222    -0.063    
    SLICE_X67Y111        FDRE (Hold_fdre_C_R)         0.011    -0.052    sound/count_reg[22]
  -------------------------------------------------------------------
                         required time                          0.052    
                         arrival time                           0.289    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 memIO/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.438ns (49.077%)  route 0.454ns (50.923%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=1412, routed)        0.561    -0.603    memIO/clk12
    SLICE_X69Y107        FDRE                                         r  memIO/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  memIO/period_reg[0]/Q
                         net (fo=3, routed)           0.150    -0.312    sound/Q[0]
    SLICE_X69Y108        LUT4 (Prop_lut4_I0_O)        0.048    -0.264 r  sound/count[0]_i_50/O
                         net (fo=1, routed)           0.000    -0.264    sound/count[0]_i_50_n_0
    SLICE_X69Y108        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.132 r  sound/count_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000    -0.132    sound/count_reg[0]_i_25_n_0
    SLICE_X69Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.093 r  sound/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    -0.093    sound/count_reg[0]_i_13_n_0
    SLICE_X69Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.054 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.054    sound/count_reg[0]_i_3_n_0
    SLICE_X69Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.015 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.304     0.289    sound/clear
    SLICE_X67Y111        FDRE                                         r  sound/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=414, routed)         0.832    -0.841    sound/clk100
    SLICE_X67Y111        FDRE                                         r  sound/count_reg[23]/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.222    -0.063    
    SLICE_X67Y111        FDRE (Hold_fdre_C_R)         0.011    -0.052    sound/count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.052    
                         arrival time                           0.289    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 memIO/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.438ns (46.723%)  route 0.499ns (53.277%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=1412, routed)        0.561    -0.603    memIO/clk12
    SLICE_X69Y107        FDRE                                         r  memIO/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  memIO/period_reg[0]/Q
                         net (fo=3, routed)           0.150    -0.312    sound/Q[0]
    SLICE_X69Y108        LUT4 (Prop_lut4_I0_O)        0.048    -0.264 r  sound/count[0]_i_50/O
                         net (fo=1, routed)           0.000    -0.264    sound/count[0]_i_50_n_0
    SLICE_X69Y108        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.132 r  sound/count_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000    -0.132    sound/count_reg[0]_i_25_n_0
    SLICE_X69Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.093 r  sound/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    -0.093    sound/count_reg[0]_i_13_n_0
    SLICE_X69Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.054 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.054    sound/count_reg[0]_i_3_n_0
    SLICE_X69Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.015 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.349     0.334    sound/clear
    SLICE_X67Y112        FDRE                                         r  sound/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=414, routed)         0.830    -0.843    sound/clk100
    SLICE_X67Y112        FDRE                                         r  sound/count_reg[24]/C
                         clock pessimism              0.557    -0.287    
                         clock uncertainty            0.222    -0.065    
    SLICE_X67Y112        FDRE (Hold_fdre_C_R)         0.011    -0.054    sound/count_reg[24]
  -------------------------------------------------------------------
                         required time                          0.054    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 memIO/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.438ns (46.723%)  route 0.499ns (53.277%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=1412, routed)        0.561    -0.603    memIO/clk12
    SLICE_X69Y107        FDRE                                         r  memIO/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  memIO/period_reg[0]/Q
                         net (fo=3, routed)           0.150    -0.312    sound/Q[0]
    SLICE_X69Y108        LUT4 (Prop_lut4_I0_O)        0.048    -0.264 r  sound/count[0]_i_50/O
                         net (fo=1, routed)           0.000    -0.264    sound/count[0]_i_50_n_0
    SLICE_X69Y108        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.132 r  sound/count_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000    -0.132    sound/count_reg[0]_i_25_n_0
    SLICE_X69Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.093 r  sound/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    -0.093    sound/count_reg[0]_i_13_n_0
    SLICE_X69Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.054 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.054    sound/count_reg[0]_i_3_n_0
    SLICE_X69Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.015 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.349     0.334    sound/clear
    SLICE_X67Y112        FDRE                                         r  sound/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=414, routed)         0.830    -0.843    sound/clk100
    SLICE_X67Y112        FDRE                                         r  sound/count_reg[25]/C
                         clock pessimism              0.557    -0.287    
                         clock uncertainty            0.222    -0.065    
    SLICE_X67Y112        FDRE (Hold_fdre_C_R)         0.011    -0.054    sound/count_reg[25]
  -------------------------------------------------------------------
                         required time                          0.054    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 memIO/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.438ns (46.723%)  route 0.499ns (53.277%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=1412, routed)        0.561    -0.603    memIO/clk12
    SLICE_X69Y107        FDRE                                         r  memIO/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  memIO/period_reg[0]/Q
                         net (fo=3, routed)           0.150    -0.312    sound/Q[0]
    SLICE_X69Y108        LUT4 (Prop_lut4_I0_O)        0.048    -0.264 r  sound/count[0]_i_50/O
                         net (fo=1, routed)           0.000    -0.264    sound/count[0]_i_50_n_0
    SLICE_X69Y108        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.132 r  sound/count_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000    -0.132    sound/count_reg[0]_i_25_n_0
    SLICE_X69Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.093 r  sound/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    -0.093    sound/count_reg[0]_i_13_n_0
    SLICE_X69Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.054 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.054    sound/count_reg[0]_i_3_n_0
    SLICE_X69Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.015 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.349     0.334    sound/clear
    SLICE_X67Y112        FDRE                                         r  sound/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=414, routed)         0.830    -0.843    sound/clk100
    SLICE_X67Y112        FDRE                                         r  sound/count_reg[26]/C
                         clock pessimism              0.557    -0.287    
                         clock uncertainty            0.222    -0.065    
    SLICE_X67Y112        FDRE (Hold_fdre_C_R)         0.011    -0.054    sound/count_reg[26]
  -------------------------------------------------------------------
                         required time                          0.054    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 memIO/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.438ns (46.723%)  route 0.499ns (53.277%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=1412, routed)        0.561    -0.603    memIO/clk12
    SLICE_X69Y107        FDRE                                         r  memIO/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  memIO/period_reg[0]/Q
                         net (fo=3, routed)           0.150    -0.312    sound/Q[0]
    SLICE_X69Y108        LUT4 (Prop_lut4_I0_O)        0.048    -0.264 r  sound/count[0]_i_50/O
                         net (fo=1, routed)           0.000    -0.264    sound/count[0]_i_50_n_0
    SLICE_X69Y108        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.132 r  sound/count_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000    -0.132    sound/count_reg[0]_i_25_n_0
    SLICE_X69Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.093 r  sound/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    -0.093    sound/count_reg[0]_i_13_n_0
    SLICE_X69Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.054 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.054    sound/count_reg[0]_i_3_n_0
    SLICE_X69Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.015 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.349     0.334    sound/clear
    SLICE_X67Y112        FDRE                                         r  sound/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=414, routed)         0.830    -0.843    sound/clk100
    SLICE_X67Y112        FDRE                                         r  sound/count_reg[27]/C
                         clock pessimism              0.557    -0.287    
                         clock uncertainty            0.222    -0.065    
    SLICE_X67Y112        FDRE (Hold_fdre_C_R)         0.011    -0.054    sound/count_reg[27]
  -------------------------------------------------------------------
                         required time                          0.054    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 memIO/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.438ns (46.515%)  route 0.504ns (53.485%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=1412, routed)        0.561    -0.603    memIO/clk12
    SLICE_X69Y107        FDRE                                         r  memIO/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  memIO/period_reg[0]/Q
                         net (fo=3, routed)           0.150    -0.312    sound/Q[0]
    SLICE_X69Y108        LUT4 (Prop_lut4_I0_O)        0.048    -0.264 r  sound/count[0]_i_50/O
                         net (fo=1, routed)           0.000    -0.264    sound/count[0]_i_50_n_0
    SLICE_X69Y108        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.132 r  sound/count_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000    -0.132    sound/count_reg[0]_i_25_n_0
    SLICE_X69Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.093 r  sound/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    -0.093    sound/count_reg[0]_i_13_n_0
    SLICE_X69Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.054 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.054    sound/count_reg[0]_i_3_n_0
    SLICE_X69Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.015 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.353     0.338    sound/clear
    SLICE_X67Y113        FDRE                                         r  sound/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=414, routed)         0.829    -0.844    sound/clk100
    SLICE_X67Y113        FDRE                                         r  sound/count_reg[28]/C
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.222    -0.066    
    SLICE_X67Y113        FDRE (Hold_fdre_C_R)         0.011    -0.055    sound/count_reg[28]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.338    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 memIO/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.438ns (46.515%)  route 0.504ns (53.485%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=1412, routed)        0.561    -0.603    memIO/clk12
    SLICE_X69Y107        FDRE                                         r  memIO/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  memIO/period_reg[0]/Q
                         net (fo=3, routed)           0.150    -0.312    sound/Q[0]
    SLICE_X69Y108        LUT4 (Prop_lut4_I0_O)        0.048    -0.264 r  sound/count[0]_i_50/O
                         net (fo=1, routed)           0.000    -0.264    sound/count[0]_i_50_n_0
    SLICE_X69Y108        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.132 r  sound/count_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000    -0.132    sound/count_reg[0]_i_25_n_0
    SLICE_X69Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.093 r  sound/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    -0.093    sound/count_reg[0]_i_13_n_0
    SLICE_X69Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.054 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.054    sound/count_reg[0]_i_3_n_0
    SLICE_X69Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.015 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.353     0.338    sound/clear
    SLICE_X67Y113        FDRE                                         r  sound/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=414, routed)         0.829    -0.844    sound/clk100
    SLICE_X67Y113        FDRE                                         r  sound/count_reg[29]/C
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.222    -0.066    
    SLICE_X67Y113        FDRE (Hold_fdre_C_R)         0.011    -0.055    sound/count_reg[29]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.338    
  -------------------------------------------------------------------
                         slack                                  0.393    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack        5.731ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.731ns  (required time - arrival time)
  Source:                 clkdv/start_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdv/buf12/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        1.872ns  (logic 0.743ns (39.681%)  route 1.129ns (60.319%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.112ns = ( 76.888 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 69.070 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    65.645 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    67.364    clkdv/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    67.460 r  clkdv/clkout0_BUFG_inst/O
                         net (fo=3, routed)           1.610    69.070    clkdv/clkout0_BUFG
    SLICE_X52Y100        FDRE                                         r  clkdv/start_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.419    69.489 r  clkdv/start_cnt_reg[2]/Q
                         net (fo=4, routed)           0.697    70.186    clkdv/p_0_in
    SLICE_X52Y100        LUT2 (Prop_lut2_I1_O)        0.324    70.510 f  clkdv/I1_i_1/O
                         net (fo=4, routed)           0.433    70.942    clkdv/not_clock_enable
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  clkdv/buf12/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  clkdv/buf12/I0
                         clock pessimism              0.395    77.284    
                         clock uncertainty           -0.222    77.062    
    BUFGCTRL_X0Y16       BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.388    76.674    clkdv/buf12
  -------------------------------------------------------------------
                         required time                         76.674    
                         arrival time                         -70.942    
  -------------------------------------------------------------------
                         slack                                  5.731    

Slack (MET) :             5.838ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        3.501ns  (logic 0.766ns (21.881%)  route 2.735ns (78.119%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 78.578 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.816ns = ( 69.184 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    65.645 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    67.364    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clkdv/buf100/O
                         net (fo=414, routed)         1.724    69.184    keyb/clk100
    SLICE_X80Y94         FDRE                                         r  keyb/keyb_char_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y94         FDRE (Prop_fdre_C_Q)         0.518    69.702 r  keyb/keyb_char_reg[15]/Q
                         net (fo=6, routed)           1.262    70.964    mips/dp/rf/keyb_char[9]
    SLICE_X71Y102        LUT6 (Prop_lut6_I5_O)        0.124    71.088 r  mips/dp/rf/rf_reg_r1_0_31_12_17_i_12/O
                         net (fo=1, routed)           0.673    71.761    mips/dp/rf/mem_readdata[15]
    SLICE_X75Y100        LUT6 (Prop_lut6_I3_O)        0.124    71.885 r  mips/dp/rf/rf_reg_r1_0_31_12_17_i_3/O
                         net (fo=2, routed)           0.800    72.685    mips/dp/rf/rf_reg_r2_0_31_12_17/DIB1
    SLICE_X74Y98         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=1412, routed)        1.598    78.578    mips/dp/rf/rf_reg_r2_0_31_12_17/WCLK
    SLICE_X74Y98         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_12_17/RAMB_D1/CLK
                         clock pessimism              0.395    78.973    
                         clock uncertainty           -0.222    78.751    
    SLICE_X74Y98         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    78.523    mips/dp/rf/rf_reg_r2_0_31_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         78.523    
                         arrival time                         -72.685    
  -------------------------------------------------------------------
                         slack                                  5.838    

Slack (MET) :             5.861ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        3.520ns  (logic 1.031ns (29.287%)  route 2.489ns (70.713%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 78.567 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.816ns = ( 69.184 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    65.645 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    67.364    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clkdv/buf100/O
                         net (fo=414, routed)         1.724    69.184    keyb/clk100
    SLICE_X81Y93         FDRE                                         r  keyb/keyb_char_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y93         FDRE (Prop_fdre_C_Q)         0.456    69.640 r  keyb/keyb_char_reg[23]/Q
                         net (fo=4, routed)           0.866    70.506    mips/dp/rf/keyb_char[11]
    SLICE_X83Y101        LUT3 (Prop_lut3_I2_O)        0.119    70.625 r  mips/dp/rf/rf_reg_r1_0_31_18_23_i_29/O
                         net (fo=3, routed)           0.473    71.098    mips/dp/rf/rf_reg_r1_0_31_18_23_i_29_n_0
    SLICE_X82Y104        LUT6 (Prop_lut6_I2_O)        0.332    71.430 r  mips/dp/rf/rf_reg_r1_0_31_18_23_i_18/O
                         net (fo=1, routed)           0.557    71.987    mips/dp/rf/mem_readdata[22]
    SLICE_X82Y101        LUT6 (Prop_lut6_I3_O)        0.124    72.111 r  mips/dp/rf/rf_reg_r1_0_31_18_23_i_6/O
                         net (fo=2, routed)           0.594    72.705    mips/dp/rf/rf_reg_r1_0_31_18_23/DIC0
    SLICE_X80Y101        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=1412, routed)        1.588    78.567    mips/dp/rf/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X80Y101        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_18_23/RAMC/CLK
                         clock pessimism              0.395    78.962    
                         clock uncertainty           -0.222    78.740    
    SLICE_X80Y101        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    78.565    mips/dp/rf/rf_reg_r1_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         78.565    
                         arrival time                         -72.705    
  -------------------------------------------------------------------
                         slack                                  5.861    

Slack (MET) :             5.866ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        3.511ns  (logic 1.031ns (29.361%)  route 2.480ns (70.639%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 78.564 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.816ns = ( 69.184 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    65.645 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    67.364    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clkdv/buf100/O
                         net (fo=414, routed)         1.724    69.184    keyb/clk100
    SLICE_X81Y93         FDRE                                         r  keyb/keyb_char_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y93         FDRE (Prop_fdre_C_Q)         0.456    69.640 r  keyb/keyb_char_reg[23]/Q
                         net (fo=4, routed)           0.866    70.506    mips/dp/rf/keyb_char[11]
    SLICE_X83Y101        LUT3 (Prop_lut3_I2_O)        0.119    70.625 r  mips/dp/rf/rf_reg_r1_0_31_18_23_i_29/O
                         net (fo=3, routed)           0.473    71.098    mips/dp/rf/rf_reg_r1_0_31_18_23_i_29_n_0
    SLICE_X82Y104        LUT6 (Prop_lut6_I2_O)        0.332    71.430 r  mips/dp/rf/rf_reg_r1_0_31_18_23_i_18/O
                         net (fo=1, routed)           0.557    71.987    mips/dp/rf/mem_readdata[22]
    SLICE_X82Y101        LUT6 (Prop_lut6_I3_O)        0.124    72.111 r  mips/dp/rf/rf_reg_r1_0_31_18_23_i_6/O
                         net (fo=2, routed)           0.585    72.696    mips/dp/rf/rf_reg_r2_0_31_18_23/DIC0
    SLICE_X78Y101        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=1412, routed)        1.585    78.564    mips/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X78Y101        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK
                         clock pessimism              0.395    78.959    
                         clock uncertainty           -0.222    78.737    
    SLICE_X78Y101        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    78.562    mips/dp/rf/rf_reg_r2_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         78.562    
                         arrival time                         -72.696    
  -------------------------------------------------------------------
                         slack                                  5.866    

Slack (MET) :             5.891ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        3.418ns  (logic 0.766ns (22.412%)  route 2.652ns (77.588%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 78.578 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.816ns = ( 69.184 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    65.645 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    67.364    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clkdv/buf100/O
                         net (fo=414, routed)         1.724    69.184    keyb/clk100
    SLICE_X80Y94         FDRE                                         r  keyb/keyb_char_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y94         FDRE (Prop_fdre_C_Q)         0.518    69.702 r  keyb/keyb_char_reg[15]/Q
                         net (fo=6, routed)           1.495    71.197    mips/dp/rf/keyb_char[9]
    SLICE_X71Y102        LUT6 (Prop_lut6_I5_O)        0.124    71.321 r  mips/dp/rf/rf_reg_r1_0_31_12_17_i_8/O
                         net (fo=1, routed)           0.517    71.838    mips/dp/rf/mem_readdata[13]
    SLICE_X73Y100        LUT6 (Prop_lut6_I3_O)        0.124    71.962 r  mips/dp/rf/rf_reg_r1_0_31_12_17_i_1/O
                         net (fo=2, routed)           0.640    72.602    mips/dp/rf/rf_reg_r1_0_31_12_17/DIA1
    SLICE_X76Y98         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=1412, routed)        1.598    78.578    mips/dp/rf/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X76Y98         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_12_17/RAMA_D1/CLK
                         clock pessimism              0.395    78.973    
                         clock uncertainty           -0.222    78.751    
    SLICE_X76Y98         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    78.493    mips/dp/rf/rf_reg_r1_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         78.493    
                         arrival time                         -72.602    
  -------------------------------------------------------------------
                         slack                                  5.891    

Slack (MET) :             5.922ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        3.403ns  (logic 1.031ns (30.295%)  route 2.372ns (69.705%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 78.564 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.816ns = ( 69.184 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    65.645 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    67.364    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clkdv/buf100/O
                         net (fo=414, routed)         1.724    69.184    keyb/clk100
    SLICE_X81Y93         FDRE                                         r  keyb/keyb_char_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y93         FDRE (Prop_fdre_C_Q)         0.456    69.640 r  keyb/keyb_char_reg[23]/Q
                         net (fo=4, routed)           0.866    70.506    mips/dp/rf/keyb_char[11]
    SLICE_X83Y101        LUT3 (Prop_lut3_I2_O)        0.119    70.625 r  mips/dp/rf/rf_reg_r1_0_31_18_23_i_29/O
                         net (fo=3, routed)           0.470    71.095    mips/dp/rf/rf_reg_r1_0_31_18_23_i_29_n_0
    SLICE_X82Y104        LUT6 (Prop_lut6_I2_O)        0.332    71.427 r  mips/dp/rf/rf_reg_r1_0_31_18_23_i_12/O
                         net (fo=1, routed)           0.441    71.867    mips/dp/rf/mem_readdata[21]
    SLICE_X82Y102        LUT6 (Prop_lut6_I3_O)        0.124    71.991 r  mips/dp/rf/rf_reg_r1_0_31_18_23_i_3/O
                         net (fo=2, routed)           0.596    72.588    mips/dp/rf/rf_reg_r2_0_31_18_23/DIB1
    SLICE_X78Y101        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=1412, routed)        1.585    78.564    mips/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X78Y101        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMB_D1/CLK
                         clock pessimism              0.395    78.959    
                         clock uncertainty           -0.222    78.737    
    SLICE_X78Y101        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    78.509    mips/dp/rf/rf_reg_r2_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         78.509    
                         arrival time                         -72.588    
  -------------------------------------------------------------------
                         slack                                  5.922    

Slack (MET) :             5.946ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        3.382ns  (logic 1.031ns (30.483%)  route 2.351ns (69.517%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 78.567 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.816ns = ( 69.184 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    65.645 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    67.364    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clkdv/buf100/O
                         net (fo=414, routed)         1.724    69.184    keyb/clk100
    SLICE_X81Y93         FDRE                                         r  keyb/keyb_char_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y93         FDRE (Prop_fdre_C_Q)         0.456    69.640 r  keyb/keyb_char_reg[23]/Q
                         net (fo=4, routed)           0.866    70.506    mips/dp/rf/keyb_char[11]
    SLICE_X83Y101        LUT3 (Prop_lut3_I2_O)        0.119    70.625 r  mips/dp/rf/rf_reg_r1_0_31_18_23_i_29/O
                         net (fo=3, routed)           0.470    71.095    mips/dp/rf/rf_reg_r1_0_31_18_23_i_29_n_0
    SLICE_X82Y104        LUT6 (Prop_lut6_I2_O)        0.332    71.427 r  mips/dp/rf/rf_reg_r1_0_31_18_23_i_12/O
                         net (fo=1, routed)           0.441    71.867    mips/dp/rf/mem_readdata[21]
    SLICE_X82Y102        LUT6 (Prop_lut6_I3_O)        0.124    71.991 r  mips/dp/rf/rf_reg_r1_0_31_18_23_i_3/O
                         net (fo=2, routed)           0.575    72.566    mips/dp/rf/rf_reg_r1_0_31_18_23/DIB1
    SLICE_X80Y101        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=1412, routed)        1.588    78.567    mips/dp/rf/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X80Y101        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_18_23/RAMB_D1/CLK
                         clock pessimism              0.395    78.962    
                         clock uncertainty           -0.222    78.740    
    SLICE_X80Y101        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    78.512    mips/dp/rf/rf_reg_r1_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         78.512    
                         arrival time                         -72.566    
  -------------------------------------------------------------------
                         slack                                  5.946    

Slack (MET) :             5.984ns  (required time - arrival time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        3.390ns  (logic 0.704ns (20.770%)  route 2.686ns (79.230%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 78.578 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.808ns = ( 69.192 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    65.645 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    67.364    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clkdv/buf100/O
                         net (fo=414, routed)         1.732    69.192    accel/accel/Accel_Calculation/clk100
    SLICE_X89Y94         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y94         FDRE (Prop_fdre_C_Q)         0.456    69.648 r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[8]/Q
                         net (fo=17, routed)          1.625    71.273    accel/accel/Accel_Calculation/accelY[8]
    SLICE_X76Y101        LUT5 (Prop_lut5_I0_O)        0.124    71.397 r  accel/accel/Accel_Calculation/rf_reg_r1_0_31_6_11_i_11/O
                         net (fo=1, routed)           0.436    71.833    mips/dp/rf/rf_reg_r2_0_31_30_31_0[0]
    SLICE_X76Y100        LUT6 (Prop_lut6_I3_O)        0.124    71.957 r  mips/dp/rf/rf_reg_r1_0_31_6_11_i_4/O
                         net (fo=2, routed)           0.624    72.582    mips/dp/rf/rf_reg_r1_0_31_6_11/DIB0
    SLICE_X76Y99         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=1412, routed)        1.598    78.578    mips/dp/rf/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X76Y99         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_6_11/RAMB/CLK
                         clock pessimism              0.395    78.973    
                         clock uncertainty           -0.222    78.751    
    SLICE_X76Y99         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    78.566    mips/dp/rf/rf_reg_r1_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         78.566    
                         arrival time                         -72.582    
  -------------------------------------------------------------------
                         slack                                  5.984    

Slack (MET) :             6.019ns  (required time - arrival time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        3.293ns  (logic 0.704ns (21.382%)  route 2.589ns (78.618%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 78.580 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.808ns = ( 69.192 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    65.645 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    67.364    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clkdv/buf100/O
                         net (fo=414, routed)         1.732    69.192    accel/accel/Accel_Calculation/clk100
    SLICE_X89Y94         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y94         FDRE (Prop_fdre_C_Q)         0.456    69.648 r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[5]/Q
                         net (fo=17, routed)          1.104    70.752    mips/dp/rf/Q[5]
    SLICE_X81Y95         LUT6 (Prop_lut6_I2_O)        0.124    70.876 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_30/O
                         net (fo=1, routed)           0.713    71.589    mips/dp/rf/mem_readdata[5]
    SLICE_X80Y95         LUT6 (Prop_lut6_I3_O)        0.124    71.713 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.772    72.485    mips/dp/rf/rf_reg_r1_0_31_0_5/DIC1
    SLICE_X78Y96         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=1412, routed)        1.600    78.580    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X78Y96         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.395    78.975    
                         clock uncertainty           -0.222    78.753    
    SLICE_X78Y96         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    78.504    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         78.504    
                         arrival time                         -72.485    
  -------------------------------------------------------------------
                         slack                                  6.019    

Slack (MET) :             6.036ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        3.273ns  (logic 0.766ns (23.405%)  route 2.507ns (76.595%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 78.578 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.816ns = ( 69.184 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    65.645 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    67.364    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clkdv/buf100/O
                         net (fo=414, routed)         1.724    69.184    keyb/clk100
    SLICE_X80Y94         FDRE                                         r  keyb/keyb_char_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y94         FDRE (Prop_fdre_C_Q)         0.518    69.702 r  keyb/keyb_char_reg[15]/Q
                         net (fo=6, routed)           1.495    71.197    mips/dp/rf/keyb_char[9]
    SLICE_X71Y102        LUT6 (Prop_lut6_I5_O)        0.124    71.321 r  mips/dp/rf/rf_reg_r1_0_31_12_17_i_8/O
                         net (fo=1, routed)           0.517    71.838    mips/dp/rf/mem_readdata[13]
    SLICE_X73Y100        LUT6 (Prop_lut6_I3_O)        0.124    71.962 r  mips/dp/rf/rf_reg_r1_0_31_12_17_i_1/O
                         net (fo=2, routed)           0.495    72.457    mips/dp/rf/rf_reg_r2_0_31_12_17/DIA1
    SLICE_X74Y98         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=1412, routed)        1.598    78.578    mips/dp/rf/rf_reg_r2_0_31_12_17/WCLK
    SLICE_X74Y98         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_12_17/RAMA_D1/CLK
                         clock pessimism              0.395    78.973    
                         clock uncertainty           -0.222    78.751    
    SLICE_X74Y98         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    78.493    mips/dp/rf/rf_reg_r2_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         78.493    
                         arrival time                         -72.457    
  -------------------------------------------------------------------
                         slack                                  6.036    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 keyb/keyb_char_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.254ns (34.934%)  route 0.473ns (65.066%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=414, routed)         0.602    -0.562    keyb/clk100
    SLICE_X80Y94         FDRE                                         r  keyb/keyb_char_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  keyb/keyb_char_reg[6]/Q
                         net (fo=2, routed)           0.147    -0.251    mips/dp/rf/keyb_char[6]
    SLICE_X81Y94         LUT6 (Prop_lut6_I4_O)        0.045    -0.206 r  mips/dp/rf/rf_reg_r1_0_31_6_11_i_8/O
                         net (fo=1, routed)           0.110    -0.096    mips/dp/rf/mem_readdata[6]
    SLICE_X80Y95         LUT6 (Prop_lut6_I3_O)        0.045    -0.051 r  mips/dp/rf/rf_reg_r1_0_31_6_11_i_2/O
                         net (fo=2, routed)           0.215     0.165    mips/dp/rf/rf_reg_r1_0_31_6_11/DIA0
    SLICE_X76Y99         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=1412, routed)        0.871    -0.802    mips/dp/rf/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X76Y99         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_6_11/RAMA/CLK
                         clock pessimism              0.557    -0.246    
                         clock uncertainty            0.222    -0.023    
    SLICE_X76Y99         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.124    mips/dp/rf/rf_reg_r1_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           0.165    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 keyb/keyb_char_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.254ns (30.634%)  route 0.575ns (69.366%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=414, routed)         0.602    -0.562    keyb/clk100
    SLICE_X80Y94         FDRE                                         r  keyb/keyb_char_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  keyb/keyb_char_reg[6]/Q
                         net (fo=2, routed)           0.147    -0.251    mips/dp/rf/keyb_char[6]
    SLICE_X81Y94         LUT6 (Prop_lut6_I4_O)        0.045    -0.206 r  mips/dp/rf/rf_reg_r1_0_31_6_11_i_8/O
                         net (fo=1, routed)           0.110    -0.096    mips/dp/rf/mem_readdata[6]
    SLICE_X80Y95         LUT6 (Prop_lut6_I3_O)        0.045    -0.051 r  mips/dp/rf/rf_reg_r1_0_31_6_11_i_2/O
                         net (fo=2, routed)           0.318     0.267    mips/dp/rf/rf_reg_r2_0_31_6_11/DIA0
    SLICE_X74Y99         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=1412, routed)        0.871    -0.802    mips/dp/rf/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X74Y99         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA/CLK
                         clock pessimism              0.557    -0.246    
                         clock uncertainty            0.222    -0.023    
    SLICE_X74Y99         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.124    mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 keyb/keyb_char_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.254ns (31.262%)  route 0.558ns (68.738%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=414, routed)         0.602    -0.562    keyb/clk100
    SLICE_X80Y94         FDRE                                         r  keyb/keyb_char_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  keyb/keyb_char_reg[1]/Q
                         net (fo=2, routed)           0.207    -0.191    mips/dp/rf/keyb_char[1]
    SLICE_X79Y94         LUT6 (Prop_lut6_I4_O)        0.045    -0.146 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_25/O
                         net (fo=1, routed)           0.158     0.012    mips/dp/rf/mem_readdata[1]
    SLICE_X79Y95         LUT6 (Prop_lut6_I3_O)        0.045     0.057 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.193     0.250    mips/dp/rf/rf_reg_r1_0_31_0_5/DIA1
    SLICE_X78Y96         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=1412, routed)        0.872    -0.801    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X78Y96         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.557    -0.245    
                         clock uncertainty            0.222    -0.022    
    SLICE_X78Y96         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     0.098    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 keyb/keyb_char_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.254ns (30.225%)  route 0.586ns (69.775%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=414, routed)         0.602    -0.562    keyb/clk100
    SLICE_X80Y95         FDRE                                         r  keyb/keyb_char_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  keyb/keyb_char_reg[7]/Q
                         net (fo=2, routed)           0.232    -0.166    mips/dp/rf/keyb_char[7]
    SLICE_X80Y95         LUT6 (Prop_lut6_I4_O)        0.045    -0.121 r  mips/dp/rf/rf_reg_r1_0_31_6_11_i_7/O
                         net (fo=1, routed)           0.175     0.054    mips/dp/rf/mem_readdata[7]
    SLICE_X78Y98         LUT6 (Prop_lut6_I3_O)        0.045     0.099 r  mips/dp/rf/rf_reg_r1_0_31_6_11_i_1/O
                         net (fo=2, routed)           0.179     0.278    mips/dp/rf/rf_reg_r1_0_31_6_11/DIA1
    SLICE_X76Y99         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=1412, routed)        0.871    -0.802    mips/dp/rf/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X76Y99         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_6_11/RAMA_D1/CLK
                         clock pessimism              0.557    -0.246    
                         clock uncertainty            0.222    -0.023    
    SLICE_X76Y99         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     0.097    mips/dp/rf/rf_reg_r1_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.278    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 keyb/keyb_char_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.254ns (29.868%)  route 0.596ns (70.132%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=414, routed)         0.602    -0.562    keyb/clk100
    SLICE_X80Y95         FDRE                                         r  keyb/keyb_char_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  keyb/keyb_char_reg[7]/Q
                         net (fo=2, routed)           0.232    -0.166    mips/dp/rf/keyb_char[7]
    SLICE_X80Y95         LUT6 (Prop_lut6_I4_O)        0.045    -0.121 r  mips/dp/rf/rf_reg_r1_0_31_6_11_i_7/O
                         net (fo=1, routed)           0.175     0.054    mips/dp/rf/mem_readdata[7]
    SLICE_X78Y98         LUT6 (Prop_lut6_I3_O)        0.045     0.099 r  mips/dp/rf/rf_reg_r1_0_31_6_11_i_1/O
                         net (fo=2, routed)           0.189     0.288    mips/dp/rf/rf_reg_r2_0_31_6_11/DIA1
    SLICE_X74Y99         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=1412, routed)        0.871    -0.802    mips/dp/rf/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X74Y99         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA_D1/CLK
                         clock pessimism              0.557    -0.246    
                         clock uncertainty            0.222    -0.023    
    SLICE_X74Y99         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     0.097    mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.288    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.231ns (25.532%)  route 0.674ns (74.468%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=414, routed)         0.606    -0.558    accel/accel/Accel_Calculation/clk100
    SLICE_X82Y96         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[4]/Q
                         net (fo=1, routed)           0.284    -0.133    mips/dp/rf/rf_reg_r1_0_31_24_29_i_2_0[4]
    SLICE_X81Y96         LUT6 (Prop_lut6_I2_O)        0.045    -0.088 r  mips/dp/rf/rf_reg_r1_0_31_18_23_i_14/O
                         net (fo=1, routed)           0.207     0.119    mips/dp/rf/mem_readdata[20]
    SLICE_X76Y101        LUT6 (Prop_lut6_I3_O)        0.045     0.164 r  mips/dp/rf/rf_reg_r1_0_31_18_23_i_4/O
                         net (fo=2, routed)           0.183     0.346    mips/dp/rf/rf_reg_r2_0_31_18_23/DIB0
    SLICE_X78Y101        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=1412, routed)        0.867    -0.806    mips/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X78Y101        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMB/CLK
                         clock pessimism              0.557    -0.250    
                         clock uncertainty            0.222    -0.028    
    SLICE_X78Y101        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     0.118    mips/dp/rf/rf_reg_r2_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.346    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.231ns (25.063%)  route 0.691ns (74.937%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=414, routed)         0.606    -0.558    accel/accel/Accel_Calculation/clk100
    SLICE_X82Y96         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[4]/Q
                         net (fo=1, routed)           0.284    -0.133    mips/dp/rf/rf_reg_r1_0_31_24_29_i_2_0[4]
    SLICE_X81Y96         LUT6 (Prop_lut6_I2_O)        0.045    -0.088 r  mips/dp/rf/rf_reg_r1_0_31_18_23_i_14/O
                         net (fo=1, routed)           0.207     0.119    mips/dp/rf/mem_readdata[20]
    SLICE_X76Y101        LUT6 (Prop_lut6_I3_O)        0.045     0.164 r  mips/dp/rf/rf_reg_r1_0_31_18_23_i_4/O
                         net (fo=2, routed)           0.200     0.363    mips/dp/rf/rf_reg_r1_0_31_18_23/DIB0
    SLICE_X80Y101        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=1412, routed)        0.868    -0.804    mips/dp/rf/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X80Y101        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_18_23/RAMB/CLK
                         clock pessimism              0.557    -0.248    
                         clock uncertainty            0.222    -0.026    
    SLICE_X80Y101        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     0.120    mips/dp/rf/rf_reg_r1_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 keyb/keyb_char_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.938ns  (logic 0.231ns (24.634%)  route 0.707ns (75.366%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=414, routed)         0.600    -0.564    keyb/clk100
    SLICE_X79Y94         FDRE                                         r  keyb/keyb_char_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  keyb/keyb_char_reg[4]/Q
                         net (fo=2, routed)           0.316    -0.107    mips/dp/rf/keyb_char[4]
    SLICE_X78Y94         LUT6 (Prop_lut6_I4_O)        0.045    -0.062 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_31/O
                         net (fo=1, routed)           0.182     0.120    mips/dp/rf/mem_readdata[4]
    SLICE_X78Y95         LUT6 (Prop_lut6_I3_O)        0.045     0.165 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_7/O
                         net (fo=2, routed)           0.209     0.373    mips/dp/rf/rf_reg_r1_0_31_0_5/DIC0
    SLICE_X78Y96         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=1412, routed)        0.872    -0.801    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X78Y96         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/CLK
                         clock pessimism              0.557    -0.245    
                         clock uncertainty            0.222    -0.022    
    SLICE_X78Y96         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     0.122    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.122    
                         arrival time                           0.373    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 keyb/keyb_char_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.231ns (24.534%)  route 0.711ns (75.466%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=414, routed)         0.600    -0.564    keyb/clk100
    SLICE_X79Y94         FDRE                                         r  keyb/keyb_char_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  keyb/keyb_char_reg[4]/Q
                         net (fo=2, routed)           0.316    -0.107    mips/dp/rf/keyb_char[4]
    SLICE_X78Y94         LUT6 (Prop_lut6_I4_O)        0.045    -0.062 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_31/O
                         net (fo=1, routed)           0.182     0.120    mips/dp/rf/mem_readdata[4]
    SLICE_X78Y95         LUT6 (Prop_lut6_I3_O)        0.045     0.165 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_7/O
                         net (fo=2, routed)           0.213     0.377    mips/dp/rf/rf_reg_r2_0_31_0_5/DIC0
    SLICE_X80Y96         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=1412, routed)        0.874    -0.799    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X80Y96         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC/CLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.222    -0.020    
    SLICE_X80Y96         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     0.124    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           0.377    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 keyb/keyb_char_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.254ns (27.699%)  route 0.663ns (72.301%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=414, routed)         0.602    -0.562    keyb/clk100
    SLICE_X80Y94         FDRE                                         r  keyb/keyb_char_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  keyb/keyb_char_reg[1]/Q
                         net (fo=2, routed)           0.207    -0.191    mips/dp/rf/keyb_char[1]
    SLICE_X79Y94         LUT6 (Prop_lut6_I4_O)        0.045    -0.146 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_25/O
                         net (fo=1, routed)           0.158     0.012    mips/dp/rf/mem_readdata[1]
    SLICE_X79Y95         LUT6 (Prop_lut6_I3_O)        0.045     0.057 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.298     0.355    mips/dp/rf/rf_reg_r2_0_31_0_5/DIA1
    SLICE_X80Y96         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=1412, routed)        0.874    -0.799    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X80Y96         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.222    -0.020    
    SLICE_X80Y96         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     0.100    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.355    
  -------------------------------------------------------------------
                         slack                                  0.255    





