INFO: [EDA] eda: version 0.3.10
INFO: [EDA] main: eda sim --no-color --tool verilator --seed=1 --verilate-args=-Wno-fatal --waves tb_gemm_traffic; (run from /app/eda.work/cab67778-3124-4234-b8b2-767347635512.edacmd)
INFO: [EDA] eda_config: --config-yml=eda_config_defaults.yml observed
INFO: [EDA] eda_config: using config: /app/venv/lib/python3.12/site-packages/opencos/eda_config_defaults.yml
INFO: [EDA] *** OpenCOS EDA ***
INFO: [EDA] Detected verilator (/usr/local/bin/verilator)
INFO: [EDA] sim: top-most target name: tb_gemm_traffic
INFO: [EDA] exec: /usr/local/bin/verilator --binary -Wno-CASEINCOMPLETE -Wno-REALCVT -Wno-SELRANGE -Wno-TIMESCALEMOD -Wno-UNSIGNED -Wno-WIDTH -Wno-fatal --timing --assert --autoflush -sv -CFLAGS -O1 -j 7 --trace-structs --trace-params --trace-fst -top tb_gemm_traffic -o sim.exe +define+SIMULATION /app/eda.work/cab67778-3124-4234-b8b2-767347635512.edacmd/lm_memory_controller_Cognichip/rtl/config_regs.sv /app/eda.work/cab67778-3124-4234-b8b2-767347635512.edacmd/lm_memory_controller_Cognichip/rtl/tile_scheduler.sv /app/eda.work/cab67778-3124-4234-b8b2-767347635512.edacmd/lm_memory_controller_Cognichip/rtl/dram_prefetch_engine.sv /app/eda.work/cab67778-3124-4234-b8b2-767347635512.edacmd/lm_memory_controller_Cognichip/rtl/sram_bank_arbiter.sv /app/eda.work/cab67778-3124-4234-b8b2-767347635512.edacmd/lm_memory_controller_Cognichip/rtl/llm_memory_controller.sv /app/eda.work/cab67778-3124-4234-b8b2-767347635512.edacmd/lm_memory_controller_Cognichip/tb/tb_gemm_traffic.sv (in eda.work/tb_gemm_traffic.sim, tee_fpath='compile.log')
INFO: [EDA] PID 4689 for /usr/local/bin/verilator
make: Entering directory '/app/eda.work/cab67778-3124-4234-b8b2-767347635512.edacmd/eda.work/tb_gemm_traffic.sim/obj_dir'
ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_fst_c.o /usr/local/share/verilator/include/verilated_fst_c.cpp
ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp
ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
python3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vtb_gemm_traffic.cpp Vtb_gemm_traffic___024root__DepSet_h882396ed__0.cpp Vtb_gemm_traffic___024root__DepSet_h000858f0__0.cpp Vtb_gemm_traffic__main.cpp Vtb_gemm_traffic__Trace__0.cpp Vtb_gemm_traffic__ConstPool_0.cpp Vtb_gemm_traffic___024root__Slow.cpp Vtb_gemm_traffic___024root__DepSet_h882396ed__0__Slow.cpp Vtb_gemm_traffic___024root__DepSet_h000858f0__0__Slow.cpp Vtb_gemm_traffic__Syms.cpp Vtb_gemm_traffic__Trace__0__Slow.cpp Vtb_gemm_traffic__TraceDecls__0__Slow.cpp > Vtb_gemm_traffic__ALL.cpp
echo "" > Vtb_gemm_traffic__ALL.verilator_deplist.tmp
ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o Vtb_gemm_traffic__ALL.o Vtb_gemm_traffic__ALL.cpp
g++    verilated.o verilated_fst_c.o verilated_timing.o verilated_threads.o Vtb_gemm_traffic__ALL.a   -lz  -pthread -lpthread -latomic   -o sim.exe
rm Vtb_gemm_traffic__ALL.verilator_deplist.tmp
make: Leaving directory '/app/eda.work/cab67778-3124-4234-b8b2-767347635512.edacmd/eda.work/tb_gemm_traffic.sim/obj_dir'
- V e r i l a t i o n   R e p o r t: Verilator 5.038 2025-07-08 rev v5.038
- Verilator: Built from 0.402 MB sources in 7 modules, into 0.741 MB in 12 C++ files needing 0.001 MB
- Verilator: Walltime 2.732 s (elab=0.007, cvt=0.057, bld=2.650); cpu 0.096 s on 7 threads; alloced 60.016 MB
INFO: [EDA] subprocess_run_background: wrote: /app/eda.work/cab67778-3124-4234-b8b2-767347635512.edacmd/eda.work/tb_gemm_traffic.sim/compile.log
INFO: [EDA] Tool - verilator, total counts: 0 tool warnings, 0 tool errors
INFO: [EDA] exec: ./obj_dir/sim.exe +trace +verilator+seed+1 (in eda.work/tb_gemm_traffic.sim, tee_fpath='sim.log')
INFO: [EDA] PID 4726 for ./obj_dir/sim.exe
TEST START: tb_gemm_traffic
PERF: gemm=attn_q_proj_sim cycles=21616 dram_reads=4224 dram_writes=32 tiles=16
PERF: gemm=attn_q_proj cycles=21616 dram_reads=4224 dram_writes=32 tiles=16
TEST PASSED
- /app/eda.work/cab67778-3124-4234-b8b2-767347635512.edacmd/lm_memory_controller_Cognichip/tb/tb_gemm_traffic.sv:515: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.038 2025-07-08
- Verilator: $finish at 217us; walltime 0.045 s; speed 4.830 ms/s
- Verilator: cpu 0.045 s on 1 threads; alloced 203 MB
INFO: [EDA] subprocess_run_background: wrote: /app/eda.work/cab67778-3124-4234-b8b2-767347635512.edacmd/eda.work/tb_gemm_traffic.sim/sim.log
INFO: [EDA] Tool - verilator, total counts: 0 tool warnings, 0 tool errors
INFO: [EDA] sim - verilator - tb_gemm_traffic: No errors observed.
INFO: [EDA] Closing logfile: eda.work/eda.log
INFO: [EDA] Wrote artifacts JSON: eda.work/tb_gemm_traffic.sim/artifacts.json
INFO: [EDA] Exiting with 0 warnings, 0 errors
