// Copyright (C) 2016  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition"

// DATE "01/01/2019 23:04:50"

// 
// Device: Altera EPM1270T144C3 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module metro (
	clk,
	sw,
	rst,
	btn,
	ds,
	seg,
	row,
	rcol,
	gcol);
input 	clk;
input 	sw;
input 	rst;
input 	[7:0] btn;
output 	[7:0] ds;
output 	[7:0] seg;
output 	[7:0] row;
output 	[7:0] rcol;
output 	[7:0] gcol;

// Design Ports Information


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \LessThan13~5 ;
wire \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~5 ;
wire \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~5 ;
wire \Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~15 ;
wire \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~15 ;
wire \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 ;
wire \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~15 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 ;
wire \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~15 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~20 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 ;
wire \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~20 ;
wire \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 ;
wire \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~20 ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 ;
wire \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~20 ;
wire \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 ;
wire \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 ;
wire \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 ;
wire \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 ;
wire \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 ;
wire \LessThan13~10 ;
wire \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~10 ;
wire \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~10 ;
wire \Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 ;
wire \LessThan13~15 ;
wire \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~15 ;
wire \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~15 ;
wire \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 ;
wire \Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~15 ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~15 ;
wire \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 ;
wire \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 ;
wire \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 ;
wire \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 ;
wire \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 ;
wire \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 ;
wire \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 ;
wire \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 ;
wire \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 ;
wire \LessThan13~20 ;
wire \Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~5 ;
wire \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~20 ;
wire \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~20 ;
wire \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 ;
wire \Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~20 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~20 ;
wire \LessThan13~25 ;
wire \Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~10 ;
wire \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~10 ;
wire \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~10 ;
wire \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~5 ;
wire \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~25 ;
wire \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~25 ;
wire \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~25 ;
wire \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~25 ;
wire \LessThan13~30 ;
wire \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~15 ;
wire \Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~15 ;
wire \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~5 ;
wire \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~5 ;
wire \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~5 ;
wire \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~5 ;
wire \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~30 ;
wire \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~30 ;
wire \LessThan13~35 ;
wire \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~20 ;
wire \Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~20 ;
wire \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~20 ;
wire \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~20 ;
wire \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~20 ;
wire \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~20 ;
wire \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~15 ;
wire \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~20 ;
wire \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~10 ;
wire \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~20 ;
wire \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~5 ;
wire \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~15 ;
wire \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~15 ;
wire \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~20 ;
wire \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~10 ;
wire \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~20 ;
wire \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~5 ;
wire \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~15 ;
wire \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~15 ;
wire \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~20 ;
wire \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~10 ;
wire \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~20 ;
wire \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~5 ;
wire \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~15 ;
wire \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~15 ;
wire \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~20 ;
wire \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~10 ;
wire \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~20 ;
wire \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~5 ;
wire \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~15 ;
wire \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~15 ;
wire \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~20 ;
wire \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~10 ;
wire \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~20 ;
wire \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~5 ;
wire \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~15 ;
wire \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~15 ;
wire \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~20 ;
wire \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 ;
wire \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~20 ;
wire \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 ;
wire \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~15 ;
wire \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 ;
wire \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 ;
wire \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 ;
wire \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 ;
wire \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 ;
wire \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 ;
wire \clk~combout ;
wire \cntp[1]~1 ;
wire \cntp[1]~1COUT1_20 ;
wire \cntp[2]~3 ;
wire \cntp[2]~3COUT1_21 ;
wire \cntp[3]~17 ;
wire \cntp[3]~17COUT1_22 ;
wire \cntp[4]~15 ;
wire \cntp[4]~15COUT1_23 ;
wire \cntp[5]~13 ;
wire \cntp[6]~11 ;
wire \cntp[6]~11COUT1_24 ;
wire \cntp[7]~9 ;
wire \cntp[7]~9COUT1_25 ;
wire \cntp[8]~7 ;
wire \cntp[8]~7COUT1_26 ;
wire \sw~combout ;
wire \LessThan14~0_combout ;
wire \u8|key_edge[0]~0 ;
wire \u8|key_sec[0]~0_combout ;
wire \u3|key_edge[0]~0 ;
wire \u3|key_sec[0]~0_combout ;
wire \u4|key_edge[0]~0 ;
wire \u4|key_sec[0]~0_combout ;
wire \u1|key_edge[0]~0 ;
wire \u1|key_sec[0]~0_combout ;
wire \u2|key_edge[0]~0 ;
wire \u2|key_sec[0]~0_combout ;
wire \always0~0_combout ;
wire \u7|key_edge[0]~0 ;
wire \u7|key_sec[0]~0_combout ;
wire \u5|key_edge[0]~0 ;
wire \u5|key_sec[0]~0_combout ;
wire \u6|Add0~0_combout ;
wire \u6|key_sec[0]~0_combout ;
wire \always0~1_combout ;
wire \always0~2_combout ;
wire \four[1]~1 ;
wire \four[1]~1COUT1_24 ;
wire \four[2]~3 ;
wire \four[2]~3COUT1_25 ;
wire \Equal0~0_combout ;
wire \four[3]~5 ;
wire \four[3]~5COUT1_26 ;
wire \four[4]~7 ;
wire \four[4]~7COUT1_27 ;
wire \four[5]~9 ;
wire \four[6]~11 ;
wire \four[6]~11COUT1_28 ;
wire \four[7]~13 ;
wire \four[7]~13COUT1_29 ;
wire \four[8]~15 ;
wire \four[8]~15COUT1_30 ;
wire \four[9]~17 ;
wire \four[9]~17COUT1_31 ;
wire \four[10]~19 ;
wire \Equal0~2_combout ;
wire \Equal0~1_combout ;
wire \rst~combout ;
wire \zero~0_combout ;
wire \zero~1_combout ;
wire \std.111~2_combout ;
wire \change[0]~0_combout ;
wire \Add11~3_combout ;
wire \Add11~2_combout ;
wire \Add11~0_combout ;
wire \Add12~12 ;
wire \Add12~12COUT1_36 ;
wire \Add12~7 ;
wire \Add12~7COUT1_37 ;
wire \Add12~2 ;
wire \Add12~2COUT1_38 ;
wire \Add12~22 ;
wire \Add11~1_combout ;
wire \Add12~17 ;
wire \Add12~17COUT1_39 ;
wire \Add12~32 ;
wire \Add12~32COUT1_40 ;
wire \Add12~25_combout ;
wire \Add12~30_combout ;
wire \fee~6_combout ;
wire \Add12~15_combout ;
wire \Add12~20_combout ;
wire \fee~5_combout ;
wire \Add12~0_combout ;
wire \Add12~5_combout ;
wire \Add12~10_combout ;
wire \fee~4_combout ;
wire \fee~7_combout ;
wire \fee~8_combout ;
wire \Add13~27 ;
wire \Add13~27COUT1_41 ;
wire \Add13~7 ;
wire \Add13~7COUT1_42 ;
wire \Add13~2 ;
wire \Add13~2COUT1_43 ;
wire \Add13~12 ;
wire \Add13~12COUT1_44 ;
wire \Add13~17 ;
wire \Add13~22 ;
wire \Add13~22COUT1_45 ;
wire \Add13~32 ;
wire \Add13~32COUT1_46 ;
wire \Add13~35_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ;
wire \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_24 ;
wire \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ;
wire \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25 ;
wire \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ;
wire \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_26 ;
wire \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ;
wire \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_27 ;
wire \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[15]~161_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[18]~166_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[17]~167_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[16]~162_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ;
wire \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_29 ;
wire \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ;
wire \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_30 ;
wire \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ;
wire \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_31 ;
wire \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 ;
wire \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_32 ;
wire \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0 ;
wire \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_33 ;
wire \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[22]~152_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[22]~163_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[21]~158_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[21]~159_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT ;
wire \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUTCOUT1_29 ;
wire \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 ;
wire \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_30 ;
wire \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 ;
wire \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_31 ;
wire \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[23]~165_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[23]~164_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 ;
wire \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_32 ;
wire \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17_cout0 ;
wire \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_33 ;
wire \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[28]~154_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[28]~153_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[27]~149_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[27]~160_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[26]~155_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[26]~156_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUT ;
wire \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUTCOUT1_29 ;
wire \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22_cout0 ;
wire \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_30 ;
wire \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 ;
wire \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12COUT1_31 ;
wire \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 ;
wire \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17COUT1_32 ;
wire \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7_cout0 ;
wire \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7COUT1_33 ;
wire \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[32]~146_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[33]~151_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[33]~150_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[32]~157_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[31]~143_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[31]~144_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUT ;
wire \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUTCOUT1_29 ;
wire \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout0 ;
wire \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17COUT1_30 ;
wire \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 ;
wire \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7COUT1_31 ;
wire \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 ;
wire \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22COUT1_32 ;
wire \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12_cout0 ;
wire \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12COUT1_33 ;
wire \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[38]~147_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~20_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[38]~148_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[37]~134_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[37]~145_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[36]~141_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[36]~140_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~COUT ;
wire \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~COUTCOUT1_29 ;
wire \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~27_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~22_cout0 ;
wire \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~22COUT1_30 ;
wire \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~7 ;
wire \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~7COUT1_31 ;
wire \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~12 ;
wire \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~12COUT1_32 ;
wire \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~17_cout0 ;
wire \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~17COUT1_33 ;
wire \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[42]~131_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~5_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[43]~135_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~10_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[43]~136_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[42]~142_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[41]~138_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[41]~137_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~COUT ;
wire \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~COUTCOUT1_29 ;
wire \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~27_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~22_cout0 ;
wire \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~22COUT1_30 ;
wire \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~12 ;
wire \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~12COUT1_31 ;
wire \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~17 ;
wire \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~17COUT1_32 ;
wire \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~7_cout0 ;
wire \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~7COUT1_33 ;
wire \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[48]~132_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~15_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[48]~133_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~10_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[47]~139_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[47]~128_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[46]~125_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[46]~126_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~COUT ;
wire \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~COUTCOUT1_29 ;
wire \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~27_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~17_cout0 ;
wire \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~17COUT1_30 ;
wire \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~7 ;
wire \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~7COUT1_31 ;
wire \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~22 ;
wire \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~22COUT1_32 ;
wire \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~12_cout0 ;
wire \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~12COUT1_33 ;
wire \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[51]~123_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[51]~122_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~COUT ;
wire \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~COUTCOUT1_29 ;
wire \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~27_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~22_cout0 ;
wire \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~22COUT1_30 ;
wire \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~5_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[53]~129_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~20_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[53]~130_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[52]~116_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~5_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[52]~127_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~7 ;
wire \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~7COUT1_31 ;
wire \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~12 ;
wire \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~12COUT1_32 ;
wire \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~17_cout0 ;
wire \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~17COUT1_33 ;
wire \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~10_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[58]~118_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[58]~117_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[57]~124_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[57]~113_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[56]~119_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[56]~120_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~COUT ;
wire \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~COUTCOUT1_29 ;
wire \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~27_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~22_cout0 ;
wire \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~22COUT1_30 ;
wire \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~12 ;
wire \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~12COUT1_31 ;
wire \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~17 ;
wire \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~17COUT1_32 ;
wire \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~7_cout0 ;
wire \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~7COUT1_33 ;
wire \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[63]~114_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~15_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[63]~115_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~10_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[62]~121_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[62]~110_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[61]~107_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[61]~108_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~COUT ;
wire \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~COUTCOUT1_29 ;
wire \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~27_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~17_cout0 ;
wire \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~17COUT1_30 ;
wire \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~7 ;
wire \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~7COUT1_31 ;
wire \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~22 ;
wire \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~22COUT1_32 ;
wire \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~12_cout0 ;
wire \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~12COUT1_33 ;
wire \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[67]~98_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[68]~111_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~20_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[68]~112_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~5_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[67]~109_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[66]~105_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[66]~104_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~COUT ;
wire \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~COUTCOUT1_29 ;
wire \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~27_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~22_cout0 ;
wire \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~22COUT1_30 ;
wire \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~7 ;
wire \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~7COUT1_31 ;
wire \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~12 ;
wire \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~12COUT1_32 ;
wire \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~17_cout0 ;
wire \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~17COUT1_33 ;
wire \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[73]~99_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~10_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[73]~100_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[72]~95_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~5_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[72]~106_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[71]~102_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[71]~101_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~COUT ;
wire \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~COUTCOUT1_29 ;
wire \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~27_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~22_cout0 ;
wire \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~22COUT1_30 ;
wire \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~12 ;
wire \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~12COUT1_31 ;
wire \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~17 ;
wire \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~17COUT1_32 ;
wire \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~7_cout0 ;
wire \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~7COUT1_33 ;
wire \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~10_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[77]~92_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~15_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[78]~97_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[78]~96_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[77]~103_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[76]~90_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[76]~89_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~COUT ;
wire \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~COUTCOUT1_29 ;
wire \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~27_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~17_cout0 ;
wire \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~17COUT1_30 ;
wire \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~7 ;
wire \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~7COUT1_31 ;
wire \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~22 ;
wire \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~22COUT1_32 ;
wire \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~12_cout0 ;
wire \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~12COUT1_33 ;
wire \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[83]~93_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~20_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[83]~94_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[82]~80_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~5_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[82]~91_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[81]~87_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[81]~86_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~COUT ;
wire \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~COUTCOUT1_29 ;
wire \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~27_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~22_cout0 ;
wire \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~22COUT1_30 ;
wire \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~7 ;
wire \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~7COUT1_31 ;
wire \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~12 ;
wire \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~12COUT1_32 ;
wire \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~17_cout0 ;
wire \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~17COUT1_33 ;
wire \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~5_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[87]~77_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~10_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[88]~82_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[88]~81_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[87]~88_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[86]~83_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[86]~84_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~COUT ;
wire \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~COUTCOUT1_29 ;
wire \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~27_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~22_cout0 ;
wire \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~22COUT1_30 ;
wire \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~12 ;
wire \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~12COUT1_31 ;
wire \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~17 ;
wire \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~17COUT1_32 ;
wire \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~7_cout0 ;
wire \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~7COUT1_33 ;
wire \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[93]~78_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~15_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[93]~79_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[92]~74_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~10_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[92]~85_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[91]~72_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[91]~71_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~COUT ;
wire \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~COUTCOUT1_29 ;
wire \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~27_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~17_cout0 ;
wire \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~17COUT1_30 ;
wire \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~7 ;
wire \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~7COUT1_31 ;
wire \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~22 ;
wire \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~22COUT1_32 ;
wire \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~12_cout0 ;
wire \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~12COUT1_33 ;
wire \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[97]~62_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~5_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[98]~75_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~20_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[98]~76_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[97]~73_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[96]~68_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[96]~69_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~COUT ;
wire \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~COUTCOUT1_29 ;
wire \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~27_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~22_cout0 ;
wire \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~22COUT1_30 ;
wire \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~7 ;
wire \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~7COUT1_31 ;
wire \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~12 ;
wire \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~12COUT1_32 ;
wire \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~17_cout0 ;
wire \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~17COUT1_33 ;
wire \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~0_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[103]~63_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~10_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[103]~64_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[102]~59_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~5_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[102]~70_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[101]~65_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[101]~66_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~COUT ;
wire \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~COUTCOUT1_29 ;
wire \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~27_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~22_cout0 ;
wire \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~22COUT1_30 ;
wire \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~12 ;
wire \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~12COUT1_31 ;
wire \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~17 ;
wire \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~17COUT1_32 ;
wire \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~7_cout0 ;
wire \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~7COUT1_33 ;
wire \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~0_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[106]~53_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[106]~54_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~COUT ;
wire \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~COUTCOUT1_29 ;
wire \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~27_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~17_cout0 ;
wire \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~17COUT1_30 ;
wire \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~5_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[108]~60_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~15_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[108]~61_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~10_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[107]~67_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[107]~56_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~7 ;
wire \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~7COUT1_31 ;
wire \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~22 ;
wire \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~22COUT1_32 ;
wire \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~12_cout0 ;
wire \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~12COUT1_33 ;
wire \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~0_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[112]~36_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~20_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[113]~58_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[113]~57_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[112]~55_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[111]~51_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[111]~50_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~COUT ;
wire \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~COUTCOUT1_29 ;
wire \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~27_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~22_cout0 ;
wire \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~22COUT1_30 ;
wire \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~7 ;
wire \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~7COUT1_31 ;
wire \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~12 ;
wire \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~12COUT1_32 ;
wire \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~17_cout0 ;
wire \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~17COUT1_33 ;
wire \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~0_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[118]~37_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~10_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[118]~38_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[117]~30_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~5_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[117]~52_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[116]~47_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[116]~48_combout ;
wire \Add13~30_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~COUT ;
wire \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~COUTCOUT1_29 ;
wire \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~27_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~22_cout0 ;
wire \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~22COUT1_30 ;
wire \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~12 ;
wire \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~12COUT1_31 ;
wire \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~17 ;
wire \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~17COUT1_32 ;
wire \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~7_cout0 ;
wire \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~7COUT1_33 ;
wire \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~0_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~15_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[123]~32_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[123]~31_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~10_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[122]~49_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[122]~27_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[121]~44_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[121]~45_combout ;
wire \Add13~20_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~COUT ;
wire \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~COUTCOUT1_29 ;
wire \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~27_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~22_cout0 ;
wire \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~22COUT1_30 ;
wire \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~12 ;
wire \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~12COUT1_31 ;
wire \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~17 ;
wire \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~17COUT1_32 ;
wire \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~7_cout0 ;
wire \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~7COUT1_33 ;
wire \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~0_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~10_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[128]~28_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~15_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[128]~29_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[127]~46_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[127]~24_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[126]~39_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[126]~40_combout ;
wire \Add13~15_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~COUT ;
wire \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~COUTCOUT1_29 ;
wire \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~27_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~22_cout0 ;
wire \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~22COUT1_30 ;
wire \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~12 ;
wire \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~12COUT1_31 ;
wire \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~17 ;
wire \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~17COUT1_32 ;
wire \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~7_cout0 ;
wire \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~7COUT1_33 ;
wire \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~0_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[133]~25_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~15_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[133]~26_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~10_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[132]~41_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[132]~14_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[131]~33_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[131]~34_combout ;
wire \Add13~10_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[1]~COUT ;
wire \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[1]~COUTCOUT1_29 ;
wire \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~27_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~22_cout0 ;
wire \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~22COUT1_30 ;
wire \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~12 ;
wire \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~12COUT1_31 ;
wire \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~17 ;
wire \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~17COUT1_32 ;
wire \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~7_cout0 ;
wire \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~7COUT1_33 ;
wire \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~15_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[138]~16_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[138]~15_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[137]~11_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~10_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[137]~35_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[136]~22_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[136]~21_combout ;
wire \Add13~0_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[1]~COUT ;
wire \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[1]~COUTCOUT1_29 ;
wire \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~27_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~22_cout0 ;
wire \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~22COUT1_30 ;
wire \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~12 ;
wire \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~12COUT1_31 ;
wire \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~17 ;
wire \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~17COUT1_32 ;
wire \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~7_cout0 ;
wire \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~7COUT1_33 ;
wire \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~15_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[143]~13_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[143]~12_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[142]~8_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~10_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[142]~23_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[141]~3_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[141]~4_combout ;
wire \Add13~5_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[1]~COUT ;
wire \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[1]~COUTCOUT1_33 ;
wire \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~27_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~17_cout0 ;
wire \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~17COUT1_29 ;
wire \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~7 ;
wire \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~7COUT1_30 ;
wire \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~22 ;
wire \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~22COUT1_31 ;
wire \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~12_cout0 ;
wire \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~12COUT1_32 ;
wire \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[148]~9_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~20_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[148]~10_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[147]~0_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~5_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[147]~5_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[146]~17_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[146]~18_combout ;
wire \Add13~25_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[1]~COUT ;
wire \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[1]~COUTCOUT1_33 ;
wire \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~27_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~22_cout0 ;
wire \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~22COUT1_29 ;
wire \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~17 ;
wire \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~17COUT1_30 ;
wire \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~7 ;
wire \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~7COUT1_31 ;
wire \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~12_cout0 ;
wire \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~12COUT1_32 ;
wire \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0_combout ;
wire \Add14~2 ;
wire \Add14~2COUT1_36 ;
wire \Add14~7 ;
wire \Add14~7COUT1_37 ;
wire \Add14~10_combout ;
wire \Add9~4_combout ;
wire \LessThan0~1_combout ;
wire \Mult0|auto_generated|cs2a[0]~COUT ;
wire \Mult0|auto_generated|cs2a[0]~COUTCOUT1_10 ;
wire \Mult0|auto_generated|cs2a[1]~COUT ;
wire \Mult0|auto_generated|cs2a[1]~COUTCOUT1_11 ;
wire \Mult0|auto_generated|cs2a[1]~4 ;
wire \Add14~12 ;
wire \Add14~12COUT1_38 ;
wire \Add14~17 ;
wire \Add14~22 ;
wire \Add14~22COUT1_39 ;
wire \Add14~25_combout ;
wire \Add14~27 ;
wire \Add14~27COUT1_40 ;
wire \Add14~30_combout ;
wire \Mult0|auto_generated|cs1a[0]~COUT ;
wire \Mult0|auto_generated|cs1a[0]~COUTCOUT1_4 ;
wire \Add14~15_combout ;
wire \Add14~20_combout ;
wire \Add14~5_combout ;
wire \Add14~0_combout ;
wire \Mult0|auto_generated|op_1~2 ;
wire \Mult0|auto_generated|op_1~2COUT1_31 ;
wire \Mult0|auto_generated|op_1~7 ;
wire \Mult0|auto_generated|op_1~7COUT1_32 ;
wire \Mult0|auto_generated|op_1~12 ;
wire \Mult0|auto_generated|op_1~12COUT1_33 ;
wire \Mult0|auto_generated|op_1~17 ;
wire \Mult0|auto_generated|op_1~22 ;
wire \Mult0|auto_generated|op_1~22COUT1_34 ;
wire \Mult0|auto_generated|op_1~25_combout ;
wire \Mult0|auto_generated|op_1~10_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~5_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[153]~2_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[153]~1_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~15_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[152]~7_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[152]~6_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[151]~19_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[151]~20_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[150]~42_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[150]~43_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~22_cout0 ;
wire \Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~22COUT1_26 ;
wire \Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~17_cout0 ;
wire \Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~17COUT1_27 ;
wire \Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~12_cout0 ;
wire \Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~12COUT1_28 ;
wire \Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~7_cout0 ;
wire \Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~7COUT1_29 ;
wire \Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~0_combout ;
wire \Mult0|auto_generated|op_1~5_combout ;
wire \Mult0|auto_generated|op_1~0_combout ;
wire \Mult0|auto_generated|op_3~2 ;
wire \Mult0|auto_generated|op_3~2COUT1_41 ;
wire \Mult0|auto_generated|op_3~7 ;
wire \Mult0|auto_generated|op_3~7COUT1_42 ;
wire \Mult0|auto_generated|op_3~12 ;
wire \Mult0|auto_generated|op_3~12COUT1_43 ;
wire \Mult0|auto_generated|op_3~17 ;
wire \Mult0|auto_generated|op_3~17COUT1_44 ;
wire \Mult0|auto_generated|op_3~22 ;
wire \Mult0|auto_generated|op_1~20_combout ;
wire \Mult0|auto_generated|op_1~15_combout ;
wire \Mult0|auto_generated|op_3~27 ;
wire \Mult0|auto_generated|op_3~27COUT1_45 ;
wire \Mult0|auto_generated|op_3~32 ;
wire \Mult0|auto_generated|op_3~32COUT1_46 ;
wire \Mult0|auto_generated|op_3~35_combout ;
wire \fee~35_combout ;
wire \count3[0]~3 ;
wire \count3[0]~3COUT1_17 ;
wire \LessThan3~0_combout ;
wire \count3[1]~1 ;
wire \count3[1]~1COUT1_18 ;
wire \count3[2]~7 ;
wire \count3[2]~7COUT1_19 ;
wire \count3[3]~5 ;
wire \count3[3]~5COUT1_20 ;
wire \count3[4]~11 ;
wire \count3[5]~9 ;
wire \count3[5]~9COUT1_21 ;
wire \LessThan3~1_combout ;
wire \LessThan3~2_combout ;
wire \count3[6]~15 ;
wire \count3[6]~15COUT1_22 ;
wire \count4[0]~1 ;
wire \count4[0]~1COUT1_17 ;
wire \count4[1]~3 ;
wire \count4[1]~3COUT1_18 ;
wire \count4[2]~13 ;
wire \count4[2]~13COUT1_19 ;
wire \LessThan4~0_combout ;
wire \count4[3]~15 ;
wire \count4[3]~15COUT1_20 ;
wire \count4[4]~5 ;
wire \count4[5]~7 ;
wire \count4[5]~7COUT1_21 ;
wire \LessThan4~1_combout ;
wire \LessThan4~2_combout ;
wire \count4[6]~9 ;
wire \count4[6]~9COUT1_22 ;
wire \count5[1]~1 ;
wire \count5[1]~1COUT1_15 ;
wire \count5[2]~5 ;
wire \count5[2]~5COUT1_16 ;
wire \count5[3]~3 ;
wire \count5[3]~3COUT1_17 ;
wire \count5[4]~9 ;
wire \count5[5]~7 ;
wire \count5[5]~7COUT1_18 ;
wire \count5[6]~13 ;
wire \count5[6]~13COUT1_19 ;
wire \Add7~2 ;
wire \Add7~2COUT1_36 ;
wire \Add7~12 ;
wire \Add7~12COUT1_37 ;
wire \Add7~7 ;
wire \Add7~7COUT1_38 ;
wire \Add7~22 ;
wire \Add7~17 ;
wire \Add7~17COUT1_39 ;
wire \Add7~32 ;
wire \Add7~32COUT1_40 ;
wire \Add7~25_combout ;
wire \Add7~20_combout ;
wire \Add7~5_combout ;
wire \Add7~10_combout ;
wire \Add7~0_combout ;
wire \Add8~7 ;
wire \Add8~7COUT1_41 ;
wire \Add8~2 ;
wire \Add8~2COUT1_42 ;
wire \Add8~17 ;
wire \Add8~17COUT1_43 ;
wire \Add8~12 ;
wire \Add8~12COUT1_44 ;
wire \Add8~27 ;
wire \Add7~30_combout ;
wire \Add7~15_combout ;
wire \Add8~22 ;
wire \Add8~22COUT1_45 ;
wire \Add8~37 ;
wire \Add8~37COUT1_46 ;
wire \Add8~30_combout ;
wire \Add9~3_combout ;
wire \LessThan7~0_combout ;
wire \LessThan7~2_combout ;
wire \LessThan7~3_combout ;
wire \LessThan9~0_combout ;
wire \fee~15_combout ;
wire \always10~0_combout ;
wire \fee~36_combout ;
wire \Add9~2_combout ;
wire \fee~13_combout ;
wire \fee~19_combout ;
wire \Add10~1_combout ;
wire \fee~25_combout ;
wire \Mult0|auto_generated|op_3~20_combout ;
wire \fee~26_combout ;
wire \fee~27_combout ;
wire \Add8~25_combout ;
wire \Add8~10_combout ;
wire \Add10~0_combout ;
wire \Add9~1_combout ;
wire \fee~23_combout ;
wire \Mult0|auto_generated|op_3~15_combout ;
wire \fee~24_combout ;
wire \fee~37_combout ;
wire \Add8~15_combout ;
wire \fee~20_combout ;
wire \Add9~0_combout ;
wire \Mult0|auto_generated|op_3~10_combout ;
wire \fee~21_combout ;
wire \fee~22_combout ;
wire \LessThan7~1_combout ;
wire \LessThan9~1_combout ;
wire \Mult0|auto_generated|op_3~5_combout ;
wire \fee~14_combout ;
wire \fee~16_combout ;
wire \fee~17_combout ;
wire \fee~18_combout ;
wire \Add8~0_combout ;
wire \Add8~5_combout ;
wire \Mult0|auto_generated|op_3~0_combout ;
wire \fee~10_combout ;
wire \fee~9_combout ;
wire \fee~11_combout ;
wire \fee~12_combout ;
wire \LessThan13~37_cout0 ;
wire \LessThan13~37COUT1_41 ;
wire \LessThan13~32_cout0 ;
wire \LessThan13~32COUT1_42 ;
wire \LessThan13~27_cout0 ;
wire \LessThan13~27COUT1_43 ;
wire \LessThan13~22_cout0 ;
wire \LessThan13~22COUT1_44 ;
wire \LessThan13~17_cout ;
wire \Add8~35_combout ;
wire \Mult0|auto_generated|op_3~30_combout ;
wire \fee~31_combout ;
wire \fee~32_combout ;
wire \fee~33_combout ;
wire \fee~34_combout ;
wire \Add8~20_combout ;
wire \Add10~2_combout ;
wire \fee~28_combout ;
wire \Mult0|auto_generated|op_3~25_combout ;
wire \fee~29_combout ;
wire \fee~30_combout ;
wire \LessThan13~12_cout0 ;
wire \LessThan13~12COUT1_45 ;
wire \LessThan13~7_cout0 ;
wire \LessThan13~7COUT1_46 ;
wire \LessThan13~0_combout ;
wire \Equal1~1_combout ;
wire \Equal1~2_combout ;
wire \Equal1~3_combout ;
wire \Equal1~0_combout ;
wire \Equal1~4_combout ;
wire \std.100~0_combout ;
wire \std.100_3940~combout ;
wire \std.111~0_combout ;
wire \std.111~1_combout ;
wire \std.101_3924~combout ;
wire \ds~2_combout ;
wire \row~0_combout ;
wire \ds~3_combout ;
wire \ds~4_combout ;
wire \ds~5_combout ;
wire \Mux8~0_combout ;
wire \ds~6_combout ;
wire \data~0_combout ;
wire \ds~7_combout ;
wire \row~1_combout ;
wire \ds~10_combout ;
wire \ds~8_combout ;
wire \data~13_combout ;
wire \data~12_combout ;
wire \data~2_combout ;
wire \Add15~2 ;
wire \Add15~2COUT1_41 ;
wire \Add15~7 ;
wire \Add15~7COUT1_42 ;
wire \Add15~12 ;
wire \Add15~12COUT1_43 ;
wire \Add15~17 ;
wire \Add15~17COUT1_44 ;
wire \Add15~27 ;
wire \Add15~30_combout ;
wire \Add15~32 ;
wire \Add15~32COUT1_45 ;
wire \Add15~37 ;
wire \Add15~37COUT1_46 ;
wire \Add15~20_combout ;
wire \Add15~35_combout ;
wire \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ;
wire \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_24 ;
wire \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ;
wire \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ;
wire \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25 ;
wire \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ;
wire \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26 ;
wire \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ;
wire \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_27 ;
wire \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[16]~17_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[16]~18_combout ;
wire \Add15~25_combout ;
wire \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ;
wire \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_29 ;
wire \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ;
wire \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ;
wire \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_30 ;
wire \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[18]~22_combout ;
wire \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[18]~23_combout ;
wire \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[17]~21_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[17]~20_combout ;
wire \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ;
wire \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_31 ;
wire \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ;
wire \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_32 ;
wire \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ;
wire \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_33 ;
wire \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[22]~9_combout ;
wire \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[23]~13_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[23]~12_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[22]~19_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[21]~14_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[21]~15_combout ;
wire \Add15~15_combout ;
wire \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT ;
wire \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUTCOUT1_29 ;
wire \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout ;
wire \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 ;
wire \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_30 ;
wire \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 ;
wire \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_31 ;
wire \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 ;
wire \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_32 ;
wire \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7_cout0 ;
wire \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_33 ;
wire \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[28]~10_combout ;
wire \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[28]~11_combout ;
wire \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[27]~16_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[27]~6_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[26]~4_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[26]~5_combout ;
wire \Add15~10_combout ;
wire \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUT ;
wire \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUTCOUT1_29 ;
wire \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27_combout ;
wire \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17_cout0 ;
wire \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17COUT1_30 ;
wire \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 ;
wire \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7COUT1_31 ;
wire \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 ;
wire \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_32 ;
wire \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12_cout0 ;
wire \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12COUT1_33 ;
wire \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[31]~0_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[31]~1_combout ;
wire \Add15~5_combout ;
wire \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUT ;
wire \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUTCOUT1_29 ;
wire \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27_combout ;
wire \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22_cout0 ;
wire \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22COUT1_30 ;
wire \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[33]~7_combout ;
wire \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[33]~8_combout ;
wire \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[32]~2_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[32]~3_combout ;
wire \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 ;
wire \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7COUT1_31 ;
wire \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 ;
wire \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12COUT1_32 ;
wire \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout0 ;
wire \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17COUT1_33 ;
wire \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ;
wire \data~25_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ;
wire \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_24 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_27 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[18]~23_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[18]~22_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[17]~21_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[17]~20_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[16]~18_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[16]~17_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ;
wire \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_29 ;
wire \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ;
wire \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_30 ;
wire \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ;
wire \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_31 ;
wire \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ;
wire \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_32 ;
wire \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ;
wire \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_33 ;
wire \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[23]~12_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[23]~13_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[22]~19_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[22]~9_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[21]~14_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[21]~15_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT ;
wire \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUTCOUT1_29 ;
wire \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 ;
wire \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_30 ;
wire \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 ;
wire \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_31 ;
wire \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 ;
wire \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_32 ;
wire \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7_cout0 ;
wire \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_33 ;
wire \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[28]~11_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[28]~10_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[27]~6_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[27]~16_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[26]~4_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[26]~5_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUT ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUTCOUT1_29 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17_cout0 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17COUT1_30 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7COUT1_31 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_32 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12_cout0 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12COUT1_33 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[31]~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[31]~1_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUT ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUTCOUT1_29 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22_cout0 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22COUT1_30 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[33]~8_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[33]~7_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[32]~3_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[32]~2_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7COUT1_31 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12COUT1_32 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout0 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17COUT1_33 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ;
wire \data~24_combout ;
wire \data~26_combout ;
wire \data~1_combout ;
wire \data~8_combout ;
wire \data~7_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_24 ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25 ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26 ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_27 ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[18]~8_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[18]~9_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[17]~18_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[17]~19_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[16]~16_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[16]~15_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_29 ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_30 ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_31 ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_32 ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_33 ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[23]~6_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[23]~7_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[22]~17_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[22]~3_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[21]~10_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[21]~11_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUTCOUT1_33 ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_29 ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_30 ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_31 ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_32 ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~2 ;
wire \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~2COUT1_21 ;
wire \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~7 ;
wire \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~7COUT1_22 ;
wire \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~10_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~COUT ;
wire \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~COUTCOUT1_23 ;
wire \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17 ;
wire \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[31]~6_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[31]~5_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[28]~4_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[28]~5_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[27]~12_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[27]~0_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[26]~21_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[26]~20_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUT ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUTCOUT1_33 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_29 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17COUT1_30 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12COUT1_31 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7COUT1_32 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUT ;
wire \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUTCOUT1_29 ;
wire \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22_cout0 ;
wire \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22COUT1_30 ;
wire \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[33]~7_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[33]~8_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~5_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 ;
wire \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7COUT1_31 ;
wire \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 ;
wire \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12COUT1_32 ;
wire \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout0 ;
wire \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17COUT1_33 ;
wire \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[37]~1_combout ;
wire \data~27_combout ;
wire \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ;
wire \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_24 ;
wire \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ;
wire \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ;
wire \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25 ;
wire \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ;
wire \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26 ;
wire \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ;
wire \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_27 ;
wire \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[18]~8_combout ;
wire \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[18]~9_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[17]~18_combout ;
wire \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[17]~19_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[16]~15_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[16]~16_combout ;
wire \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ;
wire \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_29 ;
wire \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ;
wire \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ;
wire \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_30 ;
wire \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ;
wire \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_31 ;
wire \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 ;
wire \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_32 ;
wire \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7_cout0 ;
wire \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_33 ;
wire \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ;
wire \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[23]~7_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[23]~6_combout ;
wire \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[22]~17_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[22]~3_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[21]~10_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[21]~11_combout ;
wire \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT ;
wire \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUTCOUT1_33 ;
wire \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout ;
wire \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 ;
wire \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_29 ;
wire \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 ;
wire \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_30 ;
wire \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 ;
wire \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_31 ;
wire \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7_cout0 ;
wire \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_32 ;
wire \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ;
wire \Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~2 ;
wire \Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~2COUT1_21 ;
wire \Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~7 ;
wire \Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~7COUT1_22 ;
wire \Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~10_combout ;
wire \Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~COUT ;
wire \Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~COUTCOUT1_23 ;
wire \Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17 ;
wire \Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0_combout ;
wire \data~28_combout ;
wire \Mod3|auto_generated|divider|divider|StageOut[33]~4_combout ;
wire \Mod3|auto_generated|divider|divider|StageOut[33]~5_combout ;
wire \Mod3|auto_generated|divider|divider|StageOut[32]~2_combout ;
wire \Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~5_combout ;
wire \Mod3|auto_generated|divider|divider|StageOut[32]~3_combout ;
wire \Mod3|auto_generated|divider|divider|StageOut[31]~0_combout ;
wire \Mod3|auto_generated|divider|divider|StageOut[31]~1_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[28]~4_combout ;
wire \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[28]~5_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[27]~0_combout ;
wire \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[27]~12_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[26]~20_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[26]~21_combout ;
wire \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUT ;
wire \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUTCOUT1_33 ;
wire \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27_combout ;
wire \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22_cout0 ;
wire \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_29 ;
wire \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 ;
wire \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17COUT1_30 ;
wire \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 ;
wire \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12COUT1_31 ;
wire \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7_cout0 ;
wire \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7COUT1_32 ;
wire \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ;
wire \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUT ;
wire \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUTCOUT1_29 ;
wire \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27_combout ;
wire \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22_cout0 ;
wire \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22COUT1_30 ;
wire \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 ;
wire \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7COUT1_31 ;
wire \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 ;
wire \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12COUT1_32 ;
wire \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout0 ;
wire \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17COUT1_33 ;
wire \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ;
wire \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout ;
wire \data~29_combout ;
wire \data~30_combout ;
wire \data~31_combout ;
wire \data~32_combout ;
wire \data~33_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~COUT ;
wire \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~COUTCOUT1_38 ;
wire \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~32_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27_cout0 ;
wire \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27COUT1_34 ;
wire \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~22 ;
wire \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~22COUT1_35 ;
wire \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17 ;
wire \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~12 ;
wire \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~12COUT1_36 ;
wire \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~7 ;
wire \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~7COUT1_37 ;
wire \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0_combout ;
wire \data~3_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[36]~0_combout ;
wire \data~18_combout ;
wire \data~19_combout ;
wire \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~COUT ;
wire \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~COUTCOUT1_38 ;
wire \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~32_combout ;
wire \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27_cout0 ;
wire \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27COUT1_34 ;
wire \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~22 ;
wire \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~22COUT1_35 ;
wire \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17 ;
wire \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17COUT1_36 ;
wire \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~12 ;
wire \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~7 ;
wire \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~7COUT1_37 ;
wire \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0_combout ;
wire \data~20_combout ;
wire \data~21_combout ;
wire \data~22_combout ;
wire \data~15_combout ;
wire \data~16_combout ;
wire \data~17_combout ;
wire \data~23_combout ;
wire \Add15~0_combout ;
wire \data~11_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~15_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[52]~5_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[52]~4_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~20_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[51]~7_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[51]~6_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[50]~8_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[50]~9_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[49]~11_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[49]~10_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~32_cout0 ;
wire \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~32COUT1_36 ;
wire \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~27_cout0 ;
wire \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~27COUT1_37 ;
wire \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22_cout0 ;
wire \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22COUT1_38 ;
wire \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~17_cout ;
wire \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[54]~1_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[54]~0_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[53]~2_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~10_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[53]~3_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~12_cout0 ;
wire \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~12COUT1_39 ;
wire \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7_cout0 ;
wire \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7COUT1_40 ;
wire \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0_combout ;
wire \Div4|auto_generated|divider|divider|StageOut[52]~4_combout ;
wire \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~15_combout ;
wire \Div4|auto_generated|divider|divider|StageOut[52]~5_combout ;
wire \Div4|auto_generated|divider|divider|StageOut[51]~6_combout ;
wire \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~20_combout ;
wire \Div4|auto_generated|divider|divider|StageOut[51]~7_combout ;
wire \Div4|auto_generated|divider|divider|StageOut[50]~9_combout ;
wire \Div4|auto_generated|divider|divider|StageOut[50]~8_combout ;
wire \Div4|auto_generated|divider|divider|StageOut[49]~11_combout ;
wire \Div4|auto_generated|divider|divider|StageOut[49]~10_combout ;
wire \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~32_cout0 ;
wire \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~32COUT1_36 ;
wire \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~27_cout0 ;
wire \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~27COUT1_37 ;
wire \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22_cout0 ;
wire \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22COUT1_38 ;
wire \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~17_cout ;
wire \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5_combout ;
wire \Div4|auto_generated|divider|divider|StageOut[54]~1_combout ;
wire \Div4|auto_generated|divider|divider|StageOut[54]~0_combout ;
wire \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~10_combout ;
wire \Div4|auto_generated|divider|divider|StageOut[53]~3_combout ;
wire \Div4|auto_generated|divider|divider|StageOut[53]~2_combout ;
wire \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~12_cout0 ;
wire \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~12COUT1_39 ;
wire \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7_cout0 ;
wire \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7COUT1_40 ;
wire \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[33]~2_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[33]~1_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[32]~14_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[32]~13_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[31]~22_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[31]~23_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[30]~24_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[30]~25_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22COUT1_26 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17COUT1_27 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12COUT1_28 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7COUT1_29 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[33]~1_combout ;
wire \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[33]~2_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[32]~13_combout ;
wire \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[32]~14_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[31]~22_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[31]~23_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[30]~24_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[30]~25_combout ;
wire \Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22_cout0 ;
wire \Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22COUT1_26 ;
wire \Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout0 ;
wire \Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17COUT1_27 ;
wire \Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12_cout0 ;
wire \Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12COUT1_28 ;
wire \Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7_cout0 ;
wire \Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7COUT1_29 ;
wire \Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ;
wire \data~4_combout ;
wire \data~5_combout ;
wire \data~6_combout ;
wire \data~9_combout ;
wire \data~10_combout ;
wire \data~14_combout ;
wire \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10_combout ;
wire \data~35_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10_combout ;
wire \data~34_combout ;
wire \data~36_combout ;
wire \data~37_combout ;
wire \data~38_combout ;
wire \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10_combout ;
wire \data~39_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[38]~4_combout ;
wire \data~40_combout ;
wire \data~41_combout ;
wire \data~42_combout ;
wire \data~43_combout ;
wire \Mux20~0_combout ;
wire \Mux27~0_combout ;
wire \Mux21~0_combout ;
wire \Mux22~0_combout ;
wire \Mux23~0_combout ;
wire \Mux24~0_combout ;
wire \Mux25~0_combout ;
wire \Mux26~0_combout ;
wire \row~2_combout ;
wire \row~3_combout ;
wire \row~4_combout ;
wire \row~5_combout ;
wire \row~6_combout ;
wire \row~7_combout ;
wire \row~8_combout ;
wire \row~9_combout ;
wire \std.001~0_combout ;
wire \std.001_3956~combout ;
wire \std.000~0_combout ;
wire \std.000_3972~combout ;
wire \g4[1]~0_combout ;
wire \std.111~3_combout ;
wire \std.111_3908~combout ;
wire \r7[1]~0_combout ;
wire \r7[0]~1_combout ;
wire \ds~9_combout ;
wire \Mux11~1_combout ;
wire \r5[0]~0_combout ;
wire \r5[7]~1_combout ;
wire \r5[0]~2_combout ;
wire \Mux11~0_combout ;
wire \Mux11~2_combout ;
wire \rcol[0]$latch~combout ;
wire \g4[1]~1_combout ;
wire \g4[1]~2_combout ;
wire \r5[1]~4_combout ;
wire \r5[1]~5_combout ;
wire \g6[1]~2_combout ;
wire \r6[1]~0_combout ;
wire \r6[1]~1_combout ;
wire \Mux10~2_combout ;
wire \Mux10~3_combout ;
wire \g5[1]~0_combout ;
wire \r5[6]~3_combout ;
wire \Mux10~0_combout ;
wire \Mux10~1_combout ;
wire \Mux10~4_combout ;
wire \rcol[1]$latch~combout ;
wire \g5[4]~1_combout ;
wire \r5[2]~6_combout ;
wire \g7[5]~0_combout ;
wire \g7[5]~1_combout ;
wire \g5[3]~2_combout ;
wire \r5[5]~7_combout ;
wire \g6[1]~3_combout ;
wire \Mux9~0_combout ;
wire \Mux9~1_combout ;
wire \Mux9~2_combout ;
wire \rcol[2]$latch~combout ;
wire \g7[4]~2_combout ;
wire \r5[4]~8_combout ;
wire \g5[2]~3_combout ;
wire \r4[3]~0_combout ;
wire \Mux8~1_combout ;
wire \Mux8~2_combout ;
wire \r5[3]~9_combout ;
wire \Mux8~3_combout ;
wire \Mux8~4_combout ;
wire \Mux8~5_combout ;
wire \rcol[3]$latch~combout ;
wire \Mux7~2_combout ;
wire \Mux7~0_combout ;
wire \Mux7~1_combout ;
wire \Mux7~3_combout ;
wire \rcol[4]$latch~combout ;
wire \r2[5]~0_combout ;
wire \Mux6~0_combout ;
wire \Mux6~1_combout ;
wire \Mux6~2_combout ;
wire \rcol[5]$latch~combout ;
wire \Mux5~2_combout ;
wire \Mux5~3_combout ;
wire \Mux5~0_combout ;
wire \Mux5~1_combout ;
wire \Mux5~4_combout ;
wire \rcol[6]$latch~combout ;
wire \Mux4~0_combout ;
wire \Mux4~1_combout ;
wire \rcol[7]$latch~combout ;
wire \g5[7]~4_combout ;
wire \g5[0]~5_combout ;
wire \g5[0]~6_combout ;
wire \Mux19~0_combout ;
wire \Mux19~1_combout ;
wire \g7[7]~3_combout ;
wire \Mux19~2_combout ;
wire \Mux19~3_combout ;
wire \gcol[0]$latch~combout ;
wire \g5[1]~7_combout ;
wire \g5[1]~8_combout ;
wire \Mux18~1_combout ;
wire \Mux18~2_combout ;
wire \Mux18~0_combout ;
wire \Mux18~3_combout ;
wire \gcol[1]$latch~combout ;
wire \g5[2]~9_combout ;
wire \Mux17~2_combout ;
wire \Mux17~3_combout ;
wire \g2[2]~0_combout ;
wire \Mux17~0_combout ;
wire \Mux17~1_combout ;
wire \Mux17~4_combout ;
wire \gcol[2]$latch~combout ;
wire \g5[3]~10_combout ;
wire \Mux16~2_combout ;
wire \g1[3]~0_combout ;
wire \g1[3]~1_combout ;
wire \Mux16~0_combout ;
wire \Mux16~1_combout ;
wire \Mux16~3_combout ;
wire \gcol[3]$latch~combout ;
wire \g5[4]~11_combout ;
wire \Mux15~2_combout ;
wire \Mux15~0_combout ;
wire \Mux15~1_combout ;
wire \Mux15~3_combout ;
wire \gcol[4]$latch~combout ;
wire \Mux14~0_combout ;
wire \Mux14~1_combout ;
wire \g5[5]~12_combout ;
wire \Mux14~2_combout ;
wire \Mux14~3_combout ;
wire \Mux14~4_combout ;
wire \gcol[5]$latch~combout ;
wire \Mux13~0_combout ;
wire \g5[6]~13_combout ;
wire \g5[6]~14_combout ;
wire \Mux13~1_combout ;
wire \Mux13~2_combout ;
wire \Mux13~3_combout ;
wire \gcol[6]$latch~combout ;
wire \Mux12~0_combout ;
wire \Mux12~1_combout ;
wire \gcol[7]$latch~combout ;
wire [4:0] \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella ;
wire [4:0] \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella ;
wire [0:0] \u5|key_rst ;
wire [9:0] cntp;
wire [9:0] \Mult0|auto_generated|le4a ;
wire [4:0] \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella ;
wire [4:0] \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella ;
wire [1:0] test;
wire [4:0] \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella ;
wire [0:0] \u7|key_rst ;
wire [7:6] key;
wire [3:0] count1;
wire [4:0] \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella ;
wire [4:0] \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella ;
wire [0:0] \u7|key_sec_pre ;
wire [0:0] \u4|key_rst_pre ;
wire [11:0] four;
wire [4:0] \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella ;
wire [3:0] count2;
wire [2:0] \Mult0|auto_generated|cs2a ;
wire [4:0] \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella ;
wire [3:0] count0;
wire [7:0] r6;
wire [3:0] \u3|cnt ;
wire [4:0] \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella ;
wire [4:0] \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella ;
wire [3:0] \u6|cnt ;
wire [7:0] count3;
wire [4:0] \Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella ;
wire [0:0] \u6|key_pulse ;
wire [0:0] \u3|key_sec ;
wire [4:0] \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella ;
wire [0:0] \u7|key_sec ;
wire [7:0] g5;
wire [0:0] \u4|key_sec ;
wire [0:0] \u7|key_pulse ;
wire [7:0] count4;
wire [0:0] \u8|key_sec ;
wire [3:0] \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella ;
wire [0:0] \u2|key_sec_pre ;
wire [0:0] \u8|key_sec_pre ;
wire [0:0] \u5|key_sec ;
wire [0:0] \u8|key_pulse ;
wire [7:0] \btn~combout ;
wire [3:0] \u7|cnt ;
wire [0:0] \u1|key_sec ;
wire [0:0] \u1|key_sec_pre ;
wire [0:0] \u6|key_rst ;
wire [0:0] \u1|key_pulse ;
wire [0:0] \u5|key_pulse ;
wire [0:0] \u2|key_sec ;
wire [0:0] \u2|key_pulse ;
wire [0:0] \u3|key_sec_pre ;
wire [0:0] \u3|key_pulse ;
wire [7:0] g1;
wire [0:0] \u4|key_sec_pre ;
wire [0:0] \u4|key_pulse ;
wire [0:0] \u5|key_sec_pre ;
wire [9:0] \Mult0|auto_generated|le3a ;
wire [0:0] \u6|key_sec ;
wire [0:0] \u6|key_sec_pre ;
wire [4:0] \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella ;
wire [7:0] count5;
wire [3:0] \u8|cnt ;
wire [4:0] \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella ;
wire [4:0] \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella ;
wire [4:0] \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella ;
wire [3:0] \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella ;
wire [3:0] \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella ;
wire [3:0] \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella ;
wire [0:0] \u7|key_rst_pre ;
wire [3:0] \u1|cnt ;
wire [3:0] \u2|cnt ;
wire [7:0] fee;
wire [3:0] \u4|cnt ;
wire [3:0] \u5|cnt ;
wire [2:0] \Mult0|auto_generated|cs1a ;
wire [8:0] \Mult0|auto_generated|le5a ;
wire [0:0] \u8|key_rst_pre ;
wire [0:0] \u8|key_rst ;
wire [4:0] \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella ;
wire [4:0] \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella ;
wire [0:0] \u1|key_rst_pre ;
wire [0:0] \u1|key_rst ;
wire [0:0] \u2|key_rst_pre ;
wire [0:0] \u2|key_rst ;
wire [7:0] r7;
wire [0:0] \u3|key_rst_pre ;
wire [0:0] \u3|key_rst ;
wire [0:0] \u4|key_rst ;
wire [0:0] \u5|key_rst_pre ;
wire [0:0] \u6|key_rst_pre ;
wire [4:0] \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella ;
wire [4:0] \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella ;
wire [4:0] \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella ;
wire [4:0] \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella ;
wire [4:0] \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella ;
wire [4:0] \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella ;
wire [6:0] \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella ;
wire [6:0] \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella ;
wire [4:0] \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella ;
wire [4:0] \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella ;
wire [4:0] \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella ;
wire [4:0] \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella ;
wire [4:0] \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella ;
wire [4:0] \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella ;
wire [4:0] \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella ;
wire [4:0] \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella ;
wire [4:0] \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella ;
wire [4:0] \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella ;
wire [4:0] \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella ;
wire [4:0] \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella ;
wire [4:0] \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella ;
wire [4:0] \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella ;
wire [4:0] \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella ;
wire [4:0] \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella ;
wire [4:0] \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella ;
wire [4:0] \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella ;
wire [4:0] \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella ;
wire [4:0] \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella ;
wire [3:0] \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella ;
wire [3:0] data;
wire [7:0] r4;
wire [7:0] r5;
wire [7:0] r2;
wire [7:0] r0;
wire [7:0] g4;
wire [7:0] g6;
wire [7:0] g2;
wire [7:0] change;


// Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clk~combout ),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X14_Y6_N9
maxii_lcell \cntp[0] (
// Equation(s):
// cntp[0] = DFFEAS((((!cntp[0]))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(cntp[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cntp[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cntp[0] .lut_mask = "00ff";
defparam \cntp[0] .operation_mode = "normal";
defparam \cntp[0] .output_mode = "reg_only";
defparam \cntp[0] .register_cascade_mode = "off";
defparam \cntp[0] .sum_lutc_input = "datac";
defparam \cntp[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N0
maxii_lcell \cntp[1] (
// Equation(s):
// cntp[1] = DFFEAS(cntp[0] $ ((cntp[1])), GLOBAL(\clk~combout ), VCC, , , , , , )
// \cntp[1]~1  = CARRY((cntp[0] & (cntp[1])))
// \cntp[1]~1COUT1_20  = CARRY((cntp[0] & (cntp[1])))

	.clk(\clk~combout ),
	.dataa(cntp[0]),
	.datab(cntp[1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cntp[1]),
	.cout(),
	.cout0(\cntp[1]~1 ),
	.cout1(\cntp[1]~1COUT1_20 ));
// synopsys translate_off
defparam \cntp[1] .lut_mask = "6688";
defparam \cntp[1] .operation_mode = "arithmetic";
defparam \cntp[1] .output_mode = "reg_only";
defparam \cntp[1] .register_cascade_mode = "off";
defparam \cntp[1] .sum_lutc_input = "datac";
defparam \cntp[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N1
maxii_lcell \cntp[2] (
// Equation(s):
// cntp[2] = DFFEAS((cntp[2] $ ((\cntp[1]~1 ))), GLOBAL(\clk~combout ), VCC, , , , , , )
// \cntp[2]~3  = CARRY(((!\cntp[1]~1 ) # (!cntp[2])))
// \cntp[2]~3COUT1_21  = CARRY(((!\cntp[1]~1COUT1_20 ) # (!cntp[2])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(cntp[2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\cntp[1]~1 ),
	.cin1(\cntp[1]~1COUT1_20 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cntp[2]),
	.cout(),
	.cout0(\cntp[2]~3 ),
	.cout1(\cntp[2]~3COUT1_21 ));
// synopsys translate_off
defparam \cntp[2] .cin0_used = "true";
defparam \cntp[2] .cin1_used = "true";
defparam \cntp[2] .lut_mask = "3c3f";
defparam \cntp[2] .operation_mode = "arithmetic";
defparam \cntp[2] .output_mode = "reg_only";
defparam \cntp[2] .register_cascade_mode = "off";
defparam \cntp[2] .sum_lutc_input = "cin";
defparam \cntp[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N2
maxii_lcell \cntp[3] (
// Equation(s):
// cntp[3] = DFFEAS((cntp[3] $ ((!\cntp[2]~3 ))), GLOBAL(\clk~combout ), VCC, , , , , , )
// \cntp[3]~17  = CARRY(((cntp[3] & !\cntp[2]~3 )))
// \cntp[3]~17COUT1_22  = CARRY(((cntp[3] & !\cntp[2]~3COUT1_21 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(cntp[3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\cntp[2]~3 ),
	.cin1(\cntp[2]~3COUT1_21 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cntp[3]),
	.cout(),
	.cout0(\cntp[3]~17 ),
	.cout1(\cntp[3]~17COUT1_22 ));
// synopsys translate_off
defparam \cntp[3] .cin0_used = "true";
defparam \cntp[3] .cin1_used = "true";
defparam \cntp[3] .lut_mask = "c30c";
defparam \cntp[3] .operation_mode = "arithmetic";
defparam \cntp[3] .output_mode = "reg_only";
defparam \cntp[3] .register_cascade_mode = "off";
defparam \cntp[3] .sum_lutc_input = "cin";
defparam \cntp[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N3
maxii_lcell \cntp[4] (
// Equation(s):
// cntp[4] = DFFEAS(cntp[4] $ ((((\cntp[3]~17 )))), GLOBAL(\clk~combout ), VCC, , , , , , )
// \cntp[4]~15  = CARRY(((!\cntp[3]~17 )) # (!cntp[4]))
// \cntp[4]~15COUT1_23  = CARRY(((!\cntp[3]~17COUT1_22 )) # (!cntp[4]))

	.clk(\clk~combout ),
	.dataa(cntp[4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\cntp[3]~17 ),
	.cin1(\cntp[3]~17COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cntp[4]),
	.cout(),
	.cout0(\cntp[4]~15 ),
	.cout1(\cntp[4]~15COUT1_23 ));
// synopsys translate_off
defparam \cntp[4] .cin0_used = "true";
defparam \cntp[4] .cin1_used = "true";
defparam \cntp[4] .lut_mask = "5a5f";
defparam \cntp[4] .operation_mode = "arithmetic";
defparam \cntp[4] .output_mode = "reg_only";
defparam \cntp[4] .register_cascade_mode = "off";
defparam \cntp[4] .sum_lutc_input = "cin";
defparam \cntp[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N4
maxii_lcell \cntp[5] (
// Equation(s):
// cntp[5] = DFFEAS(cntp[5] $ ((((!\cntp[4]~15 )))), GLOBAL(\clk~combout ), VCC, , , , , , )
// \cntp[5]~13  = CARRY((cntp[5] & ((!\cntp[4]~15COUT1_23 ))))

	.clk(\clk~combout ),
	.dataa(cntp[5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\cntp[4]~15 ),
	.cin1(\cntp[4]~15COUT1_23 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cntp[5]),
	.cout(\cntp[5]~13 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cntp[5] .cin0_used = "true";
defparam \cntp[5] .cin1_used = "true";
defparam \cntp[5] .lut_mask = "a50a";
defparam \cntp[5] .operation_mode = "arithmetic";
defparam \cntp[5] .output_mode = "reg_only";
defparam \cntp[5] .register_cascade_mode = "off";
defparam \cntp[5] .sum_lutc_input = "cin";
defparam \cntp[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N5
maxii_lcell \cntp[6] (
// Equation(s):
// cntp[6] = DFFEAS(cntp[6] $ ((((\cntp[5]~13 )))), GLOBAL(\clk~combout ), VCC, , , , , , )
// \cntp[6]~11  = CARRY(((!\cntp[5]~13 )) # (!cntp[6]))
// \cntp[6]~11COUT1_24  = CARRY(((!\cntp[5]~13 )) # (!cntp[6]))

	.clk(\clk~combout ),
	.dataa(cntp[6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\cntp[5]~13 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cntp[6]),
	.cout(),
	.cout0(\cntp[6]~11 ),
	.cout1(\cntp[6]~11COUT1_24 ));
// synopsys translate_off
defparam \cntp[6] .cin_used = "true";
defparam \cntp[6] .lut_mask = "5a5f";
defparam \cntp[6] .operation_mode = "arithmetic";
defparam \cntp[6] .output_mode = "reg_only";
defparam \cntp[6] .register_cascade_mode = "off";
defparam \cntp[6] .sum_lutc_input = "cin";
defparam \cntp[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N6
maxii_lcell \cntp[7] (
// Equation(s):
// cntp[7] = DFFEAS(cntp[7] $ ((((!(!\cntp[5]~13  & \cntp[6]~11 ) # (\cntp[5]~13  & \cntp[6]~11COUT1_24 ))))), GLOBAL(\clk~combout ), VCC, , , , , , )
// \cntp[7]~9  = CARRY((cntp[7] & ((!\cntp[6]~11 ))))
// \cntp[7]~9COUT1_25  = CARRY((cntp[7] & ((!\cntp[6]~11COUT1_24 ))))

	.clk(\clk~combout ),
	.dataa(cntp[7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\cntp[5]~13 ),
	.cin0(\cntp[6]~11 ),
	.cin1(\cntp[6]~11COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cntp[7]),
	.cout(),
	.cout0(\cntp[7]~9 ),
	.cout1(\cntp[7]~9COUT1_25 ));
// synopsys translate_off
defparam \cntp[7] .cin0_used = "true";
defparam \cntp[7] .cin1_used = "true";
defparam \cntp[7] .cin_used = "true";
defparam \cntp[7] .lut_mask = "a50a";
defparam \cntp[7] .operation_mode = "arithmetic";
defparam \cntp[7] .output_mode = "reg_only";
defparam \cntp[7] .register_cascade_mode = "off";
defparam \cntp[7] .sum_lutc_input = "cin";
defparam \cntp[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N7
maxii_lcell \cntp[8] (
// Equation(s):
// cntp[8] = DFFEAS((cntp[8] $ (((!\cntp[5]~13  & \cntp[7]~9 ) # (\cntp[5]~13  & \cntp[7]~9COUT1_25 )))), GLOBAL(\clk~combout ), VCC, , , , , , )
// \cntp[8]~7  = CARRY(((!\cntp[7]~9 ) # (!cntp[8])))
// \cntp[8]~7COUT1_26  = CARRY(((!\cntp[7]~9COUT1_25 ) # (!cntp[8])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(cntp[8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\cntp[5]~13 ),
	.cin0(\cntp[7]~9 ),
	.cin1(\cntp[7]~9COUT1_25 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cntp[8]),
	.cout(),
	.cout0(\cntp[8]~7 ),
	.cout1(\cntp[8]~7COUT1_26 ));
// synopsys translate_off
defparam \cntp[8] .cin0_used = "true";
defparam \cntp[8] .cin1_used = "true";
defparam \cntp[8] .cin_used = "true";
defparam \cntp[8] .lut_mask = "3c3f";
defparam \cntp[8] .operation_mode = "arithmetic";
defparam \cntp[8] .output_mode = "reg_only";
defparam \cntp[8] .register_cascade_mode = "off";
defparam \cntp[8] .sum_lutc_input = "cin";
defparam \cntp[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N8
maxii_lcell \cntp[9] (
// Equation(s):
// cntp[9] = DFFEAS((((!\cntp[5]~13  & \cntp[8]~7 ) # (\cntp[5]~13  & \cntp[8]~7COUT1_26 ) $ (!cntp[9]))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(cntp[9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\cntp[5]~13 ),
	.cin0(\cntp[8]~7 ),
	.cin1(\cntp[8]~7COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cntp[9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cntp[9] .cin0_used = "true";
defparam \cntp[9] .cin1_used = "true";
defparam \cntp[9] .cin_used = "true";
defparam \cntp[9] .lut_mask = "f00f";
defparam \cntp[9] .operation_mode = "normal";
defparam \cntp[9] .output_mode = "reg_only";
defparam \cntp[9] .register_cascade_mode = "off";
defparam \cntp[9] .sum_lutc_input = "cin";
defparam \cntp[9] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \sw~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\sw~combout ),
	.padio(sw));
// synopsys translate_off
defparam \sw~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X11_Y7_N6
maxii_lcell \test[1] (
// Equation(s):
// test[1] = DFFEAS((((test[0]) # (test[1]))), cntp[9], GLOBAL(\sw~combout ), , , , , , )

	.clk(cntp[9]),
	.dataa(vcc),
	.datab(vcc),
	.datac(test[0]),
	.datad(test[1]),
	.aclr(!\sw~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(test[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \test[1] .lut_mask = "fff0";
defparam \test[1] .operation_mode = "normal";
defparam \test[1] .output_mode = "reg_only";
defparam \test[1] .register_cascade_mode = "off";
defparam \test[1] .sum_lutc_input = "datac";
defparam \test[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N4
maxii_lcell \test[0] (
// Equation(s):
// test[0] = DFFEAS((((test[1]) # (!test[0]))), cntp[9], GLOBAL(\sw~combout ), , , , , , )

	.clk(cntp[9]),
	.dataa(vcc),
	.datab(vcc),
	.datac(test[1]),
	.datad(test[0]),
	.aclr(!\sw~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(test[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \test[0] .lut_mask = "f0ff";
defparam \test[0] .operation_mode = "normal";
defparam \test[0] .output_mode = "reg_only";
defparam \test[0] .register_cascade_mode = "off";
defparam \test[0] .sum_lutc_input = "datac";
defparam \test[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N3
maxii_lcell \LessThan14~0 (
// Equation(s):
// \LessThan14~0_combout  = (((!test[1]))) # (!test[0])

	.clk(gnd),
	.dataa(test[0]),
	.datab(vcc),
	.datac(test[1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan14~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan14~0 .lut_mask = "5f5f";
defparam \LessThan14~0 .operation_mode = "normal";
defparam \LessThan14~0 .output_mode = "comb_only";
defparam \LessThan14~0 .register_cascade_mode = "off";
defparam \LessThan14~0 .sum_lutc_input = "datac";
defparam \LessThan14~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_124,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \btn[7]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\btn~combout [7]),
	.padio(btn[7]));
// synopsys translate_off
defparam \btn[7]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X6_Y9_N1
maxii_lcell \u8|key_rst_pre[0] (
// Equation(s):
// \u8|key_rst_pre [0] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u8|key_rst [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u8|key_rst [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u8|key_rst_pre [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u8|key_rst_pre[0] .lut_mask = "0000";
defparam \u8|key_rst_pre[0] .operation_mode = "normal";
defparam \u8|key_rst_pre[0] .output_mode = "reg_only";
defparam \u8|key_rst_pre[0] .register_cascade_mode = "off";
defparam \u8|key_rst_pre[0] .sum_lutc_input = "datac";
defparam \u8|key_rst_pre[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y9_N5
maxii_lcell \u8|key_rst[0] (
// Equation(s):
// \u8|key_edge[0]~0  = (((D8_key_rst[0] & !\u8|key_rst_pre [0])))
// \u8|key_rst [0] = DFFEAS(\u8|key_edge[0]~0 , GLOBAL(\clk~combout ), VCC, , , \btn~combout [7], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\btn~combout [7]),
	.datad(\u8|key_rst_pre [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u8|key_edge[0]~0 ),
	.regout(\u8|key_rst [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u8|key_rst[0] .lut_mask = "00f0";
defparam \u8|key_rst[0] .operation_mode = "normal";
defparam \u8|key_rst[0] .output_mode = "reg_and_comb";
defparam \u8|key_rst[0] .register_cascade_mode = "off";
defparam \u8|key_rst[0] .sum_lutc_input = "qfbk";
defparam \u8|key_rst[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y9_N9
maxii_lcell \u8|cnt[0] (
// Equation(s):
// \u8|cnt [0] = DFFEAS((((!\u8|key_rst_pre [0] & \u8|key_rst [0])) # (!\u8|cnt [0])), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u8|key_rst_pre [0]),
	.datac(\u8|key_rst [0]),
	.datad(\u8|cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u8|cnt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u8|cnt[0] .lut_mask = "30ff";
defparam \u8|cnt[0] .operation_mode = "normal";
defparam \u8|cnt[0] .output_mode = "reg_only";
defparam \u8|cnt[0] .register_cascade_mode = "off";
defparam \u8|cnt[0] .sum_lutc_input = "datac";
defparam \u8|cnt[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N6
maxii_lcell \u8|cnt[1] (
// Equation(s):
// \u8|cnt [1] = DFFEAS((\u8|key_rst_pre [0] & (\u8|cnt [1] $ (((\u8|cnt [0]))))) # (!\u8|key_rst_pre [0] & (!\u8|key_rst [0] & (\u8|cnt [1] $ (\u8|cnt [0])))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\u8|cnt [1]),
	.datab(\u8|key_rst_pre [0]),
	.datac(\u8|key_rst [0]),
	.datad(\u8|cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u8|cnt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u8|cnt[1] .lut_mask = "458a";
defparam \u8|cnt[1] .operation_mode = "normal";
defparam \u8|cnt[1] .output_mode = "reg_only";
defparam \u8|cnt[1] .register_cascade_mode = "off";
defparam \u8|cnt[1] .sum_lutc_input = "datac";
defparam \u8|cnt[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N0
maxii_lcell \u8|cnt[2] (
// Equation(s):
// \u8|cnt [2] = DFFEAS((!\u8|key_edge[0]~0  & (\u8|cnt [2] $ (((\u8|cnt [1] & \u8|cnt [0]))))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\u8|cnt [1]),
	.datab(\u8|cnt [0]),
	.datac(\u8|key_edge[0]~0 ),
	.datad(\u8|cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u8|cnt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u8|cnt[2] .lut_mask = "0708";
defparam \u8|cnt[2] .operation_mode = "normal";
defparam \u8|cnt[2] .output_mode = "reg_only";
defparam \u8|cnt[2] .register_cascade_mode = "off";
defparam \u8|cnt[2] .sum_lutc_input = "datac";
defparam \u8|cnt[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N3
maxii_lcell \u8|key_sec[0]~0 (
// Equation(s):
// \u8|key_sec[0]~0_combout  = ((\u8|cnt [2] & (\u8|cnt [1] & \u8|cnt [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u8|cnt [2]),
	.datac(\u8|cnt [1]),
	.datad(\u8|cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u8|key_sec[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u8|key_sec[0]~0 .lut_mask = "c000";
defparam \u8|key_sec[0]~0 .operation_mode = "normal";
defparam \u8|key_sec[0]~0 .output_mode = "comb_only";
defparam \u8|key_sec[0]~0 .register_cascade_mode = "off";
defparam \u8|key_sec[0]~0 .sum_lutc_input = "datac";
defparam \u8|key_sec[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N4
maxii_lcell \u8|cnt[3] (
// Equation(s):
// \u8|cnt [3] = DFFEAS((\u8|key_rst [0] & (\u8|key_rst_pre [0] & (\u8|cnt [3] $ (\u8|key_sec[0]~0_combout )))) # (!\u8|key_rst [0] & ((\u8|cnt [3] $ (\u8|key_sec[0]~0_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\u8|key_rst [0]),
	.datab(\u8|key_rst_pre [0]),
	.datac(\u8|cnt [3]),
	.datad(\u8|key_sec[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u8|cnt [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u8|cnt[3] .lut_mask = "0dd0";
defparam \u8|cnt[3] .operation_mode = "normal";
defparam \u8|cnt[3] .output_mode = "reg_only";
defparam \u8|cnt[3] .register_cascade_mode = "off";
defparam \u8|cnt[3] .sum_lutc_input = "datac";
defparam \u8|cnt[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N2
maxii_lcell \u8|key_sec[0] (
// Equation(s):
// \u8|key_sec [0] = DFFEAS((\u8|cnt [3] & ((\u8|key_sec[0]~0_combout  & ((\btn~combout [7]))) # (!\u8|key_sec[0]~0_combout  & (\u8|key_sec [0])))) # (!\u8|cnt [3] & (\u8|key_sec [0])), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\u8|key_sec [0]),
	.datab(\btn~combout [7]),
	.datac(\u8|cnt [3]),
	.datad(\u8|key_sec[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u8|key_sec [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u8|key_sec[0] .lut_mask = "caaa";
defparam \u8|key_sec[0] .operation_mode = "normal";
defparam \u8|key_sec[0] .output_mode = "reg_only";
defparam \u8|key_sec[0] .register_cascade_mode = "off";
defparam \u8|key_sec[0] .sum_lutc_input = "datac";
defparam \u8|key_sec[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N8
maxii_lcell \u8|key_sec_pre[0] (
// Equation(s):
// \u8|key_pulse [0] = LCELL((((!D8_key_sec_pre[0] & \u8|key_sec [0]))))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u8|key_sec [0]),
	.datad(\u8|key_sec [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u8|key_pulse [0]),
	.regout(\u8|key_sec_pre [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u8|key_sec_pre[0] .lut_mask = "0f00";
defparam \u8|key_sec_pre[0] .operation_mode = "normal";
defparam \u8|key_sec_pre[0] .output_mode = "comb_only";
defparam \u8|key_sec_pre[0] .register_cascade_mode = "off";
defparam \u8|key_sec_pre[0] .sum_lutc_input = "qfbk";
defparam \u8|key_sec_pre[0] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \btn[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\btn~combout [2]),
	.padio(btn[2]));
// synopsys translate_off
defparam \btn[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X14_Y5_N8
maxii_lcell \u3|key_rst_pre[0] (
// Equation(s):
// \u3|key_rst_pre [0] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u3|key_rst [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u3|key_rst [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u3|key_rst_pre [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u3|key_rst_pre[0] .lut_mask = "0000";
defparam \u3|key_rst_pre[0] .operation_mode = "normal";
defparam \u3|key_rst_pre[0] .output_mode = "reg_only";
defparam \u3|key_rst_pre[0] .register_cascade_mode = "off";
defparam \u3|key_rst_pre[0] .sum_lutc_input = "datac";
defparam \u3|key_rst_pre[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y5_N5
maxii_lcell \u3|key_rst[0] (
// Equation(s):
// \u3|key_edge[0]~0  = (((D3_key_rst[0] & !\u3|key_rst_pre [0])))
// \u3|key_rst [0] = DFFEAS(\u3|key_edge[0]~0 , GLOBAL(\clk~combout ), VCC, , , \btn~combout [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\btn~combout [2]),
	.datad(\u3|key_rst_pre [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u3|key_edge[0]~0 ),
	.regout(\u3|key_rst [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u3|key_rst[0] .lut_mask = "00f0";
defparam \u3|key_rst[0] .operation_mode = "normal";
defparam \u3|key_rst[0] .output_mode = "reg_and_comb";
defparam \u3|key_rst[0] .register_cascade_mode = "off";
defparam \u3|key_rst[0] .sum_lutc_input = "qfbk";
defparam \u3|key_rst[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y5_N7
maxii_lcell \u3|cnt[0] (
// Equation(s):
// \u3|cnt [0] = DFFEAS((((!\u3|key_rst_pre [0] & \u3|key_rst [0])) # (!\u3|cnt [0])), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u3|key_rst_pre [0]),
	.datac(\u3|cnt [0]),
	.datad(\u3|key_rst [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u3|cnt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u3|cnt[0] .lut_mask = "3f0f";
defparam \u3|cnt[0] .operation_mode = "normal";
defparam \u3|cnt[0] .output_mode = "reg_only";
defparam \u3|cnt[0] .register_cascade_mode = "off";
defparam \u3|cnt[0] .sum_lutc_input = "datac";
defparam \u3|cnt[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N0
maxii_lcell \u3|cnt[1] (
// Equation(s):
// \u3|cnt [1] = DFFEAS((\u3|key_rst_pre [0] & (\u3|cnt [0] $ ((\u3|cnt [1])))) # (!\u3|key_rst_pre [0] & (!\u3|key_rst [0] & (\u3|cnt [0] $ (\u3|cnt [1])))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\u3|key_rst_pre [0]),
	.datab(\u3|cnt [0]),
	.datac(\u3|cnt [1]),
	.datad(\u3|key_rst [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u3|cnt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u3|cnt[1] .lut_mask = "283c";
defparam \u3|cnt[1] .operation_mode = "normal";
defparam \u3|cnt[1] .output_mode = "reg_only";
defparam \u3|cnt[1] .register_cascade_mode = "off";
defparam \u3|cnt[1] .sum_lutc_input = "datac";
defparam \u3|cnt[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N3
maxii_lcell \u3|cnt[2] (
// Equation(s):
// \u3|cnt [2] = DFFEAS((!\u3|key_edge[0]~0  & (\u3|cnt [2] $ (((\u3|cnt [0] & \u3|cnt [1]))))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\u3|cnt [0]),
	.datab(\u3|cnt [1]),
	.datac(\u3|key_edge[0]~0 ),
	.datad(\u3|cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u3|cnt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u3|cnt[2] .lut_mask = "0708";
defparam \u3|cnt[2] .operation_mode = "normal";
defparam \u3|cnt[2] .output_mode = "reg_only";
defparam \u3|cnt[2] .register_cascade_mode = "off";
defparam \u3|cnt[2] .sum_lutc_input = "datac";
defparam \u3|cnt[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N1
maxii_lcell \u3|key_sec[0]~0 (
// Equation(s):
// \u3|key_sec[0]~0_combout  = ((\u3|cnt [1] & (\u3|cnt [0] & \u3|cnt [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u3|cnt [1]),
	.datac(\u3|cnt [0]),
	.datad(\u3|cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u3|key_sec[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u3|key_sec[0]~0 .lut_mask = "c000";
defparam \u3|key_sec[0]~0 .operation_mode = "normal";
defparam \u3|key_sec[0]~0 .output_mode = "comb_only";
defparam \u3|key_sec[0]~0 .register_cascade_mode = "off";
defparam \u3|key_sec[0]~0 .sum_lutc_input = "datac";
defparam \u3|key_sec[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N9
maxii_lcell \u3|cnt[3] (
// Equation(s):
// \u3|cnt [3] = DFFEAS((\u3|key_rst [0] & (\u3|key_rst_pre [0] & (\u3|cnt [3] $ (\u3|key_sec[0]~0_combout )))) # (!\u3|key_rst [0] & ((\u3|cnt [3] $ (\u3|key_sec[0]~0_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\u3|key_rst [0]),
	.datab(\u3|key_rst_pre [0]),
	.datac(\u3|cnt [3]),
	.datad(\u3|key_sec[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u3|cnt [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u3|cnt[3] .lut_mask = "0dd0";
defparam \u3|cnt[3] .operation_mode = "normal";
defparam \u3|cnt[3] .output_mode = "reg_only";
defparam \u3|cnt[3] .register_cascade_mode = "off";
defparam \u3|cnt[3] .sum_lutc_input = "datac";
defparam \u3|cnt[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N2
maxii_lcell \u3|key_sec[0] (
// Equation(s):
// \u3|key_sec [0] = DFFEAS((\u3|cnt [3] & ((\u3|key_sec[0]~0_combout  & (\btn~combout [2])) # (!\u3|key_sec[0]~0_combout  & ((\u3|key_sec [0]))))) # (!\u3|cnt [3] & (((\u3|key_sec [0])))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\btn~combout [2]),
	.datab(\u3|key_sec [0]),
	.datac(\u3|cnt [3]),
	.datad(\u3|key_sec[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u3|key_sec [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u3|key_sec[0] .lut_mask = "accc";
defparam \u3|key_sec[0] .operation_mode = "normal";
defparam \u3|key_sec[0] .output_mode = "reg_only";
defparam \u3|key_sec[0] .register_cascade_mode = "off";
defparam \u3|key_sec[0] .sum_lutc_input = "datac";
defparam \u3|key_sec[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N4
maxii_lcell \u3|key_sec_pre[0] (
// Equation(s):
// \u3|key_pulse [0] = LCELL((((!D3_key_sec_pre[0] & \u3|key_sec [0]))))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u3|key_sec [0]),
	.datad(\u3|key_sec [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u3|key_pulse [0]),
	.regout(\u3|key_sec_pre [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u3|key_sec_pre[0] .lut_mask = "0f00";
defparam \u3|key_sec_pre[0] .operation_mode = "normal";
defparam \u3|key_sec_pre[0] .output_mode = "comb_only";
defparam \u3|key_sec_pre[0] .register_cascade_mode = "off";
defparam \u3|key_sec_pre[0] .sum_lutc_input = "qfbk";
defparam \u3|key_sec_pre[0] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \btn[3]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\btn~combout [3]),
	.padio(btn[3]));
// synopsys translate_off
defparam \btn[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X16_Y7_N9
maxii_lcell \u4|key_rst_pre[0] (
// Equation(s):
// \u4|key_rst_pre [0] = DFFEAS((((\u4|key_rst [0]))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u4|key_rst [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u4|key_rst_pre [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u4|key_rst_pre[0] .lut_mask = "ff00";
defparam \u4|key_rst_pre[0] .operation_mode = "normal";
defparam \u4|key_rst_pre[0] .output_mode = "reg_only";
defparam \u4|key_rst_pre[0] .register_cascade_mode = "off";
defparam \u4|key_rst_pre[0] .sum_lutc_input = "datac";
defparam \u4|key_rst_pre[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N0
maxii_lcell \u4|key_rst[0] (
// Equation(s):
// \u4|key_edge[0]~0  = (((D4_key_rst[0] & !\u4|key_rst_pre [0])))
// \u4|key_rst [0] = DFFEAS(\u4|key_edge[0]~0 , GLOBAL(\clk~combout ), VCC, , , \btn~combout [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\btn~combout [3]),
	.datad(\u4|key_rst_pre [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u4|key_edge[0]~0 ),
	.regout(\u4|key_rst [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u4|key_rst[0] .lut_mask = "00f0";
defparam \u4|key_rst[0] .operation_mode = "normal";
defparam \u4|key_rst[0] .output_mode = "reg_and_comb";
defparam \u4|key_rst[0] .register_cascade_mode = "off";
defparam \u4|key_rst[0] .sum_lutc_input = "qfbk";
defparam \u4|key_rst[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y7_N2
maxii_lcell \u4|cnt[0] (
// Equation(s):
// \u4|cnt [0] = DFFEAS((((!\u4|key_rst_pre [0] & \u4|key_rst [0])) # (!\u4|cnt [0])), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u4|key_rst_pre [0]),
	.datac(\u4|cnt [0]),
	.datad(\u4|key_rst [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u4|cnt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u4|cnt[0] .lut_mask = "3f0f";
defparam \u4|cnt[0] .operation_mode = "normal";
defparam \u4|cnt[0] .output_mode = "reg_only";
defparam \u4|cnt[0] .register_cascade_mode = "off";
defparam \u4|cnt[0] .sum_lutc_input = "datac";
defparam \u4|cnt[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N7
maxii_lcell \u4|cnt[1] (
// Equation(s):
// \u4|cnt [1] = DFFEAS((\u4|key_rst_pre [0] & (\u4|cnt [0] $ ((\u4|cnt [1])))) # (!\u4|key_rst_pre [0] & (!\u4|key_rst [0] & (\u4|cnt [0] $ (\u4|cnt [1])))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\u4|cnt [0]),
	.datab(\u4|key_rst_pre [0]),
	.datac(\u4|cnt [1]),
	.datad(\u4|key_rst [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u4|cnt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u4|cnt[1] .lut_mask = "485a";
defparam \u4|cnt[1] .operation_mode = "normal";
defparam \u4|cnt[1] .output_mode = "reg_only";
defparam \u4|cnt[1] .register_cascade_mode = "off";
defparam \u4|cnt[1] .sum_lutc_input = "datac";
defparam \u4|cnt[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N1
maxii_lcell \u4|cnt[2] (
// Equation(s):
// \u4|cnt [2] = DFFEAS((!\u4|key_edge[0]~0  & (\u4|cnt [2] $ (((\u4|cnt [0] & \u4|cnt [1]))))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\u4|cnt [0]),
	.datab(\u4|cnt [2]),
	.datac(\u4|cnt [1]),
	.datad(\u4|key_edge[0]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u4|cnt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u4|cnt[2] .lut_mask = "006c";
defparam \u4|cnt[2] .operation_mode = "normal";
defparam \u4|cnt[2] .output_mode = "reg_only";
defparam \u4|cnt[2] .register_cascade_mode = "off";
defparam \u4|cnt[2] .sum_lutc_input = "datac";
defparam \u4|cnt[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N5
maxii_lcell \u4|key_sec[0]~0 (
// Equation(s):
// \u4|key_sec[0]~0_combout  = ((\u4|cnt [2] & (\u4|cnt [1] & \u4|cnt [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u4|cnt [2]),
	.datac(\u4|cnt [1]),
	.datad(\u4|cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u4|key_sec[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u4|key_sec[0]~0 .lut_mask = "c000";
defparam \u4|key_sec[0]~0 .operation_mode = "normal";
defparam \u4|key_sec[0]~0 .output_mode = "comb_only";
defparam \u4|key_sec[0]~0 .register_cascade_mode = "off";
defparam \u4|key_sec[0]~0 .sum_lutc_input = "datac";
defparam \u4|key_sec[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N6
maxii_lcell \u4|cnt[3] (
// Equation(s):
// \u4|cnt [3] = DFFEAS((\u4|key_rst [0] & (\u4|key_rst_pre [0] & (\u4|cnt [3] $ (\u4|key_sec[0]~0_combout )))) # (!\u4|key_rst [0] & (\u4|cnt [3] $ (((\u4|key_sec[0]~0_combout ))))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\u4|cnt [3]),
	.datab(\u4|key_rst [0]),
	.datac(\u4|key_rst_pre [0]),
	.datad(\u4|key_sec[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u4|cnt [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u4|cnt[3] .lut_mask = "51a2";
defparam \u4|cnt[3] .operation_mode = "normal";
defparam \u4|cnt[3] .output_mode = "reg_only";
defparam \u4|cnt[3] .register_cascade_mode = "off";
defparam \u4|cnt[3] .sum_lutc_input = "datac";
defparam \u4|cnt[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N3
maxii_lcell \u4|key_sec[0] (
// Equation(s):
// \u4|key_sec [0] = DFFEAS((\u4|cnt [3] & ((\u4|key_sec[0]~0_combout  & (\btn~combout [3])) # (!\u4|key_sec[0]~0_combout  & ((\u4|key_sec [0]))))) # (!\u4|cnt [3] & (((\u4|key_sec [0])))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\btn~combout [3]),
	.datab(\u4|cnt [3]),
	.datac(\u4|key_sec[0]~0_combout ),
	.datad(\u4|key_sec [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u4|key_sec [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u4|key_sec[0] .lut_mask = "bf80";
defparam \u4|key_sec[0] .operation_mode = "normal";
defparam \u4|key_sec[0] .output_mode = "reg_only";
defparam \u4|key_sec[0] .register_cascade_mode = "off";
defparam \u4|key_sec[0] .sum_lutc_input = "datac";
defparam \u4|key_sec[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N4
maxii_lcell \u4|key_sec_pre[0] (
// Equation(s):
// \u4|key_pulse [0] = LCELL((((!D4_key_sec_pre[0] & \u4|key_sec [0]))))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u4|key_sec [0]),
	.datad(\u4|key_sec [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u4|key_pulse [0]),
	.regout(\u4|key_sec_pre [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u4|key_sec_pre[0] .lut_mask = "0f00";
defparam \u4|key_sec_pre[0] .operation_mode = "normal";
defparam \u4|key_sec_pre[0] .output_mode = "comb_only";
defparam \u4|key_sec_pre[0] .register_cascade_mode = "off";
defparam \u4|key_sec_pre[0] .sum_lutc_input = "qfbk";
defparam \u4|key_sec_pre[0] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_61,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \btn[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\btn~combout [0]),
	.padio(btn[0]));
// synopsys translate_off
defparam \btn[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X16_Y9_N8
maxii_lcell \u1|key_rst_pre[0] (
// Equation(s):
// \u1|key_rst_pre [0] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u1|key_rst [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u1|key_rst [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u1|key_rst_pre [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|key_rst_pre[0] .lut_mask = "0000";
defparam \u1|key_rst_pre[0] .operation_mode = "normal";
defparam \u1|key_rst_pre[0] .output_mode = "reg_only";
defparam \u1|key_rst_pre[0] .register_cascade_mode = "off";
defparam \u1|key_rst_pre[0] .sum_lutc_input = "datac";
defparam \u1|key_rst_pre[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y9_N6
maxii_lcell \u1|key_rst[0] (
// Equation(s):
// \u1|key_edge[0]~0  = (((D1_key_rst[0] & !\u1|key_rst_pre [0])))
// \u1|key_rst [0] = DFFEAS(\u1|key_edge[0]~0 , GLOBAL(\clk~combout ), VCC, , , \btn~combout [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\btn~combout [0]),
	.datad(\u1|key_rst_pre [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|key_edge[0]~0 ),
	.regout(\u1|key_rst [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|key_rst[0] .lut_mask = "00f0";
defparam \u1|key_rst[0] .operation_mode = "normal";
defparam \u1|key_rst[0] .output_mode = "reg_and_comb";
defparam \u1|key_rst[0] .register_cascade_mode = "off";
defparam \u1|key_rst[0] .sum_lutc_input = "qfbk";
defparam \u1|key_rst[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y9_N9
maxii_lcell \u1|cnt[0] (
// Equation(s):
// \u1|cnt [0] = DFFEAS((((!\u1|key_rst_pre [0] & \u1|key_rst [0])) # (!\u1|cnt [0])), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u1|key_rst_pre [0]),
	.datac(\u1|key_rst [0]),
	.datad(\u1|cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u1|cnt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|cnt[0] .lut_mask = "30ff";
defparam \u1|cnt[0] .operation_mode = "normal";
defparam \u1|cnt[0] .output_mode = "reg_only";
defparam \u1|cnt[0] .register_cascade_mode = "off";
defparam \u1|cnt[0] .sum_lutc_input = "datac";
defparam \u1|cnt[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N4
maxii_lcell \u1|cnt[1] (
// Equation(s):
// \u1|cnt [1] = DFFEAS((\u1|key_rst [0] & (\u1|key_rst_pre [0] & (\u1|cnt [1] $ (\u1|cnt [0])))) # (!\u1|key_rst [0] & ((\u1|cnt [1] $ (\u1|cnt [0])))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\u1|key_rst [0]),
	.datab(\u1|key_rst_pre [0]),
	.datac(\u1|cnt [1]),
	.datad(\u1|cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u1|cnt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|cnt[1] .lut_mask = "0dd0";
defparam \u1|cnt[1] .operation_mode = "normal";
defparam \u1|cnt[1] .output_mode = "reg_only";
defparam \u1|cnt[1] .register_cascade_mode = "off";
defparam \u1|cnt[1] .sum_lutc_input = "datac";
defparam \u1|cnt[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N2
maxii_lcell \u1|cnt[2] (
// Equation(s):
// \u1|cnt [2] = DFFEAS((!\u1|key_edge[0]~0  & (\u1|cnt [2] $ (((\u1|cnt [0] & \u1|cnt [1]))))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\u1|cnt [2]),
	.datab(\u1|cnt [0]),
	.datac(\u1|cnt [1]),
	.datad(\u1|key_edge[0]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u1|cnt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|cnt[2] .lut_mask = "006a";
defparam \u1|cnt[2] .operation_mode = "normal";
defparam \u1|cnt[2] .output_mode = "reg_only";
defparam \u1|cnt[2] .register_cascade_mode = "off";
defparam \u1|cnt[2] .sum_lutc_input = "datac";
defparam \u1|cnt[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N0
maxii_lcell \u1|key_sec[0]~0 (
// Equation(s):
// \u1|key_sec[0]~0_combout  = ((\u1|cnt [2] & (\u1|cnt [1] & \u1|cnt [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u1|cnt [2]),
	.datac(\u1|cnt [1]),
	.datad(\u1|cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|key_sec[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|key_sec[0]~0 .lut_mask = "c000";
defparam \u1|key_sec[0]~0 .operation_mode = "normal";
defparam \u1|key_sec[0]~0 .output_mode = "comb_only";
defparam \u1|key_sec[0]~0 .register_cascade_mode = "off";
defparam \u1|key_sec[0]~0 .sum_lutc_input = "datac";
defparam \u1|key_sec[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N7
maxii_lcell \u1|cnt[3] (
// Equation(s):
// \u1|cnt [3] = DFFEAS((\u1|key_rst [0] & (\u1|key_rst_pre [0] & (\u1|cnt [3] $ (\u1|key_sec[0]~0_combout )))) # (!\u1|key_rst [0] & ((\u1|cnt [3] $ (\u1|key_sec[0]~0_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\u1|key_rst [0]),
	.datab(\u1|key_rst_pre [0]),
	.datac(\u1|cnt [3]),
	.datad(\u1|key_sec[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u1|cnt [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|cnt[3] .lut_mask = "0dd0";
defparam \u1|cnt[3] .operation_mode = "normal";
defparam \u1|cnt[3] .output_mode = "reg_only";
defparam \u1|cnt[3] .register_cascade_mode = "off";
defparam \u1|cnt[3] .sum_lutc_input = "datac";
defparam \u1|cnt[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N1
maxii_lcell \u1|key_sec[0] (
// Equation(s):
// \u1|key_sec [0] = DFFEAS((\u1|cnt [3] & ((\u1|key_sec[0]~0_combout  & ((\btn~combout [0]))) # (!\u1|key_sec[0]~0_combout  & (\u1|key_sec [0])))) # (!\u1|cnt [3] & (\u1|key_sec [0])), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\u1|key_sec [0]),
	.datab(\btn~combout [0]),
	.datac(\u1|cnt [3]),
	.datad(\u1|key_sec[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u1|key_sec [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|key_sec[0] .lut_mask = "caaa";
defparam \u1|key_sec[0] .operation_mode = "normal";
defparam \u1|key_sec[0] .output_mode = "reg_only";
defparam \u1|key_sec[0] .register_cascade_mode = "off";
defparam \u1|key_sec[0] .sum_lutc_input = "datac";
defparam \u1|key_sec[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N3
maxii_lcell \u1|key_sec_pre[0] (
// Equation(s):
// \u1|key_pulse [0] = LCELL((((!D1_key_sec_pre[0] & \u1|key_sec [0]))))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u1|key_sec [0]),
	.datad(\u1|key_sec [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|key_pulse [0]),
	.regout(\u1|key_sec_pre [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|key_sec_pre[0] .lut_mask = "0f00";
defparam \u1|key_sec_pre[0] .operation_mode = "normal";
defparam \u1|key_sec_pre[0] .output_mode = "comb_only";
defparam \u1|key_sec_pre[0] .register_cascade_mode = "off";
defparam \u1|key_sec_pre[0] .sum_lutc_input = "qfbk";
defparam \u1|key_sec_pre[0] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \btn[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\btn~combout [1]),
	.padio(btn[1]));
// synopsys translate_off
defparam \btn[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X12_Y9_N4
maxii_lcell \u2|key_rst[0] (
// Equation(s):
// \u2|key_edge[0]~0  = (((D2_key_rst[0] & !\u2|key_rst_pre [0])))
// \u2|key_rst [0] = DFFEAS(\u2|key_edge[0]~0 , GLOBAL(\clk~combout ), VCC, , , \btn~combout [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\btn~combout [1]),
	.datad(\u2|key_rst_pre [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|key_edge[0]~0 ),
	.regout(\u2|key_rst [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|key_rst[0] .lut_mask = "00f0";
defparam \u2|key_rst[0] .operation_mode = "normal";
defparam \u2|key_rst[0] .output_mode = "reg_and_comb";
defparam \u2|key_rst[0] .register_cascade_mode = "off";
defparam \u2|key_rst[0] .sum_lutc_input = "qfbk";
defparam \u2|key_rst[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y9_N1
maxii_lcell \u2|key_rst_pre[0] (
// Equation(s):
// \u2|key_rst_pre [0] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u2|key_rst [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u2|key_rst [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|key_rst_pre [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|key_rst_pre[0] .lut_mask = "0000";
defparam \u2|key_rst_pre[0] .operation_mode = "normal";
defparam \u2|key_rst_pre[0] .output_mode = "reg_only";
defparam \u2|key_rst_pre[0] .register_cascade_mode = "off";
defparam \u2|key_rst_pre[0] .sum_lutc_input = "datac";
defparam \u2|key_rst_pre[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y9_N3
maxii_lcell \u2|cnt[0] (
// Equation(s):
// \u2|cnt [0] = DFFEAS((((!\u2|key_rst_pre [0] & \u2|key_rst [0])) # (!\u2|cnt [0])), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u2|key_rst_pre [0]),
	.datac(\u2|key_rst [0]),
	.datad(\u2|cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|cnt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|cnt[0] .lut_mask = "30ff";
defparam \u2|cnt[0] .operation_mode = "normal";
defparam \u2|cnt[0] .output_mode = "reg_only";
defparam \u2|cnt[0] .register_cascade_mode = "off";
defparam \u2|cnt[0] .sum_lutc_input = "datac";
defparam \u2|cnt[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N9
maxii_lcell \u2|cnt[1] (
// Equation(s):
// \u2|cnt [1] = DFFEAS((\u2|key_rst_pre [0] & ((\u2|cnt [1] $ (\u2|cnt [0])))) # (!\u2|key_rst_pre [0] & (!\u2|key_rst [0] & (\u2|cnt [1] $ (\u2|cnt [0])))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\u2|key_rst_pre [0]),
	.datab(\u2|key_rst [0]),
	.datac(\u2|cnt [1]),
	.datad(\u2|cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|cnt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|cnt[1] .lut_mask = "0bb0";
defparam \u2|cnt[1] .operation_mode = "normal";
defparam \u2|cnt[1] .output_mode = "reg_only";
defparam \u2|cnt[1] .register_cascade_mode = "off";
defparam \u2|cnt[1] .sum_lutc_input = "datac";
defparam \u2|cnt[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N5
maxii_lcell \u2|cnt[2] (
// Equation(s):
// \u2|cnt [2] = DFFEAS((!\u2|key_edge[0]~0  & (\u2|cnt [2] $ (((\u2|cnt [0] & \u2|cnt [1]))))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\u2|cnt [0]),
	.datab(\u2|cnt [2]),
	.datac(\u2|cnt [1]),
	.datad(\u2|key_edge[0]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|cnt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|cnt[2] .lut_mask = "006c";
defparam \u2|cnt[2] .operation_mode = "normal";
defparam \u2|cnt[2] .output_mode = "reg_only";
defparam \u2|cnt[2] .register_cascade_mode = "off";
defparam \u2|cnt[2] .sum_lutc_input = "datac";
defparam \u2|cnt[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N6
maxii_lcell \u2|key_sec[0]~0 (
// Equation(s):
// \u2|key_sec[0]~0_combout  = ((\u2|cnt [1] & (\u2|cnt [2] & \u2|cnt [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u2|cnt [1]),
	.datac(\u2|cnt [2]),
	.datad(\u2|cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|key_sec[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|key_sec[0]~0 .lut_mask = "c000";
defparam \u2|key_sec[0]~0 .operation_mode = "normal";
defparam \u2|key_sec[0]~0 .output_mode = "comb_only";
defparam \u2|key_sec[0]~0 .register_cascade_mode = "off";
defparam \u2|key_sec[0]~0 .sum_lutc_input = "datac";
defparam \u2|key_sec[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N7
maxii_lcell \u2|cnt[3] (
// Equation(s):
// \u2|cnt [3] = DFFEAS((\u2|key_rst_pre [0] & (\u2|cnt [3] $ (((\u2|key_sec[0]~0_combout ))))) # (!\u2|key_rst_pre [0] & (!\u2|key_rst [0] & (\u2|cnt [3] $ (\u2|key_sec[0]~0_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\u2|cnt [3]),
	.datab(\u2|key_rst_pre [0]),
	.datac(\u2|key_rst [0]),
	.datad(\u2|key_sec[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|cnt [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|cnt[3] .lut_mask = "458a";
defparam \u2|cnt[3] .operation_mode = "normal";
defparam \u2|cnt[3] .output_mode = "reg_only";
defparam \u2|cnt[3] .register_cascade_mode = "off";
defparam \u2|cnt[3] .sum_lutc_input = "datac";
defparam \u2|cnt[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N2
maxii_lcell \u2|key_sec[0] (
// Equation(s):
// \u2|key_sec [0] = DFFEAS((\u2|cnt [3] & ((\u2|key_sec[0]~0_combout  & ((\btn~combout [1]))) # (!\u2|key_sec[0]~0_combout  & (\u2|key_sec [0])))) # (!\u2|cnt [3] & (\u2|key_sec [0])), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\u2|key_sec [0]),
	.datab(\btn~combout [1]),
	.datac(\u2|cnt [3]),
	.datad(\u2|key_sec[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|key_sec [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|key_sec[0] .lut_mask = "caaa";
defparam \u2|key_sec[0] .operation_mode = "normal";
defparam \u2|key_sec[0] .output_mode = "reg_only";
defparam \u2|key_sec[0] .register_cascade_mode = "off";
defparam \u2|key_sec[0] .sum_lutc_input = "datac";
defparam \u2|key_sec[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N8
maxii_lcell \u2|key_sec_pre[0] (
// Equation(s):
// \u2|key_pulse [0] = LCELL((((!D2_key_sec_pre[0] & \u2|key_sec [0]))))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u2|key_sec [0]),
	.datad(\u2|key_sec [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|key_pulse [0]),
	.regout(\u2|key_sec_pre [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|key_sec_pre[0] .lut_mask = "0f00";
defparam \u2|key_sec_pre[0] .operation_mode = "normal";
defparam \u2|key_sec_pre[0] .output_mode = "comb_only";
defparam \u2|key_sec_pre[0] .register_cascade_mode = "off";
defparam \u2|key_sec_pre[0] .sum_lutc_input = "qfbk";
defparam \u2|key_sec_pre[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y9_N6
maxii_lcell \always0~0 (
// Equation(s):
// \always0~0_combout  = (((\u1|key_pulse [0]) # (\u2|key_pulse [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u1|key_pulse [0]),
	.datad(\u2|key_pulse [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\always0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \always0~0 .lut_mask = "fff0";
defparam \always0~0 .operation_mode = "normal";
defparam \always0~0 .output_mode = "comb_only";
defparam \always0~0 .register_cascade_mode = "off";
defparam \always0~0 .sum_lutc_input = "datac";
defparam \always0~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_123,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \btn[6]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\btn~combout [6]),
	.padio(btn[6]));
// synopsys translate_off
defparam \btn[6]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X12_Y10_N9
maxii_lcell \u7|key_rst_pre[0] (
// Equation(s):
// \u7|key_rst_pre [0] = DFFEAS((((\u7|key_rst [0]))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|key_rst [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u7|key_rst_pre [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u7|key_rst_pre[0] .lut_mask = "ff00";
defparam \u7|key_rst_pre[0] .operation_mode = "normal";
defparam \u7|key_rst_pre[0] .output_mode = "reg_only";
defparam \u7|key_rst_pre[0] .register_cascade_mode = "off";
defparam \u7|key_rst_pre[0] .sum_lutc_input = "datac";
defparam \u7|key_rst_pre[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N8
maxii_lcell \u7|key_rst[0] (
// Equation(s):
// \u7|key_edge[0]~0  = (((D7_key_rst[0] & !\u7|key_rst_pre [0])))
// \u7|key_rst [0] = DFFEAS(\u7|key_edge[0]~0 , GLOBAL(\clk~combout ), VCC, , , \btn~combout [6], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\btn~combout [6]),
	.datad(\u7|key_rst_pre [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u7|key_edge[0]~0 ),
	.regout(\u7|key_rst [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u7|key_rst[0] .lut_mask = "00f0";
defparam \u7|key_rst[0] .operation_mode = "normal";
defparam \u7|key_rst[0] .output_mode = "reg_and_comb";
defparam \u7|key_rst[0] .register_cascade_mode = "off";
defparam \u7|key_rst[0] .sum_lutc_input = "qfbk";
defparam \u7|key_rst[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y10_N1
maxii_lcell \u7|cnt[0] (
// Equation(s):
// \u7|cnt [0] = DFFEAS((((\u7|key_rst [0] & !\u7|key_rst_pre [0])) # (!\u7|cnt [0])), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u7|key_rst [0]),
	.datac(\u7|key_rst_pre [0]),
	.datad(\u7|cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u7|cnt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u7|cnt[0] .lut_mask = "0cff";
defparam \u7|cnt[0] .operation_mode = "normal";
defparam \u7|cnt[0] .output_mode = "reg_only";
defparam \u7|cnt[0] .register_cascade_mode = "off";
defparam \u7|cnt[0] .sum_lutc_input = "datac";
defparam \u7|cnt[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N4
maxii_lcell \u7|cnt[1] (
// Equation(s):
// \u7|cnt [1] = DFFEAS((\u7|key_rst [0] & (\u7|key_rst_pre [0] & (\u7|cnt [1] $ (\u7|cnt [0])))) # (!\u7|key_rst [0] & (\u7|cnt [1] $ (((\u7|cnt [0]))))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\u7|cnt [1]),
	.datab(\u7|key_rst [0]),
	.datac(\u7|key_rst_pre [0]),
	.datad(\u7|cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u7|cnt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u7|cnt[1] .lut_mask = "51a2";
defparam \u7|cnt[1] .operation_mode = "normal";
defparam \u7|cnt[1] .output_mode = "reg_only";
defparam \u7|cnt[1] .register_cascade_mode = "off";
defparam \u7|cnt[1] .sum_lutc_input = "datac";
defparam \u7|cnt[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N0
maxii_lcell \u7|cnt[2] (
// Equation(s):
// \u7|cnt [2] = DFFEAS((!\u7|key_edge[0]~0  & (\u7|cnt [2] $ (((\u7|cnt [1] & \u7|cnt [0]))))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\u7|cnt [1]),
	.datab(\u7|cnt [0]),
	.datac(\u7|cnt [2]),
	.datad(\u7|key_edge[0]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u7|cnt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u7|cnt[2] .lut_mask = "0078";
defparam \u7|cnt[2] .operation_mode = "normal";
defparam \u7|cnt[2] .output_mode = "reg_only";
defparam \u7|cnt[2] .register_cascade_mode = "off";
defparam \u7|cnt[2] .sum_lutc_input = "datac";
defparam \u7|cnt[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N2
maxii_lcell \u7|key_sec[0]~0 (
// Equation(s):
// \u7|key_sec[0]~0_combout  = ((\u7|cnt [2] & (\u7|cnt [1] & \u7|cnt [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u7|cnt [2]),
	.datac(\u7|cnt [1]),
	.datad(\u7|cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u7|key_sec[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u7|key_sec[0]~0 .lut_mask = "c000";
defparam \u7|key_sec[0]~0 .operation_mode = "normal";
defparam \u7|key_sec[0]~0 .output_mode = "comb_only";
defparam \u7|key_sec[0]~0 .register_cascade_mode = "off";
defparam \u7|key_sec[0]~0 .sum_lutc_input = "datac";
defparam \u7|key_sec[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N7
maxii_lcell \u7|cnt[3] (
// Equation(s):
// \u7|cnt [3] = DFFEAS((\u7|key_rst [0] & (\u7|key_rst_pre [0] & (\u7|cnt [3] $ (\u7|key_sec[0]~0_combout )))) # (!\u7|key_rst [0] & (\u7|cnt [3] $ (((\u7|key_sec[0]~0_combout ))))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\u7|cnt [3]),
	.datab(\u7|key_rst [0]),
	.datac(\u7|key_rst_pre [0]),
	.datad(\u7|key_sec[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u7|cnt [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u7|cnt[3] .lut_mask = "51a2";
defparam \u7|cnt[3] .operation_mode = "normal";
defparam \u7|cnt[3] .output_mode = "reg_only";
defparam \u7|cnt[3] .register_cascade_mode = "off";
defparam \u7|cnt[3] .sum_lutc_input = "datac";
defparam \u7|cnt[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N3
maxii_lcell \u7|key_sec[0] (
// Equation(s):
// \u7|key_sec [0] = DFFEAS((\u7|cnt [3] & ((\u7|key_sec[0]~0_combout  & (\btn~combout [6])) # (!\u7|key_sec[0]~0_combout  & ((\u7|key_sec [0]))))) # (!\u7|cnt [3] & (((\u7|key_sec [0])))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\btn~combout [6]),
	.datab(\u7|cnt [3]),
	.datac(\u7|key_sec [0]),
	.datad(\u7|key_sec[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u7|key_sec [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u7|key_sec[0] .lut_mask = "b8f0";
defparam \u7|key_sec[0] .operation_mode = "normal";
defparam \u7|key_sec[0] .output_mode = "reg_only";
defparam \u7|key_sec[0] .register_cascade_mode = "off";
defparam \u7|key_sec[0] .sum_lutc_input = "datac";
defparam \u7|key_sec[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N6
maxii_lcell \u7|key_sec_pre[0] (
// Equation(s):
// \u7|key_pulse [0] = LCELL((((!D7_key_sec_pre[0] & \u7|key_sec [0]))))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u7|key_sec [0]),
	.datad(\u7|key_sec [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u7|key_pulse [0]),
	.regout(\u7|key_sec_pre [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u7|key_sec_pre[0] .lut_mask = "0f00";
defparam \u7|key_sec_pre[0] .operation_mode = "normal";
defparam \u7|key_sec_pre[0] .output_mode = "comb_only";
defparam \u7|key_sec_pre[0] .register_cascade_mode = "off";
defparam \u7|key_sec_pre[0] .sum_lutc_input = "qfbk";
defparam \u7|key_sec_pre[0] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \btn[4]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\btn~combout [4]),
	.padio(btn[4]));
// synopsys translate_off
defparam \btn[4]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X12_Y6_N3
maxii_lcell \u5|key_rst_pre[0] (
// Equation(s):
// \u5|key_rst_pre [0] = DFFEAS((((\u5|key_rst [0]))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u5|key_rst [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u5|key_rst_pre [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u5|key_rst_pre[0] .lut_mask = "ff00";
defparam \u5|key_rst_pre[0] .operation_mode = "normal";
defparam \u5|key_rst_pre[0] .output_mode = "reg_only";
defparam \u5|key_rst_pre[0] .register_cascade_mode = "off";
defparam \u5|key_rst_pre[0] .sum_lutc_input = "datac";
defparam \u5|key_rst_pre[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N8
maxii_lcell \u5|key_rst[0] (
// Equation(s):
// \u5|key_edge[0]~0  = (((D5_key_rst[0] & !\u5|key_rst_pre [0])))
// \u5|key_rst [0] = DFFEAS(\u5|key_edge[0]~0 , GLOBAL(\clk~combout ), VCC, , , \btn~combout [4], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\btn~combout [4]),
	.datad(\u5|key_rst_pre [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u5|key_edge[0]~0 ),
	.regout(\u5|key_rst [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u5|key_rst[0] .lut_mask = "00f0";
defparam \u5|key_rst[0] .operation_mode = "normal";
defparam \u5|key_rst[0] .output_mode = "reg_and_comb";
defparam \u5|key_rst[0] .register_cascade_mode = "off";
defparam \u5|key_rst[0] .sum_lutc_input = "qfbk";
defparam \u5|key_rst[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y6_N7
maxii_lcell \u5|cnt[0] (
// Equation(s):
// \u5|cnt [0] = DFFEAS((((!\u5|key_rst_pre [0] & \u5|key_rst [0])) # (!\u5|cnt [0])), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\u5|key_rst_pre [0]),
	.datab(vcc),
	.datac(\u5|cnt [0]),
	.datad(\u5|key_rst [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u5|cnt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u5|cnt[0] .lut_mask = "5f0f";
defparam \u5|cnt[0] .operation_mode = "normal";
defparam \u5|cnt[0] .output_mode = "reg_only";
defparam \u5|cnt[0] .register_cascade_mode = "off";
defparam \u5|cnt[0] .sum_lutc_input = "datac";
defparam \u5|cnt[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N4
maxii_lcell \u5|cnt[1] (
// Equation(s):
// \u5|cnt [1] = DFFEAS((\u5|key_rst [0] & (\u5|key_rst_pre [0] & (\u5|cnt [0] $ (\u5|cnt [1])))) # (!\u5|key_rst [0] & (\u5|cnt [0] $ (((\u5|cnt [1]))))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\u5|key_rst [0]),
	.datab(\u5|cnt [0]),
	.datac(\u5|key_rst_pre [0]),
	.datad(\u5|cnt [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u5|cnt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u5|cnt[1] .lut_mask = "31c4";
defparam \u5|cnt[1] .operation_mode = "normal";
defparam \u5|cnt[1] .output_mode = "reg_only";
defparam \u5|cnt[1] .register_cascade_mode = "off";
defparam \u5|cnt[1] .sum_lutc_input = "datac";
defparam \u5|cnt[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N9
maxii_lcell \u5|cnt[2] (
// Equation(s):
// \u5|cnt [2] = DFFEAS((!\u5|key_edge[0]~0  & (\u5|cnt [2] $ (((\u5|cnt [0] & \u5|cnt [1]))))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\u5|cnt [0]),
	.datab(\u5|cnt [1]),
	.datac(\u5|cnt [2]),
	.datad(\u5|key_edge[0]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u5|cnt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u5|cnt[2] .lut_mask = "0078";
defparam \u5|cnt[2] .operation_mode = "normal";
defparam \u5|cnt[2] .output_mode = "reg_only";
defparam \u5|cnt[2] .register_cascade_mode = "off";
defparam \u5|cnt[2] .sum_lutc_input = "datac";
defparam \u5|cnt[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N1
maxii_lcell \u5|key_sec[0]~0 (
// Equation(s):
// \u5|key_sec[0]~0_combout  = ((\u5|cnt [0] & (\u5|cnt [1] & \u5|cnt [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u5|cnt [0]),
	.datac(\u5|cnt [1]),
	.datad(\u5|cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u5|key_sec[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u5|key_sec[0]~0 .lut_mask = "c000";
defparam \u5|key_sec[0]~0 .operation_mode = "normal";
defparam \u5|key_sec[0]~0 .output_mode = "comb_only";
defparam \u5|key_sec[0]~0 .register_cascade_mode = "off";
defparam \u5|key_sec[0]~0 .sum_lutc_input = "datac";
defparam \u5|key_sec[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N0
maxii_lcell \u5|cnt[3] (
// Equation(s):
// \u5|cnt [3] = DFFEAS((\u5|key_rst [0] & (\u5|key_rst_pre [0] & (\u5|cnt [3] $ (\u5|key_sec[0]~0_combout )))) # (!\u5|key_rst [0] & (\u5|cnt [3] $ (((\u5|key_sec[0]~0_combout ))))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\u5|key_rst [0]),
	.datab(\u5|cnt [3]),
	.datac(\u5|key_rst_pre [0]),
	.datad(\u5|key_sec[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u5|cnt [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u5|cnt[3] .lut_mask = "31c4";
defparam \u5|cnt[3] .operation_mode = "normal";
defparam \u5|cnt[3] .output_mode = "reg_only";
defparam \u5|cnt[3] .register_cascade_mode = "off";
defparam \u5|cnt[3] .sum_lutc_input = "datac";
defparam \u5|cnt[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N2
maxii_lcell \u5|key_sec[0] (
// Equation(s):
// \u5|key_sec [0] = DFFEAS((\u5|cnt [3] & ((\u5|key_sec[0]~0_combout  & (\btn~combout [4])) # (!\u5|key_sec[0]~0_combout  & ((\u5|key_sec [0]))))) # (!\u5|cnt [3] & (((\u5|key_sec [0])))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\btn~combout [4]),
	.datab(\u5|cnt [3]),
	.datac(\u5|key_sec [0]),
	.datad(\u5|key_sec[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u5|key_sec [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u5|key_sec[0] .lut_mask = "b8f0";
defparam \u5|key_sec[0] .operation_mode = "normal";
defparam \u5|key_sec[0] .output_mode = "reg_only";
defparam \u5|key_sec[0] .register_cascade_mode = "off";
defparam \u5|key_sec[0] .sum_lutc_input = "datac";
defparam \u5|key_sec[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N5
maxii_lcell \u5|key_sec_pre[0] (
// Equation(s):
// \u5|key_pulse [0] = LCELL((((!D5_key_sec_pre[0] & \u5|key_sec [0]))))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u5|key_sec [0]),
	.datad(\u5|key_sec [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u5|key_pulse [0]),
	.regout(\u5|key_sec_pre [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u5|key_sec_pre[0] .lut_mask = "0f00";
defparam \u5|key_sec_pre[0] .operation_mode = "normal";
defparam \u5|key_sec_pre[0] .output_mode = "comb_only";
defparam \u5|key_sec_pre[0] .register_cascade_mode = "off";
defparam \u5|key_sec_pre[0] .sum_lutc_input = "qfbk";
defparam \u5|key_sec_pre[0] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \btn[5]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\btn~combout [5]),
	.padio(btn[5]));
// synopsys translate_off
defparam \btn[5]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X14_Y9_N1
maxii_lcell \u6|key_rst[0] (
// Equation(s):
// \u6|key_rst [0] = DFFEAS(((\btn~combout [5])), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\btn~combout [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u6|key_rst [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u6|key_rst[0] .lut_mask = "cccc";
defparam \u6|key_rst[0] .operation_mode = "normal";
defparam \u6|key_rst[0] .output_mode = "reg_only";
defparam \u6|key_rst[0] .register_cascade_mode = "off";
defparam \u6|key_rst[0] .sum_lutc_input = "datac";
defparam \u6|key_rst[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N6
maxii_lcell \u6|key_rst_pre[0] (
// Equation(s):
// \u6|key_rst_pre [0] = DFFEAS((((\u6|key_rst [0]))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u6|key_rst [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u6|key_rst_pre [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u6|key_rst_pre[0] .lut_mask = "ff00";
defparam \u6|key_rst_pre[0] .operation_mode = "normal";
defparam \u6|key_rst_pre[0] .output_mode = "reg_only";
defparam \u6|key_rst_pre[0] .register_cascade_mode = "off";
defparam \u6|key_rst_pre[0] .sum_lutc_input = "datac";
defparam \u6|key_rst_pre[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N2
maxii_lcell \u6|cnt[0] (
// Equation(s):
// \u6|cnt [0] = DFFEAS((((!\u6|key_rst_pre [0] & \u6|key_rst [0])) # (!\u6|cnt [0])), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u6|cnt [0]),
	.datac(\u6|key_rst_pre [0]),
	.datad(\u6|key_rst [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u6|cnt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u6|cnt[0] .lut_mask = "3f33";
defparam \u6|cnt[0] .operation_mode = "normal";
defparam \u6|cnt[0] .output_mode = "reg_only";
defparam \u6|cnt[0] .register_cascade_mode = "off";
defparam \u6|cnt[0] .sum_lutc_input = "datac";
defparam \u6|cnt[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N3
maxii_lcell \u6|cnt[1] (
// Equation(s):
// \u6|cnt [1] = DFFEAS((\u6|key_rst [0] & (\u6|key_rst_pre [0] & (\u6|cnt [0] $ (\u6|cnt [1])))) # (!\u6|key_rst [0] & (\u6|cnt [0] $ (((\u6|cnt [1]))))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\u6|cnt [0]),
	.datab(\u6|key_rst [0]),
	.datac(\u6|key_rst_pre [0]),
	.datad(\u6|cnt [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u6|cnt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u6|cnt[1] .lut_mask = "51a2";
defparam \u6|cnt[1] .operation_mode = "normal";
defparam \u6|cnt[1] .output_mode = "reg_only";
defparam \u6|cnt[1] .register_cascade_mode = "off";
defparam \u6|cnt[1] .sum_lutc_input = "datac";
defparam \u6|cnt[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N9
maxii_lcell \u6|Add0~0 (
// Equation(s):
// \u6|Add0~0_combout  = ((\u6|cnt [0] & ((\u6|cnt [1]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u6|cnt [0]),
	.datac(vcc),
	.datad(\u6|cnt [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u6|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u6|Add0~0 .lut_mask = "cc00";
defparam \u6|Add0~0 .operation_mode = "normal";
defparam \u6|Add0~0 .output_mode = "comb_only";
defparam \u6|Add0~0 .register_cascade_mode = "off";
defparam \u6|Add0~0 .sum_lutc_input = "datac";
defparam \u6|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N7
maxii_lcell \u6|cnt[2] (
// Equation(s):
// \u6|cnt [2] = DFFEAS((\u6|key_rst_pre [0] & ((\u6|cnt [2] $ (\u6|Add0~0_combout )))) # (!\u6|key_rst_pre [0] & (!\u6|key_rst [0] & (\u6|cnt [2] $ (\u6|Add0~0_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\u6|key_rst_pre [0]),
	.datab(\u6|key_rst [0]),
	.datac(\u6|cnt [2]),
	.datad(\u6|Add0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u6|cnt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u6|cnt[2] .lut_mask = "0bb0";
defparam \u6|cnt[2] .operation_mode = "normal";
defparam \u6|cnt[2] .output_mode = "reg_only";
defparam \u6|cnt[2] .register_cascade_mode = "off";
defparam \u6|cnt[2] .sum_lutc_input = "datac";
defparam \u6|cnt[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N4
maxii_lcell \u6|key_sec[0]~0 (
// Equation(s):
// \u6|key_sec[0]~0_combout  = ((\u6|cnt [0] & (\u6|cnt [2] & \u6|cnt [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u6|cnt [0]),
	.datac(\u6|cnt [2]),
	.datad(\u6|cnt [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u6|key_sec[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u6|key_sec[0]~0 .lut_mask = "c000";
defparam \u6|key_sec[0]~0 .operation_mode = "normal";
defparam \u6|key_sec[0]~0 .output_mode = "comb_only";
defparam \u6|key_sec[0]~0 .register_cascade_mode = "off";
defparam \u6|key_sec[0]~0 .sum_lutc_input = "datac";
defparam \u6|key_sec[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N5
maxii_lcell \u6|cnt[3] (
// Equation(s):
// \u6|cnt [3] = DFFEAS((\u6|key_rst_pre [0] & ((\u6|cnt [3] $ (\u6|key_sec[0]~0_combout )))) # (!\u6|key_rst_pre [0] & (!\u6|key_rst [0] & (\u6|cnt [3] $ (\u6|key_sec[0]~0_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\u6|key_rst_pre [0]),
	.datab(\u6|key_rst [0]),
	.datac(\u6|cnt [3]),
	.datad(\u6|key_sec[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u6|cnt [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u6|cnt[3] .lut_mask = "0bb0";
defparam \u6|cnt[3] .operation_mode = "normal";
defparam \u6|cnt[3] .output_mode = "reg_only";
defparam \u6|cnt[3] .register_cascade_mode = "off";
defparam \u6|cnt[3] .sum_lutc_input = "datac";
defparam \u6|cnt[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N8
maxii_lcell \u6|key_sec[0] (
// Equation(s):
// \u6|key_sec [0] = DFFEAS((\u6|cnt [3] & ((\u6|key_sec[0]~0_combout  & (\btn~combout [5])) # (!\u6|key_sec[0]~0_combout  & ((\u6|key_sec [0]))))) # (!\u6|cnt [3] & (((\u6|key_sec [0])))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\btn~combout [5]),
	.datab(\u6|key_sec [0]),
	.datac(\u6|cnt [3]),
	.datad(\u6|key_sec[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u6|key_sec [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u6|key_sec[0] .lut_mask = "accc";
defparam \u6|key_sec[0] .operation_mode = "normal";
defparam \u6|key_sec[0] .output_mode = "reg_only";
defparam \u6|key_sec[0] .register_cascade_mode = "off";
defparam \u6|key_sec[0] .sum_lutc_input = "datac";
defparam \u6|key_sec[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N0
maxii_lcell \u6|key_sec_pre[0] (
// Equation(s):
// \u6|key_pulse [0] = LCELL((((!D6_key_sec_pre[0] & \u6|key_sec [0]))))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u6|key_sec [0]),
	.datad(\u6|key_sec [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u6|key_pulse [0]),
	.regout(\u6|key_sec_pre [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u6|key_sec_pre[0] .lut_mask = "0f00";
defparam \u6|key_sec_pre[0] .operation_mode = "normal";
defparam \u6|key_sec_pre[0] .output_mode = "comb_only";
defparam \u6|key_sec_pre[0] .register_cascade_mode = "off";
defparam \u6|key_sec_pre[0] .sum_lutc_input = "qfbk";
defparam \u6|key_sec_pre[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y9_N7
maxii_lcell \always0~1 (
// Equation(s):
// \always0~1_combout  = (\u7|key_pulse [0]) # ((\u5|key_pulse [0]) # ((\u8|key_pulse [0]) # (\u6|key_pulse [0])))

	.clk(gnd),
	.dataa(\u7|key_pulse [0]),
	.datab(\u5|key_pulse [0]),
	.datac(\u8|key_pulse [0]),
	.datad(\u6|key_pulse [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\always0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \always0~1 .lut_mask = "fffe";
defparam \always0~1 .operation_mode = "normal";
defparam \always0~1 .output_mode = "comb_only";
defparam \always0~1 .register_cascade_mode = "off";
defparam \always0~1 .sum_lutc_input = "datac";
defparam \always0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N8
maxii_lcell \always0~2 (
// Equation(s):
// \always0~2_combout  = (\u3|key_pulse [0]) # ((\u4|key_pulse [0]) # ((\always0~0_combout ) # (\always0~1_combout )))

	.clk(gnd),
	.dataa(\u3|key_pulse [0]),
	.datab(\u4|key_pulse [0]),
	.datac(\always0~0_combout ),
	.datad(\always0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\always0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \always0~2 .lut_mask = "fffe";
defparam \always0~2 .operation_mode = "normal";
defparam \always0~2 .output_mode = "comb_only";
defparam \always0~2 .register_cascade_mode = "off";
defparam \always0~2 .sum_lutc_input = "datac";
defparam \always0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N1
maxii_lcell \four[0] (
// Equation(s):
// four[0] = DFFEAS((((!four[0]))), GLOBAL(\clk~combout ), !\always0~2_combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(four[0]),
	.aclr(\always0~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(four[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \four[0] .lut_mask = "00ff";
defparam \four[0] .operation_mode = "normal";
defparam \four[0] .output_mode = "reg_only";
defparam \four[0] .register_cascade_mode = "off";
defparam \four[0] .sum_lutc_input = "datac";
defparam \four[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N5
maxii_lcell \four[1] (
// Equation(s):
// four[1] = DFFEAS(four[1] $ ((four[0])), GLOBAL(\clk~combout ), !\always0~2_combout , , , , , , )
// \four[1]~1  = CARRY((four[1] & (four[0])))
// \four[1]~1COUT1_24  = CARRY((four[1] & (four[0])))

	.clk(\clk~combout ),
	.dataa(four[1]),
	.datab(four[0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\always0~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(four[1]),
	.cout(),
	.cout0(\four[1]~1 ),
	.cout1(\four[1]~1COUT1_24 ));
// synopsys translate_off
defparam \four[1] .lut_mask = "6688";
defparam \four[1] .operation_mode = "arithmetic";
defparam \four[1] .output_mode = "reg_only";
defparam \four[1] .register_cascade_mode = "off";
defparam \four[1] .sum_lutc_input = "datac";
defparam \four[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N6
maxii_lcell \four[2] (
// Equation(s):
// four[2] = DFFEAS(four[2] $ ((((\four[1]~1 )))), GLOBAL(\clk~combout ), !\always0~2_combout , , , , , , )
// \four[2]~3  = CARRY(((!\four[1]~1 )) # (!four[2]))
// \four[2]~3COUT1_25  = CARRY(((!\four[1]~1COUT1_24 )) # (!four[2]))

	.clk(\clk~combout ),
	.dataa(four[2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\always0~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\four[1]~1 ),
	.cin1(\four[1]~1COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(four[2]),
	.cout(),
	.cout0(\four[2]~3 ),
	.cout1(\four[2]~3COUT1_25 ));
// synopsys translate_off
defparam \four[2] .cin0_used = "true";
defparam \four[2] .cin1_used = "true";
defparam \four[2] .lut_mask = "5a5f";
defparam \four[2] .operation_mode = "arithmetic";
defparam \four[2] .output_mode = "reg_only";
defparam \four[2] .register_cascade_mode = "off";
defparam \four[2] .sum_lutc_input = "cin";
defparam \four[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N7
maxii_lcell \four[3] (
// Equation(s):
// four[3] = DFFEAS((four[3] $ ((!\four[2]~3 ))), GLOBAL(\clk~combout ), !\always0~2_combout , , , , , , )
// \four[3]~5  = CARRY(((four[3] & !\four[2]~3 )))
// \four[3]~5COUT1_26  = CARRY(((four[3] & !\four[2]~3COUT1_25 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(four[3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\always0~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\four[2]~3 ),
	.cin1(\four[2]~3COUT1_25 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(four[3]),
	.cout(),
	.cout0(\four[3]~5 ),
	.cout1(\four[3]~5COUT1_26 ));
// synopsys translate_off
defparam \four[3] .cin0_used = "true";
defparam \four[3] .cin1_used = "true";
defparam \four[3] .lut_mask = "c30c";
defparam \four[3] .operation_mode = "arithmetic";
defparam \four[3] .output_mode = "reg_only";
defparam \four[3] .register_cascade_mode = "off";
defparam \four[3] .sum_lutc_input = "cin";
defparam \four[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N3
maxii_lcell \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (four[2] & (four[3] & (four[1] & four[0])))

	.clk(gnd),
	.dataa(four[2]),
	.datab(four[3]),
	.datac(four[1]),
	.datad(four[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = "8000";
defparam \Equal0~0 .operation_mode = "normal";
defparam \Equal0~0 .output_mode = "comb_only";
defparam \Equal0~0 .register_cascade_mode = "off";
defparam \Equal0~0 .sum_lutc_input = "datac";
defparam \Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N8
maxii_lcell \four[4] (
// Equation(s):
// four[4] = DFFEAS(four[4] $ ((((\four[3]~5 )))), GLOBAL(\clk~combout ), !\always0~2_combout , , , , , , )
// \four[4]~7  = CARRY(((!\four[3]~5 )) # (!four[4]))
// \four[4]~7COUT1_27  = CARRY(((!\four[3]~5COUT1_26 )) # (!four[4]))

	.clk(\clk~combout ),
	.dataa(four[4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\always0~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\four[3]~5 ),
	.cin1(\four[3]~5COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(four[4]),
	.cout(),
	.cout0(\four[4]~7 ),
	.cout1(\four[4]~7COUT1_27 ));
// synopsys translate_off
defparam \four[4] .cin0_used = "true";
defparam \four[4] .cin1_used = "true";
defparam \four[4] .lut_mask = "5a5f";
defparam \four[4] .operation_mode = "arithmetic";
defparam \four[4] .output_mode = "reg_only";
defparam \four[4] .register_cascade_mode = "off";
defparam \four[4] .sum_lutc_input = "cin";
defparam \four[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N9
maxii_lcell \four[5] (
// Equation(s):
// four[5] = DFFEAS((four[5] $ ((!\four[4]~7 ))), GLOBAL(\clk~combout ), !\always0~2_combout , , , , , , )
// \four[5]~9  = CARRY(((four[5] & !\four[4]~7COUT1_27 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(four[5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\always0~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\four[4]~7 ),
	.cin1(\four[4]~7COUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(four[5]),
	.cout(\four[5]~9 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \four[5] .cin0_used = "true";
defparam \four[5] .cin1_used = "true";
defparam \four[5] .lut_mask = "c30c";
defparam \four[5] .operation_mode = "arithmetic";
defparam \four[5] .output_mode = "reg_only";
defparam \four[5] .register_cascade_mode = "off";
defparam \four[5] .sum_lutc_input = "cin";
defparam \four[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N0
maxii_lcell \four[6] (
// Equation(s):
// four[6] = DFFEAS((four[6] $ ((\four[5]~9 ))), GLOBAL(\clk~combout ), !\always0~2_combout , , , , , , )
// \four[6]~11  = CARRY(((!\four[5]~9 ) # (!four[6])))
// \four[6]~11COUT1_28  = CARRY(((!\four[5]~9 ) # (!four[6])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(four[6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\always0~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\four[5]~9 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(four[6]),
	.cout(),
	.cout0(\four[6]~11 ),
	.cout1(\four[6]~11COUT1_28 ));
// synopsys translate_off
defparam \four[6] .cin_used = "true";
defparam \four[6] .lut_mask = "3c3f";
defparam \four[6] .operation_mode = "arithmetic";
defparam \four[6] .output_mode = "reg_only";
defparam \four[6] .register_cascade_mode = "off";
defparam \four[6] .sum_lutc_input = "cin";
defparam \four[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N1
maxii_lcell \four[7] (
// Equation(s):
// four[7] = DFFEAS((four[7] $ ((!(!\four[5]~9  & \four[6]~11 ) # (\four[5]~9  & \four[6]~11COUT1_28 )))), GLOBAL(\clk~combout ), !\always0~2_combout , , , , , , )
// \four[7]~13  = CARRY(((four[7] & !\four[6]~11 )))
// \four[7]~13COUT1_29  = CARRY(((four[7] & !\four[6]~11COUT1_28 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(four[7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\always0~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\four[5]~9 ),
	.cin0(\four[6]~11 ),
	.cin1(\four[6]~11COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(four[7]),
	.cout(),
	.cout0(\four[7]~13 ),
	.cout1(\four[7]~13COUT1_29 ));
// synopsys translate_off
defparam \four[7] .cin0_used = "true";
defparam \four[7] .cin1_used = "true";
defparam \four[7] .cin_used = "true";
defparam \four[7] .lut_mask = "c30c";
defparam \four[7] .operation_mode = "arithmetic";
defparam \four[7] .output_mode = "reg_only";
defparam \four[7] .register_cascade_mode = "off";
defparam \four[7] .sum_lutc_input = "cin";
defparam \four[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N2
maxii_lcell \four[8] (
// Equation(s):
// four[8] = DFFEAS((four[8] $ (((!\four[5]~9  & \four[7]~13 ) # (\four[5]~9  & \four[7]~13COUT1_29 )))), GLOBAL(\clk~combout ), !\always0~2_combout , , , , , , )
// \four[8]~15  = CARRY(((!\four[7]~13 ) # (!four[8])))
// \four[8]~15COUT1_30  = CARRY(((!\four[7]~13COUT1_29 ) # (!four[8])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(four[8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\always0~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\four[5]~9 ),
	.cin0(\four[7]~13 ),
	.cin1(\four[7]~13COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(four[8]),
	.cout(),
	.cout0(\four[8]~15 ),
	.cout1(\four[8]~15COUT1_30 ));
// synopsys translate_off
defparam \four[8] .cin0_used = "true";
defparam \four[8] .cin1_used = "true";
defparam \four[8] .cin_used = "true";
defparam \four[8] .lut_mask = "3c3f";
defparam \four[8] .operation_mode = "arithmetic";
defparam \four[8] .output_mode = "reg_only";
defparam \four[8] .register_cascade_mode = "off";
defparam \four[8] .sum_lutc_input = "cin";
defparam \four[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N3
maxii_lcell \four[9] (
// Equation(s):
// four[9] = DFFEAS(four[9] $ ((((!(!\four[5]~9  & \four[8]~15 ) # (\four[5]~9  & \four[8]~15COUT1_30 ))))), GLOBAL(\clk~combout ), !\always0~2_combout , , , , , , )
// \four[9]~17  = CARRY((four[9] & ((!\four[8]~15 ))))
// \four[9]~17COUT1_31  = CARRY((four[9] & ((!\four[8]~15COUT1_30 ))))

	.clk(\clk~combout ),
	.dataa(four[9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\always0~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\four[5]~9 ),
	.cin0(\four[8]~15 ),
	.cin1(\four[8]~15COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(four[9]),
	.cout(),
	.cout0(\four[9]~17 ),
	.cout1(\four[9]~17COUT1_31 ));
// synopsys translate_off
defparam \four[9] .cin0_used = "true";
defparam \four[9] .cin1_used = "true";
defparam \four[9] .cin_used = "true";
defparam \four[9] .lut_mask = "a50a";
defparam \four[9] .operation_mode = "arithmetic";
defparam \four[9] .output_mode = "reg_only";
defparam \four[9] .register_cascade_mode = "off";
defparam \four[9] .sum_lutc_input = "cin";
defparam \four[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N4
maxii_lcell \four[10] (
// Equation(s):
// four[10] = DFFEAS(four[10] $ (((((!\four[5]~9  & \four[9]~17 ) # (\four[5]~9  & \four[9]~17COUT1_31 ))))), GLOBAL(\clk~combout ), !\always0~2_combout , , , , , , )
// \four[10]~19  = CARRY(((!\four[9]~17COUT1_31 )) # (!four[10]))

	.clk(\clk~combout ),
	.dataa(four[10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\always0~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\four[5]~9 ),
	.cin0(\four[9]~17 ),
	.cin1(\four[9]~17COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(four[10]),
	.cout(\four[10]~19 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \four[10] .cin0_used = "true";
defparam \four[10] .cin1_used = "true";
defparam \four[10] .cin_used = "true";
defparam \four[10] .lut_mask = "5a5f";
defparam \four[10] .operation_mode = "arithmetic";
defparam \four[10] .output_mode = "reg_only";
defparam \four[10] .register_cascade_mode = "off";
defparam \four[10] .sum_lutc_input = "cin";
defparam \four[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N5
maxii_lcell \four[11] (
// Equation(s):
// four[11] = DFFEAS(four[11] $ ((((!\four[10]~19 )))), GLOBAL(\clk~combout ), !\always0~2_combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(four[11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\always0~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\four[10]~19 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(four[11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \four[11] .cin_used = "true";
defparam \four[11] .lut_mask = "a5a5";
defparam \four[11] .operation_mode = "normal";
defparam \four[11] .output_mode = "reg_only";
defparam \four[11] .register_cascade_mode = "off";
defparam \four[11] .sum_lutc_input = "cin";
defparam \four[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N9
maxii_lcell \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (four[11] & (four[8] & (four[10] & four[9])))

	.clk(gnd),
	.dataa(four[11]),
	.datab(four[8]),
	.datac(four[10]),
	.datad(four[9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = "8000";
defparam \Equal0~2 .operation_mode = "normal";
defparam \Equal0~2 .output_mode = "comb_only";
defparam \Equal0~2 .register_cascade_mode = "off";
defparam \Equal0~2 .sum_lutc_input = "datac";
defparam \Equal0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N0
maxii_lcell \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (four[7] & (four[6] & (four[4] & four[5])))

	.clk(gnd),
	.dataa(four[7]),
	.datab(four[6]),
	.datac(four[4]),
	.datad(four[5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = "8000";
defparam \Equal0~1 .operation_mode = "normal";
defparam \Equal0~1 .output_mode = "comb_only";
defparam \Equal0~1 .register_cascade_mode = "off";
defparam \Equal0~1 .sum_lutc_input = "datac";
defparam \Equal0~1 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \rst~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\rst~combout ),
	.padio(rst));
// synopsys translate_off
defparam \rst~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X10_Y7_N6
maxii_lcell \zero~0 (
// Equation(s):
// \zero~0_combout  = (((\rst~combout ) # (!\sw~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rst~combout ),
	.datad(\sw~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\zero~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \zero~0 .lut_mask = "f0ff";
defparam \zero~0 .operation_mode = "normal";
defparam \zero~0 .output_mode = "comb_only";
defparam \zero~0 .register_cascade_mode = "off";
defparam \zero~0 .sum_lutc_input = "datac";
defparam \zero~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N7
maxii_lcell \zero~1 (
// Equation(s):
// \zero~1_combout  = (\zero~0_combout ) # ((\Equal0~0_combout  & (\Equal0~2_combout  & \Equal0~1_combout )))

	.clk(gnd),
	.dataa(\Equal0~0_combout ),
	.datab(\Equal0~2_combout ),
	.datac(\Equal0~1_combout ),
	.datad(\zero~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\zero~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \zero~1 .lut_mask = "ff80";
defparam \zero~1 .operation_mode = "normal";
defparam \zero~1 .output_mode = "comb_only";
defparam \zero~1 .register_cascade_mode = "off";
defparam \zero~1 .sum_lutc_input = "datac";
defparam \zero~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N0
maxii_lcell \key[7] (
// Equation(s):
// key[7] = DFFEAS(VCC, \u8|key_pulse [0], !\zero~1_combout , , , , , , )

	.clk(\u8|key_pulse [0]),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\zero~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(key[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \key[7] .lut_mask = "ffff";
defparam \key[7] .operation_mode = "normal";
defparam \key[7] .output_mode = "reg_only";
defparam \key[7] .register_cascade_mode = "off";
defparam \key[7] .sum_lutc_input = "datac";
defparam \key[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N3
maxii_lcell \key[6] (
// Equation(s):
// key[6] = DFFEAS(VCC, \u7|key_pulse [0], !\zero~1_combout , , , , , , )

	.clk(\u7|key_pulse [0]),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\zero~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(key[6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \key[6] .lut_mask = "ffff";
defparam \key[6] .operation_mode = "normal";
defparam \key[6] .output_mode = "reg_only";
defparam \key[6] .register_cascade_mode = "off";
defparam \key[6] .sum_lutc_input = "datac";
defparam \key[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N1
maxii_lcell \std.111~2 (
// Equation(s):
// \std.111~2_combout  = (test[1] & (((test[0] & key[6]))))

	.clk(gnd),
	.dataa(test[1]),
	.datab(vcc),
	.datac(test[0]),
	.datad(key[6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\std.111~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \std.111~2 .lut_mask = "a000";
defparam \std.111~2 .operation_mode = "normal";
defparam \std.111~2 .output_mode = "comb_only";
defparam \std.111~2 .register_cascade_mode = "off";
defparam \std.111~2 .sum_lutc_input = "datac";
defparam \std.111~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N7
maxii_lcell \change[0]~0 (
// Equation(s):
// \change[0]~0_combout  = (\sw~combout  & (((!key[7] & \std.111~2_combout ))))

	.clk(gnd),
	.dataa(\sw~combout ),
	.datab(vcc),
	.datac(key[7]),
	.datad(\std.111~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\change[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \change[0]~0 .lut_mask = "0a00";
defparam \change[0]~0 .operation_mode = "normal";
defparam \change[0]~0 .output_mode = "comb_only";
defparam \change[0]~0 .register_cascade_mode = "off";
defparam \change[0]~0 .sum_lutc_input = "datac";
defparam \change[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N7
maxii_lcell \count2[0] (
// Equation(s):
// count2[0] = DFFEAS((!count2[0] & (((!count2[1] & !count2[2])) # (!count2[3]))), \u3|key_pulse [0], !\zero~1_combout , , , , , , )

	.clk(\u3|key_pulse [0]),
	.dataa(count2[1]),
	.datab(count2[0]),
	.datac(count2[2]),
	.datad(count2[3]),
	.aclr(\zero~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count2[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count2[0] .lut_mask = "0133";
defparam \count2[0] .operation_mode = "normal";
defparam \count2[0] .output_mode = "reg_only";
defparam \count2[0] .register_cascade_mode = "off";
defparam \count2[0] .sum_lutc_input = "datac";
defparam \count2[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N6
maxii_lcell \count2[1] (
// Equation(s):
// count2[1] = DFFEAS(((!count2[3] & (count2[0] $ (count2[1])))), \u3|key_pulse [0], !\zero~1_combout , , , , , , )

	.clk(\u3|key_pulse [0]),
	.dataa(vcc),
	.datab(count2[0]),
	.datac(count2[1]),
	.datad(count2[3]),
	.aclr(\zero~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count2[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count2[1] .lut_mask = "003c";
defparam \count2[1] .operation_mode = "normal";
defparam \count2[1] .output_mode = "reg_only";
defparam \count2[1] .register_cascade_mode = "off";
defparam \count2[1] .sum_lutc_input = "datac";
defparam \count2[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N8
maxii_lcell \count2[2] (
// Equation(s):
// count2[2] = DFFEAS((!count2[3] & (count2[2] $ (((count2[1] & count2[0]))))), \u3|key_pulse [0], !\zero~1_combout , , , , , , )

	.clk(\u3|key_pulse [0]),
	.dataa(count2[2]),
	.datab(count2[3]),
	.datac(count2[1]),
	.datad(count2[0]),
	.aclr(\zero~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count2[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count2[2] .lut_mask = "1222";
defparam \count2[2] .operation_mode = "normal";
defparam \count2[2] .output_mode = "reg_only";
defparam \count2[2] .register_cascade_mode = "off";
defparam \count2[2] .sum_lutc_input = "datac";
defparam \count2[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N0
maxii_lcell \count2[3] (
// Equation(s):
// count2[3] = DFFEAS((count2[2] & (!count2[3] & (count2[1] & count2[0]))) # (!count2[2] & (count2[3] & (!count2[1] & !count2[0]))), \u3|key_pulse [0], !\zero~1_combout , , , , , , )

	.clk(\u3|key_pulse [0]),
	.dataa(count2[2]),
	.datab(count2[3]),
	.datac(count2[1]),
	.datad(count2[0]),
	.aclr(\zero~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count2[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count2[3] .lut_mask = "2004";
defparam \count2[3] .operation_mode = "normal";
defparam \count2[3] .output_mode = "reg_only";
defparam \count2[3] .register_cascade_mode = "off";
defparam \count2[3] .sum_lutc_input = "datac";
defparam \count2[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N9
maxii_lcell \Add11~3 (
// Equation(s):
// \Add11~3_combout  = (count2[2] & ((count2[3] & ((count2[1]) # (count2[0]))) # (!count2[3] & (count2[1] & count2[0]))))

	.clk(gnd),
	.dataa(count2[2]),
	.datab(count2[3]),
	.datac(count2[1]),
	.datad(count2[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add11~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add11~3 .lut_mask = "a880";
defparam \Add11~3 .operation_mode = "normal";
defparam \Add11~3 .output_mode = "comb_only";
defparam \Add11~3 .register_cascade_mode = "off";
defparam \Add11~3 .sum_lutc_input = "datac";
defparam \Add11~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N5
maxii_lcell \Add11~2 (
// Equation(s):
// \Add11~2_combout  = count2[1] $ (count2[3] $ (((count2[2] & count2[0]))))

	.clk(gnd),
	.dataa(count2[1]),
	.datab(count2[2]),
	.datac(count2[0]),
	.datad(count2[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add11~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add11~2 .lut_mask = "956a";
defparam \Add11~2 .operation_mode = "normal";
defparam \Add11~2 .output_mode = "comb_only";
defparam \Add11~2 .register_cascade_mode = "off";
defparam \Add11~2 .sum_lutc_input = "datac";
defparam \Add11~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N3
maxii_lcell \Add11~0 (
// Equation(s):
// \Add11~0_combout  = ((count2[0] $ (count2[2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(count2[0]),
	.datad(count2[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add11~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add11~0 .lut_mask = "0ff0";
defparam \Add11~0 .operation_mode = "normal";
defparam \Add11~0 .output_mode = "comb_only";
defparam \Add11~0 .register_cascade_mode = "off";
defparam \Add11~0 .sum_lutc_input = "datac";
defparam \Add11~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N4
maxii_lcell \count1[1] (
// Equation(s):
// count1[1] = DFFEAS((!count1[3] & ((count1[1] $ (count1[0])))), \u2|key_pulse [0], !\zero~1_combout , , , , , , )

	.clk(\u2|key_pulse [0]),
	.dataa(count1[3]),
	.datab(vcc),
	.datac(count1[1]),
	.datad(count1[0]),
	.aclr(\zero~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count1[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count1[1] .lut_mask = "0550";
defparam \count1[1] .operation_mode = "normal";
defparam \count1[1] .output_mode = "reg_only";
defparam \count1[1] .register_cascade_mode = "off";
defparam \count1[1] .sum_lutc_input = "datac";
defparam \count1[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N2
maxii_lcell \count1[2] (
// Equation(s):
// count1[2] = DFFEAS((!count1[3] & (count1[2] $ (((count1[1] & count1[0]))))), \u2|key_pulse [0], !\zero~1_combout , , , , , , )

	.clk(\u2|key_pulse [0]),
	.dataa(count1[3]),
	.datab(count1[2]),
	.datac(count1[1]),
	.datad(count1[0]),
	.aclr(\zero~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count1[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count1[2] .lut_mask = "1444";
defparam \count1[2] .operation_mode = "normal";
defparam \count1[2] .output_mode = "reg_only";
defparam \count1[2] .register_cascade_mode = "off";
defparam \count1[2] .sum_lutc_input = "datac";
defparam \count1[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N9
maxii_lcell \count1[0] (
// Equation(s):
// count1[0] = DFFEAS((!count1[0] & (((!count1[1] & !count1[2])) # (!count1[3]))), \u2|key_pulse [0], !\zero~1_combout , , , , , , )

	.clk(\u2|key_pulse [0]),
	.dataa(count1[3]),
	.datab(count1[1]),
	.datac(count1[0]),
	.datad(count1[2]),
	.aclr(\zero~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count1[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count1[0] .lut_mask = "0507";
defparam \count1[0] .operation_mode = "normal";
defparam \count1[0] .output_mode = "reg_only";
defparam \count1[0] .register_cascade_mode = "off";
defparam \count1[0] .sum_lutc_input = "datac";
defparam \count1[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N5
maxii_lcell \count1[3] (
// Equation(s):
// count1[3] = DFFEAS((count1[3] & (!count1[0] & (!count1[1] & !count1[2]))) # (!count1[3] & (count1[0] & (count1[1] & count1[2]))), \u2|key_pulse [0], !\zero~1_combout , , , , , , )

	.clk(\u2|key_pulse [0]),
	.dataa(count1[3]),
	.datab(count1[0]),
	.datac(count1[1]),
	.datad(count1[2]),
	.aclr(\zero~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count1[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count1[3] .lut_mask = "4002";
defparam \count1[3] .operation_mode = "normal";
defparam \count1[3] .output_mode = "reg_only";
defparam \count1[3] .register_cascade_mode = "off";
defparam \count1[3] .sum_lutc_input = "datac";
defparam \count1[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N1
maxii_lcell \Add12~10 (
// Equation(s):
// \Add12~10_combout  = count1[1] $ ((count2[0]))
// \Add12~12  = CARRY((count1[1] & (count2[0])))
// \Add12~12COUT1_36  = CARRY((count1[1] & (count2[0])))

	.clk(gnd),
	.dataa(count1[1]),
	.datab(count2[0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add12~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Add12~12 ),
	.cout1(\Add12~12COUT1_36 ));
// synopsys translate_off
defparam \Add12~10 .lut_mask = "6688";
defparam \Add12~10 .operation_mode = "arithmetic";
defparam \Add12~10 .output_mode = "comb_only";
defparam \Add12~10 .register_cascade_mode = "off";
defparam \Add12~10 .sum_lutc_input = "datac";
defparam \Add12~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N2
maxii_lcell \Add12~5 (
// Equation(s):
// \Add12~5_combout  = count2[1] $ (count1[2] $ ((\Add12~12 )))
// \Add12~7  = CARRY((count2[1] & (!count1[2] & !\Add12~12 )) # (!count2[1] & ((!\Add12~12 ) # (!count1[2]))))
// \Add12~7COUT1_37  = CARRY((count2[1] & (!count1[2] & !\Add12~12COUT1_36 )) # (!count2[1] & ((!\Add12~12COUT1_36 ) # (!count1[2]))))

	.clk(gnd),
	.dataa(count2[1]),
	.datab(count1[2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add12~12 ),
	.cin1(\Add12~12COUT1_36 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add12~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Add12~7 ),
	.cout1(\Add12~7COUT1_37 ));
// synopsys translate_off
defparam \Add12~5 .cin0_used = "true";
defparam \Add12~5 .cin1_used = "true";
defparam \Add12~5 .lut_mask = "9617";
defparam \Add12~5 .operation_mode = "arithmetic";
defparam \Add12~5 .output_mode = "comb_only";
defparam \Add12~5 .register_cascade_mode = "off";
defparam \Add12~5 .sum_lutc_input = "cin";
defparam \Add12~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N3
maxii_lcell \Add12~0 (
// Equation(s):
// \Add12~0_combout  = \Add11~0_combout  $ (count1[3] $ ((!\Add12~7 )))
// \Add12~2  = CARRY((\Add11~0_combout  & ((count1[3]) # (!\Add12~7 ))) # (!\Add11~0_combout  & (count1[3] & !\Add12~7 )))
// \Add12~2COUT1_38  = CARRY((\Add11~0_combout  & ((count1[3]) # (!\Add12~7COUT1_37 ))) # (!\Add11~0_combout  & (count1[3] & !\Add12~7COUT1_37 )))

	.clk(gnd),
	.dataa(\Add11~0_combout ),
	.datab(count1[3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add12~7 ),
	.cin1(\Add12~7COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add12~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Add12~2 ),
	.cout1(\Add12~2COUT1_38 ));
// synopsys translate_off
defparam \Add12~0 .cin0_used = "true";
defparam \Add12~0 .cin1_used = "true";
defparam \Add12~0 .lut_mask = "698e";
defparam \Add12~0 .operation_mode = "arithmetic";
defparam \Add12~0 .output_mode = "comb_only";
defparam \Add12~0 .register_cascade_mode = "off";
defparam \Add12~0 .sum_lutc_input = "cin";
defparam \Add12~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N4
maxii_lcell \Add12~20 (
// Equation(s):
// \Add12~20_combout  = (\Add11~2_combout  $ ((\Add12~2 )))
// \Add12~22  = CARRY(((!\Add12~2COUT1_38 ) # (!\Add11~2_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add11~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add12~2 ),
	.cin1(\Add12~2COUT1_38 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add12~20_combout ),
	.regout(),
	.cout(\Add12~22 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add12~20 .cin0_used = "true";
defparam \Add12~20 .cin1_used = "true";
defparam \Add12~20 .lut_mask = "3c3f";
defparam \Add12~20 .operation_mode = "arithmetic";
defparam \Add12~20 .output_mode = "comb_only";
defparam \Add12~20 .register_cascade_mode = "off";
defparam \Add12~20 .sum_lutc_input = "cin";
defparam \Add12~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N8
maxii_lcell \Add11~1 (
// Equation(s):
// \Add11~1_combout  = (count2[1] & ((count2[3]) # ((count2[2] & count2[0])))) # (!count2[1] & (count2[2] & (count2[0] & count2[3])))

	.clk(gnd),
	.dataa(count2[1]),
	.datab(count2[2]),
	.datac(count2[0]),
	.datad(count2[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add11~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add11~1 .lut_mask = "ea80";
defparam \Add11~1 .operation_mode = "normal";
defparam \Add11~1 .output_mode = "comb_only";
defparam \Add11~1 .register_cascade_mode = "off";
defparam \Add11~1 .sum_lutc_input = "datac";
defparam \Add11~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N5
maxii_lcell \Add12~15 (
// Equation(s):
// \Add12~15_combout  = count2[2] $ (\Add11~1_combout  $ ((!\Add12~22 )))
// \Add12~17  = CARRY((!\Add12~22  & (count2[2] $ (\Add11~1_combout ))))
// \Add12~17COUT1_39  = CARRY((!\Add12~22  & (count2[2] $ (\Add11~1_combout ))))

	.clk(gnd),
	.dataa(count2[2]),
	.datab(\Add11~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add12~22 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add12~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Add12~17 ),
	.cout1(\Add12~17COUT1_39 ));
// synopsys translate_off
defparam \Add12~15 .cin_used = "true";
defparam \Add12~15 .lut_mask = "6906";
defparam \Add12~15 .operation_mode = "arithmetic";
defparam \Add12~15 .output_mode = "comb_only";
defparam \Add12~15 .register_cascade_mode = "off";
defparam \Add12~15 .sum_lutc_input = "cin";
defparam \Add12~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N6
maxii_lcell \Add12~30 (
// Equation(s):
// \Add12~30_combout  = count2[3] $ (\Add11~3_combout  $ (((!\Add12~22  & \Add12~17 ) # (\Add12~22  & \Add12~17COUT1_39 ))))
// \Add12~32  = CARRY((count2[3] $ (!\Add11~3_combout )) # (!\Add12~17 ))
// \Add12~32COUT1_40  = CARRY((count2[3] $ (!\Add11~3_combout )) # (!\Add12~17COUT1_39 ))

	.clk(gnd),
	.dataa(count2[3]),
	.datab(\Add11~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add12~22 ),
	.cin0(\Add12~17 ),
	.cin1(\Add12~17COUT1_39 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add12~30_combout ),
	.regout(),
	.cout(),
	.cout0(\Add12~32 ),
	.cout1(\Add12~32COUT1_40 ));
// synopsys translate_off
defparam \Add12~30 .cin0_used = "true";
defparam \Add12~30 .cin1_used = "true";
defparam \Add12~30 .cin_used = "true";
defparam \Add12~30 .lut_mask = "969f";
defparam \Add12~30 .operation_mode = "arithmetic";
defparam \Add12~30 .output_mode = "comb_only";
defparam \Add12~30 .register_cascade_mode = "off";
defparam \Add12~30 .sum_lutc_input = "cin";
defparam \Add12~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N7
maxii_lcell \Add12~25 (
// Equation(s):
// \Add12~25_combout  = ((!\Add12~22  & \Add12~32 ) # (\Add12~22  & \Add12~32COUT1_40 ) $ (((!\Add11~3_combout ) # (!count2[3]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(count2[3]),
	.datac(vcc),
	.datad(\Add11~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add12~22 ),
	.cin0(\Add12~32 ),
	.cin1(\Add12~32COUT1_40 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add12~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add12~25 .cin0_used = "true";
defparam \Add12~25 .cin1_used = "true";
defparam \Add12~25 .cin_used = "true";
defparam \Add12~25 .lut_mask = "c30f";
defparam \Add12~25 .operation_mode = "normal";
defparam \Add12~25 .output_mode = "comb_only";
defparam \Add12~25 .register_cascade_mode = "off";
defparam \Add12~25 .sum_lutc_input = "cin";
defparam \Add12~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N8
maxii_lcell \fee~6 (
// Equation(s):
// \fee~6_combout  = ((!\Add12~30_combout  & ((!\Add12~25_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add12~30_combout ),
	.datac(vcc),
	.datad(\Add12~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fee~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fee~6 .lut_mask = "0033";
defparam \fee~6 .operation_mode = "normal";
defparam \fee~6 .output_mode = "comb_only";
defparam \fee~6 .register_cascade_mode = "off";
defparam \fee~6 .sum_lutc_input = "datac";
defparam \fee~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y9_N0
maxii_lcell \fee~5 (
// Equation(s):
// \fee~5_combout  = (((\Add12~15_combout ) # (!\Add12~20_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add12~15_combout ),
	.datad(\Add12~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fee~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fee~5 .lut_mask = "f0ff";
defparam \fee~5 .operation_mode = "normal";
defparam \fee~5 .output_mode = "comb_only";
defparam \fee~5 .register_cascade_mode = "off";
defparam \fee~5 .sum_lutc_input = "datac";
defparam \fee~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y9_N2
maxii_lcell \fee~4 (
// Equation(s):
// \fee~4_combout  = ((\Add12~5_combout  & ((count1[0]) # (\Add12~10_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(count1[0]),
	.datac(\Add12~5_combout ),
	.datad(\Add12~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fee~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fee~4 .lut_mask = "f0c0";
defparam \fee~4 .operation_mode = "normal";
defparam \fee~4 .output_mode = "comb_only";
defparam \fee~4 .register_cascade_mode = "off";
defparam \fee~4 .sum_lutc_input = "datac";
defparam \fee~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y9_N5
maxii_lcell \fee~7 (
// Equation(s):
// \fee~7_combout  = ((\fee~5_combout ) # ((\Add12~0_combout ) # (\fee~4_combout ))) # (!\fee~6_combout )

	.clk(gnd),
	.dataa(\fee~6_combout ),
	.datab(\fee~5_combout ),
	.datac(\Add12~0_combout ),
	.datad(\fee~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fee~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fee~7 .lut_mask = "fffd";
defparam \fee~7 .operation_mode = "normal";
defparam \fee~7 .output_mode = "comb_only";
defparam \fee~7 .register_cascade_mode = "off";
defparam \fee~7 .sum_lutc_input = "datac";
defparam \fee~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N8
maxii_lcell \fee~8 (
// Equation(s):
// \fee~8_combout  = ((\Add12~30_combout ) # ((\Add12~15_combout ) # (\Add12~20_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add12~30_combout ),
	.datac(\Add12~15_combout ),
	.datad(\Add12~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fee~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fee~8 .lut_mask = "fffc";
defparam \fee~8 .operation_mode = "normal";
defparam \fee~8 .output_mode = "comb_only";
defparam \fee~8 .register_cascade_mode = "off";
defparam \fee~8 .sum_lutc_input = "datac";
defparam \fee~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N0
maxii_lcell \Add13~25 (
// Equation(s):
// \Add13~25_combout  = ((!\Add12~5_combout ))
// \Add13~27  = CARRY(((\Add12~5_combout )))
// \Add13~27COUT1_41  = CARRY(((\Add12~5_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add12~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add13~25_combout ),
	.regout(),
	.cout(),
	.cout0(\Add13~27 ),
	.cout1(\Add13~27COUT1_41 ));
// synopsys translate_off
defparam \Add13~25 .lut_mask = "33cc";
defparam \Add13~25 .operation_mode = "arithmetic";
defparam \Add13~25 .output_mode = "comb_only";
defparam \Add13~25 .register_cascade_mode = "off";
defparam \Add13~25 .sum_lutc_input = "datac";
defparam \Add13~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N1
maxii_lcell \Add13~5 (
// Equation(s):
// \Add13~5_combout  = \Add12~0_combout  $ ((((!\Add13~27 ))))
// \Add13~7  = CARRY((!\Add12~0_combout  & ((!\Add13~27 ))))
// \Add13~7COUT1_42  = CARRY((!\Add12~0_combout  & ((!\Add13~27COUT1_41 ))))

	.clk(gnd),
	.dataa(\Add12~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add13~27 ),
	.cin1(\Add13~27COUT1_41 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add13~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Add13~7 ),
	.cout1(\Add13~7COUT1_42 ));
// synopsys translate_off
defparam \Add13~5 .cin0_used = "true";
defparam \Add13~5 .cin1_used = "true";
defparam \Add13~5 .lut_mask = "a505";
defparam \Add13~5 .operation_mode = "arithmetic";
defparam \Add13~5 .output_mode = "comb_only";
defparam \Add13~5 .register_cascade_mode = "off";
defparam \Add13~5 .sum_lutc_input = "cin";
defparam \Add13~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N2
maxii_lcell \Add13~0 (
// Equation(s):
// \Add13~0_combout  = (\Add12~20_combout  $ ((!\Add13~7 )))
// \Add13~2  = CARRY(((\Add12~20_combout  & !\Add13~7 )))
// \Add13~2COUT1_43  = CARRY(((\Add12~20_combout  & !\Add13~7COUT1_42 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add12~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add13~7 ),
	.cin1(\Add13~7COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add13~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Add13~2 ),
	.cout1(\Add13~2COUT1_43 ));
// synopsys translate_off
defparam \Add13~0 .cin0_used = "true";
defparam \Add13~0 .cin1_used = "true";
defparam \Add13~0 .lut_mask = "c30c";
defparam \Add13~0 .operation_mode = "arithmetic";
defparam \Add13~0 .output_mode = "comb_only";
defparam \Add13~0 .register_cascade_mode = "off";
defparam \Add13~0 .sum_lutc_input = "cin";
defparam \Add13~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N3
maxii_lcell \Add13~10 (
// Equation(s):
// \Add13~10_combout  = (\Add12~15_combout  $ ((!\Add13~2 )))
// \Add13~12  = CARRY(((!\Add12~15_combout  & !\Add13~2 )))
// \Add13~12COUT1_44  = CARRY(((!\Add12~15_combout  & !\Add13~2COUT1_43 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add12~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add13~2 ),
	.cin1(\Add13~2COUT1_43 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add13~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Add13~12 ),
	.cout1(\Add13~12COUT1_44 ));
// synopsys translate_off
defparam \Add13~10 .cin0_used = "true";
defparam \Add13~10 .cin1_used = "true";
defparam \Add13~10 .lut_mask = "c303";
defparam \Add13~10 .operation_mode = "arithmetic";
defparam \Add13~10 .output_mode = "comb_only";
defparam \Add13~10 .register_cascade_mode = "off";
defparam \Add13~10 .sum_lutc_input = "cin";
defparam \Add13~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N4
maxii_lcell \Add13~15 (
// Equation(s):
// \Add13~15_combout  = \Add12~30_combout  $ ((((\Add13~12 ))))
// \Add13~17  = CARRY((\Add12~30_combout ) # ((!\Add13~12COUT1_44 )))

	.clk(gnd),
	.dataa(\Add12~30_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add13~12 ),
	.cin1(\Add13~12COUT1_44 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add13~15_combout ),
	.regout(),
	.cout(\Add13~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add13~15 .cin0_used = "true";
defparam \Add13~15 .cin1_used = "true";
defparam \Add13~15 .lut_mask = "5aaf";
defparam \Add13~15 .operation_mode = "arithmetic";
defparam \Add13~15 .output_mode = "comb_only";
defparam \Add13~15 .register_cascade_mode = "off";
defparam \Add13~15 .sum_lutc_input = "cin";
defparam \Add13~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N5
maxii_lcell \Add13~20 (
// Equation(s):
// \Add13~20_combout  = \Add12~25_combout  $ ((((!\Add13~17 ))))
// \Add13~22  = CARRY((!\Add12~25_combout  & ((!\Add13~17 ))))
// \Add13~22COUT1_45  = CARRY((!\Add12~25_combout  & ((!\Add13~17 ))))

	.clk(gnd),
	.dataa(\Add12~25_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add13~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add13~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Add13~22 ),
	.cout1(\Add13~22COUT1_45 ));
// synopsys translate_off
defparam \Add13~20 .cin_used = "true";
defparam \Add13~20 .lut_mask = "a505";
defparam \Add13~20 .operation_mode = "arithmetic";
defparam \Add13~20 .output_mode = "comb_only";
defparam \Add13~20 .register_cascade_mode = "off";
defparam \Add13~20 .sum_lutc_input = "cin";
defparam \Add13~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N6
maxii_lcell \Add13~30 (
// Equation(s):
// \Add13~30_combout  = ((((!\Add13~17  & \Add13~22 ) # (\Add13~17  & \Add13~22COUT1_45 ))))
// \Add13~32  = CARRY(((!\Add13~22 )))
// \Add13~32COUT1_46  = CARRY(((!\Add13~22COUT1_45 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add13~17 ),
	.cin0(\Add13~22 ),
	.cin1(\Add13~22COUT1_45 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add13~30_combout ),
	.regout(),
	.cout(),
	.cout0(\Add13~32 ),
	.cout1(\Add13~32COUT1_46 ));
// synopsys translate_off
defparam \Add13~30 .cin0_used = "true";
defparam \Add13~30 .cin1_used = "true";
defparam \Add13~30 .cin_used = "true";
defparam \Add13~30 .lut_mask = "f00f";
defparam \Add13~30 .operation_mode = "arithmetic";
defparam \Add13~30 .output_mode = "comb_only";
defparam \Add13~30 .register_cascade_mode = "off";
defparam \Add13~30 .sum_lutc_input = "cin";
defparam \Add13~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N7
maxii_lcell \Add13~35 (
// Equation(s):
// \Add13~35_combout  = (((!(!\Add13~17  & \Add13~32 ) # (\Add13~17  & \Add13~32COUT1_46 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add13~17 ),
	.cin0(\Add13~32 ),
	.cin1(\Add13~32COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add13~35_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add13~35 .cin0_used = "true";
defparam \Add13~35 .cin1_used = "true";
defparam \Add13~35 .cin_used = "true";
defparam \Add13~35 .lut_mask = "0f0f";
defparam \Add13~35 .operation_mode = "normal";
defparam \Add13~35 .output_mode = "comb_only";
defparam \Add13~35 .register_cascade_mode = "off";
defparam \Add13~35 .sum_lutc_input = "cin";
defparam \Add13~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N7
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[1] (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella [1] = (\Add13~35_combout )
// \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~COUT  = CARRY((\Add13~35_combout ))
// \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~COUTCOUT1_29  = CARRY((\Add13~35_combout ))

	.clk(gnd),
	.dataa(\Add13~35_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~COUT ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[1] .lut_mask = "aaaa";
defparam \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[1] .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[1] .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N1
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[1] (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella [1] = ((\Add13~35_combout ))
// \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~COUT  = CARRY(((\Add13~35_combout )))
// \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~COUTCOUT1_29  = CARRY(((\Add13~35_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add13~35_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~COUT ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[1] .lut_mask = "cccc";
defparam \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[1] .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[1] .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N8
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella [1] = ((\Add13~35_combout ))
// \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT  = CARRY(((\Add13~35_combout )))
// \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_24  = CARRY(((\Add13~35_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add13~35_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_24 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .lut_mask = "cccc";
defparam \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N9
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout  = (((\Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .lut_mask = "f0f0";
defparam \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N1
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0  = CARRY(((\Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout )))
// \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25  = CARRY(((\Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .lut_mask = "ffcc";
defparam \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .output_mode = "none";
defparam \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N2
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout  = \Add13~35_combout  $ ((((!\Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ))))
// \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12  = CARRY((!\Add13~35_combout  & ((!\Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ))))
// \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_26  = CARRY((!\Add13~35_combout  & ((!\Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25 ))))

	.clk(gnd),
	.dataa(\Add13~35_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_26 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .lut_mask = "a505";
defparam \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N3
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout  = \Add13~35_combout  $ ((((!\Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ))))
// \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7  = CARRY((\Add13~35_combout  & ((!\Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ))))
// \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_27  = CARRY((\Add13~35_combout  & ((!\Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_26 ))))

	.clk(gnd),
	.dataa(\Add13~35_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_27 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .lut_mask = "a50a";
defparam \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N4
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  = (((\Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .lut_mask = "f0f0";
defparam \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N6
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[15]~161 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[15]~161_combout  = (\Add13~35_combout  & (((!\Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\Add13~35_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[15]~161_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[15]~161 .lut_mask = "00aa";
defparam \Div2|auto_generated|divider|divider|StageOut[15]~161 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[15]~161 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[15]~161 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[15]~161 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[15]~161 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N0
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[18]~166 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[18]~166_combout  = (((\Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[18]~166_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[18]~166 .lut_mask = "f000";
defparam \Div2|auto_generated|divider|divider|StageOut[18]~166 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[18]~166 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[18]~166 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[18]~166 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[18]~166 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N5
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[17]~167 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[17]~167_combout  = (((\Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[17]~167_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[17]~167 .lut_mask = "f000";
defparam \Div2|auto_generated|divider|divider|StageOut[17]~167 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[17]~167 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[17]~167 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[17]~167 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[17]~167 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N9
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[16]~162 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[16]~162_combout  = (((!\Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella [1] & \Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]),
	.datad(\Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[16]~162_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[16]~162 .lut_mask = "0f00";
defparam \Div2|auto_generated|divider|divider|StageOut[16]~162 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[16]~162 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[16]~162 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[16]~162 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[16]~162 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N7
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella [1] = (\Add13~35_combout )
// \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT  = CARRY((\Add13~35_combout ))
// \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_29  = CARRY((\Add13~35_combout ))

	.clk(gnd),
	.dataa(\Add13~35_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .lut_mask = "aaaa";
defparam \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N8
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout  = (((\Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N0
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0  = CARRY((\Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ))
// \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_30  = CARRY((\Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_30 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .lut_mask = "ffaa";
defparam \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .output_mode = "none";
defparam \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N1
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout  = \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0  $ (((!\Div2|auto_generated|divider|divider|StageOut[15]~161_combout  & 
// (!\Div2|auto_generated|divider|divider|StageOut[16]~162_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[15]~161_combout  & (!\Div2|auto_generated|divider|divider|StageOut[16]~162_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 )))
// \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_31  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[15]~161_combout  & (!\Div2|auto_generated|divider|divider|StageOut[16]~162_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_30 )))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[15]~161_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[16]~162_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_31 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .lut_mask = "e101";
defparam \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N2
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20_combout  = \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7  $ (((!\Div2|auto_generated|divider|divider|StageOut[17]~167_combout  & 
// (!\Div2|auto_generated|divider|divider|StageOut[15]~161_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22  = CARRY((!\Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7  & ((\Div2|auto_generated|divider|divider|StageOut[17]~167_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[15]~161_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_32  = CARRY((!\Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_31  & ((\Div2|auto_generated|divider|divider|StageOut[17]~167_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[15]~161_combout ))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[17]~167_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[15]~161_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_32 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 .lut_mask = "e10e";
defparam \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N3
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[15]~161_combout  & (!\Div2|auto_generated|divider|divider|StageOut[18]~166_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 )))
// \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_33  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[15]~161_combout  & (!\Div2|auto_generated|divider|divider|StageOut[18]~166_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_32 )))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[15]~161_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[18]~166_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_33 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .lut_mask = "ff01";
defparam \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .output_mode = "none";
defparam \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N4
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  = (((!\Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N3
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[22]~152 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[22]~152_combout  = (!\Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & ((\Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & 
// (!\Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella [1])) # (!\Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & ((\Add13~35_combout )))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]),
	.datab(\Add13~35_combout ),
	.datac(\Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[22]~152_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[22]~152 .lut_mask = "005c";
defparam \Div2|auto_generated|divider|divider|StageOut[22]~152 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[22]~152 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[22]~152 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[22]~152 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[22]~152 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N1
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[22]~163 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[22]~163_combout  = (((\Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout  & \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[22]~163_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[22]~163 .lut_mask = "f000";
defparam \Div2|auto_generated|divider|divider|StageOut[22]~163 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[22]~163 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[22]~163 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[22]~163 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[22]~163 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N4
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[21]~158 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[21]~158_combout  = ((\Add13~35_combout  & ((!\Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add13~35_combout ),
	.datac(vcc),
	.datad(\Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[21]~158_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[21]~158 .lut_mask = "00cc";
defparam \Div2|auto_generated|divider|divider|StageOut[21]~158 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[21]~158 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[21]~158 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[21]~158 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[21]~158 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N2
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[21]~159 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[21]~159_combout  = ((!\Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella [1] & ((\Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]),
	.datac(vcc),
	.datad(\Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[21]~159_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[21]~159 .lut_mask = "3300";
defparam \Div2|auto_generated|divider|divider|StageOut[21]~159 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[21]~159 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[21]~159 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[21]~159 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[21]~159 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N0
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella [1] = ((\Add13~35_combout ))
// \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT  = CARRY(((\Add13~35_combout )))
// \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUTCOUT1_29  = CARRY(((\Add13~35_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add13~35_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .lut_mask = "cccc";
defparam \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N1
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout  = (((\Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N5
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0  = CARRY(((\Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout )))
// \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_30  = CARRY(((\Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_30 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .lut_mask = "ffcc";
defparam \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .output_mode = "none";
defparam \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N6
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout  = \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0  $ (((!\Div2|auto_generated|divider|divider|StageOut[21]~158_combout  & 
// (!\Div2|auto_generated|divider|divider|StageOut[21]~159_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[21]~158_combout  & (!\Div2|auto_generated|divider|divider|StageOut[21]~159_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 )))
// \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_31  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[21]~158_combout  & (!\Div2|auto_generated|divider|divider|StageOut[21]~159_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_30 )))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[21]~158_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[21]~159_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_31 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .lut_mask = "e101";
defparam \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N7
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout  = \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7  $ (((!\Div2|auto_generated|divider|divider|StageOut[22]~152_combout  & 
// (!\Div2|auto_generated|divider|divider|StageOut[22]~163_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12  = CARRY((!\Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7  & ((\Div2|auto_generated|divider|divider|StageOut[22]~152_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[22]~163_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_32  = CARRY((!\Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_31  & ((\Div2|auto_generated|divider|divider|StageOut[22]~152_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[22]~163_combout ))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[22]~152_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[22]~163_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_32 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .lut_mask = "e10e";
defparam \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N5
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[23]~165 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[23]~165_combout  = (((\Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[23]~165_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[23]~165 .lut_mask = "f000";
defparam \Div2|auto_generated|divider|divider|StageOut[23]~165 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[23]~165 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[23]~165 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[23]~165 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[23]~165 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N0
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[23]~164 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[23]~164_combout  = (!\Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & ((\Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & 
// (\Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout )) # (!\Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & ((\Add13~35_combout )))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.datab(\Add13~35_combout ),
	.datac(\Div2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[23]~164_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[23]~164 .lut_mask = "00ac";
defparam \Div2|auto_generated|divider|divider|StageOut[23]~164 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[23]~164 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[23]~164 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[23]~164 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[23]~164 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N8
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17_cout0  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[23]~165_combout  & (!\Div2|auto_generated|divider|divider|StageOut[23]~164_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 )))
// \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_33  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[23]~165_combout  & (!\Div2|auto_generated|divider|divider|StageOut[23]~164_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_32 )))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[23]~165_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[23]~164_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17_cout0 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_33 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .lut_mask = "ff01";
defparam \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .output_mode = "none";
defparam \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N9
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  = (((!\Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17_cout0 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N4
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[28]~154 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[28]~154_combout  = ((\Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout  & ((\Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout ),
	.datac(vcc),
	.datad(\Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[28]~154_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[28]~154 .lut_mask = "cc00";
defparam \Div2|auto_generated|divider|divider|StageOut[28]~154 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[28]~154 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[28]~154 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[28]~154 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[28]~154 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N0
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[28]~153 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[28]~153_combout  = (!\Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & ((\Div2|auto_generated|divider|divider|StageOut[22]~152_combout ) # 
// ((\Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & \Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[22]~152_combout ),
	.datac(\Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[28]~153_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[28]~153 .lut_mask = "00ec";
defparam \Div2|auto_generated|divider|divider|StageOut[28]~153 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[28]~153 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[28]~153 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[28]~153 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[28]~153 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N3
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[27]~149 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[27]~149_combout  = (!\Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & ((\Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & 
// ((!\Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]))) # (!\Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & (\Add13~35_combout ))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datab(\Add13~35_combout ),
	.datac(\Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]),
	.datad(\Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[27]~149_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[27]~149 .lut_mask = "004e";
defparam \Div2|auto_generated|divider|divider|StageOut[27]~149 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[27]~149 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[27]~149 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[27]~149 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[27]~149 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N1
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[27]~160 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[27]~160_combout  = ((\Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout  & ((\Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout ),
	.datac(vcc),
	.datad(\Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[27]~160_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[27]~160 .lut_mask = "cc00";
defparam \Div2|auto_generated|divider|divider|StageOut[27]~160 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[27]~160 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[27]~160 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[27]~160 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[27]~160 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N2
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[26]~155 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[26]~155_combout  = ((\Add13~35_combout  & ((!\Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add13~35_combout ),
	.datac(vcc),
	.datad(\Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[26]~155_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[26]~155 .lut_mask = "00cc";
defparam \Div2|auto_generated|divider|divider|StageOut[26]~155 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[26]~155 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[26]~155 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[26]~155 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[26]~155 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N4
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[26]~156 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[26]~156_combout  = (((!\Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella [1] & \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella [1]),
	.datad(\Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[26]~156_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[26]~156 .lut_mask = "0f00";
defparam \Div2|auto_generated|divider|divider|StageOut[26]~156 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[26]~156 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[26]~156 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[26]~156 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[26]~156 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N6
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[1] (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella [1] = ((\Add13~35_combout ))
// \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUT  = CARRY(((\Add13~35_combout )))
// \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUTCOUT1_29  = CARRY(((\Add13~35_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add13~35_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUT ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[1] .lut_mask = "cccc";
defparam \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[1] .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[1] .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N7
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27_combout  = (((\Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUT ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N5
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22_cout0  = CARRY((\Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27_combout ))
// \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_30  = CARRY((\Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27_combout ))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22_cout0 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_30 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 .lut_mask = "ffaa";
defparam \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 .output_mode = "none";
defparam \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N6
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10_combout  = \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22_cout0  $ (((!\Div2|auto_generated|divider|divider|StageOut[26]~155_combout  & 
// (!\Div2|auto_generated|divider|divider|StageOut[26]~156_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[26]~155_combout  & (!\Div2|auto_generated|divider|divider|StageOut[26]~156_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22_cout0 )))
// \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12COUT1_31  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[26]~155_combout  & (!\Div2|auto_generated|divider|divider|StageOut[26]~156_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_30 )))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[26]~155_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[26]~156_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22_cout0 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12COUT1_31 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 .lut_mask = "e101";
defparam \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N7
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15_combout  = \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12  $ (((!\Div2|auto_generated|divider|divider|StageOut[27]~149_combout  & 
// (!\Div2|auto_generated|divider|divider|StageOut[27]~160_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17  = CARRY((!\Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12  & ((\Div2|auto_generated|divider|divider|StageOut[27]~149_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[27]~160_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17COUT1_32  = CARRY((!\Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12COUT1_31  & ((\Div2|auto_generated|divider|divider|StageOut[27]~149_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[27]~160_combout ))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[27]~149_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[27]~160_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17COUT1_32 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .lut_mask = "e10e";
defparam \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N8
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7_cout0  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[28]~154_combout  & (!\Div2|auto_generated|divider|divider|StageOut[28]~153_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 )))
// \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7COUT1_33  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[28]~154_combout  & (!\Div2|auto_generated|divider|divider|StageOut[28]~153_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17COUT1_32 )))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[28]~154_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[28]~153_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7_cout0 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7COUT1_33 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 .lut_mask = "ff01";
defparam \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 .output_mode = "none";
defparam \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N9
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  = (((!\Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7_cout0 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N5
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[32]~146 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[32]~146_combout  = (!\Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & ((\Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & 
// ((!\Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella [1]))) # (!\Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & (\Add13~35_combout ))))

	.clk(gnd),
	.dataa(\Add13~35_combout ),
	.datab(\Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella [1]),
	.datac(\Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[32]~146_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[32]~146 .lut_mask = "030a";
defparam \Div2|auto_generated|divider|divider|StageOut[32]~146 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[32]~146 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[32]~146 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[32]~146 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[32]~146 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N6
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[33]~151 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[33]~151_combout  = (((\Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[33]~151_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[33]~151 .lut_mask = "f000";
defparam \Div2|auto_generated|divider|divider|StageOut[33]~151 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[33]~151 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[33]~151 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[33]~151 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[33]~151 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N7
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[33]~150 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[33]~150_combout  = (!\Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & ((\Div2|auto_generated|divider|divider|StageOut[27]~149_combout ) # 
// ((\Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout  & \Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[27]~149_combout ),
	.datab(\Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout ),
	.datac(\Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[33]~150_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[33]~150 .lut_mask = "0e0a";
defparam \Div2|auto_generated|divider|divider|StageOut[33]~150 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[33]~150 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[33]~150 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[33]~150 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[33]~150 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N9
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[32]~157 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[32]~157_combout  = (((\Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[32]~157_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[32]~157 .lut_mask = "f000";
defparam \Div2|auto_generated|divider|divider|StageOut[32]~157 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[32]~157 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[32]~157 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[32]~157 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[32]~157 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N8
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[31]~143 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[31]~143_combout  = (\Add13~35_combout  & (((!\Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\Add13~35_combout ),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[31]~143_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[31]~143 .lut_mask = "0a0a";
defparam \Div2|auto_generated|divider|divider|StageOut[31]~143 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[31]~143 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[31]~143 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[31]~143 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[31]~143 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N8
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[31]~144 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[31]~144_combout  = (!\Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella [1] & (((\Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella [1]),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[31]~144_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[31]~144 .lut_mask = "5050";
defparam \Div2|auto_generated|divider|divider|StageOut[31]~144 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[31]~144 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[31]~144 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[31]~144 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[31]~144 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N6
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[1] (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella [1] = ((\Add13~35_combout ))
// \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUT  = CARRY(((\Add13~35_combout )))
// \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUTCOUT1_29  = CARRY(((\Add13~35_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add13~35_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUT ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[1] .lut_mask = "cccc";
defparam \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[1] .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[1] .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N7
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27_combout  = (((\Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUT ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N0
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout0  = CARRY(((\Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27_combout )))
// \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17COUT1_30  = CARRY(((\Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout0 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17COUT1_30 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .lut_mask = "ffcc";
defparam \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .output_mode = "none";
defparam \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N1
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout  = \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout0  $ (((!\Div2|auto_generated|divider|divider|StageOut[31]~143_combout  & 
// (!\Div2|auto_generated|divider|divider|StageOut[31]~144_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[31]~143_combout  & (!\Div2|auto_generated|divider|divider|StageOut[31]~144_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout0 )))
// \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7COUT1_31  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[31]~143_combout  & (!\Div2|auto_generated|divider|divider|StageOut[31]~144_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17COUT1_30 )))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[31]~143_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[31]~144_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout0 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7COUT1_31 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .lut_mask = "e101";
defparam \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N2
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~20 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~20_combout  = \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7  $ (((!\Div2|auto_generated|divider|divider|StageOut[32]~146_combout  & 
// (!\Div2|auto_generated|divider|divider|StageOut[32]~157_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22  = CARRY((!\Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7  & ((\Div2|auto_generated|divider|divider|StageOut[32]~146_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[32]~157_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22COUT1_32  = CARRY((!\Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7COUT1_31  & ((\Div2|auto_generated|divider|divider|StageOut[32]~146_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[32]~157_combout ))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[32]~146_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[32]~157_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22COUT1_32 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~20 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~20 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~20 .lut_mask = "e10e";
defparam \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~20 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~20 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~20 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~20 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N3
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12_cout0  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[33]~151_combout  & (!\Div2|auto_generated|divider|divider|StageOut[33]~150_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 )))
// \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12COUT1_33  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[33]~151_combout  & (!\Div2|auto_generated|divider|divider|StageOut[33]~150_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22COUT1_32 )))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[33]~151_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[33]~150_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12_cout0 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12COUT1_33 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 .lut_mask = "ff01";
defparam \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 .output_mode = "none";
defparam \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N4
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout  = (((!\Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12_cout0 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N4
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[38]~147 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[38]~147_combout  = (!\Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout  & ((\Div2|auto_generated|divider|divider|StageOut[32]~146_combout ) # 
// ((\Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & \Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10_combout ))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[32]~146_combout ),
	.datac(\Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[38]~147_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[38]~147 .lut_mask = "00ec";
defparam \Div2|auto_generated|divider|divider|StageOut[38]~147 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[38]~147 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[38]~147 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[38]~147 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[38]~147 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N0
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[38]~148 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[38]~148_combout  = (((\Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~20_combout  & \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~20_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[38]~148_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[38]~148 .lut_mask = "f000";
defparam \Div2|auto_generated|divider|divider|StageOut[38]~148 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[38]~148 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[38]~148 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[38]~148 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[38]~148 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N3
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[37]~134 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[37]~134_combout  = (!\Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout  & ((\Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & 
// (!\Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella [1])) # (!\Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & ((\Add13~35_combout )))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella [1]),
	.datab(\Add13~35_combout ),
	.datac(\Div2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[37]~134_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[37]~134 .lut_mask = "005c";
defparam \Div2|auto_generated|divider|divider|StageOut[37]~134 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[37]~134 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[37]~134 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[37]~134 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[37]~134 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N1
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[37]~145 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[37]~145_combout  = (\Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout  & (((\Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[37]~145_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[37]~145 .lut_mask = "aa00";
defparam \Div2|auto_generated|divider|divider|StageOut[37]~145 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[37]~145 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[37]~145 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[37]~145 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[37]~145 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N2
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[36]~141 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[36]~141_combout  = (((!\Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella [1] & \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella [1]),
	.datad(\Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[36]~141_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[36]~141 .lut_mask = "0f00";
defparam \Div2|auto_generated|divider|divider|StageOut[36]~141 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[36]~141 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[36]~141 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[36]~141 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[36]~141 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N9
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[36]~140 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[36]~140_combout  = ((\Add13~35_combout  & ((!\Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add13~35_combout ),
	.datac(vcc),
	.datad(\Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[36]~140_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[36]~140 .lut_mask = "00cc";
defparam \Div2|auto_generated|divider|divider|StageOut[36]~140 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[36]~140 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[36]~140 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[36]~140 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[36]~140 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N6
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[1] (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella [1] = (\Add13~35_combout )
// \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~COUT  = CARRY((\Add13~35_combout ))
// \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~COUTCOUT1_29  = CARRY((\Add13~35_combout ))

	.clk(gnd),
	.dataa(\Add13~35_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~COUT ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[1] .lut_mask = "aaaa";
defparam \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[1] .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[1] .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N7
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~27 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~27_combout  = (((\Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~COUT ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~27 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~27 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N5
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~22 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~22_cout0  = CARRY((\Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~27_combout ))
// \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~22COUT1_30  = CARRY((\Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~27_combout ))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~27_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~22_cout0 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~22COUT1_30 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~22 .lut_mask = "ffaa";
defparam \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~22 .output_mode = "none";
defparam \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N6
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~5 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~5_combout  = \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~22_cout0  $ (((!\Div2|auto_generated|divider|divider|StageOut[36]~141_combout  & 
// (!\Div2|auto_generated|divider|divider|StageOut[36]~140_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~7  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[36]~141_combout  & (!\Div2|auto_generated|divider|divider|StageOut[36]~140_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~22_cout0 )))
// \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~7COUT1_31  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[36]~141_combout  & (!\Div2|auto_generated|divider|divider|StageOut[36]~140_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~22COUT1_30 )))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[36]~141_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[36]~140_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~22_cout0 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~22COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~7 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~7COUT1_31 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~5 .lut_mask = "e101";
defparam \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N7
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~10 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~10_combout  = \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~7  $ (((!\Div2|auto_generated|divider|divider|StageOut[37]~134_combout  & 
// (!\Div2|auto_generated|divider|divider|StageOut[37]~145_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~12  = CARRY((!\Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~7  & ((\Div2|auto_generated|divider|divider|StageOut[37]~134_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[37]~145_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~12COUT1_32  = CARRY((!\Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~7COUT1_31  & ((\Div2|auto_generated|divider|divider|StageOut[37]~134_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[37]~145_combout ))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[37]~134_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[37]~145_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~7 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~7COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~12 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~12COUT1_32 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~10 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~10 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~10 .lut_mask = "e10e";
defparam \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N8
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~17 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~17_cout0  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[38]~147_combout  & (!\Div2|auto_generated|divider|divider|StageOut[38]~148_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~12 )))
// \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~17COUT1_33  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[38]~147_combout  & (!\Div2|auto_generated|divider|divider|StageOut[38]~148_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~12COUT1_32 )))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[38]~147_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[38]~148_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~12 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~12COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~17_cout0 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~17COUT1_33 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~17 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~17 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~17 .lut_mask = "ff01";
defparam \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~17 .output_mode = "none";
defparam \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~17 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N9
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0_combout  = (((!\Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~17_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~17_cout0 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~17COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N5
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[42]~131 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[42]~131_combout  = (!\Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0_combout  & ((\Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout  & 
// (!\Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella [1])) # (!\Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout  & ((\Add13~35_combout )))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella [1]),
	.datab(\Add13~35_combout ),
	.datac(\Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[42]~131_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[42]~131 .lut_mask = "050c";
defparam \Div2|auto_generated|divider|divider|StageOut[42]~131 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[42]~131 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[42]~131 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[42]~131 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[42]~131 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N6
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[43]~135 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[43]~135_combout  = (!\Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0_combout  & ((\Div2|auto_generated|divider|divider|StageOut[37]~134_combout ) # 
// ((\Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout  & \Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[37]~134_combout ),
	.datab(\Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout ),
	.datac(\Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[43]~135_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[43]~135 .lut_mask = "0e0a";
defparam \Div2|auto_generated|divider|divider|StageOut[43]~135 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[43]~135 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[43]~135 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[43]~135 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[43]~135 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N7
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[43]~136 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[43]~136_combout  = (((\Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0_combout  & \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~10_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[43]~136_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[43]~136 .lut_mask = "f000";
defparam \Div2|auto_generated|divider|divider|StageOut[43]~136 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[43]~136 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[43]~136 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[43]~136 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[43]~136 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N2
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[42]~142 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[42]~142_combout  = (((\Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~5_combout  & \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~5_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[42]~142_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[42]~142 .lut_mask = "f000";
defparam \Div2|auto_generated|divider|divider|StageOut[42]~142 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[42]~142 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[42]~142 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[42]~142 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[42]~142 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N8
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[41]~138 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[41]~138_combout  = (((\Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0_combout  & !\Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[41]~138_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[41]~138 .lut_mask = "00f0";
defparam \Div2|auto_generated|divider|divider|StageOut[41]~138 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[41]~138 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[41]~138 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[41]~138 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[41]~138 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N9
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[41]~137 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[41]~137_combout  = (((\Add13~35_combout  & !\Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add13~35_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[41]~137_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[41]~137 .lut_mask = "00f0";
defparam \Div2|auto_generated|divider|divider|StageOut[41]~137 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[41]~137 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[41]~137 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[41]~137 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[41]~137 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N8
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[1] (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella [1] = ((\Add13~35_combout ))
// \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~COUT  = CARRY(((\Add13~35_combout )))
// \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~COUTCOUT1_29  = CARRY(((\Add13~35_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add13~35_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~COUT ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[1] .lut_mask = "cccc";
defparam \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[1] .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[1] .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N9
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~27 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~27_combout  = (((\Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~COUT ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~27 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~27 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N0
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~22 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~22_cout0  = CARRY(((\Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~27_combout )))
// \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~22COUT1_30  = CARRY(((\Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~27_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~22_cout0 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~22COUT1_30 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~22 .lut_mask = "ffcc";
defparam \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~22 .output_mode = "none";
defparam \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N1
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~10 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~10_combout  = \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~22_cout0  $ (((!\Div2|auto_generated|divider|divider|StageOut[41]~138_combout  & 
// (!\Div2|auto_generated|divider|divider|StageOut[41]~137_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~12  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[41]~138_combout  & (!\Div2|auto_generated|divider|divider|StageOut[41]~137_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~22_cout0 )))
// \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~12COUT1_31  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[41]~138_combout  & (!\Div2|auto_generated|divider|divider|StageOut[41]~137_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~22COUT1_30 )))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[41]~138_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[41]~137_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~22_cout0 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~22COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~12 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~12COUT1_31 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~10 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~10 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~10 .lut_mask = "e101";
defparam \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N2
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~15 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~15_combout  = \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~12  $ (((!\Div2|auto_generated|divider|divider|StageOut[42]~131_combout  & 
// (!\Div2|auto_generated|divider|divider|StageOut[42]~142_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~17  = CARRY((!\Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~12  & ((\Div2|auto_generated|divider|divider|StageOut[42]~131_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[42]~142_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~17COUT1_32  = CARRY((!\Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~12COUT1_31  & ((\Div2|auto_generated|divider|divider|StageOut[42]~131_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[42]~142_combout ))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[42]~131_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[42]~142_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~12 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~12COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~17 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~17COUT1_32 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~15 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~15 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~15 .lut_mask = "e10e";
defparam \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~15 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~15 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~15 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~15 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N3
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~7 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~7_cout0  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[43]~135_combout  & (!\Div2|auto_generated|divider|divider|StageOut[43]~136_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~17 )))
// \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~7COUT1_33  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[43]~135_combout  & (!\Div2|auto_generated|divider|divider|StageOut[43]~136_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~17COUT1_32 )))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[43]~135_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[43]~136_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~17 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~17COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~5 ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~7_cout0 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~7COUT1_33 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~7 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~7 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~7 .lut_mask = "ff01";
defparam \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~7 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~7 .output_mode = "none";
defparam \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~7 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~7 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N4
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0_combout  = (((!\Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~7_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~7_cout0 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~7COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N2
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[48]~132 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[48]~132_combout  = (!\Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0_combout  & ((\Div2|auto_generated|divider|divider|StageOut[42]~131_combout ) # 
// ((\Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0_combout  & \Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~5_combout ))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[42]~131_combout ),
	.datac(\Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~5_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[48]~132_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[48]~132 .lut_mask = "00ec";
defparam \Div2|auto_generated|divider|divider|StageOut[48]~132 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[48]~132 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[48]~132 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[48]~132 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[48]~132 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N1
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[48]~133 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[48]~133_combout  = (((\Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~15_combout  & \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~15_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[48]~133_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[48]~133 .lut_mask = "f000";
defparam \Div2|auto_generated|divider|divider|StageOut[48]~133 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[48]~133 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[48]~133 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[48]~133 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[48]~133 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N4
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[47]~139 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[47]~139_combout  = (\Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~10_combout  & (((\Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~10_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[47]~139_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[47]~139 .lut_mask = "aa00";
defparam \Div2|auto_generated|divider|divider|StageOut[47]~139 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[47]~139 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[47]~139 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[47]~139 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[47]~139 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N9
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[47]~128 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[47]~128_combout  = (!\Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0_combout  & ((\Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0_combout  & 
// ((!\Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella [1]))) # (!\Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0_combout  & (\Add13~35_combout ))))

	.clk(gnd),
	.dataa(\Add13~35_combout ),
	.datab(\Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0_combout ),
	.datac(\Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_8|add_sub_cella [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[47]~128_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[47]~128 .lut_mask = "020e";
defparam \Div2|auto_generated|divider|divider|StageOut[47]~128 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[47]~128 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[47]~128 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[47]~128 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[47]~128 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N3
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[46]~125 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[46]~125_combout  = (((\Add13~35_combout  & !\Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add13~35_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[46]~125_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[46]~125 .lut_mask = "00f0";
defparam \Div2|auto_generated|divider|divider|StageOut[46]~125 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[46]~125 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[46]~125 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[46]~125 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[46]~125 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N0
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[46]~126 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[46]~126_combout  = (((!\Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella [1] & \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella [1]),
	.datad(\Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[46]~126_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[46]~126 .lut_mask = "0f00";
defparam \Div2|auto_generated|divider|divider|StageOut[46]~126 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[46]~126 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[46]~126 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[46]~126 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[46]~126 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N2
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~27 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~27_combout  = (((\Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~COUT ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~27 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~27 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N5
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~17 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~17_cout0  = CARRY(((\Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~27_combout )))
// \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~17COUT1_30  = CARRY(((\Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~27_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~17_cout0 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~17COUT1_30 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~17 .lut_mask = "ffcc";
defparam \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~17 .output_mode = "none";
defparam \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~17 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N6
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~5 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~5_combout  = \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~17_cout0  $ (((!\Div2|auto_generated|divider|divider|StageOut[46]~125_combout  & 
// (!\Div2|auto_generated|divider|divider|StageOut[46]~126_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~7  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[46]~125_combout  & (!\Div2|auto_generated|divider|divider|StageOut[46]~126_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~17_cout0 )))
// \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~7COUT1_31  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[46]~125_combout  & (!\Div2|auto_generated|divider|divider|StageOut[46]~126_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~17COUT1_30 )))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[46]~125_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[46]~126_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~17_cout0 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~17COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~7 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~7COUT1_31 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~5 .lut_mask = "e101";
defparam \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N7
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~20 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~20_combout  = \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~7  $ (((!\Div2|auto_generated|divider|divider|StageOut[47]~139_combout  & 
// (!\Div2|auto_generated|divider|divider|StageOut[47]~128_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~22  = CARRY((!\Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~7  & ((\Div2|auto_generated|divider|divider|StageOut[47]~139_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[47]~128_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~22COUT1_32  = CARRY((!\Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~7COUT1_31  & ((\Div2|auto_generated|divider|divider|StageOut[47]~139_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[47]~128_combout ))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[47]~139_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[47]~128_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~7 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~7COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~22 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~22COUT1_32 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~20 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~20 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~20 .lut_mask = "e10e";
defparam \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~20 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~20 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~20 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~20 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N8
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~12 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~12_cout0  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[48]~132_combout  & (!\Div2|auto_generated|divider|divider|StageOut[48]~133_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~22 )))
// \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~12COUT1_33  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[48]~132_combout  & (!\Div2|auto_generated|divider|divider|StageOut[48]~133_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~22COUT1_32 )))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[48]~132_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[48]~133_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~22 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~22COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~10 ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~12_cout0 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~12COUT1_33 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~12 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~12 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~12 .lut_mask = "ff01";
defparam \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~12 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~12 .output_mode = "none";
defparam \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~12 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~12 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N9
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0_combout  = (((!\Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~12_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~12_cout0 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~12COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N5
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[51]~123 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[51]~123_combout  = (((!\Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella [1] & \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella [1]),
	.datad(\Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[51]~123_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[51]~123 .lut_mask = "0f00";
defparam \Div2|auto_generated|divider|divider|StageOut[51]~123 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[51]~123 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[51]~123 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[51]~123 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[51]~123 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N4
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[51]~122 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[51]~122_combout  = ((\Add13~35_combout  & ((!\Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add13~35_combout ),
	.datac(vcc),
	.datad(\Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[51]~122_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[51]~122 .lut_mask = "00cc";
defparam \Div2|auto_generated|divider|divider|StageOut[51]~122 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[51]~122 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[51]~122 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[51]~122 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[51]~122 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N3
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[1] (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella [1] = ((\Add13~35_combout ))
// \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~COUT  = CARRY(((\Add13~35_combout )))
// \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~COUTCOUT1_29  = CARRY(((\Add13~35_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add13~35_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~COUT ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[1] .lut_mask = "cccc";
defparam \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[1] .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[1] .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N4
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~27 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~27_combout  = (((\Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~COUT ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~27 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~27 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N0
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~22 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~22_cout0  = CARRY((\Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~27_combout ))
// \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~22COUT1_30  = CARRY((\Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~27_combout ))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~27_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~22_cout0 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~22COUT1_30 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~22 .lut_mask = "ffaa";
defparam \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~22 .output_mode = "none";
defparam \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N1
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~5 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~5_combout  = \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~22_cout0  $ (((!\Div2|auto_generated|divider|divider|StageOut[51]~123_combout  & 
// (!\Div2|auto_generated|divider|divider|StageOut[51]~122_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~7  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[51]~123_combout  & (!\Div2|auto_generated|divider|divider|StageOut[51]~122_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~22_cout0 )))
// \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~7COUT1_31  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[51]~123_combout  & (!\Div2|auto_generated|divider|divider|StageOut[51]~122_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~22COUT1_30 )))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[51]~123_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[51]~122_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~22_cout0 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~22COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~7 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~7COUT1_31 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~5 .lut_mask = "e101";
defparam \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N8
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[53]~129 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[53]~129_combout  = (!\Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0_combout  & ((\Div2|auto_generated|divider|divider|StageOut[47]~128_combout ) # 
// ((\Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0_combout  & \Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~10_combout ))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[47]~128_combout ),
	.datac(\Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~10_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[53]~129_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[53]~129 .lut_mask = "00ec";
defparam \Div2|auto_generated|divider|divider|StageOut[53]~129 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[53]~129 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[53]~129 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[53]~129 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[53]~129 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N7
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[53]~130 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[53]~130_combout  = (((\Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~20_combout  & \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~20_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[53]~130_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[53]~130 .lut_mask = "f000";
defparam \Div2|auto_generated|divider|divider|StageOut[53]~130 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[53]~130 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[53]~130 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[53]~130 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[53]~130 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N6
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[52]~116 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[52]~116_combout  = (!\Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0_combout  & ((\Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0_combout  & 
// (!\Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella [1])) # (!\Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0_combout  & ((\Add13~35_combout )))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella [1]),
	.datab(\Add13~35_combout ),
	.datac(\Div2|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[52]~116_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[52]~116 .lut_mask = "005c";
defparam \Div2|auto_generated|divider|divider|StageOut[52]~116 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[52]~116 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[52]~116 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[52]~116 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[52]~116 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N9
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[52]~127 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[52]~127_combout  = (((\Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~5_combout  & \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~5_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[52]~127_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[52]~127 .lut_mask = "f000";
defparam \Div2|auto_generated|divider|divider|StageOut[52]~127 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[52]~127 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[52]~127 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[52]~127 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[52]~127 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N2
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~10 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~10_combout  = \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~7  $ (((!\Div2|auto_generated|divider|divider|StageOut[52]~116_combout  & 
// (!\Div2|auto_generated|divider|divider|StageOut[52]~127_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~12  = CARRY((!\Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~7  & ((\Div2|auto_generated|divider|divider|StageOut[52]~116_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[52]~127_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~12COUT1_32  = CARRY((!\Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~7COUT1_31  & ((\Div2|auto_generated|divider|divider|StageOut[52]~116_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[52]~127_combout ))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[52]~116_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[52]~127_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~7 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~7COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~12 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~12COUT1_32 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~10 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~10 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~10 .lut_mask = "e10e";
defparam \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N3
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~17 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~17_cout0  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[53]~129_combout  & (!\Div2|auto_generated|divider|divider|StageOut[53]~130_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~12 )))
// \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~17COUT1_33  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[53]~129_combout  & (!\Div2|auto_generated|divider|divider|StageOut[53]~130_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~12COUT1_32 )))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[53]~129_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[53]~130_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~12 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~12COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~17_cout0 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~17COUT1_33 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~17 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~17 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~17 .lut_mask = "ff01";
defparam \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~17 .output_mode = "none";
defparam \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~17 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N4
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0_combout  = (((!\Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~17_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~17_cout0 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~17COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N3
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[58]~118 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[58]~118_combout  = (((\Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~10_combout  & \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~10_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[58]~118_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[58]~118 .lut_mask = "f000";
defparam \Div2|auto_generated|divider|divider|StageOut[58]~118 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[58]~118 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[58]~118 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[58]~118 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[58]~118 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N2
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[58]~117 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[58]~117_combout  = (!\Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0_combout  & ((\Div2|auto_generated|divider|divider|StageOut[52]~116_combout ) # 
// ((\Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0_combout  & \Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~5_combout ))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0_combout ),
	.datab(\Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~5_combout ),
	.datac(\Div2|auto_generated|divider|divider|StageOut[52]~116_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[58]~117_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[58]~117 .lut_mask = "00f8";
defparam \Div2|auto_generated|divider|divider|StageOut[58]~117 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[58]~117 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[58]~117 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[58]~117 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[58]~117 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N4
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[57]~124 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[57]~124_combout  = (((\Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~5_combout  & \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~5_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[57]~124_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[57]~124 .lut_mask = "f000";
defparam \Div2|auto_generated|divider|divider|StageOut[57]~124 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[57]~124 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[57]~124 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[57]~124 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[57]~124 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N0
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[57]~113 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[57]~113_combout  = (!\Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0_combout  & ((\Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0_combout  & 
// ((!\Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella [1]))) # (!\Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0_combout  & (\Add13~35_combout ))))

	.clk(gnd),
	.dataa(\Add13~35_combout ),
	.datab(\Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella [1]),
	.datac(\Div2|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[57]~113_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[57]~113 .lut_mask = "003a";
defparam \Div2|auto_generated|divider|divider|StageOut[57]~113 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[57]~113 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[57]~113 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[57]~113 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[57]~113 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N8
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[56]~119 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[56]~119_combout  = ((\Add13~35_combout  & ((!\Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add13~35_combout ),
	.datac(vcc),
	.datad(\Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[56]~119_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[56]~119 .lut_mask = "00cc";
defparam \Div2|auto_generated|divider|divider|StageOut[56]~119 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[56]~119 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[56]~119 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[56]~119 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[56]~119 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N0
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[56]~120 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[56]~120_combout  = (((!\Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella [1] & \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella [1]),
	.datad(\Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[56]~120_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[56]~120 .lut_mask = "0f00";
defparam \Div2|auto_generated|divider|divider|StageOut[56]~120 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[56]~120 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[56]~120 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[56]~120 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[56]~120 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N5
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[1] (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella [1] = ((\Add13~35_combout ))
// \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~COUT  = CARRY(((\Add13~35_combout )))
// \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~COUTCOUT1_29  = CARRY(((\Add13~35_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add13~35_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~COUT ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[1] .lut_mask = "cccc";
defparam \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[1] .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[1] .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N6
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~27 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~27_combout  = (((\Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~COUT ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~27 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~27 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N5
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~22 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~22_cout0  = CARRY(((\Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~27_combout )))
// \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~22COUT1_30  = CARRY(((\Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~27_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~22_cout0 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~22COUT1_30 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~22 .lut_mask = "ffcc";
defparam \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~22 .output_mode = "none";
defparam \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N6
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~10 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~10_combout  = \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~22_cout0  $ (((!\Div2|auto_generated|divider|divider|StageOut[56]~119_combout  & 
// (!\Div2|auto_generated|divider|divider|StageOut[56]~120_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~12  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[56]~119_combout  & (!\Div2|auto_generated|divider|divider|StageOut[56]~120_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~22_cout0 )))
// \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~12COUT1_31  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[56]~119_combout  & (!\Div2|auto_generated|divider|divider|StageOut[56]~120_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~22COUT1_30 )))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[56]~119_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[56]~120_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~22_cout0 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~22COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~12 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~12COUT1_31 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~10 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~10 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~10 .lut_mask = "e101";
defparam \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N7
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~15 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~15_combout  = \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~12  $ (((!\Div2|auto_generated|divider|divider|StageOut[57]~124_combout  & 
// (!\Div2|auto_generated|divider|divider|StageOut[57]~113_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~17  = CARRY((!\Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~12  & ((\Div2|auto_generated|divider|divider|StageOut[57]~124_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[57]~113_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~17COUT1_32  = CARRY((!\Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~12COUT1_31  & ((\Div2|auto_generated|divider|divider|StageOut[57]~124_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[57]~113_combout ))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[57]~124_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[57]~113_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~12 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~12COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~17 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~17COUT1_32 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~15 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~15 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~15 .lut_mask = "e10e";
defparam \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~15 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~15 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~15 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~15 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N8
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~7 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~7_cout0  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[58]~118_combout  & (!\Div2|auto_generated|divider|divider|StageOut[58]~117_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~17 )))
// \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~7COUT1_33  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[58]~118_combout  & (!\Div2|auto_generated|divider|divider|StageOut[58]~117_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~17COUT1_32 )))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[58]~118_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[58]~117_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~17 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~17COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~5 ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~7_cout0 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~7COUT1_33 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~7 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~7 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~7 .lut_mask = "ff01";
defparam \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~7 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~7 .output_mode = "none";
defparam \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~7 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~7 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N9
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0_combout  = (((!\Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~7_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~7_cout0 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~7COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N3
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[63]~114 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[63]~114_combout  = (!\Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0_combout  & ((\Div2|auto_generated|divider|divider|StageOut[57]~113_combout ) # 
// ((\Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~5_combout  & \Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~5_combout ),
	.datab(\Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0_combout ),
	.datac(\Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|StageOut[57]~113_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[63]~114_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[63]~114 .lut_mask = "0f08";
defparam \Div2|auto_generated|divider|divider|StageOut[63]~114 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[63]~114 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[63]~114 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[63]~114 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[63]~114 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N1
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[63]~115 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[63]~115_combout  = (((\Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0_combout  & \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~15_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[63]~115_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[63]~115 .lut_mask = "f000";
defparam \Div2|auto_generated|divider|divider|StageOut[63]~115 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[63]~115 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[63]~115 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[63]~115 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[63]~115 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N1
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[62]~121 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[62]~121_combout  = (((\Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~10_combout  & \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~10_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[62]~121_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[62]~121 .lut_mask = "f000";
defparam \Div2|auto_generated|divider|divider|StageOut[62]~121 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[62]~121 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[62]~121 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[62]~121 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[62]~121 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N2
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[62]~110 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[62]~110_combout  = (!\Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0_combout  & ((\Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0_combout  & 
// (!\Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella [1])) # (!\Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0_combout  & ((\Add13~35_combout )))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella [1]),
	.datab(\Div2|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0_combout ),
	.datac(\Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0_combout ),
	.datad(\Add13~35_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[62]~110_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[62]~110 .lut_mask = "0704";
defparam \Div2|auto_generated|divider|divider|StageOut[62]~110 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[62]~110 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[62]~110 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[62]~110 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[62]~110 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N4
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[61]~107 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[61]~107_combout  = (((!\Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0_combout  & \Add13~35_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0_combout ),
	.datad(\Add13~35_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[61]~107_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[61]~107 .lut_mask = "0f00";
defparam \Div2|auto_generated|divider|divider|StageOut[61]~107 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[61]~107 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[61]~107 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[61]~107 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[61]~107 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N0
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[61]~108 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[61]~108_combout  = (((\Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0_combout  & !\Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[61]~108_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[61]~108 .lut_mask = "00f0";
defparam \Div2|auto_generated|divider|divider|StageOut[61]~108 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[61]~108 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[61]~108 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[61]~108 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[61]~108 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N6
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[1] (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella [1] = ((\Add13~35_combout ))
// \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~COUT  = CARRY(((\Add13~35_combout )))
// \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~COUTCOUT1_29  = CARRY(((\Add13~35_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add13~35_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~COUT ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[1] .lut_mask = "cccc";
defparam \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[1] .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[1] .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N7
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~27 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~27_combout  = (((\Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~COUT ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~27 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~27 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N5
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~17 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~17_cout0  = CARRY((\Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~27_combout ))
// \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~17COUT1_30  = CARRY((\Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~27_combout ))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~27_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~17_cout0 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~17COUT1_30 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~17 .lut_mask = "ffaa";
defparam \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~17 .output_mode = "none";
defparam \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~17 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N6
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~5 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~5_combout  = \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~17_cout0  $ (((!\Div2|auto_generated|divider|divider|StageOut[61]~107_combout  & 
// (!\Div2|auto_generated|divider|divider|StageOut[61]~108_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~7  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[61]~107_combout  & (!\Div2|auto_generated|divider|divider|StageOut[61]~108_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~17_cout0 )))
// \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~7COUT1_31  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[61]~107_combout  & (!\Div2|auto_generated|divider|divider|StageOut[61]~108_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~17COUT1_30 )))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[61]~107_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[61]~108_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~17_cout0 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~17COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~7 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~7COUT1_31 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~5 .lut_mask = "e101";
defparam \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N7
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~20 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~20_combout  = \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~7  $ (((!\Div2|auto_generated|divider|divider|StageOut[62]~121_combout  & 
// (!\Div2|auto_generated|divider|divider|StageOut[62]~110_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~22  = CARRY((!\Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~7  & ((\Div2|auto_generated|divider|divider|StageOut[62]~121_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[62]~110_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~22COUT1_32  = CARRY((!\Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~7COUT1_31  & ((\Div2|auto_generated|divider|divider|StageOut[62]~121_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[62]~110_combout ))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[62]~121_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[62]~110_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~7 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~7COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~22 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~22COUT1_32 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~20 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~20 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~20 .lut_mask = "e10e";
defparam \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~20 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~20 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~20 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~20 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N8
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~12 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~12_cout0  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[63]~114_combout  & (!\Div2|auto_generated|divider|divider|StageOut[63]~115_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~22 )))
// \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~12COUT1_33  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[63]~114_combout  & (!\Div2|auto_generated|divider|divider|StageOut[63]~115_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~22COUT1_32 )))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[63]~114_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[63]~115_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~22 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~22COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~10 ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~12_cout0 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~12COUT1_33 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~12 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~12 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~12 .lut_mask = "ff01";
defparam \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~12 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~12 .output_mode = "none";
defparam \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~12 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~12 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N9
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0_combout  = (((!\Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~12_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~12_cout0 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~12COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N2
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[67]~98 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[67]~98_combout  = (!\Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0_combout  & ((\Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0_combout  & 
// ((!\Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella [1]))) # (!\Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0_combout  & (\Add13~35_combout ))))

	.clk(gnd),
	.dataa(\Add13~35_combout ),
	.datab(\Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella [1]),
	.datac(\Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[67]~98_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[67]~98 .lut_mask = "003a";
defparam \Div2|auto_generated|divider|divider|StageOut[67]~98 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[67]~98 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[67]~98 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[67]~98 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[67]~98 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N4
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[68]~111 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[68]~111_combout  = (!\Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0_combout  & ((\Div2|auto_generated|divider|divider|StageOut[62]~110_combout ) # 
// ((\Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0_combout  & \Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~10_combout ))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[62]~110_combout ),
	.datac(\Div2|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~10_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[68]~111_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[68]~111 .lut_mask = "00ec";
defparam \Div2|auto_generated|divider|divider|StageOut[68]~111 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[68]~111 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[68]~111 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[68]~111 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[68]~111 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N1
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[68]~112 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[68]~112_combout  = (((\Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~20_combout  & \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~20_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[68]~112_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[68]~112 .lut_mask = "f000";
defparam \Div2|auto_generated|divider|divider|StageOut[68]~112 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[68]~112 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[68]~112 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[68]~112 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[68]~112 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N0
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[67]~109 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[67]~109_combout  = ((\Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~5_combout  & ((\Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~5_combout ),
	.datac(vcc),
	.datad(\Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[67]~109_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[67]~109 .lut_mask = "cc00";
defparam \Div2|auto_generated|divider|divider|StageOut[67]~109 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[67]~109 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[67]~109 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[67]~109 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[67]~109 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N3
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[66]~105 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[66]~105_combout  = ((!\Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella [1] & ((\Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella [1]),
	.datac(vcc),
	.datad(\Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[66]~105_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[66]~105 .lut_mask = "3300";
defparam \Div2|auto_generated|divider|divider|StageOut[66]~105 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[66]~105 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[66]~105 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[66]~105 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[66]~105 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N9
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[66]~104 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[66]~104_combout  = ((\Add13~35_combout  & ((!\Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add13~35_combout ),
	.datac(vcc),
	.datad(\Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[66]~104_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[66]~104 .lut_mask = "00cc";
defparam \Div2|auto_generated|divider|divider|StageOut[66]~104 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[66]~104 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[66]~104 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[66]~104 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[66]~104 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N6
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[1] (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella [1] = ((\Add13~35_combout ))
// \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~COUT  = CARRY(((\Add13~35_combout )))
// \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~COUTCOUT1_29  = CARRY(((\Add13~35_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add13~35_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~COUT ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[1] .lut_mask = "cccc";
defparam \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[1] .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[1] .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N7
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~27 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~27_combout  = (((\Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~COUT ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~27 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~27 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N5
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~22 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~22_cout0  = CARRY(((\Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~27_combout )))
// \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~22COUT1_30  = CARRY(((\Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~27_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~22_cout0 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~22COUT1_30 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~22 .lut_mask = "ffcc";
defparam \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~22 .output_mode = "none";
defparam \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N6
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~5 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~5_combout  = \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~22_cout0  $ (((!\Div2|auto_generated|divider|divider|StageOut[66]~105_combout  & 
// (!\Div2|auto_generated|divider|divider|StageOut[66]~104_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~7  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[66]~105_combout  & (!\Div2|auto_generated|divider|divider|StageOut[66]~104_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~22_cout0 )))
// \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~7COUT1_31  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[66]~105_combout  & (!\Div2|auto_generated|divider|divider|StageOut[66]~104_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~22COUT1_30 )))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[66]~105_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[66]~104_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~22_cout0 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~22COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~7 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~7COUT1_31 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~5 .lut_mask = "e101";
defparam \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N7
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~10 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~10_combout  = \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~7  $ (((!\Div2|auto_generated|divider|divider|StageOut[67]~98_combout  & 
// (!\Div2|auto_generated|divider|divider|StageOut[67]~109_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~12  = CARRY((!\Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~7  & ((\Div2|auto_generated|divider|divider|StageOut[67]~98_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[67]~109_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~12COUT1_32  = CARRY((!\Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~7COUT1_31  & ((\Div2|auto_generated|divider|divider|StageOut[67]~98_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[67]~109_combout ))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[67]~98_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[67]~109_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~7 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~7COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~12 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~12COUT1_32 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~10 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~10 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~10 .lut_mask = "e10e";
defparam \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N8
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~17 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~17_cout0  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[68]~111_combout  & (!\Div2|auto_generated|divider|divider|StageOut[68]~112_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~12 )))
// \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~17COUT1_33  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[68]~111_combout  & (!\Div2|auto_generated|divider|divider|StageOut[68]~112_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~12COUT1_32 )))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[68]~111_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[68]~112_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~12 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~12COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~17_cout0 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~17COUT1_33 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~17 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~17 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~17 .lut_mask = "ff01";
defparam \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~17 .output_mode = "none";
defparam \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~17 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N9
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0_combout  = (((!\Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~17_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~17_cout0 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~17COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N8
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[73]~99 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[73]~99_combout  = (!\Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0_combout  & ((\Div2|auto_generated|divider|divider|StageOut[67]~98_combout ) # 
// ((\Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0_combout  & \Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~5_combout ))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[67]~98_combout ),
	.datac(\Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[73]~99_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[73]~99 .lut_mask = "0e0c";
defparam \Div2|auto_generated|divider|divider|StageOut[73]~99 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[73]~99 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[73]~99 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[73]~99 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[73]~99 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N7
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[73]~100 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[73]~100_combout  = (((\Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0_combout  & \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~10_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[73]~100_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[73]~100 .lut_mask = "f000";
defparam \Div2|auto_generated|divider|divider|StageOut[73]~100 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[73]~100 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[73]~100 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[73]~100 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[73]~100 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N5
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[72]~95 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[72]~95_combout  = (!\Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0_combout  & ((\Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0_combout  & 
// ((!\Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella [1]))) # (!\Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0_combout  & (\Add13~35_combout ))))

	.clk(gnd),
	.dataa(\Add13~35_combout ),
	.datab(\Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella [1]),
	.datac(\Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[72]~95_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[72]~95 .lut_mask = "030a";
defparam \Div2|auto_generated|divider|divider|StageOut[72]~95 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[72]~95 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[72]~95 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[72]~95 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[72]~95 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N9
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[72]~106 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[72]~106_combout  = ((\Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~5_combout  & (\Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~5_combout ),
	.datac(\Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[72]~106_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[72]~106 .lut_mask = "c0c0";
defparam \Div2|auto_generated|divider|divider|StageOut[72]~106 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[72]~106 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[72]~106 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[72]~106 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[72]~106 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N6
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[71]~102 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[71]~102_combout  = (((\Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0_combout  & !\Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[71]~102_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[71]~102 .lut_mask = "00f0";
defparam \Div2|auto_generated|divider|divider|StageOut[71]~102 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[71]~102 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[71]~102 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[71]~102 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[71]~102 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N3
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[71]~101 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[71]~101_combout  = ((\Add13~35_combout  & ((!\Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add13~35_combout ),
	.datac(vcc),
	.datad(\Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[71]~101_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[71]~101 .lut_mask = "00cc";
defparam \Div2|auto_generated|divider|divider|StageOut[71]~101 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[71]~101 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[71]~101 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[71]~101 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[71]~101 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N7
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[1] (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella [1] = ((\Add13~35_combout ))
// \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~COUT  = CARRY(((\Add13~35_combout )))
// \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~COUTCOUT1_29  = CARRY(((\Add13~35_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add13~35_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~COUT ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[1] .lut_mask = "cccc";
defparam \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[1] .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[1] .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N8
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~27 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~27_combout  = (((\Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~COUT ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~27 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~27 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N0
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~22 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~22_cout0  = CARRY((\Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~27_combout ))
// \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~22COUT1_30  = CARRY((\Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~27_combout ))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~27_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~22_cout0 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~22COUT1_30 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~22 .lut_mask = "ffaa";
defparam \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~22 .output_mode = "none";
defparam \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N1
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~10 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~10_combout  = \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~22_cout0  $ (((!\Div2|auto_generated|divider|divider|StageOut[71]~102_combout  & 
// (!\Div2|auto_generated|divider|divider|StageOut[71]~101_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~12  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[71]~102_combout  & (!\Div2|auto_generated|divider|divider|StageOut[71]~101_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~22_cout0 )))
// \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~12COUT1_31  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[71]~102_combout  & (!\Div2|auto_generated|divider|divider|StageOut[71]~101_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~22COUT1_30 )))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[71]~102_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[71]~101_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~22_cout0 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~22COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~12 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~12COUT1_31 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~10 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~10 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~10 .lut_mask = "e101";
defparam \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N2
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~15 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~15_combout  = \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~12  $ (((!\Div2|auto_generated|divider|divider|StageOut[72]~95_combout  & 
// (!\Div2|auto_generated|divider|divider|StageOut[72]~106_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~17  = CARRY((!\Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~12  & ((\Div2|auto_generated|divider|divider|StageOut[72]~95_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[72]~106_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~17COUT1_32  = CARRY((!\Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~12COUT1_31  & ((\Div2|auto_generated|divider|divider|StageOut[72]~95_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[72]~106_combout ))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[72]~95_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[72]~106_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~12 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~12COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~17 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~17COUT1_32 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~15 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~15 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~15 .lut_mask = "e10e";
defparam \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~15 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~15 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~15 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~15 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N3
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~7 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~7_cout0  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[73]~99_combout  & (!\Div2|auto_generated|divider|divider|StageOut[73]~100_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~17 )))
// \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~7COUT1_33  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[73]~99_combout  & (!\Div2|auto_generated|divider|divider|StageOut[73]~100_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~17COUT1_32 )))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[73]~99_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[73]~100_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~17 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~17COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~5 ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~7_cout0 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~7COUT1_33 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~7 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~7 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~7 .lut_mask = "ff01";
defparam \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~7 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~7 .output_mode = "none";
defparam \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~7 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~7 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N4
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0_combout  = (((!\Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~7_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~7_cout0 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~7COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N5
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[77]~92 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[77]~92_combout  = (!\Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0_combout  & ((\Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0_combout  & 
// ((!\Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella [1]))) # (!\Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0_combout  & (\Add13~35_combout ))))

	.clk(gnd),
	.dataa(\Add13~35_combout ),
	.datab(\Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella [1]),
	.datac(\Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[77]~92_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[77]~92 .lut_mask = "003a";
defparam \Div2|auto_generated|divider|divider|StageOut[77]~92 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[77]~92 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[77]~92 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[77]~92 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[77]~92 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N6
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[78]~97 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[78]~97_combout  = ((\Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~15_combout  & ((\Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~15_combout ),
	.datac(vcc),
	.datad(\Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[78]~97_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[78]~97 .lut_mask = "cc00";
defparam \Div2|auto_generated|divider|divider|StageOut[78]~97 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[78]~97 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[78]~97 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[78]~97 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[78]~97 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N7
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[78]~96 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[78]~96_combout  = (!\Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0_combout  & ((\Div2|auto_generated|divider|divider|StageOut[72]~95_combout ) # 
// ((\Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~5_combout  & \Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[72]~95_combout ),
	.datab(\Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~5_combout ),
	.datac(\Div2|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[78]~96_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[78]~96 .lut_mask = "00ea";
defparam \Div2|auto_generated|divider|divider|StageOut[78]~96 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[78]~96 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[78]~96 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[78]~96 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[78]~96 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N9
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[77]~103 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[77]~103_combout  = (((\Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~10_combout  & \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~10_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[77]~103_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[77]~103 .lut_mask = "f000";
defparam \Div2|auto_generated|divider|divider|StageOut[77]~103 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[77]~103 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[77]~103 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[77]~103 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[77]~103 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N8
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[76]~90 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[76]~90_combout  = (((!\Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella [1] & \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella [1]),
	.datad(\Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[76]~90_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[76]~90 .lut_mask = "0f00";
defparam \Div2|auto_generated|divider|divider|StageOut[76]~90 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[76]~90 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[76]~90 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[76]~90 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[76]~90 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N5
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[76]~89 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[76]~89_combout  = (\Add13~35_combout  & (((!\Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\Add13~35_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[76]~89_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[76]~89 .lut_mask = "00aa";
defparam \Div2|auto_generated|divider|divider|StageOut[76]~89 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[76]~89 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[76]~89 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[76]~89 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[76]~89 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N1
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[1] (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella [1] = (\Add13~35_combout )
// \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~COUT  = CARRY((\Add13~35_combout ))
// \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~COUTCOUT1_29  = CARRY((\Add13~35_combout ))

	.clk(gnd),
	.dataa(\Add13~35_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~COUT ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[1] .lut_mask = "aaaa";
defparam \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[1] .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[1] .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N2
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~27 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~27_combout  = (((\Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~COUT ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~27 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~27 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N0
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~17 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~17_cout0  = CARRY(((\Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~27_combout )))
// \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~17COUT1_30  = CARRY(((\Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~27_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~17_cout0 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~17COUT1_30 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~17 .lut_mask = "ffcc";
defparam \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~17 .output_mode = "none";
defparam \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~17 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N1
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~5 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~5_combout  = \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~17_cout0  $ (((!\Div2|auto_generated|divider|divider|StageOut[76]~90_combout  & 
// (!\Div2|auto_generated|divider|divider|StageOut[76]~89_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~7  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[76]~90_combout  & (!\Div2|auto_generated|divider|divider|StageOut[76]~89_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~17_cout0 )))
// \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~7COUT1_31  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[76]~90_combout  & (!\Div2|auto_generated|divider|divider|StageOut[76]~89_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~17COUT1_30 )))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[76]~90_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[76]~89_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~17_cout0 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~17COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~7 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~7COUT1_31 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~5 .lut_mask = "e101";
defparam \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N2
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~20 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~20_combout  = \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~7  $ (((!\Div2|auto_generated|divider|divider|StageOut[77]~92_combout  & 
// (!\Div2|auto_generated|divider|divider|StageOut[77]~103_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~22  = CARRY((!\Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~7  & ((\Div2|auto_generated|divider|divider|StageOut[77]~92_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[77]~103_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~22COUT1_32  = CARRY((!\Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~7COUT1_31  & ((\Div2|auto_generated|divider|divider|StageOut[77]~92_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[77]~103_combout ))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[77]~92_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[77]~103_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~7 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~7COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~22 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~22COUT1_32 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~20 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~20 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~20 .lut_mask = "e10e";
defparam \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~20 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~20 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~20 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~20 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N3
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~12 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~12_cout0  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[78]~97_combout  & (!\Div2|auto_generated|divider|divider|StageOut[78]~96_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~22 )))
// \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~12COUT1_33  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[78]~97_combout  & (!\Div2|auto_generated|divider|divider|StageOut[78]~96_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~22COUT1_32 )))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[78]~97_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[78]~96_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~22 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~22COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~10 ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~12_cout0 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~12COUT1_33 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~12 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~12 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~12 .lut_mask = "ff01";
defparam \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~12 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~12 .output_mode = "none";
defparam \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~12 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~12 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N4
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0_combout  = (((!\Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~12_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~12_cout0 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~12COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N3
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[83]~93 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[83]~93_combout  = (!\Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0_combout  & ((\Div2|auto_generated|divider|divider|StageOut[77]~92_combout ) # 
// ((\Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0_combout  & \Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~10_combout ))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0_combout ),
	.datab(\Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~10_combout ),
	.datac(\Div2|auto_generated|divider|divider|StageOut[77]~92_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[83]~93_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[83]~93 .lut_mask = "00f8";
defparam \Div2|auto_generated|divider|divider|StageOut[83]~93 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[83]~93 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[83]~93 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[83]~93 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[83]~93 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N1
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[83]~94 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[83]~94_combout  = (((\Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~20_combout  & \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~20_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[83]~94_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[83]~94 .lut_mask = "f000";
defparam \Div2|auto_generated|divider|divider|StageOut[83]~94 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[83]~94 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[83]~94 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[83]~94 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[83]~94 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N6
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[82]~80 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[82]~80_combout  = (!\Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0_combout  & ((\Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0_combout  & 
// ((!\Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella [1]))) # (!\Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0_combout  & (\Add13~35_combout ))))

	.clk(gnd),
	.dataa(\Add13~35_combout ),
	.datab(\Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella [1]),
	.datac(\Div2|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[82]~80_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[82]~80 .lut_mask = "003a";
defparam \Div2|auto_generated|divider|divider|StageOut[82]~80 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[82]~80 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[82]~80 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[82]~80 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[82]~80 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N2
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[82]~91 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[82]~91_combout  = ((\Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~5_combout  & ((\Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~5_combout ),
	.datac(vcc),
	.datad(\Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[82]~91_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[82]~91 .lut_mask = "cc00";
defparam \Div2|auto_generated|divider|divider|StageOut[82]~91 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[82]~91 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[82]~91 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[82]~91 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[82]~91 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N4
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[81]~87 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[81]~87_combout  = (((!\Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella [1] & \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella [1]),
	.datad(\Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[81]~87_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[81]~87 .lut_mask = "0f00";
defparam \Div2|auto_generated|divider|divider|StageOut[81]~87 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[81]~87 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[81]~87 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[81]~87 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[81]~87 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N9
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[81]~86 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[81]~86_combout  = (\Add13~35_combout  & (((!\Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\Add13~35_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[81]~86_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[81]~86 .lut_mask = "00aa";
defparam \Div2|auto_generated|divider|divider|StageOut[81]~86 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[81]~86 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[81]~86 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[81]~86 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[81]~86 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N3
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[1] (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella [1] = (\Add13~35_combout )
// \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~COUT  = CARRY((\Add13~35_combout ))
// \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~COUTCOUT1_29  = CARRY((\Add13~35_combout ))

	.clk(gnd),
	.dataa(\Add13~35_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~COUT ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[1] .lut_mask = "aaaa";
defparam \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[1] .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[1] .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N4
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~27 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~27_combout  = (((\Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~COUT ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~27 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~27 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N5
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~22 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~22_cout0  = CARRY(((\Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~27_combout )))
// \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~22COUT1_30  = CARRY(((\Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~27_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~22_cout0 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~22COUT1_30 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~22 .lut_mask = "ffcc";
defparam \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~22 .output_mode = "none";
defparam \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N6
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~5 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~5_combout  = \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~22_cout0  $ (((!\Div2|auto_generated|divider|divider|StageOut[81]~87_combout  & 
// (!\Div2|auto_generated|divider|divider|StageOut[81]~86_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~7  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[81]~87_combout  & (!\Div2|auto_generated|divider|divider|StageOut[81]~86_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~22_cout0 )))
// \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~7COUT1_31  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[81]~87_combout  & (!\Div2|auto_generated|divider|divider|StageOut[81]~86_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~22COUT1_30 )))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[81]~87_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[81]~86_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~22_cout0 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~22COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~7 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~7COUT1_31 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~5 .lut_mask = "e101";
defparam \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N7
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~10 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~10_combout  = \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~7  $ (((!\Div2|auto_generated|divider|divider|StageOut[82]~80_combout  & 
// (!\Div2|auto_generated|divider|divider|StageOut[82]~91_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~12  = CARRY((!\Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~7  & ((\Div2|auto_generated|divider|divider|StageOut[82]~80_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[82]~91_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~12COUT1_32  = CARRY((!\Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~7COUT1_31  & ((\Div2|auto_generated|divider|divider|StageOut[82]~80_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[82]~91_combout ))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[82]~80_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[82]~91_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~7 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~7COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~12 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~12COUT1_32 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~10 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~10 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~10 .lut_mask = "e10e";
defparam \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N8
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~17 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~17_cout0  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[83]~93_combout  & (!\Div2|auto_generated|divider|divider|StageOut[83]~94_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~12 )))
// \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~17COUT1_33  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[83]~93_combout  & (!\Div2|auto_generated|divider|divider|StageOut[83]~94_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~12COUT1_32 )))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[83]~93_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[83]~94_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~12 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~12COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~17_cout0 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~17COUT1_33 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~17 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~17 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~17 .lut_mask = "ff01";
defparam \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~17 .output_mode = "none";
defparam \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~17 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N9
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0_combout  = (((!\Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~17_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~17_cout0 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~17COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N9
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[87]~77 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[87]~77_combout  = (!\Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0_combout  & ((\Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0_combout  & 
// ((!\Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella [1]))) # (!\Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0_combout  & (\Add13~35_combout ))))

	.clk(gnd),
	.dataa(\Add13~35_combout ),
	.datab(\Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0_combout ),
	.datac(\Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[87]~77_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[87]~77 .lut_mask = "020e";
defparam \Div2|auto_generated|divider|divider|StageOut[87]~77 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[87]~77 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[87]~77 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[87]~77 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[87]~77 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N5
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[88]~82 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[88]~82_combout  = (((\Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0_combout  & \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~10_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[88]~82_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[88]~82 .lut_mask = "f000";
defparam \Div2|auto_generated|divider|divider|StageOut[88]~82 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[88]~82 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[88]~82 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[88]~82 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[88]~82 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N7
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[88]~81 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[88]~81_combout  = (!\Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0_combout  & ((\Div2|auto_generated|divider|divider|StageOut[82]~80_combout ) # 
// ((\Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~5_combout  & \Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~5_combout ),
	.datab(\Div2|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0_combout ),
	.datac(\Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|StageOut[82]~80_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[88]~81_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[88]~81 .lut_mask = "0f08";
defparam \Div2|auto_generated|divider|divider|StageOut[88]~81 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[88]~81 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[88]~81 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[88]~81 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[88]~81 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N0
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[87]~88 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[87]~88_combout  = (((\Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~5_combout  & \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~5_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[87]~88_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[87]~88 .lut_mask = "f000";
defparam \Div2|auto_generated|divider|divider|StageOut[87]~88 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[87]~88 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[87]~88 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[87]~88 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[87]~88 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N6
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[86]~83 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[86]~83_combout  = (((!\Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0_combout  & \Add13~35_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0_combout ),
	.datad(\Add13~35_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[86]~83_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[86]~83 .lut_mask = "0f00";
defparam \Div2|auto_generated|divider|divider|StageOut[86]~83 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[86]~83 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[86]~83 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[86]~83 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[86]~83 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N8
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[86]~84 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[86]~84_combout  = (((\Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0_combout  & !\Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[86]~84_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[86]~84 .lut_mask = "00f0";
defparam \Div2|auto_generated|divider|divider|StageOut[86]~84 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[86]~84 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[86]~84 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[86]~84 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[86]~84 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N8
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~27 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~27_combout  = (((\Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~COUT ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~27 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~27 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N0
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~22 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~22_cout0  = CARRY(((\Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~27_combout )))
// \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~22COUT1_30  = CARRY(((\Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~27_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~22_cout0 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~22COUT1_30 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~22 .lut_mask = "ffcc";
defparam \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~22 .output_mode = "none";
defparam \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N1
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~10 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~10_combout  = \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~22_cout0  $ (((!\Div2|auto_generated|divider|divider|StageOut[86]~83_combout  & 
// (!\Div2|auto_generated|divider|divider|StageOut[86]~84_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~12  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[86]~83_combout  & (!\Div2|auto_generated|divider|divider|StageOut[86]~84_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~22_cout0 )))
// \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~12COUT1_31  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[86]~83_combout  & (!\Div2|auto_generated|divider|divider|StageOut[86]~84_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~22COUT1_30 )))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[86]~83_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[86]~84_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~22_cout0 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~22COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~12 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~12COUT1_31 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~10 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~10 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~10 .lut_mask = "e101";
defparam \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N2
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~15 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~15_combout  = \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~12  $ (((!\Div2|auto_generated|divider|divider|StageOut[87]~88_combout  & 
// (!\Div2|auto_generated|divider|divider|StageOut[87]~77_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~17  = CARRY((!\Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~12  & ((\Div2|auto_generated|divider|divider|StageOut[87]~88_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[87]~77_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~17COUT1_32  = CARRY((!\Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~12COUT1_31  & ((\Div2|auto_generated|divider|divider|StageOut[87]~88_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[87]~77_combout ))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[87]~88_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[87]~77_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~12 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~12COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~17 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~17COUT1_32 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~15 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~15 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~15 .lut_mask = "e10e";
defparam \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~15 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~15 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~15 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~15 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N3
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~7 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~7_cout0  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[88]~82_combout  & (!\Div2|auto_generated|divider|divider|StageOut[88]~81_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~17 )))
// \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~7COUT1_33  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[88]~82_combout  & (!\Div2|auto_generated|divider|divider|StageOut[88]~81_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~17COUT1_32 )))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[88]~82_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[88]~81_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~17 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~17COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~5 ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~7_cout0 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~7COUT1_33 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~7 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~7 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~7 .lut_mask = "ff01";
defparam \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~7 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~7 .output_mode = "none";
defparam \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~7 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~7 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N4
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0_combout  = (((!\Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~7_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~7_cout0 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~7COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N4
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[93]~78 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[93]~78_combout  = (!\Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0_combout  & ((\Div2|auto_generated|divider|divider|StageOut[87]~77_combout ) # 
// ((\Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0_combout  & \Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~5_combout ))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0_combout ),
	.datab(\Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~5_combout ),
	.datac(\Div2|auto_generated|divider|divider|StageOut[87]~77_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[93]~78_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[93]~78 .lut_mask = "00f8";
defparam \Div2|auto_generated|divider|divider|StageOut[93]~78 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[93]~78 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[93]~78 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[93]~78 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[93]~78 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N1
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[93]~79 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[93]~79_combout  = ((\Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~15_combout  & ((\Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~15_combout ),
	.datac(vcc),
	.datad(\Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[93]~79_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[93]~79 .lut_mask = "cc00";
defparam \Div2|auto_generated|divider|divider|StageOut[93]~79 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[93]~79 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[93]~79 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[93]~79 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[93]~79 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N3
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[92]~74 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[92]~74_combout  = (!\Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0_combout  & ((\Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0_combout  & 
// ((!\Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella [1]))) # (!\Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0_combout  & (\Add13~35_combout ))))

	.clk(gnd),
	.dataa(\Add13~35_combout ),
	.datab(\Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella [1]),
	.datac(\Div2|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[92]~74_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[92]~74 .lut_mask = "003a";
defparam \Div2|auto_generated|divider|divider|StageOut[92]~74 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[92]~74 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[92]~74 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[92]~74 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[92]~74 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N0
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[92]~85 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[92]~85_combout  = (((\Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~10_combout  & \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~10_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[92]~85_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[92]~85 .lut_mask = "f000";
defparam \Div2|auto_generated|divider|divider|StageOut[92]~85 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[92]~85 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[92]~85 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[92]~85 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[92]~85 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N2
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[91]~72 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[91]~72_combout  = (((!\Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella [1] & \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella [1]),
	.datad(\Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[91]~72_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[91]~72 .lut_mask = "0f00";
defparam \Div2|auto_generated|divider|divider|StageOut[91]~72 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[91]~72 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[91]~72 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[91]~72 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[91]~72 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N0
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[91]~71 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[91]~71_combout  = (\Add13~35_combout  & (((!\Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\Add13~35_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[91]~71_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[91]~71 .lut_mask = "00aa";
defparam \Div2|auto_generated|divider|divider|StageOut[91]~71 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[91]~71 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[91]~71 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[91]~71 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[91]~71 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N1
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[1] (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella [1] = ((\Add13~35_combout ))
// \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~COUT  = CARRY(((\Add13~35_combout )))
// \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~COUTCOUT1_29  = CARRY(((\Add13~35_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add13~35_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~COUT ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[1] .lut_mask = "cccc";
defparam \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[1] .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[1] .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N2
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~27 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~27_combout  = (((\Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~COUT ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~27 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~27 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N5
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~17 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~17_cout0  = CARRY(((\Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~27_combout )))
// \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~17COUT1_30  = CARRY(((\Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~27_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~17_cout0 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~17COUT1_30 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~17 .lut_mask = "ffcc";
defparam \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~17 .output_mode = "none";
defparam \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~17 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N6
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~5 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~5_combout  = \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~17_cout0  $ (((!\Div2|auto_generated|divider|divider|StageOut[91]~72_combout  & 
// (!\Div2|auto_generated|divider|divider|StageOut[91]~71_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~7  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[91]~72_combout  & (!\Div2|auto_generated|divider|divider|StageOut[91]~71_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~17_cout0 )))
// \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~7COUT1_31  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[91]~72_combout  & (!\Div2|auto_generated|divider|divider|StageOut[91]~71_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~17COUT1_30 )))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[91]~72_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[91]~71_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~17_cout0 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~17COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~7 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~7COUT1_31 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~5 .lut_mask = "e101";
defparam \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N7
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~20 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~20_combout  = \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~7  $ (((!\Div2|auto_generated|divider|divider|StageOut[92]~74_combout  & 
// (!\Div2|auto_generated|divider|divider|StageOut[92]~85_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~22  = CARRY((!\Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~7  & ((\Div2|auto_generated|divider|divider|StageOut[92]~74_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[92]~85_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~22COUT1_32  = CARRY((!\Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~7COUT1_31  & ((\Div2|auto_generated|divider|divider|StageOut[92]~74_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[92]~85_combout ))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[92]~74_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[92]~85_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~7 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~7COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~22 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~22COUT1_32 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~20 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~20 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~20 .lut_mask = "e10e";
defparam \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~20 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~20 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~20 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~20 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N8
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~12 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~12_cout0  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[93]~78_combout  & (!\Div2|auto_generated|divider|divider|StageOut[93]~79_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~22 )))
// \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~12COUT1_33  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[93]~78_combout  & (!\Div2|auto_generated|divider|divider|StageOut[93]~79_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~22COUT1_32 )))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[93]~78_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[93]~79_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~22 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~22COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~10 ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~12_cout0 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~12COUT1_33 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~12 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~12 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~12 .lut_mask = "ff01";
defparam \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~12 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~12 .output_mode = "none";
defparam \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~12 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~12 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N9
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0_combout  = (((!\Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~12_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~12_cout0 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~12COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N0
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[97]~62 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[97]~62_combout  = (!\Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0_combout  & ((\Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0_combout  & 
// (!\Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella [1])) # (!\Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0_combout  & ((\Add13~35_combout )))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella [1]),
	.datab(\Add13~35_combout ),
	.datac(\Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[97]~62_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[97]~62 .lut_mask = "050c";
defparam \Div2|auto_generated|divider|divider|StageOut[97]~62 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[97]~62 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[97]~62 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[97]~62 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[97]~62 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N4
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[98]~75 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[98]~75_combout  = (!\Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0_combout  & ((\Div2|auto_generated|divider|divider|StageOut[92]~74_combout ) # 
// ((\Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0_combout  & \Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~10_combout ))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0_combout ),
	.datab(\Div2|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~10_combout ),
	.datac(\Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|StageOut[92]~74_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[98]~75_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[98]~75 .lut_mask = "0f08";
defparam \Div2|auto_generated|divider|divider|StageOut[98]~75 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[98]~75 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[98]~75 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[98]~75 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[98]~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N1
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[98]~76 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[98]~76_combout  = (((\Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0_combout  & \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~20_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[98]~76_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[98]~76 .lut_mask = "f000";
defparam \Div2|auto_generated|divider|divider|StageOut[98]~76 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[98]~76 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[98]~76 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[98]~76 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[98]~76 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N3
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[97]~73 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[97]~73_combout  = ((\Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~5_combout  & (\Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~5_combout ),
	.datac(\Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[97]~73_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[97]~73 .lut_mask = "c0c0";
defparam \Div2|auto_generated|divider|divider|StageOut[97]~73 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[97]~73 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[97]~73 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[97]~73 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[97]~73 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N3
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[96]~68 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[96]~68_combout  = ((\Add13~35_combout  & ((!\Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add13~35_combout ),
	.datac(vcc),
	.datad(\Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[96]~68_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[96]~68 .lut_mask = "00cc";
defparam \Div2|auto_generated|divider|divider|StageOut[96]~68 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[96]~68 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[96]~68 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[96]~68 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[96]~68 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N2
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[96]~69 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[96]~69_combout  = ((!\Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella [1] & (\Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella [1]),
	.datac(\Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[96]~69_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[96]~69 .lut_mask = "3030";
defparam \Div2|auto_generated|divider|divider|StageOut[96]~69 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[96]~69 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[96]~69 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[96]~69 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[96]~69 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N7
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[1] (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella [1] = ((\Add13~35_combout ))
// \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~COUT  = CARRY(((\Add13~35_combout )))
// \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~COUTCOUT1_29  = CARRY(((\Add13~35_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add13~35_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~COUT ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[1] .lut_mask = "cccc";
defparam \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[1] .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[1] .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N8
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~27 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~27_combout  = (((\Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~COUT ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~27 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~27 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N5
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~22 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~22_cout0  = CARRY((\Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~27_combout ))
// \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~22COUT1_30  = CARRY((\Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~27_combout ))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~27_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~22_cout0 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~22COUT1_30 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~22 .lut_mask = "ffaa";
defparam \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~22 .output_mode = "none";
defparam \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N6
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~5 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~5_combout  = \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~22_cout0  $ (((!\Div2|auto_generated|divider|divider|StageOut[96]~68_combout  & 
// (!\Div2|auto_generated|divider|divider|StageOut[96]~69_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~7  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[96]~68_combout  & (!\Div2|auto_generated|divider|divider|StageOut[96]~69_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~22_cout0 )))
// \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~7COUT1_31  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[96]~68_combout  & (!\Div2|auto_generated|divider|divider|StageOut[96]~69_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~22COUT1_30 )))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[96]~68_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[96]~69_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~22_cout0 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~22COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~7 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~7COUT1_31 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~5 .lut_mask = "e101";
defparam \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N7
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~10 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~10_combout  = \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~7  $ (((!\Div2|auto_generated|divider|divider|StageOut[97]~73_combout  & 
// (!\Div2|auto_generated|divider|divider|StageOut[97]~62_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~12  = CARRY((!\Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~7  & ((\Div2|auto_generated|divider|divider|StageOut[97]~73_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[97]~62_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~12COUT1_32  = CARRY((!\Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~7COUT1_31  & ((\Div2|auto_generated|divider|divider|StageOut[97]~73_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[97]~62_combout ))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[97]~73_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[97]~62_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~7 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~7COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~12 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~12COUT1_32 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~10 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~10 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~10 .lut_mask = "e10e";
defparam \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N8
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~17 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~17_cout0  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[98]~75_combout  & (!\Div2|auto_generated|divider|divider|StageOut[98]~76_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~12 )))
// \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~17COUT1_33  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[98]~75_combout  & (!\Div2|auto_generated|divider|divider|StageOut[98]~76_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~12COUT1_32 )))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[98]~75_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[98]~76_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~12 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~12COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~17_cout0 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~17COUT1_33 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~17 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~17 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~17 .lut_mask = "ff01";
defparam \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~17 .output_mode = "none";
defparam \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~17 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N9
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~0 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~0_combout  = (((!\Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~17_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~17_cout0 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~17COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N4
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[103]~63 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[103]~63_combout  = (!\Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~0_combout  & ((\Div2|auto_generated|divider|divider|StageOut[97]~62_combout ) # 
// ((\Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~5_combout  & \Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[97]~62_combout ),
	.datab(\Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~5_combout ),
	.datac(\Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[103]~63_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[103]~63 .lut_mask = "00ea";
defparam \Div2|auto_generated|divider|divider|StageOut[103]~63 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[103]~63 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[103]~63 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[103]~63 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[103]~63 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N2
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[103]~64 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[103]~64_combout  = (((\Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~10_combout  & \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~10_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[103]~64_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[103]~64 .lut_mask = "f000";
defparam \Div2|auto_generated|divider|divider|StageOut[103]~64 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[103]~64 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[103]~64 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[103]~64 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[103]~64 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N3
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[102]~59 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[102]~59_combout  = (!\Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~0_combout  & ((\Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0_combout  & 
// (!\Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella [1])) # (!\Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0_combout  & ((\Add13~35_combout )))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella [1]),
	.datab(\Add13~35_combout ),
	.datac(\Div2|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[102]~59_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[102]~59 .lut_mask = "005c";
defparam \Div2|auto_generated|divider|divider|StageOut[102]~59 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[102]~59 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[102]~59 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[102]~59 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[102]~59 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N0
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[102]~70 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[102]~70_combout  = (((\Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~5_combout  & \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~5_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[102]~70_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[102]~70 .lut_mask = "f000";
defparam \Div2|auto_generated|divider|divider|StageOut[102]~70 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[102]~70 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[102]~70 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[102]~70 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[102]~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N1
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[101]~65 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[101]~65_combout  = (((!\Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~0_combout  & \Add13~35_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~0_combout ),
	.datad(\Add13~35_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[101]~65_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[101]~65 .lut_mask = "0f00";
defparam \Div2|auto_generated|divider|divider|StageOut[101]~65 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[101]~65 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[101]~65 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[101]~65 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[101]~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N1
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[101]~66 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[101]~66_combout  = (((!\Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella [1] & \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella [1]),
	.datad(\Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[101]~66_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[101]~66 .lut_mask = "0f00";
defparam \Div2|auto_generated|divider|divider|StageOut[101]~66 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[101]~66 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[101]~66 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[101]~66 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[101]~66 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N0
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[1] (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella [1] = ((\Add13~35_combout ))
// \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~COUT  = CARRY(((\Add13~35_combout )))
// \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~COUTCOUT1_29  = CARRY(((\Add13~35_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add13~35_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~COUT ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[1] .lut_mask = "cccc";
defparam \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[1] .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[1] .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N1
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~27 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~27_combout  = (((\Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~COUT ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~27 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~27 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N5
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~22 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~22_cout0  = CARRY((\Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~27_combout ))
// \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~22COUT1_30  = CARRY((\Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~27_combout ))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~27_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~22_cout0 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~22COUT1_30 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~22 .lut_mask = "ffaa";
defparam \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~22 .output_mode = "none";
defparam \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N6
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~10 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~10_combout  = \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~22_cout0  $ (((!\Div2|auto_generated|divider|divider|StageOut[101]~65_combout  & 
// (!\Div2|auto_generated|divider|divider|StageOut[101]~66_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~12  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[101]~65_combout  & (!\Div2|auto_generated|divider|divider|StageOut[101]~66_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~22_cout0 )))
// \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~12COUT1_31  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[101]~65_combout  & (!\Div2|auto_generated|divider|divider|StageOut[101]~66_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~22COUT1_30 )))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[101]~65_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[101]~66_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~22_cout0 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~22COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~12 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~12COUT1_31 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~10 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~10 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~10 .lut_mask = "e101";
defparam \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N7
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~15 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~15_combout  = \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~12  $ (((!\Div2|auto_generated|divider|divider|StageOut[102]~59_combout  & 
// (!\Div2|auto_generated|divider|divider|StageOut[102]~70_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~17  = CARRY((!\Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~12  & ((\Div2|auto_generated|divider|divider|StageOut[102]~59_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[102]~70_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~17COUT1_32  = CARRY((!\Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~12COUT1_31  & ((\Div2|auto_generated|divider|divider|StageOut[102]~59_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[102]~70_combout ))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[102]~59_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[102]~70_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~12 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~12COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~17 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~17COUT1_32 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~15 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~15 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~15 .lut_mask = "e10e";
defparam \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~15 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~15 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~15 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~15 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N8
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~7 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~7_cout0  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[103]~63_combout  & (!\Div2|auto_generated|divider|divider|StageOut[103]~64_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~17 )))
// \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~7COUT1_33  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[103]~63_combout  & (!\Div2|auto_generated|divider|divider|StageOut[103]~64_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~17COUT1_32 )))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[103]~63_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[103]~64_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~17 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~17COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~5 ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~7_cout0 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~7COUT1_33 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~7 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~7 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~7 .lut_mask = "ff01";
defparam \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~7 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~7 .output_mode = "none";
defparam \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~7 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~7 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N9
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~0 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~0_combout  = (((!\Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~7_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~7_cout0 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~7COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N8
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[106]~53 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[106]~53_combout  = (((!\Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~0_combout  & \Add13~35_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~0_combout ),
	.datad(\Add13~35_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[106]~53_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[106]~53 .lut_mask = "0f00";
defparam \Div2|auto_generated|divider|divider|StageOut[106]~53 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[106]~53 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[106]~53 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[106]~53 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[106]~53 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N9
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[106]~54 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[106]~54_combout  = (((\Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~0_combout  & !\Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[106]~54_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[106]~54 .lut_mask = "00f0";
defparam \Div2|auto_generated|divider|divider|StageOut[106]~54 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[106]~54 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[106]~54 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[106]~54 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[106]~54 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N7
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[1] (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella [1] = ((\Add13~35_combout ))
// \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~COUT  = CARRY(((\Add13~35_combout )))
// \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~COUTCOUT1_29  = CARRY(((\Add13~35_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add13~35_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~COUT ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[1] .lut_mask = "cccc";
defparam \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[1] .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[1] .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N8
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~27 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~27_combout  = (((\Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~COUT ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~27 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~27 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N0
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~17 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~17_cout0  = CARRY(((\Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~27_combout )))
// \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~17COUT1_30  = CARRY(((\Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~27_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~17_cout0 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~17COUT1_30 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~17 .lut_mask = "ffcc";
defparam \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~17 .output_mode = "none";
defparam \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~17 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N1
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~5 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~5_combout  = \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~17_cout0  $ (((!\Div2|auto_generated|divider|divider|StageOut[106]~53_combout  & 
// (!\Div2|auto_generated|divider|divider|StageOut[106]~54_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~7  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[106]~53_combout  & (!\Div2|auto_generated|divider|divider|StageOut[106]~54_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~17_cout0 )))
// \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~7COUT1_31  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[106]~53_combout  & (!\Div2|auto_generated|divider|divider|StageOut[106]~54_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~17COUT1_30 )))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[106]~53_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[106]~54_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~17_cout0 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~17COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~7 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~7COUT1_31 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~5 .lut_mask = "e101";
defparam \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N6
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[108]~60 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[108]~60_combout  = (!\Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~0_combout  & ((\Div2|auto_generated|divider|divider|StageOut[102]~59_combout ) # 
// ((\Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~5_combout  & \Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[102]~59_combout ),
	.datab(\Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~5_combout ),
	.datac(\Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[108]~60_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[108]~60 .lut_mask = "0e0a";
defparam \Div2|auto_generated|divider|divider|StageOut[108]~60 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[108]~60 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[108]~60 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[108]~60 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[108]~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N7
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[108]~61 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[108]~61_combout  = (((\Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~0_combout  & \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~15_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[108]~61_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[108]~61 .lut_mask = "f000";
defparam \Div2|auto_generated|divider|divider|StageOut[108]~61 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[108]~61 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[108]~61 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[108]~61 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[108]~61 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N5
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[107]~67 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[107]~67_combout  = ((\Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~0_combout  & (\Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~10_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~0_combout ),
	.datac(\Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~10_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[107]~67_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[107]~67 .lut_mask = "c0c0";
defparam \Div2|auto_generated|divider|divider|StageOut[107]~67 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[107]~67 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[107]~67 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[107]~67 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[107]~67 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N2
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[107]~56 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[107]~56_combout  = (!\Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~0_combout  & ((\Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~0_combout  & 
// (!\Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella [1])) # (!\Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~0_combout  & ((\Add13~35_combout )))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella [1]),
	.datab(\Add13~35_combout ),
	.datac(\Div2|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[107]~56_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[107]~56 .lut_mask = "005c";
defparam \Div2|auto_generated|divider|divider|StageOut[107]~56 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[107]~56 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[107]~56 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[107]~56 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[107]~56 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N2
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~20 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~20_combout  = \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~7  $ (((!\Div2|auto_generated|divider|divider|StageOut[107]~67_combout  & 
// (!\Div2|auto_generated|divider|divider|StageOut[107]~56_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~22  = CARRY((!\Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~7  & ((\Div2|auto_generated|divider|divider|StageOut[107]~67_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[107]~56_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~22COUT1_32  = CARRY((!\Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~7COUT1_31  & ((\Div2|auto_generated|divider|divider|StageOut[107]~67_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[107]~56_combout ))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[107]~67_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[107]~56_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~7 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~7COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~22 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~22COUT1_32 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~20 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~20 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~20 .lut_mask = "e10e";
defparam \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~20 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~20 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~20 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~20 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N3
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~12 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~12_cout0  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[108]~60_combout  & (!\Div2|auto_generated|divider|divider|StageOut[108]~61_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~22 )))
// \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~12COUT1_33  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[108]~60_combout  & (!\Div2|auto_generated|divider|divider|StageOut[108]~61_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~22COUT1_32 )))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[108]~60_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[108]~61_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~22 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~22COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~10 ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~12_cout0 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~12COUT1_33 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~12 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~12 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~12 .lut_mask = "ff01";
defparam \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~12 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~12 .output_mode = "none";
defparam \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~12 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~12 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N4
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~0 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~0_combout  = (((!\Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~12_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~12_cout0 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~12COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N4
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[112]~36 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[112]~36_combout  = (!\Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~0_combout  & ((\Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~0_combout  & 
// ((!\Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella [1]))) # (!\Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~0_combout  & (\Add13~35_combout ))))

	.clk(gnd),
	.dataa(\Add13~35_combout ),
	.datab(\Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella [1]),
	.datac(\Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[112]~36_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[112]~36 .lut_mask = "003a";
defparam \Div2|auto_generated|divider|divider|StageOut[112]~36 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[112]~36 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[112]~36 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[112]~36 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[112]~36 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N6
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[113]~58 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[113]~58_combout  = (((\Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~20_combout  & \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~20_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[113]~58_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[113]~58 .lut_mask = "f000";
defparam \Div2|auto_generated|divider|divider|StageOut[113]~58 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[113]~58 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[113]~58 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[113]~58 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[113]~58 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N9
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[113]~57 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[113]~57_combout  = (!\Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~0_combout  & ((\Div2|auto_generated|divider|divider|StageOut[107]~56_combout ) # 
// ((\Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~0_combout  & \Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~10_combout ))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~0_combout ),
	.datab(\Div2|auto_generated|divider|divider|add_sub_21|add_sub_cella[2]~10_combout ),
	.datac(\Div2|auto_generated|divider|divider|StageOut[107]~56_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[113]~57_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[113]~57 .lut_mask = "00f8";
defparam \Div2|auto_generated|divider|divider|StageOut[113]~57 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[113]~57 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[113]~57 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[113]~57 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[113]~57 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N8
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[112]~55 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[112]~55_combout  = (\Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~5_combout  & (((\Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~5_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[112]~55_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[112]~55 .lut_mask = "aa00";
defparam \Div2|auto_generated|divider|divider|StageOut[112]~55 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[112]~55 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[112]~55 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[112]~55 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[112]~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N5
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[111]~51 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[111]~51_combout  = (((!\Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella [1] & \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella [1]),
	.datad(\Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[111]~51_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[111]~51 .lut_mask = "0f00";
defparam \Div2|auto_generated|divider|divider|StageOut[111]~51 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[111]~51 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[111]~51 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[111]~51 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[111]~51 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N9
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[111]~50 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[111]~50_combout  = ((\Add13~35_combout  & ((!\Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add13~35_combout ),
	.datac(vcc),
	.datad(\Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[111]~50_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[111]~50 .lut_mask = "00cc";
defparam \Div2|auto_generated|divider|divider|StageOut[111]~50 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[111]~50 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[111]~50 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[111]~50 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[111]~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N3
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[1] (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella [1] = ((\Add13~35_combout ))
// \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~COUT  = CARRY(((\Add13~35_combout )))
// \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~COUTCOUT1_29  = CARRY(((\Add13~35_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add13~35_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~COUT ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[1] .lut_mask = "cccc";
defparam \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[1] .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[1] .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N4
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~27 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~27_combout  = (((\Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~COUT ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~27 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~27 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N0
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~22 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~22_cout0  = CARRY((\Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~27_combout ))
// \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~22COUT1_30  = CARRY((\Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~27_combout ))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~27_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~22_cout0 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~22COUT1_30 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~22 .lut_mask = "ffaa";
defparam \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~22 .output_mode = "none";
defparam \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N1
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~5 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~5_combout  = \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~22_cout0  $ (((!\Div2|auto_generated|divider|divider|StageOut[111]~51_combout  & 
// (!\Div2|auto_generated|divider|divider|StageOut[111]~50_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~7  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[111]~51_combout  & (!\Div2|auto_generated|divider|divider|StageOut[111]~50_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~22_cout0 )))
// \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~7COUT1_31  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[111]~51_combout  & (!\Div2|auto_generated|divider|divider|StageOut[111]~50_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~22COUT1_30 )))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[111]~51_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[111]~50_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~22_cout0 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~22COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~7 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~7COUT1_31 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~5 .lut_mask = "e101";
defparam \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N2
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~10 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~10_combout  = \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~7  $ (((!\Div2|auto_generated|divider|divider|StageOut[112]~55_combout  & 
// (!\Div2|auto_generated|divider|divider|StageOut[112]~36_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~12  = CARRY((!\Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~7  & ((\Div2|auto_generated|divider|divider|StageOut[112]~55_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[112]~36_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~12COUT1_32  = CARRY((!\Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~7COUT1_31  & ((\Div2|auto_generated|divider|divider|StageOut[112]~55_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[112]~36_combout ))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[112]~55_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[112]~36_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~7 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~7COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~12 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~12COUT1_32 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~10 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~10 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~10 .lut_mask = "e10e";
defparam \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N3
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~17 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~17_cout0  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[113]~58_combout  & (!\Div2|auto_generated|divider|divider|StageOut[113]~57_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~12 )))
// \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~17COUT1_33  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[113]~58_combout  & (!\Div2|auto_generated|divider|divider|StageOut[113]~57_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~12COUT1_32 )))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[113]~58_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[113]~57_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~12 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~12COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~17_cout0 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~17COUT1_33 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~17 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~17 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~17 .lut_mask = "ff01";
defparam \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~17 .output_mode = "none";
defparam \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~17 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N4
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~0 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~0_combout  = (((!\Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~17_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~17_cout0 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~17COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N3
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[118]~37 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[118]~37_combout  = (!\Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~0_combout  & ((\Div2|auto_generated|divider|divider|StageOut[112]~36_combout ) # 
// ((\Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~5_combout  & \Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~5_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[112]~36_combout ),
	.datac(\Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[118]~37_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[118]~37 .lut_mask = "00ec";
defparam \Div2|auto_generated|divider|divider|StageOut[118]~37 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[118]~37 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[118]~37 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[118]~37 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[118]~37 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N2
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[118]~38 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[118]~38_combout  = (((\Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~0_combout  & \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~10_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[118]~38_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[118]~38 .lut_mask = "f000";
defparam \Div2|auto_generated|divider|divider|StageOut[118]~38 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[118]~38 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[118]~38 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[118]~38 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[118]~38 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N7
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[117]~30 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[117]~30_combout  = (!\Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~0_combout  & ((\Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~0_combout  & 
// (!\Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella [1])) # (!\Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~0_combout  & ((\Add13~35_combout )))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella [1]),
	.datab(\Add13~35_combout ),
	.datac(\Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_22|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[117]~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[117]~30 .lut_mask = "050c";
defparam \Div2|auto_generated|divider|divider|StageOut[117]~30 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[117]~30 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[117]~30 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[117]~30 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[117]~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N1
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[117]~52 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[117]~52_combout  = (((\Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~5_combout  & \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~5_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[117]~52_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[117]~52 .lut_mask = "f000";
defparam \Div2|auto_generated|divider|divider|StageOut[117]~52 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[117]~52 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[117]~52 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[117]~52 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[117]~52 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N4
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[116]~47 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[116]~47_combout  = ((\Add13~35_combout  & ((!\Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add13~35_combout ),
	.datac(vcc),
	.datad(\Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[116]~47_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[116]~47 .lut_mask = "00cc";
defparam \Div2|auto_generated|divider|divider|StageOut[116]~47 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[116]~47 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[116]~47 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[116]~47 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[116]~47 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N0
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[116]~48 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[116]~48_combout  = (((!\Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella [1] & \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella [1]),
	.datad(\Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[116]~48_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[116]~48 .lut_mask = "0f00";
defparam \Div2|auto_generated|divider|divider|StageOut[116]~48 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[116]~48 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[116]~48 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[116]~48 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[116]~48 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N2
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[1] (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella [1] = ((\Add13~30_combout ))
// \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~COUT  = CARRY(((\Add13~30_combout )))
// \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~COUTCOUT1_29  = CARRY(((\Add13~30_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add13~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~COUT ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[1] .lut_mask = "cccc";
defparam \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[1] .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[1] .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N3
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~27 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~27_combout  = (((\Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~COUT ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~27 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~27 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N5
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~22 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~22_cout0  = CARRY(((\Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~27_combout )))
// \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~22COUT1_30  = CARRY(((\Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~27_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~22_cout0 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~22COUT1_30 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~22 .lut_mask = "ffcc";
defparam \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~22 .output_mode = "none";
defparam \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N6
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~10 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~10_combout  = \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~22_cout0  $ (((!\Div2|auto_generated|divider|divider|StageOut[116]~47_combout  & 
// (!\Div2|auto_generated|divider|divider|StageOut[116]~48_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~12  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[116]~47_combout  & (!\Div2|auto_generated|divider|divider|StageOut[116]~48_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~22_cout0 )))
// \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~12COUT1_31  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[116]~47_combout  & (!\Div2|auto_generated|divider|divider|StageOut[116]~48_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~22COUT1_30 )))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[116]~47_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[116]~48_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~22_cout0 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~22COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~12 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~12COUT1_31 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~10 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~10 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~10 .lut_mask = "e101";
defparam \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N7
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~15 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~15_combout  = \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~12  $ (((!\Div2|auto_generated|divider|divider|StageOut[117]~30_combout  & 
// (!\Div2|auto_generated|divider|divider|StageOut[117]~52_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~17  = CARRY((!\Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~12  & ((\Div2|auto_generated|divider|divider|StageOut[117]~30_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[117]~52_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~17COUT1_32  = CARRY((!\Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~12COUT1_31  & ((\Div2|auto_generated|divider|divider|StageOut[117]~30_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[117]~52_combout ))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[117]~30_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[117]~52_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~12 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~12COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~17 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~17COUT1_32 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~15 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~15 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~15 .lut_mask = "e10e";
defparam \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~15 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~15 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~15 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~15 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N8
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~7 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~7_cout0  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[118]~37_combout  & (!\Div2|auto_generated|divider|divider|StageOut[118]~38_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~17 )))
// \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~7COUT1_33  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[118]~37_combout  & (!\Div2|auto_generated|divider|divider|StageOut[118]~38_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~17COUT1_32 )))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[118]~37_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[118]~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~17 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~17COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~5 ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~7_cout0 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~7COUT1_33 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~7 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~7 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~7 .lut_mask = "ff01";
defparam \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~7 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~7 .output_mode = "none";
defparam \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~7 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~7 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N9
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~0 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~0_combout  = (((!\Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~7_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~7_cout0 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~7COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N8
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[123]~32 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[123]~32_combout  = (((\Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~0_combout  & \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~15_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[123]~32_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[123]~32 .lut_mask = "f000";
defparam \Div2|auto_generated|divider|divider|StageOut[123]~32 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[123]~32 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[123]~32 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[123]~32 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[123]~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N9
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[123]~31 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[123]~31_combout  = (!\Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~0_combout  & ((\Div2|auto_generated|divider|divider|StageOut[117]~30_combout ) # 
// ((\Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~0_combout  & \Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~5_combout ))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~0_combout ),
	.datab(\Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~5_combout ),
	.datac(\Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|StageOut[117]~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[123]~31_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[123]~31 .lut_mask = "0f08";
defparam \Div2|auto_generated|divider|divider|StageOut[123]~31 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[123]~31 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[123]~31 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[123]~31 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[123]~31 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N5
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[122]~49 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[122]~49_combout  = ((\Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~10_combout  & (\Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~10_combout ),
	.datac(\Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[122]~49_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[122]~49 .lut_mask = "c0c0";
defparam \Div2|auto_generated|divider|divider|StageOut[122]~49 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[122]~49 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[122]~49 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[122]~49 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[122]~49 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N7
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[122]~27 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[122]~27_combout  = (!\Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~0_combout  & ((\Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~0_combout  & 
// (!\Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella [1])) # (!\Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~0_combout  & ((\Add13~35_combout )))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella [1]),
	.datab(\Add13~35_combout ),
	.datac(\Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_23|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[122]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[122]~27 .lut_mask = "050c";
defparam \Div2|auto_generated|divider|divider|StageOut[122]~27 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[122]~27 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[122]~27 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[122]~27 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[122]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N6
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[121]~44 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[121]~44_combout  = (((!\Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~0_combout  & \Add13~30_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~0_combout ),
	.datad(\Add13~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[121]~44_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[121]~44 .lut_mask = "0f00";
defparam \Div2|auto_generated|divider|divider|StageOut[121]~44 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[121]~44 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[121]~44 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[121]~44 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[121]~44 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N1
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[121]~45 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[121]~45_combout  = (((\Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~0_combout  & !\Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[121]~45_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[121]~45 .lut_mask = "00f0";
defparam \Div2|auto_generated|divider|divider|StageOut[121]~45 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[121]~45 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[121]~45 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[121]~45 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[121]~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N5
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[1] (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella [1] = ((\Add13~20_combout ))
// \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~COUT  = CARRY(((\Add13~20_combout )))
// \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~COUTCOUT1_29  = CARRY(((\Add13~20_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add13~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~COUT ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[1] .lut_mask = "cccc";
defparam \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[1] .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[1] .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N6
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~27 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~27_combout  = (((\Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~COUT ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~27 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~27 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N0
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~22 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~22_cout0  = CARRY(((\Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~27_combout )))
// \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~22COUT1_30  = CARRY(((\Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~27_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~22_cout0 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~22COUT1_30 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~22 .lut_mask = "ffcc";
defparam \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~22 .output_mode = "none";
defparam \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N1
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~10 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~10_combout  = \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~22_cout0  $ (((!\Div2|auto_generated|divider|divider|StageOut[121]~44_combout  & 
// (!\Div2|auto_generated|divider|divider|StageOut[121]~45_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~12  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[121]~44_combout  & (!\Div2|auto_generated|divider|divider|StageOut[121]~45_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~22_cout0 )))
// \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~12COUT1_31  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[121]~44_combout  & (!\Div2|auto_generated|divider|divider|StageOut[121]~45_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~22COUT1_30 )))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[121]~44_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[121]~45_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~22_cout0 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~22COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~12 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~12COUT1_31 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~10 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~10 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~10 .lut_mask = "e101";
defparam \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N2
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~15 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~15_combout  = \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~12  $ (((!\Div2|auto_generated|divider|divider|StageOut[122]~49_combout  & 
// (!\Div2|auto_generated|divider|divider|StageOut[122]~27_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~17  = CARRY((!\Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~12  & ((\Div2|auto_generated|divider|divider|StageOut[122]~49_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[122]~27_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~17COUT1_32  = CARRY((!\Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~12COUT1_31  & ((\Div2|auto_generated|divider|divider|StageOut[122]~49_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[122]~27_combout ))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[122]~49_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[122]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~12 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~12COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~17 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~17COUT1_32 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~15 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~15 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~15 .lut_mask = "e10e";
defparam \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~15 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~15 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~15 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~15 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N3
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~7 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~7_cout0  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[123]~32_combout  & (!\Div2|auto_generated|divider|divider|StageOut[123]~31_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~17 )))
// \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~7COUT1_33  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[123]~32_combout  & (!\Div2|auto_generated|divider|divider|StageOut[123]~31_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~17COUT1_32 )))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[123]~32_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[123]~31_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~17 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~17COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~5 ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~7_cout0 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~7COUT1_33 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~7 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~7 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~7 .lut_mask = "ff01";
defparam \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~7 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~7 .output_mode = "none";
defparam \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~7 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~7 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N4
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~0 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~0_combout  = (((!\Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~7_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~7_cout0 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~7COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N4
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[128]~28 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[128]~28_combout  = (!\Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~0_combout  & ((\Div2|auto_generated|divider|divider|StageOut[122]~27_combout ) # 
// ((\Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~10_combout  & \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~10_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[122]~27_combout ),
	.datac(\Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[128]~28_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[128]~28 .lut_mask = "00ec";
defparam \Div2|auto_generated|divider|divider|StageOut[128]~28 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[128]~28 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[128]~28 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[128]~28 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[128]~28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N1
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[128]~29 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[128]~29_combout  = ((\Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~15_combout  & ((\Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~15_combout ),
	.datac(vcc),
	.datad(\Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[128]~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[128]~29 .lut_mask = "cc00";
defparam \Div2|auto_generated|divider|divider|StageOut[128]~29 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[128]~29 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[128]~29 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[128]~29 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[128]~29 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N3
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[127]~46 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[127]~46_combout  = (((\Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~10_combout  & \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~10_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[127]~46_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[127]~46 .lut_mask = "f000";
defparam \Div2|auto_generated|divider|divider|StageOut[127]~46 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[127]~46 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[127]~46 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[127]~46 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[127]~46 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N0
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[127]~24 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[127]~24_combout  = (!\Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~0_combout  & ((\Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~0_combout  & 
// (!\Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella [1])) # (!\Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~0_combout  & ((\Add13~30_combout )))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella [1]),
	.datab(\Add13~30_combout ),
	.datac(\Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[127]~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[127]~24 .lut_mask = "005c";
defparam \Div2|auto_generated|divider|divider|StageOut[127]~24 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[127]~24 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[127]~24 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[127]~24 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[127]~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N5
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[126]~39 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[126]~39_combout  = (((\Add13~20_combout  & !\Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add13~20_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[126]~39_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[126]~39 .lut_mask = "00f0";
defparam \Div2|auto_generated|divider|divider|StageOut[126]~39 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[126]~39 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[126]~39 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[126]~39 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[126]~39 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N2
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[126]~40 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[126]~40_combout  = ((!\Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella [1] & ((\Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella [1]),
	.datac(vcc),
	.datad(\Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[126]~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[126]~40 .lut_mask = "3300";
defparam \Div2|auto_generated|divider|divider|StageOut[126]~40 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[126]~40 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[126]~40 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[126]~40 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[126]~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N5
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[1] (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella [1] = ((\Add13~15_combout ))
// \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~COUT  = CARRY(((\Add13~15_combout )))
// \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~COUTCOUT1_29  = CARRY(((\Add13~15_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add13~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~COUT ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[1] .lut_mask = "cccc";
defparam \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[1] .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[1] .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N6
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~27 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~27_combout  = (((\Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~COUT ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~27 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~27 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N5
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~22 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~22_cout0  = CARRY(((\Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~27_combout )))
// \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~22COUT1_30  = CARRY(((\Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~27_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~22_cout0 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~22COUT1_30 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~22 .lut_mask = "ffcc";
defparam \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~22 .output_mode = "none";
defparam \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N6
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~10 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~10_combout  = \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~22_cout0  $ (((!\Div2|auto_generated|divider|divider|StageOut[126]~39_combout  & 
// (!\Div2|auto_generated|divider|divider|StageOut[126]~40_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~12  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[126]~39_combout  & (!\Div2|auto_generated|divider|divider|StageOut[126]~40_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~22_cout0 )))
// \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~12COUT1_31  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[126]~39_combout  & (!\Div2|auto_generated|divider|divider|StageOut[126]~40_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~22COUT1_30 )))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[126]~39_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[126]~40_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~22_cout0 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~22COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~12 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~12COUT1_31 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~10 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~10 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~10 .lut_mask = "e101";
defparam \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N7
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~15 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~15_combout  = \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~12  $ (((!\Div2|auto_generated|divider|divider|StageOut[127]~46_combout  & 
// (!\Div2|auto_generated|divider|divider|StageOut[127]~24_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~17  = CARRY((!\Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~12  & ((\Div2|auto_generated|divider|divider|StageOut[127]~46_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[127]~24_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~17COUT1_32  = CARRY((!\Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~12COUT1_31  & ((\Div2|auto_generated|divider|divider|StageOut[127]~46_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[127]~24_combout ))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[127]~46_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[127]~24_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~12 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~12COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~17 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~17COUT1_32 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~15 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~15 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~15 .lut_mask = "e10e";
defparam \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~15 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~15 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~15 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~15 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N8
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~7 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~7_cout0  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[128]~28_combout  & (!\Div2|auto_generated|divider|divider|StageOut[128]~29_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~17 )))
// \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~7COUT1_33  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[128]~28_combout  & (!\Div2|auto_generated|divider|divider|StageOut[128]~29_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~17COUT1_32 )))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[128]~28_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[128]~29_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~17 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~17COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~5 ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~7_cout0 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~7COUT1_33 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~7 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~7 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~7 .lut_mask = "ff01";
defparam \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~7 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~7 .output_mode = "none";
defparam \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~7 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~7 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N9
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~0 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~0_combout  = (((!\Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~7_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~7_cout0 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~7COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N4
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[133]~25 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[133]~25_combout  = (!\Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~0_combout  & ((\Div2|auto_generated|divider|divider|StageOut[127]~24_combout ) # 
// ((\Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~0_combout  & \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~10_combout ))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~0_combout ),
	.datab(\Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~10_combout ),
	.datac(\Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|StageOut[127]~24_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[133]~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[133]~25 .lut_mask = "0f08";
defparam \Div2|auto_generated|divider|divider|StageOut[133]~25 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[133]~25 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[133]~25 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[133]~25 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[133]~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N1
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[133]~26 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[133]~26_combout  = (((\Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~0_combout  & \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~15_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[133]~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[133]~26 .lut_mask = "f000";
defparam \Div2|auto_generated|divider|divider|StageOut[133]~26 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[133]~26 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[133]~26 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[133]~26 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[133]~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N3
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[132]~41 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[132]~41_combout  = ((\Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~10_combout  & (\Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~10_combout ),
	.datac(\Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[132]~41_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[132]~41 .lut_mask = "c0c0";
defparam \Div2|auto_generated|divider|divider|StageOut[132]~41 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[132]~41 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[132]~41 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[132]~41 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[132]~41 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N0
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[132]~14 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[132]~14_combout  = (!\Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~0_combout  & ((\Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~0_combout  & 
// ((!\Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella [1]))) # (!\Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~0_combout  & (\Add13~20_combout ))))

	.clk(gnd),
	.dataa(\Add13~20_combout ),
	.datab(\Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella [1]),
	.datac(\Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[132]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[132]~14 .lut_mask = "030a";
defparam \Div2|auto_generated|divider|divider|StageOut[132]~14 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[132]~14 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[132]~14 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[132]~14 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[132]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N2
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[131]~33 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[131]~33_combout  = (((!\Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~0_combout  & \Add13~15_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~0_combout ),
	.datad(\Add13~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[131]~33_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[131]~33 .lut_mask = "0f00";
defparam \Div2|auto_generated|divider|divider|StageOut[131]~33 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[131]~33 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[131]~33 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[131]~33 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[131]~33 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N7
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[131]~34 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[131]~34_combout  = (((!\Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella [1] & \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella [1]),
	.datad(\Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[131]~34_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[131]~34 .lut_mask = "0f00";
defparam \Div2|auto_generated|divider|divider|StageOut[131]~34 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[131]~34 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[131]~34 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[131]~34 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[131]~34 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N2
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[1] (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella [1] = ((\Add13~10_combout ))
// \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[1]~COUT  = CARRY(((\Add13~10_combout )))
// \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[1]~COUTCOUT1_29  = CARRY(((\Add13~10_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add13~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[1]~COUT ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[1] .lut_mask = "cccc";
defparam \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[1] .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[1] .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N3
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~27 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~27_combout  = (((\Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[1]~COUT ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~27 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~27 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N5
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~22 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~22_cout0  = CARRY(((\Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~27_combout )))
// \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~22COUT1_30  = CARRY(((\Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~27_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~22_cout0 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~22COUT1_30 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~22 .lut_mask = "ffcc";
defparam \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~22 .output_mode = "none";
defparam \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N6
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~10 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~10_combout  = \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~22_cout0  $ (((!\Div2|auto_generated|divider|divider|StageOut[131]~33_combout  & 
// (!\Div2|auto_generated|divider|divider|StageOut[131]~34_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~12  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[131]~33_combout  & (!\Div2|auto_generated|divider|divider|StageOut[131]~34_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~22_cout0 )))
// \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~12COUT1_31  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[131]~33_combout  & (!\Div2|auto_generated|divider|divider|StageOut[131]~34_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~22COUT1_30 )))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[131]~33_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[131]~34_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~22_cout0 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~22COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~12 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~12COUT1_31 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~10 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~10 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~10 .lut_mask = "e101";
defparam \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N7
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~15 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~15_combout  = \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~12  $ (((!\Div2|auto_generated|divider|divider|StageOut[132]~41_combout  & 
// (!\Div2|auto_generated|divider|divider|StageOut[132]~14_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~17  = CARRY((!\Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~12  & ((\Div2|auto_generated|divider|divider|StageOut[132]~41_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[132]~14_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~17COUT1_32  = CARRY((!\Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~12COUT1_31  & ((\Div2|auto_generated|divider|divider|StageOut[132]~41_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[132]~14_combout ))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[132]~41_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[132]~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~12 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~12COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~17 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~17COUT1_32 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~15 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~15 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~15 .lut_mask = "e10e";
defparam \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~15 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~15 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~15 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~15 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N8
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~7 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~7_cout0  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[133]~25_combout  & (!\Div2|auto_generated|divider|divider|StageOut[133]~26_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~17 )))
// \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~7COUT1_33  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[133]~25_combout  & (!\Div2|auto_generated|divider|divider|StageOut[133]~26_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~17COUT1_32 )))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[133]~25_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[133]~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~17 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~17COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~5 ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~7_cout0 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~7COUT1_33 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~7 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~7 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~7 .lut_mask = "ff01";
defparam \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~7 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~7 .output_mode = "none";
defparam \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~7 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~7 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N9
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0_combout  = (((!\Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~7_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~7_cout0 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~7COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N6
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[138]~16 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[138]~16_combout  = (((\Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0_combout  & \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~15_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[138]~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[138]~16 .lut_mask = "f000";
defparam \Div2|auto_generated|divider|divider|StageOut[138]~16 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[138]~16 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[138]~16 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[138]~16 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[138]~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N7
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[138]~15 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[138]~15_combout  = (!\Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0_combout  & ((\Div2|auto_generated|divider|divider|StageOut[132]~14_combout ) # 
// ((\Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~0_combout  & \Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~10_combout ))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~0_combout ),
	.datab(\Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~10_combout ),
	.datac(\Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|StageOut[132]~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[138]~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[138]~15 .lut_mask = "0f08";
defparam \Div2|auto_generated|divider|divider|StageOut[138]~15 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[138]~15 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[138]~15 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[138]~15 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[138]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N5
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[137]~11 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[137]~11_combout  = (!\Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0_combout  & ((\Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~0_combout  & 
// ((!\Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella [1]))) # (!\Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~0_combout  & (\Add13~15_combout ))))

	.clk(gnd),
	.dataa(\Add13~15_combout ),
	.datab(\Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella [1]),
	.datac(\Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[137]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[137]~11 .lut_mask = "030a";
defparam \Div2|auto_generated|divider|divider|StageOut[137]~11 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[137]~11 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[137]~11 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[137]~11 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[137]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N9
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[137]~35 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[137]~35_combout  = ((\Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~10_combout  & (\Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~10_combout ),
	.datac(\Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[137]~35_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[137]~35 .lut_mask = "c0c0";
defparam \Div2|auto_generated|divider|divider|StageOut[137]~35 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[137]~35 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[137]~35 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[137]~35 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[137]~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N8
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[136]~22 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[136]~22_combout  = (((\Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0_combout  & !\Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[136]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[136]~22 .lut_mask = "00f0";
defparam \Div2|auto_generated|divider|divider|StageOut[136]~22 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[136]~22 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[136]~22 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[136]~22 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[136]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N9
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[136]~21 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[136]~21_combout  = (((!\Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0_combout  & \Add13~10_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0_combout ),
	.datad(\Add13~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[136]~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[136]~21 .lut_mask = "0f00";
defparam \Div2|auto_generated|divider|divider|StageOut[136]~21 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[136]~21 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[136]~21 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[136]~21 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[136]~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N1
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[1] (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella [1] = ((\Add13~0_combout ))
// \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[1]~COUT  = CARRY(((\Add13~0_combout )))
// \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[1]~COUTCOUT1_29  = CARRY(((\Add13~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add13~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[1]~COUT ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[1] .lut_mask = "cccc";
defparam \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[1] .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[1] .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N2
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~27 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~27_combout  = (((\Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[1]~COUT ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~27 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~27 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N0
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~22 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~22_cout0  = CARRY(((\Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~27_combout )))
// \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~22COUT1_30  = CARRY(((\Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~27_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~22_cout0 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~22COUT1_30 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~22 .lut_mask = "ffcc";
defparam \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~22 .output_mode = "none";
defparam \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N1
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~10 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~10_combout  = \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~22_cout0  $ (((!\Div2|auto_generated|divider|divider|StageOut[136]~22_combout  & 
// (!\Div2|auto_generated|divider|divider|StageOut[136]~21_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~12  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[136]~22_combout  & (!\Div2|auto_generated|divider|divider|StageOut[136]~21_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~22_cout0 )))
// \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~12COUT1_31  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[136]~22_combout  & (!\Div2|auto_generated|divider|divider|StageOut[136]~21_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~22COUT1_30 )))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[136]~22_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[136]~21_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~22_cout0 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~22COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~12 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~12COUT1_31 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~10 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~10 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~10 .lut_mask = "e101";
defparam \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N2
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~15 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~15_combout  = \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~12  $ (((!\Div2|auto_generated|divider|divider|StageOut[137]~11_combout  & 
// (!\Div2|auto_generated|divider|divider|StageOut[137]~35_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~17  = CARRY((!\Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~12  & ((\Div2|auto_generated|divider|divider|StageOut[137]~11_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[137]~35_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~17COUT1_32  = CARRY((!\Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~12COUT1_31  & ((\Div2|auto_generated|divider|divider|StageOut[137]~11_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[137]~35_combout ))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[137]~11_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[137]~35_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~12 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~12COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~17 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~17COUT1_32 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~15 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~15 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~15 .lut_mask = "e10e";
defparam \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~15 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~15 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~15 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~15 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N3
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~7 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~7_cout0  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[138]~16_combout  & (!\Div2|auto_generated|divider|divider|StageOut[138]~15_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~17 )))
// \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~7COUT1_33  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[138]~16_combout  & (!\Div2|auto_generated|divider|divider|StageOut[138]~15_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~17COUT1_32 )))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[138]~16_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[138]~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~17 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~17COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~5 ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~7_cout0 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~7COUT1_33 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~7 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~7 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~7 .lut_mask = "ff01";
defparam \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~7 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~7 .output_mode = "none";
defparam \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~7 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~7 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N4
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0_combout  = (((!\Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~7_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~7_cout0 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~7COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N5
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[143]~13 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[143]~13_combout  = ((\Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~15_combout  & ((\Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~15_combout ),
	.datac(vcc),
	.datad(\Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[143]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[143]~13 .lut_mask = "cc00";
defparam \Div2|auto_generated|divider|divider|StageOut[143]~13 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[143]~13 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[143]~13 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[143]~13 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[143]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N7
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[143]~12 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[143]~12_combout  = (!\Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0_combout  & ((\Div2|auto_generated|divider|divider|StageOut[137]~11_combout ) # 
// ((\Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0_combout  & \Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~10_combout ))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[137]~11_combout ),
	.datab(\Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0_combout ),
	.datac(\Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~10_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[143]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[143]~12 .lut_mask = "00ea";
defparam \Div2|auto_generated|divider|divider|StageOut[143]~12 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[143]~12 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[143]~12 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[143]~12 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[143]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N6
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[142]~8 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[142]~8_combout  = (!\Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0_combout  & ((\Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0_combout  & 
// ((!\Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella [1]))) # (!\Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0_combout  & (\Add13~10_combout ))))

	.clk(gnd),
	.dataa(\Add13~10_combout ),
	.datab(\Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0_combout ),
	.datac(\Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella [1]),
	.datad(\Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[142]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[142]~8 .lut_mask = "002e";
defparam \Div2|auto_generated|divider|divider|StageOut[142]~8 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[142]~8 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[142]~8 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[142]~8 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[142]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N9
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[142]~23 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[142]~23_combout  = (((\Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~10_combout  & \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~10_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[142]~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[142]~23 .lut_mask = "f000";
defparam \Div2|auto_generated|divider|divider|StageOut[142]~23 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[142]~23 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[142]~23 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[142]~23 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[142]~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N0
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[141]~3 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[141]~3_combout  = (((\Add13~0_combout  & !\Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add13~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[141]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[141]~3 .lut_mask = "00f0";
defparam \Div2|auto_generated|divider|divider|StageOut[141]~3 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[141]~3 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[141]~3 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[141]~3 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[141]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N7
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[141]~4 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[141]~4_combout  = ((!\Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella [1] & ((\Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella [1]),
	.datac(vcc),
	.datad(\Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[141]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[141]~4 .lut_mask = "3300";
defparam \Div2|auto_generated|divider|divider|StageOut[141]~4 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[141]~4 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[141]~4 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[141]~4 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[141]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N3
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[1] (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella [1] = ((\Add13~5_combout ))
// \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[1]~COUT  = CARRY(((\Add13~5_combout )))
// \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[1]~COUTCOUT1_33  = CARRY(((\Add13~5_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add13~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[1]~COUT ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[1]~COUTCOUT1_33 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[1] .lut_mask = "cccc";
defparam \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[1] .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[1] .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N4
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~27 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~27_combout  = (((\Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[1]~COUT ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[1]~COUTCOUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~27 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~27 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N0
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~17 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~17_cout0  = CARRY((\Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~27_combout ))
// \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~17COUT1_29  = CARRY((\Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~27_combout ))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~27_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~17_cout0 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~17COUT1_29 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~17 .lut_mask = "ffaa";
defparam \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~17 .output_mode = "none";
defparam \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~17 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N1
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~5 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~5_combout  = \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~17_cout0  $ (((!\Div2|auto_generated|divider|divider|StageOut[141]~3_combout  & 
// (!\Div2|auto_generated|divider|divider|StageOut[141]~4_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~7  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[141]~3_combout  & (!\Div2|auto_generated|divider|divider|StageOut[141]~4_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~17_cout0 )))
// \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~7COUT1_30  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[141]~3_combout  & (!\Div2|auto_generated|divider|divider|StageOut[141]~4_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~17COUT1_29 )))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[141]~3_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[141]~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~17_cout0 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~17COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~7 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~7COUT1_30 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~5 .lut_mask = "e101";
defparam \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N2
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~20 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~20_combout  = \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~7  $ (((!\Div2|auto_generated|divider|divider|StageOut[142]~8_combout  & 
// (!\Div2|auto_generated|divider|divider|StageOut[142]~23_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~22  = CARRY((!\Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~7  & ((\Div2|auto_generated|divider|divider|StageOut[142]~8_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[142]~23_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~22COUT1_31  = CARRY((!\Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~7COUT1_30  & ((\Div2|auto_generated|divider|divider|StageOut[142]~8_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[142]~23_combout ))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[142]~8_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[142]~23_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~7 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~7COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~22 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~22COUT1_31 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~20 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~20 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~20 .lut_mask = "e10e";
defparam \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~20 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~20 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~20 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~20 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N3
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~12 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~12_cout0  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[143]~13_combout  & (!\Div2|auto_generated|divider|divider|StageOut[143]~12_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~22 )))
// \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~12COUT1_32  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[143]~13_combout  & (!\Div2|auto_generated|divider|divider|StageOut[143]~12_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~22COUT1_31 )))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[143]~13_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[143]~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~22 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~22COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~10 ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~12_cout0 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~12COUT1_32 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~12 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~12 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~12 .lut_mask = "ff01";
defparam \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~12 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~12 .output_mode = "none";
defparam \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~12 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~12 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N4
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0_combout  = (((!\Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~12_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~12_cout0 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~12COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N8
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[148]~9 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[148]~9_combout  = (!\Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0_combout  & ((\Div2|auto_generated|divider|divider|StageOut[142]~8_combout ) # 
// ((\Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0_combout  & \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~10_combout ))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0_combout ),
	.datab(\Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~10_combout ),
	.datac(\Div2|auto_generated|divider|divider|StageOut[142]~8_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[148]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[148]~9 .lut_mask = "00f8";
defparam \Div2|auto_generated|divider|divider|StageOut[148]~9 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[148]~9 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[148]~9 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[148]~9 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[148]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N9
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[148]~10 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[148]~10_combout  = ((\Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~20_combout  & ((\Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~20_combout ),
	.datac(vcc),
	.datad(\Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[148]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[148]~10 .lut_mask = "cc00";
defparam \Div2|auto_generated|divider|divider|StageOut[148]~10 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[148]~10 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[148]~10 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[148]~10 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[148]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N8
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[147]~0 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[147]~0_combout  = (!\Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0_combout  & ((\Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0_combout  & 
// ((!\Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella [1]))) # (!\Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0_combout  & (\Add13~0_combout ))))

	.clk(gnd),
	.dataa(\Add13~0_combout ),
	.datab(\Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella [1]),
	.datac(\Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[147]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[147]~0 .lut_mask = "030a";
defparam \Div2|auto_generated|divider|divider|StageOut[147]~0 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[147]~0 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[147]~0 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[147]~0 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[147]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N2
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[147]~5 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[147]~5_combout  = (((\Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0_combout  & \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~5_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[147]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[147]~5 .lut_mask = "f000";
defparam \Div2|auto_generated|divider|divider|StageOut[147]~5 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[147]~5 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[147]~5 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[147]~5 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[147]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N0
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[146]~17 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[146]~17_combout  = (((\Add13~5_combout  & !\Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add13~5_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[146]~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[146]~17 .lut_mask = "00f0";
defparam \Div2|auto_generated|divider|divider|StageOut[146]~17 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[146]~17 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[146]~17 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[146]~17 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[146]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N5
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[146]~18 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[146]~18_combout  = (((!\Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella [1] & \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella [1]),
	.datad(\Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[146]~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[146]~18 .lut_mask = "0f00";
defparam \Div2|auto_generated|divider|divider|StageOut[146]~18 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[146]~18 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[146]~18 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[146]~18 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[146]~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N8
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[1] (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella [1] = ((\Add13~25_combout ))
// \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[1]~COUT  = CARRY(((\Add13~25_combout )))
// \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[1]~COUTCOUT1_33  = CARRY(((\Add13~25_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add13~25_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[1]~COUT ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[1]~COUTCOUT1_33 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[1] .lut_mask = "cccc";
defparam \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[1] .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[1] .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N9
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~27 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~27_combout  = (((\Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[1]~COUT ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[1]~COUTCOUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~27 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~27 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N0
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~22 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~22_cout0  = CARRY(((\Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~27_combout )))
// \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~22COUT1_29  = CARRY(((\Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~27_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~22_cout0 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~22COUT1_29 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~22 .lut_mask = "ffcc";
defparam \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~22 .output_mode = "none";
defparam \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N1
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~15 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~15_combout  = \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~22_cout0  $ (((!\Div2|auto_generated|divider|divider|StageOut[146]~17_combout  & 
// (!\Div2|auto_generated|divider|divider|StageOut[146]~18_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~17  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[146]~17_combout  & (!\Div2|auto_generated|divider|divider|StageOut[146]~18_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~22_cout0 )))
// \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~17COUT1_30  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[146]~17_combout  & (!\Div2|auto_generated|divider|divider|StageOut[146]~18_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~22COUT1_29 )))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[146]~17_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[146]~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~22_cout0 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~22COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~17 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~17COUT1_30 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~15 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~15 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~15 .lut_mask = "e101";
defparam \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~15 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~15 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~15 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~15 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N2
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~5 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~5_combout  = \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~17  $ (((!\Div2|auto_generated|divider|divider|StageOut[147]~0_combout  & 
// (!\Div2|auto_generated|divider|divider|StageOut[147]~5_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~7  = CARRY((!\Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~17  & ((\Div2|auto_generated|divider|divider|StageOut[147]~0_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[147]~5_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~7COUT1_31  = CARRY((!\Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~17COUT1_30  & ((\Div2|auto_generated|divider|divider|StageOut[147]~0_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[147]~5_combout ))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[147]~0_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[147]~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~17 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~17COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~7 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~7COUT1_31 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~5 .lut_mask = "e10e";
defparam \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N3
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~12 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~12_cout0  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[148]~9_combout  & (!\Div2|auto_generated|divider|divider|StageOut[148]~10_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~7 )))
// \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~12COUT1_32  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[148]~9_combout  & (!\Div2|auto_generated|divider|divider|StageOut[148]~10_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~7COUT1_31 )))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[148]~9_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[148]~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~7 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~7COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~10 ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~12_cout0 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~12COUT1_32 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~12 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~12 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~12 .lut_mask = "ff01";
defparam \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~12 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~12 .output_mode = "none";
defparam \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~12 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~12 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N4
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0_combout  = (((!\Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~12_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~12_cout0 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~12COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N1
maxii_lcell \Add14~0 (
// Equation(s):
// \Add14~0_combout  = ((!\Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0_combout ))
// \Add14~2  = CARRY(((\Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0_combout )))
// \Add14~2COUT1_36  = CARRY(((\Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add14~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Add14~2 ),
	.cout1(\Add14~2COUT1_36 ));
// synopsys translate_off
defparam \Add14~0 .lut_mask = "33cc";
defparam \Add14~0 .operation_mode = "arithmetic";
defparam \Add14~0 .output_mode = "comb_only";
defparam \Add14~0 .register_cascade_mode = "off";
defparam \Add14~0 .sum_lutc_input = "datac";
defparam \Add14~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N2
maxii_lcell \Add14~5 (
// Equation(s):
// \Add14~5_combout  = (\Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0_combout  $ ((!\Add14~2 )))
// \Add14~7  = CARRY(((!\Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0_combout  & !\Add14~2 )))
// \Add14~7COUT1_37  = CARRY(((!\Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0_combout  & !\Add14~2COUT1_36 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add14~2 ),
	.cin1(\Add14~2COUT1_36 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add14~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Add14~7 ),
	.cout1(\Add14~7COUT1_37 ));
// synopsys translate_off
defparam \Add14~5 .cin0_used = "true";
defparam \Add14~5 .cin1_used = "true";
defparam \Add14~5 .lut_mask = "c303";
defparam \Add14~5 .operation_mode = "arithmetic";
defparam \Add14~5 .output_mode = "comb_only";
defparam \Add14~5 .register_cascade_mode = "off";
defparam \Add14~5 .sum_lutc_input = "cin";
defparam \Add14~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N3
maxii_lcell \Add14~10 (
// Equation(s):
// \Add14~10_combout  = \Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0_combout  $ ((((!\Add14~7 ))))
// \Add14~12  = CARRY((\Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0_combout  & ((!\Add14~7 ))))
// \Add14~12COUT1_38  = CARRY((\Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0_combout  & ((!\Add14~7COUT1_37 ))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add14~7 ),
	.cin1(\Add14~7COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add14~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Add14~12 ),
	.cout1(\Add14~12COUT1_38 ));
// synopsys translate_off
defparam \Add14~10 .cin0_used = "true";
defparam \Add14~10 .cin1_used = "true";
defparam \Add14~10 .lut_mask = "a50a";
defparam \Add14~10 .operation_mode = "arithmetic";
defparam \Add14~10 .output_mode = "comb_only";
defparam \Add14~10 .register_cascade_mode = "off";
defparam \Add14~10 .sum_lutc_input = "cin";
defparam \Add14~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N5
maxii_lcell \Add9~4 (
// Equation(s):
// \Add9~4_combout  = (((\Mult0|auto_generated|cs2a [0] & count0[1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mult0|auto_generated|cs2a [0]),
	.datad(count0[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add9~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add9~4 .lut_mask = "f000";
defparam \Add9~4 .operation_mode = "normal";
defparam \Add9~4 .output_mode = "comb_only";
defparam \Add9~4 .register_cascade_mode = "off";
defparam \Add9~4 .sum_lutc_input = "datac";
defparam \Add9~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N9
maxii_lcell \count0[3] (
// Equation(s):
// count0[3] = DFFEAS((\LessThan0~1_combout  & (count0[3] $ (((count0[2] & \Add9~4_combout ))))), \u1|key_pulse [0], !\zero~1_combout , , , , , , )

	.clk(\u1|key_pulse [0]),
	.dataa(count0[2]),
	.datab(count0[3]),
	.datac(\LessThan0~1_combout ),
	.datad(\Add9~4_combout ),
	.aclr(\zero~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count0[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count0[3] .lut_mask = "60c0";
defparam \count0[3] .operation_mode = "normal";
defparam \count0[3] .output_mode = "reg_only";
defparam \count0[3] .register_cascade_mode = "off";
defparam \count0[3] .sum_lutc_input = "datac";
defparam \count0[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N4
maxii_lcell \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = ((!count0[2] & (!count0[1] & !\Mult0|auto_generated|cs2a [0]))) # (!count0[3])

	.clk(gnd),
	.dataa(count0[2]),
	.datab(count0[1]),
	.datac(\Mult0|auto_generated|cs2a [0]),
	.datad(count0[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~1 .lut_mask = "01ff";
defparam \LessThan0~1 .operation_mode = "normal";
defparam \LessThan0~1 .output_mode = "comb_only";
defparam \LessThan0~1 .register_cascade_mode = "off";
defparam \LessThan0~1 .sum_lutc_input = "datac";
defparam \LessThan0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N3
maxii_lcell \count0[0] (
// Equation(s):
// count0[0] = DFFEAS((\LessThan0~1_combout  & (((!\Mult0|auto_generated|cs2a [0])))), \u1|key_pulse [0], !\zero~1_combout , , , , , , )

	.clk(\u1|key_pulse [0]),
	.dataa(\LessThan0~1_combout ),
	.datab(vcc),
	.datac(\Mult0|auto_generated|cs2a [0]),
	.datad(vcc),
	.aclr(\zero~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count0[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count0[0] .lut_mask = "0a0a";
defparam \count0[0] .operation_mode = "normal";
defparam \count0[0] .output_mode = "reg_only";
defparam \count0[0] .register_cascade_mode = "off";
defparam \count0[0] .sum_lutc_input = "datac";
defparam \count0[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N6
maxii_lcell \Mult0|auto_generated|cs2a[0] (
// Equation(s):
// \Mult0|auto_generated|cs2a [0] = (count0[0])
// \Mult0|auto_generated|cs2a[0]~COUT  = CARRY(((count0[1])))
// \Mult0|auto_generated|cs2a[0]~COUTCOUT1_10  = CARRY(((count0[1])))

	.clk(gnd),
	.dataa(count0[0]),
	.datab(count0[1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|cs2a [0]),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|cs2a[0]~COUT ),
	.cout1(\Mult0|auto_generated|cs2a[0]~COUTCOUT1_10 ));
// synopsys translate_off
defparam \Mult0|auto_generated|cs2a[0] .lut_mask = "aacc";
defparam \Mult0|auto_generated|cs2a[0] .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|cs2a[0] .output_mode = "comb_only";
defparam \Mult0|auto_generated|cs2a[0] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|cs2a[0] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|cs2a[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N0
maxii_lcell \count0[1] (
// Equation(s):
// count0[1] = DFFEAS(\Mult0|auto_generated|cs2a [0] $ ((count0[1])), \u1|key_pulse [0], !\zero~1_combout , , , , , !\LessThan0~1_combout , )
// \Mult0|auto_generated|cs1a[0]~COUT  = CARRY(((count0[1])))
// \Mult0|auto_generated|cs1a[0]~COUTCOUT1_4  = CARRY(((count0[1])))

	.clk(\u1|key_pulse [0]),
	.dataa(\Mult0|auto_generated|cs2a [0]),
	.datab(count0[1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\zero~1_combout ),
	.aload(gnd),
	.sclr(!\LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count0[1]),
	.cout(),
	.cout0(\Mult0|auto_generated|cs1a[0]~COUT ),
	.cout1(\Mult0|auto_generated|cs1a[0]~COUTCOUT1_4 ));
// synopsys translate_off
defparam \count0[1] .lut_mask = "66cc";
defparam \count0[1] .operation_mode = "arithmetic";
defparam \count0[1] .output_mode = "reg_only";
defparam \count0[1] .register_cascade_mode = "off";
defparam \count0[1] .sum_lutc_input = "datac";
defparam \count0[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y10_N5
maxii_lcell \count0[2] (
// Equation(s):
// count0[2] = DFFEAS((\LessThan0~1_combout  & (count0[2] $ (((count0[1] & \Mult0|auto_generated|cs2a [0]))))), \u1|key_pulse [0], !\zero~1_combout , , , , , , )

	.clk(\u1|key_pulse [0]),
	.dataa(count0[2]),
	.datab(count0[1]),
	.datac(\Mult0|auto_generated|cs2a [0]),
	.datad(\LessThan0~1_combout ),
	.aclr(\zero~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count0[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count0[2] .lut_mask = "6a00";
defparam \count0[2] .operation_mode = "normal";
defparam \count0[2] .output_mode = "reg_only";
defparam \count0[2] .register_cascade_mode = "off";
defparam \count0[2] .sum_lutc_input = "datac";
defparam \count0[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N7
maxii_lcell \Mult0|auto_generated|cs2a[1] (
// Equation(s):
// \Mult0|auto_generated|cs2a [1] = count0[2] $ ((((\Mult0|auto_generated|cs2a[0]~COUT ))))
// \Mult0|auto_generated|cs2a[1]~COUT  = CARRY((!count0[3] & ((!\Mult0|auto_generated|cs2a[0]~COUT ) # (!count0[2]))))
// \Mult0|auto_generated|cs2a[1]~COUTCOUT1_11  = CARRY((!count0[3] & ((!\Mult0|auto_generated|cs2a[0]~COUTCOUT1_10 ) # (!count0[2]))))

	.clk(gnd),
	.dataa(count0[2]),
	.datab(count0[3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mult0|auto_generated|cs2a[0]~COUT ),
	.cin1(\Mult0|auto_generated|cs2a[0]~COUTCOUT1_10 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|cs2a [1]),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|cs2a[1]~COUT ),
	.cout1(\Mult0|auto_generated|cs2a[1]~COUTCOUT1_11 ));
// synopsys translate_off
defparam \Mult0|auto_generated|cs2a[1] .cin0_used = "true";
defparam \Mult0|auto_generated|cs2a[1] .cin1_used = "true";
defparam \Mult0|auto_generated|cs2a[1] .lut_mask = "5a13";
defparam \Mult0|auto_generated|cs2a[1] .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|cs2a[1] .output_mode = "comb_only";
defparam \Mult0|auto_generated|cs2a[1] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|cs2a[1] .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|cs2a[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N8
maxii_lcell \Mult0|auto_generated|cs2a[1]~3 (
// Equation(s):
// \Mult0|auto_generated|cs2a[1]~4  = (((!\Mult0|auto_generated|cs2a[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mult0|auto_generated|cs2a[1]~COUT ),
	.cin1(\Mult0|auto_generated|cs2a[1]~COUTCOUT1_11 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|cs2a[1]~4 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|cs2a[1]~3 .cin0_used = "true";
defparam \Mult0|auto_generated|cs2a[1]~3 .cin1_used = "true";
defparam \Mult0|auto_generated|cs2a[1]~3 .lut_mask = "0f0f";
defparam \Mult0|auto_generated|cs2a[1]~3 .operation_mode = "normal";
defparam \Mult0|auto_generated|cs2a[1]~3 .output_mode = "comb_only";
defparam \Mult0|auto_generated|cs2a[1]~3 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|cs2a[1]~3 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|cs2a[1]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N3
maxii_lcell \Mult0|auto_generated|le5a[3] (
// Equation(s):
// \Mult0|auto_generated|le5a [3] = LCELL((((\Add14~10_combout  & \Mult0|auto_generated|cs2a[1]~4 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add14~10_combout ),
	.datad(\Mult0|auto_generated|cs2a[1]~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le5a [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le5a[3] .lut_mask = "f000";
defparam \Mult0|auto_generated|le5a[3] .operation_mode = "normal";
defparam \Mult0|auto_generated|le5a[3] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le5a[3] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le5a[3] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le5a[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N4
maxii_lcell \Add14~15 (
// Equation(s):
// \Add14~15_combout  = (\Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0_combout  $ ((\Add14~12 )))
// \Add14~17  = CARRY(((!\Add14~12COUT1_38 ) # (!\Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div2|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add14~12 ),
	.cin1(\Add14~12COUT1_38 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add14~15_combout ),
	.regout(),
	.cout(\Add14~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add14~15 .cin0_used = "true";
defparam \Add14~15 .cin1_used = "true";
defparam \Add14~15 .lut_mask = "3c3f";
defparam \Add14~15 .operation_mode = "arithmetic";
defparam \Add14~15 .output_mode = "comb_only";
defparam \Add14~15 .register_cascade_mode = "off";
defparam \Add14~15 .sum_lutc_input = "cin";
defparam \Add14~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N5
maxii_lcell \Add14~20 (
// Equation(s):
// \Add14~20_combout  = (\Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~0_combout  $ ((!\Add14~17 )))
// \Add14~22  = CARRY(((\Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~0_combout  & !\Add14~17 )))
// \Add14~22COUT1_39  = CARRY(((\Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~0_combout  & !\Add14~17 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div2|auto_generated|divider|divider|add_sub_26|add_sub_cella[2]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add14~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add14~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Add14~22 ),
	.cout1(\Add14~22COUT1_39 ));
// synopsys translate_off
defparam \Add14~20 .cin_used = "true";
defparam \Add14~20 .lut_mask = "c30c";
defparam \Add14~20 .operation_mode = "arithmetic";
defparam \Add14~20 .output_mode = "comb_only";
defparam \Add14~20 .register_cascade_mode = "off";
defparam \Add14~20 .sum_lutc_input = "cin";
defparam \Add14~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N6
maxii_lcell \Add14~25 (
// Equation(s):
// \Add14~25_combout  = \Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~0_combout  $ (((((!\Add14~17  & \Add14~22 ) # (\Add14~17  & \Add14~22COUT1_39 )))))
// \Add14~27  = CARRY(((!\Add14~22 )) # (!\Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~0_combout ))
// \Add14~27COUT1_40  = CARRY(((!\Add14~22COUT1_39 )) # (!\Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~0_combout ))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|add_sub_25|add_sub_cella[2]~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add14~17 ),
	.cin0(\Add14~22 ),
	.cin1(\Add14~22COUT1_39 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add14~25_combout ),
	.regout(),
	.cout(),
	.cout0(\Add14~27 ),
	.cout1(\Add14~27COUT1_40 ));
// synopsys translate_off
defparam \Add14~25 .cin0_used = "true";
defparam \Add14~25 .cin1_used = "true";
defparam \Add14~25 .cin_used = "true";
defparam \Add14~25 .lut_mask = "5a5f";
defparam \Add14~25 .operation_mode = "arithmetic";
defparam \Add14~25 .output_mode = "comb_only";
defparam \Add14~25 .register_cascade_mode = "off";
defparam \Add14~25 .sum_lutc_input = "cin";
defparam \Add14~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N7
maxii_lcell \Add14~30 (
// Equation(s):
// \Add14~30_combout  = \Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~0_combout  $ ((((!(!\Add14~17  & \Add14~27 ) # (\Add14~17  & \Add14~27COUT1_40 )))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|add_sub_24|add_sub_cella[2]~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add14~17 ),
	.cin0(\Add14~27 ),
	.cin1(\Add14~27COUT1_40 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add14~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add14~30 .cin0_used = "true";
defparam \Add14~30 .cin1_used = "true";
defparam \Add14~30 .cin_used = "true";
defparam \Add14~30 .lut_mask = "a5a5";
defparam \Add14~30 .operation_mode = "normal";
defparam \Add14~30 .output_mode = "comb_only";
defparam \Add14~30 .register_cascade_mode = "off";
defparam \Add14~30 .sum_lutc_input = "cin";
defparam \Add14~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N0
maxii_lcell \Mult0|auto_generated|le3a[7] (
// Equation(s):
// \Mult0|auto_generated|le3a [7] = LCELL((\Mult0|auto_generated|cs2a [0] & (count0[1] $ (((\Add14~30_combout ))))) # (!\Mult0|auto_generated|cs2a [0] & (count0[1] & (!\Add14~25_combout ))))

	.clk(gnd),
	.dataa(count0[1]),
	.datab(\Mult0|auto_generated|cs2a [0]),
	.datac(\Add14~25_combout ),
	.datad(\Add14~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le3a [7]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le3a[7] .lut_mask = "468a";
defparam \Mult0|auto_generated|le3a[7] .operation_mode = "normal";
defparam \Mult0|auto_generated|le3a[7] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le3a[7] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le3a[7] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le3a[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N1
maxii_lcell \Mult0|auto_generated|cs1a[1] (
// Equation(s):
// \Mult0|auto_generated|cs1a [1] = count0[3] $ (((count0[2] & (\Mult0|auto_generated|cs1a[0]~COUT ))))

	.clk(gnd),
	.dataa(count0[2]),
	.datab(count0[3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mult0|auto_generated|cs1a[0]~COUT ),
	.cin1(\Mult0|auto_generated|cs1a[0]~COUTCOUT1_4 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|cs1a [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|cs1a[1] .cin0_used = "true";
defparam \Mult0|auto_generated|cs1a[1] .cin1_used = "true";
defparam \Mult0|auto_generated|cs1a[1] .lut_mask = "6c6c";
defparam \Mult0|auto_generated|cs1a[1] .operation_mode = "normal";
defparam \Mult0|auto_generated|cs1a[1] .output_mode = "comb_only";
defparam \Mult0|auto_generated|cs1a[1] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|cs1a[1] .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|cs1a[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N9
maxii_lcell \Mult0|auto_generated|le4a[5] (
// Equation(s):
// \Mult0|auto_generated|le4a [5] = LCELL((\Mult0|auto_generated|cs2a [1] & (\Mult0|auto_generated|cs1a [1] $ (((\Add14~20_combout ))))) # (!\Mult0|auto_generated|cs2a [1] & (\Mult0|auto_generated|cs1a [1] & (!\Add14~15_combout ))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|cs1a [1]),
	.datab(\Mult0|auto_generated|cs2a [1]),
	.datac(\Add14~15_combout ),
	.datad(\Add14~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le4a [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le4a[5] .lut_mask = "468a";
defparam \Mult0|auto_generated|le4a[5] .operation_mode = "normal";
defparam \Mult0|auto_generated|le4a[5] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le4a[5] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le4a[5] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le4a[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N9
maxii_lcell \Mult0|auto_generated|le3a[5] (
// Equation(s):
// \Mult0|auto_generated|le3a [5] = LCELL((\Mult0|auto_generated|cs2a [0] & ((count0[1] $ (\Add14~20_combout )))) # (!\Mult0|auto_generated|cs2a [0] & (!\Add14~15_combout  & (count0[1]))))

	.clk(gnd),
	.dataa(\Add14~15_combout ),
	.datab(count0[1]),
	.datac(\Add14~20_combout ),
	.datad(\Mult0|auto_generated|cs2a [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le3a [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le3a[5] .lut_mask = "3c44";
defparam \Mult0|auto_generated|le3a[5] .operation_mode = "normal";
defparam \Mult0|auto_generated|le3a[5] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le3a[5] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le3a[5] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le3a[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N0
maxii_lcell \Mult0|auto_generated|le4a[3] (
// Equation(s):
// \Mult0|auto_generated|le4a [3] = LCELL((\Mult0|auto_generated|cs2a [1] & (\Mult0|auto_generated|cs1a [1] $ (((\Add14~10_combout ))))) # (!\Mult0|auto_generated|cs2a [1] & (\Mult0|auto_generated|cs1a [1] & (!\Add14~5_combout ))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|cs1a [1]),
	.datab(\Add14~5_combout ),
	.datac(\Mult0|auto_generated|cs2a [1]),
	.datad(\Add14~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le4a [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le4a[3] .lut_mask = "52a2";
defparam \Mult0|auto_generated|le4a[3] .operation_mode = "normal";
defparam \Mult0|auto_generated|le4a[3] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le4a[3] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le4a[3] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le4a[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N8
maxii_lcell \Mult0|auto_generated|le4a[2] (
// Equation(s):
// \Mult0|auto_generated|le4a [2] = LCELL((\Mult0|auto_generated|cs2a [1] & (\Add14~5_combout  $ (((\Mult0|auto_generated|cs1a [1]))))) # (!\Mult0|auto_generated|cs2a [1] & (((!\Add14~0_combout  & \Mult0|auto_generated|cs1a [1])))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|cs2a [1]),
	.datab(\Add14~5_combout ),
	.datac(\Add14~0_combout ),
	.datad(\Mult0|auto_generated|cs1a [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le4a [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le4a[2] .lut_mask = "2788";
defparam \Mult0|auto_generated|le4a[2] .operation_mode = "normal";
defparam \Mult0|auto_generated|le4a[2] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le4a[2] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le4a[2] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le4a[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N7
maxii_lcell \Mult0|auto_generated|le3a[4] (
// Equation(s):
// \Mult0|auto_generated|le3a [4] = LCELL((\Mult0|auto_generated|cs2a [0] & (count0[1] $ ((\Add14~15_combout )))) # (!\Mult0|auto_generated|cs2a [0] & (count0[1] & ((!\Add14~10_combout )))))

	.clk(gnd),
	.dataa(count0[1]),
	.datab(\Add14~15_combout ),
	.datac(\Mult0|auto_generated|cs2a [0]),
	.datad(\Add14~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le3a [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le3a[4] .lut_mask = "606a";
defparam \Mult0|auto_generated|le3a[4] .operation_mode = "normal";
defparam \Mult0|auto_generated|le3a[4] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le3a[4] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le3a[4] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le3a[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N9
maxii_lcell \Mult0|auto_generated|le3a[3] (
// Equation(s):
// \Mult0|auto_generated|le3a [3] = LCELL((\Mult0|auto_generated|cs2a [0] & (count0[1] $ (((\Add14~10_combout ))))) # (!\Mult0|auto_generated|cs2a [0] & (count0[1] & (!\Add14~5_combout ))))

	.clk(gnd),
	.dataa(count0[1]),
	.datab(\Add14~5_combout ),
	.datac(\Mult0|auto_generated|cs2a [0]),
	.datad(\Add14~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le3a [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le3a[3] .lut_mask = "52a2";
defparam \Mult0|auto_generated|le3a[3] .operation_mode = "normal";
defparam \Mult0|auto_generated|le3a[3] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le3a[3] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le3a[3] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le3a[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N8
maxii_lcell \Mult0|auto_generated|le3a[2] (
// Equation(s):
// \Mult0|auto_generated|le3a [2] = LCELL((\Mult0|auto_generated|cs2a [0] & (count0[1] $ (((\Add14~5_combout ))))) # (!\Mult0|auto_generated|cs2a [0] & (count0[1] & (!\Add14~0_combout ))))

	.clk(gnd),
	.dataa(count0[1]),
	.datab(\Add14~0_combout ),
	.datac(\Mult0|auto_generated|cs2a [0]),
	.datad(\Add14~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le3a [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le3a[2] .lut_mask = "52a2";
defparam \Mult0|auto_generated|le3a[2] .operation_mode = "normal";
defparam \Mult0|auto_generated|le3a[2] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le3a[2] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le3a[2] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le3a[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N1
maxii_lcell \Mult0|auto_generated|op_1~0 (
// Equation(s):
// \Mult0|auto_generated|op_1~0_combout  = \Mult0|auto_generated|le3a [2] $ ((\Mult0|auto_generated|cs1a [1]))
// \Mult0|auto_generated|op_1~2  = CARRY((\Mult0|auto_generated|le3a [2] & (\Mult0|auto_generated|cs1a [1])))
// \Mult0|auto_generated|op_1~2COUT1_31  = CARRY((\Mult0|auto_generated|le3a [2] & (\Mult0|auto_generated|cs1a [1])))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|le3a [2]),
	.datab(\Mult0|auto_generated|cs1a [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_1~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|op_1~2 ),
	.cout1(\Mult0|auto_generated|op_1~2COUT1_31 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~0 .lut_mask = "6688";
defparam \Mult0|auto_generated|op_1~0 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_1~0 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_1~0 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_1~0 .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|op_1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N2
maxii_lcell \Mult0|auto_generated|op_1~5 (
// Equation(s):
// \Mult0|auto_generated|op_1~5_combout  = (\Mult0|auto_generated|le3a [3] $ ((\Mult0|auto_generated|op_1~2 )))
// \Mult0|auto_generated|op_1~7  = CARRY(((!\Mult0|auto_generated|op_1~2 ) # (!\Mult0|auto_generated|le3a [3])))
// \Mult0|auto_generated|op_1~7COUT1_32  = CARRY(((!\Mult0|auto_generated|op_1~2COUT1_31 ) # (!\Mult0|auto_generated|le3a [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mult0|auto_generated|le3a [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mult0|auto_generated|op_1~2 ),
	.cin1(\Mult0|auto_generated|op_1~2COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_1~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|op_1~7 ),
	.cout1(\Mult0|auto_generated|op_1~7COUT1_32 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~5 .cin0_used = "true";
defparam \Mult0|auto_generated|op_1~5 .cin1_used = "true";
defparam \Mult0|auto_generated|op_1~5 .lut_mask = "3c3f";
defparam \Mult0|auto_generated|op_1~5 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_1~5 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_1~5 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_1~5 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N3
maxii_lcell \Mult0|auto_generated|op_1~10 (
// Equation(s):
// \Mult0|auto_generated|op_1~10_combout  = \Mult0|auto_generated|le4a [2] $ (\Mult0|auto_generated|le3a [4] $ ((!\Mult0|auto_generated|op_1~7 )))
// \Mult0|auto_generated|op_1~12  = CARRY((\Mult0|auto_generated|le4a [2] & ((\Mult0|auto_generated|le3a [4]) # (!\Mult0|auto_generated|op_1~7 ))) # (!\Mult0|auto_generated|le4a [2] & (\Mult0|auto_generated|le3a [4] & !\Mult0|auto_generated|op_1~7 )))
// \Mult0|auto_generated|op_1~12COUT1_33  = CARRY((\Mult0|auto_generated|le4a [2] & ((\Mult0|auto_generated|le3a [4]) # (!\Mult0|auto_generated|op_1~7COUT1_32 ))) # (!\Mult0|auto_generated|le4a [2] & (\Mult0|auto_generated|le3a [4] & 
// !\Mult0|auto_generated|op_1~7COUT1_32 )))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|le4a [2]),
	.datab(\Mult0|auto_generated|le3a [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mult0|auto_generated|op_1~7 ),
	.cin1(\Mult0|auto_generated|op_1~7COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_1~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|op_1~12 ),
	.cout1(\Mult0|auto_generated|op_1~12COUT1_33 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~10 .cin0_used = "true";
defparam \Mult0|auto_generated|op_1~10 .cin1_used = "true";
defparam \Mult0|auto_generated|op_1~10 .lut_mask = "698e";
defparam \Mult0|auto_generated|op_1~10 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_1~10 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_1~10 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_1~10 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_1~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N4
maxii_lcell \Mult0|auto_generated|op_1~15 (
// Equation(s):
// \Mult0|auto_generated|op_1~15_combout  = \Mult0|auto_generated|le3a [5] $ (\Mult0|auto_generated|le4a [3] $ ((\Mult0|auto_generated|op_1~12 )))
// \Mult0|auto_generated|op_1~17  = CARRY((\Mult0|auto_generated|le3a [5] & (!\Mult0|auto_generated|le4a [3] & !\Mult0|auto_generated|op_1~12COUT1_33 )) # (!\Mult0|auto_generated|le3a [5] & ((!\Mult0|auto_generated|op_1~12COUT1_33 ) # 
// (!\Mult0|auto_generated|le4a [3]))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|le3a [5]),
	.datab(\Mult0|auto_generated|le4a [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mult0|auto_generated|op_1~12 ),
	.cin1(\Mult0|auto_generated|op_1~12COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_1~15_combout ),
	.regout(),
	.cout(\Mult0|auto_generated|op_1~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~15 .cin0_used = "true";
defparam \Mult0|auto_generated|op_1~15 .cin1_used = "true";
defparam \Mult0|auto_generated|op_1~15 .lut_mask = "9617";
defparam \Mult0|auto_generated|op_1~15 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_1~15 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_1~15 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_1~15 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_1~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N0
maxii_lcell \Mult0|auto_generated|le3a[6] (
// Equation(s):
// \Mult0|auto_generated|le3a [6] = LCELL((\Mult0|auto_generated|cs2a [0] & (count0[1] $ (((\Add14~25_combout ))))) # (!\Mult0|auto_generated|cs2a [0] & (count0[1] & (!\Add14~20_combout ))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|cs2a [0]),
	.datab(count0[1]),
	.datac(\Add14~20_combout ),
	.datad(\Add14~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le3a [6]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le3a[6] .lut_mask = "268c";
defparam \Mult0|auto_generated|le3a[6] .operation_mode = "normal";
defparam \Mult0|auto_generated|le3a[6] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le3a[6] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le3a[6] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le3a[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N2
maxii_lcell \Mult0|auto_generated|le4a[4] (
// Equation(s):
// \Mult0|auto_generated|le4a [4] = LCELL((\Mult0|auto_generated|cs2a [1] & (\Mult0|auto_generated|cs1a [1] $ ((\Add14~15_combout )))) # (!\Mult0|auto_generated|cs2a [1] & (\Mult0|auto_generated|cs1a [1] & ((!\Add14~10_combout )))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|cs2a [1]),
	.datab(\Mult0|auto_generated|cs1a [1]),
	.datac(\Add14~15_combout ),
	.datad(\Add14~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le4a [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le4a[4] .lut_mask = "286c";
defparam \Mult0|auto_generated|le4a[4] .operation_mode = "normal";
defparam \Mult0|auto_generated|le4a[4] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le4a[4] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le4a[4] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le4a[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N5
maxii_lcell \Mult0|auto_generated|op_1~20 (
// Equation(s):
// \Mult0|auto_generated|op_1~20_combout  = \Mult0|auto_generated|le3a [6] $ (\Mult0|auto_generated|le4a [4] $ ((!\Mult0|auto_generated|op_1~17 )))
// \Mult0|auto_generated|op_1~22  = CARRY((\Mult0|auto_generated|le3a [6] & ((\Mult0|auto_generated|le4a [4]) # (!\Mult0|auto_generated|op_1~17 ))) # (!\Mult0|auto_generated|le3a [6] & (\Mult0|auto_generated|le4a [4] & !\Mult0|auto_generated|op_1~17 )))
// \Mult0|auto_generated|op_1~22COUT1_34  = CARRY((\Mult0|auto_generated|le3a [6] & ((\Mult0|auto_generated|le4a [4]) # (!\Mult0|auto_generated|op_1~17 ))) # (!\Mult0|auto_generated|le3a [6] & (\Mult0|auto_generated|le4a [4] & !\Mult0|auto_generated|op_1~17 
// )))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|le3a [6]),
	.datab(\Mult0|auto_generated|le4a [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Mult0|auto_generated|op_1~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_1~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|op_1~22 ),
	.cout1(\Mult0|auto_generated|op_1~22COUT1_34 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~20 .cin_used = "true";
defparam \Mult0|auto_generated|op_1~20 .lut_mask = "698e";
defparam \Mult0|auto_generated|op_1~20 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_1~20 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_1~20 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_1~20 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_1~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N6
maxii_lcell \Mult0|auto_generated|op_1~25 (
// Equation(s):
// \Mult0|auto_generated|op_1~25_combout  = (\Mult0|auto_generated|le3a [7] $ ((!\Mult0|auto_generated|op_1~17  & \Mult0|auto_generated|op_1~22 ) # (\Mult0|auto_generated|op_1~17  & \Mult0|auto_generated|op_1~22COUT1_34 ) $ (\Mult0|auto_generated|le4a [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mult0|auto_generated|le3a [7]),
	.datac(vcc),
	.datad(\Mult0|auto_generated|le4a [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Mult0|auto_generated|op_1~17 ),
	.cin0(\Mult0|auto_generated|op_1~22 ),
	.cin1(\Mult0|auto_generated|op_1~22COUT1_34 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_1~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~25 .cin0_used = "true";
defparam \Mult0|auto_generated|op_1~25 .cin1_used = "true";
defparam \Mult0|auto_generated|op_1~25 .cin_used = "true";
defparam \Mult0|auto_generated|op_1~25 .lut_mask = "c33c";
defparam \Mult0|auto_generated|op_1~25 .operation_mode = "normal";
defparam \Mult0|auto_generated|op_1~25 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_1~25 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_1~25 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_1~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N6
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[153]~2 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[153]~2_combout  = (((\Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0_combout  & \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~5_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[153]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[153]~2 .lut_mask = "f000";
defparam \Div2|auto_generated|divider|divider|StageOut[153]~2 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[153]~2 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[153]~2 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[153]~2 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[153]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N5
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[153]~1 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[153]~1_combout  = (!\Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0_combout  & ((\Div2|auto_generated|divider|divider|StageOut[147]~0_combout ) # 
// ((\Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~5_combout  & \Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~5_combout ),
	.datab(\Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0_combout ),
	.datac(\Div2|auto_generated|divider|divider|StageOut[147]~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[153]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[153]~1 .lut_mask = "00f8";
defparam \Div2|auto_generated|divider|divider|StageOut[153]~1 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[153]~1 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[153]~1 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[153]~1 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[153]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N7
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[152]~7 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[152]~7_combout  = (((\Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0_combout  & \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~15_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[152]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[152]~7 .lut_mask = "f000";
defparam \Div2|auto_generated|divider|divider|StageOut[152]~7 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[152]~7 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[152]~7 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[152]~7 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[152]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N8
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[152]~6 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[152]~6_combout  = (!\Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0_combout  & ((\Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0_combout  & 
// (!\Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella [1])) # (!\Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0_combout  & ((\Add13~5_combout )))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella [1]),
	.datab(\Add13~5_combout ),
	.datac(\Div2|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[152]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[152]~6 .lut_mask = "005c";
defparam \Div2|auto_generated|divider|divider|StageOut[152]~6 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[152]~6 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[152]~6 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[152]~6 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[152]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N4
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[151]~19 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[151]~19_combout  = (((\Add13~25_combout  & !\Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add13~25_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[151]~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[151]~19 .lut_mask = "00f0";
defparam \Div2|auto_generated|divider|divider|StageOut[151]~19 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[151]~19 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[151]~19 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[151]~19 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[151]~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N3
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[151]~20 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[151]~20_combout  = (((!\Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella [1] & \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella [1]),
	.datad(\Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[151]~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[151]~20 .lut_mask = "0f00";
defparam \Div2|auto_generated|divider|divider|StageOut[151]~20 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[151]~20 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[151]~20 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[151]~20 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[151]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N1
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[150]~42 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[150]~42_combout  = (((\Add12~10_combout  & !\Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add12~10_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[150]~42_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[150]~42 .lut_mask = "00f0";
defparam \Div2|auto_generated|divider|divider|StageOut[150]~42 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[150]~42 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[150]~42 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[150]~42 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[150]~42 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N6
maxii_lcell \Div2|auto_generated|divider|divider|StageOut[150]~43 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[150]~43_combout  = (((\Add12~10_combout  & \Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add12~10_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|StageOut[150]~43_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[150]~43 .lut_mask = "f000";
defparam \Div2|auto_generated|divider|divider|StageOut[150]~43 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|StageOut[150]~43 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|StageOut[150]~43 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[150]~43 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|StageOut[150]~43 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N0
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~22 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~22_cout0  = CARRY((\Div2|auto_generated|divider|divider|StageOut[150]~42_combout ) # ((\Div2|auto_generated|divider|divider|StageOut[150]~43_combout )))
// \Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~22COUT1_26  = CARRY((\Div2|auto_generated|divider|divider|StageOut[150]~42_combout ) # ((\Div2|auto_generated|divider|divider|StageOut[150]~43_combout )))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[150]~42_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[150]~43_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~22_cout0 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~22COUT1_26 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~22 .lut_mask = "ffee";
defparam \Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~22 .output_mode = "none";
defparam \Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N1
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~17 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~17_cout0  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[151]~19_combout  & (!\Div2|auto_generated|divider|divider|StageOut[151]~20_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~22_cout0 )))
// \Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~17COUT1_27  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[151]~19_combout  & (!\Div2|auto_generated|divider|divider|StageOut[151]~20_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~22COUT1_26 )))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[151]~19_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[151]~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~22_cout0 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~22COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~17_cout0 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~17COUT1_27 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~17 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~17 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~17 .lut_mask = "ff01";
defparam \Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~17 .output_mode = "none";
defparam \Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~17 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N2
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~12 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~12_cout0  = CARRY((!\Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~17_cout0  & ((\Div2|auto_generated|divider|divider|StageOut[152]~7_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[152]~6_combout ))))
// \Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~12COUT1_28  = CARRY((!\Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~17COUT1_27  & ((\Div2|auto_generated|divider|divider|StageOut[152]~7_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[152]~6_combout ))))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[152]~7_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[152]~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~17_cout0 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~17COUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~10 ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~12_cout0 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~12COUT1_28 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~12 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~12 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~12 .lut_mask = "ff0e";
defparam \Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~12 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~12 .output_mode = "none";
defparam \Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~12 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~12 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N3
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~7 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~7_cout0  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[153]~2_combout  & (!\Div2|auto_generated|divider|divider|StageOut[153]~1_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~12_cout0 )))
// \Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~7COUT1_29  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[153]~2_combout  & (!\Div2|auto_generated|divider|divider|StageOut[153]~1_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~12COUT1_28 )))

	.clk(gnd),
	.dataa(\Div2|auto_generated|divider|divider|StageOut[153]~2_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[153]~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~12_cout0 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~12COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~5 ),
	.regout(),
	.cout(),
	.cout0(\Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~7_cout0 ),
	.cout1(\Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~7COUT1_29 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~7 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~7 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~7 .lut_mask = "ff01";
defparam \Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~7 .operation_mode = "arithmetic";
defparam \Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~7 .output_mode = "none";
defparam \Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~7 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~7 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N4
maxii_lcell \Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~0 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~0_combout  = (((!\Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~7_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~7_cout0 ),
	.cin1(\Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~7COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N8
maxii_lcell \Mult0|auto_generated|le5a[0] (
// Equation(s):
// \Mult0|auto_generated|le5a [0] = LCELL((((\Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~0_combout  & \Mult0|auto_generated|cs2a[1]~4 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~0_combout ),
	.datad(\Mult0|auto_generated|cs2a[1]~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le5a [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le5a[0] .lut_mask = "f000";
defparam \Mult0|auto_generated|le5a[0] .operation_mode = "normal";
defparam \Mult0|auto_generated|le5a[0] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le5a[0] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le5a[0] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le5a[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N7
maxii_lcell \Mult0|auto_generated|le4a[1] (
// Equation(s):
// \Mult0|auto_generated|le4a [1] = LCELL((\Mult0|auto_generated|cs2a [1] & (\Mult0|auto_generated|cs1a [1] $ ((\Add14~0_combout )))) # (!\Mult0|auto_generated|cs2a [1] & (\Mult0|auto_generated|cs1a [1] & 
// ((!\Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~0_combout )))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|cs1a [1]),
	.datab(\Mult0|auto_generated|cs2a [1]),
	.datac(\Add14~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le4a [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le4a[1] .lut_mask = "486a";
defparam \Mult0|auto_generated|le4a[1] .operation_mode = "normal";
defparam \Mult0|auto_generated|le4a[1] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le4a[1] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le4a[1] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le4a[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N9
maxii_lcell \Mult0|auto_generated|le4a[0] (
// Equation(s):
// \Mult0|auto_generated|le4a [0] = LCELL((\Mult0|auto_generated|cs1a [1] $ (((\Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~0_combout  & \Mult0|auto_generated|cs2a [1])))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mult0|auto_generated|cs1a [1]),
	.datac(\Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~0_combout ),
	.datad(\Mult0|auto_generated|cs2a [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le4a [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le4a[0] .lut_mask = "3ccc";
defparam \Mult0|auto_generated|le4a[0] .operation_mode = "normal";
defparam \Mult0|auto_generated|le4a[0] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le4a[0] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le4a[0] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le4a[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N6
maxii_lcell \Mult0|auto_generated|le3a[1] (
// Equation(s):
// \Mult0|auto_generated|le3a [1] = LCELL((\Mult0|auto_generated|cs2a [0] & (count0[1] $ ((\Add14~0_combout )))) # (!\Mult0|auto_generated|cs2a [0] & (count0[1] & ((!\Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~0_combout )))))

	.clk(gnd),
	.dataa(count0[1]),
	.datab(\Mult0|auto_generated|cs2a [0]),
	.datac(\Add14~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le3a [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le3a[1] .lut_mask = "486a";
defparam \Mult0|auto_generated|le3a[1] .operation_mode = "normal";
defparam \Mult0|auto_generated|le3a[1] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le3a[1] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le3a[1] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le3a[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N5
maxii_lcell \Mult0|auto_generated|le3a[0] (
// Equation(s):
// \Mult0|auto_generated|le3a [0] = LCELL(count0[1] $ ((((\Mult0|auto_generated|cs2a [0] & \Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~0_combout )))))

	.clk(gnd),
	.dataa(count0[1]),
	.datab(vcc),
	.datac(\Mult0|auto_generated|cs2a [0]),
	.datad(\Div2|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le3a [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le3a[0] .lut_mask = "5aaa";
defparam \Mult0|auto_generated|le3a[0] .operation_mode = "normal";
defparam \Mult0|auto_generated|le3a[0] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le3a[0] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le3a[0] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le3a[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N0
maxii_lcell \Mult0|auto_generated|op_3~0 (
// Equation(s):
// \Mult0|auto_generated|op_3~0_combout  = count0[1] $ ((\Mult0|auto_generated|le3a [0]))
// \Mult0|auto_generated|op_3~2  = CARRY((count0[1] & (\Mult0|auto_generated|le3a [0])))
// \Mult0|auto_generated|op_3~2COUT1_41  = CARRY((count0[1] & (\Mult0|auto_generated|le3a [0])))

	.clk(gnd),
	.dataa(count0[1]),
	.datab(\Mult0|auto_generated|le3a [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_3~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|op_3~2 ),
	.cout1(\Mult0|auto_generated|op_3~2COUT1_41 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_3~0 .lut_mask = "6688";
defparam \Mult0|auto_generated|op_3~0 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_3~0 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_3~0 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_3~0 .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|op_3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N1
maxii_lcell \Mult0|auto_generated|op_3~5 (
// Equation(s):
// \Mult0|auto_generated|op_3~5_combout  = \Mult0|auto_generated|le3a [1] $ ((((\Mult0|auto_generated|op_3~2 ))))
// \Mult0|auto_generated|op_3~7  = CARRY(((!\Mult0|auto_generated|op_3~2 )) # (!\Mult0|auto_generated|le3a [1]))
// \Mult0|auto_generated|op_3~7COUT1_42  = CARRY(((!\Mult0|auto_generated|op_3~2COUT1_41 )) # (!\Mult0|auto_generated|le3a [1]))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|le3a [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mult0|auto_generated|op_3~2 ),
	.cin1(\Mult0|auto_generated|op_3~2COUT1_41 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_3~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|op_3~7 ),
	.cout1(\Mult0|auto_generated|op_3~7COUT1_42 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_3~5 .cin0_used = "true";
defparam \Mult0|auto_generated|op_3~5 .cin1_used = "true";
defparam \Mult0|auto_generated|op_3~5 .lut_mask = "5a5f";
defparam \Mult0|auto_generated|op_3~5 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_3~5 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_3~5 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_3~5 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_3~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N2
maxii_lcell \Mult0|auto_generated|op_3~10 (
// Equation(s):
// \Mult0|auto_generated|op_3~10_combout  = \Mult0|auto_generated|op_1~0_combout  $ (\Mult0|auto_generated|le4a [0] $ ((!\Mult0|auto_generated|op_3~7 )))
// \Mult0|auto_generated|op_3~12  = CARRY((\Mult0|auto_generated|op_1~0_combout  & ((\Mult0|auto_generated|le4a [0]) # (!\Mult0|auto_generated|op_3~7 ))) # (!\Mult0|auto_generated|op_1~0_combout  & (\Mult0|auto_generated|le4a [0] & 
// !\Mult0|auto_generated|op_3~7 )))
// \Mult0|auto_generated|op_3~12COUT1_43  = CARRY((\Mult0|auto_generated|op_1~0_combout  & ((\Mult0|auto_generated|le4a [0]) # (!\Mult0|auto_generated|op_3~7COUT1_42 ))) # (!\Mult0|auto_generated|op_1~0_combout  & (\Mult0|auto_generated|le4a [0] & 
// !\Mult0|auto_generated|op_3~7COUT1_42 )))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|op_1~0_combout ),
	.datab(\Mult0|auto_generated|le4a [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mult0|auto_generated|op_3~7 ),
	.cin1(\Mult0|auto_generated|op_3~7COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_3~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|op_3~12 ),
	.cout1(\Mult0|auto_generated|op_3~12COUT1_43 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_3~10 .cin0_used = "true";
defparam \Mult0|auto_generated|op_3~10 .cin1_used = "true";
defparam \Mult0|auto_generated|op_3~10 .lut_mask = "698e";
defparam \Mult0|auto_generated|op_3~10 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_3~10 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_3~10 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_3~10 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_3~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N3
maxii_lcell \Mult0|auto_generated|op_3~15 (
// Equation(s):
// \Mult0|auto_generated|op_3~15_combout  = \Mult0|auto_generated|le4a [1] $ (\Mult0|auto_generated|op_1~5_combout  $ ((\Mult0|auto_generated|op_3~12 )))
// \Mult0|auto_generated|op_3~17  = CARRY((\Mult0|auto_generated|le4a [1] & (!\Mult0|auto_generated|op_1~5_combout  & !\Mult0|auto_generated|op_3~12 )) # (!\Mult0|auto_generated|le4a [1] & ((!\Mult0|auto_generated|op_3~12 ) # 
// (!\Mult0|auto_generated|op_1~5_combout ))))
// \Mult0|auto_generated|op_3~17COUT1_44  = CARRY((\Mult0|auto_generated|le4a [1] & (!\Mult0|auto_generated|op_1~5_combout  & !\Mult0|auto_generated|op_3~12COUT1_43 )) # (!\Mult0|auto_generated|le4a [1] & ((!\Mult0|auto_generated|op_3~12COUT1_43 ) # 
// (!\Mult0|auto_generated|op_1~5_combout ))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|le4a [1]),
	.datab(\Mult0|auto_generated|op_1~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mult0|auto_generated|op_3~12 ),
	.cin1(\Mult0|auto_generated|op_3~12COUT1_43 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_3~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|op_3~17 ),
	.cout1(\Mult0|auto_generated|op_3~17COUT1_44 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_3~15 .cin0_used = "true";
defparam \Mult0|auto_generated|op_3~15 .cin1_used = "true";
defparam \Mult0|auto_generated|op_3~15 .lut_mask = "9617";
defparam \Mult0|auto_generated|op_3~15 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_3~15 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_3~15 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_3~15 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_3~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N4
maxii_lcell \Mult0|auto_generated|op_3~20 (
// Equation(s):
// \Mult0|auto_generated|op_3~20_combout  = \Mult0|auto_generated|op_1~10_combout  $ (\Mult0|auto_generated|le5a [0] $ ((!\Mult0|auto_generated|op_3~17 )))
// \Mult0|auto_generated|op_3~22  = CARRY((\Mult0|auto_generated|op_1~10_combout  & ((\Mult0|auto_generated|le5a [0]) # (!\Mult0|auto_generated|op_3~17COUT1_44 ))) # (!\Mult0|auto_generated|op_1~10_combout  & (\Mult0|auto_generated|le5a [0] & 
// !\Mult0|auto_generated|op_3~17COUT1_44 )))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|op_1~10_combout ),
	.datab(\Mult0|auto_generated|le5a [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mult0|auto_generated|op_3~17 ),
	.cin1(\Mult0|auto_generated|op_3~17COUT1_44 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_3~20_combout ),
	.regout(),
	.cout(\Mult0|auto_generated|op_3~22 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|op_3~20 .cin0_used = "true";
defparam \Mult0|auto_generated|op_3~20 .cin1_used = "true";
defparam \Mult0|auto_generated|op_3~20 .lut_mask = "698e";
defparam \Mult0|auto_generated|op_3~20 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_3~20 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_3~20 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_3~20 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_3~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N0
maxii_lcell \Mult0|auto_generated|le5a[2] (
// Equation(s):
// \Mult0|auto_generated|le5a [2] = LCELL((((\Mult0|auto_generated|cs2a[1]~4  & \Add14~5_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mult0|auto_generated|cs2a[1]~4 ),
	.datad(\Add14~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le5a [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le5a[2] .lut_mask = "f000";
defparam \Mult0|auto_generated|le5a[2] .operation_mode = "normal";
defparam \Mult0|auto_generated|le5a[2] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le5a[2] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le5a[2] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le5a[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N2
maxii_lcell \Mult0|auto_generated|le5a[1] (
// Equation(s):
// \Mult0|auto_generated|le5a [1] = LCELL((((\Add14~0_combout  & \Mult0|auto_generated|cs2a[1]~4 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add14~0_combout ),
	.datad(\Mult0|auto_generated|cs2a[1]~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le5a [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le5a[1] .lut_mask = "f000";
defparam \Mult0|auto_generated|le5a[1] .operation_mode = "normal";
defparam \Mult0|auto_generated|le5a[1] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le5a[1] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le5a[1] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le5a[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N5
maxii_lcell \Mult0|auto_generated|op_3~25 (
// Equation(s):
// \Mult0|auto_generated|op_3~25_combout  = \Mult0|auto_generated|le5a [1] $ (\Mult0|auto_generated|op_1~15_combout  $ ((\Mult0|auto_generated|op_3~22 )))
// \Mult0|auto_generated|op_3~27  = CARRY((\Mult0|auto_generated|le5a [1] & (!\Mult0|auto_generated|op_1~15_combout  & !\Mult0|auto_generated|op_3~22 )) # (!\Mult0|auto_generated|le5a [1] & ((!\Mult0|auto_generated|op_3~22 ) # 
// (!\Mult0|auto_generated|op_1~15_combout ))))
// \Mult0|auto_generated|op_3~27COUT1_45  = CARRY((\Mult0|auto_generated|le5a [1] & (!\Mult0|auto_generated|op_1~15_combout  & !\Mult0|auto_generated|op_3~22 )) # (!\Mult0|auto_generated|le5a [1] & ((!\Mult0|auto_generated|op_3~22 ) # 
// (!\Mult0|auto_generated|op_1~15_combout ))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|le5a [1]),
	.datab(\Mult0|auto_generated|op_1~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Mult0|auto_generated|op_3~22 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_3~25_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|op_3~27 ),
	.cout1(\Mult0|auto_generated|op_3~27COUT1_45 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_3~25 .cin_used = "true";
defparam \Mult0|auto_generated|op_3~25 .lut_mask = "9617";
defparam \Mult0|auto_generated|op_3~25 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_3~25 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_3~25 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_3~25 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_3~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N6
maxii_lcell \Mult0|auto_generated|op_3~30 (
// Equation(s):
// \Mult0|auto_generated|op_3~30_combout  = \Mult0|auto_generated|le5a [2] $ (\Mult0|auto_generated|op_1~20_combout  $ ((!(!\Mult0|auto_generated|op_3~22  & \Mult0|auto_generated|op_3~27 ) # (\Mult0|auto_generated|op_3~22  & 
// \Mult0|auto_generated|op_3~27COUT1_45 ))))
// \Mult0|auto_generated|op_3~32  = CARRY((\Mult0|auto_generated|le5a [2] & ((\Mult0|auto_generated|op_1~20_combout ) # (!\Mult0|auto_generated|op_3~27 ))) # (!\Mult0|auto_generated|le5a [2] & (\Mult0|auto_generated|op_1~20_combout  & 
// !\Mult0|auto_generated|op_3~27 )))
// \Mult0|auto_generated|op_3~32COUT1_46  = CARRY((\Mult0|auto_generated|le5a [2] & ((\Mult0|auto_generated|op_1~20_combout ) # (!\Mult0|auto_generated|op_3~27COUT1_45 ))) # (!\Mult0|auto_generated|le5a [2] & (\Mult0|auto_generated|op_1~20_combout  & 
// !\Mult0|auto_generated|op_3~27COUT1_45 )))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|le5a [2]),
	.datab(\Mult0|auto_generated|op_1~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Mult0|auto_generated|op_3~22 ),
	.cin0(\Mult0|auto_generated|op_3~27 ),
	.cin1(\Mult0|auto_generated|op_3~27COUT1_45 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_3~30_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|op_3~32 ),
	.cout1(\Mult0|auto_generated|op_3~32COUT1_46 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_3~30 .cin0_used = "true";
defparam \Mult0|auto_generated|op_3~30 .cin1_used = "true";
defparam \Mult0|auto_generated|op_3~30 .cin_used = "true";
defparam \Mult0|auto_generated|op_3~30 .lut_mask = "698e";
defparam \Mult0|auto_generated|op_3~30 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_3~30 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_3~30 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_3~30 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_3~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N7
maxii_lcell \Mult0|auto_generated|op_3~35 (
// Equation(s):
// \Mult0|auto_generated|op_3~35_combout  = (\Mult0|auto_generated|le5a [3] $ ((!\Mult0|auto_generated|op_3~22  & \Mult0|auto_generated|op_3~32 ) # (\Mult0|auto_generated|op_3~22  & \Mult0|auto_generated|op_3~32COUT1_46 ) $ 
// (\Mult0|auto_generated|op_1~25_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mult0|auto_generated|le5a [3]),
	.datac(vcc),
	.datad(\Mult0|auto_generated|op_1~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Mult0|auto_generated|op_3~22 ),
	.cin0(\Mult0|auto_generated|op_3~32 ),
	.cin1(\Mult0|auto_generated|op_3~32COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_3~35_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|op_3~35 .cin0_used = "true";
defparam \Mult0|auto_generated|op_3~35 .cin1_used = "true";
defparam \Mult0|auto_generated|op_3~35 .cin_used = "true";
defparam \Mult0|auto_generated|op_3~35 .lut_mask = "c33c";
defparam \Mult0|auto_generated|op_3~35 .operation_mode = "normal";
defparam \Mult0|auto_generated|op_3~35 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_3~35 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_3~35 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_3~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N8
maxii_lcell \fee~35 (
// Equation(s):
// \fee~35_combout  = (\fee~7_combout  & (\Mult0|auto_generated|op_3~35_combout  & ((\Add12~25_combout ) # (\fee~8_combout ))))

	.clk(gnd),
	.dataa(\Add12~25_combout ),
	.datab(\fee~7_combout ),
	.datac(\fee~8_combout ),
	.datad(\Mult0|auto_generated|op_3~35_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fee~35_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fee~35 .lut_mask = "c800";
defparam \fee~35 .operation_mode = "normal";
defparam \fee~35 .output_mode = "comb_only";
defparam \fee~35 .register_cascade_mode = "off";
defparam \fee~35 .sum_lutc_input = "datac";
defparam \fee~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N9
maxii_lcell \fee[7] (
// Equation(s):
// fee[7] = ((GLOBAL(\change[0]~0_combout ) & ((\fee~35_combout ))) # (!GLOBAL(\change[0]~0_combout ) & (fee[7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(fee[7]),
	.datac(\change[0]~0_combout ),
	.datad(\fee~35_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(fee[7]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fee[7] .lut_mask = "fc0c";
defparam \fee[7] .operation_mode = "normal";
defparam \fee[7] .output_mode = "comb_only";
defparam \fee[7] .register_cascade_mode = "off";
defparam \fee[7] .sum_lutc_input = "datac";
defparam \fee[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N0
maxii_lcell \count3[0] (
// Equation(s):
// count3[0] = DFFEAS(((!count3[0])), \u4|key_pulse [0], !\zero~1_combout , , , , , \LessThan3~2_combout , )
// \count3[0]~3  = CARRY(((count3[0])))
// \count3[0]~3COUT1_17  = CARRY(((count3[0])))

	.clk(\u4|key_pulse [0]),
	.dataa(vcc),
	.datab(count3[0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\zero~1_combout ),
	.aload(gnd),
	.sclr(\LessThan3~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count3[0]),
	.cout(),
	.cout0(\count3[0]~3 ),
	.cout1(\count3[0]~3COUT1_17 ));
// synopsys translate_off
defparam \count3[0] .lut_mask = "33cc";
defparam \count3[0] .operation_mode = "arithmetic";
defparam \count3[0] .output_mode = "reg_only";
defparam \count3[0] .register_cascade_mode = "off";
defparam \count3[0] .sum_lutc_input = "datac";
defparam \count3[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N1
maxii_lcell \count3[1] (
// Equation(s):
// count3[1] = DFFEAS((count3[1] $ ((\count3[0]~3 ))), \u4|key_pulse [0], !\zero~1_combout , , , , , \LessThan3~2_combout , )
// \count3[1]~1  = CARRY(((!\count3[0]~3 ) # (!count3[1])))
// \count3[1]~1COUT1_18  = CARRY(((!\count3[0]~3COUT1_17 ) # (!count3[1])))

	.clk(\u4|key_pulse [0]),
	.dataa(vcc),
	.datab(count3[1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\zero~1_combout ),
	.aload(gnd),
	.sclr(\LessThan3~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\count3[0]~3 ),
	.cin1(\count3[0]~3COUT1_17 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count3[1]),
	.cout(),
	.cout0(\count3[1]~1 ),
	.cout1(\count3[1]~1COUT1_18 ));
// synopsys translate_off
defparam \count3[1] .cin0_used = "true";
defparam \count3[1] .cin1_used = "true";
defparam \count3[1] .lut_mask = "3c3f";
defparam \count3[1] .operation_mode = "arithmetic";
defparam \count3[1] .output_mode = "reg_only";
defparam \count3[1] .register_cascade_mode = "off";
defparam \count3[1] .sum_lutc_input = "cin";
defparam \count3[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N8
maxii_lcell \LessThan3~0 (
// Equation(s):
// \LessThan3~0_combout  = (((!count3[1]) # (!count3[0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(count3[0]),
	.datad(count3[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan3~0 .lut_mask = "0fff";
defparam \LessThan3~0 .operation_mode = "normal";
defparam \LessThan3~0 .output_mode = "comb_only";
defparam \LessThan3~0 .register_cascade_mode = "off";
defparam \LessThan3~0 .sum_lutc_input = "datac";
defparam \LessThan3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N2
maxii_lcell \count3[2] (
// Equation(s):
// count3[2] = DFFEAS((count3[2] $ ((!\count3[1]~1 ))), \u4|key_pulse [0], !\zero~1_combout , , , , , \LessThan3~2_combout , )
// \count3[2]~7  = CARRY(((count3[2] & !\count3[1]~1 )))
// \count3[2]~7COUT1_19  = CARRY(((count3[2] & !\count3[1]~1COUT1_18 )))

	.clk(\u4|key_pulse [0]),
	.dataa(vcc),
	.datab(count3[2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\zero~1_combout ),
	.aload(gnd),
	.sclr(\LessThan3~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\count3[1]~1 ),
	.cin1(\count3[1]~1COUT1_18 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count3[2]),
	.cout(),
	.cout0(\count3[2]~7 ),
	.cout1(\count3[2]~7COUT1_19 ));
// synopsys translate_off
defparam \count3[2] .cin0_used = "true";
defparam \count3[2] .cin1_used = "true";
defparam \count3[2] .lut_mask = "c30c";
defparam \count3[2] .operation_mode = "arithmetic";
defparam \count3[2] .output_mode = "reg_only";
defparam \count3[2] .register_cascade_mode = "off";
defparam \count3[2] .sum_lutc_input = "cin";
defparam \count3[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N3
maxii_lcell \count3[3] (
// Equation(s):
// count3[3] = DFFEAS(count3[3] $ ((((\count3[2]~7 )))), \u4|key_pulse [0], !\zero~1_combout , , , , , \LessThan3~2_combout , )
// \count3[3]~5  = CARRY(((!\count3[2]~7 )) # (!count3[3]))
// \count3[3]~5COUT1_20  = CARRY(((!\count3[2]~7COUT1_19 )) # (!count3[3]))

	.clk(\u4|key_pulse [0]),
	.dataa(count3[3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\zero~1_combout ),
	.aload(gnd),
	.sclr(\LessThan3~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\count3[2]~7 ),
	.cin1(\count3[2]~7COUT1_19 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count3[3]),
	.cout(),
	.cout0(\count3[3]~5 ),
	.cout1(\count3[3]~5COUT1_20 ));
// synopsys translate_off
defparam \count3[3] .cin0_used = "true";
defparam \count3[3] .cin1_used = "true";
defparam \count3[3] .lut_mask = "5a5f";
defparam \count3[3] .operation_mode = "arithmetic";
defparam \count3[3] .output_mode = "reg_only";
defparam \count3[3] .register_cascade_mode = "off";
defparam \count3[3] .sum_lutc_input = "cin";
defparam \count3[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N4
maxii_lcell \count3[4] (
// Equation(s):
// count3[4] = DFFEAS(count3[4] $ ((((!\count3[3]~5 )))), \u4|key_pulse [0], !\zero~1_combout , , , , , \LessThan3~2_combout , )
// \count3[4]~11  = CARRY((count3[4] & ((!\count3[3]~5COUT1_20 ))))

	.clk(\u4|key_pulse [0]),
	.dataa(count3[4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\zero~1_combout ),
	.aload(gnd),
	.sclr(\LessThan3~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\count3[3]~5 ),
	.cin1(\count3[3]~5COUT1_20 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count3[4]),
	.cout(\count3[4]~11 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count3[4] .cin0_used = "true";
defparam \count3[4] .cin1_used = "true";
defparam \count3[4] .lut_mask = "a50a";
defparam \count3[4] .operation_mode = "arithmetic";
defparam \count3[4] .output_mode = "reg_only";
defparam \count3[4] .register_cascade_mode = "off";
defparam \count3[4] .sum_lutc_input = "cin";
defparam \count3[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N5
maxii_lcell \count3[5] (
// Equation(s):
// count3[5] = DFFEAS(count3[5] $ ((((\count3[4]~11 )))), \u4|key_pulse [0], !\zero~1_combout , , , , , \LessThan3~2_combout , )
// \count3[5]~9  = CARRY(((!\count3[4]~11 )) # (!count3[5]))
// \count3[5]~9COUT1_21  = CARRY(((!\count3[4]~11 )) # (!count3[5]))

	.clk(\u4|key_pulse [0]),
	.dataa(count3[5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\zero~1_combout ),
	.aload(gnd),
	.sclr(\LessThan3~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\count3[4]~11 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count3[5]),
	.cout(),
	.cout0(\count3[5]~9 ),
	.cout1(\count3[5]~9COUT1_21 ));
// synopsys translate_off
defparam \count3[5] .cin_used = "true";
defparam \count3[5] .lut_mask = "5a5f";
defparam \count3[5] .operation_mode = "arithmetic";
defparam \count3[5] .output_mode = "reg_only";
defparam \count3[5] .register_cascade_mode = "off";
defparam \count3[5] .sum_lutc_input = "cin";
defparam \count3[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N6
maxii_lcell \count3[6] (
// Equation(s):
// count3[6] = DFFEAS((count3[6] $ ((!(!\count3[4]~11  & \count3[5]~9 ) # (\count3[4]~11  & \count3[5]~9COUT1_21 )))), \u4|key_pulse [0], !\zero~1_combout , , , , , \LessThan3~2_combout , )
// \count3[6]~15  = CARRY(((count3[6] & !\count3[5]~9 )))
// \count3[6]~15COUT1_22  = CARRY(((count3[6] & !\count3[5]~9COUT1_21 )))

	.clk(\u4|key_pulse [0]),
	.dataa(vcc),
	.datab(count3[6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\zero~1_combout ),
	.aload(gnd),
	.sclr(\LessThan3~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\count3[4]~11 ),
	.cin0(\count3[5]~9 ),
	.cin1(\count3[5]~9COUT1_21 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count3[6]),
	.cout(),
	.cout0(\count3[6]~15 ),
	.cout1(\count3[6]~15COUT1_22 ));
// synopsys translate_off
defparam \count3[6] .cin0_used = "true";
defparam \count3[6] .cin1_used = "true";
defparam \count3[6] .cin_used = "true";
defparam \count3[6] .lut_mask = "c30c";
defparam \count3[6] .operation_mode = "arithmetic";
defparam \count3[6] .output_mode = "reg_only";
defparam \count3[6] .register_cascade_mode = "off";
defparam \count3[6] .sum_lutc_input = "cin";
defparam \count3[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y7_N8
maxii_lcell \LessThan3~1 (
// Equation(s):
// \LessThan3~1_combout  = (((!count3[7]) # (!count3[6])) # (!count3[4])) # (!count3[5])

	.clk(gnd),
	.dataa(count3[5]),
	.datab(count3[4]),
	.datac(count3[6]),
	.datad(count3[7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan3~1 .lut_mask = "7fff";
defparam \LessThan3~1 .operation_mode = "normal";
defparam \LessThan3~1 .output_mode = "comb_only";
defparam \LessThan3~1 .register_cascade_mode = "off";
defparam \LessThan3~1 .sum_lutc_input = "datac";
defparam \LessThan3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N9
maxii_lcell \LessThan3~2 (
// Equation(s):
// \LessThan3~2_combout  = (!\LessThan3~0_combout  & (count3[2] & (count3[3] & !\LessThan3~1_combout )))

	.clk(gnd),
	.dataa(\LessThan3~0_combout ),
	.datab(count3[2]),
	.datac(count3[3]),
	.datad(\LessThan3~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan3~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan3~2 .lut_mask = "0040";
defparam \LessThan3~2 .operation_mode = "normal";
defparam \LessThan3~2 .output_mode = "comb_only";
defparam \LessThan3~2 .register_cascade_mode = "off";
defparam \LessThan3~2 .sum_lutc_input = "datac";
defparam \LessThan3~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N7
maxii_lcell \count3[7] (
// Equation(s):
// count3[7] = DFFEAS(count3[7] $ (((((!\count3[4]~11  & \count3[6]~15 ) # (\count3[4]~11  & \count3[6]~15COUT1_22 ))))), \u4|key_pulse [0], !\zero~1_combout , , , , , \LessThan3~2_combout , )

	.clk(\u4|key_pulse [0]),
	.dataa(count3[7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\zero~1_combout ),
	.aload(gnd),
	.sclr(\LessThan3~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\count3[4]~11 ),
	.cin0(\count3[6]~15 ),
	.cin1(\count3[6]~15COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count3[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count3[7] .cin0_used = "true";
defparam \count3[7] .cin1_used = "true";
defparam \count3[7] .cin_used = "true";
defparam \count3[7] .lut_mask = "5a5a";
defparam \count3[7] .operation_mode = "normal";
defparam \count3[7] .output_mode = "reg_only";
defparam \count3[7] .register_cascade_mode = "off";
defparam \count3[7] .sum_lutc_input = "cin";
defparam \count3[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N0
maxii_lcell \count4[0] (
// Equation(s):
// count4[0] = DFFEAS(((!count4[0])), \u5|key_pulse [0], !\zero~1_combout , , , , , \LessThan4~2_combout , )
// \count4[0]~1  = CARRY(((count4[0])))
// \count4[0]~1COUT1_17  = CARRY(((count4[0])))

	.clk(\u5|key_pulse [0]),
	.dataa(vcc),
	.datab(count4[0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\zero~1_combout ),
	.aload(gnd),
	.sclr(\LessThan4~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count4[0]),
	.cout(),
	.cout0(\count4[0]~1 ),
	.cout1(\count4[0]~1COUT1_17 ));
// synopsys translate_off
defparam \count4[0] .lut_mask = "33cc";
defparam \count4[0] .operation_mode = "arithmetic";
defparam \count4[0] .output_mode = "reg_only";
defparam \count4[0] .register_cascade_mode = "off";
defparam \count4[0] .sum_lutc_input = "datac";
defparam \count4[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N1
maxii_lcell \count4[1] (
// Equation(s):
// count4[1] = DFFEAS((count4[1] $ ((\count4[0]~1 ))), \u5|key_pulse [0], !\zero~1_combout , , , , , \LessThan4~2_combout , )
// \count4[1]~3  = CARRY(((!\count4[0]~1 ) # (!count4[1])))
// \count4[1]~3COUT1_18  = CARRY(((!\count4[0]~1COUT1_17 ) # (!count4[1])))

	.clk(\u5|key_pulse [0]),
	.dataa(vcc),
	.datab(count4[1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\zero~1_combout ),
	.aload(gnd),
	.sclr(\LessThan4~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\count4[0]~1 ),
	.cin1(\count4[0]~1COUT1_17 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count4[1]),
	.cout(),
	.cout0(\count4[1]~3 ),
	.cout1(\count4[1]~3COUT1_18 ));
// synopsys translate_off
defparam \count4[1] .cin0_used = "true";
defparam \count4[1] .cin1_used = "true";
defparam \count4[1] .lut_mask = "3c3f";
defparam \count4[1] .operation_mode = "arithmetic";
defparam \count4[1] .output_mode = "reg_only";
defparam \count4[1] .register_cascade_mode = "off";
defparam \count4[1] .sum_lutc_input = "cin";
defparam \count4[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N2
maxii_lcell \count4[2] (
// Equation(s):
// count4[2] = DFFEAS((count4[2] $ ((\count4[1]~3 ))), \u5|key_pulse [0], !\zero~1_combout , , , , , \LessThan4~2_combout , )
// \count4[2]~13  = CARRY(((count4[2]) # (!\count4[1]~3 )))
// \count4[2]~13COUT1_19  = CARRY(((count4[2]) # (!\count4[1]~3COUT1_18 )))

	.clk(\u5|key_pulse [0]),
	.dataa(vcc),
	.datab(count4[2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\zero~1_combout ),
	.aload(gnd),
	.sclr(\LessThan4~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\count4[1]~3 ),
	.cin1(\count4[1]~3COUT1_18 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count4[2]),
	.cout(),
	.cout0(\count4[2]~13 ),
	.cout1(\count4[2]~13COUT1_19 ));
// synopsys translate_off
defparam \count4[2] .cin0_used = "true";
defparam \count4[2] .cin1_used = "true";
defparam \count4[2] .lut_mask = "3ccf";
defparam \count4[2] .operation_mode = "arithmetic";
defparam \count4[2] .output_mode = "reg_only";
defparam \count4[2] .register_cascade_mode = "off";
defparam \count4[2] .sum_lutc_input = "cin";
defparam \count4[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N3
maxii_lcell \count4[3] (
// Equation(s):
// count4[3] = DFFEAS(count4[3] $ ((((\count4[2]~13 )))), \u5|key_pulse [0], !\zero~1_combout , , , , , \LessThan4~2_combout , )
// \count4[3]~15  = CARRY(((!\count4[2]~13 )) # (!count4[3]))
// \count4[3]~15COUT1_20  = CARRY(((!\count4[2]~13COUT1_19 )) # (!count4[3]))

	.clk(\u5|key_pulse [0]),
	.dataa(count4[3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\zero~1_combout ),
	.aload(gnd),
	.sclr(\LessThan4~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\count4[2]~13 ),
	.cin1(\count4[2]~13COUT1_19 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count4[3]),
	.cout(),
	.cout0(\count4[3]~15 ),
	.cout1(\count4[3]~15COUT1_20 ));
// synopsys translate_off
defparam \count4[3] .cin0_used = "true";
defparam \count4[3] .cin1_used = "true";
defparam \count4[3] .lut_mask = "5a5f";
defparam \count4[3] .operation_mode = "arithmetic";
defparam \count4[3] .output_mode = "reg_only";
defparam \count4[3] .register_cascade_mode = "off";
defparam \count4[3] .sum_lutc_input = "cin";
defparam \count4[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N9
maxii_lcell \LessThan4~0 (
// Equation(s):
// \LessThan4~0_combout  = (((!count4[1]) # (!count4[0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(count4[0]),
	.datad(count4[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan4~0 .lut_mask = "0fff";
defparam \LessThan4~0 .operation_mode = "normal";
defparam \LessThan4~0 .output_mode = "comb_only";
defparam \LessThan4~0 .register_cascade_mode = "off";
defparam \LessThan4~0 .sum_lutc_input = "datac";
defparam \LessThan4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N4
maxii_lcell \count4[4] (
// Equation(s):
// count4[4] = DFFEAS(count4[4] $ ((((!\count4[3]~15 )))), \u5|key_pulse [0], !\zero~1_combout , , , , , \LessThan4~2_combout , )
// \count4[4]~5  = CARRY((count4[4] & ((!\count4[3]~15COUT1_20 ))))

	.clk(\u5|key_pulse [0]),
	.dataa(count4[4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\zero~1_combout ),
	.aload(gnd),
	.sclr(\LessThan4~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\count4[3]~15 ),
	.cin1(\count4[3]~15COUT1_20 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count4[4]),
	.cout(\count4[4]~5 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count4[4] .cin0_used = "true";
defparam \count4[4] .cin1_used = "true";
defparam \count4[4] .lut_mask = "a50a";
defparam \count4[4] .operation_mode = "arithmetic";
defparam \count4[4] .output_mode = "reg_only";
defparam \count4[4] .register_cascade_mode = "off";
defparam \count4[4] .sum_lutc_input = "cin";
defparam \count4[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N5
maxii_lcell \count4[5] (
// Equation(s):
// count4[5] = DFFEAS(count4[5] $ ((((\count4[4]~5 )))), \u5|key_pulse [0], !\zero~1_combout , , , , , \LessThan4~2_combout , )
// \count4[5]~7  = CARRY(((!\count4[4]~5 )) # (!count4[5]))
// \count4[5]~7COUT1_21  = CARRY(((!\count4[4]~5 )) # (!count4[5]))

	.clk(\u5|key_pulse [0]),
	.dataa(count4[5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\zero~1_combout ),
	.aload(gnd),
	.sclr(\LessThan4~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\count4[4]~5 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count4[5]),
	.cout(),
	.cout0(\count4[5]~7 ),
	.cout1(\count4[5]~7COUT1_21 ));
// synopsys translate_off
defparam \count4[5] .cin_used = "true";
defparam \count4[5] .lut_mask = "5a5f";
defparam \count4[5] .operation_mode = "arithmetic";
defparam \count4[5] .output_mode = "reg_only";
defparam \count4[5] .register_cascade_mode = "off";
defparam \count4[5] .sum_lutc_input = "cin";
defparam \count4[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N6
maxii_lcell \count4[6] (
// Equation(s):
// count4[6] = DFFEAS((count4[6] $ ((!(!\count4[4]~5  & \count4[5]~7 ) # (\count4[4]~5  & \count4[5]~7COUT1_21 )))), \u5|key_pulse [0], !\zero~1_combout , , , , , \LessThan4~2_combout , )
// \count4[6]~9  = CARRY(((count4[6] & !\count4[5]~7 )))
// \count4[6]~9COUT1_22  = CARRY(((count4[6] & !\count4[5]~7COUT1_21 )))

	.clk(\u5|key_pulse [0]),
	.dataa(vcc),
	.datab(count4[6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\zero~1_combout ),
	.aload(gnd),
	.sclr(\LessThan4~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\count4[4]~5 ),
	.cin0(\count4[5]~7 ),
	.cin1(\count4[5]~7COUT1_21 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count4[6]),
	.cout(),
	.cout0(\count4[6]~9 ),
	.cout1(\count4[6]~9COUT1_22 ));
// synopsys translate_off
defparam \count4[6] .cin0_used = "true";
defparam \count4[6] .cin1_used = "true";
defparam \count4[6] .cin_used = "true";
defparam \count4[6] .lut_mask = "c30c";
defparam \count4[6] .operation_mode = "arithmetic";
defparam \count4[6] .output_mode = "reg_only";
defparam \count4[6] .register_cascade_mode = "off";
defparam \count4[6] .sum_lutc_input = "cin";
defparam \count4[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y7_N0
maxii_lcell \LessThan4~1 (
// Equation(s):
// \LessThan4~1_combout  = (((!count4[4]) # (!count4[6])) # (!count4[7])) # (!count4[5])

	.clk(gnd),
	.dataa(count4[5]),
	.datab(count4[7]),
	.datac(count4[6]),
	.datad(count4[4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan4~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan4~1 .lut_mask = "7fff";
defparam \LessThan4~1 .operation_mode = "normal";
defparam \LessThan4~1 .output_mode = "comb_only";
defparam \LessThan4~1 .register_cascade_mode = "off";
defparam \LessThan4~1 .sum_lutc_input = "datac";
defparam \LessThan4~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N8
maxii_lcell \LessThan4~2 (
// Equation(s):
// \LessThan4~2_combout  = (count4[3] & (!\LessThan4~0_combout  & (!\LessThan4~1_combout  & count4[2])))

	.clk(gnd),
	.dataa(count4[3]),
	.datab(\LessThan4~0_combout ),
	.datac(\LessThan4~1_combout ),
	.datad(count4[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan4~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan4~2 .lut_mask = "0200";
defparam \LessThan4~2 .operation_mode = "normal";
defparam \LessThan4~2 .output_mode = "comb_only";
defparam \LessThan4~2 .register_cascade_mode = "off";
defparam \LessThan4~2 .sum_lutc_input = "datac";
defparam \LessThan4~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N7
maxii_lcell \count4[7] (
// Equation(s):
// count4[7] = DFFEAS((count4[7] $ (((!\count4[4]~5  & \count4[6]~9 ) # (\count4[4]~5  & \count4[6]~9COUT1_22 )))), \u5|key_pulse [0], !\zero~1_combout , , , , , \LessThan4~2_combout , )

	.clk(\u5|key_pulse [0]),
	.dataa(vcc),
	.datab(count4[7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\zero~1_combout ),
	.aload(gnd),
	.sclr(\LessThan4~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\count4[4]~5 ),
	.cin0(\count4[6]~9 ),
	.cin1(\count4[6]~9COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count4[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count4[7] .cin0_used = "true";
defparam \count4[7] .cin1_used = "true";
defparam \count4[7] .cin_used = "true";
defparam \count4[7] .lut_mask = "3c3c";
defparam \count4[7] .operation_mode = "normal";
defparam \count4[7] .output_mode = "reg_only";
defparam \count4[7] .register_cascade_mode = "off";
defparam \count4[7] .sum_lutc_input = "cin";
defparam \count4[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N1
maxii_lcell \count5[1] (
// Equation(s):
// count5[1] = DFFEAS(((!count5[1])), \u6|key_pulse [0], !\zero~1_combout , , , , , , )
// \count5[1]~1  = CARRY(((count5[1])))
// \count5[1]~1COUT1_15  = CARRY(((count5[1])))

	.clk(\u6|key_pulse [0]),
	.dataa(vcc),
	.datab(count5[1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\zero~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count5[1]),
	.cout(),
	.cout0(\count5[1]~1 ),
	.cout1(\count5[1]~1COUT1_15 ));
// synopsys translate_off
defparam \count5[1] .lut_mask = "33cc";
defparam \count5[1] .operation_mode = "arithmetic";
defparam \count5[1] .output_mode = "reg_only";
defparam \count5[1] .register_cascade_mode = "off";
defparam \count5[1] .sum_lutc_input = "datac";
defparam \count5[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N2
maxii_lcell \count5[2] (
// Equation(s):
// count5[2] = DFFEAS((count5[2] $ ((\count5[1]~1 ))), \u6|key_pulse [0], !\zero~1_combout , , , , , , )
// \count5[2]~5  = CARRY(((!\count5[1]~1 ) # (!count5[2])))
// \count5[2]~5COUT1_16  = CARRY(((!\count5[1]~1COUT1_15 ) # (!count5[2])))

	.clk(\u6|key_pulse [0]),
	.dataa(vcc),
	.datab(count5[2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\zero~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\count5[1]~1 ),
	.cin1(\count5[1]~1COUT1_15 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count5[2]),
	.cout(),
	.cout0(\count5[2]~5 ),
	.cout1(\count5[2]~5COUT1_16 ));
// synopsys translate_off
defparam \count5[2] .cin0_used = "true";
defparam \count5[2] .cin1_used = "true";
defparam \count5[2] .lut_mask = "3c3f";
defparam \count5[2] .operation_mode = "arithmetic";
defparam \count5[2] .output_mode = "reg_only";
defparam \count5[2] .register_cascade_mode = "off";
defparam \count5[2] .sum_lutc_input = "cin";
defparam \count5[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N3
maxii_lcell \count5[3] (
// Equation(s):
// count5[3] = DFFEAS(count5[3] $ ((((\count5[2]~5 )))), \u6|key_pulse [0], !\zero~1_combout , , , , , , )
// \count5[3]~3  = CARRY((count5[3]) # ((!\count5[2]~5 )))
// \count5[3]~3COUT1_17  = CARRY((count5[3]) # ((!\count5[2]~5COUT1_16 )))

	.clk(\u6|key_pulse [0]),
	.dataa(count5[3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\zero~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\count5[2]~5 ),
	.cin1(\count5[2]~5COUT1_16 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count5[3]),
	.cout(),
	.cout0(\count5[3]~3 ),
	.cout1(\count5[3]~3COUT1_17 ));
// synopsys translate_off
defparam \count5[3] .cin0_used = "true";
defparam \count5[3] .cin1_used = "true";
defparam \count5[3] .lut_mask = "5aaf";
defparam \count5[3] .operation_mode = "arithmetic";
defparam \count5[3] .output_mode = "reg_only";
defparam \count5[3] .register_cascade_mode = "off";
defparam \count5[3] .sum_lutc_input = "cin";
defparam \count5[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N4
maxii_lcell \count5[4] (
// Equation(s):
// count5[4] = DFFEAS(count5[4] $ ((((\count5[3]~3 )))), \u6|key_pulse [0], !\zero~1_combout , , , , , , )
// \count5[4]~9  = CARRY(((!\count5[3]~3COUT1_17 )) # (!count5[4]))

	.clk(\u6|key_pulse [0]),
	.dataa(count5[4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\zero~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\count5[3]~3 ),
	.cin1(\count5[3]~3COUT1_17 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count5[4]),
	.cout(\count5[4]~9 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count5[4] .cin0_used = "true";
defparam \count5[4] .cin1_used = "true";
defparam \count5[4] .lut_mask = "5a5f";
defparam \count5[4] .operation_mode = "arithmetic";
defparam \count5[4] .output_mode = "reg_only";
defparam \count5[4] .register_cascade_mode = "off";
defparam \count5[4] .sum_lutc_input = "cin";
defparam \count5[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N5
maxii_lcell \count5[5] (
// Equation(s):
// count5[5] = DFFEAS(count5[5] $ ((((!\count5[4]~9 )))), \u6|key_pulse [0], !\zero~1_combout , , , , , , )
// \count5[5]~7  = CARRY((count5[5] & ((!\count5[4]~9 ))))
// \count5[5]~7COUT1_18  = CARRY((count5[5] & ((!\count5[4]~9 ))))

	.clk(\u6|key_pulse [0]),
	.dataa(count5[5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\zero~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\count5[4]~9 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count5[5]),
	.cout(),
	.cout0(\count5[5]~7 ),
	.cout1(\count5[5]~7COUT1_18 ));
// synopsys translate_off
defparam \count5[5] .cin_used = "true";
defparam \count5[5] .lut_mask = "a50a";
defparam \count5[5] .operation_mode = "arithmetic";
defparam \count5[5] .output_mode = "reg_only";
defparam \count5[5] .register_cascade_mode = "off";
defparam \count5[5] .sum_lutc_input = "cin";
defparam \count5[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N6
maxii_lcell \count5[6] (
// Equation(s):
// count5[6] = DFFEAS(count5[6] $ (((((!\count5[4]~9  & \count5[5]~7 ) # (\count5[4]~9  & \count5[5]~7COUT1_18 ))))), \u6|key_pulse [0], !\zero~1_combout , , , , , , )
// \count5[6]~13  = CARRY(((!\count5[5]~7 )) # (!count5[6]))
// \count5[6]~13COUT1_19  = CARRY(((!\count5[5]~7COUT1_18 )) # (!count5[6]))

	.clk(\u6|key_pulse [0]),
	.dataa(count5[6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\zero~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\count5[4]~9 ),
	.cin0(\count5[5]~7 ),
	.cin1(\count5[5]~7COUT1_18 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count5[6]),
	.cout(),
	.cout0(\count5[6]~13 ),
	.cout1(\count5[6]~13COUT1_19 ));
// synopsys translate_off
defparam \count5[6] .cin0_used = "true";
defparam \count5[6] .cin1_used = "true";
defparam \count5[6] .cin_used = "true";
defparam \count5[6] .lut_mask = "5a5f";
defparam \count5[6] .operation_mode = "arithmetic";
defparam \count5[6] .output_mode = "reg_only";
defparam \count5[6] .register_cascade_mode = "off";
defparam \count5[6] .sum_lutc_input = "cin";
defparam \count5[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N7
maxii_lcell \count5[7] (
// Equation(s):
// count5[7] = DFFEAS((count5[7] $ ((!(!\count5[4]~9  & \count5[6]~13 ) # (\count5[4]~9  & \count5[6]~13COUT1_19 )))), \u6|key_pulse [0], !\zero~1_combout , , , , , , )

	.clk(\u6|key_pulse [0]),
	.dataa(vcc),
	.datab(count5[7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\zero~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\count5[4]~9 ),
	.cin0(\count5[6]~13 ),
	.cin1(\count5[6]~13COUT1_19 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count5[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count5[7] .cin0_used = "true";
defparam \count5[7] .cin1_used = "true";
defparam \count5[7] .cin_used = "true";
defparam \count5[7] .lut_mask = "c3c3";
defparam \count5[7] .operation_mode = "normal";
defparam \count5[7] .output_mode = "reg_only";
defparam \count5[7] .register_cascade_mode = "off";
defparam \count5[7] .sum_lutc_input = "cin";
defparam \count5[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N1
maxii_lcell \Add7~0 (
// Equation(s):
// \Add7~0_combout  = count4[1] $ ((count5[1]))
// \Add7~2  = CARRY((count4[1] & (count5[1])))
// \Add7~2COUT1_36  = CARRY((count4[1] & (count5[1])))

	.clk(gnd),
	.dataa(count4[1]),
	.datab(count5[1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add7~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Add7~2 ),
	.cout1(\Add7~2COUT1_36 ));
// synopsys translate_off
defparam \Add7~0 .lut_mask = "6688";
defparam \Add7~0 .operation_mode = "arithmetic";
defparam \Add7~0 .output_mode = "comb_only";
defparam \Add7~0 .register_cascade_mode = "off";
defparam \Add7~0 .sum_lutc_input = "datac";
defparam \Add7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N2
maxii_lcell \Add7~10 (
// Equation(s):
// \Add7~10_combout  = count5[2] $ (count4[2] $ ((\Add7~2 )))
// \Add7~12  = CARRY((count5[2] & (!count4[2] & !\Add7~2 )) # (!count5[2] & ((!\Add7~2 ) # (!count4[2]))))
// \Add7~12COUT1_37  = CARRY((count5[2] & (!count4[2] & !\Add7~2COUT1_36 )) # (!count5[2] & ((!\Add7~2COUT1_36 ) # (!count4[2]))))

	.clk(gnd),
	.dataa(count5[2]),
	.datab(count4[2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add7~2 ),
	.cin1(\Add7~2COUT1_36 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add7~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Add7~12 ),
	.cout1(\Add7~12COUT1_37 ));
// synopsys translate_off
defparam \Add7~10 .cin0_used = "true";
defparam \Add7~10 .cin1_used = "true";
defparam \Add7~10 .lut_mask = "9617";
defparam \Add7~10 .operation_mode = "arithmetic";
defparam \Add7~10 .output_mode = "comb_only";
defparam \Add7~10 .register_cascade_mode = "off";
defparam \Add7~10 .sum_lutc_input = "cin";
defparam \Add7~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N3
maxii_lcell \Add7~5 (
// Equation(s):
// \Add7~5_combout  = count5[3] $ (count4[3] $ ((!\Add7~12 )))
// \Add7~7  = CARRY((count5[3] & ((count4[3]) # (!\Add7~12 ))) # (!count5[3] & (count4[3] & !\Add7~12 )))
// \Add7~7COUT1_38  = CARRY((count5[3] & ((count4[3]) # (!\Add7~12COUT1_37 ))) # (!count5[3] & (count4[3] & !\Add7~12COUT1_37 )))

	.clk(gnd),
	.dataa(count5[3]),
	.datab(count4[3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add7~12 ),
	.cin1(\Add7~12COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add7~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Add7~7 ),
	.cout1(\Add7~7COUT1_38 ));
// synopsys translate_off
defparam \Add7~5 .cin0_used = "true";
defparam \Add7~5 .cin1_used = "true";
defparam \Add7~5 .lut_mask = "698e";
defparam \Add7~5 .operation_mode = "arithmetic";
defparam \Add7~5 .output_mode = "comb_only";
defparam \Add7~5 .register_cascade_mode = "off";
defparam \Add7~5 .sum_lutc_input = "cin";
defparam \Add7~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N4
maxii_lcell \Add7~20 (
// Equation(s):
// \Add7~20_combout  = count4[4] $ (count5[4] $ ((\Add7~7 )))
// \Add7~22  = CARRY((count4[4] & (!count5[4] & !\Add7~7COUT1_38 )) # (!count4[4] & ((!\Add7~7COUT1_38 ) # (!count5[4]))))

	.clk(gnd),
	.dataa(count4[4]),
	.datab(count5[4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add7~7 ),
	.cin1(\Add7~7COUT1_38 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add7~20_combout ),
	.regout(),
	.cout(\Add7~22 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add7~20 .cin0_used = "true";
defparam \Add7~20 .cin1_used = "true";
defparam \Add7~20 .lut_mask = "9617";
defparam \Add7~20 .operation_mode = "arithmetic";
defparam \Add7~20 .output_mode = "comb_only";
defparam \Add7~20 .register_cascade_mode = "off";
defparam \Add7~20 .sum_lutc_input = "cin";
defparam \Add7~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N5
maxii_lcell \Add7~15 (
// Equation(s):
// \Add7~15_combout  = count4[5] $ (count5[5] $ ((!\Add7~22 )))
// \Add7~17  = CARRY((count4[5] & ((count5[5]) # (!\Add7~22 ))) # (!count4[5] & (count5[5] & !\Add7~22 )))
// \Add7~17COUT1_39  = CARRY((count4[5] & ((count5[5]) # (!\Add7~22 ))) # (!count4[5] & (count5[5] & !\Add7~22 )))

	.clk(gnd),
	.dataa(count4[5]),
	.datab(count5[5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add7~22 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add7~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Add7~17 ),
	.cout1(\Add7~17COUT1_39 ));
// synopsys translate_off
defparam \Add7~15 .cin_used = "true";
defparam \Add7~15 .lut_mask = "698e";
defparam \Add7~15 .operation_mode = "arithmetic";
defparam \Add7~15 .output_mode = "comb_only";
defparam \Add7~15 .register_cascade_mode = "off";
defparam \Add7~15 .sum_lutc_input = "cin";
defparam \Add7~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N6
maxii_lcell \Add7~30 (
// Equation(s):
// \Add7~30_combout  = count5[6] $ (count4[6] $ (((!\Add7~22  & \Add7~17 ) # (\Add7~22  & \Add7~17COUT1_39 ))))
// \Add7~32  = CARRY((count5[6] & (!count4[6] & !\Add7~17 )) # (!count5[6] & ((!\Add7~17 ) # (!count4[6]))))
// \Add7~32COUT1_40  = CARRY((count5[6] & (!count4[6] & !\Add7~17COUT1_39 )) # (!count5[6] & ((!\Add7~17COUT1_39 ) # (!count4[6]))))

	.clk(gnd),
	.dataa(count5[6]),
	.datab(count4[6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add7~22 ),
	.cin0(\Add7~17 ),
	.cin1(\Add7~17COUT1_39 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add7~30_combout ),
	.regout(),
	.cout(),
	.cout0(\Add7~32 ),
	.cout1(\Add7~32COUT1_40 ));
// synopsys translate_off
defparam \Add7~30 .cin0_used = "true";
defparam \Add7~30 .cin1_used = "true";
defparam \Add7~30 .cin_used = "true";
defparam \Add7~30 .lut_mask = "9617";
defparam \Add7~30 .operation_mode = "arithmetic";
defparam \Add7~30 .output_mode = "comb_only";
defparam \Add7~30 .register_cascade_mode = "off";
defparam \Add7~30 .sum_lutc_input = "cin";
defparam \Add7~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N7
maxii_lcell \Add7~25 (
// Equation(s):
// \Add7~25_combout  = (count4[7] $ ((!\Add7~22  & \Add7~32 ) # (\Add7~22  & \Add7~32COUT1_40 ) $ (!count5[7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(count4[7]),
	.datac(vcc),
	.datad(count5[7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add7~22 ),
	.cin0(\Add7~32 ),
	.cin1(\Add7~32COUT1_40 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add7~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add7~25 .cin0_used = "true";
defparam \Add7~25 .cin1_used = "true";
defparam \Add7~25 .cin_used = "true";
defparam \Add7~25 .lut_mask = "3cc3";
defparam \Add7~25 .operation_mode = "normal";
defparam \Add7~25 .output_mode = "comb_only";
defparam \Add7~25 .register_cascade_mode = "off";
defparam \Add7~25 .sum_lutc_input = "cin";
defparam \Add7~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N0
maxii_lcell \Add8~5 (
// Equation(s):
// \Add8~5_combout  = count3[0] $ ((count4[0]))
// \Add8~7  = CARRY((count3[0] & (count4[0])))
// \Add8~7COUT1_41  = CARRY((count3[0] & (count4[0])))

	.clk(gnd),
	.dataa(count3[0]),
	.datab(count4[0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add8~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Add8~7 ),
	.cout1(\Add8~7COUT1_41 ));
// synopsys translate_off
defparam \Add8~5 .lut_mask = "6688";
defparam \Add8~5 .operation_mode = "arithmetic";
defparam \Add8~5 .output_mode = "comb_only";
defparam \Add8~5 .register_cascade_mode = "off";
defparam \Add8~5 .sum_lutc_input = "datac";
defparam \Add8~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N1
maxii_lcell \Add8~0 (
// Equation(s):
// \Add8~0_combout  = count3[1] $ (\Add7~0_combout  $ ((\Add8~7 )))
// \Add8~2  = CARRY((count3[1] & (!\Add7~0_combout  & !\Add8~7 )) # (!count3[1] & ((!\Add8~7 ) # (!\Add7~0_combout ))))
// \Add8~2COUT1_42  = CARRY((count3[1] & (!\Add7~0_combout  & !\Add8~7COUT1_41 )) # (!count3[1] & ((!\Add8~7COUT1_41 ) # (!\Add7~0_combout ))))

	.clk(gnd),
	.dataa(count3[1]),
	.datab(\Add7~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add8~7 ),
	.cin1(\Add8~7COUT1_41 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add8~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Add8~2 ),
	.cout1(\Add8~2COUT1_42 ));
// synopsys translate_off
defparam \Add8~0 .cin0_used = "true";
defparam \Add8~0 .cin1_used = "true";
defparam \Add8~0 .lut_mask = "9617";
defparam \Add8~0 .operation_mode = "arithmetic";
defparam \Add8~0 .output_mode = "comb_only";
defparam \Add8~0 .register_cascade_mode = "off";
defparam \Add8~0 .sum_lutc_input = "cin";
defparam \Add8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N2
maxii_lcell \Add8~15 (
// Equation(s):
// \Add8~15_combout  = count3[2] $ (\Add7~10_combout  $ ((!\Add8~2 )))
// \Add8~17  = CARRY((count3[2] & ((\Add7~10_combout ) # (!\Add8~2 ))) # (!count3[2] & (\Add7~10_combout  & !\Add8~2 )))
// \Add8~17COUT1_43  = CARRY((count3[2] & ((\Add7~10_combout ) # (!\Add8~2COUT1_42 ))) # (!count3[2] & (\Add7~10_combout  & !\Add8~2COUT1_42 )))

	.clk(gnd),
	.dataa(count3[2]),
	.datab(\Add7~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add8~2 ),
	.cin1(\Add8~2COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add8~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Add8~17 ),
	.cout1(\Add8~17COUT1_43 ));
// synopsys translate_off
defparam \Add8~15 .cin0_used = "true";
defparam \Add8~15 .cin1_used = "true";
defparam \Add8~15 .lut_mask = "698e";
defparam \Add8~15 .operation_mode = "arithmetic";
defparam \Add8~15 .output_mode = "comb_only";
defparam \Add8~15 .register_cascade_mode = "off";
defparam \Add8~15 .sum_lutc_input = "cin";
defparam \Add8~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N3
maxii_lcell \Add8~10 (
// Equation(s):
// \Add8~10_combout  = count3[3] $ (\Add7~5_combout  $ ((\Add8~17 )))
// \Add8~12  = CARRY((count3[3] & (!\Add7~5_combout  & !\Add8~17 )) # (!count3[3] & ((!\Add8~17 ) # (!\Add7~5_combout ))))
// \Add8~12COUT1_44  = CARRY((count3[3] & (!\Add7~5_combout  & !\Add8~17COUT1_43 )) # (!count3[3] & ((!\Add8~17COUT1_43 ) # (!\Add7~5_combout ))))

	.clk(gnd),
	.dataa(count3[3]),
	.datab(\Add7~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add8~17 ),
	.cin1(\Add8~17COUT1_43 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add8~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Add8~12 ),
	.cout1(\Add8~12COUT1_44 ));
// synopsys translate_off
defparam \Add8~10 .cin0_used = "true";
defparam \Add8~10 .cin1_used = "true";
defparam \Add8~10 .lut_mask = "9617";
defparam \Add8~10 .operation_mode = "arithmetic";
defparam \Add8~10 .output_mode = "comb_only";
defparam \Add8~10 .register_cascade_mode = "off";
defparam \Add8~10 .sum_lutc_input = "cin";
defparam \Add8~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N4
maxii_lcell \Add8~25 (
// Equation(s):
// \Add8~25_combout  = count3[4] $ (\Add7~20_combout  $ ((!\Add8~12 )))
// \Add8~27  = CARRY((count3[4] & ((\Add7~20_combout ) # (!\Add8~12COUT1_44 ))) # (!count3[4] & (\Add7~20_combout  & !\Add8~12COUT1_44 )))

	.clk(gnd),
	.dataa(count3[4]),
	.datab(\Add7~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add8~12 ),
	.cin1(\Add8~12COUT1_44 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add8~25_combout ),
	.regout(),
	.cout(\Add8~27 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add8~25 .cin0_used = "true";
defparam \Add8~25 .cin1_used = "true";
defparam \Add8~25 .lut_mask = "698e";
defparam \Add8~25 .operation_mode = "arithmetic";
defparam \Add8~25 .output_mode = "comb_only";
defparam \Add8~25 .register_cascade_mode = "off";
defparam \Add8~25 .sum_lutc_input = "cin";
defparam \Add8~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N5
maxii_lcell \Add8~20 (
// Equation(s):
// \Add8~20_combout  = \Add7~15_combout  $ (count3[5] $ ((\Add8~27 )))
// \Add8~22  = CARRY((\Add7~15_combout  & (!count3[5] & !\Add8~27 )) # (!\Add7~15_combout  & ((!\Add8~27 ) # (!count3[5]))))
// \Add8~22COUT1_45  = CARRY((\Add7~15_combout  & (!count3[5] & !\Add8~27 )) # (!\Add7~15_combout  & ((!\Add8~27 ) # (!count3[5]))))

	.clk(gnd),
	.dataa(\Add7~15_combout ),
	.datab(count3[5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add8~27 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add8~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Add8~22 ),
	.cout1(\Add8~22COUT1_45 ));
// synopsys translate_off
defparam \Add8~20 .cin_used = "true";
defparam \Add8~20 .lut_mask = "9617";
defparam \Add8~20 .operation_mode = "arithmetic";
defparam \Add8~20 .output_mode = "comb_only";
defparam \Add8~20 .register_cascade_mode = "off";
defparam \Add8~20 .sum_lutc_input = "cin";
defparam \Add8~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N6
maxii_lcell \Add8~35 (
// Equation(s):
// \Add8~35_combout  = count3[6] $ (\Add7~30_combout  $ ((!(!\Add8~27  & \Add8~22 ) # (\Add8~27  & \Add8~22COUT1_45 ))))
// \Add8~37  = CARRY((count3[6] & ((\Add7~30_combout ) # (!\Add8~22 ))) # (!count3[6] & (\Add7~30_combout  & !\Add8~22 )))
// \Add8~37COUT1_46  = CARRY((count3[6] & ((\Add7~30_combout ) # (!\Add8~22COUT1_45 ))) # (!count3[6] & (\Add7~30_combout  & !\Add8~22COUT1_45 )))

	.clk(gnd),
	.dataa(count3[6]),
	.datab(\Add7~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add8~27 ),
	.cin0(\Add8~22 ),
	.cin1(\Add8~22COUT1_45 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add8~35_combout ),
	.regout(),
	.cout(),
	.cout0(\Add8~37 ),
	.cout1(\Add8~37COUT1_46 ));
// synopsys translate_off
defparam \Add8~35 .cin0_used = "true";
defparam \Add8~35 .cin1_used = "true";
defparam \Add8~35 .cin_used = "true";
defparam \Add8~35 .lut_mask = "698e";
defparam \Add8~35 .operation_mode = "arithmetic";
defparam \Add8~35 .output_mode = "comb_only";
defparam \Add8~35 .register_cascade_mode = "off";
defparam \Add8~35 .sum_lutc_input = "cin";
defparam \Add8~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N7
maxii_lcell \Add8~30 (
// Equation(s):
// \Add8~30_combout  = count3[7] $ ((((!\Add8~27  & \Add8~37 ) # (\Add8~27  & \Add8~37COUT1_46 ) $ (\Add7~25_combout ))))

	.clk(gnd),
	.dataa(count3[7]),
	.datab(vcc),
	.datac(vcc),
	.datad(\Add7~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add8~27 ),
	.cin0(\Add8~37 ),
	.cin1(\Add8~37COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add8~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add8~30 .cin0_used = "true";
defparam \Add8~30 .cin1_used = "true";
defparam \Add8~30 .cin_used = "true";
defparam \Add8~30 .lut_mask = "a55a";
defparam \Add8~30 .operation_mode = "normal";
defparam \Add8~30 .output_mode = "comb_only";
defparam \Add8~30 .register_cascade_mode = "off";
defparam \Add8~30 .sum_lutc_input = "cin";
defparam \Add8~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N4
maxii_lcell \Add9~3 (
// Equation(s):
// \Add9~3_combout  = (count0[3] & ((count0[2]) # ((\Mult0|auto_generated|cs2a [0] & count0[1])))) # (!count0[3] & (count0[2] & ((count0[1]))))

	.clk(gnd),
	.dataa(count0[3]),
	.datab(count0[2]),
	.datac(\Mult0|auto_generated|cs2a [0]),
	.datad(count0[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add9~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add9~3 .lut_mask = "ec88";
defparam \Add9~3 .operation_mode = "normal";
defparam \Add9~3 .output_mode = "comb_only";
defparam \Add9~3 .register_cascade_mode = "off";
defparam \Add9~3 .sum_lutc_input = "datac";
defparam \Add9~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y9_N7
maxii_lcell \LessThan7~0 (
// Equation(s):
// \LessThan7~0_combout  = ((!\Add12~0_combout  & ((!\Add12~10_combout ) # (!\Add12~5_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add12~0_combout ),
	.datac(\Add12~5_combout ),
	.datad(\Add12~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan7~0 .lut_mask = "0333";
defparam \LessThan7~0 .operation_mode = "normal";
defparam \LessThan7~0 .output_mode = "comb_only";
defparam \LessThan7~0 .register_cascade_mode = "off";
defparam \LessThan7~0 .sum_lutc_input = "datac";
defparam \LessThan7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N5
maxii_lcell \LessThan7~2 (
// Equation(s):
// \LessThan7~2_combout  = ((\Add12~30_combout ) # ((\Add12~20_combout ) # (\Add12~15_combout ))) # (!\LessThan7~0_combout )

	.clk(gnd),
	.dataa(\LessThan7~0_combout ),
	.datab(\Add12~30_combout ),
	.datac(\Add12~20_combout ),
	.datad(\Add12~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan7~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan7~2 .lut_mask = "fffd";
defparam \LessThan7~2 .operation_mode = "normal";
defparam \LessThan7~2 .output_mode = "comb_only";
defparam \LessThan7~2 .register_cascade_mode = "off";
defparam \LessThan7~2 .sum_lutc_input = "datac";
defparam \LessThan7~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N0
maxii_lcell \LessThan7~3 (
// Equation(s):
// \LessThan7~3_combout  = ((\Add12~25_combout ) # ((\LessThan7~2_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add12~25_combout ),
	.datac(vcc),
	.datad(\LessThan7~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan7~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan7~3 .lut_mask = "ffcc";
defparam \LessThan7~3 .operation_mode = "normal";
defparam \LessThan7~3 .output_mode = "comb_only";
defparam \LessThan7~3 .register_cascade_mode = "off";
defparam \LessThan7~3 .sum_lutc_input = "datac";
defparam \LessThan7~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y9_N9
maxii_lcell \LessThan9~0 (
// Equation(s):
// \LessThan9~0_combout  = (\Add12~0_combout  & ((\Add12~5_combout ) # ((count1[0] & \Add12~10_combout ))))

	.clk(gnd),
	.dataa(\Add12~5_combout ),
	.datab(count1[0]),
	.datac(\Add12~0_combout ),
	.datad(\Add12~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan9~0 .lut_mask = "e0a0";
defparam \LessThan9~0 .operation_mode = "normal";
defparam \LessThan9~0 .output_mode = "comb_only";
defparam \LessThan9~0 .register_cascade_mode = "off";
defparam \LessThan9~0 .sum_lutc_input = "datac";
defparam \LessThan9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y9_N1
maxii_lcell \fee~15 (
// Equation(s):
// \fee~15_combout  = ((!\Add12~20_combout  & (!\Add12~15_combout  & \LessThan9~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add12~20_combout ),
	.datac(\Add12~15_combout ),
	.datad(\LessThan9~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fee~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fee~15 .lut_mask = "0300";
defparam \fee~15 .operation_mode = "normal";
defparam \fee~15 .output_mode = "comb_only";
defparam \fee~15 .register_cascade_mode = "off";
defparam \fee~15 .sum_lutc_input = "datac";
defparam \fee~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y9_N6
maxii_lcell \always10~0 (
// Equation(s):
// \always10~0_combout  = (\Add12~15_combout ) # ((\Add12~20_combout ) # ((\LessThan7~0_combout ) # (\LessThan9~0_combout )))

	.clk(gnd),
	.dataa(\Add12~15_combout ),
	.datab(\Add12~20_combout ),
	.datac(\LessThan7~0_combout ),
	.datad(\LessThan9~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\always10~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \always10~0 .lut_mask = "fffe";
defparam \always10~0 .operation_mode = "normal";
defparam \always10~0 .output_mode = "comb_only";
defparam \always10~0 .register_cascade_mode = "off";
defparam \always10~0 .sum_lutc_input = "datac";
defparam \always10~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N6
maxii_lcell \fee~36 (
// Equation(s):
// \fee~36_combout  = (!\Add12~30_combout  & (!\Add12~25_combout  & ((\fee~15_combout ) # (!\always10~0_combout ))))

	.clk(gnd),
	.dataa(\Add12~30_combout ),
	.datab(\fee~15_combout ),
	.datac(\Add12~25_combout ),
	.datad(\always10~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fee~36_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fee~36 .lut_mask = "0405";
defparam \fee~36 .operation_mode = "normal";
defparam \fee~36 .output_mode = "comb_only";
defparam \fee~36 .register_cascade_mode = "off";
defparam \fee~36 .sum_lutc_input = "datac";
defparam \fee~36 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N3
maxii_lcell \Add9~2 (
// Equation(s):
// \Add9~2_combout  = count0[3] $ (((count0[1] & (\Mult0|auto_generated|cs2a [0] & !count0[2])) # (!count0[1] & ((count0[2])))))

	.clk(gnd),
	.dataa(count0[3]),
	.datab(count0[1]),
	.datac(\Mult0|auto_generated|cs2a [0]),
	.datad(count0[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add9~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add9~2 .lut_mask = "996a";
defparam \Add9~2 .operation_mode = "normal";
defparam \Add9~2 .output_mode = "comb_only";
defparam \Add9~2 .register_cascade_mode = "off";
defparam \Add9~2 .sum_lutc_input = "datac";
defparam \Add9~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y9_N3
maxii_lcell \fee~13 (
// Equation(s):
// \fee~13_combout  = (\Add12~15_combout ) # (((\Add12~0_combout ) # (\fee~4_combout )) # (!\Add12~20_combout ))

	.clk(gnd),
	.dataa(\Add12~15_combout ),
	.datab(\Add12~20_combout ),
	.datac(\Add12~0_combout ),
	.datad(\fee~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fee~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fee~13 .lut_mask = "fffb";
defparam \fee~13 .operation_mode = "normal";
defparam \fee~13 .output_mode = "comb_only";
defparam \fee~13 .register_cascade_mode = "off";
defparam \fee~13 .sum_lutc_input = "datac";
defparam \fee~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N7
maxii_lcell \fee~19 (
// Equation(s):
// \fee~19_combout  = ((\always10~0_combout  & ((\fee~13_combout ) # (\fee~15_combout )))) # (!\fee~6_combout )

	.clk(gnd),
	.dataa(\fee~13_combout ),
	.datab(\always10~0_combout ),
	.datac(\fee~15_combout ),
	.datad(\fee~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fee~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fee~19 .lut_mask = "c8ff";
defparam \fee~19 .operation_mode = "normal";
defparam \fee~19 .output_mode = "comb_only";
defparam \fee~19 .register_cascade_mode = "off";
defparam \fee~19 .sum_lutc_input = "datac";
defparam \fee~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N0
maxii_lcell \Add10~1 (
// Equation(s):
// \Add10~1_combout  = (count0[1] & ((count0[3]) # ((count0[2] & \Mult0|auto_generated|cs2a [0])))) # (!count0[1] & (count0[2] & (\Mult0|auto_generated|cs2a [0] & count0[3])))

	.clk(gnd),
	.dataa(count0[1]),
	.datab(count0[2]),
	.datac(\Mult0|auto_generated|cs2a [0]),
	.datad(count0[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add10~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add10~1 .lut_mask = "ea80";
defparam \Add10~1 .operation_mode = "normal";
defparam \Add10~1 .output_mode = "comb_only";
defparam \Add10~1 .register_cascade_mode = "off";
defparam \Add10~1 .sum_lutc_input = "datac";
defparam \Add10~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N2
maxii_lcell \fee~25 (
// Equation(s):
// \fee~25_combout  = (\fee~36_combout  & (count0[2] $ (((\fee~19_combout  & \Add10~1_combout ))))) # (!\fee~36_combout  & (\fee~19_combout ))

	.clk(gnd),
	.dataa(\fee~19_combout ),
	.datab(count0[2]),
	.datac(\fee~36_combout ),
	.datad(\Add10~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fee~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fee~25 .lut_mask = "6aca";
defparam \fee~25 .operation_mode = "normal";
defparam \fee~25 .output_mode = "comb_only";
defparam \fee~25 .register_cascade_mode = "off";
defparam \fee~25 .sum_lutc_input = "datac";
defparam \fee~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N2
maxii_lcell \fee~26 (
// Equation(s):
// \fee~26_combout  = (\fee~36_combout  & (((\fee~25_combout )))) # (!\fee~36_combout  & ((\fee~25_combout  & ((\Mult0|auto_generated|op_3~20_combout ))) # (!\fee~25_combout  & (\Add9~2_combout ))))

	.clk(gnd),
	.dataa(\fee~36_combout ),
	.datab(\Add9~2_combout ),
	.datac(\fee~25_combout ),
	.datad(\Mult0|auto_generated|op_3~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fee~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fee~26 .lut_mask = "f4a4";
defparam \fee~26 .operation_mode = "normal";
defparam \fee~26 .output_mode = "comb_only";
defparam \fee~26 .register_cascade_mode = "off";
defparam \fee~26 .sum_lutc_input = "datac";
defparam \fee~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N0
maxii_lcell \fee~27 (
// Equation(s):
// \fee~27_combout  = (\LessThan7~3_combout  & (((\fee~26_combout )))) # (!\LessThan7~3_combout  & (\Add9~3_combout  $ ((count0[3]))))

	.clk(gnd),
	.dataa(\Add9~3_combout ),
	.datab(\LessThan7~3_combout ),
	.datac(count0[3]),
	.datad(\fee~26_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fee~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fee~27 .lut_mask = "de12";
defparam \fee~27 .operation_mode = "normal";
defparam \fee~27 .output_mode = "comb_only";
defparam \fee~27 .register_cascade_mode = "off";
defparam \fee~27 .sum_lutc_input = "datac";
defparam \fee~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N1
maxii_lcell \fee[4] (
// Equation(s):
// fee[4] = ((GLOBAL(\change[0]~0_combout ) & ((\fee~27_combout ))) # (!GLOBAL(\change[0]~0_combout ) & (fee[4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(fee[4]),
	.datac(\change[0]~0_combout ),
	.datad(\fee~27_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(fee[4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fee[4] .lut_mask = "fc0c";
defparam \fee[4] .operation_mode = "normal";
defparam \fee[4] .output_mode = "comb_only";
defparam \fee[4] .register_cascade_mode = "off";
defparam \fee[4] .sum_lutc_input = "datac";
defparam \fee[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N3
maxii_lcell \Add10~0 (
// Equation(s):
// \Add10~0_combout  = count0[3] $ (count0[1] $ (((count0[2] & \Mult0|auto_generated|cs2a [0]))))

	.clk(gnd),
	.dataa(count0[3]),
	.datab(count0[2]),
	.datac(count0[1]),
	.datad(\Mult0|auto_generated|cs2a [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add10~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add10~0 .lut_mask = "965a";
defparam \Add10~0 .operation_mode = "normal";
defparam \Add10~0 .output_mode = "comb_only";
defparam \Add10~0 .register_cascade_mode = "off";
defparam \Add10~0 .sum_lutc_input = "datac";
defparam \Add10~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N0
maxii_lcell \Add9~1 (
// Equation(s):
// \Add9~1_combout  = (count0[2] $ (((count0[1] & \Mult0|auto_generated|cs2a [0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(count0[1]),
	.datac(\Mult0|auto_generated|cs2a [0]),
	.datad(count0[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add9~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add9~1 .lut_mask = "3fc0";
defparam \Add9~1 .operation_mode = "normal";
defparam \Add9~1 .output_mode = "comb_only";
defparam \Add9~1 .register_cascade_mode = "off";
defparam \Add9~1 .sum_lutc_input = "datac";
defparam \Add9~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N1
maxii_lcell \fee~23 (
// Equation(s):
// \fee~23_combout  = (\fee~19_combout  & (((!\fee~36_combout )))) # (!\fee~19_combout  & (count0[1] $ (((!\fee~36_combout  & \Add9~1_combout )))))

	.clk(gnd),
	.dataa(\fee~19_combout ),
	.datab(count0[1]),
	.datac(\fee~36_combout ),
	.datad(\Add9~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fee~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fee~23 .lut_mask = "4b4e";
defparam \fee~23 .operation_mode = "normal";
defparam \fee~23 .output_mode = "comb_only";
defparam \fee~23 .register_cascade_mode = "off";
defparam \fee~23 .sum_lutc_input = "datac";
defparam \fee~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N0
maxii_lcell \fee~24 (
// Equation(s):
// \fee~24_combout  = (\fee~23_combout  & (((\Mult0|auto_generated|op_3~15_combout ) # (!\fee~19_combout )))) # (!\fee~23_combout  & (\Add10~0_combout  & (\fee~19_combout )))

	.clk(gnd),
	.dataa(\Add10~0_combout ),
	.datab(\fee~23_combout ),
	.datac(\fee~19_combout ),
	.datad(\Mult0|auto_generated|op_3~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fee~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fee~24 .lut_mask = "ec2c";
defparam \fee~24 .operation_mode = "normal";
defparam \fee~24 .output_mode = "comb_only";
defparam \fee~24 .register_cascade_mode = "off";
defparam \fee~24 .sum_lutc_input = "datac";
defparam \fee~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N1
maxii_lcell \fee~37 (
// Equation(s):
// \fee~37_combout  = (\LessThan7~2_combout  & (((\fee~24_combout )))) # (!\LessThan7~2_combout  & ((\Add12~25_combout  & ((\fee~24_combout ))) # (!\Add12~25_combout  & (\Add9~2_combout ))))

	.clk(gnd),
	.dataa(\LessThan7~2_combout ),
	.datab(\Add12~25_combout ),
	.datac(\Add9~2_combout ),
	.datad(\fee~24_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fee~37_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fee~37 .lut_mask = "fe10";
defparam \fee~37 .operation_mode = "normal";
defparam \fee~37 .output_mode = "comb_only";
defparam \fee~37 .register_cascade_mode = "off";
defparam \fee~37 .sum_lutc_input = "datac";
defparam \fee~37 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N2
maxii_lcell \fee[3] (
// Equation(s):
// fee[3] = ((GLOBAL(\change[0]~0_combout ) & ((\fee~37_combout ))) # (!GLOBAL(\change[0]~0_combout ) & (fee[3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(fee[3]),
	.datac(\change[0]~0_combout ),
	.datad(\fee~37_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(fee[3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fee[3] .lut_mask = "fc0c";
defparam \fee[3] .operation_mode = "normal";
defparam \fee[3] .output_mode = "comb_only";
defparam \fee[3] .register_cascade_mode = "off";
defparam \fee[3] .sum_lutc_input = "datac";
defparam \fee[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N6
maxii_lcell \fee~20 (
// Equation(s):
// \fee~20_combout  = (\fee~36_combout  & (\Mult0|auto_generated|cs2a [0] $ (((count0[2] & \fee~19_combout ))))) # (!\fee~36_combout  & (((\fee~19_combout ))))

	.clk(gnd),
	.dataa(count0[2]),
	.datab(\Mult0|auto_generated|cs2a [0]),
	.datac(\fee~36_combout ),
	.datad(\fee~19_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fee~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fee~20 .lut_mask = "6fc0";
defparam \fee~20 .operation_mode = "normal";
defparam \fee~20 .output_mode = "comb_only";
defparam \fee~20 .register_cascade_mode = "off";
defparam \fee~20 .sum_lutc_input = "datac";
defparam \fee~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N4
maxii_lcell \Add9~0 (
// Equation(s):
// \Add9~0_combout  = count0[1] $ ((((\Mult0|auto_generated|cs2a [0]))))

	.clk(gnd),
	.dataa(count0[1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mult0|auto_generated|cs2a [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add9~0 .lut_mask = "55aa";
defparam \Add9~0 .operation_mode = "normal";
defparam \Add9~0 .output_mode = "comb_only";
defparam \Add9~0 .register_cascade_mode = "off";
defparam \Add9~0 .sum_lutc_input = "datac";
defparam \Add9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N7
maxii_lcell \fee~21 (
// Equation(s):
// \fee~21_combout  = (\fee~36_combout  & (\fee~20_combout )) # (!\fee~36_combout  & ((\fee~20_combout  & ((\Mult0|auto_generated|op_3~10_combout ))) # (!\fee~20_combout  & (\Add9~0_combout ))))

	.clk(gnd),
	.dataa(\fee~36_combout ),
	.datab(\fee~20_combout ),
	.datac(\Add9~0_combout ),
	.datad(\Mult0|auto_generated|op_3~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fee~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fee~21 .lut_mask = "dc98";
defparam \fee~21 .operation_mode = "normal";
defparam \fee~21 .output_mode = "comb_only";
defparam \fee~21 .register_cascade_mode = "off";
defparam \fee~21 .sum_lutc_input = "datac";
defparam \fee~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N8
maxii_lcell \fee~22 (
// Equation(s):
// \fee~22_combout  = (\LessThan7~3_combout  & (((\fee~21_combout )))) # (!\LessThan7~3_combout  & (count0[1] $ ((\Add9~1_combout ))))

	.clk(gnd),
	.dataa(count0[1]),
	.datab(\LessThan7~3_combout ),
	.datac(\Add9~1_combout ),
	.datad(\fee~21_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fee~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fee~22 .lut_mask = "de12";
defparam \fee~22 .operation_mode = "normal";
defparam \fee~22 .output_mode = "comb_only";
defparam \fee~22 .register_cascade_mode = "off";
defparam \fee~22 .sum_lutc_input = "datac";
defparam \fee~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N9
maxii_lcell \fee[2] (
// Equation(s):
// fee[2] = ((GLOBAL(\change[0]~0_combout ) & ((\fee~22_combout ))) # (!GLOBAL(\change[0]~0_combout ) & (fee[2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(fee[2]),
	.datac(\change[0]~0_combout ),
	.datad(\fee~22_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(fee[2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fee[2] .lut_mask = "fc0c";
defparam \fee[2] .operation_mode = "normal";
defparam \fee[2] .output_mode = "comb_only";
defparam \fee[2] .register_cascade_mode = "off";
defparam \fee[2] .sum_lutc_input = "datac";
defparam \fee[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N0
maxii_lcell \LessThan7~1 (
// Equation(s):
// \LessThan7~1_combout  = ((\Add12~20_combout ) # ((\Add12~15_combout ) # (!\LessThan7~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add12~20_combout ),
	.datac(\LessThan7~0_combout ),
	.datad(\Add12~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan7~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan7~1 .lut_mask = "ffcf";
defparam \LessThan7~1 .operation_mode = "normal";
defparam \LessThan7~1 .output_mode = "comb_only";
defparam \LessThan7~1 .register_cascade_mode = "off";
defparam \LessThan7~1 .sum_lutc_input = "datac";
defparam \LessThan7~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y9_N8
maxii_lcell \LessThan9~1 (
// Equation(s):
// \LessThan9~1_combout  = ((\Add12~20_combout ) # ((\Add12~15_combout ) # (\LessThan9~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add12~20_combout ),
	.datac(\Add12~15_combout ),
	.datad(\LessThan9~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan9~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan9~1 .lut_mask = "fffc";
defparam \LessThan9~1 .operation_mode = "normal";
defparam \LessThan9~1 .output_mode = "comb_only";
defparam \LessThan9~1 .register_cascade_mode = "off";
defparam \LessThan9~1 .sum_lutc_input = "datac";
defparam \LessThan9~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N0
maxii_lcell \fee~14 (
// Equation(s):
// \fee~14_combout  = (\fee~13_combout  & (((\Mult0|auto_generated|op_3~5_combout )))) # (!\fee~13_combout  & ((\fee~6_combout  & (\Mult0|auto_generated|cs2a [0])) # (!\fee~6_combout  & ((\Mult0|auto_generated|op_3~5_combout )))))

	.clk(gnd),
	.dataa(\fee~13_combout ),
	.datab(\fee~6_combout ),
	.datac(\Mult0|auto_generated|cs2a [0]),
	.datad(\Mult0|auto_generated|op_3~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fee~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fee~14 .lut_mask = "fb40";
defparam \fee~14 .operation_mode = "normal";
defparam \fee~14 .output_mode = "comb_only";
defparam \fee~14 .register_cascade_mode = "off";
defparam \fee~14 .sum_lutc_input = "datac";
defparam \fee~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N1
maxii_lcell \fee~16 (
// Equation(s):
// \fee~16_combout  = (\fee~15_combout  & ((\fee~6_combout  & (count0[1])) # (!\fee~6_combout  & ((\fee~14_combout ))))) # (!\fee~15_combout  & (((\fee~14_combout ))))

	.clk(gnd),
	.dataa(\fee~15_combout ),
	.datab(\fee~6_combout ),
	.datac(count0[1]),
	.datad(\fee~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fee~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fee~16 .lut_mask = "f780";
defparam \fee~16 .operation_mode = "normal";
defparam \fee~16 .output_mode = "comb_only";
defparam \fee~16 .register_cascade_mode = "off";
defparam \fee~16 .sum_lutc_input = "datac";
defparam \fee~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N2
maxii_lcell \fee~17 (
// Equation(s):
// \fee~17_combout  = (\fee~16_combout  & (((\LessThan7~1_combout  & \LessThan9~1_combout )) # (!\fee~6_combout )))

	.clk(gnd),
	.dataa(\LessThan7~1_combout ),
	.datab(\fee~6_combout ),
	.datac(\LessThan9~1_combout ),
	.datad(\fee~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fee~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fee~17 .lut_mask = "b300";
defparam \fee~17 .operation_mode = "normal";
defparam \fee~17 .output_mode = "comb_only";
defparam \fee~17 .register_cascade_mode = "off";
defparam \fee~17 .sum_lutc_input = "datac";
defparam \fee~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N3
maxii_lcell \fee~18 (
// Equation(s):
// \fee~18_combout  = (\fee~17_combout ) # ((\Add9~0_combout  & (\fee~6_combout  & !\LessThan7~1_combout )))

	.clk(gnd),
	.dataa(\Add9~0_combout ),
	.datab(\fee~6_combout ),
	.datac(\LessThan7~1_combout ),
	.datad(\fee~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fee~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fee~18 .lut_mask = "ff08";
defparam \fee~18 .operation_mode = "normal";
defparam \fee~18 .output_mode = "comb_only";
defparam \fee~18 .register_cascade_mode = "off";
defparam \fee~18 .sum_lutc_input = "datac";
defparam \fee~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N4
maxii_lcell \fee[1] (
// Equation(s):
// fee[1] = ((GLOBAL(\change[0]~0_combout ) & ((\fee~18_combout ))) # (!GLOBAL(\change[0]~0_combout ) & (fee[1])))

	.clk(gnd),
	.dataa(fee[1]),
	.datab(vcc),
	.datac(\change[0]~0_combout ),
	.datad(\fee~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(fee[1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fee[1] .lut_mask = "fa0a";
defparam \fee[1] .operation_mode = "normal";
defparam \fee[1] .output_mode = "comb_only";
defparam \fee[1] .register_cascade_mode = "off";
defparam \fee[1] .sum_lutc_input = "datac";
defparam \fee[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N5
maxii_lcell \fee~10 (
// Equation(s):
// \fee~10_combout  = ((\Add12~30_combout ) # ((\LessThan9~1_combout  & \LessThan7~1_combout )))

	.clk(gnd),
	.dataa(\LessThan9~1_combout ),
	.datab(vcc),
	.datac(\LessThan7~1_combout ),
	.datad(\Add12~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fee~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fee~10 .lut_mask = "ffa0";
defparam \fee~10 .operation_mode = "normal";
defparam \fee~10 .output_mode = "comb_only";
defparam \fee~10 .register_cascade_mode = "off";
defparam \fee~10 .sum_lutc_input = "datac";
defparam \fee~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N1
maxii_lcell \fee~9 (
// Equation(s):
// \fee~9_combout  = (\fee~8_combout  & (\fee~7_combout  & ((\Mult0|auto_generated|op_3~0_combout )))) # (!\fee~8_combout  & (((\Mult0|auto_generated|cs2a [0]))))

	.clk(gnd),
	.dataa(\fee~7_combout ),
	.datab(\Mult0|auto_generated|cs2a [0]),
	.datac(\fee~8_combout ),
	.datad(\Mult0|auto_generated|op_3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fee~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fee~9 .lut_mask = "ac0c";
defparam \fee~9 .operation_mode = "normal";
defparam \fee~9 .output_mode = "comb_only";
defparam \fee~9 .register_cascade_mode = "off";
defparam \fee~9 .sum_lutc_input = "datac";
defparam \fee~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N2
maxii_lcell \fee~11 (
// Equation(s):
// \fee~11_combout  = (\LessThan7~2_combout  & (((\fee~10_combout  & \fee~9_combout )))) # (!\LessThan7~2_combout  & ((\Mult0|auto_generated|cs2a [0]) # ((\fee~10_combout  & \fee~9_combout ))))

	.clk(gnd),
	.dataa(\LessThan7~2_combout ),
	.datab(\Mult0|auto_generated|cs2a [0]),
	.datac(\fee~10_combout ),
	.datad(\fee~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fee~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fee~11 .lut_mask = "f444";
defparam \fee~11 .operation_mode = "normal";
defparam \fee~11 .output_mode = "comb_only";
defparam \fee~11 .register_cascade_mode = "off";
defparam \fee~11 .sum_lutc_input = "datac";
defparam \fee~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N7
maxii_lcell \fee~12 (
// Equation(s):
// \fee~12_combout  = ((\Add12~25_combout  & (\Mult0|auto_generated|op_3~0_combout )) # (!\Add12~25_combout  & ((\fee~11_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add12~25_combout ),
	.datac(\Mult0|auto_generated|op_3~0_combout ),
	.datad(\fee~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fee~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fee~12 .lut_mask = "f3c0";
defparam \fee~12 .operation_mode = "normal";
defparam \fee~12 .output_mode = "comb_only";
defparam \fee~12 .register_cascade_mode = "off";
defparam \fee~12 .sum_lutc_input = "datac";
defparam \fee~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N8
maxii_lcell \fee[0] (
// Equation(s):
// fee[0] = ((GLOBAL(\change[0]~0_combout ) & ((\fee~12_combout ))) # (!GLOBAL(\change[0]~0_combout ) & (fee[0])))

	.clk(gnd),
	.dataa(fee[0]),
	.datab(vcc),
	.datac(\change[0]~0_combout ),
	.datad(\fee~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(fee[0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fee[0] .lut_mask = "fa0a";
defparam \fee[0] .operation_mode = "normal";
defparam \fee[0] .output_mode = "comb_only";
defparam \fee[0] .register_cascade_mode = "off";
defparam \fee[0] .sum_lutc_input = "datac";
defparam \fee[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N0
maxii_lcell \LessThan13~37 (
// Equation(s):
// \LessThan13~37_cout0  = CARRY((\Add8~5_combout  & (!fee[0])))
// \LessThan13~37COUT1_41  = CARRY((\Add8~5_combout  & (!fee[0])))

	.clk(gnd),
	.dataa(\Add8~5_combout ),
	.datab(fee[0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan13~35 ),
	.regout(),
	.cout(),
	.cout0(\LessThan13~37_cout0 ),
	.cout1(\LessThan13~37COUT1_41 ));
// synopsys translate_off
defparam \LessThan13~37 .lut_mask = "ff22";
defparam \LessThan13~37 .operation_mode = "arithmetic";
defparam \LessThan13~37 .output_mode = "none";
defparam \LessThan13~37 .register_cascade_mode = "off";
defparam \LessThan13~37 .sum_lutc_input = "datac";
defparam \LessThan13~37 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N1
maxii_lcell \LessThan13~32 (
// Equation(s):
// \LessThan13~32_cout0  = CARRY((fee[1] & ((!\LessThan13~37_cout0 ) # (!\Add8~0_combout ))) # (!fee[1] & (!\Add8~0_combout  & !\LessThan13~37_cout0 )))
// \LessThan13~32COUT1_42  = CARRY((fee[1] & ((!\LessThan13~37COUT1_41 ) # (!\Add8~0_combout ))) # (!fee[1] & (!\Add8~0_combout  & !\LessThan13~37COUT1_41 )))

	.clk(gnd),
	.dataa(fee[1]),
	.datab(\Add8~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\LessThan13~37_cout0 ),
	.cin1(\LessThan13~37COUT1_41 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan13~30 ),
	.regout(),
	.cout(),
	.cout0(\LessThan13~32_cout0 ),
	.cout1(\LessThan13~32COUT1_42 ));
// synopsys translate_off
defparam \LessThan13~32 .cin0_used = "true";
defparam \LessThan13~32 .cin1_used = "true";
defparam \LessThan13~32 .lut_mask = "ff2b";
defparam \LessThan13~32 .operation_mode = "arithmetic";
defparam \LessThan13~32 .output_mode = "none";
defparam \LessThan13~32 .register_cascade_mode = "off";
defparam \LessThan13~32 .sum_lutc_input = "cin";
defparam \LessThan13~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N2
maxii_lcell \LessThan13~27 (
// Equation(s):
// \LessThan13~27_cout0  = CARRY((\Add8~15_combout  & ((!\LessThan13~32_cout0 ) # (!fee[2]))) # (!\Add8~15_combout  & (!fee[2] & !\LessThan13~32_cout0 )))
// \LessThan13~27COUT1_43  = CARRY((\Add8~15_combout  & ((!\LessThan13~32COUT1_42 ) # (!fee[2]))) # (!\Add8~15_combout  & (!fee[2] & !\LessThan13~32COUT1_42 )))

	.clk(gnd),
	.dataa(\Add8~15_combout ),
	.datab(fee[2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\LessThan13~32_cout0 ),
	.cin1(\LessThan13~32COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan13~25 ),
	.regout(),
	.cout(),
	.cout0(\LessThan13~27_cout0 ),
	.cout1(\LessThan13~27COUT1_43 ));
// synopsys translate_off
defparam \LessThan13~27 .cin0_used = "true";
defparam \LessThan13~27 .cin1_used = "true";
defparam \LessThan13~27 .lut_mask = "ff2b";
defparam \LessThan13~27 .operation_mode = "arithmetic";
defparam \LessThan13~27 .output_mode = "none";
defparam \LessThan13~27 .register_cascade_mode = "off";
defparam \LessThan13~27 .sum_lutc_input = "cin";
defparam \LessThan13~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N3
maxii_lcell \LessThan13~22 (
// Equation(s):
// \LessThan13~22_cout0  = CARRY((\Add8~10_combout  & (fee[3] & !\LessThan13~27_cout0 )) # (!\Add8~10_combout  & ((fee[3]) # (!\LessThan13~27_cout0 ))))
// \LessThan13~22COUT1_44  = CARRY((\Add8~10_combout  & (fee[3] & !\LessThan13~27COUT1_43 )) # (!\Add8~10_combout  & ((fee[3]) # (!\LessThan13~27COUT1_43 ))))

	.clk(gnd),
	.dataa(\Add8~10_combout ),
	.datab(fee[3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\LessThan13~27_cout0 ),
	.cin1(\LessThan13~27COUT1_43 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan13~20 ),
	.regout(),
	.cout(),
	.cout0(\LessThan13~22_cout0 ),
	.cout1(\LessThan13~22COUT1_44 ));
// synopsys translate_off
defparam \LessThan13~22 .cin0_used = "true";
defparam \LessThan13~22 .cin1_used = "true";
defparam \LessThan13~22 .lut_mask = "ff4d";
defparam \LessThan13~22 .operation_mode = "arithmetic";
defparam \LessThan13~22 .output_mode = "none";
defparam \LessThan13~22 .register_cascade_mode = "off";
defparam \LessThan13~22 .sum_lutc_input = "cin";
defparam \LessThan13~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N4
maxii_lcell \LessThan13~17 (
// Equation(s):
// \LessThan13~17_cout  = CARRY((fee[4] & (\Add8~25_combout  & !\LessThan13~22COUT1_44 )) # (!fee[4] & ((\Add8~25_combout ) # (!\LessThan13~22COUT1_44 ))))

	.clk(gnd),
	.dataa(fee[4]),
	.datab(\Add8~25_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\LessThan13~22_cout0 ),
	.cin1(\LessThan13~22COUT1_44 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan13~15 ),
	.regout(),
	.cout(\LessThan13~17_cout ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan13~17 .cin0_used = "true";
defparam \LessThan13~17 .cin1_used = "true";
defparam \LessThan13~17 .lut_mask = "ff4d";
defparam \LessThan13~17 .operation_mode = "arithmetic";
defparam \LessThan13~17 .output_mode = "none";
defparam \LessThan13~17 .register_cascade_mode = "off";
defparam \LessThan13~17 .sum_lutc_input = "cin";
defparam \LessThan13~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N9
maxii_lcell \fee~31 (
// Equation(s):
// \fee~31_combout  = (count0[2] & ((count0[1]) # ((\Mult0|auto_generated|cs2a [0]))))

	.clk(gnd),
	.dataa(count0[2]),
	.datab(count0[1]),
	.datac(vcc),
	.datad(\Mult0|auto_generated|cs2a [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fee~31_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fee~31 .lut_mask = "aa88";
defparam \fee~31 .operation_mode = "normal";
defparam \fee~31 .output_mode = "comb_only";
defparam \fee~31 .register_cascade_mode = "off";
defparam \fee~31 .sum_lutc_input = "datac";
defparam \fee~31 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N4
maxii_lcell \fee~32 (
// Equation(s):
// \fee~32_combout  = (count0[3] & ((\fee~8_combout  & (\Add9~3_combout )) # (!\fee~8_combout  & ((\fee~31_combout )))))

	.clk(gnd),
	.dataa(count0[3]),
	.datab(\fee~8_combout ),
	.datac(\Add9~3_combout ),
	.datad(\fee~31_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fee~32_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fee~32 .lut_mask = "a280";
defparam \fee~32 .operation_mode = "normal";
defparam \fee~32 .output_mode = "comb_only";
defparam \fee~32 .register_cascade_mode = "off";
defparam \fee~32 .sum_lutc_input = "datac";
defparam \fee~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N4
maxii_lcell \fee~33 (
// Equation(s):
// \fee~33_combout  = (\fee~7_combout  & ((\fee~8_combout  & (\Mult0|auto_generated|op_3~30_combout )) # (!\fee~8_combout  & ((\fee~32_combout ))))) # (!\fee~7_combout  & (((\fee~32_combout ))))

	.clk(gnd),
	.dataa(\fee~7_combout ),
	.datab(\fee~8_combout ),
	.datac(\Mult0|auto_generated|op_3~30_combout ),
	.datad(\fee~32_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fee~33_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fee~33 .lut_mask = "f780";
defparam \fee~33 .operation_mode = "normal";
defparam \fee~33 .output_mode = "comb_only";
defparam \fee~33 .register_cascade_mode = "off";
defparam \fee~33 .sum_lutc_input = "datac";
defparam \fee~33 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N5
maxii_lcell \fee~34 (
// Equation(s):
// \fee~34_combout  = (\Add12~25_combout  & (((\Mult0|auto_generated|op_3~30_combout )))) # (!\Add12~25_combout  & (\fee~10_combout  & ((\fee~33_combout ))))

	.clk(gnd),
	.dataa(\fee~10_combout ),
	.datab(\Add12~25_combout ),
	.datac(\Mult0|auto_generated|op_3~30_combout ),
	.datad(\fee~33_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fee~34_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fee~34 .lut_mask = "e2c0";
defparam \fee~34 .operation_mode = "normal";
defparam \fee~34 .output_mode = "comb_only";
defparam \fee~34 .register_cascade_mode = "off";
defparam \fee~34 .sum_lutc_input = "datac";
defparam \fee~34 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N6
maxii_lcell \fee[6] (
// Equation(s):
// fee[6] = ((GLOBAL(\change[0]~0_combout ) & ((\fee~34_combout ))) # (!GLOBAL(\change[0]~0_combout ) & (fee[6])))

	.clk(gnd),
	.dataa(fee[6]),
	.datab(vcc),
	.datac(\change[0]~0_combout ),
	.datad(\fee~34_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(fee[6]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fee[6] .lut_mask = "fa0a";
defparam \fee[6] .operation_mode = "normal";
defparam \fee[6] .output_mode = "comb_only";
defparam \fee[6] .register_cascade_mode = "off";
defparam \fee[6] .sum_lutc_input = "datac";
defparam \fee[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N0
maxii_lcell \Add10~2 (
// Equation(s):
// \Add10~2_combout  = (count0[2] & ((count0[1] & (!count0[3] & \Mult0|auto_generated|cs2a [0])) # (!count0[1] & (count0[3] & !\Mult0|auto_generated|cs2a [0])))) # (!count0[2] & (((count0[3]))))

	.clk(gnd),
	.dataa(count0[1]),
	.datab(count0[2]),
	.datac(count0[3]),
	.datad(\Mult0|auto_generated|cs2a [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add10~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add10~2 .lut_mask = "3870";
defparam \Add10~2 .operation_mode = "normal";
defparam \Add10~2 .output_mode = "comb_only";
defparam \Add10~2 .register_cascade_mode = "off";
defparam \Add10~2 .sum_lutc_input = "datac";
defparam \Add10~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N5
maxii_lcell \fee~28 (
// Equation(s):
// \fee~28_combout  = (\fee~19_combout  & (((!\fee~36_combout )))) # (!\fee~19_combout  & (count0[3] $ (((!\fee~36_combout  & \Add9~3_combout )))))

	.clk(gnd),
	.dataa(\fee~19_combout ),
	.datab(count0[3]),
	.datac(\fee~36_combout ),
	.datad(\Add9~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fee~28_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fee~28 .lut_mask = "4b4e";
defparam \fee~28 .operation_mode = "normal";
defparam \fee~28 .output_mode = "comb_only";
defparam \fee~28 .register_cascade_mode = "off";
defparam \fee~28 .sum_lutc_input = "datac";
defparam \fee~28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N7
maxii_lcell \fee~29 (
// Equation(s):
// \fee~29_combout  = (\fee~19_combout  & ((\fee~28_combout  & ((\Mult0|auto_generated|op_3~25_combout ))) # (!\fee~28_combout  & (\Add10~2_combout )))) # (!\fee~19_combout  & (((\fee~28_combout ))))

	.clk(gnd),
	.dataa(\fee~19_combout ),
	.datab(\Add10~2_combout ),
	.datac(\fee~28_combout ),
	.datad(\Mult0|auto_generated|op_3~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fee~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fee~29 .lut_mask = "f858";
defparam \fee~29 .operation_mode = "normal";
defparam \fee~29 .output_mode = "comb_only";
defparam \fee~29 .register_cascade_mode = "off";
defparam \fee~29 .sum_lutc_input = "datac";
defparam \fee~29 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N8
maxii_lcell \fee~30 (
// Equation(s):
// \fee~30_combout  = (\LessThan7~3_combout  & (((\fee~29_combout )))) # (!\LessThan7~3_combout  & (\Add9~3_combout  & (count0[3])))

	.clk(gnd),
	.dataa(\Add9~3_combout ),
	.datab(\LessThan7~3_combout ),
	.datac(count0[3]),
	.datad(\fee~29_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fee~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fee~30 .lut_mask = "ec20";
defparam \fee~30 .operation_mode = "normal";
defparam \fee~30 .output_mode = "comb_only";
defparam \fee~30 .register_cascade_mode = "off";
defparam \fee~30 .sum_lutc_input = "datac";
defparam \fee~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N9
maxii_lcell \fee[5] (
// Equation(s):
// fee[5] = ((GLOBAL(\change[0]~0_combout ) & ((\fee~30_combout ))) # (!GLOBAL(\change[0]~0_combout ) & (fee[5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(fee[5]),
	.datac(\change[0]~0_combout ),
	.datad(\fee~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(fee[5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fee[5] .lut_mask = "fc0c";
defparam \fee[5] .operation_mode = "normal";
defparam \fee[5] .output_mode = "comb_only";
defparam \fee[5] .register_cascade_mode = "off";
defparam \fee[5] .sum_lutc_input = "datac";
defparam \fee[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N5
maxii_lcell \LessThan13~12 (
// Equation(s):
// \LessThan13~12_cout0  = CARRY((\Add8~20_combout  & (fee[5] & !\LessThan13~17_cout )) # (!\Add8~20_combout  & ((fee[5]) # (!\LessThan13~17_cout ))))
// \LessThan13~12COUT1_45  = CARRY((\Add8~20_combout  & (fee[5] & !\LessThan13~17_cout )) # (!\Add8~20_combout  & ((fee[5]) # (!\LessThan13~17_cout ))))

	.clk(gnd),
	.dataa(\Add8~20_combout ),
	.datab(fee[5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\LessThan13~17_cout ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan13~10 ),
	.regout(),
	.cout(),
	.cout0(\LessThan13~12_cout0 ),
	.cout1(\LessThan13~12COUT1_45 ));
// synopsys translate_off
defparam \LessThan13~12 .cin_used = "true";
defparam \LessThan13~12 .lut_mask = "ff4d";
defparam \LessThan13~12 .operation_mode = "arithmetic";
defparam \LessThan13~12 .output_mode = "none";
defparam \LessThan13~12 .register_cascade_mode = "off";
defparam \LessThan13~12 .sum_lutc_input = "cin";
defparam \LessThan13~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N6
maxii_lcell \LessThan13~7 (
// Equation(s):
// \LessThan13~7_cout0  = CARRY((\Add8~35_combout  & ((!\LessThan13~12_cout0 ) # (!fee[6]))) # (!\Add8~35_combout  & (!fee[6] & !\LessThan13~12_cout0 )))
// \LessThan13~7COUT1_46  = CARRY((\Add8~35_combout  & ((!\LessThan13~12COUT1_45 ) # (!fee[6]))) # (!\Add8~35_combout  & (!fee[6] & !\LessThan13~12COUT1_45 )))

	.clk(gnd),
	.dataa(\Add8~35_combout ),
	.datab(fee[6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\LessThan13~17_cout ),
	.cin0(\LessThan13~12_cout0 ),
	.cin1(\LessThan13~12COUT1_45 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan13~5 ),
	.regout(),
	.cout(),
	.cout0(\LessThan13~7_cout0 ),
	.cout1(\LessThan13~7COUT1_46 ));
// synopsys translate_off
defparam \LessThan13~7 .cin0_used = "true";
defparam \LessThan13~7 .cin1_used = "true";
defparam \LessThan13~7 .cin_used = "true";
defparam \LessThan13~7 .lut_mask = "ff2b";
defparam \LessThan13~7 .operation_mode = "arithmetic";
defparam \LessThan13~7 .output_mode = "none";
defparam \LessThan13~7 .register_cascade_mode = "off";
defparam \LessThan13~7 .sum_lutc_input = "cin";
defparam \LessThan13~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N7
maxii_lcell \LessThan13~0 (
// Equation(s):
// \LessThan13~0_combout  = ((fee[7] & ((!\LessThan13~17_cout  & \LessThan13~7_cout0 ) # (\LessThan13~17_cout  & \LessThan13~7COUT1_46 ) & \Add8~30_combout )) # (!fee[7] & (((!\LessThan13~17_cout  & \LessThan13~7_cout0 ) # (\LessThan13~17_cout  & 
// \LessThan13~7COUT1_46 )) # (\Add8~30_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(fee[7]),
	.datac(vcc),
	.datad(\Add8~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\LessThan13~17_cout ),
	.cin0(\LessThan13~7_cout0 ),
	.cin1(\LessThan13~7COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan13~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan13~0 .cin0_used = "true";
defparam \LessThan13~0 .cin1_used = "true";
defparam \LessThan13~0 .cin_used = "true";
defparam \LessThan13~0 .lut_mask = "f330";
defparam \LessThan13~0 .operation_mode = "normal";
defparam \LessThan13~0 .output_mode = "comb_only";
defparam \LessThan13~0 .register_cascade_mode = "off";
defparam \LessThan13~0 .sum_lutc_input = "cin";
defparam \LessThan13~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N9
maxii_lcell \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = (\Add8~10_combout  & (fee[3] & (\Add8~15_combout  $ (!fee[2])))) # (!\Add8~10_combout  & (!fee[3] & (\Add8~15_combout  $ (!fee[2]))))

	.clk(gnd),
	.dataa(\Add8~10_combout ),
	.datab(\Add8~15_combout ),
	.datac(fee[2]),
	.datad(fee[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal1~1 .lut_mask = "8241";
defparam \Equal1~1 .operation_mode = "normal";
defparam \Equal1~1 .output_mode = "comb_only";
defparam \Equal1~1 .register_cascade_mode = "off";
defparam \Equal1~1 .sum_lutc_input = "datac";
defparam \Equal1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N8
maxii_lcell \Equal1~2 (
// Equation(s):
// \Equal1~2_combout  = (\Add8~20_combout  & (fee[5] & (\Add8~25_combout  $ (!fee[4])))) # (!\Add8~20_combout  & (!fee[5] & (\Add8~25_combout  $ (!fee[4]))))

	.clk(gnd),
	.dataa(\Add8~20_combout ),
	.datab(fee[5]),
	.datac(\Add8~25_combout ),
	.datad(fee[4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal1~2 .lut_mask = "9009";
defparam \Equal1~2 .operation_mode = "normal";
defparam \Equal1~2 .output_mode = "comb_only";
defparam \Equal1~2 .register_cascade_mode = "off";
defparam \Equal1~2 .sum_lutc_input = "datac";
defparam \Equal1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N8
maxii_lcell \Equal1~3 (
// Equation(s):
// \Equal1~3_combout  = (\Add8~30_combout  & (fee[7] & (\Add8~35_combout  $ (!fee[6])))) # (!\Add8~30_combout  & (!fee[7] & (\Add8~35_combout  $ (!fee[6]))))

	.clk(gnd),
	.dataa(\Add8~30_combout ),
	.datab(\Add8~35_combout ),
	.datac(fee[6]),
	.datad(fee[7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal1~3 .lut_mask = "8241";
defparam \Equal1~3 .operation_mode = "normal";
defparam \Equal1~3 .output_mode = "comb_only";
defparam \Equal1~3 .register_cascade_mode = "off";
defparam \Equal1~3 .sum_lutc_input = "datac";
defparam \Equal1~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N9
maxii_lcell \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = (\Add8~5_combout  & (fee[0] & (fee[1] $ (!\Add8~0_combout )))) # (!\Add8~5_combout  & (!fee[0] & (fee[1] $ (!\Add8~0_combout ))))

	.clk(gnd),
	.dataa(\Add8~5_combout ),
	.datab(fee[1]),
	.datac(\Add8~0_combout ),
	.datad(fee[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal1~0 .lut_mask = "8241";
defparam \Equal1~0 .operation_mode = "normal";
defparam \Equal1~0 .output_mode = "comb_only";
defparam \Equal1~0 .register_cascade_mode = "off";
defparam \Equal1~0 .sum_lutc_input = "datac";
defparam \Equal1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N7
maxii_lcell \Equal1~4 (
// Equation(s):
// \Equal1~4_combout  = (\Equal1~1_combout  & (\Equal1~2_combout  & (\Equal1~3_combout  & \Equal1~0_combout )))

	.clk(gnd),
	.dataa(\Equal1~1_combout ),
	.datab(\Equal1~2_combout ),
	.datac(\Equal1~3_combout ),
	.datad(\Equal1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal1~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal1~4 .lut_mask = "8000";
defparam \Equal1~4 .operation_mode = "normal";
defparam \Equal1~4 .output_mode = "comb_only";
defparam \Equal1~4 .register_cascade_mode = "off";
defparam \Equal1~4 .sum_lutc_input = "datac";
defparam \Equal1~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N8
maxii_lcell \std.100~0 (
// Equation(s):
// \std.100~0_combout  = (\LessThan13~0_combout  & (!\Equal1~4_combout  & (\std.111~2_combout  & !key[7])))

	.clk(gnd),
	.dataa(\LessThan13~0_combout ),
	.datab(\Equal1~4_combout ),
	.datac(\std.111~2_combout ),
	.datad(key[7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\std.100~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \std.100~0 .lut_mask = "0020";
defparam \std.100~0 .operation_mode = "normal";
defparam \std.100~0 .output_mode = "comb_only";
defparam \std.100~0 .register_cascade_mode = "off";
defparam \std.100~0 .sum_lutc_input = "datac";
defparam \std.100~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N7
maxii_lcell \std.100_3940 (
// Equation(s):
// \std.100_3940~combout  = ((\std.111~1_combout  & ((\std.100~0_combout ))) # (!\std.111~1_combout  & (\std.100_3940~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\std.100_3940~combout ),
	.datac(\std.111~1_combout ),
	.datad(\std.100~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\std.100_3940~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \std.100_3940 .lut_mask = "fc0c";
defparam \std.100_3940 .operation_mode = "normal";
defparam \std.100_3940 .output_mode = "comb_only";
defparam \std.100_3940 .register_cascade_mode = "off";
defparam \std.100_3940 .sum_lutc_input = "datac";
defparam \std.100_3940 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N8
maxii_lcell \std.111~0 (
// Equation(s):
// \std.111~0_combout  = ((\std.100_3940~combout  & ((key[6]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\std.100_3940~combout ),
	.datac(vcc),
	.datad(key[6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\std.111~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \std.111~0 .lut_mask = "cc00";
defparam \std.111~0 .operation_mode = "normal";
defparam \std.111~0 .output_mode = "comb_only";
defparam \std.111~0 .register_cascade_mode = "off";
defparam \std.111~0 .sum_lutc_input = "datac";
defparam \std.111~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N5
maxii_lcell \std.111~1 (
// Equation(s):
// \std.111~1_combout  = (\sw~combout  & ((\LessThan14~0_combout ) # ((\std.111~0_combout ) # (!key[7]))))

	.clk(gnd),
	.dataa(\LessThan14~0_combout ),
	.datab(\std.111~0_combout ),
	.datac(key[7]),
	.datad(\sw~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\std.111~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \std.111~1 .lut_mask = "ef00";
defparam \std.111~1 .operation_mode = "normal";
defparam \std.111~1 .output_mode = "comb_only";
defparam \std.111~1 .register_cascade_mode = "off";
defparam \std.111~1 .sum_lutc_input = "datac";
defparam \std.111~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N9
maxii_lcell \std.101_3924 (
// Equation(s):
// \std.101_3924~combout  = ((\std.111~1_combout  & ((\LessThan14~0_combout ))) # (!\std.111~1_combout  & (\std.101_3924~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\std.101_3924~combout ),
	.datac(\LessThan14~0_combout ),
	.datad(\std.111~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\std.101_3924~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \std.101_3924 .lut_mask = "f0cc";
defparam \std.101_3924 .operation_mode = "normal";
defparam \std.101_3924 .output_mode = "comb_only";
defparam \std.101_3924 .register_cascade_mode = "off";
defparam \std.101_3924 .sum_lutc_input = "datac";
defparam \std.101_3924 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N9
maxii_lcell \ds~2 (
// Equation(s):
// \ds~2_combout  = ((\sw~combout  & ((!\std.101_3924~combout ) # (!cntp[9]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(cntp[9]),
	.datac(\sw~combout ),
	.datad(\std.101_3924~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ds~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ds~2 .lut_mask = "30f0";
defparam \ds~2 .operation_mode = "normal";
defparam \ds~2 .output_mode = "comb_only";
defparam \ds~2 .register_cascade_mode = "off";
defparam \ds~2 .sum_lutc_input = "datac";
defparam \ds~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N0
maxii_lcell \row~0 (
// Equation(s):
// \row~0_combout  = ((!cntp[0] & ((!cntp[2]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(cntp[0]),
	.datac(vcc),
	.datad(cntp[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\row~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \row~0 .lut_mask = "0033";
defparam \row~0 .operation_mode = "normal";
defparam \row~0 .output_mode = "comb_only";
defparam \row~0 .register_cascade_mode = "off";
defparam \row~0 .sum_lutc_input = "datac";
defparam \row~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N6
maxii_lcell \ds~3 (
// Equation(s):
// \ds~3_combout  = ((!\std.101_3924~combout  & ((cntp[1]) # (!\row~0_combout )))) # (!\ds~2_combout )

	.clk(gnd),
	.dataa(\ds~2_combout ),
	.datab(\row~0_combout ),
	.datac(\std.101_3924~combout ),
	.datad(cntp[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ds~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ds~3 .lut_mask = "5f57";
defparam \ds~3 .operation_mode = "normal";
defparam \ds~3 .output_mode = "comb_only";
defparam \ds~3 .register_cascade_mode = "off";
defparam \ds~3 .sum_lutc_input = "datac";
defparam \ds~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N0
maxii_lcell \ds~4 (
// Equation(s):
// \ds~4_combout  = (((cntp[9]) # (!\std.101_3924~combout )) # (!\sw~combout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\sw~combout ),
	.datac(\std.101_3924~combout ),
	.datad(cntp[9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ds~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ds~4 .lut_mask = "ff3f";
defparam \ds~4 .operation_mode = "normal";
defparam \ds~4 .output_mode = "comb_only";
defparam \ds~4 .register_cascade_mode = "off";
defparam \ds~4 .sum_lutc_input = "datac";
defparam \ds~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N4
maxii_lcell \ds~5 (
// Equation(s):
// \ds~5_combout  = ((!\std.101_3924~combout  & ((!cntp[1]) # (!\row~0_combout )))) # (!\ds~2_combout )

	.clk(gnd),
	.dataa(\ds~2_combout ),
	.datab(\row~0_combout ),
	.datac(\std.101_3924~combout ),
	.datad(cntp[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ds~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ds~5 .lut_mask = "575f";
defparam \ds~5 .operation_mode = "normal";
defparam \ds~5 .output_mode = "comb_only";
defparam \ds~5 .register_cascade_mode = "off";
defparam \ds~5 .sum_lutc_input = "datac";
defparam \ds~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N1
maxii_lcell \Mux8~0 (
// Equation(s):
// \Mux8~0_combout  = ((cntp[0] & ((cntp[1]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(cntp[0]),
	.datac(vcc),
	.datad(cntp[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux8~0 .lut_mask = "cc00";
defparam \Mux8~0 .operation_mode = "normal";
defparam \Mux8~0 .output_mode = "comb_only";
defparam \Mux8~0 .register_cascade_mode = "off";
defparam \Mux8~0 .sum_lutc_input = "datac";
defparam \Mux8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N5
maxii_lcell \ds~6 (
// Equation(s):
// \ds~6_combout  = ((!\std.101_3924~combout  & ((cntp[2]) # (!\Mux8~0_combout )))) # (!\ds~2_combout )

	.clk(gnd),
	.dataa(\ds~2_combout ),
	.datab(cntp[2]),
	.datac(\std.101_3924~combout ),
	.datad(\Mux8~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ds~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ds~6 .lut_mask = "5d5f";
defparam \ds~6 .operation_mode = "normal";
defparam \ds~6 .output_mode = "comb_only";
defparam \ds~6 .register_cascade_mode = "off";
defparam \ds~6 .sum_lutc_input = "datac";
defparam \ds~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N2
maxii_lcell \data~0 (
// Equation(s):
// \data~0_combout  = (((!cntp[1] & cntp[2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(cntp[1]),
	.datad(cntp[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data~0 .lut_mask = "0f00";
defparam \data~0 .operation_mode = "normal";
defparam \data~0 .output_mode = "comb_only";
defparam \data~0 .register_cascade_mode = "off";
defparam \data~0 .sum_lutc_input = "datac";
defparam \data~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N8
maxii_lcell \ds~7 (
// Equation(s):
// \ds~7_combout  = ((!\std.101_3924~combout  & ((!cntp[0]) # (!\data~0_combout )))) # (!\ds~2_combout )

	.clk(gnd),
	.dataa(\std.101_3924~combout ),
	.datab(\data~0_combout ),
	.datac(\ds~2_combout ),
	.datad(cntp[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ds~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ds~7 .lut_mask = "1f5f";
defparam \ds~7 .operation_mode = "normal";
defparam \ds~7 .output_mode = "comb_only";
defparam \ds~7 .register_cascade_mode = "off";
defparam \ds~7 .sum_lutc_input = "datac";
defparam \ds~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N1
maxii_lcell \row~1 (
// Equation(s):
// \row~1_combout  = (cntp[2] & (cntp[1] & (!cntp[0])))

	.clk(gnd),
	.dataa(cntp[2]),
	.datab(cntp[1]),
	.datac(cntp[0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\row~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \row~1 .lut_mask = "0808";
defparam \row~1 .operation_mode = "normal";
defparam \row~1 .output_mode = "comb_only";
defparam \row~1 .register_cascade_mode = "off";
defparam \row~1 .sum_lutc_input = "datac";
defparam \row~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N2
maxii_lcell \ds~10 (
// Equation(s):
// \ds~10_combout  = ((\std.101_3924~combout  & ((cntp[9]))) # (!\std.101_3924~combout  & (!\row~1_combout ))) # (!\sw~combout )

	.clk(gnd),
	.dataa(\sw~combout ),
	.datab(\row~1_combout ),
	.datac(cntp[9]),
	.datad(\std.101_3924~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ds~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ds~10 .lut_mask = "f577";
defparam \ds~10 .operation_mode = "normal";
defparam \ds~10 .output_mode = "comb_only";
defparam \ds~10 .register_cascade_mode = "off";
defparam \ds~10 .sum_lutc_input = "datac";
defparam \ds~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N7
maxii_lcell \ds~8 (
// Equation(s):
// \ds~8_combout  = ((!\std.101_3924~combout  & ((!\Mux8~0_combout ) # (!cntp[2])))) # (!\ds~2_combout )

	.clk(gnd),
	.dataa(\ds~2_combout ),
	.datab(cntp[2]),
	.datac(\std.101_3924~combout ),
	.datad(\Mux8~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ds~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ds~8 .lut_mask = "575f";
defparam \ds~8 .operation_mode = "normal";
defparam \ds~8 .output_mode = "comb_only";
defparam \ds~8 .register_cascade_mode = "off";
defparam \ds~8 .sum_lutc_input = "datac";
defparam \ds~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N1
maxii_lcell \data~13 (
// Equation(s):
// \data~13_combout  = ((!\std.101_3924~combout  & ((cntp[1]) # (!cntp[2]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\std.101_3924~combout ),
	.datac(cntp[2]),
	.datad(cntp[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data~13 .lut_mask = "3303";
defparam \data~13 .operation_mode = "normal";
defparam \data~13 .output_mode = "comb_only";
defparam \data~13 .register_cascade_mode = "off";
defparam \data~13 .sum_lutc_input = "datac";
defparam \data~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N3
maxii_lcell \data~12 (
// Equation(s):
// \data~12_combout  = (cntp[0] & (!\std.101_3924~combout  & (cntp[2] & !cntp[1])))

	.clk(gnd),
	.dataa(cntp[0]),
	.datab(\std.101_3924~combout ),
	.datac(cntp[2]),
	.datad(cntp[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data~12 .lut_mask = "0020";
defparam \data~12 .operation_mode = "normal";
defparam \data~12 .output_mode = "comb_only";
defparam \data~12 .register_cascade_mode = "off";
defparam \data~12 .sum_lutc_input = "datac";
defparam \data~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N8
maxii_lcell \data~2 (
// Equation(s):
// \data~2_combout  = ((!key[7] & ((\Equal1~4_combout ) # (!\LessThan13~0_combout )))) # (!\std.111~2_combout )

	.clk(gnd),
	.dataa(\Equal1~4_combout ),
	.datab(\LessThan13~0_combout ),
	.datac(key[7]),
	.datad(\std.111~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data~2 .lut_mask = "0bff";
defparam \data~2 .operation_mode = "normal";
defparam \data~2 .output_mode = "comb_only";
defparam \data~2 .register_cascade_mode = "off";
defparam \data~2 .sum_lutc_input = "datac";
defparam \data~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N0
maxii_lcell \Add15~0 (
// Equation(s):
// \Add15~0_combout  = \Add8~5_combout  $ ((fee[0]))
// \Add15~2  = CARRY((\Add8~5_combout ) # ((!fee[0])))
// \Add15~2COUT1_41  = CARRY((\Add8~5_combout ) # ((!fee[0])))

	.clk(gnd),
	.dataa(\Add8~5_combout ),
	.datab(fee[0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add15~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Add15~2 ),
	.cout1(\Add15~2COUT1_41 ));
// synopsys translate_off
defparam \Add15~0 .lut_mask = "66bb";
defparam \Add15~0 .operation_mode = "arithmetic";
defparam \Add15~0 .output_mode = "comb_only";
defparam \Add15~0 .register_cascade_mode = "off";
defparam \Add15~0 .sum_lutc_input = "datac";
defparam \Add15~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N1
maxii_lcell \Add15~5 (
// Equation(s):
// \Add15~5_combout  = \Add8~0_combout  $ (fee[1] $ ((!\Add15~2 )))
// \Add15~7  = CARRY((\Add8~0_combout  & (fee[1] & !\Add15~2 )) # (!\Add8~0_combout  & ((fee[1]) # (!\Add15~2 ))))
// \Add15~7COUT1_42  = CARRY((\Add8~0_combout  & (fee[1] & !\Add15~2COUT1_41 )) # (!\Add8~0_combout  & ((fee[1]) # (!\Add15~2COUT1_41 ))))

	.clk(gnd),
	.dataa(\Add8~0_combout ),
	.datab(fee[1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add15~2 ),
	.cin1(\Add15~2COUT1_41 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add15~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Add15~7 ),
	.cout1(\Add15~7COUT1_42 ));
// synopsys translate_off
defparam \Add15~5 .cin0_used = "true";
defparam \Add15~5 .cin1_used = "true";
defparam \Add15~5 .lut_mask = "694d";
defparam \Add15~5 .operation_mode = "arithmetic";
defparam \Add15~5 .output_mode = "comb_only";
defparam \Add15~5 .register_cascade_mode = "off";
defparam \Add15~5 .sum_lutc_input = "cin";
defparam \Add15~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N2
maxii_lcell \Add15~10 (
// Equation(s):
// \Add15~10_combout  = \Add8~15_combout  $ (fee[2] $ ((\Add15~7 )))
// \Add15~12  = CARRY((\Add8~15_combout  & ((!\Add15~7 ) # (!fee[2]))) # (!\Add8~15_combout  & (!fee[2] & !\Add15~7 )))
// \Add15~12COUT1_43  = CARRY((\Add8~15_combout  & ((!\Add15~7COUT1_42 ) # (!fee[2]))) # (!\Add8~15_combout  & (!fee[2] & !\Add15~7COUT1_42 )))

	.clk(gnd),
	.dataa(\Add8~15_combout ),
	.datab(fee[2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add15~7 ),
	.cin1(\Add15~7COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add15~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Add15~12 ),
	.cout1(\Add15~12COUT1_43 ));
// synopsys translate_off
defparam \Add15~10 .cin0_used = "true";
defparam \Add15~10 .cin1_used = "true";
defparam \Add15~10 .lut_mask = "962b";
defparam \Add15~10 .operation_mode = "arithmetic";
defparam \Add15~10 .output_mode = "comb_only";
defparam \Add15~10 .register_cascade_mode = "off";
defparam \Add15~10 .sum_lutc_input = "cin";
defparam \Add15~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N3
maxii_lcell \Add15~15 (
// Equation(s):
// \Add15~15_combout  = fee[3] $ (\Add8~10_combout  $ ((!\Add15~12 )))
// \Add15~17  = CARRY((fee[3] & ((!\Add15~12 ) # (!\Add8~10_combout ))) # (!fee[3] & (!\Add8~10_combout  & !\Add15~12 )))
// \Add15~17COUT1_44  = CARRY((fee[3] & ((!\Add15~12COUT1_43 ) # (!\Add8~10_combout ))) # (!fee[3] & (!\Add8~10_combout  & !\Add15~12COUT1_43 )))

	.clk(gnd),
	.dataa(fee[3]),
	.datab(\Add8~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add15~12 ),
	.cin1(\Add15~12COUT1_43 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add15~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Add15~17 ),
	.cout1(\Add15~17COUT1_44 ));
// synopsys translate_off
defparam \Add15~15 .cin0_used = "true";
defparam \Add15~15 .cin1_used = "true";
defparam \Add15~15 .lut_mask = "692b";
defparam \Add15~15 .operation_mode = "arithmetic";
defparam \Add15~15 .output_mode = "comb_only";
defparam \Add15~15 .register_cascade_mode = "off";
defparam \Add15~15 .sum_lutc_input = "cin";
defparam \Add15~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N4
maxii_lcell \Add15~25 (
// Equation(s):
// \Add15~25_combout  = fee[4] $ (\Add8~25_combout  $ ((\Add15~17 )))
// \Add15~27  = CARRY((fee[4] & (\Add8~25_combout  & !\Add15~17COUT1_44 )) # (!fee[4] & ((\Add8~25_combout ) # (!\Add15~17COUT1_44 ))))

	.clk(gnd),
	.dataa(fee[4]),
	.datab(\Add8~25_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add15~17 ),
	.cin1(\Add15~17COUT1_44 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add15~25_combout ),
	.regout(),
	.cout(\Add15~27 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add15~25 .cin0_used = "true";
defparam \Add15~25 .cin1_used = "true";
defparam \Add15~25 .lut_mask = "964d";
defparam \Add15~25 .operation_mode = "arithmetic";
defparam \Add15~25 .output_mode = "comb_only";
defparam \Add15~25 .register_cascade_mode = "off";
defparam \Add15~25 .sum_lutc_input = "cin";
defparam \Add15~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N5
maxii_lcell \Add15~30 (
// Equation(s):
// \Add15~30_combout  = fee[5] $ (\Add8~20_combout  $ ((!\Add15~27 )))
// \Add15~32  = CARRY((fee[5] & ((!\Add15~27 ) # (!\Add8~20_combout ))) # (!fee[5] & (!\Add8~20_combout  & !\Add15~27 )))
// \Add15~32COUT1_45  = CARRY((fee[5] & ((!\Add15~27 ) # (!\Add8~20_combout ))) # (!fee[5] & (!\Add8~20_combout  & !\Add15~27 )))

	.clk(gnd),
	.dataa(fee[5]),
	.datab(\Add8~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add15~27 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add15~30_combout ),
	.regout(),
	.cout(),
	.cout0(\Add15~32 ),
	.cout1(\Add15~32COUT1_45 ));
// synopsys translate_off
defparam \Add15~30 .cin_used = "true";
defparam \Add15~30 .lut_mask = "692b";
defparam \Add15~30 .operation_mode = "arithmetic";
defparam \Add15~30 .output_mode = "comb_only";
defparam \Add15~30 .register_cascade_mode = "off";
defparam \Add15~30 .sum_lutc_input = "cin";
defparam \Add15~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N0
maxii_lcell \change[5] (
// Equation(s):
// change[5] = ((GLOBAL(\change[0]~0_combout ) & (\Add15~30_combout )) # (!GLOBAL(\change[0]~0_combout ) & ((change[5]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add15~30_combout ),
	.datac(\change[0]~0_combout ),
	.datad(change[5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(change[5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \change[5] .lut_mask = "cfc0";
defparam \change[5] .operation_mode = "normal";
defparam \change[5] .output_mode = "comb_only";
defparam \change[5] .register_cascade_mode = "off";
defparam \change[5] .sum_lutc_input = "datac";
defparam \change[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N6
maxii_lcell \Add15~35 (
// Equation(s):
// \Add15~35_combout  = fee[6] $ (\Add8~35_combout  $ (((!\Add15~27  & \Add15~32 ) # (\Add15~27  & \Add15~32COUT1_45 ))))
// \Add15~37  = CARRY((fee[6] & (\Add8~35_combout  & !\Add15~32 )) # (!fee[6] & ((\Add8~35_combout ) # (!\Add15~32 ))))
// \Add15~37COUT1_46  = CARRY((fee[6] & (\Add8~35_combout  & !\Add15~32COUT1_45 )) # (!fee[6] & ((\Add8~35_combout ) # (!\Add15~32COUT1_45 ))))

	.clk(gnd),
	.dataa(fee[6]),
	.datab(\Add8~35_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add15~27 ),
	.cin0(\Add15~32 ),
	.cin1(\Add15~32COUT1_45 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add15~35_combout ),
	.regout(),
	.cout(),
	.cout0(\Add15~37 ),
	.cout1(\Add15~37COUT1_46 ));
// synopsys translate_off
defparam \Add15~35 .cin0_used = "true";
defparam \Add15~35 .cin1_used = "true";
defparam \Add15~35 .cin_used = "true";
defparam \Add15~35 .lut_mask = "964d";
defparam \Add15~35 .operation_mode = "arithmetic";
defparam \Add15~35 .output_mode = "comb_only";
defparam \Add15~35 .register_cascade_mode = "off";
defparam \Add15~35 .sum_lutc_input = "cin";
defparam \Add15~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N7
maxii_lcell \Add15~20 (
// Equation(s):
// \Add15~20_combout  = \Add8~30_combout  $ ((((!\Add15~27  & \Add15~37 ) # (\Add15~27  & \Add15~37COUT1_46 ) $ (!fee[7]))))

	.clk(gnd),
	.dataa(\Add8~30_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(fee[7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add15~27 ),
	.cin0(\Add15~37 ),
	.cin1(\Add15~37COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add15~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add15~20 .cin0_used = "true";
defparam \Add15~20 .cin1_used = "true";
defparam \Add15~20 .cin_used = "true";
defparam \Add15~20 .lut_mask = "5aa5";
defparam \Add15~20 .operation_mode = "normal";
defparam \Add15~20 .output_mode = "comb_only";
defparam \Add15~20 .register_cascade_mode = "off";
defparam \Add15~20 .sum_lutc_input = "cin";
defparam \Add15~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y3_N9
maxii_lcell \change[7] (
// Equation(s):
// change[7] = ((GLOBAL(\change[0]~0_combout ) & (\Add15~20_combout )) # (!GLOBAL(\change[0]~0_combout ) & ((change[7]))))

	.clk(gnd),
	.dataa(\Add15~20_combout ),
	.datab(vcc),
	.datac(\change[0]~0_combout ),
	.datad(change[7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(change[7]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \change[7] .lut_mask = "afa0";
defparam \change[7] .operation_mode = "normal";
defparam \change[7] .output_mode = "comb_only";
defparam \change[7] .register_cascade_mode = "off";
defparam \change[7] .sum_lutc_input = "datac";
defparam \change[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y3_N8
maxii_lcell \change[6] (
// Equation(s):
// change[6] = ((GLOBAL(\change[0]~0_combout ) & (\Add15~35_combout )) # (!GLOBAL(\change[0]~0_combout ) & ((change[6]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add15~35_combout ),
	.datac(\change[0]~0_combout ),
	.datad(change[6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(change[6]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \change[6] .lut_mask = "cfc0";
defparam \change[6] .operation_mode = "normal";
defparam \change[6] .output_mode = "comb_only";
defparam \change[6] .register_cascade_mode = "off";
defparam \change[6] .sum_lutc_input = "datac";
defparam \change[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N3
maxii_lcell \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella [1] = ((change[5]))
// \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT  = CARRY(((change[5])))
// \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_24  = CARRY(((change[5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(change[5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ),
	.cout1(\Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_24 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .lut_mask = "cccc";
defparam \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .output_mode = "comb_only";
defparam \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .register_cascade_mode = "off";
defparam \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N4
maxii_lcell \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout  = (((\Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ),
	.cin1(\Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .cin0_used = "true";
defparam \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .cin1_used = "true";
defparam \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .lut_mask = "f0f0";
defparam \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .operation_mode = "normal";
defparam \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .output_mode = "comb_only";
defparam \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .sum_lutc_input = "cin";
defparam \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N6
maxii_lcell \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0  = CARRY((\Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ))
// \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25  = CARRY((\Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ))

	.clk(gnd),
	.dataa(\Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ),
	.cout1(\Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .lut_mask = "ffaa";
defparam \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .output_mode = "none";
defparam \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .sum_lutc_input = "datac";
defparam \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N7
maxii_lcell \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout  = (change[6] $ ((!\Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 )))
// \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7  = CARRY(((!change[6] & !\Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 )))
// \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26  = CARRY(((!change[6] & !\Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(change[6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ),
	.cin1(\Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ),
	.cout1(\Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .lut_mask = "c303";
defparam \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N8
maxii_lcell \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout  = (change[7] $ ((!\Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 )))
// \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12  = CARRY(((change[7] & !\Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 )))
// \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_27  = CARRY(((change[7] & !\Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(change[7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ),
	.cin1(\Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ),
	.cout1(\Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_27 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .cin0_used = "true";
defparam \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .cin1_used = "true";
defparam \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .lut_mask = "c30c";
defparam \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N9
maxii_lcell \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  = (((\Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ),
	.cin1(\Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .lut_mask = "f0f0";
defparam \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y3_N4
maxii_lcell \Mod2|auto_generated|divider|divider|StageOut[16]~17 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[16]~17_combout  = (change[5] & (((!\Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(change[5]),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[16]~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[16]~17 .lut_mask = "00aa";
defparam \Mod2|auto_generated|divider|divider|StageOut[16]~17 .operation_mode = "normal";
defparam \Mod2|auto_generated|divider|divider|StageOut[16]~17 .output_mode = "comb_only";
defparam \Mod2|auto_generated|divider|divider|StageOut[16]~17 .register_cascade_mode = "off";
defparam \Mod2|auto_generated|divider|divider|StageOut[16]~17 .sum_lutc_input = "datac";
defparam \Mod2|auto_generated|divider|divider|StageOut[16]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y3_N5
maxii_lcell \Mod2|auto_generated|divider|divider|StageOut[16]~18 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[16]~18_combout  = (((!\Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella [1] & \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]),
	.datad(\Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[16]~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[16]~18 .lut_mask = "0f00";
defparam \Mod2|auto_generated|divider|divider|StageOut[16]~18 .operation_mode = "normal";
defparam \Mod2|auto_generated|divider|divider|StageOut[16]~18 .output_mode = "comb_only";
defparam \Mod2|auto_generated|divider|divider|StageOut[16]~18 .register_cascade_mode = "off";
defparam \Mod2|auto_generated|divider|divider|StageOut[16]~18 .sum_lutc_input = "datac";
defparam \Mod2|auto_generated|divider|divider|StageOut[16]~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y3_N8
maxii_lcell \change[4] (
// Equation(s):
// change[4] = ((GLOBAL(\change[0]~0_combout ) & (\Add15~25_combout )) # (!GLOBAL(\change[0]~0_combout ) & ((change[4]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add15~25_combout ),
	.datac(\change[0]~0_combout ),
	.datad(change[4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(change[4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \change[4] .lut_mask = "cfc0";
defparam \change[4] .operation_mode = "normal";
defparam \change[4] .output_mode = "comb_only";
defparam \change[4] .register_cascade_mode = "off";
defparam \change[4] .sum_lutc_input = "datac";
defparam \change[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y3_N6
maxii_lcell \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella [1] = (change[4])
// \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT  = CARRY((change[4]))
// \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_29  = CARRY((change[4]))

	.clk(gnd),
	.dataa(change[4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ),
	.cout1(\Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .lut_mask = "aaaa";
defparam \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .output_mode = "comb_only";
defparam \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .register_cascade_mode = "off";
defparam \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y3_N7
maxii_lcell \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout  = (((\Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ),
	.cin1(\Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .cin0_used = "true";
defparam \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .cin1_used = "true";
defparam \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y2_N0
maxii_lcell \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0  = CARRY((\Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ))
// \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_30  = CARRY((\Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ))

	.clk(gnd),
	.dataa(\Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ),
	.cout1(\Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_30 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .lut_mask = "ffaa";
defparam \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .output_mode = "none";
defparam \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y2_N1
maxii_lcell \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout  = \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0  $ (((!\Mod2|auto_generated|divider|divider|StageOut[16]~17_combout  & 
// (!\Mod2|auto_generated|divider|divider|StageOut[16]~18_combout ))))
// \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7  = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[16]~17_combout  & (!\Mod2|auto_generated|divider|divider|StageOut[16]~18_combout  & 
// !\Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 )))
// \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_31  = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[16]~17_combout  & (!\Mod2|auto_generated|divider|divider|StageOut[16]~18_combout  & 
// !\Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_30 )))

	.clk(gnd),
	.dataa(\Mod2|auto_generated|divider|divider|StageOut[16]~17_combout ),
	.datab(\Mod2|auto_generated|divider|divider|StageOut[16]~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ),
	.cin1(\Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ),
	.cout1(\Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_31 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .lut_mask = "e101";
defparam \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y2_N5
maxii_lcell \Mod2|auto_generated|divider|divider|StageOut[18]~22 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[18]~22_combout  = (((change[7] & !\Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(change[7]),
	.datad(\Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[18]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[18]~22 .lut_mask = "00f0";
defparam \Mod2|auto_generated|divider|divider|StageOut[18]~22 .operation_mode = "normal";
defparam \Mod2|auto_generated|divider|divider|StageOut[18]~22 .output_mode = "comb_only";
defparam \Mod2|auto_generated|divider|divider|StageOut[18]~22 .register_cascade_mode = "off";
defparam \Mod2|auto_generated|divider|divider|StageOut[18]~22 .sum_lutc_input = "datac";
defparam \Mod2|auto_generated|divider|divider|StageOut[18]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y2_N9
maxii_lcell \Mod2|auto_generated|divider|divider|StageOut[18]~23 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[18]~23_combout  = (((\Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout  & \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.datad(\Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[18]~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[18]~23 .lut_mask = "f000";
defparam \Mod2|auto_generated|divider|divider|StageOut[18]~23 .operation_mode = "normal";
defparam \Mod2|auto_generated|divider|divider|StageOut[18]~23 .output_mode = "comb_only";
defparam \Mod2|auto_generated|divider|divider|StageOut[18]~23 .register_cascade_mode = "off";
defparam \Mod2|auto_generated|divider|divider|StageOut[18]~23 .sum_lutc_input = "datac";
defparam \Mod2|auto_generated|divider|divider|StageOut[18]~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N5
maxii_lcell \Mod2|auto_generated|divider|divider|StageOut[17]~21 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[17]~21_combout  = (((\Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout  & \Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.datad(\Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[17]~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[17]~21 .lut_mask = "f000";
defparam \Mod2|auto_generated|divider|divider|StageOut[17]~21 .operation_mode = "normal";
defparam \Mod2|auto_generated|divider|divider|StageOut[17]~21 .output_mode = "comb_only";
defparam \Mod2|auto_generated|divider|divider|StageOut[17]~21 .register_cascade_mode = "off";
defparam \Mod2|auto_generated|divider|divider|StageOut[17]~21 .sum_lutc_input = "datac";
defparam \Mod2|auto_generated|divider|divider|StageOut[17]~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y2_N7
maxii_lcell \Mod2|auto_generated|divider|divider|StageOut[17]~20 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[17]~20_combout  = (((change[6] & !\Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(change[6]),
	.datad(\Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[17]~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[17]~20 .lut_mask = "00f0";
defparam \Mod2|auto_generated|divider|divider|StageOut[17]~20 .operation_mode = "normal";
defparam \Mod2|auto_generated|divider|divider|StageOut[17]~20 .output_mode = "comb_only";
defparam \Mod2|auto_generated|divider|divider|StageOut[17]~20 .register_cascade_mode = "off";
defparam \Mod2|auto_generated|divider|divider|StageOut[17]~20 .sum_lutc_input = "datac";
defparam \Mod2|auto_generated|divider|divider|StageOut[17]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y2_N2
maxii_lcell \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout  = \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7  $ (((!\Mod2|auto_generated|divider|divider|StageOut[17]~21_combout  & 
// (!\Mod2|auto_generated|divider|divider|StageOut[17]~20_combout ))))
// \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12  = CARRY((!\Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7  & ((\Mod2|auto_generated|divider|divider|StageOut[17]~21_combout ) # 
// (\Mod2|auto_generated|divider|divider|StageOut[17]~20_combout ))))
// \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_32  = CARRY((!\Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_31  & ((\Mod2|auto_generated|divider|divider|StageOut[17]~21_combout ) # 
// (\Mod2|auto_generated|divider|divider|StageOut[17]~20_combout ))))

	.clk(gnd),
	.dataa(\Mod2|auto_generated|divider|divider|StageOut[17]~21_combout ),
	.datab(\Mod2|auto_generated|divider|divider|StageOut[17]~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ),
	.cin1(\Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ),
	.cout1(\Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_32 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .cin0_used = "true";
defparam \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .cin1_used = "true";
defparam \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .lut_mask = "e10e";
defparam \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y2_N3
maxii_lcell \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0  = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[18]~22_combout  & (!\Mod2|auto_generated|divider|divider|StageOut[18]~23_combout  & 
// !\Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 )))
// \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_33  = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[18]~22_combout  & (!\Mod2|auto_generated|divider|divider|StageOut[18]~23_combout  & 
// !\Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_32 )))

	.clk(gnd),
	.dataa(\Mod2|auto_generated|divider|divider|StageOut[18]~22_combout ),
	.datab(\Mod2|auto_generated|divider|divider|StageOut[18]~23_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ),
	.cin1(\Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ),
	.cout1(\Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_33 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .cin0_used = "true";
defparam \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .cin1_used = "true";
defparam \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .lut_mask = "ff01";
defparam \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .output_mode = "none";
defparam \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .sum_lutc_input = "cin";
defparam \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y2_N4
maxii_lcell \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  = (((!\Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ),
	.cin1(\Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y2_N6
maxii_lcell \Mod2|auto_generated|divider|divider|StageOut[22]~9 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[22]~9_combout  = (!\Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & ((\Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & 
// ((!\Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]))) # (!\Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & (change[5]))))

	.clk(gnd),
	.dataa(change[5]),
	.datab(\Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datac(\Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]),
	.datad(\Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[22]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[22]~9 .lut_mask = "002e";
defparam \Mod2|auto_generated|divider|divider|StageOut[22]~9 .operation_mode = "normal";
defparam \Mod2|auto_generated|divider|divider|StageOut[22]~9 .output_mode = "comb_only";
defparam \Mod2|auto_generated|divider|divider|StageOut[22]~9 .register_cascade_mode = "off";
defparam \Mod2|auto_generated|divider|divider|StageOut[22]~9 .sum_lutc_input = "datac";
defparam \Mod2|auto_generated|divider|divider|StageOut[22]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y2_N6
maxii_lcell \Mod2|auto_generated|divider|divider|StageOut[23]~13 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[23]~13_combout  = (((\Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(\Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[23]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[23]~13 .lut_mask = "f000";
defparam \Mod2|auto_generated|divider|divider|StageOut[23]~13 .operation_mode = "normal";
defparam \Mod2|auto_generated|divider|divider|StageOut[23]~13 .output_mode = "comb_only";
defparam \Mod2|auto_generated|divider|divider|StageOut[23]~13 .register_cascade_mode = "off";
defparam \Mod2|auto_generated|divider|divider|StageOut[23]~13 .sum_lutc_input = "datac";
defparam \Mod2|auto_generated|divider|divider|StageOut[23]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y2_N9
maxii_lcell \Mod2|auto_generated|divider|divider|StageOut[23]~12 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[23]~12_combout  = (!\Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & ((\Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & 
// (\Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout )) # (!\Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & ((change[6])))))

	.clk(gnd),
	.dataa(\Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.datab(change[6]),
	.datac(\Mod2|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(\Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[23]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[23]~12 .lut_mask = "00ac";
defparam \Mod2|auto_generated|divider|divider|StageOut[23]~12 .operation_mode = "normal";
defparam \Mod2|auto_generated|divider|divider|StageOut[23]~12 .output_mode = "comb_only";
defparam \Mod2|auto_generated|divider|divider|StageOut[23]~12 .register_cascade_mode = "off";
defparam \Mod2|auto_generated|divider|divider|StageOut[23]~12 .sum_lutc_input = "datac";
defparam \Mod2|auto_generated|divider|divider|StageOut[23]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y2_N8
maxii_lcell \Mod2|auto_generated|divider|divider|StageOut[22]~19 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[22]~19_combout  = (((\Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(\Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[22]~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[22]~19 .lut_mask = "f000";
defparam \Mod2|auto_generated|divider|divider|StageOut[22]~19 .operation_mode = "normal";
defparam \Mod2|auto_generated|divider|divider|StageOut[22]~19 .output_mode = "comb_only";
defparam \Mod2|auto_generated|divider|divider|StageOut[22]~19 .register_cascade_mode = "off";
defparam \Mod2|auto_generated|divider|divider|StageOut[22]~19 .sum_lutc_input = "datac";
defparam \Mod2|auto_generated|divider|divider|StageOut[22]~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y2_N8
maxii_lcell \Mod2|auto_generated|divider|divider|StageOut[21]~14 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[21]~14_combout  = (((change[4] & !\Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(change[4]),
	.datad(\Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[21]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[21]~14 .lut_mask = "00f0";
defparam \Mod2|auto_generated|divider|divider|StageOut[21]~14 .operation_mode = "normal";
defparam \Mod2|auto_generated|divider|divider|StageOut[21]~14 .output_mode = "comb_only";
defparam \Mod2|auto_generated|divider|divider|StageOut[21]~14 .register_cascade_mode = "off";
defparam \Mod2|auto_generated|divider|divider|StageOut[21]~14 .sum_lutc_input = "datac";
defparam \Mod2|auto_generated|divider|divider|StageOut[21]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y2_N7
maxii_lcell \Mod2|auto_generated|divider|divider|StageOut[21]~15 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[21]~15_combout  = ((!\Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella [1] & ((\Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]),
	.datac(vcc),
	.datad(\Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[21]~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[21]~15 .lut_mask = "3300";
defparam \Mod2|auto_generated|divider|divider|StageOut[21]~15 .operation_mode = "normal";
defparam \Mod2|auto_generated|divider|divider|StageOut[21]~15 .output_mode = "comb_only";
defparam \Mod2|auto_generated|divider|divider|StageOut[21]~15 .register_cascade_mode = "off";
defparam \Mod2|auto_generated|divider|divider|StageOut[21]~15 .sum_lutc_input = "datac";
defparam \Mod2|auto_generated|divider|divider|StageOut[21]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y1_N9
maxii_lcell \change[3] (
// Equation(s):
// change[3] = ((GLOBAL(\change[0]~0_combout ) & (\Add15~15_combout )) # (!GLOBAL(\change[0]~0_combout ) & ((change[3]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add15~15_combout ),
	.datac(\change[0]~0_combout ),
	.datad(change[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(change[3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \change[3] .lut_mask = "cfc0";
defparam \change[3] .operation_mode = "normal";
defparam \change[3] .output_mode = "comb_only";
defparam \change[3] .register_cascade_mode = "off";
defparam \change[3] .sum_lutc_input = "datac";
defparam \change[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y1_N5
maxii_lcell \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella [1] = ((change[3]))
// \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT  = CARRY(((change[3])))
// \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUTCOUT1_29  = CARRY(((change[3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(change[3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT ),
	.cout1(\Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .lut_mask = "cccc";
defparam \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .output_mode = "comb_only";
defparam \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .register_cascade_mode = "off";
defparam \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y1_N6
maxii_lcell \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout  = (((\Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT ),
	.cin1(\Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .cin0_used = "true";
defparam \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .cin1_used = "true";
defparam \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y2_N0
maxii_lcell \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0  = CARRY(((\Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout )))
// \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_30  = CARRY(((\Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 ),
	.cout1(\Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_30 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .lut_mask = "ffcc";
defparam \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .output_mode = "none";
defparam \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y2_N1
maxii_lcell \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout  = \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0  $ (((!\Mod2|auto_generated|divider|divider|StageOut[21]~14_combout  & 
// (!\Mod2|auto_generated|divider|divider|StageOut[21]~15_combout ))))
// \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12  = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[21]~14_combout  & (!\Mod2|auto_generated|divider|divider|StageOut[21]~15_combout  & 
// !\Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 )))
// \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_31  = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[21]~14_combout  & (!\Mod2|auto_generated|divider|divider|StageOut[21]~15_combout  & 
// !\Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_30 )))

	.clk(gnd),
	.dataa(\Mod2|auto_generated|divider|divider|StageOut[21]~14_combout ),
	.datab(\Mod2|auto_generated|divider|divider|StageOut[21]~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 ),
	.cin1(\Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 ),
	.cout1(\Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_31 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .cin0_used = "true";
defparam \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .cin1_used = "true";
defparam \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .lut_mask = "e101";
defparam \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y2_N2
maxii_lcell \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15_combout  = \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12  $ (((!\Mod2|auto_generated|divider|divider|StageOut[22]~9_combout  & 
// (!\Mod2|auto_generated|divider|divider|StageOut[22]~19_combout ))))
// \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17  = CARRY((!\Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12  & ((\Mod2|auto_generated|divider|divider|StageOut[22]~9_combout ) # 
// (\Mod2|auto_generated|divider|divider|StageOut[22]~19_combout ))))
// \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_32  = CARRY((!\Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_31  & ((\Mod2|auto_generated|divider|divider|StageOut[22]~9_combout ) # 
// (\Mod2|auto_generated|divider|divider|StageOut[22]~19_combout ))))

	.clk(gnd),
	.dataa(\Mod2|auto_generated|divider|divider|StageOut[22]~9_combout ),
	.datab(\Mod2|auto_generated|divider|divider|StageOut[22]~19_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 ),
	.cin1(\Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 ),
	.cout1(\Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_32 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .cin0_used = "true";
defparam \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .cin1_used = "true";
defparam \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .lut_mask = "e10e";
defparam \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .operation_mode = "arithmetic";
defparam \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .output_mode = "comb_only";
defparam \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .register_cascade_mode = "off";
defparam \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .sum_lutc_input = "cin";
defparam \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y2_N3
maxii_lcell \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7_cout0  = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[23]~13_combout  & (!\Mod2|auto_generated|divider|divider|StageOut[23]~12_combout  & 
// !\Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 )))
// \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_33  = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[23]~13_combout  & (!\Mod2|auto_generated|divider|divider|StageOut[23]~12_combout  & 
// !\Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_32 )))

	.clk(gnd),
	.dataa(\Mod2|auto_generated|divider|divider|StageOut[23]~13_combout ),
	.datab(\Mod2|auto_generated|divider|divider|StageOut[23]~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 ),
	.cin1(\Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 ),
	.regout(),
	.cout(),
	.cout0(\Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7_cout0 ),
	.cout1(\Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_33 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .cin0_used = "true";
defparam \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .cin1_used = "true";
defparam \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .lut_mask = "ff01";
defparam \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .operation_mode = "arithmetic";
defparam \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .output_mode = "none";
defparam \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .register_cascade_mode = "off";
defparam \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .sum_lutc_input = "cin";
defparam \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y2_N4
maxii_lcell \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  = (((!\Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7_cout0 ),
	.cin1(\Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y2_N6
maxii_lcell \Mod2|auto_generated|divider|divider|StageOut[28]~10 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[28]~10_combout  = (!\Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & ((\Mod2|auto_generated|divider|divider|StageOut[22]~9_combout ) # 
// ((\Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout  & \Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ),
	.datab(\Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datac(\Mod2|auto_generated|divider|divider|StageOut[22]~9_combout ),
	.datad(\Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[28]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[28]~10 .lut_mask = "00f8";
defparam \Mod2|auto_generated|divider|divider|StageOut[28]~10 .operation_mode = "normal";
defparam \Mod2|auto_generated|divider|divider|StageOut[28]~10 .output_mode = "comb_only";
defparam \Mod2|auto_generated|divider|divider|StageOut[28]~10 .register_cascade_mode = "off";
defparam \Mod2|auto_generated|divider|divider|StageOut[28]~10 .sum_lutc_input = "datac";
defparam \Mod2|auto_generated|divider|divider|StageOut[28]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y2_N7
maxii_lcell \Mod2|auto_generated|divider|divider|StageOut[28]~11 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[28]~11_combout  = (((\Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15_combout  & \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15_combout ),
	.datad(\Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[28]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[28]~11 .lut_mask = "f000";
defparam \Mod2|auto_generated|divider|divider|StageOut[28]~11 .operation_mode = "normal";
defparam \Mod2|auto_generated|divider|divider|StageOut[28]~11 .output_mode = "comb_only";
defparam \Mod2|auto_generated|divider|divider|StageOut[28]~11 .register_cascade_mode = "off";
defparam \Mod2|auto_generated|divider|divider|StageOut[28]~11 .sum_lutc_input = "datac";
defparam \Mod2|auto_generated|divider|divider|StageOut[28]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y2_N8
maxii_lcell \Mod2|auto_generated|divider|divider|StageOut[27]~16 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[27]~16_combout  = (\Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout  & (((\Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[27]~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[27]~16 .lut_mask = "aa00";
defparam \Mod2|auto_generated|divider|divider|StageOut[27]~16 .operation_mode = "normal";
defparam \Mod2|auto_generated|divider|divider|StageOut[27]~16 .output_mode = "comb_only";
defparam \Mod2|auto_generated|divider|divider|StageOut[27]~16 .register_cascade_mode = "off";
defparam \Mod2|auto_generated|divider|divider|StageOut[27]~16 .sum_lutc_input = "datac";
defparam \Mod2|auto_generated|divider|divider|StageOut[27]~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y2_N5
maxii_lcell \Mod2|auto_generated|divider|divider|StageOut[27]~6 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[27]~6_combout  = (!\Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & ((\Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & 
// ((!\Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]))) # (!\Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & (change[4]))))

	.clk(gnd),
	.dataa(change[4]),
	.datab(\Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]),
	.datac(\Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.datad(\Mod2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[27]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[27]~6 .lut_mask = "030a";
defparam \Mod2|auto_generated|divider|divider|StageOut[27]~6 .operation_mode = "normal";
defparam \Mod2|auto_generated|divider|divider|StageOut[27]~6 .output_mode = "comb_only";
defparam \Mod2|auto_generated|divider|divider|StageOut[27]~6 .register_cascade_mode = "off";
defparam \Mod2|auto_generated|divider|divider|StageOut[27]~6 .sum_lutc_input = "datac";
defparam \Mod2|auto_generated|divider|divider|StageOut[27]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y2_N5
maxii_lcell \Mod2|auto_generated|divider|divider|StageOut[26]~4 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[26]~4_combout  = ((change[3] & ((!\Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(change[3]),
	.datac(vcc),
	.datad(\Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[26]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[26]~4 .lut_mask = "00cc";
defparam \Mod2|auto_generated|divider|divider|StageOut[26]~4 .operation_mode = "normal";
defparam \Mod2|auto_generated|divider|divider|StageOut[26]~4 .output_mode = "comb_only";
defparam \Mod2|auto_generated|divider|divider|StageOut[26]~4 .register_cascade_mode = "off";
defparam \Mod2|auto_generated|divider|divider|StageOut[26]~4 .sum_lutc_input = "datac";
defparam \Mod2|auto_generated|divider|divider|StageOut[26]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y2_N9
maxii_lcell \Mod2|auto_generated|divider|divider|StageOut[26]~5 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[26]~5_combout  = (((!\Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella [1] & \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella [1]),
	.datad(\Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[26]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[26]~5 .lut_mask = "0f00";
defparam \Mod2|auto_generated|divider|divider|StageOut[26]~5 .operation_mode = "normal";
defparam \Mod2|auto_generated|divider|divider|StageOut[26]~5 .output_mode = "comb_only";
defparam \Mod2|auto_generated|divider|divider|StageOut[26]~5 .register_cascade_mode = "off";
defparam \Mod2|auto_generated|divider|divider|StageOut[26]~5 .sum_lutc_input = "datac";
defparam \Mod2|auto_generated|divider|divider|StageOut[26]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N9
maxii_lcell \change[2] (
// Equation(s):
// change[2] = ((GLOBAL(\change[0]~0_combout ) & (\Add15~10_combout )) # (!GLOBAL(\change[0]~0_combout ) & ((change[2]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add15~10_combout ),
	.datac(\change[0]~0_combout ),
	.datad(change[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(change[2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \change[2] .lut_mask = "cfc0";
defparam \change[2] .operation_mode = "normal";
defparam \change[2] .output_mode = "comb_only";
defparam \change[2] .register_cascade_mode = "off";
defparam \change[2] .sum_lutc_input = "datac";
defparam \change[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N6
maxii_lcell \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[1] (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella [1] = ((change[2]))
// \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUT  = CARRY(((change[2])))
// \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUTCOUT1_29  = CARRY(((change[2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(change[2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUT ),
	.cout1(\Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[1] .lut_mask = "cccc";
defparam \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[1] .output_mode = "comb_only";
defparam \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[1] .register_cascade_mode = "off";
defparam \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N7
maxii_lcell \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27_combout  = (((\Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUT ),
	.cin1(\Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 .cin0_used = "true";
defparam \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 .cin1_used = "true";
defparam \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y2_N0
maxii_lcell \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17_cout0  = CARRY((\Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27_combout ))
// \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17COUT1_30  = CARRY((\Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27_combout ))

	.clk(gnd),
	.dataa(\Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17_cout0 ),
	.cout1(\Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17COUT1_30 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 .lut_mask = "ffaa";
defparam \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 .output_mode = "none";
defparam \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 .sum_lutc_input = "datac";
defparam \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y2_N1
maxii_lcell \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5_combout  = \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17_cout0  $ (((!\Mod2|auto_generated|divider|divider|StageOut[26]~4_combout  & 
// (!\Mod2|auto_generated|divider|divider|StageOut[26]~5_combout ))))
// \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7  = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[26]~4_combout  & (!\Mod2|auto_generated|divider|divider|StageOut[26]~5_combout  & 
// !\Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17_cout0 )))
// \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7COUT1_31  = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[26]~4_combout  & (!\Mod2|auto_generated|divider|divider|StageOut[26]~5_combout  & 
// !\Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17COUT1_30 )))

	.clk(gnd),
	.dataa(\Mod2|auto_generated|divider|divider|StageOut[26]~4_combout ),
	.datab(\Mod2|auto_generated|divider|divider|StageOut[26]~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17_cout0 ),
	.cin1(\Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 ),
	.cout1(\Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7COUT1_31 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .lut_mask = "e101";
defparam \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y2_N2
maxii_lcell \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20_combout  = \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7  $ (((!\Mod2|auto_generated|divider|divider|StageOut[27]~16_combout  & 
// (!\Mod2|auto_generated|divider|divider|StageOut[27]~6_combout ))))
// \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22  = CARRY((!\Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7  & ((\Mod2|auto_generated|divider|divider|StageOut[27]~16_combout ) # 
// (\Mod2|auto_generated|divider|divider|StageOut[27]~6_combout ))))
// \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_32  = CARRY((!\Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7COUT1_31  & ((\Mod2|auto_generated|divider|divider|StageOut[27]~16_combout ) # 
// (\Mod2|auto_generated|divider|divider|StageOut[27]~6_combout ))))

	.clk(gnd),
	.dataa(\Mod2|auto_generated|divider|divider|StageOut[27]~16_combout ),
	.datab(\Mod2|auto_generated|divider|divider|StageOut[27]~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 ),
	.cin1(\Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 ),
	.cout1(\Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_32 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .cin0_used = "true";
defparam \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .cin1_used = "true";
defparam \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .lut_mask = "e10e";
defparam \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .operation_mode = "arithmetic";
defparam \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .output_mode = "comb_only";
defparam \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .register_cascade_mode = "off";
defparam \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .sum_lutc_input = "cin";
defparam \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y2_N3
maxii_lcell \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12_cout0  = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[28]~10_combout  & (!\Mod2|auto_generated|divider|divider|StageOut[28]~11_combout  & 
// !\Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 )))
// \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12COUT1_33  = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[28]~10_combout  & (!\Mod2|auto_generated|divider|divider|StageOut[28]~11_combout  & 
// !\Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_32 )))

	.clk(gnd),
	.dataa(\Mod2|auto_generated|divider|divider|StageOut[28]~10_combout ),
	.datab(\Mod2|auto_generated|divider|divider|StageOut[28]~11_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 ),
	.cin1(\Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 ),
	.regout(),
	.cout(),
	.cout0(\Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12_cout0 ),
	.cout1(\Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12COUT1_33 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 .cin0_used = "true";
defparam \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 .cin1_used = "true";
defparam \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 .lut_mask = "ff01";
defparam \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 .operation_mode = "arithmetic";
defparam \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 .output_mode = "none";
defparam \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 .register_cascade_mode = "off";
defparam \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 .sum_lutc_input = "cin";
defparam \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y2_N4
maxii_lcell \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  = (((!\Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12_cout0 ),
	.cin1(\Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N1
maxii_lcell \Mod2|auto_generated|divider|divider|StageOut[31]~0 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[31]~0_combout  = (((!\Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & change[2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.datad(change[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[31]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[31]~0 .lut_mask = "0f00";
defparam \Mod2|auto_generated|divider|divider|StageOut[31]~0 .operation_mode = "normal";
defparam \Mod2|auto_generated|divider|divider|StageOut[31]~0 .output_mode = "comb_only";
defparam \Mod2|auto_generated|divider|divider|StageOut[31]~0 .register_cascade_mode = "off";
defparam \Mod2|auto_generated|divider|divider|StageOut[31]~0 .sum_lutc_input = "datac";
defparam \Mod2|auto_generated|divider|divider|StageOut[31]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N4
maxii_lcell \Mod2|auto_generated|divider|divider|StageOut[31]~1 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[31]~1_combout  = (!\Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella [1] & (((\Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella [1]),
	.datab(vcc),
	.datac(\Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[31]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[31]~1 .lut_mask = "5050";
defparam \Mod2|auto_generated|divider|divider|StageOut[31]~1 .operation_mode = "normal";
defparam \Mod2|auto_generated|divider|divider|StageOut[31]~1 .output_mode = "comb_only";
defparam \Mod2|auto_generated|divider|divider|StageOut[31]~1 .register_cascade_mode = "off";
defparam \Mod2|auto_generated|divider|divider|StageOut[31]~1 .sum_lutc_input = "datac";
defparam \Mod2|auto_generated|divider|divider|StageOut[31]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y3_N8
maxii_lcell \change[1] (
// Equation(s):
// change[1] = ((GLOBAL(\change[0]~0_combout ) & (\Add15~5_combout )) # (!GLOBAL(\change[0]~0_combout ) & ((change[1]))))

	.clk(gnd),
	.dataa(\Add15~5_combout ),
	.datab(vcc),
	.datac(\change[0]~0_combout ),
	.datad(change[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(change[1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \change[1] .lut_mask = "afa0";
defparam \change[1] .operation_mode = "normal";
defparam \change[1] .output_mode = "comb_only";
defparam \change[1] .register_cascade_mode = "off";
defparam \change[1] .sum_lutc_input = "datac";
defparam \change[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y3_N2
maxii_lcell \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[1] (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella [1] = (change[1])
// \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUT  = CARRY((change[1]))
// \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUTCOUT1_29  = CARRY((change[1]))

	.clk(gnd),
	.dataa(change[1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUT ),
	.cout1(\Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[1] .lut_mask = "aaaa";
defparam \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[1] .output_mode = "comb_only";
defparam \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[1] .register_cascade_mode = "off";
defparam \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y3_N3
maxii_lcell \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27_combout  = (((\Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUT ),
	.cin1(\Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .cin0_used = "true";
defparam \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .cin1_used = "true";
defparam \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N5
maxii_lcell \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22_cout0  = CARRY(((\Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27_combout )))
// \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22COUT1_30  = CARRY(((\Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22_cout0 ),
	.cout1(\Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22COUT1_30 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 .lut_mask = "ffcc";
defparam \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 .output_mode = "none";
defparam \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N6
maxii_lcell \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout  = \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22_cout0  $ (((!\Mod2|auto_generated|divider|divider|StageOut[31]~0_combout  & 
// (!\Mod2|auto_generated|divider|divider|StageOut[31]~1_combout ))))
// \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7  = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[31]~0_combout  & (!\Mod2|auto_generated|divider|divider|StageOut[31]~1_combout  & 
// !\Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22_cout0 )))
// \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7COUT1_31  = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[31]~0_combout  & (!\Mod2|auto_generated|divider|divider|StageOut[31]~1_combout  & 
// !\Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22COUT1_30 )))

	.clk(gnd),
	.dataa(\Mod2|auto_generated|divider|divider|StageOut[31]~0_combout ),
	.datab(\Mod2|auto_generated|divider|divider|StageOut[31]~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22_cout0 ),
	.cin1(\Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 ),
	.cout1(\Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7COUT1_31 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .lut_mask = "e101";
defparam \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N4
maxii_lcell \Mod2|auto_generated|divider|divider|StageOut[33]~7 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[33]~7_combout  = (!\Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & ((\Mod2|auto_generated|divider|divider|StageOut[27]~6_combout ) # 
// ((\Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & \Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout ))))

	.clk(gnd),
	.dataa(\Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.datab(\Mod2|auto_generated|divider|divider|StageOut[27]~6_combout ),
	.datac(\Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout ),
	.datad(\Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[33]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[33]~7 .lut_mask = "00ec";
defparam \Mod2|auto_generated|divider|divider|StageOut[33]~7 .operation_mode = "normal";
defparam \Mod2|auto_generated|divider|divider|StageOut[33]~7 .output_mode = "comb_only";
defparam \Mod2|auto_generated|divider|divider|StageOut[33]~7 .register_cascade_mode = "off";
defparam \Mod2|auto_generated|divider|divider|StageOut[33]~7 .sum_lutc_input = "datac";
defparam \Mod2|auto_generated|divider|divider|StageOut[33]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N1
maxii_lcell \Mod2|auto_generated|divider|divider|StageOut[33]~8 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[33]~8_combout  = (((\Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20_combout  & \Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20_combout ),
	.datad(\Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[33]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[33]~8 .lut_mask = "f000";
defparam \Mod2|auto_generated|divider|divider|StageOut[33]~8 .operation_mode = "normal";
defparam \Mod2|auto_generated|divider|divider|StageOut[33]~8 .output_mode = "comb_only";
defparam \Mod2|auto_generated|divider|divider|StageOut[33]~8 .register_cascade_mode = "off";
defparam \Mod2|auto_generated|divider|divider|StageOut[33]~8 .sum_lutc_input = "datac";
defparam \Mod2|auto_generated|divider|divider|StageOut[33]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N5
maxii_lcell \Mod2|auto_generated|divider|divider|StageOut[32]~2 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[32]~2_combout  = ((\Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & ((\Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.datac(vcc),
	.datad(\Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[32]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[32]~2 .lut_mask = "cc00";
defparam \Mod2|auto_generated|divider|divider|StageOut[32]~2 .operation_mode = "normal";
defparam \Mod2|auto_generated|divider|divider|StageOut[32]~2 .output_mode = "comb_only";
defparam \Mod2|auto_generated|divider|divider|StageOut[32]~2 .register_cascade_mode = "off";
defparam \Mod2|auto_generated|divider|divider|StageOut[32]~2 .sum_lutc_input = "datac";
defparam \Mod2|auto_generated|divider|divider|StageOut[32]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N2
maxii_lcell \Mod2|auto_generated|divider|divider|StageOut[32]~3 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[32]~3_combout  = (!\Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & ((\Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & 
// (!\Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella [1])) # (!\Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & ((change[3])))))

	.clk(gnd),
	.dataa(\Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella [1]),
	.datab(change[3]),
	.datac(\Mod2|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.datad(\Mod2|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[32]~3 .lut_mask = "005c";
defparam \Mod2|auto_generated|divider|divider|StageOut[32]~3 .operation_mode = "normal";
defparam \Mod2|auto_generated|divider|divider|StageOut[32]~3 .output_mode = "comb_only";
defparam \Mod2|auto_generated|divider|divider|StageOut[32]~3 .register_cascade_mode = "off";
defparam \Mod2|auto_generated|divider|divider|StageOut[32]~3 .sum_lutc_input = "datac";
defparam \Mod2|auto_generated|divider|divider|StageOut[32]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N7
maxii_lcell \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10_combout  = \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7  $ (((!\Mod2|auto_generated|divider|divider|StageOut[32]~2_combout  & 
// (!\Mod2|auto_generated|divider|divider|StageOut[32]~3_combout ))))
// \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12  = CARRY((!\Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7  & ((\Mod2|auto_generated|divider|divider|StageOut[32]~2_combout ) # 
// (\Mod2|auto_generated|divider|divider|StageOut[32]~3_combout ))))
// \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12COUT1_32  = CARRY((!\Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7COUT1_31  & ((\Mod2|auto_generated|divider|divider|StageOut[32]~2_combout ) # 
// (\Mod2|auto_generated|divider|divider|StageOut[32]~3_combout ))))

	.clk(gnd),
	.dataa(\Mod2|auto_generated|divider|divider|StageOut[32]~2_combout ),
	.datab(\Mod2|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 ),
	.cin1(\Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 ),
	.cout1(\Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12COUT1_32 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 .cin0_used = "true";
defparam \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 .cin1_used = "true";
defparam \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 .lut_mask = "e10e";
defparam \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N8
maxii_lcell \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout0  = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[33]~7_combout  & (!\Mod2|auto_generated|divider|divider|StageOut[33]~8_combout  & 
// !\Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 )))
// \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17COUT1_33  = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[33]~7_combout  & (!\Mod2|auto_generated|divider|divider|StageOut[33]~8_combout  & 
// !\Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12COUT1_32 )))

	.clk(gnd),
	.dataa(\Mod2|auto_generated|divider|divider|StageOut[33]~7_combout ),
	.datab(\Mod2|auto_generated|divider|divider|StageOut[33]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 ),
	.cin1(\Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout0 ),
	.cout1(\Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17COUT1_33 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .cin0_used = "true";
defparam \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .cin1_used = "true";
defparam \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .lut_mask = "ff01";
defparam \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .output_mode = "none";
defparam \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .sum_lutc_input = "cin";
defparam \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N9
maxii_lcell \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout  = (((!\Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout0 ),
	.cin1(\Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N0
maxii_lcell \data~25 (
// Equation(s):
// \data~25_combout  = (\Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout  & (((\Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout )))) # 
// (!\Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout  & ((\Mod2|auto_generated|divider|divider|StageOut[31]~0_combout ) # ((\Mod2|auto_generated|divider|divider|StageOut[31]~1_combout ))))

	.clk(gnd),
	.dataa(\Mod2|auto_generated|divider|divider|StageOut[31]~0_combout ),
	.datab(\Mod2|auto_generated|divider|divider|StageOut[31]~1_combout ),
	.datac(\Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout ),
	.datad(\Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data~25 .lut_mask = "f0ee";
defparam \data~25 .operation_mode = "normal";
defparam \data~25 .output_mode = "comb_only";
defparam \data~25 .register_cascade_mode = "off";
defparam \data~25 .sum_lutc_input = "datac";
defparam \data~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N3
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella [1] = ((\Add8~20_combout ))
// \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT  = CARRY(((\Add8~20_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_24  = CARRY(((\Add8~20_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add8~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_24 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .lut_mask = "cccc";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N4
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .lut_mask = "f0f0";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N6
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0  = CARRY((\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ))
// \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25  = CARRY((\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .lut_mask = "ffaa";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .output_mode = "none";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N7
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout  = \Add8~35_combout  $ ((((!\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ))))
// \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7  = CARRY((!\Add8~35_combout  & ((!\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ))))
// \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26  = CARRY((!\Add8~35_combout  & ((!\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25 ))))

	.clk(gnd),
	.dataa(\Add8~35_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .lut_mask = "a505";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N8
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout  = (\Add8~30_combout  $ ((!\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 )))
// \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12  = CARRY(((\Add8~30_combout  & !\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 )))
// \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_27  = CARRY(((\Add8~30_combout  & !\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add8~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_27 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .lut_mask = "c30c";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N9
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .lut_mask = "f0f0";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N1
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[18]~23 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[18]~23_combout  = ((\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[18]~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~23 .lut_mask = "cc00";
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~23 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~23 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~23 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~23 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N4
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[18]~22 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[18]~22_combout  = (((!\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & \Add8~30_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(\Add8~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[18]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~22 .lut_mask = "0f00";
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~22 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~22 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~22 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~22 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N0
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[17]~21 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[17]~21_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout  & \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[17]~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[17]~21 .lut_mask = "f000";
defparam \Mod0|auto_generated|divider|divider|StageOut[17]~21 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[17]~21 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[17]~21 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[17]~21 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[17]~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N0
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[17]~20 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[17]~20_combout  = ((\Add8~35_combout  & (!\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add8~35_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[17]~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[17]~20 .lut_mask = "0c0c";
defparam \Mod0|auto_generated|divider|divider|StageOut[17]~20 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[17]~20 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[17]~20 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[17]~20 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[17]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N5
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[16]~18 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[16]~18_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella [1] & (((\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[16]~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~18 .lut_mask = "5500";
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~18 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~18 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~18 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~18 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N2
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[16]~17 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[16]~17_combout  = ((\Add8~20_combout  & ((!\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add8~20_combout ),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[16]~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~17 .lut_mask = "00cc";
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~17 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~17 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~17 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~17 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N0
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1] = ((\Add8~25_combout ))
// \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT  = CARRY(((\Add8~25_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_29  = CARRY(((\Add8~25_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add8~25_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .lut_mask = "cccc";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N1
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N5
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0  = CARRY(((\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_30  = CARRY(((\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_30 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .lut_mask = "ffcc";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .output_mode = "none";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N6
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout  = \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0  $ (((!\Mod0|auto_generated|divider|divider|StageOut[16]~18_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[16]~17_combout ))))
// \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[16]~18_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[16]~17_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 )))
// \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_31  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[16]~18_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[16]~17_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_30 )))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[16]~18_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[16]~17_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_31 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .lut_mask = "e101";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N7
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout  = \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7  $ (((!\Mod0|auto_generated|divider|divider|StageOut[17]~21_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[17]~20_combout ))))
// \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7  & ((\Mod0|auto_generated|divider|divider|StageOut[17]~21_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[17]~20_combout ))))
// \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_32  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_31  & ((\Mod0|auto_generated|divider|divider|StageOut[17]~21_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[17]~20_combout ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[17]~21_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[17]~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_32 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .lut_mask = "e10e";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N8
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[18]~23_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[18]~22_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 )))
// \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_33  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[18]~23_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[18]~22_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_32 )))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[18]~23_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[18]~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_33 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .lut_mask = "ff01";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .output_mode = "none";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N9
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  = (((!\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N1
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[23]~12 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[23]~12_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & 
// (\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout )) # (!\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & ((\Add8~35_combout )))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.datac(\Add8~35_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[23]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[23]~12 .lut_mask = "00d8";
defparam \Mod0|auto_generated|divider|divider|StageOut[23]~12 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[23]~12 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[23]~12 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[23]~12 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[23]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N2
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[23]~13 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[23]~13_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout  & \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[23]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[23]~13 .lut_mask = "f000";
defparam \Mod0|auto_generated|divider|divider|StageOut[23]~13 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[23]~13 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[23]~13 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[23]~13 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[23]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N8
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[22]~19 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[22]~19_combout  = ((\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout  & (\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[22]~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[22]~19 .lut_mask = "c0c0";
defparam \Mod0|auto_generated|divider|divider|StageOut[22]~19 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[22]~19 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[22]~19 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[22]~19 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[22]~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N3
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[22]~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[22]~9_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & 
// ((!\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]))) # (!\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & (\Add8~20_combout ))))

	.clk(gnd),
	.dataa(\Add8~20_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[22]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[22]~9 .lut_mask = "003a";
defparam \Mod0|auto_generated|divider|divider|StageOut[22]~9 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[22]~9 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[22]~9 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[22]~9 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[22]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N6
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[21]~14 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[21]~14_combout  = (\Add8~25_combout  & (((!\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\Add8~25_combout ),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[21]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[21]~14 .lut_mask = "0a0a";
defparam \Mod0|auto_generated|divider|divider|StageOut[21]~14 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[21]~14 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[21]~14 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[21]~14 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[21]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N7
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[21]~15 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[21]~15_combout  = (((!\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1] & \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[21]~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[21]~15 .lut_mask = "0f00";
defparam \Mod0|auto_generated|divider|divider|StageOut[21]~15 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[21]~15 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[21]~15 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[21]~15 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[21]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N8
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella [1] = ((\Add8~10_combout ))
// \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT  = CARRY(((\Add8~10_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUTCOUT1_29  = CARRY(((\Add8~10_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add8~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .lut_mask = "cccc";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N9
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N0
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0  = CARRY(((\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_30  = CARRY(((\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_30 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .lut_mask = "ffcc";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .output_mode = "none";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N1
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout  = \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0  $ (((!\Mod0|auto_generated|divider|divider|StageOut[21]~14_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[21]~15_combout ))))
// \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[21]~14_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[21]~15_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 )))
// \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_31  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[21]~14_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[21]~15_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_30 )))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[21]~14_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[21]~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_31 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .lut_mask = "e101";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N2
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15_combout  = \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12  $ (((!\Mod0|auto_generated|divider|divider|StageOut[22]~19_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[22]~9_combout ))))
// \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12  & ((\Mod0|auto_generated|divider|divider|StageOut[22]~19_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[22]~9_combout ))))
// \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_32  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_31  & ((\Mod0|auto_generated|divider|divider|StageOut[22]~19_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[22]~9_combout ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[22]~19_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[22]~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_32 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .lut_mask = "e10e";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N3
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7_cout0  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[23]~12_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[23]~13_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 )))
// \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_33  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[23]~12_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[23]~13_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_32 )))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[23]~12_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[23]~13_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7_cout0 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_33 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .lut_mask = "ff01";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .output_mode = "none";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N4
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  = (((!\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7_cout0 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N7
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[28]~11 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[28]~11_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[28]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[28]~11 .lut_mask = "f000";
defparam \Mod0|auto_generated|divider|divider|StageOut[28]~11 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[28]~11 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[28]~11 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[28]~11 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[28]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N9
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[28]~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[28]~10_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[22]~9_combout ) # 
// ((\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[22]~9_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[28]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[28]~10 .lut_mask = "00f8";
defparam \Mod0|auto_generated|divider|divider|StageOut[28]~10 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[28]~10 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[28]~10 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[28]~10 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[28]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N5
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[27]~6 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[27]~6_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & 
// ((!\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]))) # (!\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & (\Add8~25_combout ))))

	.clk(gnd),
	.dataa(\Add8~25_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[27]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~6 .lut_mask = "003a";
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~6 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~6 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~6 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~6 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N9
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[27]~16 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[27]~16_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[27]~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~16 .lut_mask = "f000";
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~16 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~16 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~16 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~16 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N5
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[26]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[26]~4_combout  = (((\Add8~10_combout  & !\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add8~10_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[26]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[26]~4 .lut_mask = "00f0";
defparam \Mod0|auto_generated|divider|divider|StageOut[26]~4 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[26]~4 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[26]~4 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[26]~4 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[26]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N5
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[26]~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[26]~5_combout  = (((!\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella [1] & \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella [1]),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[26]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[26]~5 .lut_mask = "0f00";
defparam \Mod0|auto_generated|divider|divider|StageOut[26]~5 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[26]~5 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[26]~5 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[26]~5 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[26]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y3_N5
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1] (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella [1] = ((\Add8~15_combout ))
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUT  = CARRY(((\Add8~15_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUTCOUT1_29  = CARRY(((\Add8~15_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add8~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUT ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1] .lut_mask = "cccc";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1] .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1] .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y3_N6
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUT ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N0
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17_cout0  = CARRY((\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27_combout ))
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17COUT1_30  = CARRY((\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27_combout ))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17_cout0 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17COUT1_30 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 .lut_mask = "ffaa";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 .output_mode = "none";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N1
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5_combout  = \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17_cout0  $ (((!\Mod0|auto_generated|divider|divider|StageOut[26]~4_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[26]~5_combout ))))
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[26]~4_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[26]~5_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17_cout0 )))
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7COUT1_31  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[26]~4_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[26]~5_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17COUT1_30 )))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[26]~4_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[26]~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17_cout0 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7COUT1_31 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .lut_mask = "e101";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N2
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20_combout  = \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7  $ (((!\Mod0|auto_generated|divider|divider|StageOut[27]~6_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[27]~16_combout ))))
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7  & ((\Mod0|auto_generated|divider|divider|StageOut[27]~6_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[27]~16_combout ))))
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_32  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7COUT1_31  & ((\Mod0|auto_generated|divider|divider|StageOut[27]~6_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[27]~16_combout ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[27]~6_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[27]~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_32 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .lut_mask = "e10e";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N3
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12_cout0  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[28]~11_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[28]~10_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 )))
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12COUT1_33  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[28]~11_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[28]~10_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_32 )))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[28]~11_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[28]~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12_cout0 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12COUT1_33 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 .lut_mask = "ff01";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 .output_mode = "none";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N4
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  = (((!\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12_cout0 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N4
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[31]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[31]~0_combout  = ((\Add8~15_combout  & ((!\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add8~15_combout ),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[31]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[31]~0 .lut_mask = "00cc";
defparam \Mod0|auto_generated|divider|divider|StageOut[31]~0 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[31]~0 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[31]~0 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[31]~0 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[31]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N2
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[31]~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[31]~1_combout  = ((!\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella [1] & ((\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella [1]),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[31]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[31]~1 .lut_mask = "3300";
defparam \Mod0|auto_generated|divider|divider|StageOut[31]~1 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[31]~1 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[31]~1 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[31]~1 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[31]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N8
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1] (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella [1] = (\Add8~0_combout )
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUT  = CARRY((\Add8~0_combout ))
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUTCOUT1_29  = CARRY((\Add8~0_combout ))

	.clk(gnd),
	.dataa(\Add8~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUT ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1] .lut_mask = "aaaa";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1] .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1] .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N9
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUT ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N5
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22_cout0  = CARRY(((\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22COUT1_30  = CARRY(((\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22_cout0 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22COUT1_30 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 .lut_mask = "ffcc";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 .output_mode = "none";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N6
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout  = \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22_cout0  $ (((!\Mod0|auto_generated|divider|divider|StageOut[31]~0_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[31]~1_combout ))))
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[31]~0_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[31]~1_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22_cout0 )))
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7COUT1_31  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[31]~0_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[31]~1_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22COUT1_30 )))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[31]~0_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[31]~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22_cout0 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7COUT1_31 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .lut_mask = "e101";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N7
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[33]~8 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[33]~8_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[33]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[33]~8 .lut_mask = "f000";
defparam \Mod0|auto_generated|divider|divider|StageOut[33]~8 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[33]~8 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[33]~8 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[33]~8 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[33]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N0
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[33]~7 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[33]~7_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[27]~6_combout ) # 
// ((\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout  & \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[27]~6_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[33]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[33]~7 .lut_mask = "00ec";
defparam \Mod0|auto_generated|divider|divider|StageOut[33]~7 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[33]~7 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[33]~7 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[33]~7 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[33]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N6
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[32]~3 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[32]~3_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & 
// (!\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella [1])) # (!\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & ((\Add8~10_combout )))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella [1]),
	.datab(\Add8~10_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[32]~3 .lut_mask = "050c";
defparam \Mod0|auto_generated|divider|divider|StageOut[32]~3 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[32]~3 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[32]~3 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[32]~3 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[32]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N8
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[32]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[32]~2_combout  = ((\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5_combout  & (\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[32]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[32]~2 .lut_mask = "c0c0";
defparam \Mod0|auto_generated|divider|divider|StageOut[32]~2 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[32]~2 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[32]~2 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[32]~2 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[32]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N7
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10_combout  = \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7  $ (((!\Mod0|auto_generated|divider|divider|StageOut[32]~3_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[32]~2_combout ))))
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7  & ((\Mod0|auto_generated|divider|divider|StageOut[32]~3_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[32]~2_combout ))))
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12COUT1_32  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7COUT1_31  & ((\Mod0|auto_generated|divider|divider|StageOut[32]~3_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[32]~2_combout ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[32]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12COUT1_32 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 .lut_mask = "e10e";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N8
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout0  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[33]~8_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[33]~7_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 )))
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17COUT1_33  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[33]~8_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[33]~7_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12COUT1_32 )))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[33]~8_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[33]~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout0 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17COUT1_33 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .lut_mask = "ff01";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .output_mode = "none";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N9
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout  = (((!\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout0 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N3
maxii_lcell \data~24 (
// Equation(s):
// \data~24_combout  = (\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout  & (((\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout )))) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[31]~0_combout ) # ((\Mod0|auto_generated|divider|divider|StageOut[31]~1_combout ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[31]~0_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[31]~1_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data~24 .lut_mask = "f0ee";
defparam \data~24 .operation_mode = "normal";
defparam \data~24 .output_mode = "comb_only";
defparam \data~24 .register_cascade_mode = "off";
defparam \data~24 .sum_lutc_input = "datac";
defparam \data~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N6
maxii_lcell \data~26 (
// Equation(s):
// \data~26_combout  = (\data~2_combout  & (((\data~24_combout )))) # (!\data~2_combout  & (!key[7] & (\data~25_combout )))

	.clk(gnd),
	.dataa(key[7]),
	.datab(\data~2_combout ),
	.datac(\data~25_combout ),
	.datad(\data~24_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data~26 .lut_mask = "dc10";
defparam \data~26 .operation_mode = "normal";
defparam \data~26 .output_mode = "comb_only";
defparam \data~26 .register_cascade_mode = "off";
defparam \data~26 .sum_lutc_input = "datac";
defparam \data~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N6
maxii_lcell \data~1 (
// Equation(s):
// \data~1_combout  = (((cntp[2]) # (!cntp[1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(cntp[1]),
	.datad(cntp[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data~1 .lut_mask = "ff0f";
defparam \data~1 .operation_mode = "normal";
defparam \data~1 .output_mode = "comb_only";
defparam \data~1 .register_cascade_mode = "off";
defparam \data~1 .sum_lutc_input = "datac";
defparam \data~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N0
maxii_lcell \data~8 (
// Equation(s):
// \data~8_combout  = ((cntp[1] & ((cntp[0]) # (cntp[2]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(cntp[0]),
	.datac(cntp[2]),
	.datad(cntp[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data~8 .lut_mask = "fc00";
defparam \data~8 .operation_mode = "normal";
defparam \data~8 .output_mode = "comb_only";
defparam \data~8 .register_cascade_mode = "off";
defparam \data~8 .sum_lutc_input = "datac";
defparam \data~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y4_N1
maxii_lcell \data~7 (
// Equation(s):
// \data~7_combout  = ((cntp[1] & (cntp[2])) # (!cntp[1] & ((!cntp[0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(cntp[1]),
	.datac(cntp[2]),
	.datad(cntp[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data~7 .lut_mask = "c0f3";
defparam \data~7 .operation_mode = "normal";
defparam \data~7 .output_mode = "comb_only";
defparam \data~7 .register_cascade_mode = "off";
defparam \data~7 .sum_lutc_input = "datac";
defparam \data~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N8
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella [1] = (\Add8~20_combout )
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT  = CARRY((\Add8~20_combout ))
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_24  = CARRY((\Add8~20_combout ))

	.clk(gnd),
	.dataa(\Add8~20_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_24 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .lut_mask = "aaaa";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N9
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout  = (((\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .lut_mask = "f0f0";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N0
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0  = CARRY(((\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout )))
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25  = CARRY(((\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .lut_mask = "ffcc";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N1
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout  = (\Add8~35_combout  $ ((!\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 )))
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7  = CARRY(((!\Add8~35_combout  & !\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 )))
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26  = CARRY(((!\Add8~35_combout  & !\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add8~35_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .lut_mask = "c303";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N2
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout  = \Add8~30_combout  $ ((((!\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ))))
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12  = CARRY((\Add8~30_combout  & ((!\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ))))
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_27  = CARRY((\Add8~30_combout  & ((!\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26 ))))

	.clk(gnd),
	.dataa(\Add8~30_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_27 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .lut_mask = "a50a";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N3
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  = (((\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .lut_mask = "f0f0";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N6
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[18]~8 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[18]~8_combout  = (((\Add8~30_combout  & !\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add8~30_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[18]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[18]~8 .lut_mask = "00f0";
defparam \Div0|auto_generated|divider|divider|StageOut[18]~8 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[18]~8 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[18]~8 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[18]~8 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[18]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N4
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[18]~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[18]~9_combout  = ((\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout  & ((\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.datac(vcc),
	.datad(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[18]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[18]~9 .lut_mask = "cc00";
defparam \Div0|auto_generated|divider|divider|StageOut[18]~9 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[18]~9 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[18]~9 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[18]~9 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[18]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N7
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[17]~18 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[17]~18_combout  = ((\Add8~35_combout  & ((!\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add8~35_combout ),
	.datac(vcc),
	.datad(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[17]~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[17]~18 .lut_mask = "00cc";
defparam \Div0|auto_generated|divider|divider|StageOut[17]~18 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[17]~18 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[17]~18 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[17]~18 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[17]~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N9
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[17]~19 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[17]~19_combout  = ((\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout  & ((\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.datac(vcc),
	.datad(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[17]~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[17]~19 .lut_mask = "cc00";
defparam \Div0|auto_generated|divider|divider|StageOut[17]~19 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[17]~19 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[17]~19 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[17]~19 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[17]~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N6
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[16]~16 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[16]~16_combout  = (((\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & !\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[16]~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[16]~16 .lut_mask = "00f0";
defparam \Div0|auto_generated|divider|divider|StageOut[16]~16 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[16]~16 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[16]~16 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[16]~16 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[16]~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N8
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[16]~15 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[16]~15_combout  = (((\Add8~20_combout  & !\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add8~20_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[16]~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[16]~15 .lut_mask = "00f0";
defparam \Div0|auto_generated|divider|divider|StageOut[16]~15 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[16]~15 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[16]~15 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[16]~15 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[16]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N8
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1] = ((\Add8~25_combout ))
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT  = CARRY(((\Add8~25_combout )))
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_29  = CARRY(((\Add8~25_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add8~25_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .lut_mask = "cccc";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N9
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout  = (((\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N0
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0  = CARRY(((\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout )))
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_30  = CARRY(((\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_30 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .lut_mask = "ffcc";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N1
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout  = \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0  $ (((!\Div0|auto_generated|divider|divider|StageOut[16]~16_combout  & 
// (!\Div0|auto_generated|divider|divider|StageOut[16]~15_combout ))))
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[16]~16_combout  & (!\Div0|auto_generated|divider|divider|StageOut[16]~15_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 )))
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_31  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[16]~16_combout  & (!\Div0|auto_generated|divider|divider|StageOut[16]~15_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_30 )))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[16]~16_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[16]~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_31 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .lut_mask = "e101";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N2
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout  = \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12  $ (((!\Div0|auto_generated|divider|divider|StageOut[17]~18_combout  & 
// (!\Div0|auto_generated|divider|divider|StageOut[17]~19_combout ))))
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12  & ((\Div0|auto_generated|divider|divider|StageOut[17]~18_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[17]~19_combout ))))
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_32  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_31  & ((\Div0|auto_generated|divider|divider|StageOut[17]~18_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[17]~19_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[17]~18_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[17]~19_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_32 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .lut_mask = "e10e";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N3
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7_cout0  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[18]~8_combout  & (!\Div0|auto_generated|divider|divider|StageOut[18]~9_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 )))
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_33  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[18]~8_combout  & (!\Div0|auto_generated|divider|divider|StageOut[18]~9_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_32 )))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[18]~8_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[18]~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_33 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .lut_mask = "ff01";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N4
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  = (((!\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N8
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[23]~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[23]~6_combout  = (!\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & ((\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & 
// ((\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ))) # (!\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & (\Add8~35_combout ))))

	.clk(gnd),
	.dataa(\Add8~35_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[23]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[23]~6 .lut_mask = "00e2";
defparam \Div0|auto_generated|divider|divider|StageOut[23]~6 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[23]~6 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[23]~6 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[23]~6 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[23]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N5
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[23]~7 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[23]~7_combout  = (((\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[23]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[23]~7 .lut_mask = "f000";
defparam \Div0|auto_generated|divider|divider|StageOut[23]~7 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[23]~7 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[23]~7 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[23]~7 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[23]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N7
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[22]~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[22]~17_combout  = (((\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[22]~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[22]~17 .lut_mask = "f000";
defparam \Div0|auto_generated|divider|divider|StageOut[22]~17 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[22]~17 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[22]~17 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[22]~17 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[22]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N7
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[22]~3 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[22]~3_combout  = (!\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & ((\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & 
// ((!\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]))) # (!\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & (\Add8~20_combout ))))

	.clk(gnd),
	.dataa(\Add8~20_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]),
	.datad(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[22]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[22]~3 .lut_mask = "002e";
defparam \Div0|auto_generated|divider|divider|StageOut[22]~3 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[22]~3 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[22]~3 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[22]~3 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[22]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N6
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[21]~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[21]~10_combout  = (((\Add8~25_combout  & !\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add8~25_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[21]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[21]~10 .lut_mask = "00f0";
defparam \Div0|auto_generated|divider|divider|StageOut[21]~10 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[21]~10 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[21]~10 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[21]~10 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[21]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N9
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[21]~11 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[21]~11_combout  = ((!\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1] & ((\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]),
	.datac(vcc),
	.datad(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[21]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[21]~11 .lut_mask = "3300";
defparam \Div0|auto_generated|divider|divider|StageOut[21]~11 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[21]~11 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[21]~11 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[21]~11 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[21]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N5
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella [1] = (\Add8~10_combout )
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT  = CARRY((\Add8~10_combout ))
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUTCOUT1_33  = CARRY((\Add8~10_combout ))

	.clk(gnd),
	.dataa(\Add8~10_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUTCOUT1_33 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .lut_mask = "aaaa";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N6
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout  = (((\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUTCOUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N0
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0  = CARRY(((\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout )))
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_29  = CARRY(((\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_29 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .lut_mask = "ffcc";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N1
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout  = \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0  $ (((!\Div0|auto_generated|divider|divider|StageOut[21]~10_combout  & 
// (!\Div0|auto_generated|divider|divider|StageOut[21]~11_combout ))))
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[21]~10_combout  & (!\Div0|auto_generated|divider|divider|StageOut[21]~11_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 )))
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_30  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[21]~10_combout  & (!\Div0|auto_generated|divider|divider|StageOut[21]~11_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_29 )))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[21]~10_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[21]~11_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_30 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .lut_mask = "e101";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N2
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15_combout  = \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12  $ (((!\Div0|auto_generated|divider|divider|StageOut[22]~17_combout  & 
// (!\Div0|auto_generated|divider|divider|StageOut[22]~3_combout ))))
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12  & ((\Div0|auto_generated|divider|divider|StageOut[22]~17_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[22]~3_combout ))))
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_31  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_30  & ((\Div0|auto_generated|divider|divider|StageOut[22]~17_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[22]~3_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[22]~17_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[22]~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_31 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .lut_mask = "e10e";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N3
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7_cout0  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[23]~6_combout  & (!\Div0|auto_generated|divider|divider|StageOut[23]~7_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 )))
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_32  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[23]~6_combout  & (!\Div0|auto_generated|divider|divider|StageOut[23]~7_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_31 )))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[23]~6_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[23]~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_32 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .lut_mask = "ff01";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N4
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  = (((!\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N2
maxii_lcell \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0_combout  = (!\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout )
// \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~2  = CARRY((\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ))
// \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~2COUT1_21  = CARRY((\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~2 ),
	.cout1(\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~2COUT1_21 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0 .lut_mask = "55aa";
defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0 .operation_mode = "arithmetic";
defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0 .output_mode = "comb_only";
defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0 .register_cascade_mode = "off";
defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0 .sum_lutc_input = "datac";
defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N3
maxii_lcell \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~5_combout  = (\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  $ ((!\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~2 )))
// \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~7  = CARRY(((!\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & !\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~2 )))
// \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~7COUT1_22  = CARRY(((!\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & !\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~2COUT1_21 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~2 ),
	.cin1(\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~2COUT1_21 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~7 ),
	.cout1(\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~7COUT1_22 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~5 .cin0_used = "true";
defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~5 .cin1_used = "true";
defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~5 .lut_mask = "c303";
defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~5 .operation_mode = "arithmetic";
defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~5 .output_mode = "comb_only";
defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~5 .register_cascade_mode = "off";
defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~5 .sum_lutc_input = "cin";
defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N4
maxii_lcell \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~10 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~10_combout  = (((!\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~7 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~7 ),
	.cin1(\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~7COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~10 .cin0_used = "true";
defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~10 .cin1_used = "true";
defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~10 .lut_mask = "0f0f";
defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~10 .operation_mode = "normal";
defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~10 .output_mode = "comb_only";
defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~10 .register_cascade_mode = "off";
defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~10 .sum_lutc_input = "cin";
defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N6
maxii_lcell \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3] (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella [3] = \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~10_combout  $ ((\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ))
// \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~COUT  = CARRY((\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~10_combout  & (\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))
// \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~COUTCOUT1_23  = CARRY((\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~10_combout  & (\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~10_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella [3]),
	.regout(),
	.cout(),
	.cout0(\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~COUT ),
	.cout1(\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~COUTCOUT1_23 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3] .lut_mask = "6688";
defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3] .operation_mode = "arithmetic";
defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3] .output_mode = "comb_only";
defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3] .register_cascade_mode = "off";
defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3] .sum_lutc_input = "datac";
defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N7
maxii_lcell \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~16 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17  = (((\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~COUT ),
	.cin1(\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~COUTCOUT1_23 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~16 .cin0_used = "true";
defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~16 .cin1_used = "true";
defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~16 .lut_mask = "f0f0";
defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~16 .operation_mode = "normal";
defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~16 .output_mode = "comb_only";
defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~16 .register_cascade_mode = "off";
defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~16 .sum_lutc_input = "cin";
defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N9
maxii_lcell \Mod1|auto_generated|divider|divider|StageOut[31]~6 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[31]~6_combout  = (((\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17  & \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17 ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[31]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[31]~6 .lut_mask = "f000";
defparam \Mod1|auto_generated|divider|divider|StageOut[31]~6 .operation_mode = "normal";
defparam \Mod1|auto_generated|divider|divider|StageOut[31]~6 .output_mode = "comb_only";
defparam \Mod1|auto_generated|divider|divider|StageOut[31]~6 .register_cascade_mode = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[31]~6 .sum_lutc_input = "datac";
defparam \Mod1|auto_generated|divider|divider|StageOut[31]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N0
maxii_lcell \Mod1|auto_generated|divider|divider|StageOut[31]~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[31]~5_combout  = (((\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & !\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[31]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[31]~5 .lut_mask = "00f0";
defparam \Mod1|auto_generated|divider|divider|StageOut[31]~5 .operation_mode = "normal";
defparam \Mod1|auto_generated|divider|divider|StageOut[31]~5 .output_mode = "comb_only";
defparam \Mod1|auto_generated|divider|divider|StageOut[31]~5 .register_cascade_mode = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[31]~5 .sum_lutc_input = "datac";
defparam \Mod1|auto_generated|divider|divider|StageOut[31]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N4
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[28]~4 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[28]~4_combout  = (!\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & ((\Div0|auto_generated|divider|divider|StageOut[22]~3_combout ) # 
// ((\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout  & \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[22]~3_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[28]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[28]~4 .lut_mask = "00ea";
defparam \Div0|auto_generated|divider|divider|StageOut[28]~4 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[28]~4 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[28]~4 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[28]~4 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[28]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N2
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[28]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[28]~5_combout  = (((\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15_combout  & \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[28]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[28]~5 .lut_mask = "f000";
defparam \Div0|auto_generated|divider|divider|StageOut[28]~5 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[28]~5 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[28]~5 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[28]~5 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[28]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N3
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[27]~12 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[27]~12_combout  = (((\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout  & \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[27]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[27]~12 .lut_mask = "f000";
defparam \Div0|auto_generated|divider|divider|StageOut[27]~12 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[27]~12 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[27]~12 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[27]~12 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[27]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N5
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[27]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[27]~0_combout  = (!\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & ((\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & 
// ((!\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]))) # (!\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & (\Add8~25_combout ))))

	.clk(gnd),
	.dataa(\Add8~25_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]),
	.datac(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[27]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[27]~0 .lut_mask = "003a";
defparam \Div0|auto_generated|divider|divider|StageOut[27]~0 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[27]~0 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[27]~0 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[27]~0 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[27]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N0
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[26]~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[26]~21_combout  = (((!\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella [1] & \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella [1]),
	.datad(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[26]~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[26]~21 .lut_mask = "0f00";
defparam \Div0|auto_generated|divider|divider|StageOut[26]~21 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[26]~21 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[26]~21 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[26]~21 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[26]~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N6
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[26]~20 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[26]~20_combout  = (((\Add8~10_combout  & !\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add8~10_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[26]~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[26]~20 .lut_mask = "00f0";
defparam \Div0|auto_generated|divider|divider|StageOut[26]~20 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[26]~20 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[26]~20 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[26]~20 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[26]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N8
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1] (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella [1] = ((\Add8~15_combout ))
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUT  = CARRY(((\Add8~15_combout )))
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUTCOUT1_33  = CARRY(((\Add8~15_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add8~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUT ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUTCOUT1_33 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1] .lut_mask = "cccc";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1] .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1] .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N9
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27_combout  = (((\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUT ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUTCOUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N5
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22_cout0  = CARRY(((\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27_combout )))
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_29  = CARRY(((\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_29 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 .lut_mask = "ffcc";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N6
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15_combout  = \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22_cout0  $ (((!\Div0|auto_generated|divider|divider|StageOut[26]~21_combout  & 
// (!\Div0|auto_generated|divider|divider|StageOut[26]~20_combout ))))
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[26]~21_combout  & (!\Div0|auto_generated|divider|divider|StageOut[26]~20_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22_cout0 )))
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17COUT1_30  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[26]~21_combout  & (!\Div0|auto_generated|divider|divider|StageOut[26]~20_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_29 )))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[26]~21_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[26]~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17COUT1_30 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .lut_mask = "e101";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N7
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10_combout  = \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17  $ (((!\Div0|auto_generated|divider|divider|StageOut[27]~12_combout  & 
// (!\Div0|auto_generated|divider|divider|StageOut[27]~0_combout ))))
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17  & ((\Div0|auto_generated|divider|divider|StageOut[27]~12_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[27]~0_combout ))))
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12COUT1_31  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17COUT1_30  & ((\Div0|auto_generated|divider|divider|StageOut[27]~12_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[27]~0_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[27]~12_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[27]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12COUT1_31 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 .lut_mask = "e10e";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N8
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7_cout0  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[28]~4_combout  & (!\Div0|auto_generated|divider|divider|StageOut[28]~5_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 )))
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7COUT1_32  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[28]~4_combout  & (!\Div0|auto_generated|divider|divider|StageOut[28]~5_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12COUT1_31 )))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[28]~4_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[28]~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7COUT1_32 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 .lut_mask = "ff01";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N9
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  = (((!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N1
maxii_lcell \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1] (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella [1] = ((\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ))
// \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUT  = CARRY(((\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout )))
// \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUTCOUT1_29  = CARRY(((\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUT ),
	.cout1(\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1] .lut_mask = "cccc";
defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1] .output_mode = "comb_only";
defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1] .register_cascade_mode = "off";
defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N2
maxii_lcell \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27_combout  = (((\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUT ),
	.cin1(\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .cin0_used = "true";
defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .cin1_used = "true";
defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N5
maxii_lcell \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22_cout0  = CARRY(((\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27_combout )))
// \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22COUT1_30  = CARRY(((\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22_cout0 ),
	.cout1(\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22COUT1_30 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 .lut_mask = "ffcc";
defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 .output_mode = "none";
defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N6
maxii_lcell \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout  = \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22_cout0  $ (((!\Mod1|auto_generated|divider|divider|StageOut[31]~6_combout  & 
// (!\Mod1|auto_generated|divider|divider|StageOut[31]~5_combout ))))
// \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7  = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[31]~6_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[31]~5_combout  & 
// !\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22_cout0 )))
// \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7COUT1_31  = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[31]~6_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[31]~5_combout  & 
// !\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22COUT1_30 )))

	.clk(gnd),
	.dataa(\Mod1|auto_generated|divider|divider|StageOut[31]~6_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[31]~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22_cout0 ),
	.cin1(\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 ),
	.cout1(\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7COUT1_31 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .lut_mask = "e101";
defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N0
maxii_lcell \Mod1|auto_generated|divider|divider|StageOut[33]~7 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[33]~7_combout  = (((!\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17  & \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17 ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[33]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[33]~7 .lut_mask = "0f00";
defparam \Mod1|auto_generated|divider|divider|StageOut[33]~7 .operation_mode = "normal";
defparam \Mod1|auto_generated|divider|divider|StageOut[33]~7 .output_mode = "comb_only";
defparam \Mod1|auto_generated|divider|divider|StageOut[33]~7 .register_cascade_mode = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[33]~7 .sum_lutc_input = "datac";
defparam \Mod1|auto_generated|divider|divider|StageOut[33]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N8
maxii_lcell \Mod1|auto_generated|divider|divider|StageOut[33]~8 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[33]~8_combout  = (((\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella [3] & \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella [3]),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[33]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[33]~8 .lut_mask = "f000";
defparam \Mod1|auto_generated|divider|divider|StageOut[33]~8 .operation_mode = "normal";
defparam \Mod1|auto_generated|divider|divider|StageOut[33]~8 .output_mode = "comb_only";
defparam \Mod1|auto_generated|divider|divider|StageOut[33]~8 .register_cascade_mode = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[33]~8 .sum_lutc_input = "datac";
defparam \Mod1|auto_generated|divider|divider|StageOut[33]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N1
maxii_lcell \Mod1|auto_generated|divider|divider|StageOut[32]~3 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[32]~3_combout  = (((\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17  & \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~5_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17 ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[32]~3 .lut_mask = "f000";
defparam \Mod1|auto_generated|divider|divider|StageOut[32]~3 .operation_mode = "normal";
defparam \Mod1|auto_generated|divider|divider|StageOut[32]~3 .output_mode = "comb_only";
defparam \Mod1|auto_generated|divider|divider|StageOut[32]~3 .register_cascade_mode = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[32]~3 .sum_lutc_input = "datac";
defparam \Mod1|auto_generated|divider|divider|StageOut[32]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N4
maxii_lcell \Mod1|auto_generated|divider|divider|StageOut[32]~2 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[32]~2_combout  = (((\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & !\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[32]~2 .lut_mask = "00f0";
defparam \Mod1|auto_generated|divider|divider|StageOut[32]~2 .operation_mode = "normal";
defparam \Mod1|auto_generated|divider|divider|StageOut[32]~2 .output_mode = "comb_only";
defparam \Mod1|auto_generated|divider|divider|StageOut[32]~2 .register_cascade_mode = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[32]~2 .sum_lutc_input = "datac";
defparam \Mod1|auto_generated|divider|divider|StageOut[32]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N7
maxii_lcell \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10_combout  = \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7  $ (((!\Mod1|auto_generated|divider|divider|StageOut[32]~3_combout  & 
// (!\Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ))))
// \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12  = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7  & ((\Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ))))
// \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12COUT1_32  = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7COUT1_31  & ((\Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ))))

	.clk(gnd),
	.dataa(\Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 ),
	.cin1(\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 ),
	.cout1(\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12COUT1_32 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 .cin0_used = "true";
defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 .cin1_used = "true";
defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 .lut_mask = "e10e";
defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N8
maxii_lcell \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout0  = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[33]~7_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[33]~8_combout  & 
// !\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 )))
// \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17COUT1_33  = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[33]~7_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[33]~8_combout  & 
// !\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12COUT1_32 )))

	.clk(gnd),
	.dataa(\Mod1|auto_generated|divider|divider|StageOut[33]~7_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[33]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 ),
	.cin1(\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout0 ),
	.cout1(\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17COUT1_33 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .cin0_used = "true";
defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .cin1_used = "true";
defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .lut_mask = "ff01";
defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .output_mode = "none";
defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .sum_lutc_input = "cin";
defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N9
maxii_lcell \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout  = (((!\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout0 ),
	.cin1(\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N8
maxii_lcell \Mod1|auto_generated|divider|divider|StageOut[37]~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[37]~1_combout  = ((\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17  & (\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0_combout )) # 
// (!\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17  & ((\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0_combout ),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[37]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[37]~1 .lut_mask = "aaf0";
defparam \Mod1|auto_generated|divider|divider|StageOut[37]~1 .operation_mode = "normal";
defparam \Mod1|auto_generated|divider|divider|StageOut[37]~1 .output_mode = "comb_only";
defparam \Mod1|auto_generated|divider|divider|StageOut[37]~1 .register_cascade_mode = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[37]~1 .sum_lutc_input = "datac";
defparam \Mod1|auto_generated|divider|divider|StageOut[37]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N7
maxii_lcell \data~27 (
// Equation(s):
// \data~27_combout  = ((\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout  & (\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout )) # (!\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout  
// & ((\Mod1|auto_generated|divider|divider|StageOut[37]~1_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout ),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[37]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data~27 .lut_mask = "cfc0";
defparam \data~27 .operation_mode = "normal";
defparam \data~27 .output_mode = "comb_only";
defparam \data~27 .register_cascade_mode = "off";
defparam \data~27 .sum_lutc_input = "datac";
defparam \data~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N1
maxii_lcell \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella [1] = ((change[5]))
// \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT  = CARRY(((change[5])))
// \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_24  = CARRY(((change[5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(change[5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ),
	.cout1(\Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_24 ));
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .lut_mask = "cccc";
defparam \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .output_mode = "comb_only";
defparam \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .register_cascade_mode = "off";
defparam \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N2
maxii_lcell \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout  = (((\Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ),
	.cin1(\Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .cin0_used = "true";
defparam \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .cin1_used = "true";
defparam \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .lut_mask = "f0f0";
defparam \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .operation_mode = "normal";
defparam \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .output_mode = "comb_only";
defparam \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .sum_lutc_input = "cin";
defparam \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y3_N1
maxii_lcell \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0  = CARRY(((\Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout )))
// \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25  = CARRY(((\Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ),
	.cout1(\Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25 ));
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .lut_mask = "ffcc";
defparam \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .output_mode = "none";
defparam \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .sum_lutc_input = "datac";
defparam \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y3_N2
maxii_lcell \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout  = change[6] $ ((((!\Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ))))
// \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7  = CARRY((!change[6] & ((!\Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ))))
// \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26  = CARRY((!change[6] & ((!\Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25 ))))

	.clk(gnd),
	.dataa(change[6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ),
	.cin1(\Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ),
	.cout1(\Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26 ));
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .lut_mask = "a505";
defparam \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y3_N3
maxii_lcell \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout  = (change[7] $ ((!\Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 )))
// \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12  = CARRY(((change[7] & !\Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 )))
// \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_27  = CARRY(((change[7] & !\Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(change[7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ),
	.cin1(\Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ),
	.cout1(\Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_27 ));
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .cin0_used = "true";
defparam \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .cin1_used = "true";
defparam \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .lut_mask = "c30c";
defparam \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y3_N4
maxii_lcell \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  = (((\Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ),
	.cin1(\Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .lut_mask = "f0f0";
defparam \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y3_N5
maxii_lcell \Div3|auto_generated|divider|divider|StageOut[18]~8 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[18]~8_combout  = ((change[7] & ((!\Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(change[7]),
	.datac(vcc),
	.datad(\Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div3|auto_generated|divider|divider|StageOut[18]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[18]~8 .lut_mask = "00cc";
defparam \Div3|auto_generated|divider|divider|StageOut[18]~8 .operation_mode = "normal";
defparam \Div3|auto_generated|divider|divider|StageOut[18]~8 .output_mode = "comb_only";
defparam \Div3|auto_generated|divider|divider|StageOut[18]~8 .register_cascade_mode = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[18]~8 .sum_lutc_input = "datac";
defparam \Div3|auto_generated|divider|divider|StageOut[18]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y3_N7
maxii_lcell \Div3|auto_generated|divider|divider|StageOut[18]~9 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[18]~9_combout  = (((\Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(\Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div3|auto_generated|divider|divider|StageOut[18]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[18]~9 .lut_mask = "f000";
defparam \Div3|auto_generated|divider|divider|StageOut[18]~9 .operation_mode = "normal";
defparam \Div3|auto_generated|divider|divider|StageOut[18]~9 .output_mode = "comb_only";
defparam \Div3|auto_generated|divider|divider|StageOut[18]~9 .register_cascade_mode = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[18]~9 .sum_lutc_input = "datac";
defparam \Div3|auto_generated|divider|divider|StageOut[18]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y3_N0
maxii_lcell \Div3|auto_generated|divider|divider|StageOut[17]~18 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[17]~18_combout  = (((!\Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & change[6])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(change[6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div3|auto_generated|divider|divider|StageOut[17]~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[17]~18 .lut_mask = "0f00";
defparam \Div3|auto_generated|divider|divider|StageOut[17]~18 .operation_mode = "normal";
defparam \Div3|auto_generated|divider|divider|StageOut[17]~18 .output_mode = "comb_only";
defparam \Div3|auto_generated|divider|divider|StageOut[17]~18 .register_cascade_mode = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[17]~18 .sum_lutc_input = "datac";
defparam \Div3|auto_generated|divider|divider|StageOut[17]~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y3_N6
maxii_lcell \Div3|auto_generated|divider|divider|StageOut[17]~19 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[17]~19_combout  = (((\Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(\Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div3|auto_generated|divider|divider|StageOut[17]~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[17]~19 .lut_mask = "f000";
defparam \Div3|auto_generated|divider|divider|StageOut[17]~19 .operation_mode = "normal";
defparam \Div3|auto_generated|divider|divider|StageOut[17]~19 .output_mode = "comb_only";
defparam \Div3|auto_generated|divider|divider|StageOut[17]~19 .register_cascade_mode = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[17]~19 .sum_lutc_input = "datac";
defparam \Div3|auto_generated|divider|divider|StageOut[17]~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y3_N1
maxii_lcell \Div3|auto_generated|divider|divider|StageOut[16]~15 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[16]~15_combout  = (change[5] & (((!\Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(change[5]),
	.datab(vcc),
	.datac(vcc),
	.datad(\Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div3|auto_generated|divider|divider|StageOut[16]~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[16]~15 .lut_mask = "00aa";
defparam \Div3|auto_generated|divider|divider|StageOut[16]~15 .operation_mode = "normal";
defparam \Div3|auto_generated|divider|divider|StageOut[16]~15 .output_mode = "comb_only";
defparam \Div3|auto_generated|divider|divider|StageOut[16]~15 .register_cascade_mode = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[16]~15 .sum_lutc_input = "datac";
defparam \Div3|auto_generated|divider|divider|StageOut[16]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y3_N9
maxii_lcell \Div3|auto_generated|divider|divider|StageOut[16]~16 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[16]~16_combout  = (((!\Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella [1] & \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]),
	.datad(\Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div3|auto_generated|divider|divider|StageOut[16]~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[16]~16 .lut_mask = "0f00";
defparam \Div3|auto_generated|divider|divider|StageOut[16]~16 .operation_mode = "normal";
defparam \Div3|auto_generated|divider|divider|StageOut[16]~16 .output_mode = "comb_only";
defparam \Div3|auto_generated|divider|divider|StageOut[16]~16 .register_cascade_mode = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[16]~16 .sum_lutc_input = "datac";
defparam \Div3|auto_generated|divider|divider|StageOut[16]~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y3_N2
maxii_lcell \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella [1] = (change[4])
// \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT  = CARRY((change[4]))
// \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_29  = CARRY((change[4]))

	.clk(gnd),
	.dataa(change[4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ),
	.cout1(\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .lut_mask = "aaaa";
defparam \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .output_mode = "comb_only";
defparam \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .register_cascade_mode = "off";
defparam \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y3_N3
maxii_lcell \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout  = (((\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ),
	.cin1(\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .cin0_used = "true";
defparam \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .cin1_used = "true";
defparam \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y3_N0
maxii_lcell \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0  = CARRY((\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ))
// \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_30  = CARRY((\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ))

	.clk(gnd),
	.dataa(\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ),
	.cout1(\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_30 ));
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .lut_mask = "ffaa";
defparam \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .output_mode = "none";
defparam \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y3_N1
maxii_lcell \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout  = \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0  $ (((!\Div3|auto_generated|divider|divider|StageOut[16]~15_combout  & 
// (!\Div3|auto_generated|divider|divider|StageOut[16]~16_combout ))))
// \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12  = CARRY((!\Div3|auto_generated|divider|divider|StageOut[16]~15_combout  & (!\Div3|auto_generated|divider|divider|StageOut[16]~16_combout  & 
// !\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 )))
// \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_31  = CARRY((!\Div3|auto_generated|divider|divider|StageOut[16]~15_combout  & (!\Div3|auto_generated|divider|divider|StageOut[16]~16_combout  & 
// !\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_30 )))

	.clk(gnd),
	.dataa(\Div3|auto_generated|divider|divider|StageOut[16]~15_combout ),
	.datab(\Div3|auto_generated|divider|divider|StageOut[16]~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ),
	.cin1(\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ),
	.cout1(\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_31 ));
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .cin0_used = "true";
defparam \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .cin1_used = "true";
defparam \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .lut_mask = "e101";
defparam \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y3_N2
maxii_lcell \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout  = \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12  $ (((!\Div3|auto_generated|divider|divider|StageOut[17]~18_combout  & 
// (!\Div3|auto_generated|divider|divider|StageOut[17]~19_combout ))))
// \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17  = CARRY((!\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12  & ((\Div3|auto_generated|divider|divider|StageOut[17]~18_combout ) # 
// (\Div3|auto_generated|divider|divider|StageOut[17]~19_combout ))))
// \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_32  = CARRY((!\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_31  & ((\Div3|auto_generated|divider|divider|StageOut[17]~18_combout ) # 
// (\Div3|auto_generated|divider|divider|StageOut[17]~19_combout ))))

	.clk(gnd),
	.dataa(\Div3|auto_generated|divider|divider|StageOut[17]~18_combout ),
	.datab(\Div3|auto_generated|divider|divider|StageOut[17]~19_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ),
	.cin1(\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 ),
	.cout1(\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_32 ));
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .cin0_used = "true";
defparam \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .cin1_used = "true";
defparam \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .lut_mask = "e10e";
defparam \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .operation_mode = "arithmetic";
defparam \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .output_mode = "comb_only";
defparam \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .register_cascade_mode = "off";
defparam \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .sum_lutc_input = "cin";
defparam \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y3_N3
maxii_lcell \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7_cout0  = CARRY((!\Div3|auto_generated|divider|divider|StageOut[18]~8_combout  & (!\Div3|auto_generated|divider|divider|StageOut[18]~9_combout  & 
// !\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 )))
// \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_33  = CARRY((!\Div3|auto_generated|divider|divider|StageOut[18]~8_combout  & (!\Div3|auto_generated|divider|divider|StageOut[18]~9_combout  & 
// !\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_32 )))

	.clk(gnd),
	.dataa(\Div3|auto_generated|divider|divider|StageOut[18]~8_combout ),
	.datab(\Div3|auto_generated|divider|divider|StageOut[18]~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 ),
	.cin1(\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 ),
	.regout(),
	.cout(),
	.cout0(\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7_cout0 ),
	.cout1(\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_33 ));
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .cin0_used = "true";
defparam \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .cin1_used = "true";
defparam \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .lut_mask = "ff01";
defparam \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .operation_mode = "arithmetic";
defparam \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .output_mode = "none";
defparam \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .register_cascade_mode = "off";
defparam \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .sum_lutc_input = "cin";
defparam \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y3_N4
maxii_lcell \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  = (((!\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7_cout0 ),
	.cin1(\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y3_N6
maxii_lcell \Div3|auto_generated|divider|divider|StageOut[23]~7 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[23]~7_combout  = (((\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div3|auto_generated|divider|divider|StageOut[23]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[23]~7 .lut_mask = "f000";
defparam \Div3|auto_generated|divider|divider|StageOut[23]~7 .operation_mode = "normal";
defparam \Div3|auto_generated|divider|divider|StageOut[23]~7 .output_mode = "comb_only";
defparam \Div3|auto_generated|divider|divider|StageOut[23]~7 .register_cascade_mode = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[23]~7 .sum_lutc_input = "datac";
defparam \Div3|auto_generated|divider|divider|StageOut[23]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y3_N9
maxii_lcell \Div3|auto_generated|divider|divider|StageOut[23]~6 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[23]~6_combout  = (!\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & ((\Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & 
// ((\Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ))) # (!\Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & (change[6]))))

	.clk(gnd),
	.dataa(change[6]),
	.datab(\Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datac(\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(\Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div3|auto_generated|divider|divider|StageOut[23]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[23]~6 .lut_mask = "0e02";
defparam \Div3|auto_generated|divider|divider|StageOut[23]~6 .operation_mode = "normal";
defparam \Div3|auto_generated|divider|divider|StageOut[23]~6 .output_mode = "comb_only";
defparam \Div3|auto_generated|divider|divider|StageOut[23]~6 .register_cascade_mode = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[23]~6 .sum_lutc_input = "datac";
defparam \Div3|auto_generated|divider|divider|StageOut[23]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y3_N5
maxii_lcell \Div3|auto_generated|divider|divider|StageOut[22]~17 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[22]~17_combout  = ((\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout  & ((\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ),
	.datac(vcc),
	.datad(\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div3|auto_generated|divider|divider|StageOut[22]~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[22]~17 .lut_mask = "cc00";
defparam \Div3|auto_generated|divider|divider|StageOut[22]~17 .operation_mode = "normal";
defparam \Div3|auto_generated|divider|divider|StageOut[22]~17 .output_mode = "comb_only";
defparam \Div3|auto_generated|divider|divider|StageOut[22]~17 .register_cascade_mode = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[22]~17 .sum_lutc_input = "datac";
defparam \Div3|auto_generated|divider|divider|StageOut[22]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y3_N7
maxii_lcell \Div3|auto_generated|divider|divider|StageOut[22]~3 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[22]~3_combout  = (!\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & ((\Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & 
// ((!\Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]))) # (!\Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & (change[5]))))

	.clk(gnd),
	.dataa(change[5]),
	.datab(\Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datac(\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(\Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div3|auto_generated|divider|divider|StageOut[22]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[22]~3 .lut_mask = "020e";
defparam \Div3|auto_generated|divider|divider|StageOut[22]~3 .operation_mode = "normal";
defparam \Div3|auto_generated|divider|divider|StageOut[22]~3 .output_mode = "comb_only";
defparam \Div3|auto_generated|divider|divider|StageOut[22]~3 .register_cascade_mode = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[22]~3 .sum_lutc_input = "datac";
defparam \Div3|auto_generated|divider|divider|StageOut[22]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y3_N0
maxii_lcell \Div3|auto_generated|divider|divider|StageOut[21]~10 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[21]~10_combout  = (change[4] & (((!\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(change[4]),
	.datab(vcc),
	.datac(vcc),
	.datad(\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div3|auto_generated|divider|divider|StageOut[21]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[21]~10 .lut_mask = "00aa";
defparam \Div3|auto_generated|divider|divider|StageOut[21]~10 .operation_mode = "normal";
defparam \Div3|auto_generated|divider|divider|StageOut[21]~10 .output_mode = "comb_only";
defparam \Div3|auto_generated|divider|divider|StageOut[21]~10 .register_cascade_mode = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[21]~10 .sum_lutc_input = "datac";
defparam \Div3|auto_generated|divider|divider|StageOut[21]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y3_N8
maxii_lcell \Div3|auto_generated|divider|divider|StageOut[21]~11 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[21]~11_combout  = (!\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella [1] & (((\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]),
	.datab(vcc),
	.datac(\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div3|auto_generated|divider|divider|StageOut[21]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[21]~11 .lut_mask = "5050";
defparam \Div3|auto_generated|divider|divider|StageOut[21]~11 .operation_mode = "normal";
defparam \Div3|auto_generated|divider|divider|StageOut[21]~11 .output_mode = "comb_only";
defparam \Div3|auto_generated|divider|divider|StageOut[21]~11 .register_cascade_mode = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[21]~11 .sum_lutc_input = "datac";
defparam \Div3|auto_generated|divider|divider|StageOut[21]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y1_N2
maxii_lcell \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella [1] = ((change[3]))
// \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT  = CARRY(((change[3])))
// \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUTCOUT1_33  = CARRY(((change[3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(change[3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT ),
	.cout1(\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUTCOUT1_33 ));
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .lut_mask = "cccc";
defparam \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .output_mode = "comb_only";
defparam \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .register_cascade_mode = "off";
defparam \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y1_N3
maxii_lcell \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout  = (((\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT ),
	.cin1(\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUTCOUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .cin0_used = "true";
defparam \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .cin1_used = "true";
defparam \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y1_N0
maxii_lcell \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0  = CARRY(((\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout )))
// \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_29  = CARRY(((\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 ),
	.cout1(\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_29 ));
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .lut_mask = "ffcc";
defparam \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .output_mode = "none";
defparam \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y1_N1
maxii_lcell \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout  = \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0  $ (((!\Div3|auto_generated|divider|divider|StageOut[21]~10_combout  & 
// (!\Div3|auto_generated|divider|divider|StageOut[21]~11_combout ))))
// \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12  = CARRY((!\Div3|auto_generated|divider|divider|StageOut[21]~10_combout  & (!\Div3|auto_generated|divider|divider|StageOut[21]~11_combout  & 
// !\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 )))
// \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_30  = CARRY((!\Div3|auto_generated|divider|divider|StageOut[21]~10_combout  & (!\Div3|auto_generated|divider|divider|StageOut[21]~11_combout  & 
// !\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_29 )))

	.clk(gnd),
	.dataa(\Div3|auto_generated|divider|divider|StageOut[21]~10_combout ),
	.datab(\Div3|auto_generated|divider|divider|StageOut[21]~11_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 ),
	.cin1(\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 ),
	.cout1(\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_30 ));
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .cin0_used = "true";
defparam \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .cin1_used = "true";
defparam \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .lut_mask = "e101";
defparam \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y1_N2
maxii_lcell \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15_combout  = \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12  $ (((!\Div3|auto_generated|divider|divider|StageOut[22]~17_combout  & 
// (!\Div3|auto_generated|divider|divider|StageOut[22]~3_combout ))))
// \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17  = CARRY((!\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12  & ((\Div3|auto_generated|divider|divider|StageOut[22]~17_combout ) # 
// (\Div3|auto_generated|divider|divider|StageOut[22]~3_combout ))))
// \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_31  = CARRY((!\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_30  & ((\Div3|auto_generated|divider|divider|StageOut[22]~17_combout ) # 
// (\Div3|auto_generated|divider|divider|StageOut[22]~3_combout ))))

	.clk(gnd),
	.dataa(\Div3|auto_generated|divider|divider|StageOut[22]~17_combout ),
	.datab(\Div3|auto_generated|divider|divider|StageOut[22]~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 ),
	.cin1(\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 ),
	.cout1(\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_31 ));
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .cin0_used = "true";
defparam \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .cin1_used = "true";
defparam \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .lut_mask = "e10e";
defparam \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .operation_mode = "arithmetic";
defparam \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .output_mode = "comb_only";
defparam \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .register_cascade_mode = "off";
defparam \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .sum_lutc_input = "cin";
defparam \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y1_N3
maxii_lcell \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7_cout0  = CARRY((!\Div3|auto_generated|divider|divider|StageOut[23]~7_combout  & (!\Div3|auto_generated|divider|divider|StageOut[23]~6_combout  & 
// !\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 )))
// \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_32  = CARRY((!\Div3|auto_generated|divider|divider|StageOut[23]~7_combout  & (!\Div3|auto_generated|divider|divider|StageOut[23]~6_combout  & 
// !\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_31 )))

	.clk(gnd),
	.dataa(\Div3|auto_generated|divider|divider|StageOut[23]~7_combout ),
	.datab(\Div3|auto_generated|divider|divider|StageOut[23]~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 ),
	.cin1(\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 ),
	.regout(),
	.cout(),
	.cout0(\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7_cout0 ),
	.cout1(\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_32 ));
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .cin0_used = "true";
defparam \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .cin1_used = "true";
defparam \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .lut_mask = "ff01";
defparam \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .operation_mode = "arithmetic";
defparam \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .output_mode = "none";
defparam \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .register_cascade_mode = "off";
defparam \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .sum_lutc_input = "cin";
defparam \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y1_N4
maxii_lcell \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  = (((!\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7_cout0 ),
	.cin1(\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y1_N5
maxii_lcell \Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0_combout  = (!\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout )
// \Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~2  = CARRY((\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ))
// \Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~2COUT1_21  = CARRY((\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ))

	.clk(gnd),
	.dataa(\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~2 ),
	.cout1(\Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~2COUT1_21 ));
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0 .lut_mask = "55aa";
defparam \Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0 .operation_mode = "arithmetic";
defparam \Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0 .output_mode = "comb_only";
defparam \Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0 .register_cascade_mode = "off";
defparam \Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0 .sum_lutc_input = "datac";
defparam \Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y1_N6
maxii_lcell \Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~5 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~5_combout  = (\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  $ ((!\Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~2 )))
// \Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~7  = CARRY(((!\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & !\Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~2 )))
// \Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~7COUT1_22  = CARRY(((!\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & !\Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~2COUT1_21 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~2 ),
	.cin1(\Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~2COUT1_21 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~7 ),
	.cout1(\Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~7COUT1_22 ));
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~5 .cin0_used = "true";
defparam \Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~5 .cin1_used = "true";
defparam \Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~5 .lut_mask = "c303";
defparam \Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~5 .operation_mode = "arithmetic";
defparam \Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~5 .output_mode = "comb_only";
defparam \Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~5 .register_cascade_mode = "off";
defparam \Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~5 .sum_lutc_input = "cin";
defparam \Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y1_N7
maxii_lcell \Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~10 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~10_combout  = (((!\Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~7 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~7 ),
	.cin1(\Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~7COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~10 .cin0_used = "true";
defparam \Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~10 .cin1_used = "true";
defparam \Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~10 .lut_mask = "0f0f";
defparam \Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~10 .operation_mode = "normal";
defparam \Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~10 .output_mode = "comb_only";
defparam \Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~10 .register_cascade_mode = "off";
defparam \Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~10 .sum_lutc_input = "cin";
defparam \Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y1_N8
maxii_lcell \Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[3] (
// Equation(s):
// \Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella [3] = \Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  $ ((\Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~10_combout ))
// \Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~COUT  = CARRY((\Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & (\Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~10_combout )))
// \Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~COUTCOUT1_23  = CARRY((\Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & (\Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~10_combout )))

	.clk(gnd),
	.dataa(\Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datab(\Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella [3]),
	.regout(),
	.cout(),
	.cout0(\Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~COUT ),
	.cout1(\Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~COUTCOUT1_23 ));
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[3] .lut_mask = "6688";
defparam \Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[3] .operation_mode = "arithmetic";
defparam \Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[3] .output_mode = "comb_only";
defparam \Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[3] .register_cascade_mode = "off";
defparam \Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[3] .sum_lutc_input = "datac";
defparam \Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y1_N9
maxii_lcell \Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~16 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17  = (((\Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~COUT ),
	.cin1(\Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~COUTCOUT1_23 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~16 .cin0_used = "true";
defparam \Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~16 .cin1_used = "true";
defparam \Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~16 .lut_mask = "f0f0";
defparam \Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~16 .operation_mode = "normal";
defparam \Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~16 .output_mode = "comb_only";
defparam \Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~16 .register_cascade_mode = "off";
defparam \Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~16 .sum_lutc_input = "cin";
defparam \Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y1_N7
maxii_lcell \data~28 (
// Equation(s):
// \data~28_combout  = ((\Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17  & ((\Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0_combout ))) # (!\Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17  & 
// (\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.datac(\Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17 ),
	.datad(\Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data~28_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data~28 .lut_mask = "fc0c";
defparam \data~28 .operation_mode = "normal";
defparam \data~28 .output_mode = "comb_only";
defparam \data~28 .register_cascade_mode = "off";
defparam \data~28 .sum_lutc_input = "datac";
defparam \data~28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N5
maxii_lcell \Mod3|auto_generated|divider|divider|StageOut[33]~4 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|StageOut[33]~4_combout  = (((\Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & !\Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div3|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(\Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod3|auto_generated|divider|divider|StageOut[33]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|StageOut[33]~4 .lut_mask = "00f0";
defparam \Mod3|auto_generated|divider|divider|StageOut[33]~4 .operation_mode = "normal";
defparam \Mod3|auto_generated|divider|divider|StageOut[33]~4 .output_mode = "comb_only";
defparam \Mod3|auto_generated|divider|divider|StageOut[33]~4 .register_cascade_mode = "off";
defparam \Mod3|auto_generated|divider|divider|StageOut[33]~4 .sum_lutc_input = "datac";
defparam \Mod3|auto_generated|divider|divider|StageOut[33]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y1_N4
maxii_lcell \Mod3|auto_generated|divider|divider|StageOut[33]~5 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|StageOut[33]~5_combout  = (((\Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17  & \Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17 ),
	.datad(\Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod3|auto_generated|divider|divider|StageOut[33]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|StageOut[33]~5 .lut_mask = "f000";
defparam \Mod3|auto_generated|divider|divider|StageOut[33]~5 .operation_mode = "normal";
defparam \Mod3|auto_generated|divider|divider|StageOut[33]~5 .output_mode = "comb_only";
defparam \Mod3|auto_generated|divider|divider|StageOut[33]~5 .register_cascade_mode = "off";
defparam \Mod3|auto_generated|divider|divider|StageOut[33]~5 .sum_lutc_input = "datac";
defparam \Mod3|auto_generated|divider|divider|StageOut[33]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N4
maxii_lcell \Mod3|auto_generated|divider|divider|StageOut[32]~2 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|StageOut[32]~2_combout  = (((\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & !\Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(\Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod3|auto_generated|divider|divider|StageOut[32]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|StageOut[32]~2 .lut_mask = "00f0";
defparam \Mod3|auto_generated|divider|divider|StageOut[32]~2 .operation_mode = "normal";
defparam \Mod3|auto_generated|divider|divider|StageOut[32]~2 .output_mode = "comb_only";
defparam \Mod3|auto_generated|divider|divider|StageOut[32]~2 .register_cascade_mode = "off";
defparam \Mod3|auto_generated|divider|divider|StageOut[32]~2 .sum_lutc_input = "datac";
defparam \Mod3|auto_generated|divider|divider|StageOut[32]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y1_N3
maxii_lcell \Mod3|auto_generated|divider|divider|StageOut[32]~3 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|StageOut[32]~3_combout  = ((\Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~5_combout  & (\Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~5_combout ),
	.datac(\Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod3|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|StageOut[32]~3 .lut_mask = "c0c0";
defparam \Mod3|auto_generated|divider|divider|StageOut[32]~3 .operation_mode = "normal";
defparam \Mod3|auto_generated|divider|divider|StageOut[32]~3 .output_mode = "comb_only";
defparam \Mod3|auto_generated|divider|divider|StageOut[32]~3 .register_cascade_mode = "off";
defparam \Mod3|auto_generated|divider|divider|StageOut[32]~3 .sum_lutc_input = "datac";
defparam \Mod3|auto_generated|divider|divider|StageOut[32]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N8
maxii_lcell \Mod3|auto_generated|divider|divider|StageOut[31]~0 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|StageOut[31]~0_combout  = (((\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & !\Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.datad(\Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod3|auto_generated|divider|divider|StageOut[31]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|StageOut[31]~0 .lut_mask = "00f0";
defparam \Mod3|auto_generated|divider|divider|StageOut[31]~0 .operation_mode = "normal";
defparam \Mod3|auto_generated|divider|divider|StageOut[31]~0 .output_mode = "comb_only";
defparam \Mod3|auto_generated|divider|divider|StageOut[31]~0 .register_cascade_mode = "off";
defparam \Mod3|auto_generated|divider|divider|StageOut[31]~0 .sum_lutc_input = "datac";
defparam \Mod3|auto_generated|divider|divider|StageOut[31]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N0
maxii_lcell \Mod3|auto_generated|divider|divider|StageOut[31]~1 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|StageOut[31]~1_combout  = ((\Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0_combout  & ((\Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0_combout ),
	.datac(vcc),
	.datad(\Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod3|auto_generated|divider|divider|StageOut[31]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|StageOut[31]~1 .lut_mask = "cc00";
defparam \Mod3|auto_generated|divider|divider|StageOut[31]~1 .operation_mode = "normal";
defparam \Mod3|auto_generated|divider|divider|StageOut[31]~1 .output_mode = "comb_only";
defparam \Mod3|auto_generated|divider|divider|StageOut[31]~1 .register_cascade_mode = "off";
defparam \Mod3|auto_generated|divider|divider|StageOut[31]~1 .sum_lutc_input = "datac";
defparam \Mod3|auto_generated|divider|divider|StageOut[31]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y1_N8
maxii_lcell \Div3|auto_generated|divider|divider|StageOut[28]~4 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[28]~4_combout  = (!\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & ((\Div3|auto_generated|divider|divider|StageOut[22]~3_combout ) # 
// ((\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout  & \Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\Div3|auto_generated|divider|divider|StageOut[22]~3_combout ),
	.datab(\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ),
	.datac(\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div3|auto_generated|divider|divider|StageOut[28]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[28]~4 .lut_mask = "00ea";
defparam \Div3|auto_generated|divider|divider|StageOut[28]~4 .operation_mode = "normal";
defparam \Div3|auto_generated|divider|divider|StageOut[28]~4 .output_mode = "comb_only";
defparam \Div3|auto_generated|divider|divider|StageOut[28]~4 .register_cascade_mode = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[28]~4 .sum_lutc_input = "datac";
defparam \Div3|auto_generated|divider|divider|StageOut[28]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y1_N7
maxii_lcell \Div3|auto_generated|divider|divider|StageOut[28]~5 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[28]~5_combout  = (((\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15_combout  & \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15_combout ),
	.datad(\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div3|auto_generated|divider|divider|StageOut[28]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[28]~5 .lut_mask = "f000";
defparam \Div3|auto_generated|divider|divider|StageOut[28]~5 .operation_mode = "normal";
defparam \Div3|auto_generated|divider|divider|StageOut[28]~5 .output_mode = "comb_only";
defparam \Div3|auto_generated|divider|divider|StageOut[28]~5 .register_cascade_mode = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[28]~5 .sum_lutc_input = "datac";
defparam \Div3|auto_generated|divider|divider|StageOut[28]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y1_N5
maxii_lcell \Div3|auto_generated|divider|divider|StageOut[27]~0 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[27]~0_combout  = (!\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & ((\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & 
// ((!\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]))) # (!\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & (change[4]))))

	.clk(gnd),
	.dataa(change[4]),
	.datab(\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]),
	.datac(\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div3|auto_generated|divider|divider|StageOut[27]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[27]~0 .lut_mask = "003a";
defparam \Div3|auto_generated|divider|divider|StageOut[27]~0 .operation_mode = "normal";
defparam \Div3|auto_generated|divider|divider|StageOut[27]~0 .output_mode = "comb_only";
defparam \Div3|auto_generated|divider|divider|StageOut[27]~0 .register_cascade_mode = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[27]~0 .sum_lutc_input = "datac";
defparam \Div3|auto_generated|divider|divider|StageOut[27]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y1_N9
maxii_lcell \Div3|auto_generated|divider|divider|StageOut[27]~12 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[27]~12_combout  = (\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout  & (((\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div3|auto_generated|divider|divider|StageOut[27]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[27]~12 .lut_mask = "aa00";
defparam \Div3|auto_generated|divider|divider|StageOut[27]~12 .operation_mode = "normal";
defparam \Div3|auto_generated|divider|divider|StageOut[27]~12 .output_mode = "comb_only";
defparam \Div3|auto_generated|divider|divider|StageOut[27]~12 .register_cascade_mode = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[27]~12 .sum_lutc_input = "datac";
defparam \Div3|auto_generated|divider|divider|StageOut[27]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y1_N6
maxii_lcell \Div3|auto_generated|divider|divider|StageOut[26]~20 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[26]~20_combout  = (((change[3] & !\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(change[3]),
	.datad(\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div3|auto_generated|divider|divider|StageOut[26]~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[26]~20 .lut_mask = "00f0";
defparam \Div3|auto_generated|divider|divider|StageOut[26]~20 .operation_mode = "normal";
defparam \Div3|auto_generated|divider|divider|StageOut[26]~20 .output_mode = "comb_only";
defparam \Div3|auto_generated|divider|divider|StageOut[26]~20 .register_cascade_mode = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[26]~20 .sum_lutc_input = "datac";
defparam \Div3|auto_generated|divider|divider|StageOut[26]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y1_N4
maxii_lcell \Div3|auto_generated|divider|divider|StageOut[26]~21 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[26]~21_combout  = ((!\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella [1] & ((\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella [1]),
	.datac(vcc),
	.datad(\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div3|auto_generated|divider|divider|StageOut[26]~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[26]~21 .lut_mask = "3300";
defparam \Div3|auto_generated|divider|divider|StageOut[26]~21 .operation_mode = "normal";
defparam \Div3|auto_generated|divider|divider|StageOut[26]~21 .output_mode = "comb_only";
defparam \Div3|auto_generated|divider|divider|StageOut[26]~21 .register_cascade_mode = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[26]~21 .sum_lutc_input = "datac";
defparam \Div3|auto_generated|divider|divider|StageOut[26]~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N2
maxii_lcell \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1] (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella [1] = ((change[2]))
// \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUT  = CARRY(((change[2])))
// \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUTCOUT1_33  = CARRY(((change[2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(change[2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUT ),
	.cout1(\Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUTCOUT1_33 ));
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1] .lut_mask = "cccc";
defparam \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1] .output_mode = "comb_only";
defparam \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1] .register_cascade_mode = "off";
defparam \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N3
maxii_lcell \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27_combout  = (((\Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUT ),
	.cin1(\Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUTCOUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 .cin0_used = "true";
defparam \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 .cin1_used = "true";
defparam \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y1_N0
maxii_lcell \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22_cout0  = CARRY((\Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27_combout ))
// \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_29  = CARRY((\Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27_combout ))

	.clk(gnd),
	.dataa(\Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22_cout0 ),
	.cout1(\Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_29 ));
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 .lut_mask = "ffaa";
defparam \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 .output_mode = "none";
defparam \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y1_N1
maxii_lcell \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15_combout  = \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22_cout0  $ (((!\Div3|auto_generated|divider|divider|StageOut[26]~20_combout  & 
// (!\Div3|auto_generated|divider|divider|StageOut[26]~21_combout ))))
// \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17  = CARRY((!\Div3|auto_generated|divider|divider|StageOut[26]~20_combout  & (!\Div3|auto_generated|divider|divider|StageOut[26]~21_combout  & 
// !\Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22_cout0 )))
// \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17COUT1_30  = CARRY((!\Div3|auto_generated|divider|divider|StageOut[26]~20_combout  & (!\Div3|auto_generated|divider|divider|StageOut[26]~21_combout  & 
// !\Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_29 )))

	.clk(gnd),
	.dataa(\Div3|auto_generated|divider|divider|StageOut[26]~20_combout ),
	.datab(\Div3|auto_generated|divider|divider|StageOut[26]~21_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22_cout0 ),
	.cin1(\Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 ),
	.cout1(\Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17COUT1_30 ));
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .cin0_used = "true";
defparam \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .cin1_used = "true";
defparam \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .lut_mask = "e101";
defparam \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .operation_mode = "arithmetic";
defparam \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .output_mode = "comb_only";
defparam \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .register_cascade_mode = "off";
defparam \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .sum_lutc_input = "cin";
defparam \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y1_N2
maxii_lcell \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10_combout  = \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17  $ (((!\Div3|auto_generated|divider|divider|StageOut[27]~0_combout  & 
// (!\Div3|auto_generated|divider|divider|StageOut[27]~12_combout ))))
// \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12  = CARRY((!\Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17  & ((\Div3|auto_generated|divider|divider|StageOut[27]~0_combout ) # 
// (\Div3|auto_generated|divider|divider|StageOut[27]~12_combout ))))
// \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12COUT1_31  = CARRY((!\Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17COUT1_30  & ((\Div3|auto_generated|divider|divider|StageOut[27]~0_combout ) # 
// (\Div3|auto_generated|divider|divider|StageOut[27]~12_combout ))))

	.clk(gnd),
	.dataa(\Div3|auto_generated|divider|divider|StageOut[27]~0_combout ),
	.datab(\Div3|auto_generated|divider|divider|StageOut[27]~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 ),
	.cin1(\Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 ),
	.cout1(\Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12COUT1_31 ));
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 .cin0_used = "true";
defparam \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 .cin1_used = "true";
defparam \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 .lut_mask = "e10e";
defparam \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y1_N3
maxii_lcell \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7_cout0  = CARRY((!\Div3|auto_generated|divider|divider|StageOut[28]~4_combout  & (!\Div3|auto_generated|divider|divider|StageOut[28]~5_combout  & 
// !\Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 )))
// \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7COUT1_32  = CARRY((!\Div3|auto_generated|divider|divider|StageOut[28]~4_combout  & (!\Div3|auto_generated|divider|divider|StageOut[28]~5_combout  & 
// !\Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12COUT1_31 )))

	.clk(gnd),
	.dataa(\Div3|auto_generated|divider|divider|StageOut[28]~4_combout ),
	.datab(\Div3|auto_generated|divider|divider|StageOut[28]~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 ),
	.cin1(\Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 ),
	.regout(),
	.cout(),
	.cout0(\Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7_cout0 ),
	.cout1(\Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7COUT1_32 ));
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 .cin0_used = "true";
defparam \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 .cin1_used = "true";
defparam \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 .lut_mask = "ff01";
defparam \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 .operation_mode = "arithmetic";
defparam \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 .output_mode = "none";
defparam \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 .register_cascade_mode = "off";
defparam \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 .sum_lutc_input = "cin";
defparam \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y1_N4
maxii_lcell \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  = (((!\Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7_cout0 ),
	.cin1(\Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N2
maxii_lcell \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[1] (
// Equation(s):
// \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella [1] = ((\Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ))
// \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUT  = CARRY(((\Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout )))
// \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUTCOUT1_29  = CARRY(((\Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUT ),
	.cout1(\Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[1] .lut_mask = "cccc";
defparam \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[1] .output_mode = "comb_only";
defparam \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[1] .register_cascade_mode = "off";
defparam \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N3
maxii_lcell \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27_combout  = (((\Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUT ),
	.cin1(\Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .cin0_used = "true";
defparam \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .cin1_used = "true";
defparam \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N5
maxii_lcell \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22_cout0  = CARRY((\Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27_combout ))
// \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22COUT1_30  = CARRY((\Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27_combout ))

	.clk(gnd),
	.dataa(\Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22_cout0 ),
	.cout1(\Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22COUT1_30 ));
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 .lut_mask = "ffaa";
defparam \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 .output_mode = "none";
defparam \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N6
maxii_lcell \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout  = \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22_cout0  $ (((!\Mod3|auto_generated|divider|divider|StageOut[31]~0_combout  & 
// (!\Mod3|auto_generated|divider|divider|StageOut[31]~1_combout ))))
// \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7  = CARRY((!\Mod3|auto_generated|divider|divider|StageOut[31]~0_combout  & (!\Mod3|auto_generated|divider|divider|StageOut[31]~1_combout  & 
// !\Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22_cout0 )))
// \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7COUT1_31  = CARRY((!\Mod3|auto_generated|divider|divider|StageOut[31]~0_combout  & (!\Mod3|auto_generated|divider|divider|StageOut[31]~1_combout  & 
// !\Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22COUT1_30 )))

	.clk(gnd),
	.dataa(\Mod3|auto_generated|divider|divider|StageOut[31]~0_combout ),
	.datab(\Mod3|auto_generated|divider|divider|StageOut[31]~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22_cout0 ),
	.cin1(\Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 ),
	.cout1(\Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7COUT1_31 ));
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .lut_mask = "e101";
defparam \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N7
maxii_lcell \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10_combout  = \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7  $ (((!\Mod3|auto_generated|divider|divider|StageOut[32]~2_combout  & 
// (!\Mod3|auto_generated|divider|divider|StageOut[32]~3_combout ))))
// \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12  = CARRY((!\Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7  & ((\Mod3|auto_generated|divider|divider|StageOut[32]~2_combout ) # 
// (\Mod3|auto_generated|divider|divider|StageOut[32]~3_combout ))))
// \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12COUT1_32  = CARRY((!\Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7COUT1_31  & ((\Mod3|auto_generated|divider|divider|StageOut[32]~2_combout ) # 
// (\Mod3|auto_generated|divider|divider|StageOut[32]~3_combout ))))

	.clk(gnd),
	.dataa(\Mod3|auto_generated|divider|divider|StageOut[32]~2_combout ),
	.datab(\Mod3|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 ),
	.cin1(\Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 ),
	.cout1(\Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12COUT1_32 ));
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 .cin0_used = "true";
defparam \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 .cin1_used = "true";
defparam \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 .lut_mask = "e10e";
defparam \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N8
maxii_lcell \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout0  = CARRY((!\Mod3|auto_generated|divider|divider|StageOut[33]~4_combout  & (!\Mod3|auto_generated|divider|divider|StageOut[33]~5_combout  & 
// !\Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 )))
// \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17COUT1_33  = CARRY((!\Mod3|auto_generated|divider|divider|StageOut[33]~4_combout  & (!\Mod3|auto_generated|divider|divider|StageOut[33]~5_combout  & 
// !\Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12COUT1_32 )))

	.clk(gnd),
	.dataa(\Mod3|auto_generated|divider|divider|StageOut[33]~4_combout ),
	.datab(\Mod3|auto_generated|divider|divider|StageOut[33]~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 ),
	.cin1(\Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout0 ),
	.cout1(\Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17COUT1_33 ));
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .cin0_used = "true";
defparam \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .cin1_used = "true";
defparam \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .lut_mask = "ff01";
defparam \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .output_mode = "none";
defparam \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .sum_lutc_input = "cin";
defparam \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N9
maxii_lcell \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout  = (((!\Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout0 ),
	.cin1(\Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N0
maxii_lcell \data~29 (
// Equation(s):
// \data~29_combout  = (!key[7] & ((\Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout  & ((\Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout ))) # 
// (!\Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout  & (\data~28_combout ))))

	.clk(gnd),
	.dataa(key[7]),
	.datab(\data~28_combout ),
	.datac(\Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ),
	.datad(\Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data~29 .lut_mask = "5404";
defparam \data~29 .operation_mode = "normal";
defparam \data~29 .output_mode = "comb_only";
defparam \data~29 .register_cascade_mode = "off";
defparam \data~29 .sum_lutc_input = "datac";
defparam \data~29 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N9
maxii_lcell \data~30 (
// Equation(s):
// \data~30_combout  = (!cntp[0] & ((\data~2_combout  & (\data~27_combout )) # (!\data~2_combout  & ((\data~29_combout )))))

	.clk(gnd),
	.dataa(cntp[0]),
	.datab(\data~2_combout ),
	.datac(\data~27_combout ),
	.datad(\data~29_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data~30 .lut_mask = "5140";
defparam \data~30 .operation_mode = "normal";
defparam \data~30 .output_mode = "comb_only";
defparam \data~30 .register_cascade_mode = "off";
defparam \data~30 .sum_lutc_input = "datac";
defparam \data~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N2
maxii_lcell \data~31 (
// Equation(s):
// \data~31_combout  = (\data~8_combout  & (((\data~30_combout )) # (!\data~7_combout ))) # (!\data~8_combout  & (\data~7_combout  & (count0[2])))

	.clk(gnd),
	.dataa(\data~8_combout ),
	.datab(\data~7_combout ),
	.datac(count0[2]),
	.datad(\data~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data~31_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data~31 .lut_mask = "ea62";
defparam \data~31 .operation_mode = "normal";
defparam \data~31 .output_mode = "comb_only";
defparam \data~31 .register_cascade_mode = "off";
defparam \data~31 .sum_lutc_input = "datac";
defparam \data~31 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N3
maxii_lcell \data~32 (
// Equation(s):
// \data~32_combout  = (\data~1_combout  & (((\data~31_combout )))) # (!\data~1_combout  & ((\data~31_combout  & ((count2[2]))) # (!\data~31_combout  & (count1[2]))))

	.clk(gnd),
	.dataa(count1[2]),
	.datab(\data~1_combout ),
	.datac(count2[2]),
	.datad(\data~31_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data~32_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data~32 .lut_mask = "fc22";
defparam \data~32 .operation_mode = "normal";
defparam \data~32 .output_mode = "comb_only";
defparam \data~32 .register_cascade_mode = "off";
defparam \data~32 .sum_lutc_input = "datac";
defparam \data~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N4
maxii_lcell \data~33 (
// Equation(s):
// \data~33_combout  = (\data~13_combout  & ((\data~32_combout ) # ((\data~12_combout  & \data~26_combout )))) # (!\data~13_combout  & (\data~12_combout  & (\data~26_combout )))

	.clk(gnd),
	.dataa(\data~13_combout ),
	.datab(\data~12_combout ),
	.datac(\data~26_combout ),
	.datad(\data~32_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data~33_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data~33 .lut_mask = "eac0";
defparam \data~33 .operation_mode = "normal";
defparam \data~33 .output_mode = "comb_only";
defparam \data~33 .register_cascade_mode = "off";
defparam \data~33 .sum_lutc_input = "datac";
defparam \data~33 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N5
maxii_lcell \data[2] (
// Equation(s):
// data[2] = ((GLOBAL(\sw~combout ) & ((\data~33_combout ))) # (!GLOBAL(\sw~combout ) & (data[2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\sw~combout ),
	.datac(data[2]),
	.datad(\data~33_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(data[2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[2] .lut_mask = "fc30";
defparam \data[2] .operation_mode = "normal";
defparam \data[2] .output_mode = "comb_only";
defparam \data[2] .register_cascade_mode = "off";
defparam \data[2] .sum_lutc_input = "datac";
defparam \data[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N3
maxii_lcell \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2] (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella [2] = ((\Add8~10_combout ))
// \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~COUT  = CARRY(((\Add8~10_combout )))
// \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~COUTCOUT1_38  = CARRY(((\Add8~10_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add8~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella [2]),
	.regout(),
	.cout(),
	.cout0(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~COUT ),
	.cout1(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~COUTCOUT1_38 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2] .lut_mask = "cccc";
defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2] .operation_mode = "arithmetic";
defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2] .output_mode = "comb_only";
defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2] .register_cascade_mode = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2] .sum_lutc_input = "datac";
defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N4
maxii_lcell \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~32 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~32_combout  = (((\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~COUT ),
	.cin1(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~COUTCOUT1_38 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~32_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~32 .cin0_used = "true";
defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~32 .cin1_used = "true";
defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~32 .lut_mask = "f0f0";
defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~32 .operation_mode = "normal";
defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~32 .output_mode = "comb_only";
defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~32 .register_cascade_mode = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~32 .sum_lutc_input = "cin";
defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N2
maxii_lcell \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27_cout0  = CARRY(((\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~32_combout )))
// \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27COUT1_34  = CARRY(((\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~32_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~32_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~25 ),
	.regout(),
	.cout(),
	.cout0(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27_cout0 ),
	.cout1(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27COUT1_34 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27 .lut_mask = "ffcc";
defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27 .operation_mode = "arithmetic";
defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27 .output_mode = "none";
defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27 .register_cascade_mode = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27 .sum_lutc_input = "datac";
defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N3
maxii_lcell \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~20 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~20_combout  = \Add8~25_combout  $ ((((!\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27_cout0 ))))
// \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~22  = CARRY((!\Add8~25_combout  & ((!\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27_cout0 ))))
// \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~22COUT1_35  = CARRY((!\Add8~25_combout  & ((!\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27COUT1_34 ))))

	.clk(gnd),
	.dataa(\Add8~25_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27_cout0 ),
	.cin1(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27COUT1_34 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~22 ),
	.cout1(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~22COUT1_35 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~20 .cin0_used = "true";
defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~20 .cin1_used = "true";
defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~20 .lut_mask = "a505";
defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~20 .operation_mode = "arithmetic";
defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~20 .output_mode = "comb_only";
defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~20 .register_cascade_mode = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~20 .sum_lutc_input = "cin";
defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N4
maxii_lcell \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~15 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~15_combout  = (\Add8~20_combout  $ ((\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~22 )))
// \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17  = CARRY(((\Add8~20_combout ) # (!\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~22COUT1_35 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add8~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~22 ),
	.cin1(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~22COUT1_35 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~15_combout ),
	.regout(),
	.cout(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~15 .cin0_used = "true";
defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~15 .cin1_used = "true";
defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~15 .lut_mask = "3ccf";
defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~15 .operation_mode = "arithmetic";
defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~15 .output_mode = "comb_only";
defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~15 .register_cascade_mode = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~15 .sum_lutc_input = "cin";
defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N5
maxii_lcell \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~10 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~10_combout  = (\Add8~35_combout  $ ((\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17 )))
// \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~12  = CARRY(((!\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17 ) # (!\Add8~35_combout )))
// \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~12COUT1_36  = CARRY(((!\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17 ) # (!\Add8~35_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add8~35_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~12 ),
	.cout1(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~12COUT1_36 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~10 .cin_used = "true";
defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~10 .lut_mask = "3c3f";
defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~10 .operation_mode = "arithmetic";
defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~10 .output_mode = "comb_only";
defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~10 .register_cascade_mode = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~10 .sum_lutc_input = "cin";
defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N6
maxii_lcell \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5_combout  = (\Add8~30_combout  $ ((!(!\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17  & \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~12 ) # 
// (\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17  & \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~12COUT1_36 ))))
// \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~7  = CARRY(((\Add8~30_combout  & !\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~12 )))
// \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~7COUT1_37  = CARRY(((\Add8~30_combout  & !\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~12COUT1_36 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add8~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17 ),
	.cin0(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~12 ),
	.cin1(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~12COUT1_36 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~7 ),
	.cout1(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~7COUT1_37 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5 .cin0_used = "true";
defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5 .cin1_used = "true";
defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5 .cin_used = "true";
defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5 .lut_mask = "c30c";
defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5 .operation_mode = "arithmetic";
defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5 .output_mode = "comb_only";
defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5 .register_cascade_mode = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5 .sum_lutc_input = "cin";
defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N7
maxii_lcell \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0_combout  = ((((!\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17  & \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~7 ) # 
// (\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17  & \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~7COUT1_37 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17 ),
	.cin0(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~7 ),
	.cin1(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~7COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0 .cin0_used = "true";
defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0 .cin1_used = "true";
defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0 .cin_used = "true";
defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0 .lut_mask = "f0f0";
defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0 .operation_mode = "normal";
defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0 .output_mode = "comb_only";
defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0 .register_cascade_mode = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0 .sum_lutc_input = "cin";
defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N5
maxii_lcell \data~3 (
// Equation(s):
// \data~3_combout  = ((cntp[0] & ((\data~2_combout ) # (!key[7]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(key[7]),
	.datac(cntp[0]),
	.datad(\data~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data~3 .lut_mask = "f030";
defparam \data~3 .operation_mode = "normal";
defparam \data~3 .output_mode = "comb_only";
defparam \data~3 .register_cascade_mode = "off";
defparam \data~3 .sum_lutc_input = "datac";
defparam \data~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N3
maxii_lcell \Mod1|auto_generated|divider|divider|StageOut[36]~0 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[36]~0_combout  = ((\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout  & ((!\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella [1]))) # 
// (!\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout  & (\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella [1]),
	.datac(vcc),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[36]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[36]~0 .lut_mask = "33aa";
defparam \Mod1|auto_generated|divider|divider|StageOut[36]~0 .operation_mode = "normal";
defparam \Mod1|auto_generated|divider|divider|StageOut[36]~0 .output_mode = "comb_only";
defparam \Mod1|auto_generated|divider|divider|StageOut[36]~0 .register_cascade_mode = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[36]~0 .sum_lutc_input = "datac";
defparam \Mod1|auto_generated|divider|divider|StageOut[36]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N3
maxii_lcell \data~18 (
// Equation(s):
// \data~18_combout  = (!key[7] & ((\Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout  & ((!\Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella [1]))) # 
// (!\Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout  & (\Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.datab(key[7]),
	.datac(\Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella [1]),
	.datad(\Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data~18 .lut_mask = "0322";
defparam \data~18 .operation_mode = "normal";
defparam \data~18 .output_mode = "comb_only";
defparam \data~18 .register_cascade_mode = "off";
defparam \data~18 .sum_lutc_input = "datac";
defparam \data~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N7
maxii_lcell \data~19 (
// Equation(s):
// \data~19_combout  = (cntp[0] & (\data~2_combout )) # (!cntp[0] & ((\data~2_combout  & (\Mod1|auto_generated|divider|divider|StageOut[36]~0_combout )) # (!\data~2_combout  & ((\data~18_combout )))))

	.clk(gnd),
	.dataa(cntp[0]),
	.datab(\data~2_combout ),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[36]~0_combout ),
	.datad(\data~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data~19 .lut_mask = "d9c8";
defparam \data~19 .operation_mode = "normal";
defparam \data~19 .output_mode = "comb_only";
defparam \data~19 .register_cascade_mode = "off";
defparam \data~19 .sum_lutc_input = "datac";
defparam \data~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y1_N7
maxii_lcell \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[2] (
// Equation(s):
// \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella [2] = ((change[3]))
// \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~COUT  = CARRY(((change[3])))
// \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~COUTCOUT1_38  = CARRY(((change[3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(change[3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella [2]),
	.regout(),
	.cout(),
	.cout0(\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~COUT ),
	.cout1(\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~COUTCOUT1_38 ));
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[2] .lut_mask = "cccc";
defparam \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[2] .operation_mode = "arithmetic";
defparam \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[2] .output_mode = "comb_only";
defparam \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[2] .register_cascade_mode = "off";
defparam \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[2] .sum_lutc_input = "datac";
defparam \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y1_N8
maxii_lcell \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~32 (
// Equation(s):
// \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~32_combout  = (((\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~COUT ),
	.cin1(\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~COUTCOUT1_38 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~32_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~32 .cin0_used = "true";
defparam \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~32 .cin1_used = "true";
defparam \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~32 .lut_mask = "f0f0";
defparam \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~32 .operation_mode = "normal";
defparam \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~32 .output_mode = "comb_only";
defparam \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~32 .register_cascade_mode = "off";
defparam \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~32 .sum_lutc_input = "cin";
defparam \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N1
maxii_lcell \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27 (
// Equation(s):
// \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27_cout0  = CARRY(((\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~32_combout )))
// \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27COUT1_34  = CARRY(((\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~32_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~32_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~25 ),
	.regout(),
	.cout(),
	.cout0(\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27_cout0 ),
	.cout1(\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27COUT1_34 ));
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27 .lut_mask = "ffcc";
defparam \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27 .operation_mode = "arithmetic";
defparam \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27 .output_mode = "none";
defparam \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27 .register_cascade_mode = "off";
defparam \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27 .sum_lutc_input = "datac";
defparam \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N2
maxii_lcell \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~20 (
// Equation(s):
// \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~20_combout  = (change[4] $ ((!\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27_cout0 )))
// \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~22  = CARRY(((!change[4] & !\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27_cout0 )))
// \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~22COUT1_35  = CARRY(((!change[4] & !\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27COUT1_34 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(change[4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27_cout0 ),
	.cin1(\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27COUT1_34 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~22 ),
	.cout1(\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~22COUT1_35 ));
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~20 .cin0_used = "true";
defparam \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~20 .cin1_used = "true";
defparam \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~20 .lut_mask = "c303";
defparam \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~20 .operation_mode = "arithmetic";
defparam \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~20 .output_mode = "comb_only";
defparam \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~20 .register_cascade_mode = "off";
defparam \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~20 .sum_lutc_input = "cin";
defparam \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N3
maxii_lcell \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~15 (
// Equation(s):
// \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~15_combout  = (change[5] $ ((\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~22 )))
// \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17  = CARRY(((change[5]) # (!\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~22 )))
// \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17COUT1_36  = CARRY(((change[5]) # (!\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~22COUT1_35 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(change[5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~22 ),
	.cin1(\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~22COUT1_35 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17 ),
	.cout1(\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17COUT1_36 ));
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~15 .cin0_used = "true";
defparam \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~15 .cin1_used = "true";
defparam \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~15 .lut_mask = "3ccf";
defparam \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~15 .operation_mode = "arithmetic";
defparam \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~15 .output_mode = "comb_only";
defparam \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~15 .register_cascade_mode = "off";
defparam \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~15 .sum_lutc_input = "cin";
defparam \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N4
maxii_lcell \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~10 (
// Equation(s):
// \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~10_combout  = change[6] $ ((((\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17 ))))
// \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~12  = CARRY(((!\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17COUT1_36 )) # (!change[6]))

	.clk(gnd),
	.dataa(change[6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17 ),
	.cin1(\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17COUT1_36 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~10_combout ),
	.regout(),
	.cout(\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~12 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~10 .cin0_used = "true";
defparam \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~10 .cin1_used = "true";
defparam \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~10 .lut_mask = "5a5f";
defparam \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~10 .operation_mode = "arithmetic";
defparam \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~10 .output_mode = "comb_only";
defparam \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~10 .register_cascade_mode = "off";
defparam \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~10 .sum_lutc_input = "cin";
defparam \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N5
maxii_lcell \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5 (
// Equation(s):
// \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5_combout  = (change[7] $ ((!\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~12 )))
// \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~7  = CARRY(((change[7] & !\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~12 )))
// \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~7COUT1_37  = CARRY(((change[7] & !\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~12 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(change[7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~12 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~7 ),
	.cout1(\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~7COUT1_37 ));
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5 .cin_used = "true";
defparam \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5 .lut_mask = "c30c";
defparam \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5 .operation_mode = "arithmetic";
defparam \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5 .output_mode = "comb_only";
defparam \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5 .register_cascade_mode = "off";
defparam \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5 .sum_lutc_input = "cin";
defparam \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N6
maxii_lcell \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0 (
// Equation(s):
// \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0_combout  = ((((!\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~12  & \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~7 ) # 
// (\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~12  & \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~7COUT1_37 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~12 ),
	.cin0(\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~7 ),
	.cin1(\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~7COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0 .cin0_used = "true";
defparam \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0 .cin1_used = "true";
defparam \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0 .cin_used = "true";
defparam \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0 .lut_mask = "f0f0";
defparam \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0 .operation_mode = "normal";
defparam \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0 .output_mode = "comb_only";
defparam \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0 .register_cascade_mode = "off";
defparam \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0 .sum_lutc_input = "cin";
defparam \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N1
maxii_lcell \data~20 (
// Equation(s):
// \data~20_combout  = (\data~3_combout  & ((\data~19_combout  & (\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0_combout )) # (!\data~19_combout  & ((\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0_combout ))))) # 
// (!\data~3_combout  & (((\data~19_combout ))))

	.clk(gnd),
	.dataa(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0_combout ),
	.datab(\data~3_combout ),
	.datac(\data~19_combout ),
	.datad(\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data~20 .lut_mask = "bcb0";
defparam \data~20 .operation_mode = "normal";
defparam \data~20 .output_mode = "comb_only";
defparam \data~20 .register_cascade_mode = "off";
defparam \data~20 .sum_lutc_input = "datac";
defparam \data~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N2
maxii_lcell \data~21 (
// Equation(s):
// \data~21_combout  = (\data~8_combout  & (((\data~20_combout ) # (!\data~7_combout )))) # (!\data~8_combout  & (count0[1] & (\data~7_combout )))

	.clk(gnd),
	.dataa(\data~8_combout ),
	.datab(count0[1]),
	.datac(\data~7_combout ),
	.datad(\data~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data~21 .lut_mask = "ea4a";
defparam \data~21 .operation_mode = "normal";
defparam \data~21 .output_mode = "comb_only";
defparam \data~21 .register_cascade_mode = "off";
defparam \data~21 .sum_lutc_input = "datac";
defparam \data~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N0
maxii_lcell \data~22 (
// Equation(s):
// \data~22_combout  = (\data~1_combout  & (((\data~21_combout )))) # (!\data~1_combout  & ((\data~21_combout  & (count2[1])) # (!\data~21_combout  & ((count1[1])))))

	.clk(gnd),
	.dataa(count2[1]),
	.datab(\data~1_combout ),
	.datac(count1[1]),
	.datad(\data~21_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data~22 .lut_mask = "ee30";
defparam \data~22 .operation_mode = "normal";
defparam \data~22 .output_mode = "comb_only";
defparam \data~22 .register_cascade_mode = "off";
defparam \data~22 .sum_lutc_input = "datac";
defparam \data~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N1
maxii_lcell \data~15 (
// Equation(s):
// \data~15_combout  = ((\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout  & (!\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella [1])) # (!\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout  & 
// ((\Add8~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella [1]),
	.datac(\Add8~0_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data~15 .lut_mask = "33f0";
defparam \data~15 .operation_mode = "normal";
defparam \data~15 .output_mode = "comb_only";
defparam \data~15 .register_cascade_mode = "off";
defparam \data~15 .sum_lutc_input = "datac";
defparam \data~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N8
maxii_lcell \data~16 (
// Equation(s):
// \data~16_combout  = ((\Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout  & ((!\Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella [1]))) # (!\Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout  & 
// (change[1])))

	.clk(gnd),
	.dataa(change[1]),
	.datab(\Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella [1]),
	.datac(vcc),
	.datad(\Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data~16 .lut_mask = "33aa";
defparam \data~16 .operation_mode = "normal";
defparam \data~16 .output_mode = "comb_only";
defparam \data~16 .register_cascade_mode = "off";
defparam \data~16 .sum_lutc_input = "datac";
defparam \data~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N6
maxii_lcell \data~17 (
// Equation(s):
// \data~17_combout  = (\data~2_combout  & (\data~15_combout )) # (!\data~2_combout  & (((!key[7] & \data~16_combout ))))

	.clk(gnd),
	.dataa(\data~15_combout ),
	.datab(key[7]),
	.datac(\data~2_combout ),
	.datad(\data~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data~17 .lut_mask = "a3a0";
defparam \data~17 .operation_mode = "normal";
defparam \data~17 .output_mode = "comb_only";
defparam \data~17 .register_cascade_mode = "off";
defparam \data~17 .sum_lutc_input = "datac";
defparam \data~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N4
maxii_lcell \data~23 (
// Equation(s):
// \data~23_combout  = (\data~12_combout  & ((\data~17_combout ) # ((\data~13_combout  & \data~22_combout )))) # (!\data~12_combout  & (\data~13_combout  & (\data~22_combout )))

	.clk(gnd),
	.dataa(\data~12_combout ),
	.datab(\data~13_combout ),
	.datac(\data~22_combout ),
	.datad(\data~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data~23 .lut_mask = "eac0";
defparam \data~23 .operation_mode = "normal";
defparam \data~23 .output_mode = "comb_only";
defparam \data~23 .register_cascade_mode = "off";
defparam \data~23 .sum_lutc_input = "datac";
defparam \data~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N5
maxii_lcell \data[1] (
// Equation(s):
// data[1] = ((GLOBAL(\sw~combout ) & ((\data~23_combout ))) # (!GLOBAL(\sw~combout ) & (data[1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\sw~combout ),
	.datac(data[1]),
	.datad(\data~23_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(data[1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[1] .lut_mask = "fc30";
defparam \data[1] .operation_mode = "normal";
defparam \data[1] .output_mode = "comb_only";
defparam \data[1] .register_cascade_mode = "off";
defparam \data[1] .sum_lutc_input = "datac";
defparam \data[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N9
maxii_lcell \change[0] (
// Equation(s):
// change[0] = ((GLOBAL(\change[0]~0_combout ) & (\Add15~0_combout )) # (!GLOBAL(\change[0]~0_combout ) & ((change[0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add15~0_combout ),
	.datac(\change[0]~0_combout ),
	.datad(change[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(change[0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \change[0] .lut_mask = "cfc0";
defparam \change[0] .operation_mode = "normal";
defparam \change[0] .output_mode = "comb_only";
defparam \change[0] .register_cascade_mode = "off";
defparam \change[0] .sum_lutc_input = "datac";
defparam \change[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N7
maxii_lcell \data~11 (
// Equation(s):
// \data~11_combout  = (\data~2_combout  & (((\Add8~5_combout )))) # (!\data~2_combout  & (change[0] & ((!key[7]))))

	.clk(gnd),
	.dataa(change[0]),
	.datab(\Add8~5_combout ),
	.datac(\data~2_combout ),
	.datad(key[7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data~11 .lut_mask = "c0ca";
defparam \data~11 .operation_mode = "normal";
defparam \data~11 .output_mode = "comb_only";
defparam \data~11 .register_cascade_mode = "off";
defparam \data~11 .sum_lutc_input = "datac";
defparam \data~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N0
maxii_lcell \Div1|auto_generated|divider|divider|StageOut[52]~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[52]~5_combout  = ((\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0_combout  & (\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~15_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0_combout ),
	.datac(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~15_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div1|auto_generated|divider|divider|StageOut[52]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[52]~5 .lut_mask = "c0c0";
defparam \Div1|auto_generated|divider|divider|StageOut[52]~5 .operation_mode = "normal";
defparam \Div1|auto_generated|divider|divider|StageOut[52]~5 .output_mode = "comb_only";
defparam \Div1|auto_generated|divider|divider|StageOut[52]~5 .register_cascade_mode = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[52]~5 .sum_lutc_input = "datac";
defparam \Div1|auto_generated|divider|divider|StageOut[52]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N5
maxii_lcell \Div1|auto_generated|divider|divider|StageOut[52]~4 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[52]~4_combout  = (((\Add8~20_combout  & !\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add8~20_combout ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div1|auto_generated|divider|divider|StageOut[52]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[52]~4 .lut_mask = "00f0";
defparam \Div1|auto_generated|divider|divider|StageOut[52]~4 .operation_mode = "normal";
defparam \Div1|auto_generated|divider|divider|StageOut[52]~4 .output_mode = "comb_only";
defparam \Div1|auto_generated|divider|divider|StageOut[52]~4 .register_cascade_mode = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[52]~4 .sum_lutc_input = "datac";
defparam \Div1|auto_generated|divider|divider|StageOut[52]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N8
maxii_lcell \Div1|auto_generated|divider|divider|StageOut[51]~7 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[51]~7_combout  = (((\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0_combout  & \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~20_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0_combout ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div1|auto_generated|divider|divider|StageOut[51]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[51]~7 .lut_mask = "f000";
defparam \Div1|auto_generated|divider|divider|StageOut[51]~7 .operation_mode = "normal";
defparam \Div1|auto_generated|divider|divider|StageOut[51]~7 .output_mode = "comb_only";
defparam \Div1|auto_generated|divider|divider|StageOut[51]~7 .register_cascade_mode = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[51]~7 .sum_lutc_input = "datac";
defparam \Div1|auto_generated|divider|divider|StageOut[51]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N9
maxii_lcell \Div1|auto_generated|divider|divider|StageOut[51]~6 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[51]~6_combout  = (((\Add8~25_combout  & !\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add8~25_combout ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div1|auto_generated|divider|divider|StageOut[51]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[51]~6 .lut_mask = "00f0";
defparam \Div1|auto_generated|divider|divider|StageOut[51]~6 .operation_mode = "normal";
defparam \Div1|auto_generated|divider|divider|StageOut[51]~6 .output_mode = "comb_only";
defparam \Div1|auto_generated|divider|divider|StageOut[51]~6 .register_cascade_mode = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[51]~6 .sum_lutc_input = "datac";
defparam \Div1|auto_generated|divider|divider|StageOut[51]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N5
maxii_lcell \Div1|auto_generated|divider|divider|StageOut[50]~8 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[50]~8_combout  = (((!\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0_combout  & \Add8~10_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0_combout ),
	.datad(\Add8~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div1|auto_generated|divider|divider|StageOut[50]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[50]~8 .lut_mask = "0f00";
defparam \Div1|auto_generated|divider|divider|StageOut[50]~8 .operation_mode = "normal";
defparam \Div1|auto_generated|divider|divider|StageOut[50]~8 .output_mode = "comb_only";
defparam \Div1|auto_generated|divider|divider|StageOut[50]~8 .register_cascade_mode = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[50]~8 .sum_lutc_input = "datac";
defparam \Div1|auto_generated|divider|divider|StageOut[50]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N6
maxii_lcell \Div1|auto_generated|divider|divider|StageOut[50]~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[50]~9_combout  = (((\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0_combout  & !\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0_combout ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div1|auto_generated|divider|divider|StageOut[50]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[50]~9 .lut_mask = "00f0";
defparam \Div1|auto_generated|divider|divider|StageOut[50]~9 .operation_mode = "normal";
defparam \Div1|auto_generated|divider|divider|StageOut[50]~9 .output_mode = "comb_only";
defparam \Div1|auto_generated|divider|divider|StageOut[50]~9 .register_cascade_mode = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[50]~9 .sum_lutc_input = "datac";
defparam \Div1|auto_generated|divider|divider|StageOut[50]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N8
maxii_lcell \Div1|auto_generated|divider|divider|StageOut[49]~11 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[49]~11_combout  = (((\Add8~15_combout  & \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add8~15_combout ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div1|auto_generated|divider|divider|StageOut[49]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[49]~11 .lut_mask = "f000";
defparam \Div1|auto_generated|divider|divider|StageOut[49]~11 .operation_mode = "normal";
defparam \Div1|auto_generated|divider|divider|StageOut[49]~11 .output_mode = "comb_only";
defparam \Div1|auto_generated|divider|divider|StageOut[49]~11 .register_cascade_mode = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[49]~11 .sum_lutc_input = "datac";
defparam \Div1|auto_generated|divider|divider|StageOut[49]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N0
maxii_lcell \Div1|auto_generated|divider|divider|StageOut[49]~10 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[49]~10_combout  = (((\Add8~15_combout  & !\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add8~15_combout ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div1|auto_generated|divider|divider|StageOut[49]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[49]~10 .lut_mask = "00f0";
defparam \Div1|auto_generated|divider|divider|StageOut[49]~10 .operation_mode = "normal";
defparam \Div1|auto_generated|divider|divider|StageOut[49]~10 .output_mode = "comb_only";
defparam \Div1|auto_generated|divider|divider|StageOut[49]~10 .register_cascade_mode = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[49]~10 .sum_lutc_input = "datac";
defparam \Div1|auto_generated|divider|divider|StageOut[49]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N1
maxii_lcell \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~32 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~32_cout0  = CARRY((\Div1|auto_generated|divider|divider|StageOut[49]~11_combout ) # ((\Div1|auto_generated|divider|divider|StageOut[49]~10_combout )))
// \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~32COUT1_36  = CARRY((\Div1|auto_generated|divider|divider|StageOut[49]~11_combout ) # ((\Div1|auto_generated|divider|divider|StageOut[49]~10_combout )))

	.clk(gnd),
	.dataa(\Div1|auto_generated|divider|divider|StageOut[49]~11_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[49]~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~30 ),
	.regout(),
	.cout(),
	.cout0(\Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~32_cout0 ),
	.cout1(\Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~32COUT1_36 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~32 .lut_mask = "ffee";
defparam \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~32 .operation_mode = "arithmetic";
defparam \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~32 .output_mode = "none";
defparam \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~32 .register_cascade_mode = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~32 .sum_lutc_input = "datac";
defparam \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N2
maxii_lcell \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~27 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~27_cout0  = CARRY((!\Div1|auto_generated|divider|divider|StageOut[50]~8_combout  & (!\Div1|auto_generated|divider|divider|StageOut[50]~9_combout  & 
// !\Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~32_cout0 )))
// \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~27COUT1_37  = CARRY((!\Div1|auto_generated|divider|divider|StageOut[50]~8_combout  & (!\Div1|auto_generated|divider|divider|StageOut[50]~9_combout  & 
// !\Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~32COUT1_36 )))

	.clk(gnd),
	.dataa(\Div1|auto_generated|divider|divider|StageOut[50]~8_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[50]~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~32_cout0 ),
	.cin1(\Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~32COUT1_36 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~25 ),
	.regout(),
	.cout(),
	.cout0(\Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~27_cout0 ),
	.cout1(\Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~27COUT1_37 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~27 .cin0_used = "true";
defparam \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~27 .cin1_used = "true";
defparam \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~27 .lut_mask = "ff01";
defparam \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~27 .operation_mode = "arithmetic";
defparam \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~27 .output_mode = "none";
defparam \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~27 .register_cascade_mode = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~27 .sum_lutc_input = "cin";
defparam \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N3
maxii_lcell \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22_cout0  = CARRY((\Div1|auto_generated|divider|divider|StageOut[51]~7_combout ) # ((\Div1|auto_generated|divider|divider|StageOut[51]~6_combout ) # 
// (!\Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~27_cout0 )))
// \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22COUT1_38  = CARRY((\Div1|auto_generated|divider|divider|StageOut[51]~7_combout ) # ((\Div1|auto_generated|divider|divider|StageOut[51]~6_combout ) # 
// (!\Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~27COUT1_37 )))

	.clk(gnd),
	.dataa(\Div1|auto_generated|divider|divider|StageOut[51]~7_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[51]~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~27_cout0 ),
	.cin1(\Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~27COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~20 ),
	.regout(),
	.cout(),
	.cout0(\Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22_cout0 ),
	.cout1(\Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22COUT1_38 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22 .cin0_used = "true";
defparam \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22 .cin1_used = "true";
defparam \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22 .lut_mask = "ffef";
defparam \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22 .operation_mode = "arithmetic";
defparam \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22 .output_mode = "none";
defparam \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22 .register_cascade_mode = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22 .sum_lutc_input = "cin";
defparam \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N4
maxii_lcell \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~17_cout  = CARRY(((!\Div1|auto_generated|divider|divider|StageOut[52]~5_combout  & !\Div1|auto_generated|divider|divider|StageOut[52]~4_combout )) # 
// (!\Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22COUT1_38 ))

	.clk(gnd),
	.dataa(\Div1|auto_generated|divider|divider|StageOut[52]~5_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[52]~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22_cout0 ),
	.cin1(\Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22COUT1_38 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~15 ),
	.regout(),
	.cout(\Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~17_cout ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~17 .cin0_used = "true";
defparam \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~17 .cin1_used = "true";
defparam \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~17 .lut_mask = "ff1f";
defparam \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~17 .operation_mode = "arithmetic";
defparam \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~17 .output_mode = "none";
defparam \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~17 .register_cascade_mode = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~17 .sum_lutc_input = "cin";
defparam \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N1
maxii_lcell \Div1|auto_generated|divider|divider|StageOut[54]~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[54]~1_combout  = ((\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0_combout  & (\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0_combout ),
	.datac(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div1|auto_generated|divider|divider|StageOut[54]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[54]~1 .lut_mask = "c0c0";
defparam \Div1|auto_generated|divider|divider|StageOut[54]~1 .operation_mode = "normal";
defparam \Div1|auto_generated|divider|divider|StageOut[54]~1 .output_mode = "comb_only";
defparam \Div1|auto_generated|divider|divider|StageOut[54]~1 .register_cascade_mode = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[54]~1 .sum_lutc_input = "datac";
defparam \Div1|auto_generated|divider|divider|StageOut[54]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N3
maxii_lcell \Div1|auto_generated|divider|divider|StageOut[54]~0 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[54]~0_combout  = (((\Add8~30_combout  & !\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add8~30_combout ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div1|auto_generated|divider|divider|StageOut[54]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[54]~0 .lut_mask = "00f0";
defparam \Div1|auto_generated|divider|divider|StageOut[54]~0 .operation_mode = "normal";
defparam \Div1|auto_generated|divider|divider|StageOut[54]~0 .output_mode = "comb_only";
defparam \Div1|auto_generated|divider|divider|StageOut[54]~0 .register_cascade_mode = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[54]~0 .sum_lutc_input = "datac";
defparam \Div1|auto_generated|divider|divider|StageOut[54]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N2
maxii_lcell \Div1|auto_generated|divider|divider|StageOut[53]~2 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[53]~2_combout  = (((!\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0_combout  & \Add8~35_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0_combout ),
	.datad(\Add8~35_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div1|auto_generated|divider|divider|StageOut[53]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[53]~2 .lut_mask = "0f00";
defparam \Div1|auto_generated|divider|divider|StageOut[53]~2 .operation_mode = "normal";
defparam \Div1|auto_generated|divider|divider|StageOut[53]~2 .output_mode = "comb_only";
defparam \Div1|auto_generated|divider|divider|StageOut[53]~2 .register_cascade_mode = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[53]~2 .sum_lutc_input = "datac";
defparam \Div1|auto_generated|divider|divider|StageOut[53]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N9
maxii_lcell \Div1|auto_generated|divider|divider|StageOut[53]~3 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[53]~3_combout  = ((\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0_combout  & (\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~10_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0_combout ),
	.datac(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~10_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div1|auto_generated|divider|divider|StageOut[53]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[53]~3 .lut_mask = "c0c0";
defparam \Div1|auto_generated|divider|divider|StageOut[53]~3 .operation_mode = "normal";
defparam \Div1|auto_generated|divider|divider|StageOut[53]~3 .output_mode = "comb_only";
defparam \Div1|auto_generated|divider|divider|StageOut[53]~3 .register_cascade_mode = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[53]~3 .sum_lutc_input = "datac";
defparam \Div1|auto_generated|divider|divider|StageOut[53]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N5
maxii_lcell \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~12 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~12_cout0  = CARRY((!\Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~17_cout  & ((\Div1|auto_generated|divider|divider|StageOut[53]~2_combout ) # 
// (\Div1|auto_generated|divider|divider|StageOut[53]~3_combout ))))
// \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~12COUT1_39  = CARRY((!\Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~17_cout  & ((\Div1|auto_generated|divider|divider|StageOut[53]~2_combout ) # 
// (\Div1|auto_generated|divider|divider|StageOut[53]~3_combout ))))

	.clk(gnd),
	.dataa(\Div1|auto_generated|divider|divider|StageOut[53]~2_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[53]~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~17_cout ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~10 ),
	.regout(),
	.cout(),
	.cout0(\Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~12_cout0 ),
	.cout1(\Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~12COUT1_39 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~12 .cin_used = "true";
defparam \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~12 .lut_mask = "ff0e";
defparam \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~12 .operation_mode = "arithmetic";
defparam \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~12 .output_mode = "none";
defparam \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~12 .register_cascade_mode = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~12 .sum_lutc_input = "cin";
defparam \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N6
maxii_lcell \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7_cout0  = CARRY((!\Div1|auto_generated|divider|divider|StageOut[54]~1_combout  & (!\Div1|auto_generated|divider|divider|StageOut[54]~0_combout  & 
// !\Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~12_cout0 )))
// \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7COUT1_40  = CARRY((!\Div1|auto_generated|divider|divider|StageOut[54]~1_combout  & (!\Div1|auto_generated|divider|divider|StageOut[54]~0_combout  & 
// !\Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~12COUT1_39 )))

	.clk(gnd),
	.dataa(\Div1|auto_generated|divider|divider|StageOut[54]~1_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[54]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~17_cout ),
	.cin0(\Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~12_cout0 ),
	.cin1(\Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~12COUT1_39 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~5 ),
	.regout(),
	.cout(),
	.cout0(\Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7_cout0 ),
	.cout1(\Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7COUT1_40 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7 .cin0_used = "true";
defparam \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7 .cin1_used = "true";
defparam \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7 .cin_used = "true";
defparam \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7 .lut_mask = "ff01";
defparam \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7 .operation_mode = "arithmetic";
defparam \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7 .output_mode = "none";
defparam \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7 .register_cascade_mode = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7 .sum_lutc_input = "cin";
defparam \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N7
maxii_lcell \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0_combout  = (((!(!\Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~17_cout  & \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7_cout0 ) # 
// (\Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~17_cout  & \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7COUT1_40 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~17_cout ),
	.cin0(\Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7_cout0 ),
	.cin1(\Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7COUT1_40 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0 .cin0_used = "true";
defparam \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0 .cin1_used = "true";
defparam \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0 .cin_used = "true";
defparam \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0 .lut_mask = "0f0f";
defparam \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0 .operation_mode = "normal";
defparam \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0 .output_mode = "comb_only";
defparam \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0 .register_cascade_mode = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0 .sum_lutc_input = "cin";
defparam \Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N6
maxii_lcell \Div4|auto_generated|divider|divider|StageOut[52]~4 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[52]~4_combout  = (change[5] & (((!\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0_combout ))))

	.clk(gnd),
	.dataa(change[5]),
	.datab(vcc),
	.datac(vcc),
	.datad(\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div4|auto_generated|divider|divider|StageOut[52]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[52]~4 .lut_mask = "00aa";
defparam \Div4|auto_generated|divider|divider|StageOut[52]~4 .operation_mode = "normal";
defparam \Div4|auto_generated|divider|divider|StageOut[52]~4 .output_mode = "comb_only";
defparam \Div4|auto_generated|divider|divider|StageOut[52]~4 .register_cascade_mode = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[52]~4 .sum_lutc_input = "datac";
defparam \Div4|auto_generated|divider|divider|StageOut[52]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N9
maxii_lcell \Div4|auto_generated|divider|divider|StageOut[52]~5 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[52]~5_combout  = (((\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~15_combout  & \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~15_combout ),
	.datad(\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div4|auto_generated|divider|divider|StageOut[52]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[52]~5 .lut_mask = "f000";
defparam \Div4|auto_generated|divider|divider|StageOut[52]~5 .operation_mode = "normal";
defparam \Div4|auto_generated|divider|divider|StageOut[52]~5 .output_mode = "comb_only";
defparam \Div4|auto_generated|divider|divider|StageOut[52]~5 .register_cascade_mode = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[52]~5 .sum_lutc_input = "datac";
defparam \Div4|auto_generated|divider|divider|StageOut[52]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N0
maxii_lcell \Div4|auto_generated|divider|divider|StageOut[51]~6 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[51]~6_combout  = (((!\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0_combout  & change[4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0_combout ),
	.datad(change[4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div4|auto_generated|divider|divider|StageOut[51]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[51]~6 .lut_mask = "0f00";
defparam \Div4|auto_generated|divider|divider|StageOut[51]~6 .operation_mode = "normal";
defparam \Div4|auto_generated|divider|divider|StageOut[51]~6 .output_mode = "comb_only";
defparam \Div4|auto_generated|divider|divider|StageOut[51]~6 .register_cascade_mode = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[51]~6 .sum_lutc_input = "datac";
defparam \Div4|auto_generated|divider|divider|StageOut[51]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N7
maxii_lcell \Div4|auto_generated|divider|divider|StageOut[51]~7 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[51]~7_combout  = (((\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0_combout  & \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~20_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0_combout ),
	.datad(\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div4|auto_generated|divider|divider|StageOut[51]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[51]~7 .lut_mask = "f000";
defparam \Div4|auto_generated|divider|divider|StageOut[51]~7 .operation_mode = "normal";
defparam \Div4|auto_generated|divider|divider|StageOut[51]~7 .output_mode = "comb_only";
defparam \Div4|auto_generated|divider|divider|StageOut[51]~7 .register_cascade_mode = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[51]~7 .sum_lutc_input = "datac";
defparam \Div4|auto_generated|divider|divider|StageOut[51]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N8
maxii_lcell \Div4|auto_generated|divider|divider|StageOut[50]~9 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[50]~9_combout  = (((!\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella [2] & \Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella [2]),
	.datad(\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div4|auto_generated|divider|divider|StageOut[50]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[50]~9 .lut_mask = "0f00";
defparam \Div4|auto_generated|divider|divider|StageOut[50]~9 .operation_mode = "normal";
defparam \Div4|auto_generated|divider|divider|StageOut[50]~9 .output_mode = "comb_only";
defparam \Div4|auto_generated|divider|divider|StageOut[50]~9 .register_cascade_mode = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[50]~9 .sum_lutc_input = "datac";
defparam \Div4|auto_generated|divider|divider|StageOut[50]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N0
maxii_lcell \Div4|auto_generated|divider|divider|StageOut[50]~8 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[50]~8_combout  = (((change[3] & !\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(change[3]),
	.datad(\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div4|auto_generated|divider|divider|StageOut[50]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[50]~8 .lut_mask = "00f0";
defparam \Div4|auto_generated|divider|divider|StageOut[50]~8 .operation_mode = "normal";
defparam \Div4|auto_generated|divider|divider|StageOut[50]~8 .output_mode = "comb_only";
defparam \Div4|auto_generated|divider|divider|StageOut[50]~8 .register_cascade_mode = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[50]~8 .sum_lutc_input = "datac";
defparam \Div4|auto_generated|divider|divider|StageOut[50]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N5
maxii_lcell \Div4|auto_generated|divider|divider|StageOut[49]~11 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[49]~11_combout  = ((change[2] & ((\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(change[2]),
	.datac(vcc),
	.datad(\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div4|auto_generated|divider|divider|StageOut[49]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[49]~11 .lut_mask = "cc00";
defparam \Div4|auto_generated|divider|divider|StageOut[49]~11 .operation_mode = "normal";
defparam \Div4|auto_generated|divider|divider|StageOut[49]~11 .output_mode = "comb_only";
defparam \Div4|auto_generated|divider|divider|StageOut[49]~11 .register_cascade_mode = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[49]~11 .sum_lutc_input = "datac";
defparam \Div4|auto_generated|divider|divider|StageOut[49]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N4
maxii_lcell \Div4|auto_generated|divider|divider|StageOut[49]~10 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[49]~10_combout  = ((change[2] & ((!\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(change[2]),
	.datac(vcc),
	.datad(\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div4|auto_generated|divider|divider|StageOut[49]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[49]~10 .lut_mask = "00cc";
defparam \Div4|auto_generated|divider|divider|StageOut[49]~10 .operation_mode = "normal";
defparam \Div4|auto_generated|divider|divider|StageOut[49]~10 .output_mode = "comb_only";
defparam \Div4|auto_generated|divider|divider|StageOut[49]~10 .register_cascade_mode = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[49]~10 .sum_lutc_input = "datac";
defparam \Div4|auto_generated|divider|divider|StageOut[49]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N1
maxii_lcell \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~32 (
// Equation(s):
// \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~32_cout0  = CARRY((\Div4|auto_generated|divider|divider|StageOut[49]~11_combout ) # ((\Div4|auto_generated|divider|divider|StageOut[49]~10_combout )))
// \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~32COUT1_36  = CARRY((\Div4|auto_generated|divider|divider|StageOut[49]~11_combout ) # ((\Div4|auto_generated|divider|divider|StageOut[49]~10_combout )))

	.clk(gnd),
	.dataa(\Div4|auto_generated|divider|divider|StageOut[49]~11_combout ),
	.datab(\Div4|auto_generated|divider|divider|StageOut[49]~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~30 ),
	.regout(),
	.cout(),
	.cout0(\Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~32_cout0 ),
	.cout1(\Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~32COUT1_36 ));
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~32 .lut_mask = "ffee";
defparam \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~32 .operation_mode = "arithmetic";
defparam \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~32 .output_mode = "none";
defparam \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~32 .register_cascade_mode = "off";
defparam \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~32 .sum_lutc_input = "datac";
defparam \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N2
maxii_lcell \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~27 (
// Equation(s):
// \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~27_cout0  = CARRY((!\Div4|auto_generated|divider|divider|StageOut[50]~9_combout  & (!\Div4|auto_generated|divider|divider|StageOut[50]~8_combout  & 
// !\Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~32_cout0 )))
// \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~27COUT1_37  = CARRY((!\Div4|auto_generated|divider|divider|StageOut[50]~9_combout  & (!\Div4|auto_generated|divider|divider|StageOut[50]~8_combout  & 
// !\Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~32COUT1_36 )))

	.clk(gnd),
	.dataa(\Div4|auto_generated|divider|divider|StageOut[50]~9_combout ),
	.datab(\Div4|auto_generated|divider|divider|StageOut[50]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~32_cout0 ),
	.cin1(\Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~32COUT1_36 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~25 ),
	.regout(),
	.cout(),
	.cout0(\Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~27_cout0 ),
	.cout1(\Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~27COUT1_37 ));
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~27 .cin0_used = "true";
defparam \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~27 .cin1_used = "true";
defparam \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~27 .lut_mask = "ff01";
defparam \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~27 .operation_mode = "arithmetic";
defparam \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~27 .output_mode = "none";
defparam \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~27 .register_cascade_mode = "off";
defparam \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~27 .sum_lutc_input = "cin";
defparam \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N3
maxii_lcell \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22 (
// Equation(s):
// \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22_cout0  = CARRY((\Div4|auto_generated|divider|divider|StageOut[51]~6_combout ) # ((\Div4|auto_generated|divider|divider|StageOut[51]~7_combout ) # 
// (!\Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~27_cout0 )))
// \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22COUT1_38  = CARRY((\Div4|auto_generated|divider|divider|StageOut[51]~6_combout ) # ((\Div4|auto_generated|divider|divider|StageOut[51]~7_combout ) # 
// (!\Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~27COUT1_37 )))

	.clk(gnd),
	.dataa(\Div4|auto_generated|divider|divider|StageOut[51]~6_combout ),
	.datab(\Div4|auto_generated|divider|divider|StageOut[51]~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~27_cout0 ),
	.cin1(\Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~27COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~20 ),
	.regout(),
	.cout(),
	.cout0(\Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22_cout0 ),
	.cout1(\Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22COUT1_38 ));
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22 .cin0_used = "true";
defparam \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22 .cin1_used = "true";
defparam \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22 .lut_mask = "ffef";
defparam \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22 .operation_mode = "arithmetic";
defparam \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22 .output_mode = "none";
defparam \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22 .register_cascade_mode = "off";
defparam \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22 .sum_lutc_input = "cin";
defparam \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N4
maxii_lcell \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~17 (
// Equation(s):
// \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~17_cout  = CARRY(((!\Div4|auto_generated|divider|divider|StageOut[52]~4_combout  & !\Div4|auto_generated|divider|divider|StageOut[52]~5_combout )) # 
// (!\Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22COUT1_38 ))

	.clk(gnd),
	.dataa(\Div4|auto_generated|divider|divider|StageOut[52]~4_combout ),
	.datab(\Div4|auto_generated|divider|divider|StageOut[52]~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22_cout0 ),
	.cin1(\Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22COUT1_38 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~15 ),
	.regout(),
	.cout(\Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~17_cout ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~17 .cin0_used = "true";
defparam \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~17 .cin1_used = "true";
defparam \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~17 .lut_mask = "ff1f";
defparam \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~17 .operation_mode = "arithmetic";
defparam \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~17 .output_mode = "none";
defparam \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~17 .register_cascade_mode = "off";
defparam \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~17 .sum_lutc_input = "cin";
defparam \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N8
maxii_lcell \Div4|auto_generated|divider|divider|StageOut[54]~1 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[54]~1_combout  = ((\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0_combout  & ((\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0_combout ),
	.datac(vcc),
	.datad(\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div4|auto_generated|divider|divider|StageOut[54]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[54]~1 .lut_mask = "cc00";
defparam \Div4|auto_generated|divider|divider|StageOut[54]~1 .operation_mode = "normal";
defparam \Div4|auto_generated|divider|divider|StageOut[54]~1 .output_mode = "comb_only";
defparam \Div4|auto_generated|divider|divider|StageOut[54]~1 .register_cascade_mode = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[54]~1 .sum_lutc_input = "datac";
defparam \Div4|auto_generated|divider|divider|StageOut[54]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N7
maxii_lcell \Div4|auto_generated|divider|divider|StageOut[54]~0 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[54]~0_combout  = ((change[7] & ((!\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(change[7]),
	.datac(vcc),
	.datad(\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div4|auto_generated|divider|divider|StageOut[54]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[54]~0 .lut_mask = "00cc";
defparam \Div4|auto_generated|divider|divider|StageOut[54]~0 .operation_mode = "normal";
defparam \Div4|auto_generated|divider|divider|StageOut[54]~0 .output_mode = "comb_only";
defparam \Div4|auto_generated|divider|divider|StageOut[54]~0 .register_cascade_mode = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[54]~0 .sum_lutc_input = "datac";
defparam \Div4|auto_generated|divider|divider|StageOut[54]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N8
maxii_lcell \Div4|auto_generated|divider|divider|StageOut[53]~3 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[53]~3_combout  = (\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0_combout  & (((\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~10_combout ))))

	.clk(gnd),
	.dataa(\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0_combout ),
	.datab(vcc),
	.datac(\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~10_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div4|auto_generated|divider|divider|StageOut[53]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[53]~3 .lut_mask = "a0a0";
defparam \Div4|auto_generated|divider|divider|StageOut[53]~3 .operation_mode = "normal";
defparam \Div4|auto_generated|divider|divider|StageOut[53]~3 .output_mode = "comb_only";
defparam \Div4|auto_generated|divider|divider|StageOut[53]~3 .register_cascade_mode = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[53]~3 .sum_lutc_input = "datac";
defparam \Div4|auto_generated|divider|divider|StageOut[53]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N0
maxii_lcell \Div4|auto_generated|divider|divider|StageOut[53]~2 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[53]~2_combout  = (((change[6] & !\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(change[6]),
	.datad(\Div4|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div4|auto_generated|divider|divider|StageOut[53]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[53]~2 .lut_mask = "00f0";
defparam \Div4|auto_generated|divider|divider|StageOut[53]~2 .operation_mode = "normal";
defparam \Div4|auto_generated|divider|divider|StageOut[53]~2 .output_mode = "comb_only";
defparam \Div4|auto_generated|divider|divider|StageOut[53]~2 .register_cascade_mode = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[53]~2 .sum_lutc_input = "datac";
defparam \Div4|auto_generated|divider|divider|StageOut[53]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N5
maxii_lcell \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~12 (
// Equation(s):
// \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~12_cout0  = CARRY((!\Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~17_cout  & ((\Div4|auto_generated|divider|divider|StageOut[53]~3_combout ) # 
// (\Div4|auto_generated|divider|divider|StageOut[53]~2_combout ))))
// \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~12COUT1_39  = CARRY((!\Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~17_cout  & ((\Div4|auto_generated|divider|divider|StageOut[53]~3_combout ) # 
// (\Div4|auto_generated|divider|divider|StageOut[53]~2_combout ))))

	.clk(gnd),
	.dataa(\Div4|auto_generated|divider|divider|StageOut[53]~3_combout ),
	.datab(\Div4|auto_generated|divider|divider|StageOut[53]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~17_cout ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~10 ),
	.regout(),
	.cout(),
	.cout0(\Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~12_cout0 ),
	.cout1(\Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~12COUT1_39 ));
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~12 .cin_used = "true";
defparam \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~12 .lut_mask = "ff0e";
defparam \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~12 .operation_mode = "arithmetic";
defparam \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~12 .output_mode = "none";
defparam \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~12 .register_cascade_mode = "off";
defparam \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~12 .sum_lutc_input = "cin";
defparam \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N6
maxii_lcell \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7 (
// Equation(s):
// \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7_cout0  = CARRY((!\Div4|auto_generated|divider|divider|StageOut[54]~1_combout  & (!\Div4|auto_generated|divider|divider|StageOut[54]~0_combout  & 
// !\Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~12_cout0 )))
// \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7COUT1_40  = CARRY((!\Div4|auto_generated|divider|divider|StageOut[54]~1_combout  & (!\Div4|auto_generated|divider|divider|StageOut[54]~0_combout  & 
// !\Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~12COUT1_39 )))

	.clk(gnd),
	.dataa(\Div4|auto_generated|divider|divider|StageOut[54]~1_combout ),
	.datab(\Div4|auto_generated|divider|divider|StageOut[54]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~17_cout ),
	.cin0(\Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~12_cout0 ),
	.cin1(\Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~12COUT1_39 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~5 ),
	.regout(),
	.cout(),
	.cout0(\Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7_cout0 ),
	.cout1(\Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7COUT1_40 ));
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7 .cin0_used = "true";
defparam \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7 .cin1_used = "true";
defparam \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7 .cin_used = "true";
defparam \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7 .lut_mask = "ff01";
defparam \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7 .operation_mode = "arithmetic";
defparam \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7 .output_mode = "none";
defparam \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7 .register_cascade_mode = "off";
defparam \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7 .sum_lutc_input = "cin";
defparam \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N7
maxii_lcell \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0 (
// Equation(s):
// \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0_combout  = (((!(!\Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~17_cout  & \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7_cout0 ) # 
// (\Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~17_cout  & \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7COUT1_40 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~17_cout ),
	.cin0(\Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7_cout0 ),
	.cin1(\Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7COUT1_40 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0 .cin0_used = "true";
defparam \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0 .cin1_used = "true";
defparam \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0 .cin_used = "true";
defparam \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0 .lut_mask = "0f0f";
defparam \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0 .operation_mode = "normal";
defparam \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0 .output_mode = "comb_only";
defparam \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0 .register_cascade_mode = "off";
defparam \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0 .sum_lutc_input = "cin";
defparam \Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N0
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[33]~2 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[33]~2_combout  = (((\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10_combout  & \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[33]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[33]~2 .lut_mask = "f000";
defparam \Div0|auto_generated|divider|divider|StageOut[33]~2 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[33]~2 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[33]~2 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[33]~2 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[33]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N2
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[33]~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[33]~1_combout  = (!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & ((\Div0|auto_generated|divider|divider|StageOut[27]~0_combout ) # 
// ((\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|StageOut[27]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[33]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[33]~1 .lut_mask = "0f08";
defparam \Div0|auto_generated|divider|divider|StageOut[33]~1 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[33]~1 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[33]~1 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[33]~1 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[33]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N1
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[32]~14 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[32]~14_combout  = (((\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15_combout  & \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[32]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[32]~14 .lut_mask = "f000";
defparam \Div0|auto_generated|divider|divider|StageOut[32]~14 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[32]~14 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[32]~14 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[32]~14 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[32]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N1
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[32]~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[32]~13_combout  = (!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & ((\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & 
// ((!\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella [1]))) # (!\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & (\Add8~10_combout ))))

	.clk(gnd),
	.dataa(\Add8~10_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella [1]),
	.datac(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[32]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[32]~13 .lut_mask = "030a";
defparam \Div0|auto_generated|divider|divider|StageOut[32]~13 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[32]~13 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[32]~13 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[32]~13 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[32]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N3
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[31]~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[31]~22_combout  = ((\Add8~15_combout  & (!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add8~15_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[31]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[31]~22 .lut_mask = "0c0c";
defparam \Div0|auto_generated|divider|divider|StageOut[31]~22 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[31]~22 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[31]~22 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[31]~22 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[31]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N9
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[31]~23 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[31]~23_combout  = (((!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella [1] & \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella [1]),
	.datad(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[31]~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[31]~23 .lut_mask = "0f00";
defparam \Div0|auto_generated|divider|divider|StageOut[31]~23 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[31]~23 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[31]~23 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[31]~23 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[31]~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N4
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[30]~24 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[30]~24_combout  = ((\Add8~0_combout  & (!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add8~0_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[30]~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[30]~24 .lut_mask = "0c0c";
defparam \Div0|auto_generated|divider|divider|StageOut[30]~24 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[30]~24 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[30]~24 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[30]~24 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[30]~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N0
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[30]~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[30]~25_combout  = ((\Add8~0_combout  & (\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add8~0_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[30]~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[30]~25 .lut_mask = "c0c0";
defparam \Div0|auto_generated|divider|divider|StageOut[30]~25 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[30]~25 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[30]~25 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[30]~25 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[30]~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N5
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22_cout0  = CARRY((\Div0|auto_generated|divider|divider|StageOut[30]~24_combout ) # ((\Div0|auto_generated|divider|divider|StageOut[30]~25_combout )))
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22COUT1_26  = CARRY((\Div0|auto_generated|divider|divider|StageOut[30]~24_combout ) # ((\Div0|auto_generated|divider|divider|StageOut[30]~25_combout )))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[30]~24_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[30]~25_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22COUT1_26 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 .lut_mask = "ffee";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N6
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout0  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[31]~22_combout  & (!\Div0|auto_generated|divider|divider|StageOut[31]~23_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22_cout0 )))
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17COUT1_27  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[31]~22_combout  & (!\Div0|auto_generated|divider|divider|StageOut[31]~23_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22COUT1_26 )))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[31]~22_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[31]~23_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17COUT1_27 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .lut_mask = "ff01";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N7
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12_cout0  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout0  & ((\Div0|auto_generated|divider|divider|StageOut[32]~14_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[32]~13_combout ))))
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12COUT1_28  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17COUT1_27  & ((\Div0|auto_generated|divider|divider|StageOut[32]~14_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[32]~13_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[32]~14_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[32]~13_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17COUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12COUT1_28 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 .lut_mask = "ff0e";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N8
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7_cout0  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[33]~2_combout  & (!\Div0|auto_generated|divider|divider|StageOut[33]~1_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12_cout0 )))
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7COUT1_29  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[33]~2_combout  & (!\Div0|auto_generated|divider|divider|StageOut[33]~1_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12COUT1_28 )))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[33]~2_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[33]~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7COUT1_29 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 .lut_mask = "ff01";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N9
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout  = (((!\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N4
maxii_lcell \Div3|auto_generated|divider|divider|StageOut[33]~1 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[33]~1_combout  = (!\Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & ((\Div3|auto_generated|divider|divider|StageOut[27]~0_combout ) # 
// ((\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout  & \Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout ),
	.datab(\Div3|auto_generated|divider|divider|StageOut[27]~0_combout ),
	.datac(\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.datad(\Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div3|auto_generated|divider|divider|StageOut[33]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[33]~1 .lut_mask = "00ec";
defparam \Div3|auto_generated|divider|divider|StageOut[33]~1 .operation_mode = "normal";
defparam \Div3|auto_generated|divider|divider|StageOut[33]~1 .output_mode = "comb_only";
defparam \Div3|auto_generated|divider|divider|StageOut[33]~1 .register_cascade_mode = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[33]~1 .sum_lutc_input = "datac";
defparam \Div3|auto_generated|divider|divider|StageOut[33]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y1_N0
maxii_lcell \Div3|auto_generated|divider|divider|StageOut[33]~2 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[33]~2_combout  = (((\Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10_combout  & \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10_combout ),
	.datad(\Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div3|auto_generated|divider|divider|StageOut[33]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[33]~2 .lut_mask = "f000";
defparam \Div3|auto_generated|divider|divider|StageOut[33]~2 .operation_mode = "normal";
defparam \Div3|auto_generated|divider|divider|StageOut[33]~2 .output_mode = "comb_only";
defparam \Div3|auto_generated|divider|divider|StageOut[33]~2 .register_cascade_mode = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[33]~2 .sum_lutc_input = "datac";
defparam \Div3|auto_generated|divider|divider|StageOut[33]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y1_N1
maxii_lcell \Div3|auto_generated|divider|divider|StageOut[32]~13 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[32]~13_combout  = (!\Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & ((\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & 
// ((!\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella [1]))) # (!\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & (change[3]))))

	.clk(gnd),
	.dataa(change[3]),
	.datab(\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella [1]),
	.datac(\Div3|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.datad(\Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div3|auto_generated|divider|divider|StageOut[32]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[32]~13 .lut_mask = "003a";
defparam \Div3|auto_generated|divider|divider|StageOut[32]~13 .operation_mode = "normal";
defparam \Div3|auto_generated|divider|divider|StageOut[32]~13 .output_mode = "comb_only";
defparam \Div3|auto_generated|divider|divider|StageOut[32]~13 .register_cascade_mode = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[32]~13 .sum_lutc_input = "datac";
defparam \Div3|auto_generated|divider|divider|StageOut[32]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N2
maxii_lcell \Div3|auto_generated|divider|divider|StageOut[32]~14 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[32]~14_combout  = (((\Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15_combout  & \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15_combout ),
	.datad(\Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div3|auto_generated|divider|divider|StageOut[32]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[32]~14 .lut_mask = "f000";
defparam \Div3|auto_generated|divider|divider|StageOut[32]~14 .operation_mode = "normal";
defparam \Div3|auto_generated|divider|divider|StageOut[32]~14 .output_mode = "comb_only";
defparam \Div3|auto_generated|divider|divider|StageOut[32]~14 .register_cascade_mode = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[32]~14 .sum_lutc_input = "datac";
defparam \Div3|auto_generated|divider|divider|StageOut[32]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N6
maxii_lcell \Div3|auto_generated|divider|divider|StageOut[31]~22 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[31]~22_combout  = ((change[2] & ((!\Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(change[2]),
	.datac(vcc),
	.datad(\Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div3|auto_generated|divider|divider|StageOut[31]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[31]~22 .lut_mask = "00cc";
defparam \Div3|auto_generated|divider|divider|StageOut[31]~22 .operation_mode = "normal";
defparam \Div3|auto_generated|divider|divider|StageOut[31]~22 .output_mode = "comb_only";
defparam \Div3|auto_generated|divider|divider|StageOut[31]~22 .register_cascade_mode = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[31]~22 .sum_lutc_input = "datac";
defparam \Div3|auto_generated|divider|divider|StageOut[31]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N1
maxii_lcell \Div3|auto_generated|divider|divider|StageOut[31]~23 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[31]~23_combout  = (!\Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella [1] & (((\Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div3|auto_generated|divider|divider|StageOut[31]~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[31]~23 .lut_mask = "5500";
defparam \Div3|auto_generated|divider|divider|StageOut[31]~23 .operation_mode = "normal";
defparam \Div3|auto_generated|divider|divider|StageOut[31]~23 .output_mode = "comb_only";
defparam \Div3|auto_generated|divider|divider|StageOut[31]~23 .register_cascade_mode = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[31]~23 .sum_lutc_input = "datac";
defparam \Div3|auto_generated|divider|divider|StageOut[31]~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N3
maxii_lcell \Div3|auto_generated|divider|divider|StageOut[30]~24 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[30]~24_combout  = (((change[1] & !\Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(change[1]),
	.datad(\Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div3|auto_generated|divider|divider|StageOut[30]~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[30]~24 .lut_mask = "00f0";
defparam \Div3|auto_generated|divider|divider|StageOut[30]~24 .operation_mode = "normal";
defparam \Div3|auto_generated|divider|divider|StageOut[30]~24 .output_mode = "comb_only";
defparam \Div3|auto_generated|divider|divider|StageOut[30]~24 .register_cascade_mode = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[30]~24 .sum_lutc_input = "datac";
defparam \Div3|auto_generated|divider|divider|StageOut[30]~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N0
maxii_lcell \Div3|auto_generated|divider|divider|StageOut[30]~25 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[30]~25_combout  = (((change[1] & \Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(change[1]),
	.datad(\Div3|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div3|auto_generated|divider|divider|StageOut[30]~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[30]~25 .lut_mask = "f000";
defparam \Div3|auto_generated|divider|divider|StageOut[30]~25 .operation_mode = "normal";
defparam \Div3|auto_generated|divider|divider|StageOut[30]~25 .output_mode = "comb_only";
defparam \Div3|auto_generated|divider|divider|StageOut[30]~25 .register_cascade_mode = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[30]~25 .sum_lutc_input = "datac";
defparam \Div3|auto_generated|divider|divider|StageOut[30]~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N5
maxii_lcell \Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22_cout0  = CARRY((\Div3|auto_generated|divider|divider|StageOut[30]~24_combout ) # ((\Div3|auto_generated|divider|divider|StageOut[30]~25_combout )))
// \Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22COUT1_26  = CARRY((\Div3|auto_generated|divider|divider|StageOut[30]~24_combout ) # ((\Div3|auto_generated|divider|divider|StageOut[30]~25_combout )))

	.clk(gnd),
	.dataa(\Div3|auto_generated|divider|divider|StageOut[30]~24_combout ),
	.datab(\Div3|auto_generated|divider|divider|StageOut[30]~25_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22_cout0 ),
	.cout1(\Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22COUT1_26 ));
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 .lut_mask = "ffee";
defparam \Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 .output_mode = "none";
defparam \Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N6
maxii_lcell \Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout0  = CARRY((!\Div3|auto_generated|divider|divider|StageOut[31]~22_combout  & (!\Div3|auto_generated|divider|divider|StageOut[31]~23_combout  & 
// !\Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22_cout0 )))
// \Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17COUT1_27  = CARRY((!\Div3|auto_generated|divider|divider|StageOut[31]~22_combout  & (!\Div3|auto_generated|divider|divider|StageOut[31]~23_combout  & 
// !\Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22COUT1_26 )))

	.clk(gnd),
	.dataa(\Div3|auto_generated|divider|divider|StageOut[31]~22_combout ),
	.datab(\Div3|auto_generated|divider|divider|StageOut[31]~23_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22_cout0 ),
	.cin1(\Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout0 ),
	.cout1(\Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17COUT1_27 ));
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .cin0_used = "true";
defparam \Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .cin1_used = "true";
defparam \Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .lut_mask = "ff01";
defparam \Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .output_mode = "none";
defparam \Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .sum_lutc_input = "cin";
defparam \Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N7
maxii_lcell \Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12_cout0  = CARRY((!\Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout0  & ((\Div3|auto_generated|divider|divider|StageOut[32]~13_combout ) # 
// (\Div3|auto_generated|divider|divider|StageOut[32]~14_combout ))))
// \Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12COUT1_28  = CARRY((!\Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17COUT1_27  & ((\Div3|auto_generated|divider|divider|StageOut[32]~13_combout ) # 
// (\Div3|auto_generated|divider|divider|StageOut[32]~14_combout ))))

	.clk(gnd),
	.dataa(\Div3|auto_generated|divider|divider|StageOut[32]~13_combout ),
	.datab(\Div3|auto_generated|divider|divider|StageOut[32]~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout0 ),
	.cin1(\Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17COUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 ),
	.regout(),
	.cout(),
	.cout0(\Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12_cout0 ),
	.cout1(\Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12COUT1_28 ));
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 .cin0_used = "true";
defparam \Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 .cin1_used = "true";
defparam \Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 .lut_mask = "ff0e";
defparam \Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 .operation_mode = "arithmetic";
defparam \Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 .output_mode = "none";
defparam \Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 .register_cascade_mode = "off";
defparam \Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 .sum_lutc_input = "cin";
defparam \Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N8
maxii_lcell \Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7_cout0  = CARRY((!\Div3|auto_generated|divider|divider|StageOut[33]~1_combout  & (!\Div3|auto_generated|divider|divider|StageOut[33]~2_combout  & 
// !\Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12_cout0 )))
// \Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7COUT1_29  = CARRY((!\Div3|auto_generated|divider|divider|StageOut[33]~1_combout  & (!\Div3|auto_generated|divider|divider|StageOut[33]~2_combout  & 
// !\Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12COUT1_28 )))

	.clk(gnd),
	.dataa(\Div3|auto_generated|divider|divider|StageOut[33]~1_combout ),
	.datab(\Div3|auto_generated|divider|divider|StageOut[33]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12_cout0 ),
	.cin1(\Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 ),
	.regout(),
	.cout(),
	.cout0(\Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7_cout0 ),
	.cout1(\Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7COUT1_29 ));
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 .cin0_used = "true";
defparam \Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 .cin1_used = "true";
defparam \Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 .lut_mask = "ff01";
defparam \Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 .operation_mode = "arithmetic";
defparam \Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 .output_mode = "none";
defparam \Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 .register_cascade_mode = "off";
defparam \Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 .sum_lutc_input = "cin";
defparam \Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N9
maxii_lcell \Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout  = (((!\Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7_cout0 ),
	.cin1(\Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N5
maxii_lcell \data~4 (
// Equation(s):
// \data~4_combout  = (((\Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout  & !key[7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ),
	.datad(key[7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data~4 .lut_mask = "00f0";
defparam \data~4 .operation_mode = "normal";
defparam \data~4 .output_mode = "comb_only";
defparam \data~4 .register_cascade_mode = "off";
defparam \data~4 .sum_lutc_input = "datac";
defparam \data~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N6
maxii_lcell \data~5 (
// Equation(s):
// \data~5_combout  = (cntp[0] & (((\data~2_combout )))) # (!cntp[0] & ((\data~2_combout  & (\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout )) # (!\data~2_combout  & ((\data~4_combout )))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ),
	.datab(cntp[0]),
	.datac(\data~2_combout ),
	.datad(\data~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data~5 .lut_mask = "e3e0";
defparam \data~5 .operation_mode = "normal";
defparam \data~5 .output_mode = "comb_only";
defparam \data~5 .register_cascade_mode = "off";
defparam \data~5 .sum_lutc_input = "datac";
defparam \data~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N0
maxii_lcell \data~6 (
// Equation(s):
// \data~6_combout  = (\data~5_combout  & ((\Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0_combout ) # ((!\data~3_combout )))) # (!\data~5_combout  & (((\Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0_combout  & 
// \data~3_combout ))))

	.clk(gnd),
	.dataa(\Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0_combout ),
	.datab(\Div4|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0_combout ),
	.datac(\data~5_combout ),
	.datad(\data~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data~6 .lut_mask = "acf0";
defparam \data~6 .operation_mode = "normal";
defparam \data~6 .output_mode = "comb_only";
defparam \data~6 .register_cascade_mode = "off";
defparam \data~6 .sum_lutc_input = "datac";
defparam \data~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N1
maxii_lcell \data~9 (
// Equation(s):
// \data~9_combout  = (\data~8_combout  & (((\data~6_combout ) # (!\data~7_combout )))) # (!\data~8_combout  & (\Mult0|auto_generated|cs2a [0] & (\data~7_combout )))

	.clk(gnd),
	.dataa(\data~8_combout ),
	.datab(\Mult0|auto_generated|cs2a [0]),
	.datac(\data~7_combout ),
	.datad(\data~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data~9 .lut_mask = "ea4a";
defparam \data~9 .operation_mode = "normal";
defparam \data~9 .output_mode = "comb_only";
defparam \data~9 .register_cascade_mode = "off";
defparam \data~9 .sum_lutc_input = "datac";
defparam \data~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N2
maxii_lcell \data~10 (
// Equation(s):
// \data~10_combout  = (\data~1_combout  & (((\data~9_combout )))) # (!\data~1_combout  & ((\data~9_combout  & ((count2[0]))) # (!\data~9_combout  & (count1[0]))))

	.clk(gnd),
	.dataa(count1[0]),
	.datab(count2[0]),
	.datac(\data~1_combout ),
	.datad(\data~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data~10 .lut_mask = "fc0a";
defparam \data~10 .operation_mode = "normal";
defparam \data~10 .output_mode = "comb_only";
defparam \data~10 .register_cascade_mode = "off";
defparam \data~10 .sum_lutc_input = "datac";
defparam \data~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N3
maxii_lcell \data~14 (
// Equation(s):
// \data~14_combout  = (\data~13_combout  & ((\data~10_combout ) # ((\data~11_combout  & \data~12_combout )))) # (!\data~13_combout  & (\data~11_combout  & (\data~12_combout )))

	.clk(gnd),
	.dataa(\data~13_combout ),
	.datab(\data~11_combout ),
	.datac(\data~12_combout ),
	.datad(\data~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data~14 .lut_mask = "eac0";
defparam \data~14 .operation_mode = "normal";
defparam \data~14 .output_mode = "comb_only";
defparam \data~14 .register_cascade_mode = "off";
defparam \data~14 .sum_lutc_input = "datac";
defparam \data~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N4
maxii_lcell \data[0] (
// Equation(s):
// data[0] = ((GLOBAL(\sw~combout ) & ((\data~14_combout ))) # (!GLOBAL(\sw~combout ) & (data[0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\sw~combout ),
	.datac(data[0]),
	.datad(\data~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(data[0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[0] .lut_mask = "fc30";
defparam \data[0] .operation_mode = "normal";
defparam \data[0] .output_mode = "comb_only";
defparam \data[0] .register_cascade_mode = "off";
defparam \data[0] .sum_lutc_input = "datac";
defparam \data[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N3
maxii_lcell \data~35 (
// Equation(s):
// \data~35_combout  = (\Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout  & (((\Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10_combout )))) # 
// (!\Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout  & ((\Mod2|auto_generated|divider|divider|StageOut[32]~2_combout ) # ((\Mod2|auto_generated|divider|divider|StageOut[32]~3_combout ))))

	.clk(gnd),
	.dataa(\Mod2|auto_generated|divider|divider|StageOut[32]~2_combout ),
	.datab(\Mod2|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.datac(\Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10_combout ),
	.datad(\Mod2|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data~35_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data~35 .lut_mask = "f0ee";
defparam \data~35 .operation_mode = "normal";
defparam \data~35 .output_mode = "comb_only";
defparam \data~35 .register_cascade_mode = "off";
defparam \data~35 .sum_lutc_input = "datac";
defparam \data~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y4_N8
maxii_lcell \data~34 (
// Equation(s):
// \data~34_combout  = (\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout  & (((\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10_combout )))) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[32]~3_combout ) # ((\Mod0|auto_generated|divider|divider|StageOut[32]~2_combout ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[32]~2_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data~34_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data~34 .lut_mask = "ccfa";
defparam \data~34 .operation_mode = "normal";
defparam \data~34 .output_mode = "comb_only";
defparam \data~34 .register_cascade_mode = "off";
defparam \data~34 .sum_lutc_input = "datac";
defparam \data~34 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y4_N9
maxii_lcell \data~36 (
// Equation(s):
// \data~36_combout  = (\data~2_combout  & (((\data~34_combout )))) # (!\data~2_combout  & (!key[7] & (\data~35_combout )))

	.clk(gnd),
	.dataa(key[7]),
	.datab(\data~2_combout ),
	.datac(\data~35_combout ),
	.datad(\data~34_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data~36_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data~36 .lut_mask = "dc10";
defparam \data~36 .operation_mode = "normal";
defparam \data~36 .output_mode = "comb_only";
defparam \data~36 .register_cascade_mode = "off";
defparam \data~36 .sum_lutc_input = "datac";
defparam \data~36 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y4_N0
maxii_lcell \data~37 (
// Equation(s):
// \data~37_combout  = (cntp[0] & (!cntp[1] & (cntp[2] & \data~36_combout )))

	.clk(gnd),
	.dataa(cntp[0]),
	.datab(cntp[1]),
	.datac(cntp[2]),
	.datad(\data~36_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data~37_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data~37 .lut_mask = "2000";
defparam \data~37 .operation_mode = "normal";
defparam \data~37 .output_mode = "comb_only";
defparam \data~37 .register_cascade_mode = "off";
defparam \data~37 .sum_lutc_input = "datac";
defparam \data~37 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y1_N8
maxii_lcell \data~38 (
// Equation(s):
// \data~38_combout  = ((\Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17  & (\Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~5_combout )) # (!\Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17  & 
// ((\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~5_combout ),
	.datac(\Mod3|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17 ),
	.datad(\Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data~38_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data~38 .lut_mask = "cfc0";
defparam \data~38 .operation_mode = "normal";
defparam \data~38 .output_mode = "comb_only";
defparam \data~38 .register_cascade_mode = "off";
defparam \data~38 .sum_lutc_input = "datac";
defparam \data~38 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N1
maxii_lcell \data~39 (
// Equation(s):
// \data~39_combout  = (!key[7] & ((\Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout  & ((\Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10_combout ))) # 
// (!\Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout  & (\data~38_combout ))))

	.clk(gnd),
	.dataa(\data~38_combout ),
	.datab(key[7]),
	.datac(\Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10_combout ),
	.datad(\Mod3|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data~39_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data~39 .lut_mask = "3022";
defparam \data~39 .operation_mode = "normal";
defparam \data~39 .output_mode = "comb_only";
defparam \data~39 .register_cascade_mode = "off";
defparam \data~39 .sum_lutc_input = "datac";
defparam \data~39 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y4_N2
maxii_lcell \Mod1|auto_generated|divider|divider|StageOut[38]~4 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[38]~4_combout  = (\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout  & (((\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10_combout )))) # 
// (!\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ) # ((\Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ))))

	.clk(gnd),
	.dataa(\Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[38]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[38]~4 .lut_mask = "fe0e";
defparam \Mod1|auto_generated|divider|divider|StageOut[38]~4 .operation_mode = "normal";
defparam \Mod1|auto_generated|divider|divider|StageOut[38]~4 .output_mode = "comb_only";
defparam \Mod1|auto_generated|divider|divider|StageOut[38]~4 .register_cascade_mode = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[38]~4 .sum_lutc_input = "datac";
defparam \Mod1|auto_generated|divider|divider|StageOut[38]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y4_N3
maxii_lcell \data~40 (
// Equation(s):
// \data~40_combout  = (!cntp[0] & ((\data~2_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[38]~4_combout ))) # (!\data~2_combout  & (\data~39_combout ))))

	.clk(gnd),
	.dataa(cntp[0]),
	.datab(\data~2_combout ),
	.datac(\data~39_combout ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[38]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data~40 .lut_mask = "5410";
defparam \data~40 .operation_mode = "normal";
defparam \data~40 .output_mode = "comb_only";
defparam \data~40 .register_cascade_mode = "off";
defparam \data~40 .sum_lutc_input = "datac";
defparam \data~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y4_N4
maxii_lcell \data~41 (
// Equation(s):
// \data~41_combout  = (\data~7_combout  & ((\data~8_combout  & ((\data~40_combout ))) # (!\data~8_combout  & (count0[3])))) # (!\data~7_combout  & (((\data~8_combout ))))

	.clk(gnd),
	.dataa(count0[3]),
	.datab(\data~7_combout ),
	.datac(\data~8_combout ),
	.datad(\data~40_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data~41_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data~41 .lut_mask = "f838";
defparam \data~41 .operation_mode = "normal";
defparam \data~41 .output_mode = "comb_only";
defparam \data~41 .register_cascade_mode = "off";
defparam \data~41 .sum_lutc_input = "datac";
defparam \data~41 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y4_N5
maxii_lcell \data~42 (
// Equation(s):
// \data~42_combout  = (\data~1_combout  & (((\data~41_combout )))) # (!\data~1_combout  & ((\data~41_combout  & ((count2[3]))) # (!\data~41_combout  & (count1[3]))))

	.clk(gnd),
	.dataa(count1[3]),
	.datab(\data~1_combout ),
	.datac(count2[3]),
	.datad(\data~41_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data~42_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data~42 .lut_mask = "fc22";
defparam \data~42 .operation_mode = "normal";
defparam \data~42 .output_mode = "comb_only";
defparam \data~42 .register_cascade_mode = "off";
defparam \data~42 .sum_lutc_input = "datac";
defparam \data~42 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y4_N6
maxii_lcell \data~43 (
// Equation(s):
// \data~43_combout  = (\std.101_3924~combout ) # ((\data~37_combout ) # ((!\data~0_combout  & \data~42_combout )))

	.clk(gnd),
	.dataa(\data~0_combout ),
	.datab(\std.101_3924~combout ),
	.datac(\data~37_combout ),
	.datad(\data~42_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data~43_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data~43 .lut_mask = "fdfc";
defparam \data~43 .operation_mode = "normal";
defparam \data~43 .output_mode = "comb_only";
defparam \data~43 .register_cascade_mode = "off";
defparam \data~43 .sum_lutc_input = "datac";
defparam \data~43 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y4_N7
maxii_lcell \data[3] (
// Equation(s):
// data[3] = ((GLOBAL(\sw~combout ) & ((\data~43_combout ))) # (!GLOBAL(\sw~combout ) & (data[3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\sw~combout ),
	.datac(data[3]),
	.datad(\data~43_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(data[3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[3] .lut_mask = "fc30";
defparam \data[3] .operation_mode = "normal";
defparam \data[3] .output_mode = "comb_only";
defparam \data[3] .register_cascade_mode = "off";
defparam \data[3] .sum_lutc_input = "datac";
defparam \data[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y2_N3
maxii_lcell \Mux20~0 (
// Equation(s):
// \Mux20~0_combout  = (data[1]) # ((data[3]) # (data[2] $ (!data[0])))

	.clk(gnd),
	.dataa(data[2]),
	.datab(data[1]),
	.datac(data[0]),
	.datad(data[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux20~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux20~0 .lut_mask = "ffed";
defparam \Mux20~0 .operation_mode = "normal";
defparam \Mux20~0 .output_mode = "comb_only";
defparam \Mux20~0 .register_cascade_mode = "off";
defparam \Mux20~0 .sum_lutc_input = "datac";
defparam \Mux20~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y2_N7
maxii_lcell \Mux27~0 (
// Equation(s):
// \Mux27~0_combout  = (((!data[1] & !data[2])) # (!data[3]))

	.clk(gnd),
	.dataa(vcc),
	.datab(data[1]),
	.datac(data[2]),
	.datad(data[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux27~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux27~0 .lut_mask = "03ff";
defparam \Mux27~0 .operation_mode = "normal";
defparam \Mux27~0 .output_mode = "comb_only";
defparam \Mux27~0 .register_cascade_mode = "off";
defparam \Mux27~0 .sum_lutc_input = "datac";
defparam \Mux27~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y2_N6
maxii_lcell \Mux21~0 (
// Equation(s):
// \Mux21~0_combout  = (data[1] $ (((!data[0])))) # (!data[2])

	.clk(gnd),
	.dataa(data[2]),
	.datab(data[1]),
	.datac(vcc),
	.datad(data[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux21~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux21~0 .lut_mask = "dd77";
defparam \Mux21~0 .operation_mode = "normal";
defparam \Mux21~0 .output_mode = "comb_only";
defparam \Mux21~0 .register_cascade_mode = "off";
defparam \Mux21~0 .sum_lutc_input = "datac";
defparam \Mux21~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y2_N5
maxii_lcell \Mux22~0 (
// Equation(s):
// \Mux22~0_combout  = (data[2]) # (((data[0])) # (!data[1]))

	.clk(gnd),
	.dataa(data[2]),
	.datab(data[1]),
	.datac(vcc),
	.datad(data[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux22~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux22~0 .lut_mask = "ffbb";
defparam \Mux22~0 .operation_mode = "normal";
defparam \Mux22~0 .output_mode = "comb_only";
defparam \Mux22~0 .register_cascade_mode = "off";
defparam \Mux22~0 .sum_lutc_input = "datac";
defparam \Mux22~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y2_N2
maxii_lcell \Mux23~0 (
// Equation(s):
// \Mux23~0_combout  = (data[3]) # ((data[2] & (data[1] $ (data[0]))) # (!data[2] & ((data[1]) # (!data[0]))))

	.clk(gnd),
	.dataa(data[2]),
	.datab(data[1]),
	.datac(data[0]),
	.datad(data[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux23~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux23~0 .lut_mask = "ff6d";
defparam \Mux23~0 .operation_mode = "normal";
defparam \Mux23~0 .output_mode = "comb_only";
defparam \Mux23~0 .register_cascade_mode = "off";
defparam \Mux23~0 .sum_lutc_input = "datac";
defparam \Mux23~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y2_N4
maxii_lcell \Mux24~0 (
// Equation(s):
// \Mux24~0_combout  = ((!data[0] & ((data[1]) # (!data[2]))))

	.clk(gnd),
	.dataa(data[2]),
	.datab(data[1]),
	.datac(vcc),
	.datad(data[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux24~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux24~0 .lut_mask = "00dd";
defparam \Mux24~0 .operation_mode = "normal";
defparam \Mux24~0 .output_mode = "comb_only";
defparam \Mux24~0 .register_cascade_mode = "off";
defparam \Mux24~0 .sum_lutc_input = "datac";
defparam \Mux24~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y2_N9
maxii_lcell \Mux25~0 (
// Equation(s):
// \Mux25~0_combout  = (data[3]) # ((data[2] & ((!data[0]) # (!data[1]))) # (!data[2] & (!data[1] & !data[0])))

	.clk(gnd),
	.dataa(data[2]),
	.datab(data[1]),
	.datac(data[0]),
	.datad(data[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux25~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux25~0 .lut_mask = "ff2b";
defparam \Mux25~0 .operation_mode = "normal";
defparam \Mux25~0 .output_mode = "comb_only";
defparam \Mux25~0 .register_cascade_mode = "off";
defparam \Mux25~0 .sum_lutc_input = "datac";
defparam \Mux25~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y2_N8
maxii_lcell \Mux26~0 (
// Equation(s):
// \Mux26~0_combout  = (data[3]) # ((data[2] & ((!data[0]) # (!data[1]))) # (!data[2] & (data[1])))

	.clk(gnd),
	.dataa(data[2]),
	.datab(data[1]),
	.datac(data[0]),
	.datad(data[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux26~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux26~0 .lut_mask = "ff6e";
defparam \Mux26~0 .operation_mode = "normal";
defparam \Mux26~0 .output_mode = "comb_only";
defparam \Mux26~0 .register_cascade_mode = "off";
defparam \Mux26~0 .sum_lutc_input = "datac";
defparam \Mux26~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y10_N2
maxii_lcell \row~2 (
// Equation(s):
// \row~2_combout  = (cntp[1]) # (((cntp[2]) # (cntp[0])) # (!\sw~combout ))

	.clk(gnd),
	.dataa(cntp[1]),
	.datab(\sw~combout ),
	.datac(cntp[2]),
	.datad(cntp[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\row~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \row~2 .lut_mask = "fffb";
defparam \row~2 .operation_mode = "normal";
defparam \row~2 .output_mode = "comb_only";
defparam \row~2 .register_cascade_mode = "off";
defparam \row~2 .sum_lutc_input = "datac";
defparam \row~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y10_N4
maxii_lcell \row~3 (
// Equation(s):
// \row~3_combout  = (cntp[1]) # (((cntp[2]) # (!\sw~combout )) # (!cntp[0]))

	.clk(gnd),
	.dataa(cntp[1]),
	.datab(cntp[0]),
	.datac(cntp[2]),
	.datad(\sw~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\row~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \row~3 .lut_mask = "fbff";
defparam \row~3 .operation_mode = "normal";
defparam \row~3 .output_mode = "comb_only";
defparam \row~3 .register_cascade_mode = "off";
defparam \row~3 .sum_lutc_input = "datac";
defparam \row~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N8
maxii_lcell \row~4 (
// Equation(s):
// \row~4_combout  = ((cntp[0]) # ((cntp[2]) # (!cntp[1]))) # (!\sw~combout )

	.clk(gnd),
	.dataa(\sw~combout ),
	.datab(cntp[0]),
	.datac(cntp[2]),
	.datad(cntp[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\row~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \row~4 .lut_mask = "fdff";
defparam \row~4 .operation_mode = "normal";
defparam \row~4 .output_mode = "comb_only";
defparam \row~4 .register_cascade_mode = "off";
defparam \row~4 .sum_lutc_input = "datac";
defparam \row~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y9_N4
maxii_lcell \row~5 (
// Equation(s):
// \row~5_combout  = (((cntp[2]) # (!\sw~combout )) # (!cntp[0])) # (!cntp[1])

	.clk(gnd),
	.dataa(cntp[1]),
	.datab(cntp[0]),
	.datac(cntp[2]),
	.datad(\sw~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\row~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \row~5 .lut_mask = "f7ff";
defparam \row~5 .operation_mode = "normal";
defparam \row~5 .output_mode = "comb_only";
defparam \row~5 .register_cascade_mode = "off";
defparam \row~5 .sum_lutc_input = "datac";
defparam \row~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N5
maxii_lcell \row~6 (
// Equation(s):
// \row~6_combout  = ((cntp[1]) # ((cntp[0]) # (!\sw~combout ))) # (!cntp[2])

	.clk(gnd),
	.dataa(cntp[2]),
	.datab(cntp[1]),
	.datac(\sw~combout ),
	.datad(cntp[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\row~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \row~6 .lut_mask = "ffdf";
defparam \row~6 .operation_mode = "normal";
defparam \row~6 .output_mode = "comb_only";
defparam \row~6 .register_cascade_mode = "off";
defparam \row~6 .sum_lutc_input = "datac";
defparam \row~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y10_N8
maxii_lcell \row~7 (
// Equation(s):
// \row~7_combout  = (cntp[1]) # (((!\sw~combout ) # (!cntp[2])) # (!cntp[0]))

	.clk(gnd),
	.dataa(cntp[1]),
	.datab(cntp[0]),
	.datac(cntp[2]),
	.datad(\sw~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\row~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \row~7 .lut_mask = "bfff";
defparam \row~7 .operation_mode = "normal";
defparam \row~7 .output_mode = "comb_only";
defparam \row~7 .register_cascade_mode = "off";
defparam \row~7 .sum_lutc_input = "datac";
defparam \row~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y10_N9
maxii_lcell \row~8 (
// Equation(s):
// \row~8_combout  = ((cntp[0]) # ((!\sw~combout ) # (!cntp[2]))) # (!cntp[1])

	.clk(gnd),
	.dataa(cntp[1]),
	.datab(cntp[0]),
	.datac(cntp[2]),
	.datad(\sw~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\row~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \row~8 .lut_mask = "dfff";
defparam \row~8 .operation_mode = "normal";
defparam \row~8 .output_mode = "comb_only";
defparam \row~8 .register_cascade_mode = "off";
defparam \row~8 .sum_lutc_input = "datac";
defparam \row~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y10_N3
maxii_lcell \row~9 (
// Equation(s):
// \row~9_combout  = (((!\sw~combout ) # (!cntp[2])) # (!cntp[0])) # (!cntp[1])

	.clk(gnd),
	.dataa(cntp[1]),
	.datab(cntp[0]),
	.datac(cntp[2]),
	.datad(\sw~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\row~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \row~9 .lut_mask = "7fff";
defparam \row~9 .operation_mode = "normal";
defparam \row~9 .output_mode = "comb_only";
defparam \row~9 .register_cascade_mode = "off";
defparam \row~9 .sum_lutc_input = "datac";
defparam \row~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N2
maxii_lcell \std.001~0 (
// Equation(s):
// \std.001~0_combout  = (((key[6]) # (!test[1]))) # (!test[0])

	.clk(gnd),
	.dataa(test[0]),
	.datab(vcc),
	.datac(test[1]),
	.datad(key[6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\std.001~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \std.001~0 .lut_mask = "ff5f";
defparam \std.001~0 .operation_mode = "normal";
defparam \std.001~0 .output_mode = "comb_only";
defparam \std.001~0 .register_cascade_mode = "off";
defparam \std.001~0 .sum_lutc_input = "datac";
defparam \std.001~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N5
maxii_lcell \std.001_3956 (
// Equation(s):
// \std.001_3956~combout  = ((\std.111~1_combout  & (!\std.001~0_combout )) # (!\std.111~1_combout  & ((\std.001_3956~combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\std.001~0_combout ),
	.datac(\std.001_3956~combout ),
	.datad(\std.111~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\std.001_3956~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \std.001_3956 .lut_mask = "33f0";
defparam \std.001_3956 .operation_mode = "normal";
defparam \std.001_3956 .output_mode = "comb_only";
defparam \std.001_3956 .register_cascade_mode = "off";
defparam \std.001_3956 .sum_lutc_input = "datac";
defparam \std.001_3956 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N3
maxii_lcell \std.000~0 (
// Equation(s):
// \std.000~0_combout  = (\LessThan13~0_combout ) # ((\Equal1~4_combout ) # ((key[7]) # (!\std.111~2_combout )))

	.clk(gnd),
	.dataa(\LessThan13~0_combout ),
	.datab(\Equal1~4_combout ),
	.datac(key[7]),
	.datad(\std.111~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\std.000~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \std.000~0 .lut_mask = "feff";
defparam \std.000~0 .operation_mode = "normal";
defparam \std.000~0 .output_mode = "comb_only";
defparam \std.000~0 .register_cascade_mode = "off";
defparam \std.000~0 .sum_lutc_input = "datac";
defparam \std.000~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N2
maxii_lcell \std.000_3972 (
// Equation(s):
// \std.000_3972~combout  = ((\std.111~1_combout  & ((!\std.000~0_combout ))) # (!\std.111~1_combout  & (\std.000_3972~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\std.000_3972~combout ),
	.datac(\std.000~0_combout ),
	.datad(\std.111~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\std.000_3972~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \std.000_3972 .lut_mask = "0fcc";
defparam \std.000_3972 .operation_mode = "normal";
defparam \std.000_3972 .output_mode = "comb_only";
defparam \std.000_3972 .register_cascade_mode = "off";
defparam \std.000_3972 .sum_lutc_input = "datac";
defparam \std.000_3972 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N9
maxii_lcell \g4[1]~0 (
// Equation(s):
// \g4[1]~0_combout  = (!\std.001_3956~combout  & (!\std.101_3924~combout  & (!\std.000_3972~combout )))

	.clk(gnd),
	.dataa(\std.001_3956~combout ),
	.datab(\std.101_3924~combout ),
	.datac(\std.000_3972~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\g4[1]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \g4[1]~0 .lut_mask = "0101";
defparam \g4[1]~0 .operation_mode = "normal";
defparam \g4[1]~0 .output_mode = "comb_only";
defparam \g4[1]~0 .register_cascade_mode = "off";
defparam \g4[1]~0 .sum_lutc_input = "datac";
defparam \g4[1]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N9
maxii_lcell \std.111~3 (
// Equation(s):
// \std.111~3_combout  = (\std.111~2_combout  & ((\Equal1~4_combout ) # ((key[7]))))

	.clk(gnd),
	.dataa(\Equal1~4_combout ),
	.datab(\std.111~2_combout ),
	.datac(key[7]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\std.111~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \std.111~3 .lut_mask = "c8c8";
defparam \std.111~3 .operation_mode = "normal";
defparam \std.111~3 .output_mode = "comb_only";
defparam \std.111~3 .register_cascade_mode = "off";
defparam \std.111~3 .sum_lutc_input = "datac";
defparam \std.111~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N9
maxii_lcell \std.111_3908 (
// Equation(s):
// \std.111_3908~combout  = (\std.111~1_combout  & (((\std.111~3_combout )))) # (!\std.111~1_combout  & (((\std.111_3908~combout ))))

	.clk(gnd),
	.dataa(\std.111~1_combout ),
	.datab(vcc),
	.datac(\std.111~3_combout ),
	.datad(\std.111_3908~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\std.111_3908~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \std.111_3908 .lut_mask = "f5a0";
defparam \std.111_3908 .operation_mode = "normal";
defparam \std.111_3908 .output_mode = "comb_only";
defparam \std.111_3908 .register_cascade_mode = "off";
defparam \std.111_3908 .sum_lutc_input = "datac";
defparam \std.111_3908 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N1
maxii_lcell \r7[1]~0 (
// Equation(s):
// \r7[1]~0_combout  = (((\std.111_3908~combout ) # (\std.100_3940~combout )) # (!\g4[1]~0_combout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\g4[1]~0_combout ),
	.datac(\std.111_3908~combout ),
	.datad(\std.100_3940~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\r7[1]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r7[1]~0 .lut_mask = "fff3";
defparam \r7[1]~0 .operation_mode = "normal";
defparam \r7[1]~0 .output_mode = "comb_only";
defparam \r7[1]~0 .register_cascade_mode = "off";
defparam \r7[1]~0 .sum_lutc_input = "datac";
defparam \r7[1]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N1
maxii_lcell \r7[0]~1 (
// Equation(s):
// \r7[0]~1_combout  = (\std.101_3924~combout  & (((!cntp[9])))) # (!\std.101_3924~combout  & (!\std.001_3956~combout  & (\std.000_3972~combout )))

	.clk(gnd),
	.dataa(\std.001_3956~combout ),
	.datab(\std.000_3972~combout ),
	.datac(\std.101_3924~combout ),
	.datad(cntp[9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\r7[0]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r7[0]~1 .lut_mask = "04f4";
defparam \r7[0]~1 .operation_mode = "normal";
defparam \r7[0]~1 .output_mode = "comb_only";
defparam \r7[0]~1 .register_cascade_mode = "off";
defparam \r7[0]~1 .sum_lutc_input = "datac";
defparam \r7[0]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N9
maxii_lcell \r7[0] (
// Equation(s):
// r7[0] = ((GLOBAL(\r7[1]~0_combout ) & ((\r7[0]~1_combout ))) # (!GLOBAL(\r7[1]~0_combout ) & (r7[0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(r7[0]),
	.datac(\r7[1]~0_combout ),
	.datad(\r7[0]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(r7[0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r7[0] .lut_mask = "fc0c";
defparam \r7[0] .operation_mode = "normal";
defparam \r7[0] .output_mode = "comb_only";
defparam \r7[0] .register_cascade_mode = "off";
defparam \r7[0] .sum_lutc_input = "datac";
defparam \r7[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N0
maxii_lcell \ds~9 (
// Equation(s):
// \ds~9_combout  = (((!cntp[9] & \std.101_3924~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(cntp[9]),
	.datad(\std.101_3924~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ds~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ds~9 .lut_mask = "0f00";
defparam \ds~9 .operation_mode = "normal";
defparam \ds~9 .output_mode = "comb_only";
defparam \ds~9 .register_cascade_mode = "off";
defparam \ds~9 .sum_lutc_input = "datac";
defparam \ds~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N5
maxii_lcell \r6[0] (
// Equation(s):
// r6[0] = ((GLOBAL(\r7[1]~0_combout ) & (\ds~9_combout )) # (!GLOBAL(\r7[1]~0_combout ) & ((r6[0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ds~9_combout ),
	.datac(r6[0]),
	.datad(\r7[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(r6[0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r6[0] .lut_mask = "ccf0";
defparam \r6[0] .operation_mode = "normal";
defparam \r6[0] .output_mode = "comb_only";
defparam \r6[0] .register_cascade_mode = "off";
defparam \r6[0] .sum_lutc_input = "datac";
defparam \r6[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N8
maxii_lcell \Mux11~1 (
// Equation(s):
// \Mux11~1_combout  = (cntp[0] & ((cntp[2] & (r7[0])) # (!cntp[2] & ((r6[0]))))) # (!cntp[0] & ((cntp[2] & ((r6[0]))) # (!cntp[2] & (r7[0]))))

	.clk(gnd),
	.dataa(cntp[0]),
	.datab(r7[0]),
	.datac(r6[0]),
	.datad(cntp[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux11~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux11~1 .lut_mask = "d8e4";
defparam \Mux11~1 .operation_mode = "normal";
defparam \Mux11~1 .output_mode = "comb_only";
defparam \Mux11~1 .register_cascade_mode = "off";
defparam \Mux11~1 .sum_lutc_input = "datac";
defparam \Mux11~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N6
maxii_lcell \r5[0]~0 (
// Equation(s):
// \r5[0]~0_combout  = (((!\std.000_3972~combout  & !\std.001_3956~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\std.000_3972~combout ),
	.datad(\std.001_3956~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\r5[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r5[0]~0 .lut_mask = "000f";
defparam \r5[0]~0 .operation_mode = "normal";
defparam \r5[0]~0 .output_mode = "comb_only";
defparam \r5[0]~0 .register_cascade_mode = "off";
defparam \r5[0]~0 .sum_lutc_input = "datac";
defparam \r5[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N0
maxii_lcell \r5[7]~1 (
// Equation(s):
// \r5[7]~1_combout  = (\std.101_3924~combout  & (((cntp[9])))) # (!\std.101_3924~combout  & ((\std.100_3940~combout  $ (cntp[9])) # (!\r5[0]~0_combout )))

	.clk(gnd),
	.dataa(\std.100_3940~combout ),
	.datab(cntp[9]),
	.datac(\std.101_3924~combout ),
	.datad(\r5[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\r5[7]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r5[7]~1 .lut_mask = "c6cf";
defparam \r5[7]~1 .operation_mode = "normal";
defparam \r5[7]~1 .output_mode = "comb_only";
defparam \r5[7]~1 .register_cascade_mode = "off";
defparam \r5[7]~1 .sum_lutc_input = "datac";
defparam \r5[7]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N1
maxii_lcell \r4[0] (
// Equation(s):
// r4[0] = ((GLOBAL(\r7[1]~0_combout ) & ((!\r5[7]~1_combout ))) # (!GLOBAL(\r7[1]~0_combout ) & (r4[0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(r4[0]),
	.datac(\r5[7]~1_combout ),
	.datad(\r7[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(r4[0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r4[0] .lut_mask = "0fcc";
defparam \r4[0] .operation_mode = "normal";
defparam \r4[0] .output_mode = "comb_only";
defparam \r4[0] .register_cascade_mode = "off";
defparam \r4[0] .sum_lutc_input = "datac";
defparam \r4[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y9_N7
maxii_lcell \r5[0]~2 (
// Equation(s):
// \r5[0]~2_combout  = (\std.101_3924~combout  & (((!cntp[9])))) # (!\std.101_3924~combout  & (!\std.001_3956~combout  & (!\std.000_3972~combout  & cntp[9])))

	.clk(gnd),
	.dataa(\std.101_3924~combout ),
	.datab(\std.001_3956~combout ),
	.datac(\std.000_3972~combout ),
	.datad(cntp[9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\r5[0]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r5[0]~2 .lut_mask = "01aa";
defparam \r5[0]~2 .operation_mode = "normal";
defparam \r5[0]~2 .output_mode = "comb_only";
defparam \r5[0]~2 .register_cascade_mode = "off";
defparam \r5[0]~2 .sum_lutc_input = "datac";
defparam \r5[0]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y9_N1
maxii_lcell \r5[0] (
// Equation(s):
// r5[0] = ((GLOBAL(\r7[1]~0_combout ) & ((\r5[0]~2_combout ))) # (!GLOBAL(\r7[1]~0_combout ) & (r5[0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(r5[0]),
	.datac(\r5[0]~2_combout ),
	.datad(\r7[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(r5[0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r5[0] .lut_mask = "f0cc";
defparam \r5[0] .operation_mode = "normal";
defparam \r5[0] .output_mode = "comb_only";
defparam \r5[0] .register_cascade_mode = "off";
defparam \r5[0] .sum_lutc_input = "datac";
defparam \r5[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N5
maxii_lcell \Mux11~0 (
// Equation(s):
// \Mux11~0_combout  = ((cntp[0] & (r4[0])) # (!cntp[0] & ((r5[0]))))

	.clk(gnd),
	.dataa(r4[0]),
	.datab(vcc),
	.datac(r5[0]),
	.datad(cntp[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux11~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux11~0 .lut_mask = "aaf0";
defparam \Mux11~0 .operation_mode = "normal";
defparam \Mux11~0 .output_mode = "comb_only";
defparam \Mux11~0 .register_cascade_mode = "off";
defparam \Mux11~0 .sum_lutc_input = "datac";
defparam \Mux11~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N4
maxii_lcell \Mux11~2 (
// Equation(s):
// \Mux11~2_combout  = (\Mux11~1_combout  & ((\Mux11~0_combout ) # (cntp[2] $ (!cntp[1])))) # (!\Mux11~1_combout  & (\Mux11~0_combout  & (cntp[2] $ (cntp[1]))))

	.clk(gnd),
	.dataa(\Mux11~1_combout ),
	.datab(cntp[2]),
	.datac(cntp[1]),
	.datad(\Mux11~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux11~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux11~2 .lut_mask = "be82";
defparam \Mux11~2 .operation_mode = "normal";
defparam \Mux11~2 .output_mode = "comb_only";
defparam \Mux11~2 .register_cascade_mode = "off";
defparam \Mux11~2 .sum_lutc_input = "datac";
defparam \Mux11~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N7
maxii_lcell \rcol[0]$latch (
// Equation(s):
// \rcol[0]$latch~combout  = ((GLOBAL(\sw~combout ) & ((\Mux11~2_combout ))) # (!GLOBAL(\sw~combout ) & (\rcol[0]$latch~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rcol[0]$latch~combout ),
	.datac(\Mux11~2_combout ),
	.datad(\sw~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rcol[0]$latch~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rcol[0]$latch .lut_mask = "f0cc";
defparam \rcol[0]$latch .operation_mode = "normal";
defparam \rcol[0]$latch .output_mode = "comb_only";
defparam \rcol[0]$latch .register_cascade_mode = "off";
defparam \rcol[0]$latch .sum_lutc_input = "datac";
defparam \rcol[0]$latch .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N9
maxii_lcell \g4[1]~1 (
// Equation(s):
// \g4[1]~1_combout  = (((cntp[8] & !cntp[9])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(cntp[8]),
	.datad(cntp[9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\g4[1]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \g4[1]~1 .lut_mask = "00f0";
defparam \g4[1]~1 .operation_mode = "normal";
defparam \g4[1]~1 .output_mode = "comb_only";
defparam \g4[1]~1 .register_cascade_mode = "off";
defparam \g4[1]~1 .sum_lutc_input = "datac";
defparam \g4[1]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N1
maxii_lcell \g4[1]~2 (
// Equation(s):
// \g4[1]~2_combout  = (\ds~9_combout ) # ((\std.100_3940~combout  & (\g4[1]~0_combout  & \g4[1]~1_combout )))

	.clk(gnd),
	.dataa(\std.100_3940~combout ),
	.datab(\g4[1]~0_combout ),
	.datac(\ds~9_combout ),
	.datad(\g4[1]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\g4[1]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \g4[1]~2 .lut_mask = "f8f0";
defparam \g4[1]~2 .operation_mode = "normal";
defparam \g4[1]~2 .output_mode = "comb_only";
defparam \g4[1]~2 .register_cascade_mode = "off";
defparam \g4[1]~2 .sum_lutc_input = "datac";
defparam \g4[1]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N2
maxii_lcell \r4[1] (
// Equation(s):
// r4[1] = ((GLOBAL(\r7[1]~0_combout ) & (\g4[1]~2_combout )) # (!GLOBAL(\r7[1]~0_combout ) & ((r4[1]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\g4[1]~2_combout ),
	.datac(r4[1]),
	.datad(\r7[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(r4[1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r4[1] .lut_mask = "ccf0";
defparam \r4[1] .operation_mode = "normal";
defparam \r4[1] .output_mode = "comb_only";
defparam \r4[1] .register_cascade_mode = "off";
defparam \r4[1] .sum_lutc_input = "datac";
defparam \r4[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N6
maxii_lcell \r5[1]~4 (
// Equation(s):
// \r5[1]~4_combout  = (((cntp[8])) # (!\std.100_3940~combout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\std.100_3940~combout ),
	.datac(vcc),
	.datad(cntp[8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\r5[1]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r5[1]~4 .lut_mask = "ff33";
defparam \r5[1]~4 .operation_mode = "normal";
defparam \r5[1]~4 .output_mode = "comb_only";
defparam \r5[1]~4 .register_cascade_mode = "off";
defparam \r5[1]~4 .sum_lutc_input = "datac";
defparam \r5[1]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N7
maxii_lcell \r5[1]~5 (
// Equation(s):
// \r5[1]~5_combout  = (!cntp[9] & ((\std.101_3924~combout ) # ((\r5[0]~0_combout  & \r5[1]~4_combout ))))

	.clk(gnd),
	.dataa(cntp[9]),
	.datab(\std.101_3924~combout ),
	.datac(\r5[0]~0_combout ),
	.datad(\r5[1]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\r5[1]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r5[1]~5 .lut_mask = "5444";
defparam \r5[1]~5 .operation_mode = "normal";
defparam \r5[1]~5 .output_mode = "comb_only";
defparam \r5[1]~5 .register_cascade_mode = "off";
defparam \r5[1]~5 .sum_lutc_input = "datac";
defparam \r5[1]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N8
maxii_lcell \r5[1] (
// Equation(s):
// r5[1] = ((GLOBAL(\r7[1]~0_combout ) & ((\r5[1]~5_combout ))) # (!GLOBAL(\r7[1]~0_combout ) & (r5[1])))

	.clk(gnd),
	.dataa(r5[1]),
	.datab(vcc),
	.datac(\r5[1]~5_combout ),
	.datad(\r7[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(r5[1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r5[1] .lut_mask = "f0aa";
defparam \r5[1] .operation_mode = "normal";
defparam \r5[1] .output_mode = "comb_only";
defparam \r5[1] .register_cascade_mode = "off";
defparam \r5[1] .sum_lutc_input = "datac";
defparam \r5[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N1
maxii_lcell \g6[1]~2 (
// Equation(s):
// \g6[1]~2_combout  = ((\std.100_3940~combout  & ((cntp[9]) # (cntp[8]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\std.100_3940~combout ),
	.datac(cntp[9]),
	.datad(cntp[8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\g6[1]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \g6[1]~2 .lut_mask = "ccc0";
defparam \g6[1]~2 .operation_mode = "normal";
defparam \g6[1]~2 .output_mode = "comb_only";
defparam \g6[1]~2 .register_cascade_mode = "off";
defparam \g6[1]~2 .sum_lutc_input = "datac";
defparam \g6[1]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N2
maxii_lcell \r6[1]~0 (
// Equation(s):
// \r6[1]~0_combout  = ((!\std.001_3956~combout  & ((\std.000_3972~combout ) # (\g6[1]~2_combout ))))

	.clk(gnd),
	.dataa(\std.000_3972~combout ),
	.datab(vcc),
	.datac(\std.001_3956~combout ),
	.datad(\g6[1]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\r6[1]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r6[1]~0 .lut_mask = "0f0a";
defparam \r6[1]~0 .operation_mode = "normal";
defparam \r6[1]~0 .output_mode = "comb_only";
defparam \r6[1]~0 .register_cascade_mode = "off";
defparam \r6[1]~0 .sum_lutc_input = "datac";
defparam \r6[1]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N0
maxii_lcell \r6[1]~1 (
// Equation(s):
// \r6[1]~1_combout  = ((\std.101_3924~combout  & (!cntp[9])) # (!\std.101_3924~combout  & ((\r6[1]~0_combout ))))

	.clk(gnd),
	.dataa(cntp[9]),
	.datab(vcc),
	.datac(\std.101_3924~combout ),
	.datad(\r6[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\r6[1]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r6[1]~1 .lut_mask = "5f50";
defparam \r6[1]~1 .operation_mode = "normal";
defparam \r6[1]~1 .output_mode = "comb_only";
defparam \r6[1]~1 .register_cascade_mode = "off";
defparam \r6[1]~1 .sum_lutc_input = "datac";
defparam \r6[1]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N4
maxii_lcell \r6[1] (
// Equation(s):
// r6[1] = ((GLOBAL(\r7[1]~0_combout ) & ((\r6[1]~1_combout ))) # (!GLOBAL(\r7[1]~0_combout ) & (r6[1])))

	.clk(gnd),
	.dataa(r6[1]),
	.datab(vcc),
	.datac(\r6[1]~1_combout ),
	.datad(\r7[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(r6[1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r6[1] .lut_mask = "f0aa";
defparam \r6[1] .operation_mode = "normal";
defparam \r6[1] .output_mode = "comb_only";
defparam \r6[1] .register_cascade_mode = "off";
defparam \r6[1] .sum_lutc_input = "datac";
defparam \r6[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N3
maxii_lcell \Mux10~2 (
// Equation(s):
// \Mux10~2_combout  = (cntp[0] & ((r6[1]) # ((cntp[1])))) # (!cntp[0] & (((r6[0] & !cntp[1]))))

	.clk(gnd),
	.dataa(r6[1]),
	.datab(r6[0]),
	.datac(cntp[0]),
	.datad(cntp[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux10~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux10~2 .lut_mask = "f0ac";
defparam \Mux10~2 .operation_mode = "normal";
defparam \Mux10~2 .output_mode = "comb_only";
defparam \Mux10~2 .register_cascade_mode = "off";
defparam \Mux10~2 .sum_lutc_input = "datac";
defparam \Mux10~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N4
maxii_lcell \Mux10~3 (
// Equation(s):
// \Mux10~3_combout  = (cntp[1] & ((\Mux10~2_combout  & (r4[1])) # (!\Mux10~2_combout  & ((r5[1]))))) # (!cntp[1] & (((\Mux10~2_combout ))))

	.clk(gnd),
	.dataa(r4[1]),
	.datab(r5[1]),
	.datac(cntp[1]),
	.datad(\Mux10~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux10~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux10~3 .lut_mask = "afc0";
defparam \Mux10~3 .operation_mode = "normal";
defparam \Mux10~3 .output_mode = "comb_only";
defparam \Mux10~3 .register_cascade_mode = "off";
defparam \Mux10~3 .sum_lutc_input = "datac";
defparam \Mux10~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N1
maxii_lcell \g5[1]~0 (
// Equation(s):
// \g5[1]~0_combout  = (cntp[9] & (((!\std.100_3940~combout )))) # (!cntp[9] & (((\std.100_3940~combout  & cntp[8]))))

	.clk(gnd),
	.dataa(cntp[9]),
	.datab(vcc),
	.datac(\std.100_3940~combout ),
	.datad(cntp[8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\g5[1]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \g5[1]~0 .lut_mask = "5a0a";
defparam \g5[1]~0 .operation_mode = "normal";
defparam \g5[1]~0 .output_mode = "comb_only";
defparam \g5[1]~0 .register_cascade_mode = "off";
defparam \g5[1]~0 .sum_lutc_input = "datac";
defparam \g5[1]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N7
maxii_lcell \r5[6]~3 (
// Equation(s):
// \r5[6]~3_combout  = (\std.101_3924~combout  & (!cntp[9])) # (!\std.101_3924~combout  & (((\r5[0]~0_combout  & \g5[1]~0_combout ))))

	.clk(gnd),
	.dataa(cntp[9]),
	.datab(\r5[0]~0_combout ),
	.datac(\std.101_3924~combout ),
	.datad(\g5[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\r5[6]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r5[6]~3 .lut_mask = "5c50";
defparam \r5[6]~3 .operation_mode = "normal";
defparam \r5[6]~3 .output_mode = "comb_only";
defparam \r5[6]~3 .register_cascade_mode = "off";
defparam \r5[6]~3 .sum_lutc_input = "datac";
defparam \r5[6]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N3
maxii_lcell \r2[1] (
// Equation(s):
// r2[1] = ((GLOBAL(\r7[1]~0_combout ) & ((\r5[6]~3_combout ))) # (!GLOBAL(\r7[1]~0_combout ) & (r2[1])))

	.clk(gnd),
	.dataa(r2[1]),
	.datab(vcc),
	.datac(\r5[6]~3_combout ),
	.datad(\r7[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(r2[1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r2[1] .lut_mask = "f0aa";
defparam \r2[1] .operation_mode = "normal";
defparam \r2[1] .output_mode = "comb_only";
defparam \r2[1] .register_cascade_mode = "off";
defparam \r2[1] .sum_lutc_input = "datac";
defparam \r2[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N8
maxii_lcell \Mux10~0 (
// Equation(s):
// \Mux10~0_combout  = (cntp[0] & ((r2[1]) # ((cntp[1])))) # (!cntp[0] & (((r4[1] & !cntp[1]))))

	.clk(gnd),
	.dataa(r2[1]),
	.datab(r4[1]),
	.datac(cntp[0]),
	.datad(cntp[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux10~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux10~0 .lut_mask = "f0ac";
defparam \Mux10~0 .operation_mode = "normal";
defparam \Mux10~0 .output_mode = "comb_only";
defparam \Mux10~0 .register_cascade_mode = "off";
defparam \Mux10~0 .sum_lutc_input = "datac";
defparam \Mux10~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N0
maxii_lcell \Mux10~1 (
// Equation(s):
// \Mux10~1_combout  = (cntp[1] & ((\Mux10~0_combout  & ((r6[0]))) # (!\Mux10~0_combout  & (r6[1])))) # (!cntp[1] & (((\Mux10~0_combout ))))

	.clk(gnd),
	.dataa(r6[1]),
	.datab(r6[0]),
	.datac(cntp[1]),
	.datad(\Mux10~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux10~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux10~1 .lut_mask = "cfa0";
defparam \Mux10~1 .operation_mode = "normal";
defparam \Mux10~1 .output_mode = "comb_only";
defparam \Mux10~1 .register_cascade_mode = "off";
defparam \Mux10~1 .sum_lutc_input = "datac";
defparam \Mux10~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N1
maxii_lcell \Mux10~4 (
// Equation(s):
// \Mux10~4_combout  = ((cntp[2] & ((\Mux10~1_combout ))) # (!cntp[2] & (\Mux10~3_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(cntp[2]),
	.datac(\Mux10~3_combout ),
	.datad(\Mux10~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux10~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux10~4 .lut_mask = "fc30";
defparam \Mux10~4 .operation_mode = "normal";
defparam \Mux10~4 .output_mode = "comb_only";
defparam \Mux10~4 .register_cascade_mode = "off";
defparam \Mux10~4 .sum_lutc_input = "datac";
defparam \Mux10~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N0
maxii_lcell \rcol[1]$latch (
// Equation(s):
// \rcol[1]$latch~combout  = ((GLOBAL(\sw~combout ) & ((\Mux10~4_combout ))) # (!GLOBAL(\sw~combout ) & (\rcol[1]$latch~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\sw~combout ),
	.datac(\rcol[1]$latch~combout ),
	.datad(\Mux10~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rcol[1]$latch~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rcol[1]$latch .lut_mask = "fc30";
defparam \rcol[1]$latch .operation_mode = "normal";
defparam \rcol[1]$latch .output_mode = "comb_only";
defparam \rcol[1]$latch .register_cascade_mode = "off";
defparam \rcol[1]$latch .sum_lutc_input = "datac";
defparam \rcol[1]$latch .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y10_N1
maxii_lcell \g5[4]~1 (
// Equation(s):
// \g5[4]~1_combout  = ((!\std.000_3972~combout  & ((\std.100_3940~combout ) # (!cntp[9]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\std.000_3972~combout ),
	.datac(\std.100_3940~combout ),
	.datad(cntp[9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\g5[4]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \g5[4]~1 .lut_mask = "3033";
defparam \g5[4]~1 .operation_mode = "normal";
defparam \g5[4]~1 .output_mode = "comb_only";
defparam \g5[4]~1 .register_cascade_mode = "off";
defparam \g5[4]~1 .sum_lutc_input = "datac";
defparam \g5[4]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y10_N2
maxii_lcell \r5[2]~6 (
// Equation(s):
// \r5[2]~6_combout  = (\std.101_3924~combout  & (((!cntp[9])))) # (!\std.101_3924~combout  & (!\std.001_3956~combout  & ((!\g5[4]~1_combout ))))

	.clk(gnd),
	.dataa(\std.001_3956~combout ),
	.datab(cntp[9]),
	.datac(\std.101_3924~combout ),
	.datad(\g5[4]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\r5[2]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r5[2]~6 .lut_mask = "3035";
defparam \r5[2]~6 .operation_mode = "normal";
defparam \r5[2]~6 .output_mode = "comb_only";
defparam \r5[2]~6 .register_cascade_mode = "off";
defparam \r5[2]~6 .sum_lutc_input = "datac";
defparam \r5[2]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y10_N5
maxii_lcell \r5[2] (
// Equation(s):
// r5[2] = ((GLOBAL(\r7[1]~0_combout ) & ((\r5[2]~6_combout ))) # (!GLOBAL(\r7[1]~0_combout ) & (r5[2])))

	.clk(gnd),
	.dataa(r5[2]),
	.datab(vcc),
	.datac(\r7[1]~0_combout ),
	.datad(\r5[2]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(r5[2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r5[2] .lut_mask = "fa0a";
defparam \r5[2] .operation_mode = "normal";
defparam \r5[2] .output_mode = "comb_only";
defparam \r5[2] .register_cascade_mode = "off";
defparam \r5[2] .sum_lutc_input = "datac";
defparam \r5[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N3
maxii_lcell \g7[5]~0 (
// Equation(s):
// \g7[5]~0_combout  = (!\std.000_3972~combout  & (\std.100_3940~combout  & ((cntp[8]) # (cntp[9]))))

	.clk(gnd),
	.dataa(\std.000_3972~combout ),
	.datab(\std.100_3940~combout ),
	.datac(cntp[8]),
	.datad(cntp[9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\g7[5]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \g7[5]~0 .lut_mask = "4440";
defparam \g7[5]~0 .operation_mode = "normal";
defparam \g7[5]~0 .output_mode = "comb_only";
defparam \g7[5]~0 .register_cascade_mode = "off";
defparam \g7[5]~0 .sum_lutc_input = "datac";
defparam \g7[5]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N5
maxii_lcell \g7[5]~1 (
// Equation(s):
// \g7[5]~1_combout  = (\std.101_3924~combout  & (!cntp[9])) # (!\std.101_3924~combout  & (((\std.001_3956~combout ) # (\g7[5]~0_combout ))))

	.clk(gnd),
	.dataa(cntp[9]),
	.datab(\std.101_3924~combout ),
	.datac(\std.001_3956~combout ),
	.datad(\g7[5]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\g7[5]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \g7[5]~1 .lut_mask = "7774";
defparam \g7[5]~1 .operation_mode = "normal";
defparam \g7[5]~1 .output_mode = "comb_only";
defparam \g7[5]~1 .register_cascade_mode = "off";
defparam \g7[5]~1 .sum_lutc_input = "datac";
defparam \g7[5]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N6
maxii_lcell \r7[2] (
// Equation(s):
// r7[2] = ((GLOBAL(\r7[1]~0_combout ) & ((\g7[5]~1_combout ))) # (!GLOBAL(\r7[1]~0_combout ) & (r7[2])))

	.clk(gnd),
	.dataa(r7[2]),
	.datab(vcc),
	.datac(\g7[5]~1_combout ),
	.datad(\r7[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(r7[2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r7[2] .lut_mask = "f0aa";
defparam \r7[2] .operation_mode = "normal";
defparam \r7[2] .output_mode = "comb_only";
defparam \r7[2] .register_cascade_mode = "off";
defparam \r7[2] .sum_lutc_input = "datac";
defparam \r7[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y10_N1
maxii_lcell \g5[3]~2 (
// Equation(s):
// \g5[3]~2_combout  = (\std.001_3956~combout ) # ((!\std.000_3972~combout  & ((cntp[9]) # (\std.100_3940~combout ))))

	.clk(gnd),
	.dataa(\std.000_3972~combout ),
	.datab(cntp[9]),
	.datac(\std.001_3956~combout ),
	.datad(\std.100_3940~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\g5[3]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \g5[3]~2 .lut_mask = "f5f4";
defparam \g5[3]~2 .operation_mode = "normal";
defparam \g5[3]~2 .output_mode = "comb_only";
defparam \g5[3]~2 .register_cascade_mode = "off";
defparam \g5[3]~2 .sum_lutc_input = "datac";
defparam \g5[3]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y10_N2
maxii_lcell \r5[5]~7 (
// Equation(s):
// \r5[5]~7_combout  = ((\std.101_3924~combout  & (cntp[9])) # (!\std.101_3924~combout  & ((\g5[3]~2_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(cntp[9]),
	.datac(\std.101_3924~combout ),
	.datad(\g5[3]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\r5[5]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r5[5]~7 .lut_mask = "cfc0";
defparam \r5[5]~7 .operation_mode = "normal";
defparam \r5[5]~7 .output_mode = "comb_only";
defparam \r5[5]~7 .register_cascade_mode = "off";
defparam \r5[5]~7 .sum_lutc_input = "datac";
defparam \r5[5]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y10_N5
maxii_lcell \r2[2] (
// Equation(s):
// r2[2] = ((GLOBAL(\r7[1]~0_combout ) & (!\r5[5]~7_combout )) # (!GLOBAL(\r7[1]~0_combout ) & ((r2[2]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\r5[5]~7_combout ),
	.datac(r2[2]),
	.datad(\r7[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(r2[2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r2[2] .lut_mask = "33f0";
defparam \r2[2] .operation_mode = "normal";
defparam \r2[2] .output_mode = "comb_only";
defparam \r2[2] .register_cascade_mode = "off";
defparam \r2[2] .sum_lutc_input = "datac";
defparam \r2[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N3
maxii_lcell \g6[1]~3 (
// Equation(s):
// \g6[1]~3_combout  = (cntp[9] & (((\g4[1]~0_combout  & \g6[1]~2_combout )))) # (!cntp[9] & ((\std.101_3924~combout ) # ((\g4[1]~0_combout  & \g6[1]~2_combout ))))

	.clk(gnd),
	.dataa(cntp[9]),
	.datab(\std.101_3924~combout ),
	.datac(\g4[1]~0_combout ),
	.datad(\g6[1]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\g6[1]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \g6[1]~3 .lut_mask = "f444";
defparam \g6[1]~3 .operation_mode = "normal";
defparam \g6[1]~3 .output_mode = "comb_only";
defparam \g6[1]~3 .register_cascade_mode = "off";
defparam \g6[1]~3 .sum_lutc_input = "datac";
defparam \g6[1]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N4
maxii_lcell \r0[2] (
// Equation(s):
// r0[2] = ((GLOBAL(\r7[1]~0_combout ) & ((\g6[1]~3_combout ))) # (!GLOBAL(\r7[1]~0_combout ) & (r0[2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\r7[1]~0_combout ),
	.datac(r0[2]),
	.datad(\g6[1]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(r0[2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r0[2] .lut_mask = "fc30";
defparam \r0[2] .operation_mode = "normal";
defparam \r0[2] .output_mode = "comb_only";
defparam \r0[2] .register_cascade_mode = "off";
defparam \r0[2] .sum_lutc_input = "datac";
defparam \r0[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N9
maxii_lcell \Mux9~0 (
// Equation(s):
// \Mux9~0_combout  = (cntp[1] & (((r0[2]) # (!cntp[2])))) # (!cntp[1] & (r2[2] & (cntp[2])))

	.clk(gnd),
	.dataa(cntp[1]),
	.datab(r2[2]),
	.datac(cntp[2]),
	.datad(r0[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux9~0 .lut_mask = "ea4a";
defparam \Mux9~0 .operation_mode = "normal";
defparam \Mux9~0 .output_mode = "comb_only";
defparam \Mux9~0 .register_cascade_mode = "off";
defparam \Mux9~0 .sum_lutc_input = "datac";
defparam \Mux9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N5
maxii_lcell \Mux9~1 (
// Equation(s):
// \Mux9~1_combout  = (cntp[0] & (((\Mux9~0_combout )))) # (!cntp[0] & ((\Mux9~0_combout  & (r5[2])) # (!\Mux9~0_combout  & ((r7[2])))))

	.clk(gnd),
	.dataa(cntp[0]),
	.datab(r5[2]),
	.datac(r7[2]),
	.datad(\Mux9~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux9~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux9~1 .lut_mask = "ee50";
defparam \Mux9~1 .operation_mode = "normal";
defparam \Mux9~1 .output_mode = "comb_only";
defparam \Mux9~1 .register_cascade_mode = "off";
defparam \Mux9~1 .sum_lutc_input = "datac";
defparam \Mux9~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N6
maxii_lcell \Mux9~2 (
// Equation(s):
// \Mux9~2_combout  = (cntp[0] & ((cntp[2] & ((\Mux9~1_combout ))) # (!cntp[2] & (r6[0])))) # (!cntp[0] & ((cntp[2] & (r6[0])) # (!cntp[2] & ((\Mux9~1_combout )))))

	.clk(gnd),
	.dataa(cntp[0]),
	.datab(r6[0]),
	.datac(cntp[2]),
	.datad(\Mux9~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux9~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux9~2 .lut_mask = "ed48";
defparam \Mux9~2 .operation_mode = "normal";
defparam \Mux9~2 .output_mode = "comb_only";
defparam \Mux9~2 .register_cascade_mode = "off";
defparam \Mux9~2 .sum_lutc_input = "datac";
defparam \Mux9~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N5
maxii_lcell \rcol[2]$latch (
// Equation(s):
// \rcol[2]$latch~combout  = ((GLOBAL(\sw~combout ) & ((\Mux9~2_combout ))) # (!GLOBAL(\sw~combout ) & (\rcol[2]$latch~combout )))

	.clk(gnd),
	.dataa(\rcol[2]$latch~combout ),
	.datab(vcc),
	.datac(\Mux9~2_combout ),
	.datad(\sw~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rcol[2]$latch~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rcol[2]$latch .lut_mask = "f0aa";
defparam \rcol[2]$latch .operation_mode = "normal";
defparam \rcol[2]$latch .output_mode = "comb_only";
defparam \rcol[2]$latch .register_cascade_mode = "off";
defparam \rcol[2]$latch .sum_lutc_input = "datac";
defparam \rcol[2]$latch .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N8
maxii_lcell \g7[4]~2 (
// Equation(s):
// \g7[4]~2_combout  = (\std.101_3924~combout  & (!cntp[9])) # (!\std.101_3924~combout  & (((\std.100_3940~combout  & \r5[0]~0_combout ))))

	.clk(gnd),
	.dataa(\std.101_3924~combout ),
	.datab(cntp[9]),
	.datac(\std.100_3940~combout ),
	.datad(\r5[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\g7[4]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \g7[4]~2 .lut_mask = "7222";
defparam \g7[4]~2 .operation_mode = "normal";
defparam \g7[4]~2 .output_mode = "comb_only";
defparam \g7[4]~2 .register_cascade_mode = "off";
defparam \g7[4]~2 .sum_lutc_input = "datac";
defparam \g7[4]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N9
maxii_lcell \r6[3] (
// Equation(s):
// r6[3] = ((GLOBAL(\r7[1]~0_combout ) & ((\g7[4]~2_combout ))) # (!GLOBAL(\r7[1]~0_combout ) & (r6[3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(r6[3]),
	.datac(\r7[1]~0_combout ),
	.datad(\g7[4]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(r6[3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r6[3] .lut_mask = "fc0c";
defparam \r6[3] .operation_mode = "normal";
defparam \r6[3] .output_mode = "comb_only";
defparam \r6[3] .register_cascade_mode = "off";
defparam \r6[3] .sum_lutc_input = "datac";
defparam \r6[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N0
maxii_lcell \r5[4]~8 (
// Equation(s):
// \r5[4]~8_combout  = (cntp[9] & (((\g4[1]~0_combout )))) # (!cntp[9] & ((\std.101_3924~combout ) # ((\std.100_3940~combout  & \g4[1]~0_combout ))))

	.clk(gnd),
	.dataa(\std.101_3924~combout ),
	.datab(cntp[9]),
	.datac(\std.100_3940~combout ),
	.datad(\g4[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\r5[4]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r5[4]~8 .lut_mask = "fe22";
defparam \r5[4]~8 .operation_mode = "normal";
defparam \r5[4]~8 .output_mode = "comb_only";
defparam \r5[4]~8 .register_cascade_mode = "off";
defparam \r5[4]~8 .sum_lutc_input = "datac";
defparam \r5[4]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N1
maxii_lcell \r2[3] (
// Equation(s):
// r2[3] = ((GLOBAL(\r7[1]~0_combout ) & ((\r5[4]~8_combout ))) # (!GLOBAL(\r7[1]~0_combout ) & (r2[3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(r2[3]),
	.datac(\r7[1]~0_combout ),
	.datad(\r5[4]~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(r2[3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r2[3] .lut_mask = "fc0c";
defparam \r2[3] .operation_mode = "normal";
defparam \r2[3] .output_mode = "comb_only";
defparam \r2[3] .register_cascade_mode = "off";
defparam \r2[3] .sum_lutc_input = "datac";
defparam \r2[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N5
maxii_lcell \g5[2]~3 (
// Equation(s):
// \g5[2]~3_combout  = ((!\std.000_3972~combout  & ((!\std.100_3940~combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\std.000_3972~combout ),
	.datac(vcc),
	.datad(\std.100_3940~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\g5[2]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \g5[2]~3 .lut_mask = "0033";
defparam \g5[2]~3 .operation_mode = "normal";
defparam \g5[2]~3 .output_mode = "comb_only";
defparam \g5[2]~3 .register_cascade_mode = "off";
defparam \g5[2]~3 .sum_lutc_input = "datac";
defparam \g5[2]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N7
maxii_lcell \r4[3]~0 (
// Equation(s):
// \r4[3]~0_combout  = (\std.101_3924~combout  & (((!cntp[9])))) # (!\std.101_3924~combout  & (!\std.001_3956~combout  & (!\g5[2]~3_combout )))

	.clk(gnd),
	.dataa(\std.001_3956~combout ),
	.datab(\std.101_3924~combout ),
	.datac(\g5[2]~3_combout ),
	.datad(cntp[9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\r4[3]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r4[3]~0 .lut_mask = "01cd";
defparam \r4[3]~0 .operation_mode = "normal";
defparam \r4[3]~0 .output_mode = "comb_only";
defparam \r4[3]~0 .register_cascade_mode = "off";
defparam \r4[3]~0 .sum_lutc_input = "datac";
defparam \r4[3]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N8
maxii_lcell \r4[3] (
// Equation(s):
// r4[3] = ((GLOBAL(\r7[1]~0_combout ) & ((\r4[3]~0_combout ))) # (!GLOBAL(\r7[1]~0_combout ) & (r4[3])))

	.clk(gnd),
	.dataa(r4[3]),
	.datab(vcc),
	.datac(\r4[3]~0_combout ),
	.datad(\r7[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(r4[3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r4[3] .lut_mask = "f0aa";
defparam \r4[3] .operation_mode = "normal";
defparam \r4[3] .output_mode = "comb_only";
defparam \r4[3] .register_cascade_mode = "off";
defparam \r4[3] .sum_lutc_input = "datac";
defparam \r4[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N5
maxii_lcell \Mux8~1 (
// Equation(s):
// \Mux8~1_combout  = (cntp[0] & ((r2[3]) # ((cntp[1])))) # (!cntp[0] & (((!cntp[1] & r4[3]))))

	.clk(gnd),
	.dataa(r2[3]),
	.datab(cntp[0]),
	.datac(cntp[1]),
	.datad(r4[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux8~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux8~1 .lut_mask = "cbc8";
defparam \Mux8~1 .operation_mode = "normal";
defparam \Mux8~1 .output_mode = "comb_only";
defparam \Mux8~1 .register_cascade_mode = "off";
defparam \Mux8~1 .sum_lutc_input = "datac";
defparam \Mux8~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N6
maxii_lcell \Mux8~2 (
// Equation(s):
// \Mux8~2_combout  = ((cntp[1] & (r6[3])) # (!cntp[1] & ((\Mux8~1_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(r6[3]),
	.datac(cntp[1]),
	.datad(\Mux8~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux8~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux8~2 .lut_mask = "cfc0";
defparam \Mux8~2 .operation_mode = "normal";
defparam \Mux8~2 .output_mode = "comb_only";
defparam \Mux8~2 .register_cascade_mode = "off";
defparam \Mux8~2 .sum_lutc_input = "datac";
defparam \Mux8~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N8
maxii_lcell \r5[3]~9 (
// Equation(s):
// \r5[3]~9_combout  = (\std.101_3924~combout  & (((cntp[9])))) # (!\std.101_3924~combout  & (((!\std.100_3940~combout  & cntp[9])) # (!\r5[0]~0_combout )))

	.clk(gnd),
	.dataa(\std.100_3940~combout ),
	.datab(cntp[9]),
	.datac(\std.101_3924~combout ),
	.datad(\r5[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\r5[3]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r5[3]~9 .lut_mask = "c4cf";
defparam \r5[3]~9 .operation_mode = "normal";
defparam \r5[3]~9 .output_mode = "comb_only";
defparam \r5[3]~9 .register_cascade_mode = "off";
defparam \r5[3]~9 .sum_lutc_input = "datac";
defparam \r5[3]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N2
maxii_lcell \r5[3] (
// Equation(s):
// r5[3] = ((GLOBAL(\r7[1]~0_combout ) & (!\r5[3]~9_combout )) # (!GLOBAL(\r7[1]~0_combout ) & ((r5[3]))))

	.clk(gnd),
	.dataa(\r5[3]~9_combout ),
	.datab(r5[3]),
	.datac(vcc),
	.datad(\r7[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(r5[3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r5[3] .lut_mask = "55cc";
defparam \r5[3] .operation_mode = "normal";
defparam \r5[3] .output_mode = "comb_only";
defparam \r5[3] .register_cascade_mode = "off";
defparam \r5[3] .sum_lutc_input = "datac";
defparam \r5[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y10_N9
maxii_lcell \Mux8~3 (
// Equation(s):
// \Mux8~3_combout  = ((cntp[1] & ((cntp[0]))) # (!cntp[1] & (r6[3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(r6[3]),
	.datac(cntp[1]),
	.datad(cntp[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux8~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux8~3 .lut_mask = "fc0c";
defparam \Mux8~3 .operation_mode = "normal";
defparam \Mux8~3 .output_mode = "comb_only";
defparam \Mux8~3 .register_cascade_mode = "off";
defparam \Mux8~3 .sum_lutc_input = "datac";
defparam \Mux8~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y10_N3
maxii_lcell \Mux8~4 (
// Equation(s):
// \Mux8~4_combout  = (cntp[1] & ((\Mux8~3_combout  & ((r4[3]))) # (!\Mux8~3_combout  & (r5[3])))) # (!cntp[1] & (((\Mux8~3_combout ))))

	.clk(gnd),
	.dataa(r5[3]),
	.datab(r4[3]),
	.datac(cntp[1]),
	.datad(\Mux8~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux8~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux8~4 .lut_mask = "cfa0";
defparam \Mux8~4 .operation_mode = "normal";
defparam \Mux8~4 .output_mode = "comb_only";
defparam \Mux8~4 .register_cascade_mode = "off";
defparam \Mux8~4 .sum_lutc_input = "datac";
defparam \Mux8~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y10_N0
maxii_lcell \Mux8~5 (
// Equation(s):
// \Mux8~5_combout  = (cntp[2] & (((\Mux8~2_combout )))) # (!cntp[2] & (((\Mux8~4_combout ))))

	.clk(gnd),
	.dataa(cntp[2]),
	.datab(vcc),
	.datac(\Mux8~2_combout ),
	.datad(\Mux8~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux8~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux8~5 .lut_mask = "f5a0";
defparam \Mux8~5 .operation_mode = "normal";
defparam \Mux8~5 .output_mode = "comb_only";
defparam \Mux8~5 .register_cascade_mode = "off";
defparam \Mux8~5 .sum_lutc_input = "datac";
defparam \Mux8~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y10_N1
maxii_lcell \rcol[3]$latch (
// Equation(s):
// \rcol[3]$latch~combout  = ((GLOBAL(\sw~combout ) & ((\Mux8~5_combout ))) # (!GLOBAL(\sw~combout ) & (\rcol[3]$latch~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\sw~combout ),
	.datac(\rcol[3]$latch~combout ),
	.datad(\Mux8~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rcol[3]$latch~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rcol[3]$latch .lut_mask = "fc30";
defparam \rcol[3]$latch .operation_mode = "normal";
defparam \rcol[3]$latch .output_mode = "comb_only";
defparam \rcol[3]$latch .register_cascade_mode = "off";
defparam \rcol[3]$latch .sum_lutc_input = "datac";
defparam \rcol[3]$latch .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y10_N4
maxii_lcell \Mux7~2 (
// Equation(s):
// \Mux7~2_combout  = (cntp[1] & ((\Mux8~3_combout  & ((r4[3]))) # (!\Mux8~3_combout  & (r2[3])))) # (!cntp[1] & (((\Mux8~3_combout ))))

	.clk(gnd),
	.dataa(r2[3]),
	.datab(r4[3]),
	.datac(cntp[1]),
	.datad(\Mux8~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux7~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux7~2 .lut_mask = "cfa0";
defparam \Mux7~2 .operation_mode = "normal";
defparam \Mux7~2 .output_mode = "comb_only";
defparam \Mux7~2 .register_cascade_mode = "off";
defparam \Mux7~2 .sum_lutc_input = "datac";
defparam \Mux7~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y10_N5
maxii_lcell \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = (cntp[1] & (((cntp[0])))) # (!cntp[1] & ((cntp[0] & (r5[3])) # (!cntp[0] & ((r4[3])))))

	.clk(gnd),
	.dataa(r5[3]),
	.datab(r4[3]),
	.datac(cntp[1]),
	.datad(cntp[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux7~0 .lut_mask = "fa0c";
defparam \Mux7~0 .operation_mode = "normal";
defparam \Mux7~0 .output_mode = "comb_only";
defparam \Mux7~0 .register_cascade_mode = "off";
defparam \Mux7~0 .sum_lutc_input = "datac";
defparam \Mux7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y10_N6
maxii_lcell \Mux7~1 (
// Equation(s):
// \Mux7~1_combout  = ((cntp[1] & (r6[3])) # (!cntp[1] & ((\Mux7~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(r6[3]),
	.datac(cntp[1]),
	.datad(\Mux7~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux7~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux7~1 .lut_mask = "cfc0";
defparam \Mux7~1 .operation_mode = "normal";
defparam \Mux7~1 .output_mode = "comb_only";
defparam \Mux7~1 .register_cascade_mode = "off";
defparam \Mux7~1 .sum_lutc_input = "datac";
defparam \Mux7~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y10_N7
maxii_lcell \Mux7~3 (
// Equation(s):
// \Mux7~3_combout  = (cntp[2] & (((\Mux7~1_combout )))) # (!cntp[2] & (((\Mux7~2_combout ))))

	.clk(gnd),
	.dataa(cntp[2]),
	.datab(vcc),
	.datac(\Mux7~2_combout ),
	.datad(\Mux7~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux7~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux7~3 .lut_mask = "fa50";
defparam \Mux7~3 .operation_mode = "normal";
defparam \Mux7~3 .output_mode = "comb_only";
defparam \Mux7~3 .register_cascade_mode = "off";
defparam \Mux7~3 .sum_lutc_input = "datac";
defparam \Mux7~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y10_N8
maxii_lcell \rcol[4]$latch (
// Equation(s):
// \rcol[4]$latch~combout  = ((GLOBAL(\sw~combout ) & ((\Mux7~3_combout ))) # (!GLOBAL(\sw~combout ) & (\rcol[4]$latch~combout )))

	.clk(gnd),
	.dataa(\rcol[4]$latch~combout ),
	.datab(vcc),
	.datac(\Mux7~3_combout ),
	.datad(\sw~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rcol[4]$latch~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rcol[4]$latch .lut_mask = "f0aa";
defparam \rcol[4]$latch .operation_mode = "normal";
defparam \rcol[4]$latch .output_mode = "comb_only";
defparam \rcol[4]$latch .register_cascade_mode = "off";
defparam \rcol[4]$latch .sum_lutc_input = "datac";
defparam \rcol[4]$latch .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N6
maxii_lcell \r2[5]~0 (
// Equation(s):
// \r2[5]~0_combout  = (\std.101_3924~combout  & (!cntp[9])) # (!\std.101_3924~combout  & (!\std.001_3956~combout  & ((cntp[9]) # (\std.000_3972~combout ))))

	.clk(gnd),
	.dataa(cntp[9]),
	.datab(\std.001_3956~combout ),
	.datac(\std.000_3972~combout ),
	.datad(\std.101_3924~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\r2[5]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r2[5]~0 .lut_mask = "5532";
defparam \r2[5]~0 .operation_mode = "normal";
defparam \r2[5]~0 .output_mode = "comb_only";
defparam \r2[5]~0 .register_cascade_mode = "off";
defparam \r2[5]~0 .sum_lutc_input = "datac";
defparam \r2[5]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N9
maxii_lcell \r2[5] (
// Equation(s):
// r2[5] = ((GLOBAL(\r7[1]~0_combout ) & ((\r2[5]~0_combout ))) # (!GLOBAL(\r7[1]~0_combout ) & (r2[5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(r2[5]),
	.datac(\r2[5]~0_combout ),
	.datad(\r7[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(r2[5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r2[5] .lut_mask = "f0cc";
defparam \r2[5] .operation_mode = "normal";
defparam \r2[5] .output_mode = "comb_only";
defparam \r2[5] .register_cascade_mode = "off";
defparam \r2[5] .sum_lutc_input = "datac";
defparam \r2[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N2
maxii_lcell \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = (cntp[1] & ((r0[2]) # ((!cntp[2])))) # (!cntp[1] & (((cntp[2] & r2[5]))))

	.clk(gnd),
	.dataa(r0[2]),
	.datab(cntp[1]),
	.datac(cntp[2]),
	.datad(r2[5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux6~0 .lut_mask = "bc8c";
defparam \Mux6~0 .operation_mode = "normal";
defparam \Mux6~0 .output_mode = "comb_only";
defparam \Mux6~0 .register_cascade_mode = "off";
defparam \Mux6~0 .sum_lutc_input = "datac";
defparam \Mux6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N3
maxii_lcell \Mux6~1 (
// Equation(s):
// \Mux6~1_combout  = (cntp[0] & (((\Mux6~0_combout )))) # (!cntp[0] & ((\Mux6~0_combout  & ((r2[2]))) # (!\Mux6~0_combout  & (r7[2]))))

	.clk(gnd),
	.dataa(r7[2]),
	.datab(r2[2]),
	.datac(cntp[0]),
	.datad(\Mux6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux6~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux6~1 .lut_mask = "fc0a";
defparam \Mux6~1 .operation_mode = "normal";
defparam \Mux6~1 .output_mode = "comb_only";
defparam \Mux6~1 .register_cascade_mode = "off";
defparam \Mux6~1 .sum_lutc_input = "datac";
defparam \Mux6~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N4
maxii_lcell \Mux6~2 (
// Equation(s):
// \Mux6~2_combout  = (cntp[0] & ((cntp[2] & ((\Mux6~1_combout ))) # (!cntp[2] & (r6[0])))) # (!cntp[0] & ((cntp[2] & (r6[0])) # (!cntp[2] & ((\Mux6~1_combout )))))

	.clk(gnd),
	.dataa(cntp[0]),
	.datab(r6[0]),
	.datac(cntp[2]),
	.datad(\Mux6~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux6~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux6~2 .lut_mask = "ed48";
defparam \Mux6~2 .operation_mode = "normal";
defparam \Mux6~2 .output_mode = "comb_only";
defparam \Mux6~2 .register_cascade_mode = "off";
defparam \Mux6~2 .sum_lutc_input = "datac";
defparam \Mux6~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N0
maxii_lcell \rcol[5]$latch (
// Equation(s):
// \rcol[5]$latch~combout  = ((GLOBAL(\sw~combout ) & ((\Mux6~2_combout ))) # (!GLOBAL(\sw~combout ) & (\rcol[5]$latch~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rcol[5]$latch~combout ),
	.datac(\Mux6~2_combout ),
	.datad(\sw~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rcol[5]$latch~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rcol[5]$latch .lut_mask = "f0cc";
defparam \rcol[5]$latch .operation_mode = "normal";
defparam \rcol[5]$latch .output_mode = "comb_only";
defparam \rcol[5]$latch .register_cascade_mode = "off";
defparam \rcol[5]$latch .sum_lutc_input = "datac";
defparam \rcol[5]$latch .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N9
maxii_lcell \Mux5~2 (
// Equation(s):
// \Mux5~2_combout  = (cntp[1] & (((r2[1]) # (cntp[0])))) # (!cntp[1] & (r6[0] & ((!cntp[0]))))

	.clk(gnd),
	.dataa(r6[0]),
	.datab(r2[1]),
	.datac(cntp[1]),
	.datad(cntp[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux5~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux5~2 .lut_mask = "f0ca";
defparam \Mux5~2 .operation_mode = "normal";
defparam \Mux5~2 .output_mode = "comb_only";
defparam \Mux5~2 .register_cascade_mode = "off";
defparam \Mux5~2 .sum_lutc_input = "datac";
defparam \Mux5~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N4
maxii_lcell \Mux5~3 (
// Equation(s):
// \Mux5~3_combout  = (cntp[0] & ((\Mux5~2_combout  & ((r4[1]))) # (!\Mux5~2_combout  & (r6[1])))) # (!cntp[0] & (((\Mux5~2_combout ))))

	.clk(gnd),
	.dataa(r6[1]),
	.datab(r4[1]),
	.datac(cntp[0]),
	.datad(\Mux5~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux5~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux5~3 .lut_mask = "cfa0";
defparam \Mux5~3 .operation_mode = "normal";
defparam \Mux5~3 .output_mode = "comb_only";
defparam \Mux5~3 .register_cascade_mode = "off";
defparam \Mux5~3 .sum_lutc_input = "datac";
defparam \Mux5~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N9
maxii_lcell \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = (cntp[0] & ((r5[1]) # ((cntp[1])))) # (!cntp[0] & (((r4[1] & !cntp[1]))))

	.clk(gnd),
	.dataa(r5[1]),
	.datab(r4[1]),
	.datac(cntp[0]),
	.datad(cntp[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux5~0 .lut_mask = "f0ac";
defparam \Mux5~0 .operation_mode = "normal";
defparam \Mux5~0 .output_mode = "comb_only";
defparam \Mux5~0 .register_cascade_mode = "off";
defparam \Mux5~0 .sum_lutc_input = "datac";
defparam \Mux5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N1
maxii_lcell \Mux5~1 (
// Equation(s):
// \Mux5~1_combout  = (cntp[1] & ((\Mux5~0_combout  & (r6[0])) # (!\Mux5~0_combout  & ((r6[1]))))) # (!cntp[1] & (((\Mux5~0_combout ))))

	.clk(gnd),
	.dataa(cntp[1]),
	.datab(r6[0]),
	.datac(r6[1]),
	.datad(\Mux5~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux5~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux5~1 .lut_mask = "dda0";
defparam \Mux5~1 .operation_mode = "normal";
defparam \Mux5~1 .output_mode = "comb_only";
defparam \Mux5~1 .register_cascade_mode = "off";
defparam \Mux5~1 .sum_lutc_input = "datac";
defparam \Mux5~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N2
maxii_lcell \Mux5~4 (
// Equation(s):
// \Mux5~4_combout  = ((cntp[2] & ((\Mux5~1_combout ))) # (!cntp[2] & (\Mux5~3_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(cntp[2]),
	.datac(\Mux5~3_combout ),
	.datad(\Mux5~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux5~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux5~4 .lut_mask = "fc30";
defparam \Mux5~4 .operation_mode = "normal";
defparam \Mux5~4 .output_mode = "comb_only";
defparam \Mux5~4 .register_cascade_mode = "off";
defparam \Mux5~4 .sum_lutc_input = "datac";
defparam \Mux5~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N3
maxii_lcell \rcol[6]$latch (
// Equation(s):
// \rcol[6]$latch~combout  = (GLOBAL(\sw~combout ) & (((\Mux5~4_combout )))) # (!GLOBAL(\sw~combout ) & (\rcol[6]$latch~combout ))

	.clk(gnd),
	.dataa(\rcol[6]$latch~combout ),
	.datab(\sw~combout ),
	.datac(vcc),
	.datad(\Mux5~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rcol[6]$latch~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rcol[6]$latch .lut_mask = "ee22";
defparam \rcol[6]$latch .operation_mode = "normal";
defparam \rcol[6]$latch .output_mode = "comb_only";
defparam \rcol[6]$latch .register_cascade_mode = "off";
defparam \rcol[6]$latch .sum_lutc_input = "datac";
defparam \rcol[6]$latch .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N8
maxii_lcell \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = ((cntp[0] & ((r5[0]))) # (!cntp[0] & (r4[0])))

	.clk(gnd),
	.dataa(r4[0]),
	.datab(vcc),
	.datac(r5[0]),
	.datad(cntp[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux4~0 .lut_mask = "f0aa";
defparam \Mux4~0 .operation_mode = "normal";
defparam \Mux4~0 .output_mode = "comb_only";
defparam \Mux4~0 .register_cascade_mode = "off";
defparam \Mux4~0 .sum_lutc_input = "datac";
defparam \Mux4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N0
maxii_lcell \Mux4~1 (
// Equation(s):
// \Mux4~1_combout  = (cntp[2] & ((cntp[1] & ((\Mux11~1_combout ))) # (!cntp[1] & (\Mux4~0_combout )))) # (!cntp[2] & ((cntp[1] & (\Mux4~0_combout )) # (!cntp[1] & ((\Mux11~1_combout )))))

	.clk(gnd),
	.dataa(cntp[2]),
	.datab(cntp[1]),
	.datac(\Mux4~0_combout ),
	.datad(\Mux11~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux4~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux4~1 .lut_mask = "f960";
defparam \Mux4~1 .operation_mode = "normal";
defparam \Mux4~1 .output_mode = "comb_only";
defparam \Mux4~1 .register_cascade_mode = "off";
defparam \Mux4~1 .sum_lutc_input = "datac";
defparam \Mux4~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N9
maxii_lcell \rcol[7]$latch (
// Equation(s):
// \rcol[7]$latch~combout  = ((GLOBAL(\sw~combout ) & ((\Mux4~1_combout ))) # (!GLOBAL(\sw~combout ) & (\rcol[7]$latch~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rcol[7]$latch~combout ),
	.datac(\Mux4~1_combout ),
	.datad(\sw~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rcol[7]$latch~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rcol[7]$latch .lut_mask = "f0cc";
defparam \rcol[7]$latch .operation_mode = "normal";
defparam \rcol[7]$latch .output_mode = "comb_only";
defparam \rcol[7]$latch .register_cascade_mode = "off";
defparam \rcol[7]$latch .sum_lutc_input = "datac";
defparam \rcol[7]$latch .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y9_N6
maxii_lcell \g5[7]~4 (
// Equation(s):
// \g5[7]~4_combout  = (\std.101_3924~combout  & (!cntp[9])) # (!\std.101_3924~combout  & ((\std.001_3956~combout ) # ((cntp[9] & !\std.000_3972~combout ))))

	.clk(gnd),
	.dataa(cntp[9]),
	.datab(\std.000_3972~combout ),
	.datac(\std.101_3924~combout ),
	.datad(\std.001_3956~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\g5[7]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \g5[7]~4 .lut_mask = "5f52";
defparam \g5[7]~4 .operation_mode = "normal";
defparam \g5[7]~4 .output_mode = "comb_only";
defparam \g5[7]~4 .register_cascade_mode = "off";
defparam \g5[7]~4 .sum_lutc_input = "datac";
defparam \g5[7]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y9_N2
maxii_lcell \g4[0] (
// Equation(s):
// g4[0] = ((GLOBAL(\r7[1]~0_combout ) & ((\g5[7]~4_combout ))) # (!GLOBAL(\r7[1]~0_combout ) & (g4[0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(g4[0]),
	.datac(\g5[7]~4_combout ),
	.datad(\r7[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(g4[0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \g4[0] .lut_mask = "f0cc";
defparam \g4[0] .operation_mode = "normal";
defparam \g4[0] .output_mode = "comb_only";
defparam \g4[0] .register_cascade_mode = "off";
defparam \g4[0] .sum_lutc_input = "datac";
defparam \g4[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y9_N8
maxii_lcell \g5[0]~5 (
// Equation(s):
// \g5[0]~5_combout  = ((!\std.000_3972~combout  & (\std.100_3940~combout  $ (!cntp[9]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\std.100_3940~combout ),
	.datac(\std.000_3972~combout ),
	.datad(cntp[9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\g5[0]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \g5[0]~5 .lut_mask = "0c03";
defparam \g5[0]~5 .operation_mode = "normal";
defparam \g5[0]~5 .output_mode = "comb_only";
defparam \g5[0]~5 .register_cascade_mode = "off";
defparam \g5[0]~5 .sum_lutc_input = "datac";
defparam \g5[0]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y9_N9
maxii_lcell \g5[0]~6 (
// Equation(s):
// \g5[0]~6_combout  = (\std.101_3924~combout  & (!cntp[9])) # (!\std.101_3924~combout  & (((\std.001_3956~combout ) # (\g5[0]~5_combout ))))

	.clk(gnd),
	.dataa(cntp[9]),
	.datab(\std.001_3956~combout ),
	.datac(\std.101_3924~combout ),
	.datad(\g5[0]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\g5[0]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \g5[0]~6 .lut_mask = "5f5c";
defparam \g5[0]~6 .operation_mode = "normal";
defparam \g5[0]~6 .output_mode = "comb_only";
defparam \g5[0]~6 .register_cascade_mode = "off";
defparam \g5[0]~6 .sum_lutc_input = "datac";
defparam \g5[0]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y9_N0
maxii_lcell \g5[0] (
// Equation(s):
// g5[0] = ((GLOBAL(\r7[1]~0_combout ) & (\g5[0]~6_combout )) # (!GLOBAL(\r7[1]~0_combout ) & ((g5[0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\g5[0]~6_combout ),
	.datac(g5[0]),
	.datad(\r7[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(g5[0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \g5[0] .lut_mask = "ccf0";
defparam \g5[0] .operation_mode = "normal";
defparam \g5[0] .output_mode = "comb_only";
defparam \g5[0] .register_cascade_mode = "off";
defparam \g5[0] .sum_lutc_input = "datac";
defparam \g5[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N9
maxii_lcell \Mux19~0 (
// Equation(s):
// \Mux19~0_combout  = (cntp[0] & (r6[0])) # (!cntp[0] & (((g5[0]))))

	.clk(gnd),
	.dataa(r6[0]),
	.datab(cntp[0]),
	.datac(g5[0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux19~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux19~0 .lut_mask = "b8b8";
defparam \Mux19~0 .operation_mode = "normal";
defparam \Mux19~0 .output_mode = "comb_only";
defparam \Mux19~0 .register_cascade_mode = "off";
defparam \Mux19~0 .sum_lutc_input = "datac";
defparam \Mux19~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N7
maxii_lcell \Mux19~1 (
// Equation(s):
// \Mux19~1_combout  = ((cntp[2] & ((cntp[0]) # (!cntp[1]))) # (!cntp[2] & ((cntp[1]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(cntp[0]),
	.datac(cntp[2]),
	.datad(cntp[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux19~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux19~1 .lut_mask = "cff0";
defparam \Mux19~1 .operation_mode = "normal";
defparam \Mux19~1 .output_mode = "comb_only";
defparam \Mux19~1 .register_cascade_mode = "off";
defparam \Mux19~1 .sum_lutc_input = "datac";
defparam \Mux19~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N5
maxii_lcell \g7[7]~3 (
// Equation(s):
// \g7[7]~3_combout  = ((\std.101_3924~combout  & ((!cntp[9]))) # (!\std.101_3924~combout  & (\std.001_3956~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\std.001_3956~combout ),
	.datac(\std.101_3924~combout ),
	.datad(cntp[9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\g7[7]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \g7[7]~3 .lut_mask = "0cfc";
defparam \g7[7]~3 .operation_mode = "normal";
defparam \g7[7]~3 .output_mode = "comb_only";
defparam \g7[7]~3 .register_cascade_mode = "off";
defparam \g7[7]~3 .sum_lutc_input = "datac";
defparam \g7[7]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N8
maxii_lcell \g6[0] (
// Equation(s):
// g6[0] = ((GLOBAL(\r7[1]~0_combout ) & (\g7[7]~3_combout )) # (!GLOBAL(\r7[1]~0_combout ) & ((g6[0]))))

	.clk(gnd),
	.dataa(\g7[7]~3_combout ),
	.datab(vcc),
	.datac(\r7[1]~0_combout ),
	.datad(g6[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(g6[0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \g6[0] .lut_mask = "afa0";
defparam \g6[0] .operation_mode = "normal";
defparam \g6[0] .output_mode = "comb_only";
defparam \g6[0] .register_cascade_mode = "off";
defparam \g6[0] .sum_lutc_input = "datac";
defparam \g6[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N9
maxii_lcell \Mux19~2 (
// Equation(s):
// \Mux19~2_combout  = (cntp[0] & ((cntp[2] & ((!cntp[1]))) # (!cntp[2] & ((g6[0]) # (cntp[1]))))) # (!cntp[0] & (g6[0] & (cntp[2] $ (!cntp[1]))))

	.clk(gnd),
	.dataa(g6[0]),
	.datab(cntp[0]),
	.datac(cntp[2]),
	.datad(cntp[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux19~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux19~2 .lut_mask = "2cca";
defparam \Mux19~2 .operation_mode = "normal";
defparam \Mux19~2 .output_mode = "comb_only";
defparam \Mux19~2 .register_cascade_mode = "off";
defparam \Mux19~2 .sum_lutc_input = "datac";
defparam \Mux19~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N4
maxii_lcell \Mux19~3 (
// Equation(s):
// \Mux19~3_combout  = (\Mux19~1_combout  & ((\Mux19~2_combout  & (g4[0])) # (!\Mux19~2_combout  & ((\Mux19~0_combout ))))) # (!\Mux19~1_combout  & (((\Mux19~2_combout ))))

	.clk(gnd),
	.dataa(g4[0]),
	.datab(\Mux19~0_combout ),
	.datac(\Mux19~1_combout ),
	.datad(\Mux19~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux19~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux19~3 .lut_mask = "afc0";
defparam \Mux19~3 .operation_mode = "normal";
defparam \Mux19~3 .output_mode = "comb_only";
defparam \Mux19~3 .register_cascade_mode = "off";
defparam \Mux19~3 .sum_lutc_input = "datac";
defparam \Mux19~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N6
maxii_lcell \gcol[0]$latch (
// Equation(s):
// \gcol[0]$latch~combout  = ((GLOBAL(\sw~combout ) & ((\Mux19~3_combout ))) # (!GLOBAL(\sw~combout ) & (\gcol[0]$latch~combout )))

	.clk(gnd),
	.dataa(\gcol[0]$latch~combout ),
	.datab(vcc),
	.datac(\Mux19~3_combout ),
	.datad(\sw~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\gcol[0]$latch~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gcol[0]$latch .lut_mask = "f0aa";
defparam \gcol[0]$latch .operation_mode = "normal";
defparam \gcol[0]$latch .output_mode = "comb_only";
defparam \gcol[0]$latch .register_cascade_mode = "off";
defparam \gcol[0]$latch .sum_lutc_input = "datac";
defparam \gcol[0]$latch .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N3
maxii_lcell \g5[1]~7 (
// Equation(s):
// \g5[1]~7_combout  = (!\std.000_3972~combout  & ((cntp[9] & ((!\std.100_3940~combout ))) # (!cntp[9] & (cntp[8] & \std.100_3940~combout ))))

	.clk(gnd),
	.dataa(cntp[8]),
	.datab(cntp[9]),
	.datac(\std.000_3972~combout ),
	.datad(\std.100_3940~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\g5[1]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \g5[1]~7 .lut_mask = "020c";
defparam \g5[1]~7 .operation_mode = "normal";
defparam \g5[1]~7 .output_mode = "comb_only";
defparam \g5[1]~7 .register_cascade_mode = "off";
defparam \g5[1]~7 .sum_lutc_input = "datac";
defparam \g5[1]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N7
maxii_lcell \g5[1]~8 (
// Equation(s):
// \g5[1]~8_combout  = (\std.101_3924~combout  & (((!cntp[9])))) # (!\std.101_3924~combout  & ((\std.001_3956~combout ) # ((\g5[1]~7_combout ))))

	.clk(gnd),
	.dataa(\std.001_3956~combout ),
	.datab(cntp[9]),
	.datac(\std.101_3924~combout ),
	.datad(\g5[1]~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\g5[1]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \g5[1]~8 .lut_mask = "3f3a";
defparam \g5[1]~8 .operation_mode = "normal";
defparam \g5[1]~8 .output_mode = "comb_only";
defparam \g5[1]~8 .register_cascade_mode = "off";
defparam \g5[1]~8 .sum_lutc_input = "datac";
defparam \g5[1]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N4
maxii_lcell \g5[1] (
// Equation(s):
// g5[1] = ((GLOBAL(\r7[1]~0_combout ) & ((\g5[1]~8_combout ))) # (!GLOBAL(\r7[1]~0_combout ) & (g5[1])))

	.clk(gnd),
	.dataa(g5[1]),
	.datab(vcc),
	.datac(\g5[1]~8_combout ),
	.datad(\r7[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(g5[1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \g5[1] .lut_mask = "f0aa";
defparam \g5[1] .operation_mode = "normal";
defparam \g5[1] .output_mode = "comb_only";
defparam \g5[1] .register_cascade_mode = "off";
defparam \g5[1] .sum_lutc_input = "datac";
defparam \g5[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N7
maxii_lcell \Mux18~1 (
// Equation(s):
// \Mux18~1_combout  = (cntp[0] & (((cntp[1])))) # (!cntp[0] & ((cntp[1] & (g5[1])) # (!cntp[1] & ((r6[0])))))

	.clk(gnd),
	.dataa(g5[1]),
	.datab(cntp[0]),
	.datac(cntp[1]),
	.datad(r6[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux18~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux18~1 .lut_mask = "e3e0";
defparam \Mux18~1 .operation_mode = "normal";
defparam \Mux18~1 .output_mode = "comb_only";
defparam \Mux18~1 .register_cascade_mode = "off";
defparam \Mux18~1 .sum_lutc_input = "datac";
defparam \Mux18~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N0
maxii_lcell \Mux18~2 (
// Equation(s):
// \Mux18~2_combout  = (cntp[0] & ((\Mux18~1_combout  & ((r4[1]))) # (!\Mux18~1_combout  & (r0[2])))) # (!cntp[0] & (((\Mux18~1_combout ))))

	.clk(gnd),
	.dataa(r0[2]),
	.datab(cntp[0]),
	.datac(\Mux18~1_combout ),
	.datad(r4[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux18~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux18~2 .lut_mask = "f838";
defparam \Mux18~2 .operation_mode = "normal";
defparam \Mux18~2 .output_mode = "comb_only";
defparam \Mux18~2 .register_cascade_mode = "off";
defparam \Mux18~2 .sum_lutc_input = "datac";
defparam \Mux18~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N4
maxii_lcell \Mux18~0 (
// Equation(s):
// \Mux18~0_combout  = (cntp[1] & ((\Mux5~0_combout  & (r6[0])) # (!\Mux5~0_combout  & ((r7[2]))))) # (!cntp[1] & (((\Mux5~0_combout ))))

	.clk(gnd),
	.dataa(cntp[1]),
	.datab(r6[0]),
	.datac(r7[2]),
	.datad(\Mux5~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux18~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux18~0 .lut_mask = "dda0";
defparam \Mux18~0 .operation_mode = "normal";
defparam \Mux18~0 .output_mode = "comb_only";
defparam \Mux18~0 .register_cascade_mode = "off";
defparam \Mux18~0 .sum_lutc_input = "datac";
defparam \Mux18~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N5
maxii_lcell \Mux18~3 (
// Equation(s):
// \Mux18~3_combout  = (cntp[2] & (((\Mux18~0_combout )))) # (!cntp[2] & (((\Mux18~2_combout ))))

	.clk(gnd),
	.dataa(cntp[2]),
	.datab(vcc),
	.datac(\Mux18~2_combout ),
	.datad(\Mux18~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux18~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux18~3 .lut_mask = "fa50";
defparam \Mux18~3 .operation_mode = "normal";
defparam \Mux18~3 .output_mode = "comb_only";
defparam \Mux18~3 .register_cascade_mode = "off";
defparam \Mux18~3 .sum_lutc_input = "datac";
defparam \Mux18~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N6
maxii_lcell \gcol[1]$latch (
// Equation(s):
// \gcol[1]$latch~combout  = ((GLOBAL(\sw~combout ) & ((\Mux18~3_combout ))) # (!GLOBAL(\sw~combout ) & (\gcol[1]$latch~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\sw~combout ),
	.datac(\gcol[1]$latch~combout ),
	.datad(\Mux18~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\gcol[1]$latch~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gcol[1]$latch .lut_mask = "fc30";
defparam \gcol[1]$latch .operation_mode = "normal";
defparam \gcol[1]$latch .output_mode = "comb_only";
defparam \gcol[1]$latch .register_cascade_mode = "off";
defparam \gcol[1]$latch .sum_lutc_input = "datac";
defparam \gcol[1]$latch .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N6
maxii_lcell \g5[2]~9 (
// Equation(s):
// \g5[2]~9_combout  = (\std.101_3924~combout  & (((!cntp[9])))) # (!\std.101_3924~combout  & ((\std.001_3956~combout ) # ((!cntp[9] & \g5[2]~3_combout ))))

	.clk(gnd),
	.dataa(\std.001_3956~combout ),
	.datab(\std.101_3924~combout ),
	.datac(cntp[9]),
	.datad(\g5[2]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\g5[2]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \g5[2]~9 .lut_mask = "2f2e";
defparam \g5[2]~9 .operation_mode = "normal";
defparam \g5[2]~9 .output_mode = "comb_only";
defparam \g5[2]~9 .register_cascade_mode = "off";
defparam \g5[2]~9 .sum_lutc_input = "datac";
defparam \g5[2]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N4
maxii_lcell \g5[2] (
// Equation(s):
// g5[2] = ((GLOBAL(\r7[1]~0_combout ) & ((\g5[2]~9_combout ))) # (!GLOBAL(\r7[1]~0_combout ) & (g5[2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(g5[2]),
	.datac(\g5[2]~9_combout ),
	.datad(\r7[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(g5[2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \g5[2] .lut_mask = "f0cc";
defparam \g5[2] .operation_mode = "normal";
defparam \g5[2] .output_mode = "comb_only";
defparam \g5[2] .register_cascade_mode = "off";
defparam \g5[2] .sum_lutc_input = "datac";
defparam \g5[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N1
maxii_lcell \Mux17~2 (
// Equation(s):
// \Mux17~2_combout  = (cntp[0] & (cntp[1])) # (!cntp[0] & ((cntp[1] & (g5[2])) # (!cntp[1] & ((r7[2])))))

	.clk(gnd),
	.dataa(cntp[0]),
	.datab(cntp[1]),
	.datac(g5[2]),
	.datad(r7[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux17~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux17~2 .lut_mask = "d9c8";
defparam \Mux17~2 .operation_mode = "normal";
defparam \Mux17~2 .output_mode = "comb_only";
defparam \Mux17~2 .register_cascade_mode = "off";
defparam \Mux17~2 .sum_lutc_input = "datac";
defparam \Mux17~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N2
maxii_lcell \Mux17~3 (
// Equation(s):
// \Mux17~3_combout  = ((cntp[0] & (r6[0])) # (!cntp[0] & ((\Mux17~2_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(cntp[0]),
	.datac(r6[0]),
	.datad(\Mux17~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux17~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux17~3 .lut_mask = "f3c0";
defparam \Mux17~3 .operation_mode = "normal";
defparam \Mux17~3 .output_mode = "comb_only";
defparam \Mux17~3 .register_cascade_mode = "off";
defparam \Mux17~3 .sum_lutc_input = "datac";
defparam \Mux17~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N6
maxii_lcell \g2[2]~0 (
// Equation(s):
// \g2[2]~0_combout  = (cntp[9] & (!\std.100_3940~combout  & ((\g4[1]~0_combout )))) # (!cntp[9] & (((\std.101_3924~combout ))))

	.clk(gnd),
	.dataa(cntp[9]),
	.datab(\std.100_3940~combout ),
	.datac(\std.101_3924~combout ),
	.datad(\g4[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\g2[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \g2[2]~0 .lut_mask = "7250";
defparam \g2[2]~0 .operation_mode = "normal";
defparam \g2[2]~0 .output_mode = "comb_only";
defparam \g2[2]~0 .register_cascade_mode = "off";
defparam \g2[2]~0 .sum_lutc_input = "datac";
defparam \g2[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N7
maxii_lcell \g2[2] (
// Equation(s):
// g2[2] = ((GLOBAL(\r7[1]~0_combout ) & ((\g2[2]~0_combout ))) # (!GLOBAL(\r7[1]~0_combout ) & (g2[2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(g2[2]),
	.datac(\r7[1]~0_combout ),
	.datad(\g2[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(g2[2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \g2[2] .lut_mask = "fc0c";
defparam \g2[2] .operation_mode = "normal";
defparam \g2[2] .output_mode = "comb_only";
defparam \g2[2] .register_cascade_mode = "off";
defparam \g2[2] .sum_lutc_input = "datac";
defparam \g2[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y8_N2
maxii_lcell \Mux17~0 (
// Equation(s):
// \Mux17~0_combout  = (cntp[0] & ((g2[2]) # ((cntp[1])))) # (!cntp[0] & (((r6[0] & !cntp[1]))))

	.clk(gnd),
	.dataa(g2[2]),
	.datab(r6[0]),
	.datac(cntp[0]),
	.datad(cntp[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux17~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux17~0 .lut_mask = "f0ac";
defparam \Mux17~0 .operation_mode = "normal";
defparam \Mux17~0 .output_mode = "comb_only";
defparam \Mux17~0 .register_cascade_mode = "off";
defparam \Mux17~0 .sum_lutc_input = "datac";
defparam \Mux17~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y8_N5
maxii_lcell \Mux17~1 (
// Equation(s):
// \Mux17~1_combout  = (cntp[1] & ((\Mux17~0_combout  & ((r0[2]))) # (!\Mux17~0_combout  & (g6[0])))) # (!cntp[1] & (((\Mux17~0_combout ))))

	.clk(gnd),
	.dataa(cntp[1]),
	.datab(g6[0]),
	.datac(r0[2]),
	.datad(\Mux17~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux17~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux17~1 .lut_mask = "f588";
defparam \Mux17~1 .operation_mode = "normal";
defparam \Mux17~1 .output_mode = "comb_only";
defparam \Mux17~1 .register_cascade_mode = "off";
defparam \Mux17~1 .sum_lutc_input = "datac";
defparam \Mux17~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y8_N6
maxii_lcell \Mux17~4 (
// Equation(s):
// \Mux17~4_combout  = ((cntp[2] & ((\Mux17~1_combout ))) # (!cntp[2] & (\Mux17~3_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(cntp[2]),
	.datac(\Mux17~3_combout ),
	.datad(\Mux17~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux17~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux17~4 .lut_mask = "fc30";
defparam \Mux17~4 .operation_mode = "normal";
defparam \Mux17~4 .output_mode = "comb_only";
defparam \Mux17~4 .register_cascade_mode = "off";
defparam \Mux17~4 .sum_lutc_input = "datac";
defparam \Mux17~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y8_N7
maxii_lcell \gcol[2]$latch (
// Equation(s):
// \gcol[2]$latch~combout  = ((GLOBAL(\sw~combout ) & ((\Mux17~4_combout ))) # (!GLOBAL(\sw~combout ) & (\gcol[2]$latch~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\gcol[2]$latch~combout ),
	.datac(\Mux17~4_combout ),
	.datad(\sw~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\gcol[2]$latch~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gcol[2]$latch .lut_mask = "f0cc";
defparam \gcol[2]$latch .operation_mode = "normal";
defparam \gcol[2]$latch .output_mode = "comb_only";
defparam \gcol[2]$latch .register_cascade_mode = "off";
defparam \gcol[2]$latch .sum_lutc_input = "datac";
defparam \gcol[2]$latch .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y10_N6
maxii_lcell \g5[3]~10 (
// Equation(s):
// \g5[3]~10_combout  = ((\std.101_3924~combout  & (!cntp[9])) # (!\std.101_3924~combout  & ((\g5[3]~2_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(cntp[9]),
	.datac(\std.101_3924~combout ),
	.datad(\g5[3]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\g5[3]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \g5[3]~10 .lut_mask = "3f30";
defparam \g5[3]~10 .operation_mode = "normal";
defparam \g5[3]~10 .output_mode = "comb_only";
defparam \g5[3]~10 .register_cascade_mode = "off";
defparam \g5[3]~10 .sum_lutc_input = "datac";
defparam \g5[3]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y10_N7
maxii_lcell \g5[3] (
// Equation(s):
// g5[3] = ((GLOBAL(\r7[1]~0_combout ) & ((\g5[3]~10_combout ))) # (!GLOBAL(\r7[1]~0_combout ) & (g5[3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(g5[3]),
	.datac(\g5[3]~10_combout ),
	.datad(\r7[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(g5[3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \g5[3] .lut_mask = "f0cc";
defparam \g5[3] .operation_mode = "normal";
defparam \g5[3] .output_mode = "comb_only";
defparam \g5[3] .register_cascade_mode = "off";
defparam \g5[3] .sum_lutc_input = "datac";
defparam \g5[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y10_N6
maxii_lcell \Mux16~2 (
// Equation(s):
// \Mux16~2_combout  = (cntp[0] & (r6[3])) # (!cntp[0] & ((cntp[1] & ((g5[3]))) # (!cntp[1] & (r6[3]))))

	.clk(gnd),
	.dataa(r6[3]),
	.datab(cntp[0]),
	.datac(cntp[1]),
	.datad(g5[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux16~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux16~2 .lut_mask = "ba8a";
defparam \Mux16~2 .operation_mode = "normal";
defparam \Mux16~2 .output_mode = "comb_only";
defparam \Mux16~2 .register_cascade_mode = "off";
defparam \Mux16~2 .sum_lutc_input = "datac";
defparam \Mux16~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y9_N3
maxii_lcell \g1[3]~0 (
// Equation(s):
// \g1[3]~0_combout  = (((!\std.000_3972~combout  & \std.100_3940~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\std.000_3972~combout ),
	.datad(\std.100_3940~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\g1[3]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \g1[3]~0 .lut_mask = "0f00";
defparam \g1[3]~0 .operation_mode = "normal";
defparam \g1[3]~0 .output_mode = "comb_only";
defparam \g1[3]~0 .register_cascade_mode = "off";
defparam \g1[3]~0 .sum_lutc_input = "datac";
defparam \g1[3]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y9_N4
maxii_lcell \g1[3]~1 (
// Equation(s):
// \g1[3]~1_combout  = (\std.101_3924~combout  & (!cntp[9])) # (!\std.101_3924~combout  & (((\std.001_3956~combout ) # (\g1[3]~0_combout ))))

	.clk(gnd),
	.dataa(\std.101_3924~combout ),
	.datab(cntp[9]),
	.datac(\std.001_3956~combout ),
	.datad(\g1[3]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\g1[3]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \g1[3]~1 .lut_mask = "7772";
defparam \g1[3]~1 .operation_mode = "normal";
defparam \g1[3]~1 .output_mode = "comb_only";
defparam \g1[3]~1 .register_cascade_mode = "off";
defparam \g1[3]~1 .sum_lutc_input = "datac";
defparam \g1[3]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y9_N5
maxii_lcell \g1[3] (
// Equation(s):
// g1[3] = ((GLOBAL(\r7[1]~0_combout ) & ((\g1[3]~1_combout ))) # (!GLOBAL(\r7[1]~0_combout ) & (g1[3])))

	.clk(gnd),
	.dataa(g1[3]),
	.datab(vcc),
	.datac(\g1[3]~1_combout ),
	.datad(\r7[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(g1[3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \g1[3] .lut_mask = "f0aa";
defparam \g1[3] .operation_mode = "normal";
defparam \g1[3] .output_mode = "comb_only";
defparam \g1[3] .register_cascade_mode = "off";
defparam \g1[3] .sum_lutc_input = "datac";
defparam \g1[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y10_N3
maxii_lcell \Mux16~0 (
// Equation(s):
// \Mux16~0_combout  = (cntp[0] & ((r5[3]) # ((cntp[1])))) # (!cntp[0] & (((r6[3] & !cntp[1]))))

	.clk(gnd),
	.dataa(cntp[0]),
	.datab(r5[3]),
	.datac(r6[3]),
	.datad(cntp[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux16~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux16~0 .lut_mask = "aad8";
defparam \Mux16~0 .operation_mode = "normal";
defparam \Mux16~0 .output_mode = "comb_only";
defparam \Mux16~0 .register_cascade_mode = "off";
defparam \Mux16~0 .sum_lutc_input = "datac";
defparam \Mux16~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y10_N9
maxii_lcell \Mux16~1 (
// Equation(s):
// \Mux16~1_combout  = (cntp[1] & ((\Mux16~0_combout  & ((r6[3]))) # (!\Mux16~0_combout  & (g1[3])))) # (!cntp[1] & (((\Mux16~0_combout ))))

	.clk(gnd),
	.dataa(cntp[1]),
	.datab(g1[3]),
	.datac(r6[3]),
	.datad(\Mux16~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux16~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux16~1 .lut_mask = "f588";
defparam \Mux16~1 .operation_mode = "normal";
defparam \Mux16~1 .output_mode = "comb_only";
defparam \Mux16~1 .register_cascade_mode = "off";
defparam \Mux16~1 .sum_lutc_input = "datac";
defparam \Mux16~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y10_N7
maxii_lcell \Mux16~3 (
// Equation(s):
// \Mux16~3_combout  = ((cntp[2] & ((\Mux16~1_combout ))) # (!cntp[2] & (\Mux16~2_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(cntp[2]),
	.datac(\Mux16~2_combout ),
	.datad(\Mux16~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux16~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux16~3 .lut_mask = "fc30";
defparam \Mux16~3 .operation_mode = "normal";
defparam \Mux16~3 .output_mode = "comb_only";
defparam \Mux16~3 .register_cascade_mode = "off";
defparam \Mux16~3 .sum_lutc_input = "datac";
defparam \Mux16~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y10_N0
maxii_lcell \gcol[3]$latch (
// Equation(s):
// \gcol[3]$latch~combout  = ((GLOBAL(\sw~combout ) & ((\Mux16~3_combout ))) # (!GLOBAL(\sw~combout ) & (\gcol[3]$latch~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\gcol[3]$latch~combout ),
	.datac(\Mux16~3_combout ),
	.datad(\sw~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\gcol[3]$latch~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gcol[3]$latch .lut_mask = "f0cc";
defparam \gcol[3]$latch .operation_mode = "normal";
defparam \gcol[3]$latch .output_mode = "comb_only";
defparam \gcol[3]$latch .register_cascade_mode = "off";
defparam \gcol[3]$latch .sum_lutc_input = "datac";
defparam \gcol[3]$latch .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y10_N8
maxii_lcell \g5[4]~11 (
// Equation(s):
// \g5[4]~11_combout  = (\std.101_3924~combout  & (((!cntp[9])))) # (!\std.101_3924~combout  & ((\std.001_3956~combout ) # ((\g5[4]~1_combout ))))

	.clk(gnd),
	.dataa(\std.001_3956~combout ),
	.datab(cntp[9]),
	.datac(\std.101_3924~combout ),
	.datad(\g5[4]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\g5[4]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \g5[4]~11 .lut_mask = "3f3a";
defparam \g5[4]~11 .operation_mode = "normal";
defparam \g5[4]~11 .output_mode = "comb_only";
defparam \g5[4]~11 .register_cascade_mode = "off";
defparam \g5[4]~11 .sum_lutc_input = "datac";
defparam \g5[4]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y10_N4
maxii_lcell \g5[4] (
// Equation(s):
// g5[4] = ((GLOBAL(\r7[1]~0_combout ) & ((\g5[4]~11_combout ))) # (!GLOBAL(\r7[1]~0_combout ) & (g5[4])))

	.clk(gnd),
	.dataa(g5[4]),
	.datab(vcc),
	.datac(\r7[1]~0_combout ),
	.datad(\g5[4]~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(g5[4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \g5[4] .lut_mask = "fa0a";
defparam \g5[4] .operation_mode = "normal";
defparam \g5[4] .output_mode = "comb_only";
defparam \g5[4] .register_cascade_mode = "off";
defparam \g5[4] .sum_lutc_input = "datac";
defparam \g5[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N2
maxii_lcell \Mux15~2 (
// Equation(s):
// \Mux15~2_combout  = (cntp[1] & ((cntp[0] & (r6[3])) # (!cntp[0] & ((g5[4]))))) # (!cntp[1] & (r6[3]))

	.clk(gnd),
	.dataa(r6[3]),
	.datab(cntp[1]),
	.datac(cntp[0]),
	.datad(g5[4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux15~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux15~2 .lut_mask = "aea2";
defparam \Mux15~2 .operation_mode = "normal";
defparam \Mux15~2 .output_mode = "comb_only";
defparam \Mux15~2 .register_cascade_mode = "off";
defparam \Mux15~2 .sum_lutc_input = "datac";
defparam \Mux15~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N2
maxii_lcell \Mux15~0 (
// Equation(s):
// \Mux15~0_combout  = (cntp[0] & (((r2[3]) # (cntp[1])))) # (!cntp[0] & (r6[3] & ((!cntp[1]))))

	.clk(gnd),
	.dataa(r6[3]),
	.datab(r2[3]),
	.datac(cntp[0]),
	.datad(cntp[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux15~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux15~0 .lut_mask = "f0ca";
defparam \Mux15~0 .operation_mode = "normal";
defparam \Mux15~0 .output_mode = "comb_only";
defparam \Mux15~0 .register_cascade_mode = "off";
defparam \Mux15~0 .sum_lutc_input = "datac";
defparam \Mux15~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N3
maxii_lcell \Mux15~1 (
// Equation(s):
// \Mux15~1_combout  = (cntp[1] & ((\Mux15~0_combout  & (r6[3])) # (!\Mux15~0_combout  & ((g1[3]))))) # (!cntp[1] & (((\Mux15~0_combout ))))

	.clk(gnd),
	.dataa(cntp[1]),
	.datab(r6[3]),
	.datac(g1[3]),
	.datad(\Mux15~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux15~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux15~1 .lut_mask = "dda0";
defparam \Mux15~1 .operation_mode = "normal";
defparam \Mux15~1 .output_mode = "comb_only";
defparam \Mux15~1 .register_cascade_mode = "off";
defparam \Mux15~1 .sum_lutc_input = "datac";
defparam \Mux15~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N4
maxii_lcell \Mux15~3 (
// Equation(s):
// \Mux15~3_combout  = ((cntp[2] & ((\Mux15~1_combout ))) # (!cntp[2] & (\Mux15~2_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(cntp[2]),
	.datac(\Mux15~2_combout ),
	.datad(\Mux15~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux15~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux15~3 .lut_mask = "fc30";
defparam \Mux15~3 .operation_mode = "normal";
defparam \Mux15~3 .output_mode = "comb_only";
defparam \Mux15~3 .register_cascade_mode = "off";
defparam \Mux15~3 .sum_lutc_input = "datac";
defparam \Mux15~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N7
maxii_lcell \gcol[4]$latch (
// Equation(s):
// \gcol[4]$latch~combout  = ((GLOBAL(\sw~combout ) & ((\Mux15~3_combout ))) # (!GLOBAL(\sw~combout ) & (\gcol[4]$latch~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\gcol[4]$latch~combout ),
	.datac(\Mux15~3_combout ),
	.datad(\sw~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\gcol[4]$latch~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gcol[4]$latch .lut_mask = "f0cc";
defparam \gcol[4]$latch .operation_mode = "normal";
defparam \gcol[4]$latch .output_mode = "comb_only";
defparam \gcol[4]$latch .register_cascade_mode = "off";
defparam \gcol[4]$latch .sum_lutc_input = "datac";
defparam \gcol[4]$latch .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y8_N8
maxii_lcell \Mux14~0 (
// Equation(s):
// \Mux14~0_combout  = (cntp[0] & ((r4[0]) # ((cntp[1])))) # (!cntp[0] & (((r6[0] & !cntp[1]))))

	.clk(gnd),
	.dataa(r4[0]),
	.datab(r6[0]),
	.datac(cntp[0]),
	.datad(cntp[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux14~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux14~0 .lut_mask = "f0ac";
defparam \Mux14~0 .operation_mode = "normal";
defparam \Mux14~0 .output_mode = "comb_only";
defparam \Mux14~0 .register_cascade_mode = "off";
defparam \Mux14~0 .sum_lutc_input = "datac";
defparam \Mux14~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y8_N0
maxii_lcell \Mux14~1 (
// Equation(s):
// \Mux14~1_combout  = (cntp[1] & ((\Mux14~0_combout  & ((r0[2]))) # (!\Mux14~0_combout  & (g6[0])))) # (!cntp[1] & (((\Mux14~0_combout ))))

	.clk(gnd),
	.dataa(cntp[1]),
	.datab(g6[0]),
	.datac(r0[2]),
	.datad(\Mux14~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux14~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux14~1 .lut_mask = "f588";
defparam \Mux14~1 .operation_mode = "normal";
defparam \Mux14~1 .output_mode = "comb_only";
defparam \Mux14~1 .register_cascade_mode = "off";
defparam \Mux14~1 .sum_lutc_input = "datac";
defparam \Mux14~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N4
maxii_lcell \g5[5]~12 (
// Equation(s):
// \g5[5]~12_combout  = (\std.101_3924~combout  & (((!cntp[9])))) # (!\std.101_3924~combout  & ((\std.001_3956~combout ) # ((cntp[9] & \g5[2]~3_combout ))))

	.clk(gnd),
	.dataa(\std.001_3956~combout ),
	.datab(cntp[9]),
	.datac(\g5[2]~3_combout ),
	.datad(\std.101_3924~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\g5[5]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \g5[5]~12 .lut_mask = "33ea";
defparam \g5[5]~12 .operation_mode = "normal";
defparam \g5[5]~12 .output_mode = "comb_only";
defparam \g5[5]~12 .register_cascade_mode = "off";
defparam \g5[5]~12 .sum_lutc_input = "datac";
defparam \g5[5]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N3
maxii_lcell \g5[5] (
// Equation(s):
// g5[5] = ((GLOBAL(\r7[1]~0_combout ) & ((\g5[5]~12_combout ))) # (!GLOBAL(\r7[1]~0_combout ) & (g5[5])))

	.clk(gnd),
	.dataa(g5[5]),
	.datab(vcc),
	.datac(\g5[5]~12_combout ),
	.datad(\r7[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(g5[5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \g5[5] .lut_mask = "f0aa";
defparam \g5[5] .operation_mode = "normal";
defparam \g5[5] .output_mode = "comb_only";
defparam \g5[5] .register_cascade_mode = "off";
defparam \g5[5] .sum_lutc_input = "datac";
defparam \g5[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y8_N1
maxii_lcell \Mux14~2 (
// Equation(s):
// \Mux14~2_combout  = (cntp[1] & (((cntp[0]) # (g5[5])))) # (!cntp[1] & (r7[2] & (!cntp[0])))

	.clk(gnd),
	.dataa(cntp[1]),
	.datab(r7[2]),
	.datac(cntp[0]),
	.datad(g5[5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux14~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux14~2 .lut_mask = "aea4";
defparam \Mux14~2 .operation_mode = "normal";
defparam \Mux14~2 .output_mode = "comb_only";
defparam \Mux14~2 .register_cascade_mode = "off";
defparam \Mux14~2 .sum_lutc_input = "datac";
defparam \Mux14~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y8_N3
maxii_lcell \Mux14~3 (
// Equation(s):
// \Mux14~3_combout  = ((cntp[0] & (r6[0])) # (!cntp[0] & ((\Mux14~2_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(r6[0]),
	.datac(cntp[0]),
	.datad(\Mux14~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux14~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux14~3 .lut_mask = "cfc0";
defparam \Mux14~3 .operation_mode = "normal";
defparam \Mux14~3 .output_mode = "comb_only";
defparam \Mux14~3 .register_cascade_mode = "off";
defparam \Mux14~3 .sum_lutc_input = "datac";
defparam \Mux14~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y8_N4
maxii_lcell \Mux14~4 (
// Equation(s):
// \Mux14~4_combout  = ((cntp[2] & (\Mux14~1_combout )) # (!cntp[2] & ((\Mux14~3_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(cntp[2]),
	.datac(\Mux14~1_combout ),
	.datad(\Mux14~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux14~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux14~4 .lut_mask = "f3c0";
defparam \Mux14~4 .operation_mode = "normal";
defparam \Mux14~4 .output_mode = "comb_only";
defparam \Mux14~4 .register_cascade_mode = "off";
defparam \Mux14~4 .sum_lutc_input = "datac";
defparam \Mux14~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y8_N9
maxii_lcell \gcol[5]$latch (
// Equation(s):
// \gcol[5]$latch~combout  = ((GLOBAL(\sw~combout ) & ((\Mux14~4_combout ))) # (!GLOBAL(\sw~combout ) & (\gcol[5]$latch~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\gcol[5]$latch~combout ),
	.datac(\Mux14~4_combout ),
	.datad(\sw~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\gcol[5]$latch~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gcol[5]$latch .lut_mask = "f0cc";
defparam \gcol[5]$latch .operation_mode = "normal";
defparam \gcol[5]$latch .output_mode = "comb_only";
defparam \gcol[5]$latch .register_cascade_mode = "off";
defparam \gcol[5]$latch .sum_lutc_input = "datac";
defparam \gcol[5]$latch .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N9
maxii_lcell \Mux13~0 (
// Equation(s):
// \Mux13~0_combout  = (cntp[1] & ((\Mux10~0_combout  & ((r6[0]))) # (!\Mux10~0_combout  & (r7[2])))) # (!cntp[1] & (((\Mux10~0_combout ))))

	.clk(gnd),
	.dataa(r7[2]),
	.datab(r6[0]),
	.datac(cntp[1]),
	.datad(\Mux10~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux13~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux13~0 .lut_mask = "cfa0";
defparam \Mux13~0 .operation_mode = "normal";
defparam \Mux13~0 .output_mode = "comb_only";
defparam \Mux13~0 .register_cascade_mode = "off";
defparam \Mux13~0 .sum_lutc_input = "datac";
defparam \Mux13~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N2
maxii_lcell \g5[6]~13 (
// Equation(s):
// \g5[6]~13_combout  = (!cntp[9] & (!\std.000_3972~combout  & ((cntp[8]) # (!\std.100_3940~combout ))))

	.clk(gnd),
	.dataa(cntp[8]),
	.datab(cntp[9]),
	.datac(\std.000_3972~combout ),
	.datad(\std.100_3940~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\g5[6]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \g5[6]~13 .lut_mask = "0203";
defparam \g5[6]~13 .operation_mode = "normal";
defparam \g5[6]~13 .output_mode = "comb_only";
defparam \g5[6]~13 .register_cascade_mode = "off";
defparam \g5[6]~13 .sum_lutc_input = "datac";
defparam \g5[6]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N3
maxii_lcell \g5[6]~14 (
// Equation(s):
// \g5[6]~14_combout  = (\std.101_3924~combout  & (!cntp[9])) # (!\std.101_3924~combout  & (((\std.001_3956~combout ) # (\g5[6]~13_combout ))))

	.clk(gnd),
	.dataa(cntp[9]),
	.datab(\std.101_3924~combout ),
	.datac(\std.001_3956~combout ),
	.datad(\g5[6]~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\g5[6]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \g5[6]~14 .lut_mask = "7774";
defparam \g5[6]~14 .operation_mode = "normal";
defparam \g5[6]~14 .output_mode = "comb_only";
defparam \g5[6]~14 .register_cascade_mode = "off";
defparam \g5[6]~14 .sum_lutc_input = "datac";
defparam \g5[6]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N4
maxii_lcell \g5[6] (
// Equation(s):
// g5[6] = ((GLOBAL(\r7[1]~0_combout ) & ((\g5[6]~14_combout ))) # (!GLOBAL(\r7[1]~0_combout ) & (g5[6])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\r7[1]~0_combout ),
	.datac(g5[6]),
	.datad(\g5[6]~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(g5[6]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \g5[6] .lut_mask = "fc30";
defparam \g5[6] .operation_mode = "normal";
defparam \g5[6] .output_mode = "comb_only";
defparam \g5[6] .register_cascade_mode = "off";
defparam \g5[6] .sum_lutc_input = "datac";
defparam \g5[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N8
maxii_lcell \Mux13~1 (
// Equation(s):
// \Mux13~1_combout  = (cntp[0] & (((cntp[1])))) # (!cntp[0] & ((cntp[1] & ((g5[6]))) # (!cntp[1] & (r6[0]))))

	.clk(gnd),
	.dataa(r6[0]),
	.datab(cntp[0]),
	.datac(g5[6]),
	.datad(cntp[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux13~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux13~1 .lut_mask = "fc22";
defparam \Mux13~1 .operation_mode = "normal";
defparam \Mux13~1 .output_mode = "comb_only";
defparam \Mux13~1 .register_cascade_mode = "off";
defparam \Mux13~1 .sum_lutc_input = "datac";
defparam \Mux13~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N5
maxii_lcell \Mux13~2 (
// Equation(s):
// \Mux13~2_combout  = (cntp[0] & ((\Mux13~1_combout  & ((r4[1]))) # (!\Mux13~1_combout  & (r0[2])))) # (!cntp[0] & (((\Mux13~1_combout ))))

	.clk(gnd),
	.dataa(cntp[0]),
	.datab(r0[2]),
	.datac(r4[1]),
	.datad(\Mux13~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux13~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux13~2 .lut_mask = "f588";
defparam \Mux13~2 .operation_mode = "normal";
defparam \Mux13~2 .output_mode = "comb_only";
defparam \Mux13~2 .register_cascade_mode = "off";
defparam \Mux13~2 .sum_lutc_input = "datac";
defparam \Mux13~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N6
maxii_lcell \Mux13~3 (
// Equation(s):
// \Mux13~3_combout  = ((cntp[2] & (\Mux13~0_combout )) # (!cntp[2] & ((\Mux13~2_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux13~0_combout ),
	.datac(cntp[2]),
	.datad(\Mux13~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux13~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux13~3 .lut_mask = "cfc0";
defparam \Mux13~3 .operation_mode = "normal";
defparam \Mux13~3 .output_mode = "comb_only";
defparam \Mux13~3 .register_cascade_mode = "off";
defparam \Mux13~3 .sum_lutc_input = "datac";
defparam \Mux13~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N7
maxii_lcell \gcol[6]$latch (
// Equation(s):
// \gcol[6]$latch~combout  = ((GLOBAL(\sw~combout ) & ((\Mux13~3_combout ))) # (!GLOBAL(\sw~combout ) & (\gcol[6]$latch~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\sw~combout ),
	.datac(\gcol[6]$latch~combout ),
	.datad(\Mux13~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\gcol[6]$latch~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gcol[6]$latch .lut_mask = "fc30";
defparam \gcol[6]$latch .operation_mode = "normal";
defparam \gcol[6]$latch .output_mode = "comb_only";
defparam \gcol[6]$latch .register_cascade_mode = "off";
defparam \gcol[6]$latch .sum_lutc_input = "datac";
defparam \gcol[6]$latch .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N1
maxii_lcell \Mux12~0 (
// Equation(s):
// \Mux12~0_combout  = (cntp[0] & (r6[0])) # (!cntp[0] & (((g4[0]))))

	.clk(gnd),
	.dataa(r6[0]),
	.datab(cntp[0]),
	.datac(vcc),
	.datad(g4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux12~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux12~0 .lut_mask = "bb88";
defparam \Mux12~0 .operation_mode = "normal";
defparam \Mux12~0 .output_mode = "comb_only";
defparam \Mux12~0 .register_cascade_mode = "off";
defparam \Mux12~0 .sum_lutc_input = "datac";
defparam \Mux12~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N2
maxii_lcell \Mux12~1 (
// Equation(s):
// \Mux12~1_combout  = (\Mux19~1_combout  & ((\Mux19~2_combout  & (g5[0])) # (!\Mux19~2_combout  & ((\Mux12~0_combout ))))) # (!\Mux19~1_combout  & (((\Mux19~2_combout ))))

	.clk(gnd),
	.dataa(g5[0]),
	.datab(\Mux12~0_combout ),
	.datac(\Mux19~1_combout ),
	.datad(\Mux19~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux12~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux12~1 .lut_mask = "afc0";
defparam \Mux12~1 .operation_mode = "normal";
defparam \Mux12~1 .output_mode = "comb_only";
defparam \Mux12~1 .register_cascade_mode = "off";
defparam \Mux12~1 .sum_lutc_input = "datac";
defparam \Mux12~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N0
maxii_lcell \gcol[7]$latch (
// Equation(s):
// \gcol[7]$latch~combout  = ((GLOBAL(\sw~combout ) & ((\Mux12~1_combout ))) # (!GLOBAL(\sw~combout ) & (\gcol[7]$latch~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\gcol[7]$latch~combout ),
	.datac(\Mux12~1_combout ),
	.datad(\sw~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\gcol[7]$latch~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gcol[7]$latch .lut_mask = "f0cc";
defparam \gcol[7]$latch .operation_mode = "normal";
defparam \gcol[7]$latch .output_mode = "comb_only";
defparam \gcol[7]$latch .register_cascade_mode = "off";
defparam \gcol[7]$latch .sum_lutc_input = "datac";
defparam \gcol[7]$latch .synch_mode = "off";
// synopsys translate_on

// Location: PIN_63,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ds[0]~I (
	.datain(\ds~3_combout ),
	.oe(vcc),
	.combout(),
	.padio(ds[0]));
// synopsys translate_off
defparam \ds[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_66,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ds[1]~I (
	.datain(\ds~4_combout ),
	.oe(vcc),
	.combout(),
	.padio(ds[1]));
// synopsys translate_off
defparam \ds[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ds[2]~I (
	.datain(\ds~5_combout ),
	.oe(vcc),
	.combout(),
	.padio(ds[2]));
// synopsys translate_off
defparam \ds[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ds[3]~I (
	.datain(\ds~6_combout ),
	.oe(vcc),
	.combout(),
	.padio(ds[3]));
// synopsys translate_off
defparam \ds[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ds[4]~I (
	.datain(\ds~4_combout ),
	.oe(vcc),
	.combout(),
	.padio(ds[4]));
// synopsys translate_off
defparam \ds[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ds[5]~I (
	.datain(\ds~7_combout ),
	.oe(vcc),
	.combout(),
	.padio(ds[5]));
// synopsys translate_off
defparam \ds[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ds[6]~I (
	.datain(\ds~10_combout ),
	.oe(vcc),
	.combout(),
	.padio(ds[6]));
// synopsys translate_off
defparam \ds[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_31,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ds[7]~I (
	.datain(\ds~8_combout ),
	.oe(vcc),
	.combout(),
	.padio(ds[7]));
// synopsys translate_off
defparam \ds[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_62,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg[0]~I (
	.datain(\Mux20~0_combout ),
	.oe(\Mux27~0_combout ),
	.combout(),
	.padio(seg[0]));
// synopsys translate_off
defparam \seg[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg[1]~I (
	.datain(\Mux21~0_combout ),
	.oe(\Mux27~0_combout ),
	.combout(),
	.padio(seg[1]));
// synopsys translate_off
defparam \seg[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg[2]~I (
	.datain(\Mux22~0_combout ),
	.oe(\Mux27~0_combout ),
	.combout(),
	.padio(seg[2]));
// synopsys translate_off
defparam \seg[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg[3]~I (
	.datain(\Mux23~0_combout ),
	.oe(\Mux27~0_combout ),
	.combout(),
	.padio(seg[3]));
// synopsys translate_off
defparam \seg[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg[4]~I (
	.datain(\Mux24~0_combout ),
	.oe(\Mux27~0_combout ),
	.combout(),
	.padio(seg[4]));
// synopsys translate_off
defparam \seg[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg[5]~I (
	.datain(\Mux25~0_combout ),
	.oe(\Mux27~0_combout ),
	.combout(),
	.padio(seg[5]));
// synopsys translate_off
defparam \seg[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg[6]~I (
	.datain(\Mux26~0_combout ),
	.oe(\Mux27~0_combout ),
	.combout(),
	.padio(seg[6]));
// synopsys translate_off
defparam \seg[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg[7]~I (
	.datain(!\Mux27~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(seg[7]));
// synopsys translate_off
defparam \seg[7]~I .open_drain_output = "true";
defparam \seg[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \row[0]~I (
	.datain(\row~2_combout ),
	.oe(vcc),
	.combout(),
	.padio(row[0]));
// synopsys translate_off
defparam \row[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \row[1]~I (
	.datain(\row~3_combout ),
	.oe(vcc),
	.combout(),
	.padio(row[1]));
// synopsys translate_off
defparam \row[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \row[2]~I (
	.datain(\row~4_combout ),
	.oe(vcc),
	.combout(),
	.padio(row[2]));
// synopsys translate_off
defparam \row[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \row[3]~I (
	.datain(\row~5_combout ),
	.oe(vcc),
	.combout(),
	.padio(row[3]));
// synopsys translate_off
defparam \row[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \row[4]~I (
	.datain(\row~6_combout ),
	.oe(vcc),
	.combout(),
	.padio(row[4]));
// synopsys translate_off
defparam \row[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \row[5]~I (
	.datain(\row~7_combout ),
	.oe(vcc),
	.combout(),
	.padio(row[5]));
// synopsys translate_off
defparam \row[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \row[6]~I (
	.datain(\row~8_combout ),
	.oe(vcc),
	.combout(),
	.padio(row[6]));
// synopsys translate_off
defparam \row[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \row[7]~I (
	.datain(\row~9_combout ),
	.oe(vcc),
	.combout(),
	.padio(row[7]));
// synopsys translate_off
defparam \row[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \rcol[0]~I (
	.datain(\rcol[0]$latch~combout ),
	.oe(vcc),
	.combout(),
	.padio(rcol[0]));
// synopsys translate_off
defparam \rcol[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \rcol[1]~I (
	.datain(\rcol[1]$latch~combout ),
	.oe(vcc),
	.combout(),
	.padio(rcol[1]));
// synopsys translate_off
defparam \rcol[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \rcol[2]~I (
	.datain(\rcol[2]$latch~combout ),
	.oe(vcc),
	.combout(),
	.padio(rcol[2]));
// synopsys translate_off
defparam \rcol[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \rcol[3]~I (
	.datain(\rcol[3]$latch~combout ),
	.oe(vcc),
	.combout(),
	.padio(rcol[3]));
// synopsys translate_off
defparam \rcol[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \rcol[4]~I (
	.datain(\rcol[4]$latch~combout ),
	.oe(vcc),
	.combout(),
	.padio(rcol[4]));
// synopsys translate_off
defparam \rcol[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \rcol[5]~I (
	.datain(\rcol[5]$latch~combout ),
	.oe(vcc),
	.combout(),
	.padio(rcol[5]));
// synopsys translate_off
defparam \rcol[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \rcol[6]~I (
	.datain(\rcol[6]$latch~combout ),
	.oe(vcc),
	.combout(),
	.padio(rcol[6]));
// synopsys translate_off
defparam \rcol[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \rcol[7]~I (
	.datain(\rcol[7]$latch~combout ),
	.oe(vcc),
	.combout(),
	.padio(rcol[7]));
// synopsys translate_off
defparam \rcol[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_38,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \gcol[0]~I (
	.datain(\gcol[0]$latch~combout ),
	.oe(vcc),
	.combout(),
	.padio(gcol[0]));
// synopsys translate_off
defparam \gcol[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_39,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \gcol[1]~I (
	.datain(\gcol[1]$latch~combout ),
	.oe(vcc),
	.combout(),
	.padio(gcol[1]));
// synopsys translate_off
defparam \gcol[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \gcol[2]~I (
	.datain(\gcol[2]$latch~combout ),
	.oe(vcc),
	.combout(),
	.padio(gcol[2]));
// synopsys translate_off
defparam \gcol[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \gcol[3]~I (
	.datain(\gcol[3]$latch~combout ),
	.oe(vcc),
	.combout(),
	.padio(gcol[3]));
// synopsys translate_off
defparam \gcol[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \gcol[4]~I (
	.datain(\gcol[4]$latch~combout ),
	.oe(vcc),
	.combout(),
	.padio(gcol[4]));
// synopsys translate_off
defparam \gcol[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \gcol[5]~I (
	.datain(\gcol[5]$latch~combout ),
	.oe(vcc),
	.combout(),
	.padio(gcol[5]));
// synopsys translate_off
defparam \gcol[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \gcol[6]~I (
	.datain(\gcol[6]$latch~combout ),
	.oe(vcc),
	.combout(),
	.padio(gcol[6]));
// synopsys translate_off
defparam \gcol[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_45,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \gcol[7]~I (
	.datain(\gcol[7]$latch~combout ),
	.oe(vcc),
	.combout(),
	.padio(gcol[7]));
// synopsys translate_off
defparam \gcol[7]~I .operation_mode = "output";
// synopsys translate_on

endmodule
