INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Documents/GitHub/Processador_6_instrucoes/Processador_6_instrucoes_V2/Processador_6_instrucoes/Processador_6_instrucoes.srcs/sources_1/imports/Processador_6_instrucoes/PC2/synth_files/rtl/bloco_controle.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bloco_controle'
