<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-spxx-defs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-spxx-defs.h</h1><a href="cvmx-spxx-defs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2015  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment"></span>
<a name="l00041"></a>00041 <span class="comment">/**</span>
<a name="l00042"></a>00042 <span class="comment"> * cvmx-spxx-defs.h</span>
<a name="l00043"></a>00043 <span class="comment"> *</span>
<a name="l00044"></a>00044 <span class="comment"> * Configuration and status register (CSR) type definitions for</span>
<a name="l00045"></a>00045 <span class="comment"> * Octeon spxx.</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * This file is auto generated. Do not edit.</span>
<a name="l00048"></a>00048 <span class="comment"> *</span>
<a name="l00049"></a>00049 <span class="comment"> * &lt;hr&gt;$Revision$&lt;hr&gt;</span>
<a name="l00050"></a>00050 <span class="comment"> *</span>
<a name="l00051"></a>00051 <span class="comment"> */</span>
<a name="l00052"></a>00052 <span class="preprocessor">#ifndef __CVMX_SPXX_DEFS_H__</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_SPXX_DEFS_H__</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a>00055 <span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-spxx-defs_8h.html#a9e74b3a7cb2a8e03deb7347ddb485d00" title="cvmx-spxx-defs.h">CVMX_SPXX_BCKPRS_CNT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00057"></a>00057 {
<a name="l00058"></a>00058     <span class="keywordflow">if</span> (!(
<a name="l00059"></a>00059           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00060"></a>00060           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00061"></a>00061         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SPXX_BCKPRS_CNT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00062"></a>00062     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000340ull) + ((offset) &amp; 1) * 0x8000000ull;
<a name="l00063"></a>00063 }
<a name="l00064"></a>00064 <span class="preprocessor">#else</span>
<a name="l00065"></a><a class="code" href="cvmx-spxx-defs_8h.html#a9e74b3a7cb2a8e03deb7347ddb485d00">00065</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SPXX_BCKPRS_CNT(offset) (CVMX_ADD_IO_SEG(0x0001180090000340ull) + ((offset) &amp; 1) * 0x8000000ull)</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-spxx-defs_8h.html#acb63b835b8277e68e38eda8cfdeca2b9">CVMX_SPXX_BIST_STAT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00069"></a>00069 {
<a name="l00070"></a>00070     <span class="keywordflow">if</span> (!(
<a name="l00071"></a>00071           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00072"></a>00072           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00073"></a>00073         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SPXX_BIST_STAT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00074"></a>00074     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800900007F8ull) + ((offset) &amp; 1) * 0x8000000ull;
<a name="l00075"></a>00075 }
<a name="l00076"></a>00076 <span class="preprocessor">#else</span>
<a name="l00077"></a><a class="code" href="cvmx-spxx-defs_8h.html#acb63b835b8277e68e38eda8cfdeca2b9">00077</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SPXX_BIST_STAT(offset) (CVMX_ADD_IO_SEG(0x00011800900007F8ull) + ((offset) &amp; 1) * 0x8000000ull)</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00080"></a>00080 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-spxx-defs_8h.html#a6d3abdae1b427312f1f82a78b731d01e">CVMX_SPXX_CLK_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00081"></a>00081 {
<a name="l00082"></a>00082     <span class="keywordflow">if</span> (!(
<a name="l00083"></a>00083           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00084"></a>00084           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00085"></a>00085         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SPXX_CLK_CTL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00086"></a>00086     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000348ull) + ((offset) &amp; 1) * 0x8000000ull;
<a name="l00087"></a>00087 }
<a name="l00088"></a>00088 <span class="preprocessor">#else</span>
<a name="l00089"></a><a class="code" href="cvmx-spxx-defs_8h.html#a6d3abdae1b427312f1f82a78b731d01e">00089</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SPXX_CLK_CTL(offset) (CVMX_ADD_IO_SEG(0x0001180090000348ull) + ((offset) &amp; 1) * 0x8000000ull)</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00091"></a>00091 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00092"></a>00092 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-spxx-defs_8h.html#a17ffbf7c5b88ae70fa95a48ff62f2e18">CVMX_SPXX_CLK_STAT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00093"></a>00093 {
<a name="l00094"></a>00094     <span class="keywordflow">if</span> (!(
<a name="l00095"></a>00095           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00096"></a>00096           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00097"></a>00097         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SPXX_CLK_STAT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00098"></a>00098     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000350ull) + ((offset) &amp; 1) * 0x8000000ull;
<a name="l00099"></a>00099 }
<a name="l00100"></a>00100 <span class="preprocessor">#else</span>
<a name="l00101"></a><a class="code" href="cvmx-spxx-defs_8h.html#a17ffbf7c5b88ae70fa95a48ff62f2e18">00101</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SPXX_CLK_STAT(offset) (CVMX_ADD_IO_SEG(0x0001180090000350ull) + ((offset) &amp; 1) * 0x8000000ull)</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00103"></a>00103 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00104"></a>00104 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-spxx-defs_8h.html#a0b5298816d11b4bb13399b43f3b94d7d">CVMX_SPXX_DBG_DESKEW_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00105"></a>00105 {
<a name="l00106"></a>00106     <span class="keywordflow">if</span> (!(
<a name="l00107"></a>00107           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00108"></a>00108           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00109"></a>00109         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SPXX_DBG_DESKEW_CTL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00110"></a>00110     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000368ull) + ((offset) &amp; 1) * 0x8000000ull;
<a name="l00111"></a>00111 }
<a name="l00112"></a>00112 <span class="preprocessor">#else</span>
<a name="l00113"></a><a class="code" href="cvmx-spxx-defs_8h.html#a0b5298816d11b4bb13399b43f3b94d7d">00113</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SPXX_DBG_DESKEW_CTL(offset) (CVMX_ADD_IO_SEG(0x0001180090000368ull) + ((offset) &amp; 1) * 0x8000000ull)</span>
<a name="l00114"></a>00114 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00115"></a>00115 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00116"></a>00116 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-spxx-defs_8h.html#a182b521b70465e5aabdfc45ce1d80b76">CVMX_SPXX_DBG_DESKEW_STATE</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00117"></a>00117 {
<a name="l00118"></a>00118     <span class="keywordflow">if</span> (!(
<a name="l00119"></a>00119           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00120"></a>00120           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00121"></a>00121         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SPXX_DBG_DESKEW_STATE(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00122"></a>00122     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000370ull) + ((offset) &amp; 1) * 0x8000000ull;
<a name="l00123"></a>00123 }
<a name="l00124"></a>00124 <span class="preprocessor">#else</span>
<a name="l00125"></a><a class="code" href="cvmx-spxx-defs_8h.html#a182b521b70465e5aabdfc45ce1d80b76">00125</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SPXX_DBG_DESKEW_STATE(offset) (CVMX_ADD_IO_SEG(0x0001180090000370ull) + ((offset) &amp; 1) * 0x8000000ull)</span>
<a name="l00126"></a>00126 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00127"></a>00127 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00128"></a>00128 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-spxx-defs_8h.html#a0ab17df055b2568e616ab969d2fc5958">CVMX_SPXX_DRV_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00129"></a>00129 {
<a name="l00130"></a>00130     <span class="keywordflow">if</span> (!(
<a name="l00131"></a>00131           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00132"></a>00132           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00133"></a>00133         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SPXX_DRV_CTL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00134"></a>00134     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000358ull) + ((offset) &amp; 1) * 0x8000000ull;
<a name="l00135"></a>00135 }
<a name="l00136"></a>00136 <span class="preprocessor">#else</span>
<a name="l00137"></a><a class="code" href="cvmx-spxx-defs_8h.html#a0ab17df055b2568e616ab969d2fc5958">00137</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SPXX_DRV_CTL(offset) (CVMX_ADD_IO_SEG(0x0001180090000358ull) + ((offset) &amp; 1) * 0x8000000ull)</span>
<a name="l00138"></a>00138 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00139"></a>00139 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00140"></a>00140 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-spxx-defs_8h.html#a5a407803f7213a7fd194bf54c07f5c74">CVMX_SPXX_ERR_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00141"></a>00141 {
<a name="l00142"></a>00142     <span class="keywordflow">if</span> (!(
<a name="l00143"></a>00143           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00144"></a>00144           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00145"></a>00145         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SPXX_ERR_CTL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00146"></a>00146     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000320ull) + ((offset) &amp; 1) * 0x8000000ull;
<a name="l00147"></a>00147 }
<a name="l00148"></a>00148 <span class="preprocessor">#else</span>
<a name="l00149"></a><a class="code" href="cvmx-spxx-defs_8h.html#a5a407803f7213a7fd194bf54c07f5c74">00149</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SPXX_ERR_CTL(offset) (CVMX_ADD_IO_SEG(0x0001180090000320ull) + ((offset) &amp; 1) * 0x8000000ull)</span>
<a name="l00150"></a>00150 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00151"></a>00151 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00152"></a>00152 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-spxx-defs_8h.html#ab03367eb08933fbce4e63c3cdfcad18c">CVMX_SPXX_INT_DAT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00153"></a>00153 {
<a name="l00154"></a>00154     <span class="keywordflow">if</span> (!(
<a name="l00155"></a>00155           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00156"></a>00156           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00157"></a>00157         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SPXX_INT_DAT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00158"></a>00158     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000318ull) + ((offset) &amp; 1) * 0x8000000ull;
<a name="l00159"></a>00159 }
<a name="l00160"></a>00160 <span class="preprocessor">#else</span>
<a name="l00161"></a><a class="code" href="cvmx-spxx-defs_8h.html#ab03367eb08933fbce4e63c3cdfcad18c">00161</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SPXX_INT_DAT(offset) (CVMX_ADD_IO_SEG(0x0001180090000318ull) + ((offset) &amp; 1) * 0x8000000ull)</span>
<a name="l00162"></a>00162 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00163"></a>00163 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00164"></a>00164 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-spxx-defs_8h.html#a189c56441a042fbc2507ea5be673c9e0">CVMX_SPXX_INT_MSK</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00165"></a>00165 {
<a name="l00166"></a>00166     <span class="keywordflow">if</span> (!(
<a name="l00167"></a>00167           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00168"></a>00168           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00169"></a>00169         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SPXX_INT_MSK(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00170"></a>00170     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000308ull) + ((offset) &amp; 1) * 0x8000000ull;
<a name="l00171"></a>00171 }
<a name="l00172"></a>00172 <span class="preprocessor">#else</span>
<a name="l00173"></a><a class="code" href="cvmx-spxx-defs_8h.html#a189c56441a042fbc2507ea5be673c9e0">00173</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SPXX_INT_MSK(offset) (CVMX_ADD_IO_SEG(0x0001180090000308ull) + ((offset) &amp; 1) * 0x8000000ull)</span>
<a name="l00174"></a>00174 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00175"></a>00175 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-spxx-defs_8h.html#a67d3633d24c2ade129d8c2e0e31c30e5">CVMX_SPXX_INT_REG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00177"></a>00177 {
<a name="l00178"></a>00178     <span class="keywordflow">if</span> (!(
<a name="l00179"></a>00179           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00180"></a>00180           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00181"></a>00181         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SPXX_INT_REG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00182"></a>00182     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000300ull) + ((offset) &amp; 1) * 0x8000000ull;
<a name="l00183"></a>00183 }
<a name="l00184"></a>00184 <span class="preprocessor">#else</span>
<a name="l00185"></a><a class="code" href="cvmx-spxx-defs_8h.html#a67d3633d24c2ade129d8c2e0e31c30e5">00185</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SPXX_INT_REG(offset) (CVMX_ADD_IO_SEG(0x0001180090000300ull) + ((offset) &amp; 1) * 0x8000000ull)</span>
<a name="l00186"></a>00186 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00187"></a>00187 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00188"></a>00188 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-spxx-defs_8h.html#ab34543edc6f8620054924f5fddf964d8">CVMX_SPXX_INT_SYNC</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00189"></a>00189 {
<a name="l00190"></a>00190     <span class="keywordflow">if</span> (!(
<a name="l00191"></a>00191           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00192"></a>00192           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00193"></a>00193         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SPXX_INT_SYNC(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00194"></a>00194     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000310ull) + ((offset) &amp; 1) * 0x8000000ull;
<a name="l00195"></a>00195 }
<a name="l00196"></a>00196 <span class="preprocessor">#else</span>
<a name="l00197"></a><a class="code" href="cvmx-spxx-defs_8h.html#ab34543edc6f8620054924f5fddf964d8">00197</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SPXX_INT_SYNC(offset) (CVMX_ADD_IO_SEG(0x0001180090000310ull) + ((offset) &amp; 1) * 0x8000000ull)</span>
<a name="l00198"></a>00198 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00199"></a>00199 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00200"></a>00200 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-spxx-defs_8h.html#ae254e5a8ef9114d3431a8e67ac18c668">CVMX_SPXX_TPA_ACC</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00201"></a>00201 {
<a name="l00202"></a>00202     <span class="keywordflow">if</span> (!(
<a name="l00203"></a>00203           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00204"></a>00204           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00205"></a>00205         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SPXX_TPA_ACC(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00206"></a>00206     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000338ull) + ((offset) &amp; 1) * 0x8000000ull;
<a name="l00207"></a>00207 }
<a name="l00208"></a>00208 <span class="preprocessor">#else</span>
<a name="l00209"></a><a class="code" href="cvmx-spxx-defs_8h.html#ae254e5a8ef9114d3431a8e67ac18c668">00209</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SPXX_TPA_ACC(offset) (CVMX_ADD_IO_SEG(0x0001180090000338ull) + ((offset) &amp; 1) * 0x8000000ull)</span>
<a name="l00210"></a>00210 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00211"></a>00211 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00212"></a>00212 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-spxx-defs_8h.html#a25d5d1623c9a2930be72394743cef5fb">CVMX_SPXX_TPA_MAX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00213"></a>00213 {
<a name="l00214"></a>00214     <span class="keywordflow">if</span> (!(
<a name="l00215"></a>00215           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00216"></a>00216           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00217"></a>00217         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SPXX_TPA_MAX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00218"></a>00218     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000330ull) + ((offset) &amp; 1) * 0x8000000ull;
<a name="l00219"></a>00219 }
<a name="l00220"></a>00220 <span class="preprocessor">#else</span>
<a name="l00221"></a><a class="code" href="cvmx-spxx-defs_8h.html#a25d5d1623c9a2930be72394743cef5fb">00221</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SPXX_TPA_MAX(offset) (CVMX_ADD_IO_SEG(0x0001180090000330ull) + ((offset) &amp; 1) * 0x8000000ull)</span>
<a name="l00222"></a>00222 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00223"></a>00223 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00224"></a>00224 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-spxx-defs_8h.html#a5c172542436beee83d6ef43387c588c9">CVMX_SPXX_TPA_SEL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00225"></a>00225 {
<a name="l00226"></a>00226     <span class="keywordflow">if</span> (!(
<a name="l00227"></a>00227           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00228"></a>00228           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00229"></a>00229         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SPXX_TPA_SEL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00230"></a>00230     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000328ull) + ((offset) &amp; 1) * 0x8000000ull;
<a name="l00231"></a>00231 }
<a name="l00232"></a>00232 <span class="preprocessor">#else</span>
<a name="l00233"></a><a class="code" href="cvmx-spxx-defs_8h.html#a5c172542436beee83d6ef43387c588c9">00233</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SPXX_TPA_SEL(offset) (CVMX_ADD_IO_SEG(0x0001180090000328ull) + ((offset) &amp; 1) * 0x8000000ull)</span>
<a name="l00234"></a>00234 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00235"></a>00235 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00236"></a>00236 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-spxx-defs_8h.html#a79c1aeb199d6416d2a5a9f11b66302c9">CVMX_SPXX_TRN4_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00237"></a>00237 {
<a name="l00238"></a>00238     <span class="keywordflow">if</span> (!(
<a name="l00239"></a>00239           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00240"></a>00240           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00241"></a>00241         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SPXX_TRN4_CTL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00242"></a>00242     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000360ull) + ((offset) &amp; 1) * 0x8000000ull;
<a name="l00243"></a>00243 }
<a name="l00244"></a>00244 <span class="preprocessor">#else</span>
<a name="l00245"></a><a class="code" href="cvmx-spxx-defs_8h.html#a79c1aeb199d6416d2a5a9f11b66302c9">00245</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SPXX_TRN4_CTL(offset) (CVMX_ADD_IO_SEG(0x0001180090000360ull) + ((offset) &amp; 1) * 0x8000000ull)</span>
<a name="l00246"></a>00246 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00247"></a>00247 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00248"></a>00248 <span class="comment">/**</span>
<a name="l00249"></a>00249 <span class="comment"> * cvmx_spx#_bckprs_cnt</span>
<a name="l00250"></a>00250 <span class="comment"> */</span>
<a name="l00251"></a><a class="code" href="unioncvmx__spxx__bckprs__cnt.html">00251</a> <span class="keyword">union </span><a class="code" href="unioncvmx__spxx__bckprs__cnt.html" title="cvmx_spx::_bckprs_cnt">cvmx_spxx_bckprs_cnt</a> {
<a name="l00252"></a><a class="code" href="unioncvmx__spxx__bckprs__cnt.html#a7a73a5edf2aae057d7ca62b4902ed912">00252</a>     uint64_t <a class="code" href="unioncvmx__spxx__bckprs__cnt.html#a7a73a5edf2aae057d7ca62b4902ed912">u64</a>;
<a name="l00253"></a><a class="code" href="structcvmx__spxx__bckprs__cnt_1_1cvmx__spxx__bckprs__cnt__s.html">00253</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__bckprs__cnt_1_1cvmx__spxx__bckprs__cnt__s.html">cvmx_spxx_bckprs_cnt_s</a> {
<a name="l00254"></a>00254 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00255"></a>00255 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spxx__bckprs__cnt_1_1cvmx__spxx__bckprs__cnt__s.html#a84834a4e9801cd6119a2171d27133df2">reserved_32_63</a>               : 32;
<a name="l00256"></a>00256     uint64_t <a class="code" href="structcvmx__spxx__bckprs__cnt_1_1cvmx__spxx__bckprs__cnt__s.html#a8fbdd527ca170ee7194410d7768b2344">cnt</a>                          : 32; <span class="comment">/**&lt; Counts the number of core clock cycles in which</span>
<a name="l00257"></a>00257 <span class="comment">                                                         the SPI-4.2 receiver receives data once the TPA</span>
<a name="l00258"></a>00258 <span class="comment">                                                         for a particular port has been deasserted. The</span>
<a name="l00259"></a>00259 <span class="comment">                                                         desired port to watch can be selected with the</span>
<a name="l00260"></a>00260 <span class="comment">                                                         SPX_TPA_SEL[PRTSEL] field. CNT can be cleared by</span>
<a name="l00261"></a>00261 <span class="comment">                                                         writing all 1s to it. */</span>
<a name="l00262"></a>00262 <span class="preprocessor">#else</span>
<a name="l00263"></a><a class="code" href="structcvmx__spxx__bckprs__cnt_1_1cvmx__spxx__bckprs__cnt__s.html#a8fbdd527ca170ee7194410d7768b2344">00263</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spxx__bckprs__cnt_1_1cvmx__spxx__bckprs__cnt__s.html#a8fbdd527ca170ee7194410d7768b2344">cnt</a>                          : 32;
<a name="l00264"></a><a class="code" href="structcvmx__spxx__bckprs__cnt_1_1cvmx__spxx__bckprs__cnt__s.html#a84834a4e9801cd6119a2171d27133df2">00264</a>     uint64_t <a class="code" href="structcvmx__spxx__bckprs__cnt_1_1cvmx__spxx__bckprs__cnt__s.html#a84834a4e9801cd6119a2171d27133df2">reserved_32_63</a>               : 32;
<a name="l00265"></a>00265 <span class="preprocessor">#endif</span>
<a name="l00266"></a>00266 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__spxx__bckprs__cnt.html#ac4f130f188e00c91b3a83d2cdffab932">s</a>;
<a name="l00267"></a><a class="code" href="unioncvmx__spxx__bckprs__cnt.html#a0a10d4058f14b7e59be758259639cb2d">00267</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__bckprs__cnt_1_1cvmx__spxx__bckprs__cnt__s.html">cvmx_spxx_bckprs_cnt_s</a>         <a class="code" href="unioncvmx__spxx__bckprs__cnt.html#a0a10d4058f14b7e59be758259639cb2d">cn38xx</a>;
<a name="l00268"></a><a class="code" href="unioncvmx__spxx__bckprs__cnt.html#aa9343fd16babbc7572ec6e618ab9f9fc">00268</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__bckprs__cnt_1_1cvmx__spxx__bckprs__cnt__s.html">cvmx_spxx_bckprs_cnt_s</a>         <a class="code" href="unioncvmx__spxx__bckprs__cnt.html#aa9343fd16babbc7572ec6e618ab9f9fc">cn38xxp2</a>;
<a name="l00269"></a><a class="code" href="unioncvmx__spxx__bckprs__cnt.html#af6d606d91d91b644286a569b52428361">00269</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__bckprs__cnt_1_1cvmx__spxx__bckprs__cnt__s.html">cvmx_spxx_bckprs_cnt_s</a>         <a class="code" href="unioncvmx__spxx__bckprs__cnt.html#af6d606d91d91b644286a569b52428361">cn58xx</a>;
<a name="l00270"></a><a class="code" href="unioncvmx__spxx__bckprs__cnt.html#a503db29ddaf4eb603553c3cbdde4971d">00270</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__bckprs__cnt_1_1cvmx__spxx__bckprs__cnt__s.html">cvmx_spxx_bckprs_cnt_s</a>         <a class="code" href="unioncvmx__spxx__bckprs__cnt.html#a503db29ddaf4eb603553c3cbdde4971d">cn58xxp1</a>;
<a name="l00271"></a>00271 };
<a name="l00272"></a><a class="code" href="cvmx-spxx-defs_8h.html#ac57de4f0d734715066b25a377411174b">00272</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__spxx__bckprs__cnt.html" title="cvmx_spx::_bckprs_cnt">cvmx_spxx_bckprs_cnt</a> <a class="code" href="unioncvmx__spxx__bckprs__cnt.html" title="cvmx_spx::_bckprs_cnt">cvmx_spxx_bckprs_cnt_t</a>;
<a name="l00273"></a>00273 <span class="comment"></span>
<a name="l00274"></a>00274 <span class="comment">/**</span>
<a name="l00275"></a>00275 <span class="comment"> * cvmx_spx#_bist_stat</span>
<a name="l00276"></a>00276 <span class="comment"> *</span>
<a name="l00277"></a>00277 <span class="comment"> * Notes:</span>
<a name="l00278"></a>00278 <span class="comment"> * Bist results encoding</span>
<a name="l00279"></a>00279 <span class="comment"> * - 0: good (or bist in progress/never run)</span>
<a name="l00280"></a>00280 <span class="comment"> * - 1: bad</span>
<a name="l00281"></a>00281 <span class="comment"> */</span>
<a name="l00282"></a><a class="code" href="unioncvmx__spxx__bist__stat.html">00282</a> <span class="keyword">union </span><a class="code" href="unioncvmx__spxx__bist__stat.html" title="cvmx_spx::_bist_stat">cvmx_spxx_bist_stat</a> {
<a name="l00283"></a><a class="code" href="unioncvmx__spxx__bist__stat.html#a133f7151c97793c308005b4339131c0e">00283</a>     uint64_t <a class="code" href="unioncvmx__spxx__bist__stat.html#a133f7151c97793c308005b4339131c0e">u64</a>;
<a name="l00284"></a><a class="code" href="structcvmx__spxx__bist__stat_1_1cvmx__spxx__bist__stat__s.html">00284</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__bist__stat_1_1cvmx__spxx__bist__stat__s.html">cvmx_spxx_bist_stat_s</a> {
<a name="l00285"></a>00285 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00286"></a>00286 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spxx__bist__stat_1_1cvmx__spxx__bist__stat__s.html#a90b2998a987d39e8f60bdea64ce5cde4">reserved_3_63</a>                : 61;
<a name="l00287"></a>00287     uint64_t <a class="code" href="structcvmx__spxx__bist__stat_1_1cvmx__spxx__bist__stat__s.html#a55a05ee7d2504139da034dbaf0ce561f">stat2</a>                        : 1;  <span class="comment">/**&lt; Bist Results/No Repair (Tx calendar table)</span>
<a name="l00288"></a>00288 <span class="comment">                                                         (spx.stx.cal.calendar) */</span>
<a name="l00289"></a>00289     uint64_t <a class="code" href="structcvmx__spxx__bist__stat_1_1cvmx__spxx__bist__stat__s.html#a5d94882fe3af4d31a5cbe2c6f36422d2">stat1</a>                        : 1;  <span class="comment">/**&lt; Bist Results/No Repair (Rx calendar table)</span>
<a name="l00290"></a>00290 <span class="comment">                                                         (spx.srx.spi4.cal.calendar) */</span>
<a name="l00291"></a>00291     uint64_t <a class="code" href="structcvmx__spxx__bist__stat_1_1cvmx__spxx__bist__stat__s.html#a7c143de7c5dda683ca84ee0c1130d182">stat0</a>                        : 1;  <span class="comment">/**&lt; Bist Results/No Repair (Spi4 receive datapath FIFO)</span>
<a name="l00292"></a>00292 <span class="comment">                                                         (spx.srx.spi4.dat.dpr) */</span>
<a name="l00293"></a>00293 <span class="preprocessor">#else</span>
<a name="l00294"></a><a class="code" href="structcvmx__spxx__bist__stat_1_1cvmx__spxx__bist__stat__s.html#a7c143de7c5dda683ca84ee0c1130d182">00294</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spxx__bist__stat_1_1cvmx__spxx__bist__stat__s.html#a7c143de7c5dda683ca84ee0c1130d182">stat0</a>                        : 1;
<a name="l00295"></a><a class="code" href="structcvmx__spxx__bist__stat_1_1cvmx__spxx__bist__stat__s.html#a5d94882fe3af4d31a5cbe2c6f36422d2">00295</a>     uint64_t <a class="code" href="structcvmx__spxx__bist__stat_1_1cvmx__spxx__bist__stat__s.html#a5d94882fe3af4d31a5cbe2c6f36422d2">stat1</a>                        : 1;
<a name="l00296"></a><a class="code" href="structcvmx__spxx__bist__stat_1_1cvmx__spxx__bist__stat__s.html#a55a05ee7d2504139da034dbaf0ce561f">00296</a>     uint64_t <a class="code" href="structcvmx__spxx__bist__stat_1_1cvmx__spxx__bist__stat__s.html#a55a05ee7d2504139da034dbaf0ce561f">stat2</a>                        : 1;
<a name="l00297"></a><a class="code" href="structcvmx__spxx__bist__stat_1_1cvmx__spxx__bist__stat__s.html#a90b2998a987d39e8f60bdea64ce5cde4">00297</a>     uint64_t <a class="code" href="structcvmx__spxx__bist__stat_1_1cvmx__spxx__bist__stat__s.html#a90b2998a987d39e8f60bdea64ce5cde4">reserved_3_63</a>                : 61;
<a name="l00298"></a>00298 <span class="preprocessor">#endif</span>
<a name="l00299"></a>00299 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__spxx__bist__stat.html#ae6b597d75be5c5e7a34d66008319fe97">s</a>;
<a name="l00300"></a><a class="code" href="unioncvmx__spxx__bist__stat.html#a0ad3659644993e41cfa8d3fb36506c4b">00300</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__bist__stat_1_1cvmx__spxx__bist__stat__s.html">cvmx_spxx_bist_stat_s</a>          <a class="code" href="unioncvmx__spxx__bist__stat.html#a0ad3659644993e41cfa8d3fb36506c4b">cn38xx</a>;
<a name="l00301"></a><a class="code" href="unioncvmx__spxx__bist__stat.html#a30f510f6b95de8ca218814da4bb005af">00301</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__bist__stat_1_1cvmx__spxx__bist__stat__s.html">cvmx_spxx_bist_stat_s</a>          <a class="code" href="unioncvmx__spxx__bist__stat.html#a30f510f6b95de8ca218814da4bb005af">cn38xxp2</a>;
<a name="l00302"></a><a class="code" href="unioncvmx__spxx__bist__stat.html#abc4698f6b00405ddfbd8f717c3aade18">00302</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__bist__stat_1_1cvmx__spxx__bist__stat__s.html">cvmx_spxx_bist_stat_s</a>          <a class="code" href="unioncvmx__spxx__bist__stat.html#abc4698f6b00405ddfbd8f717c3aade18">cn58xx</a>;
<a name="l00303"></a><a class="code" href="unioncvmx__spxx__bist__stat.html#a2d8d6ef24075c036350eebfda126c713">00303</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__bist__stat_1_1cvmx__spxx__bist__stat__s.html">cvmx_spxx_bist_stat_s</a>          <a class="code" href="unioncvmx__spxx__bist__stat.html#a2d8d6ef24075c036350eebfda126c713">cn58xxp1</a>;
<a name="l00304"></a>00304 };
<a name="l00305"></a><a class="code" href="cvmx-spxx-defs_8h.html#ac3b9ea25a4472a22588dfa6fe3885d68">00305</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__spxx__bist__stat.html" title="cvmx_spx::_bist_stat">cvmx_spxx_bist_stat</a> <a class="code" href="unioncvmx__spxx__bist__stat.html" title="cvmx_spx::_bist_stat">cvmx_spxx_bist_stat_t</a>;
<a name="l00306"></a>00306 <span class="comment"></span>
<a name="l00307"></a>00307 <span class="comment">/**</span>
<a name="l00308"></a>00308 <span class="comment"> * cvmx_spx#_clk_ctl</span>
<a name="l00309"></a>00309 <span class="comment"> *</span>
<a name="l00310"></a>00310 <span class="comment"> * Notes:</span>
<a name="l00311"></a>00311 <span class="comment"> * * SRXDLCK</span>
<a name="l00312"></a>00312 <span class="comment"> *   When asserted, this bit locks the Spi4 receive DLLs.  This bit also</span>
<a name="l00313"></a>00313 <span class="comment"> *   acts as the Spi4 receiver reset and must be asserted before the</span>
<a name="l00314"></a>00314 <span class="comment"> *   training sequences are used to initialize the interface.  This bit</span>
<a name="l00315"></a>00315 <span class="comment"> *   only applies to the receiver interface.</span>
<a name="l00316"></a>00316 <span class="comment"> *</span>
<a name="l00317"></a>00317 <span class="comment"> * * RCVTRN</span>
<a name="l00318"></a>00318 <span class="comment"> *   Once the SRXDLCK bit is asserted and the DLLs have locked and the</span>
<a name="l00319"></a>00319 <span class="comment"> *   system has been programmed, software should assert this bit in order</span>
<a name="l00320"></a>00320 <span class="comment"> *   to start looking for valid training sequence and synchronize the</span>
<a name="l00321"></a>00321 <span class="comment"> *   interface. This bit only applies to the receiver interface.</span>
<a name="l00322"></a>00322 <span class="comment"> *</span>
<a name="l00323"></a>00323 <span class="comment"> * * DRPTRN</span>
<a name="l00324"></a>00324 <span class="comment"> *   The Spi4 receiver can either convert training packets into NOPs or</span>
<a name="l00325"></a>00325 <span class="comment"> *   drop them entirely.  Dropping ticks allows the interface to deskew</span>
<a name="l00326"></a>00326 <span class="comment"> *   periodically if the dclk and eclk ratios are close. This bit only</span>
<a name="l00327"></a>00327 <span class="comment"> *   applies to the receiver interface.</span>
<a name="l00328"></a>00328 <span class="comment"> *</span>
<a name="l00329"></a>00329 <span class="comment"> * * SNDTRN</span>
<a name="l00330"></a>00330 <span class="comment"> *   When software sets this bit, it indicates that the Spi4 transmit</span>
<a name="l00331"></a>00331 <span class="comment"> *   interface has been setup and has seen the calendare status.  Once the</span>
<a name="l00332"></a>00332 <span class="comment"> *   transmitter begins sending training data, the receiving device is free</span>
<a name="l00333"></a>00333 <span class="comment"> *   to start traversing the calendar table to synch the link.</span>
<a name="l00334"></a>00334 <span class="comment"> *</span>
<a name="l00335"></a>00335 <span class="comment"> * * STATRCV</span>
<a name="l00336"></a>00336 <span class="comment"> *   This bit determines which status clock edge to sample the status</span>
<a name="l00337"></a>00337 <span class="comment"> *   channel in Spi4 mode.  Since the status channel is in the opposite</span>
<a name="l00338"></a>00338 <span class="comment"> *   direction to the datapath, the STATRCV actually effects the</span>
<a name="l00339"></a>00339 <span class="comment"> *   transmitter/TX block.</span>
<a name="l00340"></a>00340 <span class="comment"> *</span>
<a name="l00341"></a>00341 <span class="comment"> * * STATDRV</span>
<a name="l00342"></a>00342 <span class="comment"> *   This bit determines which status clock edge to drive the status</span>
<a name="l00343"></a>00343 <span class="comment"> *   channel in Spi4 mode.  Since the status channel is in the opposite</span>
<a name="l00344"></a>00344 <span class="comment"> *   direction to the datapath, the STATDRV actually effects the</span>
<a name="l00345"></a>00345 <span class="comment"> *   receiver/RX block.</span>
<a name="l00346"></a>00346 <span class="comment"> *</span>
<a name="l00347"></a>00347 <span class="comment"> * * RUNBIST</span>
<a name="l00348"></a>00348 <span class="comment"> *   RUNBIST will beginning BIST/BISR in all the SPX compilied memories.</span>
<a name="l00349"></a>00349 <span class="comment"> *   These memories are...</span>
<a name="l00350"></a>00350 <span class="comment"> *</span>
<a name="l00351"></a>00351 <span class="comment"> *       * spx.srx.spi4.dat.dpr        // FIFO Spi4 to IMX</span>
<a name="l00352"></a>00352 <span class="comment"> *       * spx.stx.cal.calendar        // Spi4 TX calendar table</span>
<a name="l00353"></a>00353 <span class="comment"> *       * spx.srx.spi4.cal.calendar   // Spi4 RX calendar table</span>
<a name="l00354"></a>00354 <span class="comment"> *</span>
<a name="l00355"></a>00355 <span class="comment"> *   RUNBIST must never be asserted when the interface is enabled.</span>
<a name="l00356"></a>00356 <span class="comment"> *   Furthmore, setting RUNBIST at any other time is destructive and can</span>
<a name="l00357"></a>00357 <span class="comment"> *   cause data and configuration corruption.  The entire interface must be</span>
<a name="l00358"></a>00358 <span class="comment"> *   reconfigured when this bit is set.</span>
<a name="l00359"></a>00359 <span class="comment"> *</span>
<a name="l00360"></a>00360 <span class="comment"> * * CLKDLY</span>
<a name="l00361"></a>00361 <span class="comment"> *   CLKDLY should be kept at its reset value during normal operation.  This</span>
<a name="l00362"></a>00362 <span class="comment"> *   register controls the SPI4.2 static clock positioning which normally only is</span>
<a name="l00363"></a>00363 <span class="comment"> *   set to the non-reset value in quarter clocking schemes.  In this mode, the</span>
<a name="l00364"></a>00364 <span class="comment"> *   delay window is not large enough for slow clock freq, therefore clock and</span>
<a name="l00365"></a>00365 <span class="comment"> *   data must be statically positioned with CSRs.  By changing the clock position</span>
<a name="l00366"></a>00366 <span class="comment"> *   relative to the data bits, we give the system a wider window.</span>
<a name="l00367"></a>00367 <span class="comment"> *</span>
<a name="l00368"></a>00368 <span class="comment"> * * SEETRN</span>
<a name="l00369"></a>00369 <span class="comment"> *   In systems in which no training data is sent to N2 or N2 cannot</span>
<a name="l00370"></a>00370 <span class="comment"> *   correctly sample the training data, software may pulse this bit by</span>
<a name="l00371"></a>00371 <span class="comment"> *   writing a &apos;1&apos; followed by a &apos;0&apos; in order to correctly set the</span>
<a name="l00372"></a>00372 <span class="comment"> *   receivers state.  The receive data bus should be idle at this time</span>
<a name="l00373"></a>00373 <span class="comment"> *   (only NOPs on the bus).  If N2 cannot see at least on training</span>
<a name="l00374"></a>00374 <span class="comment"> *   sequence, the data bus will not send any data to the core.  The</span>
<a name="l00375"></a>00375 <span class="comment"> *   interface will hang.</span>
<a name="l00376"></a>00376 <span class="comment"> */</span>
<a name="l00377"></a><a class="code" href="unioncvmx__spxx__clk__ctl.html">00377</a> <span class="keyword">union </span><a class="code" href="unioncvmx__spxx__clk__ctl.html" title="cvmx_spx::_clk_ctl">cvmx_spxx_clk_ctl</a> {
<a name="l00378"></a><a class="code" href="unioncvmx__spxx__clk__ctl.html#a7e1aafcdf718d7546751ddfad055f8f9">00378</a>     uint64_t <a class="code" href="unioncvmx__spxx__clk__ctl.html#a7e1aafcdf718d7546751ddfad055f8f9">u64</a>;
<a name="l00379"></a><a class="code" href="structcvmx__spxx__clk__ctl_1_1cvmx__spxx__clk__ctl__s.html">00379</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__clk__ctl_1_1cvmx__spxx__clk__ctl__s.html">cvmx_spxx_clk_ctl_s</a> {
<a name="l00380"></a>00380 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00381"></a>00381 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spxx__clk__ctl_1_1cvmx__spxx__clk__ctl__s.html#a2532bcb5f23d8bcc089b349fba6ce1f5">reserved_17_63</a>               : 47;
<a name="l00382"></a>00382     uint64_t <a class="code" href="structcvmx__spxx__clk__ctl_1_1cvmx__spxx__clk__ctl__s.html#abe942c99c986882b3fccaeb196d4f707">seetrn</a>                       : 1;  <span class="comment">/**&lt; Force the Spi4 receive into seeing a traing</span>
<a name="l00383"></a>00383 <span class="comment">                                                         sequence */</span>
<a name="l00384"></a>00384     uint64_t <a class="code" href="structcvmx__spxx__clk__ctl_1_1cvmx__spxx__clk__ctl__s.html#a2928e4697aea9745fcd6d48963cdf8c3">reserved_12_15</a>               : 4;
<a name="l00385"></a>00385     uint64_t <a class="code" href="structcvmx__spxx__clk__ctl_1_1cvmx__spxx__clk__ctl__s.html#a5e70a1a0e8e784b942d1f09b7436b6d1">clkdly</a>                       : 5;  <span class="comment">/**&lt; Set the spx__clkdly lines to this value to</span>
<a name="l00386"></a>00386 <span class="comment">                                                         control the delay on the incoming dclk</span>
<a name="l00387"></a>00387 <span class="comment">                                                         (spx__clkdly) */</span>
<a name="l00388"></a>00388     uint64_t <a class="code" href="structcvmx__spxx__clk__ctl_1_1cvmx__spxx__clk__ctl__s.html#ad8428a9968b7690ff9815a86a6c88471">runbist</a>                      : 1;  <span class="comment">/**&lt; Write this bit to begin BIST testing in SPX */</span>
<a name="l00389"></a>00389     uint64_t <a class="code" href="structcvmx__spxx__clk__ctl_1_1cvmx__spxx__clk__ctl__s.html#ac9f900204509554ff95c3d8ef0baf2a0">statdrv</a>                      : 1;  <span class="comment">/**&lt; Spi4 status channel drive mode</span>
<a name="l00390"></a>00390 <span class="comment">                                                         - 1: Drive STAT on posedge of SCLK</span>
<a name="l00391"></a>00391 <span class="comment">                                                         - 0: Drive STAT on negedge of SCLK */</span>
<a name="l00392"></a>00392     uint64_t <a class="code" href="structcvmx__spxx__clk__ctl_1_1cvmx__spxx__clk__ctl__s.html#a594d5da0af7ed7b81d3a290e641eb2fd">statrcv</a>                      : 1;  <span class="comment">/**&lt; Spi4 status channel sample mode</span>
<a name="l00393"></a>00393 <span class="comment">                                                         - 1: Sample STAT on posedge of SCLK</span>
<a name="l00394"></a>00394 <span class="comment">                                                         - 0: Sample STAT on negedge of SCLK */</span>
<a name="l00395"></a>00395     uint64_t <a class="code" href="structcvmx__spxx__clk__ctl_1_1cvmx__spxx__clk__ctl__s.html#a1d8fc907c5ffc5eb19b95345780652df">sndtrn</a>                       : 1;  <span class="comment">/**&lt; Start sending training patterns on the Spi4</span>
<a name="l00396"></a>00396 <span class="comment">                                                         Tx Interface */</span>
<a name="l00397"></a>00397     uint64_t <a class="code" href="structcvmx__spxx__clk__ctl_1_1cvmx__spxx__clk__ctl__s.html#a546cb0fd77495e1d61fd0f3c09fa2fa1">drptrn</a>                       : 1;  <span class="comment">/**&lt; Drop blocks of training packets */</span>
<a name="l00398"></a>00398     uint64_t <a class="code" href="structcvmx__spxx__clk__ctl_1_1cvmx__spxx__clk__ctl__s.html#a24945bae3862d4744653e76720d56689">rcvtrn</a>                       : 1;  <span class="comment">/**&lt; Write this bit once the DLL is locked to sync</span>
<a name="l00399"></a>00399 <span class="comment">                                                         on the training seqeunce */</span>
<a name="l00400"></a>00400     uint64_t <a class="code" href="structcvmx__spxx__clk__ctl_1_1cvmx__spxx__clk__ctl__s.html#abeb6bfc69fca86632d7f337ea686c2f2">srxdlck</a>                      : 1;  <span class="comment">/**&lt; Write this bit to lock the Spi4 receive DLL */</span>
<a name="l00401"></a>00401 <span class="preprocessor">#else</span>
<a name="l00402"></a><a class="code" href="structcvmx__spxx__clk__ctl_1_1cvmx__spxx__clk__ctl__s.html#abeb6bfc69fca86632d7f337ea686c2f2">00402</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spxx__clk__ctl_1_1cvmx__spxx__clk__ctl__s.html#abeb6bfc69fca86632d7f337ea686c2f2">srxdlck</a>                      : 1;
<a name="l00403"></a><a class="code" href="structcvmx__spxx__clk__ctl_1_1cvmx__spxx__clk__ctl__s.html#a24945bae3862d4744653e76720d56689">00403</a>     uint64_t <a class="code" href="structcvmx__spxx__clk__ctl_1_1cvmx__spxx__clk__ctl__s.html#a24945bae3862d4744653e76720d56689">rcvtrn</a>                       : 1;
<a name="l00404"></a><a class="code" href="structcvmx__spxx__clk__ctl_1_1cvmx__spxx__clk__ctl__s.html#a546cb0fd77495e1d61fd0f3c09fa2fa1">00404</a>     uint64_t <a class="code" href="structcvmx__spxx__clk__ctl_1_1cvmx__spxx__clk__ctl__s.html#a546cb0fd77495e1d61fd0f3c09fa2fa1">drptrn</a>                       : 1;
<a name="l00405"></a><a class="code" href="structcvmx__spxx__clk__ctl_1_1cvmx__spxx__clk__ctl__s.html#a1d8fc907c5ffc5eb19b95345780652df">00405</a>     uint64_t <a class="code" href="structcvmx__spxx__clk__ctl_1_1cvmx__spxx__clk__ctl__s.html#a1d8fc907c5ffc5eb19b95345780652df">sndtrn</a>                       : 1;
<a name="l00406"></a><a class="code" href="structcvmx__spxx__clk__ctl_1_1cvmx__spxx__clk__ctl__s.html#a594d5da0af7ed7b81d3a290e641eb2fd">00406</a>     uint64_t <a class="code" href="structcvmx__spxx__clk__ctl_1_1cvmx__spxx__clk__ctl__s.html#a594d5da0af7ed7b81d3a290e641eb2fd">statrcv</a>                      : 1;
<a name="l00407"></a><a class="code" href="structcvmx__spxx__clk__ctl_1_1cvmx__spxx__clk__ctl__s.html#ac9f900204509554ff95c3d8ef0baf2a0">00407</a>     uint64_t <a class="code" href="structcvmx__spxx__clk__ctl_1_1cvmx__spxx__clk__ctl__s.html#ac9f900204509554ff95c3d8ef0baf2a0">statdrv</a>                      : 1;
<a name="l00408"></a><a class="code" href="structcvmx__spxx__clk__ctl_1_1cvmx__spxx__clk__ctl__s.html#ad8428a9968b7690ff9815a86a6c88471">00408</a>     uint64_t <a class="code" href="structcvmx__spxx__clk__ctl_1_1cvmx__spxx__clk__ctl__s.html#ad8428a9968b7690ff9815a86a6c88471">runbist</a>                      : 1;
<a name="l00409"></a><a class="code" href="structcvmx__spxx__clk__ctl_1_1cvmx__spxx__clk__ctl__s.html#a5e70a1a0e8e784b942d1f09b7436b6d1">00409</a>     uint64_t <a class="code" href="structcvmx__spxx__clk__ctl_1_1cvmx__spxx__clk__ctl__s.html#a5e70a1a0e8e784b942d1f09b7436b6d1">clkdly</a>                       : 5;
<a name="l00410"></a><a class="code" href="structcvmx__spxx__clk__ctl_1_1cvmx__spxx__clk__ctl__s.html#a2928e4697aea9745fcd6d48963cdf8c3">00410</a>     uint64_t <a class="code" href="structcvmx__spxx__clk__ctl_1_1cvmx__spxx__clk__ctl__s.html#a2928e4697aea9745fcd6d48963cdf8c3">reserved_12_15</a>               : 4;
<a name="l00411"></a><a class="code" href="structcvmx__spxx__clk__ctl_1_1cvmx__spxx__clk__ctl__s.html#abe942c99c986882b3fccaeb196d4f707">00411</a>     uint64_t <a class="code" href="structcvmx__spxx__clk__ctl_1_1cvmx__spxx__clk__ctl__s.html#abe942c99c986882b3fccaeb196d4f707">seetrn</a>                       : 1;
<a name="l00412"></a><a class="code" href="structcvmx__spxx__clk__ctl_1_1cvmx__spxx__clk__ctl__s.html#a2532bcb5f23d8bcc089b349fba6ce1f5">00412</a>     uint64_t <a class="code" href="structcvmx__spxx__clk__ctl_1_1cvmx__spxx__clk__ctl__s.html#a2532bcb5f23d8bcc089b349fba6ce1f5">reserved_17_63</a>               : 47;
<a name="l00413"></a>00413 <span class="preprocessor">#endif</span>
<a name="l00414"></a>00414 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__spxx__clk__ctl.html#a4f9562332b7b8df39a30bd6fd27c1e52">s</a>;
<a name="l00415"></a><a class="code" href="unioncvmx__spxx__clk__ctl.html#abf8f936b341b1b83a5ba845505e788e0">00415</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__clk__ctl_1_1cvmx__spxx__clk__ctl__s.html">cvmx_spxx_clk_ctl_s</a>            <a class="code" href="unioncvmx__spxx__clk__ctl.html#abf8f936b341b1b83a5ba845505e788e0">cn38xx</a>;
<a name="l00416"></a><a class="code" href="unioncvmx__spxx__clk__ctl.html#a6a09b56aec37602dacae057042c7726c">00416</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__clk__ctl_1_1cvmx__spxx__clk__ctl__s.html">cvmx_spxx_clk_ctl_s</a>            <a class="code" href="unioncvmx__spxx__clk__ctl.html#a6a09b56aec37602dacae057042c7726c">cn38xxp2</a>;
<a name="l00417"></a><a class="code" href="unioncvmx__spxx__clk__ctl.html#a01a49ef352ff32ebeac3bec71b5e134f">00417</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__clk__ctl_1_1cvmx__spxx__clk__ctl__s.html">cvmx_spxx_clk_ctl_s</a>            <a class="code" href="unioncvmx__spxx__clk__ctl.html#a01a49ef352ff32ebeac3bec71b5e134f">cn58xx</a>;
<a name="l00418"></a><a class="code" href="unioncvmx__spxx__clk__ctl.html#aebd12dd05901c0872893886e5d7293c9">00418</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__clk__ctl_1_1cvmx__spxx__clk__ctl__s.html">cvmx_spxx_clk_ctl_s</a>            <a class="code" href="unioncvmx__spxx__clk__ctl.html#aebd12dd05901c0872893886e5d7293c9">cn58xxp1</a>;
<a name="l00419"></a>00419 };
<a name="l00420"></a><a class="code" href="cvmx-spxx-defs_8h.html#a9cd6d4539defc7942a1736b1aaadfc0b">00420</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__spxx__clk__ctl.html" title="cvmx_spx::_clk_ctl">cvmx_spxx_clk_ctl</a> <a class="code" href="unioncvmx__spxx__clk__ctl.html" title="cvmx_spx::_clk_ctl">cvmx_spxx_clk_ctl_t</a>;
<a name="l00421"></a>00421 <span class="comment"></span>
<a name="l00422"></a>00422 <span class="comment">/**</span>
<a name="l00423"></a>00423 <span class="comment"> * cvmx_spx#_clk_stat</span>
<a name="l00424"></a>00424 <span class="comment"> */</span>
<a name="l00425"></a><a class="code" href="unioncvmx__spxx__clk__stat.html">00425</a> <span class="keyword">union </span><a class="code" href="unioncvmx__spxx__clk__stat.html" title="cvmx_spx::_clk_stat">cvmx_spxx_clk_stat</a> {
<a name="l00426"></a><a class="code" href="unioncvmx__spxx__clk__stat.html#a764c697bdd50abf2945e8f1948904a09">00426</a>     uint64_t <a class="code" href="unioncvmx__spxx__clk__stat.html#a764c697bdd50abf2945e8f1948904a09">u64</a>;
<a name="l00427"></a><a class="code" href="structcvmx__spxx__clk__stat_1_1cvmx__spxx__clk__stat__s.html">00427</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__clk__stat_1_1cvmx__spxx__clk__stat__s.html">cvmx_spxx_clk_stat_s</a> {
<a name="l00428"></a>00428 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00429"></a>00429 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spxx__clk__stat_1_1cvmx__spxx__clk__stat__s.html#a884c830ce75a0dbbb52d2fe4dbf7dc00">reserved_11_63</a>               : 53;
<a name="l00430"></a>00430     uint64_t <a class="code" href="structcvmx__spxx__clk__stat_1_1cvmx__spxx__clk__stat__s.html#a5974ae8273ad04cb0137b5abbdd5ed20">stxcal</a>                       : 1;  <span class="comment">/**&lt; The transistion from Sync to Calendar on status</span>
<a name="l00431"></a>00431 <span class="comment">                                                         channel */</span>
<a name="l00432"></a>00432     uint64_t <a class="code" href="structcvmx__spxx__clk__stat_1_1cvmx__spxx__clk__stat__s.html#a63c36decc10eeb1d291753a5701301f9">reserved_9_9</a>                 : 1;
<a name="l00433"></a>00433     uint64_t <a class="code" href="structcvmx__spxx__clk__stat_1_1cvmx__spxx__clk__stat__s.html#abdc5bd01277d717436b529758c9db103">srxtrn</a>                       : 1;  <span class="comment">/**&lt; Saw a good data training sequence */</span>
<a name="l00434"></a>00434     uint64_t <a class="code" href="structcvmx__spxx__clk__stat_1_1cvmx__spxx__clk__stat__s.html#acfaa6eeb89eb62a80e3df6bfc730441f">s4clk1</a>                       : 1;  <span class="comment">/**&lt; Saw &apos;1&apos; on Spi4 transmit status forward clk input */</span>
<a name="l00435"></a>00435     uint64_t <a class="code" href="structcvmx__spxx__clk__stat_1_1cvmx__spxx__clk__stat__s.html#a10f30d3ba44b8b02b30100388ad06638">s4clk0</a>                       : 1;  <span class="comment">/**&lt; Saw &apos;0&apos; on Spi4 transmit status forward clk input */</span>
<a name="l00436"></a>00436     uint64_t <a class="code" href="structcvmx__spxx__clk__stat_1_1cvmx__spxx__clk__stat__s.html#abc9f097475f3484ced39aecadd153785">d4clk1</a>                       : 1;  <span class="comment">/**&lt; Saw &apos;1&apos; on Spi4 receive data forward clk input */</span>
<a name="l00437"></a>00437     uint64_t <a class="code" href="structcvmx__spxx__clk__stat_1_1cvmx__spxx__clk__stat__s.html#a61ffc69c287d279f2fabd8f63f18e326">d4clk0</a>                       : 1;  <span class="comment">/**&lt; Saw &apos;0&apos; on Spi4 receive data forward clk input */</span>
<a name="l00438"></a>00438     uint64_t <a class="code" href="structcvmx__spxx__clk__stat_1_1cvmx__spxx__clk__stat__s.html#aa4f4e869e2d1e509c09877a3ef3f2afa">reserved_0_3</a>                 : 4;
<a name="l00439"></a>00439 <span class="preprocessor">#else</span>
<a name="l00440"></a><a class="code" href="structcvmx__spxx__clk__stat_1_1cvmx__spxx__clk__stat__s.html#aa4f4e869e2d1e509c09877a3ef3f2afa">00440</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spxx__clk__stat_1_1cvmx__spxx__clk__stat__s.html#aa4f4e869e2d1e509c09877a3ef3f2afa">reserved_0_3</a>                 : 4;
<a name="l00441"></a><a class="code" href="structcvmx__spxx__clk__stat_1_1cvmx__spxx__clk__stat__s.html#a61ffc69c287d279f2fabd8f63f18e326">00441</a>     uint64_t <a class="code" href="structcvmx__spxx__clk__stat_1_1cvmx__spxx__clk__stat__s.html#a61ffc69c287d279f2fabd8f63f18e326">d4clk0</a>                       : 1;
<a name="l00442"></a><a class="code" href="structcvmx__spxx__clk__stat_1_1cvmx__spxx__clk__stat__s.html#abc9f097475f3484ced39aecadd153785">00442</a>     uint64_t <a class="code" href="structcvmx__spxx__clk__stat_1_1cvmx__spxx__clk__stat__s.html#abc9f097475f3484ced39aecadd153785">d4clk1</a>                       : 1;
<a name="l00443"></a><a class="code" href="structcvmx__spxx__clk__stat_1_1cvmx__spxx__clk__stat__s.html#a10f30d3ba44b8b02b30100388ad06638">00443</a>     uint64_t <a class="code" href="structcvmx__spxx__clk__stat_1_1cvmx__spxx__clk__stat__s.html#a10f30d3ba44b8b02b30100388ad06638">s4clk0</a>                       : 1;
<a name="l00444"></a><a class="code" href="structcvmx__spxx__clk__stat_1_1cvmx__spxx__clk__stat__s.html#acfaa6eeb89eb62a80e3df6bfc730441f">00444</a>     uint64_t <a class="code" href="structcvmx__spxx__clk__stat_1_1cvmx__spxx__clk__stat__s.html#acfaa6eeb89eb62a80e3df6bfc730441f">s4clk1</a>                       : 1;
<a name="l00445"></a><a class="code" href="structcvmx__spxx__clk__stat_1_1cvmx__spxx__clk__stat__s.html#abdc5bd01277d717436b529758c9db103">00445</a>     uint64_t <a class="code" href="structcvmx__spxx__clk__stat_1_1cvmx__spxx__clk__stat__s.html#abdc5bd01277d717436b529758c9db103">srxtrn</a>                       : 1;
<a name="l00446"></a><a class="code" href="structcvmx__spxx__clk__stat_1_1cvmx__spxx__clk__stat__s.html#a63c36decc10eeb1d291753a5701301f9">00446</a>     uint64_t <a class="code" href="structcvmx__spxx__clk__stat_1_1cvmx__spxx__clk__stat__s.html#a63c36decc10eeb1d291753a5701301f9">reserved_9_9</a>                 : 1;
<a name="l00447"></a><a class="code" href="structcvmx__spxx__clk__stat_1_1cvmx__spxx__clk__stat__s.html#a5974ae8273ad04cb0137b5abbdd5ed20">00447</a>     uint64_t <a class="code" href="structcvmx__spxx__clk__stat_1_1cvmx__spxx__clk__stat__s.html#a5974ae8273ad04cb0137b5abbdd5ed20">stxcal</a>                       : 1;
<a name="l00448"></a><a class="code" href="structcvmx__spxx__clk__stat_1_1cvmx__spxx__clk__stat__s.html#a884c830ce75a0dbbb52d2fe4dbf7dc00">00448</a>     uint64_t <a class="code" href="structcvmx__spxx__clk__stat_1_1cvmx__spxx__clk__stat__s.html#a884c830ce75a0dbbb52d2fe4dbf7dc00">reserved_11_63</a>               : 53;
<a name="l00449"></a>00449 <span class="preprocessor">#endif</span>
<a name="l00450"></a>00450 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__spxx__clk__stat.html#a6d670150aa08a0fe28aa9bdd73555ba1">s</a>;
<a name="l00451"></a><a class="code" href="unioncvmx__spxx__clk__stat.html#a98ba23d19c417c624c6a71abc2a3fffb">00451</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__clk__stat_1_1cvmx__spxx__clk__stat__s.html">cvmx_spxx_clk_stat_s</a>           <a class="code" href="unioncvmx__spxx__clk__stat.html#a98ba23d19c417c624c6a71abc2a3fffb">cn38xx</a>;
<a name="l00452"></a><a class="code" href="unioncvmx__spxx__clk__stat.html#a23a03d6e297d056e1eabc99f771c81dd">00452</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__clk__stat_1_1cvmx__spxx__clk__stat__s.html">cvmx_spxx_clk_stat_s</a>           <a class="code" href="unioncvmx__spxx__clk__stat.html#a23a03d6e297d056e1eabc99f771c81dd">cn38xxp2</a>;
<a name="l00453"></a><a class="code" href="unioncvmx__spxx__clk__stat.html#a90c1c71b20b7e7a31e514b449d991a8b">00453</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__clk__stat_1_1cvmx__spxx__clk__stat__s.html">cvmx_spxx_clk_stat_s</a>           <a class="code" href="unioncvmx__spxx__clk__stat.html#a90c1c71b20b7e7a31e514b449d991a8b">cn58xx</a>;
<a name="l00454"></a><a class="code" href="unioncvmx__spxx__clk__stat.html#a3578f58c1cd96ec326926e64549d1f61">00454</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__clk__stat_1_1cvmx__spxx__clk__stat__s.html">cvmx_spxx_clk_stat_s</a>           <a class="code" href="unioncvmx__spxx__clk__stat.html#a3578f58c1cd96ec326926e64549d1f61">cn58xxp1</a>;
<a name="l00455"></a>00455 };
<a name="l00456"></a><a class="code" href="cvmx-spxx-defs_8h.html#a75deffb3e25c33a2f163fc4b66d5e9d7">00456</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__spxx__clk__stat.html" title="cvmx_spx::_clk_stat">cvmx_spxx_clk_stat</a> <a class="code" href="unioncvmx__spxx__clk__stat.html" title="cvmx_spx::_clk_stat">cvmx_spxx_clk_stat_t</a>;
<a name="l00457"></a>00457 <span class="comment"></span>
<a name="l00458"></a>00458 <span class="comment">/**</span>
<a name="l00459"></a>00459 <span class="comment"> * cvmx_spx#_dbg_deskew_ctl</span>
<a name="l00460"></a>00460 <span class="comment"> *</span>
<a name="l00461"></a>00461 <span class="comment"> * Notes:</span>
<a name="l00462"></a>00462 <span class="comment"> * These bits are meant as a backdoor to control Spi4 per-bit deskew.  See</span>
<a name="l00463"></a>00463 <span class="comment"> * that Spec for more details.</span>
<a name="l00464"></a>00464 <span class="comment"> *</span>
<a name="l00465"></a>00465 <span class="comment"> *   The basic idea is to allow software to disable the auto-deskew widgets</span>
<a name="l00466"></a>00466 <span class="comment"> *   and make any adjustments by hand.  These steps should only be taken</span>
<a name="l00467"></a>00467 <span class="comment"> *   once the RCVTRN bit is set and before any real traffic is sent on the</span>
<a name="l00468"></a>00468 <span class="comment"> *   Spi4 bus.  Great care should be taken when messing with these bits as</span>
<a name="l00469"></a>00469 <span class="comment"> *   improper programmings can cause catestrophic or intermitent problems.</span>
<a name="l00470"></a>00470 <span class="comment"> *</span>
<a name="l00471"></a>00471 <span class="comment"> *   The params we have to test are the MUX tap selects and the XCV delay</span>
<a name="l00472"></a>00472 <span class="comment"> *   tap selects.</span>
<a name="l00473"></a>00473 <span class="comment"> *</span>
<a name="l00474"></a>00474 <span class="comment"> *   For the muxes, we can set each tap to a random value and then read</span>
<a name="l00475"></a>00475 <span class="comment"> *   back the taps.  To write...</span>
<a name="l00476"></a>00476 <span class="comment"> *</span>
<a name="l00477"></a>00477 <span class="comment"> *    SPXX_DBG_DESKEW_CTL[BITSEL]   = bit to set</span>
<a name="l00478"></a>00478 <span class="comment"> *    SPXX_DBG_DESKEW_CTL[OFFSET]   = mux tap value (2-bits)</span>
<a name="l00479"></a>00479 <span class="comment"> *    SPXX_DBG_DESKEW_CTL[MUX]      = go bit</span>
<a name="l00480"></a>00480 <span class="comment"> *</span>
<a name="l00481"></a>00481 <span class="comment"> *   Notice this can all happen with a single CSR write.  To read, first</span>
<a name="l00482"></a>00482 <span class="comment"> *   set the bit you to look at with the SPXX_DBG_DESKEW_CTL[BITSEL], then</span>
<a name="l00483"></a>00483 <span class="comment"> *   simply read SPXX_DBG_DESKEW_STATE[MUXSEL]...</span>
<a name="l00484"></a>00484 <span class="comment"> *</span>
<a name="l00485"></a>00485 <span class="comment"> *    SPXX_DBG_DESKEW_CTL[BITSEL]   = bit to set</span>
<a name="l00486"></a>00486 <span class="comment"> *    SPXX_DBG_DESKEW_STATE[MUXSEL] = 2-bit value</span>
<a name="l00487"></a>00487 <span class="comment"> *</span>
<a name="l00488"></a>00488 <span class="comment"> *   For the xcv delay taps, the CSR controls increment and decrement the</span>
<a name="l00489"></a>00489 <span class="comment"> *   5-bit count value in the XCV.  This is a saturating counter, so it</span>
<a name="l00490"></a>00490 <span class="comment"> *   will not wrap when decrementing below zero or incrementing above 31.</span>
<a name="l00491"></a>00491 <span class="comment"> *</span>
<a name="l00492"></a>00492 <span class="comment"> *   To write...</span>
<a name="l00493"></a>00493 <span class="comment"> *</span>
<a name="l00494"></a>00494 <span class="comment"> *    SPXX_DBG_DESKEW_CTL[BITSEL]   = bit to set</span>
<a name="l00495"></a>00495 <span class="comment"> *    SPXX_DBG_DESKEW_CTL[OFFSET]   = tap value increment or decrement amount (5-bits)</span>
<a name="l00496"></a>00496 <span class="comment"> *    SPXX_DBG_DESKEW_CTL[INC|DEC]  = go bit</span>
<a name="l00497"></a>00497 <span class="comment"> *</span>
<a name="l00498"></a>00498 <span class="comment"> *   These values are copied in SPX, so that they can be read back by</span>
<a name="l00499"></a>00499 <span class="comment"> *   software by a similar mechanism to the MUX selects...</span>
<a name="l00500"></a>00500 <span class="comment"> *</span>
<a name="l00501"></a>00501 <span class="comment"> *    SPXX_DBG_DESKEW_CTL[BITSEL]   = bit to set</span>
<a name="l00502"></a>00502 <span class="comment"> *    SPXX_DBG_DESKEW_STATE[OFFSET] = 5-bit value</span>
<a name="l00503"></a>00503 <span class="comment"> *</span>
<a name="l00504"></a>00504 <span class="comment"> *   In addition, there is a reset bit that sets all the state back to the</span>
<a name="l00505"></a>00505 <span class="comment"> *   default/starting value of 0x10.</span>
<a name="l00506"></a>00506 <span class="comment"> *</span>
<a name="l00507"></a>00507 <span class="comment"> *    SPXX_DBG_DESKEW_CTL[CLRDLY]   = 1</span>
<a name="l00508"></a>00508 <span class="comment"> *</span>
<a name="l00509"></a>00509 <span class="comment"> * SINGLE STEP TRAINING MODE (WILMA)</span>
<a name="l00510"></a>00510 <span class="comment"> *     Debug feature that will enable the user to single-step the debug</span>
<a name="l00511"></a>00511 <span class="comment"> *     logic to watch initial movement and trends by putting the training</span>
<a name="l00512"></a>00512 <span class="comment"> *     machine in single step mode.</span>
<a name="l00513"></a>00513 <span class="comment"> *</span>
<a name="l00514"></a>00514 <span class="comment"> * * SPX*_DBG_DESKEW_CTL[SSTEP]</span>
<a name="l00515"></a>00515 <span class="comment"> *        This will put the training control logic into single step mode.  We</span>
<a name="l00516"></a>00516 <span class="comment"> *        will not deskew in this scenario and will require the TX device to</span>
<a name="l00517"></a>00517 <span class="comment"> *        send continuous training sequences.</span>
<a name="l00518"></a>00518 <span class="comment"> *</span>
<a name="l00519"></a>00519 <span class="comment"> *        It is required that SRX*_COM_CTL[INF_EN] be clear so that suspect</span>
<a name="l00520"></a>00520 <span class="comment"> *        data does not flow into the chip.</span>
<a name="l00521"></a>00521 <span class="comment"> *</span>
<a name="l00522"></a>00522 <span class="comment"> *        Deasserting SPX*_DBG_DESKEW_CTL[SSTEP] will attempt to deskew as per</span>
<a name="l00523"></a>00523 <span class="comment"> *        the normal definition.  Single step mode is for debug only.  Special</span>
<a name="l00524"></a>00524 <span class="comment"> *        care must be given to correctly deskew the interface if normal</span>
<a name="l00525"></a>00525 <span class="comment"> *        operation is desired.</span>
<a name="l00526"></a>00526 <span class="comment"> *</span>
<a name="l00527"></a>00527 <span class="comment"> * * SPX*_DBG_DESKEW_CTL[SSTEP_GO]</span>
<a name="l00528"></a>00528 <span class="comment"> *        Each write of &apos;1&apos; to SSTEP_GO will go through a single training</span>
<a name="l00529"></a>00529 <span class="comment"> *        iteration and will perform...</span>
<a name="l00530"></a>00530 <span class="comment"> *</span>
<a name="l00531"></a>00531 <span class="comment"> *        - DLL update, if SPX*_DBG_DESKEW_CTL[DLLDIS] is clear</span>
<a name="l00532"></a>00532 <span class="comment"> *        - coarse update, if SPX*_TRN4_CTL[MUX_EN] is set</span>
<a name="l00533"></a>00533 <span class="comment"> *        - single fine update, if SPX*_TRN4_CTL[MACRO_EN] is set and an edge</span>
<a name="l00534"></a>00534 <span class="comment"> *       was detected after walked +/- SPX*_TRN4_CTL[MAXDIST] taps.</span>
<a name="l00535"></a>00535 <span class="comment"> *</span>
<a name="l00536"></a>00536 <span class="comment"> *        Writes to this register have no effect if the interface is not in</span>
<a name="l00537"></a>00537 <span class="comment"> *        SSTEP mode (SPX*_DBG_DESKEW_CTL[SSTEP]).</span>
<a name="l00538"></a>00538 <span class="comment"> *</span>
<a name="l00539"></a>00539 <span class="comment"> *        The WILMA mode will be cleared at the final state transition, so</span>
<a name="l00540"></a>00540 <span class="comment"> *        that software can set SPX*_DBG_DESKEW_CTL[SSTEP] and</span>
<a name="l00541"></a>00541 <span class="comment"> *        SPX*_DBG_DESKEW_CTL[SSTEP_GO] before setting SPX*_CLK_CTL[RCVTRN]</span>
<a name="l00542"></a>00542 <span class="comment"> *        and the machine will go through the initial iteration and stop -</span>
<a name="l00543"></a>00543 <span class="comment"> *        waiting for another SPX*_DBG_DESKEW_CTL[SSTEP_GO] or an interface</span>
<a name="l00544"></a>00544 <span class="comment"> *        enable.</span>
<a name="l00545"></a>00545 <span class="comment"> *</span>
<a name="l00546"></a>00546 <span class="comment"> * * SPX*_DBG_DESKEW_CTL[FALL8]</span>
<a name="l00547"></a>00547 <span class="comment"> *   Determines how many pattern matches are required during training</span>
<a name="l00548"></a>00548 <span class="comment"> *   operations to fallout of training and begin processing the normal data</span>
<a name="l00549"></a>00549 <span class="comment"> *   stream.  The default value is 10 pattern matches.  The pattern that is</span>
<a name="l00550"></a>00550 <span class="comment"> *   used is dependent on the SPX*_DBG_DESKEW_CTL[FALLNOP] CSR which</span>
<a name="l00551"></a>00551 <span class="comment"> *   determines between non-training packets (the default) and NOPs.</span>
<a name="l00552"></a>00552 <span class="comment"> *</span>
<a name="l00553"></a>00553 <span class="comment"> * * SPX*_DBG_DESKEW_CTL[FALLNOP]</span>
<a name="l00554"></a>00554 <span class="comment"> *   Determines the pattern that is required during training operations to</span>
<a name="l00555"></a>00555 <span class="comment"> *   fallout of training and begin processing the normal data stream.  The</span>
<a name="l00556"></a>00556 <span class="comment"> *   default value is to match against non-training data.  Setting this</span>
<a name="l00557"></a>00557 <span class="comment"> *   bit, changes the behavior to watch for NOPs packet instead.</span>
<a name="l00558"></a>00558 <span class="comment"> *</span>
<a name="l00559"></a>00559 <span class="comment"> *   This bit should not be changed dynamically while the link is</span>
<a name="l00560"></a>00560 <span class="comment"> *   operational.</span>
<a name="l00561"></a>00561 <span class="comment"> */</span>
<a name="l00562"></a><a class="code" href="unioncvmx__spxx__dbg__deskew__ctl.html">00562</a> <span class="keyword">union </span><a class="code" href="unioncvmx__spxx__dbg__deskew__ctl.html" title="cvmx_spx::_dbg_deskew_ctl">cvmx_spxx_dbg_deskew_ctl</a> {
<a name="l00563"></a><a class="code" href="unioncvmx__spxx__dbg__deskew__ctl.html#a4859a572d680db77ff513c3e7212b885">00563</a>     uint64_t <a class="code" href="unioncvmx__spxx__dbg__deskew__ctl.html#a4859a572d680db77ff513c3e7212b885">u64</a>;
<a name="l00564"></a><a class="code" href="structcvmx__spxx__dbg__deskew__ctl_1_1cvmx__spxx__dbg__deskew__ctl__s.html">00564</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__dbg__deskew__ctl_1_1cvmx__spxx__dbg__deskew__ctl__s.html">cvmx_spxx_dbg_deskew_ctl_s</a> {
<a name="l00565"></a>00565 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00566"></a>00566 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spxx__dbg__deskew__ctl_1_1cvmx__spxx__dbg__deskew__ctl__s.html#a95a9f317dc97305591235a1db9536f91">reserved_30_63</a>               : 34;
<a name="l00567"></a>00567     uint64_t <a class="code" href="structcvmx__spxx__dbg__deskew__ctl_1_1cvmx__spxx__dbg__deskew__ctl__s.html#ad8a7676421b595bfee19c6fc8108cadd">fallnop</a>                      : 1;  <span class="comment">/**&lt; Training fallout on NOP matches instead of</span>
<a name="l00568"></a>00568 <span class="comment">                                                         non-training matches.</span>
<a name="l00569"></a>00569 <span class="comment">                                                         (spx_csr__spi4_fallout_nop) */</span>
<a name="l00570"></a>00570     uint64_t <a class="code" href="structcvmx__spxx__dbg__deskew__ctl_1_1cvmx__spxx__dbg__deskew__ctl__s.html#abedf4b01dde84c1e6326a62423a0c059">fall8</a>                        : 1;  <span class="comment">/**&lt; Training fallout at 8 pattern matches instead of 10</span>
<a name="l00571"></a>00571 <span class="comment">                                                         (spx_csr__spi4_fallout_8_match) */</span>
<a name="l00572"></a>00572     uint64_t <a class="code" href="structcvmx__spxx__dbg__deskew__ctl_1_1cvmx__spxx__dbg__deskew__ctl__s.html#aa158f0bb14d2e1d913431791c94c8d63">reserved_26_27</a>               : 2;
<a name="l00573"></a>00573     uint64_t <a class="code" href="structcvmx__spxx__dbg__deskew__ctl_1_1cvmx__spxx__dbg__deskew__ctl__s.html#af408f3b3d1f679c05bb6377975a7ee9a">sstep_go</a>                     : 1;  <span class="comment">/**&lt; Single Step Training Sequence</span>
<a name="l00574"></a>00574 <span class="comment">                                                         (spx_csr__spi4_single_step_go) */</span>
<a name="l00575"></a>00575     uint64_t <a class="code" href="structcvmx__spxx__dbg__deskew__ctl_1_1cvmx__spxx__dbg__deskew__ctl__s.html#ab4476e231a530f04289cdacd186f3625">sstep</a>                        : 1;  <span class="comment">/**&lt; Single Step Training Mode</span>
<a name="l00576"></a>00576 <span class="comment">                                                         (spx_csr__spi4_single_step_mode) */</span>
<a name="l00577"></a>00577     uint64_t <a class="code" href="structcvmx__spxx__dbg__deskew__ctl_1_1cvmx__spxx__dbg__deskew__ctl__s.html#a67b7ce3eb5d2b5eea77feec126c9e9a5">reserved_22_23</a>               : 2;
<a name="l00578"></a>00578     uint64_t <a class="code" href="structcvmx__spxx__dbg__deskew__ctl_1_1cvmx__spxx__dbg__deskew__ctl__s.html#ac4bce7dbd1d494f208fe48e67d752dcb">clrdly</a>                       : 1;  <span class="comment">/**&lt; Resets the offset control in the XCV</span>
<a name="l00579"></a>00579 <span class="comment">                                                         (spx_csr__spi4_dll_clr_dly) */</span>
<a name="l00580"></a>00580     uint64_t <a class="code" href="structcvmx__spxx__dbg__deskew__ctl_1_1cvmx__spxx__dbg__deskew__ctl__s.html#addd0525624e6a82b6b4f1793d712ba4e">dec</a>                          : 1;  <span class="comment">/**&lt; Decrement the offset by OFFSET for the Spi4</span>
<a name="l00581"></a>00581 <span class="comment">                                                         bit selected by BITSEL</span>
<a name="l00582"></a>00582 <span class="comment">                                                         (spx_csr__spi4_dbg_trn_dec) */</span>
<a name="l00583"></a>00583     uint64_t <a class="code" href="structcvmx__spxx__dbg__deskew__ctl_1_1cvmx__spxx__dbg__deskew__ctl__s.html#abb6fde507c34aeab1dbe5c2c40aca588">inc</a>                          : 1;  <span class="comment">/**&lt; Increment the offset by OFFSET for the Spi4</span>
<a name="l00584"></a>00584 <span class="comment">                                                         bit selected by BITSEL</span>
<a name="l00585"></a>00585 <span class="comment">                                                         (spx_csr__spi4_dbg_trn_inc) */</span>
<a name="l00586"></a>00586     uint64_t <a class="code" href="structcvmx__spxx__dbg__deskew__ctl_1_1cvmx__spxx__dbg__deskew__ctl__s.html#acaacd569dc075efd6a3f075fac7634a0">mux</a>                          : 1;  <span class="comment">/**&lt; Set the mux select tap for the Spi4 bit</span>
<a name="l00587"></a>00587 <span class="comment">                                                         selected by BITSEL</span>
<a name="l00588"></a>00588 <span class="comment">                                                         (spx_csr__spi4_dbg_trn_mux) */</span>
<a name="l00589"></a>00589     uint64_t offset                       : 5;  <span class="comment">/**&lt; Adds or subtracts (Based on INC or DEC) the</span>
<a name="l00590"></a>00590 <span class="comment">                                                         offset to Spi4 bit BITSEL.</span>
<a name="l00591"></a>00591 <span class="comment">                                                         (spx_csr__spi4_dbg_trn_offset) */</span>
<a name="l00592"></a>00592     uint64_t <a class="code" href="structcvmx__spxx__dbg__deskew__ctl_1_1cvmx__spxx__dbg__deskew__ctl__s.html#a7685d8a0a8a7b2540f6499fe5a23d520">bitsel</a>                       : 5;  <span class="comment">/**&lt; Select the Spi4 CTL or DAT bit</span>
<a name="l00593"></a>00593 <span class="comment">                                                         15-0 : Spi4 DAT[15:0]</span>
<a name="l00594"></a>00594 <span class="comment">                                                         16   : Spi4 CTL</span>
<a name="l00595"></a>00595 <span class="comment">                                                         - 31-17: Invalid</span>
<a name="l00596"></a>00596 <span class="comment">                                                         (spx_csr__spi4_dbg_trn_bitsel) */</span>
<a name="l00597"></a>00597     uint64_t <a class="code" href="structcvmx__spxx__dbg__deskew__ctl_1_1cvmx__spxx__dbg__deskew__ctl__s.html#a90e6eb081e9b8480d8ace9a214ad1893">offdly</a>                       : 6;  <span class="comment">/**&lt; Set the spx__offset lines to this value when</span>
<a name="l00598"></a>00598 <span class="comment">                                                         not in macro sequence</span>
<a name="l00599"></a>00599 <span class="comment">                                                         (spx_csr__spi4_mac_offdly) */</span>
<a name="l00600"></a>00600     uint64_t <a class="code" href="structcvmx__spxx__dbg__deskew__ctl_1_1cvmx__spxx__dbg__deskew__ctl__s.html#a581da7cefda931276e406d723b88442c">dllfrc</a>                       : 1;  <span class="comment">/**&lt; Force the Spi4 RX DLL to update</span>
<a name="l00601"></a>00601 <span class="comment">                                                         (spx_csr__spi4_dll_force) */</span>
<a name="l00602"></a>00602     uint64_t <a class="code" href="structcvmx__spxx__dbg__deskew__ctl_1_1cvmx__spxx__dbg__deskew__ctl__s.html#adb3fad9f454393df1bd79995a1d99514">dlldis</a>                       : 1;  <span class="comment">/**&lt; Disable sending the update signal to the Spi4</span>
<a name="l00603"></a>00603 <span class="comment">                                                         RX DLL when set</span>
<a name="l00604"></a>00604 <span class="comment">                                                         (spx_csr__spi4_dll_trn_en) */</span>
<a name="l00605"></a>00605 <span class="preprocessor">#else</span>
<a name="l00606"></a><a class="code" href="structcvmx__spxx__dbg__deskew__ctl_1_1cvmx__spxx__dbg__deskew__ctl__s.html#adb3fad9f454393df1bd79995a1d99514">00606</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spxx__dbg__deskew__ctl_1_1cvmx__spxx__dbg__deskew__ctl__s.html#adb3fad9f454393df1bd79995a1d99514">dlldis</a>                       : 1;
<a name="l00607"></a><a class="code" href="structcvmx__spxx__dbg__deskew__ctl_1_1cvmx__spxx__dbg__deskew__ctl__s.html#a581da7cefda931276e406d723b88442c">00607</a>     uint64_t <a class="code" href="structcvmx__spxx__dbg__deskew__ctl_1_1cvmx__spxx__dbg__deskew__ctl__s.html#a581da7cefda931276e406d723b88442c">dllfrc</a>                       : 1;
<a name="l00608"></a><a class="code" href="structcvmx__spxx__dbg__deskew__ctl_1_1cvmx__spxx__dbg__deskew__ctl__s.html#a90e6eb081e9b8480d8ace9a214ad1893">00608</a>     uint64_t <a class="code" href="structcvmx__spxx__dbg__deskew__ctl_1_1cvmx__spxx__dbg__deskew__ctl__s.html#a90e6eb081e9b8480d8ace9a214ad1893">offdly</a>                       : 6;
<a name="l00609"></a><a class="code" href="structcvmx__spxx__dbg__deskew__ctl_1_1cvmx__spxx__dbg__deskew__ctl__s.html#a7685d8a0a8a7b2540f6499fe5a23d520">00609</a>     uint64_t <a class="code" href="structcvmx__spxx__dbg__deskew__ctl_1_1cvmx__spxx__dbg__deskew__ctl__s.html#a7685d8a0a8a7b2540f6499fe5a23d520">bitsel</a>                       : 5;
<a name="l00610"></a><a class="code" href="structcvmx__spxx__dbg__deskew__ctl_1_1cvmx__spxx__dbg__deskew__ctl__s.html#a5236499ef846fd4b2deb149e0666a974">00610</a>     uint64_t offset                       : 5;
<a name="l00611"></a><a class="code" href="structcvmx__spxx__dbg__deskew__ctl_1_1cvmx__spxx__dbg__deskew__ctl__s.html#acaacd569dc075efd6a3f075fac7634a0">00611</a>     uint64_t <a class="code" href="structcvmx__spxx__dbg__deskew__ctl_1_1cvmx__spxx__dbg__deskew__ctl__s.html#acaacd569dc075efd6a3f075fac7634a0">mux</a>                          : 1;
<a name="l00612"></a><a class="code" href="structcvmx__spxx__dbg__deskew__ctl_1_1cvmx__spxx__dbg__deskew__ctl__s.html#abb6fde507c34aeab1dbe5c2c40aca588">00612</a>     uint64_t <a class="code" href="structcvmx__spxx__dbg__deskew__ctl_1_1cvmx__spxx__dbg__deskew__ctl__s.html#abb6fde507c34aeab1dbe5c2c40aca588">inc</a>                          : 1;
<a name="l00613"></a><a class="code" href="structcvmx__spxx__dbg__deskew__ctl_1_1cvmx__spxx__dbg__deskew__ctl__s.html#addd0525624e6a82b6b4f1793d712ba4e">00613</a>     uint64_t <a class="code" href="structcvmx__spxx__dbg__deskew__ctl_1_1cvmx__spxx__dbg__deskew__ctl__s.html#addd0525624e6a82b6b4f1793d712ba4e">dec</a>                          : 1;
<a name="l00614"></a><a class="code" href="structcvmx__spxx__dbg__deskew__ctl_1_1cvmx__spxx__dbg__deskew__ctl__s.html#ac4bce7dbd1d494f208fe48e67d752dcb">00614</a>     uint64_t <a class="code" href="structcvmx__spxx__dbg__deskew__ctl_1_1cvmx__spxx__dbg__deskew__ctl__s.html#ac4bce7dbd1d494f208fe48e67d752dcb">clrdly</a>                       : 1;
<a name="l00615"></a><a class="code" href="structcvmx__spxx__dbg__deskew__ctl_1_1cvmx__spxx__dbg__deskew__ctl__s.html#a67b7ce3eb5d2b5eea77feec126c9e9a5">00615</a>     uint64_t <a class="code" href="structcvmx__spxx__dbg__deskew__ctl_1_1cvmx__spxx__dbg__deskew__ctl__s.html#a67b7ce3eb5d2b5eea77feec126c9e9a5">reserved_22_23</a>               : 2;
<a name="l00616"></a><a class="code" href="structcvmx__spxx__dbg__deskew__ctl_1_1cvmx__spxx__dbg__deskew__ctl__s.html#ab4476e231a530f04289cdacd186f3625">00616</a>     uint64_t <a class="code" href="structcvmx__spxx__dbg__deskew__ctl_1_1cvmx__spxx__dbg__deskew__ctl__s.html#ab4476e231a530f04289cdacd186f3625">sstep</a>                        : 1;
<a name="l00617"></a><a class="code" href="structcvmx__spxx__dbg__deskew__ctl_1_1cvmx__spxx__dbg__deskew__ctl__s.html#af408f3b3d1f679c05bb6377975a7ee9a">00617</a>     uint64_t <a class="code" href="structcvmx__spxx__dbg__deskew__ctl_1_1cvmx__spxx__dbg__deskew__ctl__s.html#af408f3b3d1f679c05bb6377975a7ee9a">sstep_go</a>                     : 1;
<a name="l00618"></a><a class="code" href="structcvmx__spxx__dbg__deskew__ctl_1_1cvmx__spxx__dbg__deskew__ctl__s.html#aa158f0bb14d2e1d913431791c94c8d63">00618</a>     uint64_t <a class="code" href="structcvmx__spxx__dbg__deskew__ctl_1_1cvmx__spxx__dbg__deskew__ctl__s.html#aa158f0bb14d2e1d913431791c94c8d63">reserved_26_27</a>               : 2;
<a name="l00619"></a><a class="code" href="structcvmx__spxx__dbg__deskew__ctl_1_1cvmx__spxx__dbg__deskew__ctl__s.html#abedf4b01dde84c1e6326a62423a0c059">00619</a>     uint64_t <a class="code" href="structcvmx__spxx__dbg__deskew__ctl_1_1cvmx__spxx__dbg__deskew__ctl__s.html#abedf4b01dde84c1e6326a62423a0c059">fall8</a>                        : 1;
<a name="l00620"></a><a class="code" href="structcvmx__spxx__dbg__deskew__ctl_1_1cvmx__spxx__dbg__deskew__ctl__s.html#ad8a7676421b595bfee19c6fc8108cadd">00620</a>     uint64_t <a class="code" href="structcvmx__spxx__dbg__deskew__ctl_1_1cvmx__spxx__dbg__deskew__ctl__s.html#ad8a7676421b595bfee19c6fc8108cadd">fallnop</a>                      : 1;
<a name="l00621"></a><a class="code" href="structcvmx__spxx__dbg__deskew__ctl_1_1cvmx__spxx__dbg__deskew__ctl__s.html#a95a9f317dc97305591235a1db9536f91">00621</a>     uint64_t <a class="code" href="structcvmx__spxx__dbg__deskew__ctl_1_1cvmx__spxx__dbg__deskew__ctl__s.html#a95a9f317dc97305591235a1db9536f91">reserved_30_63</a>               : 34;
<a name="l00622"></a>00622 <span class="preprocessor">#endif</span>
<a name="l00623"></a>00623 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__spxx__dbg__deskew__ctl.html#a3efa6b89f6866d5929e1ba4c278fb0ca">s</a>;
<a name="l00624"></a><a class="code" href="unioncvmx__spxx__dbg__deskew__ctl.html#af6faa753c241a90a23da76a3b2203cbb">00624</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__dbg__deskew__ctl_1_1cvmx__spxx__dbg__deskew__ctl__s.html">cvmx_spxx_dbg_deskew_ctl_s</a>     <a class="code" href="unioncvmx__spxx__dbg__deskew__ctl.html#af6faa753c241a90a23da76a3b2203cbb">cn38xx</a>;
<a name="l00625"></a><a class="code" href="unioncvmx__spxx__dbg__deskew__ctl.html#abc3b2e81bbe19c241dc730416e908bc4">00625</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__dbg__deskew__ctl_1_1cvmx__spxx__dbg__deskew__ctl__s.html">cvmx_spxx_dbg_deskew_ctl_s</a>     <a class="code" href="unioncvmx__spxx__dbg__deskew__ctl.html#abc3b2e81bbe19c241dc730416e908bc4">cn38xxp2</a>;
<a name="l00626"></a><a class="code" href="unioncvmx__spxx__dbg__deskew__ctl.html#a888a2887a26a9c5507391f04c255f168">00626</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__dbg__deskew__ctl_1_1cvmx__spxx__dbg__deskew__ctl__s.html">cvmx_spxx_dbg_deskew_ctl_s</a>     <a class="code" href="unioncvmx__spxx__dbg__deskew__ctl.html#a888a2887a26a9c5507391f04c255f168">cn58xx</a>;
<a name="l00627"></a><a class="code" href="unioncvmx__spxx__dbg__deskew__ctl.html#a7c88d3e06ca6264ecd7502bcb2864c23">00627</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__dbg__deskew__ctl_1_1cvmx__spxx__dbg__deskew__ctl__s.html">cvmx_spxx_dbg_deskew_ctl_s</a>     <a class="code" href="unioncvmx__spxx__dbg__deskew__ctl.html#a7c88d3e06ca6264ecd7502bcb2864c23">cn58xxp1</a>;
<a name="l00628"></a>00628 };
<a name="l00629"></a><a class="code" href="cvmx-spxx-defs_8h.html#a64d91d143bc786ede037e97211fa55ef">00629</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__spxx__dbg__deskew__ctl.html" title="cvmx_spx::_dbg_deskew_ctl">cvmx_spxx_dbg_deskew_ctl</a> <a class="code" href="unioncvmx__spxx__dbg__deskew__ctl.html" title="cvmx_spx::_dbg_deskew_ctl">cvmx_spxx_dbg_deskew_ctl_t</a>;
<a name="l00630"></a>00630 <span class="comment"></span>
<a name="l00631"></a>00631 <span class="comment">/**</span>
<a name="l00632"></a>00632 <span class="comment"> * cvmx_spx#_dbg_deskew_state</span>
<a name="l00633"></a>00633 <span class="comment"> *</span>
<a name="l00634"></a>00634 <span class="comment"> * Notes:</span>
<a name="l00635"></a>00635 <span class="comment"> * These bits are meant as a backdoor to control Spi4 per-bit deskew.  See</span>
<a name="l00636"></a>00636 <span class="comment"> * that Spec for more details.</span>
<a name="l00637"></a>00637 <span class="comment"> */</span>
<a name="l00638"></a><a class="code" href="unioncvmx__spxx__dbg__deskew__state.html">00638</a> <span class="keyword">union </span><a class="code" href="unioncvmx__spxx__dbg__deskew__state.html" title="cvmx_spx::_dbg_deskew_state">cvmx_spxx_dbg_deskew_state</a> {
<a name="l00639"></a><a class="code" href="unioncvmx__spxx__dbg__deskew__state.html#a58038f7d0aa19a821c8274d1058e472a">00639</a>     uint64_t <a class="code" href="unioncvmx__spxx__dbg__deskew__state.html#a58038f7d0aa19a821c8274d1058e472a">u64</a>;
<a name="l00640"></a><a class="code" href="structcvmx__spxx__dbg__deskew__state_1_1cvmx__spxx__dbg__deskew__state__s.html">00640</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__dbg__deskew__state_1_1cvmx__spxx__dbg__deskew__state__s.html">cvmx_spxx_dbg_deskew_state_s</a> {
<a name="l00641"></a>00641 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00642"></a>00642 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spxx__dbg__deskew__state_1_1cvmx__spxx__dbg__deskew__state__s.html#a0c002f4dd69489f8da63dddc1bbd6fef">reserved_9_63</a>                : 55;
<a name="l00643"></a>00643     uint64_t <a class="code" href="structcvmx__spxx__dbg__deskew__state_1_1cvmx__spxx__dbg__deskew__state__s.html#a870163ba7ac07bc3825074b2dfad86e5">testres</a>                      : 1;  <span class="comment">/**&lt; Training Test Mode Result</span>
<a name="l00644"></a>00644 <span class="comment">                                                         (srx_spi4__test_mode_result) */</span>
<a name="l00645"></a>00645     uint64_t <a class="code" href="structcvmx__spxx__dbg__deskew__state_1_1cvmx__spxx__dbg__deskew__state__s.html#acda08444972eb38d000cede61040b3ad">unxterm</a>                      : 1;  <span class="comment">/**&lt; Unexpected training terminiation</span>
<a name="l00646"></a>00646 <span class="comment">                                                         (srx_spi4__top_unxexp_trn_term) */</span>
<a name="l00647"></a>00647     uint64_t <a class="code" href="structcvmx__spxx__dbg__deskew__state_1_1cvmx__spxx__dbg__deskew__state__s.html#ac0253266890d1895b004b69ded2accf1">muxsel</a>                       : 2;  <span class="comment">/**&lt; The mux select value of the bit selected by</span>
<a name="l00648"></a>00648 <span class="comment">                                                         SPX_DBG_DESKEW_CTL[BITSEL]</span>
<a name="l00649"></a>00649 <span class="comment">                                                         (srx_spi4__trn_mux_sel) */</span>
<a name="l00650"></a>00650     uint64_t offset                       : 5;  <span class="comment">/**&lt; The counter value of the bit selected by</span>
<a name="l00651"></a>00651 <span class="comment">                                                         SPX_DBG_DESKEW_CTL[BITSEL]</span>
<a name="l00652"></a>00652 <span class="comment">                                                         (srx_spi4__xcv_tap_select) */</span>
<a name="l00653"></a>00653 <span class="preprocessor">#else</span>
<a name="l00654"></a><a class="code" href="structcvmx__spxx__dbg__deskew__state_1_1cvmx__spxx__dbg__deskew__state__s.html#ad8c03425049608da7b8d883eaa264059">00654</a> <span class="preprocessor"></span>    uint64_t offset                       : 5;
<a name="l00655"></a><a class="code" href="structcvmx__spxx__dbg__deskew__state_1_1cvmx__spxx__dbg__deskew__state__s.html#ac0253266890d1895b004b69ded2accf1">00655</a>     uint64_t <a class="code" href="structcvmx__spxx__dbg__deskew__state_1_1cvmx__spxx__dbg__deskew__state__s.html#ac0253266890d1895b004b69ded2accf1">muxsel</a>                       : 2;
<a name="l00656"></a><a class="code" href="structcvmx__spxx__dbg__deskew__state_1_1cvmx__spxx__dbg__deskew__state__s.html#acda08444972eb38d000cede61040b3ad">00656</a>     uint64_t <a class="code" href="structcvmx__spxx__dbg__deskew__state_1_1cvmx__spxx__dbg__deskew__state__s.html#acda08444972eb38d000cede61040b3ad">unxterm</a>                      : 1;
<a name="l00657"></a><a class="code" href="structcvmx__spxx__dbg__deskew__state_1_1cvmx__spxx__dbg__deskew__state__s.html#a870163ba7ac07bc3825074b2dfad86e5">00657</a>     uint64_t <a class="code" href="structcvmx__spxx__dbg__deskew__state_1_1cvmx__spxx__dbg__deskew__state__s.html#a870163ba7ac07bc3825074b2dfad86e5">testres</a>                      : 1;
<a name="l00658"></a><a class="code" href="structcvmx__spxx__dbg__deskew__state_1_1cvmx__spxx__dbg__deskew__state__s.html#a0c002f4dd69489f8da63dddc1bbd6fef">00658</a>     uint64_t <a class="code" href="structcvmx__spxx__dbg__deskew__state_1_1cvmx__spxx__dbg__deskew__state__s.html#a0c002f4dd69489f8da63dddc1bbd6fef">reserved_9_63</a>                : 55;
<a name="l00659"></a>00659 <span class="preprocessor">#endif</span>
<a name="l00660"></a>00660 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__spxx__dbg__deskew__state.html#a4c01fe81a80622d7443519783c94dbfb">s</a>;
<a name="l00661"></a><a class="code" href="unioncvmx__spxx__dbg__deskew__state.html#ab427232ddb1ca1dc325a57a0a2c6010c">00661</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__dbg__deskew__state_1_1cvmx__spxx__dbg__deskew__state__s.html">cvmx_spxx_dbg_deskew_state_s</a>   <a class="code" href="unioncvmx__spxx__dbg__deskew__state.html#ab427232ddb1ca1dc325a57a0a2c6010c">cn38xx</a>;
<a name="l00662"></a><a class="code" href="unioncvmx__spxx__dbg__deskew__state.html#a9140a85517811b82b3f3ec2a98ffd441">00662</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__dbg__deskew__state_1_1cvmx__spxx__dbg__deskew__state__s.html">cvmx_spxx_dbg_deskew_state_s</a>   <a class="code" href="unioncvmx__spxx__dbg__deskew__state.html#a9140a85517811b82b3f3ec2a98ffd441">cn38xxp2</a>;
<a name="l00663"></a><a class="code" href="unioncvmx__spxx__dbg__deskew__state.html#ab44711edd93ad1f340bf4874939bb8f9">00663</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__dbg__deskew__state_1_1cvmx__spxx__dbg__deskew__state__s.html">cvmx_spxx_dbg_deskew_state_s</a>   <a class="code" href="unioncvmx__spxx__dbg__deskew__state.html#ab44711edd93ad1f340bf4874939bb8f9">cn58xx</a>;
<a name="l00664"></a><a class="code" href="unioncvmx__spxx__dbg__deskew__state.html#aed40f0446220afc93a9edc60e1a7e638">00664</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__dbg__deskew__state_1_1cvmx__spxx__dbg__deskew__state__s.html">cvmx_spxx_dbg_deskew_state_s</a>   <a class="code" href="unioncvmx__spxx__dbg__deskew__state.html#aed40f0446220afc93a9edc60e1a7e638">cn58xxp1</a>;
<a name="l00665"></a>00665 };
<a name="l00666"></a><a class="code" href="cvmx-spxx-defs_8h.html#acc0bff1ace4654a3ef2b745be2bb492a">00666</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__spxx__dbg__deskew__state.html" title="cvmx_spx::_dbg_deskew_state">cvmx_spxx_dbg_deskew_state</a> <a class="code" href="unioncvmx__spxx__dbg__deskew__state.html" title="cvmx_spx::_dbg_deskew_state">cvmx_spxx_dbg_deskew_state_t</a>;
<a name="l00667"></a>00667 <span class="comment"></span>
<a name="l00668"></a>00668 <span class="comment">/**</span>
<a name="l00669"></a>00669 <span class="comment"> * cvmx_spx#_drv_ctl</span>
<a name="l00670"></a>00670 <span class="comment"> *</span>
<a name="l00671"></a>00671 <span class="comment"> * Notes:</span>
<a name="l00672"></a>00672 <span class="comment"> * These bits all come from Duke - he will provide documentation and</span>
<a name="l00673"></a>00673 <span class="comment"> * explanation.  I&apos;ll just butcher it.</span>
<a name="l00674"></a>00674 <span class="comment"> */</span>
<a name="l00675"></a><a class="code" href="unioncvmx__spxx__drv__ctl.html">00675</a> <span class="keyword">union </span><a class="code" href="unioncvmx__spxx__drv__ctl.html" title="cvmx_spx::_drv_ctl">cvmx_spxx_drv_ctl</a> {
<a name="l00676"></a><a class="code" href="unioncvmx__spxx__drv__ctl.html#a6a48385f3556e14d6ba44b2933921ee4">00676</a>     uint64_t <a class="code" href="unioncvmx__spxx__drv__ctl.html#a6a48385f3556e14d6ba44b2933921ee4">u64</a>;
<a name="l00677"></a><a class="code" href="structcvmx__spxx__drv__ctl_1_1cvmx__spxx__drv__ctl__s.html">00677</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__drv__ctl_1_1cvmx__spxx__drv__ctl__s.html">cvmx_spxx_drv_ctl_s</a> {
<a name="l00678"></a>00678 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00679"></a>00679 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spxx__drv__ctl_1_1cvmx__spxx__drv__ctl__s.html#a12b111115914eae8843da8cc88e4b876">reserved_0_63</a>                : 64;
<a name="l00680"></a>00680 <span class="preprocessor">#else</span>
<a name="l00681"></a><a class="code" href="structcvmx__spxx__drv__ctl_1_1cvmx__spxx__drv__ctl__s.html#a12b111115914eae8843da8cc88e4b876">00681</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spxx__drv__ctl_1_1cvmx__spxx__drv__ctl__s.html#a12b111115914eae8843da8cc88e4b876">reserved_0_63</a>                : 64;
<a name="l00682"></a>00682 <span class="preprocessor">#endif</span>
<a name="l00683"></a>00683 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__spxx__drv__ctl.html#a652df5f334e43ad034241d689576e784">s</a>;
<a name="l00684"></a><a class="code" href="structcvmx__spxx__drv__ctl_1_1cvmx__spxx__drv__ctl__cn38xx.html">00684</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__drv__ctl_1_1cvmx__spxx__drv__ctl__cn38xx.html">cvmx_spxx_drv_ctl_cn38xx</a> {
<a name="l00685"></a>00685 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00686"></a>00686 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spxx__drv__ctl_1_1cvmx__spxx__drv__ctl__cn38xx.html#ae2fcc9b65424b28d4cf9671ed532808b">reserved_16_63</a>               : 48;
<a name="l00687"></a>00687     uint64_t <a class="code" href="structcvmx__spxx__drv__ctl_1_1cvmx__spxx__drv__ctl__cn38xx.html#ab9b65f5268751dcf82d238ae9336cb9d">stx4ncmp</a>                     : 4;  <span class="comment">/**&lt; Duke (spx__spi4_tx_nctl_comp) */</span>
<a name="l00688"></a>00688     uint64_t <a class="code" href="structcvmx__spxx__drv__ctl_1_1cvmx__spxx__drv__ctl__cn38xx.html#ad5b48607efeca190f62fe3716f454286">stx4pcmp</a>                     : 4;  <span class="comment">/**&lt; Duke (spx__spi4_tx_pctl_comp) */</span>
<a name="l00689"></a>00689     uint64_t <a class="code" href="structcvmx__spxx__drv__ctl_1_1cvmx__spxx__drv__ctl__cn38xx.html#a25dc8597061a16cdbd6b885b86267730">srx4cmp</a>                      : 8;  <span class="comment">/**&lt; Duke (spx__spi4_rx_rctl_comp) */</span>
<a name="l00690"></a>00690 <span class="preprocessor">#else</span>
<a name="l00691"></a><a class="code" href="structcvmx__spxx__drv__ctl_1_1cvmx__spxx__drv__ctl__cn38xx.html#a25dc8597061a16cdbd6b885b86267730">00691</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spxx__drv__ctl_1_1cvmx__spxx__drv__ctl__cn38xx.html#a25dc8597061a16cdbd6b885b86267730">srx4cmp</a>                      : 8;
<a name="l00692"></a><a class="code" href="structcvmx__spxx__drv__ctl_1_1cvmx__spxx__drv__ctl__cn38xx.html#ad5b48607efeca190f62fe3716f454286">00692</a>     uint64_t <a class="code" href="structcvmx__spxx__drv__ctl_1_1cvmx__spxx__drv__ctl__cn38xx.html#ad5b48607efeca190f62fe3716f454286">stx4pcmp</a>                     : 4;
<a name="l00693"></a><a class="code" href="structcvmx__spxx__drv__ctl_1_1cvmx__spxx__drv__ctl__cn38xx.html#ab9b65f5268751dcf82d238ae9336cb9d">00693</a>     uint64_t <a class="code" href="structcvmx__spxx__drv__ctl_1_1cvmx__spxx__drv__ctl__cn38xx.html#ab9b65f5268751dcf82d238ae9336cb9d">stx4ncmp</a>                     : 4;
<a name="l00694"></a><a class="code" href="structcvmx__spxx__drv__ctl_1_1cvmx__spxx__drv__ctl__cn38xx.html#ae2fcc9b65424b28d4cf9671ed532808b">00694</a>     uint64_t <a class="code" href="structcvmx__spxx__drv__ctl_1_1cvmx__spxx__drv__ctl__cn38xx.html#ae2fcc9b65424b28d4cf9671ed532808b">reserved_16_63</a>               : 48;
<a name="l00695"></a>00695 <span class="preprocessor">#endif</span>
<a name="l00696"></a>00696 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__spxx__drv__ctl.html#aa00cf44f8ee984dc9651b190daf1dc1c">cn38xx</a>;
<a name="l00697"></a><a class="code" href="unioncvmx__spxx__drv__ctl.html#a4ad8e5972b5f308f8c8018ff7e94d1c1">00697</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__drv__ctl_1_1cvmx__spxx__drv__ctl__cn38xx.html">cvmx_spxx_drv_ctl_cn38xx</a>       <a class="code" href="unioncvmx__spxx__drv__ctl.html#a4ad8e5972b5f308f8c8018ff7e94d1c1">cn38xxp2</a>;
<a name="l00698"></a><a class="code" href="structcvmx__spxx__drv__ctl_1_1cvmx__spxx__drv__ctl__cn58xx.html">00698</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__drv__ctl_1_1cvmx__spxx__drv__ctl__cn58xx.html">cvmx_spxx_drv_ctl_cn58xx</a> {
<a name="l00699"></a>00699 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00700"></a>00700 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spxx__drv__ctl_1_1cvmx__spxx__drv__ctl__cn58xx.html#abaa4ffa56f23c833dc176e7066dfb7d1">reserved_24_63</a>               : 40;
<a name="l00701"></a>00701     uint64_t <a class="code" href="structcvmx__spxx__drv__ctl_1_1cvmx__spxx__drv__ctl__cn58xx.html#a3d404a9d0dfe2a394fa14f76e3f19a52">stx4ncmp</a>                     : 4;  <span class="comment">/**&lt; Not used in CN58XX (spx__spi4_tx_nctl_comp) */</span>
<a name="l00702"></a>00702     uint64_t <a class="code" href="structcvmx__spxx__drv__ctl_1_1cvmx__spxx__drv__ctl__cn58xx.html#a365f955d2ae2b759cc459e1f378ce0f4">stx4pcmp</a>                     : 4;  <span class="comment">/**&lt; Not used in CN58XX (spx__spi4_tx_pctl_comp) */</span>
<a name="l00703"></a>00703     uint64_t <a class="code" href="structcvmx__spxx__drv__ctl_1_1cvmx__spxx__drv__ctl__cn58xx.html#ae738a6bdf2df0f68a666d9ea25556fff">reserved_10_15</a>               : 6;
<a name="l00704"></a>00704     uint64_t <a class="code" href="structcvmx__spxx__drv__ctl_1_1cvmx__spxx__drv__ctl__cn58xx.html#a135e038dda36f5ffbb8fb9b3640ffa4b">srx4cmp</a>                      : 10; <span class="comment">/**&lt; Suresh (spx__spi4_rx_rctl_comp)</span>
<a name="l00705"></a>00705 <span class="comment">                                                         Can be used to bypass the RX termination resistor</span>
<a name="l00706"></a>00706 <span class="comment">                                                         value. We have an on-chip RX termination resistor</span>
<a name="l00707"></a>00707 <span class="comment">                                                         compensation control block, which adjusts the</span>
<a name="l00708"></a>00708 <span class="comment">                                                         resistor value to a nominal 100 ohms. This</span>
<a name="l00709"></a>00709 <span class="comment">                                                         register can be used to bypass this automatically</span>
<a name="l00710"></a>00710 <span class="comment">                                                         computed value. */</span>
<a name="l00711"></a>00711 <span class="preprocessor">#else</span>
<a name="l00712"></a><a class="code" href="structcvmx__spxx__drv__ctl_1_1cvmx__spxx__drv__ctl__cn58xx.html#a135e038dda36f5ffbb8fb9b3640ffa4b">00712</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spxx__drv__ctl_1_1cvmx__spxx__drv__ctl__cn58xx.html#a135e038dda36f5ffbb8fb9b3640ffa4b">srx4cmp</a>                      : 10;
<a name="l00713"></a><a class="code" href="structcvmx__spxx__drv__ctl_1_1cvmx__spxx__drv__ctl__cn58xx.html#ae738a6bdf2df0f68a666d9ea25556fff">00713</a>     uint64_t <a class="code" href="structcvmx__spxx__drv__ctl_1_1cvmx__spxx__drv__ctl__cn58xx.html#ae738a6bdf2df0f68a666d9ea25556fff">reserved_10_15</a>               : 6;
<a name="l00714"></a><a class="code" href="structcvmx__spxx__drv__ctl_1_1cvmx__spxx__drv__ctl__cn58xx.html#a365f955d2ae2b759cc459e1f378ce0f4">00714</a>     uint64_t <a class="code" href="structcvmx__spxx__drv__ctl_1_1cvmx__spxx__drv__ctl__cn58xx.html#a365f955d2ae2b759cc459e1f378ce0f4">stx4pcmp</a>                     : 4;
<a name="l00715"></a><a class="code" href="structcvmx__spxx__drv__ctl_1_1cvmx__spxx__drv__ctl__cn58xx.html#a3d404a9d0dfe2a394fa14f76e3f19a52">00715</a>     uint64_t <a class="code" href="structcvmx__spxx__drv__ctl_1_1cvmx__spxx__drv__ctl__cn58xx.html#a3d404a9d0dfe2a394fa14f76e3f19a52">stx4ncmp</a>                     : 4;
<a name="l00716"></a><a class="code" href="structcvmx__spxx__drv__ctl_1_1cvmx__spxx__drv__ctl__cn58xx.html#abaa4ffa56f23c833dc176e7066dfb7d1">00716</a>     uint64_t <a class="code" href="structcvmx__spxx__drv__ctl_1_1cvmx__spxx__drv__ctl__cn58xx.html#abaa4ffa56f23c833dc176e7066dfb7d1">reserved_24_63</a>               : 40;
<a name="l00717"></a>00717 <span class="preprocessor">#endif</span>
<a name="l00718"></a>00718 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__spxx__drv__ctl.html#a02431ad9d1d9e0f893b05c2b2ed2ad34">cn58xx</a>;
<a name="l00719"></a><a class="code" href="unioncvmx__spxx__drv__ctl.html#a16d8f4d209e7b04af859e169a3cd716c">00719</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__drv__ctl_1_1cvmx__spxx__drv__ctl__cn58xx.html">cvmx_spxx_drv_ctl_cn58xx</a>       <a class="code" href="unioncvmx__spxx__drv__ctl.html#a16d8f4d209e7b04af859e169a3cd716c">cn58xxp1</a>;
<a name="l00720"></a>00720 };
<a name="l00721"></a><a class="code" href="cvmx-spxx-defs_8h.html#a484f8092173e184f8bcd1fddf9c7eedf">00721</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__spxx__drv__ctl.html" title="cvmx_spx::_drv_ctl">cvmx_spxx_drv_ctl</a> <a class="code" href="unioncvmx__spxx__drv__ctl.html" title="cvmx_spx::_drv_ctl">cvmx_spxx_drv_ctl_t</a>;
<a name="l00722"></a>00722 <span class="comment"></span>
<a name="l00723"></a>00723 <span class="comment">/**</span>
<a name="l00724"></a>00724 <span class="comment"> * cvmx_spx#_err_ctl</span>
<a name="l00725"></a>00725 <span class="comment"> *</span>
<a name="l00726"></a>00726 <span class="comment"> * SPX_ERR_CTL - Spi error control register</span>
<a name="l00727"></a>00727 <span class="comment"> *</span>
<a name="l00728"></a>00728 <span class="comment"> *</span>
<a name="l00729"></a>00729 <span class="comment"> * Notes:</span>
<a name="l00730"></a>00730 <span class="comment"> * * DIPPAY, DIPCLS, PRTNXA</span>
<a name="l00731"></a>00731 <span class="comment"> * These bits control whether or not the packet&apos;s ERR bit is set when any of</span>
<a name="l00732"></a>00732 <span class="comment"> * the these error is detected.  If the corresponding error&apos;s bit is clear,</span>
<a name="l00733"></a>00733 <span class="comment"> * the packet ERR will be set.  If the error bit is set, the SPX will simply</span>
<a name="l00734"></a>00734 <span class="comment"> * pass through the ERR bit without modifying it in anyway - the error bit</span>
<a name="l00735"></a>00735 <span class="comment"> * may or may not have been set by the transmitter device.</span>
<a name="l00736"></a>00736 <span class="comment"> */</span>
<a name="l00737"></a><a class="code" href="unioncvmx__spxx__err__ctl.html">00737</a> <span class="keyword">union </span><a class="code" href="unioncvmx__spxx__err__ctl.html" title="cvmx_spx::_err_ctl">cvmx_spxx_err_ctl</a> {
<a name="l00738"></a><a class="code" href="unioncvmx__spxx__err__ctl.html#a762d5bfbf93d71d42c9f79e654607918">00738</a>     uint64_t <a class="code" href="unioncvmx__spxx__err__ctl.html#a762d5bfbf93d71d42c9f79e654607918">u64</a>;
<a name="l00739"></a><a class="code" href="structcvmx__spxx__err__ctl_1_1cvmx__spxx__err__ctl__s.html">00739</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__err__ctl_1_1cvmx__spxx__err__ctl__s.html">cvmx_spxx_err_ctl_s</a> {
<a name="l00740"></a>00740 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00741"></a>00741 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spxx__err__ctl_1_1cvmx__spxx__err__ctl__s.html#a03345e3e1c085195ca64ac2e214e59d5">reserved_9_63</a>                : 55;
<a name="l00742"></a>00742     uint64_t <a class="code" href="structcvmx__spxx__err__ctl_1_1cvmx__spxx__err__ctl__s.html#a444670d653ab14043873949654f594eb">prtnxa</a>                       : 1;  <span class="comment">/**&lt; Spi4 - set the ERR bit on packets in which the</span>
<a name="l00743"></a>00743 <span class="comment">                                                         port is out-of-range */</span>
<a name="l00744"></a>00744     uint64_t <a class="code" href="structcvmx__spxx__err__ctl_1_1cvmx__spxx__err__ctl__s.html#a552aad34d796a2e2d38a0fb432d42009">dipcls</a>                       : 1;  <span class="comment">/**&lt; Spi4 DIPERR on closing control words cause the</span>
<a name="l00745"></a>00745 <span class="comment">                                                         ERR bit to be set */</span>
<a name="l00746"></a>00746     uint64_t <a class="code" href="structcvmx__spxx__err__ctl_1_1cvmx__spxx__err__ctl__s.html#a5234b2dd32240666f8afc5e2e8e40303">dippay</a>                       : 1;  <span class="comment">/**&lt; Spi4 DIPERR on payload control words cause the</span>
<a name="l00747"></a>00747 <span class="comment">                                                         ERR bit to be set */</span>
<a name="l00748"></a>00748     uint64_t <a class="code" href="structcvmx__spxx__err__ctl_1_1cvmx__spxx__err__ctl__s.html#aa6cc84414a8f0d0da963985c0cf397f2">reserved_4_5</a>                 : 2;
<a name="l00749"></a>00749     uint64_t <a class="code" href="structcvmx__spxx__err__ctl_1_1cvmx__spxx__err__ctl__s.html#a8b9ec0bf0cf15f9036b443e2410b8d3a">errcnt</a>                       : 4;  <span class="comment">/**&lt; Number of Dip4 errors before bringing down the</span>
<a name="l00750"></a>00750 <span class="comment">                                                         interface */</span>
<a name="l00751"></a>00751 <span class="preprocessor">#else</span>
<a name="l00752"></a><a class="code" href="structcvmx__spxx__err__ctl_1_1cvmx__spxx__err__ctl__s.html#a8b9ec0bf0cf15f9036b443e2410b8d3a">00752</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spxx__err__ctl_1_1cvmx__spxx__err__ctl__s.html#a8b9ec0bf0cf15f9036b443e2410b8d3a">errcnt</a>                       : 4;
<a name="l00753"></a><a class="code" href="structcvmx__spxx__err__ctl_1_1cvmx__spxx__err__ctl__s.html#aa6cc84414a8f0d0da963985c0cf397f2">00753</a>     uint64_t <a class="code" href="structcvmx__spxx__err__ctl_1_1cvmx__spxx__err__ctl__s.html#aa6cc84414a8f0d0da963985c0cf397f2">reserved_4_5</a>                 : 2;
<a name="l00754"></a><a class="code" href="structcvmx__spxx__err__ctl_1_1cvmx__spxx__err__ctl__s.html#a5234b2dd32240666f8afc5e2e8e40303">00754</a>     uint64_t <a class="code" href="structcvmx__spxx__err__ctl_1_1cvmx__spxx__err__ctl__s.html#a5234b2dd32240666f8afc5e2e8e40303">dippay</a>                       : 1;
<a name="l00755"></a><a class="code" href="structcvmx__spxx__err__ctl_1_1cvmx__spxx__err__ctl__s.html#a552aad34d796a2e2d38a0fb432d42009">00755</a>     uint64_t <a class="code" href="structcvmx__spxx__err__ctl_1_1cvmx__spxx__err__ctl__s.html#a552aad34d796a2e2d38a0fb432d42009">dipcls</a>                       : 1;
<a name="l00756"></a><a class="code" href="structcvmx__spxx__err__ctl_1_1cvmx__spxx__err__ctl__s.html#a444670d653ab14043873949654f594eb">00756</a>     uint64_t <a class="code" href="structcvmx__spxx__err__ctl_1_1cvmx__spxx__err__ctl__s.html#a444670d653ab14043873949654f594eb">prtnxa</a>                       : 1;
<a name="l00757"></a><a class="code" href="structcvmx__spxx__err__ctl_1_1cvmx__spxx__err__ctl__s.html#a03345e3e1c085195ca64ac2e214e59d5">00757</a>     uint64_t <a class="code" href="structcvmx__spxx__err__ctl_1_1cvmx__spxx__err__ctl__s.html#a03345e3e1c085195ca64ac2e214e59d5">reserved_9_63</a>                : 55;
<a name="l00758"></a>00758 <span class="preprocessor">#endif</span>
<a name="l00759"></a>00759 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__spxx__err__ctl.html#a66d106445920921f54778ba69347aba6">s</a>;
<a name="l00760"></a><a class="code" href="unioncvmx__spxx__err__ctl.html#a61cfdeb30e8b0fa9506dbc42441890ab">00760</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__err__ctl_1_1cvmx__spxx__err__ctl__s.html">cvmx_spxx_err_ctl_s</a>            <a class="code" href="unioncvmx__spxx__err__ctl.html#a61cfdeb30e8b0fa9506dbc42441890ab">cn38xx</a>;
<a name="l00761"></a><a class="code" href="unioncvmx__spxx__err__ctl.html#a3d08941fcff38f10b47d64eb4f20f32b">00761</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__err__ctl_1_1cvmx__spxx__err__ctl__s.html">cvmx_spxx_err_ctl_s</a>            <a class="code" href="unioncvmx__spxx__err__ctl.html#a3d08941fcff38f10b47d64eb4f20f32b">cn38xxp2</a>;
<a name="l00762"></a><a class="code" href="unioncvmx__spxx__err__ctl.html#af29062e6165cce37513102943929aff4">00762</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__err__ctl_1_1cvmx__spxx__err__ctl__s.html">cvmx_spxx_err_ctl_s</a>            <a class="code" href="unioncvmx__spxx__err__ctl.html#af29062e6165cce37513102943929aff4">cn58xx</a>;
<a name="l00763"></a><a class="code" href="unioncvmx__spxx__err__ctl.html#a27fcd2504e012440d0f7e9330c5a4768">00763</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__err__ctl_1_1cvmx__spxx__err__ctl__s.html">cvmx_spxx_err_ctl_s</a>            <a class="code" href="unioncvmx__spxx__err__ctl.html#a27fcd2504e012440d0f7e9330c5a4768">cn58xxp1</a>;
<a name="l00764"></a>00764 };
<a name="l00765"></a><a class="code" href="cvmx-spxx-defs_8h.html#ae4c90c17c69c003149134fb199dbe02f">00765</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__spxx__err__ctl.html" title="cvmx_spx::_err_ctl">cvmx_spxx_err_ctl</a> <a class="code" href="unioncvmx__spxx__err__ctl.html" title="cvmx_spx::_err_ctl">cvmx_spxx_err_ctl_t</a>;
<a name="l00766"></a>00766 <span class="comment"></span>
<a name="l00767"></a>00767 <span class="comment">/**</span>
<a name="l00768"></a>00768 <span class="comment"> * cvmx_spx#_int_dat</span>
<a name="l00769"></a>00769 <span class="comment"> *</span>
<a name="l00770"></a>00770 <span class="comment"> * SPX_INT_DAT - Interrupt Data Register</span>
<a name="l00771"></a>00771 <span class="comment"> *</span>
<a name="l00772"></a>00772 <span class="comment"> *</span>
<a name="l00773"></a>00773 <span class="comment"> * Notes:</span>
<a name="l00774"></a>00774 <span class="comment"> * Note: The SPX_INT_DAT[MUL] bit is set when multiple errors have been</span>
<a name="l00775"></a>00775 <span class="comment"> * detected that would set any of the data fields: PRT, RSVOP, and CALBNK.</span>
<a name="l00776"></a>00776 <span class="comment"> *</span>
<a name="l00777"></a>00777 <span class="comment"> * The following errors will cause MUL to assert for PRT conflicts.</span>
<a name="l00778"></a>00778 <span class="comment"> * - ABNORM</span>
<a name="l00779"></a>00779 <span class="comment"> * - APERR</span>
<a name="l00780"></a>00780 <span class="comment"> * - DPERR</span>
<a name="l00781"></a>00781 <span class="comment"> *</span>
<a name="l00782"></a>00782 <span class="comment"> * The following errors will cause MUL to assert for RSVOP conflicts.</span>
<a name="l00783"></a>00783 <span class="comment"> * - RSVERR</span>
<a name="l00784"></a>00784 <span class="comment"> *</span>
<a name="l00785"></a>00785 <span class="comment"> * The following errors will cause MUL to assert for CALBNK conflicts.</span>
<a name="l00786"></a>00786 <span class="comment"> * - CALERR</span>
<a name="l00787"></a>00787 <span class="comment"> *</span>
<a name="l00788"></a>00788 <span class="comment"> * The following errors will cause MUL to assert if multiple interrupts are</span>
<a name="l00789"></a>00789 <span class="comment"> * asserted.</span>
<a name="l00790"></a>00790 <span class="comment"> * - TPAOVR</span>
<a name="l00791"></a>00791 <span class="comment"> *</span>
<a name="l00792"></a>00792 <span class="comment"> * The MUL bit will be cleared once all outstanding errors have been</span>
<a name="l00793"></a>00793 <span class="comment"> * cleared by software (not just MUL errors - all errors).</span>
<a name="l00794"></a>00794 <span class="comment"> */</span>
<a name="l00795"></a><a class="code" href="unioncvmx__spxx__int__dat.html">00795</a> <span class="keyword">union </span><a class="code" href="unioncvmx__spxx__int__dat.html" title="cvmx_spx::_int_dat">cvmx_spxx_int_dat</a> {
<a name="l00796"></a><a class="code" href="unioncvmx__spxx__int__dat.html#a5b59bb8d69e785c9ab3508dbccfe18c5">00796</a>     uint64_t <a class="code" href="unioncvmx__spxx__int__dat.html#a5b59bb8d69e785c9ab3508dbccfe18c5">u64</a>;
<a name="l00797"></a><a class="code" href="structcvmx__spxx__int__dat_1_1cvmx__spxx__int__dat__s.html">00797</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__int__dat_1_1cvmx__spxx__int__dat__s.html">cvmx_spxx_int_dat_s</a> {
<a name="l00798"></a>00798 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00799"></a>00799 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spxx__int__dat_1_1cvmx__spxx__int__dat__s.html#adfa66bd9c73e4035086c77fac2af5481">reserved_32_63</a>               : 32;
<a name="l00800"></a>00800     uint64_t <a class="code" href="structcvmx__spxx__int__dat_1_1cvmx__spxx__int__dat__s.html#ad2759eb09487ddd8d015f791b4b85fef">mul</a>                          : 1;  <span class="comment">/**&lt; Multiple errors have occured */</span>
<a name="l00801"></a>00801     uint64_t <a class="code" href="structcvmx__spxx__int__dat_1_1cvmx__spxx__int__dat__s.html#a50051455fc9ac8cb484ee3e7fd06a121">reserved_14_30</a>               : 17;
<a name="l00802"></a>00802     uint64_t <a class="code" href="structcvmx__spxx__int__dat_1_1cvmx__spxx__int__dat__s.html#a01d5d86cd88d12e1b384804683d45b8c">calbnk</a>                       : 2;  <span class="comment">/**&lt; Spi4 Calendar table parity error bank */</span>
<a name="l00803"></a>00803     uint64_t <a class="code" href="structcvmx__spxx__int__dat_1_1cvmx__spxx__int__dat__s.html#abeec50d3de9754b5b9d34267b838fc5d">rsvop</a>                        : 4;  <span class="comment">/**&lt; Spi4 reserved control word */</span>
<a name="l00804"></a>00804     uint64_t <a class="code" href="structcvmx__spxx__int__dat_1_1cvmx__spxx__int__dat__s.html#a6aca0112b66d19d8320a7e465bf8ddf8">prt</a>                          : 8;  <span class="comment">/**&lt; Port associated with error */</span>
<a name="l00805"></a>00805 <span class="preprocessor">#else</span>
<a name="l00806"></a><a class="code" href="structcvmx__spxx__int__dat_1_1cvmx__spxx__int__dat__s.html#a6aca0112b66d19d8320a7e465bf8ddf8">00806</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spxx__int__dat_1_1cvmx__spxx__int__dat__s.html#a6aca0112b66d19d8320a7e465bf8ddf8">prt</a>                          : 8;
<a name="l00807"></a><a class="code" href="structcvmx__spxx__int__dat_1_1cvmx__spxx__int__dat__s.html#abeec50d3de9754b5b9d34267b838fc5d">00807</a>     uint64_t <a class="code" href="structcvmx__spxx__int__dat_1_1cvmx__spxx__int__dat__s.html#abeec50d3de9754b5b9d34267b838fc5d">rsvop</a>                        : 4;
<a name="l00808"></a><a class="code" href="structcvmx__spxx__int__dat_1_1cvmx__spxx__int__dat__s.html#a01d5d86cd88d12e1b384804683d45b8c">00808</a>     uint64_t <a class="code" href="structcvmx__spxx__int__dat_1_1cvmx__spxx__int__dat__s.html#a01d5d86cd88d12e1b384804683d45b8c">calbnk</a>                       : 2;
<a name="l00809"></a><a class="code" href="structcvmx__spxx__int__dat_1_1cvmx__spxx__int__dat__s.html#a50051455fc9ac8cb484ee3e7fd06a121">00809</a>     uint64_t <a class="code" href="structcvmx__spxx__int__dat_1_1cvmx__spxx__int__dat__s.html#a50051455fc9ac8cb484ee3e7fd06a121">reserved_14_30</a>               : 17;
<a name="l00810"></a><a class="code" href="structcvmx__spxx__int__dat_1_1cvmx__spxx__int__dat__s.html#ad2759eb09487ddd8d015f791b4b85fef">00810</a>     uint64_t <a class="code" href="structcvmx__spxx__int__dat_1_1cvmx__spxx__int__dat__s.html#ad2759eb09487ddd8d015f791b4b85fef">mul</a>                          : 1;
<a name="l00811"></a><a class="code" href="structcvmx__spxx__int__dat_1_1cvmx__spxx__int__dat__s.html#adfa66bd9c73e4035086c77fac2af5481">00811</a>     uint64_t <a class="code" href="structcvmx__spxx__int__dat_1_1cvmx__spxx__int__dat__s.html#adfa66bd9c73e4035086c77fac2af5481">reserved_32_63</a>               : 32;
<a name="l00812"></a>00812 <span class="preprocessor">#endif</span>
<a name="l00813"></a>00813 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__spxx__int__dat.html#ac417e32daee30316c2f4a38f473fe9b4">s</a>;
<a name="l00814"></a><a class="code" href="unioncvmx__spxx__int__dat.html#a5626ced80b247709fbb225d1284ac7ce">00814</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__int__dat_1_1cvmx__spxx__int__dat__s.html">cvmx_spxx_int_dat_s</a>            <a class="code" href="unioncvmx__spxx__int__dat.html#a5626ced80b247709fbb225d1284ac7ce">cn38xx</a>;
<a name="l00815"></a><a class="code" href="unioncvmx__spxx__int__dat.html#aebcd9e687967852f7b29155b943e88e2">00815</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__int__dat_1_1cvmx__spxx__int__dat__s.html">cvmx_spxx_int_dat_s</a>            <a class="code" href="unioncvmx__spxx__int__dat.html#aebcd9e687967852f7b29155b943e88e2">cn38xxp2</a>;
<a name="l00816"></a><a class="code" href="unioncvmx__spxx__int__dat.html#a83c08b8a733070302fdff01ea9c754cf">00816</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__int__dat_1_1cvmx__spxx__int__dat__s.html">cvmx_spxx_int_dat_s</a>            <a class="code" href="unioncvmx__spxx__int__dat.html#a83c08b8a733070302fdff01ea9c754cf">cn58xx</a>;
<a name="l00817"></a><a class="code" href="unioncvmx__spxx__int__dat.html#a9fc9540c7a005e5e5759fafb3510ffe3">00817</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__int__dat_1_1cvmx__spxx__int__dat__s.html">cvmx_spxx_int_dat_s</a>            <a class="code" href="unioncvmx__spxx__int__dat.html#a9fc9540c7a005e5e5759fafb3510ffe3">cn58xxp1</a>;
<a name="l00818"></a>00818 };
<a name="l00819"></a><a class="code" href="cvmx-spxx-defs_8h.html#adaf76bc66e1bf5f366a2346203bfa62c">00819</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__spxx__int__dat.html" title="cvmx_spx::_int_dat">cvmx_spxx_int_dat</a> <a class="code" href="unioncvmx__spxx__int__dat.html" title="cvmx_spx::_int_dat">cvmx_spxx_int_dat_t</a>;
<a name="l00820"></a>00820 <span class="comment"></span>
<a name="l00821"></a>00821 <span class="comment">/**</span>
<a name="l00822"></a>00822 <span class="comment"> * cvmx_spx#_int_msk</span>
<a name="l00823"></a>00823 <span class="comment"> *</span>
<a name="l00824"></a>00824 <span class="comment"> * SPX_INT_MSK - Interrupt Mask Register</span>
<a name="l00825"></a>00825 <span class="comment"> *</span>
<a name="l00826"></a>00826 <span class="comment"> */</span>
<a name="l00827"></a><a class="code" href="unioncvmx__spxx__int__msk.html">00827</a> <span class="keyword">union </span><a class="code" href="unioncvmx__spxx__int__msk.html" title="cvmx_spx::_int_msk">cvmx_spxx_int_msk</a> {
<a name="l00828"></a><a class="code" href="unioncvmx__spxx__int__msk.html#a15b119f205cb1629b6074a420ef536ee">00828</a>     uint64_t <a class="code" href="unioncvmx__spxx__int__msk.html#a15b119f205cb1629b6074a420ef536ee">u64</a>;
<a name="l00829"></a><a class="code" href="structcvmx__spxx__int__msk_1_1cvmx__spxx__int__msk__s.html">00829</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__int__msk_1_1cvmx__spxx__int__msk__s.html">cvmx_spxx_int_msk_s</a> {
<a name="l00830"></a>00830 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00831"></a>00831 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spxx__int__msk_1_1cvmx__spxx__int__msk__s.html#aabe0f94644122a0be0b112c283f426b8">reserved_12_63</a>               : 52;
<a name="l00832"></a>00832     uint64_t <a class="code" href="structcvmx__spxx__int__msk_1_1cvmx__spxx__int__msk__s.html#a82d6f708e004a201a88ef3fc6932e1b3">calerr</a>                       : 1;  <span class="comment">/**&lt; Spi4 Calendar table parity error */</span>
<a name="l00833"></a>00833     uint64_t <a class="code" href="structcvmx__spxx__int__msk_1_1cvmx__spxx__int__msk__s.html#ac0aa94618300866d5316113997e37d4a">syncerr</a>                      : 1;  <span class="comment">/**&lt; Consecutive Spi4 DIP4 errors have exceeded</span>
<a name="l00834"></a>00834 <span class="comment">                                                         SPX_ERR_CTL[ERRCNT] */</span>
<a name="l00835"></a>00835     uint64_t <a class="code" href="structcvmx__spxx__int__msk_1_1cvmx__spxx__int__msk__s.html#a3085681f2dcfbf5633331d995e289b2f">diperr</a>                       : 1;  <span class="comment">/**&lt; Spi4 DIP4 error */</span>
<a name="l00836"></a>00836     uint64_t <a class="code" href="structcvmx__spxx__int__msk_1_1cvmx__spxx__int__msk__s.html#a4b205792493c6e5536eee2e86bbfe5bb">tpaovr</a>                       : 1;  <span class="comment">/**&lt; Selected port has hit TPA overflow */</span>
<a name="l00837"></a>00837     uint64_t <a class="code" href="structcvmx__spxx__int__msk_1_1cvmx__spxx__int__msk__s.html#a9210129f43959533b369fac98e454142">rsverr</a>                       : 1;  <span class="comment">/**&lt; Spi4 reserved control word detected */</span>
<a name="l00838"></a>00838     uint64_t <a class="code" href="structcvmx__spxx__int__msk_1_1cvmx__spxx__int__msk__s.html#a81d18d5c39ae59f4491b1c783ea37f8a">drwnng</a>                       : 1;  <span class="comment">/**&lt; Spi4 receive FIFO drowning/overflow */</span>
<a name="l00839"></a>00839     uint64_t <a class="code" href="structcvmx__spxx__int__msk_1_1cvmx__spxx__int__msk__s.html#a5fc0872389ea97abe23a6966c767f833">clserr</a>                       : 1;  <span class="comment">/**&lt; Spi4 packet closed on non-16B alignment without EOP */</span>
<a name="l00840"></a>00840     uint64_t <a class="code" href="structcvmx__spxx__int__msk_1_1cvmx__spxx__int__msk__s.html#ac39668d91db4854af2a30722e9261129">spiovr</a>                       : 1;  <span class="comment">/**&lt; Spi async FIFO overflow (Spi3 or Spi4) */</span>
<a name="l00841"></a>00841     uint64_t <a class="code" href="structcvmx__spxx__int__msk_1_1cvmx__spxx__int__msk__s.html#a5aa1091f7e8a8510b4b798d12ca40c2f">reserved_2_3</a>                 : 2;
<a name="l00842"></a>00842     uint64_t <a class="code" href="structcvmx__spxx__int__msk_1_1cvmx__spxx__int__msk__s.html#ab142576d843259607f21f704153ed181">abnorm</a>                       : 1;  <span class="comment">/**&lt; Abnormal packet termination (ERR bit) */</span>
<a name="l00843"></a>00843     uint64_t <a class="code" href="structcvmx__spxx__int__msk_1_1cvmx__spxx__int__msk__s.html#a6a4acc35b95776424add202344d227c8">prtnxa</a>                       : 1;  <span class="comment">/**&lt; Port out of range */</span>
<a name="l00844"></a>00844 <span class="preprocessor">#else</span>
<a name="l00845"></a><a class="code" href="structcvmx__spxx__int__msk_1_1cvmx__spxx__int__msk__s.html#a6a4acc35b95776424add202344d227c8">00845</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spxx__int__msk_1_1cvmx__spxx__int__msk__s.html#a6a4acc35b95776424add202344d227c8">prtnxa</a>                       : 1;
<a name="l00846"></a><a class="code" href="structcvmx__spxx__int__msk_1_1cvmx__spxx__int__msk__s.html#ab142576d843259607f21f704153ed181">00846</a>     uint64_t <a class="code" href="structcvmx__spxx__int__msk_1_1cvmx__spxx__int__msk__s.html#ab142576d843259607f21f704153ed181">abnorm</a>                       : 1;
<a name="l00847"></a><a class="code" href="structcvmx__spxx__int__msk_1_1cvmx__spxx__int__msk__s.html#a5aa1091f7e8a8510b4b798d12ca40c2f">00847</a>     uint64_t <a class="code" href="structcvmx__spxx__int__msk_1_1cvmx__spxx__int__msk__s.html#a5aa1091f7e8a8510b4b798d12ca40c2f">reserved_2_3</a>                 : 2;
<a name="l00848"></a><a class="code" href="structcvmx__spxx__int__msk_1_1cvmx__spxx__int__msk__s.html#ac39668d91db4854af2a30722e9261129">00848</a>     uint64_t <a class="code" href="structcvmx__spxx__int__msk_1_1cvmx__spxx__int__msk__s.html#ac39668d91db4854af2a30722e9261129">spiovr</a>                       : 1;
<a name="l00849"></a><a class="code" href="structcvmx__spxx__int__msk_1_1cvmx__spxx__int__msk__s.html#a5fc0872389ea97abe23a6966c767f833">00849</a>     uint64_t <a class="code" href="structcvmx__spxx__int__msk_1_1cvmx__spxx__int__msk__s.html#a5fc0872389ea97abe23a6966c767f833">clserr</a>                       : 1;
<a name="l00850"></a><a class="code" href="structcvmx__spxx__int__msk_1_1cvmx__spxx__int__msk__s.html#a81d18d5c39ae59f4491b1c783ea37f8a">00850</a>     uint64_t <a class="code" href="structcvmx__spxx__int__msk_1_1cvmx__spxx__int__msk__s.html#a81d18d5c39ae59f4491b1c783ea37f8a">drwnng</a>                       : 1;
<a name="l00851"></a><a class="code" href="structcvmx__spxx__int__msk_1_1cvmx__spxx__int__msk__s.html#a9210129f43959533b369fac98e454142">00851</a>     uint64_t <a class="code" href="structcvmx__spxx__int__msk_1_1cvmx__spxx__int__msk__s.html#a9210129f43959533b369fac98e454142">rsverr</a>                       : 1;
<a name="l00852"></a><a class="code" href="structcvmx__spxx__int__msk_1_1cvmx__spxx__int__msk__s.html#a4b205792493c6e5536eee2e86bbfe5bb">00852</a>     uint64_t <a class="code" href="structcvmx__spxx__int__msk_1_1cvmx__spxx__int__msk__s.html#a4b205792493c6e5536eee2e86bbfe5bb">tpaovr</a>                       : 1;
<a name="l00853"></a><a class="code" href="structcvmx__spxx__int__msk_1_1cvmx__spxx__int__msk__s.html#a3085681f2dcfbf5633331d995e289b2f">00853</a>     uint64_t <a class="code" href="structcvmx__spxx__int__msk_1_1cvmx__spxx__int__msk__s.html#a3085681f2dcfbf5633331d995e289b2f">diperr</a>                       : 1;
<a name="l00854"></a><a class="code" href="structcvmx__spxx__int__msk_1_1cvmx__spxx__int__msk__s.html#ac0aa94618300866d5316113997e37d4a">00854</a>     uint64_t <a class="code" href="structcvmx__spxx__int__msk_1_1cvmx__spxx__int__msk__s.html#ac0aa94618300866d5316113997e37d4a">syncerr</a>                      : 1;
<a name="l00855"></a><a class="code" href="structcvmx__spxx__int__msk_1_1cvmx__spxx__int__msk__s.html#a82d6f708e004a201a88ef3fc6932e1b3">00855</a>     uint64_t <a class="code" href="structcvmx__spxx__int__msk_1_1cvmx__spxx__int__msk__s.html#a82d6f708e004a201a88ef3fc6932e1b3">calerr</a>                       : 1;
<a name="l00856"></a><a class="code" href="structcvmx__spxx__int__msk_1_1cvmx__spxx__int__msk__s.html#aabe0f94644122a0be0b112c283f426b8">00856</a>     uint64_t <a class="code" href="structcvmx__spxx__int__msk_1_1cvmx__spxx__int__msk__s.html#aabe0f94644122a0be0b112c283f426b8">reserved_12_63</a>               : 52;
<a name="l00857"></a>00857 <span class="preprocessor">#endif</span>
<a name="l00858"></a>00858 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__spxx__int__msk.html#ad1b4aedf3088dfb5ca179e8b645e57fd">s</a>;
<a name="l00859"></a><a class="code" href="unioncvmx__spxx__int__msk.html#a2ef1f5851c65fc7d5a17f00d0b7d676a">00859</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__int__msk_1_1cvmx__spxx__int__msk__s.html">cvmx_spxx_int_msk_s</a>            <a class="code" href="unioncvmx__spxx__int__msk.html#a2ef1f5851c65fc7d5a17f00d0b7d676a">cn38xx</a>;
<a name="l00860"></a><a class="code" href="unioncvmx__spxx__int__msk.html#a188f3b80dce5550a7953a3e6824c00c3">00860</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__int__msk_1_1cvmx__spxx__int__msk__s.html">cvmx_spxx_int_msk_s</a>            <a class="code" href="unioncvmx__spxx__int__msk.html#a188f3b80dce5550a7953a3e6824c00c3">cn38xxp2</a>;
<a name="l00861"></a><a class="code" href="unioncvmx__spxx__int__msk.html#a0e2923b6b8a2dec10d6cb3f9e4b57d7d">00861</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__int__msk_1_1cvmx__spxx__int__msk__s.html">cvmx_spxx_int_msk_s</a>            <a class="code" href="unioncvmx__spxx__int__msk.html#a0e2923b6b8a2dec10d6cb3f9e4b57d7d">cn58xx</a>;
<a name="l00862"></a><a class="code" href="unioncvmx__spxx__int__msk.html#aba529d5282a118fbaa72a04f27e1c0eb">00862</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__int__msk_1_1cvmx__spxx__int__msk__s.html">cvmx_spxx_int_msk_s</a>            <a class="code" href="unioncvmx__spxx__int__msk.html#aba529d5282a118fbaa72a04f27e1c0eb">cn58xxp1</a>;
<a name="l00863"></a>00863 };
<a name="l00864"></a><a class="code" href="cvmx-spxx-defs_8h.html#a6c15b07d27491957e7c9b40b2da8c710">00864</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__spxx__int__msk.html" title="cvmx_spx::_int_msk">cvmx_spxx_int_msk</a> <a class="code" href="unioncvmx__spxx__int__msk.html" title="cvmx_spx::_int_msk">cvmx_spxx_int_msk_t</a>;
<a name="l00865"></a>00865 <span class="comment"></span>
<a name="l00866"></a>00866 <span class="comment">/**</span>
<a name="l00867"></a>00867 <span class="comment"> * cvmx_spx#_int_reg</span>
<a name="l00868"></a>00868 <span class="comment"> *</span>
<a name="l00869"></a>00869 <span class="comment"> * SPX_INT_REG - Interrupt Register</span>
<a name="l00870"></a>00870 <span class="comment"> *</span>
<a name="l00871"></a>00871 <span class="comment"> *</span>
<a name="l00872"></a>00872 <span class="comment"> * Notes:</span>
<a name="l00873"></a>00873 <span class="comment"> * * PRTNXA</span>
<a name="l00874"></a>00874 <span class="comment"> *   This error indicates that the port on the Spi bus was not a valid port</span>
<a name="l00875"></a>00875 <span class="comment"> *   for the system.  Spi4 accesses occur on payload control bit-times. The</span>
<a name="l00876"></a>00876 <span class="comment"> *   SRX can be configured with the exact number of ports available (by</span>
<a name="l00877"></a>00877 <span class="comment"> *   SRX_COM_CTL[PRTS] register).  Any Spi access to anthing outside the range</span>
<a name="l00878"></a>00878 <span class="comment"> *   of 0 .. (SRX_COM_CTL[PRTS] - 1) is considered an error.  The offending</span>
<a name="l00879"></a>00879 <span class="comment"> *   port is logged in SPX_INT_DAT[PRT] if there are no pending interrupts in</span>
<a name="l00880"></a>00880 <span class="comment"> *   SPX_INT_REG that require SPX_INT_DAT[PRT].</span>
<a name="l00881"></a>00881 <span class="comment"> *</span>
<a name="l00882"></a>00882 <span class="comment"> *   SRX will not drop the packet with the bogus port address.  Instead, the</span>
<a name="l00883"></a>00883 <span class="comment"> *   port will be mapped into the supported port range.  The remapped address</span>
<a name="l00884"></a>00884 <span class="comment"> *   in simply...</span>
<a name="l00885"></a>00885 <span class="comment"> *</span>
<a name="l00886"></a>00886 <span class="comment"> *            Address = [ interfaceId, ADR[3:0] ]</span>
<a name="l00887"></a>00887 <span class="comment"> *</span>
<a name="l00888"></a>00888 <span class="comment"> *   If the SPX detects that a PRTNXA error has occured, the packet will</span>
<a name="l00889"></a>00889 <span class="comment"> *   have its ERR bit set (or&apos;ed in with the ERR bit from the transmitter)</span>
<a name="l00890"></a>00890 <span class="comment"> *   if the SPX_ERR_CTL[PRTNXA] bit is clear.</span>
<a name="l00891"></a>00891 <span class="comment"> *</span>
<a name="l00892"></a>00892 <span class="comment"> *   In Spi4 mode, SPX will generate an interrupt for every 8B data burst</span>
<a name="l00893"></a>00893 <span class="comment"> *   associated with the invalid address.  The SPX_INT_DAT[MUL] bit will never</span>
<a name="l00894"></a>00894 <span class="comment"> *   be set.</span>
<a name="l00895"></a>00895 <span class="comment"> *</span>
<a name="l00896"></a>00896 <span class="comment"> * * ABNORM</span>
<a name="l00897"></a>00897 <span class="comment"> *   This bit simply indicates that a given packet had abnormal terminiation.</span>
<a name="l00898"></a>00898 <span class="comment"> *   In Spi4 mode, this means that packet completed with an EOPS[1:0] code of</span>
<a name="l00899"></a>00899 <span class="comment"> *   2&apos;b01.  This error can also be thought of as the application specific</span>
<a name="l00900"></a>00900 <span class="comment"> *   error (as mentioned in the Spi4 spec).  The offending port is logged in</span>
<a name="l00901"></a>00901 <span class="comment"> *   SPX_INT_DAT[PRT] if there are no pending interrupts in SPX_INT_REG that</span>
<a name="l00902"></a>00902 <span class="comment"> *   require SPX_INT_DAT[PRT].</span>
<a name="l00903"></a>00903 <span class="comment"> *</span>
<a name="l00904"></a>00904 <span class="comment"> *   The ABNORM error is only raised when the ERR bit that comes from the</span>
<a name="l00905"></a>00905 <span class="comment"> *   Spi interface is set.  It will never assert if any internal condition</span>
<a name="l00906"></a>00906 <span class="comment"> *   causes the ERR bit to assert (e.g. PRTNXA or DPERR).</span>
<a name="l00907"></a>00907 <span class="comment"> *</span>
<a name="l00908"></a>00908 <span class="comment"> * * SPIOVR</span>
<a name="l00909"></a>00909 <span class="comment"> *   This error indicates that the FIFOs that manage the async crossing from</span>
<a name="l00910"></a>00910 <span class="comment"> *   the Spi clocks to the core clock domains have overflowed.  This is a</span>
<a name="l00911"></a>00911 <span class="comment"> *   fatal error and can cause much data/control corruption since ticks will</span>
<a name="l00912"></a>00912 <span class="comment"> *   be dropped and reordered.  This is purely a function of clock ratios and</span>
<a name="l00913"></a>00913 <span class="comment"> *   correct system ratios should make this an impossible condition.</span>
<a name="l00914"></a>00914 <span class="comment"> *</span>
<a name="l00915"></a>00915 <span class="comment"> * * CLSERR</span>
<a name="l00916"></a>00916 <span class="comment"> *   This is a Spi4 error that indicates that a given data transfer burst</span>
<a name="l00917"></a>00917 <span class="comment"> *   that did not terminate with an EOP, did not end with the 16B alignment</span>
<a name="l00918"></a>00918 <span class="comment"> *   as per the Spi4 spec.  The offending port cannot be logged since the</span>
<a name="l00919"></a>00919 <span class="comment"> *   block does not know the streamm terminated until the port switches.</span>
<a name="l00920"></a>00920 <span class="comment"> *   At that time, that packet has already been pushed down the pipe.</span>
<a name="l00921"></a>00921 <span class="comment"> *</span>
<a name="l00922"></a>00922 <span class="comment"> *   The CLSERR bit does not actually check the Spi4 burst - just how data</span>
<a name="l00923"></a>00923 <span class="comment"> *   is accumulated for the downstream logic.  Bursts that are separted by</span>
<a name="l00924"></a>00924 <span class="comment"> *   idles or training will still be merged into accumulated transfers and</span>
<a name="l00925"></a>00925 <span class="comment"> *   will not fire the CLSERR condition.  The checker is really checking</span>
<a name="l00926"></a>00926 <span class="comment"> *   non-8B aligned, non-EOP data ticks that are sent downstream.  These</span>
<a name="l00927"></a>00927 <span class="comment"> *   ticks are what will really mess up the core.</span>
<a name="l00928"></a>00928 <span class="comment"> *</span>
<a name="l00929"></a>00929 <span class="comment"> *   This is an expensive fix, so we&apos;ll probably let it ride.  We never</span>
<a name="l00930"></a>00930 <span class="comment"> *   claim to check Spi4 protocol anyway.</span>
<a name="l00931"></a>00931 <span class="comment"> *</span>
<a name="l00932"></a>00932 <span class="comment"> * * DRWNNG</span>
<a name="l00933"></a>00933 <span class="comment"> *   This error indicates that the Spi4 FIFO that services the GMX has</span>
<a name="l00934"></a>00934 <span class="comment"> *   overflowed.  Like the SPIOVR error condition, correct system ratios</span>
<a name="l00935"></a>00935 <span class="comment"> *   should make this an impossible condition.</span>
<a name="l00936"></a>00936 <span class="comment"> *</span>
<a name="l00937"></a>00937 <span class="comment"> * * RSVERR</span>
<a name="l00938"></a>00938 <span class="comment"> *   This Spi4 error indicates that the Spi4 receiver has seen a reserve</span>
<a name="l00939"></a>00939 <span class="comment"> *   control packet.  A reserve control packet is an invalid combiniation</span>
<a name="l00940"></a>00940 <span class="comment"> *   of bits on DAT[15:12].  Basically this is DAT[15] == 1&apos;b0 and DAT[12]</span>
<a name="l00941"></a>00941 <span class="comment"> *   == 1&apos;b1 (an SOP without a payload command).  The RSVERR indicates an</span>
<a name="l00942"></a>00942 <span class="comment"> *   error has occured and SPX_INT_DAT[RSVOP] holds the first reserved</span>
<a name="l00943"></a>00943 <span class="comment"> *   opcode and will be set if there are no pending interrupts in</span>
<a name="l00944"></a>00944 <span class="comment"> *   SPX_INT_REG that require SPX_INT_DAT[RSVOP].</span>
<a name="l00945"></a>00945 <span class="comment"> *</span>
<a name="l00946"></a>00946 <span class="comment"> * * TPAOVR</span>
<a name="l00947"></a>00947 <span class="comment"> *   This bit indicates that the TPA Watcher has flagged an event.  See the</span>
<a name="l00948"></a>00948 <span class="comment"> *   TPA Watcher for a more detailed discussion.</span>
<a name="l00949"></a>00949 <span class="comment"> *</span>
<a name="l00950"></a>00950 <span class="comment"> * * DIPERR</span>
<a name="l00951"></a>00951 <span class="comment"> *   This bit indicates that the Spi4 receiver has encountered a DIP4</span>
<a name="l00952"></a>00952 <span class="comment"> *   miscompare on the datapath.  A DIPERR can occur in an IDLE or a</span>
<a name="l00953"></a>00953 <span class="comment"> *   control word that frames a data burst.  If the DIPERR occurs on a</span>
<a name="l00954"></a>00954 <span class="comment"> *   framing word there are three cases.</span>
<a name="l00955"></a>00955 <span class="comment"> *</span>
<a name="l00956"></a>00956 <span class="comment"> *   1) DIPERR occurs at the end of a data burst.  The previous packet is</span>
<a name="l00957"></a>00957 <span class="comment"> *      marked with the ERR bit to be processed later if</span>
<a name="l00958"></a>00958 <span class="comment"> *      SPX_ERR_CTL[DIPCLS] is clear.</span>
<a name="l00959"></a>00959 <span class="comment"> *   2) DIPERR occurs on a payload word.  The subsequent packet is marked</span>
<a name="l00960"></a>00960 <span class="comment"> *      with the ERR bit to be processed later if SPX_ERR_CTL[DIPPAY] is</span>
<a name="l00961"></a>00961 <span class="comment"> *      clear.</span>
<a name="l00962"></a>00962 <span class="comment"> *   3) DIPERR occurs on a control word that closes on packet and is a</span>
<a name="l00963"></a>00963 <span class="comment"> *      payload for another packet.  In this case, both packets will have</span>
<a name="l00964"></a>00964 <span class="comment"> *      their ERR bit marked depending on the respective values of</span>
<a name="l00965"></a>00965 <span class="comment"> *      SPX_ERR_CTL[DIPCLS] and SPX_ERR_CTL[DIPPAY] as discussed above.</span>
<a name="l00966"></a>00966 <span class="comment"> *</span>
<a name="l00967"></a>00967 <span class="comment"> * * SYNCERR</span>
<a name="l00968"></a>00968 <span class="comment"> *   This bit indicates that the Spi4 receiver has encountered</span>
<a name="l00969"></a>00969 <span class="comment"> *   SPX_ERR_CTL[ERRCNT] consecutive Spi4 DIP4 errors and the interface</span>
<a name="l00970"></a>00970 <span class="comment"> *   should be synched.</span>
<a name="l00971"></a>00971 <span class="comment"> *</span>
<a name="l00972"></a>00972 <span class="comment"> * * CALERR</span>
<a name="l00973"></a>00973 <span class="comment"> *   This bit indicates that the Spi4 calendar table encountered a parity</span>
<a name="l00974"></a>00974 <span class="comment"> *   error.  This error bit is associated with the calendar table on the RX</span>
<a name="l00975"></a>00975 <span class="comment"> *   interface - the interface that receives the Spi databus.  Parity errors</span>
<a name="l00976"></a>00976 <span class="comment"> *   can occur during normal operation when the calendar table is constantly</span>
<a name="l00977"></a>00977 <span class="comment"> *   being read for the port information, or during initialization time, when</span>
<a name="l00978"></a>00978 <span class="comment"> *   the user has access.  Since the calendar table is split into two banks,</span>
<a name="l00979"></a>00979 <span class="comment"> *   SPX_INT_DAT[CALBNK] indicates which banks have taken a parity error.</span>
<a name="l00980"></a>00980 <span class="comment"> *   CALBNK[1] indicates the error occured in the upper bank, while CALBNK[0]</span>
<a name="l00981"></a>00981 <span class="comment"> *   indicates that the error occured in the lower bank.  SPX_INT_DAT[CALBNK]</span>
<a name="l00982"></a>00982 <span class="comment"> *   will be set if there are no pending interrupts in SPX_INT_REG that</span>
<a name="l00983"></a>00983 <span class="comment"> *   require SPX_INT_DAT[CALBNK].</span>
<a name="l00984"></a>00984 <span class="comment"> *</span>
<a name="l00985"></a>00985 <span class="comment"> * * SPF</span>
<a name="l00986"></a>00986 <span class="comment"> *   This bit indicates that a Spi fatal error has occurred.  A fatal error</span>
<a name="l00987"></a>00987 <span class="comment"> *   is defined as any error condition for which the corresponding</span>
<a name="l00988"></a>00988 <span class="comment"> *   SPX_INT_SYNC bit is set.  Therefore, conservative systems can halt the</span>
<a name="l00989"></a>00989 <span class="comment"> *   interface on any error condition although this is not strictly</span>
<a name="l00990"></a>00990 <span class="comment"> *   necessary.  Some error are much more fatal in nature than others.</span>
<a name="l00991"></a>00991 <span class="comment"> *</span>
<a name="l00992"></a>00992 <span class="comment"> *   PRTNXA, SPIOVR, CLSERR, DRWNNG, DIPERR, CALERR, and SYNCERR are examples</span>
<a name="l00993"></a>00993 <span class="comment"> *   of fatal error for different reasons - usually because multiple port</span>
<a name="l00994"></a>00994 <span class="comment"> *   streams could be effected.  ABNORM, RSVERR, and TPAOVR are conditions</span>
<a name="l00995"></a>00995 <span class="comment"> *   that are contained to a single packet which allows the interface to drop</span>
<a name="l00996"></a>00996 <span class="comment"> *   a single packet and remain up and stable.</span>
<a name="l00997"></a>00997 <span class="comment"> */</span>
<a name="l00998"></a><a class="code" href="unioncvmx__spxx__int__reg.html">00998</a> <span class="keyword">union </span><a class="code" href="unioncvmx__spxx__int__reg.html" title="cvmx_spx::_int_reg">cvmx_spxx_int_reg</a> {
<a name="l00999"></a><a class="code" href="unioncvmx__spxx__int__reg.html#ac20a599535fd775ca54a397215b6d903">00999</a>     uint64_t <a class="code" href="unioncvmx__spxx__int__reg.html#ac20a599535fd775ca54a397215b6d903">u64</a>;
<a name="l01000"></a><a class="code" href="structcvmx__spxx__int__reg_1_1cvmx__spxx__int__reg__s.html">01000</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__int__reg_1_1cvmx__spxx__int__reg__s.html">cvmx_spxx_int_reg_s</a> {
<a name="l01001"></a>01001 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01002"></a>01002 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spxx__int__reg_1_1cvmx__spxx__int__reg__s.html#a06ad2b6dce4ad2520a850779a69610f4">reserved_32_63</a>               : 32;
<a name="l01003"></a>01003     uint64_t <a class="code" href="structcvmx__spxx__int__reg_1_1cvmx__spxx__int__reg__s.html#ad6725ffa837a2cb5c22a4c36e7e7c520">spf</a>                          : 1;  <span class="comment">/**&lt; Spi interface down */</span>
<a name="l01004"></a>01004     uint64_t <a class="code" href="structcvmx__spxx__int__reg_1_1cvmx__spxx__int__reg__s.html#a894460daf438f93052bbdd36ba64df9a">reserved_12_30</a>               : 19;
<a name="l01005"></a>01005     uint64_t <a class="code" href="structcvmx__spxx__int__reg_1_1cvmx__spxx__int__reg__s.html#a9534ff923977528f3dadbb938c7b1495">calerr</a>                       : 1;  <span class="comment">/**&lt; Spi4 Calendar table parity error */</span>
<a name="l01006"></a>01006     uint64_t <a class="code" href="structcvmx__spxx__int__reg_1_1cvmx__spxx__int__reg__s.html#a5c89a39b0c6df737f63fdf59b187d3e0">syncerr</a>                      : 1;  <span class="comment">/**&lt; Consecutive Spi4 DIP4 errors have exceeded</span>
<a name="l01007"></a>01007 <span class="comment">                                                         SPX_ERR_CTL[ERRCNT] */</span>
<a name="l01008"></a>01008     uint64_t <a class="code" href="structcvmx__spxx__int__reg_1_1cvmx__spxx__int__reg__s.html#ad216a601c2017594079ab613926f1fb9">diperr</a>                       : 1;  <span class="comment">/**&lt; Spi4 DIP4 error */</span>
<a name="l01009"></a>01009     uint64_t <a class="code" href="structcvmx__spxx__int__reg_1_1cvmx__spxx__int__reg__s.html#ab895df68c782e50b2b6466b5a228c98c">tpaovr</a>                       : 1;  <span class="comment">/**&lt; Selected port has hit TPA overflow */</span>
<a name="l01010"></a>01010     uint64_t <a class="code" href="structcvmx__spxx__int__reg_1_1cvmx__spxx__int__reg__s.html#aa674e4c942d2cfc97f9ded927289a3df">rsverr</a>                       : 1;  <span class="comment">/**&lt; Spi4 reserved control word detected */</span>
<a name="l01011"></a>01011     uint64_t <a class="code" href="structcvmx__spxx__int__reg_1_1cvmx__spxx__int__reg__s.html#aac3693e35c38c5e5f9bb279b5fee5999">drwnng</a>                       : 1;  <span class="comment">/**&lt; Spi4 receive FIFO drowning/overflow */</span>
<a name="l01012"></a>01012     uint64_t <a class="code" href="structcvmx__spxx__int__reg_1_1cvmx__spxx__int__reg__s.html#afeea0ce3a5466b366510f19a7be7f61d">clserr</a>                       : 1;  <span class="comment">/**&lt; Spi4 packet closed on non-16B alignment without EOP */</span>
<a name="l01013"></a>01013     uint64_t <a class="code" href="structcvmx__spxx__int__reg_1_1cvmx__spxx__int__reg__s.html#a0fa9ed847fb65001544eedcbec9ad684">spiovr</a>                       : 1;  <span class="comment">/**&lt; Spi async FIFO overflow */</span>
<a name="l01014"></a>01014     uint64_t <a class="code" href="structcvmx__spxx__int__reg_1_1cvmx__spxx__int__reg__s.html#a93cb65e4f972311f31701d81bb378394">reserved_2_3</a>                 : 2;
<a name="l01015"></a>01015     uint64_t <a class="code" href="structcvmx__spxx__int__reg_1_1cvmx__spxx__int__reg__s.html#a9061fedfb9ead40cdb61466da1a00126">abnorm</a>                       : 1;  <span class="comment">/**&lt; Abnormal packet termination (ERR bit) */</span>
<a name="l01016"></a>01016     uint64_t <a class="code" href="structcvmx__spxx__int__reg_1_1cvmx__spxx__int__reg__s.html#adc75a2c646854079c4d11a5333e2793f">prtnxa</a>                       : 1;  <span class="comment">/**&lt; Port out of range */</span>
<a name="l01017"></a>01017 <span class="preprocessor">#else</span>
<a name="l01018"></a><a class="code" href="structcvmx__spxx__int__reg_1_1cvmx__spxx__int__reg__s.html#adc75a2c646854079c4d11a5333e2793f">01018</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spxx__int__reg_1_1cvmx__spxx__int__reg__s.html#adc75a2c646854079c4d11a5333e2793f">prtnxa</a>                       : 1;
<a name="l01019"></a><a class="code" href="structcvmx__spxx__int__reg_1_1cvmx__spxx__int__reg__s.html#a9061fedfb9ead40cdb61466da1a00126">01019</a>     uint64_t <a class="code" href="structcvmx__spxx__int__reg_1_1cvmx__spxx__int__reg__s.html#a9061fedfb9ead40cdb61466da1a00126">abnorm</a>                       : 1;
<a name="l01020"></a><a class="code" href="structcvmx__spxx__int__reg_1_1cvmx__spxx__int__reg__s.html#a93cb65e4f972311f31701d81bb378394">01020</a>     uint64_t <a class="code" href="structcvmx__spxx__int__reg_1_1cvmx__spxx__int__reg__s.html#a93cb65e4f972311f31701d81bb378394">reserved_2_3</a>                 : 2;
<a name="l01021"></a><a class="code" href="structcvmx__spxx__int__reg_1_1cvmx__spxx__int__reg__s.html#a0fa9ed847fb65001544eedcbec9ad684">01021</a>     uint64_t <a class="code" href="structcvmx__spxx__int__reg_1_1cvmx__spxx__int__reg__s.html#a0fa9ed847fb65001544eedcbec9ad684">spiovr</a>                       : 1;
<a name="l01022"></a><a class="code" href="structcvmx__spxx__int__reg_1_1cvmx__spxx__int__reg__s.html#afeea0ce3a5466b366510f19a7be7f61d">01022</a>     uint64_t <a class="code" href="structcvmx__spxx__int__reg_1_1cvmx__spxx__int__reg__s.html#afeea0ce3a5466b366510f19a7be7f61d">clserr</a>                       : 1;
<a name="l01023"></a><a class="code" href="structcvmx__spxx__int__reg_1_1cvmx__spxx__int__reg__s.html#aac3693e35c38c5e5f9bb279b5fee5999">01023</a>     uint64_t <a class="code" href="structcvmx__spxx__int__reg_1_1cvmx__spxx__int__reg__s.html#aac3693e35c38c5e5f9bb279b5fee5999">drwnng</a>                       : 1;
<a name="l01024"></a><a class="code" href="structcvmx__spxx__int__reg_1_1cvmx__spxx__int__reg__s.html#aa674e4c942d2cfc97f9ded927289a3df">01024</a>     uint64_t <a class="code" href="structcvmx__spxx__int__reg_1_1cvmx__spxx__int__reg__s.html#aa674e4c942d2cfc97f9ded927289a3df">rsverr</a>                       : 1;
<a name="l01025"></a><a class="code" href="structcvmx__spxx__int__reg_1_1cvmx__spxx__int__reg__s.html#ab895df68c782e50b2b6466b5a228c98c">01025</a>     uint64_t <a class="code" href="structcvmx__spxx__int__reg_1_1cvmx__spxx__int__reg__s.html#ab895df68c782e50b2b6466b5a228c98c">tpaovr</a>                       : 1;
<a name="l01026"></a><a class="code" href="structcvmx__spxx__int__reg_1_1cvmx__spxx__int__reg__s.html#ad216a601c2017594079ab613926f1fb9">01026</a>     uint64_t <a class="code" href="structcvmx__spxx__int__reg_1_1cvmx__spxx__int__reg__s.html#ad216a601c2017594079ab613926f1fb9">diperr</a>                       : 1;
<a name="l01027"></a><a class="code" href="structcvmx__spxx__int__reg_1_1cvmx__spxx__int__reg__s.html#a5c89a39b0c6df737f63fdf59b187d3e0">01027</a>     uint64_t <a class="code" href="structcvmx__spxx__int__reg_1_1cvmx__spxx__int__reg__s.html#a5c89a39b0c6df737f63fdf59b187d3e0">syncerr</a>                      : 1;
<a name="l01028"></a><a class="code" href="structcvmx__spxx__int__reg_1_1cvmx__spxx__int__reg__s.html#a9534ff923977528f3dadbb938c7b1495">01028</a>     uint64_t <a class="code" href="structcvmx__spxx__int__reg_1_1cvmx__spxx__int__reg__s.html#a9534ff923977528f3dadbb938c7b1495">calerr</a>                       : 1;
<a name="l01029"></a><a class="code" href="structcvmx__spxx__int__reg_1_1cvmx__spxx__int__reg__s.html#a894460daf438f93052bbdd36ba64df9a">01029</a>     uint64_t <a class="code" href="structcvmx__spxx__int__reg_1_1cvmx__spxx__int__reg__s.html#a894460daf438f93052bbdd36ba64df9a">reserved_12_30</a>               : 19;
<a name="l01030"></a><a class="code" href="structcvmx__spxx__int__reg_1_1cvmx__spxx__int__reg__s.html#ad6725ffa837a2cb5c22a4c36e7e7c520">01030</a>     uint64_t <a class="code" href="structcvmx__spxx__int__reg_1_1cvmx__spxx__int__reg__s.html#ad6725ffa837a2cb5c22a4c36e7e7c520">spf</a>                          : 1;
<a name="l01031"></a><a class="code" href="structcvmx__spxx__int__reg_1_1cvmx__spxx__int__reg__s.html#a06ad2b6dce4ad2520a850779a69610f4">01031</a>     uint64_t <a class="code" href="structcvmx__spxx__int__reg_1_1cvmx__spxx__int__reg__s.html#a06ad2b6dce4ad2520a850779a69610f4">reserved_32_63</a>               : 32;
<a name="l01032"></a>01032 <span class="preprocessor">#endif</span>
<a name="l01033"></a>01033 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__spxx__int__reg.html#a0ca8e2e45b4492c55f5644b9981bc9ef">s</a>;
<a name="l01034"></a><a class="code" href="unioncvmx__spxx__int__reg.html#ae7a5c8a10af0759fda2ed161d739a34e">01034</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__int__reg_1_1cvmx__spxx__int__reg__s.html">cvmx_spxx_int_reg_s</a>            <a class="code" href="unioncvmx__spxx__int__reg.html#ae7a5c8a10af0759fda2ed161d739a34e">cn38xx</a>;
<a name="l01035"></a><a class="code" href="unioncvmx__spxx__int__reg.html#a22c4a897d5c138e7ad32e5b0af1a8b42">01035</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__int__reg_1_1cvmx__spxx__int__reg__s.html">cvmx_spxx_int_reg_s</a>            <a class="code" href="unioncvmx__spxx__int__reg.html#a22c4a897d5c138e7ad32e5b0af1a8b42">cn38xxp2</a>;
<a name="l01036"></a><a class="code" href="unioncvmx__spxx__int__reg.html#ac8eab6e4c61ae7d7baa3ab5ac494853b">01036</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__int__reg_1_1cvmx__spxx__int__reg__s.html">cvmx_spxx_int_reg_s</a>            <a class="code" href="unioncvmx__spxx__int__reg.html#ac8eab6e4c61ae7d7baa3ab5ac494853b">cn58xx</a>;
<a name="l01037"></a><a class="code" href="unioncvmx__spxx__int__reg.html#a66fab3c2bcfae28b8b9ba6365a34487d">01037</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__int__reg_1_1cvmx__spxx__int__reg__s.html">cvmx_spxx_int_reg_s</a>            <a class="code" href="unioncvmx__spxx__int__reg.html#a66fab3c2bcfae28b8b9ba6365a34487d">cn58xxp1</a>;
<a name="l01038"></a>01038 };
<a name="l01039"></a><a class="code" href="cvmx-spxx-defs_8h.html#acbf1061ba563f291bab2d638cb16b059">01039</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__spxx__int__reg.html" title="cvmx_spx::_int_reg">cvmx_spxx_int_reg</a> <a class="code" href="unioncvmx__spxx__int__reg.html" title="cvmx_spx::_int_reg">cvmx_spxx_int_reg_t</a>;
<a name="l01040"></a>01040 <span class="comment"></span>
<a name="l01041"></a>01041 <span class="comment">/**</span>
<a name="l01042"></a>01042 <span class="comment"> * cvmx_spx#_int_sync</span>
<a name="l01043"></a>01043 <span class="comment"> *</span>
<a name="l01044"></a>01044 <span class="comment"> * SPX_INT_SYNC - Interrupt Sync Register</span>
<a name="l01045"></a>01045 <span class="comment"> *</span>
<a name="l01046"></a>01046 <span class="comment"> *</span>
<a name="l01047"></a>01047 <span class="comment"> * Notes:</span>
<a name="l01048"></a>01048 <span class="comment"> * This mask set indicates which exception condition should cause the</span>
<a name="l01049"></a>01049 <span class="comment"> * SPX_INT_REG[SPF] bit to assert</span>
<a name="l01050"></a>01050 <span class="comment"> *</span>
<a name="l01051"></a>01051 <span class="comment"> * It is recommended that software set the PRTNXA, SPIOVR, CLSERR, DRWNNG,</span>
<a name="l01052"></a>01052 <span class="comment"> * DIPERR, CALERR, and SYNCERR errors as synchronization events.  Software is</span>
<a name="l01053"></a>01053 <span class="comment"> * free to synchronize the bus on other conditions, but this is the minimum</span>
<a name="l01054"></a>01054 <span class="comment"> * recommended set.</span>
<a name="l01055"></a>01055 <span class="comment"> */</span>
<a name="l01056"></a><a class="code" href="unioncvmx__spxx__int__sync.html">01056</a> <span class="keyword">union </span><a class="code" href="unioncvmx__spxx__int__sync.html" title="cvmx_spx::_int_sync">cvmx_spxx_int_sync</a> {
<a name="l01057"></a><a class="code" href="unioncvmx__spxx__int__sync.html#a674eaed92df70cf35589cabeca0dbacf">01057</a>     uint64_t <a class="code" href="unioncvmx__spxx__int__sync.html#a674eaed92df70cf35589cabeca0dbacf">u64</a>;
<a name="l01058"></a><a class="code" href="structcvmx__spxx__int__sync_1_1cvmx__spxx__int__sync__s.html">01058</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__int__sync_1_1cvmx__spxx__int__sync__s.html">cvmx_spxx_int_sync_s</a> {
<a name="l01059"></a>01059 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01060"></a>01060 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spxx__int__sync_1_1cvmx__spxx__int__sync__s.html#a3b2e5d86a5e6d2d68c322f36206b811b">reserved_12_63</a>               : 52;
<a name="l01061"></a>01061     uint64_t <a class="code" href="structcvmx__spxx__int__sync_1_1cvmx__spxx__int__sync__s.html#afda755447bd3faece5ff52f691bb97cb">calerr</a>                       : 1;  <span class="comment">/**&lt; Spi4 Calendar table parity error */</span>
<a name="l01062"></a>01062     uint64_t <a class="code" href="structcvmx__spxx__int__sync_1_1cvmx__spxx__int__sync__s.html#ada40e26392ba1f7a63bba547d5dcb800">syncerr</a>                      : 1;  <span class="comment">/**&lt; Consecutive Spi4 DIP4 errors have exceeded</span>
<a name="l01063"></a>01063 <span class="comment">                                                         SPX_ERR_CTL[ERRCNT] */</span>
<a name="l01064"></a>01064     uint64_t <a class="code" href="structcvmx__spxx__int__sync_1_1cvmx__spxx__int__sync__s.html#a55d8fc1ae8b989c98136decb60efaa37">diperr</a>                       : 1;  <span class="comment">/**&lt; Spi4 DIP4 error */</span>
<a name="l01065"></a>01065     uint64_t <a class="code" href="structcvmx__spxx__int__sync_1_1cvmx__spxx__int__sync__s.html#ab57ac4770a5036a73f0955529b32fcc6">tpaovr</a>                       : 1;  <span class="comment">/**&lt; Selected port has hit TPA overflow */</span>
<a name="l01066"></a>01066     uint64_t <a class="code" href="structcvmx__spxx__int__sync_1_1cvmx__spxx__int__sync__s.html#aae8767849d59d92852b77fd8e83e3909">rsverr</a>                       : 1;  <span class="comment">/**&lt; Spi4 reserved control word detected */</span>
<a name="l01067"></a>01067     uint64_t <a class="code" href="structcvmx__spxx__int__sync_1_1cvmx__spxx__int__sync__s.html#a65155a1400ec875c544938a0c8d12f62">drwnng</a>                       : 1;  <span class="comment">/**&lt; Spi4 receive FIFO drowning/overflow */</span>
<a name="l01068"></a>01068     uint64_t <a class="code" href="structcvmx__spxx__int__sync_1_1cvmx__spxx__int__sync__s.html#adc3368cc0c6156a4347c59a10496e639">clserr</a>                       : 1;  <span class="comment">/**&lt; Spi4 packet closed on non-16B alignment without EOP */</span>
<a name="l01069"></a>01069     uint64_t <a class="code" href="structcvmx__spxx__int__sync_1_1cvmx__spxx__int__sync__s.html#a77f513b64405931bcf13bc0a25e84d95">spiovr</a>                       : 1;  <span class="comment">/**&lt; Spi async FIFO overflow (Spi3 or Spi4) */</span>
<a name="l01070"></a>01070     uint64_t <a class="code" href="structcvmx__spxx__int__sync_1_1cvmx__spxx__int__sync__s.html#a67e34f7d7c5c2809abeafe464342d10f">reserved_2_3</a>                 : 2;
<a name="l01071"></a>01071     uint64_t <a class="code" href="structcvmx__spxx__int__sync_1_1cvmx__spxx__int__sync__s.html#abe3d94100575c8472764585e814bd670">abnorm</a>                       : 1;  <span class="comment">/**&lt; Abnormal packet termination (ERR bit) */</span>
<a name="l01072"></a>01072     uint64_t <a class="code" href="structcvmx__spxx__int__sync_1_1cvmx__spxx__int__sync__s.html#ab55232bb0d58dfc74df3a49b1884d216">prtnxa</a>                       : 1;  <span class="comment">/**&lt; Port out of range */</span>
<a name="l01073"></a>01073 <span class="preprocessor">#else</span>
<a name="l01074"></a><a class="code" href="structcvmx__spxx__int__sync_1_1cvmx__spxx__int__sync__s.html#ab55232bb0d58dfc74df3a49b1884d216">01074</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spxx__int__sync_1_1cvmx__spxx__int__sync__s.html#ab55232bb0d58dfc74df3a49b1884d216">prtnxa</a>                       : 1;
<a name="l01075"></a><a class="code" href="structcvmx__spxx__int__sync_1_1cvmx__spxx__int__sync__s.html#abe3d94100575c8472764585e814bd670">01075</a>     uint64_t <a class="code" href="structcvmx__spxx__int__sync_1_1cvmx__spxx__int__sync__s.html#abe3d94100575c8472764585e814bd670">abnorm</a>                       : 1;
<a name="l01076"></a><a class="code" href="structcvmx__spxx__int__sync_1_1cvmx__spxx__int__sync__s.html#a67e34f7d7c5c2809abeafe464342d10f">01076</a>     uint64_t <a class="code" href="structcvmx__spxx__int__sync_1_1cvmx__spxx__int__sync__s.html#a67e34f7d7c5c2809abeafe464342d10f">reserved_2_3</a>                 : 2;
<a name="l01077"></a><a class="code" href="structcvmx__spxx__int__sync_1_1cvmx__spxx__int__sync__s.html#a77f513b64405931bcf13bc0a25e84d95">01077</a>     uint64_t <a class="code" href="structcvmx__spxx__int__sync_1_1cvmx__spxx__int__sync__s.html#a77f513b64405931bcf13bc0a25e84d95">spiovr</a>                       : 1;
<a name="l01078"></a><a class="code" href="structcvmx__spxx__int__sync_1_1cvmx__spxx__int__sync__s.html#adc3368cc0c6156a4347c59a10496e639">01078</a>     uint64_t <a class="code" href="structcvmx__spxx__int__sync_1_1cvmx__spxx__int__sync__s.html#adc3368cc0c6156a4347c59a10496e639">clserr</a>                       : 1;
<a name="l01079"></a><a class="code" href="structcvmx__spxx__int__sync_1_1cvmx__spxx__int__sync__s.html#a65155a1400ec875c544938a0c8d12f62">01079</a>     uint64_t <a class="code" href="structcvmx__spxx__int__sync_1_1cvmx__spxx__int__sync__s.html#a65155a1400ec875c544938a0c8d12f62">drwnng</a>                       : 1;
<a name="l01080"></a><a class="code" href="structcvmx__spxx__int__sync_1_1cvmx__spxx__int__sync__s.html#aae8767849d59d92852b77fd8e83e3909">01080</a>     uint64_t <a class="code" href="structcvmx__spxx__int__sync_1_1cvmx__spxx__int__sync__s.html#aae8767849d59d92852b77fd8e83e3909">rsverr</a>                       : 1;
<a name="l01081"></a><a class="code" href="structcvmx__spxx__int__sync_1_1cvmx__spxx__int__sync__s.html#ab57ac4770a5036a73f0955529b32fcc6">01081</a>     uint64_t <a class="code" href="structcvmx__spxx__int__sync_1_1cvmx__spxx__int__sync__s.html#ab57ac4770a5036a73f0955529b32fcc6">tpaovr</a>                       : 1;
<a name="l01082"></a><a class="code" href="structcvmx__spxx__int__sync_1_1cvmx__spxx__int__sync__s.html#a55d8fc1ae8b989c98136decb60efaa37">01082</a>     uint64_t <a class="code" href="structcvmx__spxx__int__sync_1_1cvmx__spxx__int__sync__s.html#a55d8fc1ae8b989c98136decb60efaa37">diperr</a>                       : 1;
<a name="l01083"></a><a class="code" href="structcvmx__spxx__int__sync_1_1cvmx__spxx__int__sync__s.html#ada40e26392ba1f7a63bba547d5dcb800">01083</a>     uint64_t <a class="code" href="structcvmx__spxx__int__sync_1_1cvmx__spxx__int__sync__s.html#ada40e26392ba1f7a63bba547d5dcb800">syncerr</a>                      : 1;
<a name="l01084"></a><a class="code" href="structcvmx__spxx__int__sync_1_1cvmx__spxx__int__sync__s.html#afda755447bd3faece5ff52f691bb97cb">01084</a>     uint64_t <a class="code" href="structcvmx__spxx__int__sync_1_1cvmx__spxx__int__sync__s.html#afda755447bd3faece5ff52f691bb97cb">calerr</a>                       : 1;
<a name="l01085"></a><a class="code" href="structcvmx__spxx__int__sync_1_1cvmx__spxx__int__sync__s.html#a3b2e5d86a5e6d2d68c322f36206b811b">01085</a>     uint64_t <a class="code" href="structcvmx__spxx__int__sync_1_1cvmx__spxx__int__sync__s.html#a3b2e5d86a5e6d2d68c322f36206b811b">reserved_12_63</a>               : 52;
<a name="l01086"></a>01086 <span class="preprocessor">#endif</span>
<a name="l01087"></a>01087 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__spxx__int__sync.html#a07e7f9c1785f2a19faca81306eb0d116">s</a>;
<a name="l01088"></a><a class="code" href="unioncvmx__spxx__int__sync.html#a8a8f6adcc279ec8c98736b782aa1b4e5">01088</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__int__sync_1_1cvmx__spxx__int__sync__s.html">cvmx_spxx_int_sync_s</a>           <a class="code" href="unioncvmx__spxx__int__sync.html#a8a8f6adcc279ec8c98736b782aa1b4e5">cn38xx</a>;
<a name="l01089"></a><a class="code" href="unioncvmx__spxx__int__sync.html#a0f028394f293a4fbb5082e406c58bdfb">01089</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__int__sync_1_1cvmx__spxx__int__sync__s.html">cvmx_spxx_int_sync_s</a>           <a class="code" href="unioncvmx__spxx__int__sync.html#a0f028394f293a4fbb5082e406c58bdfb">cn38xxp2</a>;
<a name="l01090"></a><a class="code" href="unioncvmx__spxx__int__sync.html#af25a3755a1730ab2210f3441b502e755">01090</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__int__sync_1_1cvmx__spxx__int__sync__s.html">cvmx_spxx_int_sync_s</a>           <a class="code" href="unioncvmx__spxx__int__sync.html#af25a3755a1730ab2210f3441b502e755">cn58xx</a>;
<a name="l01091"></a><a class="code" href="unioncvmx__spxx__int__sync.html#a2823999d4bf4cc27b8200dee2b9f549f">01091</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__int__sync_1_1cvmx__spxx__int__sync__s.html">cvmx_spxx_int_sync_s</a>           <a class="code" href="unioncvmx__spxx__int__sync.html#a2823999d4bf4cc27b8200dee2b9f549f">cn58xxp1</a>;
<a name="l01092"></a>01092 };
<a name="l01093"></a><a class="code" href="cvmx-spxx-defs_8h.html#aecb1d3289eb980efc40bb5b41c324c32">01093</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__spxx__int__sync.html" title="cvmx_spx::_int_sync">cvmx_spxx_int_sync</a> <a class="code" href="unioncvmx__spxx__int__sync.html" title="cvmx_spx::_int_sync">cvmx_spxx_int_sync_t</a>;
<a name="l01094"></a>01094 <span class="comment"></span>
<a name="l01095"></a>01095 <span class="comment">/**</span>
<a name="l01096"></a>01096 <span class="comment"> * cvmx_spx#_tpa_acc</span>
<a name="l01097"></a>01097 <span class="comment"> *</span>
<a name="l01098"></a>01098 <span class="comment"> * SPX_TPA_ACC - TPA watcher byte accumulator</span>
<a name="l01099"></a>01099 <span class="comment"> *</span>
<a name="l01100"></a>01100 <span class="comment"> *</span>
<a name="l01101"></a>01101 <span class="comment"> * Notes:</span>
<a name="l01102"></a>01102 <span class="comment"> * This field allows the user to access the TPA watcher accumulator counter.</span>
<a name="l01103"></a>01103 <span class="comment"> * This register reflects the number of bytes sent to IMX once the port</span>
<a name="l01104"></a>01104 <span class="comment"> * specified by SPX_TPA_SEL[PRTSEL] has lost its TPA.  The SPX_INT_REG[TPAOVR]</span>
<a name="l01105"></a>01105 <span class="comment"> * bit is asserted when CNT &gt;= SPX_TPA_MAX[MAX].  The CNT will continue to</span>
<a name="l01106"></a>01106 <span class="comment"> * increment until the TPA for the port is asserted.  At that point the CNT</span>
<a name="l01107"></a>01107 <span class="comment"> * value is frozen until software clears the interrupt bit.</span>
<a name="l01108"></a>01108 <span class="comment"> */</span>
<a name="l01109"></a><a class="code" href="unioncvmx__spxx__tpa__acc.html">01109</a> <span class="keyword">union </span><a class="code" href="unioncvmx__spxx__tpa__acc.html" title="cvmx_spx::_tpa_acc">cvmx_spxx_tpa_acc</a> {
<a name="l01110"></a><a class="code" href="unioncvmx__spxx__tpa__acc.html#a623fbed2d9805532b9001443867eea48">01110</a>     uint64_t <a class="code" href="unioncvmx__spxx__tpa__acc.html#a623fbed2d9805532b9001443867eea48">u64</a>;
<a name="l01111"></a><a class="code" href="structcvmx__spxx__tpa__acc_1_1cvmx__spxx__tpa__acc__s.html">01111</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__tpa__acc_1_1cvmx__spxx__tpa__acc__s.html">cvmx_spxx_tpa_acc_s</a> {
<a name="l01112"></a>01112 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01113"></a>01113 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spxx__tpa__acc_1_1cvmx__spxx__tpa__acc__s.html#a4095ed9da2df5eaa0a9d3c5b0ee08a7a">reserved_32_63</a>               : 32;
<a name="l01114"></a>01114     uint64_t <a class="code" href="structcvmx__spxx__tpa__acc_1_1cvmx__spxx__tpa__acc__s.html#acc04d8373050208b26ee4419386868a8">cnt</a>                          : 32; <span class="comment">/**&lt; TPA watcher accumulate count */</span>
<a name="l01115"></a>01115 <span class="preprocessor">#else</span>
<a name="l01116"></a><a class="code" href="structcvmx__spxx__tpa__acc_1_1cvmx__spxx__tpa__acc__s.html#acc04d8373050208b26ee4419386868a8">01116</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spxx__tpa__acc_1_1cvmx__spxx__tpa__acc__s.html#acc04d8373050208b26ee4419386868a8">cnt</a>                          : 32;
<a name="l01117"></a><a class="code" href="structcvmx__spxx__tpa__acc_1_1cvmx__spxx__tpa__acc__s.html#a4095ed9da2df5eaa0a9d3c5b0ee08a7a">01117</a>     uint64_t <a class="code" href="structcvmx__spxx__tpa__acc_1_1cvmx__spxx__tpa__acc__s.html#a4095ed9da2df5eaa0a9d3c5b0ee08a7a">reserved_32_63</a>               : 32;
<a name="l01118"></a>01118 <span class="preprocessor">#endif</span>
<a name="l01119"></a>01119 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__spxx__tpa__acc.html#a295a38cfc71e8bcfb66bcfb6e9579973">s</a>;
<a name="l01120"></a><a class="code" href="unioncvmx__spxx__tpa__acc.html#a75cda458b636dc07e923cf2857b7bef9">01120</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__tpa__acc_1_1cvmx__spxx__tpa__acc__s.html">cvmx_spxx_tpa_acc_s</a>            <a class="code" href="unioncvmx__spxx__tpa__acc.html#a75cda458b636dc07e923cf2857b7bef9">cn38xx</a>;
<a name="l01121"></a><a class="code" href="unioncvmx__spxx__tpa__acc.html#a71054836372339d10486fbe8817bf9a7">01121</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__tpa__acc_1_1cvmx__spxx__tpa__acc__s.html">cvmx_spxx_tpa_acc_s</a>            <a class="code" href="unioncvmx__spxx__tpa__acc.html#a71054836372339d10486fbe8817bf9a7">cn38xxp2</a>;
<a name="l01122"></a><a class="code" href="unioncvmx__spxx__tpa__acc.html#af19e61b97846e169c4799921b8c11fc5">01122</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__tpa__acc_1_1cvmx__spxx__tpa__acc__s.html">cvmx_spxx_tpa_acc_s</a>            <a class="code" href="unioncvmx__spxx__tpa__acc.html#af19e61b97846e169c4799921b8c11fc5">cn58xx</a>;
<a name="l01123"></a><a class="code" href="unioncvmx__spxx__tpa__acc.html#a6bb9b15ff505817c0ca59419dfc9d021">01123</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__tpa__acc_1_1cvmx__spxx__tpa__acc__s.html">cvmx_spxx_tpa_acc_s</a>            <a class="code" href="unioncvmx__spxx__tpa__acc.html#a6bb9b15ff505817c0ca59419dfc9d021">cn58xxp1</a>;
<a name="l01124"></a>01124 };
<a name="l01125"></a><a class="code" href="cvmx-spxx-defs_8h.html#ac0d0bfd402b7e260a0445af45a532f72">01125</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__spxx__tpa__acc.html" title="cvmx_spx::_tpa_acc">cvmx_spxx_tpa_acc</a> <a class="code" href="unioncvmx__spxx__tpa__acc.html" title="cvmx_spx::_tpa_acc">cvmx_spxx_tpa_acc_t</a>;
<a name="l01126"></a>01126 <span class="comment"></span>
<a name="l01127"></a>01127 <span class="comment">/**</span>
<a name="l01128"></a>01128 <span class="comment"> * cvmx_spx#_tpa_max</span>
<a name="l01129"></a>01129 <span class="comment"> *</span>
<a name="l01130"></a>01130 <span class="comment"> * SPX_TPA_MAX - TPA watcher assertion threshold</span>
<a name="l01131"></a>01131 <span class="comment"> *</span>
<a name="l01132"></a>01132 <span class="comment"> *</span>
<a name="l01133"></a>01133 <span class="comment"> * Notes:</span>
<a name="l01134"></a>01134 <span class="comment"> * The TPA watcher has the ability to notify the system with an interrupt when</span>
<a name="l01135"></a>01135 <span class="comment"> * too much data has been received on loss of TPA.  The user sets the</span>
<a name="l01136"></a>01136 <span class="comment"> * SPX_TPA_MAX[MAX] register and when the watcher has accumulated that many</span>
<a name="l01137"></a>01137 <span class="comment"> * ticks, then the interrupt is conditionally raised (based on interrupt mask</span>
<a name="l01138"></a>01138 <span class="comment"> * bits).  This feature will be disabled if the programmed count is zero.</span>
<a name="l01139"></a>01139 <span class="comment"> */</span>
<a name="l01140"></a><a class="code" href="unioncvmx__spxx__tpa__max.html">01140</a> <span class="keyword">union </span><a class="code" href="unioncvmx__spxx__tpa__max.html" title="cvmx_spx::_tpa_max">cvmx_spxx_tpa_max</a> {
<a name="l01141"></a><a class="code" href="unioncvmx__spxx__tpa__max.html#a0750f7d74ead94f5ce51dc5696b24148">01141</a>     uint64_t <a class="code" href="unioncvmx__spxx__tpa__max.html#a0750f7d74ead94f5ce51dc5696b24148">u64</a>;
<a name="l01142"></a><a class="code" href="structcvmx__spxx__tpa__max_1_1cvmx__spxx__tpa__max__s.html">01142</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__tpa__max_1_1cvmx__spxx__tpa__max__s.html">cvmx_spxx_tpa_max_s</a> {
<a name="l01143"></a>01143 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01144"></a>01144 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spxx__tpa__max_1_1cvmx__spxx__tpa__max__s.html#a0dc963d41302f7e0ba32c1cf235d0501">reserved_32_63</a>               : 32;
<a name="l01145"></a>01145     uint64_t <a class="code" href="structcvmx__spxx__tpa__max_1_1cvmx__spxx__tpa__max__s.html#a03e507ca4712170af7c384cc5f4adc01">max</a>                          : 32; <span class="comment">/**&lt; TPA watcher TPA threshold */</span>
<a name="l01146"></a>01146 <span class="preprocessor">#else</span>
<a name="l01147"></a><a class="code" href="structcvmx__spxx__tpa__max_1_1cvmx__spxx__tpa__max__s.html#a03e507ca4712170af7c384cc5f4adc01">01147</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spxx__tpa__max_1_1cvmx__spxx__tpa__max__s.html#a03e507ca4712170af7c384cc5f4adc01">max</a>                          : 32;
<a name="l01148"></a><a class="code" href="structcvmx__spxx__tpa__max_1_1cvmx__spxx__tpa__max__s.html#a0dc963d41302f7e0ba32c1cf235d0501">01148</a>     uint64_t <a class="code" href="structcvmx__spxx__tpa__max_1_1cvmx__spxx__tpa__max__s.html#a0dc963d41302f7e0ba32c1cf235d0501">reserved_32_63</a>               : 32;
<a name="l01149"></a>01149 <span class="preprocessor">#endif</span>
<a name="l01150"></a>01150 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__spxx__tpa__max.html#a53944099b03e2c2376c5e54aa5a59817">s</a>;
<a name="l01151"></a><a class="code" href="unioncvmx__spxx__tpa__max.html#a12cc32064afcac3a0f8e589cd01fde78">01151</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__tpa__max_1_1cvmx__spxx__tpa__max__s.html">cvmx_spxx_tpa_max_s</a>            <a class="code" href="unioncvmx__spxx__tpa__max.html#a12cc32064afcac3a0f8e589cd01fde78">cn38xx</a>;
<a name="l01152"></a><a class="code" href="unioncvmx__spxx__tpa__max.html#a1e41a663ec54afe2b7246c6df48162a2">01152</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__tpa__max_1_1cvmx__spxx__tpa__max__s.html">cvmx_spxx_tpa_max_s</a>            <a class="code" href="unioncvmx__spxx__tpa__max.html#a1e41a663ec54afe2b7246c6df48162a2">cn38xxp2</a>;
<a name="l01153"></a><a class="code" href="unioncvmx__spxx__tpa__max.html#a09a2a22eb052145bd58f0ac573b6e2d5">01153</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__tpa__max_1_1cvmx__spxx__tpa__max__s.html">cvmx_spxx_tpa_max_s</a>            <a class="code" href="unioncvmx__spxx__tpa__max.html#a09a2a22eb052145bd58f0ac573b6e2d5">cn58xx</a>;
<a name="l01154"></a><a class="code" href="unioncvmx__spxx__tpa__max.html#a549000f675473d4d9fda2f9973ff61a8">01154</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__tpa__max_1_1cvmx__spxx__tpa__max__s.html">cvmx_spxx_tpa_max_s</a>            <a class="code" href="unioncvmx__spxx__tpa__max.html#a549000f675473d4d9fda2f9973ff61a8">cn58xxp1</a>;
<a name="l01155"></a>01155 };
<a name="l01156"></a><a class="code" href="cvmx-spxx-defs_8h.html#ac7f0235b5c26286d1d8aacb9fa1180b5">01156</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__spxx__tpa__max.html" title="cvmx_spx::_tpa_max">cvmx_spxx_tpa_max</a> <a class="code" href="unioncvmx__spxx__tpa__max.html" title="cvmx_spx::_tpa_max">cvmx_spxx_tpa_max_t</a>;
<a name="l01157"></a>01157 <span class="comment"></span>
<a name="l01158"></a>01158 <span class="comment">/**</span>
<a name="l01159"></a>01159 <span class="comment"> * cvmx_spx#_tpa_sel</span>
<a name="l01160"></a>01160 <span class="comment"> *</span>
<a name="l01161"></a>01161 <span class="comment"> * SPX_TPA_SEL - TPA watcher port selector</span>
<a name="l01162"></a>01162 <span class="comment"> *</span>
<a name="l01163"></a>01163 <span class="comment"> *</span>
<a name="l01164"></a>01164 <span class="comment"> * Notes:</span>
<a name="l01165"></a>01165 <span class="comment"> * The TPA Watcher is primarily a debug vehicle used to help initial bringup</span>
<a name="l01166"></a>01166 <span class="comment"> * of a system.  The TPA watcher counts bytes that roll in from the Spi</span>
<a name="l01167"></a>01167 <span class="comment"> * interface.  The user programs the Spi port to watch using</span>
<a name="l01168"></a>01168 <span class="comment"> * SPX_TPA_SEL[PRTSEL].  Once the TPA is deasserted for that port, the watcher</span>
<a name="l01169"></a>01169 <span class="comment"> * begins to count the data ticks that have been delivered to the inbound</span>
<a name="l01170"></a>01170 <span class="comment"> * datapath (and eventually to the IOB).  The result is that we can derive</span>
<a name="l01171"></a>01171 <span class="comment"> * turn-around times of the other device by watching how much data was sent</span>
<a name="l01172"></a>01172 <span class="comment"> * after a loss of TPA through the SPX_TPA_ACC[CNT] register.  An optional</span>
<a name="l01173"></a>01173 <span class="comment"> * interrupt may be raised as well.  See SPX_TPA_MAX for further information.</span>
<a name="l01174"></a>01174 <span class="comment"> *</span>
<a name="l01175"></a>01175 <span class="comment"> * TPA&apos;s can be deasserted for a number of reasons...</span>
<a name="l01176"></a>01176 <span class="comment"> *</span>
<a name="l01177"></a>01177 <span class="comment"> * 1) IPD indicates backpressure</span>
<a name="l01178"></a>01178 <span class="comment"> * 2) The GMX inbound FIFO is filling up and should BP</span>
<a name="l01179"></a>01179 <span class="comment"> * 3) User has out an override on the TPA wires</span>
<a name="l01180"></a>01180 <span class="comment"> */</span>
<a name="l01181"></a><a class="code" href="unioncvmx__spxx__tpa__sel.html">01181</a> <span class="keyword">union </span><a class="code" href="unioncvmx__spxx__tpa__sel.html" title="cvmx_spx::_tpa_sel">cvmx_spxx_tpa_sel</a> {
<a name="l01182"></a><a class="code" href="unioncvmx__spxx__tpa__sel.html#a1a198dc6ed771983e7baf90d5671527b">01182</a>     uint64_t <a class="code" href="unioncvmx__spxx__tpa__sel.html#a1a198dc6ed771983e7baf90d5671527b">u64</a>;
<a name="l01183"></a><a class="code" href="structcvmx__spxx__tpa__sel_1_1cvmx__spxx__tpa__sel__s.html">01183</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__tpa__sel_1_1cvmx__spxx__tpa__sel__s.html">cvmx_spxx_tpa_sel_s</a> {
<a name="l01184"></a>01184 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01185"></a>01185 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spxx__tpa__sel_1_1cvmx__spxx__tpa__sel__s.html#afce48993fbbdb6caf8e365c98c126b5e">reserved_4_63</a>                : 60;
<a name="l01186"></a>01186     uint64_t <a class="code" href="structcvmx__spxx__tpa__sel_1_1cvmx__spxx__tpa__sel__s.html#a94a1bf380e740baa9e399ade86376372">prtsel</a>                       : 4;  <span class="comment">/**&lt; TPA watcher port select */</span>
<a name="l01187"></a>01187 <span class="preprocessor">#else</span>
<a name="l01188"></a><a class="code" href="structcvmx__spxx__tpa__sel_1_1cvmx__spxx__tpa__sel__s.html#a94a1bf380e740baa9e399ade86376372">01188</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spxx__tpa__sel_1_1cvmx__spxx__tpa__sel__s.html#a94a1bf380e740baa9e399ade86376372">prtsel</a>                       : 4;
<a name="l01189"></a><a class="code" href="structcvmx__spxx__tpa__sel_1_1cvmx__spxx__tpa__sel__s.html#afce48993fbbdb6caf8e365c98c126b5e">01189</a>     uint64_t <a class="code" href="structcvmx__spxx__tpa__sel_1_1cvmx__spxx__tpa__sel__s.html#afce48993fbbdb6caf8e365c98c126b5e">reserved_4_63</a>                : 60;
<a name="l01190"></a>01190 <span class="preprocessor">#endif</span>
<a name="l01191"></a>01191 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__spxx__tpa__sel.html#a1163578a29cd41072cb8f823529be7f7">s</a>;
<a name="l01192"></a><a class="code" href="unioncvmx__spxx__tpa__sel.html#adbc2b65c2405f1a5ce1834e9d48a5489">01192</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__tpa__sel_1_1cvmx__spxx__tpa__sel__s.html">cvmx_spxx_tpa_sel_s</a>            <a class="code" href="unioncvmx__spxx__tpa__sel.html#adbc2b65c2405f1a5ce1834e9d48a5489">cn38xx</a>;
<a name="l01193"></a><a class="code" href="unioncvmx__spxx__tpa__sel.html#adf07b87f2190d6feed89beaec7968e66">01193</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__tpa__sel_1_1cvmx__spxx__tpa__sel__s.html">cvmx_spxx_tpa_sel_s</a>            <a class="code" href="unioncvmx__spxx__tpa__sel.html#adf07b87f2190d6feed89beaec7968e66">cn38xxp2</a>;
<a name="l01194"></a><a class="code" href="unioncvmx__spxx__tpa__sel.html#a68a53a8e542df35f60d25627416e98fc">01194</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__tpa__sel_1_1cvmx__spxx__tpa__sel__s.html">cvmx_spxx_tpa_sel_s</a>            <a class="code" href="unioncvmx__spxx__tpa__sel.html#a68a53a8e542df35f60d25627416e98fc">cn58xx</a>;
<a name="l01195"></a><a class="code" href="unioncvmx__spxx__tpa__sel.html#adaf02d55493fd127acb39c6b3743384a">01195</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__tpa__sel_1_1cvmx__spxx__tpa__sel__s.html">cvmx_spxx_tpa_sel_s</a>            <a class="code" href="unioncvmx__spxx__tpa__sel.html#adaf02d55493fd127acb39c6b3743384a">cn58xxp1</a>;
<a name="l01196"></a>01196 };
<a name="l01197"></a><a class="code" href="cvmx-spxx-defs_8h.html#acaf5c1f081e607909174c005a4404663">01197</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__spxx__tpa__sel.html" title="cvmx_spx::_tpa_sel">cvmx_spxx_tpa_sel</a> <a class="code" href="unioncvmx__spxx__tpa__sel.html" title="cvmx_spx::_tpa_sel">cvmx_spxx_tpa_sel_t</a>;
<a name="l01198"></a>01198 <span class="comment"></span>
<a name="l01199"></a>01199 <span class="comment">/**</span>
<a name="l01200"></a>01200 <span class="comment"> * cvmx_spx#_trn4_ctl</span>
<a name="l01201"></a>01201 <span class="comment"> *</span>
<a name="l01202"></a>01202 <span class="comment"> * Notes:</span>
<a name="l01203"></a>01203 <span class="comment"> * These bits are controls for the Spi4 RX bit deskew logic.  See that Spec</span>
<a name="l01204"></a>01204 <span class="comment"> * for further details.</span>
<a name="l01205"></a>01205 <span class="comment"> *</span>
<a name="l01206"></a>01206 <span class="comment"> * * BOOT_BIT</span>
<a name="l01207"></a>01207 <span class="comment"> *   On the initial training synchronization sequence, the hardware has the</span>
<a name="l01208"></a>01208 <span class="comment"> *   BOOT_BIT set which means that it will continueously perform macro</span>
<a name="l01209"></a>01209 <span class="comment"> *   operations.  Once the BOOT_BIT is cleared, the macro machine will finish</span>
<a name="l01210"></a>01210 <span class="comment"> *   the macro operation is working on and then return to the idle state.</span>
<a name="l01211"></a>01211 <span class="comment"> *   Subsequent training sequences will only go through a single macro</span>
<a name="l01212"></a>01212 <span class="comment"> *   operation in order to do slight deskews.</span>
<a name="l01213"></a>01213 <span class="comment"> *</span>
<a name="l01214"></a>01214 <span class="comment"> * * JITTER</span>
<a name="l01215"></a>01215 <span class="comment"> *   Minimum value is 1.  This parameter must be set for Spi4 mode using</span>
<a name="l01216"></a>01216 <span class="comment"> *   auto-bit deskew.  Regardless of the original intent, this field must be</span>
<a name="l01217"></a>01217 <span class="comment"> *   set non-zero for deskew to function correctly.</span>
<a name="l01218"></a>01218 <span class="comment"> *</span>
<a name="l01219"></a>01219 <span class="comment"> *   The thought is the JITTER range is no longer required since the macro</span>
<a name="l01220"></a>01220 <span class="comment"> *   machine was enhanced to understand about edge direction.  Originally</span>
<a name="l01221"></a>01221 <span class="comment"> *   these bits were intended to compensate for clock jitter.</span>
<a name="l01222"></a>01222 <span class="comment"> *</span>
<a name="l01223"></a>01223 <span class="comment"> *   dly:    this is the intrinsic delay of each delay element</span>
<a name="l01224"></a>01224 <span class="comment"> *              tap currently, it is 70ps-110ps.</span>
<a name="l01225"></a>01225 <span class="comment"> *   jitter: amount of jitter we expect in the system (~200ps)</span>
<a name="l01226"></a>01226 <span class="comment"> *   j:      number of taps to account for jitter</span>
<a name="l01227"></a>01227 <span class="comment"> *</span>
<a name="l01228"></a>01228 <span class="comment"> *   j = ((jitter / dly) + 1)</span>
<a name="l01229"></a>01229 <span class="comment"> *</span>
<a name="l01230"></a>01230 <span class="comment"> * * TRNTEST</span>
<a name="l01231"></a>01231 <span class="comment"> *   This mode is used to test systems to make sure that the bit deskew</span>
<a name="l01232"></a>01232 <span class="comment"> *   parameters have been correctly setup.  After configuration, software can</span>
<a name="l01233"></a>01233 <span class="comment"> *   set the TRNTEST mode bit.  This should be done before SRX_COM_CTL[ST_EN]</span>
<a name="l01234"></a>01234 <span class="comment"> *   is set such that we can be sure that the TX device is simply sending</span>
<a name="l01235"></a>01235 <span class="comment"> *   continuous training patterns.</span>
<a name="l01236"></a>01236 <span class="comment"> *</span>
<a name="l01237"></a>01237 <span class="comment"> *   The test mode samples every incoming bit-time and makes sure that it is</span>
<a name="l01238"></a>01238 <span class="comment"> *   either a training control or a training data packet.  If any other data</span>
<a name="l01239"></a>01239 <span class="comment"> *   is observed, then SPX_DBG_DESKEW_STATE[TESTRES] will assert signaling a</span>
<a name="l01240"></a>01240 <span class="comment"> *   test failure.</span>
<a name="l01241"></a>01241 <span class="comment"> *</span>
<a name="l01242"></a>01242 <span class="comment"> *   Software must clear TRNTEST before training is terminated.</span>
<a name="l01243"></a>01243 <span class="comment"> *</span>
<a name="l01244"></a>01244 <span class="comment"> * * Example Spi4 RX init flow...</span>
<a name="l01245"></a>01245 <span class="comment"> *</span>
<a name="l01246"></a>01246 <span class="comment"> * 1) set the CLKDLY lines (SPXX_CLK_CTL[CLKDLY])</span>
<a name="l01247"></a>01247 <span class="comment"> *    - these bits must be set before the DLL can successfully lock</span>
<a name="l01248"></a>01248 <span class="comment"> *</span>
<a name="l01249"></a>01249 <span class="comment"> * 2) set the SRXDLCK (SPXX_CLK_CTL[SRXDLCK])</span>
<a name="l01250"></a>01250 <span class="comment"> *    - this is the DLL lock bit which also acts as a block reset</span>
<a name="l01251"></a>01251 <span class="comment"> *</span>
<a name="l01252"></a>01252 <span class="comment"> * 3) wait for the DLLs lock</span>
<a name="l01253"></a>01253 <span class="comment"> *</span>
<a name="l01254"></a>01254 <span class="comment"> * 4) set any desired fields in SPXX_DBG_DESKEW_CTL</span>
<a name="l01255"></a>01255 <span class="comment"> *    - This register has only one field that most users will care about.</span>
<a name="l01256"></a>01256 <span class="comment"> *      When set, DLLDIS will disable sending update pulses to the Spi4 RX</span>
<a name="l01257"></a>01257 <span class="comment"> *      DLLs.  This pulse allows the DLL to adjust to clock variations over</span>
<a name="l01258"></a>01258 <span class="comment"> *      time.  In general, it is desired behavior.</span>
<a name="l01259"></a>01259 <span class="comment"> *</span>
<a name="l01260"></a>01260 <span class="comment"> * 5) set fields in SPXX_TRN4_CTL</span>
<a name="l01261"></a>01261 <span class="comment"> *    - These fields deal with the MUX training sequence</span>
<a name="l01262"></a>01262 <span class="comment"> *      * MUX_EN</span>
<a name="l01263"></a>01263 <span class="comment"> *        This is the enable bit for the mux select.  The MUX select will</span>
<a name="l01264"></a>01264 <span class="comment"> *        run in the training sequence between the DLL and the Macro</span>
<a name="l01265"></a>01265 <span class="comment"> *        sequence when enabled.  Once the MUX selects are selected, the</span>
<a name="l01266"></a>01266 <span class="comment"> *        entire macro sequence must be rerun.  The expectation is that</span>
<a name="l01267"></a>01267 <span class="comment"> *        this is only run at boot time and this is bit cleared at/around</span>
<a name="l01268"></a>01268 <span class="comment"> *        step \#8.</span>
<a name="l01269"></a>01269 <span class="comment"> *    - These fields deal with the Macro training sequence</span>
<a name="l01270"></a>01270 <span class="comment"> *      * MACRO_EN</span>
<a name="l01271"></a>01271 <span class="comment"> *        This is the enable bit for the macro sequence.  Macro sequences</span>
<a name="l01272"></a>01272 <span class="comment"> *        will run after the DLL and MUX training sequences.  Each macro</span>
<a name="l01273"></a>01273 <span class="comment"> *        sequence can move the offset by one value.</span>
<a name="l01274"></a>01274 <span class="comment"> *      * MAXDIST</span>
<a name="l01275"></a>01275 <span class="comment"> *        This is how far we will search for an edge.  Example...</span>
<a name="l01276"></a>01276 <span class="comment"> *</span>
<a name="l01277"></a>01277 <span class="comment"> *           dly:    this is the intrinsic delay of each delay element</span>
<a name="l01278"></a>01278 <span class="comment"> *                   tap currently, it is 70ps-110ps.</span>
<a name="l01279"></a>01279 <span class="comment"> *           U:      bit time period in time units.</span>
<a name="l01280"></a>01280 <span class="comment"> *</span>
<a name="l01281"></a>01281 <span class="comment"> *           MAXDIST = MIN(16, ((bit_time / 2) / dly)</span>
<a name="l01282"></a>01282 <span class="comment"> *</span>
<a name="l01283"></a>01283 <span class="comment"> *           Each MAXDIST iteration consists of an edge detect in the early</span>
<a name="l01284"></a>01284 <span class="comment"> *           and late (+/-) directions in an attempt to center the data.  This</span>
<a name="l01285"></a>01285 <span class="comment"> *           requires two training transistions, the control/data and</span>
<a name="l01286"></a>01286 <span class="comment"> *           data/control transistions which comprise a training sequence.</span>
<a name="l01287"></a>01287 <span class="comment"> *           Therefore, the number of training sequences required for a single</span>
<a name="l01288"></a>01288 <span class="comment"> *           macro operation is simply MAXDIST.</span>
<a name="l01289"></a>01289 <span class="comment"> *</span>
<a name="l01290"></a>01290 <span class="comment"> * 6) set the RCVTRN go bit (SPXX_CLK_CTL[RCVTRN])</span>
<a name="l01291"></a>01291 <span class="comment"> *    - this bit synchs on the first valid complete training cycle and</span>
<a name="l01292"></a>01292 <span class="comment"> *      starts to process the training packets</span>
<a name="l01293"></a>01293 <span class="comment"> *</span>
<a name="l01294"></a>01294 <span class="comment"> * 6b) This is where software could manually set the controls as opposed to</span>
<a name="l01295"></a>01295 <span class="comment"> *     letting the hardware do it.  See the SPXX_DBG_DESKEW_CTL register</span>
<a name="l01296"></a>01296 <span class="comment"> *        description for more detail.</span>
<a name="l01297"></a>01297 <span class="comment"> *</span>
<a name="l01298"></a>01298 <span class="comment"> * 7) the TX device must continue to send training packets for the initial</span>
<a name="l01299"></a>01299 <span class="comment"> *    time period.</span>
<a name="l01300"></a>01300 <span class="comment"> *    - this can be determined by...</span>
<a name="l01301"></a>01301 <span class="comment"> *</span>
<a name="l01302"></a>01302 <span class="comment"> *      DLL: one training sequence for the DLL adjustment (regardless of enable/disable)</span>
<a name="l01303"></a>01303 <span class="comment"> *      MUX: one training sequence for the Flop MUX taps (regardless of enable/disable)</span>
<a name="l01304"></a>01304 <span class="comment"> *      INIT_SEQUENCES: max number of taps that we must move</span>
<a name="l01305"></a>01305 <span class="comment"> *</span>
<a name="l01306"></a>01306 <span class="comment"> *         INIT_SEQUENCES = MIN(16, ((bit_time / 2) / dly))</span>
<a name="l01307"></a>01307 <span class="comment"> *</span>
<a name="l01308"></a>01308 <span class="comment"> *         INIT_TRN = DLL + MUX + ROUNDUP((INIT_SEQUENCES * (MAXDIST + 2)))</span>
<a name="l01309"></a>01309 <span class="comment"> *</span>
<a name="l01310"></a>01310 <span class="comment"> *</span>
<a name="l01311"></a>01311 <span class="comment"> *    - software can either wait a fixed amount of time based on the clock</span>
<a name="l01312"></a>01312 <span class="comment"> *      frequencies or poll the SPXX_CLK_STAT[SRXTRN] register.  Each</span>
<a name="l01313"></a>01313 <span class="comment"> *      assertion of SRXTRN means that at least one training sequence has</span>
<a name="l01314"></a>01314 <span class="comment"> *      been received.  Software can poll, clear, and repeat on this bit to</span>
<a name="l01315"></a>01315 <span class="comment"> *      eventually count all required transistions.</span>
<a name="l01316"></a>01316 <span class="comment"> *</span>
<a name="l01317"></a>01317 <span class="comment"> *      int cnt = 0;</span>
<a name="l01318"></a>01318 <span class="comment"> *      while (cnt &lt; INIT_TRN) [</span>
<a name="l01319"></a>01319 <span class="comment"> *             if (SPXX_CLK_STAT[SRXTRN]) [</span>
<a name="l01320"></a>01320 <span class="comment"> *                cnt++;</span>
<a name="l01321"></a>01321 <span class="comment"> *                SPXX_CLK_STAT[SRXTRN] = 0;</span>
<a name="l01322"></a>01322 <span class="comment"> *             ]</span>
<a name="l01323"></a>01323 <span class="comment"> *      ]</span>
<a name="l01324"></a>01324 <span class="comment"> *</span>
<a name="l01325"></a>01325 <span class="comment"> *   - subsequent training sequences will normally move the taps only</span>
<a name="l01326"></a>01326 <span class="comment"> *     one position, so the ALPHA equation becomes...</span>
<a name="l01327"></a>01327 <span class="comment"> *</span>
<a name="l01328"></a>01328 <span class="comment"> *     MAC   = (MAXDIST == 0) ? 1 : ROUNDUP((1 * (MAXDIST + 2))) + 1</span>
<a name="l01329"></a>01329 <span class="comment"> *</span>
<a name="l01330"></a>01330 <span class="comment"> *        ALPHA = DLL + MUX + MAC</span>
<a name="l01331"></a>01331 <span class="comment"> *</span>
<a name="l01332"></a>01332 <span class="comment"> *     ergo, MAXDIST simplifies to...</span>
<a name="l01333"></a>01333 <span class="comment"> *</span>
<a name="l01334"></a>01334 <span class="comment"> *        ALPHA = (MAXDIST == 0) ? 3 : MAXDIST + 5</span>
<a name="l01335"></a>01335 <span class="comment"> *</span>
<a name="l01336"></a>01336 <span class="comment"> *        DLL and MUX and MAC will always require at least a training sequence</span>
<a name="l01337"></a>01337 <span class="comment"> *        each - even if disabled.  If the macro sequence is enabled, an</span>
<a name="l01338"></a>01338 <span class="comment"> *        additional training sequenece at the end is necessary.  The extra</span>
<a name="l01339"></a>01339 <span class="comment"> *        sequence allows for all training state to be cleared before resuming</span>
<a name="l01340"></a>01340 <span class="comment"> *        normal operation.</span>
<a name="l01341"></a>01341 <span class="comment"> *</span>
<a name="l01342"></a>01342 <span class="comment"> * 8) after the recevier gets enough training sequences in order to achieve</span>
<a name="l01343"></a>01343 <span class="comment"> *    deskew lock, set SPXX_TRN4_CTL[CLR_BOOT]</span>
<a name="l01344"></a>01344 <span class="comment"> *    - this disables the continuous macro sequences and puts into into one</span>
<a name="l01345"></a>01345 <span class="comment"> *      macro sequnence per training operation</span>
<a name="l01346"></a>01346 <span class="comment"> *    - optionally, the machine can choose to fall out of training if</span>
<a name="l01347"></a>01347 <span class="comment"> *      enough NOPs follow the training operation (require at least 32 NOPs</span>
<a name="l01348"></a>01348 <span class="comment"> *      to follow the training sequence).</span>
<a name="l01349"></a>01349 <span class="comment"> *</span>
<a name="l01350"></a>01350 <span class="comment"> *    There must be at least MAXDIST + 3 training sequences after the</span>
<a name="l01351"></a>01351 <span class="comment"> *    SPXX_TRN4_CTL[CLR_BOOT] is set or sufficient NOPs from the TX device.</span>
<a name="l01352"></a>01352 <span class="comment"> *</span>
<a name="l01353"></a>01353 <span class="comment"> * 9) the TX device continues to send training sequences until the RX</span>
<a name="l01354"></a>01354 <span class="comment"> *    device sends a calendar transistion.  This is controlled by</span>
<a name="l01355"></a>01355 <span class="comment"> *    SRXX_COM_CTL[ST_EN].  Other restrictions require other Spi parameters</span>
<a name="l01356"></a>01356 <span class="comment"> *    (e.g. the calendar table) to be setup before this bit can be enabled.</span>
<a name="l01357"></a>01357 <span class="comment"> *    Once the entire interface is properly programmed, software writes</span>
<a name="l01358"></a>01358 <span class="comment"> *    SRXX_COM_CTL[INF_EN].  At this point, the Spi4 packets will begin to</span>
<a name="l01359"></a>01359 <span class="comment"> *    be sent into the N2K core and processed by the chip.</span>
<a name="l01360"></a>01360 <span class="comment"> */</span>
<a name="l01361"></a><a class="code" href="unioncvmx__spxx__trn4__ctl.html">01361</a> <span class="keyword">union </span><a class="code" href="unioncvmx__spxx__trn4__ctl.html" title="cvmx_spx::_trn4_ctl">cvmx_spxx_trn4_ctl</a> {
<a name="l01362"></a><a class="code" href="unioncvmx__spxx__trn4__ctl.html#ac16e37a2d7006d2bfc8397a30c444fb6">01362</a>     uint64_t <a class="code" href="unioncvmx__spxx__trn4__ctl.html#ac16e37a2d7006d2bfc8397a30c444fb6">u64</a>;
<a name="l01363"></a><a class="code" href="structcvmx__spxx__trn4__ctl_1_1cvmx__spxx__trn4__ctl__s.html">01363</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__trn4__ctl_1_1cvmx__spxx__trn4__ctl__s.html">cvmx_spxx_trn4_ctl_s</a> {
<a name="l01364"></a>01364 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01365"></a>01365 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spxx__trn4__ctl_1_1cvmx__spxx__trn4__ctl__s.html#a8decd3e2424c2a0544717df8ff4d32db">reserved_13_63</a>               : 51;
<a name="l01366"></a>01366     uint64_t <a class="code" href="structcvmx__spxx__trn4__ctl_1_1cvmx__spxx__trn4__ctl__s.html#aa02d992c558c6652c4eeef06e4d03629">trntest</a>                      : 1;  <span class="comment">/**&lt; Training Test Mode</span>
<a name="l01367"></a>01367 <span class="comment">                                                         This bit is only for initial bringup</span>
<a name="l01368"></a>01368 <span class="comment">                                                         (spx_csr__spi4_trn_test_mode) */</span>
<a name="l01369"></a>01369     uint64_t <a class="code" href="structcvmx__spxx__trn4__ctl_1_1cvmx__spxx__trn4__ctl__s.html#a35b696134fe1c35f15e64c8a26a616b0">jitter</a>                       : 3;  <span class="comment">/**&lt; Accounts for jitter when the macro sequence is</span>
<a name="l01370"></a>01370 <span class="comment">                                                         locking.  The value is how many consecutive</span>
<a name="l01371"></a>01371 <span class="comment">                                                         transititions before declaring en edge.  Minimum</span>
<a name="l01372"></a>01372 <span class="comment">                                                         value is 1.  This parameter must be set for Spi4</span>
<a name="l01373"></a>01373 <span class="comment">                                                         mode using auto-bit deskew.</span>
<a name="l01374"></a>01374 <span class="comment">                                                         (spx_csr__spi4_mac_jitter) */</span>
<a name="l01375"></a>01375     uint64_t <a class="code" href="structcvmx__spxx__trn4__ctl_1_1cvmx__spxx__trn4__ctl__s.html#a5b5fec5cfcee27271d3a02617b475160">clr_boot</a>                     : 1;  <span class="comment">/**&lt; Clear the macro boot sequence mode bit</span>
<a name="l01376"></a>01376 <span class="comment">                                                         (spx_csr__spi4_mac_clr_boot) */</span>
<a name="l01377"></a>01377     uint64_t <a class="code" href="structcvmx__spxx__trn4__ctl_1_1cvmx__spxx__trn4__ctl__s.html#afeb85b8fa16bfde5bf234976d6da04db">set_boot</a>                     : 1;  <span class="comment">/**&lt; Enable the macro boot sequence mode bit</span>
<a name="l01378"></a>01378 <span class="comment">                                                         (spx_csr__spi4_mac_set_boot) */</span>
<a name="l01379"></a>01379     uint64_t <a class="code" href="structcvmx__spxx__trn4__ctl_1_1cvmx__spxx__trn4__ctl__s.html#a7adc355db429def30cf9b85786c8e074">maxdist</a>                      : 5;  <span class="comment">/**&lt; This field defines how far from center the</span>
<a name="l01380"></a>01380 <span class="comment">                                                         deskew logic will search in a single macro</span>
<a name="l01381"></a>01381 <span class="comment">                                                          sequence (spx_csr__spi4_mac_iters) */</span>
<a name="l01382"></a>01382     uint64_t <a class="code" href="structcvmx__spxx__trn4__ctl_1_1cvmx__spxx__trn4__ctl__s.html#a1cbfc9f4b65e372eedd006d5b26fc242">macro_en</a>                     : 1;  <span class="comment">/**&lt; Allow the macro sequence to center the sample</span>
<a name="l01383"></a>01383 <span class="comment">                                                         point in the data window through hardware</span>
<a name="l01384"></a>01384 <span class="comment">                                                         (spx_csr__spi4_mac_trn_en) */</span>
<a name="l01385"></a>01385     uint64_t <a class="code" href="structcvmx__spxx__trn4__ctl_1_1cvmx__spxx__trn4__ctl__s.html#a2bc2d5814d62e26a7408e5b36c8d13bd">mux_en</a>                       : 1;  <span class="comment">/**&lt; Enable the hardware machine that selects the</span>
<a name="l01386"></a>01386 <span class="comment">                                                         proper coarse FLOP selects</span>
<a name="l01387"></a>01387 <span class="comment">                                                         (spx_csr__spi4_mux_trn_en) */</span>
<a name="l01388"></a>01388 <span class="preprocessor">#else</span>
<a name="l01389"></a><a class="code" href="structcvmx__spxx__trn4__ctl_1_1cvmx__spxx__trn4__ctl__s.html#a2bc2d5814d62e26a7408e5b36c8d13bd">01389</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spxx__trn4__ctl_1_1cvmx__spxx__trn4__ctl__s.html#a2bc2d5814d62e26a7408e5b36c8d13bd">mux_en</a>                       : 1;
<a name="l01390"></a><a class="code" href="structcvmx__spxx__trn4__ctl_1_1cvmx__spxx__trn4__ctl__s.html#a1cbfc9f4b65e372eedd006d5b26fc242">01390</a>     uint64_t <a class="code" href="structcvmx__spxx__trn4__ctl_1_1cvmx__spxx__trn4__ctl__s.html#a1cbfc9f4b65e372eedd006d5b26fc242">macro_en</a>                     : 1;
<a name="l01391"></a><a class="code" href="structcvmx__spxx__trn4__ctl_1_1cvmx__spxx__trn4__ctl__s.html#a7adc355db429def30cf9b85786c8e074">01391</a>     uint64_t <a class="code" href="structcvmx__spxx__trn4__ctl_1_1cvmx__spxx__trn4__ctl__s.html#a7adc355db429def30cf9b85786c8e074">maxdist</a>                      : 5;
<a name="l01392"></a><a class="code" href="structcvmx__spxx__trn4__ctl_1_1cvmx__spxx__trn4__ctl__s.html#afeb85b8fa16bfde5bf234976d6da04db">01392</a>     uint64_t <a class="code" href="structcvmx__spxx__trn4__ctl_1_1cvmx__spxx__trn4__ctl__s.html#afeb85b8fa16bfde5bf234976d6da04db">set_boot</a>                     : 1;
<a name="l01393"></a><a class="code" href="structcvmx__spxx__trn4__ctl_1_1cvmx__spxx__trn4__ctl__s.html#a5b5fec5cfcee27271d3a02617b475160">01393</a>     uint64_t <a class="code" href="structcvmx__spxx__trn4__ctl_1_1cvmx__spxx__trn4__ctl__s.html#a5b5fec5cfcee27271d3a02617b475160">clr_boot</a>                     : 1;
<a name="l01394"></a><a class="code" href="structcvmx__spxx__trn4__ctl_1_1cvmx__spxx__trn4__ctl__s.html#a35b696134fe1c35f15e64c8a26a616b0">01394</a>     uint64_t <a class="code" href="structcvmx__spxx__trn4__ctl_1_1cvmx__spxx__trn4__ctl__s.html#a35b696134fe1c35f15e64c8a26a616b0">jitter</a>                       : 3;
<a name="l01395"></a><a class="code" href="structcvmx__spxx__trn4__ctl_1_1cvmx__spxx__trn4__ctl__s.html#aa02d992c558c6652c4eeef06e4d03629">01395</a>     uint64_t <a class="code" href="structcvmx__spxx__trn4__ctl_1_1cvmx__spxx__trn4__ctl__s.html#aa02d992c558c6652c4eeef06e4d03629">trntest</a>                      : 1;
<a name="l01396"></a><a class="code" href="structcvmx__spxx__trn4__ctl_1_1cvmx__spxx__trn4__ctl__s.html#a8decd3e2424c2a0544717df8ff4d32db">01396</a>     uint64_t <a class="code" href="structcvmx__spxx__trn4__ctl_1_1cvmx__spxx__trn4__ctl__s.html#a8decd3e2424c2a0544717df8ff4d32db">reserved_13_63</a>               : 51;
<a name="l01397"></a>01397 <span class="preprocessor">#endif</span>
<a name="l01398"></a>01398 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__spxx__trn4__ctl.html#ab1e013b8c8750635116b11f2fb063783">s</a>;
<a name="l01399"></a><a class="code" href="unioncvmx__spxx__trn4__ctl.html#aa128a6b4521df5960b79479dd3c1b013">01399</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__trn4__ctl_1_1cvmx__spxx__trn4__ctl__s.html">cvmx_spxx_trn4_ctl_s</a>           <a class="code" href="unioncvmx__spxx__trn4__ctl.html#aa128a6b4521df5960b79479dd3c1b013">cn38xx</a>;
<a name="l01400"></a><a class="code" href="unioncvmx__spxx__trn4__ctl.html#a85df06e8f947f75c8f0180da429c9135">01400</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__trn4__ctl_1_1cvmx__spxx__trn4__ctl__s.html">cvmx_spxx_trn4_ctl_s</a>           <a class="code" href="unioncvmx__spxx__trn4__ctl.html#a85df06e8f947f75c8f0180da429c9135">cn38xxp2</a>;
<a name="l01401"></a><a class="code" href="unioncvmx__spxx__trn4__ctl.html#a5967d4b1c4ebbf538069464c7046b917">01401</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__trn4__ctl_1_1cvmx__spxx__trn4__ctl__s.html">cvmx_spxx_trn4_ctl_s</a>           <a class="code" href="unioncvmx__spxx__trn4__ctl.html#a5967d4b1c4ebbf538069464c7046b917">cn58xx</a>;
<a name="l01402"></a><a class="code" href="unioncvmx__spxx__trn4__ctl.html#a2f3d1ddded1776e9dea4158ff77b2770">01402</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spxx__trn4__ctl_1_1cvmx__spxx__trn4__ctl__s.html">cvmx_spxx_trn4_ctl_s</a>           <a class="code" href="unioncvmx__spxx__trn4__ctl.html#a2f3d1ddded1776e9dea4158ff77b2770">cn58xxp1</a>;
<a name="l01403"></a>01403 };
<a name="l01404"></a><a class="code" href="cvmx-spxx-defs_8h.html#a19c0b5a0db7a2b62df677c062f224455">01404</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__spxx__trn4__ctl.html" title="cvmx_spx::_trn4_ctl">cvmx_spxx_trn4_ctl</a> <a class="code" href="unioncvmx__spxx__trn4__ctl.html" title="cvmx_spx::_trn4_ctl">cvmx_spxx_trn4_ctl_t</a>;
<a name="l01405"></a>01405 
<a name="l01406"></a>01406 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
