// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
// Date        : Mon Dec 28 09:18:46 2020
// Host        : DESKTOP-VJ7SO95 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_FIR_reloadable_v1_0_0_1_sim_netlist.v
// Design      : design_1_FIR_reloadable_v1_0_0_1
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z010clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR
   (sig_out,
    rst,
    coef_bus,
    s00_axi_aresetn,
    en,
    s00_axi_aclk,
    A);
  output [48:0]sig_out;
  output rst;
  input [719:0]coef_bus;
  input s00_axi_aresetn;
  input en;
  input s00_axi_aclk;
  input [24:0]A;

  wire [24:0]A;
  wire \FB[0].B_n_0 ;
  wire \FB[0].B_n_43 ;
  wire \FB[10].B_n_48 ;
  wire \FB[10].B_n_49 ;
  wire \FB[10].B_n_50 ;
  wire \FB[10].B_n_51 ;
  wire \FB[10].B_n_52 ;
  wire \FB[10].B_n_53 ;
  wire \FB[10].B_n_54 ;
  wire \FB[10].B_n_55 ;
  wire \FB[11].B_n_48 ;
  wire \FB[11].B_n_49 ;
  wire \FB[11].B_n_50 ;
  wire \FB[11].B_n_51 ;
  wire \FB[11].B_n_52 ;
  wire \FB[11].B_n_53 ;
  wire \FB[11].B_n_54 ;
  wire \FB[11].B_n_55 ;
  wire \FB[12].B_n_48 ;
  wire \FB[12].B_n_49 ;
  wire \FB[12].B_n_50 ;
  wire \FB[12].B_n_51 ;
  wire \FB[12].B_n_52 ;
  wire \FB[12].B_n_53 ;
  wire \FB[12].B_n_54 ;
  wire \FB[12].B_n_55 ;
  wire \FB[13].B_n_48 ;
  wire \FB[13].B_n_49 ;
  wire \FB[13].B_n_50 ;
  wire \FB[13].B_n_51 ;
  wire \FB[13].B_n_52 ;
  wire \FB[13].B_n_53 ;
  wire \FB[13].B_n_54 ;
  wire \FB[13].B_n_55 ;
  wire \FB[14].B_n_48 ;
  wire \FB[14].B_n_49 ;
  wire \FB[14].B_n_50 ;
  wire \FB[14].B_n_51 ;
  wire \FB[14].B_n_52 ;
  wire \FB[14].B_n_53 ;
  wire \FB[14].B_n_54 ;
  wire \FB[14].B_n_55 ;
  wire \FB[15].B_n_48 ;
  wire \FB[15].B_n_49 ;
  wire \FB[15].B_n_50 ;
  wire \FB[15].B_n_51 ;
  wire \FB[15].B_n_52 ;
  wire \FB[15].B_n_53 ;
  wire \FB[15].B_n_54 ;
  wire \FB[15].B_n_55 ;
  wire \FB[16].B_n_48 ;
  wire \FB[16].B_n_49 ;
  wire \FB[16].B_n_50 ;
  wire \FB[16].B_n_51 ;
  wire \FB[16].B_n_52 ;
  wire \FB[16].B_n_53 ;
  wire \FB[16].B_n_54 ;
  wire \FB[16].B_n_55 ;
  wire \FB[17].B_n_48 ;
  wire \FB[17].B_n_49 ;
  wire \FB[17].B_n_50 ;
  wire \FB[17].B_n_51 ;
  wire \FB[17].B_n_52 ;
  wire \FB[17].B_n_53 ;
  wire \FB[17].B_n_54 ;
  wire \FB[17].B_n_55 ;
  wire \FB[18].B_n_48 ;
  wire \FB[18].B_n_49 ;
  wire \FB[18].B_n_50 ;
  wire \FB[18].B_n_51 ;
  wire \FB[18].B_n_52 ;
  wire \FB[18].B_n_53 ;
  wire \FB[18].B_n_54 ;
  wire \FB[18].B_n_55 ;
  wire \FB[19].B_n_48 ;
  wire \FB[19].B_n_49 ;
  wire \FB[19].B_n_50 ;
  wire \FB[19].B_n_51 ;
  wire \FB[19].B_n_52 ;
  wire \FB[19].B_n_53 ;
  wire \FB[19].B_n_54 ;
  wire \FB[19].B_n_55 ;
  wire \FB[1].B_n_44 ;
  wire \FB[1].B_n_45 ;
  wire \FB[1].B_n_46 ;
  wire \FB[20].B_n_48 ;
  wire \FB[20].B_n_49 ;
  wire \FB[20].B_n_50 ;
  wire \FB[20].B_n_51 ;
  wire \FB[20].B_n_52 ;
  wire \FB[20].B_n_53 ;
  wire \FB[20].B_n_54 ;
  wire \FB[20].B_n_55 ;
  wire \FB[21].B_n_48 ;
  wire \FB[21].B_n_49 ;
  wire \FB[21].B_n_50 ;
  wire \FB[21].B_n_51 ;
  wire \FB[21].B_n_52 ;
  wire \FB[21].B_n_53 ;
  wire \FB[21].B_n_54 ;
  wire \FB[21].B_n_55 ;
  wire \FB[22].B_n_48 ;
  wire \FB[22].B_n_49 ;
  wire \FB[22].B_n_50 ;
  wire \FB[22].B_n_51 ;
  wire \FB[22].B_n_52 ;
  wire \FB[22].B_n_53 ;
  wire \FB[22].B_n_54 ;
  wire \FB[22].B_n_55 ;
  wire \FB[23].B_n_48 ;
  wire \FB[23].B_n_49 ;
  wire \FB[23].B_n_50 ;
  wire \FB[23].B_n_51 ;
  wire \FB[23].B_n_52 ;
  wire \FB[23].B_n_53 ;
  wire \FB[23].B_n_54 ;
  wire \FB[23].B_n_55 ;
  wire \FB[24].B_n_48 ;
  wire \FB[24].B_n_49 ;
  wire \FB[24].B_n_50 ;
  wire \FB[24].B_n_51 ;
  wire \FB[24].B_n_52 ;
  wire \FB[24].B_n_53 ;
  wire \FB[24].B_n_54 ;
  wire \FB[24].B_n_55 ;
  wire \FB[25].B_n_48 ;
  wire \FB[25].B_n_49 ;
  wire \FB[25].B_n_50 ;
  wire \FB[25].B_n_51 ;
  wire \FB[25].B_n_52 ;
  wire \FB[25].B_n_53 ;
  wire \FB[25].B_n_54 ;
  wire \FB[25].B_n_55 ;
  wire \FB[26].B_n_48 ;
  wire \FB[26].B_n_49 ;
  wire \FB[26].B_n_50 ;
  wire \FB[26].B_n_51 ;
  wire \FB[26].B_n_52 ;
  wire \FB[26].B_n_53 ;
  wire \FB[26].B_n_54 ;
  wire \FB[26].B_n_55 ;
  wire \FB[27].B_n_48 ;
  wire \FB[27].B_n_49 ;
  wire \FB[27].B_n_50 ;
  wire \FB[27].B_n_51 ;
  wire \FB[27].B_n_52 ;
  wire \FB[27].B_n_53 ;
  wire \FB[27].B_n_54 ;
  wire \FB[27].B_n_55 ;
  wire \FB[28].B_n_48 ;
  wire \FB[28].B_n_49 ;
  wire \FB[28].B_n_50 ;
  wire \FB[28].B_n_51 ;
  wire \FB[28].B_n_52 ;
  wire \FB[28].B_n_53 ;
  wire \FB[28].B_n_54 ;
  wire \FB[28].B_n_55 ;
  wire \FB[29].B_n_48 ;
  wire \FB[29].B_n_49 ;
  wire \FB[29].B_n_50 ;
  wire \FB[29].B_n_51 ;
  wire \FB[29].B_n_52 ;
  wire \FB[29].B_n_53 ;
  wire \FB[29].B_n_54 ;
  wire \FB[29].B_n_55 ;
  wire \FB[2].B_n_45 ;
  wire \FB[2].B_n_46 ;
  wire \FB[2].B_n_47 ;
  wire \FB[2].B_n_48 ;
  wire \FB[30].B_n_48 ;
  wire \FB[30].B_n_49 ;
  wire \FB[30].B_n_50 ;
  wire \FB[30].B_n_51 ;
  wire \FB[30].B_n_52 ;
  wire \FB[30].B_n_53 ;
  wire \FB[30].B_n_54 ;
  wire \FB[30].B_n_55 ;
  wire \FB[31].B_n_48 ;
  wire \FB[31].B_n_49 ;
  wire \FB[31].B_n_50 ;
  wire \FB[31].B_n_51 ;
  wire \FB[31].B_n_52 ;
  wire \FB[31].B_n_53 ;
  wire \FB[31].B_n_54 ;
  wire \FB[31].B_n_55 ;
  wire \FB[32].B_n_48 ;
  wire \FB[32].B_n_49 ;
  wire \FB[32].B_n_50 ;
  wire \FB[32].B_n_51 ;
  wire \FB[32].B_n_52 ;
  wire \FB[32].B_n_53 ;
  wire \FB[32].B_n_54 ;
  wire \FB[32].B_n_55 ;
  wire \FB[33].B_n_48 ;
  wire \FB[33].B_n_49 ;
  wire \FB[33].B_n_50 ;
  wire \FB[33].B_n_51 ;
  wire \FB[33].B_n_52 ;
  wire \FB[33].B_n_53 ;
  wire \FB[33].B_n_54 ;
  wire \FB[33].B_n_55 ;
  wire \FB[34].B_n_48 ;
  wire \FB[34].B_n_49 ;
  wire \FB[34].B_n_50 ;
  wire \FB[34].B_n_51 ;
  wire \FB[34].B_n_52 ;
  wire \FB[34].B_n_53 ;
  wire \FB[34].B_n_54 ;
  wire \FB[34].B_n_55 ;
  wire \FB[35].B_n_48 ;
  wire \FB[35].B_n_49 ;
  wire \FB[35].B_n_50 ;
  wire \FB[35].B_n_51 ;
  wire \FB[35].B_n_52 ;
  wire \FB[35].B_n_53 ;
  wire \FB[35].B_n_54 ;
  wire \FB[35].B_n_55 ;
  wire \FB[36].B_n_48 ;
  wire \FB[36].B_n_49 ;
  wire \FB[36].B_n_50 ;
  wire \FB[36].B_n_51 ;
  wire \FB[36].B_n_52 ;
  wire \FB[36].B_n_53 ;
  wire \FB[36].B_n_54 ;
  wire \FB[36].B_n_55 ;
  wire \FB[37].B_n_48 ;
  wire \FB[37].B_n_49 ;
  wire \FB[37].B_n_50 ;
  wire \FB[37].B_n_51 ;
  wire \FB[37].B_n_52 ;
  wire \FB[37].B_n_53 ;
  wire \FB[37].B_n_54 ;
  wire \FB[37].B_n_55 ;
  wire \FB[38].B_n_48 ;
  wire \FB[38].B_n_49 ;
  wire \FB[38].B_n_50 ;
  wire \FB[38].B_n_51 ;
  wire \FB[38].B_n_52 ;
  wire \FB[38].B_n_53 ;
  wire \FB[38].B_n_54 ;
  wire \FB[38].B_n_55 ;
  wire \FB[3].B_n_46 ;
  wire \FB[3].B_n_47 ;
  wire \FB[3].B_n_48 ;
  wire \FB[3].B_n_49 ;
  wire \FB[3].B_n_50 ;
  wire \FB[4].B_n_47 ;
  wire \FB[4].B_n_48 ;
  wire \FB[4].B_n_49 ;
  wire \FB[4].B_n_50 ;
  wire \FB[4].B_n_51 ;
  wire \FB[4].B_n_52 ;
  wire \FB[4].B_n_53 ;
  wire \FB[4].B_n_54 ;
  wire \FB[5].B_n_48 ;
  wire \FB[5].B_n_49 ;
  wire \FB[5].B_n_50 ;
  wire \FB[5].B_n_51 ;
  wire \FB[5].B_n_52 ;
  wire \FB[5].B_n_53 ;
  wire \FB[5].B_n_54 ;
  wire \FB[6].B_n_48 ;
  wire \FB[6].B_n_49 ;
  wire \FB[6].B_n_50 ;
  wire \FB[6].B_n_51 ;
  wire \FB[6].B_n_52 ;
  wire \FB[6].B_n_53 ;
  wire \FB[6].B_n_54 ;
  wire \FB[6].B_n_55 ;
  wire \FB[6].B_n_56 ;
  wire \FB[7].B_n_48 ;
  wire \FB[7].B_n_49 ;
  wire \FB[7].B_n_50 ;
  wire \FB[7].B_n_51 ;
  wire \FB[7].B_n_52 ;
  wire \FB[7].B_n_53 ;
  wire \FB[7].B_n_54 ;
  wire \FB[7].B_n_55 ;
  wire \FB[8].B_n_48 ;
  wire \FB[8].B_n_49 ;
  wire \FB[8].B_n_50 ;
  wire \FB[8].B_n_51 ;
  wire \FB[8].B_n_52 ;
  wire \FB[8].B_n_53 ;
  wire \FB[8].B_n_54 ;
  wire \FB[8].B_n_55 ;
  wire \FB[9].B_n_48 ;
  wire \FB[9].B_n_49 ;
  wire \FB[9].B_n_50 ;
  wire \FB[9].B_n_51 ;
  wire \FB[9].B_n_52 ;
  wire \FB[9].B_n_53 ;
  wire \FB[9].B_n_54 ;
  wire \FB[9].B_n_55 ;
  wire [46:0]\add_bus[10]_47 ;
  wire [46:0]\add_bus[11]_48 ;
  wire [46:0]\add_bus[12]_49 ;
  wire [46:0]\add_bus[13]_50 ;
  wire [46:0]\add_bus[14]_51 ;
  wire [46:0]\add_bus[15]_52 ;
  wire [46:0]\add_bus[16]_53 ;
  wire [46:0]\add_bus[17]_54 ;
  wire [46:0]\add_bus[18]_55 ;
  wire [46:0]\add_bus[19]_56 ;
  wire [46:0]\add_bus[20]_57 ;
  wire [46:0]\add_bus[21]_58 ;
  wire [46:0]\add_bus[22]_59 ;
  wire [46:0]\add_bus[23]_60 ;
  wire [46:0]\add_bus[24]_61 ;
  wire [46:0]\add_bus[25]_62 ;
  wire [46:0]\add_bus[26]_63 ;
  wire [46:0]\add_bus[27]_64 ;
  wire [46:0]\add_bus[28]_65 ;
  wire [46:0]\add_bus[29]_66 ;
  wire [42:0]\add_bus[2]_39 ;
  wire [46:0]\add_bus[30]_67 ;
  wire [46:0]\add_bus[31]_68 ;
  wire [46:0]\add_bus[32]_69 ;
  wire [46:0]\add_bus[33]_70 ;
  wire [46:0]\add_bus[34]_71 ;
  wire [46:0]\add_bus[35]_72 ;
  wire [46:0]\add_bus[36]_73 ;
  wire [46:0]\add_bus[37]_74 ;
  wire [46:0]\add_bus[38]_75 ;
  wire [46:0]\add_bus[39]_76 ;
  wire [43:0]\add_bus[3]_40 ;
  wire [44:0]\add_bus[4]_41 ;
  wire [45:0]\add_bus[5]_42 ;
  wire [46:0]\add_bus[6]_43 ;
  wire [46:0]\add_bus[7]_44 ;
  wire [46:0]\add_bus[8]_45 ;
  wire [46:0]\add_bus[9]_46 ;
  wire [719:0]coef_bus;
  wire en;
  wire [41:0]mul_intermediate__0;
  wire [42:42]mul_intermediate__0_0;
  wire [42:42]mul_intermediate__0_1;
  wire [42:42]mul_intermediate__0_10;
  wire [42:42]mul_intermediate__0_11;
  wire [42:42]mul_intermediate__0_12;
  wire [42:42]mul_intermediate__0_13;
  wire [42:42]mul_intermediate__0_14;
  wire [42:42]mul_intermediate__0_15;
  wire [42:42]mul_intermediate__0_16;
  wire [42:42]mul_intermediate__0_17;
  wire [42:42]mul_intermediate__0_18;
  wire [42:42]mul_intermediate__0_19;
  wire [42:42]mul_intermediate__0_2;
  wire [42:42]mul_intermediate__0_20;
  wire [42:42]mul_intermediate__0_21;
  wire [42:42]mul_intermediate__0_22;
  wire [42:42]mul_intermediate__0_23;
  wire [42:42]mul_intermediate__0_24;
  wire [42:42]mul_intermediate__0_25;
  wire [42:42]mul_intermediate__0_26;
  wire [42:42]mul_intermediate__0_27;
  wire [42:42]mul_intermediate__0_28;
  wire [42:42]mul_intermediate__0_29;
  wire [42:42]mul_intermediate__0_3;
  wire [42:42]mul_intermediate__0_30;
  wire [42:42]mul_intermediate__0_31;
  wire [42:42]mul_intermediate__0_32;
  wire [42:42]mul_intermediate__0_33;
  wire [42:42]mul_intermediate__0_34;
  wire [42:42]mul_intermediate__0_35;
  wire [42:42]mul_intermediate__0_36;
  wire [42:42]mul_intermediate__0_37;
  wire [42:42]mul_intermediate__0_38;
  wire [42:42]mul_intermediate__0_4;
  wire [42:42]mul_intermediate__0_5;
  wire [42:42]mul_intermediate__0_6;
  wire [42:42]mul_intermediate__0_7;
  wire [42:42]mul_intermediate__0_8;
  wire [42:42]mul_intermediate__0_9;
  wire rst;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire [48:0]sig_out;
  wire [24:0]\xn[10]_9 ;
  wire [24:0]\xn[11]_10 ;
  wire [24:0]\xn[12]_11 ;
  wire [24:0]\xn[13]_12 ;
  wire [24:0]\xn[14]_13 ;
  wire [24:0]\xn[15]_14 ;
  wire [24:0]\xn[16]_15 ;
  wire [24:0]\xn[17]_16 ;
  wire [24:0]\xn[18]_17 ;
  wire [24:0]\xn[19]_18 ;
  wire [24:0]\xn[1]_0 ;
  wire [24:0]\xn[20]_19 ;
  wire [24:0]\xn[21]_20 ;
  wire [24:0]\xn[22]_21 ;
  wire [24:0]\xn[23]_22 ;
  wire [24:0]\xn[24]_23 ;
  wire [24:0]\xn[25]_24 ;
  wire [24:0]\xn[26]_25 ;
  wire [24:0]\xn[27]_26 ;
  wire [24:0]\xn[28]_27 ;
  wire [24:0]\xn[29]_28 ;
  wire [24:0]\xn[2]_1 ;
  wire [24:0]\xn[30]_29 ;
  wire [24:0]\xn[31]_30 ;
  wire [24:0]\xn[32]_31 ;
  wire [24:0]\xn[33]_32 ;
  wire [24:0]\xn[34]_33 ;
  wire [24:0]\xn[35]_34 ;
  wire [24:0]\xn[36]_35 ;
  wire [24:0]\xn[37]_36 ;
  wire [24:0]\xn[38]_37 ;
  wire [24:0]\xn[39]_38 ;
  wire [24:0]\xn[3]_2 ;
  wire [24:0]\xn[4]_3 ;
  wire [24:0]\xn[5]_4 ;
  wire [24:0]\xn[6]_5 ;
  wire [24:0]\xn[7]_6 ;
  wire [24:0]\xn[8]_7 ;
  wire [24:0]\xn[9]_8 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2 \FB[0].B 
       (.A(A),
        .AR(rst),
        .DI(\FB[0].B_n_43 ),
        .P(mul_intermediate__0),
        .Q(\xn[1]_0 ),
        .S(\FB[0].B_n_0 ),
        .coef_bus(coef_bus[17:0]),
        .en(en),
        .mul_intermediate_0(mul_intermediate__0_10),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_0 \FB[10].B 
       (.AR(rst),
        .DI(\FB[9].B_n_55 ),
        .P(mul_intermediate__0_0),
        .Q(\xn[10]_9 ),
        .\Q_buf_reg[24]_0 (\xn[11]_10 ),
        .S({\FB[9].B_n_48 ,\FB[9].B_n_49 }),
        .\add_bus[10]_47 (\add_bus[10]_47 ),
        .\axi_rdata_reg[15] (\add_bus[11]_48 ),
        .\axi_rdata_reg[15]_0 ({\FB[10].B_n_48 ,\FB[10].B_n_49 }),
        .\axi_rdata_reg[15]_1 ({\FB[10].B_n_50 ,\FB[10].B_n_51 ,\FB[10].B_n_52 ,\FB[10].B_n_53 }),
        .\axi_rdata_reg[15]_2 (\FB[10].B_n_55 ),
        .\axi_rdata_reg[16] (\FB[10].B_n_54 ),
        .coef_bus(coef_bus[197:180]),
        .en(en),
        .mul_intermediate_0({\FB[9].B_n_50 ,\FB[9].B_n_51 ,\FB[9].B_n_52 ,\FB[9].B_n_53 }),
        .mul_intermediate_1(\FB[9].B_n_54 ),
        .mul_intermediate_2(mul_intermediate__0_1),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_1 \FB[11].B 
       (.AR(rst),
        .DI(\FB[11].B_n_55 ),
        .P(mul_intermediate__0_2),
        .Q(\xn[12]_11 ),
        .\Q_buf_reg[24]_0 (\xn[11]_10 ),
        .S({\FB[11].B_n_48 ,\FB[11].B_n_49 }),
        .\axi_rdata_reg[15] (mul_intermediate__0_1),
        .\axi_rdata_reg[15]_0 (\add_bus[12]_49 ),
        .\axi_rdata_reg[15]_1 ({\FB[11].B_n_50 ,\FB[11].B_n_51 ,\FB[11].B_n_52 ,\FB[11].B_n_53 }),
        .\axi_rdata_reg[16] (\FB[11].B_n_54 ),
        .coef_bus(coef_bus[215:198]),
        .en(en),
        .mul_intermediate_0(\add_bus[11]_48 ),
        .mul_intermediate_1(\FB[10].B_n_55 ),
        .mul_intermediate_2({\FB[10].B_n_48 ,\FB[10].B_n_49 }),
        .mul_intermediate_3({\FB[10].B_n_50 ,\FB[10].B_n_51 ,\FB[10].B_n_52 ,\FB[10].B_n_53 }),
        .mul_intermediate_4(\FB[10].B_n_54 ),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_2 \FB[12].B 
       (.AR(rst),
        .DI(\FB[11].B_n_55 ),
        .P(mul_intermediate__0_2),
        .Q(\xn[12]_11 ),
        .\Q_buf_reg[24]_0 (\xn[13]_12 ),
        .S({\FB[11].B_n_48 ,\FB[11].B_n_49 }),
        .\axi_rdata_reg[15] (\add_bus[13]_50 ),
        .\axi_rdata_reg[15]_0 ({\FB[12].B_n_48 ,\FB[12].B_n_49 }),
        .\axi_rdata_reg[15]_1 ({\FB[12].B_n_50 ,\FB[12].B_n_51 ,\FB[12].B_n_52 ,\FB[12].B_n_53 }),
        .\axi_rdata_reg[15]_2 (\FB[12].B_n_55 ),
        .\axi_rdata_reg[16] (\FB[12].B_n_54 ),
        .coef_bus(coef_bus[233:216]),
        .en(en),
        .mul_intermediate_0(\add_bus[12]_49 ),
        .mul_intermediate_1({\FB[11].B_n_50 ,\FB[11].B_n_51 ,\FB[11].B_n_52 ,\FB[11].B_n_53 }),
        .mul_intermediate_2(\FB[11].B_n_54 ),
        .mul_intermediate_3(mul_intermediate__0_3),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_3 \FB[13].B 
       (.AR(rst),
        .DI(\FB[13].B_n_55 ),
        .P(mul_intermediate__0_4),
        .Q(\xn[14]_13 ),
        .\Q_buf_reg[24]_0 (\xn[13]_12 ),
        .S({\FB[13].B_n_48 ,\FB[13].B_n_49 }),
        .\axi_rdata_reg[15] (mul_intermediate__0_3),
        .\axi_rdata_reg[15]_0 (\add_bus[14]_51 ),
        .\axi_rdata_reg[15]_1 ({\FB[13].B_n_50 ,\FB[13].B_n_51 ,\FB[13].B_n_52 ,\FB[13].B_n_53 }),
        .\axi_rdata_reg[16] (\FB[13].B_n_54 ),
        .coef_bus(coef_bus[251:234]),
        .en(en),
        .mul_intermediate_0(\add_bus[13]_50 ),
        .mul_intermediate_1(\FB[12].B_n_55 ),
        .mul_intermediate_2({\FB[12].B_n_48 ,\FB[12].B_n_49 }),
        .mul_intermediate_3({\FB[12].B_n_50 ,\FB[12].B_n_51 ,\FB[12].B_n_52 ,\FB[12].B_n_53 }),
        .mul_intermediate_4(\FB[12].B_n_54 ),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_4 \FB[14].B 
       (.AR(rst),
        .DI(\FB[13].B_n_55 ),
        .P(mul_intermediate__0_4),
        .Q(\xn[14]_13 ),
        .\Q_buf_reg[24]_0 (\xn[15]_14 ),
        .S({\FB[13].B_n_48 ,\FB[13].B_n_49 }),
        .\axi_rdata_reg[15] (\add_bus[15]_52 ),
        .\axi_rdata_reg[15]_0 ({\FB[14].B_n_48 ,\FB[14].B_n_49 }),
        .\axi_rdata_reg[15]_1 ({\FB[14].B_n_50 ,\FB[14].B_n_51 ,\FB[14].B_n_52 ,\FB[14].B_n_53 }),
        .\axi_rdata_reg[15]_2 (\FB[14].B_n_55 ),
        .\axi_rdata_reg[16] (\FB[14].B_n_54 ),
        .coef_bus(coef_bus[269:252]),
        .en(en),
        .mul_intermediate_0(\add_bus[14]_51 ),
        .mul_intermediate_1({\FB[13].B_n_50 ,\FB[13].B_n_51 ,\FB[13].B_n_52 ,\FB[13].B_n_53 }),
        .mul_intermediate_2(\FB[13].B_n_54 ),
        .mul_intermediate_3(mul_intermediate__0_5),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_5 \FB[15].B 
       (.AR(rst),
        .DI(\FB[15].B_n_55 ),
        .P(mul_intermediate__0_6),
        .Q(\xn[16]_15 ),
        .\Q_buf_reg[24]_0 (\xn[15]_14 ),
        .S({\FB[15].B_n_48 ,\FB[15].B_n_49 }),
        .\axi_rdata_reg[15] (mul_intermediate__0_5),
        .\axi_rdata_reg[15]_0 (\add_bus[16]_53 ),
        .\axi_rdata_reg[15]_1 ({\FB[15].B_n_50 ,\FB[15].B_n_51 ,\FB[15].B_n_52 ,\FB[15].B_n_53 }),
        .\axi_rdata_reg[16] (\FB[15].B_n_54 ),
        .coef_bus(coef_bus[287:270]),
        .en(en),
        .mul_intermediate_0(\add_bus[15]_52 ),
        .mul_intermediate_1(\FB[14].B_n_55 ),
        .mul_intermediate_2({\FB[14].B_n_48 ,\FB[14].B_n_49 }),
        .mul_intermediate_3({\FB[14].B_n_50 ,\FB[14].B_n_51 ,\FB[14].B_n_52 ,\FB[14].B_n_53 }),
        .mul_intermediate_4(\FB[14].B_n_54 ),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_6 \FB[16].B 
       (.AR(rst),
        .DI(\FB[15].B_n_55 ),
        .P(mul_intermediate__0_6),
        .Q(\xn[16]_15 ),
        .\Q_buf_reg[24]_0 (\xn[17]_16 ),
        .S({\FB[15].B_n_48 ,\FB[15].B_n_49 }),
        .\axi_rdata_reg[15] (\add_bus[17]_54 ),
        .\axi_rdata_reg[15]_0 ({\FB[16].B_n_48 ,\FB[16].B_n_49 }),
        .\axi_rdata_reg[15]_1 ({\FB[16].B_n_50 ,\FB[16].B_n_51 ,\FB[16].B_n_52 ,\FB[16].B_n_53 }),
        .\axi_rdata_reg[15]_2 (\FB[16].B_n_55 ),
        .\axi_rdata_reg[16] (\FB[16].B_n_54 ),
        .coef_bus(coef_bus[305:288]),
        .en(en),
        .mul_intermediate_0(\add_bus[16]_53 ),
        .mul_intermediate_1({\FB[15].B_n_50 ,\FB[15].B_n_51 ,\FB[15].B_n_52 ,\FB[15].B_n_53 }),
        .mul_intermediate_2(\FB[15].B_n_54 ),
        .mul_intermediate_3(mul_intermediate__0_7),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_7 \FB[17].B 
       (.AR(rst),
        .DI(\FB[17].B_n_55 ),
        .P(mul_intermediate__0_8),
        .Q(\xn[18]_17 ),
        .\Q_buf_reg[24]_0 (\xn[17]_16 ),
        .S({\FB[17].B_n_48 ,\FB[17].B_n_49 }),
        .\axi_rdata_reg[15] (mul_intermediate__0_7),
        .\axi_rdata_reg[15]_0 (\add_bus[18]_55 ),
        .\axi_rdata_reg[15]_1 ({\FB[17].B_n_50 ,\FB[17].B_n_51 ,\FB[17].B_n_52 ,\FB[17].B_n_53 }),
        .\axi_rdata_reg[16] (\FB[17].B_n_54 ),
        .coef_bus(coef_bus[323:306]),
        .en(en),
        .mul_intermediate_0(\add_bus[17]_54 ),
        .mul_intermediate_1(\FB[16].B_n_55 ),
        .mul_intermediate_2({\FB[16].B_n_48 ,\FB[16].B_n_49 }),
        .mul_intermediate_3({\FB[16].B_n_50 ,\FB[16].B_n_51 ,\FB[16].B_n_52 ,\FB[16].B_n_53 }),
        .mul_intermediate_4(\FB[16].B_n_54 ),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_8 \FB[18].B 
       (.AR(rst),
        .DI(\FB[17].B_n_55 ),
        .P(mul_intermediate__0_8),
        .Q(\xn[18]_17 ),
        .\Q_buf_reg[24]_0 (\xn[19]_18 ),
        .S({\FB[17].B_n_48 ,\FB[17].B_n_49 }),
        .\axi_rdata_reg[15] (\add_bus[19]_56 ),
        .\axi_rdata_reg[15]_0 ({\FB[18].B_n_48 ,\FB[18].B_n_49 }),
        .\axi_rdata_reg[15]_1 ({\FB[18].B_n_50 ,\FB[18].B_n_51 ,\FB[18].B_n_52 ,\FB[18].B_n_53 }),
        .\axi_rdata_reg[15]_2 (\FB[18].B_n_55 ),
        .\axi_rdata_reg[16] (\FB[18].B_n_54 ),
        .coef_bus(coef_bus[341:324]),
        .en(en),
        .mul_intermediate_0(\add_bus[18]_55 ),
        .mul_intermediate_1({\FB[17].B_n_50 ,\FB[17].B_n_51 ,\FB[17].B_n_52 ,\FB[17].B_n_53 }),
        .mul_intermediate_2(\FB[17].B_n_54 ),
        .mul_intermediate_3(mul_intermediate__0_9),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_9 \FB[19].B 
       (.AR(rst),
        .DI(\FB[19].B_n_55 ),
        .P(mul_intermediate__0_11),
        .Q(\xn[20]_19 ),
        .\Q_buf_reg[24]_0 (\xn[19]_18 ),
        .S({\FB[19].B_n_48 ,\FB[19].B_n_49 }),
        .\axi_rdata_reg[15] (mul_intermediate__0_9),
        .\axi_rdata_reg[15]_0 (\add_bus[20]_57 ),
        .\axi_rdata_reg[15]_1 ({\FB[19].B_n_50 ,\FB[19].B_n_51 ,\FB[19].B_n_52 ,\FB[19].B_n_53 }),
        .\axi_rdata_reg[16] (\FB[19].B_n_54 ),
        .coef_bus(coef_bus[359:342]),
        .en(en),
        .mul_intermediate_0(\add_bus[19]_56 ),
        .mul_intermediate_1(\FB[18].B_n_55 ),
        .mul_intermediate_2({\FB[18].B_n_48 ,\FB[18].B_n_49 }),
        .mul_intermediate_3({\FB[18].B_n_50 ,\FB[18].B_n_51 ,\FB[18].B_n_52 ,\FB[18].B_n_53 }),
        .mul_intermediate_4(\FB[18].B_n_54 ),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_10 \FB[1].B 
       (.AR(rst),
        .DI(\FB[0].B_n_43 ),
        .P(mul_intermediate__0_21),
        .Q(\xn[1]_0 ),
        .\Q_buf_reg[24]_0 (\xn[2]_1 ),
        .S(\FB[0].B_n_0 ),
        .\add_bus[2]_39 (\add_bus[2]_39 ),
        .\axi_rdata_reg[15] (mul_intermediate__0_10),
        .\axi_rdata_reg[15]_0 ({\FB[1].B_n_44 ,\FB[1].B_n_45 }),
        .\axi_rdata_reg[15]_1 (\FB[1].B_n_46 ),
        .coef_bus(coef_bus[35:18]),
        .en(en),
        .mul_intermediate_0(mul_intermediate__0),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_11 \FB[20].B 
       (.AR(rst),
        .DI(\FB[19].B_n_55 ),
        .P(mul_intermediate__0_11),
        .Q(\xn[20]_19 ),
        .\Q_buf_reg[24]_0 (\xn[21]_20 ),
        .S({\FB[19].B_n_48 ,\FB[19].B_n_49 }),
        .\axi_rdata_reg[15] (\add_bus[21]_58 ),
        .\axi_rdata_reg[15]_0 ({\FB[20].B_n_48 ,\FB[20].B_n_49 }),
        .\axi_rdata_reg[15]_1 ({\FB[20].B_n_50 ,\FB[20].B_n_51 ,\FB[20].B_n_52 ,\FB[20].B_n_53 }),
        .\axi_rdata_reg[15]_2 (\FB[20].B_n_55 ),
        .\axi_rdata_reg[16] (\FB[20].B_n_54 ),
        .coef_bus(coef_bus[377:360]),
        .en(en),
        .mul_intermediate_0(\add_bus[20]_57 ),
        .mul_intermediate_1({\FB[19].B_n_50 ,\FB[19].B_n_51 ,\FB[19].B_n_52 ,\FB[19].B_n_53 }),
        .mul_intermediate_2(\FB[19].B_n_54 ),
        .mul_intermediate_3(mul_intermediate__0_12),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_12 \FB[21].B 
       (.AR(rst),
        .DI(\FB[21].B_n_55 ),
        .P(mul_intermediate__0_13),
        .Q(\xn[22]_21 ),
        .\Q_buf_reg[24]_0 (\xn[21]_20 ),
        .S({\FB[21].B_n_48 ,\FB[21].B_n_49 }),
        .\axi_rdata_reg[15] (mul_intermediate__0_12),
        .\axi_rdata_reg[15]_0 (\add_bus[22]_59 ),
        .\axi_rdata_reg[15]_1 ({\FB[21].B_n_50 ,\FB[21].B_n_51 ,\FB[21].B_n_52 ,\FB[21].B_n_53 }),
        .\axi_rdata_reg[16] (\FB[21].B_n_54 ),
        .coef_bus(coef_bus[395:378]),
        .en(en),
        .mul_intermediate_0(\add_bus[21]_58 ),
        .mul_intermediate_1(\FB[20].B_n_55 ),
        .mul_intermediate_2({\FB[20].B_n_48 ,\FB[20].B_n_49 }),
        .mul_intermediate_3({\FB[20].B_n_50 ,\FB[20].B_n_51 ,\FB[20].B_n_52 ,\FB[20].B_n_53 }),
        .mul_intermediate_4(\FB[20].B_n_54 ),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_13 \FB[22].B 
       (.AR(rst),
        .DI(\FB[21].B_n_55 ),
        .P(mul_intermediate__0_13),
        .Q(\xn[22]_21 ),
        .\Q_buf_reg[24]_0 (\xn[23]_22 ),
        .S({\FB[21].B_n_48 ,\FB[21].B_n_49 }),
        .\axi_rdata_reg[15] (\add_bus[23]_60 ),
        .\axi_rdata_reg[15]_0 ({\FB[22].B_n_48 ,\FB[22].B_n_49 }),
        .\axi_rdata_reg[15]_1 ({\FB[22].B_n_50 ,\FB[22].B_n_51 ,\FB[22].B_n_52 ,\FB[22].B_n_53 }),
        .\axi_rdata_reg[15]_2 (\FB[22].B_n_55 ),
        .\axi_rdata_reg[16] (\FB[22].B_n_54 ),
        .coef_bus(coef_bus[413:396]),
        .en(en),
        .mul_intermediate_0(\add_bus[22]_59 ),
        .mul_intermediate_1({\FB[21].B_n_50 ,\FB[21].B_n_51 ,\FB[21].B_n_52 ,\FB[21].B_n_53 }),
        .mul_intermediate_2(\FB[21].B_n_54 ),
        .mul_intermediate_3(mul_intermediate__0_14),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_14 \FB[23].B 
       (.AR(rst),
        .DI(\FB[23].B_n_55 ),
        .P(mul_intermediate__0_15),
        .Q(\xn[24]_23 ),
        .\Q_buf_reg[24]_0 (\xn[23]_22 ),
        .S({\FB[23].B_n_48 ,\FB[23].B_n_49 }),
        .\axi_rdata_reg[15] (mul_intermediate__0_14),
        .\axi_rdata_reg[15]_0 (\add_bus[24]_61 ),
        .\axi_rdata_reg[15]_1 ({\FB[23].B_n_50 ,\FB[23].B_n_51 ,\FB[23].B_n_52 ,\FB[23].B_n_53 }),
        .\axi_rdata_reg[16] (\FB[23].B_n_54 ),
        .coef_bus(coef_bus[431:414]),
        .en(en),
        .mul_intermediate_0(\add_bus[23]_60 ),
        .mul_intermediate_1(\FB[22].B_n_55 ),
        .mul_intermediate_2({\FB[22].B_n_48 ,\FB[22].B_n_49 }),
        .mul_intermediate_3({\FB[22].B_n_50 ,\FB[22].B_n_51 ,\FB[22].B_n_52 ,\FB[22].B_n_53 }),
        .mul_intermediate_4(\FB[22].B_n_54 ),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_15 \FB[24].B 
       (.AR(rst),
        .DI(\FB[23].B_n_55 ),
        .P(mul_intermediate__0_15),
        .Q(\xn[24]_23 ),
        .\Q_buf_reg[24]_0 (\xn[25]_24 ),
        .S({\FB[23].B_n_48 ,\FB[23].B_n_49 }),
        .\axi_rdata_reg[15] (\add_bus[25]_62 ),
        .\axi_rdata_reg[15]_0 ({\FB[24].B_n_48 ,\FB[24].B_n_49 }),
        .\axi_rdata_reg[15]_1 ({\FB[24].B_n_50 ,\FB[24].B_n_51 ,\FB[24].B_n_52 ,\FB[24].B_n_53 }),
        .\axi_rdata_reg[15]_2 (\FB[24].B_n_55 ),
        .\axi_rdata_reg[16] (\FB[24].B_n_54 ),
        .coef_bus(coef_bus[449:432]),
        .en(en),
        .mul_intermediate_0(\add_bus[24]_61 ),
        .mul_intermediate_1({\FB[23].B_n_50 ,\FB[23].B_n_51 ,\FB[23].B_n_52 ,\FB[23].B_n_53 }),
        .mul_intermediate_2(\FB[23].B_n_54 ),
        .mul_intermediate_3(mul_intermediate__0_16),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_16 \FB[25].B 
       (.AR(rst),
        .DI(\FB[25].B_n_55 ),
        .P(mul_intermediate__0_17),
        .Q(\xn[26]_25 ),
        .\Q_buf_reg[24]_0 (\xn[25]_24 ),
        .S({\FB[25].B_n_48 ,\FB[25].B_n_49 }),
        .\axi_rdata_reg[15] (mul_intermediate__0_16),
        .\axi_rdata_reg[15]_0 (\add_bus[26]_63 ),
        .\axi_rdata_reg[15]_1 ({\FB[25].B_n_50 ,\FB[25].B_n_51 ,\FB[25].B_n_52 ,\FB[25].B_n_53 }),
        .\axi_rdata_reg[16] (\FB[25].B_n_54 ),
        .coef_bus(coef_bus[467:450]),
        .en(en),
        .mul_intermediate_0(\add_bus[25]_62 ),
        .mul_intermediate_1(\FB[24].B_n_55 ),
        .mul_intermediate_2({\FB[24].B_n_48 ,\FB[24].B_n_49 }),
        .mul_intermediate_3({\FB[24].B_n_50 ,\FB[24].B_n_51 ,\FB[24].B_n_52 ,\FB[24].B_n_53 }),
        .mul_intermediate_4(\FB[24].B_n_54 ),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_17 \FB[26].B 
       (.AR(rst),
        .DI(\FB[25].B_n_55 ),
        .P(mul_intermediate__0_17),
        .Q(\xn[26]_25 ),
        .\Q_buf_reg[24]_0 (\xn[27]_26 ),
        .S({\FB[25].B_n_48 ,\FB[25].B_n_49 }),
        .\axi_rdata_reg[15] (\add_bus[27]_64 ),
        .\axi_rdata_reg[15]_0 ({\FB[26].B_n_48 ,\FB[26].B_n_49 }),
        .\axi_rdata_reg[15]_1 ({\FB[26].B_n_50 ,\FB[26].B_n_51 ,\FB[26].B_n_52 ,\FB[26].B_n_53 }),
        .\axi_rdata_reg[15]_2 (\FB[26].B_n_55 ),
        .\axi_rdata_reg[16] (\FB[26].B_n_54 ),
        .coef_bus(coef_bus[485:468]),
        .en(en),
        .mul_intermediate_0(\add_bus[26]_63 ),
        .mul_intermediate_1({\FB[25].B_n_50 ,\FB[25].B_n_51 ,\FB[25].B_n_52 ,\FB[25].B_n_53 }),
        .mul_intermediate_2(\FB[25].B_n_54 ),
        .mul_intermediate_3(mul_intermediate__0_18),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_18 \FB[27].B 
       (.AR(rst),
        .DI(\FB[27].B_n_55 ),
        .P(mul_intermediate__0_19),
        .Q(\xn[28]_27 ),
        .\Q_buf_reg[24]_0 (\xn[27]_26 ),
        .S({\FB[27].B_n_48 ,\FB[27].B_n_49 }),
        .\axi_rdata_reg[15] (mul_intermediate__0_18),
        .\axi_rdata_reg[15]_0 (\add_bus[28]_65 ),
        .\axi_rdata_reg[15]_1 ({\FB[27].B_n_50 ,\FB[27].B_n_51 ,\FB[27].B_n_52 ,\FB[27].B_n_53 }),
        .\axi_rdata_reg[16] (\FB[27].B_n_54 ),
        .coef_bus(coef_bus[503:486]),
        .en(en),
        .mul_intermediate_0(\add_bus[27]_64 ),
        .mul_intermediate_1(\FB[26].B_n_55 ),
        .mul_intermediate_2({\FB[26].B_n_48 ,\FB[26].B_n_49 }),
        .mul_intermediate_3({\FB[26].B_n_50 ,\FB[26].B_n_51 ,\FB[26].B_n_52 ,\FB[26].B_n_53 }),
        .mul_intermediate_4(\FB[26].B_n_54 ),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_19 \FB[28].B 
       (.AR(rst),
        .DI(\FB[27].B_n_55 ),
        .P(mul_intermediate__0_19),
        .Q(\xn[28]_27 ),
        .\Q_buf_reg[24]_0 (\xn[29]_28 ),
        .S({\FB[27].B_n_48 ,\FB[27].B_n_49 }),
        .\axi_rdata_reg[15] (\add_bus[29]_66 ),
        .\axi_rdata_reg[15]_0 ({\FB[28].B_n_48 ,\FB[28].B_n_49 }),
        .\axi_rdata_reg[15]_1 ({\FB[28].B_n_50 ,\FB[28].B_n_51 ,\FB[28].B_n_52 ,\FB[28].B_n_53 }),
        .\axi_rdata_reg[15]_2 (\FB[28].B_n_55 ),
        .\axi_rdata_reg[16] (\FB[28].B_n_54 ),
        .coef_bus(coef_bus[521:504]),
        .en(en),
        .mul_intermediate_0(\add_bus[28]_65 ),
        .mul_intermediate_1({\FB[27].B_n_50 ,\FB[27].B_n_51 ,\FB[27].B_n_52 ,\FB[27].B_n_53 }),
        .mul_intermediate_2(\FB[27].B_n_54 ),
        .mul_intermediate_3(mul_intermediate__0_20),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_20 \FB[29].B 
       (.AR(rst),
        .DI(\FB[29].B_n_55 ),
        .P(mul_intermediate__0_22),
        .Q(\xn[30]_29 ),
        .\Q_buf_reg[24]_0 (\xn[29]_28 ),
        .S({\FB[29].B_n_48 ,\FB[29].B_n_49 }),
        .\axi_rdata_reg[15] (mul_intermediate__0_20),
        .\axi_rdata_reg[15]_0 (\add_bus[30]_67 ),
        .\axi_rdata_reg[15]_1 ({\FB[29].B_n_50 ,\FB[29].B_n_51 ,\FB[29].B_n_52 ,\FB[29].B_n_53 }),
        .\axi_rdata_reg[16] (\FB[29].B_n_54 ),
        .coef_bus(coef_bus[539:522]),
        .en(en),
        .mul_intermediate_0(\add_bus[29]_66 ),
        .mul_intermediate_1(\FB[28].B_n_55 ),
        .mul_intermediate_2({\FB[28].B_n_48 ,\FB[28].B_n_49 }),
        .mul_intermediate_3({\FB[28].B_n_50 ,\FB[28].B_n_51 ,\FB[28].B_n_52 ,\FB[28].B_n_53 }),
        .mul_intermediate_4(\FB[28].B_n_54 ),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_21 \FB[2].B 
       (.AR(rst),
        .DI(\FB[2].B_n_48 ),
        .P(mul_intermediate__0_21),
        .Q(\xn[3]_2 ),
        .\Q_buf_reg[24]_0 (\xn[2]_1 ),
        .S({\FB[2].B_n_45 ,\FB[2].B_n_46 }),
        .\add_bus[2]_39 (\add_bus[2]_39 ),
        .\add_bus[3]_40 (\add_bus[3]_40 ),
        .\axi_rdata_reg[15] (\FB[2].B_n_47 ),
        .coef_bus(coef_bus[53:36]),
        .en(en),
        .mul_intermediate_0(\FB[1].B_n_46 ),
        .mul_intermediate_1({\FB[1].B_n_44 ,\FB[1].B_n_45 }),
        .mul_intermediate_2(mul_intermediate__0_32),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_22 \FB[30].B 
       (.AR(rst),
        .DI(\FB[29].B_n_55 ),
        .P(mul_intermediate__0_22),
        .Q(\xn[30]_29 ),
        .\Q_buf_reg[24]_0 (\xn[31]_30 ),
        .S({\FB[29].B_n_48 ,\FB[29].B_n_49 }),
        .\axi_rdata_reg[15] (\add_bus[31]_68 ),
        .\axi_rdata_reg[15]_0 ({\FB[30].B_n_48 ,\FB[30].B_n_49 }),
        .\axi_rdata_reg[15]_1 ({\FB[30].B_n_50 ,\FB[30].B_n_51 ,\FB[30].B_n_52 ,\FB[30].B_n_53 }),
        .\axi_rdata_reg[15]_2 (\FB[30].B_n_55 ),
        .\axi_rdata_reg[16] (\FB[30].B_n_54 ),
        .coef_bus(coef_bus[557:540]),
        .en(en),
        .mul_intermediate_0(\add_bus[30]_67 ),
        .mul_intermediate_1({\FB[29].B_n_50 ,\FB[29].B_n_51 ,\FB[29].B_n_52 ,\FB[29].B_n_53 }),
        .mul_intermediate_2(\FB[29].B_n_54 ),
        .mul_intermediate_3(mul_intermediate__0_23),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_23 \FB[31].B 
       (.AR(rst),
        .DI(\FB[31].B_n_55 ),
        .P(mul_intermediate__0_24),
        .Q(\xn[32]_31 ),
        .\Q_buf_reg[24]_0 (\xn[31]_30 ),
        .S({\FB[31].B_n_48 ,\FB[31].B_n_49 }),
        .\axi_rdata_reg[15] (mul_intermediate__0_23),
        .\axi_rdata_reg[15]_0 (\add_bus[32]_69 ),
        .\axi_rdata_reg[15]_1 ({\FB[31].B_n_50 ,\FB[31].B_n_51 ,\FB[31].B_n_52 ,\FB[31].B_n_53 }),
        .\axi_rdata_reg[16] (\FB[31].B_n_54 ),
        .coef_bus(coef_bus[575:558]),
        .en(en),
        .mul_intermediate_0(\add_bus[31]_68 ),
        .mul_intermediate_1(\FB[30].B_n_55 ),
        .mul_intermediate_2({\FB[30].B_n_48 ,\FB[30].B_n_49 }),
        .mul_intermediate_3({\FB[30].B_n_50 ,\FB[30].B_n_51 ,\FB[30].B_n_52 ,\FB[30].B_n_53 }),
        .mul_intermediate_4(\FB[30].B_n_54 ),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_24 \FB[32].B 
       (.AR(rst),
        .DI(\FB[31].B_n_55 ),
        .P(mul_intermediate__0_24),
        .Q(\xn[32]_31 ),
        .\Q_buf_reg[24]_0 (\xn[33]_32 ),
        .S({\FB[31].B_n_48 ,\FB[31].B_n_49 }),
        .\axi_rdata_reg[15] (\add_bus[33]_70 ),
        .\axi_rdata_reg[15]_0 ({\FB[32].B_n_48 ,\FB[32].B_n_49 }),
        .\axi_rdata_reg[15]_1 ({\FB[32].B_n_50 ,\FB[32].B_n_51 ,\FB[32].B_n_52 ,\FB[32].B_n_53 }),
        .\axi_rdata_reg[15]_2 (\FB[32].B_n_55 ),
        .\axi_rdata_reg[16] (\FB[32].B_n_54 ),
        .coef_bus(coef_bus[593:576]),
        .en(en),
        .mul_intermediate_0(\add_bus[32]_69 ),
        .mul_intermediate_1({\FB[31].B_n_50 ,\FB[31].B_n_51 ,\FB[31].B_n_52 ,\FB[31].B_n_53 }),
        .mul_intermediate_2(\FB[31].B_n_54 ),
        .mul_intermediate_3(mul_intermediate__0_25),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_25 \FB[33].B 
       (.AR(rst),
        .DI(\FB[33].B_n_55 ),
        .P(mul_intermediate__0_26),
        .Q(\xn[34]_33 ),
        .\Q_buf_reg[24]_0 (\xn[33]_32 ),
        .S({\FB[33].B_n_48 ,\FB[33].B_n_49 }),
        .\axi_rdata_reg[15] (mul_intermediate__0_25),
        .\axi_rdata_reg[15]_0 (\add_bus[34]_71 ),
        .\axi_rdata_reg[15]_1 ({\FB[33].B_n_50 ,\FB[33].B_n_51 ,\FB[33].B_n_52 ,\FB[33].B_n_53 }),
        .\axi_rdata_reg[16] (\FB[33].B_n_54 ),
        .coef_bus(coef_bus[611:594]),
        .en(en),
        .mul_intermediate_0(\add_bus[33]_70 ),
        .mul_intermediate_1(\FB[32].B_n_55 ),
        .mul_intermediate_2({\FB[32].B_n_48 ,\FB[32].B_n_49 }),
        .mul_intermediate_3({\FB[32].B_n_50 ,\FB[32].B_n_51 ,\FB[32].B_n_52 ,\FB[32].B_n_53 }),
        .mul_intermediate_4(\FB[32].B_n_54 ),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_26 \FB[34].B 
       (.AR(rst),
        .DI(\FB[33].B_n_55 ),
        .P(mul_intermediate__0_26),
        .Q(\xn[34]_33 ),
        .\Q_buf_reg[24]_0 (\xn[35]_34 ),
        .S({\FB[33].B_n_48 ,\FB[33].B_n_49 }),
        .\axi_rdata_reg[15] (\add_bus[35]_72 ),
        .\axi_rdata_reg[15]_0 ({\FB[34].B_n_48 ,\FB[34].B_n_49 }),
        .\axi_rdata_reg[15]_1 ({\FB[34].B_n_50 ,\FB[34].B_n_51 ,\FB[34].B_n_52 ,\FB[34].B_n_53 }),
        .\axi_rdata_reg[15]_2 (\FB[34].B_n_55 ),
        .\axi_rdata_reg[16] (\FB[34].B_n_54 ),
        .coef_bus(coef_bus[629:612]),
        .en(en),
        .mul_intermediate_0(\add_bus[34]_71 ),
        .mul_intermediate_1({\FB[33].B_n_50 ,\FB[33].B_n_51 ,\FB[33].B_n_52 ,\FB[33].B_n_53 }),
        .mul_intermediate_2(\FB[33].B_n_54 ),
        .mul_intermediate_3(mul_intermediate__0_27),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_27 \FB[35].B 
       (.AR(rst),
        .DI(\FB[35].B_n_55 ),
        .P(mul_intermediate__0_28),
        .Q(\xn[36]_35 ),
        .\Q_buf_reg[24]_0 (\xn[35]_34 ),
        .S({\FB[35].B_n_48 ,\FB[35].B_n_49 }),
        .\axi_rdata_reg[15] (mul_intermediate__0_27),
        .\axi_rdata_reg[15]_0 (\add_bus[36]_73 ),
        .\axi_rdata_reg[15]_1 ({\FB[35].B_n_50 ,\FB[35].B_n_51 ,\FB[35].B_n_52 ,\FB[35].B_n_53 }),
        .\axi_rdata_reg[16] (\FB[35].B_n_54 ),
        .coef_bus(coef_bus[647:630]),
        .en(en),
        .mul_intermediate_0(\add_bus[35]_72 ),
        .mul_intermediate_1(\FB[34].B_n_55 ),
        .mul_intermediate_2({\FB[34].B_n_48 ,\FB[34].B_n_49 }),
        .mul_intermediate_3({\FB[34].B_n_50 ,\FB[34].B_n_51 ,\FB[34].B_n_52 ,\FB[34].B_n_53 }),
        .mul_intermediate_4(\FB[34].B_n_54 ),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_28 \FB[36].B 
       (.AR(rst),
        .DI(\FB[35].B_n_55 ),
        .P(mul_intermediate__0_28),
        .Q(\xn[36]_35 ),
        .\Q_buf_reg[24]_0 (\xn[37]_36 ),
        .S({\FB[35].B_n_48 ,\FB[35].B_n_49 }),
        .\axi_rdata_reg[15] (\add_bus[37]_74 ),
        .\axi_rdata_reg[15]_0 ({\FB[36].B_n_48 ,\FB[36].B_n_49 }),
        .\axi_rdata_reg[15]_1 ({\FB[36].B_n_50 ,\FB[36].B_n_51 ,\FB[36].B_n_52 ,\FB[36].B_n_53 }),
        .\axi_rdata_reg[15]_2 (\FB[36].B_n_55 ),
        .\axi_rdata_reg[16] (\FB[36].B_n_54 ),
        .coef_bus(coef_bus[665:648]),
        .en(en),
        .mul_intermediate_0(\add_bus[36]_73 ),
        .mul_intermediate_1({\FB[35].B_n_50 ,\FB[35].B_n_51 ,\FB[35].B_n_52 ,\FB[35].B_n_53 }),
        .mul_intermediate_2(\FB[35].B_n_54 ),
        .mul_intermediate_3(mul_intermediate__0_29),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_29 \FB[37].B 
       (.AR(rst),
        .DI(\FB[37].B_n_55 ),
        .P(mul_intermediate__0_30),
        .Q(\xn[38]_37 ),
        .\Q_buf_reg[24]_0 (\xn[37]_36 ),
        .S({\FB[37].B_n_48 ,\FB[37].B_n_49 }),
        .\axi_rdata_reg[15] (mul_intermediate__0_29),
        .\axi_rdata_reg[15]_0 (\add_bus[38]_75 ),
        .\axi_rdata_reg[15]_1 ({\FB[37].B_n_50 ,\FB[37].B_n_51 ,\FB[37].B_n_52 ,\FB[37].B_n_53 }),
        .\axi_rdata_reg[16] (\FB[37].B_n_54 ),
        .coef_bus(coef_bus[683:666]),
        .en(en),
        .mul_intermediate_0(\add_bus[37]_74 ),
        .mul_intermediate_1(\FB[36].B_n_55 ),
        .mul_intermediate_2({\FB[36].B_n_48 ,\FB[36].B_n_49 }),
        .mul_intermediate_3({\FB[36].B_n_50 ,\FB[36].B_n_51 ,\FB[36].B_n_52 ,\FB[36].B_n_53 }),
        .mul_intermediate_4(\FB[36].B_n_54 ),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_30 \FB[38].B 
       (.AR(rst),
        .DI(\FB[37].B_n_55 ),
        .P(mul_intermediate__0_30),
        .Q(\xn[38]_37 ),
        .S({\FB[37].B_n_48 ,\FB[37].B_n_49 }),
        .\axi_rdata_reg[11] ({\FB[38].B_n_48 ,\FB[38].B_n_49 }),
        .\axi_rdata_reg[11]_0 (\FB[38].B_n_55 ),
        .\axi_rdata_reg[15] (\add_bus[39]_76 ),
        .\axi_rdata_reg[15]_0 ({\FB[38].B_n_50 ,\FB[38].B_n_51 ,\FB[38].B_n_52 ,\FB[38].B_n_53 }),
        .\axi_rdata_reg[16] (\FB[38].B_n_54 ),
        .coef_bus(coef_bus[701:684]),
        .en(en),
        .mul_intermediate_0(\xn[39]_38 ),
        .mul_intermediate_1(\add_bus[38]_75 ),
        .mul_intermediate_2({\FB[37].B_n_50 ,\FB[37].B_n_51 ,\FB[37].B_n_52 ,\FB[37].B_n_53 }),
        .mul_intermediate_3(\FB[37].B_n_54 ),
        .mul_intermediate_4(mul_intermediate__0_31),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_31 \FB[39].B 
       (.\Q_buf_reg[24] (\xn[39]_38 ),
        .\axi_rdata_reg[11] (mul_intermediate__0_31),
        .coef_bus(coef_bus[719:702]),
        .mul_intermediate_0(\add_bus[39]_76 ),
        .mul_intermediate_1(\FB[38].B_n_55 ),
        .mul_intermediate_2({\FB[38].B_n_48 ,\FB[38].B_n_49 }),
        .mul_intermediate_3({\FB[38].B_n_50 ,\FB[38].B_n_51 ,\FB[38].B_n_52 ,\FB[38].B_n_53 }),
        .mul_intermediate_4(\FB[38].B_n_54 ),
        .sig_out(sig_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_32 \FB[3].B 
       (.AR(rst),
        .DI(\FB[2].B_n_48 ),
        .P(mul_intermediate__0_33),
        .Q(\xn[3]_2 ),
        .\Q_buf_reg[24]_0 (\xn[4]_3 ),
        .S({\FB[2].B_n_45 ,\FB[2].B_n_46 }),
        .\add_bus[3]_40 (\add_bus[3]_40 ),
        .\add_bus[4]_41 (\add_bus[4]_41 ),
        .\axi_rdata_reg[15] (mul_intermediate__0_32),
        .\axi_rdata_reg[15]_0 ({\FB[3].B_n_46 ,\FB[3].B_n_47 }),
        .\axi_rdata_reg[15]_1 ({\FB[3].B_n_48 ,\FB[3].B_n_49 }),
        .\axi_rdata_reg[15]_2 (\FB[3].B_n_50 ),
        .coef_bus(coef_bus[71:54]),
        .en(en),
        .mul_intermediate_0(\FB[2].B_n_47 ),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_33 \FB[4].B 
       (.AR(rst),
        .CO(\FB[4].B_n_52 ),
        .DI(\FB[4].B_n_54 ),
        .O(\add_bus[6]_43 [46]),
        .P(mul_intermediate__0_33),
        .Q(\xn[5]_4 ),
        .\Q_buf_reg[24]_0 (\xn[4]_3 ),
        .S({\FB[4].B_n_47 ,\FB[4].B_n_48 }),
        .\add_bus[4]_41 (\add_bus[4]_41 ),
        .\add_bus[5]_42 (\add_bus[5]_42 ),
        .\axi_rdata_reg[15] ({\FB[4].B_n_49 ,\FB[4].B_n_50 ,\FB[4].B_n_51 }),
        .\axi_rdata_reg[15]_0 (\FB[4].B_n_53 ),
        .coef_bus(coef_bus[89:72]),
        .en(en),
        .mul_intermediate_0(\FB[3].B_n_50 ),
        .mul_intermediate_1({\FB[3].B_n_46 ,\FB[3].B_n_47 }),
        .mul_intermediate_2({\FB[3].B_n_48 ,\FB[3].B_n_49 }),
        .mul_intermediate_3(mul_intermediate__0_34),
        .mul_intermediate_4(\FB[6].B_n_48 ),
        .mul_intermediate_5(\FB[5].B_n_48 ),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_34 \FB[5].B 
       (.AR(rst),
        .DI(\FB[4].B_n_54 ),
        .P(mul_intermediate__0_35),
        .Q(\xn[5]_4 ),
        .\Q_buf_reg[24]_0 (\xn[6]_5 ),
        .S({\FB[4].B_n_47 ,\FB[4].B_n_48 }),
        .\add_bus[5]_42 (\add_bus[5]_42 ),
        .\add_bus[6]_43 (\add_bus[6]_43 ),
        .\axi_rdata_reg[15] (mul_intermediate__0_34),
        .\axi_rdata_reg[15]_0 (\FB[5].B_n_48 ),
        .\axi_rdata_reg[15]_1 ({\FB[5].B_n_49 ,\FB[5].B_n_50 }),
        .\axi_rdata_reg[15]_2 ({\FB[5].B_n_51 ,\FB[5].B_n_52 ,\FB[5].B_n_53 }),
        .\axi_rdata_reg[15]_3 (\FB[5].B_n_54 ),
        .coef_bus(coef_bus[107:90]),
        .en(en),
        .mul_intermediate_0({\FB[4].B_n_49 ,\FB[4].B_n_50 ,\FB[4].B_n_51 }),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_35 \FB[6].B 
       (.AR(rst),
        .CO(\FB[4].B_n_52 ),
        .DI(\FB[6].B_n_55 ),
        .P(mul_intermediate__0_35),
        .Q(\xn[7]_6 ),
        .\Q_buf_reg[24]_0 (\xn[6]_5 ),
        .S({\FB[4].B_n_53 ,\FB[5].B_n_51 ,\FB[5].B_n_52 ,\FB[5].B_n_53 }),
        .\add_bus[6]_43 (\add_bus[6]_43 ),
        .\axi_rdata_reg[15] (\add_bus[7]_44 ),
        .\axi_rdata_reg[15]_0 ({\FB[6].B_n_49 ,\FB[6].B_n_50 }),
        .\axi_rdata_reg[15]_1 ({\FB[6].B_n_51 ,\FB[6].B_n_52 ,\FB[6].B_n_53 ,\FB[6].B_n_54 }),
        .\axi_rdata_reg[16] (\FB[6].B_n_48 ),
        .\axi_rdata_reg[16]_0 (\FB[6].B_n_56 ),
        .coef_bus(coef_bus[125:108]),
        .en(en),
        .mul_intermediate_0(\FB[5].B_n_54 ),
        .mul_intermediate_1({\FB[5].B_n_49 ,\FB[5].B_n_50 }),
        .mul_intermediate_2(mul_intermediate__0_36),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_36 \FB[7].B 
       (.AR(rst),
        .DI(\FB[6].B_n_55 ),
        .P(mul_intermediate__0_37),
        .Q(\xn[7]_6 ),
        .\Q_buf_reg[24]_0 (\xn[8]_7 ),
        .S({\FB[7].B_n_48 ,\FB[7].B_n_49 }),
        .\axi_rdata_reg[15] (mul_intermediate__0_36),
        .\axi_rdata_reg[15]_0 (\add_bus[8]_45 ),
        .\axi_rdata_reg[15]_1 ({\FB[7].B_n_50 ,\FB[7].B_n_51 ,\FB[7].B_n_52 ,\FB[7].B_n_53 }),
        .\axi_rdata_reg[15]_2 (\FB[7].B_n_55 ),
        .\axi_rdata_reg[16] (\FB[7].B_n_54 ),
        .coef_bus(coef_bus[143:126]),
        .en(en),
        .mul_intermediate_0(\add_bus[7]_44 ),
        .mul_intermediate_1({\FB[6].B_n_49 ,\FB[6].B_n_50 }),
        .mul_intermediate_2({\FB[6].B_n_51 ,\FB[6].B_n_52 ,\FB[6].B_n_53 ,\FB[6].B_n_54 }),
        .mul_intermediate_3(\FB[6].B_n_56 ),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_37 \FB[8].B 
       (.AR(rst),
        .DI(\FB[8].B_n_55 ),
        .P(mul_intermediate__0_37),
        .Q(\xn[9]_8 ),
        .\Q_buf_reg[24]_0 (\xn[8]_7 ),
        .S({\FB[7].B_n_48 ,\FB[7].B_n_49 }),
        .\axi_rdata_reg[15] (\add_bus[9]_46 ),
        .\axi_rdata_reg[15]_0 ({\FB[8].B_n_48 ,\FB[8].B_n_49 }),
        .\axi_rdata_reg[15]_1 ({\FB[8].B_n_50 ,\FB[8].B_n_51 ,\FB[8].B_n_52 ,\FB[8].B_n_53 }),
        .\axi_rdata_reg[16] (\FB[8].B_n_54 ),
        .coef_bus(coef_bus[161:144]),
        .en(en),
        .mul_intermediate_0(\add_bus[8]_45 ),
        .mul_intermediate_1(\FB[7].B_n_55 ),
        .mul_intermediate_2({\FB[7].B_n_50 ,\FB[7].B_n_51 ,\FB[7].B_n_52 ,\FB[7].B_n_53 }),
        .mul_intermediate_3(\FB[7].B_n_54 ),
        .mul_intermediate_4(mul_intermediate__0_38),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_38 \FB[9].B 
       (.AR(rst),
        .DI(\FB[8].B_n_55 ),
        .P(mul_intermediate__0_0),
        .Q(\xn[9]_8 ),
        .\Q_buf_reg[24]_0 (\xn[10]_9 ),
        .S({\FB[9].B_n_48 ,\FB[9].B_n_49 }),
        .\axi_rdata_reg[15] (mul_intermediate__0_38),
        .\axi_rdata_reg[15]_0 (\add_bus[10]_47 ),
        .\axi_rdata_reg[15]_1 ({\FB[9].B_n_50 ,\FB[9].B_n_51 ,\FB[9].B_n_52 ,\FB[9].B_n_53 }),
        .\axi_rdata_reg[15]_2 (\FB[9].B_n_55 ),
        .\axi_rdata_reg[16] (\FB[9].B_n_54 ),
        .coef_bus(coef_bus[179:162]),
        .en(en),
        .mul_intermediate_0(\add_bus[9]_46 ),
        .mul_intermediate_1({\FB[8].B_n_48 ,\FB[8].B_n_49 }),
        .mul_intermediate_2({\FB[8].B_n_50 ,\FB[8].B_n_51 ,\FB[8].B_n_52 ,\FB[8].B_n_53 }),
        .mul_intermediate_3(\FB[8].B_n_54 ),
        .s00_axi_aclk(s00_axi_aclk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2
   (S,
    P,
    DI,
    Q,
    mul_intermediate_0,
    coef_bus,
    A,
    en,
    s00_axi_aclk,
    AR);
  output [0:0]S;
  output [41:0]P;
  output [0:0]DI;
  output [24:0]Q;
  input [0:0]mul_intermediate_0;
  input [17:0]coef_bus;
  input [24:0]A;
  input en;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [24:0]A;
  wire [0:0]AR;
  wire [0:0]DI;
  wire [41:0]P;
  wire [24:0]Q;
  wire [0:0]S;
  wire [17:0]coef_bus;
  wire en;
  wire [0:0]mul_intermediate_0;
  wire [42:42]mul_intermediate__0;
  wire s00_axi_aclk;
  wire NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_intermediate_OVERFLOW_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_intermediate_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_intermediate_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_intermediate_CARRYOUT_UNCONNECTED;
  wire [47:43]NLW_mul_intermediate_P_UNCONNECTED;
  wire [47:0]NLW_mul_intermediate_PCOUT_UNCONNECTED;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(A[0]),
        .Q(Q[0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(A[10]),
        .Q(Q[10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(A[11]),
        .Q(Q[11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(A[12]),
        .Q(Q[12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(A[13]),
        .Q(Q[13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(A[14]),
        .Q(Q[14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(A[15]),
        .Q(Q[15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(A[16]),
        .Q(Q[16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(A[17]),
        .Q(Q[17]));
  FDCE \Q_buf_reg[18] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(A[18]),
        .Q(Q[18]));
  FDCE \Q_buf_reg[19] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(A[19]),
        .Q(Q[19]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(A[1]),
        .Q(Q[1]));
  FDCE \Q_buf_reg[20] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(A[20]),
        .Q(Q[20]));
  FDCE \Q_buf_reg[21] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(A[21]),
        .Q(Q[21]));
  FDCE \Q_buf_reg[22] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(A[22]),
        .Q(Q[22]));
  FDCE \Q_buf_reg[23] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(A[23]),
        .Q(Q[23]));
  FDCE \Q_buf_reg[24] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(A[24]),
        .Q(Q[24]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(A[2]),
        .Q(Q[2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(A[3]),
        .Q(Q[3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(A[4]),
        .Q(Q[4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(A[5]),
        .Q(Q[5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(A[6]),
        .Q(Q[6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(A[7]),
        .Q(Q[7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(A[8]),
        .Q(Q[8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(A[9]),
        .Q(Q[9]));
  LUT1 #(
    .INIT(2'h1)) 
    addOut_carry__9_i_1
       (.I0(mul_intermediate__0),
        .O(DI));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_2__0
       (.I0(mul_intermediate__0),
        .I1(mul_intermediate_0),
        .O(S));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_intermediate
       (.A({A[24],A[24],A[24],A[24],A[24],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_intermediate_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(coef_bus),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_intermediate_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_intermediate_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_intermediate_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_intermediate_P_UNCONNECTED[47:43],mul_intermediate__0,P}),
        .PATTERNBDETECT(NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_intermediate_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_intermediate_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "FIR_block_V2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_0
   (P,
    \axi_rdata_reg[15] ,
    \axi_rdata_reg[15]_0 ,
    \axi_rdata_reg[15]_1 ,
    \axi_rdata_reg[16] ,
    \axi_rdata_reg[15]_2 ,
    \Q_buf_reg[24]_0 ,
    coef_bus,
    Q,
    \add_bus[10]_47 ,
    DI,
    S,
    mul_intermediate_0,
    mul_intermediate_1,
    mul_intermediate_2,
    en,
    s00_axi_aclk,
    AR);
  output [0:0]P;
  output [46:0]\axi_rdata_reg[15] ;
  output [1:0]\axi_rdata_reg[15]_0 ;
  output [3:0]\axi_rdata_reg[15]_1 ;
  output [0:0]\axi_rdata_reg[16] ;
  output [0:0]\axi_rdata_reg[15]_2 ;
  output [24:0]\Q_buf_reg[24]_0 ;
  input [17:0]coef_bus;
  input [24:0]Q;
  input [46:0]\add_bus[10]_47 ;
  input [0:0]DI;
  input [1:0]S;
  input [3:0]mul_intermediate_0;
  input [0:0]mul_intermediate_1;
  input [0:0]mul_intermediate_2;
  input en;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]DI;
  wire [0:0]P;
  wire [24:0]Q;
  wire [24:0]\Q_buf_reg[24]_0 ;
  wire [1:0]S;
  wire addOut_carry__0_i_1__8_n_0;
  wire addOut_carry__0_i_2__8_n_0;
  wire addOut_carry__0_i_3__8_n_0;
  wire addOut_carry__0_i_4__8_n_0;
  wire addOut_carry__0_n_0;
  wire addOut_carry__0_n_1;
  wire addOut_carry__0_n_2;
  wire addOut_carry__0_n_3;
  wire addOut_carry__10_n_0;
  wire addOut_carry__10_n_1;
  wire addOut_carry__10_n_2;
  wire addOut_carry__10_n_3;
  wire addOut_carry__1_i_1__8_n_0;
  wire addOut_carry__1_i_2__8_n_0;
  wire addOut_carry__1_i_3__8_n_0;
  wire addOut_carry__1_i_4__8_n_0;
  wire addOut_carry__1_n_0;
  wire addOut_carry__1_n_1;
  wire addOut_carry__1_n_2;
  wire addOut_carry__1_n_3;
  wire addOut_carry__2_i_1__8_n_0;
  wire addOut_carry__2_i_2__8_n_0;
  wire addOut_carry__2_i_3__8_n_0;
  wire addOut_carry__2_i_4__8_n_0;
  wire addOut_carry__2_n_0;
  wire addOut_carry__2_n_1;
  wire addOut_carry__2_n_2;
  wire addOut_carry__2_n_3;
  wire addOut_carry__3_i_1__8_n_0;
  wire addOut_carry__3_i_2__8_n_0;
  wire addOut_carry__3_i_3__8_n_0;
  wire addOut_carry__3_i_4__8_n_0;
  wire addOut_carry__3_n_0;
  wire addOut_carry__3_n_1;
  wire addOut_carry__3_n_2;
  wire addOut_carry__3_n_3;
  wire addOut_carry__4_i_1__8_n_0;
  wire addOut_carry__4_i_2__8_n_0;
  wire addOut_carry__4_i_3__8_n_0;
  wire addOut_carry__4_i_4__8_n_0;
  wire addOut_carry__4_n_0;
  wire addOut_carry__4_n_1;
  wire addOut_carry__4_n_2;
  wire addOut_carry__4_n_3;
  wire addOut_carry__5_i_1__8_n_0;
  wire addOut_carry__5_i_2__8_n_0;
  wire addOut_carry__5_i_3__8_n_0;
  wire addOut_carry__5_i_4__8_n_0;
  wire addOut_carry__5_n_0;
  wire addOut_carry__5_n_1;
  wire addOut_carry__5_n_2;
  wire addOut_carry__5_n_3;
  wire addOut_carry__6_i_1__8_n_0;
  wire addOut_carry__6_i_2__8_n_0;
  wire addOut_carry__6_i_3__8_n_0;
  wire addOut_carry__6_i_4__8_n_0;
  wire addOut_carry__6_n_0;
  wire addOut_carry__6_n_1;
  wire addOut_carry__6_n_2;
  wire addOut_carry__6_n_3;
  wire addOut_carry__7_i_1__8_n_0;
  wire addOut_carry__7_i_2__8_n_0;
  wire addOut_carry__7_i_3__8_n_0;
  wire addOut_carry__7_i_4__8_n_0;
  wire addOut_carry__7_n_0;
  wire addOut_carry__7_n_1;
  wire addOut_carry__7_n_2;
  wire addOut_carry__7_n_3;
  wire addOut_carry__8_i_1__8_n_0;
  wire addOut_carry__8_i_2__8_n_0;
  wire addOut_carry__8_i_3__8_n_0;
  wire addOut_carry__8_i_4__8_n_0;
  wire addOut_carry__8_n_0;
  wire addOut_carry__8_n_1;
  wire addOut_carry__8_n_2;
  wire addOut_carry__8_n_3;
  wire addOut_carry__9_i_4__8_n_0;
  wire addOut_carry__9_i_5__7_n_0;
  wire addOut_carry__9_n_0;
  wire addOut_carry__9_n_1;
  wire addOut_carry__9_n_2;
  wire addOut_carry__9_n_3;
  wire addOut_carry_i_1__8_n_0;
  wire addOut_carry_i_2__8_n_0;
  wire addOut_carry_i_3__8_n_0;
  wire addOut_carry_i_4__8_n_0;
  wire addOut_carry_n_0;
  wire addOut_carry_n_1;
  wire addOut_carry_n_2;
  wire addOut_carry_n_3;
  wire [46:0]\add_bus[10]_47 ;
  wire [48:47]\add_bus[11]_48 ;
  wire [46:0]\axi_rdata_reg[15] ;
  wire [1:0]\axi_rdata_reg[15]_0 ;
  wire [3:0]\axi_rdata_reg[15]_1 ;
  wire [0:0]\axi_rdata_reg[15]_2 ;
  wire [0:0]\axi_rdata_reg[16] ;
  wire [17:0]coef_bus;
  wire en;
  wire [3:0]mul_intermediate_0;
  wire [0:0]mul_intermediate_1;
  wire [0:0]mul_intermediate_2;
  wire [41:0]mul_intermediate__0;
  wire s00_axi_aclk;
  wire [3:0]NLW_addOut_carry__11_CO_UNCONNECTED;
  wire [3:1]NLW_addOut_carry__11_O_UNCONNECTED;
  wire NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_intermediate_OVERFLOW_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_intermediate_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_intermediate_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_intermediate_CARRYOUT_UNCONNECTED;
  wire [47:43]NLW_mul_intermediate_P_UNCONNECTED;
  wire [47:0]NLW_mul_intermediate_PCOUT_UNCONNECTED;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[0]),
        .Q(\Q_buf_reg[24]_0 [0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[10]),
        .Q(\Q_buf_reg[24]_0 [10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[11]),
        .Q(\Q_buf_reg[24]_0 [11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[12]),
        .Q(\Q_buf_reg[24]_0 [12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[13]),
        .Q(\Q_buf_reg[24]_0 [13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[14]),
        .Q(\Q_buf_reg[24]_0 [14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[15]),
        .Q(\Q_buf_reg[24]_0 [15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[16]),
        .Q(\Q_buf_reg[24]_0 [16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[17]),
        .Q(\Q_buf_reg[24]_0 [17]));
  FDCE \Q_buf_reg[18] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[18]),
        .Q(\Q_buf_reg[24]_0 [18]));
  FDCE \Q_buf_reg[19] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[19]),
        .Q(\Q_buf_reg[24]_0 [19]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[1]),
        .Q(\Q_buf_reg[24]_0 [1]));
  FDCE \Q_buf_reg[20] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[20]),
        .Q(\Q_buf_reg[24]_0 [20]));
  FDCE \Q_buf_reg[21] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[21]),
        .Q(\Q_buf_reg[24]_0 [21]));
  FDCE \Q_buf_reg[22] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[22]),
        .Q(\Q_buf_reg[24]_0 [22]));
  FDCE \Q_buf_reg[23] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[23]),
        .Q(\Q_buf_reg[24]_0 [23]));
  FDCE \Q_buf_reg[24] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[24]),
        .Q(\Q_buf_reg[24]_0 [24]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[2]),
        .Q(\Q_buf_reg[24]_0 [2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[3]),
        .Q(\Q_buf_reg[24]_0 [3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[4]),
        .Q(\Q_buf_reg[24]_0 [4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[5]),
        .Q(\Q_buf_reg[24]_0 [5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[6]),
        .Q(\Q_buf_reg[24]_0 [6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[7]),
        .Q(\Q_buf_reg[24]_0 [7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[8]),
        .Q(\Q_buf_reg[24]_0 [8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[9]),
        .Q(\Q_buf_reg[24]_0 [9]));
  CARRY4 addOut_carry
       (.CI(1'b0),
        .CO({addOut_carry_n_0,addOut_carry_n_1,addOut_carry_n_2,addOut_carry_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[3:0]),
        .O(\axi_rdata_reg[15] [3:0]),
        .S({addOut_carry_i_1__8_n_0,addOut_carry_i_2__8_n_0,addOut_carry_i_3__8_n_0,addOut_carry_i_4__8_n_0}));
  CARRY4 addOut_carry__0
       (.CI(addOut_carry_n_0),
        .CO({addOut_carry__0_n_0,addOut_carry__0_n_1,addOut_carry__0_n_2,addOut_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[7:4]),
        .O(\axi_rdata_reg[15] [7:4]),
        .S({addOut_carry__0_i_1__8_n_0,addOut_carry__0_i_2__8_n_0,addOut_carry__0_i_3__8_n_0,addOut_carry__0_i_4__8_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_1__8
       (.I0(mul_intermediate__0[7]),
        .I1(\add_bus[10]_47 [7]),
        .O(addOut_carry__0_i_1__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_2__8
       (.I0(mul_intermediate__0[6]),
        .I1(\add_bus[10]_47 [6]),
        .O(addOut_carry__0_i_2__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_3__8
       (.I0(mul_intermediate__0[5]),
        .I1(\add_bus[10]_47 [5]),
        .O(addOut_carry__0_i_3__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_4__8
       (.I0(mul_intermediate__0[4]),
        .I1(\add_bus[10]_47 [4]),
        .O(addOut_carry__0_i_4__8_n_0));
  CARRY4 addOut_carry__1
       (.CI(addOut_carry__0_n_0),
        .CO({addOut_carry__1_n_0,addOut_carry__1_n_1,addOut_carry__1_n_2,addOut_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[11:8]),
        .O(\axi_rdata_reg[15] [11:8]),
        .S({addOut_carry__1_i_1__8_n_0,addOut_carry__1_i_2__8_n_0,addOut_carry__1_i_3__8_n_0,addOut_carry__1_i_4__8_n_0}));
  CARRY4 addOut_carry__10
       (.CI(addOut_carry__9_n_0),
        .CO({addOut_carry__10_n_0,addOut_carry__10_n_1,addOut_carry__10_n_2,addOut_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI(\add_bus[10]_47 [46:43]),
        .O({\add_bus[11]_48 [47],\axi_rdata_reg[15] [46:44]}),
        .S(mul_intermediate_0));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_1__7
       (.I0(\axi_rdata_reg[15] [46]),
        .I1(\add_bus[11]_48 [47]),
        .O(\axi_rdata_reg[15]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_2__7
       (.I0(\axi_rdata_reg[15] [45]),
        .I1(\axi_rdata_reg[15] [46]),
        .O(\axi_rdata_reg[15]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_3__5
       (.I0(\axi_rdata_reg[15] [44]),
        .I1(\axi_rdata_reg[15] [45]),
        .O(\axi_rdata_reg[15]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_4__4
       (.I0(\axi_rdata_reg[15] [43]),
        .I1(\axi_rdata_reg[15] [44]),
        .O(\axi_rdata_reg[15]_1 [0]));
  CARRY4 addOut_carry__11
       (.CI(addOut_carry__10_n_0),
        .CO(NLW_addOut_carry__11_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_addOut_carry__11_O_UNCONNECTED[3:1],\add_bus[11]_48 [48]}),
        .S({1'b0,1'b0,1'b0,mul_intermediate_1}));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__11_i_1__3
       (.I0(\add_bus[11]_48 [47]),
        .I1(\add_bus[11]_48 [48]),
        .O(\axi_rdata_reg[16] ));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_1__8
       (.I0(mul_intermediate__0[11]),
        .I1(\add_bus[10]_47 [11]),
        .O(addOut_carry__1_i_1__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_2__8
       (.I0(mul_intermediate__0[10]),
        .I1(\add_bus[10]_47 [10]),
        .O(addOut_carry__1_i_2__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_3__8
       (.I0(mul_intermediate__0[9]),
        .I1(\add_bus[10]_47 [9]),
        .O(addOut_carry__1_i_3__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_4__8
       (.I0(mul_intermediate__0[8]),
        .I1(\add_bus[10]_47 [8]),
        .O(addOut_carry__1_i_4__8_n_0));
  CARRY4 addOut_carry__2
       (.CI(addOut_carry__1_n_0),
        .CO({addOut_carry__2_n_0,addOut_carry__2_n_1,addOut_carry__2_n_2,addOut_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[15:12]),
        .O(\axi_rdata_reg[15] [15:12]),
        .S({addOut_carry__2_i_1__8_n_0,addOut_carry__2_i_2__8_n_0,addOut_carry__2_i_3__8_n_0,addOut_carry__2_i_4__8_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_1__8
       (.I0(mul_intermediate__0[15]),
        .I1(\add_bus[10]_47 [15]),
        .O(addOut_carry__2_i_1__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_2__8
       (.I0(mul_intermediate__0[14]),
        .I1(\add_bus[10]_47 [14]),
        .O(addOut_carry__2_i_2__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_3__8
       (.I0(mul_intermediate__0[13]),
        .I1(\add_bus[10]_47 [13]),
        .O(addOut_carry__2_i_3__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_4__8
       (.I0(mul_intermediate__0[12]),
        .I1(\add_bus[10]_47 [12]),
        .O(addOut_carry__2_i_4__8_n_0));
  CARRY4 addOut_carry__3
       (.CI(addOut_carry__2_n_0),
        .CO({addOut_carry__3_n_0,addOut_carry__3_n_1,addOut_carry__3_n_2,addOut_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[19:16]),
        .O(\axi_rdata_reg[15] [19:16]),
        .S({addOut_carry__3_i_1__8_n_0,addOut_carry__3_i_2__8_n_0,addOut_carry__3_i_3__8_n_0,addOut_carry__3_i_4__8_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_1__8
       (.I0(mul_intermediate__0[19]),
        .I1(\add_bus[10]_47 [19]),
        .O(addOut_carry__3_i_1__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_2__8
       (.I0(mul_intermediate__0[18]),
        .I1(\add_bus[10]_47 [18]),
        .O(addOut_carry__3_i_2__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_3__8
       (.I0(mul_intermediate__0[17]),
        .I1(\add_bus[10]_47 [17]),
        .O(addOut_carry__3_i_3__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_4__8
       (.I0(mul_intermediate__0[16]),
        .I1(\add_bus[10]_47 [16]),
        .O(addOut_carry__3_i_4__8_n_0));
  CARRY4 addOut_carry__4
       (.CI(addOut_carry__3_n_0),
        .CO({addOut_carry__4_n_0,addOut_carry__4_n_1,addOut_carry__4_n_2,addOut_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[23:20]),
        .O(\axi_rdata_reg[15] [23:20]),
        .S({addOut_carry__4_i_1__8_n_0,addOut_carry__4_i_2__8_n_0,addOut_carry__4_i_3__8_n_0,addOut_carry__4_i_4__8_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_1__8
       (.I0(mul_intermediate__0[23]),
        .I1(\add_bus[10]_47 [23]),
        .O(addOut_carry__4_i_1__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_2__8
       (.I0(mul_intermediate__0[22]),
        .I1(\add_bus[10]_47 [22]),
        .O(addOut_carry__4_i_2__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_3__8
       (.I0(mul_intermediate__0[21]),
        .I1(\add_bus[10]_47 [21]),
        .O(addOut_carry__4_i_3__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_4__8
       (.I0(mul_intermediate__0[20]),
        .I1(\add_bus[10]_47 [20]),
        .O(addOut_carry__4_i_4__8_n_0));
  CARRY4 addOut_carry__5
       (.CI(addOut_carry__4_n_0),
        .CO({addOut_carry__5_n_0,addOut_carry__5_n_1,addOut_carry__5_n_2,addOut_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[27:24]),
        .O(\axi_rdata_reg[15] [27:24]),
        .S({addOut_carry__5_i_1__8_n_0,addOut_carry__5_i_2__8_n_0,addOut_carry__5_i_3__8_n_0,addOut_carry__5_i_4__8_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_1__8
       (.I0(mul_intermediate__0[27]),
        .I1(\add_bus[10]_47 [27]),
        .O(addOut_carry__5_i_1__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_2__8
       (.I0(mul_intermediate__0[26]),
        .I1(\add_bus[10]_47 [26]),
        .O(addOut_carry__5_i_2__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_3__8
       (.I0(mul_intermediate__0[25]),
        .I1(\add_bus[10]_47 [25]),
        .O(addOut_carry__5_i_3__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_4__8
       (.I0(mul_intermediate__0[24]),
        .I1(\add_bus[10]_47 [24]),
        .O(addOut_carry__5_i_4__8_n_0));
  CARRY4 addOut_carry__6
       (.CI(addOut_carry__5_n_0),
        .CO({addOut_carry__6_n_0,addOut_carry__6_n_1,addOut_carry__6_n_2,addOut_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[31:28]),
        .O(\axi_rdata_reg[15] [31:28]),
        .S({addOut_carry__6_i_1__8_n_0,addOut_carry__6_i_2__8_n_0,addOut_carry__6_i_3__8_n_0,addOut_carry__6_i_4__8_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_1__8
       (.I0(mul_intermediate__0[31]),
        .I1(\add_bus[10]_47 [31]),
        .O(addOut_carry__6_i_1__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_2__8
       (.I0(mul_intermediate__0[30]),
        .I1(\add_bus[10]_47 [30]),
        .O(addOut_carry__6_i_2__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_3__8
       (.I0(mul_intermediate__0[29]),
        .I1(\add_bus[10]_47 [29]),
        .O(addOut_carry__6_i_3__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_4__8
       (.I0(mul_intermediate__0[28]),
        .I1(\add_bus[10]_47 [28]),
        .O(addOut_carry__6_i_4__8_n_0));
  CARRY4 addOut_carry__7
       (.CI(addOut_carry__6_n_0),
        .CO({addOut_carry__7_n_0,addOut_carry__7_n_1,addOut_carry__7_n_2,addOut_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[35:32]),
        .O(\axi_rdata_reg[15] [35:32]),
        .S({addOut_carry__7_i_1__8_n_0,addOut_carry__7_i_2__8_n_0,addOut_carry__7_i_3__8_n_0,addOut_carry__7_i_4__8_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_1__8
       (.I0(mul_intermediate__0[35]),
        .I1(\add_bus[10]_47 [35]),
        .O(addOut_carry__7_i_1__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_2__8
       (.I0(mul_intermediate__0[34]),
        .I1(\add_bus[10]_47 [34]),
        .O(addOut_carry__7_i_2__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_3__8
       (.I0(mul_intermediate__0[33]),
        .I1(\add_bus[10]_47 [33]),
        .O(addOut_carry__7_i_3__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_4__8
       (.I0(mul_intermediate__0[32]),
        .I1(\add_bus[10]_47 [32]),
        .O(addOut_carry__7_i_4__8_n_0));
  CARRY4 addOut_carry__8
       (.CI(addOut_carry__7_n_0),
        .CO({addOut_carry__8_n_0,addOut_carry__8_n_1,addOut_carry__8_n_2,addOut_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[39:36]),
        .O(\axi_rdata_reg[15] [39:36]),
        .S({addOut_carry__8_i_1__8_n_0,addOut_carry__8_i_2__8_n_0,addOut_carry__8_i_3__8_n_0,addOut_carry__8_i_4__8_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_1__8
       (.I0(mul_intermediate__0[39]),
        .I1(\add_bus[10]_47 [39]),
        .O(addOut_carry__8_i_1__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_2__8
       (.I0(mul_intermediate__0[38]),
        .I1(\add_bus[10]_47 [38]),
        .O(addOut_carry__8_i_2__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_3__8
       (.I0(mul_intermediate__0[37]),
        .I1(\add_bus[10]_47 [37]),
        .O(addOut_carry__8_i_3__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_4__8
       (.I0(mul_intermediate__0[36]),
        .I1(\add_bus[10]_47 [36]),
        .O(addOut_carry__8_i_4__8_n_0));
  CARRY4 addOut_carry__9
       (.CI(addOut_carry__8_n_0),
        .CO({addOut_carry__9_n_0,addOut_carry__9_n_1,addOut_carry__9_n_2,addOut_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({\add_bus[10]_47 [42],DI,mul_intermediate__0[41:40]}),
        .O(\axi_rdata_reg[15] [43:40]),
        .S({S,addOut_carry__9_i_4__8_n_0,addOut_carry__9_i_5__7_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    addOut_carry__9_i_1__9
       (.I0(\axi_rdata_reg[15] [42]),
        .O(\axi_rdata_reg[15]_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__9_i_2__9
       (.I0(\axi_rdata_reg[15] [42]),
        .I1(\axi_rdata_reg[15] [43]),
        .O(\axi_rdata_reg[15]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_3__9
       (.I0(\axi_rdata_reg[15] [42]),
        .I1(mul_intermediate_2),
        .O(\axi_rdata_reg[15]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_4__8
       (.I0(mul_intermediate__0[41]),
        .I1(\add_bus[10]_47 [41]),
        .O(addOut_carry__9_i_4__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_5__7
       (.I0(mul_intermediate__0[40]),
        .I1(\add_bus[10]_47 [40]),
        .O(addOut_carry__9_i_5__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_1__8
       (.I0(mul_intermediate__0[3]),
        .I1(\add_bus[10]_47 [3]),
        .O(addOut_carry_i_1__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_2__8
       (.I0(mul_intermediate__0[2]),
        .I1(\add_bus[10]_47 [2]),
        .O(addOut_carry_i_2__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_3__8
       (.I0(mul_intermediate__0[1]),
        .I1(\add_bus[10]_47 [1]),
        .O(addOut_carry_i_3__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_4__8
       (.I0(mul_intermediate__0[0]),
        .I1(\add_bus[10]_47 [0]),
        .O(addOut_carry_i_4__8_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_intermediate
       (.A({Q[24],Q[24],Q[24],Q[24],Q[24],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_intermediate_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(coef_bus),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_intermediate_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_intermediate_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_intermediate_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_intermediate_P_UNCONNECTED[47:43],P,mul_intermediate__0}),
        .PATTERNBDETECT(NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_intermediate_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_intermediate_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "FIR_block_V2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_1
   (\axi_rdata_reg[15] ,
    \axi_rdata_reg[15]_0 ,
    S,
    \axi_rdata_reg[15]_1 ,
    \axi_rdata_reg[16] ,
    DI,
    Q,
    coef_bus,
    \Q_buf_reg[24]_0 ,
    mul_intermediate_0,
    mul_intermediate_1,
    mul_intermediate_2,
    mul_intermediate_3,
    mul_intermediate_4,
    P,
    en,
    s00_axi_aclk,
    AR);
  output [0:0]\axi_rdata_reg[15] ;
  output [46:0]\axi_rdata_reg[15]_0 ;
  output [1:0]S;
  output [3:0]\axi_rdata_reg[15]_1 ;
  output [0:0]\axi_rdata_reg[16] ;
  output [0:0]DI;
  output [24:0]Q;
  input [17:0]coef_bus;
  input [24:0]\Q_buf_reg[24]_0 ;
  input [46:0]mul_intermediate_0;
  input [0:0]mul_intermediate_1;
  input [1:0]mul_intermediate_2;
  input [3:0]mul_intermediate_3;
  input [0:0]mul_intermediate_4;
  input [0:0]P;
  input en;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]DI;
  wire [0:0]P;
  wire [24:0]Q;
  wire [24:0]\Q_buf_reg[24]_0 ;
  wire [1:0]S;
  wire addOut_carry__0_i_1__9_n_0;
  wire addOut_carry__0_i_2__9_n_0;
  wire addOut_carry__0_i_3__9_n_0;
  wire addOut_carry__0_i_4__9_n_0;
  wire addOut_carry__0_n_0;
  wire addOut_carry__0_n_1;
  wire addOut_carry__0_n_2;
  wire addOut_carry__0_n_3;
  wire addOut_carry__10_n_0;
  wire addOut_carry__10_n_1;
  wire addOut_carry__10_n_2;
  wire addOut_carry__10_n_3;
  wire addOut_carry__1_i_1__9_n_0;
  wire addOut_carry__1_i_2__9_n_0;
  wire addOut_carry__1_i_3__9_n_0;
  wire addOut_carry__1_i_4__9_n_0;
  wire addOut_carry__1_n_0;
  wire addOut_carry__1_n_1;
  wire addOut_carry__1_n_2;
  wire addOut_carry__1_n_3;
  wire addOut_carry__2_i_1__9_n_0;
  wire addOut_carry__2_i_2__9_n_0;
  wire addOut_carry__2_i_3__9_n_0;
  wire addOut_carry__2_i_4__9_n_0;
  wire addOut_carry__2_n_0;
  wire addOut_carry__2_n_1;
  wire addOut_carry__2_n_2;
  wire addOut_carry__2_n_3;
  wire addOut_carry__3_i_1__9_n_0;
  wire addOut_carry__3_i_2__9_n_0;
  wire addOut_carry__3_i_3__9_n_0;
  wire addOut_carry__3_i_4__9_n_0;
  wire addOut_carry__3_n_0;
  wire addOut_carry__3_n_1;
  wire addOut_carry__3_n_2;
  wire addOut_carry__3_n_3;
  wire addOut_carry__4_i_1__9_n_0;
  wire addOut_carry__4_i_2__9_n_0;
  wire addOut_carry__4_i_3__9_n_0;
  wire addOut_carry__4_i_4__9_n_0;
  wire addOut_carry__4_n_0;
  wire addOut_carry__4_n_1;
  wire addOut_carry__4_n_2;
  wire addOut_carry__4_n_3;
  wire addOut_carry__5_i_1__9_n_0;
  wire addOut_carry__5_i_2__9_n_0;
  wire addOut_carry__5_i_3__9_n_0;
  wire addOut_carry__5_i_4__9_n_0;
  wire addOut_carry__5_n_0;
  wire addOut_carry__5_n_1;
  wire addOut_carry__5_n_2;
  wire addOut_carry__5_n_3;
  wire addOut_carry__6_i_1__9_n_0;
  wire addOut_carry__6_i_2__9_n_0;
  wire addOut_carry__6_i_3__9_n_0;
  wire addOut_carry__6_i_4__9_n_0;
  wire addOut_carry__6_n_0;
  wire addOut_carry__6_n_1;
  wire addOut_carry__6_n_2;
  wire addOut_carry__6_n_3;
  wire addOut_carry__7_i_1__9_n_0;
  wire addOut_carry__7_i_2__9_n_0;
  wire addOut_carry__7_i_3__9_n_0;
  wire addOut_carry__7_i_4__9_n_0;
  wire addOut_carry__7_n_0;
  wire addOut_carry__7_n_1;
  wire addOut_carry__7_n_2;
  wire addOut_carry__7_n_3;
  wire addOut_carry__8_i_1__9_n_0;
  wire addOut_carry__8_i_2__9_n_0;
  wire addOut_carry__8_i_3__9_n_0;
  wire addOut_carry__8_i_4__9_n_0;
  wire addOut_carry__8_n_0;
  wire addOut_carry__8_n_1;
  wire addOut_carry__8_n_2;
  wire addOut_carry__8_n_3;
  wire addOut_carry__9_i_4__9_n_0;
  wire addOut_carry__9_i_5__8_n_0;
  wire addOut_carry__9_n_0;
  wire addOut_carry__9_n_1;
  wire addOut_carry__9_n_2;
  wire addOut_carry__9_n_3;
  wire addOut_carry_i_1__9_n_0;
  wire addOut_carry_i_2__9_n_0;
  wire addOut_carry_i_3__9_n_0;
  wire addOut_carry_i_4__9_n_0;
  wire addOut_carry_n_0;
  wire addOut_carry_n_1;
  wire addOut_carry_n_2;
  wire addOut_carry_n_3;
  wire [48:47]\add_bus[12]_49 ;
  wire [0:0]\axi_rdata_reg[15] ;
  wire [46:0]\axi_rdata_reg[15]_0 ;
  wire [3:0]\axi_rdata_reg[15]_1 ;
  wire [0:0]\axi_rdata_reg[16] ;
  wire [17:0]coef_bus;
  wire en;
  wire [46:0]mul_intermediate_0;
  wire [0:0]mul_intermediate_1;
  wire [1:0]mul_intermediate_2;
  wire [3:0]mul_intermediate_3;
  wire [0:0]mul_intermediate_4;
  wire [41:0]mul_intermediate__0;
  wire s00_axi_aclk;
  wire [3:0]NLW_addOut_carry__11_CO_UNCONNECTED;
  wire [3:1]NLW_addOut_carry__11_O_UNCONNECTED;
  wire NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_intermediate_OVERFLOW_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_intermediate_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_intermediate_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_intermediate_CARRYOUT_UNCONNECTED;
  wire [47:43]NLW_mul_intermediate_P_UNCONNECTED;
  wire [47:0]NLW_mul_intermediate_PCOUT_UNCONNECTED;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [0]),
        .Q(Q[0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [10]),
        .Q(Q[10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [11]),
        .Q(Q[11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [12]),
        .Q(Q[12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [13]),
        .Q(Q[13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [14]),
        .Q(Q[14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [15]),
        .Q(Q[15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [16]),
        .Q(Q[16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [17]),
        .Q(Q[17]));
  FDCE \Q_buf_reg[18] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [18]),
        .Q(Q[18]));
  FDCE \Q_buf_reg[19] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [19]),
        .Q(Q[19]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [1]),
        .Q(Q[1]));
  FDCE \Q_buf_reg[20] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [20]),
        .Q(Q[20]));
  FDCE \Q_buf_reg[21] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [21]),
        .Q(Q[21]));
  FDCE \Q_buf_reg[22] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [22]),
        .Q(Q[22]));
  FDCE \Q_buf_reg[23] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [23]),
        .Q(Q[23]));
  FDCE \Q_buf_reg[24] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [24]),
        .Q(Q[24]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [2]),
        .Q(Q[2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [3]),
        .Q(Q[3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [4]),
        .Q(Q[4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [5]),
        .Q(Q[5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [6]),
        .Q(Q[6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [7]),
        .Q(Q[7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [8]),
        .Q(Q[8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [9]),
        .Q(Q[9]));
  CARRY4 addOut_carry
       (.CI(1'b0),
        .CO({addOut_carry_n_0,addOut_carry_n_1,addOut_carry_n_2,addOut_carry_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[3:0]),
        .O(\axi_rdata_reg[15]_0 [3:0]),
        .S({addOut_carry_i_1__9_n_0,addOut_carry_i_2__9_n_0,addOut_carry_i_3__9_n_0,addOut_carry_i_4__9_n_0}));
  CARRY4 addOut_carry__0
       (.CI(addOut_carry_n_0),
        .CO({addOut_carry__0_n_0,addOut_carry__0_n_1,addOut_carry__0_n_2,addOut_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[7:4]),
        .O(\axi_rdata_reg[15]_0 [7:4]),
        .S({addOut_carry__0_i_1__9_n_0,addOut_carry__0_i_2__9_n_0,addOut_carry__0_i_3__9_n_0,addOut_carry__0_i_4__9_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_1__9
       (.I0(mul_intermediate__0[7]),
        .I1(mul_intermediate_0[7]),
        .O(addOut_carry__0_i_1__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_2__9
       (.I0(mul_intermediate__0[6]),
        .I1(mul_intermediate_0[6]),
        .O(addOut_carry__0_i_2__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_3__9
       (.I0(mul_intermediate__0[5]),
        .I1(mul_intermediate_0[5]),
        .O(addOut_carry__0_i_3__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_4__9
       (.I0(mul_intermediate__0[4]),
        .I1(mul_intermediate_0[4]),
        .O(addOut_carry__0_i_4__9_n_0));
  CARRY4 addOut_carry__1
       (.CI(addOut_carry__0_n_0),
        .CO({addOut_carry__1_n_0,addOut_carry__1_n_1,addOut_carry__1_n_2,addOut_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[11:8]),
        .O(\axi_rdata_reg[15]_0 [11:8]),
        .S({addOut_carry__1_i_1__9_n_0,addOut_carry__1_i_2__9_n_0,addOut_carry__1_i_3__9_n_0,addOut_carry__1_i_4__9_n_0}));
  CARRY4 addOut_carry__10
       (.CI(addOut_carry__9_n_0),
        .CO({addOut_carry__10_n_0,addOut_carry__10_n_1,addOut_carry__10_n_2,addOut_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate_0[46:43]),
        .O({\add_bus[12]_49 [47],\axi_rdata_reg[15]_0 [46:44]}),
        .S(mul_intermediate_3));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_1__8
       (.I0(\axi_rdata_reg[15]_0 [46]),
        .I1(\add_bus[12]_49 [47]),
        .O(\axi_rdata_reg[15]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_2__8
       (.I0(\axi_rdata_reg[15]_0 [45]),
        .I1(\axi_rdata_reg[15]_0 [46]),
        .O(\axi_rdata_reg[15]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_3__6
       (.I0(\axi_rdata_reg[15]_0 [44]),
        .I1(\axi_rdata_reg[15]_0 [45]),
        .O(\axi_rdata_reg[15]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_4__5
       (.I0(\axi_rdata_reg[15]_0 [43]),
        .I1(\axi_rdata_reg[15]_0 [44]),
        .O(\axi_rdata_reg[15]_1 [0]));
  CARRY4 addOut_carry__11
       (.CI(addOut_carry__10_n_0),
        .CO(NLW_addOut_carry__11_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_addOut_carry__11_O_UNCONNECTED[3:1],\add_bus[12]_49 [48]}),
        .S({1'b0,1'b0,1'b0,mul_intermediate_4}));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__11_i_1__4
       (.I0(\add_bus[12]_49 [47]),
        .I1(\add_bus[12]_49 [48]),
        .O(\axi_rdata_reg[16] ));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_1__9
       (.I0(mul_intermediate__0[11]),
        .I1(mul_intermediate_0[11]),
        .O(addOut_carry__1_i_1__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_2__9
       (.I0(mul_intermediate__0[10]),
        .I1(mul_intermediate_0[10]),
        .O(addOut_carry__1_i_2__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_3__9
       (.I0(mul_intermediate__0[9]),
        .I1(mul_intermediate_0[9]),
        .O(addOut_carry__1_i_3__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_4__9
       (.I0(mul_intermediate__0[8]),
        .I1(mul_intermediate_0[8]),
        .O(addOut_carry__1_i_4__9_n_0));
  CARRY4 addOut_carry__2
       (.CI(addOut_carry__1_n_0),
        .CO({addOut_carry__2_n_0,addOut_carry__2_n_1,addOut_carry__2_n_2,addOut_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[15:12]),
        .O(\axi_rdata_reg[15]_0 [15:12]),
        .S({addOut_carry__2_i_1__9_n_0,addOut_carry__2_i_2__9_n_0,addOut_carry__2_i_3__9_n_0,addOut_carry__2_i_4__9_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_1__9
       (.I0(mul_intermediate__0[15]),
        .I1(mul_intermediate_0[15]),
        .O(addOut_carry__2_i_1__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_2__9
       (.I0(mul_intermediate__0[14]),
        .I1(mul_intermediate_0[14]),
        .O(addOut_carry__2_i_2__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_3__9
       (.I0(mul_intermediate__0[13]),
        .I1(mul_intermediate_0[13]),
        .O(addOut_carry__2_i_3__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_4__9
       (.I0(mul_intermediate__0[12]),
        .I1(mul_intermediate_0[12]),
        .O(addOut_carry__2_i_4__9_n_0));
  CARRY4 addOut_carry__3
       (.CI(addOut_carry__2_n_0),
        .CO({addOut_carry__3_n_0,addOut_carry__3_n_1,addOut_carry__3_n_2,addOut_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[19:16]),
        .O(\axi_rdata_reg[15]_0 [19:16]),
        .S({addOut_carry__3_i_1__9_n_0,addOut_carry__3_i_2__9_n_0,addOut_carry__3_i_3__9_n_0,addOut_carry__3_i_4__9_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_1__9
       (.I0(mul_intermediate__0[19]),
        .I1(mul_intermediate_0[19]),
        .O(addOut_carry__3_i_1__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_2__9
       (.I0(mul_intermediate__0[18]),
        .I1(mul_intermediate_0[18]),
        .O(addOut_carry__3_i_2__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_3__9
       (.I0(mul_intermediate__0[17]),
        .I1(mul_intermediate_0[17]),
        .O(addOut_carry__3_i_3__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_4__9
       (.I0(mul_intermediate__0[16]),
        .I1(mul_intermediate_0[16]),
        .O(addOut_carry__3_i_4__9_n_0));
  CARRY4 addOut_carry__4
       (.CI(addOut_carry__3_n_0),
        .CO({addOut_carry__4_n_0,addOut_carry__4_n_1,addOut_carry__4_n_2,addOut_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[23:20]),
        .O(\axi_rdata_reg[15]_0 [23:20]),
        .S({addOut_carry__4_i_1__9_n_0,addOut_carry__4_i_2__9_n_0,addOut_carry__4_i_3__9_n_0,addOut_carry__4_i_4__9_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_1__9
       (.I0(mul_intermediate__0[23]),
        .I1(mul_intermediate_0[23]),
        .O(addOut_carry__4_i_1__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_2__9
       (.I0(mul_intermediate__0[22]),
        .I1(mul_intermediate_0[22]),
        .O(addOut_carry__4_i_2__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_3__9
       (.I0(mul_intermediate__0[21]),
        .I1(mul_intermediate_0[21]),
        .O(addOut_carry__4_i_3__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_4__9
       (.I0(mul_intermediate__0[20]),
        .I1(mul_intermediate_0[20]),
        .O(addOut_carry__4_i_4__9_n_0));
  CARRY4 addOut_carry__5
       (.CI(addOut_carry__4_n_0),
        .CO({addOut_carry__5_n_0,addOut_carry__5_n_1,addOut_carry__5_n_2,addOut_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[27:24]),
        .O(\axi_rdata_reg[15]_0 [27:24]),
        .S({addOut_carry__5_i_1__9_n_0,addOut_carry__5_i_2__9_n_0,addOut_carry__5_i_3__9_n_0,addOut_carry__5_i_4__9_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_1__9
       (.I0(mul_intermediate__0[27]),
        .I1(mul_intermediate_0[27]),
        .O(addOut_carry__5_i_1__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_2__9
       (.I0(mul_intermediate__0[26]),
        .I1(mul_intermediate_0[26]),
        .O(addOut_carry__5_i_2__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_3__9
       (.I0(mul_intermediate__0[25]),
        .I1(mul_intermediate_0[25]),
        .O(addOut_carry__5_i_3__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_4__9
       (.I0(mul_intermediate__0[24]),
        .I1(mul_intermediate_0[24]),
        .O(addOut_carry__5_i_4__9_n_0));
  CARRY4 addOut_carry__6
       (.CI(addOut_carry__5_n_0),
        .CO({addOut_carry__6_n_0,addOut_carry__6_n_1,addOut_carry__6_n_2,addOut_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[31:28]),
        .O(\axi_rdata_reg[15]_0 [31:28]),
        .S({addOut_carry__6_i_1__9_n_0,addOut_carry__6_i_2__9_n_0,addOut_carry__6_i_3__9_n_0,addOut_carry__6_i_4__9_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_1__9
       (.I0(mul_intermediate__0[31]),
        .I1(mul_intermediate_0[31]),
        .O(addOut_carry__6_i_1__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_2__9
       (.I0(mul_intermediate__0[30]),
        .I1(mul_intermediate_0[30]),
        .O(addOut_carry__6_i_2__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_3__9
       (.I0(mul_intermediate__0[29]),
        .I1(mul_intermediate_0[29]),
        .O(addOut_carry__6_i_3__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_4__9
       (.I0(mul_intermediate__0[28]),
        .I1(mul_intermediate_0[28]),
        .O(addOut_carry__6_i_4__9_n_0));
  CARRY4 addOut_carry__7
       (.CI(addOut_carry__6_n_0),
        .CO({addOut_carry__7_n_0,addOut_carry__7_n_1,addOut_carry__7_n_2,addOut_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[35:32]),
        .O(\axi_rdata_reg[15]_0 [35:32]),
        .S({addOut_carry__7_i_1__9_n_0,addOut_carry__7_i_2__9_n_0,addOut_carry__7_i_3__9_n_0,addOut_carry__7_i_4__9_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_1__9
       (.I0(mul_intermediate__0[35]),
        .I1(mul_intermediate_0[35]),
        .O(addOut_carry__7_i_1__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_2__9
       (.I0(mul_intermediate__0[34]),
        .I1(mul_intermediate_0[34]),
        .O(addOut_carry__7_i_2__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_3__9
       (.I0(mul_intermediate__0[33]),
        .I1(mul_intermediate_0[33]),
        .O(addOut_carry__7_i_3__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_4__9
       (.I0(mul_intermediate__0[32]),
        .I1(mul_intermediate_0[32]),
        .O(addOut_carry__7_i_4__9_n_0));
  CARRY4 addOut_carry__8
       (.CI(addOut_carry__7_n_0),
        .CO({addOut_carry__8_n_0,addOut_carry__8_n_1,addOut_carry__8_n_2,addOut_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[39:36]),
        .O(\axi_rdata_reg[15]_0 [39:36]),
        .S({addOut_carry__8_i_1__9_n_0,addOut_carry__8_i_2__9_n_0,addOut_carry__8_i_3__9_n_0,addOut_carry__8_i_4__9_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_1__9
       (.I0(mul_intermediate__0[39]),
        .I1(mul_intermediate_0[39]),
        .O(addOut_carry__8_i_1__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_2__9
       (.I0(mul_intermediate__0[38]),
        .I1(mul_intermediate_0[38]),
        .O(addOut_carry__8_i_2__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_3__9
       (.I0(mul_intermediate__0[37]),
        .I1(mul_intermediate_0[37]),
        .O(addOut_carry__8_i_3__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_4__9
       (.I0(mul_intermediate__0[36]),
        .I1(mul_intermediate_0[36]),
        .O(addOut_carry__8_i_4__9_n_0));
  CARRY4 addOut_carry__9
       (.CI(addOut_carry__8_n_0),
        .CO({addOut_carry__9_n_0,addOut_carry__9_n_1,addOut_carry__9_n_2,addOut_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({mul_intermediate_0[42],mul_intermediate_1,mul_intermediate__0[41:40]}),
        .O(\axi_rdata_reg[15]_0 [43:40]),
        .S({mul_intermediate_2,addOut_carry__9_i_4__9_n_0,addOut_carry__9_i_5__8_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    addOut_carry__9_i_1__10
       (.I0(\axi_rdata_reg[15]_0 [42]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__9_i_2__10
       (.I0(\axi_rdata_reg[15]_0 [42]),
        .I1(\axi_rdata_reg[15]_0 [43]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_3__10
       (.I0(\axi_rdata_reg[15]_0 [42]),
        .I1(P),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_4__9
       (.I0(mul_intermediate__0[41]),
        .I1(mul_intermediate_0[41]),
        .O(addOut_carry__9_i_4__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_5__8
       (.I0(mul_intermediate__0[40]),
        .I1(mul_intermediate_0[40]),
        .O(addOut_carry__9_i_5__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_1__9
       (.I0(mul_intermediate__0[3]),
        .I1(mul_intermediate_0[3]),
        .O(addOut_carry_i_1__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_2__9
       (.I0(mul_intermediate__0[2]),
        .I1(mul_intermediate_0[2]),
        .O(addOut_carry_i_2__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_3__9
       (.I0(mul_intermediate__0[1]),
        .I1(mul_intermediate_0[1]),
        .O(addOut_carry_i_3__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_4__9
       (.I0(mul_intermediate__0[0]),
        .I1(mul_intermediate_0[0]),
        .O(addOut_carry_i_4__9_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_intermediate
       (.A({\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_intermediate_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(coef_bus),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_intermediate_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_intermediate_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_intermediate_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_intermediate_P_UNCONNECTED[47:43],\axi_rdata_reg[15] ,mul_intermediate__0}),
        .PATTERNBDETECT(NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_intermediate_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_intermediate_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "FIR_block_V2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_10
   (\axi_rdata_reg[15] ,
    \add_bus[2]_39 ,
    \axi_rdata_reg[15]_0 ,
    \axi_rdata_reg[15]_1 ,
    \Q_buf_reg[24]_0 ,
    coef_bus,
    Q,
    DI,
    S,
    P,
    mul_intermediate_0,
    en,
    s00_axi_aclk,
    AR);
  output [0:0]\axi_rdata_reg[15] ;
  output [42:0]\add_bus[2]_39 ;
  output [1:0]\axi_rdata_reg[15]_0 ;
  output [0:0]\axi_rdata_reg[15]_1 ;
  output [24:0]\Q_buf_reg[24]_0 ;
  input [17:0]coef_bus;
  input [24:0]Q;
  input [0:0]DI;
  input [0:0]S;
  input [0:0]P;
  input [41:0]mul_intermediate_0;
  input en;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]DI;
  wire [0:0]P;
  wire [24:0]Q;
  wire [24:0]\Q_buf_reg[24]_0 ;
  wire [0:0]S;
  wire addOut_carry__0_i_1_n_0;
  wire addOut_carry__0_i_2_n_0;
  wire addOut_carry__0_i_3_n_0;
  wire addOut_carry__0_i_4_n_0;
  wire addOut_carry__0_n_0;
  wire addOut_carry__0_n_1;
  wire addOut_carry__0_n_2;
  wire addOut_carry__0_n_3;
  wire addOut_carry__1_i_1_n_0;
  wire addOut_carry__1_i_2_n_0;
  wire addOut_carry__1_i_3_n_0;
  wire addOut_carry__1_i_4_n_0;
  wire addOut_carry__1_n_0;
  wire addOut_carry__1_n_1;
  wire addOut_carry__1_n_2;
  wire addOut_carry__1_n_3;
  wire addOut_carry__2_i_1_n_0;
  wire addOut_carry__2_i_2_n_0;
  wire addOut_carry__2_i_3_n_0;
  wire addOut_carry__2_i_4_n_0;
  wire addOut_carry__2_n_0;
  wire addOut_carry__2_n_1;
  wire addOut_carry__2_n_2;
  wire addOut_carry__2_n_3;
  wire addOut_carry__3_i_1_n_0;
  wire addOut_carry__3_i_2_n_0;
  wire addOut_carry__3_i_3_n_0;
  wire addOut_carry__3_i_4_n_0;
  wire addOut_carry__3_n_0;
  wire addOut_carry__3_n_1;
  wire addOut_carry__3_n_2;
  wire addOut_carry__3_n_3;
  wire addOut_carry__4_i_1_n_0;
  wire addOut_carry__4_i_2_n_0;
  wire addOut_carry__4_i_3_n_0;
  wire addOut_carry__4_i_4_n_0;
  wire addOut_carry__4_n_0;
  wire addOut_carry__4_n_1;
  wire addOut_carry__4_n_2;
  wire addOut_carry__4_n_3;
  wire addOut_carry__5_i_1_n_0;
  wire addOut_carry__5_i_2_n_0;
  wire addOut_carry__5_i_3_n_0;
  wire addOut_carry__5_i_4_n_0;
  wire addOut_carry__5_n_0;
  wire addOut_carry__5_n_1;
  wire addOut_carry__5_n_2;
  wire addOut_carry__5_n_3;
  wire addOut_carry__6_i_1_n_0;
  wire addOut_carry__6_i_2_n_0;
  wire addOut_carry__6_i_3_n_0;
  wire addOut_carry__6_i_4_n_0;
  wire addOut_carry__6_n_0;
  wire addOut_carry__6_n_1;
  wire addOut_carry__6_n_2;
  wire addOut_carry__6_n_3;
  wire addOut_carry__7_i_1_n_0;
  wire addOut_carry__7_i_2_n_0;
  wire addOut_carry__7_i_3_n_0;
  wire addOut_carry__7_i_4_n_0;
  wire addOut_carry__7_n_0;
  wire addOut_carry__7_n_1;
  wire addOut_carry__7_n_2;
  wire addOut_carry__7_n_3;
  wire addOut_carry__8_i_1_n_0;
  wire addOut_carry__8_i_2_n_0;
  wire addOut_carry__8_i_3_n_0;
  wire addOut_carry__8_i_4_n_0;
  wire addOut_carry__8_n_0;
  wire addOut_carry__8_n_1;
  wire addOut_carry__8_n_2;
  wire addOut_carry__8_n_3;
  wire addOut_carry__9_i_3_n_0;
  wire addOut_carry__9_i_4_n_0;
  wire addOut_carry__9_n_0;
  wire addOut_carry__9_n_2;
  wire addOut_carry__9_n_3;
  wire addOut_carry_i_1_n_0;
  wire addOut_carry_i_2_n_0;
  wire addOut_carry_i_3_n_0;
  wire addOut_carry_i_4_n_0;
  wire addOut_carry_n_0;
  wire addOut_carry_n_1;
  wire addOut_carry_n_2;
  wire addOut_carry_n_3;
  wire [42:0]\add_bus[2]_39 ;
  wire [0:0]\axi_rdata_reg[15] ;
  wire [1:0]\axi_rdata_reg[15]_0 ;
  wire [0:0]\axi_rdata_reg[15]_1 ;
  wire [17:0]coef_bus;
  wire en;
  wire [41:0]mul_intermediate_0;
  wire [41:0]mul_intermediate__0;
  wire s00_axi_aclk;
  wire [2:2]NLW_addOut_carry__9_CO_UNCONNECTED;
  wire [3:3]NLW_addOut_carry__9_O_UNCONNECTED;
  wire NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_intermediate_OVERFLOW_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_intermediate_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_intermediate_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_intermediate_CARRYOUT_UNCONNECTED;
  wire [47:43]NLW_mul_intermediate_P_UNCONNECTED;
  wire [47:0]NLW_mul_intermediate_PCOUT_UNCONNECTED;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[0]),
        .Q(\Q_buf_reg[24]_0 [0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[10]),
        .Q(\Q_buf_reg[24]_0 [10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[11]),
        .Q(\Q_buf_reg[24]_0 [11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[12]),
        .Q(\Q_buf_reg[24]_0 [12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[13]),
        .Q(\Q_buf_reg[24]_0 [13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[14]),
        .Q(\Q_buf_reg[24]_0 [14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[15]),
        .Q(\Q_buf_reg[24]_0 [15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[16]),
        .Q(\Q_buf_reg[24]_0 [16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[17]),
        .Q(\Q_buf_reg[24]_0 [17]));
  FDCE \Q_buf_reg[18] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[18]),
        .Q(\Q_buf_reg[24]_0 [18]));
  FDCE \Q_buf_reg[19] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[19]),
        .Q(\Q_buf_reg[24]_0 [19]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[1]),
        .Q(\Q_buf_reg[24]_0 [1]));
  FDCE \Q_buf_reg[20] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[20]),
        .Q(\Q_buf_reg[24]_0 [20]));
  FDCE \Q_buf_reg[21] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[21]),
        .Q(\Q_buf_reg[24]_0 [21]));
  FDCE \Q_buf_reg[22] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[22]),
        .Q(\Q_buf_reg[24]_0 [22]));
  FDCE \Q_buf_reg[23] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[23]),
        .Q(\Q_buf_reg[24]_0 [23]));
  FDCE \Q_buf_reg[24] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[24]),
        .Q(\Q_buf_reg[24]_0 [24]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[2]),
        .Q(\Q_buf_reg[24]_0 [2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[3]),
        .Q(\Q_buf_reg[24]_0 [3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[4]),
        .Q(\Q_buf_reg[24]_0 [4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[5]),
        .Q(\Q_buf_reg[24]_0 [5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[6]),
        .Q(\Q_buf_reg[24]_0 [6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[7]),
        .Q(\Q_buf_reg[24]_0 [7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[8]),
        .Q(\Q_buf_reg[24]_0 [8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[9]),
        .Q(\Q_buf_reg[24]_0 [9]));
  CARRY4 addOut_carry
       (.CI(1'b0),
        .CO({addOut_carry_n_0,addOut_carry_n_1,addOut_carry_n_2,addOut_carry_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[3:0]),
        .O(\add_bus[2]_39 [3:0]),
        .S({addOut_carry_i_1_n_0,addOut_carry_i_2_n_0,addOut_carry_i_3_n_0,addOut_carry_i_4_n_0}));
  CARRY4 addOut_carry__0
       (.CI(addOut_carry_n_0),
        .CO({addOut_carry__0_n_0,addOut_carry__0_n_1,addOut_carry__0_n_2,addOut_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[7:4]),
        .O(\add_bus[2]_39 [7:4]),
        .S({addOut_carry__0_i_1_n_0,addOut_carry__0_i_2_n_0,addOut_carry__0_i_3_n_0,addOut_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_1
       (.I0(mul_intermediate__0[7]),
        .I1(mul_intermediate_0[7]),
        .O(addOut_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_2
       (.I0(mul_intermediate__0[6]),
        .I1(mul_intermediate_0[6]),
        .O(addOut_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_3
       (.I0(mul_intermediate__0[5]),
        .I1(mul_intermediate_0[5]),
        .O(addOut_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_4
       (.I0(mul_intermediate__0[4]),
        .I1(mul_intermediate_0[4]),
        .O(addOut_carry__0_i_4_n_0));
  CARRY4 addOut_carry__1
       (.CI(addOut_carry__0_n_0),
        .CO({addOut_carry__1_n_0,addOut_carry__1_n_1,addOut_carry__1_n_2,addOut_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[11:8]),
        .O(\add_bus[2]_39 [11:8]),
        .S({addOut_carry__1_i_1_n_0,addOut_carry__1_i_2_n_0,addOut_carry__1_i_3_n_0,addOut_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_1
       (.I0(mul_intermediate__0[11]),
        .I1(mul_intermediate_0[11]),
        .O(addOut_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_2
       (.I0(mul_intermediate__0[10]),
        .I1(mul_intermediate_0[10]),
        .O(addOut_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_3
       (.I0(mul_intermediate__0[9]),
        .I1(mul_intermediate_0[9]),
        .O(addOut_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_4
       (.I0(mul_intermediate__0[8]),
        .I1(mul_intermediate_0[8]),
        .O(addOut_carry__1_i_4_n_0));
  CARRY4 addOut_carry__2
       (.CI(addOut_carry__1_n_0),
        .CO({addOut_carry__2_n_0,addOut_carry__2_n_1,addOut_carry__2_n_2,addOut_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[15:12]),
        .O(\add_bus[2]_39 [15:12]),
        .S({addOut_carry__2_i_1_n_0,addOut_carry__2_i_2_n_0,addOut_carry__2_i_3_n_0,addOut_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_1
       (.I0(mul_intermediate__0[15]),
        .I1(mul_intermediate_0[15]),
        .O(addOut_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_2
       (.I0(mul_intermediate__0[14]),
        .I1(mul_intermediate_0[14]),
        .O(addOut_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_3
       (.I0(mul_intermediate__0[13]),
        .I1(mul_intermediate_0[13]),
        .O(addOut_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_4
       (.I0(mul_intermediate__0[12]),
        .I1(mul_intermediate_0[12]),
        .O(addOut_carry__2_i_4_n_0));
  CARRY4 addOut_carry__3
       (.CI(addOut_carry__2_n_0),
        .CO({addOut_carry__3_n_0,addOut_carry__3_n_1,addOut_carry__3_n_2,addOut_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[19:16]),
        .O(\add_bus[2]_39 [19:16]),
        .S({addOut_carry__3_i_1_n_0,addOut_carry__3_i_2_n_0,addOut_carry__3_i_3_n_0,addOut_carry__3_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_1
       (.I0(mul_intermediate__0[19]),
        .I1(mul_intermediate_0[19]),
        .O(addOut_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_2
       (.I0(mul_intermediate__0[18]),
        .I1(mul_intermediate_0[18]),
        .O(addOut_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_3
       (.I0(mul_intermediate__0[17]),
        .I1(mul_intermediate_0[17]),
        .O(addOut_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_4
       (.I0(mul_intermediate__0[16]),
        .I1(mul_intermediate_0[16]),
        .O(addOut_carry__3_i_4_n_0));
  CARRY4 addOut_carry__4
       (.CI(addOut_carry__3_n_0),
        .CO({addOut_carry__4_n_0,addOut_carry__4_n_1,addOut_carry__4_n_2,addOut_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[23:20]),
        .O(\add_bus[2]_39 [23:20]),
        .S({addOut_carry__4_i_1_n_0,addOut_carry__4_i_2_n_0,addOut_carry__4_i_3_n_0,addOut_carry__4_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_1
       (.I0(mul_intermediate__0[23]),
        .I1(mul_intermediate_0[23]),
        .O(addOut_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_2
       (.I0(mul_intermediate__0[22]),
        .I1(mul_intermediate_0[22]),
        .O(addOut_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_3
       (.I0(mul_intermediate__0[21]),
        .I1(mul_intermediate_0[21]),
        .O(addOut_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_4
       (.I0(mul_intermediate__0[20]),
        .I1(mul_intermediate_0[20]),
        .O(addOut_carry__4_i_4_n_0));
  CARRY4 addOut_carry__5
       (.CI(addOut_carry__4_n_0),
        .CO({addOut_carry__5_n_0,addOut_carry__5_n_1,addOut_carry__5_n_2,addOut_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[27:24]),
        .O(\add_bus[2]_39 [27:24]),
        .S({addOut_carry__5_i_1_n_0,addOut_carry__5_i_2_n_0,addOut_carry__5_i_3_n_0,addOut_carry__5_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_1
       (.I0(mul_intermediate__0[27]),
        .I1(mul_intermediate_0[27]),
        .O(addOut_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_2
       (.I0(mul_intermediate__0[26]),
        .I1(mul_intermediate_0[26]),
        .O(addOut_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_3
       (.I0(mul_intermediate__0[25]),
        .I1(mul_intermediate_0[25]),
        .O(addOut_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_4
       (.I0(mul_intermediate__0[24]),
        .I1(mul_intermediate_0[24]),
        .O(addOut_carry__5_i_4_n_0));
  CARRY4 addOut_carry__6
       (.CI(addOut_carry__5_n_0),
        .CO({addOut_carry__6_n_0,addOut_carry__6_n_1,addOut_carry__6_n_2,addOut_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[31:28]),
        .O(\add_bus[2]_39 [31:28]),
        .S({addOut_carry__6_i_1_n_0,addOut_carry__6_i_2_n_0,addOut_carry__6_i_3_n_0,addOut_carry__6_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_1
       (.I0(mul_intermediate__0[31]),
        .I1(mul_intermediate_0[31]),
        .O(addOut_carry__6_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_2
       (.I0(mul_intermediate__0[30]),
        .I1(mul_intermediate_0[30]),
        .O(addOut_carry__6_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_3
       (.I0(mul_intermediate__0[29]),
        .I1(mul_intermediate_0[29]),
        .O(addOut_carry__6_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_4
       (.I0(mul_intermediate__0[28]),
        .I1(mul_intermediate_0[28]),
        .O(addOut_carry__6_i_4_n_0));
  CARRY4 addOut_carry__7
       (.CI(addOut_carry__6_n_0),
        .CO({addOut_carry__7_n_0,addOut_carry__7_n_1,addOut_carry__7_n_2,addOut_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[35:32]),
        .O(\add_bus[2]_39 [35:32]),
        .S({addOut_carry__7_i_1_n_0,addOut_carry__7_i_2_n_0,addOut_carry__7_i_3_n_0,addOut_carry__7_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_1
       (.I0(mul_intermediate__0[35]),
        .I1(mul_intermediate_0[35]),
        .O(addOut_carry__7_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_2
       (.I0(mul_intermediate__0[34]),
        .I1(mul_intermediate_0[34]),
        .O(addOut_carry__7_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_3
       (.I0(mul_intermediate__0[33]),
        .I1(mul_intermediate_0[33]),
        .O(addOut_carry__7_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_4
       (.I0(mul_intermediate__0[32]),
        .I1(mul_intermediate_0[32]),
        .O(addOut_carry__7_i_4_n_0));
  CARRY4 addOut_carry__8
       (.CI(addOut_carry__7_n_0),
        .CO({addOut_carry__8_n_0,addOut_carry__8_n_1,addOut_carry__8_n_2,addOut_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[39:36]),
        .O(\add_bus[2]_39 [39:36]),
        .S({addOut_carry__8_i_1_n_0,addOut_carry__8_i_2_n_0,addOut_carry__8_i_3_n_0,addOut_carry__8_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_1
       (.I0(mul_intermediate__0[39]),
        .I1(mul_intermediate_0[39]),
        .O(addOut_carry__8_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_2
       (.I0(mul_intermediate__0[38]),
        .I1(mul_intermediate_0[38]),
        .O(addOut_carry__8_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_3
       (.I0(mul_intermediate__0[37]),
        .I1(mul_intermediate_0[37]),
        .O(addOut_carry__8_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_4
       (.I0(mul_intermediate__0[36]),
        .I1(mul_intermediate_0[36]),
        .O(addOut_carry__8_i_4_n_0));
  CARRY4 addOut_carry__9
       (.CI(addOut_carry__8_n_0),
        .CO({addOut_carry__9_n_0,NLW_addOut_carry__9_CO_UNCONNECTED[2],addOut_carry__9_n_2,addOut_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,DI,mul_intermediate__0[41:40]}),
        .O({NLW_addOut_carry__9_O_UNCONNECTED[3],\add_bus[2]_39 [42:40]}),
        .S({1'b1,S,addOut_carry__9_i_3_n_0,addOut_carry__9_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    addOut_carry__9_i_1__0
       (.I0(\add_bus[2]_39 [42]),
        .O(\axi_rdata_reg[15]_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_2
       (.I0(\add_bus[2]_39 [42]),
        .I1(addOut_carry__9_n_0),
        .O(\axi_rdata_reg[15]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_3
       (.I0(mul_intermediate__0[41]),
        .I1(mul_intermediate_0[41]),
        .O(addOut_carry__9_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_3__0
       (.I0(\add_bus[2]_39 [42]),
        .I1(P),
        .O(\axi_rdata_reg[15]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_4
       (.I0(mul_intermediate__0[40]),
        .I1(mul_intermediate_0[40]),
        .O(addOut_carry__9_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_1
       (.I0(mul_intermediate__0[3]),
        .I1(mul_intermediate_0[3]),
        .O(addOut_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_2
       (.I0(mul_intermediate__0[2]),
        .I1(mul_intermediate_0[2]),
        .O(addOut_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_3
       (.I0(mul_intermediate__0[1]),
        .I1(mul_intermediate_0[1]),
        .O(addOut_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_4
       (.I0(mul_intermediate__0[0]),
        .I1(mul_intermediate_0[0]),
        .O(addOut_carry_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_intermediate
       (.A({Q[24],Q[24],Q[24],Q[24],Q[24],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_intermediate_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(coef_bus),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_intermediate_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_intermediate_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_intermediate_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_intermediate_P_UNCONNECTED[47:43],\axi_rdata_reg[15] ,mul_intermediate__0}),
        .PATTERNBDETECT(NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_intermediate_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_intermediate_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "FIR_block_V2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_11
   (P,
    \axi_rdata_reg[15] ,
    \axi_rdata_reg[15]_0 ,
    \axi_rdata_reg[15]_1 ,
    \axi_rdata_reg[16] ,
    \axi_rdata_reg[15]_2 ,
    \Q_buf_reg[24]_0 ,
    coef_bus,
    Q,
    mul_intermediate_0,
    DI,
    S,
    mul_intermediate_1,
    mul_intermediate_2,
    mul_intermediate_3,
    en,
    s00_axi_aclk,
    AR);
  output [0:0]P;
  output [46:0]\axi_rdata_reg[15] ;
  output [1:0]\axi_rdata_reg[15]_0 ;
  output [3:0]\axi_rdata_reg[15]_1 ;
  output [0:0]\axi_rdata_reg[16] ;
  output [0:0]\axi_rdata_reg[15]_2 ;
  output [24:0]\Q_buf_reg[24]_0 ;
  input [17:0]coef_bus;
  input [24:0]Q;
  input [46:0]mul_intermediate_0;
  input [0:0]DI;
  input [1:0]S;
  input [3:0]mul_intermediate_1;
  input [0:0]mul_intermediate_2;
  input [0:0]mul_intermediate_3;
  input en;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]DI;
  wire [0:0]P;
  wire [24:0]Q;
  wire [24:0]\Q_buf_reg[24]_0 ;
  wire [1:0]S;
  wire addOut_carry__0_i_1__18_n_0;
  wire addOut_carry__0_i_2__18_n_0;
  wire addOut_carry__0_i_3__18_n_0;
  wire addOut_carry__0_i_4__18_n_0;
  wire addOut_carry__0_n_0;
  wire addOut_carry__0_n_1;
  wire addOut_carry__0_n_2;
  wire addOut_carry__0_n_3;
  wire addOut_carry__10_n_0;
  wire addOut_carry__10_n_1;
  wire addOut_carry__10_n_2;
  wire addOut_carry__10_n_3;
  wire addOut_carry__1_i_1__18_n_0;
  wire addOut_carry__1_i_2__18_n_0;
  wire addOut_carry__1_i_3__18_n_0;
  wire addOut_carry__1_i_4__18_n_0;
  wire addOut_carry__1_n_0;
  wire addOut_carry__1_n_1;
  wire addOut_carry__1_n_2;
  wire addOut_carry__1_n_3;
  wire addOut_carry__2_i_1__18_n_0;
  wire addOut_carry__2_i_2__18_n_0;
  wire addOut_carry__2_i_3__18_n_0;
  wire addOut_carry__2_i_4__18_n_0;
  wire addOut_carry__2_n_0;
  wire addOut_carry__2_n_1;
  wire addOut_carry__2_n_2;
  wire addOut_carry__2_n_3;
  wire addOut_carry__3_i_1__18_n_0;
  wire addOut_carry__3_i_2__18_n_0;
  wire addOut_carry__3_i_3__18_n_0;
  wire addOut_carry__3_i_4__18_n_0;
  wire addOut_carry__3_n_0;
  wire addOut_carry__3_n_1;
  wire addOut_carry__3_n_2;
  wire addOut_carry__3_n_3;
  wire addOut_carry__4_i_1__18_n_0;
  wire addOut_carry__4_i_2__18_n_0;
  wire addOut_carry__4_i_3__18_n_0;
  wire addOut_carry__4_i_4__18_n_0;
  wire addOut_carry__4_n_0;
  wire addOut_carry__4_n_1;
  wire addOut_carry__4_n_2;
  wire addOut_carry__4_n_3;
  wire addOut_carry__5_i_1__18_n_0;
  wire addOut_carry__5_i_2__18_n_0;
  wire addOut_carry__5_i_3__18_n_0;
  wire addOut_carry__5_i_4__18_n_0;
  wire addOut_carry__5_n_0;
  wire addOut_carry__5_n_1;
  wire addOut_carry__5_n_2;
  wire addOut_carry__5_n_3;
  wire addOut_carry__6_i_1__18_n_0;
  wire addOut_carry__6_i_2__18_n_0;
  wire addOut_carry__6_i_3__18_n_0;
  wire addOut_carry__6_i_4__18_n_0;
  wire addOut_carry__6_n_0;
  wire addOut_carry__6_n_1;
  wire addOut_carry__6_n_2;
  wire addOut_carry__6_n_3;
  wire addOut_carry__7_i_1__18_n_0;
  wire addOut_carry__7_i_2__18_n_0;
  wire addOut_carry__7_i_3__18_n_0;
  wire addOut_carry__7_i_4__18_n_0;
  wire addOut_carry__7_n_0;
  wire addOut_carry__7_n_1;
  wire addOut_carry__7_n_2;
  wire addOut_carry__7_n_3;
  wire addOut_carry__8_i_1__18_n_0;
  wire addOut_carry__8_i_2__18_n_0;
  wire addOut_carry__8_i_3__18_n_0;
  wire addOut_carry__8_i_4__18_n_0;
  wire addOut_carry__8_n_0;
  wire addOut_carry__8_n_1;
  wire addOut_carry__8_n_2;
  wire addOut_carry__8_n_3;
  wire addOut_carry__9_i_4__18_n_0;
  wire addOut_carry__9_i_5__17_n_0;
  wire addOut_carry__9_n_0;
  wire addOut_carry__9_n_1;
  wire addOut_carry__9_n_2;
  wire addOut_carry__9_n_3;
  wire addOut_carry_i_1__18_n_0;
  wire addOut_carry_i_2__18_n_0;
  wire addOut_carry_i_3__18_n_0;
  wire addOut_carry_i_4__18_n_0;
  wire addOut_carry_n_0;
  wire addOut_carry_n_1;
  wire addOut_carry_n_2;
  wire addOut_carry_n_3;
  wire [48:47]\add_bus[21]_58 ;
  wire [46:0]\axi_rdata_reg[15] ;
  wire [1:0]\axi_rdata_reg[15]_0 ;
  wire [3:0]\axi_rdata_reg[15]_1 ;
  wire [0:0]\axi_rdata_reg[15]_2 ;
  wire [0:0]\axi_rdata_reg[16] ;
  wire [17:0]coef_bus;
  wire en;
  wire [46:0]mul_intermediate_0;
  wire [3:0]mul_intermediate_1;
  wire [0:0]mul_intermediate_2;
  wire [0:0]mul_intermediate_3;
  wire [41:0]mul_intermediate__0;
  wire s00_axi_aclk;
  wire [3:0]NLW_addOut_carry__11_CO_UNCONNECTED;
  wire [3:1]NLW_addOut_carry__11_O_UNCONNECTED;
  wire NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_intermediate_OVERFLOW_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_intermediate_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_intermediate_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_intermediate_CARRYOUT_UNCONNECTED;
  wire [47:43]NLW_mul_intermediate_P_UNCONNECTED;
  wire [47:0]NLW_mul_intermediate_PCOUT_UNCONNECTED;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[0]),
        .Q(\Q_buf_reg[24]_0 [0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[10]),
        .Q(\Q_buf_reg[24]_0 [10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[11]),
        .Q(\Q_buf_reg[24]_0 [11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[12]),
        .Q(\Q_buf_reg[24]_0 [12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[13]),
        .Q(\Q_buf_reg[24]_0 [13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[14]),
        .Q(\Q_buf_reg[24]_0 [14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[15]),
        .Q(\Q_buf_reg[24]_0 [15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[16]),
        .Q(\Q_buf_reg[24]_0 [16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[17]),
        .Q(\Q_buf_reg[24]_0 [17]));
  FDCE \Q_buf_reg[18] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[18]),
        .Q(\Q_buf_reg[24]_0 [18]));
  FDCE \Q_buf_reg[19] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[19]),
        .Q(\Q_buf_reg[24]_0 [19]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[1]),
        .Q(\Q_buf_reg[24]_0 [1]));
  FDCE \Q_buf_reg[20] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[20]),
        .Q(\Q_buf_reg[24]_0 [20]));
  FDCE \Q_buf_reg[21] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[21]),
        .Q(\Q_buf_reg[24]_0 [21]));
  FDCE \Q_buf_reg[22] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[22]),
        .Q(\Q_buf_reg[24]_0 [22]));
  FDCE \Q_buf_reg[23] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[23]),
        .Q(\Q_buf_reg[24]_0 [23]));
  FDCE \Q_buf_reg[24] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[24]),
        .Q(\Q_buf_reg[24]_0 [24]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[2]),
        .Q(\Q_buf_reg[24]_0 [2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[3]),
        .Q(\Q_buf_reg[24]_0 [3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[4]),
        .Q(\Q_buf_reg[24]_0 [4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[5]),
        .Q(\Q_buf_reg[24]_0 [5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[6]),
        .Q(\Q_buf_reg[24]_0 [6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[7]),
        .Q(\Q_buf_reg[24]_0 [7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[8]),
        .Q(\Q_buf_reg[24]_0 [8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[9]),
        .Q(\Q_buf_reg[24]_0 [9]));
  CARRY4 addOut_carry
       (.CI(1'b0),
        .CO({addOut_carry_n_0,addOut_carry_n_1,addOut_carry_n_2,addOut_carry_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[3:0]),
        .O(\axi_rdata_reg[15] [3:0]),
        .S({addOut_carry_i_1__18_n_0,addOut_carry_i_2__18_n_0,addOut_carry_i_3__18_n_0,addOut_carry_i_4__18_n_0}));
  CARRY4 addOut_carry__0
       (.CI(addOut_carry_n_0),
        .CO({addOut_carry__0_n_0,addOut_carry__0_n_1,addOut_carry__0_n_2,addOut_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[7:4]),
        .O(\axi_rdata_reg[15] [7:4]),
        .S({addOut_carry__0_i_1__18_n_0,addOut_carry__0_i_2__18_n_0,addOut_carry__0_i_3__18_n_0,addOut_carry__0_i_4__18_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_1__18
       (.I0(mul_intermediate__0[7]),
        .I1(mul_intermediate_0[7]),
        .O(addOut_carry__0_i_1__18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_2__18
       (.I0(mul_intermediate__0[6]),
        .I1(mul_intermediate_0[6]),
        .O(addOut_carry__0_i_2__18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_3__18
       (.I0(mul_intermediate__0[5]),
        .I1(mul_intermediate_0[5]),
        .O(addOut_carry__0_i_3__18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_4__18
       (.I0(mul_intermediate__0[4]),
        .I1(mul_intermediate_0[4]),
        .O(addOut_carry__0_i_4__18_n_0));
  CARRY4 addOut_carry__1
       (.CI(addOut_carry__0_n_0),
        .CO({addOut_carry__1_n_0,addOut_carry__1_n_1,addOut_carry__1_n_2,addOut_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[11:8]),
        .O(\axi_rdata_reg[15] [11:8]),
        .S({addOut_carry__1_i_1__18_n_0,addOut_carry__1_i_2__18_n_0,addOut_carry__1_i_3__18_n_0,addOut_carry__1_i_4__18_n_0}));
  CARRY4 addOut_carry__10
       (.CI(addOut_carry__9_n_0),
        .CO({addOut_carry__10_n_0,addOut_carry__10_n_1,addOut_carry__10_n_2,addOut_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate_0[46:43]),
        .O({\add_bus[21]_58 [47],\axi_rdata_reg[15] [46:44]}),
        .S(mul_intermediate_1));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_1__17
       (.I0(\axi_rdata_reg[15] [46]),
        .I1(\add_bus[21]_58 [47]),
        .O(\axi_rdata_reg[15]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_2__17
       (.I0(\axi_rdata_reg[15] [45]),
        .I1(\axi_rdata_reg[15] [46]),
        .O(\axi_rdata_reg[15]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_3__15
       (.I0(\axi_rdata_reg[15] [44]),
        .I1(\axi_rdata_reg[15] [45]),
        .O(\axi_rdata_reg[15]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_4__14
       (.I0(\axi_rdata_reg[15] [43]),
        .I1(\axi_rdata_reg[15] [44]),
        .O(\axi_rdata_reg[15]_1 [0]));
  CARRY4 addOut_carry__11
       (.CI(addOut_carry__10_n_0),
        .CO(NLW_addOut_carry__11_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_addOut_carry__11_O_UNCONNECTED[3:1],\add_bus[21]_58 [48]}),
        .S({1'b0,1'b0,1'b0,mul_intermediate_2}));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__11_i_1__13
       (.I0(\add_bus[21]_58 [47]),
        .I1(\add_bus[21]_58 [48]),
        .O(\axi_rdata_reg[16] ));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_1__18
       (.I0(mul_intermediate__0[11]),
        .I1(mul_intermediate_0[11]),
        .O(addOut_carry__1_i_1__18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_2__18
       (.I0(mul_intermediate__0[10]),
        .I1(mul_intermediate_0[10]),
        .O(addOut_carry__1_i_2__18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_3__18
       (.I0(mul_intermediate__0[9]),
        .I1(mul_intermediate_0[9]),
        .O(addOut_carry__1_i_3__18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_4__18
       (.I0(mul_intermediate__0[8]),
        .I1(mul_intermediate_0[8]),
        .O(addOut_carry__1_i_4__18_n_0));
  CARRY4 addOut_carry__2
       (.CI(addOut_carry__1_n_0),
        .CO({addOut_carry__2_n_0,addOut_carry__2_n_1,addOut_carry__2_n_2,addOut_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[15:12]),
        .O(\axi_rdata_reg[15] [15:12]),
        .S({addOut_carry__2_i_1__18_n_0,addOut_carry__2_i_2__18_n_0,addOut_carry__2_i_3__18_n_0,addOut_carry__2_i_4__18_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_1__18
       (.I0(mul_intermediate__0[15]),
        .I1(mul_intermediate_0[15]),
        .O(addOut_carry__2_i_1__18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_2__18
       (.I0(mul_intermediate__0[14]),
        .I1(mul_intermediate_0[14]),
        .O(addOut_carry__2_i_2__18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_3__18
       (.I0(mul_intermediate__0[13]),
        .I1(mul_intermediate_0[13]),
        .O(addOut_carry__2_i_3__18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_4__18
       (.I0(mul_intermediate__0[12]),
        .I1(mul_intermediate_0[12]),
        .O(addOut_carry__2_i_4__18_n_0));
  CARRY4 addOut_carry__3
       (.CI(addOut_carry__2_n_0),
        .CO({addOut_carry__3_n_0,addOut_carry__3_n_1,addOut_carry__3_n_2,addOut_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[19:16]),
        .O(\axi_rdata_reg[15] [19:16]),
        .S({addOut_carry__3_i_1__18_n_0,addOut_carry__3_i_2__18_n_0,addOut_carry__3_i_3__18_n_0,addOut_carry__3_i_4__18_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_1__18
       (.I0(mul_intermediate__0[19]),
        .I1(mul_intermediate_0[19]),
        .O(addOut_carry__3_i_1__18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_2__18
       (.I0(mul_intermediate__0[18]),
        .I1(mul_intermediate_0[18]),
        .O(addOut_carry__3_i_2__18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_3__18
       (.I0(mul_intermediate__0[17]),
        .I1(mul_intermediate_0[17]),
        .O(addOut_carry__3_i_3__18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_4__18
       (.I0(mul_intermediate__0[16]),
        .I1(mul_intermediate_0[16]),
        .O(addOut_carry__3_i_4__18_n_0));
  CARRY4 addOut_carry__4
       (.CI(addOut_carry__3_n_0),
        .CO({addOut_carry__4_n_0,addOut_carry__4_n_1,addOut_carry__4_n_2,addOut_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[23:20]),
        .O(\axi_rdata_reg[15] [23:20]),
        .S({addOut_carry__4_i_1__18_n_0,addOut_carry__4_i_2__18_n_0,addOut_carry__4_i_3__18_n_0,addOut_carry__4_i_4__18_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_1__18
       (.I0(mul_intermediate__0[23]),
        .I1(mul_intermediate_0[23]),
        .O(addOut_carry__4_i_1__18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_2__18
       (.I0(mul_intermediate__0[22]),
        .I1(mul_intermediate_0[22]),
        .O(addOut_carry__4_i_2__18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_3__18
       (.I0(mul_intermediate__0[21]),
        .I1(mul_intermediate_0[21]),
        .O(addOut_carry__4_i_3__18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_4__18
       (.I0(mul_intermediate__0[20]),
        .I1(mul_intermediate_0[20]),
        .O(addOut_carry__4_i_4__18_n_0));
  CARRY4 addOut_carry__5
       (.CI(addOut_carry__4_n_0),
        .CO({addOut_carry__5_n_0,addOut_carry__5_n_1,addOut_carry__5_n_2,addOut_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[27:24]),
        .O(\axi_rdata_reg[15] [27:24]),
        .S({addOut_carry__5_i_1__18_n_0,addOut_carry__5_i_2__18_n_0,addOut_carry__5_i_3__18_n_0,addOut_carry__5_i_4__18_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_1__18
       (.I0(mul_intermediate__0[27]),
        .I1(mul_intermediate_0[27]),
        .O(addOut_carry__5_i_1__18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_2__18
       (.I0(mul_intermediate__0[26]),
        .I1(mul_intermediate_0[26]),
        .O(addOut_carry__5_i_2__18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_3__18
       (.I0(mul_intermediate__0[25]),
        .I1(mul_intermediate_0[25]),
        .O(addOut_carry__5_i_3__18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_4__18
       (.I0(mul_intermediate__0[24]),
        .I1(mul_intermediate_0[24]),
        .O(addOut_carry__5_i_4__18_n_0));
  CARRY4 addOut_carry__6
       (.CI(addOut_carry__5_n_0),
        .CO({addOut_carry__6_n_0,addOut_carry__6_n_1,addOut_carry__6_n_2,addOut_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[31:28]),
        .O(\axi_rdata_reg[15] [31:28]),
        .S({addOut_carry__6_i_1__18_n_0,addOut_carry__6_i_2__18_n_0,addOut_carry__6_i_3__18_n_0,addOut_carry__6_i_4__18_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_1__18
       (.I0(mul_intermediate__0[31]),
        .I1(mul_intermediate_0[31]),
        .O(addOut_carry__6_i_1__18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_2__18
       (.I0(mul_intermediate__0[30]),
        .I1(mul_intermediate_0[30]),
        .O(addOut_carry__6_i_2__18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_3__18
       (.I0(mul_intermediate__0[29]),
        .I1(mul_intermediate_0[29]),
        .O(addOut_carry__6_i_3__18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_4__18
       (.I0(mul_intermediate__0[28]),
        .I1(mul_intermediate_0[28]),
        .O(addOut_carry__6_i_4__18_n_0));
  CARRY4 addOut_carry__7
       (.CI(addOut_carry__6_n_0),
        .CO({addOut_carry__7_n_0,addOut_carry__7_n_1,addOut_carry__7_n_2,addOut_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[35:32]),
        .O(\axi_rdata_reg[15] [35:32]),
        .S({addOut_carry__7_i_1__18_n_0,addOut_carry__7_i_2__18_n_0,addOut_carry__7_i_3__18_n_0,addOut_carry__7_i_4__18_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_1__18
       (.I0(mul_intermediate__0[35]),
        .I1(mul_intermediate_0[35]),
        .O(addOut_carry__7_i_1__18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_2__18
       (.I0(mul_intermediate__0[34]),
        .I1(mul_intermediate_0[34]),
        .O(addOut_carry__7_i_2__18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_3__18
       (.I0(mul_intermediate__0[33]),
        .I1(mul_intermediate_0[33]),
        .O(addOut_carry__7_i_3__18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_4__18
       (.I0(mul_intermediate__0[32]),
        .I1(mul_intermediate_0[32]),
        .O(addOut_carry__7_i_4__18_n_0));
  CARRY4 addOut_carry__8
       (.CI(addOut_carry__7_n_0),
        .CO({addOut_carry__8_n_0,addOut_carry__8_n_1,addOut_carry__8_n_2,addOut_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[39:36]),
        .O(\axi_rdata_reg[15] [39:36]),
        .S({addOut_carry__8_i_1__18_n_0,addOut_carry__8_i_2__18_n_0,addOut_carry__8_i_3__18_n_0,addOut_carry__8_i_4__18_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_1__18
       (.I0(mul_intermediate__0[39]),
        .I1(mul_intermediate_0[39]),
        .O(addOut_carry__8_i_1__18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_2__18
       (.I0(mul_intermediate__0[38]),
        .I1(mul_intermediate_0[38]),
        .O(addOut_carry__8_i_2__18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_3__18
       (.I0(mul_intermediate__0[37]),
        .I1(mul_intermediate_0[37]),
        .O(addOut_carry__8_i_3__18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_4__18
       (.I0(mul_intermediate__0[36]),
        .I1(mul_intermediate_0[36]),
        .O(addOut_carry__8_i_4__18_n_0));
  CARRY4 addOut_carry__9
       (.CI(addOut_carry__8_n_0),
        .CO({addOut_carry__9_n_0,addOut_carry__9_n_1,addOut_carry__9_n_2,addOut_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({mul_intermediate_0[42],DI,mul_intermediate__0[41:40]}),
        .O(\axi_rdata_reg[15] [43:40]),
        .S({S,addOut_carry__9_i_4__18_n_0,addOut_carry__9_i_5__17_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    addOut_carry__9_i_1__19
       (.I0(\axi_rdata_reg[15] [42]),
        .O(\axi_rdata_reg[15]_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__9_i_2__19
       (.I0(\axi_rdata_reg[15] [42]),
        .I1(\axi_rdata_reg[15] [43]),
        .O(\axi_rdata_reg[15]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_3__19
       (.I0(\axi_rdata_reg[15] [42]),
        .I1(mul_intermediate_3),
        .O(\axi_rdata_reg[15]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_4__18
       (.I0(mul_intermediate__0[41]),
        .I1(mul_intermediate_0[41]),
        .O(addOut_carry__9_i_4__18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_5__17
       (.I0(mul_intermediate__0[40]),
        .I1(mul_intermediate_0[40]),
        .O(addOut_carry__9_i_5__17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_1__18
       (.I0(mul_intermediate__0[3]),
        .I1(mul_intermediate_0[3]),
        .O(addOut_carry_i_1__18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_2__18
       (.I0(mul_intermediate__0[2]),
        .I1(mul_intermediate_0[2]),
        .O(addOut_carry_i_2__18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_3__18
       (.I0(mul_intermediate__0[1]),
        .I1(mul_intermediate_0[1]),
        .O(addOut_carry_i_3__18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_4__18
       (.I0(mul_intermediate__0[0]),
        .I1(mul_intermediate_0[0]),
        .O(addOut_carry_i_4__18_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_intermediate
       (.A({Q[24],Q[24],Q[24],Q[24],Q[24],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_intermediate_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(coef_bus),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_intermediate_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_intermediate_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_intermediate_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_intermediate_P_UNCONNECTED[47:43],P,mul_intermediate__0}),
        .PATTERNBDETECT(NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_intermediate_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_intermediate_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "FIR_block_V2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_12
   (\axi_rdata_reg[15] ,
    \axi_rdata_reg[15]_0 ,
    S,
    \axi_rdata_reg[15]_1 ,
    \axi_rdata_reg[16] ,
    DI,
    Q,
    coef_bus,
    \Q_buf_reg[24]_0 ,
    mul_intermediate_0,
    mul_intermediate_1,
    mul_intermediate_2,
    mul_intermediate_3,
    mul_intermediate_4,
    P,
    en,
    s00_axi_aclk,
    AR);
  output [0:0]\axi_rdata_reg[15] ;
  output [46:0]\axi_rdata_reg[15]_0 ;
  output [1:0]S;
  output [3:0]\axi_rdata_reg[15]_1 ;
  output [0:0]\axi_rdata_reg[16] ;
  output [0:0]DI;
  output [24:0]Q;
  input [17:0]coef_bus;
  input [24:0]\Q_buf_reg[24]_0 ;
  input [46:0]mul_intermediate_0;
  input [0:0]mul_intermediate_1;
  input [1:0]mul_intermediate_2;
  input [3:0]mul_intermediate_3;
  input [0:0]mul_intermediate_4;
  input [0:0]P;
  input en;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]DI;
  wire [0:0]P;
  wire [24:0]Q;
  wire [24:0]\Q_buf_reg[24]_0 ;
  wire [1:0]S;
  wire addOut_carry__0_i_1__19_n_0;
  wire addOut_carry__0_i_2__19_n_0;
  wire addOut_carry__0_i_3__19_n_0;
  wire addOut_carry__0_i_4__19_n_0;
  wire addOut_carry__0_n_0;
  wire addOut_carry__0_n_1;
  wire addOut_carry__0_n_2;
  wire addOut_carry__0_n_3;
  wire addOut_carry__10_n_0;
  wire addOut_carry__10_n_1;
  wire addOut_carry__10_n_2;
  wire addOut_carry__10_n_3;
  wire addOut_carry__1_i_1__19_n_0;
  wire addOut_carry__1_i_2__19_n_0;
  wire addOut_carry__1_i_3__19_n_0;
  wire addOut_carry__1_i_4__19_n_0;
  wire addOut_carry__1_n_0;
  wire addOut_carry__1_n_1;
  wire addOut_carry__1_n_2;
  wire addOut_carry__1_n_3;
  wire addOut_carry__2_i_1__19_n_0;
  wire addOut_carry__2_i_2__19_n_0;
  wire addOut_carry__2_i_3__19_n_0;
  wire addOut_carry__2_i_4__19_n_0;
  wire addOut_carry__2_n_0;
  wire addOut_carry__2_n_1;
  wire addOut_carry__2_n_2;
  wire addOut_carry__2_n_3;
  wire addOut_carry__3_i_1__19_n_0;
  wire addOut_carry__3_i_2__19_n_0;
  wire addOut_carry__3_i_3__19_n_0;
  wire addOut_carry__3_i_4__19_n_0;
  wire addOut_carry__3_n_0;
  wire addOut_carry__3_n_1;
  wire addOut_carry__3_n_2;
  wire addOut_carry__3_n_3;
  wire addOut_carry__4_i_1__19_n_0;
  wire addOut_carry__4_i_2__19_n_0;
  wire addOut_carry__4_i_3__19_n_0;
  wire addOut_carry__4_i_4__19_n_0;
  wire addOut_carry__4_n_0;
  wire addOut_carry__4_n_1;
  wire addOut_carry__4_n_2;
  wire addOut_carry__4_n_3;
  wire addOut_carry__5_i_1__19_n_0;
  wire addOut_carry__5_i_2__19_n_0;
  wire addOut_carry__5_i_3__19_n_0;
  wire addOut_carry__5_i_4__19_n_0;
  wire addOut_carry__5_n_0;
  wire addOut_carry__5_n_1;
  wire addOut_carry__5_n_2;
  wire addOut_carry__5_n_3;
  wire addOut_carry__6_i_1__19_n_0;
  wire addOut_carry__6_i_2__19_n_0;
  wire addOut_carry__6_i_3__19_n_0;
  wire addOut_carry__6_i_4__19_n_0;
  wire addOut_carry__6_n_0;
  wire addOut_carry__6_n_1;
  wire addOut_carry__6_n_2;
  wire addOut_carry__6_n_3;
  wire addOut_carry__7_i_1__19_n_0;
  wire addOut_carry__7_i_2__19_n_0;
  wire addOut_carry__7_i_3__19_n_0;
  wire addOut_carry__7_i_4__19_n_0;
  wire addOut_carry__7_n_0;
  wire addOut_carry__7_n_1;
  wire addOut_carry__7_n_2;
  wire addOut_carry__7_n_3;
  wire addOut_carry__8_i_1__19_n_0;
  wire addOut_carry__8_i_2__19_n_0;
  wire addOut_carry__8_i_3__19_n_0;
  wire addOut_carry__8_i_4__19_n_0;
  wire addOut_carry__8_n_0;
  wire addOut_carry__8_n_1;
  wire addOut_carry__8_n_2;
  wire addOut_carry__8_n_3;
  wire addOut_carry__9_i_4__19_n_0;
  wire addOut_carry__9_i_5__18_n_0;
  wire addOut_carry__9_n_0;
  wire addOut_carry__9_n_1;
  wire addOut_carry__9_n_2;
  wire addOut_carry__9_n_3;
  wire addOut_carry_i_1__19_n_0;
  wire addOut_carry_i_2__19_n_0;
  wire addOut_carry_i_3__19_n_0;
  wire addOut_carry_i_4__19_n_0;
  wire addOut_carry_n_0;
  wire addOut_carry_n_1;
  wire addOut_carry_n_2;
  wire addOut_carry_n_3;
  wire [48:47]\add_bus[22]_59 ;
  wire [0:0]\axi_rdata_reg[15] ;
  wire [46:0]\axi_rdata_reg[15]_0 ;
  wire [3:0]\axi_rdata_reg[15]_1 ;
  wire [0:0]\axi_rdata_reg[16] ;
  wire [17:0]coef_bus;
  wire en;
  wire [46:0]mul_intermediate_0;
  wire [0:0]mul_intermediate_1;
  wire [1:0]mul_intermediate_2;
  wire [3:0]mul_intermediate_3;
  wire [0:0]mul_intermediate_4;
  wire [41:0]mul_intermediate__0;
  wire s00_axi_aclk;
  wire [3:0]NLW_addOut_carry__11_CO_UNCONNECTED;
  wire [3:1]NLW_addOut_carry__11_O_UNCONNECTED;
  wire NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_intermediate_OVERFLOW_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_intermediate_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_intermediate_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_intermediate_CARRYOUT_UNCONNECTED;
  wire [47:43]NLW_mul_intermediate_P_UNCONNECTED;
  wire [47:0]NLW_mul_intermediate_PCOUT_UNCONNECTED;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [0]),
        .Q(Q[0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [10]),
        .Q(Q[10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [11]),
        .Q(Q[11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [12]),
        .Q(Q[12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [13]),
        .Q(Q[13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [14]),
        .Q(Q[14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [15]),
        .Q(Q[15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [16]),
        .Q(Q[16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [17]),
        .Q(Q[17]));
  FDCE \Q_buf_reg[18] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [18]),
        .Q(Q[18]));
  FDCE \Q_buf_reg[19] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [19]),
        .Q(Q[19]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [1]),
        .Q(Q[1]));
  FDCE \Q_buf_reg[20] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [20]),
        .Q(Q[20]));
  FDCE \Q_buf_reg[21] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [21]),
        .Q(Q[21]));
  FDCE \Q_buf_reg[22] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [22]),
        .Q(Q[22]));
  FDCE \Q_buf_reg[23] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [23]),
        .Q(Q[23]));
  FDCE \Q_buf_reg[24] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [24]),
        .Q(Q[24]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [2]),
        .Q(Q[2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [3]),
        .Q(Q[3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [4]),
        .Q(Q[4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [5]),
        .Q(Q[5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [6]),
        .Q(Q[6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [7]),
        .Q(Q[7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [8]),
        .Q(Q[8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [9]),
        .Q(Q[9]));
  CARRY4 addOut_carry
       (.CI(1'b0),
        .CO({addOut_carry_n_0,addOut_carry_n_1,addOut_carry_n_2,addOut_carry_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[3:0]),
        .O(\axi_rdata_reg[15]_0 [3:0]),
        .S({addOut_carry_i_1__19_n_0,addOut_carry_i_2__19_n_0,addOut_carry_i_3__19_n_0,addOut_carry_i_4__19_n_0}));
  CARRY4 addOut_carry__0
       (.CI(addOut_carry_n_0),
        .CO({addOut_carry__0_n_0,addOut_carry__0_n_1,addOut_carry__0_n_2,addOut_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[7:4]),
        .O(\axi_rdata_reg[15]_0 [7:4]),
        .S({addOut_carry__0_i_1__19_n_0,addOut_carry__0_i_2__19_n_0,addOut_carry__0_i_3__19_n_0,addOut_carry__0_i_4__19_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_1__19
       (.I0(mul_intermediate__0[7]),
        .I1(mul_intermediate_0[7]),
        .O(addOut_carry__0_i_1__19_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_2__19
       (.I0(mul_intermediate__0[6]),
        .I1(mul_intermediate_0[6]),
        .O(addOut_carry__0_i_2__19_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_3__19
       (.I0(mul_intermediate__0[5]),
        .I1(mul_intermediate_0[5]),
        .O(addOut_carry__0_i_3__19_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_4__19
       (.I0(mul_intermediate__0[4]),
        .I1(mul_intermediate_0[4]),
        .O(addOut_carry__0_i_4__19_n_0));
  CARRY4 addOut_carry__1
       (.CI(addOut_carry__0_n_0),
        .CO({addOut_carry__1_n_0,addOut_carry__1_n_1,addOut_carry__1_n_2,addOut_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[11:8]),
        .O(\axi_rdata_reg[15]_0 [11:8]),
        .S({addOut_carry__1_i_1__19_n_0,addOut_carry__1_i_2__19_n_0,addOut_carry__1_i_3__19_n_0,addOut_carry__1_i_4__19_n_0}));
  CARRY4 addOut_carry__10
       (.CI(addOut_carry__9_n_0),
        .CO({addOut_carry__10_n_0,addOut_carry__10_n_1,addOut_carry__10_n_2,addOut_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate_0[46:43]),
        .O({\add_bus[22]_59 [47],\axi_rdata_reg[15]_0 [46:44]}),
        .S(mul_intermediate_3));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_1__18
       (.I0(\axi_rdata_reg[15]_0 [46]),
        .I1(\add_bus[22]_59 [47]),
        .O(\axi_rdata_reg[15]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_2__18
       (.I0(\axi_rdata_reg[15]_0 [45]),
        .I1(\axi_rdata_reg[15]_0 [46]),
        .O(\axi_rdata_reg[15]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_3__16
       (.I0(\axi_rdata_reg[15]_0 [44]),
        .I1(\axi_rdata_reg[15]_0 [45]),
        .O(\axi_rdata_reg[15]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_4__15
       (.I0(\axi_rdata_reg[15]_0 [43]),
        .I1(\axi_rdata_reg[15]_0 [44]),
        .O(\axi_rdata_reg[15]_1 [0]));
  CARRY4 addOut_carry__11
       (.CI(addOut_carry__10_n_0),
        .CO(NLW_addOut_carry__11_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_addOut_carry__11_O_UNCONNECTED[3:1],\add_bus[22]_59 [48]}),
        .S({1'b0,1'b0,1'b0,mul_intermediate_4}));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__11_i_1__14
       (.I0(\add_bus[22]_59 [47]),
        .I1(\add_bus[22]_59 [48]),
        .O(\axi_rdata_reg[16] ));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_1__19
       (.I0(mul_intermediate__0[11]),
        .I1(mul_intermediate_0[11]),
        .O(addOut_carry__1_i_1__19_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_2__19
       (.I0(mul_intermediate__0[10]),
        .I1(mul_intermediate_0[10]),
        .O(addOut_carry__1_i_2__19_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_3__19
       (.I0(mul_intermediate__0[9]),
        .I1(mul_intermediate_0[9]),
        .O(addOut_carry__1_i_3__19_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_4__19
       (.I0(mul_intermediate__0[8]),
        .I1(mul_intermediate_0[8]),
        .O(addOut_carry__1_i_4__19_n_0));
  CARRY4 addOut_carry__2
       (.CI(addOut_carry__1_n_0),
        .CO({addOut_carry__2_n_0,addOut_carry__2_n_1,addOut_carry__2_n_2,addOut_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[15:12]),
        .O(\axi_rdata_reg[15]_0 [15:12]),
        .S({addOut_carry__2_i_1__19_n_0,addOut_carry__2_i_2__19_n_0,addOut_carry__2_i_3__19_n_0,addOut_carry__2_i_4__19_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_1__19
       (.I0(mul_intermediate__0[15]),
        .I1(mul_intermediate_0[15]),
        .O(addOut_carry__2_i_1__19_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_2__19
       (.I0(mul_intermediate__0[14]),
        .I1(mul_intermediate_0[14]),
        .O(addOut_carry__2_i_2__19_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_3__19
       (.I0(mul_intermediate__0[13]),
        .I1(mul_intermediate_0[13]),
        .O(addOut_carry__2_i_3__19_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_4__19
       (.I0(mul_intermediate__0[12]),
        .I1(mul_intermediate_0[12]),
        .O(addOut_carry__2_i_4__19_n_0));
  CARRY4 addOut_carry__3
       (.CI(addOut_carry__2_n_0),
        .CO({addOut_carry__3_n_0,addOut_carry__3_n_1,addOut_carry__3_n_2,addOut_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[19:16]),
        .O(\axi_rdata_reg[15]_0 [19:16]),
        .S({addOut_carry__3_i_1__19_n_0,addOut_carry__3_i_2__19_n_0,addOut_carry__3_i_3__19_n_0,addOut_carry__3_i_4__19_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_1__19
       (.I0(mul_intermediate__0[19]),
        .I1(mul_intermediate_0[19]),
        .O(addOut_carry__3_i_1__19_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_2__19
       (.I0(mul_intermediate__0[18]),
        .I1(mul_intermediate_0[18]),
        .O(addOut_carry__3_i_2__19_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_3__19
       (.I0(mul_intermediate__0[17]),
        .I1(mul_intermediate_0[17]),
        .O(addOut_carry__3_i_3__19_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_4__19
       (.I0(mul_intermediate__0[16]),
        .I1(mul_intermediate_0[16]),
        .O(addOut_carry__3_i_4__19_n_0));
  CARRY4 addOut_carry__4
       (.CI(addOut_carry__3_n_0),
        .CO({addOut_carry__4_n_0,addOut_carry__4_n_1,addOut_carry__4_n_2,addOut_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[23:20]),
        .O(\axi_rdata_reg[15]_0 [23:20]),
        .S({addOut_carry__4_i_1__19_n_0,addOut_carry__4_i_2__19_n_0,addOut_carry__4_i_3__19_n_0,addOut_carry__4_i_4__19_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_1__19
       (.I0(mul_intermediate__0[23]),
        .I1(mul_intermediate_0[23]),
        .O(addOut_carry__4_i_1__19_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_2__19
       (.I0(mul_intermediate__0[22]),
        .I1(mul_intermediate_0[22]),
        .O(addOut_carry__4_i_2__19_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_3__19
       (.I0(mul_intermediate__0[21]),
        .I1(mul_intermediate_0[21]),
        .O(addOut_carry__4_i_3__19_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_4__19
       (.I0(mul_intermediate__0[20]),
        .I1(mul_intermediate_0[20]),
        .O(addOut_carry__4_i_4__19_n_0));
  CARRY4 addOut_carry__5
       (.CI(addOut_carry__4_n_0),
        .CO({addOut_carry__5_n_0,addOut_carry__5_n_1,addOut_carry__5_n_2,addOut_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[27:24]),
        .O(\axi_rdata_reg[15]_0 [27:24]),
        .S({addOut_carry__5_i_1__19_n_0,addOut_carry__5_i_2__19_n_0,addOut_carry__5_i_3__19_n_0,addOut_carry__5_i_4__19_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_1__19
       (.I0(mul_intermediate__0[27]),
        .I1(mul_intermediate_0[27]),
        .O(addOut_carry__5_i_1__19_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_2__19
       (.I0(mul_intermediate__0[26]),
        .I1(mul_intermediate_0[26]),
        .O(addOut_carry__5_i_2__19_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_3__19
       (.I0(mul_intermediate__0[25]),
        .I1(mul_intermediate_0[25]),
        .O(addOut_carry__5_i_3__19_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_4__19
       (.I0(mul_intermediate__0[24]),
        .I1(mul_intermediate_0[24]),
        .O(addOut_carry__5_i_4__19_n_0));
  CARRY4 addOut_carry__6
       (.CI(addOut_carry__5_n_0),
        .CO({addOut_carry__6_n_0,addOut_carry__6_n_1,addOut_carry__6_n_2,addOut_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[31:28]),
        .O(\axi_rdata_reg[15]_0 [31:28]),
        .S({addOut_carry__6_i_1__19_n_0,addOut_carry__6_i_2__19_n_0,addOut_carry__6_i_3__19_n_0,addOut_carry__6_i_4__19_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_1__19
       (.I0(mul_intermediate__0[31]),
        .I1(mul_intermediate_0[31]),
        .O(addOut_carry__6_i_1__19_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_2__19
       (.I0(mul_intermediate__0[30]),
        .I1(mul_intermediate_0[30]),
        .O(addOut_carry__6_i_2__19_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_3__19
       (.I0(mul_intermediate__0[29]),
        .I1(mul_intermediate_0[29]),
        .O(addOut_carry__6_i_3__19_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_4__19
       (.I0(mul_intermediate__0[28]),
        .I1(mul_intermediate_0[28]),
        .O(addOut_carry__6_i_4__19_n_0));
  CARRY4 addOut_carry__7
       (.CI(addOut_carry__6_n_0),
        .CO({addOut_carry__7_n_0,addOut_carry__7_n_1,addOut_carry__7_n_2,addOut_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[35:32]),
        .O(\axi_rdata_reg[15]_0 [35:32]),
        .S({addOut_carry__7_i_1__19_n_0,addOut_carry__7_i_2__19_n_0,addOut_carry__7_i_3__19_n_0,addOut_carry__7_i_4__19_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_1__19
       (.I0(mul_intermediate__0[35]),
        .I1(mul_intermediate_0[35]),
        .O(addOut_carry__7_i_1__19_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_2__19
       (.I0(mul_intermediate__0[34]),
        .I1(mul_intermediate_0[34]),
        .O(addOut_carry__7_i_2__19_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_3__19
       (.I0(mul_intermediate__0[33]),
        .I1(mul_intermediate_0[33]),
        .O(addOut_carry__7_i_3__19_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_4__19
       (.I0(mul_intermediate__0[32]),
        .I1(mul_intermediate_0[32]),
        .O(addOut_carry__7_i_4__19_n_0));
  CARRY4 addOut_carry__8
       (.CI(addOut_carry__7_n_0),
        .CO({addOut_carry__8_n_0,addOut_carry__8_n_1,addOut_carry__8_n_2,addOut_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[39:36]),
        .O(\axi_rdata_reg[15]_0 [39:36]),
        .S({addOut_carry__8_i_1__19_n_0,addOut_carry__8_i_2__19_n_0,addOut_carry__8_i_3__19_n_0,addOut_carry__8_i_4__19_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_1__19
       (.I0(mul_intermediate__0[39]),
        .I1(mul_intermediate_0[39]),
        .O(addOut_carry__8_i_1__19_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_2__19
       (.I0(mul_intermediate__0[38]),
        .I1(mul_intermediate_0[38]),
        .O(addOut_carry__8_i_2__19_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_3__19
       (.I0(mul_intermediate__0[37]),
        .I1(mul_intermediate_0[37]),
        .O(addOut_carry__8_i_3__19_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_4__19
       (.I0(mul_intermediate__0[36]),
        .I1(mul_intermediate_0[36]),
        .O(addOut_carry__8_i_4__19_n_0));
  CARRY4 addOut_carry__9
       (.CI(addOut_carry__8_n_0),
        .CO({addOut_carry__9_n_0,addOut_carry__9_n_1,addOut_carry__9_n_2,addOut_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({mul_intermediate_0[42],mul_intermediate_1,mul_intermediate__0[41:40]}),
        .O(\axi_rdata_reg[15]_0 [43:40]),
        .S({mul_intermediate_2,addOut_carry__9_i_4__19_n_0,addOut_carry__9_i_5__18_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    addOut_carry__9_i_1__20
       (.I0(\axi_rdata_reg[15]_0 [42]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__9_i_2__20
       (.I0(\axi_rdata_reg[15]_0 [42]),
        .I1(\axi_rdata_reg[15]_0 [43]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_3__20
       (.I0(\axi_rdata_reg[15]_0 [42]),
        .I1(P),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_4__19
       (.I0(mul_intermediate__0[41]),
        .I1(mul_intermediate_0[41]),
        .O(addOut_carry__9_i_4__19_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_5__18
       (.I0(mul_intermediate__0[40]),
        .I1(mul_intermediate_0[40]),
        .O(addOut_carry__9_i_5__18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_1__19
       (.I0(mul_intermediate__0[3]),
        .I1(mul_intermediate_0[3]),
        .O(addOut_carry_i_1__19_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_2__19
       (.I0(mul_intermediate__0[2]),
        .I1(mul_intermediate_0[2]),
        .O(addOut_carry_i_2__19_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_3__19
       (.I0(mul_intermediate__0[1]),
        .I1(mul_intermediate_0[1]),
        .O(addOut_carry_i_3__19_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_4__19
       (.I0(mul_intermediate__0[0]),
        .I1(mul_intermediate_0[0]),
        .O(addOut_carry_i_4__19_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_intermediate
       (.A({\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_intermediate_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(coef_bus),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_intermediate_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_intermediate_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_intermediate_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_intermediate_P_UNCONNECTED[47:43],\axi_rdata_reg[15] ,mul_intermediate__0}),
        .PATTERNBDETECT(NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_intermediate_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_intermediate_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "FIR_block_V2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_13
   (P,
    \axi_rdata_reg[15] ,
    \axi_rdata_reg[15]_0 ,
    \axi_rdata_reg[15]_1 ,
    \axi_rdata_reg[16] ,
    \axi_rdata_reg[15]_2 ,
    \Q_buf_reg[24]_0 ,
    coef_bus,
    Q,
    mul_intermediate_0,
    DI,
    S,
    mul_intermediate_1,
    mul_intermediate_2,
    mul_intermediate_3,
    en,
    s00_axi_aclk,
    AR);
  output [0:0]P;
  output [46:0]\axi_rdata_reg[15] ;
  output [1:0]\axi_rdata_reg[15]_0 ;
  output [3:0]\axi_rdata_reg[15]_1 ;
  output [0:0]\axi_rdata_reg[16] ;
  output [0:0]\axi_rdata_reg[15]_2 ;
  output [24:0]\Q_buf_reg[24]_0 ;
  input [17:0]coef_bus;
  input [24:0]Q;
  input [46:0]mul_intermediate_0;
  input [0:0]DI;
  input [1:0]S;
  input [3:0]mul_intermediate_1;
  input [0:0]mul_intermediate_2;
  input [0:0]mul_intermediate_3;
  input en;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]DI;
  wire [0:0]P;
  wire [24:0]Q;
  wire [24:0]\Q_buf_reg[24]_0 ;
  wire [1:0]S;
  wire addOut_carry__0_i_1__20_n_0;
  wire addOut_carry__0_i_2__20_n_0;
  wire addOut_carry__0_i_3__20_n_0;
  wire addOut_carry__0_i_4__20_n_0;
  wire addOut_carry__0_n_0;
  wire addOut_carry__0_n_1;
  wire addOut_carry__0_n_2;
  wire addOut_carry__0_n_3;
  wire addOut_carry__10_n_0;
  wire addOut_carry__10_n_1;
  wire addOut_carry__10_n_2;
  wire addOut_carry__10_n_3;
  wire addOut_carry__1_i_1__20_n_0;
  wire addOut_carry__1_i_2__20_n_0;
  wire addOut_carry__1_i_3__20_n_0;
  wire addOut_carry__1_i_4__20_n_0;
  wire addOut_carry__1_n_0;
  wire addOut_carry__1_n_1;
  wire addOut_carry__1_n_2;
  wire addOut_carry__1_n_3;
  wire addOut_carry__2_i_1__20_n_0;
  wire addOut_carry__2_i_2__20_n_0;
  wire addOut_carry__2_i_3__20_n_0;
  wire addOut_carry__2_i_4__20_n_0;
  wire addOut_carry__2_n_0;
  wire addOut_carry__2_n_1;
  wire addOut_carry__2_n_2;
  wire addOut_carry__2_n_3;
  wire addOut_carry__3_i_1__20_n_0;
  wire addOut_carry__3_i_2__20_n_0;
  wire addOut_carry__3_i_3__20_n_0;
  wire addOut_carry__3_i_4__20_n_0;
  wire addOut_carry__3_n_0;
  wire addOut_carry__3_n_1;
  wire addOut_carry__3_n_2;
  wire addOut_carry__3_n_3;
  wire addOut_carry__4_i_1__20_n_0;
  wire addOut_carry__4_i_2__20_n_0;
  wire addOut_carry__4_i_3__20_n_0;
  wire addOut_carry__4_i_4__20_n_0;
  wire addOut_carry__4_n_0;
  wire addOut_carry__4_n_1;
  wire addOut_carry__4_n_2;
  wire addOut_carry__4_n_3;
  wire addOut_carry__5_i_1__20_n_0;
  wire addOut_carry__5_i_2__20_n_0;
  wire addOut_carry__5_i_3__20_n_0;
  wire addOut_carry__5_i_4__20_n_0;
  wire addOut_carry__5_n_0;
  wire addOut_carry__5_n_1;
  wire addOut_carry__5_n_2;
  wire addOut_carry__5_n_3;
  wire addOut_carry__6_i_1__20_n_0;
  wire addOut_carry__6_i_2__20_n_0;
  wire addOut_carry__6_i_3__20_n_0;
  wire addOut_carry__6_i_4__20_n_0;
  wire addOut_carry__6_n_0;
  wire addOut_carry__6_n_1;
  wire addOut_carry__6_n_2;
  wire addOut_carry__6_n_3;
  wire addOut_carry__7_i_1__20_n_0;
  wire addOut_carry__7_i_2__20_n_0;
  wire addOut_carry__7_i_3__20_n_0;
  wire addOut_carry__7_i_4__20_n_0;
  wire addOut_carry__7_n_0;
  wire addOut_carry__7_n_1;
  wire addOut_carry__7_n_2;
  wire addOut_carry__7_n_3;
  wire addOut_carry__8_i_1__20_n_0;
  wire addOut_carry__8_i_2__20_n_0;
  wire addOut_carry__8_i_3__20_n_0;
  wire addOut_carry__8_i_4__20_n_0;
  wire addOut_carry__8_n_0;
  wire addOut_carry__8_n_1;
  wire addOut_carry__8_n_2;
  wire addOut_carry__8_n_3;
  wire addOut_carry__9_i_4__20_n_0;
  wire addOut_carry__9_i_5__19_n_0;
  wire addOut_carry__9_n_0;
  wire addOut_carry__9_n_1;
  wire addOut_carry__9_n_2;
  wire addOut_carry__9_n_3;
  wire addOut_carry_i_1__20_n_0;
  wire addOut_carry_i_2__20_n_0;
  wire addOut_carry_i_3__20_n_0;
  wire addOut_carry_i_4__20_n_0;
  wire addOut_carry_n_0;
  wire addOut_carry_n_1;
  wire addOut_carry_n_2;
  wire addOut_carry_n_3;
  wire [48:47]\add_bus[23]_60 ;
  wire [46:0]\axi_rdata_reg[15] ;
  wire [1:0]\axi_rdata_reg[15]_0 ;
  wire [3:0]\axi_rdata_reg[15]_1 ;
  wire [0:0]\axi_rdata_reg[15]_2 ;
  wire [0:0]\axi_rdata_reg[16] ;
  wire [17:0]coef_bus;
  wire en;
  wire [46:0]mul_intermediate_0;
  wire [3:0]mul_intermediate_1;
  wire [0:0]mul_intermediate_2;
  wire [0:0]mul_intermediate_3;
  wire [41:0]mul_intermediate__0;
  wire s00_axi_aclk;
  wire [3:0]NLW_addOut_carry__11_CO_UNCONNECTED;
  wire [3:1]NLW_addOut_carry__11_O_UNCONNECTED;
  wire NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_intermediate_OVERFLOW_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_intermediate_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_intermediate_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_intermediate_CARRYOUT_UNCONNECTED;
  wire [47:43]NLW_mul_intermediate_P_UNCONNECTED;
  wire [47:0]NLW_mul_intermediate_PCOUT_UNCONNECTED;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[0]),
        .Q(\Q_buf_reg[24]_0 [0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[10]),
        .Q(\Q_buf_reg[24]_0 [10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[11]),
        .Q(\Q_buf_reg[24]_0 [11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[12]),
        .Q(\Q_buf_reg[24]_0 [12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[13]),
        .Q(\Q_buf_reg[24]_0 [13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[14]),
        .Q(\Q_buf_reg[24]_0 [14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[15]),
        .Q(\Q_buf_reg[24]_0 [15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[16]),
        .Q(\Q_buf_reg[24]_0 [16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[17]),
        .Q(\Q_buf_reg[24]_0 [17]));
  FDCE \Q_buf_reg[18] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[18]),
        .Q(\Q_buf_reg[24]_0 [18]));
  FDCE \Q_buf_reg[19] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[19]),
        .Q(\Q_buf_reg[24]_0 [19]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[1]),
        .Q(\Q_buf_reg[24]_0 [1]));
  FDCE \Q_buf_reg[20] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[20]),
        .Q(\Q_buf_reg[24]_0 [20]));
  FDCE \Q_buf_reg[21] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[21]),
        .Q(\Q_buf_reg[24]_0 [21]));
  FDCE \Q_buf_reg[22] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[22]),
        .Q(\Q_buf_reg[24]_0 [22]));
  FDCE \Q_buf_reg[23] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[23]),
        .Q(\Q_buf_reg[24]_0 [23]));
  FDCE \Q_buf_reg[24] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[24]),
        .Q(\Q_buf_reg[24]_0 [24]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[2]),
        .Q(\Q_buf_reg[24]_0 [2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[3]),
        .Q(\Q_buf_reg[24]_0 [3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[4]),
        .Q(\Q_buf_reg[24]_0 [4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[5]),
        .Q(\Q_buf_reg[24]_0 [5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[6]),
        .Q(\Q_buf_reg[24]_0 [6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[7]),
        .Q(\Q_buf_reg[24]_0 [7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[8]),
        .Q(\Q_buf_reg[24]_0 [8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[9]),
        .Q(\Q_buf_reg[24]_0 [9]));
  CARRY4 addOut_carry
       (.CI(1'b0),
        .CO({addOut_carry_n_0,addOut_carry_n_1,addOut_carry_n_2,addOut_carry_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[3:0]),
        .O(\axi_rdata_reg[15] [3:0]),
        .S({addOut_carry_i_1__20_n_0,addOut_carry_i_2__20_n_0,addOut_carry_i_3__20_n_0,addOut_carry_i_4__20_n_0}));
  CARRY4 addOut_carry__0
       (.CI(addOut_carry_n_0),
        .CO({addOut_carry__0_n_0,addOut_carry__0_n_1,addOut_carry__0_n_2,addOut_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[7:4]),
        .O(\axi_rdata_reg[15] [7:4]),
        .S({addOut_carry__0_i_1__20_n_0,addOut_carry__0_i_2__20_n_0,addOut_carry__0_i_3__20_n_0,addOut_carry__0_i_4__20_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_1__20
       (.I0(mul_intermediate__0[7]),
        .I1(mul_intermediate_0[7]),
        .O(addOut_carry__0_i_1__20_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_2__20
       (.I0(mul_intermediate__0[6]),
        .I1(mul_intermediate_0[6]),
        .O(addOut_carry__0_i_2__20_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_3__20
       (.I0(mul_intermediate__0[5]),
        .I1(mul_intermediate_0[5]),
        .O(addOut_carry__0_i_3__20_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_4__20
       (.I0(mul_intermediate__0[4]),
        .I1(mul_intermediate_0[4]),
        .O(addOut_carry__0_i_4__20_n_0));
  CARRY4 addOut_carry__1
       (.CI(addOut_carry__0_n_0),
        .CO({addOut_carry__1_n_0,addOut_carry__1_n_1,addOut_carry__1_n_2,addOut_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[11:8]),
        .O(\axi_rdata_reg[15] [11:8]),
        .S({addOut_carry__1_i_1__20_n_0,addOut_carry__1_i_2__20_n_0,addOut_carry__1_i_3__20_n_0,addOut_carry__1_i_4__20_n_0}));
  CARRY4 addOut_carry__10
       (.CI(addOut_carry__9_n_0),
        .CO({addOut_carry__10_n_0,addOut_carry__10_n_1,addOut_carry__10_n_2,addOut_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate_0[46:43]),
        .O({\add_bus[23]_60 [47],\axi_rdata_reg[15] [46:44]}),
        .S(mul_intermediate_1));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_1__19
       (.I0(\axi_rdata_reg[15] [46]),
        .I1(\add_bus[23]_60 [47]),
        .O(\axi_rdata_reg[15]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_2__19
       (.I0(\axi_rdata_reg[15] [45]),
        .I1(\axi_rdata_reg[15] [46]),
        .O(\axi_rdata_reg[15]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_3__17
       (.I0(\axi_rdata_reg[15] [44]),
        .I1(\axi_rdata_reg[15] [45]),
        .O(\axi_rdata_reg[15]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_4__16
       (.I0(\axi_rdata_reg[15] [43]),
        .I1(\axi_rdata_reg[15] [44]),
        .O(\axi_rdata_reg[15]_1 [0]));
  CARRY4 addOut_carry__11
       (.CI(addOut_carry__10_n_0),
        .CO(NLW_addOut_carry__11_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_addOut_carry__11_O_UNCONNECTED[3:1],\add_bus[23]_60 [48]}),
        .S({1'b0,1'b0,1'b0,mul_intermediate_2}));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__11_i_1__15
       (.I0(\add_bus[23]_60 [47]),
        .I1(\add_bus[23]_60 [48]),
        .O(\axi_rdata_reg[16] ));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_1__20
       (.I0(mul_intermediate__0[11]),
        .I1(mul_intermediate_0[11]),
        .O(addOut_carry__1_i_1__20_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_2__20
       (.I0(mul_intermediate__0[10]),
        .I1(mul_intermediate_0[10]),
        .O(addOut_carry__1_i_2__20_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_3__20
       (.I0(mul_intermediate__0[9]),
        .I1(mul_intermediate_0[9]),
        .O(addOut_carry__1_i_3__20_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_4__20
       (.I0(mul_intermediate__0[8]),
        .I1(mul_intermediate_0[8]),
        .O(addOut_carry__1_i_4__20_n_0));
  CARRY4 addOut_carry__2
       (.CI(addOut_carry__1_n_0),
        .CO({addOut_carry__2_n_0,addOut_carry__2_n_1,addOut_carry__2_n_2,addOut_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[15:12]),
        .O(\axi_rdata_reg[15] [15:12]),
        .S({addOut_carry__2_i_1__20_n_0,addOut_carry__2_i_2__20_n_0,addOut_carry__2_i_3__20_n_0,addOut_carry__2_i_4__20_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_1__20
       (.I0(mul_intermediate__0[15]),
        .I1(mul_intermediate_0[15]),
        .O(addOut_carry__2_i_1__20_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_2__20
       (.I0(mul_intermediate__0[14]),
        .I1(mul_intermediate_0[14]),
        .O(addOut_carry__2_i_2__20_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_3__20
       (.I0(mul_intermediate__0[13]),
        .I1(mul_intermediate_0[13]),
        .O(addOut_carry__2_i_3__20_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_4__20
       (.I0(mul_intermediate__0[12]),
        .I1(mul_intermediate_0[12]),
        .O(addOut_carry__2_i_4__20_n_0));
  CARRY4 addOut_carry__3
       (.CI(addOut_carry__2_n_0),
        .CO({addOut_carry__3_n_0,addOut_carry__3_n_1,addOut_carry__3_n_2,addOut_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[19:16]),
        .O(\axi_rdata_reg[15] [19:16]),
        .S({addOut_carry__3_i_1__20_n_0,addOut_carry__3_i_2__20_n_0,addOut_carry__3_i_3__20_n_0,addOut_carry__3_i_4__20_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_1__20
       (.I0(mul_intermediate__0[19]),
        .I1(mul_intermediate_0[19]),
        .O(addOut_carry__3_i_1__20_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_2__20
       (.I0(mul_intermediate__0[18]),
        .I1(mul_intermediate_0[18]),
        .O(addOut_carry__3_i_2__20_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_3__20
       (.I0(mul_intermediate__0[17]),
        .I1(mul_intermediate_0[17]),
        .O(addOut_carry__3_i_3__20_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_4__20
       (.I0(mul_intermediate__0[16]),
        .I1(mul_intermediate_0[16]),
        .O(addOut_carry__3_i_4__20_n_0));
  CARRY4 addOut_carry__4
       (.CI(addOut_carry__3_n_0),
        .CO({addOut_carry__4_n_0,addOut_carry__4_n_1,addOut_carry__4_n_2,addOut_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[23:20]),
        .O(\axi_rdata_reg[15] [23:20]),
        .S({addOut_carry__4_i_1__20_n_0,addOut_carry__4_i_2__20_n_0,addOut_carry__4_i_3__20_n_0,addOut_carry__4_i_4__20_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_1__20
       (.I0(mul_intermediate__0[23]),
        .I1(mul_intermediate_0[23]),
        .O(addOut_carry__4_i_1__20_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_2__20
       (.I0(mul_intermediate__0[22]),
        .I1(mul_intermediate_0[22]),
        .O(addOut_carry__4_i_2__20_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_3__20
       (.I0(mul_intermediate__0[21]),
        .I1(mul_intermediate_0[21]),
        .O(addOut_carry__4_i_3__20_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_4__20
       (.I0(mul_intermediate__0[20]),
        .I1(mul_intermediate_0[20]),
        .O(addOut_carry__4_i_4__20_n_0));
  CARRY4 addOut_carry__5
       (.CI(addOut_carry__4_n_0),
        .CO({addOut_carry__5_n_0,addOut_carry__5_n_1,addOut_carry__5_n_2,addOut_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[27:24]),
        .O(\axi_rdata_reg[15] [27:24]),
        .S({addOut_carry__5_i_1__20_n_0,addOut_carry__5_i_2__20_n_0,addOut_carry__5_i_3__20_n_0,addOut_carry__5_i_4__20_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_1__20
       (.I0(mul_intermediate__0[27]),
        .I1(mul_intermediate_0[27]),
        .O(addOut_carry__5_i_1__20_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_2__20
       (.I0(mul_intermediate__0[26]),
        .I1(mul_intermediate_0[26]),
        .O(addOut_carry__5_i_2__20_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_3__20
       (.I0(mul_intermediate__0[25]),
        .I1(mul_intermediate_0[25]),
        .O(addOut_carry__5_i_3__20_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_4__20
       (.I0(mul_intermediate__0[24]),
        .I1(mul_intermediate_0[24]),
        .O(addOut_carry__5_i_4__20_n_0));
  CARRY4 addOut_carry__6
       (.CI(addOut_carry__5_n_0),
        .CO({addOut_carry__6_n_0,addOut_carry__6_n_1,addOut_carry__6_n_2,addOut_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[31:28]),
        .O(\axi_rdata_reg[15] [31:28]),
        .S({addOut_carry__6_i_1__20_n_0,addOut_carry__6_i_2__20_n_0,addOut_carry__6_i_3__20_n_0,addOut_carry__6_i_4__20_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_1__20
       (.I0(mul_intermediate__0[31]),
        .I1(mul_intermediate_0[31]),
        .O(addOut_carry__6_i_1__20_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_2__20
       (.I0(mul_intermediate__0[30]),
        .I1(mul_intermediate_0[30]),
        .O(addOut_carry__6_i_2__20_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_3__20
       (.I0(mul_intermediate__0[29]),
        .I1(mul_intermediate_0[29]),
        .O(addOut_carry__6_i_3__20_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_4__20
       (.I0(mul_intermediate__0[28]),
        .I1(mul_intermediate_0[28]),
        .O(addOut_carry__6_i_4__20_n_0));
  CARRY4 addOut_carry__7
       (.CI(addOut_carry__6_n_0),
        .CO({addOut_carry__7_n_0,addOut_carry__7_n_1,addOut_carry__7_n_2,addOut_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[35:32]),
        .O(\axi_rdata_reg[15] [35:32]),
        .S({addOut_carry__7_i_1__20_n_0,addOut_carry__7_i_2__20_n_0,addOut_carry__7_i_3__20_n_0,addOut_carry__7_i_4__20_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_1__20
       (.I0(mul_intermediate__0[35]),
        .I1(mul_intermediate_0[35]),
        .O(addOut_carry__7_i_1__20_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_2__20
       (.I0(mul_intermediate__0[34]),
        .I1(mul_intermediate_0[34]),
        .O(addOut_carry__7_i_2__20_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_3__20
       (.I0(mul_intermediate__0[33]),
        .I1(mul_intermediate_0[33]),
        .O(addOut_carry__7_i_3__20_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_4__20
       (.I0(mul_intermediate__0[32]),
        .I1(mul_intermediate_0[32]),
        .O(addOut_carry__7_i_4__20_n_0));
  CARRY4 addOut_carry__8
       (.CI(addOut_carry__7_n_0),
        .CO({addOut_carry__8_n_0,addOut_carry__8_n_1,addOut_carry__8_n_2,addOut_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[39:36]),
        .O(\axi_rdata_reg[15] [39:36]),
        .S({addOut_carry__8_i_1__20_n_0,addOut_carry__8_i_2__20_n_0,addOut_carry__8_i_3__20_n_0,addOut_carry__8_i_4__20_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_1__20
       (.I0(mul_intermediate__0[39]),
        .I1(mul_intermediate_0[39]),
        .O(addOut_carry__8_i_1__20_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_2__20
       (.I0(mul_intermediate__0[38]),
        .I1(mul_intermediate_0[38]),
        .O(addOut_carry__8_i_2__20_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_3__20
       (.I0(mul_intermediate__0[37]),
        .I1(mul_intermediate_0[37]),
        .O(addOut_carry__8_i_3__20_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_4__20
       (.I0(mul_intermediate__0[36]),
        .I1(mul_intermediate_0[36]),
        .O(addOut_carry__8_i_4__20_n_0));
  CARRY4 addOut_carry__9
       (.CI(addOut_carry__8_n_0),
        .CO({addOut_carry__9_n_0,addOut_carry__9_n_1,addOut_carry__9_n_2,addOut_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({mul_intermediate_0[42],DI,mul_intermediate__0[41:40]}),
        .O(\axi_rdata_reg[15] [43:40]),
        .S({S,addOut_carry__9_i_4__20_n_0,addOut_carry__9_i_5__19_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    addOut_carry__9_i_1__21
       (.I0(\axi_rdata_reg[15] [42]),
        .O(\axi_rdata_reg[15]_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__9_i_2__21
       (.I0(\axi_rdata_reg[15] [42]),
        .I1(\axi_rdata_reg[15] [43]),
        .O(\axi_rdata_reg[15]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_3__21
       (.I0(\axi_rdata_reg[15] [42]),
        .I1(mul_intermediate_3),
        .O(\axi_rdata_reg[15]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_4__20
       (.I0(mul_intermediate__0[41]),
        .I1(mul_intermediate_0[41]),
        .O(addOut_carry__9_i_4__20_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_5__19
       (.I0(mul_intermediate__0[40]),
        .I1(mul_intermediate_0[40]),
        .O(addOut_carry__9_i_5__19_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_1__20
       (.I0(mul_intermediate__0[3]),
        .I1(mul_intermediate_0[3]),
        .O(addOut_carry_i_1__20_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_2__20
       (.I0(mul_intermediate__0[2]),
        .I1(mul_intermediate_0[2]),
        .O(addOut_carry_i_2__20_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_3__20
       (.I0(mul_intermediate__0[1]),
        .I1(mul_intermediate_0[1]),
        .O(addOut_carry_i_3__20_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_4__20
       (.I0(mul_intermediate__0[0]),
        .I1(mul_intermediate_0[0]),
        .O(addOut_carry_i_4__20_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_intermediate
       (.A({Q[24],Q[24],Q[24],Q[24],Q[24],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_intermediate_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(coef_bus),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_intermediate_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_intermediate_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_intermediate_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_intermediate_P_UNCONNECTED[47:43],P,mul_intermediate__0}),
        .PATTERNBDETECT(NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_intermediate_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_intermediate_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "FIR_block_V2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_14
   (\axi_rdata_reg[15] ,
    \axi_rdata_reg[15]_0 ,
    S,
    \axi_rdata_reg[15]_1 ,
    \axi_rdata_reg[16] ,
    DI,
    Q,
    coef_bus,
    \Q_buf_reg[24]_0 ,
    mul_intermediate_0,
    mul_intermediate_1,
    mul_intermediate_2,
    mul_intermediate_3,
    mul_intermediate_4,
    P,
    en,
    s00_axi_aclk,
    AR);
  output [0:0]\axi_rdata_reg[15] ;
  output [46:0]\axi_rdata_reg[15]_0 ;
  output [1:0]S;
  output [3:0]\axi_rdata_reg[15]_1 ;
  output [0:0]\axi_rdata_reg[16] ;
  output [0:0]DI;
  output [24:0]Q;
  input [17:0]coef_bus;
  input [24:0]\Q_buf_reg[24]_0 ;
  input [46:0]mul_intermediate_0;
  input [0:0]mul_intermediate_1;
  input [1:0]mul_intermediate_2;
  input [3:0]mul_intermediate_3;
  input [0:0]mul_intermediate_4;
  input [0:0]P;
  input en;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]DI;
  wire [0:0]P;
  wire [24:0]Q;
  wire [24:0]\Q_buf_reg[24]_0 ;
  wire [1:0]S;
  wire addOut_carry__0_i_1__21_n_0;
  wire addOut_carry__0_i_2__21_n_0;
  wire addOut_carry__0_i_3__21_n_0;
  wire addOut_carry__0_i_4__21_n_0;
  wire addOut_carry__0_n_0;
  wire addOut_carry__0_n_1;
  wire addOut_carry__0_n_2;
  wire addOut_carry__0_n_3;
  wire addOut_carry__10_n_0;
  wire addOut_carry__10_n_1;
  wire addOut_carry__10_n_2;
  wire addOut_carry__10_n_3;
  wire addOut_carry__1_i_1__21_n_0;
  wire addOut_carry__1_i_2__21_n_0;
  wire addOut_carry__1_i_3__21_n_0;
  wire addOut_carry__1_i_4__21_n_0;
  wire addOut_carry__1_n_0;
  wire addOut_carry__1_n_1;
  wire addOut_carry__1_n_2;
  wire addOut_carry__1_n_3;
  wire addOut_carry__2_i_1__21_n_0;
  wire addOut_carry__2_i_2__21_n_0;
  wire addOut_carry__2_i_3__21_n_0;
  wire addOut_carry__2_i_4__21_n_0;
  wire addOut_carry__2_n_0;
  wire addOut_carry__2_n_1;
  wire addOut_carry__2_n_2;
  wire addOut_carry__2_n_3;
  wire addOut_carry__3_i_1__21_n_0;
  wire addOut_carry__3_i_2__21_n_0;
  wire addOut_carry__3_i_3__21_n_0;
  wire addOut_carry__3_i_4__21_n_0;
  wire addOut_carry__3_n_0;
  wire addOut_carry__3_n_1;
  wire addOut_carry__3_n_2;
  wire addOut_carry__3_n_3;
  wire addOut_carry__4_i_1__21_n_0;
  wire addOut_carry__4_i_2__21_n_0;
  wire addOut_carry__4_i_3__21_n_0;
  wire addOut_carry__4_i_4__21_n_0;
  wire addOut_carry__4_n_0;
  wire addOut_carry__4_n_1;
  wire addOut_carry__4_n_2;
  wire addOut_carry__4_n_3;
  wire addOut_carry__5_i_1__21_n_0;
  wire addOut_carry__5_i_2__21_n_0;
  wire addOut_carry__5_i_3__21_n_0;
  wire addOut_carry__5_i_4__21_n_0;
  wire addOut_carry__5_n_0;
  wire addOut_carry__5_n_1;
  wire addOut_carry__5_n_2;
  wire addOut_carry__5_n_3;
  wire addOut_carry__6_i_1__21_n_0;
  wire addOut_carry__6_i_2__21_n_0;
  wire addOut_carry__6_i_3__21_n_0;
  wire addOut_carry__6_i_4__21_n_0;
  wire addOut_carry__6_n_0;
  wire addOut_carry__6_n_1;
  wire addOut_carry__6_n_2;
  wire addOut_carry__6_n_3;
  wire addOut_carry__7_i_1__21_n_0;
  wire addOut_carry__7_i_2__21_n_0;
  wire addOut_carry__7_i_3__21_n_0;
  wire addOut_carry__7_i_4__21_n_0;
  wire addOut_carry__7_n_0;
  wire addOut_carry__7_n_1;
  wire addOut_carry__7_n_2;
  wire addOut_carry__7_n_3;
  wire addOut_carry__8_i_1__21_n_0;
  wire addOut_carry__8_i_2__21_n_0;
  wire addOut_carry__8_i_3__21_n_0;
  wire addOut_carry__8_i_4__21_n_0;
  wire addOut_carry__8_n_0;
  wire addOut_carry__8_n_1;
  wire addOut_carry__8_n_2;
  wire addOut_carry__8_n_3;
  wire addOut_carry__9_i_4__21_n_0;
  wire addOut_carry__9_i_5__20_n_0;
  wire addOut_carry__9_n_0;
  wire addOut_carry__9_n_1;
  wire addOut_carry__9_n_2;
  wire addOut_carry__9_n_3;
  wire addOut_carry_i_1__21_n_0;
  wire addOut_carry_i_2__21_n_0;
  wire addOut_carry_i_3__21_n_0;
  wire addOut_carry_i_4__21_n_0;
  wire addOut_carry_n_0;
  wire addOut_carry_n_1;
  wire addOut_carry_n_2;
  wire addOut_carry_n_3;
  wire [48:47]\add_bus[24]_61 ;
  wire [0:0]\axi_rdata_reg[15] ;
  wire [46:0]\axi_rdata_reg[15]_0 ;
  wire [3:0]\axi_rdata_reg[15]_1 ;
  wire [0:0]\axi_rdata_reg[16] ;
  wire [17:0]coef_bus;
  wire en;
  wire [46:0]mul_intermediate_0;
  wire [0:0]mul_intermediate_1;
  wire [1:0]mul_intermediate_2;
  wire [3:0]mul_intermediate_3;
  wire [0:0]mul_intermediate_4;
  wire [41:0]mul_intermediate__0;
  wire s00_axi_aclk;
  wire [3:0]NLW_addOut_carry__11_CO_UNCONNECTED;
  wire [3:1]NLW_addOut_carry__11_O_UNCONNECTED;
  wire NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_intermediate_OVERFLOW_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_intermediate_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_intermediate_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_intermediate_CARRYOUT_UNCONNECTED;
  wire [47:43]NLW_mul_intermediate_P_UNCONNECTED;
  wire [47:0]NLW_mul_intermediate_PCOUT_UNCONNECTED;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [0]),
        .Q(Q[0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [10]),
        .Q(Q[10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [11]),
        .Q(Q[11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [12]),
        .Q(Q[12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [13]),
        .Q(Q[13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [14]),
        .Q(Q[14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [15]),
        .Q(Q[15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [16]),
        .Q(Q[16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [17]),
        .Q(Q[17]));
  FDCE \Q_buf_reg[18] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [18]),
        .Q(Q[18]));
  FDCE \Q_buf_reg[19] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [19]),
        .Q(Q[19]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [1]),
        .Q(Q[1]));
  FDCE \Q_buf_reg[20] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [20]),
        .Q(Q[20]));
  FDCE \Q_buf_reg[21] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [21]),
        .Q(Q[21]));
  FDCE \Q_buf_reg[22] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [22]),
        .Q(Q[22]));
  FDCE \Q_buf_reg[23] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [23]),
        .Q(Q[23]));
  FDCE \Q_buf_reg[24] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [24]),
        .Q(Q[24]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [2]),
        .Q(Q[2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [3]),
        .Q(Q[3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [4]),
        .Q(Q[4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [5]),
        .Q(Q[5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [6]),
        .Q(Q[6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [7]),
        .Q(Q[7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [8]),
        .Q(Q[8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [9]),
        .Q(Q[9]));
  CARRY4 addOut_carry
       (.CI(1'b0),
        .CO({addOut_carry_n_0,addOut_carry_n_1,addOut_carry_n_2,addOut_carry_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[3:0]),
        .O(\axi_rdata_reg[15]_0 [3:0]),
        .S({addOut_carry_i_1__21_n_0,addOut_carry_i_2__21_n_0,addOut_carry_i_3__21_n_0,addOut_carry_i_4__21_n_0}));
  CARRY4 addOut_carry__0
       (.CI(addOut_carry_n_0),
        .CO({addOut_carry__0_n_0,addOut_carry__0_n_1,addOut_carry__0_n_2,addOut_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[7:4]),
        .O(\axi_rdata_reg[15]_0 [7:4]),
        .S({addOut_carry__0_i_1__21_n_0,addOut_carry__0_i_2__21_n_0,addOut_carry__0_i_3__21_n_0,addOut_carry__0_i_4__21_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_1__21
       (.I0(mul_intermediate__0[7]),
        .I1(mul_intermediate_0[7]),
        .O(addOut_carry__0_i_1__21_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_2__21
       (.I0(mul_intermediate__0[6]),
        .I1(mul_intermediate_0[6]),
        .O(addOut_carry__0_i_2__21_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_3__21
       (.I0(mul_intermediate__0[5]),
        .I1(mul_intermediate_0[5]),
        .O(addOut_carry__0_i_3__21_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_4__21
       (.I0(mul_intermediate__0[4]),
        .I1(mul_intermediate_0[4]),
        .O(addOut_carry__0_i_4__21_n_0));
  CARRY4 addOut_carry__1
       (.CI(addOut_carry__0_n_0),
        .CO({addOut_carry__1_n_0,addOut_carry__1_n_1,addOut_carry__1_n_2,addOut_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[11:8]),
        .O(\axi_rdata_reg[15]_0 [11:8]),
        .S({addOut_carry__1_i_1__21_n_0,addOut_carry__1_i_2__21_n_0,addOut_carry__1_i_3__21_n_0,addOut_carry__1_i_4__21_n_0}));
  CARRY4 addOut_carry__10
       (.CI(addOut_carry__9_n_0),
        .CO({addOut_carry__10_n_0,addOut_carry__10_n_1,addOut_carry__10_n_2,addOut_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate_0[46:43]),
        .O({\add_bus[24]_61 [47],\axi_rdata_reg[15]_0 [46:44]}),
        .S(mul_intermediate_3));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_1__20
       (.I0(\axi_rdata_reg[15]_0 [46]),
        .I1(\add_bus[24]_61 [47]),
        .O(\axi_rdata_reg[15]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_2__20
       (.I0(\axi_rdata_reg[15]_0 [45]),
        .I1(\axi_rdata_reg[15]_0 [46]),
        .O(\axi_rdata_reg[15]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_3__18
       (.I0(\axi_rdata_reg[15]_0 [44]),
        .I1(\axi_rdata_reg[15]_0 [45]),
        .O(\axi_rdata_reg[15]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_4__17
       (.I0(\axi_rdata_reg[15]_0 [43]),
        .I1(\axi_rdata_reg[15]_0 [44]),
        .O(\axi_rdata_reg[15]_1 [0]));
  CARRY4 addOut_carry__11
       (.CI(addOut_carry__10_n_0),
        .CO(NLW_addOut_carry__11_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_addOut_carry__11_O_UNCONNECTED[3:1],\add_bus[24]_61 [48]}),
        .S({1'b0,1'b0,1'b0,mul_intermediate_4}));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__11_i_1__16
       (.I0(\add_bus[24]_61 [47]),
        .I1(\add_bus[24]_61 [48]),
        .O(\axi_rdata_reg[16] ));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_1__21
       (.I0(mul_intermediate__0[11]),
        .I1(mul_intermediate_0[11]),
        .O(addOut_carry__1_i_1__21_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_2__21
       (.I0(mul_intermediate__0[10]),
        .I1(mul_intermediate_0[10]),
        .O(addOut_carry__1_i_2__21_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_3__21
       (.I0(mul_intermediate__0[9]),
        .I1(mul_intermediate_0[9]),
        .O(addOut_carry__1_i_3__21_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_4__21
       (.I0(mul_intermediate__0[8]),
        .I1(mul_intermediate_0[8]),
        .O(addOut_carry__1_i_4__21_n_0));
  CARRY4 addOut_carry__2
       (.CI(addOut_carry__1_n_0),
        .CO({addOut_carry__2_n_0,addOut_carry__2_n_1,addOut_carry__2_n_2,addOut_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[15:12]),
        .O(\axi_rdata_reg[15]_0 [15:12]),
        .S({addOut_carry__2_i_1__21_n_0,addOut_carry__2_i_2__21_n_0,addOut_carry__2_i_3__21_n_0,addOut_carry__2_i_4__21_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_1__21
       (.I0(mul_intermediate__0[15]),
        .I1(mul_intermediate_0[15]),
        .O(addOut_carry__2_i_1__21_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_2__21
       (.I0(mul_intermediate__0[14]),
        .I1(mul_intermediate_0[14]),
        .O(addOut_carry__2_i_2__21_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_3__21
       (.I0(mul_intermediate__0[13]),
        .I1(mul_intermediate_0[13]),
        .O(addOut_carry__2_i_3__21_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_4__21
       (.I0(mul_intermediate__0[12]),
        .I1(mul_intermediate_0[12]),
        .O(addOut_carry__2_i_4__21_n_0));
  CARRY4 addOut_carry__3
       (.CI(addOut_carry__2_n_0),
        .CO({addOut_carry__3_n_0,addOut_carry__3_n_1,addOut_carry__3_n_2,addOut_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[19:16]),
        .O(\axi_rdata_reg[15]_0 [19:16]),
        .S({addOut_carry__3_i_1__21_n_0,addOut_carry__3_i_2__21_n_0,addOut_carry__3_i_3__21_n_0,addOut_carry__3_i_4__21_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_1__21
       (.I0(mul_intermediate__0[19]),
        .I1(mul_intermediate_0[19]),
        .O(addOut_carry__3_i_1__21_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_2__21
       (.I0(mul_intermediate__0[18]),
        .I1(mul_intermediate_0[18]),
        .O(addOut_carry__3_i_2__21_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_3__21
       (.I0(mul_intermediate__0[17]),
        .I1(mul_intermediate_0[17]),
        .O(addOut_carry__3_i_3__21_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_4__21
       (.I0(mul_intermediate__0[16]),
        .I1(mul_intermediate_0[16]),
        .O(addOut_carry__3_i_4__21_n_0));
  CARRY4 addOut_carry__4
       (.CI(addOut_carry__3_n_0),
        .CO({addOut_carry__4_n_0,addOut_carry__4_n_1,addOut_carry__4_n_2,addOut_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[23:20]),
        .O(\axi_rdata_reg[15]_0 [23:20]),
        .S({addOut_carry__4_i_1__21_n_0,addOut_carry__4_i_2__21_n_0,addOut_carry__4_i_3__21_n_0,addOut_carry__4_i_4__21_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_1__21
       (.I0(mul_intermediate__0[23]),
        .I1(mul_intermediate_0[23]),
        .O(addOut_carry__4_i_1__21_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_2__21
       (.I0(mul_intermediate__0[22]),
        .I1(mul_intermediate_0[22]),
        .O(addOut_carry__4_i_2__21_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_3__21
       (.I0(mul_intermediate__0[21]),
        .I1(mul_intermediate_0[21]),
        .O(addOut_carry__4_i_3__21_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_4__21
       (.I0(mul_intermediate__0[20]),
        .I1(mul_intermediate_0[20]),
        .O(addOut_carry__4_i_4__21_n_0));
  CARRY4 addOut_carry__5
       (.CI(addOut_carry__4_n_0),
        .CO({addOut_carry__5_n_0,addOut_carry__5_n_1,addOut_carry__5_n_2,addOut_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[27:24]),
        .O(\axi_rdata_reg[15]_0 [27:24]),
        .S({addOut_carry__5_i_1__21_n_0,addOut_carry__5_i_2__21_n_0,addOut_carry__5_i_3__21_n_0,addOut_carry__5_i_4__21_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_1__21
       (.I0(mul_intermediate__0[27]),
        .I1(mul_intermediate_0[27]),
        .O(addOut_carry__5_i_1__21_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_2__21
       (.I0(mul_intermediate__0[26]),
        .I1(mul_intermediate_0[26]),
        .O(addOut_carry__5_i_2__21_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_3__21
       (.I0(mul_intermediate__0[25]),
        .I1(mul_intermediate_0[25]),
        .O(addOut_carry__5_i_3__21_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_4__21
       (.I0(mul_intermediate__0[24]),
        .I1(mul_intermediate_0[24]),
        .O(addOut_carry__5_i_4__21_n_0));
  CARRY4 addOut_carry__6
       (.CI(addOut_carry__5_n_0),
        .CO({addOut_carry__6_n_0,addOut_carry__6_n_1,addOut_carry__6_n_2,addOut_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[31:28]),
        .O(\axi_rdata_reg[15]_0 [31:28]),
        .S({addOut_carry__6_i_1__21_n_0,addOut_carry__6_i_2__21_n_0,addOut_carry__6_i_3__21_n_0,addOut_carry__6_i_4__21_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_1__21
       (.I0(mul_intermediate__0[31]),
        .I1(mul_intermediate_0[31]),
        .O(addOut_carry__6_i_1__21_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_2__21
       (.I0(mul_intermediate__0[30]),
        .I1(mul_intermediate_0[30]),
        .O(addOut_carry__6_i_2__21_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_3__21
       (.I0(mul_intermediate__0[29]),
        .I1(mul_intermediate_0[29]),
        .O(addOut_carry__6_i_3__21_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_4__21
       (.I0(mul_intermediate__0[28]),
        .I1(mul_intermediate_0[28]),
        .O(addOut_carry__6_i_4__21_n_0));
  CARRY4 addOut_carry__7
       (.CI(addOut_carry__6_n_0),
        .CO({addOut_carry__7_n_0,addOut_carry__7_n_1,addOut_carry__7_n_2,addOut_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[35:32]),
        .O(\axi_rdata_reg[15]_0 [35:32]),
        .S({addOut_carry__7_i_1__21_n_0,addOut_carry__7_i_2__21_n_0,addOut_carry__7_i_3__21_n_0,addOut_carry__7_i_4__21_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_1__21
       (.I0(mul_intermediate__0[35]),
        .I1(mul_intermediate_0[35]),
        .O(addOut_carry__7_i_1__21_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_2__21
       (.I0(mul_intermediate__0[34]),
        .I1(mul_intermediate_0[34]),
        .O(addOut_carry__7_i_2__21_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_3__21
       (.I0(mul_intermediate__0[33]),
        .I1(mul_intermediate_0[33]),
        .O(addOut_carry__7_i_3__21_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_4__21
       (.I0(mul_intermediate__0[32]),
        .I1(mul_intermediate_0[32]),
        .O(addOut_carry__7_i_4__21_n_0));
  CARRY4 addOut_carry__8
       (.CI(addOut_carry__7_n_0),
        .CO({addOut_carry__8_n_0,addOut_carry__8_n_1,addOut_carry__8_n_2,addOut_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[39:36]),
        .O(\axi_rdata_reg[15]_0 [39:36]),
        .S({addOut_carry__8_i_1__21_n_0,addOut_carry__8_i_2__21_n_0,addOut_carry__8_i_3__21_n_0,addOut_carry__8_i_4__21_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_1__21
       (.I0(mul_intermediate__0[39]),
        .I1(mul_intermediate_0[39]),
        .O(addOut_carry__8_i_1__21_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_2__21
       (.I0(mul_intermediate__0[38]),
        .I1(mul_intermediate_0[38]),
        .O(addOut_carry__8_i_2__21_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_3__21
       (.I0(mul_intermediate__0[37]),
        .I1(mul_intermediate_0[37]),
        .O(addOut_carry__8_i_3__21_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_4__21
       (.I0(mul_intermediate__0[36]),
        .I1(mul_intermediate_0[36]),
        .O(addOut_carry__8_i_4__21_n_0));
  CARRY4 addOut_carry__9
       (.CI(addOut_carry__8_n_0),
        .CO({addOut_carry__9_n_0,addOut_carry__9_n_1,addOut_carry__9_n_2,addOut_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({mul_intermediate_0[42],mul_intermediate_1,mul_intermediate__0[41:40]}),
        .O(\axi_rdata_reg[15]_0 [43:40]),
        .S({mul_intermediate_2,addOut_carry__9_i_4__21_n_0,addOut_carry__9_i_5__20_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    addOut_carry__9_i_1__22
       (.I0(\axi_rdata_reg[15]_0 [42]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__9_i_2__22
       (.I0(\axi_rdata_reg[15]_0 [42]),
        .I1(\axi_rdata_reg[15]_0 [43]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_3__22
       (.I0(\axi_rdata_reg[15]_0 [42]),
        .I1(P),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_4__21
       (.I0(mul_intermediate__0[41]),
        .I1(mul_intermediate_0[41]),
        .O(addOut_carry__9_i_4__21_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_5__20
       (.I0(mul_intermediate__0[40]),
        .I1(mul_intermediate_0[40]),
        .O(addOut_carry__9_i_5__20_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_1__21
       (.I0(mul_intermediate__0[3]),
        .I1(mul_intermediate_0[3]),
        .O(addOut_carry_i_1__21_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_2__21
       (.I0(mul_intermediate__0[2]),
        .I1(mul_intermediate_0[2]),
        .O(addOut_carry_i_2__21_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_3__21
       (.I0(mul_intermediate__0[1]),
        .I1(mul_intermediate_0[1]),
        .O(addOut_carry_i_3__21_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_4__21
       (.I0(mul_intermediate__0[0]),
        .I1(mul_intermediate_0[0]),
        .O(addOut_carry_i_4__21_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_intermediate
       (.A({\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_intermediate_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(coef_bus),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_intermediate_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_intermediate_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_intermediate_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_intermediate_P_UNCONNECTED[47:43],\axi_rdata_reg[15] ,mul_intermediate__0}),
        .PATTERNBDETECT(NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_intermediate_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_intermediate_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "FIR_block_V2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_15
   (P,
    \axi_rdata_reg[15] ,
    \axi_rdata_reg[15]_0 ,
    \axi_rdata_reg[15]_1 ,
    \axi_rdata_reg[16] ,
    \axi_rdata_reg[15]_2 ,
    \Q_buf_reg[24]_0 ,
    coef_bus,
    Q,
    mul_intermediate_0,
    DI,
    S,
    mul_intermediate_1,
    mul_intermediate_2,
    mul_intermediate_3,
    en,
    s00_axi_aclk,
    AR);
  output [0:0]P;
  output [46:0]\axi_rdata_reg[15] ;
  output [1:0]\axi_rdata_reg[15]_0 ;
  output [3:0]\axi_rdata_reg[15]_1 ;
  output [0:0]\axi_rdata_reg[16] ;
  output [0:0]\axi_rdata_reg[15]_2 ;
  output [24:0]\Q_buf_reg[24]_0 ;
  input [17:0]coef_bus;
  input [24:0]Q;
  input [46:0]mul_intermediate_0;
  input [0:0]DI;
  input [1:0]S;
  input [3:0]mul_intermediate_1;
  input [0:0]mul_intermediate_2;
  input [0:0]mul_intermediate_3;
  input en;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]DI;
  wire [0:0]P;
  wire [24:0]Q;
  wire [24:0]\Q_buf_reg[24]_0 ;
  wire [1:0]S;
  wire addOut_carry__0_i_1__22_n_0;
  wire addOut_carry__0_i_2__22_n_0;
  wire addOut_carry__0_i_3__22_n_0;
  wire addOut_carry__0_i_4__22_n_0;
  wire addOut_carry__0_n_0;
  wire addOut_carry__0_n_1;
  wire addOut_carry__0_n_2;
  wire addOut_carry__0_n_3;
  wire addOut_carry__10_n_0;
  wire addOut_carry__10_n_1;
  wire addOut_carry__10_n_2;
  wire addOut_carry__10_n_3;
  wire addOut_carry__1_i_1__22_n_0;
  wire addOut_carry__1_i_2__22_n_0;
  wire addOut_carry__1_i_3__22_n_0;
  wire addOut_carry__1_i_4__22_n_0;
  wire addOut_carry__1_n_0;
  wire addOut_carry__1_n_1;
  wire addOut_carry__1_n_2;
  wire addOut_carry__1_n_3;
  wire addOut_carry__2_i_1__22_n_0;
  wire addOut_carry__2_i_2__22_n_0;
  wire addOut_carry__2_i_3__22_n_0;
  wire addOut_carry__2_i_4__22_n_0;
  wire addOut_carry__2_n_0;
  wire addOut_carry__2_n_1;
  wire addOut_carry__2_n_2;
  wire addOut_carry__2_n_3;
  wire addOut_carry__3_i_1__22_n_0;
  wire addOut_carry__3_i_2__22_n_0;
  wire addOut_carry__3_i_3__22_n_0;
  wire addOut_carry__3_i_4__22_n_0;
  wire addOut_carry__3_n_0;
  wire addOut_carry__3_n_1;
  wire addOut_carry__3_n_2;
  wire addOut_carry__3_n_3;
  wire addOut_carry__4_i_1__22_n_0;
  wire addOut_carry__4_i_2__22_n_0;
  wire addOut_carry__4_i_3__22_n_0;
  wire addOut_carry__4_i_4__22_n_0;
  wire addOut_carry__4_n_0;
  wire addOut_carry__4_n_1;
  wire addOut_carry__4_n_2;
  wire addOut_carry__4_n_3;
  wire addOut_carry__5_i_1__22_n_0;
  wire addOut_carry__5_i_2__22_n_0;
  wire addOut_carry__5_i_3__22_n_0;
  wire addOut_carry__5_i_4__22_n_0;
  wire addOut_carry__5_n_0;
  wire addOut_carry__5_n_1;
  wire addOut_carry__5_n_2;
  wire addOut_carry__5_n_3;
  wire addOut_carry__6_i_1__22_n_0;
  wire addOut_carry__6_i_2__22_n_0;
  wire addOut_carry__6_i_3__22_n_0;
  wire addOut_carry__6_i_4__22_n_0;
  wire addOut_carry__6_n_0;
  wire addOut_carry__6_n_1;
  wire addOut_carry__6_n_2;
  wire addOut_carry__6_n_3;
  wire addOut_carry__7_i_1__22_n_0;
  wire addOut_carry__7_i_2__22_n_0;
  wire addOut_carry__7_i_3__22_n_0;
  wire addOut_carry__7_i_4__22_n_0;
  wire addOut_carry__7_n_0;
  wire addOut_carry__7_n_1;
  wire addOut_carry__7_n_2;
  wire addOut_carry__7_n_3;
  wire addOut_carry__8_i_1__22_n_0;
  wire addOut_carry__8_i_2__22_n_0;
  wire addOut_carry__8_i_3__22_n_0;
  wire addOut_carry__8_i_4__22_n_0;
  wire addOut_carry__8_n_0;
  wire addOut_carry__8_n_1;
  wire addOut_carry__8_n_2;
  wire addOut_carry__8_n_3;
  wire addOut_carry__9_i_4__22_n_0;
  wire addOut_carry__9_i_5__21_n_0;
  wire addOut_carry__9_n_0;
  wire addOut_carry__9_n_1;
  wire addOut_carry__9_n_2;
  wire addOut_carry__9_n_3;
  wire addOut_carry_i_1__22_n_0;
  wire addOut_carry_i_2__22_n_0;
  wire addOut_carry_i_3__22_n_0;
  wire addOut_carry_i_4__22_n_0;
  wire addOut_carry_n_0;
  wire addOut_carry_n_1;
  wire addOut_carry_n_2;
  wire addOut_carry_n_3;
  wire [48:47]\add_bus[25]_62 ;
  wire [46:0]\axi_rdata_reg[15] ;
  wire [1:0]\axi_rdata_reg[15]_0 ;
  wire [3:0]\axi_rdata_reg[15]_1 ;
  wire [0:0]\axi_rdata_reg[15]_2 ;
  wire [0:0]\axi_rdata_reg[16] ;
  wire [17:0]coef_bus;
  wire en;
  wire [46:0]mul_intermediate_0;
  wire [3:0]mul_intermediate_1;
  wire [0:0]mul_intermediate_2;
  wire [0:0]mul_intermediate_3;
  wire [41:0]mul_intermediate__0;
  wire s00_axi_aclk;
  wire [3:0]NLW_addOut_carry__11_CO_UNCONNECTED;
  wire [3:1]NLW_addOut_carry__11_O_UNCONNECTED;
  wire NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_intermediate_OVERFLOW_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_intermediate_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_intermediate_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_intermediate_CARRYOUT_UNCONNECTED;
  wire [47:43]NLW_mul_intermediate_P_UNCONNECTED;
  wire [47:0]NLW_mul_intermediate_PCOUT_UNCONNECTED;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[0]),
        .Q(\Q_buf_reg[24]_0 [0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[10]),
        .Q(\Q_buf_reg[24]_0 [10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[11]),
        .Q(\Q_buf_reg[24]_0 [11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[12]),
        .Q(\Q_buf_reg[24]_0 [12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[13]),
        .Q(\Q_buf_reg[24]_0 [13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[14]),
        .Q(\Q_buf_reg[24]_0 [14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[15]),
        .Q(\Q_buf_reg[24]_0 [15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[16]),
        .Q(\Q_buf_reg[24]_0 [16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[17]),
        .Q(\Q_buf_reg[24]_0 [17]));
  FDCE \Q_buf_reg[18] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[18]),
        .Q(\Q_buf_reg[24]_0 [18]));
  FDCE \Q_buf_reg[19] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[19]),
        .Q(\Q_buf_reg[24]_0 [19]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[1]),
        .Q(\Q_buf_reg[24]_0 [1]));
  FDCE \Q_buf_reg[20] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[20]),
        .Q(\Q_buf_reg[24]_0 [20]));
  FDCE \Q_buf_reg[21] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[21]),
        .Q(\Q_buf_reg[24]_0 [21]));
  FDCE \Q_buf_reg[22] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[22]),
        .Q(\Q_buf_reg[24]_0 [22]));
  FDCE \Q_buf_reg[23] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[23]),
        .Q(\Q_buf_reg[24]_0 [23]));
  FDCE \Q_buf_reg[24] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[24]),
        .Q(\Q_buf_reg[24]_0 [24]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[2]),
        .Q(\Q_buf_reg[24]_0 [2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[3]),
        .Q(\Q_buf_reg[24]_0 [3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[4]),
        .Q(\Q_buf_reg[24]_0 [4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[5]),
        .Q(\Q_buf_reg[24]_0 [5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[6]),
        .Q(\Q_buf_reg[24]_0 [6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[7]),
        .Q(\Q_buf_reg[24]_0 [7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[8]),
        .Q(\Q_buf_reg[24]_0 [8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[9]),
        .Q(\Q_buf_reg[24]_0 [9]));
  CARRY4 addOut_carry
       (.CI(1'b0),
        .CO({addOut_carry_n_0,addOut_carry_n_1,addOut_carry_n_2,addOut_carry_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[3:0]),
        .O(\axi_rdata_reg[15] [3:0]),
        .S({addOut_carry_i_1__22_n_0,addOut_carry_i_2__22_n_0,addOut_carry_i_3__22_n_0,addOut_carry_i_4__22_n_0}));
  CARRY4 addOut_carry__0
       (.CI(addOut_carry_n_0),
        .CO({addOut_carry__0_n_0,addOut_carry__0_n_1,addOut_carry__0_n_2,addOut_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[7:4]),
        .O(\axi_rdata_reg[15] [7:4]),
        .S({addOut_carry__0_i_1__22_n_0,addOut_carry__0_i_2__22_n_0,addOut_carry__0_i_3__22_n_0,addOut_carry__0_i_4__22_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_1__22
       (.I0(mul_intermediate__0[7]),
        .I1(mul_intermediate_0[7]),
        .O(addOut_carry__0_i_1__22_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_2__22
       (.I0(mul_intermediate__0[6]),
        .I1(mul_intermediate_0[6]),
        .O(addOut_carry__0_i_2__22_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_3__22
       (.I0(mul_intermediate__0[5]),
        .I1(mul_intermediate_0[5]),
        .O(addOut_carry__0_i_3__22_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_4__22
       (.I0(mul_intermediate__0[4]),
        .I1(mul_intermediate_0[4]),
        .O(addOut_carry__0_i_4__22_n_0));
  CARRY4 addOut_carry__1
       (.CI(addOut_carry__0_n_0),
        .CO({addOut_carry__1_n_0,addOut_carry__1_n_1,addOut_carry__1_n_2,addOut_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[11:8]),
        .O(\axi_rdata_reg[15] [11:8]),
        .S({addOut_carry__1_i_1__22_n_0,addOut_carry__1_i_2__22_n_0,addOut_carry__1_i_3__22_n_0,addOut_carry__1_i_4__22_n_0}));
  CARRY4 addOut_carry__10
       (.CI(addOut_carry__9_n_0),
        .CO({addOut_carry__10_n_0,addOut_carry__10_n_1,addOut_carry__10_n_2,addOut_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate_0[46:43]),
        .O({\add_bus[25]_62 [47],\axi_rdata_reg[15] [46:44]}),
        .S(mul_intermediate_1));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_1__21
       (.I0(\axi_rdata_reg[15] [46]),
        .I1(\add_bus[25]_62 [47]),
        .O(\axi_rdata_reg[15]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_2__21
       (.I0(\axi_rdata_reg[15] [45]),
        .I1(\axi_rdata_reg[15] [46]),
        .O(\axi_rdata_reg[15]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_3__19
       (.I0(\axi_rdata_reg[15] [44]),
        .I1(\axi_rdata_reg[15] [45]),
        .O(\axi_rdata_reg[15]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_4__18
       (.I0(\axi_rdata_reg[15] [43]),
        .I1(\axi_rdata_reg[15] [44]),
        .O(\axi_rdata_reg[15]_1 [0]));
  CARRY4 addOut_carry__11
       (.CI(addOut_carry__10_n_0),
        .CO(NLW_addOut_carry__11_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_addOut_carry__11_O_UNCONNECTED[3:1],\add_bus[25]_62 [48]}),
        .S({1'b0,1'b0,1'b0,mul_intermediate_2}));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__11_i_1__17
       (.I0(\add_bus[25]_62 [47]),
        .I1(\add_bus[25]_62 [48]),
        .O(\axi_rdata_reg[16] ));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_1__22
       (.I0(mul_intermediate__0[11]),
        .I1(mul_intermediate_0[11]),
        .O(addOut_carry__1_i_1__22_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_2__22
       (.I0(mul_intermediate__0[10]),
        .I1(mul_intermediate_0[10]),
        .O(addOut_carry__1_i_2__22_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_3__22
       (.I0(mul_intermediate__0[9]),
        .I1(mul_intermediate_0[9]),
        .O(addOut_carry__1_i_3__22_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_4__22
       (.I0(mul_intermediate__0[8]),
        .I1(mul_intermediate_0[8]),
        .O(addOut_carry__1_i_4__22_n_0));
  CARRY4 addOut_carry__2
       (.CI(addOut_carry__1_n_0),
        .CO({addOut_carry__2_n_0,addOut_carry__2_n_1,addOut_carry__2_n_2,addOut_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[15:12]),
        .O(\axi_rdata_reg[15] [15:12]),
        .S({addOut_carry__2_i_1__22_n_0,addOut_carry__2_i_2__22_n_0,addOut_carry__2_i_3__22_n_0,addOut_carry__2_i_4__22_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_1__22
       (.I0(mul_intermediate__0[15]),
        .I1(mul_intermediate_0[15]),
        .O(addOut_carry__2_i_1__22_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_2__22
       (.I0(mul_intermediate__0[14]),
        .I1(mul_intermediate_0[14]),
        .O(addOut_carry__2_i_2__22_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_3__22
       (.I0(mul_intermediate__0[13]),
        .I1(mul_intermediate_0[13]),
        .O(addOut_carry__2_i_3__22_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_4__22
       (.I0(mul_intermediate__0[12]),
        .I1(mul_intermediate_0[12]),
        .O(addOut_carry__2_i_4__22_n_0));
  CARRY4 addOut_carry__3
       (.CI(addOut_carry__2_n_0),
        .CO({addOut_carry__3_n_0,addOut_carry__3_n_1,addOut_carry__3_n_2,addOut_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[19:16]),
        .O(\axi_rdata_reg[15] [19:16]),
        .S({addOut_carry__3_i_1__22_n_0,addOut_carry__3_i_2__22_n_0,addOut_carry__3_i_3__22_n_0,addOut_carry__3_i_4__22_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_1__22
       (.I0(mul_intermediate__0[19]),
        .I1(mul_intermediate_0[19]),
        .O(addOut_carry__3_i_1__22_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_2__22
       (.I0(mul_intermediate__0[18]),
        .I1(mul_intermediate_0[18]),
        .O(addOut_carry__3_i_2__22_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_3__22
       (.I0(mul_intermediate__0[17]),
        .I1(mul_intermediate_0[17]),
        .O(addOut_carry__3_i_3__22_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_4__22
       (.I0(mul_intermediate__0[16]),
        .I1(mul_intermediate_0[16]),
        .O(addOut_carry__3_i_4__22_n_0));
  CARRY4 addOut_carry__4
       (.CI(addOut_carry__3_n_0),
        .CO({addOut_carry__4_n_0,addOut_carry__4_n_1,addOut_carry__4_n_2,addOut_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[23:20]),
        .O(\axi_rdata_reg[15] [23:20]),
        .S({addOut_carry__4_i_1__22_n_0,addOut_carry__4_i_2__22_n_0,addOut_carry__4_i_3__22_n_0,addOut_carry__4_i_4__22_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_1__22
       (.I0(mul_intermediate__0[23]),
        .I1(mul_intermediate_0[23]),
        .O(addOut_carry__4_i_1__22_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_2__22
       (.I0(mul_intermediate__0[22]),
        .I1(mul_intermediate_0[22]),
        .O(addOut_carry__4_i_2__22_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_3__22
       (.I0(mul_intermediate__0[21]),
        .I1(mul_intermediate_0[21]),
        .O(addOut_carry__4_i_3__22_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_4__22
       (.I0(mul_intermediate__0[20]),
        .I1(mul_intermediate_0[20]),
        .O(addOut_carry__4_i_4__22_n_0));
  CARRY4 addOut_carry__5
       (.CI(addOut_carry__4_n_0),
        .CO({addOut_carry__5_n_0,addOut_carry__5_n_1,addOut_carry__5_n_2,addOut_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[27:24]),
        .O(\axi_rdata_reg[15] [27:24]),
        .S({addOut_carry__5_i_1__22_n_0,addOut_carry__5_i_2__22_n_0,addOut_carry__5_i_3__22_n_0,addOut_carry__5_i_4__22_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_1__22
       (.I0(mul_intermediate__0[27]),
        .I1(mul_intermediate_0[27]),
        .O(addOut_carry__5_i_1__22_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_2__22
       (.I0(mul_intermediate__0[26]),
        .I1(mul_intermediate_0[26]),
        .O(addOut_carry__5_i_2__22_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_3__22
       (.I0(mul_intermediate__0[25]),
        .I1(mul_intermediate_0[25]),
        .O(addOut_carry__5_i_3__22_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_4__22
       (.I0(mul_intermediate__0[24]),
        .I1(mul_intermediate_0[24]),
        .O(addOut_carry__5_i_4__22_n_0));
  CARRY4 addOut_carry__6
       (.CI(addOut_carry__5_n_0),
        .CO({addOut_carry__6_n_0,addOut_carry__6_n_1,addOut_carry__6_n_2,addOut_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[31:28]),
        .O(\axi_rdata_reg[15] [31:28]),
        .S({addOut_carry__6_i_1__22_n_0,addOut_carry__6_i_2__22_n_0,addOut_carry__6_i_3__22_n_0,addOut_carry__6_i_4__22_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_1__22
       (.I0(mul_intermediate__0[31]),
        .I1(mul_intermediate_0[31]),
        .O(addOut_carry__6_i_1__22_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_2__22
       (.I0(mul_intermediate__0[30]),
        .I1(mul_intermediate_0[30]),
        .O(addOut_carry__6_i_2__22_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_3__22
       (.I0(mul_intermediate__0[29]),
        .I1(mul_intermediate_0[29]),
        .O(addOut_carry__6_i_3__22_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_4__22
       (.I0(mul_intermediate__0[28]),
        .I1(mul_intermediate_0[28]),
        .O(addOut_carry__6_i_4__22_n_0));
  CARRY4 addOut_carry__7
       (.CI(addOut_carry__6_n_0),
        .CO({addOut_carry__7_n_0,addOut_carry__7_n_1,addOut_carry__7_n_2,addOut_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[35:32]),
        .O(\axi_rdata_reg[15] [35:32]),
        .S({addOut_carry__7_i_1__22_n_0,addOut_carry__7_i_2__22_n_0,addOut_carry__7_i_3__22_n_0,addOut_carry__7_i_4__22_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_1__22
       (.I0(mul_intermediate__0[35]),
        .I1(mul_intermediate_0[35]),
        .O(addOut_carry__7_i_1__22_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_2__22
       (.I0(mul_intermediate__0[34]),
        .I1(mul_intermediate_0[34]),
        .O(addOut_carry__7_i_2__22_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_3__22
       (.I0(mul_intermediate__0[33]),
        .I1(mul_intermediate_0[33]),
        .O(addOut_carry__7_i_3__22_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_4__22
       (.I0(mul_intermediate__0[32]),
        .I1(mul_intermediate_0[32]),
        .O(addOut_carry__7_i_4__22_n_0));
  CARRY4 addOut_carry__8
       (.CI(addOut_carry__7_n_0),
        .CO({addOut_carry__8_n_0,addOut_carry__8_n_1,addOut_carry__8_n_2,addOut_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[39:36]),
        .O(\axi_rdata_reg[15] [39:36]),
        .S({addOut_carry__8_i_1__22_n_0,addOut_carry__8_i_2__22_n_0,addOut_carry__8_i_3__22_n_0,addOut_carry__8_i_4__22_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_1__22
       (.I0(mul_intermediate__0[39]),
        .I1(mul_intermediate_0[39]),
        .O(addOut_carry__8_i_1__22_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_2__22
       (.I0(mul_intermediate__0[38]),
        .I1(mul_intermediate_0[38]),
        .O(addOut_carry__8_i_2__22_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_3__22
       (.I0(mul_intermediate__0[37]),
        .I1(mul_intermediate_0[37]),
        .O(addOut_carry__8_i_3__22_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_4__22
       (.I0(mul_intermediate__0[36]),
        .I1(mul_intermediate_0[36]),
        .O(addOut_carry__8_i_4__22_n_0));
  CARRY4 addOut_carry__9
       (.CI(addOut_carry__8_n_0),
        .CO({addOut_carry__9_n_0,addOut_carry__9_n_1,addOut_carry__9_n_2,addOut_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({mul_intermediate_0[42],DI,mul_intermediate__0[41:40]}),
        .O(\axi_rdata_reg[15] [43:40]),
        .S({S,addOut_carry__9_i_4__22_n_0,addOut_carry__9_i_5__21_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    addOut_carry__9_i_1__23
       (.I0(\axi_rdata_reg[15] [42]),
        .O(\axi_rdata_reg[15]_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__9_i_2__23
       (.I0(\axi_rdata_reg[15] [42]),
        .I1(\axi_rdata_reg[15] [43]),
        .O(\axi_rdata_reg[15]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_3__23
       (.I0(\axi_rdata_reg[15] [42]),
        .I1(mul_intermediate_3),
        .O(\axi_rdata_reg[15]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_4__22
       (.I0(mul_intermediate__0[41]),
        .I1(mul_intermediate_0[41]),
        .O(addOut_carry__9_i_4__22_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_5__21
       (.I0(mul_intermediate__0[40]),
        .I1(mul_intermediate_0[40]),
        .O(addOut_carry__9_i_5__21_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_1__22
       (.I0(mul_intermediate__0[3]),
        .I1(mul_intermediate_0[3]),
        .O(addOut_carry_i_1__22_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_2__22
       (.I0(mul_intermediate__0[2]),
        .I1(mul_intermediate_0[2]),
        .O(addOut_carry_i_2__22_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_3__22
       (.I0(mul_intermediate__0[1]),
        .I1(mul_intermediate_0[1]),
        .O(addOut_carry_i_3__22_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_4__22
       (.I0(mul_intermediate__0[0]),
        .I1(mul_intermediate_0[0]),
        .O(addOut_carry_i_4__22_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_intermediate
       (.A({Q[24],Q[24],Q[24],Q[24],Q[24],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_intermediate_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(coef_bus),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_intermediate_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_intermediate_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_intermediate_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_intermediate_P_UNCONNECTED[47:43],P,mul_intermediate__0}),
        .PATTERNBDETECT(NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_intermediate_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_intermediate_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "FIR_block_V2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_16
   (\axi_rdata_reg[15] ,
    \axi_rdata_reg[15]_0 ,
    S,
    \axi_rdata_reg[15]_1 ,
    \axi_rdata_reg[16] ,
    DI,
    Q,
    coef_bus,
    \Q_buf_reg[24]_0 ,
    mul_intermediate_0,
    mul_intermediate_1,
    mul_intermediate_2,
    mul_intermediate_3,
    mul_intermediate_4,
    P,
    en,
    s00_axi_aclk,
    AR);
  output [0:0]\axi_rdata_reg[15] ;
  output [46:0]\axi_rdata_reg[15]_0 ;
  output [1:0]S;
  output [3:0]\axi_rdata_reg[15]_1 ;
  output [0:0]\axi_rdata_reg[16] ;
  output [0:0]DI;
  output [24:0]Q;
  input [17:0]coef_bus;
  input [24:0]\Q_buf_reg[24]_0 ;
  input [46:0]mul_intermediate_0;
  input [0:0]mul_intermediate_1;
  input [1:0]mul_intermediate_2;
  input [3:0]mul_intermediate_3;
  input [0:0]mul_intermediate_4;
  input [0:0]P;
  input en;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]DI;
  wire [0:0]P;
  wire [24:0]Q;
  wire [24:0]\Q_buf_reg[24]_0 ;
  wire [1:0]S;
  wire addOut_carry__0_i_1__23_n_0;
  wire addOut_carry__0_i_2__23_n_0;
  wire addOut_carry__0_i_3__23_n_0;
  wire addOut_carry__0_i_4__23_n_0;
  wire addOut_carry__0_n_0;
  wire addOut_carry__0_n_1;
  wire addOut_carry__0_n_2;
  wire addOut_carry__0_n_3;
  wire addOut_carry__10_n_0;
  wire addOut_carry__10_n_1;
  wire addOut_carry__10_n_2;
  wire addOut_carry__10_n_3;
  wire addOut_carry__1_i_1__23_n_0;
  wire addOut_carry__1_i_2__23_n_0;
  wire addOut_carry__1_i_3__23_n_0;
  wire addOut_carry__1_i_4__23_n_0;
  wire addOut_carry__1_n_0;
  wire addOut_carry__1_n_1;
  wire addOut_carry__1_n_2;
  wire addOut_carry__1_n_3;
  wire addOut_carry__2_i_1__23_n_0;
  wire addOut_carry__2_i_2__23_n_0;
  wire addOut_carry__2_i_3__23_n_0;
  wire addOut_carry__2_i_4__23_n_0;
  wire addOut_carry__2_n_0;
  wire addOut_carry__2_n_1;
  wire addOut_carry__2_n_2;
  wire addOut_carry__2_n_3;
  wire addOut_carry__3_i_1__23_n_0;
  wire addOut_carry__3_i_2__23_n_0;
  wire addOut_carry__3_i_3__23_n_0;
  wire addOut_carry__3_i_4__23_n_0;
  wire addOut_carry__3_n_0;
  wire addOut_carry__3_n_1;
  wire addOut_carry__3_n_2;
  wire addOut_carry__3_n_3;
  wire addOut_carry__4_i_1__23_n_0;
  wire addOut_carry__4_i_2__23_n_0;
  wire addOut_carry__4_i_3__23_n_0;
  wire addOut_carry__4_i_4__23_n_0;
  wire addOut_carry__4_n_0;
  wire addOut_carry__4_n_1;
  wire addOut_carry__4_n_2;
  wire addOut_carry__4_n_3;
  wire addOut_carry__5_i_1__23_n_0;
  wire addOut_carry__5_i_2__23_n_0;
  wire addOut_carry__5_i_3__23_n_0;
  wire addOut_carry__5_i_4__23_n_0;
  wire addOut_carry__5_n_0;
  wire addOut_carry__5_n_1;
  wire addOut_carry__5_n_2;
  wire addOut_carry__5_n_3;
  wire addOut_carry__6_i_1__23_n_0;
  wire addOut_carry__6_i_2__23_n_0;
  wire addOut_carry__6_i_3__23_n_0;
  wire addOut_carry__6_i_4__23_n_0;
  wire addOut_carry__6_n_0;
  wire addOut_carry__6_n_1;
  wire addOut_carry__6_n_2;
  wire addOut_carry__6_n_3;
  wire addOut_carry__7_i_1__23_n_0;
  wire addOut_carry__7_i_2__23_n_0;
  wire addOut_carry__7_i_3__23_n_0;
  wire addOut_carry__7_i_4__23_n_0;
  wire addOut_carry__7_n_0;
  wire addOut_carry__7_n_1;
  wire addOut_carry__7_n_2;
  wire addOut_carry__7_n_3;
  wire addOut_carry__8_i_1__23_n_0;
  wire addOut_carry__8_i_2__23_n_0;
  wire addOut_carry__8_i_3__23_n_0;
  wire addOut_carry__8_i_4__23_n_0;
  wire addOut_carry__8_n_0;
  wire addOut_carry__8_n_1;
  wire addOut_carry__8_n_2;
  wire addOut_carry__8_n_3;
  wire addOut_carry__9_i_4__23_n_0;
  wire addOut_carry__9_i_5__22_n_0;
  wire addOut_carry__9_n_0;
  wire addOut_carry__9_n_1;
  wire addOut_carry__9_n_2;
  wire addOut_carry__9_n_3;
  wire addOut_carry_i_1__23_n_0;
  wire addOut_carry_i_2__23_n_0;
  wire addOut_carry_i_3__23_n_0;
  wire addOut_carry_i_4__23_n_0;
  wire addOut_carry_n_0;
  wire addOut_carry_n_1;
  wire addOut_carry_n_2;
  wire addOut_carry_n_3;
  wire [48:47]\add_bus[26]_63 ;
  wire [0:0]\axi_rdata_reg[15] ;
  wire [46:0]\axi_rdata_reg[15]_0 ;
  wire [3:0]\axi_rdata_reg[15]_1 ;
  wire [0:0]\axi_rdata_reg[16] ;
  wire [17:0]coef_bus;
  wire en;
  wire [46:0]mul_intermediate_0;
  wire [0:0]mul_intermediate_1;
  wire [1:0]mul_intermediate_2;
  wire [3:0]mul_intermediate_3;
  wire [0:0]mul_intermediate_4;
  wire [41:0]mul_intermediate__0;
  wire s00_axi_aclk;
  wire [3:0]NLW_addOut_carry__11_CO_UNCONNECTED;
  wire [3:1]NLW_addOut_carry__11_O_UNCONNECTED;
  wire NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_intermediate_OVERFLOW_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_intermediate_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_intermediate_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_intermediate_CARRYOUT_UNCONNECTED;
  wire [47:43]NLW_mul_intermediate_P_UNCONNECTED;
  wire [47:0]NLW_mul_intermediate_PCOUT_UNCONNECTED;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [0]),
        .Q(Q[0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [10]),
        .Q(Q[10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [11]),
        .Q(Q[11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [12]),
        .Q(Q[12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [13]),
        .Q(Q[13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [14]),
        .Q(Q[14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [15]),
        .Q(Q[15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [16]),
        .Q(Q[16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [17]),
        .Q(Q[17]));
  FDCE \Q_buf_reg[18] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [18]),
        .Q(Q[18]));
  FDCE \Q_buf_reg[19] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [19]),
        .Q(Q[19]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [1]),
        .Q(Q[1]));
  FDCE \Q_buf_reg[20] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [20]),
        .Q(Q[20]));
  FDCE \Q_buf_reg[21] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [21]),
        .Q(Q[21]));
  FDCE \Q_buf_reg[22] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [22]),
        .Q(Q[22]));
  FDCE \Q_buf_reg[23] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [23]),
        .Q(Q[23]));
  FDCE \Q_buf_reg[24] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [24]),
        .Q(Q[24]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [2]),
        .Q(Q[2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [3]),
        .Q(Q[3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [4]),
        .Q(Q[4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [5]),
        .Q(Q[5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [6]),
        .Q(Q[6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [7]),
        .Q(Q[7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [8]),
        .Q(Q[8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [9]),
        .Q(Q[9]));
  CARRY4 addOut_carry
       (.CI(1'b0),
        .CO({addOut_carry_n_0,addOut_carry_n_1,addOut_carry_n_2,addOut_carry_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[3:0]),
        .O(\axi_rdata_reg[15]_0 [3:0]),
        .S({addOut_carry_i_1__23_n_0,addOut_carry_i_2__23_n_0,addOut_carry_i_3__23_n_0,addOut_carry_i_4__23_n_0}));
  CARRY4 addOut_carry__0
       (.CI(addOut_carry_n_0),
        .CO({addOut_carry__0_n_0,addOut_carry__0_n_1,addOut_carry__0_n_2,addOut_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[7:4]),
        .O(\axi_rdata_reg[15]_0 [7:4]),
        .S({addOut_carry__0_i_1__23_n_0,addOut_carry__0_i_2__23_n_0,addOut_carry__0_i_3__23_n_0,addOut_carry__0_i_4__23_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_1__23
       (.I0(mul_intermediate__0[7]),
        .I1(mul_intermediate_0[7]),
        .O(addOut_carry__0_i_1__23_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_2__23
       (.I0(mul_intermediate__0[6]),
        .I1(mul_intermediate_0[6]),
        .O(addOut_carry__0_i_2__23_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_3__23
       (.I0(mul_intermediate__0[5]),
        .I1(mul_intermediate_0[5]),
        .O(addOut_carry__0_i_3__23_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_4__23
       (.I0(mul_intermediate__0[4]),
        .I1(mul_intermediate_0[4]),
        .O(addOut_carry__0_i_4__23_n_0));
  CARRY4 addOut_carry__1
       (.CI(addOut_carry__0_n_0),
        .CO({addOut_carry__1_n_0,addOut_carry__1_n_1,addOut_carry__1_n_2,addOut_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[11:8]),
        .O(\axi_rdata_reg[15]_0 [11:8]),
        .S({addOut_carry__1_i_1__23_n_0,addOut_carry__1_i_2__23_n_0,addOut_carry__1_i_3__23_n_0,addOut_carry__1_i_4__23_n_0}));
  CARRY4 addOut_carry__10
       (.CI(addOut_carry__9_n_0),
        .CO({addOut_carry__10_n_0,addOut_carry__10_n_1,addOut_carry__10_n_2,addOut_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate_0[46:43]),
        .O({\add_bus[26]_63 [47],\axi_rdata_reg[15]_0 [46:44]}),
        .S(mul_intermediate_3));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_1__22
       (.I0(\axi_rdata_reg[15]_0 [46]),
        .I1(\add_bus[26]_63 [47]),
        .O(\axi_rdata_reg[15]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_2__22
       (.I0(\axi_rdata_reg[15]_0 [45]),
        .I1(\axi_rdata_reg[15]_0 [46]),
        .O(\axi_rdata_reg[15]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_3__20
       (.I0(\axi_rdata_reg[15]_0 [44]),
        .I1(\axi_rdata_reg[15]_0 [45]),
        .O(\axi_rdata_reg[15]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_4__19
       (.I0(\axi_rdata_reg[15]_0 [43]),
        .I1(\axi_rdata_reg[15]_0 [44]),
        .O(\axi_rdata_reg[15]_1 [0]));
  CARRY4 addOut_carry__11
       (.CI(addOut_carry__10_n_0),
        .CO(NLW_addOut_carry__11_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_addOut_carry__11_O_UNCONNECTED[3:1],\add_bus[26]_63 [48]}),
        .S({1'b0,1'b0,1'b0,mul_intermediate_4}));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__11_i_1__18
       (.I0(\add_bus[26]_63 [47]),
        .I1(\add_bus[26]_63 [48]),
        .O(\axi_rdata_reg[16] ));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_1__23
       (.I0(mul_intermediate__0[11]),
        .I1(mul_intermediate_0[11]),
        .O(addOut_carry__1_i_1__23_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_2__23
       (.I0(mul_intermediate__0[10]),
        .I1(mul_intermediate_0[10]),
        .O(addOut_carry__1_i_2__23_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_3__23
       (.I0(mul_intermediate__0[9]),
        .I1(mul_intermediate_0[9]),
        .O(addOut_carry__1_i_3__23_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_4__23
       (.I0(mul_intermediate__0[8]),
        .I1(mul_intermediate_0[8]),
        .O(addOut_carry__1_i_4__23_n_0));
  CARRY4 addOut_carry__2
       (.CI(addOut_carry__1_n_0),
        .CO({addOut_carry__2_n_0,addOut_carry__2_n_1,addOut_carry__2_n_2,addOut_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[15:12]),
        .O(\axi_rdata_reg[15]_0 [15:12]),
        .S({addOut_carry__2_i_1__23_n_0,addOut_carry__2_i_2__23_n_0,addOut_carry__2_i_3__23_n_0,addOut_carry__2_i_4__23_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_1__23
       (.I0(mul_intermediate__0[15]),
        .I1(mul_intermediate_0[15]),
        .O(addOut_carry__2_i_1__23_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_2__23
       (.I0(mul_intermediate__0[14]),
        .I1(mul_intermediate_0[14]),
        .O(addOut_carry__2_i_2__23_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_3__23
       (.I0(mul_intermediate__0[13]),
        .I1(mul_intermediate_0[13]),
        .O(addOut_carry__2_i_3__23_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_4__23
       (.I0(mul_intermediate__0[12]),
        .I1(mul_intermediate_0[12]),
        .O(addOut_carry__2_i_4__23_n_0));
  CARRY4 addOut_carry__3
       (.CI(addOut_carry__2_n_0),
        .CO({addOut_carry__3_n_0,addOut_carry__3_n_1,addOut_carry__3_n_2,addOut_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[19:16]),
        .O(\axi_rdata_reg[15]_0 [19:16]),
        .S({addOut_carry__3_i_1__23_n_0,addOut_carry__3_i_2__23_n_0,addOut_carry__3_i_3__23_n_0,addOut_carry__3_i_4__23_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_1__23
       (.I0(mul_intermediate__0[19]),
        .I1(mul_intermediate_0[19]),
        .O(addOut_carry__3_i_1__23_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_2__23
       (.I0(mul_intermediate__0[18]),
        .I1(mul_intermediate_0[18]),
        .O(addOut_carry__3_i_2__23_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_3__23
       (.I0(mul_intermediate__0[17]),
        .I1(mul_intermediate_0[17]),
        .O(addOut_carry__3_i_3__23_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_4__23
       (.I0(mul_intermediate__0[16]),
        .I1(mul_intermediate_0[16]),
        .O(addOut_carry__3_i_4__23_n_0));
  CARRY4 addOut_carry__4
       (.CI(addOut_carry__3_n_0),
        .CO({addOut_carry__4_n_0,addOut_carry__4_n_1,addOut_carry__4_n_2,addOut_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[23:20]),
        .O(\axi_rdata_reg[15]_0 [23:20]),
        .S({addOut_carry__4_i_1__23_n_0,addOut_carry__4_i_2__23_n_0,addOut_carry__4_i_3__23_n_0,addOut_carry__4_i_4__23_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_1__23
       (.I0(mul_intermediate__0[23]),
        .I1(mul_intermediate_0[23]),
        .O(addOut_carry__4_i_1__23_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_2__23
       (.I0(mul_intermediate__0[22]),
        .I1(mul_intermediate_0[22]),
        .O(addOut_carry__4_i_2__23_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_3__23
       (.I0(mul_intermediate__0[21]),
        .I1(mul_intermediate_0[21]),
        .O(addOut_carry__4_i_3__23_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_4__23
       (.I0(mul_intermediate__0[20]),
        .I1(mul_intermediate_0[20]),
        .O(addOut_carry__4_i_4__23_n_0));
  CARRY4 addOut_carry__5
       (.CI(addOut_carry__4_n_0),
        .CO({addOut_carry__5_n_0,addOut_carry__5_n_1,addOut_carry__5_n_2,addOut_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[27:24]),
        .O(\axi_rdata_reg[15]_0 [27:24]),
        .S({addOut_carry__5_i_1__23_n_0,addOut_carry__5_i_2__23_n_0,addOut_carry__5_i_3__23_n_0,addOut_carry__5_i_4__23_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_1__23
       (.I0(mul_intermediate__0[27]),
        .I1(mul_intermediate_0[27]),
        .O(addOut_carry__5_i_1__23_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_2__23
       (.I0(mul_intermediate__0[26]),
        .I1(mul_intermediate_0[26]),
        .O(addOut_carry__5_i_2__23_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_3__23
       (.I0(mul_intermediate__0[25]),
        .I1(mul_intermediate_0[25]),
        .O(addOut_carry__5_i_3__23_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_4__23
       (.I0(mul_intermediate__0[24]),
        .I1(mul_intermediate_0[24]),
        .O(addOut_carry__5_i_4__23_n_0));
  CARRY4 addOut_carry__6
       (.CI(addOut_carry__5_n_0),
        .CO({addOut_carry__6_n_0,addOut_carry__6_n_1,addOut_carry__6_n_2,addOut_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[31:28]),
        .O(\axi_rdata_reg[15]_0 [31:28]),
        .S({addOut_carry__6_i_1__23_n_0,addOut_carry__6_i_2__23_n_0,addOut_carry__6_i_3__23_n_0,addOut_carry__6_i_4__23_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_1__23
       (.I0(mul_intermediate__0[31]),
        .I1(mul_intermediate_0[31]),
        .O(addOut_carry__6_i_1__23_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_2__23
       (.I0(mul_intermediate__0[30]),
        .I1(mul_intermediate_0[30]),
        .O(addOut_carry__6_i_2__23_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_3__23
       (.I0(mul_intermediate__0[29]),
        .I1(mul_intermediate_0[29]),
        .O(addOut_carry__6_i_3__23_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_4__23
       (.I0(mul_intermediate__0[28]),
        .I1(mul_intermediate_0[28]),
        .O(addOut_carry__6_i_4__23_n_0));
  CARRY4 addOut_carry__7
       (.CI(addOut_carry__6_n_0),
        .CO({addOut_carry__7_n_0,addOut_carry__7_n_1,addOut_carry__7_n_2,addOut_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[35:32]),
        .O(\axi_rdata_reg[15]_0 [35:32]),
        .S({addOut_carry__7_i_1__23_n_0,addOut_carry__7_i_2__23_n_0,addOut_carry__7_i_3__23_n_0,addOut_carry__7_i_4__23_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_1__23
       (.I0(mul_intermediate__0[35]),
        .I1(mul_intermediate_0[35]),
        .O(addOut_carry__7_i_1__23_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_2__23
       (.I0(mul_intermediate__0[34]),
        .I1(mul_intermediate_0[34]),
        .O(addOut_carry__7_i_2__23_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_3__23
       (.I0(mul_intermediate__0[33]),
        .I1(mul_intermediate_0[33]),
        .O(addOut_carry__7_i_3__23_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_4__23
       (.I0(mul_intermediate__0[32]),
        .I1(mul_intermediate_0[32]),
        .O(addOut_carry__7_i_4__23_n_0));
  CARRY4 addOut_carry__8
       (.CI(addOut_carry__7_n_0),
        .CO({addOut_carry__8_n_0,addOut_carry__8_n_1,addOut_carry__8_n_2,addOut_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[39:36]),
        .O(\axi_rdata_reg[15]_0 [39:36]),
        .S({addOut_carry__8_i_1__23_n_0,addOut_carry__8_i_2__23_n_0,addOut_carry__8_i_3__23_n_0,addOut_carry__8_i_4__23_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_1__23
       (.I0(mul_intermediate__0[39]),
        .I1(mul_intermediate_0[39]),
        .O(addOut_carry__8_i_1__23_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_2__23
       (.I0(mul_intermediate__0[38]),
        .I1(mul_intermediate_0[38]),
        .O(addOut_carry__8_i_2__23_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_3__23
       (.I0(mul_intermediate__0[37]),
        .I1(mul_intermediate_0[37]),
        .O(addOut_carry__8_i_3__23_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_4__23
       (.I0(mul_intermediate__0[36]),
        .I1(mul_intermediate_0[36]),
        .O(addOut_carry__8_i_4__23_n_0));
  CARRY4 addOut_carry__9
       (.CI(addOut_carry__8_n_0),
        .CO({addOut_carry__9_n_0,addOut_carry__9_n_1,addOut_carry__9_n_2,addOut_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({mul_intermediate_0[42],mul_intermediate_1,mul_intermediate__0[41:40]}),
        .O(\axi_rdata_reg[15]_0 [43:40]),
        .S({mul_intermediate_2,addOut_carry__9_i_4__23_n_0,addOut_carry__9_i_5__22_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    addOut_carry__9_i_1__24
       (.I0(\axi_rdata_reg[15]_0 [42]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__9_i_2__24
       (.I0(\axi_rdata_reg[15]_0 [42]),
        .I1(\axi_rdata_reg[15]_0 [43]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_3__24
       (.I0(\axi_rdata_reg[15]_0 [42]),
        .I1(P),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_4__23
       (.I0(mul_intermediate__0[41]),
        .I1(mul_intermediate_0[41]),
        .O(addOut_carry__9_i_4__23_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_5__22
       (.I0(mul_intermediate__0[40]),
        .I1(mul_intermediate_0[40]),
        .O(addOut_carry__9_i_5__22_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_1__23
       (.I0(mul_intermediate__0[3]),
        .I1(mul_intermediate_0[3]),
        .O(addOut_carry_i_1__23_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_2__23
       (.I0(mul_intermediate__0[2]),
        .I1(mul_intermediate_0[2]),
        .O(addOut_carry_i_2__23_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_3__23
       (.I0(mul_intermediate__0[1]),
        .I1(mul_intermediate_0[1]),
        .O(addOut_carry_i_3__23_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_4__23
       (.I0(mul_intermediate__0[0]),
        .I1(mul_intermediate_0[0]),
        .O(addOut_carry_i_4__23_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_intermediate
       (.A({\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_intermediate_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(coef_bus),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_intermediate_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_intermediate_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_intermediate_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_intermediate_P_UNCONNECTED[47:43],\axi_rdata_reg[15] ,mul_intermediate__0}),
        .PATTERNBDETECT(NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_intermediate_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_intermediate_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "FIR_block_V2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_17
   (P,
    \axi_rdata_reg[15] ,
    \axi_rdata_reg[15]_0 ,
    \axi_rdata_reg[15]_1 ,
    \axi_rdata_reg[16] ,
    \axi_rdata_reg[15]_2 ,
    \Q_buf_reg[24]_0 ,
    coef_bus,
    Q,
    mul_intermediate_0,
    DI,
    S,
    mul_intermediate_1,
    mul_intermediate_2,
    mul_intermediate_3,
    en,
    s00_axi_aclk,
    AR);
  output [0:0]P;
  output [46:0]\axi_rdata_reg[15] ;
  output [1:0]\axi_rdata_reg[15]_0 ;
  output [3:0]\axi_rdata_reg[15]_1 ;
  output [0:0]\axi_rdata_reg[16] ;
  output [0:0]\axi_rdata_reg[15]_2 ;
  output [24:0]\Q_buf_reg[24]_0 ;
  input [17:0]coef_bus;
  input [24:0]Q;
  input [46:0]mul_intermediate_0;
  input [0:0]DI;
  input [1:0]S;
  input [3:0]mul_intermediate_1;
  input [0:0]mul_intermediate_2;
  input [0:0]mul_intermediate_3;
  input en;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]DI;
  wire [0:0]P;
  wire [24:0]Q;
  wire [24:0]\Q_buf_reg[24]_0 ;
  wire [1:0]S;
  wire addOut_carry__0_i_1__24_n_0;
  wire addOut_carry__0_i_2__24_n_0;
  wire addOut_carry__0_i_3__24_n_0;
  wire addOut_carry__0_i_4__24_n_0;
  wire addOut_carry__0_n_0;
  wire addOut_carry__0_n_1;
  wire addOut_carry__0_n_2;
  wire addOut_carry__0_n_3;
  wire addOut_carry__10_n_0;
  wire addOut_carry__10_n_1;
  wire addOut_carry__10_n_2;
  wire addOut_carry__10_n_3;
  wire addOut_carry__1_i_1__24_n_0;
  wire addOut_carry__1_i_2__24_n_0;
  wire addOut_carry__1_i_3__24_n_0;
  wire addOut_carry__1_i_4__24_n_0;
  wire addOut_carry__1_n_0;
  wire addOut_carry__1_n_1;
  wire addOut_carry__1_n_2;
  wire addOut_carry__1_n_3;
  wire addOut_carry__2_i_1__24_n_0;
  wire addOut_carry__2_i_2__24_n_0;
  wire addOut_carry__2_i_3__24_n_0;
  wire addOut_carry__2_i_4__24_n_0;
  wire addOut_carry__2_n_0;
  wire addOut_carry__2_n_1;
  wire addOut_carry__2_n_2;
  wire addOut_carry__2_n_3;
  wire addOut_carry__3_i_1__24_n_0;
  wire addOut_carry__3_i_2__24_n_0;
  wire addOut_carry__3_i_3__24_n_0;
  wire addOut_carry__3_i_4__24_n_0;
  wire addOut_carry__3_n_0;
  wire addOut_carry__3_n_1;
  wire addOut_carry__3_n_2;
  wire addOut_carry__3_n_3;
  wire addOut_carry__4_i_1__24_n_0;
  wire addOut_carry__4_i_2__24_n_0;
  wire addOut_carry__4_i_3__24_n_0;
  wire addOut_carry__4_i_4__24_n_0;
  wire addOut_carry__4_n_0;
  wire addOut_carry__4_n_1;
  wire addOut_carry__4_n_2;
  wire addOut_carry__4_n_3;
  wire addOut_carry__5_i_1__24_n_0;
  wire addOut_carry__5_i_2__24_n_0;
  wire addOut_carry__5_i_3__24_n_0;
  wire addOut_carry__5_i_4__24_n_0;
  wire addOut_carry__5_n_0;
  wire addOut_carry__5_n_1;
  wire addOut_carry__5_n_2;
  wire addOut_carry__5_n_3;
  wire addOut_carry__6_i_1__24_n_0;
  wire addOut_carry__6_i_2__24_n_0;
  wire addOut_carry__6_i_3__24_n_0;
  wire addOut_carry__6_i_4__24_n_0;
  wire addOut_carry__6_n_0;
  wire addOut_carry__6_n_1;
  wire addOut_carry__6_n_2;
  wire addOut_carry__6_n_3;
  wire addOut_carry__7_i_1__24_n_0;
  wire addOut_carry__7_i_2__24_n_0;
  wire addOut_carry__7_i_3__24_n_0;
  wire addOut_carry__7_i_4__24_n_0;
  wire addOut_carry__7_n_0;
  wire addOut_carry__7_n_1;
  wire addOut_carry__7_n_2;
  wire addOut_carry__7_n_3;
  wire addOut_carry__8_i_1__24_n_0;
  wire addOut_carry__8_i_2__24_n_0;
  wire addOut_carry__8_i_3__24_n_0;
  wire addOut_carry__8_i_4__24_n_0;
  wire addOut_carry__8_n_0;
  wire addOut_carry__8_n_1;
  wire addOut_carry__8_n_2;
  wire addOut_carry__8_n_3;
  wire addOut_carry__9_i_4__24_n_0;
  wire addOut_carry__9_i_5__23_n_0;
  wire addOut_carry__9_n_0;
  wire addOut_carry__9_n_1;
  wire addOut_carry__9_n_2;
  wire addOut_carry__9_n_3;
  wire addOut_carry_i_1__24_n_0;
  wire addOut_carry_i_2__24_n_0;
  wire addOut_carry_i_3__24_n_0;
  wire addOut_carry_i_4__24_n_0;
  wire addOut_carry_n_0;
  wire addOut_carry_n_1;
  wire addOut_carry_n_2;
  wire addOut_carry_n_3;
  wire [48:47]\add_bus[27]_64 ;
  wire [46:0]\axi_rdata_reg[15] ;
  wire [1:0]\axi_rdata_reg[15]_0 ;
  wire [3:0]\axi_rdata_reg[15]_1 ;
  wire [0:0]\axi_rdata_reg[15]_2 ;
  wire [0:0]\axi_rdata_reg[16] ;
  wire [17:0]coef_bus;
  wire en;
  wire [46:0]mul_intermediate_0;
  wire [3:0]mul_intermediate_1;
  wire [0:0]mul_intermediate_2;
  wire [0:0]mul_intermediate_3;
  wire [41:0]mul_intermediate__0;
  wire s00_axi_aclk;
  wire [3:0]NLW_addOut_carry__11_CO_UNCONNECTED;
  wire [3:1]NLW_addOut_carry__11_O_UNCONNECTED;
  wire NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_intermediate_OVERFLOW_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_intermediate_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_intermediate_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_intermediate_CARRYOUT_UNCONNECTED;
  wire [47:43]NLW_mul_intermediate_P_UNCONNECTED;
  wire [47:0]NLW_mul_intermediate_PCOUT_UNCONNECTED;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[0]),
        .Q(\Q_buf_reg[24]_0 [0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[10]),
        .Q(\Q_buf_reg[24]_0 [10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[11]),
        .Q(\Q_buf_reg[24]_0 [11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[12]),
        .Q(\Q_buf_reg[24]_0 [12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[13]),
        .Q(\Q_buf_reg[24]_0 [13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[14]),
        .Q(\Q_buf_reg[24]_0 [14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[15]),
        .Q(\Q_buf_reg[24]_0 [15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[16]),
        .Q(\Q_buf_reg[24]_0 [16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[17]),
        .Q(\Q_buf_reg[24]_0 [17]));
  FDCE \Q_buf_reg[18] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[18]),
        .Q(\Q_buf_reg[24]_0 [18]));
  FDCE \Q_buf_reg[19] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[19]),
        .Q(\Q_buf_reg[24]_0 [19]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[1]),
        .Q(\Q_buf_reg[24]_0 [1]));
  FDCE \Q_buf_reg[20] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[20]),
        .Q(\Q_buf_reg[24]_0 [20]));
  FDCE \Q_buf_reg[21] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[21]),
        .Q(\Q_buf_reg[24]_0 [21]));
  FDCE \Q_buf_reg[22] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[22]),
        .Q(\Q_buf_reg[24]_0 [22]));
  FDCE \Q_buf_reg[23] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[23]),
        .Q(\Q_buf_reg[24]_0 [23]));
  FDCE \Q_buf_reg[24] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[24]),
        .Q(\Q_buf_reg[24]_0 [24]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[2]),
        .Q(\Q_buf_reg[24]_0 [2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[3]),
        .Q(\Q_buf_reg[24]_0 [3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[4]),
        .Q(\Q_buf_reg[24]_0 [4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[5]),
        .Q(\Q_buf_reg[24]_0 [5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[6]),
        .Q(\Q_buf_reg[24]_0 [6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[7]),
        .Q(\Q_buf_reg[24]_0 [7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[8]),
        .Q(\Q_buf_reg[24]_0 [8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[9]),
        .Q(\Q_buf_reg[24]_0 [9]));
  CARRY4 addOut_carry
       (.CI(1'b0),
        .CO({addOut_carry_n_0,addOut_carry_n_1,addOut_carry_n_2,addOut_carry_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[3:0]),
        .O(\axi_rdata_reg[15] [3:0]),
        .S({addOut_carry_i_1__24_n_0,addOut_carry_i_2__24_n_0,addOut_carry_i_3__24_n_0,addOut_carry_i_4__24_n_0}));
  CARRY4 addOut_carry__0
       (.CI(addOut_carry_n_0),
        .CO({addOut_carry__0_n_0,addOut_carry__0_n_1,addOut_carry__0_n_2,addOut_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[7:4]),
        .O(\axi_rdata_reg[15] [7:4]),
        .S({addOut_carry__0_i_1__24_n_0,addOut_carry__0_i_2__24_n_0,addOut_carry__0_i_3__24_n_0,addOut_carry__0_i_4__24_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_1__24
       (.I0(mul_intermediate__0[7]),
        .I1(mul_intermediate_0[7]),
        .O(addOut_carry__0_i_1__24_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_2__24
       (.I0(mul_intermediate__0[6]),
        .I1(mul_intermediate_0[6]),
        .O(addOut_carry__0_i_2__24_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_3__24
       (.I0(mul_intermediate__0[5]),
        .I1(mul_intermediate_0[5]),
        .O(addOut_carry__0_i_3__24_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_4__24
       (.I0(mul_intermediate__0[4]),
        .I1(mul_intermediate_0[4]),
        .O(addOut_carry__0_i_4__24_n_0));
  CARRY4 addOut_carry__1
       (.CI(addOut_carry__0_n_0),
        .CO({addOut_carry__1_n_0,addOut_carry__1_n_1,addOut_carry__1_n_2,addOut_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[11:8]),
        .O(\axi_rdata_reg[15] [11:8]),
        .S({addOut_carry__1_i_1__24_n_0,addOut_carry__1_i_2__24_n_0,addOut_carry__1_i_3__24_n_0,addOut_carry__1_i_4__24_n_0}));
  CARRY4 addOut_carry__10
       (.CI(addOut_carry__9_n_0),
        .CO({addOut_carry__10_n_0,addOut_carry__10_n_1,addOut_carry__10_n_2,addOut_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate_0[46:43]),
        .O({\add_bus[27]_64 [47],\axi_rdata_reg[15] [46:44]}),
        .S(mul_intermediate_1));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_1__23
       (.I0(\axi_rdata_reg[15] [46]),
        .I1(\add_bus[27]_64 [47]),
        .O(\axi_rdata_reg[15]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_2__23
       (.I0(\axi_rdata_reg[15] [45]),
        .I1(\axi_rdata_reg[15] [46]),
        .O(\axi_rdata_reg[15]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_3__21
       (.I0(\axi_rdata_reg[15] [44]),
        .I1(\axi_rdata_reg[15] [45]),
        .O(\axi_rdata_reg[15]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_4__20
       (.I0(\axi_rdata_reg[15] [43]),
        .I1(\axi_rdata_reg[15] [44]),
        .O(\axi_rdata_reg[15]_1 [0]));
  CARRY4 addOut_carry__11
       (.CI(addOut_carry__10_n_0),
        .CO(NLW_addOut_carry__11_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_addOut_carry__11_O_UNCONNECTED[3:1],\add_bus[27]_64 [48]}),
        .S({1'b0,1'b0,1'b0,mul_intermediate_2}));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__11_i_1__19
       (.I0(\add_bus[27]_64 [47]),
        .I1(\add_bus[27]_64 [48]),
        .O(\axi_rdata_reg[16] ));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_1__24
       (.I0(mul_intermediate__0[11]),
        .I1(mul_intermediate_0[11]),
        .O(addOut_carry__1_i_1__24_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_2__24
       (.I0(mul_intermediate__0[10]),
        .I1(mul_intermediate_0[10]),
        .O(addOut_carry__1_i_2__24_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_3__24
       (.I0(mul_intermediate__0[9]),
        .I1(mul_intermediate_0[9]),
        .O(addOut_carry__1_i_3__24_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_4__24
       (.I0(mul_intermediate__0[8]),
        .I1(mul_intermediate_0[8]),
        .O(addOut_carry__1_i_4__24_n_0));
  CARRY4 addOut_carry__2
       (.CI(addOut_carry__1_n_0),
        .CO({addOut_carry__2_n_0,addOut_carry__2_n_1,addOut_carry__2_n_2,addOut_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[15:12]),
        .O(\axi_rdata_reg[15] [15:12]),
        .S({addOut_carry__2_i_1__24_n_0,addOut_carry__2_i_2__24_n_0,addOut_carry__2_i_3__24_n_0,addOut_carry__2_i_4__24_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_1__24
       (.I0(mul_intermediate__0[15]),
        .I1(mul_intermediate_0[15]),
        .O(addOut_carry__2_i_1__24_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_2__24
       (.I0(mul_intermediate__0[14]),
        .I1(mul_intermediate_0[14]),
        .O(addOut_carry__2_i_2__24_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_3__24
       (.I0(mul_intermediate__0[13]),
        .I1(mul_intermediate_0[13]),
        .O(addOut_carry__2_i_3__24_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_4__24
       (.I0(mul_intermediate__0[12]),
        .I1(mul_intermediate_0[12]),
        .O(addOut_carry__2_i_4__24_n_0));
  CARRY4 addOut_carry__3
       (.CI(addOut_carry__2_n_0),
        .CO({addOut_carry__3_n_0,addOut_carry__3_n_1,addOut_carry__3_n_2,addOut_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[19:16]),
        .O(\axi_rdata_reg[15] [19:16]),
        .S({addOut_carry__3_i_1__24_n_0,addOut_carry__3_i_2__24_n_0,addOut_carry__3_i_3__24_n_0,addOut_carry__3_i_4__24_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_1__24
       (.I0(mul_intermediate__0[19]),
        .I1(mul_intermediate_0[19]),
        .O(addOut_carry__3_i_1__24_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_2__24
       (.I0(mul_intermediate__0[18]),
        .I1(mul_intermediate_0[18]),
        .O(addOut_carry__3_i_2__24_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_3__24
       (.I0(mul_intermediate__0[17]),
        .I1(mul_intermediate_0[17]),
        .O(addOut_carry__3_i_3__24_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_4__24
       (.I0(mul_intermediate__0[16]),
        .I1(mul_intermediate_0[16]),
        .O(addOut_carry__3_i_4__24_n_0));
  CARRY4 addOut_carry__4
       (.CI(addOut_carry__3_n_0),
        .CO({addOut_carry__4_n_0,addOut_carry__4_n_1,addOut_carry__4_n_2,addOut_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[23:20]),
        .O(\axi_rdata_reg[15] [23:20]),
        .S({addOut_carry__4_i_1__24_n_0,addOut_carry__4_i_2__24_n_0,addOut_carry__4_i_3__24_n_0,addOut_carry__4_i_4__24_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_1__24
       (.I0(mul_intermediate__0[23]),
        .I1(mul_intermediate_0[23]),
        .O(addOut_carry__4_i_1__24_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_2__24
       (.I0(mul_intermediate__0[22]),
        .I1(mul_intermediate_0[22]),
        .O(addOut_carry__4_i_2__24_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_3__24
       (.I0(mul_intermediate__0[21]),
        .I1(mul_intermediate_0[21]),
        .O(addOut_carry__4_i_3__24_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_4__24
       (.I0(mul_intermediate__0[20]),
        .I1(mul_intermediate_0[20]),
        .O(addOut_carry__4_i_4__24_n_0));
  CARRY4 addOut_carry__5
       (.CI(addOut_carry__4_n_0),
        .CO({addOut_carry__5_n_0,addOut_carry__5_n_1,addOut_carry__5_n_2,addOut_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[27:24]),
        .O(\axi_rdata_reg[15] [27:24]),
        .S({addOut_carry__5_i_1__24_n_0,addOut_carry__5_i_2__24_n_0,addOut_carry__5_i_3__24_n_0,addOut_carry__5_i_4__24_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_1__24
       (.I0(mul_intermediate__0[27]),
        .I1(mul_intermediate_0[27]),
        .O(addOut_carry__5_i_1__24_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_2__24
       (.I0(mul_intermediate__0[26]),
        .I1(mul_intermediate_0[26]),
        .O(addOut_carry__5_i_2__24_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_3__24
       (.I0(mul_intermediate__0[25]),
        .I1(mul_intermediate_0[25]),
        .O(addOut_carry__5_i_3__24_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_4__24
       (.I0(mul_intermediate__0[24]),
        .I1(mul_intermediate_0[24]),
        .O(addOut_carry__5_i_4__24_n_0));
  CARRY4 addOut_carry__6
       (.CI(addOut_carry__5_n_0),
        .CO({addOut_carry__6_n_0,addOut_carry__6_n_1,addOut_carry__6_n_2,addOut_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[31:28]),
        .O(\axi_rdata_reg[15] [31:28]),
        .S({addOut_carry__6_i_1__24_n_0,addOut_carry__6_i_2__24_n_0,addOut_carry__6_i_3__24_n_0,addOut_carry__6_i_4__24_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_1__24
       (.I0(mul_intermediate__0[31]),
        .I1(mul_intermediate_0[31]),
        .O(addOut_carry__6_i_1__24_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_2__24
       (.I0(mul_intermediate__0[30]),
        .I1(mul_intermediate_0[30]),
        .O(addOut_carry__6_i_2__24_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_3__24
       (.I0(mul_intermediate__0[29]),
        .I1(mul_intermediate_0[29]),
        .O(addOut_carry__6_i_3__24_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_4__24
       (.I0(mul_intermediate__0[28]),
        .I1(mul_intermediate_0[28]),
        .O(addOut_carry__6_i_4__24_n_0));
  CARRY4 addOut_carry__7
       (.CI(addOut_carry__6_n_0),
        .CO({addOut_carry__7_n_0,addOut_carry__7_n_1,addOut_carry__7_n_2,addOut_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[35:32]),
        .O(\axi_rdata_reg[15] [35:32]),
        .S({addOut_carry__7_i_1__24_n_0,addOut_carry__7_i_2__24_n_0,addOut_carry__7_i_3__24_n_0,addOut_carry__7_i_4__24_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_1__24
       (.I0(mul_intermediate__0[35]),
        .I1(mul_intermediate_0[35]),
        .O(addOut_carry__7_i_1__24_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_2__24
       (.I0(mul_intermediate__0[34]),
        .I1(mul_intermediate_0[34]),
        .O(addOut_carry__7_i_2__24_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_3__24
       (.I0(mul_intermediate__0[33]),
        .I1(mul_intermediate_0[33]),
        .O(addOut_carry__7_i_3__24_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_4__24
       (.I0(mul_intermediate__0[32]),
        .I1(mul_intermediate_0[32]),
        .O(addOut_carry__7_i_4__24_n_0));
  CARRY4 addOut_carry__8
       (.CI(addOut_carry__7_n_0),
        .CO({addOut_carry__8_n_0,addOut_carry__8_n_1,addOut_carry__8_n_2,addOut_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[39:36]),
        .O(\axi_rdata_reg[15] [39:36]),
        .S({addOut_carry__8_i_1__24_n_0,addOut_carry__8_i_2__24_n_0,addOut_carry__8_i_3__24_n_0,addOut_carry__8_i_4__24_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_1__24
       (.I0(mul_intermediate__0[39]),
        .I1(mul_intermediate_0[39]),
        .O(addOut_carry__8_i_1__24_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_2__24
       (.I0(mul_intermediate__0[38]),
        .I1(mul_intermediate_0[38]),
        .O(addOut_carry__8_i_2__24_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_3__24
       (.I0(mul_intermediate__0[37]),
        .I1(mul_intermediate_0[37]),
        .O(addOut_carry__8_i_3__24_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_4__24
       (.I0(mul_intermediate__0[36]),
        .I1(mul_intermediate_0[36]),
        .O(addOut_carry__8_i_4__24_n_0));
  CARRY4 addOut_carry__9
       (.CI(addOut_carry__8_n_0),
        .CO({addOut_carry__9_n_0,addOut_carry__9_n_1,addOut_carry__9_n_2,addOut_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({mul_intermediate_0[42],DI,mul_intermediate__0[41:40]}),
        .O(\axi_rdata_reg[15] [43:40]),
        .S({S,addOut_carry__9_i_4__24_n_0,addOut_carry__9_i_5__23_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    addOut_carry__9_i_1__25
       (.I0(\axi_rdata_reg[15] [42]),
        .O(\axi_rdata_reg[15]_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__9_i_2__25
       (.I0(\axi_rdata_reg[15] [42]),
        .I1(\axi_rdata_reg[15] [43]),
        .O(\axi_rdata_reg[15]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_3__25
       (.I0(\axi_rdata_reg[15] [42]),
        .I1(mul_intermediate_3),
        .O(\axi_rdata_reg[15]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_4__24
       (.I0(mul_intermediate__0[41]),
        .I1(mul_intermediate_0[41]),
        .O(addOut_carry__9_i_4__24_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_5__23
       (.I0(mul_intermediate__0[40]),
        .I1(mul_intermediate_0[40]),
        .O(addOut_carry__9_i_5__23_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_1__24
       (.I0(mul_intermediate__0[3]),
        .I1(mul_intermediate_0[3]),
        .O(addOut_carry_i_1__24_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_2__24
       (.I0(mul_intermediate__0[2]),
        .I1(mul_intermediate_0[2]),
        .O(addOut_carry_i_2__24_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_3__24
       (.I0(mul_intermediate__0[1]),
        .I1(mul_intermediate_0[1]),
        .O(addOut_carry_i_3__24_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_4__24
       (.I0(mul_intermediate__0[0]),
        .I1(mul_intermediate_0[0]),
        .O(addOut_carry_i_4__24_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_intermediate
       (.A({Q[24],Q[24],Q[24],Q[24],Q[24],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_intermediate_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(coef_bus),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_intermediate_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_intermediate_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_intermediate_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_intermediate_P_UNCONNECTED[47:43],P,mul_intermediate__0}),
        .PATTERNBDETECT(NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_intermediate_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_intermediate_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "FIR_block_V2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_18
   (\axi_rdata_reg[15] ,
    \axi_rdata_reg[15]_0 ,
    S,
    \axi_rdata_reg[15]_1 ,
    \axi_rdata_reg[16] ,
    DI,
    Q,
    coef_bus,
    \Q_buf_reg[24]_0 ,
    mul_intermediate_0,
    mul_intermediate_1,
    mul_intermediate_2,
    mul_intermediate_3,
    mul_intermediate_4,
    P,
    en,
    s00_axi_aclk,
    AR);
  output [0:0]\axi_rdata_reg[15] ;
  output [46:0]\axi_rdata_reg[15]_0 ;
  output [1:0]S;
  output [3:0]\axi_rdata_reg[15]_1 ;
  output [0:0]\axi_rdata_reg[16] ;
  output [0:0]DI;
  output [24:0]Q;
  input [17:0]coef_bus;
  input [24:0]\Q_buf_reg[24]_0 ;
  input [46:0]mul_intermediate_0;
  input [0:0]mul_intermediate_1;
  input [1:0]mul_intermediate_2;
  input [3:0]mul_intermediate_3;
  input [0:0]mul_intermediate_4;
  input [0:0]P;
  input en;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]DI;
  wire [0:0]P;
  wire [24:0]Q;
  wire [24:0]\Q_buf_reg[24]_0 ;
  wire [1:0]S;
  wire addOut_carry__0_i_1__25_n_0;
  wire addOut_carry__0_i_2__25_n_0;
  wire addOut_carry__0_i_3__25_n_0;
  wire addOut_carry__0_i_4__25_n_0;
  wire addOut_carry__0_n_0;
  wire addOut_carry__0_n_1;
  wire addOut_carry__0_n_2;
  wire addOut_carry__0_n_3;
  wire addOut_carry__10_n_0;
  wire addOut_carry__10_n_1;
  wire addOut_carry__10_n_2;
  wire addOut_carry__10_n_3;
  wire addOut_carry__1_i_1__25_n_0;
  wire addOut_carry__1_i_2__25_n_0;
  wire addOut_carry__1_i_3__25_n_0;
  wire addOut_carry__1_i_4__25_n_0;
  wire addOut_carry__1_n_0;
  wire addOut_carry__1_n_1;
  wire addOut_carry__1_n_2;
  wire addOut_carry__1_n_3;
  wire addOut_carry__2_i_1__25_n_0;
  wire addOut_carry__2_i_2__25_n_0;
  wire addOut_carry__2_i_3__25_n_0;
  wire addOut_carry__2_i_4__25_n_0;
  wire addOut_carry__2_n_0;
  wire addOut_carry__2_n_1;
  wire addOut_carry__2_n_2;
  wire addOut_carry__2_n_3;
  wire addOut_carry__3_i_1__25_n_0;
  wire addOut_carry__3_i_2__25_n_0;
  wire addOut_carry__3_i_3__25_n_0;
  wire addOut_carry__3_i_4__25_n_0;
  wire addOut_carry__3_n_0;
  wire addOut_carry__3_n_1;
  wire addOut_carry__3_n_2;
  wire addOut_carry__3_n_3;
  wire addOut_carry__4_i_1__25_n_0;
  wire addOut_carry__4_i_2__25_n_0;
  wire addOut_carry__4_i_3__25_n_0;
  wire addOut_carry__4_i_4__25_n_0;
  wire addOut_carry__4_n_0;
  wire addOut_carry__4_n_1;
  wire addOut_carry__4_n_2;
  wire addOut_carry__4_n_3;
  wire addOut_carry__5_i_1__25_n_0;
  wire addOut_carry__5_i_2__25_n_0;
  wire addOut_carry__5_i_3__25_n_0;
  wire addOut_carry__5_i_4__25_n_0;
  wire addOut_carry__5_n_0;
  wire addOut_carry__5_n_1;
  wire addOut_carry__5_n_2;
  wire addOut_carry__5_n_3;
  wire addOut_carry__6_i_1__25_n_0;
  wire addOut_carry__6_i_2__25_n_0;
  wire addOut_carry__6_i_3__25_n_0;
  wire addOut_carry__6_i_4__25_n_0;
  wire addOut_carry__6_n_0;
  wire addOut_carry__6_n_1;
  wire addOut_carry__6_n_2;
  wire addOut_carry__6_n_3;
  wire addOut_carry__7_i_1__25_n_0;
  wire addOut_carry__7_i_2__25_n_0;
  wire addOut_carry__7_i_3__25_n_0;
  wire addOut_carry__7_i_4__25_n_0;
  wire addOut_carry__7_n_0;
  wire addOut_carry__7_n_1;
  wire addOut_carry__7_n_2;
  wire addOut_carry__7_n_3;
  wire addOut_carry__8_i_1__25_n_0;
  wire addOut_carry__8_i_2__25_n_0;
  wire addOut_carry__8_i_3__25_n_0;
  wire addOut_carry__8_i_4__25_n_0;
  wire addOut_carry__8_n_0;
  wire addOut_carry__8_n_1;
  wire addOut_carry__8_n_2;
  wire addOut_carry__8_n_3;
  wire addOut_carry__9_i_4__25_n_0;
  wire addOut_carry__9_i_5__24_n_0;
  wire addOut_carry__9_n_0;
  wire addOut_carry__9_n_1;
  wire addOut_carry__9_n_2;
  wire addOut_carry__9_n_3;
  wire addOut_carry_i_1__25_n_0;
  wire addOut_carry_i_2__25_n_0;
  wire addOut_carry_i_3__25_n_0;
  wire addOut_carry_i_4__25_n_0;
  wire addOut_carry_n_0;
  wire addOut_carry_n_1;
  wire addOut_carry_n_2;
  wire addOut_carry_n_3;
  wire [48:47]\add_bus[28]_65 ;
  wire [0:0]\axi_rdata_reg[15] ;
  wire [46:0]\axi_rdata_reg[15]_0 ;
  wire [3:0]\axi_rdata_reg[15]_1 ;
  wire [0:0]\axi_rdata_reg[16] ;
  wire [17:0]coef_bus;
  wire en;
  wire [46:0]mul_intermediate_0;
  wire [0:0]mul_intermediate_1;
  wire [1:0]mul_intermediate_2;
  wire [3:0]mul_intermediate_3;
  wire [0:0]mul_intermediate_4;
  wire [41:0]mul_intermediate__0;
  wire s00_axi_aclk;
  wire [3:0]NLW_addOut_carry__11_CO_UNCONNECTED;
  wire [3:1]NLW_addOut_carry__11_O_UNCONNECTED;
  wire NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_intermediate_OVERFLOW_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_intermediate_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_intermediate_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_intermediate_CARRYOUT_UNCONNECTED;
  wire [47:43]NLW_mul_intermediate_P_UNCONNECTED;
  wire [47:0]NLW_mul_intermediate_PCOUT_UNCONNECTED;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [0]),
        .Q(Q[0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [10]),
        .Q(Q[10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [11]),
        .Q(Q[11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [12]),
        .Q(Q[12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [13]),
        .Q(Q[13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [14]),
        .Q(Q[14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [15]),
        .Q(Q[15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [16]),
        .Q(Q[16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [17]),
        .Q(Q[17]));
  FDCE \Q_buf_reg[18] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [18]),
        .Q(Q[18]));
  FDCE \Q_buf_reg[19] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [19]),
        .Q(Q[19]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [1]),
        .Q(Q[1]));
  FDCE \Q_buf_reg[20] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [20]),
        .Q(Q[20]));
  FDCE \Q_buf_reg[21] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [21]),
        .Q(Q[21]));
  FDCE \Q_buf_reg[22] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [22]),
        .Q(Q[22]));
  FDCE \Q_buf_reg[23] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [23]),
        .Q(Q[23]));
  FDCE \Q_buf_reg[24] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [24]),
        .Q(Q[24]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [2]),
        .Q(Q[2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [3]),
        .Q(Q[3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [4]),
        .Q(Q[4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [5]),
        .Q(Q[5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [6]),
        .Q(Q[6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [7]),
        .Q(Q[7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [8]),
        .Q(Q[8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [9]),
        .Q(Q[9]));
  CARRY4 addOut_carry
       (.CI(1'b0),
        .CO({addOut_carry_n_0,addOut_carry_n_1,addOut_carry_n_2,addOut_carry_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[3:0]),
        .O(\axi_rdata_reg[15]_0 [3:0]),
        .S({addOut_carry_i_1__25_n_0,addOut_carry_i_2__25_n_0,addOut_carry_i_3__25_n_0,addOut_carry_i_4__25_n_0}));
  CARRY4 addOut_carry__0
       (.CI(addOut_carry_n_0),
        .CO({addOut_carry__0_n_0,addOut_carry__0_n_1,addOut_carry__0_n_2,addOut_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[7:4]),
        .O(\axi_rdata_reg[15]_0 [7:4]),
        .S({addOut_carry__0_i_1__25_n_0,addOut_carry__0_i_2__25_n_0,addOut_carry__0_i_3__25_n_0,addOut_carry__0_i_4__25_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_1__25
       (.I0(mul_intermediate__0[7]),
        .I1(mul_intermediate_0[7]),
        .O(addOut_carry__0_i_1__25_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_2__25
       (.I0(mul_intermediate__0[6]),
        .I1(mul_intermediate_0[6]),
        .O(addOut_carry__0_i_2__25_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_3__25
       (.I0(mul_intermediate__0[5]),
        .I1(mul_intermediate_0[5]),
        .O(addOut_carry__0_i_3__25_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_4__25
       (.I0(mul_intermediate__0[4]),
        .I1(mul_intermediate_0[4]),
        .O(addOut_carry__0_i_4__25_n_0));
  CARRY4 addOut_carry__1
       (.CI(addOut_carry__0_n_0),
        .CO({addOut_carry__1_n_0,addOut_carry__1_n_1,addOut_carry__1_n_2,addOut_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[11:8]),
        .O(\axi_rdata_reg[15]_0 [11:8]),
        .S({addOut_carry__1_i_1__25_n_0,addOut_carry__1_i_2__25_n_0,addOut_carry__1_i_3__25_n_0,addOut_carry__1_i_4__25_n_0}));
  CARRY4 addOut_carry__10
       (.CI(addOut_carry__9_n_0),
        .CO({addOut_carry__10_n_0,addOut_carry__10_n_1,addOut_carry__10_n_2,addOut_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate_0[46:43]),
        .O({\add_bus[28]_65 [47],\axi_rdata_reg[15]_0 [46:44]}),
        .S(mul_intermediate_3));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_1__24
       (.I0(\axi_rdata_reg[15]_0 [46]),
        .I1(\add_bus[28]_65 [47]),
        .O(\axi_rdata_reg[15]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_2__24
       (.I0(\axi_rdata_reg[15]_0 [45]),
        .I1(\axi_rdata_reg[15]_0 [46]),
        .O(\axi_rdata_reg[15]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_3__22
       (.I0(\axi_rdata_reg[15]_0 [44]),
        .I1(\axi_rdata_reg[15]_0 [45]),
        .O(\axi_rdata_reg[15]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_4__21
       (.I0(\axi_rdata_reg[15]_0 [43]),
        .I1(\axi_rdata_reg[15]_0 [44]),
        .O(\axi_rdata_reg[15]_1 [0]));
  CARRY4 addOut_carry__11
       (.CI(addOut_carry__10_n_0),
        .CO(NLW_addOut_carry__11_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_addOut_carry__11_O_UNCONNECTED[3:1],\add_bus[28]_65 [48]}),
        .S({1'b0,1'b0,1'b0,mul_intermediate_4}));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__11_i_1__20
       (.I0(\add_bus[28]_65 [47]),
        .I1(\add_bus[28]_65 [48]),
        .O(\axi_rdata_reg[16] ));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_1__25
       (.I0(mul_intermediate__0[11]),
        .I1(mul_intermediate_0[11]),
        .O(addOut_carry__1_i_1__25_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_2__25
       (.I0(mul_intermediate__0[10]),
        .I1(mul_intermediate_0[10]),
        .O(addOut_carry__1_i_2__25_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_3__25
       (.I0(mul_intermediate__0[9]),
        .I1(mul_intermediate_0[9]),
        .O(addOut_carry__1_i_3__25_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_4__25
       (.I0(mul_intermediate__0[8]),
        .I1(mul_intermediate_0[8]),
        .O(addOut_carry__1_i_4__25_n_0));
  CARRY4 addOut_carry__2
       (.CI(addOut_carry__1_n_0),
        .CO({addOut_carry__2_n_0,addOut_carry__2_n_1,addOut_carry__2_n_2,addOut_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[15:12]),
        .O(\axi_rdata_reg[15]_0 [15:12]),
        .S({addOut_carry__2_i_1__25_n_0,addOut_carry__2_i_2__25_n_0,addOut_carry__2_i_3__25_n_0,addOut_carry__2_i_4__25_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_1__25
       (.I0(mul_intermediate__0[15]),
        .I1(mul_intermediate_0[15]),
        .O(addOut_carry__2_i_1__25_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_2__25
       (.I0(mul_intermediate__0[14]),
        .I1(mul_intermediate_0[14]),
        .O(addOut_carry__2_i_2__25_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_3__25
       (.I0(mul_intermediate__0[13]),
        .I1(mul_intermediate_0[13]),
        .O(addOut_carry__2_i_3__25_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_4__25
       (.I0(mul_intermediate__0[12]),
        .I1(mul_intermediate_0[12]),
        .O(addOut_carry__2_i_4__25_n_0));
  CARRY4 addOut_carry__3
       (.CI(addOut_carry__2_n_0),
        .CO({addOut_carry__3_n_0,addOut_carry__3_n_1,addOut_carry__3_n_2,addOut_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[19:16]),
        .O(\axi_rdata_reg[15]_0 [19:16]),
        .S({addOut_carry__3_i_1__25_n_0,addOut_carry__3_i_2__25_n_0,addOut_carry__3_i_3__25_n_0,addOut_carry__3_i_4__25_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_1__25
       (.I0(mul_intermediate__0[19]),
        .I1(mul_intermediate_0[19]),
        .O(addOut_carry__3_i_1__25_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_2__25
       (.I0(mul_intermediate__0[18]),
        .I1(mul_intermediate_0[18]),
        .O(addOut_carry__3_i_2__25_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_3__25
       (.I0(mul_intermediate__0[17]),
        .I1(mul_intermediate_0[17]),
        .O(addOut_carry__3_i_3__25_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_4__25
       (.I0(mul_intermediate__0[16]),
        .I1(mul_intermediate_0[16]),
        .O(addOut_carry__3_i_4__25_n_0));
  CARRY4 addOut_carry__4
       (.CI(addOut_carry__3_n_0),
        .CO({addOut_carry__4_n_0,addOut_carry__4_n_1,addOut_carry__4_n_2,addOut_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[23:20]),
        .O(\axi_rdata_reg[15]_0 [23:20]),
        .S({addOut_carry__4_i_1__25_n_0,addOut_carry__4_i_2__25_n_0,addOut_carry__4_i_3__25_n_0,addOut_carry__4_i_4__25_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_1__25
       (.I0(mul_intermediate__0[23]),
        .I1(mul_intermediate_0[23]),
        .O(addOut_carry__4_i_1__25_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_2__25
       (.I0(mul_intermediate__0[22]),
        .I1(mul_intermediate_0[22]),
        .O(addOut_carry__4_i_2__25_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_3__25
       (.I0(mul_intermediate__0[21]),
        .I1(mul_intermediate_0[21]),
        .O(addOut_carry__4_i_3__25_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_4__25
       (.I0(mul_intermediate__0[20]),
        .I1(mul_intermediate_0[20]),
        .O(addOut_carry__4_i_4__25_n_0));
  CARRY4 addOut_carry__5
       (.CI(addOut_carry__4_n_0),
        .CO({addOut_carry__5_n_0,addOut_carry__5_n_1,addOut_carry__5_n_2,addOut_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[27:24]),
        .O(\axi_rdata_reg[15]_0 [27:24]),
        .S({addOut_carry__5_i_1__25_n_0,addOut_carry__5_i_2__25_n_0,addOut_carry__5_i_3__25_n_0,addOut_carry__5_i_4__25_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_1__25
       (.I0(mul_intermediate__0[27]),
        .I1(mul_intermediate_0[27]),
        .O(addOut_carry__5_i_1__25_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_2__25
       (.I0(mul_intermediate__0[26]),
        .I1(mul_intermediate_0[26]),
        .O(addOut_carry__5_i_2__25_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_3__25
       (.I0(mul_intermediate__0[25]),
        .I1(mul_intermediate_0[25]),
        .O(addOut_carry__5_i_3__25_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_4__25
       (.I0(mul_intermediate__0[24]),
        .I1(mul_intermediate_0[24]),
        .O(addOut_carry__5_i_4__25_n_0));
  CARRY4 addOut_carry__6
       (.CI(addOut_carry__5_n_0),
        .CO({addOut_carry__6_n_0,addOut_carry__6_n_1,addOut_carry__6_n_2,addOut_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[31:28]),
        .O(\axi_rdata_reg[15]_0 [31:28]),
        .S({addOut_carry__6_i_1__25_n_0,addOut_carry__6_i_2__25_n_0,addOut_carry__6_i_3__25_n_0,addOut_carry__6_i_4__25_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_1__25
       (.I0(mul_intermediate__0[31]),
        .I1(mul_intermediate_0[31]),
        .O(addOut_carry__6_i_1__25_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_2__25
       (.I0(mul_intermediate__0[30]),
        .I1(mul_intermediate_0[30]),
        .O(addOut_carry__6_i_2__25_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_3__25
       (.I0(mul_intermediate__0[29]),
        .I1(mul_intermediate_0[29]),
        .O(addOut_carry__6_i_3__25_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_4__25
       (.I0(mul_intermediate__0[28]),
        .I1(mul_intermediate_0[28]),
        .O(addOut_carry__6_i_4__25_n_0));
  CARRY4 addOut_carry__7
       (.CI(addOut_carry__6_n_0),
        .CO({addOut_carry__7_n_0,addOut_carry__7_n_1,addOut_carry__7_n_2,addOut_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[35:32]),
        .O(\axi_rdata_reg[15]_0 [35:32]),
        .S({addOut_carry__7_i_1__25_n_0,addOut_carry__7_i_2__25_n_0,addOut_carry__7_i_3__25_n_0,addOut_carry__7_i_4__25_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_1__25
       (.I0(mul_intermediate__0[35]),
        .I1(mul_intermediate_0[35]),
        .O(addOut_carry__7_i_1__25_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_2__25
       (.I0(mul_intermediate__0[34]),
        .I1(mul_intermediate_0[34]),
        .O(addOut_carry__7_i_2__25_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_3__25
       (.I0(mul_intermediate__0[33]),
        .I1(mul_intermediate_0[33]),
        .O(addOut_carry__7_i_3__25_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_4__25
       (.I0(mul_intermediate__0[32]),
        .I1(mul_intermediate_0[32]),
        .O(addOut_carry__7_i_4__25_n_0));
  CARRY4 addOut_carry__8
       (.CI(addOut_carry__7_n_0),
        .CO({addOut_carry__8_n_0,addOut_carry__8_n_1,addOut_carry__8_n_2,addOut_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[39:36]),
        .O(\axi_rdata_reg[15]_0 [39:36]),
        .S({addOut_carry__8_i_1__25_n_0,addOut_carry__8_i_2__25_n_0,addOut_carry__8_i_3__25_n_0,addOut_carry__8_i_4__25_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_1__25
       (.I0(mul_intermediate__0[39]),
        .I1(mul_intermediate_0[39]),
        .O(addOut_carry__8_i_1__25_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_2__25
       (.I0(mul_intermediate__0[38]),
        .I1(mul_intermediate_0[38]),
        .O(addOut_carry__8_i_2__25_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_3__25
       (.I0(mul_intermediate__0[37]),
        .I1(mul_intermediate_0[37]),
        .O(addOut_carry__8_i_3__25_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_4__25
       (.I0(mul_intermediate__0[36]),
        .I1(mul_intermediate_0[36]),
        .O(addOut_carry__8_i_4__25_n_0));
  CARRY4 addOut_carry__9
       (.CI(addOut_carry__8_n_0),
        .CO({addOut_carry__9_n_0,addOut_carry__9_n_1,addOut_carry__9_n_2,addOut_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({mul_intermediate_0[42],mul_intermediate_1,mul_intermediate__0[41:40]}),
        .O(\axi_rdata_reg[15]_0 [43:40]),
        .S({mul_intermediate_2,addOut_carry__9_i_4__25_n_0,addOut_carry__9_i_5__24_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    addOut_carry__9_i_1__26
       (.I0(\axi_rdata_reg[15]_0 [42]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__9_i_2__26
       (.I0(\axi_rdata_reg[15]_0 [42]),
        .I1(\axi_rdata_reg[15]_0 [43]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_3__26
       (.I0(\axi_rdata_reg[15]_0 [42]),
        .I1(P),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_4__25
       (.I0(mul_intermediate__0[41]),
        .I1(mul_intermediate_0[41]),
        .O(addOut_carry__9_i_4__25_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_5__24
       (.I0(mul_intermediate__0[40]),
        .I1(mul_intermediate_0[40]),
        .O(addOut_carry__9_i_5__24_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_1__25
       (.I0(mul_intermediate__0[3]),
        .I1(mul_intermediate_0[3]),
        .O(addOut_carry_i_1__25_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_2__25
       (.I0(mul_intermediate__0[2]),
        .I1(mul_intermediate_0[2]),
        .O(addOut_carry_i_2__25_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_3__25
       (.I0(mul_intermediate__0[1]),
        .I1(mul_intermediate_0[1]),
        .O(addOut_carry_i_3__25_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_4__25
       (.I0(mul_intermediate__0[0]),
        .I1(mul_intermediate_0[0]),
        .O(addOut_carry_i_4__25_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_intermediate
       (.A({\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_intermediate_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(coef_bus),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_intermediate_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_intermediate_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_intermediate_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_intermediate_P_UNCONNECTED[47:43],\axi_rdata_reg[15] ,mul_intermediate__0}),
        .PATTERNBDETECT(NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_intermediate_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_intermediate_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "FIR_block_V2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_19
   (P,
    \axi_rdata_reg[15] ,
    \axi_rdata_reg[15]_0 ,
    \axi_rdata_reg[15]_1 ,
    \axi_rdata_reg[16] ,
    \axi_rdata_reg[15]_2 ,
    \Q_buf_reg[24]_0 ,
    coef_bus,
    Q,
    mul_intermediate_0,
    DI,
    S,
    mul_intermediate_1,
    mul_intermediate_2,
    mul_intermediate_3,
    en,
    s00_axi_aclk,
    AR);
  output [0:0]P;
  output [46:0]\axi_rdata_reg[15] ;
  output [1:0]\axi_rdata_reg[15]_0 ;
  output [3:0]\axi_rdata_reg[15]_1 ;
  output [0:0]\axi_rdata_reg[16] ;
  output [0:0]\axi_rdata_reg[15]_2 ;
  output [24:0]\Q_buf_reg[24]_0 ;
  input [17:0]coef_bus;
  input [24:0]Q;
  input [46:0]mul_intermediate_0;
  input [0:0]DI;
  input [1:0]S;
  input [3:0]mul_intermediate_1;
  input [0:0]mul_intermediate_2;
  input [0:0]mul_intermediate_3;
  input en;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]DI;
  wire [0:0]P;
  wire [24:0]Q;
  wire [24:0]\Q_buf_reg[24]_0 ;
  wire [1:0]S;
  wire addOut_carry__0_i_1__26_n_0;
  wire addOut_carry__0_i_2__26_n_0;
  wire addOut_carry__0_i_3__26_n_0;
  wire addOut_carry__0_i_4__26_n_0;
  wire addOut_carry__0_n_0;
  wire addOut_carry__0_n_1;
  wire addOut_carry__0_n_2;
  wire addOut_carry__0_n_3;
  wire addOut_carry__10_n_0;
  wire addOut_carry__10_n_1;
  wire addOut_carry__10_n_2;
  wire addOut_carry__10_n_3;
  wire addOut_carry__1_i_1__26_n_0;
  wire addOut_carry__1_i_2__26_n_0;
  wire addOut_carry__1_i_3__26_n_0;
  wire addOut_carry__1_i_4__26_n_0;
  wire addOut_carry__1_n_0;
  wire addOut_carry__1_n_1;
  wire addOut_carry__1_n_2;
  wire addOut_carry__1_n_3;
  wire addOut_carry__2_i_1__26_n_0;
  wire addOut_carry__2_i_2__26_n_0;
  wire addOut_carry__2_i_3__26_n_0;
  wire addOut_carry__2_i_4__26_n_0;
  wire addOut_carry__2_n_0;
  wire addOut_carry__2_n_1;
  wire addOut_carry__2_n_2;
  wire addOut_carry__2_n_3;
  wire addOut_carry__3_i_1__26_n_0;
  wire addOut_carry__3_i_2__26_n_0;
  wire addOut_carry__3_i_3__26_n_0;
  wire addOut_carry__3_i_4__26_n_0;
  wire addOut_carry__3_n_0;
  wire addOut_carry__3_n_1;
  wire addOut_carry__3_n_2;
  wire addOut_carry__3_n_3;
  wire addOut_carry__4_i_1__26_n_0;
  wire addOut_carry__4_i_2__26_n_0;
  wire addOut_carry__4_i_3__26_n_0;
  wire addOut_carry__4_i_4__26_n_0;
  wire addOut_carry__4_n_0;
  wire addOut_carry__4_n_1;
  wire addOut_carry__4_n_2;
  wire addOut_carry__4_n_3;
  wire addOut_carry__5_i_1__26_n_0;
  wire addOut_carry__5_i_2__26_n_0;
  wire addOut_carry__5_i_3__26_n_0;
  wire addOut_carry__5_i_4__26_n_0;
  wire addOut_carry__5_n_0;
  wire addOut_carry__5_n_1;
  wire addOut_carry__5_n_2;
  wire addOut_carry__5_n_3;
  wire addOut_carry__6_i_1__26_n_0;
  wire addOut_carry__6_i_2__26_n_0;
  wire addOut_carry__6_i_3__26_n_0;
  wire addOut_carry__6_i_4__26_n_0;
  wire addOut_carry__6_n_0;
  wire addOut_carry__6_n_1;
  wire addOut_carry__6_n_2;
  wire addOut_carry__6_n_3;
  wire addOut_carry__7_i_1__26_n_0;
  wire addOut_carry__7_i_2__26_n_0;
  wire addOut_carry__7_i_3__26_n_0;
  wire addOut_carry__7_i_4__26_n_0;
  wire addOut_carry__7_n_0;
  wire addOut_carry__7_n_1;
  wire addOut_carry__7_n_2;
  wire addOut_carry__7_n_3;
  wire addOut_carry__8_i_1__26_n_0;
  wire addOut_carry__8_i_2__26_n_0;
  wire addOut_carry__8_i_3__26_n_0;
  wire addOut_carry__8_i_4__26_n_0;
  wire addOut_carry__8_n_0;
  wire addOut_carry__8_n_1;
  wire addOut_carry__8_n_2;
  wire addOut_carry__8_n_3;
  wire addOut_carry__9_i_4__26_n_0;
  wire addOut_carry__9_i_5__25_n_0;
  wire addOut_carry__9_n_0;
  wire addOut_carry__9_n_1;
  wire addOut_carry__9_n_2;
  wire addOut_carry__9_n_3;
  wire addOut_carry_i_1__26_n_0;
  wire addOut_carry_i_2__26_n_0;
  wire addOut_carry_i_3__26_n_0;
  wire addOut_carry_i_4__26_n_0;
  wire addOut_carry_n_0;
  wire addOut_carry_n_1;
  wire addOut_carry_n_2;
  wire addOut_carry_n_3;
  wire [48:47]\add_bus[29]_66 ;
  wire [46:0]\axi_rdata_reg[15] ;
  wire [1:0]\axi_rdata_reg[15]_0 ;
  wire [3:0]\axi_rdata_reg[15]_1 ;
  wire [0:0]\axi_rdata_reg[15]_2 ;
  wire [0:0]\axi_rdata_reg[16] ;
  wire [17:0]coef_bus;
  wire en;
  wire [46:0]mul_intermediate_0;
  wire [3:0]mul_intermediate_1;
  wire [0:0]mul_intermediate_2;
  wire [0:0]mul_intermediate_3;
  wire [41:0]mul_intermediate__0;
  wire s00_axi_aclk;
  wire [3:0]NLW_addOut_carry__11_CO_UNCONNECTED;
  wire [3:1]NLW_addOut_carry__11_O_UNCONNECTED;
  wire NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_intermediate_OVERFLOW_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_intermediate_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_intermediate_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_intermediate_CARRYOUT_UNCONNECTED;
  wire [47:43]NLW_mul_intermediate_P_UNCONNECTED;
  wire [47:0]NLW_mul_intermediate_PCOUT_UNCONNECTED;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[0]),
        .Q(\Q_buf_reg[24]_0 [0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[10]),
        .Q(\Q_buf_reg[24]_0 [10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[11]),
        .Q(\Q_buf_reg[24]_0 [11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[12]),
        .Q(\Q_buf_reg[24]_0 [12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[13]),
        .Q(\Q_buf_reg[24]_0 [13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[14]),
        .Q(\Q_buf_reg[24]_0 [14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[15]),
        .Q(\Q_buf_reg[24]_0 [15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[16]),
        .Q(\Q_buf_reg[24]_0 [16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[17]),
        .Q(\Q_buf_reg[24]_0 [17]));
  FDCE \Q_buf_reg[18] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[18]),
        .Q(\Q_buf_reg[24]_0 [18]));
  FDCE \Q_buf_reg[19] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[19]),
        .Q(\Q_buf_reg[24]_0 [19]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[1]),
        .Q(\Q_buf_reg[24]_0 [1]));
  FDCE \Q_buf_reg[20] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[20]),
        .Q(\Q_buf_reg[24]_0 [20]));
  FDCE \Q_buf_reg[21] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[21]),
        .Q(\Q_buf_reg[24]_0 [21]));
  FDCE \Q_buf_reg[22] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[22]),
        .Q(\Q_buf_reg[24]_0 [22]));
  FDCE \Q_buf_reg[23] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[23]),
        .Q(\Q_buf_reg[24]_0 [23]));
  FDCE \Q_buf_reg[24] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[24]),
        .Q(\Q_buf_reg[24]_0 [24]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[2]),
        .Q(\Q_buf_reg[24]_0 [2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[3]),
        .Q(\Q_buf_reg[24]_0 [3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[4]),
        .Q(\Q_buf_reg[24]_0 [4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[5]),
        .Q(\Q_buf_reg[24]_0 [5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[6]),
        .Q(\Q_buf_reg[24]_0 [6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[7]),
        .Q(\Q_buf_reg[24]_0 [7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[8]),
        .Q(\Q_buf_reg[24]_0 [8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[9]),
        .Q(\Q_buf_reg[24]_0 [9]));
  CARRY4 addOut_carry
       (.CI(1'b0),
        .CO({addOut_carry_n_0,addOut_carry_n_1,addOut_carry_n_2,addOut_carry_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[3:0]),
        .O(\axi_rdata_reg[15] [3:0]),
        .S({addOut_carry_i_1__26_n_0,addOut_carry_i_2__26_n_0,addOut_carry_i_3__26_n_0,addOut_carry_i_4__26_n_0}));
  CARRY4 addOut_carry__0
       (.CI(addOut_carry_n_0),
        .CO({addOut_carry__0_n_0,addOut_carry__0_n_1,addOut_carry__0_n_2,addOut_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[7:4]),
        .O(\axi_rdata_reg[15] [7:4]),
        .S({addOut_carry__0_i_1__26_n_0,addOut_carry__0_i_2__26_n_0,addOut_carry__0_i_3__26_n_0,addOut_carry__0_i_4__26_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_1__26
       (.I0(mul_intermediate__0[7]),
        .I1(mul_intermediate_0[7]),
        .O(addOut_carry__0_i_1__26_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_2__26
       (.I0(mul_intermediate__0[6]),
        .I1(mul_intermediate_0[6]),
        .O(addOut_carry__0_i_2__26_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_3__26
       (.I0(mul_intermediate__0[5]),
        .I1(mul_intermediate_0[5]),
        .O(addOut_carry__0_i_3__26_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_4__26
       (.I0(mul_intermediate__0[4]),
        .I1(mul_intermediate_0[4]),
        .O(addOut_carry__0_i_4__26_n_0));
  CARRY4 addOut_carry__1
       (.CI(addOut_carry__0_n_0),
        .CO({addOut_carry__1_n_0,addOut_carry__1_n_1,addOut_carry__1_n_2,addOut_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[11:8]),
        .O(\axi_rdata_reg[15] [11:8]),
        .S({addOut_carry__1_i_1__26_n_0,addOut_carry__1_i_2__26_n_0,addOut_carry__1_i_3__26_n_0,addOut_carry__1_i_4__26_n_0}));
  CARRY4 addOut_carry__10
       (.CI(addOut_carry__9_n_0),
        .CO({addOut_carry__10_n_0,addOut_carry__10_n_1,addOut_carry__10_n_2,addOut_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate_0[46:43]),
        .O({\add_bus[29]_66 [47],\axi_rdata_reg[15] [46:44]}),
        .S(mul_intermediate_1));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_1__25
       (.I0(\axi_rdata_reg[15] [46]),
        .I1(\add_bus[29]_66 [47]),
        .O(\axi_rdata_reg[15]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_2__25
       (.I0(\axi_rdata_reg[15] [45]),
        .I1(\axi_rdata_reg[15] [46]),
        .O(\axi_rdata_reg[15]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_3__23
       (.I0(\axi_rdata_reg[15] [44]),
        .I1(\axi_rdata_reg[15] [45]),
        .O(\axi_rdata_reg[15]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_4__22
       (.I0(\axi_rdata_reg[15] [43]),
        .I1(\axi_rdata_reg[15] [44]),
        .O(\axi_rdata_reg[15]_1 [0]));
  CARRY4 addOut_carry__11
       (.CI(addOut_carry__10_n_0),
        .CO(NLW_addOut_carry__11_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_addOut_carry__11_O_UNCONNECTED[3:1],\add_bus[29]_66 [48]}),
        .S({1'b0,1'b0,1'b0,mul_intermediate_2}));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__11_i_1__21
       (.I0(\add_bus[29]_66 [47]),
        .I1(\add_bus[29]_66 [48]),
        .O(\axi_rdata_reg[16] ));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_1__26
       (.I0(mul_intermediate__0[11]),
        .I1(mul_intermediate_0[11]),
        .O(addOut_carry__1_i_1__26_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_2__26
       (.I0(mul_intermediate__0[10]),
        .I1(mul_intermediate_0[10]),
        .O(addOut_carry__1_i_2__26_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_3__26
       (.I0(mul_intermediate__0[9]),
        .I1(mul_intermediate_0[9]),
        .O(addOut_carry__1_i_3__26_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_4__26
       (.I0(mul_intermediate__0[8]),
        .I1(mul_intermediate_0[8]),
        .O(addOut_carry__1_i_4__26_n_0));
  CARRY4 addOut_carry__2
       (.CI(addOut_carry__1_n_0),
        .CO({addOut_carry__2_n_0,addOut_carry__2_n_1,addOut_carry__2_n_2,addOut_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[15:12]),
        .O(\axi_rdata_reg[15] [15:12]),
        .S({addOut_carry__2_i_1__26_n_0,addOut_carry__2_i_2__26_n_0,addOut_carry__2_i_3__26_n_0,addOut_carry__2_i_4__26_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_1__26
       (.I0(mul_intermediate__0[15]),
        .I1(mul_intermediate_0[15]),
        .O(addOut_carry__2_i_1__26_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_2__26
       (.I0(mul_intermediate__0[14]),
        .I1(mul_intermediate_0[14]),
        .O(addOut_carry__2_i_2__26_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_3__26
       (.I0(mul_intermediate__0[13]),
        .I1(mul_intermediate_0[13]),
        .O(addOut_carry__2_i_3__26_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_4__26
       (.I0(mul_intermediate__0[12]),
        .I1(mul_intermediate_0[12]),
        .O(addOut_carry__2_i_4__26_n_0));
  CARRY4 addOut_carry__3
       (.CI(addOut_carry__2_n_0),
        .CO({addOut_carry__3_n_0,addOut_carry__3_n_1,addOut_carry__3_n_2,addOut_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[19:16]),
        .O(\axi_rdata_reg[15] [19:16]),
        .S({addOut_carry__3_i_1__26_n_0,addOut_carry__3_i_2__26_n_0,addOut_carry__3_i_3__26_n_0,addOut_carry__3_i_4__26_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_1__26
       (.I0(mul_intermediate__0[19]),
        .I1(mul_intermediate_0[19]),
        .O(addOut_carry__3_i_1__26_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_2__26
       (.I0(mul_intermediate__0[18]),
        .I1(mul_intermediate_0[18]),
        .O(addOut_carry__3_i_2__26_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_3__26
       (.I0(mul_intermediate__0[17]),
        .I1(mul_intermediate_0[17]),
        .O(addOut_carry__3_i_3__26_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_4__26
       (.I0(mul_intermediate__0[16]),
        .I1(mul_intermediate_0[16]),
        .O(addOut_carry__3_i_4__26_n_0));
  CARRY4 addOut_carry__4
       (.CI(addOut_carry__3_n_0),
        .CO({addOut_carry__4_n_0,addOut_carry__4_n_1,addOut_carry__4_n_2,addOut_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[23:20]),
        .O(\axi_rdata_reg[15] [23:20]),
        .S({addOut_carry__4_i_1__26_n_0,addOut_carry__4_i_2__26_n_0,addOut_carry__4_i_3__26_n_0,addOut_carry__4_i_4__26_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_1__26
       (.I0(mul_intermediate__0[23]),
        .I1(mul_intermediate_0[23]),
        .O(addOut_carry__4_i_1__26_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_2__26
       (.I0(mul_intermediate__0[22]),
        .I1(mul_intermediate_0[22]),
        .O(addOut_carry__4_i_2__26_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_3__26
       (.I0(mul_intermediate__0[21]),
        .I1(mul_intermediate_0[21]),
        .O(addOut_carry__4_i_3__26_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_4__26
       (.I0(mul_intermediate__0[20]),
        .I1(mul_intermediate_0[20]),
        .O(addOut_carry__4_i_4__26_n_0));
  CARRY4 addOut_carry__5
       (.CI(addOut_carry__4_n_0),
        .CO({addOut_carry__5_n_0,addOut_carry__5_n_1,addOut_carry__5_n_2,addOut_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[27:24]),
        .O(\axi_rdata_reg[15] [27:24]),
        .S({addOut_carry__5_i_1__26_n_0,addOut_carry__5_i_2__26_n_0,addOut_carry__5_i_3__26_n_0,addOut_carry__5_i_4__26_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_1__26
       (.I0(mul_intermediate__0[27]),
        .I1(mul_intermediate_0[27]),
        .O(addOut_carry__5_i_1__26_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_2__26
       (.I0(mul_intermediate__0[26]),
        .I1(mul_intermediate_0[26]),
        .O(addOut_carry__5_i_2__26_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_3__26
       (.I0(mul_intermediate__0[25]),
        .I1(mul_intermediate_0[25]),
        .O(addOut_carry__5_i_3__26_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_4__26
       (.I0(mul_intermediate__0[24]),
        .I1(mul_intermediate_0[24]),
        .O(addOut_carry__5_i_4__26_n_0));
  CARRY4 addOut_carry__6
       (.CI(addOut_carry__5_n_0),
        .CO({addOut_carry__6_n_0,addOut_carry__6_n_1,addOut_carry__6_n_2,addOut_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[31:28]),
        .O(\axi_rdata_reg[15] [31:28]),
        .S({addOut_carry__6_i_1__26_n_0,addOut_carry__6_i_2__26_n_0,addOut_carry__6_i_3__26_n_0,addOut_carry__6_i_4__26_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_1__26
       (.I0(mul_intermediate__0[31]),
        .I1(mul_intermediate_0[31]),
        .O(addOut_carry__6_i_1__26_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_2__26
       (.I0(mul_intermediate__0[30]),
        .I1(mul_intermediate_0[30]),
        .O(addOut_carry__6_i_2__26_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_3__26
       (.I0(mul_intermediate__0[29]),
        .I1(mul_intermediate_0[29]),
        .O(addOut_carry__6_i_3__26_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_4__26
       (.I0(mul_intermediate__0[28]),
        .I1(mul_intermediate_0[28]),
        .O(addOut_carry__6_i_4__26_n_0));
  CARRY4 addOut_carry__7
       (.CI(addOut_carry__6_n_0),
        .CO({addOut_carry__7_n_0,addOut_carry__7_n_1,addOut_carry__7_n_2,addOut_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[35:32]),
        .O(\axi_rdata_reg[15] [35:32]),
        .S({addOut_carry__7_i_1__26_n_0,addOut_carry__7_i_2__26_n_0,addOut_carry__7_i_3__26_n_0,addOut_carry__7_i_4__26_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_1__26
       (.I0(mul_intermediate__0[35]),
        .I1(mul_intermediate_0[35]),
        .O(addOut_carry__7_i_1__26_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_2__26
       (.I0(mul_intermediate__0[34]),
        .I1(mul_intermediate_0[34]),
        .O(addOut_carry__7_i_2__26_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_3__26
       (.I0(mul_intermediate__0[33]),
        .I1(mul_intermediate_0[33]),
        .O(addOut_carry__7_i_3__26_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_4__26
       (.I0(mul_intermediate__0[32]),
        .I1(mul_intermediate_0[32]),
        .O(addOut_carry__7_i_4__26_n_0));
  CARRY4 addOut_carry__8
       (.CI(addOut_carry__7_n_0),
        .CO({addOut_carry__8_n_0,addOut_carry__8_n_1,addOut_carry__8_n_2,addOut_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[39:36]),
        .O(\axi_rdata_reg[15] [39:36]),
        .S({addOut_carry__8_i_1__26_n_0,addOut_carry__8_i_2__26_n_0,addOut_carry__8_i_3__26_n_0,addOut_carry__8_i_4__26_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_1__26
       (.I0(mul_intermediate__0[39]),
        .I1(mul_intermediate_0[39]),
        .O(addOut_carry__8_i_1__26_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_2__26
       (.I0(mul_intermediate__0[38]),
        .I1(mul_intermediate_0[38]),
        .O(addOut_carry__8_i_2__26_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_3__26
       (.I0(mul_intermediate__0[37]),
        .I1(mul_intermediate_0[37]),
        .O(addOut_carry__8_i_3__26_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_4__26
       (.I0(mul_intermediate__0[36]),
        .I1(mul_intermediate_0[36]),
        .O(addOut_carry__8_i_4__26_n_0));
  CARRY4 addOut_carry__9
       (.CI(addOut_carry__8_n_0),
        .CO({addOut_carry__9_n_0,addOut_carry__9_n_1,addOut_carry__9_n_2,addOut_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({mul_intermediate_0[42],DI,mul_intermediate__0[41:40]}),
        .O(\axi_rdata_reg[15] [43:40]),
        .S({S,addOut_carry__9_i_4__26_n_0,addOut_carry__9_i_5__25_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    addOut_carry__9_i_1__27
       (.I0(\axi_rdata_reg[15] [42]),
        .O(\axi_rdata_reg[15]_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__9_i_2__27
       (.I0(\axi_rdata_reg[15] [42]),
        .I1(\axi_rdata_reg[15] [43]),
        .O(\axi_rdata_reg[15]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_3__27
       (.I0(\axi_rdata_reg[15] [42]),
        .I1(mul_intermediate_3),
        .O(\axi_rdata_reg[15]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_4__26
       (.I0(mul_intermediate__0[41]),
        .I1(mul_intermediate_0[41]),
        .O(addOut_carry__9_i_4__26_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_5__25
       (.I0(mul_intermediate__0[40]),
        .I1(mul_intermediate_0[40]),
        .O(addOut_carry__9_i_5__25_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_1__26
       (.I0(mul_intermediate__0[3]),
        .I1(mul_intermediate_0[3]),
        .O(addOut_carry_i_1__26_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_2__26
       (.I0(mul_intermediate__0[2]),
        .I1(mul_intermediate_0[2]),
        .O(addOut_carry_i_2__26_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_3__26
       (.I0(mul_intermediate__0[1]),
        .I1(mul_intermediate_0[1]),
        .O(addOut_carry_i_3__26_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_4__26
       (.I0(mul_intermediate__0[0]),
        .I1(mul_intermediate_0[0]),
        .O(addOut_carry_i_4__26_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_intermediate
       (.A({Q[24],Q[24],Q[24],Q[24],Q[24],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_intermediate_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(coef_bus),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_intermediate_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_intermediate_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_intermediate_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_intermediate_P_UNCONNECTED[47:43],P,mul_intermediate__0}),
        .PATTERNBDETECT(NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_intermediate_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_intermediate_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "FIR_block_V2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_2
   (P,
    \axi_rdata_reg[15] ,
    \axi_rdata_reg[15]_0 ,
    \axi_rdata_reg[15]_1 ,
    \axi_rdata_reg[16] ,
    \axi_rdata_reg[15]_2 ,
    \Q_buf_reg[24]_0 ,
    coef_bus,
    Q,
    mul_intermediate_0,
    DI,
    S,
    mul_intermediate_1,
    mul_intermediate_2,
    mul_intermediate_3,
    en,
    s00_axi_aclk,
    AR);
  output [0:0]P;
  output [46:0]\axi_rdata_reg[15] ;
  output [1:0]\axi_rdata_reg[15]_0 ;
  output [3:0]\axi_rdata_reg[15]_1 ;
  output [0:0]\axi_rdata_reg[16] ;
  output [0:0]\axi_rdata_reg[15]_2 ;
  output [24:0]\Q_buf_reg[24]_0 ;
  input [17:0]coef_bus;
  input [24:0]Q;
  input [46:0]mul_intermediate_0;
  input [0:0]DI;
  input [1:0]S;
  input [3:0]mul_intermediate_1;
  input [0:0]mul_intermediate_2;
  input [0:0]mul_intermediate_3;
  input en;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]DI;
  wire [0:0]P;
  wire [24:0]Q;
  wire [24:0]\Q_buf_reg[24]_0 ;
  wire [1:0]S;
  wire addOut_carry__0_i_1__10_n_0;
  wire addOut_carry__0_i_2__10_n_0;
  wire addOut_carry__0_i_3__10_n_0;
  wire addOut_carry__0_i_4__10_n_0;
  wire addOut_carry__0_n_0;
  wire addOut_carry__0_n_1;
  wire addOut_carry__0_n_2;
  wire addOut_carry__0_n_3;
  wire addOut_carry__10_n_0;
  wire addOut_carry__10_n_1;
  wire addOut_carry__10_n_2;
  wire addOut_carry__10_n_3;
  wire addOut_carry__1_i_1__10_n_0;
  wire addOut_carry__1_i_2__10_n_0;
  wire addOut_carry__1_i_3__10_n_0;
  wire addOut_carry__1_i_4__10_n_0;
  wire addOut_carry__1_n_0;
  wire addOut_carry__1_n_1;
  wire addOut_carry__1_n_2;
  wire addOut_carry__1_n_3;
  wire addOut_carry__2_i_1__10_n_0;
  wire addOut_carry__2_i_2__10_n_0;
  wire addOut_carry__2_i_3__10_n_0;
  wire addOut_carry__2_i_4__10_n_0;
  wire addOut_carry__2_n_0;
  wire addOut_carry__2_n_1;
  wire addOut_carry__2_n_2;
  wire addOut_carry__2_n_3;
  wire addOut_carry__3_i_1__10_n_0;
  wire addOut_carry__3_i_2__10_n_0;
  wire addOut_carry__3_i_3__10_n_0;
  wire addOut_carry__3_i_4__10_n_0;
  wire addOut_carry__3_n_0;
  wire addOut_carry__3_n_1;
  wire addOut_carry__3_n_2;
  wire addOut_carry__3_n_3;
  wire addOut_carry__4_i_1__10_n_0;
  wire addOut_carry__4_i_2__10_n_0;
  wire addOut_carry__4_i_3__10_n_0;
  wire addOut_carry__4_i_4__10_n_0;
  wire addOut_carry__4_n_0;
  wire addOut_carry__4_n_1;
  wire addOut_carry__4_n_2;
  wire addOut_carry__4_n_3;
  wire addOut_carry__5_i_1__10_n_0;
  wire addOut_carry__5_i_2__10_n_0;
  wire addOut_carry__5_i_3__10_n_0;
  wire addOut_carry__5_i_4__10_n_0;
  wire addOut_carry__5_n_0;
  wire addOut_carry__5_n_1;
  wire addOut_carry__5_n_2;
  wire addOut_carry__5_n_3;
  wire addOut_carry__6_i_1__10_n_0;
  wire addOut_carry__6_i_2__10_n_0;
  wire addOut_carry__6_i_3__10_n_0;
  wire addOut_carry__6_i_4__10_n_0;
  wire addOut_carry__6_n_0;
  wire addOut_carry__6_n_1;
  wire addOut_carry__6_n_2;
  wire addOut_carry__6_n_3;
  wire addOut_carry__7_i_1__10_n_0;
  wire addOut_carry__7_i_2__10_n_0;
  wire addOut_carry__7_i_3__10_n_0;
  wire addOut_carry__7_i_4__10_n_0;
  wire addOut_carry__7_n_0;
  wire addOut_carry__7_n_1;
  wire addOut_carry__7_n_2;
  wire addOut_carry__7_n_3;
  wire addOut_carry__8_i_1__10_n_0;
  wire addOut_carry__8_i_2__10_n_0;
  wire addOut_carry__8_i_3__10_n_0;
  wire addOut_carry__8_i_4__10_n_0;
  wire addOut_carry__8_n_0;
  wire addOut_carry__8_n_1;
  wire addOut_carry__8_n_2;
  wire addOut_carry__8_n_3;
  wire addOut_carry__9_i_4__10_n_0;
  wire addOut_carry__9_i_5__9_n_0;
  wire addOut_carry__9_n_0;
  wire addOut_carry__9_n_1;
  wire addOut_carry__9_n_2;
  wire addOut_carry__9_n_3;
  wire addOut_carry_i_1__10_n_0;
  wire addOut_carry_i_2__10_n_0;
  wire addOut_carry_i_3__10_n_0;
  wire addOut_carry_i_4__10_n_0;
  wire addOut_carry_n_0;
  wire addOut_carry_n_1;
  wire addOut_carry_n_2;
  wire addOut_carry_n_3;
  wire [48:47]\add_bus[13]_50 ;
  wire [46:0]\axi_rdata_reg[15] ;
  wire [1:0]\axi_rdata_reg[15]_0 ;
  wire [3:0]\axi_rdata_reg[15]_1 ;
  wire [0:0]\axi_rdata_reg[15]_2 ;
  wire [0:0]\axi_rdata_reg[16] ;
  wire [17:0]coef_bus;
  wire en;
  wire [46:0]mul_intermediate_0;
  wire [3:0]mul_intermediate_1;
  wire [0:0]mul_intermediate_2;
  wire [0:0]mul_intermediate_3;
  wire [41:0]mul_intermediate__0;
  wire s00_axi_aclk;
  wire [3:0]NLW_addOut_carry__11_CO_UNCONNECTED;
  wire [3:1]NLW_addOut_carry__11_O_UNCONNECTED;
  wire NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_intermediate_OVERFLOW_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_intermediate_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_intermediate_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_intermediate_CARRYOUT_UNCONNECTED;
  wire [47:43]NLW_mul_intermediate_P_UNCONNECTED;
  wire [47:0]NLW_mul_intermediate_PCOUT_UNCONNECTED;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[0]),
        .Q(\Q_buf_reg[24]_0 [0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[10]),
        .Q(\Q_buf_reg[24]_0 [10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[11]),
        .Q(\Q_buf_reg[24]_0 [11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[12]),
        .Q(\Q_buf_reg[24]_0 [12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[13]),
        .Q(\Q_buf_reg[24]_0 [13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[14]),
        .Q(\Q_buf_reg[24]_0 [14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[15]),
        .Q(\Q_buf_reg[24]_0 [15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[16]),
        .Q(\Q_buf_reg[24]_0 [16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[17]),
        .Q(\Q_buf_reg[24]_0 [17]));
  FDCE \Q_buf_reg[18] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[18]),
        .Q(\Q_buf_reg[24]_0 [18]));
  FDCE \Q_buf_reg[19] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[19]),
        .Q(\Q_buf_reg[24]_0 [19]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[1]),
        .Q(\Q_buf_reg[24]_0 [1]));
  FDCE \Q_buf_reg[20] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[20]),
        .Q(\Q_buf_reg[24]_0 [20]));
  FDCE \Q_buf_reg[21] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[21]),
        .Q(\Q_buf_reg[24]_0 [21]));
  FDCE \Q_buf_reg[22] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[22]),
        .Q(\Q_buf_reg[24]_0 [22]));
  FDCE \Q_buf_reg[23] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[23]),
        .Q(\Q_buf_reg[24]_0 [23]));
  FDCE \Q_buf_reg[24] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[24]),
        .Q(\Q_buf_reg[24]_0 [24]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[2]),
        .Q(\Q_buf_reg[24]_0 [2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[3]),
        .Q(\Q_buf_reg[24]_0 [3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[4]),
        .Q(\Q_buf_reg[24]_0 [4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[5]),
        .Q(\Q_buf_reg[24]_0 [5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[6]),
        .Q(\Q_buf_reg[24]_0 [6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[7]),
        .Q(\Q_buf_reg[24]_0 [7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[8]),
        .Q(\Q_buf_reg[24]_0 [8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[9]),
        .Q(\Q_buf_reg[24]_0 [9]));
  CARRY4 addOut_carry
       (.CI(1'b0),
        .CO({addOut_carry_n_0,addOut_carry_n_1,addOut_carry_n_2,addOut_carry_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[3:0]),
        .O(\axi_rdata_reg[15] [3:0]),
        .S({addOut_carry_i_1__10_n_0,addOut_carry_i_2__10_n_0,addOut_carry_i_3__10_n_0,addOut_carry_i_4__10_n_0}));
  CARRY4 addOut_carry__0
       (.CI(addOut_carry_n_0),
        .CO({addOut_carry__0_n_0,addOut_carry__0_n_1,addOut_carry__0_n_2,addOut_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[7:4]),
        .O(\axi_rdata_reg[15] [7:4]),
        .S({addOut_carry__0_i_1__10_n_0,addOut_carry__0_i_2__10_n_0,addOut_carry__0_i_3__10_n_0,addOut_carry__0_i_4__10_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_1__10
       (.I0(mul_intermediate__0[7]),
        .I1(mul_intermediate_0[7]),
        .O(addOut_carry__0_i_1__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_2__10
       (.I0(mul_intermediate__0[6]),
        .I1(mul_intermediate_0[6]),
        .O(addOut_carry__0_i_2__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_3__10
       (.I0(mul_intermediate__0[5]),
        .I1(mul_intermediate_0[5]),
        .O(addOut_carry__0_i_3__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_4__10
       (.I0(mul_intermediate__0[4]),
        .I1(mul_intermediate_0[4]),
        .O(addOut_carry__0_i_4__10_n_0));
  CARRY4 addOut_carry__1
       (.CI(addOut_carry__0_n_0),
        .CO({addOut_carry__1_n_0,addOut_carry__1_n_1,addOut_carry__1_n_2,addOut_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[11:8]),
        .O(\axi_rdata_reg[15] [11:8]),
        .S({addOut_carry__1_i_1__10_n_0,addOut_carry__1_i_2__10_n_0,addOut_carry__1_i_3__10_n_0,addOut_carry__1_i_4__10_n_0}));
  CARRY4 addOut_carry__10
       (.CI(addOut_carry__9_n_0),
        .CO({addOut_carry__10_n_0,addOut_carry__10_n_1,addOut_carry__10_n_2,addOut_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate_0[46:43]),
        .O({\add_bus[13]_50 [47],\axi_rdata_reg[15] [46:44]}),
        .S(mul_intermediate_1));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_1__9
       (.I0(\axi_rdata_reg[15] [46]),
        .I1(\add_bus[13]_50 [47]),
        .O(\axi_rdata_reg[15]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_2__9
       (.I0(\axi_rdata_reg[15] [45]),
        .I1(\axi_rdata_reg[15] [46]),
        .O(\axi_rdata_reg[15]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_3__7
       (.I0(\axi_rdata_reg[15] [44]),
        .I1(\axi_rdata_reg[15] [45]),
        .O(\axi_rdata_reg[15]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_4__6
       (.I0(\axi_rdata_reg[15] [43]),
        .I1(\axi_rdata_reg[15] [44]),
        .O(\axi_rdata_reg[15]_1 [0]));
  CARRY4 addOut_carry__11
       (.CI(addOut_carry__10_n_0),
        .CO(NLW_addOut_carry__11_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_addOut_carry__11_O_UNCONNECTED[3:1],\add_bus[13]_50 [48]}),
        .S({1'b0,1'b0,1'b0,mul_intermediate_2}));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__11_i_1__5
       (.I0(\add_bus[13]_50 [47]),
        .I1(\add_bus[13]_50 [48]),
        .O(\axi_rdata_reg[16] ));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_1__10
       (.I0(mul_intermediate__0[11]),
        .I1(mul_intermediate_0[11]),
        .O(addOut_carry__1_i_1__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_2__10
       (.I0(mul_intermediate__0[10]),
        .I1(mul_intermediate_0[10]),
        .O(addOut_carry__1_i_2__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_3__10
       (.I0(mul_intermediate__0[9]),
        .I1(mul_intermediate_0[9]),
        .O(addOut_carry__1_i_3__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_4__10
       (.I0(mul_intermediate__0[8]),
        .I1(mul_intermediate_0[8]),
        .O(addOut_carry__1_i_4__10_n_0));
  CARRY4 addOut_carry__2
       (.CI(addOut_carry__1_n_0),
        .CO({addOut_carry__2_n_0,addOut_carry__2_n_1,addOut_carry__2_n_2,addOut_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[15:12]),
        .O(\axi_rdata_reg[15] [15:12]),
        .S({addOut_carry__2_i_1__10_n_0,addOut_carry__2_i_2__10_n_0,addOut_carry__2_i_3__10_n_0,addOut_carry__2_i_4__10_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_1__10
       (.I0(mul_intermediate__0[15]),
        .I1(mul_intermediate_0[15]),
        .O(addOut_carry__2_i_1__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_2__10
       (.I0(mul_intermediate__0[14]),
        .I1(mul_intermediate_0[14]),
        .O(addOut_carry__2_i_2__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_3__10
       (.I0(mul_intermediate__0[13]),
        .I1(mul_intermediate_0[13]),
        .O(addOut_carry__2_i_3__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_4__10
       (.I0(mul_intermediate__0[12]),
        .I1(mul_intermediate_0[12]),
        .O(addOut_carry__2_i_4__10_n_0));
  CARRY4 addOut_carry__3
       (.CI(addOut_carry__2_n_0),
        .CO({addOut_carry__3_n_0,addOut_carry__3_n_1,addOut_carry__3_n_2,addOut_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[19:16]),
        .O(\axi_rdata_reg[15] [19:16]),
        .S({addOut_carry__3_i_1__10_n_0,addOut_carry__3_i_2__10_n_0,addOut_carry__3_i_3__10_n_0,addOut_carry__3_i_4__10_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_1__10
       (.I0(mul_intermediate__0[19]),
        .I1(mul_intermediate_0[19]),
        .O(addOut_carry__3_i_1__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_2__10
       (.I0(mul_intermediate__0[18]),
        .I1(mul_intermediate_0[18]),
        .O(addOut_carry__3_i_2__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_3__10
       (.I0(mul_intermediate__0[17]),
        .I1(mul_intermediate_0[17]),
        .O(addOut_carry__3_i_3__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_4__10
       (.I0(mul_intermediate__0[16]),
        .I1(mul_intermediate_0[16]),
        .O(addOut_carry__3_i_4__10_n_0));
  CARRY4 addOut_carry__4
       (.CI(addOut_carry__3_n_0),
        .CO({addOut_carry__4_n_0,addOut_carry__4_n_1,addOut_carry__4_n_2,addOut_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[23:20]),
        .O(\axi_rdata_reg[15] [23:20]),
        .S({addOut_carry__4_i_1__10_n_0,addOut_carry__4_i_2__10_n_0,addOut_carry__4_i_3__10_n_0,addOut_carry__4_i_4__10_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_1__10
       (.I0(mul_intermediate__0[23]),
        .I1(mul_intermediate_0[23]),
        .O(addOut_carry__4_i_1__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_2__10
       (.I0(mul_intermediate__0[22]),
        .I1(mul_intermediate_0[22]),
        .O(addOut_carry__4_i_2__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_3__10
       (.I0(mul_intermediate__0[21]),
        .I1(mul_intermediate_0[21]),
        .O(addOut_carry__4_i_3__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_4__10
       (.I0(mul_intermediate__0[20]),
        .I1(mul_intermediate_0[20]),
        .O(addOut_carry__4_i_4__10_n_0));
  CARRY4 addOut_carry__5
       (.CI(addOut_carry__4_n_0),
        .CO({addOut_carry__5_n_0,addOut_carry__5_n_1,addOut_carry__5_n_2,addOut_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[27:24]),
        .O(\axi_rdata_reg[15] [27:24]),
        .S({addOut_carry__5_i_1__10_n_0,addOut_carry__5_i_2__10_n_0,addOut_carry__5_i_3__10_n_0,addOut_carry__5_i_4__10_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_1__10
       (.I0(mul_intermediate__0[27]),
        .I1(mul_intermediate_0[27]),
        .O(addOut_carry__5_i_1__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_2__10
       (.I0(mul_intermediate__0[26]),
        .I1(mul_intermediate_0[26]),
        .O(addOut_carry__5_i_2__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_3__10
       (.I0(mul_intermediate__0[25]),
        .I1(mul_intermediate_0[25]),
        .O(addOut_carry__5_i_3__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_4__10
       (.I0(mul_intermediate__0[24]),
        .I1(mul_intermediate_0[24]),
        .O(addOut_carry__5_i_4__10_n_0));
  CARRY4 addOut_carry__6
       (.CI(addOut_carry__5_n_0),
        .CO({addOut_carry__6_n_0,addOut_carry__6_n_1,addOut_carry__6_n_2,addOut_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[31:28]),
        .O(\axi_rdata_reg[15] [31:28]),
        .S({addOut_carry__6_i_1__10_n_0,addOut_carry__6_i_2__10_n_0,addOut_carry__6_i_3__10_n_0,addOut_carry__6_i_4__10_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_1__10
       (.I0(mul_intermediate__0[31]),
        .I1(mul_intermediate_0[31]),
        .O(addOut_carry__6_i_1__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_2__10
       (.I0(mul_intermediate__0[30]),
        .I1(mul_intermediate_0[30]),
        .O(addOut_carry__6_i_2__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_3__10
       (.I0(mul_intermediate__0[29]),
        .I1(mul_intermediate_0[29]),
        .O(addOut_carry__6_i_3__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_4__10
       (.I0(mul_intermediate__0[28]),
        .I1(mul_intermediate_0[28]),
        .O(addOut_carry__6_i_4__10_n_0));
  CARRY4 addOut_carry__7
       (.CI(addOut_carry__6_n_0),
        .CO({addOut_carry__7_n_0,addOut_carry__7_n_1,addOut_carry__7_n_2,addOut_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[35:32]),
        .O(\axi_rdata_reg[15] [35:32]),
        .S({addOut_carry__7_i_1__10_n_0,addOut_carry__7_i_2__10_n_0,addOut_carry__7_i_3__10_n_0,addOut_carry__7_i_4__10_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_1__10
       (.I0(mul_intermediate__0[35]),
        .I1(mul_intermediate_0[35]),
        .O(addOut_carry__7_i_1__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_2__10
       (.I0(mul_intermediate__0[34]),
        .I1(mul_intermediate_0[34]),
        .O(addOut_carry__7_i_2__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_3__10
       (.I0(mul_intermediate__0[33]),
        .I1(mul_intermediate_0[33]),
        .O(addOut_carry__7_i_3__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_4__10
       (.I0(mul_intermediate__0[32]),
        .I1(mul_intermediate_0[32]),
        .O(addOut_carry__7_i_4__10_n_0));
  CARRY4 addOut_carry__8
       (.CI(addOut_carry__7_n_0),
        .CO({addOut_carry__8_n_0,addOut_carry__8_n_1,addOut_carry__8_n_2,addOut_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[39:36]),
        .O(\axi_rdata_reg[15] [39:36]),
        .S({addOut_carry__8_i_1__10_n_0,addOut_carry__8_i_2__10_n_0,addOut_carry__8_i_3__10_n_0,addOut_carry__8_i_4__10_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_1__10
       (.I0(mul_intermediate__0[39]),
        .I1(mul_intermediate_0[39]),
        .O(addOut_carry__8_i_1__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_2__10
       (.I0(mul_intermediate__0[38]),
        .I1(mul_intermediate_0[38]),
        .O(addOut_carry__8_i_2__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_3__10
       (.I0(mul_intermediate__0[37]),
        .I1(mul_intermediate_0[37]),
        .O(addOut_carry__8_i_3__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_4__10
       (.I0(mul_intermediate__0[36]),
        .I1(mul_intermediate_0[36]),
        .O(addOut_carry__8_i_4__10_n_0));
  CARRY4 addOut_carry__9
       (.CI(addOut_carry__8_n_0),
        .CO({addOut_carry__9_n_0,addOut_carry__9_n_1,addOut_carry__9_n_2,addOut_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({mul_intermediate_0[42],DI,mul_intermediate__0[41:40]}),
        .O(\axi_rdata_reg[15] [43:40]),
        .S({S,addOut_carry__9_i_4__10_n_0,addOut_carry__9_i_5__9_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    addOut_carry__9_i_1__11
       (.I0(\axi_rdata_reg[15] [42]),
        .O(\axi_rdata_reg[15]_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__9_i_2__11
       (.I0(\axi_rdata_reg[15] [42]),
        .I1(\axi_rdata_reg[15] [43]),
        .O(\axi_rdata_reg[15]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_3__11
       (.I0(\axi_rdata_reg[15] [42]),
        .I1(mul_intermediate_3),
        .O(\axi_rdata_reg[15]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_4__10
       (.I0(mul_intermediate__0[41]),
        .I1(mul_intermediate_0[41]),
        .O(addOut_carry__9_i_4__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_5__9
       (.I0(mul_intermediate__0[40]),
        .I1(mul_intermediate_0[40]),
        .O(addOut_carry__9_i_5__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_1__10
       (.I0(mul_intermediate__0[3]),
        .I1(mul_intermediate_0[3]),
        .O(addOut_carry_i_1__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_2__10
       (.I0(mul_intermediate__0[2]),
        .I1(mul_intermediate_0[2]),
        .O(addOut_carry_i_2__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_3__10
       (.I0(mul_intermediate__0[1]),
        .I1(mul_intermediate_0[1]),
        .O(addOut_carry_i_3__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_4__10
       (.I0(mul_intermediate__0[0]),
        .I1(mul_intermediate_0[0]),
        .O(addOut_carry_i_4__10_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_intermediate
       (.A({Q[24],Q[24],Q[24],Q[24],Q[24],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_intermediate_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(coef_bus),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_intermediate_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_intermediate_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_intermediate_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_intermediate_P_UNCONNECTED[47:43],P,mul_intermediate__0}),
        .PATTERNBDETECT(NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_intermediate_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_intermediate_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "FIR_block_V2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_20
   (\axi_rdata_reg[15] ,
    \axi_rdata_reg[15]_0 ,
    S,
    \axi_rdata_reg[15]_1 ,
    \axi_rdata_reg[16] ,
    DI,
    Q,
    coef_bus,
    \Q_buf_reg[24]_0 ,
    mul_intermediate_0,
    mul_intermediate_1,
    mul_intermediate_2,
    mul_intermediate_3,
    mul_intermediate_4,
    P,
    en,
    s00_axi_aclk,
    AR);
  output [0:0]\axi_rdata_reg[15] ;
  output [46:0]\axi_rdata_reg[15]_0 ;
  output [1:0]S;
  output [3:0]\axi_rdata_reg[15]_1 ;
  output [0:0]\axi_rdata_reg[16] ;
  output [0:0]DI;
  output [24:0]Q;
  input [17:0]coef_bus;
  input [24:0]\Q_buf_reg[24]_0 ;
  input [46:0]mul_intermediate_0;
  input [0:0]mul_intermediate_1;
  input [1:0]mul_intermediate_2;
  input [3:0]mul_intermediate_3;
  input [0:0]mul_intermediate_4;
  input [0:0]P;
  input en;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]DI;
  wire [0:0]P;
  wire [24:0]Q;
  wire [24:0]\Q_buf_reg[24]_0 ;
  wire [1:0]S;
  wire addOut_carry__0_i_1__27_n_0;
  wire addOut_carry__0_i_2__27_n_0;
  wire addOut_carry__0_i_3__27_n_0;
  wire addOut_carry__0_i_4__27_n_0;
  wire addOut_carry__0_n_0;
  wire addOut_carry__0_n_1;
  wire addOut_carry__0_n_2;
  wire addOut_carry__0_n_3;
  wire addOut_carry__10_n_0;
  wire addOut_carry__10_n_1;
  wire addOut_carry__10_n_2;
  wire addOut_carry__10_n_3;
  wire addOut_carry__1_i_1__27_n_0;
  wire addOut_carry__1_i_2__27_n_0;
  wire addOut_carry__1_i_3__27_n_0;
  wire addOut_carry__1_i_4__27_n_0;
  wire addOut_carry__1_n_0;
  wire addOut_carry__1_n_1;
  wire addOut_carry__1_n_2;
  wire addOut_carry__1_n_3;
  wire addOut_carry__2_i_1__27_n_0;
  wire addOut_carry__2_i_2__27_n_0;
  wire addOut_carry__2_i_3__27_n_0;
  wire addOut_carry__2_i_4__27_n_0;
  wire addOut_carry__2_n_0;
  wire addOut_carry__2_n_1;
  wire addOut_carry__2_n_2;
  wire addOut_carry__2_n_3;
  wire addOut_carry__3_i_1__27_n_0;
  wire addOut_carry__3_i_2__27_n_0;
  wire addOut_carry__3_i_3__27_n_0;
  wire addOut_carry__3_i_4__27_n_0;
  wire addOut_carry__3_n_0;
  wire addOut_carry__3_n_1;
  wire addOut_carry__3_n_2;
  wire addOut_carry__3_n_3;
  wire addOut_carry__4_i_1__27_n_0;
  wire addOut_carry__4_i_2__27_n_0;
  wire addOut_carry__4_i_3__27_n_0;
  wire addOut_carry__4_i_4__27_n_0;
  wire addOut_carry__4_n_0;
  wire addOut_carry__4_n_1;
  wire addOut_carry__4_n_2;
  wire addOut_carry__4_n_3;
  wire addOut_carry__5_i_1__27_n_0;
  wire addOut_carry__5_i_2__27_n_0;
  wire addOut_carry__5_i_3__27_n_0;
  wire addOut_carry__5_i_4__27_n_0;
  wire addOut_carry__5_n_0;
  wire addOut_carry__5_n_1;
  wire addOut_carry__5_n_2;
  wire addOut_carry__5_n_3;
  wire addOut_carry__6_i_1__27_n_0;
  wire addOut_carry__6_i_2__27_n_0;
  wire addOut_carry__6_i_3__27_n_0;
  wire addOut_carry__6_i_4__27_n_0;
  wire addOut_carry__6_n_0;
  wire addOut_carry__6_n_1;
  wire addOut_carry__6_n_2;
  wire addOut_carry__6_n_3;
  wire addOut_carry__7_i_1__27_n_0;
  wire addOut_carry__7_i_2__27_n_0;
  wire addOut_carry__7_i_3__27_n_0;
  wire addOut_carry__7_i_4__27_n_0;
  wire addOut_carry__7_n_0;
  wire addOut_carry__7_n_1;
  wire addOut_carry__7_n_2;
  wire addOut_carry__7_n_3;
  wire addOut_carry__8_i_1__27_n_0;
  wire addOut_carry__8_i_2__27_n_0;
  wire addOut_carry__8_i_3__27_n_0;
  wire addOut_carry__8_i_4__27_n_0;
  wire addOut_carry__8_n_0;
  wire addOut_carry__8_n_1;
  wire addOut_carry__8_n_2;
  wire addOut_carry__8_n_3;
  wire addOut_carry__9_i_4__27_n_0;
  wire addOut_carry__9_i_5__26_n_0;
  wire addOut_carry__9_n_0;
  wire addOut_carry__9_n_1;
  wire addOut_carry__9_n_2;
  wire addOut_carry__9_n_3;
  wire addOut_carry_i_1__27_n_0;
  wire addOut_carry_i_2__27_n_0;
  wire addOut_carry_i_3__27_n_0;
  wire addOut_carry_i_4__27_n_0;
  wire addOut_carry_n_0;
  wire addOut_carry_n_1;
  wire addOut_carry_n_2;
  wire addOut_carry_n_3;
  wire [48:47]\add_bus[30]_67 ;
  wire [0:0]\axi_rdata_reg[15] ;
  wire [46:0]\axi_rdata_reg[15]_0 ;
  wire [3:0]\axi_rdata_reg[15]_1 ;
  wire [0:0]\axi_rdata_reg[16] ;
  wire [17:0]coef_bus;
  wire en;
  wire [46:0]mul_intermediate_0;
  wire [0:0]mul_intermediate_1;
  wire [1:0]mul_intermediate_2;
  wire [3:0]mul_intermediate_3;
  wire [0:0]mul_intermediate_4;
  wire [41:0]mul_intermediate__0;
  wire s00_axi_aclk;
  wire [3:0]NLW_addOut_carry__11_CO_UNCONNECTED;
  wire [3:1]NLW_addOut_carry__11_O_UNCONNECTED;
  wire NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_intermediate_OVERFLOW_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_intermediate_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_intermediate_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_intermediate_CARRYOUT_UNCONNECTED;
  wire [47:43]NLW_mul_intermediate_P_UNCONNECTED;
  wire [47:0]NLW_mul_intermediate_PCOUT_UNCONNECTED;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [0]),
        .Q(Q[0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [10]),
        .Q(Q[10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [11]),
        .Q(Q[11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [12]),
        .Q(Q[12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [13]),
        .Q(Q[13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [14]),
        .Q(Q[14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [15]),
        .Q(Q[15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [16]),
        .Q(Q[16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [17]),
        .Q(Q[17]));
  FDCE \Q_buf_reg[18] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [18]),
        .Q(Q[18]));
  FDCE \Q_buf_reg[19] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [19]),
        .Q(Q[19]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [1]),
        .Q(Q[1]));
  FDCE \Q_buf_reg[20] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [20]),
        .Q(Q[20]));
  FDCE \Q_buf_reg[21] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [21]),
        .Q(Q[21]));
  FDCE \Q_buf_reg[22] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [22]),
        .Q(Q[22]));
  FDCE \Q_buf_reg[23] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [23]),
        .Q(Q[23]));
  FDCE \Q_buf_reg[24] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [24]),
        .Q(Q[24]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [2]),
        .Q(Q[2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [3]),
        .Q(Q[3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [4]),
        .Q(Q[4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [5]),
        .Q(Q[5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [6]),
        .Q(Q[6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [7]),
        .Q(Q[7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [8]),
        .Q(Q[8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [9]),
        .Q(Q[9]));
  CARRY4 addOut_carry
       (.CI(1'b0),
        .CO({addOut_carry_n_0,addOut_carry_n_1,addOut_carry_n_2,addOut_carry_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[3:0]),
        .O(\axi_rdata_reg[15]_0 [3:0]),
        .S({addOut_carry_i_1__27_n_0,addOut_carry_i_2__27_n_0,addOut_carry_i_3__27_n_0,addOut_carry_i_4__27_n_0}));
  CARRY4 addOut_carry__0
       (.CI(addOut_carry_n_0),
        .CO({addOut_carry__0_n_0,addOut_carry__0_n_1,addOut_carry__0_n_2,addOut_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[7:4]),
        .O(\axi_rdata_reg[15]_0 [7:4]),
        .S({addOut_carry__0_i_1__27_n_0,addOut_carry__0_i_2__27_n_0,addOut_carry__0_i_3__27_n_0,addOut_carry__0_i_4__27_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_1__27
       (.I0(mul_intermediate__0[7]),
        .I1(mul_intermediate_0[7]),
        .O(addOut_carry__0_i_1__27_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_2__27
       (.I0(mul_intermediate__0[6]),
        .I1(mul_intermediate_0[6]),
        .O(addOut_carry__0_i_2__27_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_3__27
       (.I0(mul_intermediate__0[5]),
        .I1(mul_intermediate_0[5]),
        .O(addOut_carry__0_i_3__27_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_4__27
       (.I0(mul_intermediate__0[4]),
        .I1(mul_intermediate_0[4]),
        .O(addOut_carry__0_i_4__27_n_0));
  CARRY4 addOut_carry__1
       (.CI(addOut_carry__0_n_0),
        .CO({addOut_carry__1_n_0,addOut_carry__1_n_1,addOut_carry__1_n_2,addOut_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[11:8]),
        .O(\axi_rdata_reg[15]_0 [11:8]),
        .S({addOut_carry__1_i_1__27_n_0,addOut_carry__1_i_2__27_n_0,addOut_carry__1_i_3__27_n_0,addOut_carry__1_i_4__27_n_0}));
  CARRY4 addOut_carry__10
       (.CI(addOut_carry__9_n_0),
        .CO({addOut_carry__10_n_0,addOut_carry__10_n_1,addOut_carry__10_n_2,addOut_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate_0[46:43]),
        .O({\add_bus[30]_67 [47],\axi_rdata_reg[15]_0 [46:44]}),
        .S(mul_intermediate_3));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_1__26
       (.I0(\axi_rdata_reg[15]_0 [46]),
        .I1(\add_bus[30]_67 [47]),
        .O(\axi_rdata_reg[15]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_2__26
       (.I0(\axi_rdata_reg[15]_0 [45]),
        .I1(\axi_rdata_reg[15]_0 [46]),
        .O(\axi_rdata_reg[15]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_3__24
       (.I0(\axi_rdata_reg[15]_0 [44]),
        .I1(\axi_rdata_reg[15]_0 [45]),
        .O(\axi_rdata_reg[15]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_4__23
       (.I0(\axi_rdata_reg[15]_0 [43]),
        .I1(\axi_rdata_reg[15]_0 [44]),
        .O(\axi_rdata_reg[15]_1 [0]));
  CARRY4 addOut_carry__11
       (.CI(addOut_carry__10_n_0),
        .CO(NLW_addOut_carry__11_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_addOut_carry__11_O_UNCONNECTED[3:1],\add_bus[30]_67 [48]}),
        .S({1'b0,1'b0,1'b0,mul_intermediate_4}));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__11_i_1__22
       (.I0(\add_bus[30]_67 [47]),
        .I1(\add_bus[30]_67 [48]),
        .O(\axi_rdata_reg[16] ));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_1__27
       (.I0(mul_intermediate__0[11]),
        .I1(mul_intermediate_0[11]),
        .O(addOut_carry__1_i_1__27_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_2__27
       (.I0(mul_intermediate__0[10]),
        .I1(mul_intermediate_0[10]),
        .O(addOut_carry__1_i_2__27_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_3__27
       (.I0(mul_intermediate__0[9]),
        .I1(mul_intermediate_0[9]),
        .O(addOut_carry__1_i_3__27_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_4__27
       (.I0(mul_intermediate__0[8]),
        .I1(mul_intermediate_0[8]),
        .O(addOut_carry__1_i_4__27_n_0));
  CARRY4 addOut_carry__2
       (.CI(addOut_carry__1_n_0),
        .CO({addOut_carry__2_n_0,addOut_carry__2_n_1,addOut_carry__2_n_2,addOut_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[15:12]),
        .O(\axi_rdata_reg[15]_0 [15:12]),
        .S({addOut_carry__2_i_1__27_n_0,addOut_carry__2_i_2__27_n_0,addOut_carry__2_i_3__27_n_0,addOut_carry__2_i_4__27_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_1__27
       (.I0(mul_intermediate__0[15]),
        .I1(mul_intermediate_0[15]),
        .O(addOut_carry__2_i_1__27_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_2__27
       (.I0(mul_intermediate__0[14]),
        .I1(mul_intermediate_0[14]),
        .O(addOut_carry__2_i_2__27_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_3__27
       (.I0(mul_intermediate__0[13]),
        .I1(mul_intermediate_0[13]),
        .O(addOut_carry__2_i_3__27_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_4__27
       (.I0(mul_intermediate__0[12]),
        .I1(mul_intermediate_0[12]),
        .O(addOut_carry__2_i_4__27_n_0));
  CARRY4 addOut_carry__3
       (.CI(addOut_carry__2_n_0),
        .CO({addOut_carry__3_n_0,addOut_carry__3_n_1,addOut_carry__3_n_2,addOut_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[19:16]),
        .O(\axi_rdata_reg[15]_0 [19:16]),
        .S({addOut_carry__3_i_1__27_n_0,addOut_carry__3_i_2__27_n_0,addOut_carry__3_i_3__27_n_0,addOut_carry__3_i_4__27_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_1__27
       (.I0(mul_intermediate__0[19]),
        .I1(mul_intermediate_0[19]),
        .O(addOut_carry__3_i_1__27_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_2__27
       (.I0(mul_intermediate__0[18]),
        .I1(mul_intermediate_0[18]),
        .O(addOut_carry__3_i_2__27_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_3__27
       (.I0(mul_intermediate__0[17]),
        .I1(mul_intermediate_0[17]),
        .O(addOut_carry__3_i_3__27_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_4__27
       (.I0(mul_intermediate__0[16]),
        .I1(mul_intermediate_0[16]),
        .O(addOut_carry__3_i_4__27_n_0));
  CARRY4 addOut_carry__4
       (.CI(addOut_carry__3_n_0),
        .CO({addOut_carry__4_n_0,addOut_carry__4_n_1,addOut_carry__4_n_2,addOut_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[23:20]),
        .O(\axi_rdata_reg[15]_0 [23:20]),
        .S({addOut_carry__4_i_1__27_n_0,addOut_carry__4_i_2__27_n_0,addOut_carry__4_i_3__27_n_0,addOut_carry__4_i_4__27_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_1__27
       (.I0(mul_intermediate__0[23]),
        .I1(mul_intermediate_0[23]),
        .O(addOut_carry__4_i_1__27_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_2__27
       (.I0(mul_intermediate__0[22]),
        .I1(mul_intermediate_0[22]),
        .O(addOut_carry__4_i_2__27_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_3__27
       (.I0(mul_intermediate__0[21]),
        .I1(mul_intermediate_0[21]),
        .O(addOut_carry__4_i_3__27_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_4__27
       (.I0(mul_intermediate__0[20]),
        .I1(mul_intermediate_0[20]),
        .O(addOut_carry__4_i_4__27_n_0));
  CARRY4 addOut_carry__5
       (.CI(addOut_carry__4_n_0),
        .CO({addOut_carry__5_n_0,addOut_carry__5_n_1,addOut_carry__5_n_2,addOut_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[27:24]),
        .O(\axi_rdata_reg[15]_0 [27:24]),
        .S({addOut_carry__5_i_1__27_n_0,addOut_carry__5_i_2__27_n_0,addOut_carry__5_i_3__27_n_0,addOut_carry__5_i_4__27_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_1__27
       (.I0(mul_intermediate__0[27]),
        .I1(mul_intermediate_0[27]),
        .O(addOut_carry__5_i_1__27_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_2__27
       (.I0(mul_intermediate__0[26]),
        .I1(mul_intermediate_0[26]),
        .O(addOut_carry__5_i_2__27_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_3__27
       (.I0(mul_intermediate__0[25]),
        .I1(mul_intermediate_0[25]),
        .O(addOut_carry__5_i_3__27_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_4__27
       (.I0(mul_intermediate__0[24]),
        .I1(mul_intermediate_0[24]),
        .O(addOut_carry__5_i_4__27_n_0));
  CARRY4 addOut_carry__6
       (.CI(addOut_carry__5_n_0),
        .CO({addOut_carry__6_n_0,addOut_carry__6_n_1,addOut_carry__6_n_2,addOut_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[31:28]),
        .O(\axi_rdata_reg[15]_0 [31:28]),
        .S({addOut_carry__6_i_1__27_n_0,addOut_carry__6_i_2__27_n_0,addOut_carry__6_i_3__27_n_0,addOut_carry__6_i_4__27_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_1__27
       (.I0(mul_intermediate__0[31]),
        .I1(mul_intermediate_0[31]),
        .O(addOut_carry__6_i_1__27_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_2__27
       (.I0(mul_intermediate__0[30]),
        .I1(mul_intermediate_0[30]),
        .O(addOut_carry__6_i_2__27_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_3__27
       (.I0(mul_intermediate__0[29]),
        .I1(mul_intermediate_0[29]),
        .O(addOut_carry__6_i_3__27_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_4__27
       (.I0(mul_intermediate__0[28]),
        .I1(mul_intermediate_0[28]),
        .O(addOut_carry__6_i_4__27_n_0));
  CARRY4 addOut_carry__7
       (.CI(addOut_carry__6_n_0),
        .CO({addOut_carry__7_n_0,addOut_carry__7_n_1,addOut_carry__7_n_2,addOut_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[35:32]),
        .O(\axi_rdata_reg[15]_0 [35:32]),
        .S({addOut_carry__7_i_1__27_n_0,addOut_carry__7_i_2__27_n_0,addOut_carry__7_i_3__27_n_0,addOut_carry__7_i_4__27_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_1__27
       (.I0(mul_intermediate__0[35]),
        .I1(mul_intermediate_0[35]),
        .O(addOut_carry__7_i_1__27_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_2__27
       (.I0(mul_intermediate__0[34]),
        .I1(mul_intermediate_0[34]),
        .O(addOut_carry__7_i_2__27_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_3__27
       (.I0(mul_intermediate__0[33]),
        .I1(mul_intermediate_0[33]),
        .O(addOut_carry__7_i_3__27_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_4__27
       (.I0(mul_intermediate__0[32]),
        .I1(mul_intermediate_0[32]),
        .O(addOut_carry__7_i_4__27_n_0));
  CARRY4 addOut_carry__8
       (.CI(addOut_carry__7_n_0),
        .CO({addOut_carry__8_n_0,addOut_carry__8_n_1,addOut_carry__8_n_2,addOut_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[39:36]),
        .O(\axi_rdata_reg[15]_0 [39:36]),
        .S({addOut_carry__8_i_1__27_n_0,addOut_carry__8_i_2__27_n_0,addOut_carry__8_i_3__27_n_0,addOut_carry__8_i_4__27_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_1__27
       (.I0(mul_intermediate__0[39]),
        .I1(mul_intermediate_0[39]),
        .O(addOut_carry__8_i_1__27_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_2__27
       (.I0(mul_intermediate__0[38]),
        .I1(mul_intermediate_0[38]),
        .O(addOut_carry__8_i_2__27_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_3__27
       (.I0(mul_intermediate__0[37]),
        .I1(mul_intermediate_0[37]),
        .O(addOut_carry__8_i_3__27_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_4__27
       (.I0(mul_intermediate__0[36]),
        .I1(mul_intermediate_0[36]),
        .O(addOut_carry__8_i_4__27_n_0));
  CARRY4 addOut_carry__9
       (.CI(addOut_carry__8_n_0),
        .CO({addOut_carry__9_n_0,addOut_carry__9_n_1,addOut_carry__9_n_2,addOut_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({mul_intermediate_0[42],mul_intermediate_1,mul_intermediate__0[41:40]}),
        .O(\axi_rdata_reg[15]_0 [43:40]),
        .S({mul_intermediate_2,addOut_carry__9_i_4__27_n_0,addOut_carry__9_i_5__26_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    addOut_carry__9_i_1__28
       (.I0(\axi_rdata_reg[15]_0 [42]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__9_i_2__28
       (.I0(\axi_rdata_reg[15]_0 [42]),
        .I1(\axi_rdata_reg[15]_0 [43]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_3__28
       (.I0(\axi_rdata_reg[15]_0 [42]),
        .I1(P),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_4__27
       (.I0(mul_intermediate__0[41]),
        .I1(mul_intermediate_0[41]),
        .O(addOut_carry__9_i_4__27_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_5__26
       (.I0(mul_intermediate__0[40]),
        .I1(mul_intermediate_0[40]),
        .O(addOut_carry__9_i_5__26_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_1__27
       (.I0(mul_intermediate__0[3]),
        .I1(mul_intermediate_0[3]),
        .O(addOut_carry_i_1__27_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_2__27
       (.I0(mul_intermediate__0[2]),
        .I1(mul_intermediate_0[2]),
        .O(addOut_carry_i_2__27_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_3__27
       (.I0(mul_intermediate__0[1]),
        .I1(mul_intermediate_0[1]),
        .O(addOut_carry_i_3__27_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_4__27
       (.I0(mul_intermediate__0[0]),
        .I1(mul_intermediate_0[0]),
        .O(addOut_carry_i_4__27_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_intermediate
       (.A({\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_intermediate_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(coef_bus),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_intermediate_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_intermediate_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_intermediate_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_intermediate_P_UNCONNECTED[47:43],\axi_rdata_reg[15] ,mul_intermediate__0}),
        .PATTERNBDETECT(NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_intermediate_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_intermediate_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "FIR_block_V2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_21
   (P,
    \add_bus[3]_40 ,
    S,
    \axi_rdata_reg[15] ,
    DI,
    Q,
    coef_bus,
    \Q_buf_reg[24]_0 ,
    \add_bus[2]_39 ,
    mul_intermediate_0,
    mul_intermediate_1,
    mul_intermediate_2,
    en,
    s00_axi_aclk,
    AR);
  output [0:0]P;
  output [43:0]\add_bus[3]_40 ;
  output [1:0]S;
  output [0:0]\axi_rdata_reg[15] ;
  output [0:0]DI;
  output [24:0]Q;
  input [17:0]coef_bus;
  input [24:0]\Q_buf_reg[24]_0 ;
  input [42:0]\add_bus[2]_39 ;
  input [0:0]mul_intermediate_0;
  input [1:0]mul_intermediate_1;
  input [0:0]mul_intermediate_2;
  input en;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]DI;
  wire [0:0]P;
  wire [24:0]Q;
  wire [24:0]\Q_buf_reg[24]_0 ;
  wire [1:0]S;
  wire addOut_carry__0_i_1__0_n_0;
  wire addOut_carry__0_i_2__0_n_0;
  wire addOut_carry__0_i_3__0_n_0;
  wire addOut_carry__0_i_4__0_n_0;
  wire addOut_carry__0_n_0;
  wire addOut_carry__0_n_1;
  wire addOut_carry__0_n_2;
  wire addOut_carry__0_n_3;
  wire addOut_carry__10_i_2_n_3;
  wire addOut_carry__1_i_1__0_n_0;
  wire addOut_carry__1_i_2__0_n_0;
  wire addOut_carry__1_i_3__0_n_0;
  wire addOut_carry__1_i_4__0_n_0;
  wire addOut_carry__1_n_0;
  wire addOut_carry__1_n_1;
  wire addOut_carry__1_n_2;
  wire addOut_carry__1_n_3;
  wire addOut_carry__2_i_1__0_n_0;
  wire addOut_carry__2_i_2__0_n_0;
  wire addOut_carry__2_i_3__0_n_0;
  wire addOut_carry__2_i_4__0_n_0;
  wire addOut_carry__2_n_0;
  wire addOut_carry__2_n_1;
  wire addOut_carry__2_n_2;
  wire addOut_carry__2_n_3;
  wire addOut_carry__3_i_1__0_n_0;
  wire addOut_carry__3_i_2__0_n_0;
  wire addOut_carry__3_i_3__0_n_0;
  wire addOut_carry__3_i_4__0_n_0;
  wire addOut_carry__3_n_0;
  wire addOut_carry__3_n_1;
  wire addOut_carry__3_n_2;
  wire addOut_carry__3_n_3;
  wire addOut_carry__4_i_1__0_n_0;
  wire addOut_carry__4_i_2__0_n_0;
  wire addOut_carry__4_i_3__0_n_0;
  wire addOut_carry__4_i_4__0_n_0;
  wire addOut_carry__4_n_0;
  wire addOut_carry__4_n_1;
  wire addOut_carry__4_n_2;
  wire addOut_carry__4_n_3;
  wire addOut_carry__5_i_1__0_n_0;
  wire addOut_carry__5_i_2__0_n_0;
  wire addOut_carry__5_i_3__0_n_0;
  wire addOut_carry__5_i_4__0_n_0;
  wire addOut_carry__5_n_0;
  wire addOut_carry__5_n_1;
  wire addOut_carry__5_n_2;
  wire addOut_carry__5_n_3;
  wire addOut_carry__6_i_1__0_n_0;
  wire addOut_carry__6_i_2__0_n_0;
  wire addOut_carry__6_i_3__0_n_0;
  wire addOut_carry__6_i_4__0_n_0;
  wire addOut_carry__6_n_0;
  wire addOut_carry__6_n_1;
  wire addOut_carry__6_n_2;
  wire addOut_carry__6_n_3;
  wire addOut_carry__7_i_1__0_n_0;
  wire addOut_carry__7_i_2__0_n_0;
  wire addOut_carry__7_i_3__0_n_0;
  wire addOut_carry__7_i_4__0_n_0;
  wire addOut_carry__7_n_0;
  wire addOut_carry__7_n_1;
  wire addOut_carry__7_n_2;
  wire addOut_carry__7_n_3;
  wire addOut_carry__8_i_1__0_n_0;
  wire addOut_carry__8_i_2__0_n_0;
  wire addOut_carry__8_i_3__0_n_0;
  wire addOut_carry__8_i_4__0_n_0;
  wire addOut_carry__8_n_0;
  wire addOut_carry__8_n_1;
  wire addOut_carry__8_n_2;
  wire addOut_carry__8_n_3;
  wire addOut_carry__9_i_4__0_n_0;
  wire addOut_carry__9_i_5_n_0;
  wire addOut_carry__9_n_0;
  wire addOut_carry__9_n_1;
  wire addOut_carry__9_n_2;
  wire addOut_carry__9_n_3;
  wire addOut_carry_i_1__0_n_0;
  wire addOut_carry_i_2__0_n_0;
  wire addOut_carry_i_3__0_n_0;
  wire addOut_carry_i_4__0_n_0;
  wire addOut_carry_n_0;
  wire addOut_carry_n_1;
  wire addOut_carry_n_2;
  wire addOut_carry_n_3;
  wire [42:0]\add_bus[2]_39 ;
  wire [43:0]\add_bus[3]_40 ;
  wire [0:0]\axi_rdata_reg[15] ;
  wire [17:0]coef_bus;
  wire en;
  wire [0:0]mul_intermediate_0;
  wire [1:0]mul_intermediate_1;
  wire [0:0]mul_intermediate_2;
  wire [41:0]mul_intermediate__0;
  wire s00_axi_aclk;
  wire [3:1]NLW_addOut_carry__10_i_2_CO_UNCONNECTED;
  wire [3:0]NLW_addOut_carry__10_i_2_O_UNCONNECTED;
  wire NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_intermediate_OVERFLOW_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_intermediate_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_intermediate_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_intermediate_CARRYOUT_UNCONNECTED;
  wire [47:43]NLW_mul_intermediate_P_UNCONNECTED;
  wire [47:0]NLW_mul_intermediate_PCOUT_UNCONNECTED;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [0]),
        .Q(Q[0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [10]),
        .Q(Q[10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [11]),
        .Q(Q[11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [12]),
        .Q(Q[12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [13]),
        .Q(Q[13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [14]),
        .Q(Q[14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [15]),
        .Q(Q[15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [16]),
        .Q(Q[16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [17]),
        .Q(Q[17]));
  FDCE \Q_buf_reg[18] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [18]),
        .Q(Q[18]));
  FDCE \Q_buf_reg[19] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [19]),
        .Q(Q[19]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [1]),
        .Q(Q[1]));
  FDCE \Q_buf_reg[20] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [20]),
        .Q(Q[20]));
  FDCE \Q_buf_reg[21] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [21]),
        .Q(Q[21]));
  FDCE \Q_buf_reg[22] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [22]),
        .Q(Q[22]));
  FDCE \Q_buf_reg[23] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [23]),
        .Q(Q[23]));
  FDCE \Q_buf_reg[24] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [24]),
        .Q(Q[24]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [2]),
        .Q(Q[2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [3]),
        .Q(Q[3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [4]),
        .Q(Q[4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [5]),
        .Q(Q[5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [6]),
        .Q(Q[6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [7]),
        .Q(Q[7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [8]),
        .Q(Q[8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [9]),
        .Q(Q[9]));
  CARRY4 addOut_carry
       (.CI(1'b0),
        .CO({addOut_carry_n_0,addOut_carry_n_1,addOut_carry_n_2,addOut_carry_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[3:0]),
        .O(\add_bus[3]_40 [3:0]),
        .S({addOut_carry_i_1__0_n_0,addOut_carry_i_2__0_n_0,addOut_carry_i_3__0_n_0,addOut_carry_i_4__0_n_0}));
  CARRY4 addOut_carry__0
       (.CI(addOut_carry_n_0),
        .CO({addOut_carry__0_n_0,addOut_carry__0_n_1,addOut_carry__0_n_2,addOut_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[7:4]),
        .O(\add_bus[3]_40 [7:4]),
        .S({addOut_carry__0_i_1__0_n_0,addOut_carry__0_i_2__0_n_0,addOut_carry__0_i_3__0_n_0,addOut_carry__0_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_1__0
       (.I0(mul_intermediate__0[7]),
        .I1(\add_bus[2]_39 [7]),
        .O(addOut_carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_2__0
       (.I0(mul_intermediate__0[6]),
        .I1(\add_bus[2]_39 [6]),
        .O(addOut_carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_3__0
       (.I0(mul_intermediate__0[5]),
        .I1(\add_bus[2]_39 [5]),
        .O(addOut_carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_4__0
       (.I0(mul_intermediate__0[4]),
        .I1(\add_bus[2]_39 [4]),
        .O(addOut_carry__0_i_4__0_n_0));
  CARRY4 addOut_carry__1
       (.CI(addOut_carry__0_n_0),
        .CO({addOut_carry__1_n_0,addOut_carry__1_n_1,addOut_carry__1_n_2,addOut_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[11:8]),
        .O(\add_bus[3]_40 [11:8]),
        .S({addOut_carry__1_i_1__0_n_0,addOut_carry__1_i_2__0_n_0,addOut_carry__1_i_3__0_n_0,addOut_carry__1_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__10_i_1
       (.I0(\add_bus[3]_40 [43]),
        .I1(addOut_carry__10_i_2_n_3),
        .O(\axi_rdata_reg[15] ));
  CARRY4 addOut_carry__10_i_2
       (.CI(addOut_carry__9_n_0),
        .CO({NLW_addOut_carry__10_i_2_CO_UNCONNECTED[3:1],addOut_carry__10_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_addOut_carry__10_i_2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_1__0
       (.I0(mul_intermediate__0[11]),
        .I1(\add_bus[2]_39 [11]),
        .O(addOut_carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_2__0
       (.I0(mul_intermediate__0[10]),
        .I1(\add_bus[2]_39 [10]),
        .O(addOut_carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_3__0
       (.I0(mul_intermediate__0[9]),
        .I1(\add_bus[2]_39 [9]),
        .O(addOut_carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_4__0
       (.I0(mul_intermediate__0[8]),
        .I1(\add_bus[2]_39 [8]),
        .O(addOut_carry__1_i_4__0_n_0));
  CARRY4 addOut_carry__2
       (.CI(addOut_carry__1_n_0),
        .CO({addOut_carry__2_n_0,addOut_carry__2_n_1,addOut_carry__2_n_2,addOut_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[15:12]),
        .O(\add_bus[3]_40 [15:12]),
        .S({addOut_carry__2_i_1__0_n_0,addOut_carry__2_i_2__0_n_0,addOut_carry__2_i_3__0_n_0,addOut_carry__2_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_1__0
       (.I0(mul_intermediate__0[15]),
        .I1(\add_bus[2]_39 [15]),
        .O(addOut_carry__2_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_2__0
       (.I0(mul_intermediate__0[14]),
        .I1(\add_bus[2]_39 [14]),
        .O(addOut_carry__2_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_3__0
       (.I0(mul_intermediate__0[13]),
        .I1(\add_bus[2]_39 [13]),
        .O(addOut_carry__2_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_4__0
       (.I0(mul_intermediate__0[12]),
        .I1(\add_bus[2]_39 [12]),
        .O(addOut_carry__2_i_4__0_n_0));
  CARRY4 addOut_carry__3
       (.CI(addOut_carry__2_n_0),
        .CO({addOut_carry__3_n_0,addOut_carry__3_n_1,addOut_carry__3_n_2,addOut_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[19:16]),
        .O(\add_bus[3]_40 [19:16]),
        .S({addOut_carry__3_i_1__0_n_0,addOut_carry__3_i_2__0_n_0,addOut_carry__3_i_3__0_n_0,addOut_carry__3_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_1__0
       (.I0(mul_intermediate__0[19]),
        .I1(\add_bus[2]_39 [19]),
        .O(addOut_carry__3_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_2__0
       (.I0(mul_intermediate__0[18]),
        .I1(\add_bus[2]_39 [18]),
        .O(addOut_carry__3_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_3__0
       (.I0(mul_intermediate__0[17]),
        .I1(\add_bus[2]_39 [17]),
        .O(addOut_carry__3_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_4__0
       (.I0(mul_intermediate__0[16]),
        .I1(\add_bus[2]_39 [16]),
        .O(addOut_carry__3_i_4__0_n_0));
  CARRY4 addOut_carry__4
       (.CI(addOut_carry__3_n_0),
        .CO({addOut_carry__4_n_0,addOut_carry__4_n_1,addOut_carry__4_n_2,addOut_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[23:20]),
        .O(\add_bus[3]_40 [23:20]),
        .S({addOut_carry__4_i_1__0_n_0,addOut_carry__4_i_2__0_n_0,addOut_carry__4_i_3__0_n_0,addOut_carry__4_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_1__0
       (.I0(mul_intermediate__0[23]),
        .I1(\add_bus[2]_39 [23]),
        .O(addOut_carry__4_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_2__0
       (.I0(mul_intermediate__0[22]),
        .I1(\add_bus[2]_39 [22]),
        .O(addOut_carry__4_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_3__0
       (.I0(mul_intermediate__0[21]),
        .I1(\add_bus[2]_39 [21]),
        .O(addOut_carry__4_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_4__0
       (.I0(mul_intermediate__0[20]),
        .I1(\add_bus[2]_39 [20]),
        .O(addOut_carry__4_i_4__0_n_0));
  CARRY4 addOut_carry__5
       (.CI(addOut_carry__4_n_0),
        .CO({addOut_carry__5_n_0,addOut_carry__5_n_1,addOut_carry__5_n_2,addOut_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[27:24]),
        .O(\add_bus[3]_40 [27:24]),
        .S({addOut_carry__5_i_1__0_n_0,addOut_carry__5_i_2__0_n_0,addOut_carry__5_i_3__0_n_0,addOut_carry__5_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_1__0
       (.I0(mul_intermediate__0[27]),
        .I1(\add_bus[2]_39 [27]),
        .O(addOut_carry__5_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_2__0
       (.I0(mul_intermediate__0[26]),
        .I1(\add_bus[2]_39 [26]),
        .O(addOut_carry__5_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_3__0
       (.I0(mul_intermediate__0[25]),
        .I1(\add_bus[2]_39 [25]),
        .O(addOut_carry__5_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_4__0
       (.I0(mul_intermediate__0[24]),
        .I1(\add_bus[2]_39 [24]),
        .O(addOut_carry__5_i_4__0_n_0));
  CARRY4 addOut_carry__6
       (.CI(addOut_carry__5_n_0),
        .CO({addOut_carry__6_n_0,addOut_carry__6_n_1,addOut_carry__6_n_2,addOut_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[31:28]),
        .O(\add_bus[3]_40 [31:28]),
        .S({addOut_carry__6_i_1__0_n_0,addOut_carry__6_i_2__0_n_0,addOut_carry__6_i_3__0_n_0,addOut_carry__6_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_1__0
       (.I0(mul_intermediate__0[31]),
        .I1(\add_bus[2]_39 [31]),
        .O(addOut_carry__6_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_2__0
       (.I0(mul_intermediate__0[30]),
        .I1(\add_bus[2]_39 [30]),
        .O(addOut_carry__6_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_3__0
       (.I0(mul_intermediate__0[29]),
        .I1(\add_bus[2]_39 [29]),
        .O(addOut_carry__6_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_4__0
       (.I0(mul_intermediate__0[28]),
        .I1(\add_bus[2]_39 [28]),
        .O(addOut_carry__6_i_4__0_n_0));
  CARRY4 addOut_carry__7
       (.CI(addOut_carry__6_n_0),
        .CO({addOut_carry__7_n_0,addOut_carry__7_n_1,addOut_carry__7_n_2,addOut_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[35:32]),
        .O(\add_bus[3]_40 [35:32]),
        .S({addOut_carry__7_i_1__0_n_0,addOut_carry__7_i_2__0_n_0,addOut_carry__7_i_3__0_n_0,addOut_carry__7_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_1__0
       (.I0(mul_intermediate__0[35]),
        .I1(\add_bus[2]_39 [35]),
        .O(addOut_carry__7_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_2__0
       (.I0(mul_intermediate__0[34]),
        .I1(\add_bus[2]_39 [34]),
        .O(addOut_carry__7_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_3__0
       (.I0(mul_intermediate__0[33]),
        .I1(\add_bus[2]_39 [33]),
        .O(addOut_carry__7_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_4__0
       (.I0(mul_intermediate__0[32]),
        .I1(\add_bus[2]_39 [32]),
        .O(addOut_carry__7_i_4__0_n_0));
  CARRY4 addOut_carry__8
       (.CI(addOut_carry__7_n_0),
        .CO({addOut_carry__8_n_0,addOut_carry__8_n_1,addOut_carry__8_n_2,addOut_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[39:36]),
        .O(\add_bus[3]_40 [39:36]),
        .S({addOut_carry__8_i_1__0_n_0,addOut_carry__8_i_2__0_n_0,addOut_carry__8_i_3__0_n_0,addOut_carry__8_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_1__0
       (.I0(mul_intermediate__0[39]),
        .I1(\add_bus[2]_39 [39]),
        .O(addOut_carry__8_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_2__0
       (.I0(mul_intermediate__0[38]),
        .I1(\add_bus[2]_39 [38]),
        .O(addOut_carry__8_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_3__0
       (.I0(mul_intermediate__0[37]),
        .I1(\add_bus[2]_39 [37]),
        .O(addOut_carry__8_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_4__0
       (.I0(mul_intermediate__0[36]),
        .I1(\add_bus[2]_39 [36]),
        .O(addOut_carry__8_i_4__0_n_0));
  CARRY4 addOut_carry__9
       (.CI(addOut_carry__8_n_0),
        .CO({addOut_carry__9_n_0,addOut_carry__9_n_1,addOut_carry__9_n_2,addOut_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({\add_bus[2]_39 [42],mul_intermediate_0,mul_intermediate__0[41:40]}),
        .O(\add_bus[3]_40 [43:40]),
        .S({mul_intermediate_1,addOut_carry__9_i_4__0_n_0,addOut_carry__9_i_5_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    addOut_carry__9_i_1__1
       (.I0(\add_bus[3]_40 [42]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__9_i_2__1
       (.I0(\add_bus[3]_40 [42]),
        .I1(\add_bus[3]_40 [43]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_3__1
       (.I0(\add_bus[3]_40 [42]),
        .I1(mul_intermediate_2),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_4__0
       (.I0(mul_intermediate__0[41]),
        .I1(\add_bus[2]_39 [41]),
        .O(addOut_carry__9_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_5
       (.I0(mul_intermediate__0[40]),
        .I1(\add_bus[2]_39 [40]),
        .O(addOut_carry__9_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_1__0
       (.I0(mul_intermediate__0[3]),
        .I1(\add_bus[2]_39 [3]),
        .O(addOut_carry_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_2__0
       (.I0(mul_intermediate__0[2]),
        .I1(\add_bus[2]_39 [2]),
        .O(addOut_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_3__0
       (.I0(mul_intermediate__0[1]),
        .I1(\add_bus[2]_39 [1]),
        .O(addOut_carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_4__0
       (.I0(mul_intermediate__0[0]),
        .I1(\add_bus[2]_39 [0]),
        .O(addOut_carry_i_4__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_intermediate
       (.A({\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_intermediate_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(coef_bus),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_intermediate_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_intermediate_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_intermediate_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_intermediate_P_UNCONNECTED[47:43],P,mul_intermediate__0}),
        .PATTERNBDETECT(NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_intermediate_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_intermediate_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "FIR_block_V2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_22
   (P,
    \axi_rdata_reg[15] ,
    \axi_rdata_reg[15]_0 ,
    \axi_rdata_reg[15]_1 ,
    \axi_rdata_reg[16] ,
    \axi_rdata_reg[15]_2 ,
    \Q_buf_reg[24]_0 ,
    coef_bus,
    Q,
    mul_intermediate_0,
    DI,
    S,
    mul_intermediate_1,
    mul_intermediate_2,
    mul_intermediate_3,
    en,
    s00_axi_aclk,
    AR);
  output [0:0]P;
  output [46:0]\axi_rdata_reg[15] ;
  output [1:0]\axi_rdata_reg[15]_0 ;
  output [3:0]\axi_rdata_reg[15]_1 ;
  output [0:0]\axi_rdata_reg[16] ;
  output [0:0]\axi_rdata_reg[15]_2 ;
  output [24:0]\Q_buf_reg[24]_0 ;
  input [17:0]coef_bus;
  input [24:0]Q;
  input [46:0]mul_intermediate_0;
  input [0:0]DI;
  input [1:0]S;
  input [3:0]mul_intermediate_1;
  input [0:0]mul_intermediate_2;
  input [0:0]mul_intermediate_3;
  input en;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]DI;
  wire [0:0]P;
  wire [24:0]Q;
  wire [24:0]\Q_buf_reg[24]_0 ;
  wire [1:0]S;
  wire addOut_carry__0_i_1__28_n_0;
  wire addOut_carry__0_i_2__28_n_0;
  wire addOut_carry__0_i_3__28_n_0;
  wire addOut_carry__0_i_4__28_n_0;
  wire addOut_carry__0_n_0;
  wire addOut_carry__0_n_1;
  wire addOut_carry__0_n_2;
  wire addOut_carry__0_n_3;
  wire addOut_carry__10_n_0;
  wire addOut_carry__10_n_1;
  wire addOut_carry__10_n_2;
  wire addOut_carry__10_n_3;
  wire addOut_carry__1_i_1__28_n_0;
  wire addOut_carry__1_i_2__28_n_0;
  wire addOut_carry__1_i_3__28_n_0;
  wire addOut_carry__1_i_4__28_n_0;
  wire addOut_carry__1_n_0;
  wire addOut_carry__1_n_1;
  wire addOut_carry__1_n_2;
  wire addOut_carry__1_n_3;
  wire addOut_carry__2_i_1__28_n_0;
  wire addOut_carry__2_i_2__28_n_0;
  wire addOut_carry__2_i_3__28_n_0;
  wire addOut_carry__2_i_4__28_n_0;
  wire addOut_carry__2_n_0;
  wire addOut_carry__2_n_1;
  wire addOut_carry__2_n_2;
  wire addOut_carry__2_n_3;
  wire addOut_carry__3_i_1__28_n_0;
  wire addOut_carry__3_i_2__28_n_0;
  wire addOut_carry__3_i_3__28_n_0;
  wire addOut_carry__3_i_4__28_n_0;
  wire addOut_carry__3_n_0;
  wire addOut_carry__3_n_1;
  wire addOut_carry__3_n_2;
  wire addOut_carry__3_n_3;
  wire addOut_carry__4_i_1__28_n_0;
  wire addOut_carry__4_i_2__28_n_0;
  wire addOut_carry__4_i_3__28_n_0;
  wire addOut_carry__4_i_4__28_n_0;
  wire addOut_carry__4_n_0;
  wire addOut_carry__4_n_1;
  wire addOut_carry__4_n_2;
  wire addOut_carry__4_n_3;
  wire addOut_carry__5_i_1__28_n_0;
  wire addOut_carry__5_i_2__28_n_0;
  wire addOut_carry__5_i_3__28_n_0;
  wire addOut_carry__5_i_4__28_n_0;
  wire addOut_carry__5_n_0;
  wire addOut_carry__5_n_1;
  wire addOut_carry__5_n_2;
  wire addOut_carry__5_n_3;
  wire addOut_carry__6_i_1__28_n_0;
  wire addOut_carry__6_i_2__28_n_0;
  wire addOut_carry__6_i_3__28_n_0;
  wire addOut_carry__6_i_4__28_n_0;
  wire addOut_carry__6_n_0;
  wire addOut_carry__6_n_1;
  wire addOut_carry__6_n_2;
  wire addOut_carry__6_n_3;
  wire addOut_carry__7_i_1__28_n_0;
  wire addOut_carry__7_i_2__28_n_0;
  wire addOut_carry__7_i_3__28_n_0;
  wire addOut_carry__7_i_4__28_n_0;
  wire addOut_carry__7_n_0;
  wire addOut_carry__7_n_1;
  wire addOut_carry__7_n_2;
  wire addOut_carry__7_n_3;
  wire addOut_carry__8_i_1__28_n_0;
  wire addOut_carry__8_i_2__28_n_0;
  wire addOut_carry__8_i_3__28_n_0;
  wire addOut_carry__8_i_4__28_n_0;
  wire addOut_carry__8_n_0;
  wire addOut_carry__8_n_1;
  wire addOut_carry__8_n_2;
  wire addOut_carry__8_n_3;
  wire addOut_carry__9_i_4__28_n_0;
  wire addOut_carry__9_i_5__27_n_0;
  wire addOut_carry__9_n_0;
  wire addOut_carry__9_n_1;
  wire addOut_carry__9_n_2;
  wire addOut_carry__9_n_3;
  wire addOut_carry_i_1__28_n_0;
  wire addOut_carry_i_2__28_n_0;
  wire addOut_carry_i_3__28_n_0;
  wire addOut_carry_i_4__28_n_0;
  wire addOut_carry_n_0;
  wire addOut_carry_n_1;
  wire addOut_carry_n_2;
  wire addOut_carry_n_3;
  wire [48:47]\add_bus[31]_68 ;
  wire [46:0]\axi_rdata_reg[15] ;
  wire [1:0]\axi_rdata_reg[15]_0 ;
  wire [3:0]\axi_rdata_reg[15]_1 ;
  wire [0:0]\axi_rdata_reg[15]_2 ;
  wire [0:0]\axi_rdata_reg[16] ;
  wire [17:0]coef_bus;
  wire en;
  wire [46:0]mul_intermediate_0;
  wire [3:0]mul_intermediate_1;
  wire [0:0]mul_intermediate_2;
  wire [0:0]mul_intermediate_3;
  wire [41:0]mul_intermediate__0;
  wire s00_axi_aclk;
  wire [3:0]NLW_addOut_carry__11_CO_UNCONNECTED;
  wire [3:1]NLW_addOut_carry__11_O_UNCONNECTED;
  wire NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_intermediate_OVERFLOW_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_intermediate_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_intermediate_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_intermediate_CARRYOUT_UNCONNECTED;
  wire [47:43]NLW_mul_intermediate_P_UNCONNECTED;
  wire [47:0]NLW_mul_intermediate_PCOUT_UNCONNECTED;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[0]),
        .Q(\Q_buf_reg[24]_0 [0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[10]),
        .Q(\Q_buf_reg[24]_0 [10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[11]),
        .Q(\Q_buf_reg[24]_0 [11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[12]),
        .Q(\Q_buf_reg[24]_0 [12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[13]),
        .Q(\Q_buf_reg[24]_0 [13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[14]),
        .Q(\Q_buf_reg[24]_0 [14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[15]),
        .Q(\Q_buf_reg[24]_0 [15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[16]),
        .Q(\Q_buf_reg[24]_0 [16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[17]),
        .Q(\Q_buf_reg[24]_0 [17]));
  FDCE \Q_buf_reg[18] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[18]),
        .Q(\Q_buf_reg[24]_0 [18]));
  FDCE \Q_buf_reg[19] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[19]),
        .Q(\Q_buf_reg[24]_0 [19]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[1]),
        .Q(\Q_buf_reg[24]_0 [1]));
  FDCE \Q_buf_reg[20] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[20]),
        .Q(\Q_buf_reg[24]_0 [20]));
  FDCE \Q_buf_reg[21] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[21]),
        .Q(\Q_buf_reg[24]_0 [21]));
  FDCE \Q_buf_reg[22] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[22]),
        .Q(\Q_buf_reg[24]_0 [22]));
  FDCE \Q_buf_reg[23] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[23]),
        .Q(\Q_buf_reg[24]_0 [23]));
  FDCE \Q_buf_reg[24] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[24]),
        .Q(\Q_buf_reg[24]_0 [24]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[2]),
        .Q(\Q_buf_reg[24]_0 [2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[3]),
        .Q(\Q_buf_reg[24]_0 [3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[4]),
        .Q(\Q_buf_reg[24]_0 [4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[5]),
        .Q(\Q_buf_reg[24]_0 [5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[6]),
        .Q(\Q_buf_reg[24]_0 [6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[7]),
        .Q(\Q_buf_reg[24]_0 [7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[8]),
        .Q(\Q_buf_reg[24]_0 [8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[9]),
        .Q(\Q_buf_reg[24]_0 [9]));
  CARRY4 addOut_carry
       (.CI(1'b0),
        .CO({addOut_carry_n_0,addOut_carry_n_1,addOut_carry_n_2,addOut_carry_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[3:0]),
        .O(\axi_rdata_reg[15] [3:0]),
        .S({addOut_carry_i_1__28_n_0,addOut_carry_i_2__28_n_0,addOut_carry_i_3__28_n_0,addOut_carry_i_4__28_n_0}));
  CARRY4 addOut_carry__0
       (.CI(addOut_carry_n_0),
        .CO({addOut_carry__0_n_0,addOut_carry__0_n_1,addOut_carry__0_n_2,addOut_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[7:4]),
        .O(\axi_rdata_reg[15] [7:4]),
        .S({addOut_carry__0_i_1__28_n_0,addOut_carry__0_i_2__28_n_0,addOut_carry__0_i_3__28_n_0,addOut_carry__0_i_4__28_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_1__28
       (.I0(mul_intermediate__0[7]),
        .I1(mul_intermediate_0[7]),
        .O(addOut_carry__0_i_1__28_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_2__28
       (.I0(mul_intermediate__0[6]),
        .I1(mul_intermediate_0[6]),
        .O(addOut_carry__0_i_2__28_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_3__28
       (.I0(mul_intermediate__0[5]),
        .I1(mul_intermediate_0[5]),
        .O(addOut_carry__0_i_3__28_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_4__28
       (.I0(mul_intermediate__0[4]),
        .I1(mul_intermediate_0[4]),
        .O(addOut_carry__0_i_4__28_n_0));
  CARRY4 addOut_carry__1
       (.CI(addOut_carry__0_n_0),
        .CO({addOut_carry__1_n_0,addOut_carry__1_n_1,addOut_carry__1_n_2,addOut_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[11:8]),
        .O(\axi_rdata_reg[15] [11:8]),
        .S({addOut_carry__1_i_1__28_n_0,addOut_carry__1_i_2__28_n_0,addOut_carry__1_i_3__28_n_0,addOut_carry__1_i_4__28_n_0}));
  CARRY4 addOut_carry__10
       (.CI(addOut_carry__9_n_0),
        .CO({addOut_carry__10_n_0,addOut_carry__10_n_1,addOut_carry__10_n_2,addOut_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate_0[46:43]),
        .O({\add_bus[31]_68 [47],\axi_rdata_reg[15] [46:44]}),
        .S(mul_intermediate_1));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_1__27
       (.I0(\axi_rdata_reg[15] [46]),
        .I1(\add_bus[31]_68 [47]),
        .O(\axi_rdata_reg[15]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_2__27
       (.I0(\axi_rdata_reg[15] [45]),
        .I1(\axi_rdata_reg[15] [46]),
        .O(\axi_rdata_reg[15]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_3__25
       (.I0(\axi_rdata_reg[15] [44]),
        .I1(\axi_rdata_reg[15] [45]),
        .O(\axi_rdata_reg[15]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_4__24
       (.I0(\axi_rdata_reg[15] [43]),
        .I1(\axi_rdata_reg[15] [44]),
        .O(\axi_rdata_reg[15]_1 [0]));
  CARRY4 addOut_carry__11
       (.CI(addOut_carry__10_n_0),
        .CO(NLW_addOut_carry__11_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_addOut_carry__11_O_UNCONNECTED[3:1],\add_bus[31]_68 [48]}),
        .S({1'b0,1'b0,1'b0,mul_intermediate_2}));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__11_i_1__23
       (.I0(\add_bus[31]_68 [47]),
        .I1(\add_bus[31]_68 [48]),
        .O(\axi_rdata_reg[16] ));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_1__28
       (.I0(mul_intermediate__0[11]),
        .I1(mul_intermediate_0[11]),
        .O(addOut_carry__1_i_1__28_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_2__28
       (.I0(mul_intermediate__0[10]),
        .I1(mul_intermediate_0[10]),
        .O(addOut_carry__1_i_2__28_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_3__28
       (.I0(mul_intermediate__0[9]),
        .I1(mul_intermediate_0[9]),
        .O(addOut_carry__1_i_3__28_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_4__28
       (.I0(mul_intermediate__0[8]),
        .I1(mul_intermediate_0[8]),
        .O(addOut_carry__1_i_4__28_n_0));
  CARRY4 addOut_carry__2
       (.CI(addOut_carry__1_n_0),
        .CO({addOut_carry__2_n_0,addOut_carry__2_n_1,addOut_carry__2_n_2,addOut_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[15:12]),
        .O(\axi_rdata_reg[15] [15:12]),
        .S({addOut_carry__2_i_1__28_n_0,addOut_carry__2_i_2__28_n_0,addOut_carry__2_i_3__28_n_0,addOut_carry__2_i_4__28_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_1__28
       (.I0(mul_intermediate__0[15]),
        .I1(mul_intermediate_0[15]),
        .O(addOut_carry__2_i_1__28_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_2__28
       (.I0(mul_intermediate__0[14]),
        .I1(mul_intermediate_0[14]),
        .O(addOut_carry__2_i_2__28_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_3__28
       (.I0(mul_intermediate__0[13]),
        .I1(mul_intermediate_0[13]),
        .O(addOut_carry__2_i_3__28_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_4__28
       (.I0(mul_intermediate__0[12]),
        .I1(mul_intermediate_0[12]),
        .O(addOut_carry__2_i_4__28_n_0));
  CARRY4 addOut_carry__3
       (.CI(addOut_carry__2_n_0),
        .CO({addOut_carry__3_n_0,addOut_carry__3_n_1,addOut_carry__3_n_2,addOut_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[19:16]),
        .O(\axi_rdata_reg[15] [19:16]),
        .S({addOut_carry__3_i_1__28_n_0,addOut_carry__3_i_2__28_n_0,addOut_carry__3_i_3__28_n_0,addOut_carry__3_i_4__28_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_1__28
       (.I0(mul_intermediate__0[19]),
        .I1(mul_intermediate_0[19]),
        .O(addOut_carry__3_i_1__28_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_2__28
       (.I0(mul_intermediate__0[18]),
        .I1(mul_intermediate_0[18]),
        .O(addOut_carry__3_i_2__28_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_3__28
       (.I0(mul_intermediate__0[17]),
        .I1(mul_intermediate_0[17]),
        .O(addOut_carry__3_i_3__28_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_4__28
       (.I0(mul_intermediate__0[16]),
        .I1(mul_intermediate_0[16]),
        .O(addOut_carry__3_i_4__28_n_0));
  CARRY4 addOut_carry__4
       (.CI(addOut_carry__3_n_0),
        .CO({addOut_carry__4_n_0,addOut_carry__4_n_1,addOut_carry__4_n_2,addOut_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[23:20]),
        .O(\axi_rdata_reg[15] [23:20]),
        .S({addOut_carry__4_i_1__28_n_0,addOut_carry__4_i_2__28_n_0,addOut_carry__4_i_3__28_n_0,addOut_carry__4_i_4__28_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_1__28
       (.I0(mul_intermediate__0[23]),
        .I1(mul_intermediate_0[23]),
        .O(addOut_carry__4_i_1__28_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_2__28
       (.I0(mul_intermediate__0[22]),
        .I1(mul_intermediate_0[22]),
        .O(addOut_carry__4_i_2__28_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_3__28
       (.I0(mul_intermediate__0[21]),
        .I1(mul_intermediate_0[21]),
        .O(addOut_carry__4_i_3__28_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_4__28
       (.I0(mul_intermediate__0[20]),
        .I1(mul_intermediate_0[20]),
        .O(addOut_carry__4_i_4__28_n_0));
  CARRY4 addOut_carry__5
       (.CI(addOut_carry__4_n_0),
        .CO({addOut_carry__5_n_0,addOut_carry__5_n_1,addOut_carry__5_n_2,addOut_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[27:24]),
        .O(\axi_rdata_reg[15] [27:24]),
        .S({addOut_carry__5_i_1__28_n_0,addOut_carry__5_i_2__28_n_0,addOut_carry__5_i_3__28_n_0,addOut_carry__5_i_4__28_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_1__28
       (.I0(mul_intermediate__0[27]),
        .I1(mul_intermediate_0[27]),
        .O(addOut_carry__5_i_1__28_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_2__28
       (.I0(mul_intermediate__0[26]),
        .I1(mul_intermediate_0[26]),
        .O(addOut_carry__5_i_2__28_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_3__28
       (.I0(mul_intermediate__0[25]),
        .I1(mul_intermediate_0[25]),
        .O(addOut_carry__5_i_3__28_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_4__28
       (.I0(mul_intermediate__0[24]),
        .I1(mul_intermediate_0[24]),
        .O(addOut_carry__5_i_4__28_n_0));
  CARRY4 addOut_carry__6
       (.CI(addOut_carry__5_n_0),
        .CO({addOut_carry__6_n_0,addOut_carry__6_n_1,addOut_carry__6_n_2,addOut_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[31:28]),
        .O(\axi_rdata_reg[15] [31:28]),
        .S({addOut_carry__6_i_1__28_n_0,addOut_carry__6_i_2__28_n_0,addOut_carry__6_i_3__28_n_0,addOut_carry__6_i_4__28_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_1__28
       (.I0(mul_intermediate__0[31]),
        .I1(mul_intermediate_0[31]),
        .O(addOut_carry__6_i_1__28_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_2__28
       (.I0(mul_intermediate__0[30]),
        .I1(mul_intermediate_0[30]),
        .O(addOut_carry__6_i_2__28_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_3__28
       (.I0(mul_intermediate__0[29]),
        .I1(mul_intermediate_0[29]),
        .O(addOut_carry__6_i_3__28_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_4__28
       (.I0(mul_intermediate__0[28]),
        .I1(mul_intermediate_0[28]),
        .O(addOut_carry__6_i_4__28_n_0));
  CARRY4 addOut_carry__7
       (.CI(addOut_carry__6_n_0),
        .CO({addOut_carry__7_n_0,addOut_carry__7_n_1,addOut_carry__7_n_2,addOut_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[35:32]),
        .O(\axi_rdata_reg[15] [35:32]),
        .S({addOut_carry__7_i_1__28_n_0,addOut_carry__7_i_2__28_n_0,addOut_carry__7_i_3__28_n_0,addOut_carry__7_i_4__28_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_1__28
       (.I0(mul_intermediate__0[35]),
        .I1(mul_intermediate_0[35]),
        .O(addOut_carry__7_i_1__28_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_2__28
       (.I0(mul_intermediate__0[34]),
        .I1(mul_intermediate_0[34]),
        .O(addOut_carry__7_i_2__28_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_3__28
       (.I0(mul_intermediate__0[33]),
        .I1(mul_intermediate_0[33]),
        .O(addOut_carry__7_i_3__28_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_4__28
       (.I0(mul_intermediate__0[32]),
        .I1(mul_intermediate_0[32]),
        .O(addOut_carry__7_i_4__28_n_0));
  CARRY4 addOut_carry__8
       (.CI(addOut_carry__7_n_0),
        .CO({addOut_carry__8_n_0,addOut_carry__8_n_1,addOut_carry__8_n_2,addOut_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[39:36]),
        .O(\axi_rdata_reg[15] [39:36]),
        .S({addOut_carry__8_i_1__28_n_0,addOut_carry__8_i_2__28_n_0,addOut_carry__8_i_3__28_n_0,addOut_carry__8_i_4__28_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_1__28
       (.I0(mul_intermediate__0[39]),
        .I1(mul_intermediate_0[39]),
        .O(addOut_carry__8_i_1__28_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_2__28
       (.I0(mul_intermediate__0[38]),
        .I1(mul_intermediate_0[38]),
        .O(addOut_carry__8_i_2__28_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_3__28
       (.I0(mul_intermediate__0[37]),
        .I1(mul_intermediate_0[37]),
        .O(addOut_carry__8_i_3__28_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_4__28
       (.I0(mul_intermediate__0[36]),
        .I1(mul_intermediate_0[36]),
        .O(addOut_carry__8_i_4__28_n_0));
  CARRY4 addOut_carry__9
       (.CI(addOut_carry__8_n_0),
        .CO({addOut_carry__9_n_0,addOut_carry__9_n_1,addOut_carry__9_n_2,addOut_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({mul_intermediate_0[42],DI,mul_intermediate__0[41:40]}),
        .O(\axi_rdata_reg[15] [43:40]),
        .S({S,addOut_carry__9_i_4__28_n_0,addOut_carry__9_i_5__27_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    addOut_carry__9_i_1__29
       (.I0(\axi_rdata_reg[15] [42]),
        .O(\axi_rdata_reg[15]_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__9_i_2__29
       (.I0(\axi_rdata_reg[15] [42]),
        .I1(\axi_rdata_reg[15] [43]),
        .O(\axi_rdata_reg[15]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_3__29
       (.I0(\axi_rdata_reg[15] [42]),
        .I1(mul_intermediate_3),
        .O(\axi_rdata_reg[15]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_4__28
       (.I0(mul_intermediate__0[41]),
        .I1(mul_intermediate_0[41]),
        .O(addOut_carry__9_i_4__28_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_5__27
       (.I0(mul_intermediate__0[40]),
        .I1(mul_intermediate_0[40]),
        .O(addOut_carry__9_i_5__27_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_1__28
       (.I0(mul_intermediate__0[3]),
        .I1(mul_intermediate_0[3]),
        .O(addOut_carry_i_1__28_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_2__28
       (.I0(mul_intermediate__0[2]),
        .I1(mul_intermediate_0[2]),
        .O(addOut_carry_i_2__28_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_3__28
       (.I0(mul_intermediate__0[1]),
        .I1(mul_intermediate_0[1]),
        .O(addOut_carry_i_3__28_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_4__28
       (.I0(mul_intermediate__0[0]),
        .I1(mul_intermediate_0[0]),
        .O(addOut_carry_i_4__28_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_intermediate
       (.A({Q[24],Q[24],Q[24],Q[24],Q[24],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_intermediate_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(coef_bus),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_intermediate_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_intermediate_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_intermediate_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_intermediate_P_UNCONNECTED[47:43],P,mul_intermediate__0}),
        .PATTERNBDETECT(NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_intermediate_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_intermediate_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "FIR_block_V2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_23
   (\axi_rdata_reg[15] ,
    \axi_rdata_reg[15]_0 ,
    S,
    \axi_rdata_reg[15]_1 ,
    \axi_rdata_reg[16] ,
    DI,
    Q,
    coef_bus,
    \Q_buf_reg[24]_0 ,
    mul_intermediate_0,
    mul_intermediate_1,
    mul_intermediate_2,
    mul_intermediate_3,
    mul_intermediate_4,
    P,
    en,
    s00_axi_aclk,
    AR);
  output [0:0]\axi_rdata_reg[15] ;
  output [46:0]\axi_rdata_reg[15]_0 ;
  output [1:0]S;
  output [3:0]\axi_rdata_reg[15]_1 ;
  output [0:0]\axi_rdata_reg[16] ;
  output [0:0]DI;
  output [24:0]Q;
  input [17:0]coef_bus;
  input [24:0]\Q_buf_reg[24]_0 ;
  input [46:0]mul_intermediate_0;
  input [0:0]mul_intermediate_1;
  input [1:0]mul_intermediate_2;
  input [3:0]mul_intermediate_3;
  input [0:0]mul_intermediate_4;
  input [0:0]P;
  input en;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]DI;
  wire [0:0]P;
  wire [24:0]Q;
  wire [24:0]\Q_buf_reg[24]_0 ;
  wire [1:0]S;
  wire addOut_carry__0_i_1__29_n_0;
  wire addOut_carry__0_i_2__29_n_0;
  wire addOut_carry__0_i_3__29_n_0;
  wire addOut_carry__0_i_4__29_n_0;
  wire addOut_carry__0_n_0;
  wire addOut_carry__0_n_1;
  wire addOut_carry__0_n_2;
  wire addOut_carry__0_n_3;
  wire addOut_carry__10_n_0;
  wire addOut_carry__10_n_1;
  wire addOut_carry__10_n_2;
  wire addOut_carry__10_n_3;
  wire addOut_carry__1_i_1__29_n_0;
  wire addOut_carry__1_i_2__29_n_0;
  wire addOut_carry__1_i_3__29_n_0;
  wire addOut_carry__1_i_4__29_n_0;
  wire addOut_carry__1_n_0;
  wire addOut_carry__1_n_1;
  wire addOut_carry__1_n_2;
  wire addOut_carry__1_n_3;
  wire addOut_carry__2_i_1__29_n_0;
  wire addOut_carry__2_i_2__29_n_0;
  wire addOut_carry__2_i_3__29_n_0;
  wire addOut_carry__2_i_4__29_n_0;
  wire addOut_carry__2_n_0;
  wire addOut_carry__2_n_1;
  wire addOut_carry__2_n_2;
  wire addOut_carry__2_n_3;
  wire addOut_carry__3_i_1__29_n_0;
  wire addOut_carry__3_i_2__29_n_0;
  wire addOut_carry__3_i_3__29_n_0;
  wire addOut_carry__3_i_4__29_n_0;
  wire addOut_carry__3_n_0;
  wire addOut_carry__3_n_1;
  wire addOut_carry__3_n_2;
  wire addOut_carry__3_n_3;
  wire addOut_carry__4_i_1__29_n_0;
  wire addOut_carry__4_i_2__29_n_0;
  wire addOut_carry__4_i_3__29_n_0;
  wire addOut_carry__4_i_4__29_n_0;
  wire addOut_carry__4_n_0;
  wire addOut_carry__4_n_1;
  wire addOut_carry__4_n_2;
  wire addOut_carry__4_n_3;
  wire addOut_carry__5_i_1__29_n_0;
  wire addOut_carry__5_i_2__29_n_0;
  wire addOut_carry__5_i_3__29_n_0;
  wire addOut_carry__5_i_4__29_n_0;
  wire addOut_carry__5_n_0;
  wire addOut_carry__5_n_1;
  wire addOut_carry__5_n_2;
  wire addOut_carry__5_n_3;
  wire addOut_carry__6_i_1__29_n_0;
  wire addOut_carry__6_i_2__29_n_0;
  wire addOut_carry__6_i_3__29_n_0;
  wire addOut_carry__6_i_4__29_n_0;
  wire addOut_carry__6_n_0;
  wire addOut_carry__6_n_1;
  wire addOut_carry__6_n_2;
  wire addOut_carry__6_n_3;
  wire addOut_carry__7_i_1__29_n_0;
  wire addOut_carry__7_i_2__29_n_0;
  wire addOut_carry__7_i_3__29_n_0;
  wire addOut_carry__7_i_4__29_n_0;
  wire addOut_carry__7_n_0;
  wire addOut_carry__7_n_1;
  wire addOut_carry__7_n_2;
  wire addOut_carry__7_n_3;
  wire addOut_carry__8_i_1__29_n_0;
  wire addOut_carry__8_i_2__29_n_0;
  wire addOut_carry__8_i_3__29_n_0;
  wire addOut_carry__8_i_4__29_n_0;
  wire addOut_carry__8_n_0;
  wire addOut_carry__8_n_1;
  wire addOut_carry__8_n_2;
  wire addOut_carry__8_n_3;
  wire addOut_carry__9_i_4__29_n_0;
  wire addOut_carry__9_i_5__28_n_0;
  wire addOut_carry__9_n_0;
  wire addOut_carry__9_n_1;
  wire addOut_carry__9_n_2;
  wire addOut_carry__9_n_3;
  wire addOut_carry_i_1__29_n_0;
  wire addOut_carry_i_2__29_n_0;
  wire addOut_carry_i_3__29_n_0;
  wire addOut_carry_i_4__29_n_0;
  wire addOut_carry_n_0;
  wire addOut_carry_n_1;
  wire addOut_carry_n_2;
  wire addOut_carry_n_3;
  wire [48:47]\add_bus[32]_69 ;
  wire [0:0]\axi_rdata_reg[15] ;
  wire [46:0]\axi_rdata_reg[15]_0 ;
  wire [3:0]\axi_rdata_reg[15]_1 ;
  wire [0:0]\axi_rdata_reg[16] ;
  wire [17:0]coef_bus;
  wire en;
  wire [46:0]mul_intermediate_0;
  wire [0:0]mul_intermediate_1;
  wire [1:0]mul_intermediate_2;
  wire [3:0]mul_intermediate_3;
  wire [0:0]mul_intermediate_4;
  wire [41:0]mul_intermediate__0;
  wire s00_axi_aclk;
  wire [3:0]NLW_addOut_carry__11_CO_UNCONNECTED;
  wire [3:1]NLW_addOut_carry__11_O_UNCONNECTED;
  wire NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_intermediate_OVERFLOW_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_intermediate_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_intermediate_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_intermediate_CARRYOUT_UNCONNECTED;
  wire [47:43]NLW_mul_intermediate_P_UNCONNECTED;
  wire [47:0]NLW_mul_intermediate_PCOUT_UNCONNECTED;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [0]),
        .Q(Q[0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [10]),
        .Q(Q[10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [11]),
        .Q(Q[11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [12]),
        .Q(Q[12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [13]),
        .Q(Q[13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [14]),
        .Q(Q[14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [15]),
        .Q(Q[15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [16]),
        .Q(Q[16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [17]),
        .Q(Q[17]));
  FDCE \Q_buf_reg[18] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [18]),
        .Q(Q[18]));
  FDCE \Q_buf_reg[19] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [19]),
        .Q(Q[19]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [1]),
        .Q(Q[1]));
  FDCE \Q_buf_reg[20] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [20]),
        .Q(Q[20]));
  FDCE \Q_buf_reg[21] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [21]),
        .Q(Q[21]));
  FDCE \Q_buf_reg[22] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [22]),
        .Q(Q[22]));
  FDCE \Q_buf_reg[23] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [23]),
        .Q(Q[23]));
  FDCE \Q_buf_reg[24] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [24]),
        .Q(Q[24]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [2]),
        .Q(Q[2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [3]),
        .Q(Q[3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [4]),
        .Q(Q[4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [5]),
        .Q(Q[5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [6]),
        .Q(Q[6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [7]),
        .Q(Q[7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [8]),
        .Q(Q[8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [9]),
        .Q(Q[9]));
  CARRY4 addOut_carry
       (.CI(1'b0),
        .CO({addOut_carry_n_0,addOut_carry_n_1,addOut_carry_n_2,addOut_carry_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[3:0]),
        .O(\axi_rdata_reg[15]_0 [3:0]),
        .S({addOut_carry_i_1__29_n_0,addOut_carry_i_2__29_n_0,addOut_carry_i_3__29_n_0,addOut_carry_i_4__29_n_0}));
  CARRY4 addOut_carry__0
       (.CI(addOut_carry_n_0),
        .CO({addOut_carry__0_n_0,addOut_carry__0_n_1,addOut_carry__0_n_2,addOut_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[7:4]),
        .O(\axi_rdata_reg[15]_0 [7:4]),
        .S({addOut_carry__0_i_1__29_n_0,addOut_carry__0_i_2__29_n_0,addOut_carry__0_i_3__29_n_0,addOut_carry__0_i_4__29_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_1__29
       (.I0(mul_intermediate__0[7]),
        .I1(mul_intermediate_0[7]),
        .O(addOut_carry__0_i_1__29_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_2__29
       (.I0(mul_intermediate__0[6]),
        .I1(mul_intermediate_0[6]),
        .O(addOut_carry__0_i_2__29_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_3__29
       (.I0(mul_intermediate__0[5]),
        .I1(mul_intermediate_0[5]),
        .O(addOut_carry__0_i_3__29_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_4__29
       (.I0(mul_intermediate__0[4]),
        .I1(mul_intermediate_0[4]),
        .O(addOut_carry__0_i_4__29_n_0));
  CARRY4 addOut_carry__1
       (.CI(addOut_carry__0_n_0),
        .CO({addOut_carry__1_n_0,addOut_carry__1_n_1,addOut_carry__1_n_2,addOut_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[11:8]),
        .O(\axi_rdata_reg[15]_0 [11:8]),
        .S({addOut_carry__1_i_1__29_n_0,addOut_carry__1_i_2__29_n_0,addOut_carry__1_i_3__29_n_0,addOut_carry__1_i_4__29_n_0}));
  CARRY4 addOut_carry__10
       (.CI(addOut_carry__9_n_0),
        .CO({addOut_carry__10_n_0,addOut_carry__10_n_1,addOut_carry__10_n_2,addOut_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate_0[46:43]),
        .O({\add_bus[32]_69 [47],\axi_rdata_reg[15]_0 [46:44]}),
        .S(mul_intermediate_3));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_1__28
       (.I0(\axi_rdata_reg[15]_0 [46]),
        .I1(\add_bus[32]_69 [47]),
        .O(\axi_rdata_reg[15]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_2__28
       (.I0(\axi_rdata_reg[15]_0 [45]),
        .I1(\axi_rdata_reg[15]_0 [46]),
        .O(\axi_rdata_reg[15]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_3__26
       (.I0(\axi_rdata_reg[15]_0 [44]),
        .I1(\axi_rdata_reg[15]_0 [45]),
        .O(\axi_rdata_reg[15]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_4__25
       (.I0(\axi_rdata_reg[15]_0 [43]),
        .I1(\axi_rdata_reg[15]_0 [44]),
        .O(\axi_rdata_reg[15]_1 [0]));
  CARRY4 addOut_carry__11
       (.CI(addOut_carry__10_n_0),
        .CO(NLW_addOut_carry__11_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_addOut_carry__11_O_UNCONNECTED[3:1],\add_bus[32]_69 [48]}),
        .S({1'b0,1'b0,1'b0,mul_intermediate_4}));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__11_i_1__24
       (.I0(\add_bus[32]_69 [47]),
        .I1(\add_bus[32]_69 [48]),
        .O(\axi_rdata_reg[16] ));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_1__29
       (.I0(mul_intermediate__0[11]),
        .I1(mul_intermediate_0[11]),
        .O(addOut_carry__1_i_1__29_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_2__29
       (.I0(mul_intermediate__0[10]),
        .I1(mul_intermediate_0[10]),
        .O(addOut_carry__1_i_2__29_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_3__29
       (.I0(mul_intermediate__0[9]),
        .I1(mul_intermediate_0[9]),
        .O(addOut_carry__1_i_3__29_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_4__29
       (.I0(mul_intermediate__0[8]),
        .I1(mul_intermediate_0[8]),
        .O(addOut_carry__1_i_4__29_n_0));
  CARRY4 addOut_carry__2
       (.CI(addOut_carry__1_n_0),
        .CO({addOut_carry__2_n_0,addOut_carry__2_n_1,addOut_carry__2_n_2,addOut_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[15:12]),
        .O(\axi_rdata_reg[15]_0 [15:12]),
        .S({addOut_carry__2_i_1__29_n_0,addOut_carry__2_i_2__29_n_0,addOut_carry__2_i_3__29_n_0,addOut_carry__2_i_4__29_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_1__29
       (.I0(mul_intermediate__0[15]),
        .I1(mul_intermediate_0[15]),
        .O(addOut_carry__2_i_1__29_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_2__29
       (.I0(mul_intermediate__0[14]),
        .I1(mul_intermediate_0[14]),
        .O(addOut_carry__2_i_2__29_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_3__29
       (.I0(mul_intermediate__0[13]),
        .I1(mul_intermediate_0[13]),
        .O(addOut_carry__2_i_3__29_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_4__29
       (.I0(mul_intermediate__0[12]),
        .I1(mul_intermediate_0[12]),
        .O(addOut_carry__2_i_4__29_n_0));
  CARRY4 addOut_carry__3
       (.CI(addOut_carry__2_n_0),
        .CO({addOut_carry__3_n_0,addOut_carry__3_n_1,addOut_carry__3_n_2,addOut_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[19:16]),
        .O(\axi_rdata_reg[15]_0 [19:16]),
        .S({addOut_carry__3_i_1__29_n_0,addOut_carry__3_i_2__29_n_0,addOut_carry__3_i_3__29_n_0,addOut_carry__3_i_4__29_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_1__29
       (.I0(mul_intermediate__0[19]),
        .I1(mul_intermediate_0[19]),
        .O(addOut_carry__3_i_1__29_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_2__29
       (.I0(mul_intermediate__0[18]),
        .I1(mul_intermediate_0[18]),
        .O(addOut_carry__3_i_2__29_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_3__29
       (.I0(mul_intermediate__0[17]),
        .I1(mul_intermediate_0[17]),
        .O(addOut_carry__3_i_3__29_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_4__29
       (.I0(mul_intermediate__0[16]),
        .I1(mul_intermediate_0[16]),
        .O(addOut_carry__3_i_4__29_n_0));
  CARRY4 addOut_carry__4
       (.CI(addOut_carry__3_n_0),
        .CO({addOut_carry__4_n_0,addOut_carry__4_n_1,addOut_carry__4_n_2,addOut_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[23:20]),
        .O(\axi_rdata_reg[15]_0 [23:20]),
        .S({addOut_carry__4_i_1__29_n_0,addOut_carry__4_i_2__29_n_0,addOut_carry__4_i_3__29_n_0,addOut_carry__4_i_4__29_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_1__29
       (.I0(mul_intermediate__0[23]),
        .I1(mul_intermediate_0[23]),
        .O(addOut_carry__4_i_1__29_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_2__29
       (.I0(mul_intermediate__0[22]),
        .I1(mul_intermediate_0[22]),
        .O(addOut_carry__4_i_2__29_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_3__29
       (.I0(mul_intermediate__0[21]),
        .I1(mul_intermediate_0[21]),
        .O(addOut_carry__4_i_3__29_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_4__29
       (.I0(mul_intermediate__0[20]),
        .I1(mul_intermediate_0[20]),
        .O(addOut_carry__4_i_4__29_n_0));
  CARRY4 addOut_carry__5
       (.CI(addOut_carry__4_n_0),
        .CO({addOut_carry__5_n_0,addOut_carry__5_n_1,addOut_carry__5_n_2,addOut_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[27:24]),
        .O(\axi_rdata_reg[15]_0 [27:24]),
        .S({addOut_carry__5_i_1__29_n_0,addOut_carry__5_i_2__29_n_0,addOut_carry__5_i_3__29_n_0,addOut_carry__5_i_4__29_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_1__29
       (.I0(mul_intermediate__0[27]),
        .I1(mul_intermediate_0[27]),
        .O(addOut_carry__5_i_1__29_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_2__29
       (.I0(mul_intermediate__0[26]),
        .I1(mul_intermediate_0[26]),
        .O(addOut_carry__5_i_2__29_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_3__29
       (.I0(mul_intermediate__0[25]),
        .I1(mul_intermediate_0[25]),
        .O(addOut_carry__5_i_3__29_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_4__29
       (.I0(mul_intermediate__0[24]),
        .I1(mul_intermediate_0[24]),
        .O(addOut_carry__5_i_4__29_n_0));
  CARRY4 addOut_carry__6
       (.CI(addOut_carry__5_n_0),
        .CO({addOut_carry__6_n_0,addOut_carry__6_n_1,addOut_carry__6_n_2,addOut_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[31:28]),
        .O(\axi_rdata_reg[15]_0 [31:28]),
        .S({addOut_carry__6_i_1__29_n_0,addOut_carry__6_i_2__29_n_0,addOut_carry__6_i_3__29_n_0,addOut_carry__6_i_4__29_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_1__29
       (.I0(mul_intermediate__0[31]),
        .I1(mul_intermediate_0[31]),
        .O(addOut_carry__6_i_1__29_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_2__29
       (.I0(mul_intermediate__0[30]),
        .I1(mul_intermediate_0[30]),
        .O(addOut_carry__6_i_2__29_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_3__29
       (.I0(mul_intermediate__0[29]),
        .I1(mul_intermediate_0[29]),
        .O(addOut_carry__6_i_3__29_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_4__29
       (.I0(mul_intermediate__0[28]),
        .I1(mul_intermediate_0[28]),
        .O(addOut_carry__6_i_4__29_n_0));
  CARRY4 addOut_carry__7
       (.CI(addOut_carry__6_n_0),
        .CO({addOut_carry__7_n_0,addOut_carry__7_n_1,addOut_carry__7_n_2,addOut_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[35:32]),
        .O(\axi_rdata_reg[15]_0 [35:32]),
        .S({addOut_carry__7_i_1__29_n_0,addOut_carry__7_i_2__29_n_0,addOut_carry__7_i_3__29_n_0,addOut_carry__7_i_4__29_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_1__29
       (.I0(mul_intermediate__0[35]),
        .I1(mul_intermediate_0[35]),
        .O(addOut_carry__7_i_1__29_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_2__29
       (.I0(mul_intermediate__0[34]),
        .I1(mul_intermediate_0[34]),
        .O(addOut_carry__7_i_2__29_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_3__29
       (.I0(mul_intermediate__0[33]),
        .I1(mul_intermediate_0[33]),
        .O(addOut_carry__7_i_3__29_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_4__29
       (.I0(mul_intermediate__0[32]),
        .I1(mul_intermediate_0[32]),
        .O(addOut_carry__7_i_4__29_n_0));
  CARRY4 addOut_carry__8
       (.CI(addOut_carry__7_n_0),
        .CO({addOut_carry__8_n_0,addOut_carry__8_n_1,addOut_carry__8_n_2,addOut_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[39:36]),
        .O(\axi_rdata_reg[15]_0 [39:36]),
        .S({addOut_carry__8_i_1__29_n_0,addOut_carry__8_i_2__29_n_0,addOut_carry__8_i_3__29_n_0,addOut_carry__8_i_4__29_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_1__29
       (.I0(mul_intermediate__0[39]),
        .I1(mul_intermediate_0[39]),
        .O(addOut_carry__8_i_1__29_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_2__29
       (.I0(mul_intermediate__0[38]),
        .I1(mul_intermediate_0[38]),
        .O(addOut_carry__8_i_2__29_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_3__29
       (.I0(mul_intermediate__0[37]),
        .I1(mul_intermediate_0[37]),
        .O(addOut_carry__8_i_3__29_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_4__29
       (.I0(mul_intermediate__0[36]),
        .I1(mul_intermediate_0[36]),
        .O(addOut_carry__8_i_4__29_n_0));
  CARRY4 addOut_carry__9
       (.CI(addOut_carry__8_n_0),
        .CO({addOut_carry__9_n_0,addOut_carry__9_n_1,addOut_carry__9_n_2,addOut_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({mul_intermediate_0[42],mul_intermediate_1,mul_intermediate__0[41:40]}),
        .O(\axi_rdata_reg[15]_0 [43:40]),
        .S({mul_intermediate_2,addOut_carry__9_i_4__29_n_0,addOut_carry__9_i_5__28_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    addOut_carry__9_i_1__30
       (.I0(\axi_rdata_reg[15]_0 [42]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__9_i_2__30
       (.I0(\axi_rdata_reg[15]_0 [42]),
        .I1(\axi_rdata_reg[15]_0 [43]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_3__30
       (.I0(\axi_rdata_reg[15]_0 [42]),
        .I1(P),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_4__29
       (.I0(mul_intermediate__0[41]),
        .I1(mul_intermediate_0[41]),
        .O(addOut_carry__9_i_4__29_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_5__28
       (.I0(mul_intermediate__0[40]),
        .I1(mul_intermediate_0[40]),
        .O(addOut_carry__9_i_5__28_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_1__29
       (.I0(mul_intermediate__0[3]),
        .I1(mul_intermediate_0[3]),
        .O(addOut_carry_i_1__29_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_2__29
       (.I0(mul_intermediate__0[2]),
        .I1(mul_intermediate_0[2]),
        .O(addOut_carry_i_2__29_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_3__29
       (.I0(mul_intermediate__0[1]),
        .I1(mul_intermediate_0[1]),
        .O(addOut_carry_i_3__29_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_4__29
       (.I0(mul_intermediate__0[0]),
        .I1(mul_intermediate_0[0]),
        .O(addOut_carry_i_4__29_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_intermediate
       (.A({\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_intermediate_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(coef_bus),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_intermediate_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_intermediate_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_intermediate_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_intermediate_P_UNCONNECTED[47:43],\axi_rdata_reg[15] ,mul_intermediate__0}),
        .PATTERNBDETECT(NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_intermediate_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_intermediate_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "FIR_block_V2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_24
   (P,
    \axi_rdata_reg[15] ,
    \axi_rdata_reg[15]_0 ,
    \axi_rdata_reg[15]_1 ,
    \axi_rdata_reg[16] ,
    \axi_rdata_reg[15]_2 ,
    \Q_buf_reg[24]_0 ,
    coef_bus,
    Q,
    mul_intermediate_0,
    DI,
    S,
    mul_intermediate_1,
    mul_intermediate_2,
    mul_intermediate_3,
    en,
    s00_axi_aclk,
    AR);
  output [0:0]P;
  output [46:0]\axi_rdata_reg[15] ;
  output [1:0]\axi_rdata_reg[15]_0 ;
  output [3:0]\axi_rdata_reg[15]_1 ;
  output [0:0]\axi_rdata_reg[16] ;
  output [0:0]\axi_rdata_reg[15]_2 ;
  output [24:0]\Q_buf_reg[24]_0 ;
  input [17:0]coef_bus;
  input [24:0]Q;
  input [46:0]mul_intermediate_0;
  input [0:0]DI;
  input [1:0]S;
  input [3:0]mul_intermediate_1;
  input [0:0]mul_intermediate_2;
  input [0:0]mul_intermediate_3;
  input en;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]DI;
  wire [0:0]P;
  wire [24:0]Q;
  wire [24:0]\Q_buf_reg[24]_0 ;
  wire [1:0]S;
  wire addOut_carry__0_i_1__30_n_0;
  wire addOut_carry__0_i_2__30_n_0;
  wire addOut_carry__0_i_3__30_n_0;
  wire addOut_carry__0_i_4__30_n_0;
  wire addOut_carry__0_n_0;
  wire addOut_carry__0_n_1;
  wire addOut_carry__0_n_2;
  wire addOut_carry__0_n_3;
  wire addOut_carry__10_n_0;
  wire addOut_carry__10_n_1;
  wire addOut_carry__10_n_2;
  wire addOut_carry__10_n_3;
  wire addOut_carry__1_i_1__30_n_0;
  wire addOut_carry__1_i_2__30_n_0;
  wire addOut_carry__1_i_3__30_n_0;
  wire addOut_carry__1_i_4__30_n_0;
  wire addOut_carry__1_n_0;
  wire addOut_carry__1_n_1;
  wire addOut_carry__1_n_2;
  wire addOut_carry__1_n_3;
  wire addOut_carry__2_i_1__30_n_0;
  wire addOut_carry__2_i_2__30_n_0;
  wire addOut_carry__2_i_3__30_n_0;
  wire addOut_carry__2_i_4__30_n_0;
  wire addOut_carry__2_n_0;
  wire addOut_carry__2_n_1;
  wire addOut_carry__2_n_2;
  wire addOut_carry__2_n_3;
  wire addOut_carry__3_i_1__30_n_0;
  wire addOut_carry__3_i_2__30_n_0;
  wire addOut_carry__3_i_3__30_n_0;
  wire addOut_carry__3_i_4__30_n_0;
  wire addOut_carry__3_n_0;
  wire addOut_carry__3_n_1;
  wire addOut_carry__3_n_2;
  wire addOut_carry__3_n_3;
  wire addOut_carry__4_i_1__30_n_0;
  wire addOut_carry__4_i_2__30_n_0;
  wire addOut_carry__4_i_3__30_n_0;
  wire addOut_carry__4_i_4__30_n_0;
  wire addOut_carry__4_n_0;
  wire addOut_carry__4_n_1;
  wire addOut_carry__4_n_2;
  wire addOut_carry__4_n_3;
  wire addOut_carry__5_i_1__30_n_0;
  wire addOut_carry__5_i_2__30_n_0;
  wire addOut_carry__5_i_3__30_n_0;
  wire addOut_carry__5_i_4__30_n_0;
  wire addOut_carry__5_n_0;
  wire addOut_carry__5_n_1;
  wire addOut_carry__5_n_2;
  wire addOut_carry__5_n_3;
  wire addOut_carry__6_i_1__30_n_0;
  wire addOut_carry__6_i_2__30_n_0;
  wire addOut_carry__6_i_3__30_n_0;
  wire addOut_carry__6_i_4__30_n_0;
  wire addOut_carry__6_n_0;
  wire addOut_carry__6_n_1;
  wire addOut_carry__6_n_2;
  wire addOut_carry__6_n_3;
  wire addOut_carry__7_i_1__30_n_0;
  wire addOut_carry__7_i_2__30_n_0;
  wire addOut_carry__7_i_3__30_n_0;
  wire addOut_carry__7_i_4__30_n_0;
  wire addOut_carry__7_n_0;
  wire addOut_carry__7_n_1;
  wire addOut_carry__7_n_2;
  wire addOut_carry__7_n_3;
  wire addOut_carry__8_i_1__30_n_0;
  wire addOut_carry__8_i_2__30_n_0;
  wire addOut_carry__8_i_3__30_n_0;
  wire addOut_carry__8_i_4__30_n_0;
  wire addOut_carry__8_n_0;
  wire addOut_carry__8_n_1;
  wire addOut_carry__8_n_2;
  wire addOut_carry__8_n_3;
  wire addOut_carry__9_i_4__30_n_0;
  wire addOut_carry__9_i_5__29_n_0;
  wire addOut_carry__9_n_0;
  wire addOut_carry__9_n_1;
  wire addOut_carry__9_n_2;
  wire addOut_carry__9_n_3;
  wire addOut_carry_i_1__30_n_0;
  wire addOut_carry_i_2__30_n_0;
  wire addOut_carry_i_3__30_n_0;
  wire addOut_carry_i_4__30_n_0;
  wire addOut_carry_n_0;
  wire addOut_carry_n_1;
  wire addOut_carry_n_2;
  wire addOut_carry_n_3;
  wire [48:47]\add_bus[33]_70 ;
  wire [46:0]\axi_rdata_reg[15] ;
  wire [1:0]\axi_rdata_reg[15]_0 ;
  wire [3:0]\axi_rdata_reg[15]_1 ;
  wire [0:0]\axi_rdata_reg[15]_2 ;
  wire [0:0]\axi_rdata_reg[16] ;
  wire [17:0]coef_bus;
  wire en;
  wire [46:0]mul_intermediate_0;
  wire [3:0]mul_intermediate_1;
  wire [0:0]mul_intermediate_2;
  wire [0:0]mul_intermediate_3;
  wire [41:0]mul_intermediate__0;
  wire s00_axi_aclk;
  wire [3:0]NLW_addOut_carry__11_CO_UNCONNECTED;
  wire [3:1]NLW_addOut_carry__11_O_UNCONNECTED;
  wire NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_intermediate_OVERFLOW_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_intermediate_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_intermediate_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_intermediate_CARRYOUT_UNCONNECTED;
  wire [47:43]NLW_mul_intermediate_P_UNCONNECTED;
  wire [47:0]NLW_mul_intermediate_PCOUT_UNCONNECTED;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[0]),
        .Q(\Q_buf_reg[24]_0 [0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[10]),
        .Q(\Q_buf_reg[24]_0 [10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[11]),
        .Q(\Q_buf_reg[24]_0 [11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[12]),
        .Q(\Q_buf_reg[24]_0 [12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[13]),
        .Q(\Q_buf_reg[24]_0 [13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[14]),
        .Q(\Q_buf_reg[24]_0 [14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[15]),
        .Q(\Q_buf_reg[24]_0 [15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[16]),
        .Q(\Q_buf_reg[24]_0 [16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[17]),
        .Q(\Q_buf_reg[24]_0 [17]));
  FDCE \Q_buf_reg[18] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[18]),
        .Q(\Q_buf_reg[24]_0 [18]));
  FDCE \Q_buf_reg[19] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[19]),
        .Q(\Q_buf_reg[24]_0 [19]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[1]),
        .Q(\Q_buf_reg[24]_0 [1]));
  FDCE \Q_buf_reg[20] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[20]),
        .Q(\Q_buf_reg[24]_0 [20]));
  FDCE \Q_buf_reg[21] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[21]),
        .Q(\Q_buf_reg[24]_0 [21]));
  FDCE \Q_buf_reg[22] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[22]),
        .Q(\Q_buf_reg[24]_0 [22]));
  FDCE \Q_buf_reg[23] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[23]),
        .Q(\Q_buf_reg[24]_0 [23]));
  FDCE \Q_buf_reg[24] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[24]),
        .Q(\Q_buf_reg[24]_0 [24]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[2]),
        .Q(\Q_buf_reg[24]_0 [2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[3]),
        .Q(\Q_buf_reg[24]_0 [3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[4]),
        .Q(\Q_buf_reg[24]_0 [4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[5]),
        .Q(\Q_buf_reg[24]_0 [5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[6]),
        .Q(\Q_buf_reg[24]_0 [6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[7]),
        .Q(\Q_buf_reg[24]_0 [7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[8]),
        .Q(\Q_buf_reg[24]_0 [8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[9]),
        .Q(\Q_buf_reg[24]_0 [9]));
  CARRY4 addOut_carry
       (.CI(1'b0),
        .CO({addOut_carry_n_0,addOut_carry_n_1,addOut_carry_n_2,addOut_carry_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[3:0]),
        .O(\axi_rdata_reg[15] [3:0]),
        .S({addOut_carry_i_1__30_n_0,addOut_carry_i_2__30_n_0,addOut_carry_i_3__30_n_0,addOut_carry_i_4__30_n_0}));
  CARRY4 addOut_carry__0
       (.CI(addOut_carry_n_0),
        .CO({addOut_carry__0_n_0,addOut_carry__0_n_1,addOut_carry__0_n_2,addOut_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[7:4]),
        .O(\axi_rdata_reg[15] [7:4]),
        .S({addOut_carry__0_i_1__30_n_0,addOut_carry__0_i_2__30_n_0,addOut_carry__0_i_3__30_n_0,addOut_carry__0_i_4__30_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_1__30
       (.I0(mul_intermediate__0[7]),
        .I1(mul_intermediate_0[7]),
        .O(addOut_carry__0_i_1__30_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_2__30
       (.I0(mul_intermediate__0[6]),
        .I1(mul_intermediate_0[6]),
        .O(addOut_carry__0_i_2__30_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_3__30
       (.I0(mul_intermediate__0[5]),
        .I1(mul_intermediate_0[5]),
        .O(addOut_carry__0_i_3__30_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_4__30
       (.I0(mul_intermediate__0[4]),
        .I1(mul_intermediate_0[4]),
        .O(addOut_carry__0_i_4__30_n_0));
  CARRY4 addOut_carry__1
       (.CI(addOut_carry__0_n_0),
        .CO({addOut_carry__1_n_0,addOut_carry__1_n_1,addOut_carry__1_n_2,addOut_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[11:8]),
        .O(\axi_rdata_reg[15] [11:8]),
        .S({addOut_carry__1_i_1__30_n_0,addOut_carry__1_i_2__30_n_0,addOut_carry__1_i_3__30_n_0,addOut_carry__1_i_4__30_n_0}));
  CARRY4 addOut_carry__10
       (.CI(addOut_carry__9_n_0),
        .CO({addOut_carry__10_n_0,addOut_carry__10_n_1,addOut_carry__10_n_2,addOut_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate_0[46:43]),
        .O({\add_bus[33]_70 [47],\axi_rdata_reg[15] [46:44]}),
        .S(mul_intermediate_1));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_1__29
       (.I0(\axi_rdata_reg[15] [46]),
        .I1(\add_bus[33]_70 [47]),
        .O(\axi_rdata_reg[15]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_2__29
       (.I0(\axi_rdata_reg[15] [45]),
        .I1(\axi_rdata_reg[15] [46]),
        .O(\axi_rdata_reg[15]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_3__27
       (.I0(\axi_rdata_reg[15] [44]),
        .I1(\axi_rdata_reg[15] [45]),
        .O(\axi_rdata_reg[15]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_4__26
       (.I0(\axi_rdata_reg[15] [43]),
        .I1(\axi_rdata_reg[15] [44]),
        .O(\axi_rdata_reg[15]_1 [0]));
  CARRY4 addOut_carry__11
       (.CI(addOut_carry__10_n_0),
        .CO(NLW_addOut_carry__11_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_addOut_carry__11_O_UNCONNECTED[3:1],\add_bus[33]_70 [48]}),
        .S({1'b0,1'b0,1'b0,mul_intermediate_2}));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__11_i_1__25
       (.I0(\add_bus[33]_70 [47]),
        .I1(\add_bus[33]_70 [48]),
        .O(\axi_rdata_reg[16] ));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_1__30
       (.I0(mul_intermediate__0[11]),
        .I1(mul_intermediate_0[11]),
        .O(addOut_carry__1_i_1__30_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_2__30
       (.I0(mul_intermediate__0[10]),
        .I1(mul_intermediate_0[10]),
        .O(addOut_carry__1_i_2__30_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_3__30
       (.I0(mul_intermediate__0[9]),
        .I1(mul_intermediate_0[9]),
        .O(addOut_carry__1_i_3__30_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_4__30
       (.I0(mul_intermediate__0[8]),
        .I1(mul_intermediate_0[8]),
        .O(addOut_carry__1_i_4__30_n_0));
  CARRY4 addOut_carry__2
       (.CI(addOut_carry__1_n_0),
        .CO({addOut_carry__2_n_0,addOut_carry__2_n_1,addOut_carry__2_n_2,addOut_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[15:12]),
        .O(\axi_rdata_reg[15] [15:12]),
        .S({addOut_carry__2_i_1__30_n_0,addOut_carry__2_i_2__30_n_0,addOut_carry__2_i_3__30_n_0,addOut_carry__2_i_4__30_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_1__30
       (.I0(mul_intermediate__0[15]),
        .I1(mul_intermediate_0[15]),
        .O(addOut_carry__2_i_1__30_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_2__30
       (.I0(mul_intermediate__0[14]),
        .I1(mul_intermediate_0[14]),
        .O(addOut_carry__2_i_2__30_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_3__30
       (.I0(mul_intermediate__0[13]),
        .I1(mul_intermediate_0[13]),
        .O(addOut_carry__2_i_3__30_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_4__30
       (.I0(mul_intermediate__0[12]),
        .I1(mul_intermediate_0[12]),
        .O(addOut_carry__2_i_4__30_n_0));
  CARRY4 addOut_carry__3
       (.CI(addOut_carry__2_n_0),
        .CO({addOut_carry__3_n_0,addOut_carry__3_n_1,addOut_carry__3_n_2,addOut_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[19:16]),
        .O(\axi_rdata_reg[15] [19:16]),
        .S({addOut_carry__3_i_1__30_n_0,addOut_carry__3_i_2__30_n_0,addOut_carry__3_i_3__30_n_0,addOut_carry__3_i_4__30_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_1__30
       (.I0(mul_intermediate__0[19]),
        .I1(mul_intermediate_0[19]),
        .O(addOut_carry__3_i_1__30_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_2__30
       (.I0(mul_intermediate__0[18]),
        .I1(mul_intermediate_0[18]),
        .O(addOut_carry__3_i_2__30_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_3__30
       (.I0(mul_intermediate__0[17]),
        .I1(mul_intermediate_0[17]),
        .O(addOut_carry__3_i_3__30_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_4__30
       (.I0(mul_intermediate__0[16]),
        .I1(mul_intermediate_0[16]),
        .O(addOut_carry__3_i_4__30_n_0));
  CARRY4 addOut_carry__4
       (.CI(addOut_carry__3_n_0),
        .CO({addOut_carry__4_n_0,addOut_carry__4_n_1,addOut_carry__4_n_2,addOut_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[23:20]),
        .O(\axi_rdata_reg[15] [23:20]),
        .S({addOut_carry__4_i_1__30_n_0,addOut_carry__4_i_2__30_n_0,addOut_carry__4_i_3__30_n_0,addOut_carry__4_i_4__30_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_1__30
       (.I0(mul_intermediate__0[23]),
        .I1(mul_intermediate_0[23]),
        .O(addOut_carry__4_i_1__30_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_2__30
       (.I0(mul_intermediate__0[22]),
        .I1(mul_intermediate_0[22]),
        .O(addOut_carry__4_i_2__30_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_3__30
       (.I0(mul_intermediate__0[21]),
        .I1(mul_intermediate_0[21]),
        .O(addOut_carry__4_i_3__30_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_4__30
       (.I0(mul_intermediate__0[20]),
        .I1(mul_intermediate_0[20]),
        .O(addOut_carry__4_i_4__30_n_0));
  CARRY4 addOut_carry__5
       (.CI(addOut_carry__4_n_0),
        .CO({addOut_carry__5_n_0,addOut_carry__5_n_1,addOut_carry__5_n_2,addOut_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[27:24]),
        .O(\axi_rdata_reg[15] [27:24]),
        .S({addOut_carry__5_i_1__30_n_0,addOut_carry__5_i_2__30_n_0,addOut_carry__5_i_3__30_n_0,addOut_carry__5_i_4__30_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_1__30
       (.I0(mul_intermediate__0[27]),
        .I1(mul_intermediate_0[27]),
        .O(addOut_carry__5_i_1__30_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_2__30
       (.I0(mul_intermediate__0[26]),
        .I1(mul_intermediate_0[26]),
        .O(addOut_carry__5_i_2__30_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_3__30
       (.I0(mul_intermediate__0[25]),
        .I1(mul_intermediate_0[25]),
        .O(addOut_carry__5_i_3__30_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_4__30
       (.I0(mul_intermediate__0[24]),
        .I1(mul_intermediate_0[24]),
        .O(addOut_carry__5_i_4__30_n_0));
  CARRY4 addOut_carry__6
       (.CI(addOut_carry__5_n_0),
        .CO({addOut_carry__6_n_0,addOut_carry__6_n_1,addOut_carry__6_n_2,addOut_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[31:28]),
        .O(\axi_rdata_reg[15] [31:28]),
        .S({addOut_carry__6_i_1__30_n_0,addOut_carry__6_i_2__30_n_0,addOut_carry__6_i_3__30_n_0,addOut_carry__6_i_4__30_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_1__30
       (.I0(mul_intermediate__0[31]),
        .I1(mul_intermediate_0[31]),
        .O(addOut_carry__6_i_1__30_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_2__30
       (.I0(mul_intermediate__0[30]),
        .I1(mul_intermediate_0[30]),
        .O(addOut_carry__6_i_2__30_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_3__30
       (.I0(mul_intermediate__0[29]),
        .I1(mul_intermediate_0[29]),
        .O(addOut_carry__6_i_3__30_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_4__30
       (.I0(mul_intermediate__0[28]),
        .I1(mul_intermediate_0[28]),
        .O(addOut_carry__6_i_4__30_n_0));
  CARRY4 addOut_carry__7
       (.CI(addOut_carry__6_n_0),
        .CO({addOut_carry__7_n_0,addOut_carry__7_n_1,addOut_carry__7_n_2,addOut_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[35:32]),
        .O(\axi_rdata_reg[15] [35:32]),
        .S({addOut_carry__7_i_1__30_n_0,addOut_carry__7_i_2__30_n_0,addOut_carry__7_i_3__30_n_0,addOut_carry__7_i_4__30_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_1__30
       (.I0(mul_intermediate__0[35]),
        .I1(mul_intermediate_0[35]),
        .O(addOut_carry__7_i_1__30_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_2__30
       (.I0(mul_intermediate__0[34]),
        .I1(mul_intermediate_0[34]),
        .O(addOut_carry__7_i_2__30_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_3__30
       (.I0(mul_intermediate__0[33]),
        .I1(mul_intermediate_0[33]),
        .O(addOut_carry__7_i_3__30_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_4__30
       (.I0(mul_intermediate__0[32]),
        .I1(mul_intermediate_0[32]),
        .O(addOut_carry__7_i_4__30_n_0));
  CARRY4 addOut_carry__8
       (.CI(addOut_carry__7_n_0),
        .CO({addOut_carry__8_n_0,addOut_carry__8_n_1,addOut_carry__8_n_2,addOut_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[39:36]),
        .O(\axi_rdata_reg[15] [39:36]),
        .S({addOut_carry__8_i_1__30_n_0,addOut_carry__8_i_2__30_n_0,addOut_carry__8_i_3__30_n_0,addOut_carry__8_i_4__30_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_1__30
       (.I0(mul_intermediate__0[39]),
        .I1(mul_intermediate_0[39]),
        .O(addOut_carry__8_i_1__30_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_2__30
       (.I0(mul_intermediate__0[38]),
        .I1(mul_intermediate_0[38]),
        .O(addOut_carry__8_i_2__30_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_3__30
       (.I0(mul_intermediate__0[37]),
        .I1(mul_intermediate_0[37]),
        .O(addOut_carry__8_i_3__30_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_4__30
       (.I0(mul_intermediate__0[36]),
        .I1(mul_intermediate_0[36]),
        .O(addOut_carry__8_i_4__30_n_0));
  CARRY4 addOut_carry__9
       (.CI(addOut_carry__8_n_0),
        .CO({addOut_carry__9_n_0,addOut_carry__9_n_1,addOut_carry__9_n_2,addOut_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({mul_intermediate_0[42],DI,mul_intermediate__0[41:40]}),
        .O(\axi_rdata_reg[15] [43:40]),
        .S({S,addOut_carry__9_i_4__30_n_0,addOut_carry__9_i_5__29_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    addOut_carry__9_i_1__31
       (.I0(\axi_rdata_reg[15] [42]),
        .O(\axi_rdata_reg[15]_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__9_i_2__31
       (.I0(\axi_rdata_reg[15] [42]),
        .I1(\axi_rdata_reg[15] [43]),
        .O(\axi_rdata_reg[15]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_3__31
       (.I0(\axi_rdata_reg[15] [42]),
        .I1(mul_intermediate_3),
        .O(\axi_rdata_reg[15]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_4__30
       (.I0(mul_intermediate__0[41]),
        .I1(mul_intermediate_0[41]),
        .O(addOut_carry__9_i_4__30_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_5__29
       (.I0(mul_intermediate__0[40]),
        .I1(mul_intermediate_0[40]),
        .O(addOut_carry__9_i_5__29_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_1__30
       (.I0(mul_intermediate__0[3]),
        .I1(mul_intermediate_0[3]),
        .O(addOut_carry_i_1__30_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_2__30
       (.I0(mul_intermediate__0[2]),
        .I1(mul_intermediate_0[2]),
        .O(addOut_carry_i_2__30_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_3__30
       (.I0(mul_intermediate__0[1]),
        .I1(mul_intermediate_0[1]),
        .O(addOut_carry_i_3__30_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_4__30
       (.I0(mul_intermediate__0[0]),
        .I1(mul_intermediate_0[0]),
        .O(addOut_carry_i_4__30_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_intermediate
       (.A({Q[24],Q[24],Q[24],Q[24],Q[24],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_intermediate_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(coef_bus),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_intermediate_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_intermediate_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_intermediate_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_intermediate_P_UNCONNECTED[47:43],P,mul_intermediate__0}),
        .PATTERNBDETECT(NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_intermediate_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_intermediate_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "FIR_block_V2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_25
   (\axi_rdata_reg[15] ,
    \axi_rdata_reg[15]_0 ,
    S,
    \axi_rdata_reg[15]_1 ,
    \axi_rdata_reg[16] ,
    DI,
    Q,
    coef_bus,
    \Q_buf_reg[24]_0 ,
    mul_intermediate_0,
    mul_intermediate_1,
    mul_intermediate_2,
    mul_intermediate_3,
    mul_intermediate_4,
    P,
    en,
    s00_axi_aclk,
    AR);
  output [0:0]\axi_rdata_reg[15] ;
  output [46:0]\axi_rdata_reg[15]_0 ;
  output [1:0]S;
  output [3:0]\axi_rdata_reg[15]_1 ;
  output [0:0]\axi_rdata_reg[16] ;
  output [0:0]DI;
  output [24:0]Q;
  input [17:0]coef_bus;
  input [24:0]\Q_buf_reg[24]_0 ;
  input [46:0]mul_intermediate_0;
  input [0:0]mul_intermediate_1;
  input [1:0]mul_intermediate_2;
  input [3:0]mul_intermediate_3;
  input [0:0]mul_intermediate_4;
  input [0:0]P;
  input en;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]DI;
  wire [0:0]P;
  wire [24:0]Q;
  wire [24:0]\Q_buf_reg[24]_0 ;
  wire [1:0]S;
  wire addOut_carry__0_i_1__31_n_0;
  wire addOut_carry__0_i_2__31_n_0;
  wire addOut_carry__0_i_3__31_n_0;
  wire addOut_carry__0_i_4__31_n_0;
  wire addOut_carry__0_n_0;
  wire addOut_carry__0_n_1;
  wire addOut_carry__0_n_2;
  wire addOut_carry__0_n_3;
  wire addOut_carry__10_n_0;
  wire addOut_carry__10_n_1;
  wire addOut_carry__10_n_2;
  wire addOut_carry__10_n_3;
  wire addOut_carry__1_i_1__31_n_0;
  wire addOut_carry__1_i_2__31_n_0;
  wire addOut_carry__1_i_3__31_n_0;
  wire addOut_carry__1_i_4__31_n_0;
  wire addOut_carry__1_n_0;
  wire addOut_carry__1_n_1;
  wire addOut_carry__1_n_2;
  wire addOut_carry__1_n_3;
  wire addOut_carry__2_i_1__31_n_0;
  wire addOut_carry__2_i_2__31_n_0;
  wire addOut_carry__2_i_3__31_n_0;
  wire addOut_carry__2_i_4__31_n_0;
  wire addOut_carry__2_n_0;
  wire addOut_carry__2_n_1;
  wire addOut_carry__2_n_2;
  wire addOut_carry__2_n_3;
  wire addOut_carry__3_i_1__31_n_0;
  wire addOut_carry__3_i_2__31_n_0;
  wire addOut_carry__3_i_3__31_n_0;
  wire addOut_carry__3_i_4__31_n_0;
  wire addOut_carry__3_n_0;
  wire addOut_carry__3_n_1;
  wire addOut_carry__3_n_2;
  wire addOut_carry__3_n_3;
  wire addOut_carry__4_i_1__31_n_0;
  wire addOut_carry__4_i_2__31_n_0;
  wire addOut_carry__4_i_3__31_n_0;
  wire addOut_carry__4_i_4__31_n_0;
  wire addOut_carry__4_n_0;
  wire addOut_carry__4_n_1;
  wire addOut_carry__4_n_2;
  wire addOut_carry__4_n_3;
  wire addOut_carry__5_i_1__31_n_0;
  wire addOut_carry__5_i_2__31_n_0;
  wire addOut_carry__5_i_3__31_n_0;
  wire addOut_carry__5_i_4__31_n_0;
  wire addOut_carry__5_n_0;
  wire addOut_carry__5_n_1;
  wire addOut_carry__5_n_2;
  wire addOut_carry__5_n_3;
  wire addOut_carry__6_i_1__31_n_0;
  wire addOut_carry__6_i_2__31_n_0;
  wire addOut_carry__6_i_3__31_n_0;
  wire addOut_carry__6_i_4__31_n_0;
  wire addOut_carry__6_n_0;
  wire addOut_carry__6_n_1;
  wire addOut_carry__6_n_2;
  wire addOut_carry__6_n_3;
  wire addOut_carry__7_i_1__31_n_0;
  wire addOut_carry__7_i_2__31_n_0;
  wire addOut_carry__7_i_3__31_n_0;
  wire addOut_carry__7_i_4__31_n_0;
  wire addOut_carry__7_n_0;
  wire addOut_carry__7_n_1;
  wire addOut_carry__7_n_2;
  wire addOut_carry__7_n_3;
  wire addOut_carry__8_i_1__31_n_0;
  wire addOut_carry__8_i_2__31_n_0;
  wire addOut_carry__8_i_3__31_n_0;
  wire addOut_carry__8_i_4__31_n_0;
  wire addOut_carry__8_n_0;
  wire addOut_carry__8_n_1;
  wire addOut_carry__8_n_2;
  wire addOut_carry__8_n_3;
  wire addOut_carry__9_i_4__31_n_0;
  wire addOut_carry__9_i_5__30_n_0;
  wire addOut_carry__9_n_0;
  wire addOut_carry__9_n_1;
  wire addOut_carry__9_n_2;
  wire addOut_carry__9_n_3;
  wire addOut_carry_i_1__31_n_0;
  wire addOut_carry_i_2__31_n_0;
  wire addOut_carry_i_3__31_n_0;
  wire addOut_carry_i_4__31_n_0;
  wire addOut_carry_n_0;
  wire addOut_carry_n_1;
  wire addOut_carry_n_2;
  wire addOut_carry_n_3;
  wire [48:47]\add_bus[34]_71 ;
  wire [0:0]\axi_rdata_reg[15] ;
  wire [46:0]\axi_rdata_reg[15]_0 ;
  wire [3:0]\axi_rdata_reg[15]_1 ;
  wire [0:0]\axi_rdata_reg[16] ;
  wire [17:0]coef_bus;
  wire en;
  wire [46:0]mul_intermediate_0;
  wire [0:0]mul_intermediate_1;
  wire [1:0]mul_intermediate_2;
  wire [3:0]mul_intermediate_3;
  wire [0:0]mul_intermediate_4;
  wire [41:0]mul_intermediate__0;
  wire s00_axi_aclk;
  wire [3:0]NLW_addOut_carry__11_CO_UNCONNECTED;
  wire [3:1]NLW_addOut_carry__11_O_UNCONNECTED;
  wire NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_intermediate_OVERFLOW_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_intermediate_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_intermediate_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_intermediate_CARRYOUT_UNCONNECTED;
  wire [47:43]NLW_mul_intermediate_P_UNCONNECTED;
  wire [47:0]NLW_mul_intermediate_PCOUT_UNCONNECTED;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [0]),
        .Q(Q[0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [10]),
        .Q(Q[10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [11]),
        .Q(Q[11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [12]),
        .Q(Q[12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [13]),
        .Q(Q[13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [14]),
        .Q(Q[14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [15]),
        .Q(Q[15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [16]),
        .Q(Q[16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [17]),
        .Q(Q[17]));
  FDCE \Q_buf_reg[18] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [18]),
        .Q(Q[18]));
  FDCE \Q_buf_reg[19] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [19]),
        .Q(Q[19]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [1]),
        .Q(Q[1]));
  FDCE \Q_buf_reg[20] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [20]),
        .Q(Q[20]));
  FDCE \Q_buf_reg[21] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [21]),
        .Q(Q[21]));
  FDCE \Q_buf_reg[22] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [22]),
        .Q(Q[22]));
  FDCE \Q_buf_reg[23] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [23]),
        .Q(Q[23]));
  FDCE \Q_buf_reg[24] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [24]),
        .Q(Q[24]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [2]),
        .Q(Q[2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [3]),
        .Q(Q[3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [4]),
        .Q(Q[4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [5]),
        .Q(Q[5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [6]),
        .Q(Q[6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [7]),
        .Q(Q[7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [8]),
        .Q(Q[8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [9]),
        .Q(Q[9]));
  CARRY4 addOut_carry
       (.CI(1'b0),
        .CO({addOut_carry_n_0,addOut_carry_n_1,addOut_carry_n_2,addOut_carry_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[3:0]),
        .O(\axi_rdata_reg[15]_0 [3:0]),
        .S({addOut_carry_i_1__31_n_0,addOut_carry_i_2__31_n_0,addOut_carry_i_3__31_n_0,addOut_carry_i_4__31_n_0}));
  CARRY4 addOut_carry__0
       (.CI(addOut_carry_n_0),
        .CO({addOut_carry__0_n_0,addOut_carry__0_n_1,addOut_carry__0_n_2,addOut_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[7:4]),
        .O(\axi_rdata_reg[15]_0 [7:4]),
        .S({addOut_carry__0_i_1__31_n_0,addOut_carry__0_i_2__31_n_0,addOut_carry__0_i_3__31_n_0,addOut_carry__0_i_4__31_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_1__31
       (.I0(mul_intermediate__0[7]),
        .I1(mul_intermediate_0[7]),
        .O(addOut_carry__0_i_1__31_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_2__31
       (.I0(mul_intermediate__0[6]),
        .I1(mul_intermediate_0[6]),
        .O(addOut_carry__0_i_2__31_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_3__31
       (.I0(mul_intermediate__0[5]),
        .I1(mul_intermediate_0[5]),
        .O(addOut_carry__0_i_3__31_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_4__31
       (.I0(mul_intermediate__0[4]),
        .I1(mul_intermediate_0[4]),
        .O(addOut_carry__0_i_4__31_n_0));
  CARRY4 addOut_carry__1
       (.CI(addOut_carry__0_n_0),
        .CO({addOut_carry__1_n_0,addOut_carry__1_n_1,addOut_carry__1_n_2,addOut_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[11:8]),
        .O(\axi_rdata_reg[15]_0 [11:8]),
        .S({addOut_carry__1_i_1__31_n_0,addOut_carry__1_i_2__31_n_0,addOut_carry__1_i_3__31_n_0,addOut_carry__1_i_4__31_n_0}));
  CARRY4 addOut_carry__10
       (.CI(addOut_carry__9_n_0),
        .CO({addOut_carry__10_n_0,addOut_carry__10_n_1,addOut_carry__10_n_2,addOut_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate_0[46:43]),
        .O({\add_bus[34]_71 [47],\axi_rdata_reg[15]_0 [46:44]}),
        .S(mul_intermediate_3));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_1__30
       (.I0(\axi_rdata_reg[15]_0 [46]),
        .I1(\add_bus[34]_71 [47]),
        .O(\axi_rdata_reg[15]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_2__30
       (.I0(\axi_rdata_reg[15]_0 [45]),
        .I1(\axi_rdata_reg[15]_0 [46]),
        .O(\axi_rdata_reg[15]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_3__28
       (.I0(\axi_rdata_reg[15]_0 [44]),
        .I1(\axi_rdata_reg[15]_0 [45]),
        .O(\axi_rdata_reg[15]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_4__27
       (.I0(\axi_rdata_reg[15]_0 [43]),
        .I1(\axi_rdata_reg[15]_0 [44]),
        .O(\axi_rdata_reg[15]_1 [0]));
  CARRY4 addOut_carry__11
       (.CI(addOut_carry__10_n_0),
        .CO(NLW_addOut_carry__11_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_addOut_carry__11_O_UNCONNECTED[3:1],\add_bus[34]_71 [48]}),
        .S({1'b0,1'b0,1'b0,mul_intermediate_4}));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__11_i_1__26
       (.I0(\add_bus[34]_71 [47]),
        .I1(\add_bus[34]_71 [48]),
        .O(\axi_rdata_reg[16] ));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_1__31
       (.I0(mul_intermediate__0[11]),
        .I1(mul_intermediate_0[11]),
        .O(addOut_carry__1_i_1__31_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_2__31
       (.I0(mul_intermediate__0[10]),
        .I1(mul_intermediate_0[10]),
        .O(addOut_carry__1_i_2__31_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_3__31
       (.I0(mul_intermediate__0[9]),
        .I1(mul_intermediate_0[9]),
        .O(addOut_carry__1_i_3__31_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_4__31
       (.I0(mul_intermediate__0[8]),
        .I1(mul_intermediate_0[8]),
        .O(addOut_carry__1_i_4__31_n_0));
  CARRY4 addOut_carry__2
       (.CI(addOut_carry__1_n_0),
        .CO({addOut_carry__2_n_0,addOut_carry__2_n_1,addOut_carry__2_n_2,addOut_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[15:12]),
        .O(\axi_rdata_reg[15]_0 [15:12]),
        .S({addOut_carry__2_i_1__31_n_0,addOut_carry__2_i_2__31_n_0,addOut_carry__2_i_3__31_n_0,addOut_carry__2_i_4__31_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_1__31
       (.I0(mul_intermediate__0[15]),
        .I1(mul_intermediate_0[15]),
        .O(addOut_carry__2_i_1__31_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_2__31
       (.I0(mul_intermediate__0[14]),
        .I1(mul_intermediate_0[14]),
        .O(addOut_carry__2_i_2__31_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_3__31
       (.I0(mul_intermediate__0[13]),
        .I1(mul_intermediate_0[13]),
        .O(addOut_carry__2_i_3__31_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_4__31
       (.I0(mul_intermediate__0[12]),
        .I1(mul_intermediate_0[12]),
        .O(addOut_carry__2_i_4__31_n_0));
  CARRY4 addOut_carry__3
       (.CI(addOut_carry__2_n_0),
        .CO({addOut_carry__3_n_0,addOut_carry__3_n_1,addOut_carry__3_n_2,addOut_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[19:16]),
        .O(\axi_rdata_reg[15]_0 [19:16]),
        .S({addOut_carry__3_i_1__31_n_0,addOut_carry__3_i_2__31_n_0,addOut_carry__3_i_3__31_n_0,addOut_carry__3_i_4__31_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_1__31
       (.I0(mul_intermediate__0[19]),
        .I1(mul_intermediate_0[19]),
        .O(addOut_carry__3_i_1__31_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_2__31
       (.I0(mul_intermediate__0[18]),
        .I1(mul_intermediate_0[18]),
        .O(addOut_carry__3_i_2__31_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_3__31
       (.I0(mul_intermediate__0[17]),
        .I1(mul_intermediate_0[17]),
        .O(addOut_carry__3_i_3__31_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_4__31
       (.I0(mul_intermediate__0[16]),
        .I1(mul_intermediate_0[16]),
        .O(addOut_carry__3_i_4__31_n_0));
  CARRY4 addOut_carry__4
       (.CI(addOut_carry__3_n_0),
        .CO({addOut_carry__4_n_0,addOut_carry__4_n_1,addOut_carry__4_n_2,addOut_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[23:20]),
        .O(\axi_rdata_reg[15]_0 [23:20]),
        .S({addOut_carry__4_i_1__31_n_0,addOut_carry__4_i_2__31_n_0,addOut_carry__4_i_3__31_n_0,addOut_carry__4_i_4__31_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_1__31
       (.I0(mul_intermediate__0[23]),
        .I1(mul_intermediate_0[23]),
        .O(addOut_carry__4_i_1__31_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_2__31
       (.I0(mul_intermediate__0[22]),
        .I1(mul_intermediate_0[22]),
        .O(addOut_carry__4_i_2__31_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_3__31
       (.I0(mul_intermediate__0[21]),
        .I1(mul_intermediate_0[21]),
        .O(addOut_carry__4_i_3__31_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_4__31
       (.I0(mul_intermediate__0[20]),
        .I1(mul_intermediate_0[20]),
        .O(addOut_carry__4_i_4__31_n_0));
  CARRY4 addOut_carry__5
       (.CI(addOut_carry__4_n_0),
        .CO({addOut_carry__5_n_0,addOut_carry__5_n_1,addOut_carry__5_n_2,addOut_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[27:24]),
        .O(\axi_rdata_reg[15]_0 [27:24]),
        .S({addOut_carry__5_i_1__31_n_0,addOut_carry__5_i_2__31_n_0,addOut_carry__5_i_3__31_n_0,addOut_carry__5_i_4__31_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_1__31
       (.I0(mul_intermediate__0[27]),
        .I1(mul_intermediate_0[27]),
        .O(addOut_carry__5_i_1__31_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_2__31
       (.I0(mul_intermediate__0[26]),
        .I1(mul_intermediate_0[26]),
        .O(addOut_carry__5_i_2__31_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_3__31
       (.I0(mul_intermediate__0[25]),
        .I1(mul_intermediate_0[25]),
        .O(addOut_carry__5_i_3__31_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_4__31
       (.I0(mul_intermediate__0[24]),
        .I1(mul_intermediate_0[24]),
        .O(addOut_carry__5_i_4__31_n_0));
  CARRY4 addOut_carry__6
       (.CI(addOut_carry__5_n_0),
        .CO({addOut_carry__6_n_0,addOut_carry__6_n_1,addOut_carry__6_n_2,addOut_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[31:28]),
        .O(\axi_rdata_reg[15]_0 [31:28]),
        .S({addOut_carry__6_i_1__31_n_0,addOut_carry__6_i_2__31_n_0,addOut_carry__6_i_3__31_n_0,addOut_carry__6_i_4__31_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_1__31
       (.I0(mul_intermediate__0[31]),
        .I1(mul_intermediate_0[31]),
        .O(addOut_carry__6_i_1__31_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_2__31
       (.I0(mul_intermediate__0[30]),
        .I1(mul_intermediate_0[30]),
        .O(addOut_carry__6_i_2__31_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_3__31
       (.I0(mul_intermediate__0[29]),
        .I1(mul_intermediate_0[29]),
        .O(addOut_carry__6_i_3__31_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_4__31
       (.I0(mul_intermediate__0[28]),
        .I1(mul_intermediate_0[28]),
        .O(addOut_carry__6_i_4__31_n_0));
  CARRY4 addOut_carry__7
       (.CI(addOut_carry__6_n_0),
        .CO({addOut_carry__7_n_0,addOut_carry__7_n_1,addOut_carry__7_n_2,addOut_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[35:32]),
        .O(\axi_rdata_reg[15]_0 [35:32]),
        .S({addOut_carry__7_i_1__31_n_0,addOut_carry__7_i_2__31_n_0,addOut_carry__7_i_3__31_n_0,addOut_carry__7_i_4__31_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_1__31
       (.I0(mul_intermediate__0[35]),
        .I1(mul_intermediate_0[35]),
        .O(addOut_carry__7_i_1__31_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_2__31
       (.I0(mul_intermediate__0[34]),
        .I1(mul_intermediate_0[34]),
        .O(addOut_carry__7_i_2__31_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_3__31
       (.I0(mul_intermediate__0[33]),
        .I1(mul_intermediate_0[33]),
        .O(addOut_carry__7_i_3__31_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_4__31
       (.I0(mul_intermediate__0[32]),
        .I1(mul_intermediate_0[32]),
        .O(addOut_carry__7_i_4__31_n_0));
  CARRY4 addOut_carry__8
       (.CI(addOut_carry__7_n_0),
        .CO({addOut_carry__8_n_0,addOut_carry__8_n_1,addOut_carry__8_n_2,addOut_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[39:36]),
        .O(\axi_rdata_reg[15]_0 [39:36]),
        .S({addOut_carry__8_i_1__31_n_0,addOut_carry__8_i_2__31_n_0,addOut_carry__8_i_3__31_n_0,addOut_carry__8_i_4__31_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_1__31
       (.I0(mul_intermediate__0[39]),
        .I1(mul_intermediate_0[39]),
        .O(addOut_carry__8_i_1__31_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_2__31
       (.I0(mul_intermediate__0[38]),
        .I1(mul_intermediate_0[38]),
        .O(addOut_carry__8_i_2__31_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_3__31
       (.I0(mul_intermediate__0[37]),
        .I1(mul_intermediate_0[37]),
        .O(addOut_carry__8_i_3__31_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_4__31
       (.I0(mul_intermediate__0[36]),
        .I1(mul_intermediate_0[36]),
        .O(addOut_carry__8_i_4__31_n_0));
  CARRY4 addOut_carry__9
       (.CI(addOut_carry__8_n_0),
        .CO({addOut_carry__9_n_0,addOut_carry__9_n_1,addOut_carry__9_n_2,addOut_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({mul_intermediate_0[42],mul_intermediate_1,mul_intermediate__0[41:40]}),
        .O(\axi_rdata_reg[15]_0 [43:40]),
        .S({mul_intermediate_2,addOut_carry__9_i_4__31_n_0,addOut_carry__9_i_5__30_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    addOut_carry__9_i_1__32
       (.I0(\axi_rdata_reg[15]_0 [42]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__9_i_2__32
       (.I0(\axi_rdata_reg[15]_0 [42]),
        .I1(\axi_rdata_reg[15]_0 [43]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_3__32
       (.I0(\axi_rdata_reg[15]_0 [42]),
        .I1(P),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_4__31
       (.I0(mul_intermediate__0[41]),
        .I1(mul_intermediate_0[41]),
        .O(addOut_carry__9_i_4__31_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_5__30
       (.I0(mul_intermediate__0[40]),
        .I1(mul_intermediate_0[40]),
        .O(addOut_carry__9_i_5__30_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_1__31
       (.I0(mul_intermediate__0[3]),
        .I1(mul_intermediate_0[3]),
        .O(addOut_carry_i_1__31_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_2__31
       (.I0(mul_intermediate__0[2]),
        .I1(mul_intermediate_0[2]),
        .O(addOut_carry_i_2__31_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_3__31
       (.I0(mul_intermediate__0[1]),
        .I1(mul_intermediate_0[1]),
        .O(addOut_carry_i_3__31_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_4__31
       (.I0(mul_intermediate__0[0]),
        .I1(mul_intermediate_0[0]),
        .O(addOut_carry_i_4__31_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_intermediate
       (.A({\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_intermediate_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(coef_bus),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_intermediate_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_intermediate_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_intermediate_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_intermediate_P_UNCONNECTED[47:43],\axi_rdata_reg[15] ,mul_intermediate__0}),
        .PATTERNBDETECT(NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_intermediate_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_intermediate_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "FIR_block_V2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_26
   (P,
    \axi_rdata_reg[15] ,
    \axi_rdata_reg[15]_0 ,
    \axi_rdata_reg[15]_1 ,
    \axi_rdata_reg[16] ,
    \axi_rdata_reg[15]_2 ,
    \Q_buf_reg[24]_0 ,
    coef_bus,
    Q,
    mul_intermediate_0,
    DI,
    S,
    mul_intermediate_1,
    mul_intermediate_2,
    mul_intermediate_3,
    en,
    s00_axi_aclk,
    AR);
  output [0:0]P;
  output [46:0]\axi_rdata_reg[15] ;
  output [1:0]\axi_rdata_reg[15]_0 ;
  output [3:0]\axi_rdata_reg[15]_1 ;
  output [0:0]\axi_rdata_reg[16] ;
  output [0:0]\axi_rdata_reg[15]_2 ;
  output [24:0]\Q_buf_reg[24]_0 ;
  input [17:0]coef_bus;
  input [24:0]Q;
  input [46:0]mul_intermediate_0;
  input [0:0]DI;
  input [1:0]S;
  input [3:0]mul_intermediate_1;
  input [0:0]mul_intermediate_2;
  input [0:0]mul_intermediate_3;
  input en;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]DI;
  wire [0:0]P;
  wire [24:0]Q;
  wire [24:0]\Q_buf_reg[24]_0 ;
  wire [1:0]S;
  wire addOut_carry__0_i_1__32_n_0;
  wire addOut_carry__0_i_2__32_n_0;
  wire addOut_carry__0_i_3__32_n_0;
  wire addOut_carry__0_i_4__32_n_0;
  wire addOut_carry__0_n_0;
  wire addOut_carry__0_n_1;
  wire addOut_carry__0_n_2;
  wire addOut_carry__0_n_3;
  wire addOut_carry__10_n_0;
  wire addOut_carry__10_n_1;
  wire addOut_carry__10_n_2;
  wire addOut_carry__10_n_3;
  wire addOut_carry__1_i_1__32_n_0;
  wire addOut_carry__1_i_2__32_n_0;
  wire addOut_carry__1_i_3__32_n_0;
  wire addOut_carry__1_i_4__32_n_0;
  wire addOut_carry__1_n_0;
  wire addOut_carry__1_n_1;
  wire addOut_carry__1_n_2;
  wire addOut_carry__1_n_3;
  wire addOut_carry__2_i_1__32_n_0;
  wire addOut_carry__2_i_2__32_n_0;
  wire addOut_carry__2_i_3__32_n_0;
  wire addOut_carry__2_i_4__32_n_0;
  wire addOut_carry__2_n_0;
  wire addOut_carry__2_n_1;
  wire addOut_carry__2_n_2;
  wire addOut_carry__2_n_3;
  wire addOut_carry__3_i_1__32_n_0;
  wire addOut_carry__3_i_2__32_n_0;
  wire addOut_carry__3_i_3__32_n_0;
  wire addOut_carry__3_i_4__32_n_0;
  wire addOut_carry__3_n_0;
  wire addOut_carry__3_n_1;
  wire addOut_carry__3_n_2;
  wire addOut_carry__3_n_3;
  wire addOut_carry__4_i_1__32_n_0;
  wire addOut_carry__4_i_2__32_n_0;
  wire addOut_carry__4_i_3__32_n_0;
  wire addOut_carry__4_i_4__32_n_0;
  wire addOut_carry__4_n_0;
  wire addOut_carry__4_n_1;
  wire addOut_carry__4_n_2;
  wire addOut_carry__4_n_3;
  wire addOut_carry__5_i_1__32_n_0;
  wire addOut_carry__5_i_2__32_n_0;
  wire addOut_carry__5_i_3__32_n_0;
  wire addOut_carry__5_i_4__32_n_0;
  wire addOut_carry__5_n_0;
  wire addOut_carry__5_n_1;
  wire addOut_carry__5_n_2;
  wire addOut_carry__5_n_3;
  wire addOut_carry__6_i_1__32_n_0;
  wire addOut_carry__6_i_2__32_n_0;
  wire addOut_carry__6_i_3__32_n_0;
  wire addOut_carry__6_i_4__32_n_0;
  wire addOut_carry__6_n_0;
  wire addOut_carry__6_n_1;
  wire addOut_carry__6_n_2;
  wire addOut_carry__6_n_3;
  wire addOut_carry__7_i_1__32_n_0;
  wire addOut_carry__7_i_2__32_n_0;
  wire addOut_carry__7_i_3__32_n_0;
  wire addOut_carry__7_i_4__32_n_0;
  wire addOut_carry__7_n_0;
  wire addOut_carry__7_n_1;
  wire addOut_carry__7_n_2;
  wire addOut_carry__7_n_3;
  wire addOut_carry__8_i_1__32_n_0;
  wire addOut_carry__8_i_2__32_n_0;
  wire addOut_carry__8_i_3__32_n_0;
  wire addOut_carry__8_i_4__32_n_0;
  wire addOut_carry__8_n_0;
  wire addOut_carry__8_n_1;
  wire addOut_carry__8_n_2;
  wire addOut_carry__8_n_3;
  wire addOut_carry__9_i_4__32_n_0;
  wire addOut_carry__9_i_5__31_n_0;
  wire addOut_carry__9_n_0;
  wire addOut_carry__9_n_1;
  wire addOut_carry__9_n_2;
  wire addOut_carry__9_n_3;
  wire addOut_carry_i_1__32_n_0;
  wire addOut_carry_i_2__32_n_0;
  wire addOut_carry_i_3__32_n_0;
  wire addOut_carry_i_4__32_n_0;
  wire addOut_carry_n_0;
  wire addOut_carry_n_1;
  wire addOut_carry_n_2;
  wire addOut_carry_n_3;
  wire [48:47]\add_bus[35]_72 ;
  wire [46:0]\axi_rdata_reg[15] ;
  wire [1:0]\axi_rdata_reg[15]_0 ;
  wire [3:0]\axi_rdata_reg[15]_1 ;
  wire [0:0]\axi_rdata_reg[15]_2 ;
  wire [0:0]\axi_rdata_reg[16] ;
  wire [17:0]coef_bus;
  wire en;
  wire [46:0]mul_intermediate_0;
  wire [3:0]mul_intermediate_1;
  wire [0:0]mul_intermediate_2;
  wire [0:0]mul_intermediate_3;
  wire [41:0]mul_intermediate__0;
  wire s00_axi_aclk;
  wire [3:0]NLW_addOut_carry__11_CO_UNCONNECTED;
  wire [3:1]NLW_addOut_carry__11_O_UNCONNECTED;
  wire NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_intermediate_OVERFLOW_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_intermediate_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_intermediate_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_intermediate_CARRYOUT_UNCONNECTED;
  wire [47:43]NLW_mul_intermediate_P_UNCONNECTED;
  wire [47:0]NLW_mul_intermediate_PCOUT_UNCONNECTED;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[0]),
        .Q(\Q_buf_reg[24]_0 [0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[10]),
        .Q(\Q_buf_reg[24]_0 [10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[11]),
        .Q(\Q_buf_reg[24]_0 [11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[12]),
        .Q(\Q_buf_reg[24]_0 [12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[13]),
        .Q(\Q_buf_reg[24]_0 [13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[14]),
        .Q(\Q_buf_reg[24]_0 [14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[15]),
        .Q(\Q_buf_reg[24]_0 [15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[16]),
        .Q(\Q_buf_reg[24]_0 [16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[17]),
        .Q(\Q_buf_reg[24]_0 [17]));
  FDCE \Q_buf_reg[18] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[18]),
        .Q(\Q_buf_reg[24]_0 [18]));
  FDCE \Q_buf_reg[19] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[19]),
        .Q(\Q_buf_reg[24]_0 [19]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[1]),
        .Q(\Q_buf_reg[24]_0 [1]));
  FDCE \Q_buf_reg[20] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[20]),
        .Q(\Q_buf_reg[24]_0 [20]));
  FDCE \Q_buf_reg[21] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[21]),
        .Q(\Q_buf_reg[24]_0 [21]));
  FDCE \Q_buf_reg[22] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[22]),
        .Q(\Q_buf_reg[24]_0 [22]));
  FDCE \Q_buf_reg[23] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[23]),
        .Q(\Q_buf_reg[24]_0 [23]));
  FDCE \Q_buf_reg[24] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[24]),
        .Q(\Q_buf_reg[24]_0 [24]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[2]),
        .Q(\Q_buf_reg[24]_0 [2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[3]),
        .Q(\Q_buf_reg[24]_0 [3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[4]),
        .Q(\Q_buf_reg[24]_0 [4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[5]),
        .Q(\Q_buf_reg[24]_0 [5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[6]),
        .Q(\Q_buf_reg[24]_0 [6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[7]),
        .Q(\Q_buf_reg[24]_0 [7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[8]),
        .Q(\Q_buf_reg[24]_0 [8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[9]),
        .Q(\Q_buf_reg[24]_0 [9]));
  CARRY4 addOut_carry
       (.CI(1'b0),
        .CO({addOut_carry_n_0,addOut_carry_n_1,addOut_carry_n_2,addOut_carry_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[3:0]),
        .O(\axi_rdata_reg[15] [3:0]),
        .S({addOut_carry_i_1__32_n_0,addOut_carry_i_2__32_n_0,addOut_carry_i_3__32_n_0,addOut_carry_i_4__32_n_0}));
  CARRY4 addOut_carry__0
       (.CI(addOut_carry_n_0),
        .CO({addOut_carry__0_n_0,addOut_carry__0_n_1,addOut_carry__0_n_2,addOut_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[7:4]),
        .O(\axi_rdata_reg[15] [7:4]),
        .S({addOut_carry__0_i_1__32_n_0,addOut_carry__0_i_2__32_n_0,addOut_carry__0_i_3__32_n_0,addOut_carry__0_i_4__32_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_1__32
       (.I0(mul_intermediate__0[7]),
        .I1(mul_intermediate_0[7]),
        .O(addOut_carry__0_i_1__32_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_2__32
       (.I0(mul_intermediate__0[6]),
        .I1(mul_intermediate_0[6]),
        .O(addOut_carry__0_i_2__32_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_3__32
       (.I0(mul_intermediate__0[5]),
        .I1(mul_intermediate_0[5]),
        .O(addOut_carry__0_i_3__32_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_4__32
       (.I0(mul_intermediate__0[4]),
        .I1(mul_intermediate_0[4]),
        .O(addOut_carry__0_i_4__32_n_0));
  CARRY4 addOut_carry__1
       (.CI(addOut_carry__0_n_0),
        .CO({addOut_carry__1_n_0,addOut_carry__1_n_1,addOut_carry__1_n_2,addOut_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[11:8]),
        .O(\axi_rdata_reg[15] [11:8]),
        .S({addOut_carry__1_i_1__32_n_0,addOut_carry__1_i_2__32_n_0,addOut_carry__1_i_3__32_n_0,addOut_carry__1_i_4__32_n_0}));
  CARRY4 addOut_carry__10
       (.CI(addOut_carry__9_n_0),
        .CO({addOut_carry__10_n_0,addOut_carry__10_n_1,addOut_carry__10_n_2,addOut_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate_0[46:43]),
        .O({\add_bus[35]_72 [47],\axi_rdata_reg[15] [46:44]}),
        .S(mul_intermediate_1));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_1__31
       (.I0(\axi_rdata_reg[15] [46]),
        .I1(\add_bus[35]_72 [47]),
        .O(\axi_rdata_reg[15]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_2__31
       (.I0(\axi_rdata_reg[15] [45]),
        .I1(\axi_rdata_reg[15] [46]),
        .O(\axi_rdata_reg[15]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_3__29
       (.I0(\axi_rdata_reg[15] [44]),
        .I1(\axi_rdata_reg[15] [45]),
        .O(\axi_rdata_reg[15]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_4__28
       (.I0(\axi_rdata_reg[15] [43]),
        .I1(\axi_rdata_reg[15] [44]),
        .O(\axi_rdata_reg[15]_1 [0]));
  CARRY4 addOut_carry__11
       (.CI(addOut_carry__10_n_0),
        .CO(NLW_addOut_carry__11_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_addOut_carry__11_O_UNCONNECTED[3:1],\add_bus[35]_72 [48]}),
        .S({1'b0,1'b0,1'b0,mul_intermediate_2}));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__11_i_1__27
       (.I0(\add_bus[35]_72 [47]),
        .I1(\add_bus[35]_72 [48]),
        .O(\axi_rdata_reg[16] ));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_1__32
       (.I0(mul_intermediate__0[11]),
        .I1(mul_intermediate_0[11]),
        .O(addOut_carry__1_i_1__32_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_2__32
       (.I0(mul_intermediate__0[10]),
        .I1(mul_intermediate_0[10]),
        .O(addOut_carry__1_i_2__32_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_3__32
       (.I0(mul_intermediate__0[9]),
        .I1(mul_intermediate_0[9]),
        .O(addOut_carry__1_i_3__32_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_4__32
       (.I0(mul_intermediate__0[8]),
        .I1(mul_intermediate_0[8]),
        .O(addOut_carry__1_i_4__32_n_0));
  CARRY4 addOut_carry__2
       (.CI(addOut_carry__1_n_0),
        .CO({addOut_carry__2_n_0,addOut_carry__2_n_1,addOut_carry__2_n_2,addOut_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[15:12]),
        .O(\axi_rdata_reg[15] [15:12]),
        .S({addOut_carry__2_i_1__32_n_0,addOut_carry__2_i_2__32_n_0,addOut_carry__2_i_3__32_n_0,addOut_carry__2_i_4__32_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_1__32
       (.I0(mul_intermediate__0[15]),
        .I1(mul_intermediate_0[15]),
        .O(addOut_carry__2_i_1__32_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_2__32
       (.I0(mul_intermediate__0[14]),
        .I1(mul_intermediate_0[14]),
        .O(addOut_carry__2_i_2__32_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_3__32
       (.I0(mul_intermediate__0[13]),
        .I1(mul_intermediate_0[13]),
        .O(addOut_carry__2_i_3__32_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_4__32
       (.I0(mul_intermediate__0[12]),
        .I1(mul_intermediate_0[12]),
        .O(addOut_carry__2_i_4__32_n_0));
  CARRY4 addOut_carry__3
       (.CI(addOut_carry__2_n_0),
        .CO({addOut_carry__3_n_0,addOut_carry__3_n_1,addOut_carry__3_n_2,addOut_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[19:16]),
        .O(\axi_rdata_reg[15] [19:16]),
        .S({addOut_carry__3_i_1__32_n_0,addOut_carry__3_i_2__32_n_0,addOut_carry__3_i_3__32_n_0,addOut_carry__3_i_4__32_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_1__32
       (.I0(mul_intermediate__0[19]),
        .I1(mul_intermediate_0[19]),
        .O(addOut_carry__3_i_1__32_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_2__32
       (.I0(mul_intermediate__0[18]),
        .I1(mul_intermediate_0[18]),
        .O(addOut_carry__3_i_2__32_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_3__32
       (.I0(mul_intermediate__0[17]),
        .I1(mul_intermediate_0[17]),
        .O(addOut_carry__3_i_3__32_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_4__32
       (.I0(mul_intermediate__0[16]),
        .I1(mul_intermediate_0[16]),
        .O(addOut_carry__3_i_4__32_n_0));
  CARRY4 addOut_carry__4
       (.CI(addOut_carry__3_n_0),
        .CO({addOut_carry__4_n_0,addOut_carry__4_n_1,addOut_carry__4_n_2,addOut_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[23:20]),
        .O(\axi_rdata_reg[15] [23:20]),
        .S({addOut_carry__4_i_1__32_n_0,addOut_carry__4_i_2__32_n_0,addOut_carry__4_i_3__32_n_0,addOut_carry__4_i_4__32_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_1__32
       (.I0(mul_intermediate__0[23]),
        .I1(mul_intermediate_0[23]),
        .O(addOut_carry__4_i_1__32_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_2__32
       (.I0(mul_intermediate__0[22]),
        .I1(mul_intermediate_0[22]),
        .O(addOut_carry__4_i_2__32_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_3__32
       (.I0(mul_intermediate__0[21]),
        .I1(mul_intermediate_0[21]),
        .O(addOut_carry__4_i_3__32_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_4__32
       (.I0(mul_intermediate__0[20]),
        .I1(mul_intermediate_0[20]),
        .O(addOut_carry__4_i_4__32_n_0));
  CARRY4 addOut_carry__5
       (.CI(addOut_carry__4_n_0),
        .CO({addOut_carry__5_n_0,addOut_carry__5_n_1,addOut_carry__5_n_2,addOut_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[27:24]),
        .O(\axi_rdata_reg[15] [27:24]),
        .S({addOut_carry__5_i_1__32_n_0,addOut_carry__5_i_2__32_n_0,addOut_carry__5_i_3__32_n_0,addOut_carry__5_i_4__32_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_1__32
       (.I0(mul_intermediate__0[27]),
        .I1(mul_intermediate_0[27]),
        .O(addOut_carry__5_i_1__32_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_2__32
       (.I0(mul_intermediate__0[26]),
        .I1(mul_intermediate_0[26]),
        .O(addOut_carry__5_i_2__32_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_3__32
       (.I0(mul_intermediate__0[25]),
        .I1(mul_intermediate_0[25]),
        .O(addOut_carry__5_i_3__32_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_4__32
       (.I0(mul_intermediate__0[24]),
        .I1(mul_intermediate_0[24]),
        .O(addOut_carry__5_i_4__32_n_0));
  CARRY4 addOut_carry__6
       (.CI(addOut_carry__5_n_0),
        .CO({addOut_carry__6_n_0,addOut_carry__6_n_1,addOut_carry__6_n_2,addOut_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[31:28]),
        .O(\axi_rdata_reg[15] [31:28]),
        .S({addOut_carry__6_i_1__32_n_0,addOut_carry__6_i_2__32_n_0,addOut_carry__6_i_3__32_n_0,addOut_carry__6_i_4__32_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_1__32
       (.I0(mul_intermediate__0[31]),
        .I1(mul_intermediate_0[31]),
        .O(addOut_carry__6_i_1__32_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_2__32
       (.I0(mul_intermediate__0[30]),
        .I1(mul_intermediate_0[30]),
        .O(addOut_carry__6_i_2__32_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_3__32
       (.I0(mul_intermediate__0[29]),
        .I1(mul_intermediate_0[29]),
        .O(addOut_carry__6_i_3__32_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_4__32
       (.I0(mul_intermediate__0[28]),
        .I1(mul_intermediate_0[28]),
        .O(addOut_carry__6_i_4__32_n_0));
  CARRY4 addOut_carry__7
       (.CI(addOut_carry__6_n_0),
        .CO({addOut_carry__7_n_0,addOut_carry__7_n_1,addOut_carry__7_n_2,addOut_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[35:32]),
        .O(\axi_rdata_reg[15] [35:32]),
        .S({addOut_carry__7_i_1__32_n_0,addOut_carry__7_i_2__32_n_0,addOut_carry__7_i_3__32_n_0,addOut_carry__7_i_4__32_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_1__32
       (.I0(mul_intermediate__0[35]),
        .I1(mul_intermediate_0[35]),
        .O(addOut_carry__7_i_1__32_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_2__32
       (.I0(mul_intermediate__0[34]),
        .I1(mul_intermediate_0[34]),
        .O(addOut_carry__7_i_2__32_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_3__32
       (.I0(mul_intermediate__0[33]),
        .I1(mul_intermediate_0[33]),
        .O(addOut_carry__7_i_3__32_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_4__32
       (.I0(mul_intermediate__0[32]),
        .I1(mul_intermediate_0[32]),
        .O(addOut_carry__7_i_4__32_n_0));
  CARRY4 addOut_carry__8
       (.CI(addOut_carry__7_n_0),
        .CO({addOut_carry__8_n_0,addOut_carry__8_n_1,addOut_carry__8_n_2,addOut_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[39:36]),
        .O(\axi_rdata_reg[15] [39:36]),
        .S({addOut_carry__8_i_1__32_n_0,addOut_carry__8_i_2__32_n_0,addOut_carry__8_i_3__32_n_0,addOut_carry__8_i_4__32_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_1__32
       (.I0(mul_intermediate__0[39]),
        .I1(mul_intermediate_0[39]),
        .O(addOut_carry__8_i_1__32_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_2__32
       (.I0(mul_intermediate__0[38]),
        .I1(mul_intermediate_0[38]),
        .O(addOut_carry__8_i_2__32_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_3__32
       (.I0(mul_intermediate__0[37]),
        .I1(mul_intermediate_0[37]),
        .O(addOut_carry__8_i_3__32_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_4__32
       (.I0(mul_intermediate__0[36]),
        .I1(mul_intermediate_0[36]),
        .O(addOut_carry__8_i_4__32_n_0));
  CARRY4 addOut_carry__9
       (.CI(addOut_carry__8_n_0),
        .CO({addOut_carry__9_n_0,addOut_carry__9_n_1,addOut_carry__9_n_2,addOut_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({mul_intermediate_0[42],DI,mul_intermediate__0[41:40]}),
        .O(\axi_rdata_reg[15] [43:40]),
        .S({S,addOut_carry__9_i_4__32_n_0,addOut_carry__9_i_5__31_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    addOut_carry__9_i_1__33
       (.I0(\axi_rdata_reg[15] [42]),
        .O(\axi_rdata_reg[15]_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__9_i_2__33
       (.I0(\axi_rdata_reg[15] [42]),
        .I1(\axi_rdata_reg[15] [43]),
        .O(\axi_rdata_reg[15]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_3__33
       (.I0(\axi_rdata_reg[15] [42]),
        .I1(mul_intermediate_3),
        .O(\axi_rdata_reg[15]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_4__32
       (.I0(mul_intermediate__0[41]),
        .I1(mul_intermediate_0[41]),
        .O(addOut_carry__9_i_4__32_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_5__31
       (.I0(mul_intermediate__0[40]),
        .I1(mul_intermediate_0[40]),
        .O(addOut_carry__9_i_5__31_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_1__32
       (.I0(mul_intermediate__0[3]),
        .I1(mul_intermediate_0[3]),
        .O(addOut_carry_i_1__32_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_2__32
       (.I0(mul_intermediate__0[2]),
        .I1(mul_intermediate_0[2]),
        .O(addOut_carry_i_2__32_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_3__32
       (.I0(mul_intermediate__0[1]),
        .I1(mul_intermediate_0[1]),
        .O(addOut_carry_i_3__32_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_4__32
       (.I0(mul_intermediate__0[0]),
        .I1(mul_intermediate_0[0]),
        .O(addOut_carry_i_4__32_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_intermediate
       (.A({Q[24],Q[24],Q[24],Q[24],Q[24],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_intermediate_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(coef_bus),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_intermediate_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_intermediate_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_intermediate_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_intermediate_P_UNCONNECTED[47:43],P,mul_intermediate__0}),
        .PATTERNBDETECT(NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_intermediate_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_intermediate_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "FIR_block_V2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_27
   (\axi_rdata_reg[15] ,
    \axi_rdata_reg[15]_0 ,
    S,
    \axi_rdata_reg[15]_1 ,
    \axi_rdata_reg[16] ,
    DI,
    Q,
    coef_bus,
    \Q_buf_reg[24]_0 ,
    mul_intermediate_0,
    mul_intermediate_1,
    mul_intermediate_2,
    mul_intermediate_3,
    mul_intermediate_4,
    P,
    en,
    s00_axi_aclk,
    AR);
  output [0:0]\axi_rdata_reg[15] ;
  output [46:0]\axi_rdata_reg[15]_0 ;
  output [1:0]S;
  output [3:0]\axi_rdata_reg[15]_1 ;
  output [0:0]\axi_rdata_reg[16] ;
  output [0:0]DI;
  output [24:0]Q;
  input [17:0]coef_bus;
  input [24:0]\Q_buf_reg[24]_0 ;
  input [46:0]mul_intermediate_0;
  input [0:0]mul_intermediate_1;
  input [1:0]mul_intermediate_2;
  input [3:0]mul_intermediate_3;
  input [0:0]mul_intermediate_4;
  input [0:0]P;
  input en;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]DI;
  wire [0:0]P;
  wire [24:0]Q;
  wire [24:0]\Q_buf_reg[24]_0 ;
  wire [1:0]S;
  wire addOut_carry__0_i_1__33_n_0;
  wire addOut_carry__0_i_2__33_n_0;
  wire addOut_carry__0_i_3__33_n_0;
  wire addOut_carry__0_i_4__33_n_0;
  wire addOut_carry__0_n_0;
  wire addOut_carry__0_n_1;
  wire addOut_carry__0_n_2;
  wire addOut_carry__0_n_3;
  wire addOut_carry__10_n_0;
  wire addOut_carry__10_n_1;
  wire addOut_carry__10_n_2;
  wire addOut_carry__10_n_3;
  wire addOut_carry__1_i_1__33_n_0;
  wire addOut_carry__1_i_2__33_n_0;
  wire addOut_carry__1_i_3__33_n_0;
  wire addOut_carry__1_i_4__33_n_0;
  wire addOut_carry__1_n_0;
  wire addOut_carry__1_n_1;
  wire addOut_carry__1_n_2;
  wire addOut_carry__1_n_3;
  wire addOut_carry__2_i_1__33_n_0;
  wire addOut_carry__2_i_2__33_n_0;
  wire addOut_carry__2_i_3__33_n_0;
  wire addOut_carry__2_i_4__33_n_0;
  wire addOut_carry__2_n_0;
  wire addOut_carry__2_n_1;
  wire addOut_carry__2_n_2;
  wire addOut_carry__2_n_3;
  wire addOut_carry__3_i_1__33_n_0;
  wire addOut_carry__3_i_2__33_n_0;
  wire addOut_carry__3_i_3__33_n_0;
  wire addOut_carry__3_i_4__33_n_0;
  wire addOut_carry__3_n_0;
  wire addOut_carry__3_n_1;
  wire addOut_carry__3_n_2;
  wire addOut_carry__3_n_3;
  wire addOut_carry__4_i_1__33_n_0;
  wire addOut_carry__4_i_2__33_n_0;
  wire addOut_carry__4_i_3__33_n_0;
  wire addOut_carry__4_i_4__33_n_0;
  wire addOut_carry__4_n_0;
  wire addOut_carry__4_n_1;
  wire addOut_carry__4_n_2;
  wire addOut_carry__4_n_3;
  wire addOut_carry__5_i_1__33_n_0;
  wire addOut_carry__5_i_2__33_n_0;
  wire addOut_carry__5_i_3__33_n_0;
  wire addOut_carry__5_i_4__33_n_0;
  wire addOut_carry__5_n_0;
  wire addOut_carry__5_n_1;
  wire addOut_carry__5_n_2;
  wire addOut_carry__5_n_3;
  wire addOut_carry__6_i_1__33_n_0;
  wire addOut_carry__6_i_2__33_n_0;
  wire addOut_carry__6_i_3__33_n_0;
  wire addOut_carry__6_i_4__33_n_0;
  wire addOut_carry__6_n_0;
  wire addOut_carry__6_n_1;
  wire addOut_carry__6_n_2;
  wire addOut_carry__6_n_3;
  wire addOut_carry__7_i_1__33_n_0;
  wire addOut_carry__7_i_2__33_n_0;
  wire addOut_carry__7_i_3__33_n_0;
  wire addOut_carry__7_i_4__33_n_0;
  wire addOut_carry__7_n_0;
  wire addOut_carry__7_n_1;
  wire addOut_carry__7_n_2;
  wire addOut_carry__7_n_3;
  wire addOut_carry__8_i_1__33_n_0;
  wire addOut_carry__8_i_2__33_n_0;
  wire addOut_carry__8_i_3__33_n_0;
  wire addOut_carry__8_i_4__33_n_0;
  wire addOut_carry__8_n_0;
  wire addOut_carry__8_n_1;
  wire addOut_carry__8_n_2;
  wire addOut_carry__8_n_3;
  wire addOut_carry__9_i_4__33_n_0;
  wire addOut_carry__9_i_5__32_n_0;
  wire addOut_carry__9_n_0;
  wire addOut_carry__9_n_1;
  wire addOut_carry__9_n_2;
  wire addOut_carry__9_n_3;
  wire addOut_carry_i_1__33_n_0;
  wire addOut_carry_i_2__33_n_0;
  wire addOut_carry_i_3__33_n_0;
  wire addOut_carry_i_4__33_n_0;
  wire addOut_carry_n_0;
  wire addOut_carry_n_1;
  wire addOut_carry_n_2;
  wire addOut_carry_n_3;
  wire [48:47]\add_bus[36]_73 ;
  wire [0:0]\axi_rdata_reg[15] ;
  wire [46:0]\axi_rdata_reg[15]_0 ;
  wire [3:0]\axi_rdata_reg[15]_1 ;
  wire [0:0]\axi_rdata_reg[16] ;
  wire [17:0]coef_bus;
  wire en;
  wire [46:0]mul_intermediate_0;
  wire [0:0]mul_intermediate_1;
  wire [1:0]mul_intermediate_2;
  wire [3:0]mul_intermediate_3;
  wire [0:0]mul_intermediate_4;
  wire [41:0]mul_intermediate__0;
  wire s00_axi_aclk;
  wire [3:0]NLW_addOut_carry__11_CO_UNCONNECTED;
  wire [3:1]NLW_addOut_carry__11_O_UNCONNECTED;
  wire NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_intermediate_OVERFLOW_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_intermediate_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_intermediate_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_intermediate_CARRYOUT_UNCONNECTED;
  wire [47:43]NLW_mul_intermediate_P_UNCONNECTED;
  wire [47:0]NLW_mul_intermediate_PCOUT_UNCONNECTED;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [0]),
        .Q(Q[0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [10]),
        .Q(Q[10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [11]),
        .Q(Q[11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [12]),
        .Q(Q[12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [13]),
        .Q(Q[13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [14]),
        .Q(Q[14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [15]),
        .Q(Q[15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [16]),
        .Q(Q[16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [17]),
        .Q(Q[17]));
  FDCE \Q_buf_reg[18] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [18]),
        .Q(Q[18]));
  FDCE \Q_buf_reg[19] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [19]),
        .Q(Q[19]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [1]),
        .Q(Q[1]));
  FDCE \Q_buf_reg[20] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [20]),
        .Q(Q[20]));
  FDCE \Q_buf_reg[21] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [21]),
        .Q(Q[21]));
  FDCE \Q_buf_reg[22] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [22]),
        .Q(Q[22]));
  FDCE \Q_buf_reg[23] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [23]),
        .Q(Q[23]));
  FDCE \Q_buf_reg[24] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [24]),
        .Q(Q[24]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [2]),
        .Q(Q[2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [3]),
        .Q(Q[3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [4]),
        .Q(Q[4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [5]),
        .Q(Q[5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [6]),
        .Q(Q[6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [7]),
        .Q(Q[7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [8]),
        .Q(Q[8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [9]),
        .Q(Q[9]));
  CARRY4 addOut_carry
       (.CI(1'b0),
        .CO({addOut_carry_n_0,addOut_carry_n_1,addOut_carry_n_2,addOut_carry_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[3:0]),
        .O(\axi_rdata_reg[15]_0 [3:0]),
        .S({addOut_carry_i_1__33_n_0,addOut_carry_i_2__33_n_0,addOut_carry_i_3__33_n_0,addOut_carry_i_4__33_n_0}));
  CARRY4 addOut_carry__0
       (.CI(addOut_carry_n_0),
        .CO({addOut_carry__0_n_0,addOut_carry__0_n_1,addOut_carry__0_n_2,addOut_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[7:4]),
        .O(\axi_rdata_reg[15]_0 [7:4]),
        .S({addOut_carry__0_i_1__33_n_0,addOut_carry__0_i_2__33_n_0,addOut_carry__0_i_3__33_n_0,addOut_carry__0_i_4__33_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_1__33
       (.I0(mul_intermediate__0[7]),
        .I1(mul_intermediate_0[7]),
        .O(addOut_carry__0_i_1__33_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_2__33
       (.I0(mul_intermediate__0[6]),
        .I1(mul_intermediate_0[6]),
        .O(addOut_carry__0_i_2__33_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_3__33
       (.I0(mul_intermediate__0[5]),
        .I1(mul_intermediate_0[5]),
        .O(addOut_carry__0_i_3__33_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_4__33
       (.I0(mul_intermediate__0[4]),
        .I1(mul_intermediate_0[4]),
        .O(addOut_carry__0_i_4__33_n_0));
  CARRY4 addOut_carry__1
       (.CI(addOut_carry__0_n_0),
        .CO({addOut_carry__1_n_0,addOut_carry__1_n_1,addOut_carry__1_n_2,addOut_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[11:8]),
        .O(\axi_rdata_reg[15]_0 [11:8]),
        .S({addOut_carry__1_i_1__33_n_0,addOut_carry__1_i_2__33_n_0,addOut_carry__1_i_3__33_n_0,addOut_carry__1_i_4__33_n_0}));
  CARRY4 addOut_carry__10
       (.CI(addOut_carry__9_n_0),
        .CO({addOut_carry__10_n_0,addOut_carry__10_n_1,addOut_carry__10_n_2,addOut_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate_0[46:43]),
        .O({\add_bus[36]_73 [47],\axi_rdata_reg[15]_0 [46:44]}),
        .S(mul_intermediate_3));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_1__32
       (.I0(\axi_rdata_reg[15]_0 [46]),
        .I1(\add_bus[36]_73 [47]),
        .O(\axi_rdata_reg[15]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_2__32
       (.I0(\axi_rdata_reg[15]_0 [45]),
        .I1(\axi_rdata_reg[15]_0 [46]),
        .O(\axi_rdata_reg[15]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_3__30
       (.I0(\axi_rdata_reg[15]_0 [44]),
        .I1(\axi_rdata_reg[15]_0 [45]),
        .O(\axi_rdata_reg[15]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_4__29
       (.I0(\axi_rdata_reg[15]_0 [43]),
        .I1(\axi_rdata_reg[15]_0 [44]),
        .O(\axi_rdata_reg[15]_1 [0]));
  CARRY4 addOut_carry__11
       (.CI(addOut_carry__10_n_0),
        .CO(NLW_addOut_carry__11_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_addOut_carry__11_O_UNCONNECTED[3:1],\add_bus[36]_73 [48]}),
        .S({1'b0,1'b0,1'b0,mul_intermediate_4}));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__11_i_1__28
       (.I0(\add_bus[36]_73 [47]),
        .I1(\add_bus[36]_73 [48]),
        .O(\axi_rdata_reg[16] ));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_1__33
       (.I0(mul_intermediate__0[11]),
        .I1(mul_intermediate_0[11]),
        .O(addOut_carry__1_i_1__33_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_2__33
       (.I0(mul_intermediate__0[10]),
        .I1(mul_intermediate_0[10]),
        .O(addOut_carry__1_i_2__33_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_3__33
       (.I0(mul_intermediate__0[9]),
        .I1(mul_intermediate_0[9]),
        .O(addOut_carry__1_i_3__33_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_4__33
       (.I0(mul_intermediate__0[8]),
        .I1(mul_intermediate_0[8]),
        .O(addOut_carry__1_i_4__33_n_0));
  CARRY4 addOut_carry__2
       (.CI(addOut_carry__1_n_0),
        .CO({addOut_carry__2_n_0,addOut_carry__2_n_1,addOut_carry__2_n_2,addOut_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[15:12]),
        .O(\axi_rdata_reg[15]_0 [15:12]),
        .S({addOut_carry__2_i_1__33_n_0,addOut_carry__2_i_2__33_n_0,addOut_carry__2_i_3__33_n_0,addOut_carry__2_i_4__33_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_1__33
       (.I0(mul_intermediate__0[15]),
        .I1(mul_intermediate_0[15]),
        .O(addOut_carry__2_i_1__33_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_2__33
       (.I0(mul_intermediate__0[14]),
        .I1(mul_intermediate_0[14]),
        .O(addOut_carry__2_i_2__33_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_3__33
       (.I0(mul_intermediate__0[13]),
        .I1(mul_intermediate_0[13]),
        .O(addOut_carry__2_i_3__33_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_4__33
       (.I0(mul_intermediate__0[12]),
        .I1(mul_intermediate_0[12]),
        .O(addOut_carry__2_i_4__33_n_0));
  CARRY4 addOut_carry__3
       (.CI(addOut_carry__2_n_0),
        .CO({addOut_carry__3_n_0,addOut_carry__3_n_1,addOut_carry__3_n_2,addOut_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[19:16]),
        .O(\axi_rdata_reg[15]_0 [19:16]),
        .S({addOut_carry__3_i_1__33_n_0,addOut_carry__3_i_2__33_n_0,addOut_carry__3_i_3__33_n_0,addOut_carry__3_i_4__33_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_1__33
       (.I0(mul_intermediate__0[19]),
        .I1(mul_intermediate_0[19]),
        .O(addOut_carry__3_i_1__33_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_2__33
       (.I0(mul_intermediate__0[18]),
        .I1(mul_intermediate_0[18]),
        .O(addOut_carry__3_i_2__33_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_3__33
       (.I0(mul_intermediate__0[17]),
        .I1(mul_intermediate_0[17]),
        .O(addOut_carry__3_i_3__33_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_4__33
       (.I0(mul_intermediate__0[16]),
        .I1(mul_intermediate_0[16]),
        .O(addOut_carry__3_i_4__33_n_0));
  CARRY4 addOut_carry__4
       (.CI(addOut_carry__3_n_0),
        .CO({addOut_carry__4_n_0,addOut_carry__4_n_1,addOut_carry__4_n_2,addOut_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[23:20]),
        .O(\axi_rdata_reg[15]_0 [23:20]),
        .S({addOut_carry__4_i_1__33_n_0,addOut_carry__4_i_2__33_n_0,addOut_carry__4_i_3__33_n_0,addOut_carry__4_i_4__33_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_1__33
       (.I0(mul_intermediate__0[23]),
        .I1(mul_intermediate_0[23]),
        .O(addOut_carry__4_i_1__33_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_2__33
       (.I0(mul_intermediate__0[22]),
        .I1(mul_intermediate_0[22]),
        .O(addOut_carry__4_i_2__33_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_3__33
       (.I0(mul_intermediate__0[21]),
        .I1(mul_intermediate_0[21]),
        .O(addOut_carry__4_i_3__33_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_4__33
       (.I0(mul_intermediate__0[20]),
        .I1(mul_intermediate_0[20]),
        .O(addOut_carry__4_i_4__33_n_0));
  CARRY4 addOut_carry__5
       (.CI(addOut_carry__4_n_0),
        .CO({addOut_carry__5_n_0,addOut_carry__5_n_1,addOut_carry__5_n_2,addOut_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[27:24]),
        .O(\axi_rdata_reg[15]_0 [27:24]),
        .S({addOut_carry__5_i_1__33_n_0,addOut_carry__5_i_2__33_n_0,addOut_carry__5_i_3__33_n_0,addOut_carry__5_i_4__33_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_1__33
       (.I0(mul_intermediate__0[27]),
        .I1(mul_intermediate_0[27]),
        .O(addOut_carry__5_i_1__33_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_2__33
       (.I0(mul_intermediate__0[26]),
        .I1(mul_intermediate_0[26]),
        .O(addOut_carry__5_i_2__33_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_3__33
       (.I0(mul_intermediate__0[25]),
        .I1(mul_intermediate_0[25]),
        .O(addOut_carry__5_i_3__33_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_4__33
       (.I0(mul_intermediate__0[24]),
        .I1(mul_intermediate_0[24]),
        .O(addOut_carry__5_i_4__33_n_0));
  CARRY4 addOut_carry__6
       (.CI(addOut_carry__5_n_0),
        .CO({addOut_carry__6_n_0,addOut_carry__6_n_1,addOut_carry__6_n_2,addOut_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[31:28]),
        .O(\axi_rdata_reg[15]_0 [31:28]),
        .S({addOut_carry__6_i_1__33_n_0,addOut_carry__6_i_2__33_n_0,addOut_carry__6_i_3__33_n_0,addOut_carry__6_i_4__33_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_1__33
       (.I0(mul_intermediate__0[31]),
        .I1(mul_intermediate_0[31]),
        .O(addOut_carry__6_i_1__33_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_2__33
       (.I0(mul_intermediate__0[30]),
        .I1(mul_intermediate_0[30]),
        .O(addOut_carry__6_i_2__33_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_3__33
       (.I0(mul_intermediate__0[29]),
        .I1(mul_intermediate_0[29]),
        .O(addOut_carry__6_i_3__33_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_4__33
       (.I0(mul_intermediate__0[28]),
        .I1(mul_intermediate_0[28]),
        .O(addOut_carry__6_i_4__33_n_0));
  CARRY4 addOut_carry__7
       (.CI(addOut_carry__6_n_0),
        .CO({addOut_carry__7_n_0,addOut_carry__7_n_1,addOut_carry__7_n_2,addOut_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[35:32]),
        .O(\axi_rdata_reg[15]_0 [35:32]),
        .S({addOut_carry__7_i_1__33_n_0,addOut_carry__7_i_2__33_n_0,addOut_carry__7_i_3__33_n_0,addOut_carry__7_i_4__33_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_1__33
       (.I0(mul_intermediate__0[35]),
        .I1(mul_intermediate_0[35]),
        .O(addOut_carry__7_i_1__33_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_2__33
       (.I0(mul_intermediate__0[34]),
        .I1(mul_intermediate_0[34]),
        .O(addOut_carry__7_i_2__33_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_3__33
       (.I0(mul_intermediate__0[33]),
        .I1(mul_intermediate_0[33]),
        .O(addOut_carry__7_i_3__33_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_4__33
       (.I0(mul_intermediate__0[32]),
        .I1(mul_intermediate_0[32]),
        .O(addOut_carry__7_i_4__33_n_0));
  CARRY4 addOut_carry__8
       (.CI(addOut_carry__7_n_0),
        .CO({addOut_carry__8_n_0,addOut_carry__8_n_1,addOut_carry__8_n_2,addOut_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[39:36]),
        .O(\axi_rdata_reg[15]_0 [39:36]),
        .S({addOut_carry__8_i_1__33_n_0,addOut_carry__8_i_2__33_n_0,addOut_carry__8_i_3__33_n_0,addOut_carry__8_i_4__33_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_1__33
       (.I0(mul_intermediate__0[39]),
        .I1(mul_intermediate_0[39]),
        .O(addOut_carry__8_i_1__33_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_2__33
       (.I0(mul_intermediate__0[38]),
        .I1(mul_intermediate_0[38]),
        .O(addOut_carry__8_i_2__33_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_3__33
       (.I0(mul_intermediate__0[37]),
        .I1(mul_intermediate_0[37]),
        .O(addOut_carry__8_i_3__33_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_4__33
       (.I0(mul_intermediate__0[36]),
        .I1(mul_intermediate_0[36]),
        .O(addOut_carry__8_i_4__33_n_0));
  CARRY4 addOut_carry__9
       (.CI(addOut_carry__8_n_0),
        .CO({addOut_carry__9_n_0,addOut_carry__9_n_1,addOut_carry__9_n_2,addOut_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({mul_intermediate_0[42],mul_intermediate_1,mul_intermediate__0[41:40]}),
        .O(\axi_rdata_reg[15]_0 [43:40]),
        .S({mul_intermediate_2,addOut_carry__9_i_4__33_n_0,addOut_carry__9_i_5__32_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    addOut_carry__9_i_1__34
       (.I0(\axi_rdata_reg[15]_0 [42]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__9_i_2__34
       (.I0(\axi_rdata_reg[15]_0 [42]),
        .I1(\axi_rdata_reg[15]_0 [43]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_3__34
       (.I0(\axi_rdata_reg[15]_0 [42]),
        .I1(P),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_4__33
       (.I0(mul_intermediate__0[41]),
        .I1(mul_intermediate_0[41]),
        .O(addOut_carry__9_i_4__33_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_5__32
       (.I0(mul_intermediate__0[40]),
        .I1(mul_intermediate_0[40]),
        .O(addOut_carry__9_i_5__32_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_1__33
       (.I0(mul_intermediate__0[3]),
        .I1(mul_intermediate_0[3]),
        .O(addOut_carry_i_1__33_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_2__33
       (.I0(mul_intermediate__0[2]),
        .I1(mul_intermediate_0[2]),
        .O(addOut_carry_i_2__33_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_3__33
       (.I0(mul_intermediate__0[1]),
        .I1(mul_intermediate_0[1]),
        .O(addOut_carry_i_3__33_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_4__33
       (.I0(mul_intermediate__0[0]),
        .I1(mul_intermediate_0[0]),
        .O(addOut_carry_i_4__33_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_intermediate
       (.A({\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_intermediate_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(coef_bus),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_intermediate_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_intermediate_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_intermediate_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_intermediate_P_UNCONNECTED[47:43],\axi_rdata_reg[15] ,mul_intermediate__0}),
        .PATTERNBDETECT(NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_intermediate_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_intermediate_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "FIR_block_V2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_28
   (P,
    \axi_rdata_reg[15] ,
    \axi_rdata_reg[15]_0 ,
    \axi_rdata_reg[15]_1 ,
    \axi_rdata_reg[16] ,
    \axi_rdata_reg[15]_2 ,
    \Q_buf_reg[24]_0 ,
    coef_bus,
    Q,
    mul_intermediate_0,
    DI,
    S,
    mul_intermediate_1,
    mul_intermediate_2,
    mul_intermediate_3,
    en,
    s00_axi_aclk,
    AR);
  output [0:0]P;
  output [46:0]\axi_rdata_reg[15] ;
  output [1:0]\axi_rdata_reg[15]_0 ;
  output [3:0]\axi_rdata_reg[15]_1 ;
  output [0:0]\axi_rdata_reg[16] ;
  output [0:0]\axi_rdata_reg[15]_2 ;
  output [24:0]\Q_buf_reg[24]_0 ;
  input [17:0]coef_bus;
  input [24:0]Q;
  input [46:0]mul_intermediate_0;
  input [0:0]DI;
  input [1:0]S;
  input [3:0]mul_intermediate_1;
  input [0:0]mul_intermediate_2;
  input [0:0]mul_intermediate_3;
  input en;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]DI;
  wire [0:0]P;
  wire [24:0]Q;
  wire [24:0]\Q_buf_reg[24]_0 ;
  wire [1:0]S;
  wire addOut_carry__0_i_1__34_n_0;
  wire addOut_carry__0_i_2__34_n_0;
  wire addOut_carry__0_i_3__34_n_0;
  wire addOut_carry__0_i_4__34_n_0;
  wire addOut_carry__0_n_0;
  wire addOut_carry__0_n_1;
  wire addOut_carry__0_n_2;
  wire addOut_carry__0_n_3;
  wire addOut_carry__10_n_0;
  wire addOut_carry__10_n_1;
  wire addOut_carry__10_n_2;
  wire addOut_carry__10_n_3;
  wire addOut_carry__1_i_1__34_n_0;
  wire addOut_carry__1_i_2__34_n_0;
  wire addOut_carry__1_i_3__34_n_0;
  wire addOut_carry__1_i_4__34_n_0;
  wire addOut_carry__1_n_0;
  wire addOut_carry__1_n_1;
  wire addOut_carry__1_n_2;
  wire addOut_carry__1_n_3;
  wire addOut_carry__2_i_1__34_n_0;
  wire addOut_carry__2_i_2__34_n_0;
  wire addOut_carry__2_i_3__34_n_0;
  wire addOut_carry__2_i_4__34_n_0;
  wire addOut_carry__2_n_0;
  wire addOut_carry__2_n_1;
  wire addOut_carry__2_n_2;
  wire addOut_carry__2_n_3;
  wire addOut_carry__3_i_1__34_n_0;
  wire addOut_carry__3_i_2__34_n_0;
  wire addOut_carry__3_i_3__34_n_0;
  wire addOut_carry__3_i_4__34_n_0;
  wire addOut_carry__3_n_0;
  wire addOut_carry__3_n_1;
  wire addOut_carry__3_n_2;
  wire addOut_carry__3_n_3;
  wire addOut_carry__4_i_1__34_n_0;
  wire addOut_carry__4_i_2__34_n_0;
  wire addOut_carry__4_i_3__34_n_0;
  wire addOut_carry__4_i_4__34_n_0;
  wire addOut_carry__4_n_0;
  wire addOut_carry__4_n_1;
  wire addOut_carry__4_n_2;
  wire addOut_carry__4_n_3;
  wire addOut_carry__5_i_1__34_n_0;
  wire addOut_carry__5_i_2__34_n_0;
  wire addOut_carry__5_i_3__34_n_0;
  wire addOut_carry__5_i_4__34_n_0;
  wire addOut_carry__5_n_0;
  wire addOut_carry__5_n_1;
  wire addOut_carry__5_n_2;
  wire addOut_carry__5_n_3;
  wire addOut_carry__6_i_1__34_n_0;
  wire addOut_carry__6_i_2__34_n_0;
  wire addOut_carry__6_i_3__34_n_0;
  wire addOut_carry__6_i_4__34_n_0;
  wire addOut_carry__6_n_0;
  wire addOut_carry__6_n_1;
  wire addOut_carry__6_n_2;
  wire addOut_carry__6_n_3;
  wire addOut_carry__7_i_1__34_n_0;
  wire addOut_carry__7_i_2__34_n_0;
  wire addOut_carry__7_i_3__34_n_0;
  wire addOut_carry__7_i_4__34_n_0;
  wire addOut_carry__7_n_0;
  wire addOut_carry__7_n_1;
  wire addOut_carry__7_n_2;
  wire addOut_carry__7_n_3;
  wire addOut_carry__8_i_1__34_n_0;
  wire addOut_carry__8_i_2__34_n_0;
  wire addOut_carry__8_i_3__34_n_0;
  wire addOut_carry__8_i_4__34_n_0;
  wire addOut_carry__8_n_0;
  wire addOut_carry__8_n_1;
  wire addOut_carry__8_n_2;
  wire addOut_carry__8_n_3;
  wire addOut_carry__9_i_4__34_n_0;
  wire addOut_carry__9_i_5__33_n_0;
  wire addOut_carry__9_n_0;
  wire addOut_carry__9_n_1;
  wire addOut_carry__9_n_2;
  wire addOut_carry__9_n_3;
  wire addOut_carry_i_1__34_n_0;
  wire addOut_carry_i_2__34_n_0;
  wire addOut_carry_i_3__34_n_0;
  wire addOut_carry_i_4__34_n_0;
  wire addOut_carry_n_0;
  wire addOut_carry_n_1;
  wire addOut_carry_n_2;
  wire addOut_carry_n_3;
  wire [48:47]\add_bus[37]_74 ;
  wire [46:0]\axi_rdata_reg[15] ;
  wire [1:0]\axi_rdata_reg[15]_0 ;
  wire [3:0]\axi_rdata_reg[15]_1 ;
  wire [0:0]\axi_rdata_reg[15]_2 ;
  wire [0:0]\axi_rdata_reg[16] ;
  wire [17:0]coef_bus;
  wire en;
  wire [46:0]mul_intermediate_0;
  wire [3:0]mul_intermediate_1;
  wire [0:0]mul_intermediate_2;
  wire [0:0]mul_intermediate_3;
  wire [41:0]mul_intermediate__0;
  wire s00_axi_aclk;
  wire [3:0]NLW_addOut_carry__11_CO_UNCONNECTED;
  wire [3:1]NLW_addOut_carry__11_O_UNCONNECTED;
  wire NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_intermediate_OVERFLOW_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_intermediate_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_intermediate_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_intermediate_CARRYOUT_UNCONNECTED;
  wire [47:43]NLW_mul_intermediate_P_UNCONNECTED;
  wire [47:0]NLW_mul_intermediate_PCOUT_UNCONNECTED;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[0]),
        .Q(\Q_buf_reg[24]_0 [0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[10]),
        .Q(\Q_buf_reg[24]_0 [10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[11]),
        .Q(\Q_buf_reg[24]_0 [11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[12]),
        .Q(\Q_buf_reg[24]_0 [12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[13]),
        .Q(\Q_buf_reg[24]_0 [13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[14]),
        .Q(\Q_buf_reg[24]_0 [14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[15]),
        .Q(\Q_buf_reg[24]_0 [15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[16]),
        .Q(\Q_buf_reg[24]_0 [16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[17]),
        .Q(\Q_buf_reg[24]_0 [17]));
  FDCE \Q_buf_reg[18] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[18]),
        .Q(\Q_buf_reg[24]_0 [18]));
  FDCE \Q_buf_reg[19] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[19]),
        .Q(\Q_buf_reg[24]_0 [19]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[1]),
        .Q(\Q_buf_reg[24]_0 [1]));
  FDCE \Q_buf_reg[20] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[20]),
        .Q(\Q_buf_reg[24]_0 [20]));
  FDCE \Q_buf_reg[21] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[21]),
        .Q(\Q_buf_reg[24]_0 [21]));
  FDCE \Q_buf_reg[22] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[22]),
        .Q(\Q_buf_reg[24]_0 [22]));
  FDCE \Q_buf_reg[23] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[23]),
        .Q(\Q_buf_reg[24]_0 [23]));
  FDCE \Q_buf_reg[24] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[24]),
        .Q(\Q_buf_reg[24]_0 [24]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[2]),
        .Q(\Q_buf_reg[24]_0 [2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[3]),
        .Q(\Q_buf_reg[24]_0 [3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[4]),
        .Q(\Q_buf_reg[24]_0 [4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[5]),
        .Q(\Q_buf_reg[24]_0 [5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[6]),
        .Q(\Q_buf_reg[24]_0 [6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[7]),
        .Q(\Q_buf_reg[24]_0 [7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[8]),
        .Q(\Q_buf_reg[24]_0 [8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[9]),
        .Q(\Q_buf_reg[24]_0 [9]));
  CARRY4 addOut_carry
       (.CI(1'b0),
        .CO({addOut_carry_n_0,addOut_carry_n_1,addOut_carry_n_2,addOut_carry_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[3:0]),
        .O(\axi_rdata_reg[15] [3:0]),
        .S({addOut_carry_i_1__34_n_0,addOut_carry_i_2__34_n_0,addOut_carry_i_3__34_n_0,addOut_carry_i_4__34_n_0}));
  CARRY4 addOut_carry__0
       (.CI(addOut_carry_n_0),
        .CO({addOut_carry__0_n_0,addOut_carry__0_n_1,addOut_carry__0_n_2,addOut_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[7:4]),
        .O(\axi_rdata_reg[15] [7:4]),
        .S({addOut_carry__0_i_1__34_n_0,addOut_carry__0_i_2__34_n_0,addOut_carry__0_i_3__34_n_0,addOut_carry__0_i_4__34_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_1__34
       (.I0(mul_intermediate__0[7]),
        .I1(mul_intermediate_0[7]),
        .O(addOut_carry__0_i_1__34_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_2__34
       (.I0(mul_intermediate__0[6]),
        .I1(mul_intermediate_0[6]),
        .O(addOut_carry__0_i_2__34_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_3__34
       (.I0(mul_intermediate__0[5]),
        .I1(mul_intermediate_0[5]),
        .O(addOut_carry__0_i_3__34_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_4__34
       (.I0(mul_intermediate__0[4]),
        .I1(mul_intermediate_0[4]),
        .O(addOut_carry__0_i_4__34_n_0));
  CARRY4 addOut_carry__1
       (.CI(addOut_carry__0_n_0),
        .CO({addOut_carry__1_n_0,addOut_carry__1_n_1,addOut_carry__1_n_2,addOut_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[11:8]),
        .O(\axi_rdata_reg[15] [11:8]),
        .S({addOut_carry__1_i_1__34_n_0,addOut_carry__1_i_2__34_n_0,addOut_carry__1_i_3__34_n_0,addOut_carry__1_i_4__34_n_0}));
  CARRY4 addOut_carry__10
       (.CI(addOut_carry__9_n_0),
        .CO({addOut_carry__10_n_0,addOut_carry__10_n_1,addOut_carry__10_n_2,addOut_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate_0[46:43]),
        .O({\add_bus[37]_74 [47],\axi_rdata_reg[15] [46:44]}),
        .S(mul_intermediate_1));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_1__33
       (.I0(\axi_rdata_reg[15] [46]),
        .I1(\add_bus[37]_74 [47]),
        .O(\axi_rdata_reg[15]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_2__33
       (.I0(\axi_rdata_reg[15] [45]),
        .I1(\axi_rdata_reg[15] [46]),
        .O(\axi_rdata_reg[15]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_3__31
       (.I0(\axi_rdata_reg[15] [44]),
        .I1(\axi_rdata_reg[15] [45]),
        .O(\axi_rdata_reg[15]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_4__30
       (.I0(\axi_rdata_reg[15] [43]),
        .I1(\axi_rdata_reg[15] [44]),
        .O(\axi_rdata_reg[15]_1 [0]));
  CARRY4 addOut_carry__11
       (.CI(addOut_carry__10_n_0),
        .CO(NLW_addOut_carry__11_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_addOut_carry__11_O_UNCONNECTED[3:1],\add_bus[37]_74 [48]}),
        .S({1'b0,1'b0,1'b0,mul_intermediate_2}));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__11_i_1__29
       (.I0(\add_bus[37]_74 [47]),
        .I1(\add_bus[37]_74 [48]),
        .O(\axi_rdata_reg[16] ));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_1__34
       (.I0(mul_intermediate__0[11]),
        .I1(mul_intermediate_0[11]),
        .O(addOut_carry__1_i_1__34_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_2__34
       (.I0(mul_intermediate__0[10]),
        .I1(mul_intermediate_0[10]),
        .O(addOut_carry__1_i_2__34_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_3__34
       (.I0(mul_intermediate__0[9]),
        .I1(mul_intermediate_0[9]),
        .O(addOut_carry__1_i_3__34_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_4__34
       (.I0(mul_intermediate__0[8]),
        .I1(mul_intermediate_0[8]),
        .O(addOut_carry__1_i_4__34_n_0));
  CARRY4 addOut_carry__2
       (.CI(addOut_carry__1_n_0),
        .CO({addOut_carry__2_n_0,addOut_carry__2_n_1,addOut_carry__2_n_2,addOut_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[15:12]),
        .O(\axi_rdata_reg[15] [15:12]),
        .S({addOut_carry__2_i_1__34_n_0,addOut_carry__2_i_2__34_n_0,addOut_carry__2_i_3__34_n_0,addOut_carry__2_i_4__34_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_1__34
       (.I0(mul_intermediate__0[15]),
        .I1(mul_intermediate_0[15]),
        .O(addOut_carry__2_i_1__34_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_2__34
       (.I0(mul_intermediate__0[14]),
        .I1(mul_intermediate_0[14]),
        .O(addOut_carry__2_i_2__34_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_3__34
       (.I0(mul_intermediate__0[13]),
        .I1(mul_intermediate_0[13]),
        .O(addOut_carry__2_i_3__34_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_4__34
       (.I0(mul_intermediate__0[12]),
        .I1(mul_intermediate_0[12]),
        .O(addOut_carry__2_i_4__34_n_0));
  CARRY4 addOut_carry__3
       (.CI(addOut_carry__2_n_0),
        .CO({addOut_carry__3_n_0,addOut_carry__3_n_1,addOut_carry__3_n_2,addOut_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[19:16]),
        .O(\axi_rdata_reg[15] [19:16]),
        .S({addOut_carry__3_i_1__34_n_0,addOut_carry__3_i_2__34_n_0,addOut_carry__3_i_3__34_n_0,addOut_carry__3_i_4__34_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_1__34
       (.I0(mul_intermediate__0[19]),
        .I1(mul_intermediate_0[19]),
        .O(addOut_carry__3_i_1__34_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_2__34
       (.I0(mul_intermediate__0[18]),
        .I1(mul_intermediate_0[18]),
        .O(addOut_carry__3_i_2__34_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_3__34
       (.I0(mul_intermediate__0[17]),
        .I1(mul_intermediate_0[17]),
        .O(addOut_carry__3_i_3__34_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_4__34
       (.I0(mul_intermediate__0[16]),
        .I1(mul_intermediate_0[16]),
        .O(addOut_carry__3_i_4__34_n_0));
  CARRY4 addOut_carry__4
       (.CI(addOut_carry__3_n_0),
        .CO({addOut_carry__4_n_0,addOut_carry__4_n_1,addOut_carry__4_n_2,addOut_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[23:20]),
        .O(\axi_rdata_reg[15] [23:20]),
        .S({addOut_carry__4_i_1__34_n_0,addOut_carry__4_i_2__34_n_0,addOut_carry__4_i_3__34_n_0,addOut_carry__4_i_4__34_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_1__34
       (.I0(mul_intermediate__0[23]),
        .I1(mul_intermediate_0[23]),
        .O(addOut_carry__4_i_1__34_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_2__34
       (.I0(mul_intermediate__0[22]),
        .I1(mul_intermediate_0[22]),
        .O(addOut_carry__4_i_2__34_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_3__34
       (.I0(mul_intermediate__0[21]),
        .I1(mul_intermediate_0[21]),
        .O(addOut_carry__4_i_3__34_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_4__34
       (.I0(mul_intermediate__0[20]),
        .I1(mul_intermediate_0[20]),
        .O(addOut_carry__4_i_4__34_n_0));
  CARRY4 addOut_carry__5
       (.CI(addOut_carry__4_n_0),
        .CO({addOut_carry__5_n_0,addOut_carry__5_n_1,addOut_carry__5_n_2,addOut_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[27:24]),
        .O(\axi_rdata_reg[15] [27:24]),
        .S({addOut_carry__5_i_1__34_n_0,addOut_carry__5_i_2__34_n_0,addOut_carry__5_i_3__34_n_0,addOut_carry__5_i_4__34_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_1__34
       (.I0(mul_intermediate__0[27]),
        .I1(mul_intermediate_0[27]),
        .O(addOut_carry__5_i_1__34_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_2__34
       (.I0(mul_intermediate__0[26]),
        .I1(mul_intermediate_0[26]),
        .O(addOut_carry__5_i_2__34_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_3__34
       (.I0(mul_intermediate__0[25]),
        .I1(mul_intermediate_0[25]),
        .O(addOut_carry__5_i_3__34_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_4__34
       (.I0(mul_intermediate__0[24]),
        .I1(mul_intermediate_0[24]),
        .O(addOut_carry__5_i_4__34_n_0));
  CARRY4 addOut_carry__6
       (.CI(addOut_carry__5_n_0),
        .CO({addOut_carry__6_n_0,addOut_carry__6_n_1,addOut_carry__6_n_2,addOut_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[31:28]),
        .O(\axi_rdata_reg[15] [31:28]),
        .S({addOut_carry__6_i_1__34_n_0,addOut_carry__6_i_2__34_n_0,addOut_carry__6_i_3__34_n_0,addOut_carry__6_i_4__34_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_1__34
       (.I0(mul_intermediate__0[31]),
        .I1(mul_intermediate_0[31]),
        .O(addOut_carry__6_i_1__34_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_2__34
       (.I0(mul_intermediate__0[30]),
        .I1(mul_intermediate_0[30]),
        .O(addOut_carry__6_i_2__34_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_3__34
       (.I0(mul_intermediate__0[29]),
        .I1(mul_intermediate_0[29]),
        .O(addOut_carry__6_i_3__34_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_4__34
       (.I0(mul_intermediate__0[28]),
        .I1(mul_intermediate_0[28]),
        .O(addOut_carry__6_i_4__34_n_0));
  CARRY4 addOut_carry__7
       (.CI(addOut_carry__6_n_0),
        .CO({addOut_carry__7_n_0,addOut_carry__7_n_1,addOut_carry__7_n_2,addOut_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[35:32]),
        .O(\axi_rdata_reg[15] [35:32]),
        .S({addOut_carry__7_i_1__34_n_0,addOut_carry__7_i_2__34_n_0,addOut_carry__7_i_3__34_n_0,addOut_carry__7_i_4__34_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_1__34
       (.I0(mul_intermediate__0[35]),
        .I1(mul_intermediate_0[35]),
        .O(addOut_carry__7_i_1__34_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_2__34
       (.I0(mul_intermediate__0[34]),
        .I1(mul_intermediate_0[34]),
        .O(addOut_carry__7_i_2__34_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_3__34
       (.I0(mul_intermediate__0[33]),
        .I1(mul_intermediate_0[33]),
        .O(addOut_carry__7_i_3__34_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_4__34
       (.I0(mul_intermediate__0[32]),
        .I1(mul_intermediate_0[32]),
        .O(addOut_carry__7_i_4__34_n_0));
  CARRY4 addOut_carry__8
       (.CI(addOut_carry__7_n_0),
        .CO({addOut_carry__8_n_0,addOut_carry__8_n_1,addOut_carry__8_n_2,addOut_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[39:36]),
        .O(\axi_rdata_reg[15] [39:36]),
        .S({addOut_carry__8_i_1__34_n_0,addOut_carry__8_i_2__34_n_0,addOut_carry__8_i_3__34_n_0,addOut_carry__8_i_4__34_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_1__34
       (.I0(mul_intermediate__0[39]),
        .I1(mul_intermediate_0[39]),
        .O(addOut_carry__8_i_1__34_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_2__34
       (.I0(mul_intermediate__0[38]),
        .I1(mul_intermediate_0[38]),
        .O(addOut_carry__8_i_2__34_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_3__34
       (.I0(mul_intermediate__0[37]),
        .I1(mul_intermediate_0[37]),
        .O(addOut_carry__8_i_3__34_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_4__34
       (.I0(mul_intermediate__0[36]),
        .I1(mul_intermediate_0[36]),
        .O(addOut_carry__8_i_4__34_n_0));
  CARRY4 addOut_carry__9
       (.CI(addOut_carry__8_n_0),
        .CO({addOut_carry__9_n_0,addOut_carry__9_n_1,addOut_carry__9_n_2,addOut_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({mul_intermediate_0[42],DI,mul_intermediate__0[41:40]}),
        .O(\axi_rdata_reg[15] [43:40]),
        .S({S,addOut_carry__9_i_4__34_n_0,addOut_carry__9_i_5__33_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    addOut_carry__9_i_1__35
       (.I0(\axi_rdata_reg[15] [42]),
        .O(\axi_rdata_reg[15]_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__9_i_2__35
       (.I0(\axi_rdata_reg[15] [42]),
        .I1(\axi_rdata_reg[15] [43]),
        .O(\axi_rdata_reg[15]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_3__35
       (.I0(\axi_rdata_reg[15] [42]),
        .I1(mul_intermediate_3),
        .O(\axi_rdata_reg[15]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_4__34
       (.I0(mul_intermediate__0[41]),
        .I1(mul_intermediate_0[41]),
        .O(addOut_carry__9_i_4__34_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_5__33
       (.I0(mul_intermediate__0[40]),
        .I1(mul_intermediate_0[40]),
        .O(addOut_carry__9_i_5__33_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_1__34
       (.I0(mul_intermediate__0[3]),
        .I1(mul_intermediate_0[3]),
        .O(addOut_carry_i_1__34_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_2__34
       (.I0(mul_intermediate__0[2]),
        .I1(mul_intermediate_0[2]),
        .O(addOut_carry_i_2__34_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_3__34
       (.I0(mul_intermediate__0[1]),
        .I1(mul_intermediate_0[1]),
        .O(addOut_carry_i_3__34_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_4__34
       (.I0(mul_intermediate__0[0]),
        .I1(mul_intermediate_0[0]),
        .O(addOut_carry_i_4__34_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_intermediate
       (.A({Q[24],Q[24],Q[24],Q[24],Q[24],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_intermediate_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(coef_bus),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_intermediate_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_intermediate_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_intermediate_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_intermediate_P_UNCONNECTED[47:43],P,mul_intermediate__0}),
        .PATTERNBDETECT(NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_intermediate_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_intermediate_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "FIR_block_V2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_29
   (\axi_rdata_reg[15] ,
    \axi_rdata_reg[15]_0 ,
    S,
    \axi_rdata_reg[15]_1 ,
    \axi_rdata_reg[16] ,
    DI,
    Q,
    coef_bus,
    \Q_buf_reg[24]_0 ,
    mul_intermediate_0,
    mul_intermediate_1,
    mul_intermediate_2,
    mul_intermediate_3,
    mul_intermediate_4,
    P,
    en,
    s00_axi_aclk,
    AR);
  output [0:0]\axi_rdata_reg[15] ;
  output [46:0]\axi_rdata_reg[15]_0 ;
  output [1:0]S;
  output [3:0]\axi_rdata_reg[15]_1 ;
  output [0:0]\axi_rdata_reg[16] ;
  output [0:0]DI;
  output [24:0]Q;
  input [17:0]coef_bus;
  input [24:0]\Q_buf_reg[24]_0 ;
  input [46:0]mul_intermediate_0;
  input [0:0]mul_intermediate_1;
  input [1:0]mul_intermediate_2;
  input [3:0]mul_intermediate_3;
  input [0:0]mul_intermediate_4;
  input [0:0]P;
  input en;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]DI;
  wire [0:0]P;
  wire [24:0]Q;
  wire [24:0]\Q_buf_reg[24]_0 ;
  wire [1:0]S;
  wire addOut_carry__0_i_1__35_n_0;
  wire addOut_carry__0_i_2__35_n_0;
  wire addOut_carry__0_i_3__35_n_0;
  wire addOut_carry__0_i_4__35_n_0;
  wire addOut_carry__0_n_0;
  wire addOut_carry__0_n_1;
  wire addOut_carry__0_n_2;
  wire addOut_carry__0_n_3;
  wire addOut_carry__10_n_0;
  wire addOut_carry__10_n_1;
  wire addOut_carry__10_n_2;
  wire addOut_carry__10_n_3;
  wire addOut_carry__1_i_1__35_n_0;
  wire addOut_carry__1_i_2__35_n_0;
  wire addOut_carry__1_i_3__35_n_0;
  wire addOut_carry__1_i_4__35_n_0;
  wire addOut_carry__1_n_0;
  wire addOut_carry__1_n_1;
  wire addOut_carry__1_n_2;
  wire addOut_carry__1_n_3;
  wire addOut_carry__2_i_1__35_n_0;
  wire addOut_carry__2_i_2__35_n_0;
  wire addOut_carry__2_i_3__35_n_0;
  wire addOut_carry__2_i_4__35_n_0;
  wire addOut_carry__2_n_0;
  wire addOut_carry__2_n_1;
  wire addOut_carry__2_n_2;
  wire addOut_carry__2_n_3;
  wire addOut_carry__3_i_1__35_n_0;
  wire addOut_carry__3_i_2__35_n_0;
  wire addOut_carry__3_i_3__35_n_0;
  wire addOut_carry__3_i_4__35_n_0;
  wire addOut_carry__3_n_0;
  wire addOut_carry__3_n_1;
  wire addOut_carry__3_n_2;
  wire addOut_carry__3_n_3;
  wire addOut_carry__4_i_1__35_n_0;
  wire addOut_carry__4_i_2__35_n_0;
  wire addOut_carry__4_i_3__35_n_0;
  wire addOut_carry__4_i_4__35_n_0;
  wire addOut_carry__4_n_0;
  wire addOut_carry__4_n_1;
  wire addOut_carry__4_n_2;
  wire addOut_carry__4_n_3;
  wire addOut_carry__5_i_1__35_n_0;
  wire addOut_carry__5_i_2__35_n_0;
  wire addOut_carry__5_i_3__35_n_0;
  wire addOut_carry__5_i_4__35_n_0;
  wire addOut_carry__5_n_0;
  wire addOut_carry__5_n_1;
  wire addOut_carry__5_n_2;
  wire addOut_carry__5_n_3;
  wire addOut_carry__6_i_1__35_n_0;
  wire addOut_carry__6_i_2__35_n_0;
  wire addOut_carry__6_i_3__35_n_0;
  wire addOut_carry__6_i_4__35_n_0;
  wire addOut_carry__6_n_0;
  wire addOut_carry__6_n_1;
  wire addOut_carry__6_n_2;
  wire addOut_carry__6_n_3;
  wire addOut_carry__7_i_1__35_n_0;
  wire addOut_carry__7_i_2__35_n_0;
  wire addOut_carry__7_i_3__35_n_0;
  wire addOut_carry__7_i_4__35_n_0;
  wire addOut_carry__7_n_0;
  wire addOut_carry__7_n_1;
  wire addOut_carry__7_n_2;
  wire addOut_carry__7_n_3;
  wire addOut_carry__8_i_1__35_n_0;
  wire addOut_carry__8_i_2__35_n_0;
  wire addOut_carry__8_i_3__35_n_0;
  wire addOut_carry__8_i_4__35_n_0;
  wire addOut_carry__8_n_0;
  wire addOut_carry__8_n_1;
  wire addOut_carry__8_n_2;
  wire addOut_carry__8_n_3;
  wire addOut_carry__9_i_4__35_n_0;
  wire addOut_carry__9_i_5__34_n_0;
  wire addOut_carry__9_n_0;
  wire addOut_carry__9_n_1;
  wire addOut_carry__9_n_2;
  wire addOut_carry__9_n_3;
  wire addOut_carry_i_1__35_n_0;
  wire addOut_carry_i_2__35_n_0;
  wire addOut_carry_i_3__35_n_0;
  wire addOut_carry_i_4__35_n_0;
  wire addOut_carry_n_0;
  wire addOut_carry_n_1;
  wire addOut_carry_n_2;
  wire addOut_carry_n_3;
  wire [48:47]\add_bus[38]_75 ;
  wire [0:0]\axi_rdata_reg[15] ;
  wire [46:0]\axi_rdata_reg[15]_0 ;
  wire [3:0]\axi_rdata_reg[15]_1 ;
  wire [0:0]\axi_rdata_reg[16] ;
  wire [17:0]coef_bus;
  wire en;
  wire [46:0]mul_intermediate_0;
  wire [0:0]mul_intermediate_1;
  wire [1:0]mul_intermediate_2;
  wire [3:0]mul_intermediate_3;
  wire [0:0]mul_intermediate_4;
  wire [41:0]mul_intermediate__0;
  wire s00_axi_aclk;
  wire [3:0]NLW_addOut_carry__11_CO_UNCONNECTED;
  wire [3:1]NLW_addOut_carry__11_O_UNCONNECTED;
  wire NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_intermediate_OVERFLOW_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_intermediate_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_intermediate_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_intermediate_CARRYOUT_UNCONNECTED;
  wire [47:43]NLW_mul_intermediate_P_UNCONNECTED;
  wire [47:0]NLW_mul_intermediate_PCOUT_UNCONNECTED;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [0]),
        .Q(Q[0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [10]),
        .Q(Q[10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [11]),
        .Q(Q[11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [12]),
        .Q(Q[12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [13]),
        .Q(Q[13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [14]),
        .Q(Q[14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [15]),
        .Q(Q[15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [16]),
        .Q(Q[16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [17]),
        .Q(Q[17]));
  FDCE \Q_buf_reg[18] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [18]),
        .Q(Q[18]));
  FDCE \Q_buf_reg[19] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [19]),
        .Q(Q[19]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [1]),
        .Q(Q[1]));
  FDCE \Q_buf_reg[20] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [20]),
        .Q(Q[20]));
  FDCE \Q_buf_reg[21] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [21]),
        .Q(Q[21]));
  FDCE \Q_buf_reg[22] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [22]),
        .Q(Q[22]));
  FDCE \Q_buf_reg[23] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [23]),
        .Q(Q[23]));
  FDCE \Q_buf_reg[24] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [24]),
        .Q(Q[24]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [2]),
        .Q(Q[2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [3]),
        .Q(Q[3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [4]),
        .Q(Q[4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [5]),
        .Q(Q[5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [6]),
        .Q(Q[6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [7]),
        .Q(Q[7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [8]),
        .Q(Q[8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [9]),
        .Q(Q[9]));
  CARRY4 addOut_carry
       (.CI(1'b0),
        .CO({addOut_carry_n_0,addOut_carry_n_1,addOut_carry_n_2,addOut_carry_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[3:0]),
        .O(\axi_rdata_reg[15]_0 [3:0]),
        .S({addOut_carry_i_1__35_n_0,addOut_carry_i_2__35_n_0,addOut_carry_i_3__35_n_0,addOut_carry_i_4__35_n_0}));
  CARRY4 addOut_carry__0
       (.CI(addOut_carry_n_0),
        .CO({addOut_carry__0_n_0,addOut_carry__0_n_1,addOut_carry__0_n_2,addOut_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[7:4]),
        .O(\axi_rdata_reg[15]_0 [7:4]),
        .S({addOut_carry__0_i_1__35_n_0,addOut_carry__0_i_2__35_n_0,addOut_carry__0_i_3__35_n_0,addOut_carry__0_i_4__35_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_1__35
       (.I0(mul_intermediate__0[7]),
        .I1(mul_intermediate_0[7]),
        .O(addOut_carry__0_i_1__35_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_2__35
       (.I0(mul_intermediate__0[6]),
        .I1(mul_intermediate_0[6]),
        .O(addOut_carry__0_i_2__35_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_3__35
       (.I0(mul_intermediate__0[5]),
        .I1(mul_intermediate_0[5]),
        .O(addOut_carry__0_i_3__35_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_4__35
       (.I0(mul_intermediate__0[4]),
        .I1(mul_intermediate_0[4]),
        .O(addOut_carry__0_i_4__35_n_0));
  CARRY4 addOut_carry__1
       (.CI(addOut_carry__0_n_0),
        .CO({addOut_carry__1_n_0,addOut_carry__1_n_1,addOut_carry__1_n_2,addOut_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[11:8]),
        .O(\axi_rdata_reg[15]_0 [11:8]),
        .S({addOut_carry__1_i_1__35_n_0,addOut_carry__1_i_2__35_n_0,addOut_carry__1_i_3__35_n_0,addOut_carry__1_i_4__35_n_0}));
  CARRY4 addOut_carry__10
       (.CI(addOut_carry__9_n_0),
        .CO({addOut_carry__10_n_0,addOut_carry__10_n_1,addOut_carry__10_n_2,addOut_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate_0[46:43]),
        .O({\add_bus[38]_75 [47],\axi_rdata_reg[15]_0 [46:44]}),
        .S(mul_intermediate_3));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_1__34
       (.I0(\axi_rdata_reg[15]_0 [46]),
        .I1(\add_bus[38]_75 [47]),
        .O(\axi_rdata_reg[15]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_2__34
       (.I0(\axi_rdata_reg[15]_0 [45]),
        .I1(\axi_rdata_reg[15]_0 [46]),
        .O(\axi_rdata_reg[15]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_3__32
       (.I0(\axi_rdata_reg[15]_0 [44]),
        .I1(\axi_rdata_reg[15]_0 [45]),
        .O(\axi_rdata_reg[15]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_4__31
       (.I0(\axi_rdata_reg[15]_0 [43]),
        .I1(\axi_rdata_reg[15]_0 [44]),
        .O(\axi_rdata_reg[15]_1 [0]));
  CARRY4 addOut_carry__11
       (.CI(addOut_carry__10_n_0),
        .CO(NLW_addOut_carry__11_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_addOut_carry__11_O_UNCONNECTED[3:1],\add_bus[38]_75 [48]}),
        .S({1'b0,1'b0,1'b0,mul_intermediate_4}));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__11_i_1__30
       (.I0(\add_bus[38]_75 [47]),
        .I1(\add_bus[38]_75 [48]),
        .O(\axi_rdata_reg[16] ));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_1__35
       (.I0(mul_intermediate__0[11]),
        .I1(mul_intermediate_0[11]),
        .O(addOut_carry__1_i_1__35_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_2__35
       (.I0(mul_intermediate__0[10]),
        .I1(mul_intermediate_0[10]),
        .O(addOut_carry__1_i_2__35_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_3__35
       (.I0(mul_intermediate__0[9]),
        .I1(mul_intermediate_0[9]),
        .O(addOut_carry__1_i_3__35_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_4__35
       (.I0(mul_intermediate__0[8]),
        .I1(mul_intermediate_0[8]),
        .O(addOut_carry__1_i_4__35_n_0));
  CARRY4 addOut_carry__2
       (.CI(addOut_carry__1_n_0),
        .CO({addOut_carry__2_n_0,addOut_carry__2_n_1,addOut_carry__2_n_2,addOut_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[15:12]),
        .O(\axi_rdata_reg[15]_0 [15:12]),
        .S({addOut_carry__2_i_1__35_n_0,addOut_carry__2_i_2__35_n_0,addOut_carry__2_i_3__35_n_0,addOut_carry__2_i_4__35_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_1__35
       (.I0(mul_intermediate__0[15]),
        .I1(mul_intermediate_0[15]),
        .O(addOut_carry__2_i_1__35_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_2__35
       (.I0(mul_intermediate__0[14]),
        .I1(mul_intermediate_0[14]),
        .O(addOut_carry__2_i_2__35_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_3__35
       (.I0(mul_intermediate__0[13]),
        .I1(mul_intermediate_0[13]),
        .O(addOut_carry__2_i_3__35_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_4__35
       (.I0(mul_intermediate__0[12]),
        .I1(mul_intermediate_0[12]),
        .O(addOut_carry__2_i_4__35_n_0));
  CARRY4 addOut_carry__3
       (.CI(addOut_carry__2_n_0),
        .CO({addOut_carry__3_n_0,addOut_carry__3_n_1,addOut_carry__3_n_2,addOut_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[19:16]),
        .O(\axi_rdata_reg[15]_0 [19:16]),
        .S({addOut_carry__3_i_1__35_n_0,addOut_carry__3_i_2__35_n_0,addOut_carry__3_i_3__35_n_0,addOut_carry__3_i_4__35_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_1__35
       (.I0(mul_intermediate__0[19]),
        .I1(mul_intermediate_0[19]),
        .O(addOut_carry__3_i_1__35_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_2__35
       (.I0(mul_intermediate__0[18]),
        .I1(mul_intermediate_0[18]),
        .O(addOut_carry__3_i_2__35_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_3__35
       (.I0(mul_intermediate__0[17]),
        .I1(mul_intermediate_0[17]),
        .O(addOut_carry__3_i_3__35_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_4__35
       (.I0(mul_intermediate__0[16]),
        .I1(mul_intermediate_0[16]),
        .O(addOut_carry__3_i_4__35_n_0));
  CARRY4 addOut_carry__4
       (.CI(addOut_carry__3_n_0),
        .CO({addOut_carry__4_n_0,addOut_carry__4_n_1,addOut_carry__4_n_2,addOut_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[23:20]),
        .O(\axi_rdata_reg[15]_0 [23:20]),
        .S({addOut_carry__4_i_1__35_n_0,addOut_carry__4_i_2__35_n_0,addOut_carry__4_i_3__35_n_0,addOut_carry__4_i_4__35_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_1__35
       (.I0(mul_intermediate__0[23]),
        .I1(mul_intermediate_0[23]),
        .O(addOut_carry__4_i_1__35_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_2__35
       (.I0(mul_intermediate__0[22]),
        .I1(mul_intermediate_0[22]),
        .O(addOut_carry__4_i_2__35_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_3__35
       (.I0(mul_intermediate__0[21]),
        .I1(mul_intermediate_0[21]),
        .O(addOut_carry__4_i_3__35_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_4__35
       (.I0(mul_intermediate__0[20]),
        .I1(mul_intermediate_0[20]),
        .O(addOut_carry__4_i_4__35_n_0));
  CARRY4 addOut_carry__5
       (.CI(addOut_carry__4_n_0),
        .CO({addOut_carry__5_n_0,addOut_carry__5_n_1,addOut_carry__5_n_2,addOut_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[27:24]),
        .O(\axi_rdata_reg[15]_0 [27:24]),
        .S({addOut_carry__5_i_1__35_n_0,addOut_carry__5_i_2__35_n_0,addOut_carry__5_i_3__35_n_0,addOut_carry__5_i_4__35_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_1__35
       (.I0(mul_intermediate__0[27]),
        .I1(mul_intermediate_0[27]),
        .O(addOut_carry__5_i_1__35_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_2__35
       (.I0(mul_intermediate__0[26]),
        .I1(mul_intermediate_0[26]),
        .O(addOut_carry__5_i_2__35_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_3__35
       (.I0(mul_intermediate__0[25]),
        .I1(mul_intermediate_0[25]),
        .O(addOut_carry__5_i_3__35_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_4__35
       (.I0(mul_intermediate__0[24]),
        .I1(mul_intermediate_0[24]),
        .O(addOut_carry__5_i_4__35_n_0));
  CARRY4 addOut_carry__6
       (.CI(addOut_carry__5_n_0),
        .CO({addOut_carry__6_n_0,addOut_carry__6_n_1,addOut_carry__6_n_2,addOut_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[31:28]),
        .O(\axi_rdata_reg[15]_0 [31:28]),
        .S({addOut_carry__6_i_1__35_n_0,addOut_carry__6_i_2__35_n_0,addOut_carry__6_i_3__35_n_0,addOut_carry__6_i_4__35_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_1__35
       (.I0(mul_intermediate__0[31]),
        .I1(mul_intermediate_0[31]),
        .O(addOut_carry__6_i_1__35_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_2__35
       (.I0(mul_intermediate__0[30]),
        .I1(mul_intermediate_0[30]),
        .O(addOut_carry__6_i_2__35_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_3__35
       (.I0(mul_intermediate__0[29]),
        .I1(mul_intermediate_0[29]),
        .O(addOut_carry__6_i_3__35_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_4__35
       (.I0(mul_intermediate__0[28]),
        .I1(mul_intermediate_0[28]),
        .O(addOut_carry__6_i_4__35_n_0));
  CARRY4 addOut_carry__7
       (.CI(addOut_carry__6_n_0),
        .CO({addOut_carry__7_n_0,addOut_carry__7_n_1,addOut_carry__7_n_2,addOut_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[35:32]),
        .O(\axi_rdata_reg[15]_0 [35:32]),
        .S({addOut_carry__7_i_1__35_n_0,addOut_carry__7_i_2__35_n_0,addOut_carry__7_i_3__35_n_0,addOut_carry__7_i_4__35_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_1__35
       (.I0(mul_intermediate__0[35]),
        .I1(mul_intermediate_0[35]),
        .O(addOut_carry__7_i_1__35_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_2__35
       (.I0(mul_intermediate__0[34]),
        .I1(mul_intermediate_0[34]),
        .O(addOut_carry__7_i_2__35_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_3__35
       (.I0(mul_intermediate__0[33]),
        .I1(mul_intermediate_0[33]),
        .O(addOut_carry__7_i_3__35_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_4__35
       (.I0(mul_intermediate__0[32]),
        .I1(mul_intermediate_0[32]),
        .O(addOut_carry__7_i_4__35_n_0));
  CARRY4 addOut_carry__8
       (.CI(addOut_carry__7_n_0),
        .CO({addOut_carry__8_n_0,addOut_carry__8_n_1,addOut_carry__8_n_2,addOut_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[39:36]),
        .O(\axi_rdata_reg[15]_0 [39:36]),
        .S({addOut_carry__8_i_1__35_n_0,addOut_carry__8_i_2__35_n_0,addOut_carry__8_i_3__35_n_0,addOut_carry__8_i_4__35_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_1__35
       (.I0(mul_intermediate__0[39]),
        .I1(mul_intermediate_0[39]),
        .O(addOut_carry__8_i_1__35_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_2__35
       (.I0(mul_intermediate__0[38]),
        .I1(mul_intermediate_0[38]),
        .O(addOut_carry__8_i_2__35_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_3__35
       (.I0(mul_intermediate__0[37]),
        .I1(mul_intermediate_0[37]),
        .O(addOut_carry__8_i_3__35_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_4__35
       (.I0(mul_intermediate__0[36]),
        .I1(mul_intermediate_0[36]),
        .O(addOut_carry__8_i_4__35_n_0));
  CARRY4 addOut_carry__9
       (.CI(addOut_carry__8_n_0),
        .CO({addOut_carry__9_n_0,addOut_carry__9_n_1,addOut_carry__9_n_2,addOut_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({mul_intermediate_0[42],mul_intermediate_1,mul_intermediate__0[41:40]}),
        .O(\axi_rdata_reg[15]_0 [43:40]),
        .S({mul_intermediate_2,addOut_carry__9_i_4__35_n_0,addOut_carry__9_i_5__34_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    addOut_carry__9_i_1__36
       (.I0(\axi_rdata_reg[15]_0 [42]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__9_i_2__36
       (.I0(\axi_rdata_reg[15]_0 [42]),
        .I1(\axi_rdata_reg[15]_0 [43]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_3__36
       (.I0(\axi_rdata_reg[15]_0 [42]),
        .I1(P),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_4__35
       (.I0(mul_intermediate__0[41]),
        .I1(mul_intermediate_0[41]),
        .O(addOut_carry__9_i_4__35_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_5__34
       (.I0(mul_intermediate__0[40]),
        .I1(mul_intermediate_0[40]),
        .O(addOut_carry__9_i_5__34_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_1__35
       (.I0(mul_intermediate__0[3]),
        .I1(mul_intermediate_0[3]),
        .O(addOut_carry_i_1__35_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_2__35
       (.I0(mul_intermediate__0[2]),
        .I1(mul_intermediate_0[2]),
        .O(addOut_carry_i_2__35_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_3__35
       (.I0(mul_intermediate__0[1]),
        .I1(mul_intermediate_0[1]),
        .O(addOut_carry_i_3__35_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_4__35
       (.I0(mul_intermediate__0[0]),
        .I1(mul_intermediate_0[0]),
        .O(addOut_carry_i_4__35_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_intermediate
       (.A({\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_intermediate_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(coef_bus),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_intermediate_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_intermediate_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_intermediate_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_intermediate_P_UNCONNECTED[47:43],\axi_rdata_reg[15] ,mul_intermediate__0}),
        .PATTERNBDETECT(NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_intermediate_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_intermediate_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "FIR_block_V2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_3
   (\axi_rdata_reg[15] ,
    \axi_rdata_reg[15]_0 ,
    S,
    \axi_rdata_reg[15]_1 ,
    \axi_rdata_reg[16] ,
    DI,
    Q,
    coef_bus,
    \Q_buf_reg[24]_0 ,
    mul_intermediate_0,
    mul_intermediate_1,
    mul_intermediate_2,
    mul_intermediate_3,
    mul_intermediate_4,
    P,
    en,
    s00_axi_aclk,
    AR);
  output [0:0]\axi_rdata_reg[15] ;
  output [46:0]\axi_rdata_reg[15]_0 ;
  output [1:0]S;
  output [3:0]\axi_rdata_reg[15]_1 ;
  output [0:0]\axi_rdata_reg[16] ;
  output [0:0]DI;
  output [24:0]Q;
  input [17:0]coef_bus;
  input [24:0]\Q_buf_reg[24]_0 ;
  input [46:0]mul_intermediate_0;
  input [0:0]mul_intermediate_1;
  input [1:0]mul_intermediate_2;
  input [3:0]mul_intermediate_3;
  input [0:0]mul_intermediate_4;
  input [0:0]P;
  input en;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]DI;
  wire [0:0]P;
  wire [24:0]Q;
  wire [24:0]\Q_buf_reg[24]_0 ;
  wire [1:0]S;
  wire addOut_carry__0_i_1__11_n_0;
  wire addOut_carry__0_i_2__11_n_0;
  wire addOut_carry__0_i_3__11_n_0;
  wire addOut_carry__0_i_4__11_n_0;
  wire addOut_carry__0_n_0;
  wire addOut_carry__0_n_1;
  wire addOut_carry__0_n_2;
  wire addOut_carry__0_n_3;
  wire addOut_carry__10_n_0;
  wire addOut_carry__10_n_1;
  wire addOut_carry__10_n_2;
  wire addOut_carry__10_n_3;
  wire addOut_carry__1_i_1__11_n_0;
  wire addOut_carry__1_i_2__11_n_0;
  wire addOut_carry__1_i_3__11_n_0;
  wire addOut_carry__1_i_4__11_n_0;
  wire addOut_carry__1_n_0;
  wire addOut_carry__1_n_1;
  wire addOut_carry__1_n_2;
  wire addOut_carry__1_n_3;
  wire addOut_carry__2_i_1__11_n_0;
  wire addOut_carry__2_i_2__11_n_0;
  wire addOut_carry__2_i_3__11_n_0;
  wire addOut_carry__2_i_4__11_n_0;
  wire addOut_carry__2_n_0;
  wire addOut_carry__2_n_1;
  wire addOut_carry__2_n_2;
  wire addOut_carry__2_n_3;
  wire addOut_carry__3_i_1__11_n_0;
  wire addOut_carry__3_i_2__11_n_0;
  wire addOut_carry__3_i_3__11_n_0;
  wire addOut_carry__3_i_4__11_n_0;
  wire addOut_carry__3_n_0;
  wire addOut_carry__3_n_1;
  wire addOut_carry__3_n_2;
  wire addOut_carry__3_n_3;
  wire addOut_carry__4_i_1__11_n_0;
  wire addOut_carry__4_i_2__11_n_0;
  wire addOut_carry__4_i_3__11_n_0;
  wire addOut_carry__4_i_4__11_n_0;
  wire addOut_carry__4_n_0;
  wire addOut_carry__4_n_1;
  wire addOut_carry__4_n_2;
  wire addOut_carry__4_n_3;
  wire addOut_carry__5_i_1__11_n_0;
  wire addOut_carry__5_i_2__11_n_0;
  wire addOut_carry__5_i_3__11_n_0;
  wire addOut_carry__5_i_4__11_n_0;
  wire addOut_carry__5_n_0;
  wire addOut_carry__5_n_1;
  wire addOut_carry__5_n_2;
  wire addOut_carry__5_n_3;
  wire addOut_carry__6_i_1__11_n_0;
  wire addOut_carry__6_i_2__11_n_0;
  wire addOut_carry__6_i_3__11_n_0;
  wire addOut_carry__6_i_4__11_n_0;
  wire addOut_carry__6_n_0;
  wire addOut_carry__6_n_1;
  wire addOut_carry__6_n_2;
  wire addOut_carry__6_n_3;
  wire addOut_carry__7_i_1__11_n_0;
  wire addOut_carry__7_i_2__11_n_0;
  wire addOut_carry__7_i_3__11_n_0;
  wire addOut_carry__7_i_4__11_n_0;
  wire addOut_carry__7_n_0;
  wire addOut_carry__7_n_1;
  wire addOut_carry__7_n_2;
  wire addOut_carry__7_n_3;
  wire addOut_carry__8_i_1__11_n_0;
  wire addOut_carry__8_i_2__11_n_0;
  wire addOut_carry__8_i_3__11_n_0;
  wire addOut_carry__8_i_4__11_n_0;
  wire addOut_carry__8_n_0;
  wire addOut_carry__8_n_1;
  wire addOut_carry__8_n_2;
  wire addOut_carry__8_n_3;
  wire addOut_carry__9_i_4__11_n_0;
  wire addOut_carry__9_i_5__10_n_0;
  wire addOut_carry__9_n_0;
  wire addOut_carry__9_n_1;
  wire addOut_carry__9_n_2;
  wire addOut_carry__9_n_3;
  wire addOut_carry_i_1__11_n_0;
  wire addOut_carry_i_2__11_n_0;
  wire addOut_carry_i_3__11_n_0;
  wire addOut_carry_i_4__11_n_0;
  wire addOut_carry_n_0;
  wire addOut_carry_n_1;
  wire addOut_carry_n_2;
  wire addOut_carry_n_3;
  wire [48:47]\add_bus[14]_51 ;
  wire [0:0]\axi_rdata_reg[15] ;
  wire [46:0]\axi_rdata_reg[15]_0 ;
  wire [3:0]\axi_rdata_reg[15]_1 ;
  wire [0:0]\axi_rdata_reg[16] ;
  wire [17:0]coef_bus;
  wire en;
  wire [46:0]mul_intermediate_0;
  wire [0:0]mul_intermediate_1;
  wire [1:0]mul_intermediate_2;
  wire [3:0]mul_intermediate_3;
  wire [0:0]mul_intermediate_4;
  wire [41:0]mul_intermediate__0;
  wire s00_axi_aclk;
  wire [3:0]NLW_addOut_carry__11_CO_UNCONNECTED;
  wire [3:1]NLW_addOut_carry__11_O_UNCONNECTED;
  wire NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_intermediate_OVERFLOW_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_intermediate_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_intermediate_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_intermediate_CARRYOUT_UNCONNECTED;
  wire [47:43]NLW_mul_intermediate_P_UNCONNECTED;
  wire [47:0]NLW_mul_intermediate_PCOUT_UNCONNECTED;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [0]),
        .Q(Q[0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [10]),
        .Q(Q[10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [11]),
        .Q(Q[11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [12]),
        .Q(Q[12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [13]),
        .Q(Q[13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [14]),
        .Q(Q[14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [15]),
        .Q(Q[15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [16]),
        .Q(Q[16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [17]),
        .Q(Q[17]));
  FDCE \Q_buf_reg[18] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [18]),
        .Q(Q[18]));
  FDCE \Q_buf_reg[19] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [19]),
        .Q(Q[19]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [1]),
        .Q(Q[1]));
  FDCE \Q_buf_reg[20] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [20]),
        .Q(Q[20]));
  FDCE \Q_buf_reg[21] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [21]),
        .Q(Q[21]));
  FDCE \Q_buf_reg[22] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [22]),
        .Q(Q[22]));
  FDCE \Q_buf_reg[23] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [23]),
        .Q(Q[23]));
  FDCE \Q_buf_reg[24] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [24]),
        .Q(Q[24]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [2]),
        .Q(Q[2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [3]),
        .Q(Q[3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [4]),
        .Q(Q[4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [5]),
        .Q(Q[5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [6]),
        .Q(Q[6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [7]),
        .Q(Q[7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [8]),
        .Q(Q[8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [9]),
        .Q(Q[9]));
  CARRY4 addOut_carry
       (.CI(1'b0),
        .CO({addOut_carry_n_0,addOut_carry_n_1,addOut_carry_n_2,addOut_carry_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[3:0]),
        .O(\axi_rdata_reg[15]_0 [3:0]),
        .S({addOut_carry_i_1__11_n_0,addOut_carry_i_2__11_n_0,addOut_carry_i_3__11_n_0,addOut_carry_i_4__11_n_0}));
  CARRY4 addOut_carry__0
       (.CI(addOut_carry_n_0),
        .CO({addOut_carry__0_n_0,addOut_carry__0_n_1,addOut_carry__0_n_2,addOut_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[7:4]),
        .O(\axi_rdata_reg[15]_0 [7:4]),
        .S({addOut_carry__0_i_1__11_n_0,addOut_carry__0_i_2__11_n_0,addOut_carry__0_i_3__11_n_0,addOut_carry__0_i_4__11_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_1__11
       (.I0(mul_intermediate__0[7]),
        .I1(mul_intermediate_0[7]),
        .O(addOut_carry__0_i_1__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_2__11
       (.I0(mul_intermediate__0[6]),
        .I1(mul_intermediate_0[6]),
        .O(addOut_carry__0_i_2__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_3__11
       (.I0(mul_intermediate__0[5]),
        .I1(mul_intermediate_0[5]),
        .O(addOut_carry__0_i_3__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_4__11
       (.I0(mul_intermediate__0[4]),
        .I1(mul_intermediate_0[4]),
        .O(addOut_carry__0_i_4__11_n_0));
  CARRY4 addOut_carry__1
       (.CI(addOut_carry__0_n_0),
        .CO({addOut_carry__1_n_0,addOut_carry__1_n_1,addOut_carry__1_n_2,addOut_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[11:8]),
        .O(\axi_rdata_reg[15]_0 [11:8]),
        .S({addOut_carry__1_i_1__11_n_0,addOut_carry__1_i_2__11_n_0,addOut_carry__1_i_3__11_n_0,addOut_carry__1_i_4__11_n_0}));
  CARRY4 addOut_carry__10
       (.CI(addOut_carry__9_n_0),
        .CO({addOut_carry__10_n_0,addOut_carry__10_n_1,addOut_carry__10_n_2,addOut_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate_0[46:43]),
        .O({\add_bus[14]_51 [47],\axi_rdata_reg[15]_0 [46:44]}),
        .S(mul_intermediate_3));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_1__10
       (.I0(\axi_rdata_reg[15]_0 [46]),
        .I1(\add_bus[14]_51 [47]),
        .O(\axi_rdata_reg[15]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_2__10
       (.I0(\axi_rdata_reg[15]_0 [45]),
        .I1(\axi_rdata_reg[15]_0 [46]),
        .O(\axi_rdata_reg[15]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_3__8
       (.I0(\axi_rdata_reg[15]_0 [44]),
        .I1(\axi_rdata_reg[15]_0 [45]),
        .O(\axi_rdata_reg[15]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_4__7
       (.I0(\axi_rdata_reg[15]_0 [43]),
        .I1(\axi_rdata_reg[15]_0 [44]),
        .O(\axi_rdata_reg[15]_1 [0]));
  CARRY4 addOut_carry__11
       (.CI(addOut_carry__10_n_0),
        .CO(NLW_addOut_carry__11_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_addOut_carry__11_O_UNCONNECTED[3:1],\add_bus[14]_51 [48]}),
        .S({1'b0,1'b0,1'b0,mul_intermediate_4}));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__11_i_1__6
       (.I0(\add_bus[14]_51 [47]),
        .I1(\add_bus[14]_51 [48]),
        .O(\axi_rdata_reg[16] ));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_1__11
       (.I0(mul_intermediate__0[11]),
        .I1(mul_intermediate_0[11]),
        .O(addOut_carry__1_i_1__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_2__11
       (.I0(mul_intermediate__0[10]),
        .I1(mul_intermediate_0[10]),
        .O(addOut_carry__1_i_2__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_3__11
       (.I0(mul_intermediate__0[9]),
        .I1(mul_intermediate_0[9]),
        .O(addOut_carry__1_i_3__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_4__11
       (.I0(mul_intermediate__0[8]),
        .I1(mul_intermediate_0[8]),
        .O(addOut_carry__1_i_4__11_n_0));
  CARRY4 addOut_carry__2
       (.CI(addOut_carry__1_n_0),
        .CO({addOut_carry__2_n_0,addOut_carry__2_n_1,addOut_carry__2_n_2,addOut_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[15:12]),
        .O(\axi_rdata_reg[15]_0 [15:12]),
        .S({addOut_carry__2_i_1__11_n_0,addOut_carry__2_i_2__11_n_0,addOut_carry__2_i_3__11_n_0,addOut_carry__2_i_4__11_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_1__11
       (.I0(mul_intermediate__0[15]),
        .I1(mul_intermediate_0[15]),
        .O(addOut_carry__2_i_1__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_2__11
       (.I0(mul_intermediate__0[14]),
        .I1(mul_intermediate_0[14]),
        .O(addOut_carry__2_i_2__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_3__11
       (.I0(mul_intermediate__0[13]),
        .I1(mul_intermediate_0[13]),
        .O(addOut_carry__2_i_3__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_4__11
       (.I0(mul_intermediate__0[12]),
        .I1(mul_intermediate_0[12]),
        .O(addOut_carry__2_i_4__11_n_0));
  CARRY4 addOut_carry__3
       (.CI(addOut_carry__2_n_0),
        .CO({addOut_carry__3_n_0,addOut_carry__3_n_1,addOut_carry__3_n_2,addOut_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[19:16]),
        .O(\axi_rdata_reg[15]_0 [19:16]),
        .S({addOut_carry__3_i_1__11_n_0,addOut_carry__3_i_2__11_n_0,addOut_carry__3_i_3__11_n_0,addOut_carry__3_i_4__11_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_1__11
       (.I0(mul_intermediate__0[19]),
        .I1(mul_intermediate_0[19]),
        .O(addOut_carry__3_i_1__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_2__11
       (.I0(mul_intermediate__0[18]),
        .I1(mul_intermediate_0[18]),
        .O(addOut_carry__3_i_2__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_3__11
       (.I0(mul_intermediate__0[17]),
        .I1(mul_intermediate_0[17]),
        .O(addOut_carry__3_i_3__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_4__11
       (.I0(mul_intermediate__0[16]),
        .I1(mul_intermediate_0[16]),
        .O(addOut_carry__3_i_4__11_n_0));
  CARRY4 addOut_carry__4
       (.CI(addOut_carry__3_n_0),
        .CO({addOut_carry__4_n_0,addOut_carry__4_n_1,addOut_carry__4_n_2,addOut_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[23:20]),
        .O(\axi_rdata_reg[15]_0 [23:20]),
        .S({addOut_carry__4_i_1__11_n_0,addOut_carry__4_i_2__11_n_0,addOut_carry__4_i_3__11_n_0,addOut_carry__4_i_4__11_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_1__11
       (.I0(mul_intermediate__0[23]),
        .I1(mul_intermediate_0[23]),
        .O(addOut_carry__4_i_1__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_2__11
       (.I0(mul_intermediate__0[22]),
        .I1(mul_intermediate_0[22]),
        .O(addOut_carry__4_i_2__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_3__11
       (.I0(mul_intermediate__0[21]),
        .I1(mul_intermediate_0[21]),
        .O(addOut_carry__4_i_3__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_4__11
       (.I0(mul_intermediate__0[20]),
        .I1(mul_intermediate_0[20]),
        .O(addOut_carry__4_i_4__11_n_0));
  CARRY4 addOut_carry__5
       (.CI(addOut_carry__4_n_0),
        .CO({addOut_carry__5_n_0,addOut_carry__5_n_1,addOut_carry__5_n_2,addOut_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[27:24]),
        .O(\axi_rdata_reg[15]_0 [27:24]),
        .S({addOut_carry__5_i_1__11_n_0,addOut_carry__5_i_2__11_n_0,addOut_carry__5_i_3__11_n_0,addOut_carry__5_i_4__11_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_1__11
       (.I0(mul_intermediate__0[27]),
        .I1(mul_intermediate_0[27]),
        .O(addOut_carry__5_i_1__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_2__11
       (.I0(mul_intermediate__0[26]),
        .I1(mul_intermediate_0[26]),
        .O(addOut_carry__5_i_2__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_3__11
       (.I0(mul_intermediate__0[25]),
        .I1(mul_intermediate_0[25]),
        .O(addOut_carry__5_i_3__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_4__11
       (.I0(mul_intermediate__0[24]),
        .I1(mul_intermediate_0[24]),
        .O(addOut_carry__5_i_4__11_n_0));
  CARRY4 addOut_carry__6
       (.CI(addOut_carry__5_n_0),
        .CO({addOut_carry__6_n_0,addOut_carry__6_n_1,addOut_carry__6_n_2,addOut_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[31:28]),
        .O(\axi_rdata_reg[15]_0 [31:28]),
        .S({addOut_carry__6_i_1__11_n_0,addOut_carry__6_i_2__11_n_0,addOut_carry__6_i_3__11_n_0,addOut_carry__6_i_4__11_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_1__11
       (.I0(mul_intermediate__0[31]),
        .I1(mul_intermediate_0[31]),
        .O(addOut_carry__6_i_1__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_2__11
       (.I0(mul_intermediate__0[30]),
        .I1(mul_intermediate_0[30]),
        .O(addOut_carry__6_i_2__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_3__11
       (.I0(mul_intermediate__0[29]),
        .I1(mul_intermediate_0[29]),
        .O(addOut_carry__6_i_3__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_4__11
       (.I0(mul_intermediate__0[28]),
        .I1(mul_intermediate_0[28]),
        .O(addOut_carry__6_i_4__11_n_0));
  CARRY4 addOut_carry__7
       (.CI(addOut_carry__6_n_0),
        .CO({addOut_carry__7_n_0,addOut_carry__7_n_1,addOut_carry__7_n_2,addOut_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[35:32]),
        .O(\axi_rdata_reg[15]_0 [35:32]),
        .S({addOut_carry__7_i_1__11_n_0,addOut_carry__7_i_2__11_n_0,addOut_carry__7_i_3__11_n_0,addOut_carry__7_i_4__11_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_1__11
       (.I0(mul_intermediate__0[35]),
        .I1(mul_intermediate_0[35]),
        .O(addOut_carry__7_i_1__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_2__11
       (.I0(mul_intermediate__0[34]),
        .I1(mul_intermediate_0[34]),
        .O(addOut_carry__7_i_2__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_3__11
       (.I0(mul_intermediate__0[33]),
        .I1(mul_intermediate_0[33]),
        .O(addOut_carry__7_i_3__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_4__11
       (.I0(mul_intermediate__0[32]),
        .I1(mul_intermediate_0[32]),
        .O(addOut_carry__7_i_4__11_n_0));
  CARRY4 addOut_carry__8
       (.CI(addOut_carry__7_n_0),
        .CO({addOut_carry__8_n_0,addOut_carry__8_n_1,addOut_carry__8_n_2,addOut_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[39:36]),
        .O(\axi_rdata_reg[15]_0 [39:36]),
        .S({addOut_carry__8_i_1__11_n_0,addOut_carry__8_i_2__11_n_0,addOut_carry__8_i_3__11_n_0,addOut_carry__8_i_4__11_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_1__11
       (.I0(mul_intermediate__0[39]),
        .I1(mul_intermediate_0[39]),
        .O(addOut_carry__8_i_1__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_2__11
       (.I0(mul_intermediate__0[38]),
        .I1(mul_intermediate_0[38]),
        .O(addOut_carry__8_i_2__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_3__11
       (.I0(mul_intermediate__0[37]),
        .I1(mul_intermediate_0[37]),
        .O(addOut_carry__8_i_3__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_4__11
       (.I0(mul_intermediate__0[36]),
        .I1(mul_intermediate_0[36]),
        .O(addOut_carry__8_i_4__11_n_0));
  CARRY4 addOut_carry__9
       (.CI(addOut_carry__8_n_0),
        .CO({addOut_carry__9_n_0,addOut_carry__9_n_1,addOut_carry__9_n_2,addOut_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({mul_intermediate_0[42],mul_intermediate_1,mul_intermediate__0[41:40]}),
        .O(\axi_rdata_reg[15]_0 [43:40]),
        .S({mul_intermediate_2,addOut_carry__9_i_4__11_n_0,addOut_carry__9_i_5__10_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    addOut_carry__9_i_1__12
       (.I0(\axi_rdata_reg[15]_0 [42]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__9_i_2__12
       (.I0(\axi_rdata_reg[15]_0 [42]),
        .I1(\axi_rdata_reg[15]_0 [43]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_3__12
       (.I0(\axi_rdata_reg[15]_0 [42]),
        .I1(P),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_4__11
       (.I0(mul_intermediate__0[41]),
        .I1(mul_intermediate_0[41]),
        .O(addOut_carry__9_i_4__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_5__10
       (.I0(mul_intermediate__0[40]),
        .I1(mul_intermediate_0[40]),
        .O(addOut_carry__9_i_5__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_1__11
       (.I0(mul_intermediate__0[3]),
        .I1(mul_intermediate_0[3]),
        .O(addOut_carry_i_1__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_2__11
       (.I0(mul_intermediate__0[2]),
        .I1(mul_intermediate_0[2]),
        .O(addOut_carry_i_2__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_3__11
       (.I0(mul_intermediate__0[1]),
        .I1(mul_intermediate_0[1]),
        .O(addOut_carry_i_3__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_4__11
       (.I0(mul_intermediate__0[0]),
        .I1(mul_intermediate_0[0]),
        .O(addOut_carry_i_4__11_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_intermediate
       (.A({\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_intermediate_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(coef_bus),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_intermediate_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_intermediate_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_intermediate_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_intermediate_P_UNCONNECTED[47:43],\axi_rdata_reg[15] ,mul_intermediate__0}),
        .PATTERNBDETECT(NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_intermediate_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_intermediate_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "FIR_block_V2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_30
   (P,
    \axi_rdata_reg[15] ,
    \axi_rdata_reg[11] ,
    \axi_rdata_reg[15]_0 ,
    \axi_rdata_reg[16] ,
    \axi_rdata_reg[11]_0 ,
    AR,
    mul_intermediate_0,
    coef_bus,
    Q,
    mul_intermediate_1,
    DI,
    S,
    mul_intermediate_2,
    mul_intermediate_3,
    mul_intermediate_4,
    s00_axi_aresetn,
    en,
    s00_axi_aclk);
  output [0:0]P;
  output [46:0]\axi_rdata_reg[15] ;
  output [1:0]\axi_rdata_reg[11] ;
  output [3:0]\axi_rdata_reg[15]_0 ;
  output [0:0]\axi_rdata_reg[16] ;
  output [0:0]\axi_rdata_reg[11]_0 ;
  output [0:0]AR;
  output [24:0]mul_intermediate_0;
  input [17:0]coef_bus;
  input [24:0]Q;
  input [46:0]mul_intermediate_1;
  input [0:0]DI;
  input [1:0]S;
  input [3:0]mul_intermediate_2;
  input [0:0]mul_intermediate_3;
  input [0:0]mul_intermediate_4;
  input s00_axi_aresetn;
  input en;
  input s00_axi_aclk;

  wire [0:0]AR;
  wire [0:0]DI;
  wire [0:0]P;
  wire [24:0]Q;
  wire [1:0]S;
  wire addOut_carry__0_i_1__36_n_0;
  wire addOut_carry__0_i_2__36_n_0;
  wire addOut_carry__0_i_3__36_n_0;
  wire addOut_carry__0_i_4__36_n_0;
  wire addOut_carry__0_n_0;
  wire addOut_carry__0_n_1;
  wire addOut_carry__0_n_2;
  wire addOut_carry__0_n_3;
  wire addOut_carry__10_n_0;
  wire addOut_carry__10_n_1;
  wire addOut_carry__10_n_2;
  wire addOut_carry__10_n_3;
  wire addOut_carry__1_i_1__36_n_0;
  wire addOut_carry__1_i_2__36_n_0;
  wire addOut_carry__1_i_3__36_n_0;
  wire addOut_carry__1_i_4__36_n_0;
  wire addOut_carry__1_n_0;
  wire addOut_carry__1_n_1;
  wire addOut_carry__1_n_2;
  wire addOut_carry__1_n_3;
  wire addOut_carry__2_i_1__36_n_0;
  wire addOut_carry__2_i_2__36_n_0;
  wire addOut_carry__2_i_3__36_n_0;
  wire addOut_carry__2_i_4__36_n_0;
  wire addOut_carry__2_n_0;
  wire addOut_carry__2_n_1;
  wire addOut_carry__2_n_2;
  wire addOut_carry__2_n_3;
  wire addOut_carry__3_i_1__36_n_0;
  wire addOut_carry__3_i_2__36_n_0;
  wire addOut_carry__3_i_3__36_n_0;
  wire addOut_carry__3_i_4__36_n_0;
  wire addOut_carry__3_n_0;
  wire addOut_carry__3_n_1;
  wire addOut_carry__3_n_2;
  wire addOut_carry__3_n_3;
  wire addOut_carry__4_i_1__36_n_0;
  wire addOut_carry__4_i_2__36_n_0;
  wire addOut_carry__4_i_3__36_n_0;
  wire addOut_carry__4_i_4__36_n_0;
  wire addOut_carry__4_n_0;
  wire addOut_carry__4_n_1;
  wire addOut_carry__4_n_2;
  wire addOut_carry__4_n_3;
  wire addOut_carry__5_i_1__36_n_0;
  wire addOut_carry__5_i_2__36_n_0;
  wire addOut_carry__5_i_3__36_n_0;
  wire addOut_carry__5_i_4__36_n_0;
  wire addOut_carry__5_n_0;
  wire addOut_carry__5_n_1;
  wire addOut_carry__5_n_2;
  wire addOut_carry__5_n_3;
  wire addOut_carry__6_i_1__36_n_0;
  wire addOut_carry__6_i_2__36_n_0;
  wire addOut_carry__6_i_3__36_n_0;
  wire addOut_carry__6_i_4__36_n_0;
  wire addOut_carry__6_n_0;
  wire addOut_carry__6_n_1;
  wire addOut_carry__6_n_2;
  wire addOut_carry__6_n_3;
  wire addOut_carry__7_i_1__36_n_0;
  wire addOut_carry__7_i_2__36_n_0;
  wire addOut_carry__7_i_3__36_n_0;
  wire addOut_carry__7_i_4__36_n_0;
  wire addOut_carry__7_n_0;
  wire addOut_carry__7_n_1;
  wire addOut_carry__7_n_2;
  wire addOut_carry__7_n_3;
  wire addOut_carry__8_i_1__36_n_0;
  wire addOut_carry__8_i_2__36_n_0;
  wire addOut_carry__8_i_3__36_n_0;
  wire addOut_carry__8_i_4__36_n_0;
  wire addOut_carry__8_n_0;
  wire addOut_carry__8_n_1;
  wire addOut_carry__8_n_2;
  wire addOut_carry__8_n_3;
  wire addOut_carry__9_i_4__36_n_0;
  wire addOut_carry__9_i_5__35_n_0;
  wire addOut_carry__9_n_0;
  wire addOut_carry__9_n_1;
  wire addOut_carry__9_n_2;
  wire addOut_carry__9_n_3;
  wire addOut_carry_i_1__36_n_0;
  wire addOut_carry_i_2__36_n_0;
  wire addOut_carry_i_3__36_n_0;
  wire addOut_carry_i_4__36_n_0;
  wire addOut_carry_n_0;
  wire addOut_carry_n_1;
  wire addOut_carry_n_2;
  wire addOut_carry_n_3;
  wire [48:47]\add_bus[39]_76 ;
  wire [1:0]\axi_rdata_reg[11] ;
  wire [0:0]\axi_rdata_reg[11]_0 ;
  wire [46:0]\axi_rdata_reg[15] ;
  wire [3:0]\axi_rdata_reg[15]_0 ;
  wire [0:0]\axi_rdata_reg[16] ;
  wire [17:0]coef_bus;
  wire en;
  wire [24:0]mul_intermediate_0;
  wire [46:0]mul_intermediate_1;
  wire [3:0]mul_intermediate_2;
  wire [0:0]mul_intermediate_3;
  wire [0:0]mul_intermediate_4;
  wire [41:0]mul_intermediate__0;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire [3:0]NLW_addOut_carry__11_CO_UNCONNECTED;
  wire [3:1]NLW_addOut_carry__11_O_UNCONNECTED;
  wire NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_intermediate_OVERFLOW_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_intermediate_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_intermediate_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_intermediate_CARRYOUT_UNCONNECTED;
  wire [47:43]NLW_mul_intermediate_P_UNCONNECTED;
  wire [47:0]NLW_mul_intermediate_PCOUT_UNCONNECTED;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[0]),
        .Q(mul_intermediate_0[0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[10]),
        .Q(mul_intermediate_0[10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[11]),
        .Q(mul_intermediate_0[11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[12]),
        .Q(mul_intermediate_0[12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[13]),
        .Q(mul_intermediate_0[13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[14]),
        .Q(mul_intermediate_0[14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[15]),
        .Q(mul_intermediate_0[15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[16]),
        .Q(mul_intermediate_0[16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[17]),
        .Q(mul_intermediate_0[17]));
  FDCE \Q_buf_reg[18] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[18]),
        .Q(mul_intermediate_0[18]));
  FDCE \Q_buf_reg[19] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[19]),
        .Q(mul_intermediate_0[19]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[1]),
        .Q(mul_intermediate_0[1]));
  FDCE \Q_buf_reg[20] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[20]),
        .Q(mul_intermediate_0[20]));
  FDCE \Q_buf_reg[21] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[21]),
        .Q(mul_intermediate_0[21]));
  FDCE \Q_buf_reg[22] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[22]),
        .Q(mul_intermediate_0[22]));
  FDCE \Q_buf_reg[23] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[23]),
        .Q(mul_intermediate_0[23]));
  FDCE \Q_buf_reg[24] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[24]),
        .Q(mul_intermediate_0[24]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[2]),
        .Q(mul_intermediate_0[2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[3]),
        .Q(mul_intermediate_0[3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[4]),
        .Q(mul_intermediate_0[4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[5]),
        .Q(mul_intermediate_0[5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[6]),
        .Q(mul_intermediate_0[6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[7]),
        .Q(mul_intermediate_0[7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[8]),
        .Q(mul_intermediate_0[8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[9]),
        .Q(mul_intermediate_0[9]));
  CARRY4 addOut_carry
       (.CI(1'b0),
        .CO({addOut_carry_n_0,addOut_carry_n_1,addOut_carry_n_2,addOut_carry_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[3:0]),
        .O(\axi_rdata_reg[15] [3:0]),
        .S({addOut_carry_i_1__36_n_0,addOut_carry_i_2__36_n_0,addOut_carry_i_3__36_n_0,addOut_carry_i_4__36_n_0}));
  CARRY4 addOut_carry__0
       (.CI(addOut_carry_n_0),
        .CO({addOut_carry__0_n_0,addOut_carry__0_n_1,addOut_carry__0_n_2,addOut_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[7:4]),
        .O(\axi_rdata_reg[15] [7:4]),
        .S({addOut_carry__0_i_1__36_n_0,addOut_carry__0_i_2__36_n_0,addOut_carry__0_i_3__36_n_0,addOut_carry__0_i_4__36_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_1__36
       (.I0(mul_intermediate__0[7]),
        .I1(mul_intermediate_1[7]),
        .O(addOut_carry__0_i_1__36_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_2__36
       (.I0(mul_intermediate__0[6]),
        .I1(mul_intermediate_1[6]),
        .O(addOut_carry__0_i_2__36_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_3__36
       (.I0(mul_intermediate__0[5]),
        .I1(mul_intermediate_1[5]),
        .O(addOut_carry__0_i_3__36_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_4__36
       (.I0(mul_intermediate__0[4]),
        .I1(mul_intermediate_1[4]),
        .O(addOut_carry__0_i_4__36_n_0));
  CARRY4 addOut_carry__1
       (.CI(addOut_carry__0_n_0),
        .CO({addOut_carry__1_n_0,addOut_carry__1_n_1,addOut_carry__1_n_2,addOut_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[11:8]),
        .O(\axi_rdata_reg[15] [11:8]),
        .S({addOut_carry__1_i_1__36_n_0,addOut_carry__1_i_2__36_n_0,addOut_carry__1_i_3__36_n_0,addOut_carry__1_i_4__36_n_0}));
  CARRY4 addOut_carry__10
       (.CI(addOut_carry__9_n_0),
        .CO({addOut_carry__10_n_0,addOut_carry__10_n_1,addOut_carry__10_n_2,addOut_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate_1[46:43]),
        .O({\add_bus[39]_76 [47],\axi_rdata_reg[15] [46:44]}),
        .S(mul_intermediate_2));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_1__35
       (.I0(\axi_rdata_reg[15] [46]),
        .I1(\add_bus[39]_76 [47]),
        .O(\axi_rdata_reg[15]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_2__35
       (.I0(\axi_rdata_reg[15] [45]),
        .I1(\axi_rdata_reg[15] [46]),
        .O(\axi_rdata_reg[15]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_3__33
       (.I0(\axi_rdata_reg[15] [44]),
        .I1(\axi_rdata_reg[15] [45]),
        .O(\axi_rdata_reg[15]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_4__32
       (.I0(\axi_rdata_reg[15] [43]),
        .I1(\axi_rdata_reg[15] [44]),
        .O(\axi_rdata_reg[15]_0 [0]));
  CARRY4 addOut_carry__11
       (.CI(addOut_carry__10_n_0),
        .CO(NLW_addOut_carry__11_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_addOut_carry__11_O_UNCONNECTED[3:1],\add_bus[39]_76 [48]}),
        .S({1'b0,1'b0,1'b0,mul_intermediate_3}));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__11_i_1__31
       (.I0(\add_bus[39]_76 [47]),
        .I1(\add_bus[39]_76 [48]),
        .O(\axi_rdata_reg[16] ));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_1__36
       (.I0(mul_intermediate__0[11]),
        .I1(mul_intermediate_1[11]),
        .O(addOut_carry__1_i_1__36_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_2__36
       (.I0(mul_intermediate__0[10]),
        .I1(mul_intermediate_1[10]),
        .O(addOut_carry__1_i_2__36_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_3__36
       (.I0(mul_intermediate__0[9]),
        .I1(mul_intermediate_1[9]),
        .O(addOut_carry__1_i_3__36_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_4__36
       (.I0(mul_intermediate__0[8]),
        .I1(mul_intermediate_1[8]),
        .O(addOut_carry__1_i_4__36_n_0));
  CARRY4 addOut_carry__2
       (.CI(addOut_carry__1_n_0),
        .CO({addOut_carry__2_n_0,addOut_carry__2_n_1,addOut_carry__2_n_2,addOut_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[15:12]),
        .O(\axi_rdata_reg[15] [15:12]),
        .S({addOut_carry__2_i_1__36_n_0,addOut_carry__2_i_2__36_n_0,addOut_carry__2_i_3__36_n_0,addOut_carry__2_i_4__36_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_1__36
       (.I0(mul_intermediate__0[15]),
        .I1(mul_intermediate_1[15]),
        .O(addOut_carry__2_i_1__36_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_2__36
       (.I0(mul_intermediate__0[14]),
        .I1(mul_intermediate_1[14]),
        .O(addOut_carry__2_i_2__36_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_3__36
       (.I0(mul_intermediate__0[13]),
        .I1(mul_intermediate_1[13]),
        .O(addOut_carry__2_i_3__36_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_4__36
       (.I0(mul_intermediate__0[12]),
        .I1(mul_intermediate_1[12]),
        .O(addOut_carry__2_i_4__36_n_0));
  CARRY4 addOut_carry__3
       (.CI(addOut_carry__2_n_0),
        .CO({addOut_carry__3_n_0,addOut_carry__3_n_1,addOut_carry__3_n_2,addOut_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[19:16]),
        .O(\axi_rdata_reg[15] [19:16]),
        .S({addOut_carry__3_i_1__36_n_0,addOut_carry__3_i_2__36_n_0,addOut_carry__3_i_3__36_n_0,addOut_carry__3_i_4__36_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_1__36
       (.I0(mul_intermediate__0[19]),
        .I1(mul_intermediate_1[19]),
        .O(addOut_carry__3_i_1__36_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_2__36
       (.I0(mul_intermediate__0[18]),
        .I1(mul_intermediate_1[18]),
        .O(addOut_carry__3_i_2__36_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_3__36
       (.I0(mul_intermediate__0[17]),
        .I1(mul_intermediate_1[17]),
        .O(addOut_carry__3_i_3__36_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_4__36
       (.I0(mul_intermediate__0[16]),
        .I1(mul_intermediate_1[16]),
        .O(addOut_carry__3_i_4__36_n_0));
  CARRY4 addOut_carry__4
       (.CI(addOut_carry__3_n_0),
        .CO({addOut_carry__4_n_0,addOut_carry__4_n_1,addOut_carry__4_n_2,addOut_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[23:20]),
        .O(\axi_rdata_reg[15] [23:20]),
        .S({addOut_carry__4_i_1__36_n_0,addOut_carry__4_i_2__36_n_0,addOut_carry__4_i_3__36_n_0,addOut_carry__4_i_4__36_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_1__36
       (.I0(mul_intermediate__0[23]),
        .I1(mul_intermediate_1[23]),
        .O(addOut_carry__4_i_1__36_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_2__36
       (.I0(mul_intermediate__0[22]),
        .I1(mul_intermediate_1[22]),
        .O(addOut_carry__4_i_2__36_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_3__36
       (.I0(mul_intermediate__0[21]),
        .I1(mul_intermediate_1[21]),
        .O(addOut_carry__4_i_3__36_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_4__36
       (.I0(mul_intermediate__0[20]),
        .I1(mul_intermediate_1[20]),
        .O(addOut_carry__4_i_4__36_n_0));
  CARRY4 addOut_carry__5
       (.CI(addOut_carry__4_n_0),
        .CO({addOut_carry__5_n_0,addOut_carry__5_n_1,addOut_carry__5_n_2,addOut_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[27:24]),
        .O(\axi_rdata_reg[15] [27:24]),
        .S({addOut_carry__5_i_1__36_n_0,addOut_carry__5_i_2__36_n_0,addOut_carry__5_i_3__36_n_0,addOut_carry__5_i_4__36_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_1__36
       (.I0(mul_intermediate__0[27]),
        .I1(mul_intermediate_1[27]),
        .O(addOut_carry__5_i_1__36_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_2__36
       (.I0(mul_intermediate__0[26]),
        .I1(mul_intermediate_1[26]),
        .O(addOut_carry__5_i_2__36_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_3__36
       (.I0(mul_intermediate__0[25]),
        .I1(mul_intermediate_1[25]),
        .O(addOut_carry__5_i_3__36_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_4__36
       (.I0(mul_intermediate__0[24]),
        .I1(mul_intermediate_1[24]),
        .O(addOut_carry__5_i_4__36_n_0));
  CARRY4 addOut_carry__6
       (.CI(addOut_carry__5_n_0),
        .CO({addOut_carry__6_n_0,addOut_carry__6_n_1,addOut_carry__6_n_2,addOut_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[31:28]),
        .O(\axi_rdata_reg[15] [31:28]),
        .S({addOut_carry__6_i_1__36_n_0,addOut_carry__6_i_2__36_n_0,addOut_carry__6_i_3__36_n_0,addOut_carry__6_i_4__36_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_1__36
       (.I0(mul_intermediate__0[31]),
        .I1(mul_intermediate_1[31]),
        .O(addOut_carry__6_i_1__36_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_2__36
       (.I0(mul_intermediate__0[30]),
        .I1(mul_intermediate_1[30]),
        .O(addOut_carry__6_i_2__36_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_3__36
       (.I0(mul_intermediate__0[29]),
        .I1(mul_intermediate_1[29]),
        .O(addOut_carry__6_i_3__36_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_4__36
       (.I0(mul_intermediate__0[28]),
        .I1(mul_intermediate_1[28]),
        .O(addOut_carry__6_i_4__36_n_0));
  CARRY4 addOut_carry__7
       (.CI(addOut_carry__6_n_0),
        .CO({addOut_carry__7_n_0,addOut_carry__7_n_1,addOut_carry__7_n_2,addOut_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[35:32]),
        .O(\axi_rdata_reg[15] [35:32]),
        .S({addOut_carry__7_i_1__36_n_0,addOut_carry__7_i_2__36_n_0,addOut_carry__7_i_3__36_n_0,addOut_carry__7_i_4__36_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_1__36
       (.I0(mul_intermediate__0[35]),
        .I1(mul_intermediate_1[35]),
        .O(addOut_carry__7_i_1__36_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_2__36
       (.I0(mul_intermediate__0[34]),
        .I1(mul_intermediate_1[34]),
        .O(addOut_carry__7_i_2__36_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_3__36
       (.I0(mul_intermediate__0[33]),
        .I1(mul_intermediate_1[33]),
        .O(addOut_carry__7_i_3__36_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_4__36
       (.I0(mul_intermediate__0[32]),
        .I1(mul_intermediate_1[32]),
        .O(addOut_carry__7_i_4__36_n_0));
  CARRY4 addOut_carry__8
       (.CI(addOut_carry__7_n_0),
        .CO({addOut_carry__8_n_0,addOut_carry__8_n_1,addOut_carry__8_n_2,addOut_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[39:36]),
        .O(\axi_rdata_reg[15] [39:36]),
        .S({addOut_carry__8_i_1__36_n_0,addOut_carry__8_i_2__36_n_0,addOut_carry__8_i_3__36_n_0,addOut_carry__8_i_4__36_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_1__36
       (.I0(mul_intermediate__0[39]),
        .I1(mul_intermediate_1[39]),
        .O(addOut_carry__8_i_1__36_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_2__36
       (.I0(mul_intermediate__0[38]),
        .I1(mul_intermediate_1[38]),
        .O(addOut_carry__8_i_2__36_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_3__36
       (.I0(mul_intermediate__0[37]),
        .I1(mul_intermediate_1[37]),
        .O(addOut_carry__8_i_3__36_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_4__36
       (.I0(mul_intermediate__0[36]),
        .I1(mul_intermediate_1[36]),
        .O(addOut_carry__8_i_4__36_n_0));
  CARRY4 addOut_carry__9
       (.CI(addOut_carry__8_n_0),
        .CO({addOut_carry__9_n_0,addOut_carry__9_n_1,addOut_carry__9_n_2,addOut_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({mul_intermediate_1[42],DI,mul_intermediate__0[41:40]}),
        .O(\axi_rdata_reg[15] [43:40]),
        .S({S,addOut_carry__9_i_4__36_n_0,addOut_carry__9_i_5__35_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    addOut_carry__9_i_1__37
       (.I0(\axi_rdata_reg[15] [42]),
        .O(\axi_rdata_reg[11]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__9_i_2__37
       (.I0(\axi_rdata_reg[15] [42]),
        .I1(\axi_rdata_reg[15] [43]),
        .O(\axi_rdata_reg[11] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_3__37
       (.I0(\axi_rdata_reg[15] [42]),
        .I1(mul_intermediate_4),
        .O(\axi_rdata_reg[11] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_4__36
       (.I0(mul_intermediate__0[41]),
        .I1(mul_intermediate_1[41]),
        .O(addOut_carry__9_i_4__36_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_5__35
       (.I0(mul_intermediate__0[40]),
        .I1(mul_intermediate_1[40]),
        .O(addOut_carry__9_i_5__35_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_1__36
       (.I0(mul_intermediate__0[3]),
        .I1(mul_intermediate_1[3]),
        .O(addOut_carry_i_1__36_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_2__36
       (.I0(mul_intermediate__0[2]),
        .I1(mul_intermediate_1[2]),
        .O(addOut_carry_i_2__36_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_3__36
       (.I0(mul_intermediate__0[1]),
        .I1(mul_intermediate_1[1]),
        .O(addOut_carry_i_3__36_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_4__36
       (.I0(mul_intermediate__0[0]),
        .I1(mul_intermediate_1[0]),
        .O(addOut_carry_i_4__36_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    axi_awready_i_1
       (.I0(s00_axi_aresetn),
        .O(AR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_intermediate
       (.A({Q[24],Q[24],Q[24],Q[24],Q[24],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_intermediate_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(coef_bus),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_intermediate_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_intermediate_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_intermediate_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_intermediate_P_UNCONNECTED[47:43],P,mul_intermediate__0}),
        .PATTERNBDETECT(NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_intermediate_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_intermediate_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "FIR_block_V2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_31
   (\axi_rdata_reg[11] ,
    sig_out,
    coef_bus,
    \Q_buf_reg[24] ,
    mul_intermediate_0,
    mul_intermediate_1,
    mul_intermediate_2,
    mul_intermediate_3,
    mul_intermediate_4);
  output [0:0]\axi_rdata_reg[11] ;
  output [48:0]sig_out;
  input [17:0]coef_bus;
  input [24:0]\Q_buf_reg[24] ;
  input [46:0]mul_intermediate_0;
  input [0:0]mul_intermediate_1;
  input [1:0]mul_intermediate_2;
  input [3:0]mul_intermediate_3;
  input [0:0]mul_intermediate_4;

  wire [24:0]\Q_buf_reg[24] ;
  wire addOut_carry__0_i_1__37_n_0;
  wire addOut_carry__0_i_2__37_n_0;
  wire addOut_carry__0_i_3__37_n_0;
  wire addOut_carry__0_i_4__37_n_0;
  wire addOut_carry__0_n_0;
  wire addOut_carry__0_n_1;
  wire addOut_carry__0_n_2;
  wire addOut_carry__0_n_3;
  wire addOut_carry__10_n_0;
  wire addOut_carry__10_n_1;
  wire addOut_carry__10_n_2;
  wire addOut_carry__10_n_3;
  wire addOut_carry__1_i_1__37_n_0;
  wire addOut_carry__1_i_2__37_n_0;
  wire addOut_carry__1_i_3__37_n_0;
  wire addOut_carry__1_i_4__37_n_0;
  wire addOut_carry__1_n_0;
  wire addOut_carry__1_n_1;
  wire addOut_carry__1_n_2;
  wire addOut_carry__1_n_3;
  wire addOut_carry__2_i_1__37_n_0;
  wire addOut_carry__2_i_2__37_n_0;
  wire addOut_carry__2_i_3__37_n_0;
  wire addOut_carry__2_i_4__37_n_0;
  wire addOut_carry__2_n_0;
  wire addOut_carry__2_n_1;
  wire addOut_carry__2_n_2;
  wire addOut_carry__2_n_3;
  wire addOut_carry__3_i_1__37_n_0;
  wire addOut_carry__3_i_2__37_n_0;
  wire addOut_carry__3_i_3__37_n_0;
  wire addOut_carry__3_i_4__37_n_0;
  wire addOut_carry__3_n_0;
  wire addOut_carry__3_n_1;
  wire addOut_carry__3_n_2;
  wire addOut_carry__3_n_3;
  wire addOut_carry__4_i_1__37_n_0;
  wire addOut_carry__4_i_2__37_n_0;
  wire addOut_carry__4_i_3__37_n_0;
  wire addOut_carry__4_i_4__37_n_0;
  wire addOut_carry__4_n_0;
  wire addOut_carry__4_n_1;
  wire addOut_carry__4_n_2;
  wire addOut_carry__4_n_3;
  wire addOut_carry__5_i_1__37_n_0;
  wire addOut_carry__5_i_2__37_n_0;
  wire addOut_carry__5_i_3__37_n_0;
  wire addOut_carry__5_i_4__37_n_0;
  wire addOut_carry__5_n_0;
  wire addOut_carry__5_n_1;
  wire addOut_carry__5_n_2;
  wire addOut_carry__5_n_3;
  wire addOut_carry__6_i_1__37_n_0;
  wire addOut_carry__6_i_2__37_n_0;
  wire addOut_carry__6_i_3__37_n_0;
  wire addOut_carry__6_i_4__37_n_0;
  wire addOut_carry__6_n_0;
  wire addOut_carry__6_n_1;
  wire addOut_carry__6_n_2;
  wire addOut_carry__6_n_3;
  wire addOut_carry__7_i_1__37_n_0;
  wire addOut_carry__7_i_2__37_n_0;
  wire addOut_carry__7_i_3__37_n_0;
  wire addOut_carry__7_i_4__37_n_0;
  wire addOut_carry__7_n_0;
  wire addOut_carry__7_n_1;
  wire addOut_carry__7_n_2;
  wire addOut_carry__7_n_3;
  wire addOut_carry__8_i_1__37_n_0;
  wire addOut_carry__8_i_2__37_n_0;
  wire addOut_carry__8_i_3__37_n_0;
  wire addOut_carry__8_i_4__37_n_0;
  wire addOut_carry__8_n_0;
  wire addOut_carry__8_n_1;
  wire addOut_carry__8_n_2;
  wire addOut_carry__8_n_3;
  wire addOut_carry__9_i_4__37_n_0;
  wire addOut_carry__9_i_5__36_n_0;
  wire addOut_carry__9_n_0;
  wire addOut_carry__9_n_1;
  wire addOut_carry__9_n_2;
  wire addOut_carry__9_n_3;
  wire addOut_carry_i_1__37_n_0;
  wire addOut_carry_i_2__37_n_0;
  wire addOut_carry_i_3__37_n_0;
  wire addOut_carry_i_4__37_n_0;
  wire addOut_carry_n_0;
  wire addOut_carry_n_1;
  wire addOut_carry_n_2;
  wire addOut_carry_n_3;
  wire [0:0]\axi_rdata_reg[11] ;
  wire [17:0]coef_bus;
  wire [46:0]mul_intermediate_0;
  wire [0:0]mul_intermediate_1;
  wire [1:0]mul_intermediate_2;
  wire [3:0]mul_intermediate_3;
  wire [0:0]mul_intermediate_4;
  wire [41:0]mul_intermediate__0;
  wire [48:0]sig_out;
  wire [3:0]NLW_addOut_carry__11_CO_UNCONNECTED;
  wire [3:1]NLW_addOut_carry__11_O_UNCONNECTED;
  wire NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_intermediate_OVERFLOW_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_intermediate_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_intermediate_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_intermediate_CARRYOUT_UNCONNECTED;
  wire [47:43]NLW_mul_intermediate_P_UNCONNECTED;
  wire [47:0]NLW_mul_intermediate_PCOUT_UNCONNECTED;

  CARRY4 addOut_carry
       (.CI(1'b0),
        .CO({addOut_carry_n_0,addOut_carry_n_1,addOut_carry_n_2,addOut_carry_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[3:0]),
        .O(sig_out[3:0]),
        .S({addOut_carry_i_1__37_n_0,addOut_carry_i_2__37_n_0,addOut_carry_i_3__37_n_0,addOut_carry_i_4__37_n_0}));
  CARRY4 addOut_carry__0
       (.CI(addOut_carry_n_0),
        .CO({addOut_carry__0_n_0,addOut_carry__0_n_1,addOut_carry__0_n_2,addOut_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[7:4]),
        .O(sig_out[7:4]),
        .S({addOut_carry__0_i_1__37_n_0,addOut_carry__0_i_2__37_n_0,addOut_carry__0_i_3__37_n_0,addOut_carry__0_i_4__37_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_1__37
       (.I0(mul_intermediate__0[7]),
        .I1(mul_intermediate_0[7]),
        .O(addOut_carry__0_i_1__37_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_2__37
       (.I0(mul_intermediate__0[6]),
        .I1(mul_intermediate_0[6]),
        .O(addOut_carry__0_i_2__37_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_3__37
       (.I0(mul_intermediate__0[5]),
        .I1(mul_intermediate_0[5]),
        .O(addOut_carry__0_i_3__37_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_4__37
       (.I0(mul_intermediate__0[4]),
        .I1(mul_intermediate_0[4]),
        .O(addOut_carry__0_i_4__37_n_0));
  CARRY4 addOut_carry__1
       (.CI(addOut_carry__0_n_0),
        .CO({addOut_carry__1_n_0,addOut_carry__1_n_1,addOut_carry__1_n_2,addOut_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[11:8]),
        .O(sig_out[11:8]),
        .S({addOut_carry__1_i_1__37_n_0,addOut_carry__1_i_2__37_n_0,addOut_carry__1_i_3__37_n_0,addOut_carry__1_i_4__37_n_0}));
  CARRY4 addOut_carry__10
       (.CI(addOut_carry__9_n_0),
        .CO({addOut_carry__10_n_0,addOut_carry__10_n_1,addOut_carry__10_n_2,addOut_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate_0[46:43]),
        .O(sig_out[47:44]),
        .S(mul_intermediate_3));
  CARRY4 addOut_carry__11
       (.CI(addOut_carry__10_n_0),
        .CO(NLW_addOut_carry__11_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_addOut_carry__11_O_UNCONNECTED[3:1],sig_out[48]}),
        .S({1'b0,1'b0,1'b0,mul_intermediate_4}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_1__37
       (.I0(mul_intermediate__0[11]),
        .I1(mul_intermediate_0[11]),
        .O(addOut_carry__1_i_1__37_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_2__37
       (.I0(mul_intermediate__0[10]),
        .I1(mul_intermediate_0[10]),
        .O(addOut_carry__1_i_2__37_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_3__37
       (.I0(mul_intermediate__0[9]),
        .I1(mul_intermediate_0[9]),
        .O(addOut_carry__1_i_3__37_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_4__37
       (.I0(mul_intermediate__0[8]),
        .I1(mul_intermediate_0[8]),
        .O(addOut_carry__1_i_4__37_n_0));
  CARRY4 addOut_carry__2
       (.CI(addOut_carry__1_n_0),
        .CO({addOut_carry__2_n_0,addOut_carry__2_n_1,addOut_carry__2_n_2,addOut_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[15:12]),
        .O(sig_out[15:12]),
        .S({addOut_carry__2_i_1__37_n_0,addOut_carry__2_i_2__37_n_0,addOut_carry__2_i_3__37_n_0,addOut_carry__2_i_4__37_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_1__37
       (.I0(mul_intermediate__0[15]),
        .I1(mul_intermediate_0[15]),
        .O(addOut_carry__2_i_1__37_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_2__37
       (.I0(mul_intermediate__0[14]),
        .I1(mul_intermediate_0[14]),
        .O(addOut_carry__2_i_2__37_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_3__37
       (.I0(mul_intermediate__0[13]),
        .I1(mul_intermediate_0[13]),
        .O(addOut_carry__2_i_3__37_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_4__37
       (.I0(mul_intermediate__0[12]),
        .I1(mul_intermediate_0[12]),
        .O(addOut_carry__2_i_4__37_n_0));
  CARRY4 addOut_carry__3
       (.CI(addOut_carry__2_n_0),
        .CO({addOut_carry__3_n_0,addOut_carry__3_n_1,addOut_carry__3_n_2,addOut_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[19:16]),
        .O(sig_out[19:16]),
        .S({addOut_carry__3_i_1__37_n_0,addOut_carry__3_i_2__37_n_0,addOut_carry__3_i_3__37_n_0,addOut_carry__3_i_4__37_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_1__37
       (.I0(mul_intermediate__0[19]),
        .I1(mul_intermediate_0[19]),
        .O(addOut_carry__3_i_1__37_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_2__37
       (.I0(mul_intermediate__0[18]),
        .I1(mul_intermediate_0[18]),
        .O(addOut_carry__3_i_2__37_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_3__37
       (.I0(mul_intermediate__0[17]),
        .I1(mul_intermediate_0[17]),
        .O(addOut_carry__3_i_3__37_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_4__37
       (.I0(mul_intermediate__0[16]),
        .I1(mul_intermediate_0[16]),
        .O(addOut_carry__3_i_4__37_n_0));
  CARRY4 addOut_carry__4
       (.CI(addOut_carry__3_n_0),
        .CO({addOut_carry__4_n_0,addOut_carry__4_n_1,addOut_carry__4_n_2,addOut_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[23:20]),
        .O(sig_out[23:20]),
        .S({addOut_carry__4_i_1__37_n_0,addOut_carry__4_i_2__37_n_0,addOut_carry__4_i_3__37_n_0,addOut_carry__4_i_4__37_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_1__37
       (.I0(mul_intermediate__0[23]),
        .I1(mul_intermediate_0[23]),
        .O(addOut_carry__4_i_1__37_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_2__37
       (.I0(mul_intermediate__0[22]),
        .I1(mul_intermediate_0[22]),
        .O(addOut_carry__4_i_2__37_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_3__37
       (.I0(mul_intermediate__0[21]),
        .I1(mul_intermediate_0[21]),
        .O(addOut_carry__4_i_3__37_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_4__37
       (.I0(mul_intermediate__0[20]),
        .I1(mul_intermediate_0[20]),
        .O(addOut_carry__4_i_4__37_n_0));
  CARRY4 addOut_carry__5
       (.CI(addOut_carry__4_n_0),
        .CO({addOut_carry__5_n_0,addOut_carry__5_n_1,addOut_carry__5_n_2,addOut_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[27:24]),
        .O(sig_out[27:24]),
        .S({addOut_carry__5_i_1__37_n_0,addOut_carry__5_i_2__37_n_0,addOut_carry__5_i_3__37_n_0,addOut_carry__5_i_4__37_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_1__37
       (.I0(mul_intermediate__0[27]),
        .I1(mul_intermediate_0[27]),
        .O(addOut_carry__5_i_1__37_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_2__37
       (.I0(mul_intermediate__0[26]),
        .I1(mul_intermediate_0[26]),
        .O(addOut_carry__5_i_2__37_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_3__37
       (.I0(mul_intermediate__0[25]),
        .I1(mul_intermediate_0[25]),
        .O(addOut_carry__5_i_3__37_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_4__37
       (.I0(mul_intermediate__0[24]),
        .I1(mul_intermediate_0[24]),
        .O(addOut_carry__5_i_4__37_n_0));
  CARRY4 addOut_carry__6
       (.CI(addOut_carry__5_n_0),
        .CO({addOut_carry__6_n_0,addOut_carry__6_n_1,addOut_carry__6_n_2,addOut_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[31:28]),
        .O(sig_out[31:28]),
        .S({addOut_carry__6_i_1__37_n_0,addOut_carry__6_i_2__37_n_0,addOut_carry__6_i_3__37_n_0,addOut_carry__6_i_4__37_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_1__37
       (.I0(mul_intermediate__0[31]),
        .I1(mul_intermediate_0[31]),
        .O(addOut_carry__6_i_1__37_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_2__37
       (.I0(mul_intermediate__0[30]),
        .I1(mul_intermediate_0[30]),
        .O(addOut_carry__6_i_2__37_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_3__37
       (.I0(mul_intermediate__0[29]),
        .I1(mul_intermediate_0[29]),
        .O(addOut_carry__6_i_3__37_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_4__37
       (.I0(mul_intermediate__0[28]),
        .I1(mul_intermediate_0[28]),
        .O(addOut_carry__6_i_4__37_n_0));
  CARRY4 addOut_carry__7
       (.CI(addOut_carry__6_n_0),
        .CO({addOut_carry__7_n_0,addOut_carry__7_n_1,addOut_carry__7_n_2,addOut_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[35:32]),
        .O(sig_out[35:32]),
        .S({addOut_carry__7_i_1__37_n_0,addOut_carry__7_i_2__37_n_0,addOut_carry__7_i_3__37_n_0,addOut_carry__7_i_4__37_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_1__37
       (.I0(mul_intermediate__0[35]),
        .I1(mul_intermediate_0[35]),
        .O(addOut_carry__7_i_1__37_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_2__37
       (.I0(mul_intermediate__0[34]),
        .I1(mul_intermediate_0[34]),
        .O(addOut_carry__7_i_2__37_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_3__37
       (.I0(mul_intermediate__0[33]),
        .I1(mul_intermediate_0[33]),
        .O(addOut_carry__7_i_3__37_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_4__37
       (.I0(mul_intermediate__0[32]),
        .I1(mul_intermediate_0[32]),
        .O(addOut_carry__7_i_4__37_n_0));
  CARRY4 addOut_carry__8
       (.CI(addOut_carry__7_n_0),
        .CO({addOut_carry__8_n_0,addOut_carry__8_n_1,addOut_carry__8_n_2,addOut_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[39:36]),
        .O(sig_out[39:36]),
        .S({addOut_carry__8_i_1__37_n_0,addOut_carry__8_i_2__37_n_0,addOut_carry__8_i_3__37_n_0,addOut_carry__8_i_4__37_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_1__37
       (.I0(mul_intermediate__0[39]),
        .I1(mul_intermediate_0[39]),
        .O(addOut_carry__8_i_1__37_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_2__37
       (.I0(mul_intermediate__0[38]),
        .I1(mul_intermediate_0[38]),
        .O(addOut_carry__8_i_2__37_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_3__37
       (.I0(mul_intermediate__0[37]),
        .I1(mul_intermediate_0[37]),
        .O(addOut_carry__8_i_3__37_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_4__37
       (.I0(mul_intermediate__0[36]),
        .I1(mul_intermediate_0[36]),
        .O(addOut_carry__8_i_4__37_n_0));
  CARRY4 addOut_carry__9
       (.CI(addOut_carry__8_n_0),
        .CO({addOut_carry__9_n_0,addOut_carry__9_n_1,addOut_carry__9_n_2,addOut_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({mul_intermediate_0[42],mul_intermediate_1,mul_intermediate__0[41:40]}),
        .O(sig_out[43:40]),
        .S({mul_intermediate_2,addOut_carry__9_i_4__37_n_0,addOut_carry__9_i_5__36_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_4__37
       (.I0(mul_intermediate__0[41]),
        .I1(mul_intermediate_0[41]),
        .O(addOut_carry__9_i_4__37_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_5__36
       (.I0(mul_intermediate__0[40]),
        .I1(mul_intermediate_0[40]),
        .O(addOut_carry__9_i_5__36_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_1__37
       (.I0(mul_intermediate__0[3]),
        .I1(mul_intermediate_0[3]),
        .O(addOut_carry_i_1__37_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_2__37
       (.I0(mul_intermediate__0[2]),
        .I1(mul_intermediate_0[2]),
        .O(addOut_carry_i_2__37_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_3__37
       (.I0(mul_intermediate__0[1]),
        .I1(mul_intermediate_0[1]),
        .O(addOut_carry_i_3__37_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_4__37
       (.I0(mul_intermediate__0[0]),
        .I1(mul_intermediate_0[0]),
        .O(addOut_carry_i_4__37_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_intermediate
       (.A({\Q_buf_reg[24] [24],\Q_buf_reg[24] [24],\Q_buf_reg[24] [24],\Q_buf_reg[24] [24],\Q_buf_reg[24] [24],\Q_buf_reg[24] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_intermediate_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(coef_bus),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_intermediate_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_intermediate_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_intermediate_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_intermediate_P_UNCONNECTED[47:43],\axi_rdata_reg[11] ,mul_intermediate__0}),
        .PATTERNBDETECT(NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_intermediate_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_intermediate_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "FIR_block_V2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_32
   (\axi_rdata_reg[15] ,
    \add_bus[4]_41 ,
    \axi_rdata_reg[15]_0 ,
    \axi_rdata_reg[15]_1 ,
    \axi_rdata_reg[15]_2 ,
    \Q_buf_reg[24]_0 ,
    coef_bus,
    Q,
    \add_bus[3]_40 ,
    DI,
    S,
    mul_intermediate_0,
    P,
    en,
    s00_axi_aclk,
    AR);
  output [0:0]\axi_rdata_reg[15] ;
  output [44:0]\add_bus[4]_41 ;
  output [1:0]\axi_rdata_reg[15]_0 ;
  output [1:0]\axi_rdata_reg[15]_1 ;
  output [0:0]\axi_rdata_reg[15]_2 ;
  output [24:0]\Q_buf_reg[24]_0 ;
  input [17:0]coef_bus;
  input [24:0]Q;
  input [43:0]\add_bus[3]_40 ;
  input [0:0]DI;
  input [1:0]S;
  input [0:0]mul_intermediate_0;
  input [0:0]P;
  input en;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]DI;
  wire [0:0]P;
  wire [24:0]Q;
  wire [24:0]\Q_buf_reg[24]_0 ;
  wire [1:0]S;
  wire addOut_carry__0_i_1__1_n_0;
  wire addOut_carry__0_i_2__1_n_0;
  wire addOut_carry__0_i_3__1_n_0;
  wire addOut_carry__0_i_4__1_n_0;
  wire addOut_carry__0_n_0;
  wire addOut_carry__0_n_1;
  wire addOut_carry__0_n_2;
  wire addOut_carry__0_n_3;
  wire addOut_carry__10_n_2;
  wire addOut_carry__1_i_1__1_n_0;
  wire addOut_carry__1_i_2__1_n_0;
  wire addOut_carry__1_i_3__1_n_0;
  wire addOut_carry__1_i_4__1_n_0;
  wire addOut_carry__1_n_0;
  wire addOut_carry__1_n_1;
  wire addOut_carry__1_n_2;
  wire addOut_carry__1_n_3;
  wire addOut_carry__2_i_1__1_n_0;
  wire addOut_carry__2_i_2__1_n_0;
  wire addOut_carry__2_i_3__1_n_0;
  wire addOut_carry__2_i_4__1_n_0;
  wire addOut_carry__2_n_0;
  wire addOut_carry__2_n_1;
  wire addOut_carry__2_n_2;
  wire addOut_carry__2_n_3;
  wire addOut_carry__3_i_1__1_n_0;
  wire addOut_carry__3_i_2__1_n_0;
  wire addOut_carry__3_i_3__1_n_0;
  wire addOut_carry__3_i_4__1_n_0;
  wire addOut_carry__3_n_0;
  wire addOut_carry__3_n_1;
  wire addOut_carry__3_n_2;
  wire addOut_carry__3_n_3;
  wire addOut_carry__4_i_1__1_n_0;
  wire addOut_carry__4_i_2__1_n_0;
  wire addOut_carry__4_i_3__1_n_0;
  wire addOut_carry__4_i_4__1_n_0;
  wire addOut_carry__4_n_0;
  wire addOut_carry__4_n_1;
  wire addOut_carry__4_n_2;
  wire addOut_carry__4_n_3;
  wire addOut_carry__5_i_1__1_n_0;
  wire addOut_carry__5_i_2__1_n_0;
  wire addOut_carry__5_i_3__1_n_0;
  wire addOut_carry__5_i_4__1_n_0;
  wire addOut_carry__5_n_0;
  wire addOut_carry__5_n_1;
  wire addOut_carry__5_n_2;
  wire addOut_carry__5_n_3;
  wire addOut_carry__6_i_1__1_n_0;
  wire addOut_carry__6_i_2__1_n_0;
  wire addOut_carry__6_i_3__1_n_0;
  wire addOut_carry__6_i_4__1_n_0;
  wire addOut_carry__6_n_0;
  wire addOut_carry__6_n_1;
  wire addOut_carry__6_n_2;
  wire addOut_carry__6_n_3;
  wire addOut_carry__7_i_1__1_n_0;
  wire addOut_carry__7_i_2__1_n_0;
  wire addOut_carry__7_i_3__1_n_0;
  wire addOut_carry__7_i_4__1_n_0;
  wire addOut_carry__7_n_0;
  wire addOut_carry__7_n_1;
  wire addOut_carry__7_n_2;
  wire addOut_carry__7_n_3;
  wire addOut_carry__8_i_1__1_n_0;
  wire addOut_carry__8_i_2__1_n_0;
  wire addOut_carry__8_i_3__1_n_0;
  wire addOut_carry__8_i_4__1_n_0;
  wire addOut_carry__8_n_0;
  wire addOut_carry__8_n_1;
  wire addOut_carry__8_n_2;
  wire addOut_carry__8_n_3;
  wire addOut_carry__9_i_4__1_n_0;
  wire addOut_carry__9_i_5__0_n_0;
  wire addOut_carry__9_n_0;
  wire addOut_carry__9_n_1;
  wire addOut_carry__9_n_2;
  wire addOut_carry__9_n_3;
  wire addOut_carry_i_1__1_n_0;
  wire addOut_carry_i_2__1_n_0;
  wire addOut_carry_i_3__1_n_0;
  wire addOut_carry_i_4__1_n_0;
  wire addOut_carry_n_0;
  wire addOut_carry_n_1;
  wire addOut_carry_n_2;
  wire addOut_carry_n_3;
  wire [43:0]\add_bus[3]_40 ;
  wire [44:0]\add_bus[4]_41 ;
  wire [0:0]\axi_rdata_reg[15] ;
  wire [1:0]\axi_rdata_reg[15]_0 ;
  wire [1:0]\axi_rdata_reg[15]_1 ;
  wire [0:0]\axi_rdata_reg[15]_2 ;
  wire [17:0]coef_bus;
  wire en;
  wire [0:0]mul_intermediate_0;
  wire [41:0]mul_intermediate__0;
  wire s00_axi_aclk;
  wire [3:0]NLW_addOut_carry__10_CO_UNCONNECTED;
  wire [3:1]NLW_addOut_carry__10_O_UNCONNECTED;
  wire NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_intermediate_OVERFLOW_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_intermediate_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_intermediate_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_intermediate_CARRYOUT_UNCONNECTED;
  wire [47:43]NLW_mul_intermediate_P_UNCONNECTED;
  wire [47:0]NLW_mul_intermediate_PCOUT_UNCONNECTED;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[0]),
        .Q(\Q_buf_reg[24]_0 [0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[10]),
        .Q(\Q_buf_reg[24]_0 [10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[11]),
        .Q(\Q_buf_reg[24]_0 [11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[12]),
        .Q(\Q_buf_reg[24]_0 [12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[13]),
        .Q(\Q_buf_reg[24]_0 [13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[14]),
        .Q(\Q_buf_reg[24]_0 [14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[15]),
        .Q(\Q_buf_reg[24]_0 [15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[16]),
        .Q(\Q_buf_reg[24]_0 [16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[17]),
        .Q(\Q_buf_reg[24]_0 [17]));
  FDCE \Q_buf_reg[18] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[18]),
        .Q(\Q_buf_reg[24]_0 [18]));
  FDCE \Q_buf_reg[19] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[19]),
        .Q(\Q_buf_reg[24]_0 [19]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[1]),
        .Q(\Q_buf_reg[24]_0 [1]));
  FDCE \Q_buf_reg[20] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[20]),
        .Q(\Q_buf_reg[24]_0 [20]));
  FDCE \Q_buf_reg[21] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[21]),
        .Q(\Q_buf_reg[24]_0 [21]));
  FDCE \Q_buf_reg[22] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[22]),
        .Q(\Q_buf_reg[24]_0 [22]));
  FDCE \Q_buf_reg[23] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[23]),
        .Q(\Q_buf_reg[24]_0 [23]));
  FDCE \Q_buf_reg[24] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[24]),
        .Q(\Q_buf_reg[24]_0 [24]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[2]),
        .Q(\Q_buf_reg[24]_0 [2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[3]),
        .Q(\Q_buf_reg[24]_0 [3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[4]),
        .Q(\Q_buf_reg[24]_0 [4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[5]),
        .Q(\Q_buf_reg[24]_0 [5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[6]),
        .Q(\Q_buf_reg[24]_0 [6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[7]),
        .Q(\Q_buf_reg[24]_0 [7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[8]),
        .Q(\Q_buf_reg[24]_0 [8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[9]),
        .Q(\Q_buf_reg[24]_0 [9]));
  CARRY4 addOut_carry
       (.CI(1'b0),
        .CO({addOut_carry_n_0,addOut_carry_n_1,addOut_carry_n_2,addOut_carry_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[3:0]),
        .O(\add_bus[4]_41 [3:0]),
        .S({addOut_carry_i_1__1_n_0,addOut_carry_i_2__1_n_0,addOut_carry_i_3__1_n_0,addOut_carry_i_4__1_n_0}));
  CARRY4 addOut_carry__0
       (.CI(addOut_carry_n_0),
        .CO({addOut_carry__0_n_0,addOut_carry__0_n_1,addOut_carry__0_n_2,addOut_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[7:4]),
        .O(\add_bus[4]_41 [7:4]),
        .S({addOut_carry__0_i_1__1_n_0,addOut_carry__0_i_2__1_n_0,addOut_carry__0_i_3__1_n_0,addOut_carry__0_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_1__1
       (.I0(mul_intermediate__0[7]),
        .I1(\add_bus[3]_40 [7]),
        .O(addOut_carry__0_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_2__1
       (.I0(mul_intermediate__0[6]),
        .I1(\add_bus[3]_40 [6]),
        .O(addOut_carry__0_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_3__1
       (.I0(mul_intermediate__0[5]),
        .I1(\add_bus[3]_40 [5]),
        .O(addOut_carry__0_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_4__1
       (.I0(mul_intermediate__0[4]),
        .I1(\add_bus[3]_40 [4]),
        .O(addOut_carry__0_i_4__1_n_0));
  CARRY4 addOut_carry__1
       (.CI(addOut_carry__0_n_0),
        .CO({addOut_carry__1_n_0,addOut_carry__1_n_1,addOut_carry__1_n_2,addOut_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[11:8]),
        .O(\add_bus[4]_41 [11:8]),
        .S({addOut_carry__1_i_1__1_n_0,addOut_carry__1_i_2__1_n_0,addOut_carry__1_i_3__1_n_0,addOut_carry__1_i_4__1_n_0}));
  CARRY4 addOut_carry__10
       (.CI(addOut_carry__9_n_0),
        .CO({NLW_addOut_carry__10_CO_UNCONNECTED[3:2],addOut_carry__10_n_2,NLW_addOut_carry__10_CO_UNCONNECTED[0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\add_bus[3]_40 [43]}),
        .O({NLW_addOut_carry__10_O_UNCONNECTED[3:1],\add_bus[4]_41 [44]}),
        .S({1'b0,1'b0,1'b1,mul_intermediate_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__10_i_1__0
       (.I0(\add_bus[4]_41 [44]),
        .I1(addOut_carry__10_n_2),
        .O(\axi_rdata_reg[15]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_2__0
       (.I0(\add_bus[4]_41 [43]),
        .I1(\add_bus[4]_41 [44]),
        .O(\axi_rdata_reg[15]_1 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_1__1
       (.I0(mul_intermediate__0[11]),
        .I1(\add_bus[3]_40 [11]),
        .O(addOut_carry__1_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_2__1
       (.I0(mul_intermediate__0[10]),
        .I1(\add_bus[3]_40 [10]),
        .O(addOut_carry__1_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_3__1
       (.I0(mul_intermediate__0[9]),
        .I1(\add_bus[3]_40 [9]),
        .O(addOut_carry__1_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_4__1
       (.I0(mul_intermediate__0[8]),
        .I1(\add_bus[3]_40 [8]),
        .O(addOut_carry__1_i_4__1_n_0));
  CARRY4 addOut_carry__2
       (.CI(addOut_carry__1_n_0),
        .CO({addOut_carry__2_n_0,addOut_carry__2_n_1,addOut_carry__2_n_2,addOut_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[15:12]),
        .O(\add_bus[4]_41 [15:12]),
        .S({addOut_carry__2_i_1__1_n_0,addOut_carry__2_i_2__1_n_0,addOut_carry__2_i_3__1_n_0,addOut_carry__2_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_1__1
       (.I0(mul_intermediate__0[15]),
        .I1(\add_bus[3]_40 [15]),
        .O(addOut_carry__2_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_2__1
       (.I0(mul_intermediate__0[14]),
        .I1(\add_bus[3]_40 [14]),
        .O(addOut_carry__2_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_3__1
       (.I0(mul_intermediate__0[13]),
        .I1(\add_bus[3]_40 [13]),
        .O(addOut_carry__2_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_4__1
       (.I0(mul_intermediate__0[12]),
        .I1(\add_bus[3]_40 [12]),
        .O(addOut_carry__2_i_4__1_n_0));
  CARRY4 addOut_carry__3
       (.CI(addOut_carry__2_n_0),
        .CO({addOut_carry__3_n_0,addOut_carry__3_n_1,addOut_carry__3_n_2,addOut_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[19:16]),
        .O(\add_bus[4]_41 [19:16]),
        .S({addOut_carry__3_i_1__1_n_0,addOut_carry__3_i_2__1_n_0,addOut_carry__3_i_3__1_n_0,addOut_carry__3_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_1__1
       (.I0(mul_intermediate__0[19]),
        .I1(\add_bus[3]_40 [19]),
        .O(addOut_carry__3_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_2__1
       (.I0(mul_intermediate__0[18]),
        .I1(\add_bus[3]_40 [18]),
        .O(addOut_carry__3_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_3__1
       (.I0(mul_intermediate__0[17]),
        .I1(\add_bus[3]_40 [17]),
        .O(addOut_carry__3_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_4__1
       (.I0(mul_intermediate__0[16]),
        .I1(\add_bus[3]_40 [16]),
        .O(addOut_carry__3_i_4__1_n_0));
  CARRY4 addOut_carry__4
       (.CI(addOut_carry__3_n_0),
        .CO({addOut_carry__4_n_0,addOut_carry__4_n_1,addOut_carry__4_n_2,addOut_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[23:20]),
        .O(\add_bus[4]_41 [23:20]),
        .S({addOut_carry__4_i_1__1_n_0,addOut_carry__4_i_2__1_n_0,addOut_carry__4_i_3__1_n_0,addOut_carry__4_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_1__1
       (.I0(mul_intermediate__0[23]),
        .I1(\add_bus[3]_40 [23]),
        .O(addOut_carry__4_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_2__1
       (.I0(mul_intermediate__0[22]),
        .I1(\add_bus[3]_40 [22]),
        .O(addOut_carry__4_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_3__1
       (.I0(mul_intermediate__0[21]),
        .I1(\add_bus[3]_40 [21]),
        .O(addOut_carry__4_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_4__1
       (.I0(mul_intermediate__0[20]),
        .I1(\add_bus[3]_40 [20]),
        .O(addOut_carry__4_i_4__1_n_0));
  CARRY4 addOut_carry__5
       (.CI(addOut_carry__4_n_0),
        .CO({addOut_carry__5_n_0,addOut_carry__5_n_1,addOut_carry__5_n_2,addOut_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[27:24]),
        .O(\add_bus[4]_41 [27:24]),
        .S({addOut_carry__5_i_1__1_n_0,addOut_carry__5_i_2__1_n_0,addOut_carry__5_i_3__1_n_0,addOut_carry__5_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_1__1
       (.I0(mul_intermediate__0[27]),
        .I1(\add_bus[3]_40 [27]),
        .O(addOut_carry__5_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_2__1
       (.I0(mul_intermediate__0[26]),
        .I1(\add_bus[3]_40 [26]),
        .O(addOut_carry__5_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_3__1
       (.I0(mul_intermediate__0[25]),
        .I1(\add_bus[3]_40 [25]),
        .O(addOut_carry__5_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_4__1
       (.I0(mul_intermediate__0[24]),
        .I1(\add_bus[3]_40 [24]),
        .O(addOut_carry__5_i_4__1_n_0));
  CARRY4 addOut_carry__6
       (.CI(addOut_carry__5_n_0),
        .CO({addOut_carry__6_n_0,addOut_carry__6_n_1,addOut_carry__6_n_2,addOut_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[31:28]),
        .O(\add_bus[4]_41 [31:28]),
        .S({addOut_carry__6_i_1__1_n_0,addOut_carry__6_i_2__1_n_0,addOut_carry__6_i_3__1_n_0,addOut_carry__6_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_1__1
       (.I0(mul_intermediate__0[31]),
        .I1(\add_bus[3]_40 [31]),
        .O(addOut_carry__6_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_2__1
       (.I0(mul_intermediate__0[30]),
        .I1(\add_bus[3]_40 [30]),
        .O(addOut_carry__6_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_3__1
       (.I0(mul_intermediate__0[29]),
        .I1(\add_bus[3]_40 [29]),
        .O(addOut_carry__6_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_4__1
       (.I0(mul_intermediate__0[28]),
        .I1(\add_bus[3]_40 [28]),
        .O(addOut_carry__6_i_4__1_n_0));
  CARRY4 addOut_carry__7
       (.CI(addOut_carry__6_n_0),
        .CO({addOut_carry__7_n_0,addOut_carry__7_n_1,addOut_carry__7_n_2,addOut_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[35:32]),
        .O(\add_bus[4]_41 [35:32]),
        .S({addOut_carry__7_i_1__1_n_0,addOut_carry__7_i_2__1_n_0,addOut_carry__7_i_3__1_n_0,addOut_carry__7_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_1__1
       (.I0(mul_intermediate__0[35]),
        .I1(\add_bus[3]_40 [35]),
        .O(addOut_carry__7_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_2__1
       (.I0(mul_intermediate__0[34]),
        .I1(\add_bus[3]_40 [34]),
        .O(addOut_carry__7_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_3__1
       (.I0(mul_intermediate__0[33]),
        .I1(\add_bus[3]_40 [33]),
        .O(addOut_carry__7_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_4__1
       (.I0(mul_intermediate__0[32]),
        .I1(\add_bus[3]_40 [32]),
        .O(addOut_carry__7_i_4__1_n_0));
  CARRY4 addOut_carry__8
       (.CI(addOut_carry__7_n_0),
        .CO({addOut_carry__8_n_0,addOut_carry__8_n_1,addOut_carry__8_n_2,addOut_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[39:36]),
        .O(\add_bus[4]_41 [39:36]),
        .S({addOut_carry__8_i_1__1_n_0,addOut_carry__8_i_2__1_n_0,addOut_carry__8_i_3__1_n_0,addOut_carry__8_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_1__1
       (.I0(mul_intermediate__0[39]),
        .I1(\add_bus[3]_40 [39]),
        .O(addOut_carry__8_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_2__1
       (.I0(mul_intermediate__0[38]),
        .I1(\add_bus[3]_40 [38]),
        .O(addOut_carry__8_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_3__1
       (.I0(mul_intermediate__0[37]),
        .I1(\add_bus[3]_40 [37]),
        .O(addOut_carry__8_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_4__1
       (.I0(mul_intermediate__0[36]),
        .I1(\add_bus[3]_40 [36]),
        .O(addOut_carry__8_i_4__1_n_0));
  CARRY4 addOut_carry__9
       (.CI(addOut_carry__8_n_0),
        .CO({addOut_carry__9_n_0,addOut_carry__9_n_1,addOut_carry__9_n_2,addOut_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({\add_bus[3]_40 [42],DI,mul_intermediate__0[41:40]}),
        .O(\add_bus[4]_41 [43:40]),
        .S({S,addOut_carry__9_i_4__1_n_0,addOut_carry__9_i_5__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    addOut_carry__9_i_1__2
       (.I0(\add_bus[4]_41 [42]),
        .O(\axi_rdata_reg[15]_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__9_i_2__2
       (.I0(\add_bus[4]_41 [42]),
        .I1(\add_bus[4]_41 [43]),
        .O(\axi_rdata_reg[15]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_3__2
       (.I0(\add_bus[4]_41 [42]),
        .I1(P),
        .O(\axi_rdata_reg[15]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_4__1
       (.I0(mul_intermediate__0[41]),
        .I1(\add_bus[3]_40 [41]),
        .O(addOut_carry__9_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_5__0
       (.I0(mul_intermediate__0[40]),
        .I1(\add_bus[3]_40 [40]),
        .O(addOut_carry__9_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_1__1
       (.I0(mul_intermediate__0[3]),
        .I1(\add_bus[3]_40 [3]),
        .O(addOut_carry_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_2__1
       (.I0(mul_intermediate__0[2]),
        .I1(\add_bus[3]_40 [2]),
        .O(addOut_carry_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_3__1
       (.I0(mul_intermediate__0[1]),
        .I1(\add_bus[3]_40 [1]),
        .O(addOut_carry_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_4__1
       (.I0(mul_intermediate__0[0]),
        .I1(\add_bus[3]_40 [0]),
        .O(addOut_carry_i_4__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_intermediate
       (.A({Q[24],Q[24],Q[24],Q[24],Q[24],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_intermediate_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(coef_bus),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_intermediate_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_intermediate_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_intermediate_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_intermediate_P_UNCONNECTED[47:43],\axi_rdata_reg[15] ,mul_intermediate__0}),
        .PATTERNBDETECT(NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_intermediate_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_intermediate_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "FIR_block_V2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_33
   (P,
    \add_bus[5]_42 ,
    S,
    \axi_rdata_reg[15] ,
    CO,
    \axi_rdata_reg[15]_0 ,
    DI,
    Q,
    coef_bus,
    \Q_buf_reg[24]_0 ,
    \add_bus[4]_41 ,
    mul_intermediate_0,
    mul_intermediate_1,
    mul_intermediate_2,
    mul_intermediate_3,
    mul_intermediate_4,
    O,
    mul_intermediate_5,
    en,
    s00_axi_aclk,
    AR);
  output [0:0]P;
  output [45:0]\add_bus[5]_42 ;
  output [1:0]S;
  output [2:0]\axi_rdata_reg[15] ;
  output [0:0]CO;
  output [0:0]\axi_rdata_reg[15]_0 ;
  output [0:0]DI;
  output [24:0]Q;
  input [17:0]coef_bus;
  input [24:0]\Q_buf_reg[24]_0 ;
  input [44:0]\add_bus[4]_41 ;
  input [0:0]mul_intermediate_0;
  input [1:0]mul_intermediate_1;
  input [1:0]mul_intermediate_2;
  input [0:0]mul_intermediate_3;
  input [0:0]mul_intermediate_4;
  input [0:0]O;
  input [0:0]mul_intermediate_5;
  input en;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]CO;
  wire [0:0]DI;
  wire [0:0]O;
  wire [0:0]P;
  wire [24:0]Q;
  wire [24:0]\Q_buf_reg[24]_0 ;
  wire [1:0]S;
  wire addOut_carry__0_i_1__2_n_0;
  wire addOut_carry__0_i_2__2_n_0;
  wire addOut_carry__0_i_3__2_n_0;
  wire addOut_carry__0_i_4__2_n_0;
  wire addOut_carry__0_n_0;
  wire addOut_carry__0_n_1;
  wire addOut_carry__0_n_2;
  wire addOut_carry__0_n_3;
  wire addOut_carry__10_n_1;
  wire addOut_carry__10_n_3;
  wire addOut_carry__1_i_1__2_n_0;
  wire addOut_carry__1_i_2__2_n_0;
  wire addOut_carry__1_i_3__2_n_0;
  wire addOut_carry__1_i_4__2_n_0;
  wire addOut_carry__1_n_0;
  wire addOut_carry__1_n_1;
  wire addOut_carry__1_n_2;
  wire addOut_carry__1_n_3;
  wire addOut_carry__2_i_1__2_n_0;
  wire addOut_carry__2_i_2__2_n_0;
  wire addOut_carry__2_i_3__2_n_0;
  wire addOut_carry__2_i_4__2_n_0;
  wire addOut_carry__2_n_0;
  wire addOut_carry__2_n_1;
  wire addOut_carry__2_n_2;
  wire addOut_carry__2_n_3;
  wire addOut_carry__3_i_1__2_n_0;
  wire addOut_carry__3_i_2__2_n_0;
  wire addOut_carry__3_i_3__2_n_0;
  wire addOut_carry__3_i_4__2_n_0;
  wire addOut_carry__3_n_0;
  wire addOut_carry__3_n_1;
  wire addOut_carry__3_n_2;
  wire addOut_carry__3_n_3;
  wire addOut_carry__4_i_1__2_n_0;
  wire addOut_carry__4_i_2__2_n_0;
  wire addOut_carry__4_i_3__2_n_0;
  wire addOut_carry__4_i_4__2_n_0;
  wire addOut_carry__4_n_0;
  wire addOut_carry__4_n_1;
  wire addOut_carry__4_n_2;
  wire addOut_carry__4_n_3;
  wire addOut_carry__5_i_1__2_n_0;
  wire addOut_carry__5_i_2__2_n_0;
  wire addOut_carry__5_i_3__2_n_0;
  wire addOut_carry__5_i_4__2_n_0;
  wire addOut_carry__5_n_0;
  wire addOut_carry__5_n_1;
  wire addOut_carry__5_n_2;
  wire addOut_carry__5_n_3;
  wire addOut_carry__6_i_1__2_n_0;
  wire addOut_carry__6_i_2__2_n_0;
  wire addOut_carry__6_i_3__2_n_0;
  wire addOut_carry__6_i_4__2_n_0;
  wire addOut_carry__6_n_0;
  wire addOut_carry__6_n_1;
  wire addOut_carry__6_n_2;
  wire addOut_carry__6_n_3;
  wire addOut_carry__7_i_1__2_n_0;
  wire addOut_carry__7_i_2__2_n_0;
  wire addOut_carry__7_i_3__2_n_0;
  wire addOut_carry__7_i_4__2_n_0;
  wire addOut_carry__7_n_0;
  wire addOut_carry__7_n_1;
  wire addOut_carry__7_n_2;
  wire addOut_carry__7_n_3;
  wire addOut_carry__8_i_1__2_n_0;
  wire addOut_carry__8_i_2__2_n_0;
  wire addOut_carry__8_i_3__2_n_0;
  wire addOut_carry__8_i_4__2_n_0;
  wire addOut_carry__8_n_0;
  wire addOut_carry__8_n_1;
  wire addOut_carry__8_n_2;
  wire addOut_carry__8_n_3;
  wire addOut_carry__9_i_4__2_n_0;
  wire addOut_carry__9_i_5__1_n_0;
  wire addOut_carry__9_n_0;
  wire addOut_carry__9_n_1;
  wire addOut_carry__9_n_2;
  wire addOut_carry__9_n_3;
  wire addOut_carry_i_1__2_n_0;
  wire addOut_carry_i_2__2_n_0;
  wire addOut_carry_i_3__2_n_0;
  wire addOut_carry_i_4__2_n_0;
  wire addOut_carry_n_0;
  wire addOut_carry_n_1;
  wire addOut_carry_n_2;
  wire addOut_carry_n_3;
  wire [44:0]\add_bus[4]_41 ;
  wire [45:0]\add_bus[5]_42 ;
  wire [2:0]\axi_rdata_reg[15] ;
  wire [0:0]\axi_rdata_reg[15]_0 ;
  wire [17:0]coef_bus;
  wire en;
  wire [0:0]mul_intermediate_0;
  wire [1:0]mul_intermediate_1;
  wire [1:0]mul_intermediate_2;
  wire [0:0]mul_intermediate_3;
  wire [0:0]mul_intermediate_4;
  wire [0:0]mul_intermediate_5;
  wire [41:0]mul_intermediate__0;
  wire s00_axi_aclk;
  wire [3:1]NLW_addOut_carry__10_CO_UNCONNECTED;
  wire [3:2]NLW_addOut_carry__10_O_UNCONNECTED;
  wire [3:1]NLW_addOut_carry__11_i_2_CO_UNCONNECTED;
  wire [3:0]NLW_addOut_carry__11_i_2_O_UNCONNECTED;
  wire NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_intermediate_OVERFLOW_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_intermediate_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_intermediate_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_intermediate_CARRYOUT_UNCONNECTED;
  wire [47:43]NLW_mul_intermediate_P_UNCONNECTED;
  wire [47:0]NLW_mul_intermediate_PCOUT_UNCONNECTED;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [0]),
        .Q(Q[0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [10]),
        .Q(Q[10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [11]),
        .Q(Q[11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [12]),
        .Q(Q[12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [13]),
        .Q(Q[13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [14]),
        .Q(Q[14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [15]),
        .Q(Q[15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [16]),
        .Q(Q[16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [17]),
        .Q(Q[17]));
  FDCE \Q_buf_reg[18] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [18]),
        .Q(Q[18]));
  FDCE \Q_buf_reg[19] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [19]),
        .Q(Q[19]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [1]),
        .Q(Q[1]));
  FDCE \Q_buf_reg[20] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [20]),
        .Q(Q[20]));
  FDCE \Q_buf_reg[21] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [21]),
        .Q(Q[21]));
  FDCE \Q_buf_reg[22] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [22]),
        .Q(Q[22]));
  FDCE \Q_buf_reg[23] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [23]),
        .Q(Q[23]));
  FDCE \Q_buf_reg[24] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [24]),
        .Q(Q[24]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [2]),
        .Q(Q[2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [3]),
        .Q(Q[3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [4]),
        .Q(Q[4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [5]),
        .Q(Q[5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [6]),
        .Q(Q[6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [7]),
        .Q(Q[7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [8]),
        .Q(Q[8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [9]),
        .Q(Q[9]));
  CARRY4 addOut_carry
       (.CI(1'b0),
        .CO({addOut_carry_n_0,addOut_carry_n_1,addOut_carry_n_2,addOut_carry_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[3:0]),
        .O(\add_bus[5]_42 [3:0]),
        .S({addOut_carry_i_1__2_n_0,addOut_carry_i_2__2_n_0,addOut_carry_i_3__2_n_0,addOut_carry_i_4__2_n_0}));
  CARRY4 addOut_carry__0
       (.CI(addOut_carry_n_0),
        .CO({addOut_carry__0_n_0,addOut_carry__0_n_1,addOut_carry__0_n_2,addOut_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[7:4]),
        .O(\add_bus[5]_42 [7:4]),
        .S({addOut_carry__0_i_1__2_n_0,addOut_carry__0_i_2__2_n_0,addOut_carry__0_i_3__2_n_0,addOut_carry__0_i_4__2_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_1__2
       (.I0(mul_intermediate__0[7]),
        .I1(\add_bus[4]_41 [7]),
        .O(addOut_carry__0_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_2__2
       (.I0(mul_intermediate__0[6]),
        .I1(\add_bus[4]_41 [6]),
        .O(addOut_carry__0_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_3__2
       (.I0(mul_intermediate__0[5]),
        .I1(\add_bus[4]_41 [5]),
        .O(addOut_carry__0_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_4__2
       (.I0(mul_intermediate__0[4]),
        .I1(\add_bus[4]_41 [4]),
        .O(addOut_carry__0_i_4__2_n_0));
  CARRY4 addOut_carry__1
       (.CI(addOut_carry__0_n_0),
        .CO({addOut_carry__1_n_0,addOut_carry__1_n_1,addOut_carry__1_n_2,addOut_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[11:8]),
        .O(\add_bus[5]_42 [11:8]),
        .S({addOut_carry__1_i_1__2_n_0,addOut_carry__1_i_2__2_n_0,addOut_carry__1_i_3__2_n_0,addOut_carry__1_i_4__2_n_0}));
  CARRY4 addOut_carry__10
       (.CI(addOut_carry__9_n_0),
        .CO({NLW_addOut_carry__10_CO_UNCONNECTED[3],addOut_carry__10_n_1,NLW_addOut_carry__10_CO_UNCONNECTED[1],addOut_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\add_bus[4]_41 [44:43]}),
        .O({NLW_addOut_carry__10_O_UNCONNECTED[3:2],\add_bus[5]_42 [45:44]}),
        .S({1'b0,1'b1,mul_intermediate_2}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__10_i_1__1
       (.I0(\add_bus[5]_42 [45]),
        .I1(addOut_carry__10_n_1),
        .O(\axi_rdata_reg[15] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__10_i_1__2
       (.I0(O),
        .I1(mul_intermediate_5),
        .O(\axi_rdata_reg[15]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_2__1
       (.I0(\add_bus[5]_42 [44]),
        .I1(\add_bus[5]_42 [45]),
        .O(\axi_rdata_reg[15] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_3
       (.I0(\add_bus[5]_42 [43]),
        .I1(\add_bus[5]_42 [44]),
        .O(\axi_rdata_reg[15] [0]));
  CARRY4 addOut_carry__11_i_2
       (.CI(mul_intermediate_4),
        .CO({NLW_addOut_carry__11_i_2_CO_UNCONNECTED[3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_addOut_carry__11_i_2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_1__2
       (.I0(mul_intermediate__0[11]),
        .I1(\add_bus[4]_41 [11]),
        .O(addOut_carry__1_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_2__2
       (.I0(mul_intermediate__0[10]),
        .I1(\add_bus[4]_41 [10]),
        .O(addOut_carry__1_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_3__2
       (.I0(mul_intermediate__0[9]),
        .I1(\add_bus[4]_41 [9]),
        .O(addOut_carry__1_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_4__2
       (.I0(mul_intermediate__0[8]),
        .I1(\add_bus[4]_41 [8]),
        .O(addOut_carry__1_i_4__2_n_0));
  CARRY4 addOut_carry__2
       (.CI(addOut_carry__1_n_0),
        .CO({addOut_carry__2_n_0,addOut_carry__2_n_1,addOut_carry__2_n_2,addOut_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[15:12]),
        .O(\add_bus[5]_42 [15:12]),
        .S({addOut_carry__2_i_1__2_n_0,addOut_carry__2_i_2__2_n_0,addOut_carry__2_i_3__2_n_0,addOut_carry__2_i_4__2_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_1__2
       (.I0(mul_intermediate__0[15]),
        .I1(\add_bus[4]_41 [15]),
        .O(addOut_carry__2_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_2__2
       (.I0(mul_intermediate__0[14]),
        .I1(\add_bus[4]_41 [14]),
        .O(addOut_carry__2_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_3__2
       (.I0(mul_intermediate__0[13]),
        .I1(\add_bus[4]_41 [13]),
        .O(addOut_carry__2_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_4__2
       (.I0(mul_intermediate__0[12]),
        .I1(\add_bus[4]_41 [12]),
        .O(addOut_carry__2_i_4__2_n_0));
  CARRY4 addOut_carry__3
       (.CI(addOut_carry__2_n_0),
        .CO({addOut_carry__3_n_0,addOut_carry__3_n_1,addOut_carry__3_n_2,addOut_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[19:16]),
        .O(\add_bus[5]_42 [19:16]),
        .S({addOut_carry__3_i_1__2_n_0,addOut_carry__3_i_2__2_n_0,addOut_carry__3_i_3__2_n_0,addOut_carry__3_i_4__2_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_1__2
       (.I0(mul_intermediate__0[19]),
        .I1(\add_bus[4]_41 [19]),
        .O(addOut_carry__3_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_2__2
       (.I0(mul_intermediate__0[18]),
        .I1(\add_bus[4]_41 [18]),
        .O(addOut_carry__3_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_3__2
       (.I0(mul_intermediate__0[17]),
        .I1(\add_bus[4]_41 [17]),
        .O(addOut_carry__3_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_4__2
       (.I0(mul_intermediate__0[16]),
        .I1(\add_bus[4]_41 [16]),
        .O(addOut_carry__3_i_4__2_n_0));
  CARRY4 addOut_carry__4
       (.CI(addOut_carry__3_n_0),
        .CO({addOut_carry__4_n_0,addOut_carry__4_n_1,addOut_carry__4_n_2,addOut_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[23:20]),
        .O(\add_bus[5]_42 [23:20]),
        .S({addOut_carry__4_i_1__2_n_0,addOut_carry__4_i_2__2_n_0,addOut_carry__4_i_3__2_n_0,addOut_carry__4_i_4__2_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_1__2
       (.I0(mul_intermediate__0[23]),
        .I1(\add_bus[4]_41 [23]),
        .O(addOut_carry__4_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_2__2
       (.I0(mul_intermediate__0[22]),
        .I1(\add_bus[4]_41 [22]),
        .O(addOut_carry__4_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_3__2
       (.I0(mul_intermediate__0[21]),
        .I1(\add_bus[4]_41 [21]),
        .O(addOut_carry__4_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_4__2
       (.I0(mul_intermediate__0[20]),
        .I1(\add_bus[4]_41 [20]),
        .O(addOut_carry__4_i_4__2_n_0));
  CARRY4 addOut_carry__5
       (.CI(addOut_carry__4_n_0),
        .CO({addOut_carry__5_n_0,addOut_carry__5_n_1,addOut_carry__5_n_2,addOut_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[27:24]),
        .O(\add_bus[5]_42 [27:24]),
        .S({addOut_carry__5_i_1__2_n_0,addOut_carry__5_i_2__2_n_0,addOut_carry__5_i_3__2_n_0,addOut_carry__5_i_4__2_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_1__2
       (.I0(mul_intermediate__0[27]),
        .I1(\add_bus[4]_41 [27]),
        .O(addOut_carry__5_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_2__2
       (.I0(mul_intermediate__0[26]),
        .I1(\add_bus[4]_41 [26]),
        .O(addOut_carry__5_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_3__2
       (.I0(mul_intermediate__0[25]),
        .I1(\add_bus[4]_41 [25]),
        .O(addOut_carry__5_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_4__2
       (.I0(mul_intermediate__0[24]),
        .I1(\add_bus[4]_41 [24]),
        .O(addOut_carry__5_i_4__2_n_0));
  CARRY4 addOut_carry__6
       (.CI(addOut_carry__5_n_0),
        .CO({addOut_carry__6_n_0,addOut_carry__6_n_1,addOut_carry__6_n_2,addOut_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[31:28]),
        .O(\add_bus[5]_42 [31:28]),
        .S({addOut_carry__6_i_1__2_n_0,addOut_carry__6_i_2__2_n_0,addOut_carry__6_i_3__2_n_0,addOut_carry__6_i_4__2_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_1__2
       (.I0(mul_intermediate__0[31]),
        .I1(\add_bus[4]_41 [31]),
        .O(addOut_carry__6_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_2__2
       (.I0(mul_intermediate__0[30]),
        .I1(\add_bus[4]_41 [30]),
        .O(addOut_carry__6_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_3__2
       (.I0(mul_intermediate__0[29]),
        .I1(\add_bus[4]_41 [29]),
        .O(addOut_carry__6_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_4__2
       (.I0(mul_intermediate__0[28]),
        .I1(\add_bus[4]_41 [28]),
        .O(addOut_carry__6_i_4__2_n_0));
  CARRY4 addOut_carry__7
       (.CI(addOut_carry__6_n_0),
        .CO({addOut_carry__7_n_0,addOut_carry__7_n_1,addOut_carry__7_n_2,addOut_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[35:32]),
        .O(\add_bus[5]_42 [35:32]),
        .S({addOut_carry__7_i_1__2_n_0,addOut_carry__7_i_2__2_n_0,addOut_carry__7_i_3__2_n_0,addOut_carry__7_i_4__2_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_1__2
       (.I0(mul_intermediate__0[35]),
        .I1(\add_bus[4]_41 [35]),
        .O(addOut_carry__7_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_2__2
       (.I0(mul_intermediate__0[34]),
        .I1(\add_bus[4]_41 [34]),
        .O(addOut_carry__7_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_3__2
       (.I0(mul_intermediate__0[33]),
        .I1(\add_bus[4]_41 [33]),
        .O(addOut_carry__7_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_4__2
       (.I0(mul_intermediate__0[32]),
        .I1(\add_bus[4]_41 [32]),
        .O(addOut_carry__7_i_4__2_n_0));
  CARRY4 addOut_carry__8
       (.CI(addOut_carry__7_n_0),
        .CO({addOut_carry__8_n_0,addOut_carry__8_n_1,addOut_carry__8_n_2,addOut_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[39:36]),
        .O(\add_bus[5]_42 [39:36]),
        .S({addOut_carry__8_i_1__2_n_0,addOut_carry__8_i_2__2_n_0,addOut_carry__8_i_3__2_n_0,addOut_carry__8_i_4__2_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_1__2
       (.I0(mul_intermediate__0[39]),
        .I1(\add_bus[4]_41 [39]),
        .O(addOut_carry__8_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_2__2
       (.I0(mul_intermediate__0[38]),
        .I1(\add_bus[4]_41 [38]),
        .O(addOut_carry__8_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_3__2
       (.I0(mul_intermediate__0[37]),
        .I1(\add_bus[4]_41 [37]),
        .O(addOut_carry__8_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_4__2
       (.I0(mul_intermediate__0[36]),
        .I1(\add_bus[4]_41 [36]),
        .O(addOut_carry__8_i_4__2_n_0));
  CARRY4 addOut_carry__9
       (.CI(addOut_carry__8_n_0),
        .CO({addOut_carry__9_n_0,addOut_carry__9_n_1,addOut_carry__9_n_2,addOut_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({\add_bus[4]_41 [42],mul_intermediate_0,mul_intermediate__0[41:40]}),
        .O(\add_bus[5]_42 [43:40]),
        .S({mul_intermediate_1,addOut_carry__9_i_4__2_n_0,addOut_carry__9_i_5__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    addOut_carry__9_i_1__3
       (.I0(\add_bus[5]_42 [42]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__9_i_2__3
       (.I0(\add_bus[5]_42 [42]),
        .I1(\add_bus[5]_42 [43]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_3__3
       (.I0(\add_bus[5]_42 [42]),
        .I1(mul_intermediate_3),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_4__2
       (.I0(mul_intermediate__0[41]),
        .I1(\add_bus[4]_41 [41]),
        .O(addOut_carry__9_i_4__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_5__1
       (.I0(mul_intermediate__0[40]),
        .I1(\add_bus[4]_41 [40]),
        .O(addOut_carry__9_i_5__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_1__2
       (.I0(mul_intermediate__0[3]),
        .I1(\add_bus[4]_41 [3]),
        .O(addOut_carry_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_2__2
       (.I0(mul_intermediate__0[2]),
        .I1(\add_bus[4]_41 [2]),
        .O(addOut_carry_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_3__2
       (.I0(mul_intermediate__0[1]),
        .I1(\add_bus[4]_41 [1]),
        .O(addOut_carry_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_4__2
       (.I0(mul_intermediate__0[0]),
        .I1(\add_bus[4]_41 [0]),
        .O(addOut_carry_i_4__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_intermediate
       (.A({\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_intermediate_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(coef_bus),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_intermediate_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_intermediate_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_intermediate_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_intermediate_P_UNCONNECTED[47:43],P,mul_intermediate__0}),
        .PATTERNBDETECT(NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_intermediate_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_intermediate_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "FIR_block_V2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_34
   (\axi_rdata_reg[15] ,
    \add_bus[6]_43 ,
    \axi_rdata_reg[15]_0 ,
    \axi_rdata_reg[15]_1 ,
    \axi_rdata_reg[15]_2 ,
    \axi_rdata_reg[15]_3 ,
    \Q_buf_reg[24]_0 ,
    coef_bus,
    Q,
    \add_bus[5]_42 ,
    DI,
    S,
    mul_intermediate_0,
    P,
    en,
    s00_axi_aclk,
    AR);
  output [0:0]\axi_rdata_reg[15] ;
  output [46:0]\add_bus[6]_43 ;
  output [0:0]\axi_rdata_reg[15]_0 ;
  output [1:0]\axi_rdata_reg[15]_1 ;
  output [2:0]\axi_rdata_reg[15]_2 ;
  output [0:0]\axi_rdata_reg[15]_3 ;
  output [24:0]\Q_buf_reg[24]_0 ;
  input [17:0]coef_bus;
  input [24:0]Q;
  input [45:0]\add_bus[5]_42 ;
  input [0:0]DI;
  input [1:0]S;
  input [2:0]mul_intermediate_0;
  input [0:0]P;
  input en;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]DI;
  wire [0:0]P;
  wire [24:0]Q;
  wire [24:0]\Q_buf_reg[24]_0 ;
  wire [1:0]S;
  wire addOut_carry__0_i_1__3_n_0;
  wire addOut_carry__0_i_2__3_n_0;
  wire addOut_carry__0_i_3__3_n_0;
  wire addOut_carry__0_i_4__3_n_0;
  wire addOut_carry__0_n_0;
  wire addOut_carry__0_n_1;
  wire addOut_carry__0_n_2;
  wire addOut_carry__0_n_3;
  wire addOut_carry__10_n_2;
  wire addOut_carry__10_n_3;
  wire addOut_carry__1_i_1__3_n_0;
  wire addOut_carry__1_i_2__3_n_0;
  wire addOut_carry__1_i_3__3_n_0;
  wire addOut_carry__1_i_4__3_n_0;
  wire addOut_carry__1_n_0;
  wire addOut_carry__1_n_1;
  wire addOut_carry__1_n_2;
  wire addOut_carry__1_n_3;
  wire addOut_carry__2_i_1__3_n_0;
  wire addOut_carry__2_i_2__3_n_0;
  wire addOut_carry__2_i_3__3_n_0;
  wire addOut_carry__2_i_4__3_n_0;
  wire addOut_carry__2_n_0;
  wire addOut_carry__2_n_1;
  wire addOut_carry__2_n_2;
  wire addOut_carry__2_n_3;
  wire addOut_carry__3_i_1__3_n_0;
  wire addOut_carry__3_i_2__3_n_0;
  wire addOut_carry__3_i_3__3_n_0;
  wire addOut_carry__3_i_4__3_n_0;
  wire addOut_carry__3_n_0;
  wire addOut_carry__3_n_1;
  wire addOut_carry__3_n_2;
  wire addOut_carry__3_n_3;
  wire addOut_carry__4_i_1__3_n_0;
  wire addOut_carry__4_i_2__3_n_0;
  wire addOut_carry__4_i_3__3_n_0;
  wire addOut_carry__4_i_4__3_n_0;
  wire addOut_carry__4_n_0;
  wire addOut_carry__4_n_1;
  wire addOut_carry__4_n_2;
  wire addOut_carry__4_n_3;
  wire addOut_carry__5_i_1__3_n_0;
  wire addOut_carry__5_i_2__3_n_0;
  wire addOut_carry__5_i_3__3_n_0;
  wire addOut_carry__5_i_4__3_n_0;
  wire addOut_carry__5_n_0;
  wire addOut_carry__5_n_1;
  wire addOut_carry__5_n_2;
  wire addOut_carry__5_n_3;
  wire addOut_carry__6_i_1__3_n_0;
  wire addOut_carry__6_i_2__3_n_0;
  wire addOut_carry__6_i_3__3_n_0;
  wire addOut_carry__6_i_4__3_n_0;
  wire addOut_carry__6_n_0;
  wire addOut_carry__6_n_1;
  wire addOut_carry__6_n_2;
  wire addOut_carry__6_n_3;
  wire addOut_carry__7_i_1__3_n_0;
  wire addOut_carry__7_i_2__3_n_0;
  wire addOut_carry__7_i_3__3_n_0;
  wire addOut_carry__7_i_4__3_n_0;
  wire addOut_carry__7_n_0;
  wire addOut_carry__7_n_1;
  wire addOut_carry__7_n_2;
  wire addOut_carry__7_n_3;
  wire addOut_carry__8_i_1__3_n_0;
  wire addOut_carry__8_i_2__3_n_0;
  wire addOut_carry__8_i_3__3_n_0;
  wire addOut_carry__8_i_4__3_n_0;
  wire addOut_carry__8_n_0;
  wire addOut_carry__8_n_1;
  wire addOut_carry__8_n_2;
  wire addOut_carry__8_n_3;
  wire addOut_carry__9_i_4__3_n_0;
  wire addOut_carry__9_i_5__2_n_0;
  wire addOut_carry__9_n_0;
  wire addOut_carry__9_n_1;
  wire addOut_carry__9_n_2;
  wire addOut_carry__9_n_3;
  wire addOut_carry_i_1__3_n_0;
  wire addOut_carry_i_2__3_n_0;
  wire addOut_carry_i_3__3_n_0;
  wire addOut_carry_i_4__3_n_0;
  wire addOut_carry_n_0;
  wire addOut_carry_n_1;
  wire addOut_carry_n_2;
  wire addOut_carry_n_3;
  wire [45:0]\add_bus[5]_42 ;
  wire [46:0]\add_bus[6]_43 ;
  wire [0:0]\axi_rdata_reg[15] ;
  wire [0:0]\axi_rdata_reg[15]_0 ;
  wire [1:0]\axi_rdata_reg[15]_1 ;
  wire [2:0]\axi_rdata_reg[15]_2 ;
  wire [0:0]\axi_rdata_reg[15]_3 ;
  wire [17:0]coef_bus;
  wire en;
  wire [2:0]mul_intermediate_0;
  wire [41:0]mul_intermediate__0;
  wire s00_axi_aclk;
  wire [2:2]NLW_addOut_carry__10_CO_UNCONNECTED;
  wire [3:3]NLW_addOut_carry__10_O_UNCONNECTED;
  wire NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_intermediate_OVERFLOW_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_intermediate_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_intermediate_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_intermediate_CARRYOUT_UNCONNECTED;
  wire [47:43]NLW_mul_intermediate_P_UNCONNECTED;
  wire [47:0]NLW_mul_intermediate_PCOUT_UNCONNECTED;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[0]),
        .Q(\Q_buf_reg[24]_0 [0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[10]),
        .Q(\Q_buf_reg[24]_0 [10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[11]),
        .Q(\Q_buf_reg[24]_0 [11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[12]),
        .Q(\Q_buf_reg[24]_0 [12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[13]),
        .Q(\Q_buf_reg[24]_0 [13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[14]),
        .Q(\Q_buf_reg[24]_0 [14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[15]),
        .Q(\Q_buf_reg[24]_0 [15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[16]),
        .Q(\Q_buf_reg[24]_0 [16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[17]),
        .Q(\Q_buf_reg[24]_0 [17]));
  FDCE \Q_buf_reg[18] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[18]),
        .Q(\Q_buf_reg[24]_0 [18]));
  FDCE \Q_buf_reg[19] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[19]),
        .Q(\Q_buf_reg[24]_0 [19]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[1]),
        .Q(\Q_buf_reg[24]_0 [1]));
  FDCE \Q_buf_reg[20] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[20]),
        .Q(\Q_buf_reg[24]_0 [20]));
  FDCE \Q_buf_reg[21] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[21]),
        .Q(\Q_buf_reg[24]_0 [21]));
  FDCE \Q_buf_reg[22] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[22]),
        .Q(\Q_buf_reg[24]_0 [22]));
  FDCE \Q_buf_reg[23] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[23]),
        .Q(\Q_buf_reg[24]_0 [23]));
  FDCE \Q_buf_reg[24] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[24]),
        .Q(\Q_buf_reg[24]_0 [24]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[2]),
        .Q(\Q_buf_reg[24]_0 [2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[3]),
        .Q(\Q_buf_reg[24]_0 [3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[4]),
        .Q(\Q_buf_reg[24]_0 [4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[5]),
        .Q(\Q_buf_reg[24]_0 [5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[6]),
        .Q(\Q_buf_reg[24]_0 [6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[7]),
        .Q(\Q_buf_reg[24]_0 [7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[8]),
        .Q(\Q_buf_reg[24]_0 [8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[9]),
        .Q(\Q_buf_reg[24]_0 [9]));
  CARRY4 addOut_carry
       (.CI(1'b0),
        .CO({addOut_carry_n_0,addOut_carry_n_1,addOut_carry_n_2,addOut_carry_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[3:0]),
        .O(\add_bus[6]_43 [3:0]),
        .S({addOut_carry_i_1__3_n_0,addOut_carry_i_2__3_n_0,addOut_carry_i_3__3_n_0,addOut_carry_i_4__3_n_0}));
  CARRY4 addOut_carry__0
       (.CI(addOut_carry_n_0),
        .CO({addOut_carry__0_n_0,addOut_carry__0_n_1,addOut_carry__0_n_2,addOut_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[7:4]),
        .O(\add_bus[6]_43 [7:4]),
        .S({addOut_carry__0_i_1__3_n_0,addOut_carry__0_i_2__3_n_0,addOut_carry__0_i_3__3_n_0,addOut_carry__0_i_4__3_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_1__3
       (.I0(mul_intermediate__0[7]),
        .I1(\add_bus[5]_42 [7]),
        .O(addOut_carry__0_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_2__3
       (.I0(mul_intermediate__0[6]),
        .I1(\add_bus[5]_42 [6]),
        .O(addOut_carry__0_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_3__3
       (.I0(mul_intermediate__0[5]),
        .I1(\add_bus[5]_42 [5]),
        .O(addOut_carry__0_i_3__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_4__3
       (.I0(mul_intermediate__0[4]),
        .I1(\add_bus[5]_42 [4]),
        .O(addOut_carry__0_i_4__3_n_0));
  CARRY4 addOut_carry__1
       (.CI(addOut_carry__0_n_0),
        .CO({addOut_carry__1_n_0,addOut_carry__1_n_1,addOut_carry__1_n_2,addOut_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[11:8]),
        .O(\add_bus[6]_43 [11:8]),
        .S({addOut_carry__1_i_1__3_n_0,addOut_carry__1_i_2__3_n_0,addOut_carry__1_i_3__3_n_0,addOut_carry__1_i_4__3_n_0}));
  CARRY4 addOut_carry__10
       (.CI(addOut_carry__9_n_0),
        .CO({\axi_rdata_reg[15]_0 ,NLW_addOut_carry__10_CO_UNCONNECTED[2],addOut_carry__10_n_2,addOut_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,\add_bus[5]_42 [45:43]}),
        .O({NLW_addOut_carry__10_O_UNCONNECTED[3],\add_bus[6]_43 [46:44]}),
        .S({1'b1,mul_intermediate_0}));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_2__2
       (.I0(\add_bus[6]_43 [45]),
        .I1(\add_bus[6]_43 [46]),
        .O(\axi_rdata_reg[15]_2 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_3__0
       (.I0(\add_bus[6]_43 [44]),
        .I1(\add_bus[6]_43 [45]),
        .O(\axi_rdata_reg[15]_2 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_4
       (.I0(\add_bus[6]_43 [43]),
        .I1(\add_bus[6]_43 [44]),
        .O(\axi_rdata_reg[15]_2 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_1__3
       (.I0(mul_intermediate__0[11]),
        .I1(\add_bus[5]_42 [11]),
        .O(addOut_carry__1_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_2__3
       (.I0(mul_intermediate__0[10]),
        .I1(\add_bus[5]_42 [10]),
        .O(addOut_carry__1_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_3__3
       (.I0(mul_intermediate__0[9]),
        .I1(\add_bus[5]_42 [9]),
        .O(addOut_carry__1_i_3__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_4__3
       (.I0(mul_intermediate__0[8]),
        .I1(\add_bus[5]_42 [8]),
        .O(addOut_carry__1_i_4__3_n_0));
  CARRY4 addOut_carry__2
       (.CI(addOut_carry__1_n_0),
        .CO({addOut_carry__2_n_0,addOut_carry__2_n_1,addOut_carry__2_n_2,addOut_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[15:12]),
        .O(\add_bus[6]_43 [15:12]),
        .S({addOut_carry__2_i_1__3_n_0,addOut_carry__2_i_2__3_n_0,addOut_carry__2_i_3__3_n_0,addOut_carry__2_i_4__3_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_1__3
       (.I0(mul_intermediate__0[15]),
        .I1(\add_bus[5]_42 [15]),
        .O(addOut_carry__2_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_2__3
       (.I0(mul_intermediate__0[14]),
        .I1(\add_bus[5]_42 [14]),
        .O(addOut_carry__2_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_3__3
       (.I0(mul_intermediate__0[13]),
        .I1(\add_bus[5]_42 [13]),
        .O(addOut_carry__2_i_3__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_4__3
       (.I0(mul_intermediate__0[12]),
        .I1(\add_bus[5]_42 [12]),
        .O(addOut_carry__2_i_4__3_n_0));
  CARRY4 addOut_carry__3
       (.CI(addOut_carry__2_n_0),
        .CO({addOut_carry__3_n_0,addOut_carry__3_n_1,addOut_carry__3_n_2,addOut_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[19:16]),
        .O(\add_bus[6]_43 [19:16]),
        .S({addOut_carry__3_i_1__3_n_0,addOut_carry__3_i_2__3_n_0,addOut_carry__3_i_3__3_n_0,addOut_carry__3_i_4__3_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_1__3
       (.I0(mul_intermediate__0[19]),
        .I1(\add_bus[5]_42 [19]),
        .O(addOut_carry__3_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_2__3
       (.I0(mul_intermediate__0[18]),
        .I1(\add_bus[5]_42 [18]),
        .O(addOut_carry__3_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_3__3
       (.I0(mul_intermediate__0[17]),
        .I1(\add_bus[5]_42 [17]),
        .O(addOut_carry__3_i_3__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_4__3
       (.I0(mul_intermediate__0[16]),
        .I1(\add_bus[5]_42 [16]),
        .O(addOut_carry__3_i_4__3_n_0));
  CARRY4 addOut_carry__4
       (.CI(addOut_carry__3_n_0),
        .CO({addOut_carry__4_n_0,addOut_carry__4_n_1,addOut_carry__4_n_2,addOut_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[23:20]),
        .O(\add_bus[6]_43 [23:20]),
        .S({addOut_carry__4_i_1__3_n_0,addOut_carry__4_i_2__3_n_0,addOut_carry__4_i_3__3_n_0,addOut_carry__4_i_4__3_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_1__3
       (.I0(mul_intermediate__0[23]),
        .I1(\add_bus[5]_42 [23]),
        .O(addOut_carry__4_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_2__3
       (.I0(mul_intermediate__0[22]),
        .I1(\add_bus[5]_42 [22]),
        .O(addOut_carry__4_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_3__3
       (.I0(mul_intermediate__0[21]),
        .I1(\add_bus[5]_42 [21]),
        .O(addOut_carry__4_i_3__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_4__3
       (.I0(mul_intermediate__0[20]),
        .I1(\add_bus[5]_42 [20]),
        .O(addOut_carry__4_i_4__3_n_0));
  CARRY4 addOut_carry__5
       (.CI(addOut_carry__4_n_0),
        .CO({addOut_carry__5_n_0,addOut_carry__5_n_1,addOut_carry__5_n_2,addOut_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[27:24]),
        .O(\add_bus[6]_43 [27:24]),
        .S({addOut_carry__5_i_1__3_n_0,addOut_carry__5_i_2__3_n_0,addOut_carry__5_i_3__3_n_0,addOut_carry__5_i_4__3_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_1__3
       (.I0(mul_intermediate__0[27]),
        .I1(\add_bus[5]_42 [27]),
        .O(addOut_carry__5_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_2__3
       (.I0(mul_intermediate__0[26]),
        .I1(\add_bus[5]_42 [26]),
        .O(addOut_carry__5_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_3__3
       (.I0(mul_intermediate__0[25]),
        .I1(\add_bus[5]_42 [25]),
        .O(addOut_carry__5_i_3__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_4__3
       (.I0(mul_intermediate__0[24]),
        .I1(\add_bus[5]_42 [24]),
        .O(addOut_carry__5_i_4__3_n_0));
  CARRY4 addOut_carry__6
       (.CI(addOut_carry__5_n_0),
        .CO({addOut_carry__6_n_0,addOut_carry__6_n_1,addOut_carry__6_n_2,addOut_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[31:28]),
        .O(\add_bus[6]_43 [31:28]),
        .S({addOut_carry__6_i_1__3_n_0,addOut_carry__6_i_2__3_n_0,addOut_carry__6_i_3__3_n_0,addOut_carry__6_i_4__3_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_1__3
       (.I0(mul_intermediate__0[31]),
        .I1(\add_bus[5]_42 [31]),
        .O(addOut_carry__6_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_2__3
       (.I0(mul_intermediate__0[30]),
        .I1(\add_bus[5]_42 [30]),
        .O(addOut_carry__6_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_3__3
       (.I0(mul_intermediate__0[29]),
        .I1(\add_bus[5]_42 [29]),
        .O(addOut_carry__6_i_3__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_4__3
       (.I0(mul_intermediate__0[28]),
        .I1(\add_bus[5]_42 [28]),
        .O(addOut_carry__6_i_4__3_n_0));
  CARRY4 addOut_carry__7
       (.CI(addOut_carry__6_n_0),
        .CO({addOut_carry__7_n_0,addOut_carry__7_n_1,addOut_carry__7_n_2,addOut_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[35:32]),
        .O(\add_bus[6]_43 [35:32]),
        .S({addOut_carry__7_i_1__3_n_0,addOut_carry__7_i_2__3_n_0,addOut_carry__7_i_3__3_n_0,addOut_carry__7_i_4__3_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_1__3
       (.I0(mul_intermediate__0[35]),
        .I1(\add_bus[5]_42 [35]),
        .O(addOut_carry__7_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_2__3
       (.I0(mul_intermediate__0[34]),
        .I1(\add_bus[5]_42 [34]),
        .O(addOut_carry__7_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_3__3
       (.I0(mul_intermediate__0[33]),
        .I1(\add_bus[5]_42 [33]),
        .O(addOut_carry__7_i_3__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_4__3
       (.I0(mul_intermediate__0[32]),
        .I1(\add_bus[5]_42 [32]),
        .O(addOut_carry__7_i_4__3_n_0));
  CARRY4 addOut_carry__8
       (.CI(addOut_carry__7_n_0),
        .CO({addOut_carry__8_n_0,addOut_carry__8_n_1,addOut_carry__8_n_2,addOut_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[39:36]),
        .O(\add_bus[6]_43 [39:36]),
        .S({addOut_carry__8_i_1__3_n_0,addOut_carry__8_i_2__3_n_0,addOut_carry__8_i_3__3_n_0,addOut_carry__8_i_4__3_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_1__3
       (.I0(mul_intermediate__0[39]),
        .I1(\add_bus[5]_42 [39]),
        .O(addOut_carry__8_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_2__3
       (.I0(mul_intermediate__0[38]),
        .I1(\add_bus[5]_42 [38]),
        .O(addOut_carry__8_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_3__3
       (.I0(mul_intermediate__0[37]),
        .I1(\add_bus[5]_42 [37]),
        .O(addOut_carry__8_i_3__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_4__3
       (.I0(mul_intermediate__0[36]),
        .I1(\add_bus[5]_42 [36]),
        .O(addOut_carry__8_i_4__3_n_0));
  CARRY4 addOut_carry__9
       (.CI(addOut_carry__8_n_0),
        .CO({addOut_carry__9_n_0,addOut_carry__9_n_1,addOut_carry__9_n_2,addOut_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({\add_bus[5]_42 [42],DI,mul_intermediate__0[41:40]}),
        .O(\add_bus[6]_43 [43:40]),
        .S({S,addOut_carry__9_i_4__3_n_0,addOut_carry__9_i_5__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    addOut_carry__9_i_1__4
       (.I0(\add_bus[6]_43 [42]),
        .O(\axi_rdata_reg[15]_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__9_i_2__4
       (.I0(\add_bus[6]_43 [42]),
        .I1(\add_bus[6]_43 [43]),
        .O(\axi_rdata_reg[15]_1 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_3__4
       (.I0(\add_bus[6]_43 [42]),
        .I1(P),
        .O(\axi_rdata_reg[15]_1 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_4__3
       (.I0(mul_intermediate__0[41]),
        .I1(\add_bus[5]_42 [41]),
        .O(addOut_carry__9_i_4__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_5__2
       (.I0(mul_intermediate__0[40]),
        .I1(\add_bus[5]_42 [40]),
        .O(addOut_carry__9_i_5__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_1__3
       (.I0(mul_intermediate__0[3]),
        .I1(\add_bus[5]_42 [3]),
        .O(addOut_carry_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_2__3
       (.I0(mul_intermediate__0[2]),
        .I1(\add_bus[5]_42 [2]),
        .O(addOut_carry_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_3__3
       (.I0(mul_intermediate__0[1]),
        .I1(\add_bus[5]_42 [1]),
        .O(addOut_carry_i_3__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_4__3
       (.I0(mul_intermediate__0[0]),
        .I1(\add_bus[5]_42 [0]),
        .O(addOut_carry_i_4__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_intermediate
       (.A({Q[24],Q[24],Q[24],Q[24],Q[24],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_intermediate_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(coef_bus),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_intermediate_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_intermediate_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_intermediate_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_intermediate_P_UNCONNECTED[47:43],\axi_rdata_reg[15] ,mul_intermediate__0}),
        .PATTERNBDETECT(NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_intermediate_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_intermediate_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "FIR_block_V2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_35
   (P,
    \axi_rdata_reg[15] ,
    \axi_rdata_reg[16] ,
    \axi_rdata_reg[15]_0 ,
    \axi_rdata_reg[15]_1 ,
    DI,
    \axi_rdata_reg[16]_0 ,
    Q,
    coef_bus,
    \Q_buf_reg[24]_0 ,
    \add_bus[6]_43 ,
    mul_intermediate_0,
    mul_intermediate_1,
    S,
    mul_intermediate_2,
    CO,
    en,
    s00_axi_aclk,
    AR);
  output [0:0]P;
  output [46:0]\axi_rdata_reg[15] ;
  output [0:0]\axi_rdata_reg[16] ;
  output [1:0]\axi_rdata_reg[15]_0 ;
  output [3:0]\axi_rdata_reg[15]_1 ;
  output [0:0]DI;
  output [0:0]\axi_rdata_reg[16]_0 ;
  output [24:0]Q;
  input [17:0]coef_bus;
  input [24:0]\Q_buf_reg[24]_0 ;
  input [46:0]\add_bus[6]_43 ;
  input [0:0]mul_intermediate_0;
  input [1:0]mul_intermediate_1;
  input [3:0]S;
  input [0:0]mul_intermediate_2;
  input [0:0]CO;
  input en;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]CO;
  wire [0:0]DI;
  wire [0:0]P;
  wire [24:0]Q;
  wire [24:0]\Q_buf_reg[24]_0 ;
  wire [3:0]S;
  wire addOut_carry__0_i_1__4_n_0;
  wire addOut_carry__0_i_2__4_n_0;
  wire addOut_carry__0_i_3__4_n_0;
  wire addOut_carry__0_i_4__4_n_0;
  wire addOut_carry__0_n_0;
  wire addOut_carry__0_n_1;
  wire addOut_carry__0_n_2;
  wire addOut_carry__0_n_3;
  wire addOut_carry__10_n_1;
  wire addOut_carry__10_n_2;
  wire addOut_carry__10_n_3;
  wire addOut_carry__1_i_1__4_n_0;
  wire addOut_carry__1_i_2__4_n_0;
  wire addOut_carry__1_i_3__4_n_0;
  wire addOut_carry__1_i_4__4_n_0;
  wire addOut_carry__1_n_0;
  wire addOut_carry__1_n_1;
  wire addOut_carry__1_n_2;
  wire addOut_carry__1_n_3;
  wire addOut_carry__2_i_1__4_n_0;
  wire addOut_carry__2_i_2__4_n_0;
  wire addOut_carry__2_i_3__4_n_0;
  wire addOut_carry__2_i_4__4_n_0;
  wire addOut_carry__2_n_0;
  wire addOut_carry__2_n_1;
  wire addOut_carry__2_n_2;
  wire addOut_carry__2_n_3;
  wire addOut_carry__3_i_1__4_n_0;
  wire addOut_carry__3_i_2__4_n_0;
  wire addOut_carry__3_i_3__4_n_0;
  wire addOut_carry__3_i_4__4_n_0;
  wire addOut_carry__3_n_0;
  wire addOut_carry__3_n_1;
  wire addOut_carry__3_n_2;
  wire addOut_carry__3_n_3;
  wire addOut_carry__4_i_1__4_n_0;
  wire addOut_carry__4_i_2__4_n_0;
  wire addOut_carry__4_i_3__4_n_0;
  wire addOut_carry__4_i_4__4_n_0;
  wire addOut_carry__4_n_0;
  wire addOut_carry__4_n_1;
  wire addOut_carry__4_n_2;
  wire addOut_carry__4_n_3;
  wire addOut_carry__5_i_1__4_n_0;
  wire addOut_carry__5_i_2__4_n_0;
  wire addOut_carry__5_i_3__4_n_0;
  wire addOut_carry__5_i_4__4_n_0;
  wire addOut_carry__5_n_0;
  wire addOut_carry__5_n_1;
  wire addOut_carry__5_n_2;
  wire addOut_carry__5_n_3;
  wire addOut_carry__6_i_1__4_n_0;
  wire addOut_carry__6_i_2__4_n_0;
  wire addOut_carry__6_i_3__4_n_0;
  wire addOut_carry__6_i_4__4_n_0;
  wire addOut_carry__6_n_0;
  wire addOut_carry__6_n_1;
  wire addOut_carry__6_n_2;
  wire addOut_carry__6_n_3;
  wire addOut_carry__7_i_1__4_n_0;
  wire addOut_carry__7_i_2__4_n_0;
  wire addOut_carry__7_i_3__4_n_0;
  wire addOut_carry__7_i_4__4_n_0;
  wire addOut_carry__7_n_0;
  wire addOut_carry__7_n_1;
  wire addOut_carry__7_n_2;
  wire addOut_carry__7_n_3;
  wire addOut_carry__8_i_1__4_n_0;
  wire addOut_carry__8_i_2__4_n_0;
  wire addOut_carry__8_i_3__4_n_0;
  wire addOut_carry__8_i_4__4_n_0;
  wire addOut_carry__8_n_0;
  wire addOut_carry__8_n_1;
  wire addOut_carry__8_n_2;
  wire addOut_carry__8_n_3;
  wire addOut_carry__9_i_4__4_n_0;
  wire addOut_carry__9_i_5__3_n_0;
  wire addOut_carry__9_n_0;
  wire addOut_carry__9_n_1;
  wire addOut_carry__9_n_2;
  wire addOut_carry__9_n_3;
  wire addOut_carry_i_1__4_n_0;
  wire addOut_carry_i_2__4_n_0;
  wire addOut_carry_i_3__4_n_0;
  wire addOut_carry_i_4__4_n_0;
  wire addOut_carry_n_0;
  wire addOut_carry_n_1;
  wire addOut_carry_n_2;
  wire addOut_carry_n_3;
  wire [46:0]\add_bus[6]_43 ;
  wire [47:47]\add_bus[7]_44 ;
  wire [46:0]\axi_rdata_reg[15] ;
  wire [1:0]\axi_rdata_reg[15]_0 ;
  wire [3:0]\axi_rdata_reg[15]_1 ;
  wire [0:0]\axi_rdata_reg[16] ;
  wire [0:0]\axi_rdata_reg[16]_0 ;
  wire [17:0]coef_bus;
  wire en;
  wire [0:0]mul_intermediate_0;
  wire [1:0]mul_intermediate_1;
  wire [0:0]mul_intermediate_2;
  wire [41:0]mul_intermediate__0;
  wire s00_axi_aclk;
  wire NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_intermediate_OVERFLOW_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_intermediate_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_intermediate_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_intermediate_CARRYOUT_UNCONNECTED;
  wire [47:43]NLW_mul_intermediate_P_UNCONNECTED;
  wire [47:0]NLW_mul_intermediate_PCOUT_UNCONNECTED;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [0]),
        .Q(Q[0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [10]),
        .Q(Q[10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [11]),
        .Q(Q[11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [12]),
        .Q(Q[12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [13]),
        .Q(Q[13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [14]),
        .Q(Q[14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [15]),
        .Q(Q[15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [16]),
        .Q(Q[16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [17]),
        .Q(Q[17]));
  FDCE \Q_buf_reg[18] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [18]),
        .Q(Q[18]));
  FDCE \Q_buf_reg[19] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [19]),
        .Q(Q[19]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [1]),
        .Q(Q[1]));
  FDCE \Q_buf_reg[20] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [20]),
        .Q(Q[20]));
  FDCE \Q_buf_reg[21] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [21]),
        .Q(Q[21]));
  FDCE \Q_buf_reg[22] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [22]),
        .Q(Q[22]));
  FDCE \Q_buf_reg[23] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [23]),
        .Q(Q[23]));
  FDCE \Q_buf_reg[24] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [24]),
        .Q(Q[24]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [2]),
        .Q(Q[2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [3]),
        .Q(Q[3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [4]),
        .Q(Q[4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [5]),
        .Q(Q[5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [6]),
        .Q(Q[6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [7]),
        .Q(Q[7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [8]),
        .Q(Q[8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [9]),
        .Q(Q[9]));
  CARRY4 addOut_carry
       (.CI(1'b0),
        .CO({addOut_carry_n_0,addOut_carry_n_1,addOut_carry_n_2,addOut_carry_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[3:0]),
        .O(\axi_rdata_reg[15] [3:0]),
        .S({addOut_carry_i_1__4_n_0,addOut_carry_i_2__4_n_0,addOut_carry_i_3__4_n_0,addOut_carry_i_4__4_n_0}));
  CARRY4 addOut_carry__0
       (.CI(addOut_carry_n_0),
        .CO({addOut_carry__0_n_0,addOut_carry__0_n_1,addOut_carry__0_n_2,addOut_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[7:4]),
        .O(\axi_rdata_reg[15] [7:4]),
        .S({addOut_carry__0_i_1__4_n_0,addOut_carry__0_i_2__4_n_0,addOut_carry__0_i_3__4_n_0,addOut_carry__0_i_4__4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_1__4
       (.I0(mul_intermediate__0[7]),
        .I1(\add_bus[6]_43 [7]),
        .O(addOut_carry__0_i_1__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_2__4
       (.I0(mul_intermediate__0[6]),
        .I1(\add_bus[6]_43 [6]),
        .O(addOut_carry__0_i_2__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_3__4
       (.I0(mul_intermediate__0[5]),
        .I1(\add_bus[6]_43 [5]),
        .O(addOut_carry__0_i_3__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_4__4
       (.I0(mul_intermediate__0[4]),
        .I1(\add_bus[6]_43 [4]),
        .O(addOut_carry__0_i_4__4_n_0));
  CARRY4 addOut_carry__1
       (.CI(addOut_carry__0_n_0),
        .CO({addOut_carry__1_n_0,addOut_carry__1_n_1,addOut_carry__1_n_2,addOut_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[11:8]),
        .O(\axi_rdata_reg[15] [11:8]),
        .S({addOut_carry__1_i_1__4_n_0,addOut_carry__1_i_2__4_n_0,addOut_carry__1_i_3__4_n_0,addOut_carry__1_i_4__4_n_0}));
  CARRY4 addOut_carry__10
       (.CI(addOut_carry__9_n_0),
        .CO({\axi_rdata_reg[16] ,addOut_carry__10_n_1,addOut_carry__10_n_2,addOut_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI(\add_bus[6]_43 [46:43]),
        .O({\add_bus[7]_44 ,\axi_rdata_reg[15] [46:44]}),
        .S(S));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_1__3
       (.I0(\axi_rdata_reg[15] [46]),
        .I1(\add_bus[7]_44 ),
        .O(\axi_rdata_reg[15]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_2__3
       (.I0(\axi_rdata_reg[15] [45]),
        .I1(\axi_rdata_reg[15] [46]),
        .O(\axi_rdata_reg[15]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_3__1
       (.I0(\axi_rdata_reg[15] [44]),
        .I1(\axi_rdata_reg[15] [45]),
        .O(\axi_rdata_reg[15]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_4__0
       (.I0(\axi_rdata_reg[15] [43]),
        .I1(\axi_rdata_reg[15] [44]),
        .O(\axi_rdata_reg[15]_1 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__11_i_1
       (.I0(\add_bus[7]_44 ),
        .I1(CO),
        .O(\axi_rdata_reg[16]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_1__4
       (.I0(mul_intermediate__0[11]),
        .I1(\add_bus[6]_43 [11]),
        .O(addOut_carry__1_i_1__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_2__4
       (.I0(mul_intermediate__0[10]),
        .I1(\add_bus[6]_43 [10]),
        .O(addOut_carry__1_i_2__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_3__4
       (.I0(mul_intermediate__0[9]),
        .I1(\add_bus[6]_43 [9]),
        .O(addOut_carry__1_i_3__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_4__4
       (.I0(mul_intermediate__0[8]),
        .I1(\add_bus[6]_43 [8]),
        .O(addOut_carry__1_i_4__4_n_0));
  CARRY4 addOut_carry__2
       (.CI(addOut_carry__1_n_0),
        .CO({addOut_carry__2_n_0,addOut_carry__2_n_1,addOut_carry__2_n_2,addOut_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[15:12]),
        .O(\axi_rdata_reg[15] [15:12]),
        .S({addOut_carry__2_i_1__4_n_0,addOut_carry__2_i_2__4_n_0,addOut_carry__2_i_3__4_n_0,addOut_carry__2_i_4__4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_1__4
       (.I0(mul_intermediate__0[15]),
        .I1(\add_bus[6]_43 [15]),
        .O(addOut_carry__2_i_1__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_2__4
       (.I0(mul_intermediate__0[14]),
        .I1(\add_bus[6]_43 [14]),
        .O(addOut_carry__2_i_2__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_3__4
       (.I0(mul_intermediate__0[13]),
        .I1(\add_bus[6]_43 [13]),
        .O(addOut_carry__2_i_3__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_4__4
       (.I0(mul_intermediate__0[12]),
        .I1(\add_bus[6]_43 [12]),
        .O(addOut_carry__2_i_4__4_n_0));
  CARRY4 addOut_carry__3
       (.CI(addOut_carry__2_n_0),
        .CO({addOut_carry__3_n_0,addOut_carry__3_n_1,addOut_carry__3_n_2,addOut_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[19:16]),
        .O(\axi_rdata_reg[15] [19:16]),
        .S({addOut_carry__3_i_1__4_n_0,addOut_carry__3_i_2__4_n_0,addOut_carry__3_i_3__4_n_0,addOut_carry__3_i_4__4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_1__4
       (.I0(mul_intermediate__0[19]),
        .I1(\add_bus[6]_43 [19]),
        .O(addOut_carry__3_i_1__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_2__4
       (.I0(mul_intermediate__0[18]),
        .I1(\add_bus[6]_43 [18]),
        .O(addOut_carry__3_i_2__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_3__4
       (.I0(mul_intermediate__0[17]),
        .I1(\add_bus[6]_43 [17]),
        .O(addOut_carry__3_i_3__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_4__4
       (.I0(mul_intermediate__0[16]),
        .I1(\add_bus[6]_43 [16]),
        .O(addOut_carry__3_i_4__4_n_0));
  CARRY4 addOut_carry__4
       (.CI(addOut_carry__3_n_0),
        .CO({addOut_carry__4_n_0,addOut_carry__4_n_1,addOut_carry__4_n_2,addOut_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[23:20]),
        .O(\axi_rdata_reg[15] [23:20]),
        .S({addOut_carry__4_i_1__4_n_0,addOut_carry__4_i_2__4_n_0,addOut_carry__4_i_3__4_n_0,addOut_carry__4_i_4__4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_1__4
       (.I0(mul_intermediate__0[23]),
        .I1(\add_bus[6]_43 [23]),
        .O(addOut_carry__4_i_1__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_2__4
       (.I0(mul_intermediate__0[22]),
        .I1(\add_bus[6]_43 [22]),
        .O(addOut_carry__4_i_2__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_3__4
       (.I0(mul_intermediate__0[21]),
        .I1(\add_bus[6]_43 [21]),
        .O(addOut_carry__4_i_3__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_4__4
       (.I0(mul_intermediate__0[20]),
        .I1(\add_bus[6]_43 [20]),
        .O(addOut_carry__4_i_4__4_n_0));
  CARRY4 addOut_carry__5
       (.CI(addOut_carry__4_n_0),
        .CO({addOut_carry__5_n_0,addOut_carry__5_n_1,addOut_carry__5_n_2,addOut_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[27:24]),
        .O(\axi_rdata_reg[15] [27:24]),
        .S({addOut_carry__5_i_1__4_n_0,addOut_carry__5_i_2__4_n_0,addOut_carry__5_i_3__4_n_0,addOut_carry__5_i_4__4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_1__4
       (.I0(mul_intermediate__0[27]),
        .I1(\add_bus[6]_43 [27]),
        .O(addOut_carry__5_i_1__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_2__4
       (.I0(mul_intermediate__0[26]),
        .I1(\add_bus[6]_43 [26]),
        .O(addOut_carry__5_i_2__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_3__4
       (.I0(mul_intermediate__0[25]),
        .I1(\add_bus[6]_43 [25]),
        .O(addOut_carry__5_i_3__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_4__4
       (.I0(mul_intermediate__0[24]),
        .I1(\add_bus[6]_43 [24]),
        .O(addOut_carry__5_i_4__4_n_0));
  CARRY4 addOut_carry__6
       (.CI(addOut_carry__5_n_0),
        .CO({addOut_carry__6_n_0,addOut_carry__6_n_1,addOut_carry__6_n_2,addOut_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[31:28]),
        .O(\axi_rdata_reg[15] [31:28]),
        .S({addOut_carry__6_i_1__4_n_0,addOut_carry__6_i_2__4_n_0,addOut_carry__6_i_3__4_n_0,addOut_carry__6_i_4__4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_1__4
       (.I0(mul_intermediate__0[31]),
        .I1(\add_bus[6]_43 [31]),
        .O(addOut_carry__6_i_1__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_2__4
       (.I0(mul_intermediate__0[30]),
        .I1(\add_bus[6]_43 [30]),
        .O(addOut_carry__6_i_2__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_3__4
       (.I0(mul_intermediate__0[29]),
        .I1(\add_bus[6]_43 [29]),
        .O(addOut_carry__6_i_3__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_4__4
       (.I0(mul_intermediate__0[28]),
        .I1(\add_bus[6]_43 [28]),
        .O(addOut_carry__6_i_4__4_n_0));
  CARRY4 addOut_carry__7
       (.CI(addOut_carry__6_n_0),
        .CO({addOut_carry__7_n_0,addOut_carry__7_n_1,addOut_carry__7_n_2,addOut_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[35:32]),
        .O(\axi_rdata_reg[15] [35:32]),
        .S({addOut_carry__7_i_1__4_n_0,addOut_carry__7_i_2__4_n_0,addOut_carry__7_i_3__4_n_0,addOut_carry__7_i_4__4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_1__4
       (.I0(mul_intermediate__0[35]),
        .I1(\add_bus[6]_43 [35]),
        .O(addOut_carry__7_i_1__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_2__4
       (.I0(mul_intermediate__0[34]),
        .I1(\add_bus[6]_43 [34]),
        .O(addOut_carry__7_i_2__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_3__4
       (.I0(mul_intermediate__0[33]),
        .I1(\add_bus[6]_43 [33]),
        .O(addOut_carry__7_i_3__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_4__4
       (.I0(mul_intermediate__0[32]),
        .I1(\add_bus[6]_43 [32]),
        .O(addOut_carry__7_i_4__4_n_0));
  CARRY4 addOut_carry__8
       (.CI(addOut_carry__7_n_0),
        .CO({addOut_carry__8_n_0,addOut_carry__8_n_1,addOut_carry__8_n_2,addOut_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[39:36]),
        .O(\axi_rdata_reg[15] [39:36]),
        .S({addOut_carry__8_i_1__4_n_0,addOut_carry__8_i_2__4_n_0,addOut_carry__8_i_3__4_n_0,addOut_carry__8_i_4__4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_1__4
       (.I0(mul_intermediate__0[39]),
        .I1(\add_bus[6]_43 [39]),
        .O(addOut_carry__8_i_1__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_2__4
       (.I0(mul_intermediate__0[38]),
        .I1(\add_bus[6]_43 [38]),
        .O(addOut_carry__8_i_2__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_3__4
       (.I0(mul_intermediate__0[37]),
        .I1(\add_bus[6]_43 [37]),
        .O(addOut_carry__8_i_3__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_4__4
       (.I0(mul_intermediate__0[36]),
        .I1(\add_bus[6]_43 [36]),
        .O(addOut_carry__8_i_4__4_n_0));
  CARRY4 addOut_carry__9
       (.CI(addOut_carry__8_n_0),
        .CO({addOut_carry__9_n_0,addOut_carry__9_n_1,addOut_carry__9_n_2,addOut_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({\add_bus[6]_43 [42],mul_intermediate_0,mul_intermediate__0[41:40]}),
        .O(\axi_rdata_reg[15] [43:40]),
        .S({mul_intermediate_1,addOut_carry__9_i_4__4_n_0,addOut_carry__9_i_5__3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    addOut_carry__9_i_1__5
       (.I0(\axi_rdata_reg[15] [42]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__9_i_2__5
       (.I0(\axi_rdata_reg[15] [42]),
        .I1(\axi_rdata_reg[15] [43]),
        .O(\axi_rdata_reg[15]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_3__5
       (.I0(\axi_rdata_reg[15] [42]),
        .I1(mul_intermediate_2),
        .O(\axi_rdata_reg[15]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_4__4
       (.I0(mul_intermediate__0[41]),
        .I1(\add_bus[6]_43 [41]),
        .O(addOut_carry__9_i_4__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_5__3
       (.I0(mul_intermediate__0[40]),
        .I1(\add_bus[6]_43 [40]),
        .O(addOut_carry__9_i_5__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_1__4
       (.I0(mul_intermediate__0[3]),
        .I1(\add_bus[6]_43 [3]),
        .O(addOut_carry_i_1__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_2__4
       (.I0(mul_intermediate__0[2]),
        .I1(\add_bus[6]_43 [2]),
        .O(addOut_carry_i_2__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_3__4
       (.I0(mul_intermediate__0[1]),
        .I1(\add_bus[6]_43 [1]),
        .O(addOut_carry_i_3__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_4__4
       (.I0(mul_intermediate__0[0]),
        .I1(\add_bus[6]_43 [0]),
        .O(addOut_carry_i_4__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_intermediate
       (.A({\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_intermediate_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(coef_bus),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_intermediate_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_intermediate_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_intermediate_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_intermediate_P_UNCONNECTED[47:43],P,mul_intermediate__0}),
        .PATTERNBDETECT(NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_intermediate_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_intermediate_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "FIR_block_V2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_36
   (\axi_rdata_reg[15] ,
    \axi_rdata_reg[15]_0 ,
    S,
    \axi_rdata_reg[15]_1 ,
    \axi_rdata_reg[16] ,
    \axi_rdata_reg[15]_2 ,
    \Q_buf_reg[24]_0 ,
    coef_bus,
    Q,
    mul_intermediate_0,
    DI,
    mul_intermediate_1,
    mul_intermediate_2,
    mul_intermediate_3,
    P,
    en,
    s00_axi_aclk,
    AR);
  output [0:0]\axi_rdata_reg[15] ;
  output [46:0]\axi_rdata_reg[15]_0 ;
  output [1:0]S;
  output [3:0]\axi_rdata_reg[15]_1 ;
  output [0:0]\axi_rdata_reg[16] ;
  output [0:0]\axi_rdata_reg[15]_2 ;
  output [24:0]\Q_buf_reg[24]_0 ;
  input [17:0]coef_bus;
  input [24:0]Q;
  input [46:0]mul_intermediate_0;
  input [0:0]DI;
  input [1:0]mul_intermediate_1;
  input [3:0]mul_intermediate_2;
  input [0:0]mul_intermediate_3;
  input [0:0]P;
  input en;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]DI;
  wire [0:0]P;
  wire [24:0]Q;
  wire [24:0]\Q_buf_reg[24]_0 ;
  wire [1:0]S;
  wire addOut_carry__0_i_1__5_n_0;
  wire addOut_carry__0_i_2__5_n_0;
  wire addOut_carry__0_i_3__5_n_0;
  wire addOut_carry__0_i_4__5_n_0;
  wire addOut_carry__0_n_0;
  wire addOut_carry__0_n_1;
  wire addOut_carry__0_n_2;
  wire addOut_carry__0_n_3;
  wire addOut_carry__10_n_0;
  wire addOut_carry__10_n_1;
  wire addOut_carry__10_n_2;
  wire addOut_carry__10_n_3;
  wire addOut_carry__1_i_1__5_n_0;
  wire addOut_carry__1_i_2__5_n_0;
  wire addOut_carry__1_i_3__5_n_0;
  wire addOut_carry__1_i_4__5_n_0;
  wire addOut_carry__1_n_0;
  wire addOut_carry__1_n_1;
  wire addOut_carry__1_n_2;
  wire addOut_carry__1_n_3;
  wire addOut_carry__2_i_1__5_n_0;
  wire addOut_carry__2_i_2__5_n_0;
  wire addOut_carry__2_i_3__5_n_0;
  wire addOut_carry__2_i_4__5_n_0;
  wire addOut_carry__2_n_0;
  wire addOut_carry__2_n_1;
  wire addOut_carry__2_n_2;
  wire addOut_carry__2_n_3;
  wire addOut_carry__3_i_1__5_n_0;
  wire addOut_carry__3_i_2__5_n_0;
  wire addOut_carry__3_i_3__5_n_0;
  wire addOut_carry__3_i_4__5_n_0;
  wire addOut_carry__3_n_0;
  wire addOut_carry__3_n_1;
  wire addOut_carry__3_n_2;
  wire addOut_carry__3_n_3;
  wire addOut_carry__4_i_1__5_n_0;
  wire addOut_carry__4_i_2__5_n_0;
  wire addOut_carry__4_i_3__5_n_0;
  wire addOut_carry__4_i_4__5_n_0;
  wire addOut_carry__4_n_0;
  wire addOut_carry__4_n_1;
  wire addOut_carry__4_n_2;
  wire addOut_carry__4_n_3;
  wire addOut_carry__5_i_1__5_n_0;
  wire addOut_carry__5_i_2__5_n_0;
  wire addOut_carry__5_i_3__5_n_0;
  wire addOut_carry__5_i_4__5_n_0;
  wire addOut_carry__5_n_0;
  wire addOut_carry__5_n_1;
  wire addOut_carry__5_n_2;
  wire addOut_carry__5_n_3;
  wire addOut_carry__6_i_1__5_n_0;
  wire addOut_carry__6_i_2__5_n_0;
  wire addOut_carry__6_i_3__5_n_0;
  wire addOut_carry__6_i_4__5_n_0;
  wire addOut_carry__6_n_0;
  wire addOut_carry__6_n_1;
  wire addOut_carry__6_n_2;
  wire addOut_carry__6_n_3;
  wire addOut_carry__7_i_1__5_n_0;
  wire addOut_carry__7_i_2__5_n_0;
  wire addOut_carry__7_i_3__5_n_0;
  wire addOut_carry__7_i_4__5_n_0;
  wire addOut_carry__7_n_0;
  wire addOut_carry__7_n_1;
  wire addOut_carry__7_n_2;
  wire addOut_carry__7_n_3;
  wire addOut_carry__8_i_1__5_n_0;
  wire addOut_carry__8_i_2__5_n_0;
  wire addOut_carry__8_i_3__5_n_0;
  wire addOut_carry__8_i_4__5_n_0;
  wire addOut_carry__8_n_0;
  wire addOut_carry__8_n_1;
  wire addOut_carry__8_n_2;
  wire addOut_carry__8_n_3;
  wire addOut_carry__9_i_4__5_n_0;
  wire addOut_carry__9_i_5__4_n_0;
  wire addOut_carry__9_n_0;
  wire addOut_carry__9_n_1;
  wire addOut_carry__9_n_2;
  wire addOut_carry__9_n_3;
  wire addOut_carry_i_1__5_n_0;
  wire addOut_carry_i_2__5_n_0;
  wire addOut_carry_i_3__5_n_0;
  wire addOut_carry_i_4__5_n_0;
  wire addOut_carry_n_0;
  wire addOut_carry_n_1;
  wire addOut_carry_n_2;
  wire addOut_carry_n_3;
  wire [48:47]\add_bus[8]_45 ;
  wire [0:0]\axi_rdata_reg[15] ;
  wire [46:0]\axi_rdata_reg[15]_0 ;
  wire [3:0]\axi_rdata_reg[15]_1 ;
  wire [0:0]\axi_rdata_reg[15]_2 ;
  wire [0:0]\axi_rdata_reg[16] ;
  wire [17:0]coef_bus;
  wire en;
  wire [46:0]mul_intermediate_0;
  wire [1:0]mul_intermediate_1;
  wire [3:0]mul_intermediate_2;
  wire [0:0]mul_intermediate_3;
  wire [41:0]mul_intermediate__0;
  wire s00_axi_aclk;
  wire [3:0]NLW_addOut_carry__11_CO_UNCONNECTED;
  wire [3:1]NLW_addOut_carry__11_O_UNCONNECTED;
  wire NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_intermediate_OVERFLOW_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_intermediate_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_intermediate_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_intermediate_CARRYOUT_UNCONNECTED;
  wire [47:43]NLW_mul_intermediate_P_UNCONNECTED;
  wire [47:0]NLW_mul_intermediate_PCOUT_UNCONNECTED;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[0]),
        .Q(\Q_buf_reg[24]_0 [0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[10]),
        .Q(\Q_buf_reg[24]_0 [10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[11]),
        .Q(\Q_buf_reg[24]_0 [11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[12]),
        .Q(\Q_buf_reg[24]_0 [12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[13]),
        .Q(\Q_buf_reg[24]_0 [13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[14]),
        .Q(\Q_buf_reg[24]_0 [14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[15]),
        .Q(\Q_buf_reg[24]_0 [15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[16]),
        .Q(\Q_buf_reg[24]_0 [16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[17]),
        .Q(\Q_buf_reg[24]_0 [17]));
  FDCE \Q_buf_reg[18] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[18]),
        .Q(\Q_buf_reg[24]_0 [18]));
  FDCE \Q_buf_reg[19] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[19]),
        .Q(\Q_buf_reg[24]_0 [19]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[1]),
        .Q(\Q_buf_reg[24]_0 [1]));
  FDCE \Q_buf_reg[20] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[20]),
        .Q(\Q_buf_reg[24]_0 [20]));
  FDCE \Q_buf_reg[21] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[21]),
        .Q(\Q_buf_reg[24]_0 [21]));
  FDCE \Q_buf_reg[22] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[22]),
        .Q(\Q_buf_reg[24]_0 [22]));
  FDCE \Q_buf_reg[23] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[23]),
        .Q(\Q_buf_reg[24]_0 [23]));
  FDCE \Q_buf_reg[24] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[24]),
        .Q(\Q_buf_reg[24]_0 [24]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[2]),
        .Q(\Q_buf_reg[24]_0 [2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[3]),
        .Q(\Q_buf_reg[24]_0 [3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[4]),
        .Q(\Q_buf_reg[24]_0 [4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[5]),
        .Q(\Q_buf_reg[24]_0 [5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[6]),
        .Q(\Q_buf_reg[24]_0 [6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[7]),
        .Q(\Q_buf_reg[24]_0 [7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[8]),
        .Q(\Q_buf_reg[24]_0 [8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[9]),
        .Q(\Q_buf_reg[24]_0 [9]));
  CARRY4 addOut_carry
       (.CI(1'b0),
        .CO({addOut_carry_n_0,addOut_carry_n_1,addOut_carry_n_2,addOut_carry_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[3:0]),
        .O(\axi_rdata_reg[15]_0 [3:0]),
        .S({addOut_carry_i_1__5_n_0,addOut_carry_i_2__5_n_0,addOut_carry_i_3__5_n_0,addOut_carry_i_4__5_n_0}));
  CARRY4 addOut_carry__0
       (.CI(addOut_carry_n_0),
        .CO({addOut_carry__0_n_0,addOut_carry__0_n_1,addOut_carry__0_n_2,addOut_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[7:4]),
        .O(\axi_rdata_reg[15]_0 [7:4]),
        .S({addOut_carry__0_i_1__5_n_0,addOut_carry__0_i_2__5_n_0,addOut_carry__0_i_3__5_n_0,addOut_carry__0_i_4__5_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_1__5
       (.I0(mul_intermediate__0[7]),
        .I1(mul_intermediate_0[7]),
        .O(addOut_carry__0_i_1__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_2__5
       (.I0(mul_intermediate__0[6]),
        .I1(mul_intermediate_0[6]),
        .O(addOut_carry__0_i_2__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_3__5
       (.I0(mul_intermediate__0[5]),
        .I1(mul_intermediate_0[5]),
        .O(addOut_carry__0_i_3__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_4__5
       (.I0(mul_intermediate__0[4]),
        .I1(mul_intermediate_0[4]),
        .O(addOut_carry__0_i_4__5_n_0));
  CARRY4 addOut_carry__1
       (.CI(addOut_carry__0_n_0),
        .CO({addOut_carry__1_n_0,addOut_carry__1_n_1,addOut_carry__1_n_2,addOut_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[11:8]),
        .O(\axi_rdata_reg[15]_0 [11:8]),
        .S({addOut_carry__1_i_1__5_n_0,addOut_carry__1_i_2__5_n_0,addOut_carry__1_i_3__5_n_0,addOut_carry__1_i_4__5_n_0}));
  CARRY4 addOut_carry__10
       (.CI(addOut_carry__9_n_0),
        .CO({addOut_carry__10_n_0,addOut_carry__10_n_1,addOut_carry__10_n_2,addOut_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate_0[46:43]),
        .O({\add_bus[8]_45 [47],\axi_rdata_reg[15]_0 [46:44]}),
        .S(mul_intermediate_2));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_1__4
       (.I0(\axi_rdata_reg[15]_0 [46]),
        .I1(\add_bus[8]_45 [47]),
        .O(\axi_rdata_reg[15]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_2__4
       (.I0(\axi_rdata_reg[15]_0 [45]),
        .I1(\axi_rdata_reg[15]_0 [46]),
        .O(\axi_rdata_reg[15]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_3__2
       (.I0(\axi_rdata_reg[15]_0 [44]),
        .I1(\axi_rdata_reg[15]_0 [45]),
        .O(\axi_rdata_reg[15]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_4__1
       (.I0(\axi_rdata_reg[15]_0 [43]),
        .I1(\axi_rdata_reg[15]_0 [44]),
        .O(\axi_rdata_reg[15]_1 [0]));
  CARRY4 addOut_carry__11
       (.CI(addOut_carry__10_n_0),
        .CO(NLW_addOut_carry__11_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_addOut_carry__11_O_UNCONNECTED[3:1],\add_bus[8]_45 [48]}),
        .S({1'b0,1'b0,1'b0,mul_intermediate_3}));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__11_i_1__0
       (.I0(\add_bus[8]_45 [47]),
        .I1(\add_bus[8]_45 [48]),
        .O(\axi_rdata_reg[16] ));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_1__5
       (.I0(mul_intermediate__0[11]),
        .I1(mul_intermediate_0[11]),
        .O(addOut_carry__1_i_1__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_2__5
       (.I0(mul_intermediate__0[10]),
        .I1(mul_intermediate_0[10]),
        .O(addOut_carry__1_i_2__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_3__5
       (.I0(mul_intermediate__0[9]),
        .I1(mul_intermediate_0[9]),
        .O(addOut_carry__1_i_3__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_4__5
       (.I0(mul_intermediate__0[8]),
        .I1(mul_intermediate_0[8]),
        .O(addOut_carry__1_i_4__5_n_0));
  CARRY4 addOut_carry__2
       (.CI(addOut_carry__1_n_0),
        .CO({addOut_carry__2_n_0,addOut_carry__2_n_1,addOut_carry__2_n_2,addOut_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[15:12]),
        .O(\axi_rdata_reg[15]_0 [15:12]),
        .S({addOut_carry__2_i_1__5_n_0,addOut_carry__2_i_2__5_n_0,addOut_carry__2_i_3__5_n_0,addOut_carry__2_i_4__5_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_1__5
       (.I0(mul_intermediate__0[15]),
        .I1(mul_intermediate_0[15]),
        .O(addOut_carry__2_i_1__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_2__5
       (.I0(mul_intermediate__0[14]),
        .I1(mul_intermediate_0[14]),
        .O(addOut_carry__2_i_2__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_3__5
       (.I0(mul_intermediate__0[13]),
        .I1(mul_intermediate_0[13]),
        .O(addOut_carry__2_i_3__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_4__5
       (.I0(mul_intermediate__0[12]),
        .I1(mul_intermediate_0[12]),
        .O(addOut_carry__2_i_4__5_n_0));
  CARRY4 addOut_carry__3
       (.CI(addOut_carry__2_n_0),
        .CO({addOut_carry__3_n_0,addOut_carry__3_n_1,addOut_carry__3_n_2,addOut_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[19:16]),
        .O(\axi_rdata_reg[15]_0 [19:16]),
        .S({addOut_carry__3_i_1__5_n_0,addOut_carry__3_i_2__5_n_0,addOut_carry__3_i_3__5_n_0,addOut_carry__3_i_4__5_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_1__5
       (.I0(mul_intermediate__0[19]),
        .I1(mul_intermediate_0[19]),
        .O(addOut_carry__3_i_1__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_2__5
       (.I0(mul_intermediate__0[18]),
        .I1(mul_intermediate_0[18]),
        .O(addOut_carry__3_i_2__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_3__5
       (.I0(mul_intermediate__0[17]),
        .I1(mul_intermediate_0[17]),
        .O(addOut_carry__3_i_3__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_4__5
       (.I0(mul_intermediate__0[16]),
        .I1(mul_intermediate_0[16]),
        .O(addOut_carry__3_i_4__5_n_0));
  CARRY4 addOut_carry__4
       (.CI(addOut_carry__3_n_0),
        .CO({addOut_carry__4_n_0,addOut_carry__4_n_1,addOut_carry__4_n_2,addOut_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[23:20]),
        .O(\axi_rdata_reg[15]_0 [23:20]),
        .S({addOut_carry__4_i_1__5_n_0,addOut_carry__4_i_2__5_n_0,addOut_carry__4_i_3__5_n_0,addOut_carry__4_i_4__5_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_1__5
       (.I0(mul_intermediate__0[23]),
        .I1(mul_intermediate_0[23]),
        .O(addOut_carry__4_i_1__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_2__5
       (.I0(mul_intermediate__0[22]),
        .I1(mul_intermediate_0[22]),
        .O(addOut_carry__4_i_2__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_3__5
       (.I0(mul_intermediate__0[21]),
        .I1(mul_intermediate_0[21]),
        .O(addOut_carry__4_i_3__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_4__5
       (.I0(mul_intermediate__0[20]),
        .I1(mul_intermediate_0[20]),
        .O(addOut_carry__4_i_4__5_n_0));
  CARRY4 addOut_carry__5
       (.CI(addOut_carry__4_n_0),
        .CO({addOut_carry__5_n_0,addOut_carry__5_n_1,addOut_carry__5_n_2,addOut_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[27:24]),
        .O(\axi_rdata_reg[15]_0 [27:24]),
        .S({addOut_carry__5_i_1__5_n_0,addOut_carry__5_i_2__5_n_0,addOut_carry__5_i_3__5_n_0,addOut_carry__5_i_4__5_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_1__5
       (.I0(mul_intermediate__0[27]),
        .I1(mul_intermediate_0[27]),
        .O(addOut_carry__5_i_1__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_2__5
       (.I0(mul_intermediate__0[26]),
        .I1(mul_intermediate_0[26]),
        .O(addOut_carry__5_i_2__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_3__5
       (.I0(mul_intermediate__0[25]),
        .I1(mul_intermediate_0[25]),
        .O(addOut_carry__5_i_3__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_4__5
       (.I0(mul_intermediate__0[24]),
        .I1(mul_intermediate_0[24]),
        .O(addOut_carry__5_i_4__5_n_0));
  CARRY4 addOut_carry__6
       (.CI(addOut_carry__5_n_0),
        .CO({addOut_carry__6_n_0,addOut_carry__6_n_1,addOut_carry__6_n_2,addOut_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[31:28]),
        .O(\axi_rdata_reg[15]_0 [31:28]),
        .S({addOut_carry__6_i_1__5_n_0,addOut_carry__6_i_2__5_n_0,addOut_carry__6_i_3__5_n_0,addOut_carry__6_i_4__5_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_1__5
       (.I0(mul_intermediate__0[31]),
        .I1(mul_intermediate_0[31]),
        .O(addOut_carry__6_i_1__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_2__5
       (.I0(mul_intermediate__0[30]),
        .I1(mul_intermediate_0[30]),
        .O(addOut_carry__6_i_2__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_3__5
       (.I0(mul_intermediate__0[29]),
        .I1(mul_intermediate_0[29]),
        .O(addOut_carry__6_i_3__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_4__5
       (.I0(mul_intermediate__0[28]),
        .I1(mul_intermediate_0[28]),
        .O(addOut_carry__6_i_4__5_n_0));
  CARRY4 addOut_carry__7
       (.CI(addOut_carry__6_n_0),
        .CO({addOut_carry__7_n_0,addOut_carry__7_n_1,addOut_carry__7_n_2,addOut_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[35:32]),
        .O(\axi_rdata_reg[15]_0 [35:32]),
        .S({addOut_carry__7_i_1__5_n_0,addOut_carry__7_i_2__5_n_0,addOut_carry__7_i_3__5_n_0,addOut_carry__7_i_4__5_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_1__5
       (.I0(mul_intermediate__0[35]),
        .I1(mul_intermediate_0[35]),
        .O(addOut_carry__7_i_1__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_2__5
       (.I0(mul_intermediate__0[34]),
        .I1(mul_intermediate_0[34]),
        .O(addOut_carry__7_i_2__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_3__5
       (.I0(mul_intermediate__0[33]),
        .I1(mul_intermediate_0[33]),
        .O(addOut_carry__7_i_3__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_4__5
       (.I0(mul_intermediate__0[32]),
        .I1(mul_intermediate_0[32]),
        .O(addOut_carry__7_i_4__5_n_0));
  CARRY4 addOut_carry__8
       (.CI(addOut_carry__7_n_0),
        .CO({addOut_carry__8_n_0,addOut_carry__8_n_1,addOut_carry__8_n_2,addOut_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[39:36]),
        .O(\axi_rdata_reg[15]_0 [39:36]),
        .S({addOut_carry__8_i_1__5_n_0,addOut_carry__8_i_2__5_n_0,addOut_carry__8_i_3__5_n_0,addOut_carry__8_i_4__5_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_1__5
       (.I0(mul_intermediate__0[39]),
        .I1(mul_intermediate_0[39]),
        .O(addOut_carry__8_i_1__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_2__5
       (.I0(mul_intermediate__0[38]),
        .I1(mul_intermediate_0[38]),
        .O(addOut_carry__8_i_2__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_3__5
       (.I0(mul_intermediate__0[37]),
        .I1(mul_intermediate_0[37]),
        .O(addOut_carry__8_i_3__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_4__5
       (.I0(mul_intermediate__0[36]),
        .I1(mul_intermediate_0[36]),
        .O(addOut_carry__8_i_4__5_n_0));
  CARRY4 addOut_carry__9
       (.CI(addOut_carry__8_n_0),
        .CO({addOut_carry__9_n_0,addOut_carry__9_n_1,addOut_carry__9_n_2,addOut_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({mul_intermediate_0[42],DI,mul_intermediate__0[41:40]}),
        .O(\axi_rdata_reg[15]_0 [43:40]),
        .S({mul_intermediate_1,addOut_carry__9_i_4__5_n_0,addOut_carry__9_i_5__4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    addOut_carry__9_i_1__6
       (.I0(\axi_rdata_reg[15]_0 [42]),
        .O(\axi_rdata_reg[15]_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__9_i_2__6
       (.I0(\axi_rdata_reg[15]_0 [42]),
        .I1(\axi_rdata_reg[15]_0 [43]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_3__6
       (.I0(\axi_rdata_reg[15]_0 [42]),
        .I1(P),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_4__5
       (.I0(mul_intermediate__0[41]),
        .I1(mul_intermediate_0[41]),
        .O(addOut_carry__9_i_4__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_5__4
       (.I0(mul_intermediate__0[40]),
        .I1(mul_intermediate_0[40]),
        .O(addOut_carry__9_i_5__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_1__5
       (.I0(mul_intermediate__0[3]),
        .I1(mul_intermediate_0[3]),
        .O(addOut_carry_i_1__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_2__5
       (.I0(mul_intermediate__0[2]),
        .I1(mul_intermediate_0[2]),
        .O(addOut_carry_i_2__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_3__5
       (.I0(mul_intermediate__0[1]),
        .I1(mul_intermediate_0[1]),
        .O(addOut_carry_i_3__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_4__5
       (.I0(mul_intermediate__0[0]),
        .I1(mul_intermediate_0[0]),
        .O(addOut_carry_i_4__5_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_intermediate
       (.A({Q[24],Q[24],Q[24],Q[24],Q[24],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_intermediate_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(coef_bus),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_intermediate_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_intermediate_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_intermediate_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_intermediate_P_UNCONNECTED[47:43],\axi_rdata_reg[15] ,mul_intermediate__0}),
        .PATTERNBDETECT(NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_intermediate_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_intermediate_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "FIR_block_V2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_37
   (P,
    \axi_rdata_reg[15] ,
    \axi_rdata_reg[15]_0 ,
    \axi_rdata_reg[15]_1 ,
    \axi_rdata_reg[16] ,
    DI,
    Q,
    coef_bus,
    \Q_buf_reg[24]_0 ,
    mul_intermediate_0,
    mul_intermediate_1,
    S,
    mul_intermediate_2,
    mul_intermediate_3,
    mul_intermediate_4,
    en,
    s00_axi_aclk,
    AR);
  output [0:0]P;
  output [46:0]\axi_rdata_reg[15] ;
  output [1:0]\axi_rdata_reg[15]_0 ;
  output [3:0]\axi_rdata_reg[15]_1 ;
  output [0:0]\axi_rdata_reg[16] ;
  output [0:0]DI;
  output [24:0]Q;
  input [17:0]coef_bus;
  input [24:0]\Q_buf_reg[24]_0 ;
  input [46:0]mul_intermediate_0;
  input [0:0]mul_intermediate_1;
  input [1:0]S;
  input [3:0]mul_intermediate_2;
  input [0:0]mul_intermediate_3;
  input [0:0]mul_intermediate_4;
  input en;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]DI;
  wire [0:0]P;
  wire [24:0]Q;
  wire [24:0]\Q_buf_reg[24]_0 ;
  wire [1:0]S;
  wire addOut_carry__0_i_1__6_n_0;
  wire addOut_carry__0_i_2__6_n_0;
  wire addOut_carry__0_i_3__6_n_0;
  wire addOut_carry__0_i_4__6_n_0;
  wire addOut_carry__0_n_0;
  wire addOut_carry__0_n_1;
  wire addOut_carry__0_n_2;
  wire addOut_carry__0_n_3;
  wire addOut_carry__10_n_0;
  wire addOut_carry__10_n_1;
  wire addOut_carry__10_n_2;
  wire addOut_carry__10_n_3;
  wire addOut_carry__1_i_1__6_n_0;
  wire addOut_carry__1_i_2__6_n_0;
  wire addOut_carry__1_i_3__6_n_0;
  wire addOut_carry__1_i_4__6_n_0;
  wire addOut_carry__1_n_0;
  wire addOut_carry__1_n_1;
  wire addOut_carry__1_n_2;
  wire addOut_carry__1_n_3;
  wire addOut_carry__2_i_1__6_n_0;
  wire addOut_carry__2_i_2__6_n_0;
  wire addOut_carry__2_i_3__6_n_0;
  wire addOut_carry__2_i_4__6_n_0;
  wire addOut_carry__2_n_0;
  wire addOut_carry__2_n_1;
  wire addOut_carry__2_n_2;
  wire addOut_carry__2_n_3;
  wire addOut_carry__3_i_1__6_n_0;
  wire addOut_carry__3_i_2__6_n_0;
  wire addOut_carry__3_i_3__6_n_0;
  wire addOut_carry__3_i_4__6_n_0;
  wire addOut_carry__3_n_0;
  wire addOut_carry__3_n_1;
  wire addOut_carry__3_n_2;
  wire addOut_carry__3_n_3;
  wire addOut_carry__4_i_1__6_n_0;
  wire addOut_carry__4_i_2__6_n_0;
  wire addOut_carry__4_i_3__6_n_0;
  wire addOut_carry__4_i_4__6_n_0;
  wire addOut_carry__4_n_0;
  wire addOut_carry__4_n_1;
  wire addOut_carry__4_n_2;
  wire addOut_carry__4_n_3;
  wire addOut_carry__5_i_1__6_n_0;
  wire addOut_carry__5_i_2__6_n_0;
  wire addOut_carry__5_i_3__6_n_0;
  wire addOut_carry__5_i_4__6_n_0;
  wire addOut_carry__5_n_0;
  wire addOut_carry__5_n_1;
  wire addOut_carry__5_n_2;
  wire addOut_carry__5_n_3;
  wire addOut_carry__6_i_1__6_n_0;
  wire addOut_carry__6_i_2__6_n_0;
  wire addOut_carry__6_i_3__6_n_0;
  wire addOut_carry__6_i_4__6_n_0;
  wire addOut_carry__6_n_0;
  wire addOut_carry__6_n_1;
  wire addOut_carry__6_n_2;
  wire addOut_carry__6_n_3;
  wire addOut_carry__7_i_1__6_n_0;
  wire addOut_carry__7_i_2__6_n_0;
  wire addOut_carry__7_i_3__6_n_0;
  wire addOut_carry__7_i_4__6_n_0;
  wire addOut_carry__7_n_0;
  wire addOut_carry__7_n_1;
  wire addOut_carry__7_n_2;
  wire addOut_carry__7_n_3;
  wire addOut_carry__8_i_1__6_n_0;
  wire addOut_carry__8_i_2__6_n_0;
  wire addOut_carry__8_i_3__6_n_0;
  wire addOut_carry__8_i_4__6_n_0;
  wire addOut_carry__8_n_0;
  wire addOut_carry__8_n_1;
  wire addOut_carry__8_n_2;
  wire addOut_carry__8_n_3;
  wire addOut_carry__9_i_4__6_n_0;
  wire addOut_carry__9_i_5__5_n_0;
  wire addOut_carry__9_n_0;
  wire addOut_carry__9_n_1;
  wire addOut_carry__9_n_2;
  wire addOut_carry__9_n_3;
  wire addOut_carry_i_1__6_n_0;
  wire addOut_carry_i_2__6_n_0;
  wire addOut_carry_i_3__6_n_0;
  wire addOut_carry_i_4__6_n_0;
  wire addOut_carry_n_0;
  wire addOut_carry_n_1;
  wire addOut_carry_n_2;
  wire addOut_carry_n_3;
  wire [48:47]\add_bus[9]_46 ;
  wire [46:0]\axi_rdata_reg[15] ;
  wire [1:0]\axi_rdata_reg[15]_0 ;
  wire [3:0]\axi_rdata_reg[15]_1 ;
  wire [0:0]\axi_rdata_reg[16] ;
  wire [17:0]coef_bus;
  wire en;
  wire [46:0]mul_intermediate_0;
  wire [0:0]mul_intermediate_1;
  wire [3:0]mul_intermediate_2;
  wire [0:0]mul_intermediate_3;
  wire [0:0]mul_intermediate_4;
  wire [41:0]mul_intermediate__0;
  wire s00_axi_aclk;
  wire [3:0]NLW_addOut_carry__11_CO_UNCONNECTED;
  wire [3:1]NLW_addOut_carry__11_O_UNCONNECTED;
  wire NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_intermediate_OVERFLOW_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_intermediate_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_intermediate_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_intermediate_CARRYOUT_UNCONNECTED;
  wire [47:43]NLW_mul_intermediate_P_UNCONNECTED;
  wire [47:0]NLW_mul_intermediate_PCOUT_UNCONNECTED;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [0]),
        .Q(Q[0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [10]),
        .Q(Q[10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [11]),
        .Q(Q[11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [12]),
        .Q(Q[12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [13]),
        .Q(Q[13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [14]),
        .Q(Q[14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [15]),
        .Q(Q[15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [16]),
        .Q(Q[16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [17]),
        .Q(Q[17]));
  FDCE \Q_buf_reg[18] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [18]),
        .Q(Q[18]));
  FDCE \Q_buf_reg[19] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [19]),
        .Q(Q[19]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [1]),
        .Q(Q[1]));
  FDCE \Q_buf_reg[20] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [20]),
        .Q(Q[20]));
  FDCE \Q_buf_reg[21] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [21]),
        .Q(Q[21]));
  FDCE \Q_buf_reg[22] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [22]),
        .Q(Q[22]));
  FDCE \Q_buf_reg[23] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [23]),
        .Q(Q[23]));
  FDCE \Q_buf_reg[24] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [24]),
        .Q(Q[24]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [2]),
        .Q(Q[2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [3]),
        .Q(Q[3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [4]),
        .Q(Q[4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [5]),
        .Q(Q[5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [6]),
        .Q(Q[6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [7]),
        .Q(Q[7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [8]),
        .Q(Q[8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [9]),
        .Q(Q[9]));
  CARRY4 addOut_carry
       (.CI(1'b0),
        .CO({addOut_carry_n_0,addOut_carry_n_1,addOut_carry_n_2,addOut_carry_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[3:0]),
        .O(\axi_rdata_reg[15] [3:0]),
        .S({addOut_carry_i_1__6_n_0,addOut_carry_i_2__6_n_0,addOut_carry_i_3__6_n_0,addOut_carry_i_4__6_n_0}));
  CARRY4 addOut_carry__0
       (.CI(addOut_carry_n_0),
        .CO({addOut_carry__0_n_0,addOut_carry__0_n_1,addOut_carry__0_n_2,addOut_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[7:4]),
        .O(\axi_rdata_reg[15] [7:4]),
        .S({addOut_carry__0_i_1__6_n_0,addOut_carry__0_i_2__6_n_0,addOut_carry__0_i_3__6_n_0,addOut_carry__0_i_4__6_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_1__6
       (.I0(mul_intermediate__0[7]),
        .I1(mul_intermediate_0[7]),
        .O(addOut_carry__0_i_1__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_2__6
       (.I0(mul_intermediate__0[6]),
        .I1(mul_intermediate_0[6]),
        .O(addOut_carry__0_i_2__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_3__6
       (.I0(mul_intermediate__0[5]),
        .I1(mul_intermediate_0[5]),
        .O(addOut_carry__0_i_3__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_4__6
       (.I0(mul_intermediate__0[4]),
        .I1(mul_intermediate_0[4]),
        .O(addOut_carry__0_i_4__6_n_0));
  CARRY4 addOut_carry__1
       (.CI(addOut_carry__0_n_0),
        .CO({addOut_carry__1_n_0,addOut_carry__1_n_1,addOut_carry__1_n_2,addOut_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[11:8]),
        .O(\axi_rdata_reg[15] [11:8]),
        .S({addOut_carry__1_i_1__6_n_0,addOut_carry__1_i_2__6_n_0,addOut_carry__1_i_3__6_n_0,addOut_carry__1_i_4__6_n_0}));
  CARRY4 addOut_carry__10
       (.CI(addOut_carry__9_n_0),
        .CO({addOut_carry__10_n_0,addOut_carry__10_n_1,addOut_carry__10_n_2,addOut_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate_0[46:43]),
        .O({\add_bus[9]_46 [47],\axi_rdata_reg[15] [46:44]}),
        .S(mul_intermediate_2));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_1__5
       (.I0(\axi_rdata_reg[15] [46]),
        .I1(\add_bus[9]_46 [47]),
        .O(\axi_rdata_reg[15]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_2__5
       (.I0(\axi_rdata_reg[15] [45]),
        .I1(\axi_rdata_reg[15] [46]),
        .O(\axi_rdata_reg[15]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_3__3
       (.I0(\axi_rdata_reg[15] [44]),
        .I1(\axi_rdata_reg[15] [45]),
        .O(\axi_rdata_reg[15]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_4__2
       (.I0(\axi_rdata_reg[15] [43]),
        .I1(\axi_rdata_reg[15] [44]),
        .O(\axi_rdata_reg[15]_1 [0]));
  CARRY4 addOut_carry__11
       (.CI(addOut_carry__10_n_0),
        .CO(NLW_addOut_carry__11_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_addOut_carry__11_O_UNCONNECTED[3:1],\add_bus[9]_46 [48]}),
        .S({1'b0,1'b0,1'b0,mul_intermediate_3}));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__11_i_1__1
       (.I0(\add_bus[9]_46 [47]),
        .I1(\add_bus[9]_46 [48]),
        .O(\axi_rdata_reg[16] ));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_1__6
       (.I0(mul_intermediate__0[11]),
        .I1(mul_intermediate_0[11]),
        .O(addOut_carry__1_i_1__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_2__6
       (.I0(mul_intermediate__0[10]),
        .I1(mul_intermediate_0[10]),
        .O(addOut_carry__1_i_2__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_3__6
       (.I0(mul_intermediate__0[9]),
        .I1(mul_intermediate_0[9]),
        .O(addOut_carry__1_i_3__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_4__6
       (.I0(mul_intermediate__0[8]),
        .I1(mul_intermediate_0[8]),
        .O(addOut_carry__1_i_4__6_n_0));
  CARRY4 addOut_carry__2
       (.CI(addOut_carry__1_n_0),
        .CO({addOut_carry__2_n_0,addOut_carry__2_n_1,addOut_carry__2_n_2,addOut_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[15:12]),
        .O(\axi_rdata_reg[15] [15:12]),
        .S({addOut_carry__2_i_1__6_n_0,addOut_carry__2_i_2__6_n_0,addOut_carry__2_i_3__6_n_0,addOut_carry__2_i_4__6_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_1__6
       (.I0(mul_intermediate__0[15]),
        .I1(mul_intermediate_0[15]),
        .O(addOut_carry__2_i_1__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_2__6
       (.I0(mul_intermediate__0[14]),
        .I1(mul_intermediate_0[14]),
        .O(addOut_carry__2_i_2__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_3__6
       (.I0(mul_intermediate__0[13]),
        .I1(mul_intermediate_0[13]),
        .O(addOut_carry__2_i_3__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_4__6
       (.I0(mul_intermediate__0[12]),
        .I1(mul_intermediate_0[12]),
        .O(addOut_carry__2_i_4__6_n_0));
  CARRY4 addOut_carry__3
       (.CI(addOut_carry__2_n_0),
        .CO({addOut_carry__3_n_0,addOut_carry__3_n_1,addOut_carry__3_n_2,addOut_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[19:16]),
        .O(\axi_rdata_reg[15] [19:16]),
        .S({addOut_carry__3_i_1__6_n_0,addOut_carry__3_i_2__6_n_0,addOut_carry__3_i_3__6_n_0,addOut_carry__3_i_4__6_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_1__6
       (.I0(mul_intermediate__0[19]),
        .I1(mul_intermediate_0[19]),
        .O(addOut_carry__3_i_1__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_2__6
       (.I0(mul_intermediate__0[18]),
        .I1(mul_intermediate_0[18]),
        .O(addOut_carry__3_i_2__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_3__6
       (.I0(mul_intermediate__0[17]),
        .I1(mul_intermediate_0[17]),
        .O(addOut_carry__3_i_3__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_4__6
       (.I0(mul_intermediate__0[16]),
        .I1(mul_intermediate_0[16]),
        .O(addOut_carry__3_i_4__6_n_0));
  CARRY4 addOut_carry__4
       (.CI(addOut_carry__3_n_0),
        .CO({addOut_carry__4_n_0,addOut_carry__4_n_1,addOut_carry__4_n_2,addOut_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[23:20]),
        .O(\axi_rdata_reg[15] [23:20]),
        .S({addOut_carry__4_i_1__6_n_0,addOut_carry__4_i_2__6_n_0,addOut_carry__4_i_3__6_n_0,addOut_carry__4_i_4__6_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_1__6
       (.I0(mul_intermediate__0[23]),
        .I1(mul_intermediate_0[23]),
        .O(addOut_carry__4_i_1__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_2__6
       (.I0(mul_intermediate__0[22]),
        .I1(mul_intermediate_0[22]),
        .O(addOut_carry__4_i_2__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_3__6
       (.I0(mul_intermediate__0[21]),
        .I1(mul_intermediate_0[21]),
        .O(addOut_carry__4_i_3__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_4__6
       (.I0(mul_intermediate__0[20]),
        .I1(mul_intermediate_0[20]),
        .O(addOut_carry__4_i_4__6_n_0));
  CARRY4 addOut_carry__5
       (.CI(addOut_carry__4_n_0),
        .CO({addOut_carry__5_n_0,addOut_carry__5_n_1,addOut_carry__5_n_2,addOut_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[27:24]),
        .O(\axi_rdata_reg[15] [27:24]),
        .S({addOut_carry__5_i_1__6_n_0,addOut_carry__5_i_2__6_n_0,addOut_carry__5_i_3__6_n_0,addOut_carry__5_i_4__6_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_1__6
       (.I0(mul_intermediate__0[27]),
        .I1(mul_intermediate_0[27]),
        .O(addOut_carry__5_i_1__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_2__6
       (.I0(mul_intermediate__0[26]),
        .I1(mul_intermediate_0[26]),
        .O(addOut_carry__5_i_2__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_3__6
       (.I0(mul_intermediate__0[25]),
        .I1(mul_intermediate_0[25]),
        .O(addOut_carry__5_i_3__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_4__6
       (.I0(mul_intermediate__0[24]),
        .I1(mul_intermediate_0[24]),
        .O(addOut_carry__5_i_4__6_n_0));
  CARRY4 addOut_carry__6
       (.CI(addOut_carry__5_n_0),
        .CO({addOut_carry__6_n_0,addOut_carry__6_n_1,addOut_carry__6_n_2,addOut_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[31:28]),
        .O(\axi_rdata_reg[15] [31:28]),
        .S({addOut_carry__6_i_1__6_n_0,addOut_carry__6_i_2__6_n_0,addOut_carry__6_i_3__6_n_0,addOut_carry__6_i_4__6_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_1__6
       (.I0(mul_intermediate__0[31]),
        .I1(mul_intermediate_0[31]),
        .O(addOut_carry__6_i_1__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_2__6
       (.I0(mul_intermediate__0[30]),
        .I1(mul_intermediate_0[30]),
        .O(addOut_carry__6_i_2__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_3__6
       (.I0(mul_intermediate__0[29]),
        .I1(mul_intermediate_0[29]),
        .O(addOut_carry__6_i_3__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_4__6
       (.I0(mul_intermediate__0[28]),
        .I1(mul_intermediate_0[28]),
        .O(addOut_carry__6_i_4__6_n_0));
  CARRY4 addOut_carry__7
       (.CI(addOut_carry__6_n_0),
        .CO({addOut_carry__7_n_0,addOut_carry__7_n_1,addOut_carry__7_n_2,addOut_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[35:32]),
        .O(\axi_rdata_reg[15] [35:32]),
        .S({addOut_carry__7_i_1__6_n_0,addOut_carry__7_i_2__6_n_0,addOut_carry__7_i_3__6_n_0,addOut_carry__7_i_4__6_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_1__6
       (.I0(mul_intermediate__0[35]),
        .I1(mul_intermediate_0[35]),
        .O(addOut_carry__7_i_1__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_2__6
       (.I0(mul_intermediate__0[34]),
        .I1(mul_intermediate_0[34]),
        .O(addOut_carry__7_i_2__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_3__6
       (.I0(mul_intermediate__0[33]),
        .I1(mul_intermediate_0[33]),
        .O(addOut_carry__7_i_3__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_4__6
       (.I0(mul_intermediate__0[32]),
        .I1(mul_intermediate_0[32]),
        .O(addOut_carry__7_i_4__6_n_0));
  CARRY4 addOut_carry__8
       (.CI(addOut_carry__7_n_0),
        .CO({addOut_carry__8_n_0,addOut_carry__8_n_1,addOut_carry__8_n_2,addOut_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[39:36]),
        .O(\axi_rdata_reg[15] [39:36]),
        .S({addOut_carry__8_i_1__6_n_0,addOut_carry__8_i_2__6_n_0,addOut_carry__8_i_3__6_n_0,addOut_carry__8_i_4__6_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_1__6
       (.I0(mul_intermediate__0[39]),
        .I1(mul_intermediate_0[39]),
        .O(addOut_carry__8_i_1__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_2__6
       (.I0(mul_intermediate__0[38]),
        .I1(mul_intermediate_0[38]),
        .O(addOut_carry__8_i_2__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_3__6
       (.I0(mul_intermediate__0[37]),
        .I1(mul_intermediate_0[37]),
        .O(addOut_carry__8_i_3__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_4__6
       (.I0(mul_intermediate__0[36]),
        .I1(mul_intermediate_0[36]),
        .O(addOut_carry__8_i_4__6_n_0));
  CARRY4 addOut_carry__9
       (.CI(addOut_carry__8_n_0),
        .CO({addOut_carry__9_n_0,addOut_carry__9_n_1,addOut_carry__9_n_2,addOut_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({mul_intermediate_0[42],mul_intermediate_1,mul_intermediate__0[41:40]}),
        .O(\axi_rdata_reg[15] [43:40]),
        .S({S,addOut_carry__9_i_4__6_n_0,addOut_carry__9_i_5__5_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    addOut_carry__9_i_1__7
       (.I0(\axi_rdata_reg[15] [42]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__9_i_2__7
       (.I0(\axi_rdata_reg[15] [42]),
        .I1(\axi_rdata_reg[15] [43]),
        .O(\axi_rdata_reg[15]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_3__7
       (.I0(\axi_rdata_reg[15] [42]),
        .I1(mul_intermediate_4),
        .O(\axi_rdata_reg[15]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_4__6
       (.I0(mul_intermediate__0[41]),
        .I1(mul_intermediate_0[41]),
        .O(addOut_carry__9_i_4__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_5__5
       (.I0(mul_intermediate__0[40]),
        .I1(mul_intermediate_0[40]),
        .O(addOut_carry__9_i_5__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_1__6
       (.I0(mul_intermediate__0[3]),
        .I1(mul_intermediate_0[3]),
        .O(addOut_carry_i_1__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_2__6
       (.I0(mul_intermediate__0[2]),
        .I1(mul_intermediate_0[2]),
        .O(addOut_carry_i_2__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_3__6
       (.I0(mul_intermediate__0[1]),
        .I1(mul_intermediate_0[1]),
        .O(addOut_carry_i_3__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_4__6
       (.I0(mul_intermediate__0[0]),
        .I1(mul_intermediate_0[0]),
        .O(addOut_carry_i_4__6_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_intermediate
       (.A({\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_intermediate_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(coef_bus),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_intermediate_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_intermediate_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_intermediate_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_intermediate_P_UNCONNECTED[47:43],P,mul_intermediate__0}),
        .PATTERNBDETECT(NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_intermediate_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_intermediate_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "FIR_block_V2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_38
   (\axi_rdata_reg[15] ,
    \axi_rdata_reg[15]_0 ,
    S,
    \axi_rdata_reg[15]_1 ,
    \axi_rdata_reg[16] ,
    \axi_rdata_reg[15]_2 ,
    \Q_buf_reg[24]_0 ,
    coef_bus,
    Q,
    mul_intermediate_0,
    DI,
    mul_intermediate_1,
    mul_intermediate_2,
    mul_intermediate_3,
    P,
    en,
    s00_axi_aclk,
    AR);
  output [0:0]\axi_rdata_reg[15] ;
  output [46:0]\axi_rdata_reg[15]_0 ;
  output [1:0]S;
  output [3:0]\axi_rdata_reg[15]_1 ;
  output [0:0]\axi_rdata_reg[16] ;
  output [0:0]\axi_rdata_reg[15]_2 ;
  output [24:0]\Q_buf_reg[24]_0 ;
  input [17:0]coef_bus;
  input [24:0]Q;
  input [46:0]mul_intermediate_0;
  input [0:0]DI;
  input [1:0]mul_intermediate_1;
  input [3:0]mul_intermediate_2;
  input [0:0]mul_intermediate_3;
  input [0:0]P;
  input en;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]DI;
  wire [0:0]P;
  wire [24:0]Q;
  wire [24:0]\Q_buf_reg[24]_0 ;
  wire [1:0]S;
  wire addOut_carry__0_i_1__7_n_0;
  wire addOut_carry__0_i_2__7_n_0;
  wire addOut_carry__0_i_3__7_n_0;
  wire addOut_carry__0_i_4__7_n_0;
  wire addOut_carry__0_n_0;
  wire addOut_carry__0_n_1;
  wire addOut_carry__0_n_2;
  wire addOut_carry__0_n_3;
  wire addOut_carry__10_n_0;
  wire addOut_carry__10_n_1;
  wire addOut_carry__10_n_2;
  wire addOut_carry__10_n_3;
  wire addOut_carry__1_i_1__7_n_0;
  wire addOut_carry__1_i_2__7_n_0;
  wire addOut_carry__1_i_3__7_n_0;
  wire addOut_carry__1_i_4__7_n_0;
  wire addOut_carry__1_n_0;
  wire addOut_carry__1_n_1;
  wire addOut_carry__1_n_2;
  wire addOut_carry__1_n_3;
  wire addOut_carry__2_i_1__7_n_0;
  wire addOut_carry__2_i_2__7_n_0;
  wire addOut_carry__2_i_3__7_n_0;
  wire addOut_carry__2_i_4__7_n_0;
  wire addOut_carry__2_n_0;
  wire addOut_carry__2_n_1;
  wire addOut_carry__2_n_2;
  wire addOut_carry__2_n_3;
  wire addOut_carry__3_i_1__7_n_0;
  wire addOut_carry__3_i_2__7_n_0;
  wire addOut_carry__3_i_3__7_n_0;
  wire addOut_carry__3_i_4__7_n_0;
  wire addOut_carry__3_n_0;
  wire addOut_carry__3_n_1;
  wire addOut_carry__3_n_2;
  wire addOut_carry__3_n_3;
  wire addOut_carry__4_i_1__7_n_0;
  wire addOut_carry__4_i_2__7_n_0;
  wire addOut_carry__4_i_3__7_n_0;
  wire addOut_carry__4_i_4__7_n_0;
  wire addOut_carry__4_n_0;
  wire addOut_carry__4_n_1;
  wire addOut_carry__4_n_2;
  wire addOut_carry__4_n_3;
  wire addOut_carry__5_i_1__7_n_0;
  wire addOut_carry__5_i_2__7_n_0;
  wire addOut_carry__5_i_3__7_n_0;
  wire addOut_carry__5_i_4__7_n_0;
  wire addOut_carry__5_n_0;
  wire addOut_carry__5_n_1;
  wire addOut_carry__5_n_2;
  wire addOut_carry__5_n_3;
  wire addOut_carry__6_i_1__7_n_0;
  wire addOut_carry__6_i_2__7_n_0;
  wire addOut_carry__6_i_3__7_n_0;
  wire addOut_carry__6_i_4__7_n_0;
  wire addOut_carry__6_n_0;
  wire addOut_carry__6_n_1;
  wire addOut_carry__6_n_2;
  wire addOut_carry__6_n_3;
  wire addOut_carry__7_i_1__7_n_0;
  wire addOut_carry__7_i_2__7_n_0;
  wire addOut_carry__7_i_3__7_n_0;
  wire addOut_carry__7_i_4__7_n_0;
  wire addOut_carry__7_n_0;
  wire addOut_carry__7_n_1;
  wire addOut_carry__7_n_2;
  wire addOut_carry__7_n_3;
  wire addOut_carry__8_i_1__7_n_0;
  wire addOut_carry__8_i_2__7_n_0;
  wire addOut_carry__8_i_3__7_n_0;
  wire addOut_carry__8_i_4__7_n_0;
  wire addOut_carry__8_n_0;
  wire addOut_carry__8_n_1;
  wire addOut_carry__8_n_2;
  wire addOut_carry__8_n_3;
  wire addOut_carry__9_i_4__7_n_0;
  wire addOut_carry__9_i_5__6_n_0;
  wire addOut_carry__9_n_0;
  wire addOut_carry__9_n_1;
  wire addOut_carry__9_n_2;
  wire addOut_carry__9_n_3;
  wire addOut_carry_i_1__7_n_0;
  wire addOut_carry_i_2__7_n_0;
  wire addOut_carry_i_3__7_n_0;
  wire addOut_carry_i_4__7_n_0;
  wire addOut_carry_n_0;
  wire addOut_carry_n_1;
  wire addOut_carry_n_2;
  wire addOut_carry_n_3;
  wire [48:47]\add_bus[10]_47 ;
  wire [0:0]\axi_rdata_reg[15] ;
  wire [46:0]\axi_rdata_reg[15]_0 ;
  wire [3:0]\axi_rdata_reg[15]_1 ;
  wire [0:0]\axi_rdata_reg[15]_2 ;
  wire [0:0]\axi_rdata_reg[16] ;
  wire [17:0]coef_bus;
  wire en;
  wire [46:0]mul_intermediate_0;
  wire [1:0]mul_intermediate_1;
  wire [3:0]mul_intermediate_2;
  wire [0:0]mul_intermediate_3;
  wire [41:0]mul_intermediate__0;
  wire s00_axi_aclk;
  wire [3:0]NLW_addOut_carry__11_CO_UNCONNECTED;
  wire [3:1]NLW_addOut_carry__11_O_UNCONNECTED;
  wire NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_intermediate_OVERFLOW_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_intermediate_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_intermediate_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_intermediate_CARRYOUT_UNCONNECTED;
  wire [47:43]NLW_mul_intermediate_P_UNCONNECTED;
  wire [47:0]NLW_mul_intermediate_PCOUT_UNCONNECTED;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[0]),
        .Q(\Q_buf_reg[24]_0 [0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[10]),
        .Q(\Q_buf_reg[24]_0 [10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[11]),
        .Q(\Q_buf_reg[24]_0 [11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[12]),
        .Q(\Q_buf_reg[24]_0 [12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[13]),
        .Q(\Q_buf_reg[24]_0 [13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[14]),
        .Q(\Q_buf_reg[24]_0 [14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[15]),
        .Q(\Q_buf_reg[24]_0 [15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[16]),
        .Q(\Q_buf_reg[24]_0 [16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[17]),
        .Q(\Q_buf_reg[24]_0 [17]));
  FDCE \Q_buf_reg[18] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[18]),
        .Q(\Q_buf_reg[24]_0 [18]));
  FDCE \Q_buf_reg[19] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[19]),
        .Q(\Q_buf_reg[24]_0 [19]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[1]),
        .Q(\Q_buf_reg[24]_0 [1]));
  FDCE \Q_buf_reg[20] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[20]),
        .Q(\Q_buf_reg[24]_0 [20]));
  FDCE \Q_buf_reg[21] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[21]),
        .Q(\Q_buf_reg[24]_0 [21]));
  FDCE \Q_buf_reg[22] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[22]),
        .Q(\Q_buf_reg[24]_0 [22]));
  FDCE \Q_buf_reg[23] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[23]),
        .Q(\Q_buf_reg[24]_0 [23]));
  FDCE \Q_buf_reg[24] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[24]),
        .Q(\Q_buf_reg[24]_0 [24]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[2]),
        .Q(\Q_buf_reg[24]_0 [2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[3]),
        .Q(\Q_buf_reg[24]_0 [3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[4]),
        .Q(\Q_buf_reg[24]_0 [4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[5]),
        .Q(\Q_buf_reg[24]_0 [5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[6]),
        .Q(\Q_buf_reg[24]_0 [6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[7]),
        .Q(\Q_buf_reg[24]_0 [7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[8]),
        .Q(\Q_buf_reg[24]_0 [8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[9]),
        .Q(\Q_buf_reg[24]_0 [9]));
  CARRY4 addOut_carry
       (.CI(1'b0),
        .CO({addOut_carry_n_0,addOut_carry_n_1,addOut_carry_n_2,addOut_carry_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[3:0]),
        .O(\axi_rdata_reg[15]_0 [3:0]),
        .S({addOut_carry_i_1__7_n_0,addOut_carry_i_2__7_n_0,addOut_carry_i_3__7_n_0,addOut_carry_i_4__7_n_0}));
  CARRY4 addOut_carry__0
       (.CI(addOut_carry_n_0),
        .CO({addOut_carry__0_n_0,addOut_carry__0_n_1,addOut_carry__0_n_2,addOut_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[7:4]),
        .O(\axi_rdata_reg[15]_0 [7:4]),
        .S({addOut_carry__0_i_1__7_n_0,addOut_carry__0_i_2__7_n_0,addOut_carry__0_i_3__7_n_0,addOut_carry__0_i_4__7_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_1__7
       (.I0(mul_intermediate__0[7]),
        .I1(mul_intermediate_0[7]),
        .O(addOut_carry__0_i_1__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_2__7
       (.I0(mul_intermediate__0[6]),
        .I1(mul_intermediate_0[6]),
        .O(addOut_carry__0_i_2__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_3__7
       (.I0(mul_intermediate__0[5]),
        .I1(mul_intermediate_0[5]),
        .O(addOut_carry__0_i_3__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_4__7
       (.I0(mul_intermediate__0[4]),
        .I1(mul_intermediate_0[4]),
        .O(addOut_carry__0_i_4__7_n_0));
  CARRY4 addOut_carry__1
       (.CI(addOut_carry__0_n_0),
        .CO({addOut_carry__1_n_0,addOut_carry__1_n_1,addOut_carry__1_n_2,addOut_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[11:8]),
        .O(\axi_rdata_reg[15]_0 [11:8]),
        .S({addOut_carry__1_i_1__7_n_0,addOut_carry__1_i_2__7_n_0,addOut_carry__1_i_3__7_n_0,addOut_carry__1_i_4__7_n_0}));
  CARRY4 addOut_carry__10
       (.CI(addOut_carry__9_n_0),
        .CO({addOut_carry__10_n_0,addOut_carry__10_n_1,addOut_carry__10_n_2,addOut_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate_0[46:43]),
        .O({\add_bus[10]_47 [47],\axi_rdata_reg[15]_0 [46:44]}),
        .S(mul_intermediate_2));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_1__6
       (.I0(\axi_rdata_reg[15]_0 [46]),
        .I1(\add_bus[10]_47 [47]),
        .O(\axi_rdata_reg[15]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_2__6
       (.I0(\axi_rdata_reg[15]_0 [45]),
        .I1(\axi_rdata_reg[15]_0 [46]),
        .O(\axi_rdata_reg[15]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_3__4
       (.I0(\axi_rdata_reg[15]_0 [44]),
        .I1(\axi_rdata_reg[15]_0 [45]),
        .O(\axi_rdata_reg[15]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_4__3
       (.I0(\axi_rdata_reg[15]_0 [43]),
        .I1(\axi_rdata_reg[15]_0 [44]),
        .O(\axi_rdata_reg[15]_1 [0]));
  CARRY4 addOut_carry__11
       (.CI(addOut_carry__10_n_0),
        .CO(NLW_addOut_carry__11_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_addOut_carry__11_O_UNCONNECTED[3:1],\add_bus[10]_47 [48]}),
        .S({1'b0,1'b0,1'b0,mul_intermediate_3}));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__11_i_1__2
       (.I0(\add_bus[10]_47 [47]),
        .I1(\add_bus[10]_47 [48]),
        .O(\axi_rdata_reg[16] ));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_1__7
       (.I0(mul_intermediate__0[11]),
        .I1(mul_intermediate_0[11]),
        .O(addOut_carry__1_i_1__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_2__7
       (.I0(mul_intermediate__0[10]),
        .I1(mul_intermediate_0[10]),
        .O(addOut_carry__1_i_2__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_3__7
       (.I0(mul_intermediate__0[9]),
        .I1(mul_intermediate_0[9]),
        .O(addOut_carry__1_i_3__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_4__7
       (.I0(mul_intermediate__0[8]),
        .I1(mul_intermediate_0[8]),
        .O(addOut_carry__1_i_4__7_n_0));
  CARRY4 addOut_carry__2
       (.CI(addOut_carry__1_n_0),
        .CO({addOut_carry__2_n_0,addOut_carry__2_n_1,addOut_carry__2_n_2,addOut_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[15:12]),
        .O(\axi_rdata_reg[15]_0 [15:12]),
        .S({addOut_carry__2_i_1__7_n_0,addOut_carry__2_i_2__7_n_0,addOut_carry__2_i_3__7_n_0,addOut_carry__2_i_4__7_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_1__7
       (.I0(mul_intermediate__0[15]),
        .I1(mul_intermediate_0[15]),
        .O(addOut_carry__2_i_1__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_2__7
       (.I0(mul_intermediate__0[14]),
        .I1(mul_intermediate_0[14]),
        .O(addOut_carry__2_i_2__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_3__7
       (.I0(mul_intermediate__0[13]),
        .I1(mul_intermediate_0[13]),
        .O(addOut_carry__2_i_3__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_4__7
       (.I0(mul_intermediate__0[12]),
        .I1(mul_intermediate_0[12]),
        .O(addOut_carry__2_i_4__7_n_0));
  CARRY4 addOut_carry__3
       (.CI(addOut_carry__2_n_0),
        .CO({addOut_carry__3_n_0,addOut_carry__3_n_1,addOut_carry__3_n_2,addOut_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[19:16]),
        .O(\axi_rdata_reg[15]_0 [19:16]),
        .S({addOut_carry__3_i_1__7_n_0,addOut_carry__3_i_2__7_n_0,addOut_carry__3_i_3__7_n_0,addOut_carry__3_i_4__7_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_1__7
       (.I0(mul_intermediate__0[19]),
        .I1(mul_intermediate_0[19]),
        .O(addOut_carry__3_i_1__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_2__7
       (.I0(mul_intermediate__0[18]),
        .I1(mul_intermediate_0[18]),
        .O(addOut_carry__3_i_2__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_3__7
       (.I0(mul_intermediate__0[17]),
        .I1(mul_intermediate_0[17]),
        .O(addOut_carry__3_i_3__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_4__7
       (.I0(mul_intermediate__0[16]),
        .I1(mul_intermediate_0[16]),
        .O(addOut_carry__3_i_4__7_n_0));
  CARRY4 addOut_carry__4
       (.CI(addOut_carry__3_n_0),
        .CO({addOut_carry__4_n_0,addOut_carry__4_n_1,addOut_carry__4_n_2,addOut_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[23:20]),
        .O(\axi_rdata_reg[15]_0 [23:20]),
        .S({addOut_carry__4_i_1__7_n_0,addOut_carry__4_i_2__7_n_0,addOut_carry__4_i_3__7_n_0,addOut_carry__4_i_4__7_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_1__7
       (.I0(mul_intermediate__0[23]),
        .I1(mul_intermediate_0[23]),
        .O(addOut_carry__4_i_1__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_2__7
       (.I0(mul_intermediate__0[22]),
        .I1(mul_intermediate_0[22]),
        .O(addOut_carry__4_i_2__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_3__7
       (.I0(mul_intermediate__0[21]),
        .I1(mul_intermediate_0[21]),
        .O(addOut_carry__4_i_3__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_4__7
       (.I0(mul_intermediate__0[20]),
        .I1(mul_intermediate_0[20]),
        .O(addOut_carry__4_i_4__7_n_0));
  CARRY4 addOut_carry__5
       (.CI(addOut_carry__4_n_0),
        .CO({addOut_carry__5_n_0,addOut_carry__5_n_1,addOut_carry__5_n_2,addOut_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[27:24]),
        .O(\axi_rdata_reg[15]_0 [27:24]),
        .S({addOut_carry__5_i_1__7_n_0,addOut_carry__5_i_2__7_n_0,addOut_carry__5_i_3__7_n_0,addOut_carry__5_i_4__7_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_1__7
       (.I0(mul_intermediate__0[27]),
        .I1(mul_intermediate_0[27]),
        .O(addOut_carry__5_i_1__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_2__7
       (.I0(mul_intermediate__0[26]),
        .I1(mul_intermediate_0[26]),
        .O(addOut_carry__5_i_2__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_3__7
       (.I0(mul_intermediate__0[25]),
        .I1(mul_intermediate_0[25]),
        .O(addOut_carry__5_i_3__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_4__7
       (.I0(mul_intermediate__0[24]),
        .I1(mul_intermediate_0[24]),
        .O(addOut_carry__5_i_4__7_n_0));
  CARRY4 addOut_carry__6
       (.CI(addOut_carry__5_n_0),
        .CO({addOut_carry__6_n_0,addOut_carry__6_n_1,addOut_carry__6_n_2,addOut_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[31:28]),
        .O(\axi_rdata_reg[15]_0 [31:28]),
        .S({addOut_carry__6_i_1__7_n_0,addOut_carry__6_i_2__7_n_0,addOut_carry__6_i_3__7_n_0,addOut_carry__6_i_4__7_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_1__7
       (.I0(mul_intermediate__0[31]),
        .I1(mul_intermediate_0[31]),
        .O(addOut_carry__6_i_1__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_2__7
       (.I0(mul_intermediate__0[30]),
        .I1(mul_intermediate_0[30]),
        .O(addOut_carry__6_i_2__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_3__7
       (.I0(mul_intermediate__0[29]),
        .I1(mul_intermediate_0[29]),
        .O(addOut_carry__6_i_3__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_4__7
       (.I0(mul_intermediate__0[28]),
        .I1(mul_intermediate_0[28]),
        .O(addOut_carry__6_i_4__7_n_0));
  CARRY4 addOut_carry__7
       (.CI(addOut_carry__6_n_0),
        .CO({addOut_carry__7_n_0,addOut_carry__7_n_1,addOut_carry__7_n_2,addOut_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[35:32]),
        .O(\axi_rdata_reg[15]_0 [35:32]),
        .S({addOut_carry__7_i_1__7_n_0,addOut_carry__7_i_2__7_n_0,addOut_carry__7_i_3__7_n_0,addOut_carry__7_i_4__7_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_1__7
       (.I0(mul_intermediate__0[35]),
        .I1(mul_intermediate_0[35]),
        .O(addOut_carry__7_i_1__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_2__7
       (.I0(mul_intermediate__0[34]),
        .I1(mul_intermediate_0[34]),
        .O(addOut_carry__7_i_2__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_3__7
       (.I0(mul_intermediate__0[33]),
        .I1(mul_intermediate_0[33]),
        .O(addOut_carry__7_i_3__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_4__7
       (.I0(mul_intermediate__0[32]),
        .I1(mul_intermediate_0[32]),
        .O(addOut_carry__7_i_4__7_n_0));
  CARRY4 addOut_carry__8
       (.CI(addOut_carry__7_n_0),
        .CO({addOut_carry__8_n_0,addOut_carry__8_n_1,addOut_carry__8_n_2,addOut_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[39:36]),
        .O(\axi_rdata_reg[15]_0 [39:36]),
        .S({addOut_carry__8_i_1__7_n_0,addOut_carry__8_i_2__7_n_0,addOut_carry__8_i_3__7_n_0,addOut_carry__8_i_4__7_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_1__7
       (.I0(mul_intermediate__0[39]),
        .I1(mul_intermediate_0[39]),
        .O(addOut_carry__8_i_1__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_2__7
       (.I0(mul_intermediate__0[38]),
        .I1(mul_intermediate_0[38]),
        .O(addOut_carry__8_i_2__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_3__7
       (.I0(mul_intermediate__0[37]),
        .I1(mul_intermediate_0[37]),
        .O(addOut_carry__8_i_3__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_4__7
       (.I0(mul_intermediate__0[36]),
        .I1(mul_intermediate_0[36]),
        .O(addOut_carry__8_i_4__7_n_0));
  CARRY4 addOut_carry__9
       (.CI(addOut_carry__8_n_0),
        .CO({addOut_carry__9_n_0,addOut_carry__9_n_1,addOut_carry__9_n_2,addOut_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({mul_intermediate_0[42],DI,mul_intermediate__0[41:40]}),
        .O(\axi_rdata_reg[15]_0 [43:40]),
        .S({mul_intermediate_1,addOut_carry__9_i_4__7_n_0,addOut_carry__9_i_5__6_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    addOut_carry__9_i_1__8
       (.I0(\axi_rdata_reg[15]_0 [42]),
        .O(\axi_rdata_reg[15]_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__9_i_2__8
       (.I0(\axi_rdata_reg[15]_0 [42]),
        .I1(\axi_rdata_reg[15]_0 [43]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_3__8
       (.I0(\axi_rdata_reg[15]_0 [42]),
        .I1(P),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_4__7
       (.I0(mul_intermediate__0[41]),
        .I1(mul_intermediate_0[41]),
        .O(addOut_carry__9_i_4__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_5__6
       (.I0(mul_intermediate__0[40]),
        .I1(mul_intermediate_0[40]),
        .O(addOut_carry__9_i_5__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_1__7
       (.I0(mul_intermediate__0[3]),
        .I1(mul_intermediate_0[3]),
        .O(addOut_carry_i_1__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_2__7
       (.I0(mul_intermediate__0[2]),
        .I1(mul_intermediate_0[2]),
        .O(addOut_carry_i_2__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_3__7
       (.I0(mul_intermediate__0[1]),
        .I1(mul_intermediate_0[1]),
        .O(addOut_carry_i_3__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_4__7
       (.I0(mul_intermediate__0[0]),
        .I1(mul_intermediate_0[0]),
        .O(addOut_carry_i_4__7_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_intermediate
       (.A({Q[24],Q[24],Q[24],Q[24],Q[24],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_intermediate_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(coef_bus),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_intermediate_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_intermediate_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_intermediate_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_intermediate_P_UNCONNECTED[47:43],\axi_rdata_reg[15] ,mul_intermediate__0}),
        .PATTERNBDETECT(NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_intermediate_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_intermediate_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "FIR_block_V2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_4
   (P,
    \axi_rdata_reg[15] ,
    \axi_rdata_reg[15]_0 ,
    \axi_rdata_reg[15]_1 ,
    \axi_rdata_reg[16] ,
    \axi_rdata_reg[15]_2 ,
    \Q_buf_reg[24]_0 ,
    coef_bus,
    Q,
    mul_intermediate_0,
    DI,
    S,
    mul_intermediate_1,
    mul_intermediate_2,
    mul_intermediate_3,
    en,
    s00_axi_aclk,
    AR);
  output [0:0]P;
  output [46:0]\axi_rdata_reg[15] ;
  output [1:0]\axi_rdata_reg[15]_0 ;
  output [3:0]\axi_rdata_reg[15]_1 ;
  output [0:0]\axi_rdata_reg[16] ;
  output [0:0]\axi_rdata_reg[15]_2 ;
  output [24:0]\Q_buf_reg[24]_0 ;
  input [17:0]coef_bus;
  input [24:0]Q;
  input [46:0]mul_intermediate_0;
  input [0:0]DI;
  input [1:0]S;
  input [3:0]mul_intermediate_1;
  input [0:0]mul_intermediate_2;
  input [0:0]mul_intermediate_3;
  input en;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]DI;
  wire [0:0]P;
  wire [24:0]Q;
  wire [24:0]\Q_buf_reg[24]_0 ;
  wire [1:0]S;
  wire addOut_carry__0_i_1__12_n_0;
  wire addOut_carry__0_i_2__12_n_0;
  wire addOut_carry__0_i_3__12_n_0;
  wire addOut_carry__0_i_4__12_n_0;
  wire addOut_carry__0_n_0;
  wire addOut_carry__0_n_1;
  wire addOut_carry__0_n_2;
  wire addOut_carry__0_n_3;
  wire addOut_carry__10_n_0;
  wire addOut_carry__10_n_1;
  wire addOut_carry__10_n_2;
  wire addOut_carry__10_n_3;
  wire addOut_carry__1_i_1__12_n_0;
  wire addOut_carry__1_i_2__12_n_0;
  wire addOut_carry__1_i_3__12_n_0;
  wire addOut_carry__1_i_4__12_n_0;
  wire addOut_carry__1_n_0;
  wire addOut_carry__1_n_1;
  wire addOut_carry__1_n_2;
  wire addOut_carry__1_n_3;
  wire addOut_carry__2_i_1__12_n_0;
  wire addOut_carry__2_i_2__12_n_0;
  wire addOut_carry__2_i_3__12_n_0;
  wire addOut_carry__2_i_4__12_n_0;
  wire addOut_carry__2_n_0;
  wire addOut_carry__2_n_1;
  wire addOut_carry__2_n_2;
  wire addOut_carry__2_n_3;
  wire addOut_carry__3_i_1__12_n_0;
  wire addOut_carry__3_i_2__12_n_0;
  wire addOut_carry__3_i_3__12_n_0;
  wire addOut_carry__3_i_4__12_n_0;
  wire addOut_carry__3_n_0;
  wire addOut_carry__3_n_1;
  wire addOut_carry__3_n_2;
  wire addOut_carry__3_n_3;
  wire addOut_carry__4_i_1__12_n_0;
  wire addOut_carry__4_i_2__12_n_0;
  wire addOut_carry__4_i_3__12_n_0;
  wire addOut_carry__4_i_4__12_n_0;
  wire addOut_carry__4_n_0;
  wire addOut_carry__4_n_1;
  wire addOut_carry__4_n_2;
  wire addOut_carry__4_n_3;
  wire addOut_carry__5_i_1__12_n_0;
  wire addOut_carry__5_i_2__12_n_0;
  wire addOut_carry__5_i_3__12_n_0;
  wire addOut_carry__5_i_4__12_n_0;
  wire addOut_carry__5_n_0;
  wire addOut_carry__5_n_1;
  wire addOut_carry__5_n_2;
  wire addOut_carry__5_n_3;
  wire addOut_carry__6_i_1__12_n_0;
  wire addOut_carry__6_i_2__12_n_0;
  wire addOut_carry__6_i_3__12_n_0;
  wire addOut_carry__6_i_4__12_n_0;
  wire addOut_carry__6_n_0;
  wire addOut_carry__6_n_1;
  wire addOut_carry__6_n_2;
  wire addOut_carry__6_n_3;
  wire addOut_carry__7_i_1__12_n_0;
  wire addOut_carry__7_i_2__12_n_0;
  wire addOut_carry__7_i_3__12_n_0;
  wire addOut_carry__7_i_4__12_n_0;
  wire addOut_carry__7_n_0;
  wire addOut_carry__7_n_1;
  wire addOut_carry__7_n_2;
  wire addOut_carry__7_n_3;
  wire addOut_carry__8_i_1__12_n_0;
  wire addOut_carry__8_i_2__12_n_0;
  wire addOut_carry__8_i_3__12_n_0;
  wire addOut_carry__8_i_4__12_n_0;
  wire addOut_carry__8_n_0;
  wire addOut_carry__8_n_1;
  wire addOut_carry__8_n_2;
  wire addOut_carry__8_n_3;
  wire addOut_carry__9_i_4__12_n_0;
  wire addOut_carry__9_i_5__11_n_0;
  wire addOut_carry__9_n_0;
  wire addOut_carry__9_n_1;
  wire addOut_carry__9_n_2;
  wire addOut_carry__9_n_3;
  wire addOut_carry_i_1__12_n_0;
  wire addOut_carry_i_2__12_n_0;
  wire addOut_carry_i_3__12_n_0;
  wire addOut_carry_i_4__12_n_0;
  wire addOut_carry_n_0;
  wire addOut_carry_n_1;
  wire addOut_carry_n_2;
  wire addOut_carry_n_3;
  wire [48:47]\add_bus[15]_52 ;
  wire [46:0]\axi_rdata_reg[15] ;
  wire [1:0]\axi_rdata_reg[15]_0 ;
  wire [3:0]\axi_rdata_reg[15]_1 ;
  wire [0:0]\axi_rdata_reg[15]_2 ;
  wire [0:0]\axi_rdata_reg[16] ;
  wire [17:0]coef_bus;
  wire en;
  wire [46:0]mul_intermediate_0;
  wire [3:0]mul_intermediate_1;
  wire [0:0]mul_intermediate_2;
  wire [0:0]mul_intermediate_3;
  wire [41:0]mul_intermediate__0;
  wire s00_axi_aclk;
  wire [3:0]NLW_addOut_carry__11_CO_UNCONNECTED;
  wire [3:1]NLW_addOut_carry__11_O_UNCONNECTED;
  wire NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_intermediate_OVERFLOW_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_intermediate_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_intermediate_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_intermediate_CARRYOUT_UNCONNECTED;
  wire [47:43]NLW_mul_intermediate_P_UNCONNECTED;
  wire [47:0]NLW_mul_intermediate_PCOUT_UNCONNECTED;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[0]),
        .Q(\Q_buf_reg[24]_0 [0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[10]),
        .Q(\Q_buf_reg[24]_0 [10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[11]),
        .Q(\Q_buf_reg[24]_0 [11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[12]),
        .Q(\Q_buf_reg[24]_0 [12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[13]),
        .Q(\Q_buf_reg[24]_0 [13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[14]),
        .Q(\Q_buf_reg[24]_0 [14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[15]),
        .Q(\Q_buf_reg[24]_0 [15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[16]),
        .Q(\Q_buf_reg[24]_0 [16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[17]),
        .Q(\Q_buf_reg[24]_0 [17]));
  FDCE \Q_buf_reg[18] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[18]),
        .Q(\Q_buf_reg[24]_0 [18]));
  FDCE \Q_buf_reg[19] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[19]),
        .Q(\Q_buf_reg[24]_0 [19]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[1]),
        .Q(\Q_buf_reg[24]_0 [1]));
  FDCE \Q_buf_reg[20] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[20]),
        .Q(\Q_buf_reg[24]_0 [20]));
  FDCE \Q_buf_reg[21] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[21]),
        .Q(\Q_buf_reg[24]_0 [21]));
  FDCE \Q_buf_reg[22] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[22]),
        .Q(\Q_buf_reg[24]_0 [22]));
  FDCE \Q_buf_reg[23] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[23]),
        .Q(\Q_buf_reg[24]_0 [23]));
  FDCE \Q_buf_reg[24] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[24]),
        .Q(\Q_buf_reg[24]_0 [24]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[2]),
        .Q(\Q_buf_reg[24]_0 [2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[3]),
        .Q(\Q_buf_reg[24]_0 [3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[4]),
        .Q(\Q_buf_reg[24]_0 [4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[5]),
        .Q(\Q_buf_reg[24]_0 [5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[6]),
        .Q(\Q_buf_reg[24]_0 [6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[7]),
        .Q(\Q_buf_reg[24]_0 [7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[8]),
        .Q(\Q_buf_reg[24]_0 [8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[9]),
        .Q(\Q_buf_reg[24]_0 [9]));
  CARRY4 addOut_carry
       (.CI(1'b0),
        .CO({addOut_carry_n_0,addOut_carry_n_1,addOut_carry_n_2,addOut_carry_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[3:0]),
        .O(\axi_rdata_reg[15] [3:0]),
        .S({addOut_carry_i_1__12_n_0,addOut_carry_i_2__12_n_0,addOut_carry_i_3__12_n_0,addOut_carry_i_4__12_n_0}));
  CARRY4 addOut_carry__0
       (.CI(addOut_carry_n_0),
        .CO({addOut_carry__0_n_0,addOut_carry__0_n_1,addOut_carry__0_n_2,addOut_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[7:4]),
        .O(\axi_rdata_reg[15] [7:4]),
        .S({addOut_carry__0_i_1__12_n_0,addOut_carry__0_i_2__12_n_0,addOut_carry__0_i_3__12_n_0,addOut_carry__0_i_4__12_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_1__12
       (.I0(mul_intermediate__0[7]),
        .I1(mul_intermediate_0[7]),
        .O(addOut_carry__0_i_1__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_2__12
       (.I0(mul_intermediate__0[6]),
        .I1(mul_intermediate_0[6]),
        .O(addOut_carry__0_i_2__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_3__12
       (.I0(mul_intermediate__0[5]),
        .I1(mul_intermediate_0[5]),
        .O(addOut_carry__0_i_3__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_4__12
       (.I0(mul_intermediate__0[4]),
        .I1(mul_intermediate_0[4]),
        .O(addOut_carry__0_i_4__12_n_0));
  CARRY4 addOut_carry__1
       (.CI(addOut_carry__0_n_0),
        .CO({addOut_carry__1_n_0,addOut_carry__1_n_1,addOut_carry__1_n_2,addOut_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[11:8]),
        .O(\axi_rdata_reg[15] [11:8]),
        .S({addOut_carry__1_i_1__12_n_0,addOut_carry__1_i_2__12_n_0,addOut_carry__1_i_3__12_n_0,addOut_carry__1_i_4__12_n_0}));
  CARRY4 addOut_carry__10
       (.CI(addOut_carry__9_n_0),
        .CO({addOut_carry__10_n_0,addOut_carry__10_n_1,addOut_carry__10_n_2,addOut_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate_0[46:43]),
        .O({\add_bus[15]_52 [47],\axi_rdata_reg[15] [46:44]}),
        .S(mul_intermediate_1));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_1__11
       (.I0(\axi_rdata_reg[15] [46]),
        .I1(\add_bus[15]_52 [47]),
        .O(\axi_rdata_reg[15]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_2__11
       (.I0(\axi_rdata_reg[15] [45]),
        .I1(\axi_rdata_reg[15] [46]),
        .O(\axi_rdata_reg[15]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_3__9
       (.I0(\axi_rdata_reg[15] [44]),
        .I1(\axi_rdata_reg[15] [45]),
        .O(\axi_rdata_reg[15]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_4__8
       (.I0(\axi_rdata_reg[15] [43]),
        .I1(\axi_rdata_reg[15] [44]),
        .O(\axi_rdata_reg[15]_1 [0]));
  CARRY4 addOut_carry__11
       (.CI(addOut_carry__10_n_0),
        .CO(NLW_addOut_carry__11_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_addOut_carry__11_O_UNCONNECTED[3:1],\add_bus[15]_52 [48]}),
        .S({1'b0,1'b0,1'b0,mul_intermediate_2}));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__11_i_1__7
       (.I0(\add_bus[15]_52 [47]),
        .I1(\add_bus[15]_52 [48]),
        .O(\axi_rdata_reg[16] ));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_1__12
       (.I0(mul_intermediate__0[11]),
        .I1(mul_intermediate_0[11]),
        .O(addOut_carry__1_i_1__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_2__12
       (.I0(mul_intermediate__0[10]),
        .I1(mul_intermediate_0[10]),
        .O(addOut_carry__1_i_2__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_3__12
       (.I0(mul_intermediate__0[9]),
        .I1(mul_intermediate_0[9]),
        .O(addOut_carry__1_i_3__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_4__12
       (.I0(mul_intermediate__0[8]),
        .I1(mul_intermediate_0[8]),
        .O(addOut_carry__1_i_4__12_n_0));
  CARRY4 addOut_carry__2
       (.CI(addOut_carry__1_n_0),
        .CO({addOut_carry__2_n_0,addOut_carry__2_n_1,addOut_carry__2_n_2,addOut_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[15:12]),
        .O(\axi_rdata_reg[15] [15:12]),
        .S({addOut_carry__2_i_1__12_n_0,addOut_carry__2_i_2__12_n_0,addOut_carry__2_i_3__12_n_0,addOut_carry__2_i_4__12_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_1__12
       (.I0(mul_intermediate__0[15]),
        .I1(mul_intermediate_0[15]),
        .O(addOut_carry__2_i_1__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_2__12
       (.I0(mul_intermediate__0[14]),
        .I1(mul_intermediate_0[14]),
        .O(addOut_carry__2_i_2__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_3__12
       (.I0(mul_intermediate__0[13]),
        .I1(mul_intermediate_0[13]),
        .O(addOut_carry__2_i_3__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_4__12
       (.I0(mul_intermediate__0[12]),
        .I1(mul_intermediate_0[12]),
        .O(addOut_carry__2_i_4__12_n_0));
  CARRY4 addOut_carry__3
       (.CI(addOut_carry__2_n_0),
        .CO({addOut_carry__3_n_0,addOut_carry__3_n_1,addOut_carry__3_n_2,addOut_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[19:16]),
        .O(\axi_rdata_reg[15] [19:16]),
        .S({addOut_carry__3_i_1__12_n_0,addOut_carry__3_i_2__12_n_0,addOut_carry__3_i_3__12_n_0,addOut_carry__3_i_4__12_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_1__12
       (.I0(mul_intermediate__0[19]),
        .I1(mul_intermediate_0[19]),
        .O(addOut_carry__3_i_1__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_2__12
       (.I0(mul_intermediate__0[18]),
        .I1(mul_intermediate_0[18]),
        .O(addOut_carry__3_i_2__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_3__12
       (.I0(mul_intermediate__0[17]),
        .I1(mul_intermediate_0[17]),
        .O(addOut_carry__3_i_3__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_4__12
       (.I0(mul_intermediate__0[16]),
        .I1(mul_intermediate_0[16]),
        .O(addOut_carry__3_i_4__12_n_0));
  CARRY4 addOut_carry__4
       (.CI(addOut_carry__3_n_0),
        .CO({addOut_carry__4_n_0,addOut_carry__4_n_1,addOut_carry__4_n_2,addOut_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[23:20]),
        .O(\axi_rdata_reg[15] [23:20]),
        .S({addOut_carry__4_i_1__12_n_0,addOut_carry__4_i_2__12_n_0,addOut_carry__4_i_3__12_n_0,addOut_carry__4_i_4__12_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_1__12
       (.I0(mul_intermediate__0[23]),
        .I1(mul_intermediate_0[23]),
        .O(addOut_carry__4_i_1__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_2__12
       (.I0(mul_intermediate__0[22]),
        .I1(mul_intermediate_0[22]),
        .O(addOut_carry__4_i_2__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_3__12
       (.I0(mul_intermediate__0[21]),
        .I1(mul_intermediate_0[21]),
        .O(addOut_carry__4_i_3__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_4__12
       (.I0(mul_intermediate__0[20]),
        .I1(mul_intermediate_0[20]),
        .O(addOut_carry__4_i_4__12_n_0));
  CARRY4 addOut_carry__5
       (.CI(addOut_carry__4_n_0),
        .CO({addOut_carry__5_n_0,addOut_carry__5_n_1,addOut_carry__5_n_2,addOut_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[27:24]),
        .O(\axi_rdata_reg[15] [27:24]),
        .S({addOut_carry__5_i_1__12_n_0,addOut_carry__5_i_2__12_n_0,addOut_carry__5_i_3__12_n_0,addOut_carry__5_i_4__12_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_1__12
       (.I0(mul_intermediate__0[27]),
        .I1(mul_intermediate_0[27]),
        .O(addOut_carry__5_i_1__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_2__12
       (.I0(mul_intermediate__0[26]),
        .I1(mul_intermediate_0[26]),
        .O(addOut_carry__5_i_2__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_3__12
       (.I0(mul_intermediate__0[25]),
        .I1(mul_intermediate_0[25]),
        .O(addOut_carry__5_i_3__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_4__12
       (.I0(mul_intermediate__0[24]),
        .I1(mul_intermediate_0[24]),
        .O(addOut_carry__5_i_4__12_n_0));
  CARRY4 addOut_carry__6
       (.CI(addOut_carry__5_n_0),
        .CO({addOut_carry__6_n_0,addOut_carry__6_n_1,addOut_carry__6_n_2,addOut_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[31:28]),
        .O(\axi_rdata_reg[15] [31:28]),
        .S({addOut_carry__6_i_1__12_n_0,addOut_carry__6_i_2__12_n_0,addOut_carry__6_i_3__12_n_0,addOut_carry__6_i_4__12_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_1__12
       (.I0(mul_intermediate__0[31]),
        .I1(mul_intermediate_0[31]),
        .O(addOut_carry__6_i_1__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_2__12
       (.I0(mul_intermediate__0[30]),
        .I1(mul_intermediate_0[30]),
        .O(addOut_carry__6_i_2__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_3__12
       (.I0(mul_intermediate__0[29]),
        .I1(mul_intermediate_0[29]),
        .O(addOut_carry__6_i_3__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_4__12
       (.I0(mul_intermediate__0[28]),
        .I1(mul_intermediate_0[28]),
        .O(addOut_carry__6_i_4__12_n_0));
  CARRY4 addOut_carry__7
       (.CI(addOut_carry__6_n_0),
        .CO({addOut_carry__7_n_0,addOut_carry__7_n_1,addOut_carry__7_n_2,addOut_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[35:32]),
        .O(\axi_rdata_reg[15] [35:32]),
        .S({addOut_carry__7_i_1__12_n_0,addOut_carry__7_i_2__12_n_0,addOut_carry__7_i_3__12_n_0,addOut_carry__7_i_4__12_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_1__12
       (.I0(mul_intermediate__0[35]),
        .I1(mul_intermediate_0[35]),
        .O(addOut_carry__7_i_1__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_2__12
       (.I0(mul_intermediate__0[34]),
        .I1(mul_intermediate_0[34]),
        .O(addOut_carry__7_i_2__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_3__12
       (.I0(mul_intermediate__0[33]),
        .I1(mul_intermediate_0[33]),
        .O(addOut_carry__7_i_3__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_4__12
       (.I0(mul_intermediate__0[32]),
        .I1(mul_intermediate_0[32]),
        .O(addOut_carry__7_i_4__12_n_0));
  CARRY4 addOut_carry__8
       (.CI(addOut_carry__7_n_0),
        .CO({addOut_carry__8_n_0,addOut_carry__8_n_1,addOut_carry__8_n_2,addOut_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[39:36]),
        .O(\axi_rdata_reg[15] [39:36]),
        .S({addOut_carry__8_i_1__12_n_0,addOut_carry__8_i_2__12_n_0,addOut_carry__8_i_3__12_n_0,addOut_carry__8_i_4__12_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_1__12
       (.I0(mul_intermediate__0[39]),
        .I1(mul_intermediate_0[39]),
        .O(addOut_carry__8_i_1__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_2__12
       (.I0(mul_intermediate__0[38]),
        .I1(mul_intermediate_0[38]),
        .O(addOut_carry__8_i_2__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_3__12
       (.I0(mul_intermediate__0[37]),
        .I1(mul_intermediate_0[37]),
        .O(addOut_carry__8_i_3__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_4__12
       (.I0(mul_intermediate__0[36]),
        .I1(mul_intermediate_0[36]),
        .O(addOut_carry__8_i_4__12_n_0));
  CARRY4 addOut_carry__9
       (.CI(addOut_carry__8_n_0),
        .CO({addOut_carry__9_n_0,addOut_carry__9_n_1,addOut_carry__9_n_2,addOut_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({mul_intermediate_0[42],DI,mul_intermediate__0[41:40]}),
        .O(\axi_rdata_reg[15] [43:40]),
        .S({S,addOut_carry__9_i_4__12_n_0,addOut_carry__9_i_5__11_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    addOut_carry__9_i_1__13
       (.I0(\axi_rdata_reg[15] [42]),
        .O(\axi_rdata_reg[15]_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__9_i_2__13
       (.I0(\axi_rdata_reg[15] [42]),
        .I1(\axi_rdata_reg[15] [43]),
        .O(\axi_rdata_reg[15]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_3__13
       (.I0(\axi_rdata_reg[15] [42]),
        .I1(mul_intermediate_3),
        .O(\axi_rdata_reg[15]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_4__12
       (.I0(mul_intermediate__0[41]),
        .I1(mul_intermediate_0[41]),
        .O(addOut_carry__9_i_4__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_5__11
       (.I0(mul_intermediate__0[40]),
        .I1(mul_intermediate_0[40]),
        .O(addOut_carry__9_i_5__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_1__12
       (.I0(mul_intermediate__0[3]),
        .I1(mul_intermediate_0[3]),
        .O(addOut_carry_i_1__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_2__12
       (.I0(mul_intermediate__0[2]),
        .I1(mul_intermediate_0[2]),
        .O(addOut_carry_i_2__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_3__12
       (.I0(mul_intermediate__0[1]),
        .I1(mul_intermediate_0[1]),
        .O(addOut_carry_i_3__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_4__12
       (.I0(mul_intermediate__0[0]),
        .I1(mul_intermediate_0[0]),
        .O(addOut_carry_i_4__12_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_intermediate
       (.A({Q[24],Q[24],Q[24],Q[24],Q[24],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_intermediate_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(coef_bus),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_intermediate_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_intermediate_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_intermediate_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_intermediate_P_UNCONNECTED[47:43],P,mul_intermediate__0}),
        .PATTERNBDETECT(NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_intermediate_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_intermediate_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "FIR_block_V2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_5
   (\axi_rdata_reg[15] ,
    \axi_rdata_reg[15]_0 ,
    S,
    \axi_rdata_reg[15]_1 ,
    \axi_rdata_reg[16] ,
    DI,
    Q,
    coef_bus,
    \Q_buf_reg[24]_0 ,
    mul_intermediate_0,
    mul_intermediate_1,
    mul_intermediate_2,
    mul_intermediate_3,
    mul_intermediate_4,
    P,
    en,
    s00_axi_aclk,
    AR);
  output [0:0]\axi_rdata_reg[15] ;
  output [46:0]\axi_rdata_reg[15]_0 ;
  output [1:0]S;
  output [3:0]\axi_rdata_reg[15]_1 ;
  output [0:0]\axi_rdata_reg[16] ;
  output [0:0]DI;
  output [24:0]Q;
  input [17:0]coef_bus;
  input [24:0]\Q_buf_reg[24]_0 ;
  input [46:0]mul_intermediate_0;
  input [0:0]mul_intermediate_1;
  input [1:0]mul_intermediate_2;
  input [3:0]mul_intermediate_3;
  input [0:0]mul_intermediate_4;
  input [0:0]P;
  input en;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]DI;
  wire [0:0]P;
  wire [24:0]Q;
  wire [24:0]\Q_buf_reg[24]_0 ;
  wire [1:0]S;
  wire addOut_carry__0_i_1__13_n_0;
  wire addOut_carry__0_i_2__13_n_0;
  wire addOut_carry__0_i_3__13_n_0;
  wire addOut_carry__0_i_4__13_n_0;
  wire addOut_carry__0_n_0;
  wire addOut_carry__0_n_1;
  wire addOut_carry__0_n_2;
  wire addOut_carry__0_n_3;
  wire addOut_carry__10_n_0;
  wire addOut_carry__10_n_1;
  wire addOut_carry__10_n_2;
  wire addOut_carry__10_n_3;
  wire addOut_carry__1_i_1__13_n_0;
  wire addOut_carry__1_i_2__13_n_0;
  wire addOut_carry__1_i_3__13_n_0;
  wire addOut_carry__1_i_4__13_n_0;
  wire addOut_carry__1_n_0;
  wire addOut_carry__1_n_1;
  wire addOut_carry__1_n_2;
  wire addOut_carry__1_n_3;
  wire addOut_carry__2_i_1__13_n_0;
  wire addOut_carry__2_i_2__13_n_0;
  wire addOut_carry__2_i_3__13_n_0;
  wire addOut_carry__2_i_4__13_n_0;
  wire addOut_carry__2_n_0;
  wire addOut_carry__2_n_1;
  wire addOut_carry__2_n_2;
  wire addOut_carry__2_n_3;
  wire addOut_carry__3_i_1__13_n_0;
  wire addOut_carry__3_i_2__13_n_0;
  wire addOut_carry__3_i_3__13_n_0;
  wire addOut_carry__3_i_4__13_n_0;
  wire addOut_carry__3_n_0;
  wire addOut_carry__3_n_1;
  wire addOut_carry__3_n_2;
  wire addOut_carry__3_n_3;
  wire addOut_carry__4_i_1__13_n_0;
  wire addOut_carry__4_i_2__13_n_0;
  wire addOut_carry__4_i_3__13_n_0;
  wire addOut_carry__4_i_4__13_n_0;
  wire addOut_carry__4_n_0;
  wire addOut_carry__4_n_1;
  wire addOut_carry__4_n_2;
  wire addOut_carry__4_n_3;
  wire addOut_carry__5_i_1__13_n_0;
  wire addOut_carry__5_i_2__13_n_0;
  wire addOut_carry__5_i_3__13_n_0;
  wire addOut_carry__5_i_4__13_n_0;
  wire addOut_carry__5_n_0;
  wire addOut_carry__5_n_1;
  wire addOut_carry__5_n_2;
  wire addOut_carry__5_n_3;
  wire addOut_carry__6_i_1__13_n_0;
  wire addOut_carry__6_i_2__13_n_0;
  wire addOut_carry__6_i_3__13_n_0;
  wire addOut_carry__6_i_4__13_n_0;
  wire addOut_carry__6_n_0;
  wire addOut_carry__6_n_1;
  wire addOut_carry__6_n_2;
  wire addOut_carry__6_n_3;
  wire addOut_carry__7_i_1__13_n_0;
  wire addOut_carry__7_i_2__13_n_0;
  wire addOut_carry__7_i_3__13_n_0;
  wire addOut_carry__7_i_4__13_n_0;
  wire addOut_carry__7_n_0;
  wire addOut_carry__7_n_1;
  wire addOut_carry__7_n_2;
  wire addOut_carry__7_n_3;
  wire addOut_carry__8_i_1__13_n_0;
  wire addOut_carry__8_i_2__13_n_0;
  wire addOut_carry__8_i_3__13_n_0;
  wire addOut_carry__8_i_4__13_n_0;
  wire addOut_carry__8_n_0;
  wire addOut_carry__8_n_1;
  wire addOut_carry__8_n_2;
  wire addOut_carry__8_n_3;
  wire addOut_carry__9_i_4__13_n_0;
  wire addOut_carry__9_i_5__12_n_0;
  wire addOut_carry__9_n_0;
  wire addOut_carry__9_n_1;
  wire addOut_carry__9_n_2;
  wire addOut_carry__9_n_3;
  wire addOut_carry_i_1__13_n_0;
  wire addOut_carry_i_2__13_n_0;
  wire addOut_carry_i_3__13_n_0;
  wire addOut_carry_i_4__13_n_0;
  wire addOut_carry_n_0;
  wire addOut_carry_n_1;
  wire addOut_carry_n_2;
  wire addOut_carry_n_3;
  wire [48:47]\add_bus[16]_53 ;
  wire [0:0]\axi_rdata_reg[15] ;
  wire [46:0]\axi_rdata_reg[15]_0 ;
  wire [3:0]\axi_rdata_reg[15]_1 ;
  wire [0:0]\axi_rdata_reg[16] ;
  wire [17:0]coef_bus;
  wire en;
  wire [46:0]mul_intermediate_0;
  wire [0:0]mul_intermediate_1;
  wire [1:0]mul_intermediate_2;
  wire [3:0]mul_intermediate_3;
  wire [0:0]mul_intermediate_4;
  wire [41:0]mul_intermediate__0;
  wire s00_axi_aclk;
  wire [3:0]NLW_addOut_carry__11_CO_UNCONNECTED;
  wire [3:1]NLW_addOut_carry__11_O_UNCONNECTED;
  wire NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_intermediate_OVERFLOW_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_intermediate_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_intermediate_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_intermediate_CARRYOUT_UNCONNECTED;
  wire [47:43]NLW_mul_intermediate_P_UNCONNECTED;
  wire [47:0]NLW_mul_intermediate_PCOUT_UNCONNECTED;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [0]),
        .Q(Q[0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [10]),
        .Q(Q[10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [11]),
        .Q(Q[11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [12]),
        .Q(Q[12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [13]),
        .Q(Q[13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [14]),
        .Q(Q[14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [15]),
        .Q(Q[15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [16]),
        .Q(Q[16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [17]),
        .Q(Q[17]));
  FDCE \Q_buf_reg[18] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [18]),
        .Q(Q[18]));
  FDCE \Q_buf_reg[19] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [19]),
        .Q(Q[19]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [1]),
        .Q(Q[1]));
  FDCE \Q_buf_reg[20] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [20]),
        .Q(Q[20]));
  FDCE \Q_buf_reg[21] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [21]),
        .Q(Q[21]));
  FDCE \Q_buf_reg[22] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [22]),
        .Q(Q[22]));
  FDCE \Q_buf_reg[23] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [23]),
        .Q(Q[23]));
  FDCE \Q_buf_reg[24] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [24]),
        .Q(Q[24]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [2]),
        .Q(Q[2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [3]),
        .Q(Q[3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [4]),
        .Q(Q[4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [5]),
        .Q(Q[5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [6]),
        .Q(Q[6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [7]),
        .Q(Q[7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [8]),
        .Q(Q[8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [9]),
        .Q(Q[9]));
  CARRY4 addOut_carry
       (.CI(1'b0),
        .CO({addOut_carry_n_0,addOut_carry_n_1,addOut_carry_n_2,addOut_carry_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[3:0]),
        .O(\axi_rdata_reg[15]_0 [3:0]),
        .S({addOut_carry_i_1__13_n_0,addOut_carry_i_2__13_n_0,addOut_carry_i_3__13_n_0,addOut_carry_i_4__13_n_0}));
  CARRY4 addOut_carry__0
       (.CI(addOut_carry_n_0),
        .CO({addOut_carry__0_n_0,addOut_carry__0_n_1,addOut_carry__0_n_2,addOut_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[7:4]),
        .O(\axi_rdata_reg[15]_0 [7:4]),
        .S({addOut_carry__0_i_1__13_n_0,addOut_carry__0_i_2__13_n_0,addOut_carry__0_i_3__13_n_0,addOut_carry__0_i_4__13_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_1__13
       (.I0(mul_intermediate__0[7]),
        .I1(mul_intermediate_0[7]),
        .O(addOut_carry__0_i_1__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_2__13
       (.I0(mul_intermediate__0[6]),
        .I1(mul_intermediate_0[6]),
        .O(addOut_carry__0_i_2__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_3__13
       (.I0(mul_intermediate__0[5]),
        .I1(mul_intermediate_0[5]),
        .O(addOut_carry__0_i_3__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_4__13
       (.I0(mul_intermediate__0[4]),
        .I1(mul_intermediate_0[4]),
        .O(addOut_carry__0_i_4__13_n_0));
  CARRY4 addOut_carry__1
       (.CI(addOut_carry__0_n_0),
        .CO({addOut_carry__1_n_0,addOut_carry__1_n_1,addOut_carry__1_n_2,addOut_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[11:8]),
        .O(\axi_rdata_reg[15]_0 [11:8]),
        .S({addOut_carry__1_i_1__13_n_0,addOut_carry__1_i_2__13_n_0,addOut_carry__1_i_3__13_n_0,addOut_carry__1_i_4__13_n_0}));
  CARRY4 addOut_carry__10
       (.CI(addOut_carry__9_n_0),
        .CO({addOut_carry__10_n_0,addOut_carry__10_n_1,addOut_carry__10_n_2,addOut_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate_0[46:43]),
        .O({\add_bus[16]_53 [47],\axi_rdata_reg[15]_0 [46:44]}),
        .S(mul_intermediate_3));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_1__12
       (.I0(\axi_rdata_reg[15]_0 [46]),
        .I1(\add_bus[16]_53 [47]),
        .O(\axi_rdata_reg[15]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_2__12
       (.I0(\axi_rdata_reg[15]_0 [45]),
        .I1(\axi_rdata_reg[15]_0 [46]),
        .O(\axi_rdata_reg[15]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_3__10
       (.I0(\axi_rdata_reg[15]_0 [44]),
        .I1(\axi_rdata_reg[15]_0 [45]),
        .O(\axi_rdata_reg[15]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_4__9
       (.I0(\axi_rdata_reg[15]_0 [43]),
        .I1(\axi_rdata_reg[15]_0 [44]),
        .O(\axi_rdata_reg[15]_1 [0]));
  CARRY4 addOut_carry__11
       (.CI(addOut_carry__10_n_0),
        .CO(NLW_addOut_carry__11_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_addOut_carry__11_O_UNCONNECTED[3:1],\add_bus[16]_53 [48]}),
        .S({1'b0,1'b0,1'b0,mul_intermediate_4}));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__11_i_1__8
       (.I0(\add_bus[16]_53 [47]),
        .I1(\add_bus[16]_53 [48]),
        .O(\axi_rdata_reg[16] ));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_1__13
       (.I0(mul_intermediate__0[11]),
        .I1(mul_intermediate_0[11]),
        .O(addOut_carry__1_i_1__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_2__13
       (.I0(mul_intermediate__0[10]),
        .I1(mul_intermediate_0[10]),
        .O(addOut_carry__1_i_2__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_3__13
       (.I0(mul_intermediate__0[9]),
        .I1(mul_intermediate_0[9]),
        .O(addOut_carry__1_i_3__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_4__13
       (.I0(mul_intermediate__0[8]),
        .I1(mul_intermediate_0[8]),
        .O(addOut_carry__1_i_4__13_n_0));
  CARRY4 addOut_carry__2
       (.CI(addOut_carry__1_n_0),
        .CO({addOut_carry__2_n_0,addOut_carry__2_n_1,addOut_carry__2_n_2,addOut_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[15:12]),
        .O(\axi_rdata_reg[15]_0 [15:12]),
        .S({addOut_carry__2_i_1__13_n_0,addOut_carry__2_i_2__13_n_0,addOut_carry__2_i_3__13_n_0,addOut_carry__2_i_4__13_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_1__13
       (.I0(mul_intermediate__0[15]),
        .I1(mul_intermediate_0[15]),
        .O(addOut_carry__2_i_1__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_2__13
       (.I0(mul_intermediate__0[14]),
        .I1(mul_intermediate_0[14]),
        .O(addOut_carry__2_i_2__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_3__13
       (.I0(mul_intermediate__0[13]),
        .I1(mul_intermediate_0[13]),
        .O(addOut_carry__2_i_3__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_4__13
       (.I0(mul_intermediate__0[12]),
        .I1(mul_intermediate_0[12]),
        .O(addOut_carry__2_i_4__13_n_0));
  CARRY4 addOut_carry__3
       (.CI(addOut_carry__2_n_0),
        .CO({addOut_carry__3_n_0,addOut_carry__3_n_1,addOut_carry__3_n_2,addOut_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[19:16]),
        .O(\axi_rdata_reg[15]_0 [19:16]),
        .S({addOut_carry__3_i_1__13_n_0,addOut_carry__3_i_2__13_n_0,addOut_carry__3_i_3__13_n_0,addOut_carry__3_i_4__13_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_1__13
       (.I0(mul_intermediate__0[19]),
        .I1(mul_intermediate_0[19]),
        .O(addOut_carry__3_i_1__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_2__13
       (.I0(mul_intermediate__0[18]),
        .I1(mul_intermediate_0[18]),
        .O(addOut_carry__3_i_2__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_3__13
       (.I0(mul_intermediate__0[17]),
        .I1(mul_intermediate_0[17]),
        .O(addOut_carry__3_i_3__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_4__13
       (.I0(mul_intermediate__0[16]),
        .I1(mul_intermediate_0[16]),
        .O(addOut_carry__3_i_4__13_n_0));
  CARRY4 addOut_carry__4
       (.CI(addOut_carry__3_n_0),
        .CO({addOut_carry__4_n_0,addOut_carry__4_n_1,addOut_carry__4_n_2,addOut_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[23:20]),
        .O(\axi_rdata_reg[15]_0 [23:20]),
        .S({addOut_carry__4_i_1__13_n_0,addOut_carry__4_i_2__13_n_0,addOut_carry__4_i_3__13_n_0,addOut_carry__4_i_4__13_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_1__13
       (.I0(mul_intermediate__0[23]),
        .I1(mul_intermediate_0[23]),
        .O(addOut_carry__4_i_1__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_2__13
       (.I0(mul_intermediate__0[22]),
        .I1(mul_intermediate_0[22]),
        .O(addOut_carry__4_i_2__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_3__13
       (.I0(mul_intermediate__0[21]),
        .I1(mul_intermediate_0[21]),
        .O(addOut_carry__4_i_3__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_4__13
       (.I0(mul_intermediate__0[20]),
        .I1(mul_intermediate_0[20]),
        .O(addOut_carry__4_i_4__13_n_0));
  CARRY4 addOut_carry__5
       (.CI(addOut_carry__4_n_0),
        .CO({addOut_carry__5_n_0,addOut_carry__5_n_1,addOut_carry__5_n_2,addOut_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[27:24]),
        .O(\axi_rdata_reg[15]_0 [27:24]),
        .S({addOut_carry__5_i_1__13_n_0,addOut_carry__5_i_2__13_n_0,addOut_carry__5_i_3__13_n_0,addOut_carry__5_i_4__13_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_1__13
       (.I0(mul_intermediate__0[27]),
        .I1(mul_intermediate_0[27]),
        .O(addOut_carry__5_i_1__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_2__13
       (.I0(mul_intermediate__0[26]),
        .I1(mul_intermediate_0[26]),
        .O(addOut_carry__5_i_2__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_3__13
       (.I0(mul_intermediate__0[25]),
        .I1(mul_intermediate_0[25]),
        .O(addOut_carry__5_i_3__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_4__13
       (.I0(mul_intermediate__0[24]),
        .I1(mul_intermediate_0[24]),
        .O(addOut_carry__5_i_4__13_n_0));
  CARRY4 addOut_carry__6
       (.CI(addOut_carry__5_n_0),
        .CO({addOut_carry__6_n_0,addOut_carry__6_n_1,addOut_carry__6_n_2,addOut_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[31:28]),
        .O(\axi_rdata_reg[15]_0 [31:28]),
        .S({addOut_carry__6_i_1__13_n_0,addOut_carry__6_i_2__13_n_0,addOut_carry__6_i_3__13_n_0,addOut_carry__6_i_4__13_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_1__13
       (.I0(mul_intermediate__0[31]),
        .I1(mul_intermediate_0[31]),
        .O(addOut_carry__6_i_1__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_2__13
       (.I0(mul_intermediate__0[30]),
        .I1(mul_intermediate_0[30]),
        .O(addOut_carry__6_i_2__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_3__13
       (.I0(mul_intermediate__0[29]),
        .I1(mul_intermediate_0[29]),
        .O(addOut_carry__6_i_3__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_4__13
       (.I0(mul_intermediate__0[28]),
        .I1(mul_intermediate_0[28]),
        .O(addOut_carry__6_i_4__13_n_0));
  CARRY4 addOut_carry__7
       (.CI(addOut_carry__6_n_0),
        .CO({addOut_carry__7_n_0,addOut_carry__7_n_1,addOut_carry__7_n_2,addOut_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[35:32]),
        .O(\axi_rdata_reg[15]_0 [35:32]),
        .S({addOut_carry__7_i_1__13_n_0,addOut_carry__7_i_2__13_n_0,addOut_carry__7_i_3__13_n_0,addOut_carry__7_i_4__13_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_1__13
       (.I0(mul_intermediate__0[35]),
        .I1(mul_intermediate_0[35]),
        .O(addOut_carry__7_i_1__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_2__13
       (.I0(mul_intermediate__0[34]),
        .I1(mul_intermediate_0[34]),
        .O(addOut_carry__7_i_2__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_3__13
       (.I0(mul_intermediate__0[33]),
        .I1(mul_intermediate_0[33]),
        .O(addOut_carry__7_i_3__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_4__13
       (.I0(mul_intermediate__0[32]),
        .I1(mul_intermediate_0[32]),
        .O(addOut_carry__7_i_4__13_n_0));
  CARRY4 addOut_carry__8
       (.CI(addOut_carry__7_n_0),
        .CO({addOut_carry__8_n_0,addOut_carry__8_n_1,addOut_carry__8_n_2,addOut_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[39:36]),
        .O(\axi_rdata_reg[15]_0 [39:36]),
        .S({addOut_carry__8_i_1__13_n_0,addOut_carry__8_i_2__13_n_0,addOut_carry__8_i_3__13_n_0,addOut_carry__8_i_4__13_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_1__13
       (.I0(mul_intermediate__0[39]),
        .I1(mul_intermediate_0[39]),
        .O(addOut_carry__8_i_1__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_2__13
       (.I0(mul_intermediate__0[38]),
        .I1(mul_intermediate_0[38]),
        .O(addOut_carry__8_i_2__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_3__13
       (.I0(mul_intermediate__0[37]),
        .I1(mul_intermediate_0[37]),
        .O(addOut_carry__8_i_3__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_4__13
       (.I0(mul_intermediate__0[36]),
        .I1(mul_intermediate_0[36]),
        .O(addOut_carry__8_i_4__13_n_0));
  CARRY4 addOut_carry__9
       (.CI(addOut_carry__8_n_0),
        .CO({addOut_carry__9_n_0,addOut_carry__9_n_1,addOut_carry__9_n_2,addOut_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({mul_intermediate_0[42],mul_intermediate_1,mul_intermediate__0[41:40]}),
        .O(\axi_rdata_reg[15]_0 [43:40]),
        .S({mul_intermediate_2,addOut_carry__9_i_4__13_n_0,addOut_carry__9_i_5__12_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    addOut_carry__9_i_1__14
       (.I0(\axi_rdata_reg[15]_0 [42]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__9_i_2__14
       (.I0(\axi_rdata_reg[15]_0 [42]),
        .I1(\axi_rdata_reg[15]_0 [43]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_3__14
       (.I0(\axi_rdata_reg[15]_0 [42]),
        .I1(P),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_4__13
       (.I0(mul_intermediate__0[41]),
        .I1(mul_intermediate_0[41]),
        .O(addOut_carry__9_i_4__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_5__12
       (.I0(mul_intermediate__0[40]),
        .I1(mul_intermediate_0[40]),
        .O(addOut_carry__9_i_5__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_1__13
       (.I0(mul_intermediate__0[3]),
        .I1(mul_intermediate_0[3]),
        .O(addOut_carry_i_1__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_2__13
       (.I0(mul_intermediate__0[2]),
        .I1(mul_intermediate_0[2]),
        .O(addOut_carry_i_2__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_3__13
       (.I0(mul_intermediate__0[1]),
        .I1(mul_intermediate_0[1]),
        .O(addOut_carry_i_3__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_4__13
       (.I0(mul_intermediate__0[0]),
        .I1(mul_intermediate_0[0]),
        .O(addOut_carry_i_4__13_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_intermediate
       (.A({\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_intermediate_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(coef_bus),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_intermediate_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_intermediate_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_intermediate_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_intermediate_P_UNCONNECTED[47:43],\axi_rdata_reg[15] ,mul_intermediate__0}),
        .PATTERNBDETECT(NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_intermediate_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_intermediate_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "FIR_block_V2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_6
   (P,
    \axi_rdata_reg[15] ,
    \axi_rdata_reg[15]_0 ,
    \axi_rdata_reg[15]_1 ,
    \axi_rdata_reg[16] ,
    \axi_rdata_reg[15]_2 ,
    \Q_buf_reg[24]_0 ,
    coef_bus,
    Q,
    mul_intermediate_0,
    DI,
    S,
    mul_intermediate_1,
    mul_intermediate_2,
    mul_intermediate_3,
    en,
    s00_axi_aclk,
    AR);
  output [0:0]P;
  output [46:0]\axi_rdata_reg[15] ;
  output [1:0]\axi_rdata_reg[15]_0 ;
  output [3:0]\axi_rdata_reg[15]_1 ;
  output [0:0]\axi_rdata_reg[16] ;
  output [0:0]\axi_rdata_reg[15]_2 ;
  output [24:0]\Q_buf_reg[24]_0 ;
  input [17:0]coef_bus;
  input [24:0]Q;
  input [46:0]mul_intermediate_0;
  input [0:0]DI;
  input [1:0]S;
  input [3:0]mul_intermediate_1;
  input [0:0]mul_intermediate_2;
  input [0:0]mul_intermediate_3;
  input en;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]DI;
  wire [0:0]P;
  wire [24:0]Q;
  wire [24:0]\Q_buf_reg[24]_0 ;
  wire [1:0]S;
  wire addOut_carry__0_i_1__14_n_0;
  wire addOut_carry__0_i_2__14_n_0;
  wire addOut_carry__0_i_3__14_n_0;
  wire addOut_carry__0_i_4__14_n_0;
  wire addOut_carry__0_n_0;
  wire addOut_carry__0_n_1;
  wire addOut_carry__0_n_2;
  wire addOut_carry__0_n_3;
  wire addOut_carry__10_n_0;
  wire addOut_carry__10_n_1;
  wire addOut_carry__10_n_2;
  wire addOut_carry__10_n_3;
  wire addOut_carry__1_i_1__14_n_0;
  wire addOut_carry__1_i_2__14_n_0;
  wire addOut_carry__1_i_3__14_n_0;
  wire addOut_carry__1_i_4__14_n_0;
  wire addOut_carry__1_n_0;
  wire addOut_carry__1_n_1;
  wire addOut_carry__1_n_2;
  wire addOut_carry__1_n_3;
  wire addOut_carry__2_i_1__14_n_0;
  wire addOut_carry__2_i_2__14_n_0;
  wire addOut_carry__2_i_3__14_n_0;
  wire addOut_carry__2_i_4__14_n_0;
  wire addOut_carry__2_n_0;
  wire addOut_carry__2_n_1;
  wire addOut_carry__2_n_2;
  wire addOut_carry__2_n_3;
  wire addOut_carry__3_i_1__14_n_0;
  wire addOut_carry__3_i_2__14_n_0;
  wire addOut_carry__3_i_3__14_n_0;
  wire addOut_carry__3_i_4__14_n_0;
  wire addOut_carry__3_n_0;
  wire addOut_carry__3_n_1;
  wire addOut_carry__3_n_2;
  wire addOut_carry__3_n_3;
  wire addOut_carry__4_i_1__14_n_0;
  wire addOut_carry__4_i_2__14_n_0;
  wire addOut_carry__4_i_3__14_n_0;
  wire addOut_carry__4_i_4__14_n_0;
  wire addOut_carry__4_n_0;
  wire addOut_carry__4_n_1;
  wire addOut_carry__4_n_2;
  wire addOut_carry__4_n_3;
  wire addOut_carry__5_i_1__14_n_0;
  wire addOut_carry__5_i_2__14_n_0;
  wire addOut_carry__5_i_3__14_n_0;
  wire addOut_carry__5_i_4__14_n_0;
  wire addOut_carry__5_n_0;
  wire addOut_carry__5_n_1;
  wire addOut_carry__5_n_2;
  wire addOut_carry__5_n_3;
  wire addOut_carry__6_i_1__14_n_0;
  wire addOut_carry__6_i_2__14_n_0;
  wire addOut_carry__6_i_3__14_n_0;
  wire addOut_carry__6_i_4__14_n_0;
  wire addOut_carry__6_n_0;
  wire addOut_carry__6_n_1;
  wire addOut_carry__6_n_2;
  wire addOut_carry__6_n_3;
  wire addOut_carry__7_i_1__14_n_0;
  wire addOut_carry__7_i_2__14_n_0;
  wire addOut_carry__7_i_3__14_n_0;
  wire addOut_carry__7_i_4__14_n_0;
  wire addOut_carry__7_n_0;
  wire addOut_carry__7_n_1;
  wire addOut_carry__7_n_2;
  wire addOut_carry__7_n_3;
  wire addOut_carry__8_i_1__14_n_0;
  wire addOut_carry__8_i_2__14_n_0;
  wire addOut_carry__8_i_3__14_n_0;
  wire addOut_carry__8_i_4__14_n_0;
  wire addOut_carry__8_n_0;
  wire addOut_carry__8_n_1;
  wire addOut_carry__8_n_2;
  wire addOut_carry__8_n_3;
  wire addOut_carry__9_i_4__14_n_0;
  wire addOut_carry__9_i_5__13_n_0;
  wire addOut_carry__9_n_0;
  wire addOut_carry__9_n_1;
  wire addOut_carry__9_n_2;
  wire addOut_carry__9_n_3;
  wire addOut_carry_i_1__14_n_0;
  wire addOut_carry_i_2__14_n_0;
  wire addOut_carry_i_3__14_n_0;
  wire addOut_carry_i_4__14_n_0;
  wire addOut_carry_n_0;
  wire addOut_carry_n_1;
  wire addOut_carry_n_2;
  wire addOut_carry_n_3;
  wire [48:47]\add_bus[17]_54 ;
  wire [46:0]\axi_rdata_reg[15] ;
  wire [1:0]\axi_rdata_reg[15]_0 ;
  wire [3:0]\axi_rdata_reg[15]_1 ;
  wire [0:0]\axi_rdata_reg[15]_2 ;
  wire [0:0]\axi_rdata_reg[16] ;
  wire [17:0]coef_bus;
  wire en;
  wire [46:0]mul_intermediate_0;
  wire [3:0]mul_intermediate_1;
  wire [0:0]mul_intermediate_2;
  wire [0:0]mul_intermediate_3;
  wire [41:0]mul_intermediate__0;
  wire s00_axi_aclk;
  wire [3:0]NLW_addOut_carry__11_CO_UNCONNECTED;
  wire [3:1]NLW_addOut_carry__11_O_UNCONNECTED;
  wire NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_intermediate_OVERFLOW_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_intermediate_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_intermediate_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_intermediate_CARRYOUT_UNCONNECTED;
  wire [47:43]NLW_mul_intermediate_P_UNCONNECTED;
  wire [47:0]NLW_mul_intermediate_PCOUT_UNCONNECTED;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[0]),
        .Q(\Q_buf_reg[24]_0 [0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[10]),
        .Q(\Q_buf_reg[24]_0 [10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[11]),
        .Q(\Q_buf_reg[24]_0 [11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[12]),
        .Q(\Q_buf_reg[24]_0 [12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[13]),
        .Q(\Q_buf_reg[24]_0 [13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[14]),
        .Q(\Q_buf_reg[24]_0 [14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[15]),
        .Q(\Q_buf_reg[24]_0 [15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[16]),
        .Q(\Q_buf_reg[24]_0 [16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[17]),
        .Q(\Q_buf_reg[24]_0 [17]));
  FDCE \Q_buf_reg[18] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[18]),
        .Q(\Q_buf_reg[24]_0 [18]));
  FDCE \Q_buf_reg[19] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[19]),
        .Q(\Q_buf_reg[24]_0 [19]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[1]),
        .Q(\Q_buf_reg[24]_0 [1]));
  FDCE \Q_buf_reg[20] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[20]),
        .Q(\Q_buf_reg[24]_0 [20]));
  FDCE \Q_buf_reg[21] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[21]),
        .Q(\Q_buf_reg[24]_0 [21]));
  FDCE \Q_buf_reg[22] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[22]),
        .Q(\Q_buf_reg[24]_0 [22]));
  FDCE \Q_buf_reg[23] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[23]),
        .Q(\Q_buf_reg[24]_0 [23]));
  FDCE \Q_buf_reg[24] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[24]),
        .Q(\Q_buf_reg[24]_0 [24]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[2]),
        .Q(\Q_buf_reg[24]_0 [2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[3]),
        .Q(\Q_buf_reg[24]_0 [3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[4]),
        .Q(\Q_buf_reg[24]_0 [4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[5]),
        .Q(\Q_buf_reg[24]_0 [5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[6]),
        .Q(\Q_buf_reg[24]_0 [6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[7]),
        .Q(\Q_buf_reg[24]_0 [7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[8]),
        .Q(\Q_buf_reg[24]_0 [8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[9]),
        .Q(\Q_buf_reg[24]_0 [9]));
  CARRY4 addOut_carry
       (.CI(1'b0),
        .CO({addOut_carry_n_0,addOut_carry_n_1,addOut_carry_n_2,addOut_carry_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[3:0]),
        .O(\axi_rdata_reg[15] [3:0]),
        .S({addOut_carry_i_1__14_n_0,addOut_carry_i_2__14_n_0,addOut_carry_i_3__14_n_0,addOut_carry_i_4__14_n_0}));
  CARRY4 addOut_carry__0
       (.CI(addOut_carry_n_0),
        .CO({addOut_carry__0_n_0,addOut_carry__0_n_1,addOut_carry__0_n_2,addOut_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[7:4]),
        .O(\axi_rdata_reg[15] [7:4]),
        .S({addOut_carry__0_i_1__14_n_0,addOut_carry__0_i_2__14_n_0,addOut_carry__0_i_3__14_n_0,addOut_carry__0_i_4__14_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_1__14
       (.I0(mul_intermediate__0[7]),
        .I1(mul_intermediate_0[7]),
        .O(addOut_carry__0_i_1__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_2__14
       (.I0(mul_intermediate__0[6]),
        .I1(mul_intermediate_0[6]),
        .O(addOut_carry__0_i_2__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_3__14
       (.I0(mul_intermediate__0[5]),
        .I1(mul_intermediate_0[5]),
        .O(addOut_carry__0_i_3__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_4__14
       (.I0(mul_intermediate__0[4]),
        .I1(mul_intermediate_0[4]),
        .O(addOut_carry__0_i_4__14_n_0));
  CARRY4 addOut_carry__1
       (.CI(addOut_carry__0_n_0),
        .CO({addOut_carry__1_n_0,addOut_carry__1_n_1,addOut_carry__1_n_2,addOut_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[11:8]),
        .O(\axi_rdata_reg[15] [11:8]),
        .S({addOut_carry__1_i_1__14_n_0,addOut_carry__1_i_2__14_n_0,addOut_carry__1_i_3__14_n_0,addOut_carry__1_i_4__14_n_0}));
  CARRY4 addOut_carry__10
       (.CI(addOut_carry__9_n_0),
        .CO({addOut_carry__10_n_0,addOut_carry__10_n_1,addOut_carry__10_n_2,addOut_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate_0[46:43]),
        .O({\add_bus[17]_54 [47],\axi_rdata_reg[15] [46:44]}),
        .S(mul_intermediate_1));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_1__13
       (.I0(\axi_rdata_reg[15] [46]),
        .I1(\add_bus[17]_54 [47]),
        .O(\axi_rdata_reg[15]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_2__13
       (.I0(\axi_rdata_reg[15] [45]),
        .I1(\axi_rdata_reg[15] [46]),
        .O(\axi_rdata_reg[15]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_3__11
       (.I0(\axi_rdata_reg[15] [44]),
        .I1(\axi_rdata_reg[15] [45]),
        .O(\axi_rdata_reg[15]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_4__10
       (.I0(\axi_rdata_reg[15] [43]),
        .I1(\axi_rdata_reg[15] [44]),
        .O(\axi_rdata_reg[15]_1 [0]));
  CARRY4 addOut_carry__11
       (.CI(addOut_carry__10_n_0),
        .CO(NLW_addOut_carry__11_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_addOut_carry__11_O_UNCONNECTED[3:1],\add_bus[17]_54 [48]}),
        .S({1'b0,1'b0,1'b0,mul_intermediate_2}));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__11_i_1__9
       (.I0(\add_bus[17]_54 [47]),
        .I1(\add_bus[17]_54 [48]),
        .O(\axi_rdata_reg[16] ));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_1__14
       (.I0(mul_intermediate__0[11]),
        .I1(mul_intermediate_0[11]),
        .O(addOut_carry__1_i_1__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_2__14
       (.I0(mul_intermediate__0[10]),
        .I1(mul_intermediate_0[10]),
        .O(addOut_carry__1_i_2__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_3__14
       (.I0(mul_intermediate__0[9]),
        .I1(mul_intermediate_0[9]),
        .O(addOut_carry__1_i_3__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_4__14
       (.I0(mul_intermediate__0[8]),
        .I1(mul_intermediate_0[8]),
        .O(addOut_carry__1_i_4__14_n_0));
  CARRY4 addOut_carry__2
       (.CI(addOut_carry__1_n_0),
        .CO({addOut_carry__2_n_0,addOut_carry__2_n_1,addOut_carry__2_n_2,addOut_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[15:12]),
        .O(\axi_rdata_reg[15] [15:12]),
        .S({addOut_carry__2_i_1__14_n_0,addOut_carry__2_i_2__14_n_0,addOut_carry__2_i_3__14_n_0,addOut_carry__2_i_4__14_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_1__14
       (.I0(mul_intermediate__0[15]),
        .I1(mul_intermediate_0[15]),
        .O(addOut_carry__2_i_1__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_2__14
       (.I0(mul_intermediate__0[14]),
        .I1(mul_intermediate_0[14]),
        .O(addOut_carry__2_i_2__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_3__14
       (.I0(mul_intermediate__0[13]),
        .I1(mul_intermediate_0[13]),
        .O(addOut_carry__2_i_3__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_4__14
       (.I0(mul_intermediate__0[12]),
        .I1(mul_intermediate_0[12]),
        .O(addOut_carry__2_i_4__14_n_0));
  CARRY4 addOut_carry__3
       (.CI(addOut_carry__2_n_0),
        .CO({addOut_carry__3_n_0,addOut_carry__3_n_1,addOut_carry__3_n_2,addOut_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[19:16]),
        .O(\axi_rdata_reg[15] [19:16]),
        .S({addOut_carry__3_i_1__14_n_0,addOut_carry__3_i_2__14_n_0,addOut_carry__3_i_3__14_n_0,addOut_carry__3_i_4__14_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_1__14
       (.I0(mul_intermediate__0[19]),
        .I1(mul_intermediate_0[19]),
        .O(addOut_carry__3_i_1__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_2__14
       (.I0(mul_intermediate__0[18]),
        .I1(mul_intermediate_0[18]),
        .O(addOut_carry__3_i_2__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_3__14
       (.I0(mul_intermediate__0[17]),
        .I1(mul_intermediate_0[17]),
        .O(addOut_carry__3_i_3__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_4__14
       (.I0(mul_intermediate__0[16]),
        .I1(mul_intermediate_0[16]),
        .O(addOut_carry__3_i_4__14_n_0));
  CARRY4 addOut_carry__4
       (.CI(addOut_carry__3_n_0),
        .CO({addOut_carry__4_n_0,addOut_carry__4_n_1,addOut_carry__4_n_2,addOut_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[23:20]),
        .O(\axi_rdata_reg[15] [23:20]),
        .S({addOut_carry__4_i_1__14_n_0,addOut_carry__4_i_2__14_n_0,addOut_carry__4_i_3__14_n_0,addOut_carry__4_i_4__14_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_1__14
       (.I0(mul_intermediate__0[23]),
        .I1(mul_intermediate_0[23]),
        .O(addOut_carry__4_i_1__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_2__14
       (.I0(mul_intermediate__0[22]),
        .I1(mul_intermediate_0[22]),
        .O(addOut_carry__4_i_2__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_3__14
       (.I0(mul_intermediate__0[21]),
        .I1(mul_intermediate_0[21]),
        .O(addOut_carry__4_i_3__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_4__14
       (.I0(mul_intermediate__0[20]),
        .I1(mul_intermediate_0[20]),
        .O(addOut_carry__4_i_4__14_n_0));
  CARRY4 addOut_carry__5
       (.CI(addOut_carry__4_n_0),
        .CO({addOut_carry__5_n_0,addOut_carry__5_n_1,addOut_carry__5_n_2,addOut_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[27:24]),
        .O(\axi_rdata_reg[15] [27:24]),
        .S({addOut_carry__5_i_1__14_n_0,addOut_carry__5_i_2__14_n_0,addOut_carry__5_i_3__14_n_0,addOut_carry__5_i_4__14_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_1__14
       (.I0(mul_intermediate__0[27]),
        .I1(mul_intermediate_0[27]),
        .O(addOut_carry__5_i_1__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_2__14
       (.I0(mul_intermediate__0[26]),
        .I1(mul_intermediate_0[26]),
        .O(addOut_carry__5_i_2__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_3__14
       (.I0(mul_intermediate__0[25]),
        .I1(mul_intermediate_0[25]),
        .O(addOut_carry__5_i_3__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_4__14
       (.I0(mul_intermediate__0[24]),
        .I1(mul_intermediate_0[24]),
        .O(addOut_carry__5_i_4__14_n_0));
  CARRY4 addOut_carry__6
       (.CI(addOut_carry__5_n_0),
        .CO({addOut_carry__6_n_0,addOut_carry__6_n_1,addOut_carry__6_n_2,addOut_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[31:28]),
        .O(\axi_rdata_reg[15] [31:28]),
        .S({addOut_carry__6_i_1__14_n_0,addOut_carry__6_i_2__14_n_0,addOut_carry__6_i_3__14_n_0,addOut_carry__6_i_4__14_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_1__14
       (.I0(mul_intermediate__0[31]),
        .I1(mul_intermediate_0[31]),
        .O(addOut_carry__6_i_1__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_2__14
       (.I0(mul_intermediate__0[30]),
        .I1(mul_intermediate_0[30]),
        .O(addOut_carry__6_i_2__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_3__14
       (.I0(mul_intermediate__0[29]),
        .I1(mul_intermediate_0[29]),
        .O(addOut_carry__6_i_3__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_4__14
       (.I0(mul_intermediate__0[28]),
        .I1(mul_intermediate_0[28]),
        .O(addOut_carry__6_i_4__14_n_0));
  CARRY4 addOut_carry__7
       (.CI(addOut_carry__6_n_0),
        .CO({addOut_carry__7_n_0,addOut_carry__7_n_1,addOut_carry__7_n_2,addOut_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[35:32]),
        .O(\axi_rdata_reg[15] [35:32]),
        .S({addOut_carry__7_i_1__14_n_0,addOut_carry__7_i_2__14_n_0,addOut_carry__7_i_3__14_n_0,addOut_carry__7_i_4__14_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_1__14
       (.I0(mul_intermediate__0[35]),
        .I1(mul_intermediate_0[35]),
        .O(addOut_carry__7_i_1__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_2__14
       (.I0(mul_intermediate__0[34]),
        .I1(mul_intermediate_0[34]),
        .O(addOut_carry__7_i_2__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_3__14
       (.I0(mul_intermediate__0[33]),
        .I1(mul_intermediate_0[33]),
        .O(addOut_carry__7_i_3__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_4__14
       (.I0(mul_intermediate__0[32]),
        .I1(mul_intermediate_0[32]),
        .O(addOut_carry__7_i_4__14_n_0));
  CARRY4 addOut_carry__8
       (.CI(addOut_carry__7_n_0),
        .CO({addOut_carry__8_n_0,addOut_carry__8_n_1,addOut_carry__8_n_2,addOut_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[39:36]),
        .O(\axi_rdata_reg[15] [39:36]),
        .S({addOut_carry__8_i_1__14_n_0,addOut_carry__8_i_2__14_n_0,addOut_carry__8_i_3__14_n_0,addOut_carry__8_i_4__14_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_1__14
       (.I0(mul_intermediate__0[39]),
        .I1(mul_intermediate_0[39]),
        .O(addOut_carry__8_i_1__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_2__14
       (.I0(mul_intermediate__0[38]),
        .I1(mul_intermediate_0[38]),
        .O(addOut_carry__8_i_2__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_3__14
       (.I0(mul_intermediate__0[37]),
        .I1(mul_intermediate_0[37]),
        .O(addOut_carry__8_i_3__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_4__14
       (.I0(mul_intermediate__0[36]),
        .I1(mul_intermediate_0[36]),
        .O(addOut_carry__8_i_4__14_n_0));
  CARRY4 addOut_carry__9
       (.CI(addOut_carry__8_n_0),
        .CO({addOut_carry__9_n_0,addOut_carry__9_n_1,addOut_carry__9_n_2,addOut_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({mul_intermediate_0[42],DI,mul_intermediate__0[41:40]}),
        .O(\axi_rdata_reg[15] [43:40]),
        .S({S,addOut_carry__9_i_4__14_n_0,addOut_carry__9_i_5__13_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    addOut_carry__9_i_1__15
       (.I0(\axi_rdata_reg[15] [42]),
        .O(\axi_rdata_reg[15]_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__9_i_2__15
       (.I0(\axi_rdata_reg[15] [42]),
        .I1(\axi_rdata_reg[15] [43]),
        .O(\axi_rdata_reg[15]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_3__15
       (.I0(\axi_rdata_reg[15] [42]),
        .I1(mul_intermediate_3),
        .O(\axi_rdata_reg[15]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_4__14
       (.I0(mul_intermediate__0[41]),
        .I1(mul_intermediate_0[41]),
        .O(addOut_carry__9_i_4__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_5__13
       (.I0(mul_intermediate__0[40]),
        .I1(mul_intermediate_0[40]),
        .O(addOut_carry__9_i_5__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_1__14
       (.I0(mul_intermediate__0[3]),
        .I1(mul_intermediate_0[3]),
        .O(addOut_carry_i_1__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_2__14
       (.I0(mul_intermediate__0[2]),
        .I1(mul_intermediate_0[2]),
        .O(addOut_carry_i_2__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_3__14
       (.I0(mul_intermediate__0[1]),
        .I1(mul_intermediate_0[1]),
        .O(addOut_carry_i_3__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_4__14
       (.I0(mul_intermediate__0[0]),
        .I1(mul_intermediate_0[0]),
        .O(addOut_carry_i_4__14_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_intermediate
       (.A({Q[24],Q[24],Q[24],Q[24],Q[24],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_intermediate_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(coef_bus),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_intermediate_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_intermediate_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_intermediate_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_intermediate_P_UNCONNECTED[47:43],P,mul_intermediate__0}),
        .PATTERNBDETECT(NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_intermediate_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_intermediate_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "FIR_block_V2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_7
   (\axi_rdata_reg[15] ,
    \axi_rdata_reg[15]_0 ,
    S,
    \axi_rdata_reg[15]_1 ,
    \axi_rdata_reg[16] ,
    DI,
    Q,
    coef_bus,
    \Q_buf_reg[24]_0 ,
    mul_intermediate_0,
    mul_intermediate_1,
    mul_intermediate_2,
    mul_intermediate_3,
    mul_intermediate_4,
    P,
    en,
    s00_axi_aclk,
    AR);
  output [0:0]\axi_rdata_reg[15] ;
  output [46:0]\axi_rdata_reg[15]_0 ;
  output [1:0]S;
  output [3:0]\axi_rdata_reg[15]_1 ;
  output [0:0]\axi_rdata_reg[16] ;
  output [0:0]DI;
  output [24:0]Q;
  input [17:0]coef_bus;
  input [24:0]\Q_buf_reg[24]_0 ;
  input [46:0]mul_intermediate_0;
  input [0:0]mul_intermediate_1;
  input [1:0]mul_intermediate_2;
  input [3:0]mul_intermediate_3;
  input [0:0]mul_intermediate_4;
  input [0:0]P;
  input en;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]DI;
  wire [0:0]P;
  wire [24:0]Q;
  wire [24:0]\Q_buf_reg[24]_0 ;
  wire [1:0]S;
  wire addOut_carry__0_i_1__15_n_0;
  wire addOut_carry__0_i_2__15_n_0;
  wire addOut_carry__0_i_3__15_n_0;
  wire addOut_carry__0_i_4__15_n_0;
  wire addOut_carry__0_n_0;
  wire addOut_carry__0_n_1;
  wire addOut_carry__0_n_2;
  wire addOut_carry__0_n_3;
  wire addOut_carry__10_n_0;
  wire addOut_carry__10_n_1;
  wire addOut_carry__10_n_2;
  wire addOut_carry__10_n_3;
  wire addOut_carry__1_i_1__15_n_0;
  wire addOut_carry__1_i_2__15_n_0;
  wire addOut_carry__1_i_3__15_n_0;
  wire addOut_carry__1_i_4__15_n_0;
  wire addOut_carry__1_n_0;
  wire addOut_carry__1_n_1;
  wire addOut_carry__1_n_2;
  wire addOut_carry__1_n_3;
  wire addOut_carry__2_i_1__15_n_0;
  wire addOut_carry__2_i_2__15_n_0;
  wire addOut_carry__2_i_3__15_n_0;
  wire addOut_carry__2_i_4__15_n_0;
  wire addOut_carry__2_n_0;
  wire addOut_carry__2_n_1;
  wire addOut_carry__2_n_2;
  wire addOut_carry__2_n_3;
  wire addOut_carry__3_i_1__15_n_0;
  wire addOut_carry__3_i_2__15_n_0;
  wire addOut_carry__3_i_3__15_n_0;
  wire addOut_carry__3_i_4__15_n_0;
  wire addOut_carry__3_n_0;
  wire addOut_carry__3_n_1;
  wire addOut_carry__3_n_2;
  wire addOut_carry__3_n_3;
  wire addOut_carry__4_i_1__15_n_0;
  wire addOut_carry__4_i_2__15_n_0;
  wire addOut_carry__4_i_3__15_n_0;
  wire addOut_carry__4_i_4__15_n_0;
  wire addOut_carry__4_n_0;
  wire addOut_carry__4_n_1;
  wire addOut_carry__4_n_2;
  wire addOut_carry__4_n_3;
  wire addOut_carry__5_i_1__15_n_0;
  wire addOut_carry__5_i_2__15_n_0;
  wire addOut_carry__5_i_3__15_n_0;
  wire addOut_carry__5_i_4__15_n_0;
  wire addOut_carry__5_n_0;
  wire addOut_carry__5_n_1;
  wire addOut_carry__5_n_2;
  wire addOut_carry__5_n_3;
  wire addOut_carry__6_i_1__15_n_0;
  wire addOut_carry__6_i_2__15_n_0;
  wire addOut_carry__6_i_3__15_n_0;
  wire addOut_carry__6_i_4__15_n_0;
  wire addOut_carry__6_n_0;
  wire addOut_carry__6_n_1;
  wire addOut_carry__6_n_2;
  wire addOut_carry__6_n_3;
  wire addOut_carry__7_i_1__15_n_0;
  wire addOut_carry__7_i_2__15_n_0;
  wire addOut_carry__7_i_3__15_n_0;
  wire addOut_carry__7_i_4__15_n_0;
  wire addOut_carry__7_n_0;
  wire addOut_carry__7_n_1;
  wire addOut_carry__7_n_2;
  wire addOut_carry__7_n_3;
  wire addOut_carry__8_i_1__15_n_0;
  wire addOut_carry__8_i_2__15_n_0;
  wire addOut_carry__8_i_3__15_n_0;
  wire addOut_carry__8_i_4__15_n_0;
  wire addOut_carry__8_n_0;
  wire addOut_carry__8_n_1;
  wire addOut_carry__8_n_2;
  wire addOut_carry__8_n_3;
  wire addOut_carry__9_i_4__15_n_0;
  wire addOut_carry__9_i_5__14_n_0;
  wire addOut_carry__9_n_0;
  wire addOut_carry__9_n_1;
  wire addOut_carry__9_n_2;
  wire addOut_carry__9_n_3;
  wire addOut_carry_i_1__15_n_0;
  wire addOut_carry_i_2__15_n_0;
  wire addOut_carry_i_3__15_n_0;
  wire addOut_carry_i_4__15_n_0;
  wire addOut_carry_n_0;
  wire addOut_carry_n_1;
  wire addOut_carry_n_2;
  wire addOut_carry_n_3;
  wire [48:47]\add_bus[18]_55 ;
  wire [0:0]\axi_rdata_reg[15] ;
  wire [46:0]\axi_rdata_reg[15]_0 ;
  wire [3:0]\axi_rdata_reg[15]_1 ;
  wire [0:0]\axi_rdata_reg[16] ;
  wire [17:0]coef_bus;
  wire en;
  wire [46:0]mul_intermediate_0;
  wire [0:0]mul_intermediate_1;
  wire [1:0]mul_intermediate_2;
  wire [3:0]mul_intermediate_3;
  wire [0:0]mul_intermediate_4;
  wire [41:0]mul_intermediate__0;
  wire s00_axi_aclk;
  wire [3:0]NLW_addOut_carry__11_CO_UNCONNECTED;
  wire [3:1]NLW_addOut_carry__11_O_UNCONNECTED;
  wire NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_intermediate_OVERFLOW_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_intermediate_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_intermediate_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_intermediate_CARRYOUT_UNCONNECTED;
  wire [47:43]NLW_mul_intermediate_P_UNCONNECTED;
  wire [47:0]NLW_mul_intermediate_PCOUT_UNCONNECTED;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [0]),
        .Q(Q[0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [10]),
        .Q(Q[10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [11]),
        .Q(Q[11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [12]),
        .Q(Q[12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [13]),
        .Q(Q[13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [14]),
        .Q(Q[14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [15]),
        .Q(Q[15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [16]),
        .Q(Q[16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [17]),
        .Q(Q[17]));
  FDCE \Q_buf_reg[18] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [18]),
        .Q(Q[18]));
  FDCE \Q_buf_reg[19] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [19]),
        .Q(Q[19]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [1]),
        .Q(Q[1]));
  FDCE \Q_buf_reg[20] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [20]),
        .Q(Q[20]));
  FDCE \Q_buf_reg[21] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [21]),
        .Q(Q[21]));
  FDCE \Q_buf_reg[22] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [22]),
        .Q(Q[22]));
  FDCE \Q_buf_reg[23] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [23]),
        .Q(Q[23]));
  FDCE \Q_buf_reg[24] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [24]),
        .Q(Q[24]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [2]),
        .Q(Q[2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [3]),
        .Q(Q[3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [4]),
        .Q(Q[4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [5]),
        .Q(Q[5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [6]),
        .Q(Q[6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [7]),
        .Q(Q[7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [8]),
        .Q(Q[8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [9]),
        .Q(Q[9]));
  CARRY4 addOut_carry
       (.CI(1'b0),
        .CO({addOut_carry_n_0,addOut_carry_n_1,addOut_carry_n_2,addOut_carry_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[3:0]),
        .O(\axi_rdata_reg[15]_0 [3:0]),
        .S({addOut_carry_i_1__15_n_0,addOut_carry_i_2__15_n_0,addOut_carry_i_3__15_n_0,addOut_carry_i_4__15_n_0}));
  CARRY4 addOut_carry__0
       (.CI(addOut_carry_n_0),
        .CO({addOut_carry__0_n_0,addOut_carry__0_n_1,addOut_carry__0_n_2,addOut_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[7:4]),
        .O(\axi_rdata_reg[15]_0 [7:4]),
        .S({addOut_carry__0_i_1__15_n_0,addOut_carry__0_i_2__15_n_0,addOut_carry__0_i_3__15_n_0,addOut_carry__0_i_4__15_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_1__15
       (.I0(mul_intermediate__0[7]),
        .I1(mul_intermediate_0[7]),
        .O(addOut_carry__0_i_1__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_2__15
       (.I0(mul_intermediate__0[6]),
        .I1(mul_intermediate_0[6]),
        .O(addOut_carry__0_i_2__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_3__15
       (.I0(mul_intermediate__0[5]),
        .I1(mul_intermediate_0[5]),
        .O(addOut_carry__0_i_3__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_4__15
       (.I0(mul_intermediate__0[4]),
        .I1(mul_intermediate_0[4]),
        .O(addOut_carry__0_i_4__15_n_0));
  CARRY4 addOut_carry__1
       (.CI(addOut_carry__0_n_0),
        .CO({addOut_carry__1_n_0,addOut_carry__1_n_1,addOut_carry__1_n_2,addOut_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[11:8]),
        .O(\axi_rdata_reg[15]_0 [11:8]),
        .S({addOut_carry__1_i_1__15_n_0,addOut_carry__1_i_2__15_n_0,addOut_carry__1_i_3__15_n_0,addOut_carry__1_i_4__15_n_0}));
  CARRY4 addOut_carry__10
       (.CI(addOut_carry__9_n_0),
        .CO({addOut_carry__10_n_0,addOut_carry__10_n_1,addOut_carry__10_n_2,addOut_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate_0[46:43]),
        .O({\add_bus[18]_55 [47],\axi_rdata_reg[15]_0 [46:44]}),
        .S(mul_intermediate_3));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_1__14
       (.I0(\axi_rdata_reg[15]_0 [46]),
        .I1(\add_bus[18]_55 [47]),
        .O(\axi_rdata_reg[15]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_2__14
       (.I0(\axi_rdata_reg[15]_0 [45]),
        .I1(\axi_rdata_reg[15]_0 [46]),
        .O(\axi_rdata_reg[15]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_3__12
       (.I0(\axi_rdata_reg[15]_0 [44]),
        .I1(\axi_rdata_reg[15]_0 [45]),
        .O(\axi_rdata_reg[15]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_4__11
       (.I0(\axi_rdata_reg[15]_0 [43]),
        .I1(\axi_rdata_reg[15]_0 [44]),
        .O(\axi_rdata_reg[15]_1 [0]));
  CARRY4 addOut_carry__11
       (.CI(addOut_carry__10_n_0),
        .CO(NLW_addOut_carry__11_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_addOut_carry__11_O_UNCONNECTED[3:1],\add_bus[18]_55 [48]}),
        .S({1'b0,1'b0,1'b0,mul_intermediate_4}));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__11_i_1__10
       (.I0(\add_bus[18]_55 [47]),
        .I1(\add_bus[18]_55 [48]),
        .O(\axi_rdata_reg[16] ));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_1__15
       (.I0(mul_intermediate__0[11]),
        .I1(mul_intermediate_0[11]),
        .O(addOut_carry__1_i_1__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_2__15
       (.I0(mul_intermediate__0[10]),
        .I1(mul_intermediate_0[10]),
        .O(addOut_carry__1_i_2__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_3__15
       (.I0(mul_intermediate__0[9]),
        .I1(mul_intermediate_0[9]),
        .O(addOut_carry__1_i_3__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_4__15
       (.I0(mul_intermediate__0[8]),
        .I1(mul_intermediate_0[8]),
        .O(addOut_carry__1_i_4__15_n_0));
  CARRY4 addOut_carry__2
       (.CI(addOut_carry__1_n_0),
        .CO({addOut_carry__2_n_0,addOut_carry__2_n_1,addOut_carry__2_n_2,addOut_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[15:12]),
        .O(\axi_rdata_reg[15]_0 [15:12]),
        .S({addOut_carry__2_i_1__15_n_0,addOut_carry__2_i_2__15_n_0,addOut_carry__2_i_3__15_n_0,addOut_carry__2_i_4__15_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_1__15
       (.I0(mul_intermediate__0[15]),
        .I1(mul_intermediate_0[15]),
        .O(addOut_carry__2_i_1__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_2__15
       (.I0(mul_intermediate__0[14]),
        .I1(mul_intermediate_0[14]),
        .O(addOut_carry__2_i_2__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_3__15
       (.I0(mul_intermediate__0[13]),
        .I1(mul_intermediate_0[13]),
        .O(addOut_carry__2_i_3__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_4__15
       (.I0(mul_intermediate__0[12]),
        .I1(mul_intermediate_0[12]),
        .O(addOut_carry__2_i_4__15_n_0));
  CARRY4 addOut_carry__3
       (.CI(addOut_carry__2_n_0),
        .CO({addOut_carry__3_n_0,addOut_carry__3_n_1,addOut_carry__3_n_2,addOut_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[19:16]),
        .O(\axi_rdata_reg[15]_0 [19:16]),
        .S({addOut_carry__3_i_1__15_n_0,addOut_carry__3_i_2__15_n_0,addOut_carry__3_i_3__15_n_0,addOut_carry__3_i_4__15_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_1__15
       (.I0(mul_intermediate__0[19]),
        .I1(mul_intermediate_0[19]),
        .O(addOut_carry__3_i_1__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_2__15
       (.I0(mul_intermediate__0[18]),
        .I1(mul_intermediate_0[18]),
        .O(addOut_carry__3_i_2__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_3__15
       (.I0(mul_intermediate__0[17]),
        .I1(mul_intermediate_0[17]),
        .O(addOut_carry__3_i_3__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_4__15
       (.I0(mul_intermediate__0[16]),
        .I1(mul_intermediate_0[16]),
        .O(addOut_carry__3_i_4__15_n_0));
  CARRY4 addOut_carry__4
       (.CI(addOut_carry__3_n_0),
        .CO({addOut_carry__4_n_0,addOut_carry__4_n_1,addOut_carry__4_n_2,addOut_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[23:20]),
        .O(\axi_rdata_reg[15]_0 [23:20]),
        .S({addOut_carry__4_i_1__15_n_0,addOut_carry__4_i_2__15_n_0,addOut_carry__4_i_3__15_n_0,addOut_carry__4_i_4__15_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_1__15
       (.I0(mul_intermediate__0[23]),
        .I1(mul_intermediate_0[23]),
        .O(addOut_carry__4_i_1__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_2__15
       (.I0(mul_intermediate__0[22]),
        .I1(mul_intermediate_0[22]),
        .O(addOut_carry__4_i_2__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_3__15
       (.I0(mul_intermediate__0[21]),
        .I1(mul_intermediate_0[21]),
        .O(addOut_carry__4_i_3__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_4__15
       (.I0(mul_intermediate__0[20]),
        .I1(mul_intermediate_0[20]),
        .O(addOut_carry__4_i_4__15_n_0));
  CARRY4 addOut_carry__5
       (.CI(addOut_carry__4_n_0),
        .CO({addOut_carry__5_n_0,addOut_carry__5_n_1,addOut_carry__5_n_2,addOut_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[27:24]),
        .O(\axi_rdata_reg[15]_0 [27:24]),
        .S({addOut_carry__5_i_1__15_n_0,addOut_carry__5_i_2__15_n_0,addOut_carry__5_i_3__15_n_0,addOut_carry__5_i_4__15_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_1__15
       (.I0(mul_intermediate__0[27]),
        .I1(mul_intermediate_0[27]),
        .O(addOut_carry__5_i_1__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_2__15
       (.I0(mul_intermediate__0[26]),
        .I1(mul_intermediate_0[26]),
        .O(addOut_carry__5_i_2__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_3__15
       (.I0(mul_intermediate__0[25]),
        .I1(mul_intermediate_0[25]),
        .O(addOut_carry__5_i_3__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_4__15
       (.I0(mul_intermediate__0[24]),
        .I1(mul_intermediate_0[24]),
        .O(addOut_carry__5_i_4__15_n_0));
  CARRY4 addOut_carry__6
       (.CI(addOut_carry__5_n_0),
        .CO({addOut_carry__6_n_0,addOut_carry__6_n_1,addOut_carry__6_n_2,addOut_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[31:28]),
        .O(\axi_rdata_reg[15]_0 [31:28]),
        .S({addOut_carry__6_i_1__15_n_0,addOut_carry__6_i_2__15_n_0,addOut_carry__6_i_3__15_n_0,addOut_carry__6_i_4__15_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_1__15
       (.I0(mul_intermediate__0[31]),
        .I1(mul_intermediate_0[31]),
        .O(addOut_carry__6_i_1__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_2__15
       (.I0(mul_intermediate__0[30]),
        .I1(mul_intermediate_0[30]),
        .O(addOut_carry__6_i_2__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_3__15
       (.I0(mul_intermediate__0[29]),
        .I1(mul_intermediate_0[29]),
        .O(addOut_carry__6_i_3__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_4__15
       (.I0(mul_intermediate__0[28]),
        .I1(mul_intermediate_0[28]),
        .O(addOut_carry__6_i_4__15_n_0));
  CARRY4 addOut_carry__7
       (.CI(addOut_carry__6_n_0),
        .CO({addOut_carry__7_n_0,addOut_carry__7_n_1,addOut_carry__7_n_2,addOut_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[35:32]),
        .O(\axi_rdata_reg[15]_0 [35:32]),
        .S({addOut_carry__7_i_1__15_n_0,addOut_carry__7_i_2__15_n_0,addOut_carry__7_i_3__15_n_0,addOut_carry__7_i_4__15_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_1__15
       (.I0(mul_intermediate__0[35]),
        .I1(mul_intermediate_0[35]),
        .O(addOut_carry__7_i_1__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_2__15
       (.I0(mul_intermediate__0[34]),
        .I1(mul_intermediate_0[34]),
        .O(addOut_carry__7_i_2__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_3__15
       (.I0(mul_intermediate__0[33]),
        .I1(mul_intermediate_0[33]),
        .O(addOut_carry__7_i_3__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_4__15
       (.I0(mul_intermediate__0[32]),
        .I1(mul_intermediate_0[32]),
        .O(addOut_carry__7_i_4__15_n_0));
  CARRY4 addOut_carry__8
       (.CI(addOut_carry__7_n_0),
        .CO({addOut_carry__8_n_0,addOut_carry__8_n_1,addOut_carry__8_n_2,addOut_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[39:36]),
        .O(\axi_rdata_reg[15]_0 [39:36]),
        .S({addOut_carry__8_i_1__15_n_0,addOut_carry__8_i_2__15_n_0,addOut_carry__8_i_3__15_n_0,addOut_carry__8_i_4__15_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_1__15
       (.I0(mul_intermediate__0[39]),
        .I1(mul_intermediate_0[39]),
        .O(addOut_carry__8_i_1__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_2__15
       (.I0(mul_intermediate__0[38]),
        .I1(mul_intermediate_0[38]),
        .O(addOut_carry__8_i_2__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_3__15
       (.I0(mul_intermediate__0[37]),
        .I1(mul_intermediate_0[37]),
        .O(addOut_carry__8_i_3__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_4__15
       (.I0(mul_intermediate__0[36]),
        .I1(mul_intermediate_0[36]),
        .O(addOut_carry__8_i_4__15_n_0));
  CARRY4 addOut_carry__9
       (.CI(addOut_carry__8_n_0),
        .CO({addOut_carry__9_n_0,addOut_carry__9_n_1,addOut_carry__9_n_2,addOut_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({mul_intermediate_0[42],mul_intermediate_1,mul_intermediate__0[41:40]}),
        .O(\axi_rdata_reg[15]_0 [43:40]),
        .S({mul_intermediate_2,addOut_carry__9_i_4__15_n_0,addOut_carry__9_i_5__14_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    addOut_carry__9_i_1__16
       (.I0(\axi_rdata_reg[15]_0 [42]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__9_i_2__16
       (.I0(\axi_rdata_reg[15]_0 [42]),
        .I1(\axi_rdata_reg[15]_0 [43]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_3__16
       (.I0(\axi_rdata_reg[15]_0 [42]),
        .I1(P),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_4__15
       (.I0(mul_intermediate__0[41]),
        .I1(mul_intermediate_0[41]),
        .O(addOut_carry__9_i_4__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_5__14
       (.I0(mul_intermediate__0[40]),
        .I1(mul_intermediate_0[40]),
        .O(addOut_carry__9_i_5__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_1__15
       (.I0(mul_intermediate__0[3]),
        .I1(mul_intermediate_0[3]),
        .O(addOut_carry_i_1__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_2__15
       (.I0(mul_intermediate__0[2]),
        .I1(mul_intermediate_0[2]),
        .O(addOut_carry_i_2__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_3__15
       (.I0(mul_intermediate__0[1]),
        .I1(mul_intermediate_0[1]),
        .O(addOut_carry_i_3__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_4__15
       (.I0(mul_intermediate__0[0]),
        .I1(mul_intermediate_0[0]),
        .O(addOut_carry_i_4__15_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_intermediate
       (.A({\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_intermediate_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(coef_bus),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_intermediate_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_intermediate_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_intermediate_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_intermediate_P_UNCONNECTED[47:43],\axi_rdata_reg[15] ,mul_intermediate__0}),
        .PATTERNBDETECT(NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_intermediate_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_intermediate_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "FIR_block_V2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_8
   (P,
    \axi_rdata_reg[15] ,
    \axi_rdata_reg[15]_0 ,
    \axi_rdata_reg[15]_1 ,
    \axi_rdata_reg[16] ,
    \axi_rdata_reg[15]_2 ,
    \Q_buf_reg[24]_0 ,
    coef_bus,
    Q,
    mul_intermediate_0,
    DI,
    S,
    mul_intermediate_1,
    mul_intermediate_2,
    mul_intermediate_3,
    en,
    s00_axi_aclk,
    AR);
  output [0:0]P;
  output [46:0]\axi_rdata_reg[15] ;
  output [1:0]\axi_rdata_reg[15]_0 ;
  output [3:0]\axi_rdata_reg[15]_1 ;
  output [0:0]\axi_rdata_reg[16] ;
  output [0:0]\axi_rdata_reg[15]_2 ;
  output [24:0]\Q_buf_reg[24]_0 ;
  input [17:0]coef_bus;
  input [24:0]Q;
  input [46:0]mul_intermediate_0;
  input [0:0]DI;
  input [1:0]S;
  input [3:0]mul_intermediate_1;
  input [0:0]mul_intermediate_2;
  input [0:0]mul_intermediate_3;
  input en;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]DI;
  wire [0:0]P;
  wire [24:0]Q;
  wire [24:0]\Q_buf_reg[24]_0 ;
  wire [1:0]S;
  wire addOut_carry__0_i_1__16_n_0;
  wire addOut_carry__0_i_2__16_n_0;
  wire addOut_carry__0_i_3__16_n_0;
  wire addOut_carry__0_i_4__16_n_0;
  wire addOut_carry__0_n_0;
  wire addOut_carry__0_n_1;
  wire addOut_carry__0_n_2;
  wire addOut_carry__0_n_3;
  wire addOut_carry__10_n_0;
  wire addOut_carry__10_n_1;
  wire addOut_carry__10_n_2;
  wire addOut_carry__10_n_3;
  wire addOut_carry__1_i_1__16_n_0;
  wire addOut_carry__1_i_2__16_n_0;
  wire addOut_carry__1_i_3__16_n_0;
  wire addOut_carry__1_i_4__16_n_0;
  wire addOut_carry__1_n_0;
  wire addOut_carry__1_n_1;
  wire addOut_carry__1_n_2;
  wire addOut_carry__1_n_3;
  wire addOut_carry__2_i_1__16_n_0;
  wire addOut_carry__2_i_2__16_n_0;
  wire addOut_carry__2_i_3__16_n_0;
  wire addOut_carry__2_i_4__16_n_0;
  wire addOut_carry__2_n_0;
  wire addOut_carry__2_n_1;
  wire addOut_carry__2_n_2;
  wire addOut_carry__2_n_3;
  wire addOut_carry__3_i_1__16_n_0;
  wire addOut_carry__3_i_2__16_n_0;
  wire addOut_carry__3_i_3__16_n_0;
  wire addOut_carry__3_i_4__16_n_0;
  wire addOut_carry__3_n_0;
  wire addOut_carry__3_n_1;
  wire addOut_carry__3_n_2;
  wire addOut_carry__3_n_3;
  wire addOut_carry__4_i_1__16_n_0;
  wire addOut_carry__4_i_2__16_n_0;
  wire addOut_carry__4_i_3__16_n_0;
  wire addOut_carry__4_i_4__16_n_0;
  wire addOut_carry__4_n_0;
  wire addOut_carry__4_n_1;
  wire addOut_carry__4_n_2;
  wire addOut_carry__4_n_3;
  wire addOut_carry__5_i_1__16_n_0;
  wire addOut_carry__5_i_2__16_n_0;
  wire addOut_carry__5_i_3__16_n_0;
  wire addOut_carry__5_i_4__16_n_0;
  wire addOut_carry__5_n_0;
  wire addOut_carry__5_n_1;
  wire addOut_carry__5_n_2;
  wire addOut_carry__5_n_3;
  wire addOut_carry__6_i_1__16_n_0;
  wire addOut_carry__6_i_2__16_n_0;
  wire addOut_carry__6_i_3__16_n_0;
  wire addOut_carry__6_i_4__16_n_0;
  wire addOut_carry__6_n_0;
  wire addOut_carry__6_n_1;
  wire addOut_carry__6_n_2;
  wire addOut_carry__6_n_3;
  wire addOut_carry__7_i_1__16_n_0;
  wire addOut_carry__7_i_2__16_n_0;
  wire addOut_carry__7_i_3__16_n_0;
  wire addOut_carry__7_i_4__16_n_0;
  wire addOut_carry__7_n_0;
  wire addOut_carry__7_n_1;
  wire addOut_carry__7_n_2;
  wire addOut_carry__7_n_3;
  wire addOut_carry__8_i_1__16_n_0;
  wire addOut_carry__8_i_2__16_n_0;
  wire addOut_carry__8_i_3__16_n_0;
  wire addOut_carry__8_i_4__16_n_0;
  wire addOut_carry__8_n_0;
  wire addOut_carry__8_n_1;
  wire addOut_carry__8_n_2;
  wire addOut_carry__8_n_3;
  wire addOut_carry__9_i_4__16_n_0;
  wire addOut_carry__9_i_5__15_n_0;
  wire addOut_carry__9_n_0;
  wire addOut_carry__9_n_1;
  wire addOut_carry__9_n_2;
  wire addOut_carry__9_n_3;
  wire addOut_carry_i_1__16_n_0;
  wire addOut_carry_i_2__16_n_0;
  wire addOut_carry_i_3__16_n_0;
  wire addOut_carry_i_4__16_n_0;
  wire addOut_carry_n_0;
  wire addOut_carry_n_1;
  wire addOut_carry_n_2;
  wire addOut_carry_n_3;
  wire [48:47]\add_bus[19]_56 ;
  wire [46:0]\axi_rdata_reg[15] ;
  wire [1:0]\axi_rdata_reg[15]_0 ;
  wire [3:0]\axi_rdata_reg[15]_1 ;
  wire [0:0]\axi_rdata_reg[15]_2 ;
  wire [0:0]\axi_rdata_reg[16] ;
  wire [17:0]coef_bus;
  wire en;
  wire [46:0]mul_intermediate_0;
  wire [3:0]mul_intermediate_1;
  wire [0:0]mul_intermediate_2;
  wire [0:0]mul_intermediate_3;
  wire [41:0]mul_intermediate__0;
  wire s00_axi_aclk;
  wire [3:0]NLW_addOut_carry__11_CO_UNCONNECTED;
  wire [3:1]NLW_addOut_carry__11_O_UNCONNECTED;
  wire NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_intermediate_OVERFLOW_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_intermediate_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_intermediate_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_intermediate_CARRYOUT_UNCONNECTED;
  wire [47:43]NLW_mul_intermediate_P_UNCONNECTED;
  wire [47:0]NLW_mul_intermediate_PCOUT_UNCONNECTED;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[0]),
        .Q(\Q_buf_reg[24]_0 [0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[10]),
        .Q(\Q_buf_reg[24]_0 [10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[11]),
        .Q(\Q_buf_reg[24]_0 [11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[12]),
        .Q(\Q_buf_reg[24]_0 [12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[13]),
        .Q(\Q_buf_reg[24]_0 [13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[14]),
        .Q(\Q_buf_reg[24]_0 [14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[15]),
        .Q(\Q_buf_reg[24]_0 [15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[16]),
        .Q(\Q_buf_reg[24]_0 [16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[17]),
        .Q(\Q_buf_reg[24]_0 [17]));
  FDCE \Q_buf_reg[18] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[18]),
        .Q(\Q_buf_reg[24]_0 [18]));
  FDCE \Q_buf_reg[19] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[19]),
        .Q(\Q_buf_reg[24]_0 [19]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[1]),
        .Q(\Q_buf_reg[24]_0 [1]));
  FDCE \Q_buf_reg[20] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[20]),
        .Q(\Q_buf_reg[24]_0 [20]));
  FDCE \Q_buf_reg[21] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[21]),
        .Q(\Q_buf_reg[24]_0 [21]));
  FDCE \Q_buf_reg[22] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[22]),
        .Q(\Q_buf_reg[24]_0 [22]));
  FDCE \Q_buf_reg[23] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[23]),
        .Q(\Q_buf_reg[24]_0 [23]));
  FDCE \Q_buf_reg[24] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[24]),
        .Q(\Q_buf_reg[24]_0 [24]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[2]),
        .Q(\Q_buf_reg[24]_0 [2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[3]),
        .Q(\Q_buf_reg[24]_0 [3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[4]),
        .Q(\Q_buf_reg[24]_0 [4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[5]),
        .Q(\Q_buf_reg[24]_0 [5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[6]),
        .Q(\Q_buf_reg[24]_0 [6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[7]),
        .Q(\Q_buf_reg[24]_0 [7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[8]),
        .Q(\Q_buf_reg[24]_0 [8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(Q[9]),
        .Q(\Q_buf_reg[24]_0 [9]));
  CARRY4 addOut_carry
       (.CI(1'b0),
        .CO({addOut_carry_n_0,addOut_carry_n_1,addOut_carry_n_2,addOut_carry_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[3:0]),
        .O(\axi_rdata_reg[15] [3:0]),
        .S({addOut_carry_i_1__16_n_0,addOut_carry_i_2__16_n_0,addOut_carry_i_3__16_n_0,addOut_carry_i_4__16_n_0}));
  CARRY4 addOut_carry__0
       (.CI(addOut_carry_n_0),
        .CO({addOut_carry__0_n_0,addOut_carry__0_n_1,addOut_carry__0_n_2,addOut_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[7:4]),
        .O(\axi_rdata_reg[15] [7:4]),
        .S({addOut_carry__0_i_1__16_n_0,addOut_carry__0_i_2__16_n_0,addOut_carry__0_i_3__16_n_0,addOut_carry__0_i_4__16_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_1__16
       (.I0(mul_intermediate__0[7]),
        .I1(mul_intermediate_0[7]),
        .O(addOut_carry__0_i_1__16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_2__16
       (.I0(mul_intermediate__0[6]),
        .I1(mul_intermediate_0[6]),
        .O(addOut_carry__0_i_2__16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_3__16
       (.I0(mul_intermediate__0[5]),
        .I1(mul_intermediate_0[5]),
        .O(addOut_carry__0_i_3__16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_4__16
       (.I0(mul_intermediate__0[4]),
        .I1(mul_intermediate_0[4]),
        .O(addOut_carry__0_i_4__16_n_0));
  CARRY4 addOut_carry__1
       (.CI(addOut_carry__0_n_0),
        .CO({addOut_carry__1_n_0,addOut_carry__1_n_1,addOut_carry__1_n_2,addOut_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[11:8]),
        .O(\axi_rdata_reg[15] [11:8]),
        .S({addOut_carry__1_i_1__16_n_0,addOut_carry__1_i_2__16_n_0,addOut_carry__1_i_3__16_n_0,addOut_carry__1_i_4__16_n_0}));
  CARRY4 addOut_carry__10
       (.CI(addOut_carry__9_n_0),
        .CO({addOut_carry__10_n_0,addOut_carry__10_n_1,addOut_carry__10_n_2,addOut_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate_0[46:43]),
        .O({\add_bus[19]_56 [47],\axi_rdata_reg[15] [46:44]}),
        .S(mul_intermediate_1));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_1__15
       (.I0(\axi_rdata_reg[15] [46]),
        .I1(\add_bus[19]_56 [47]),
        .O(\axi_rdata_reg[15]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_2__15
       (.I0(\axi_rdata_reg[15] [45]),
        .I1(\axi_rdata_reg[15] [46]),
        .O(\axi_rdata_reg[15]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_3__13
       (.I0(\axi_rdata_reg[15] [44]),
        .I1(\axi_rdata_reg[15] [45]),
        .O(\axi_rdata_reg[15]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_4__12
       (.I0(\axi_rdata_reg[15] [43]),
        .I1(\axi_rdata_reg[15] [44]),
        .O(\axi_rdata_reg[15]_1 [0]));
  CARRY4 addOut_carry__11
       (.CI(addOut_carry__10_n_0),
        .CO(NLW_addOut_carry__11_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_addOut_carry__11_O_UNCONNECTED[3:1],\add_bus[19]_56 [48]}),
        .S({1'b0,1'b0,1'b0,mul_intermediate_2}));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__11_i_1__11
       (.I0(\add_bus[19]_56 [47]),
        .I1(\add_bus[19]_56 [48]),
        .O(\axi_rdata_reg[16] ));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_1__16
       (.I0(mul_intermediate__0[11]),
        .I1(mul_intermediate_0[11]),
        .O(addOut_carry__1_i_1__16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_2__16
       (.I0(mul_intermediate__0[10]),
        .I1(mul_intermediate_0[10]),
        .O(addOut_carry__1_i_2__16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_3__16
       (.I0(mul_intermediate__0[9]),
        .I1(mul_intermediate_0[9]),
        .O(addOut_carry__1_i_3__16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_4__16
       (.I0(mul_intermediate__0[8]),
        .I1(mul_intermediate_0[8]),
        .O(addOut_carry__1_i_4__16_n_0));
  CARRY4 addOut_carry__2
       (.CI(addOut_carry__1_n_0),
        .CO({addOut_carry__2_n_0,addOut_carry__2_n_1,addOut_carry__2_n_2,addOut_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[15:12]),
        .O(\axi_rdata_reg[15] [15:12]),
        .S({addOut_carry__2_i_1__16_n_0,addOut_carry__2_i_2__16_n_0,addOut_carry__2_i_3__16_n_0,addOut_carry__2_i_4__16_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_1__16
       (.I0(mul_intermediate__0[15]),
        .I1(mul_intermediate_0[15]),
        .O(addOut_carry__2_i_1__16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_2__16
       (.I0(mul_intermediate__0[14]),
        .I1(mul_intermediate_0[14]),
        .O(addOut_carry__2_i_2__16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_3__16
       (.I0(mul_intermediate__0[13]),
        .I1(mul_intermediate_0[13]),
        .O(addOut_carry__2_i_3__16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_4__16
       (.I0(mul_intermediate__0[12]),
        .I1(mul_intermediate_0[12]),
        .O(addOut_carry__2_i_4__16_n_0));
  CARRY4 addOut_carry__3
       (.CI(addOut_carry__2_n_0),
        .CO({addOut_carry__3_n_0,addOut_carry__3_n_1,addOut_carry__3_n_2,addOut_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[19:16]),
        .O(\axi_rdata_reg[15] [19:16]),
        .S({addOut_carry__3_i_1__16_n_0,addOut_carry__3_i_2__16_n_0,addOut_carry__3_i_3__16_n_0,addOut_carry__3_i_4__16_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_1__16
       (.I0(mul_intermediate__0[19]),
        .I1(mul_intermediate_0[19]),
        .O(addOut_carry__3_i_1__16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_2__16
       (.I0(mul_intermediate__0[18]),
        .I1(mul_intermediate_0[18]),
        .O(addOut_carry__3_i_2__16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_3__16
       (.I0(mul_intermediate__0[17]),
        .I1(mul_intermediate_0[17]),
        .O(addOut_carry__3_i_3__16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_4__16
       (.I0(mul_intermediate__0[16]),
        .I1(mul_intermediate_0[16]),
        .O(addOut_carry__3_i_4__16_n_0));
  CARRY4 addOut_carry__4
       (.CI(addOut_carry__3_n_0),
        .CO({addOut_carry__4_n_0,addOut_carry__4_n_1,addOut_carry__4_n_2,addOut_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[23:20]),
        .O(\axi_rdata_reg[15] [23:20]),
        .S({addOut_carry__4_i_1__16_n_0,addOut_carry__4_i_2__16_n_0,addOut_carry__4_i_3__16_n_0,addOut_carry__4_i_4__16_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_1__16
       (.I0(mul_intermediate__0[23]),
        .I1(mul_intermediate_0[23]),
        .O(addOut_carry__4_i_1__16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_2__16
       (.I0(mul_intermediate__0[22]),
        .I1(mul_intermediate_0[22]),
        .O(addOut_carry__4_i_2__16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_3__16
       (.I0(mul_intermediate__0[21]),
        .I1(mul_intermediate_0[21]),
        .O(addOut_carry__4_i_3__16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_4__16
       (.I0(mul_intermediate__0[20]),
        .I1(mul_intermediate_0[20]),
        .O(addOut_carry__4_i_4__16_n_0));
  CARRY4 addOut_carry__5
       (.CI(addOut_carry__4_n_0),
        .CO({addOut_carry__5_n_0,addOut_carry__5_n_1,addOut_carry__5_n_2,addOut_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[27:24]),
        .O(\axi_rdata_reg[15] [27:24]),
        .S({addOut_carry__5_i_1__16_n_0,addOut_carry__5_i_2__16_n_0,addOut_carry__5_i_3__16_n_0,addOut_carry__5_i_4__16_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_1__16
       (.I0(mul_intermediate__0[27]),
        .I1(mul_intermediate_0[27]),
        .O(addOut_carry__5_i_1__16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_2__16
       (.I0(mul_intermediate__0[26]),
        .I1(mul_intermediate_0[26]),
        .O(addOut_carry__5_i_2__16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_3__16
       (.I0(mul_intermediate__0[25]),
        .I1(mul_intermediate_0[25]),
        .O(addOut_carry__5_i_3__16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_4__16
       (.I0(mul_intermediate__0[24]),
        .I1(mul_intermediate_0[24]),
        .O(addOut_carry__5_i_4__16_n_0));
  CARRY4 addOut_carry__6
       (.CI(addOut_carry__5_n_0),
        .CO({addOut_carry__6_n_0,addOut_carry__6_n_1,addOut_carry__6_n_2,addOut_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[31:28]),
        .O(\axi_rdata_reg[15] [31:28]),
        .S({addOut_carry__6_i_1__16_n_0,addOut_carry__6_i_2__16_n_0,addOut_carry__6_i_3__16_n_0,addOut_carry__6_i_4__16_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_1__16
       (.I0(mul_intermediate__0[31]),
        .I1(mul_intermediate_0[31]),
        .O(addOut_carry__6_i_1__16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_2__16
       (.I0(mul_intermediate__0[30]),
        .I1(mul_intermediate_0[30]),
        .O(addOut_carry__6_i_2__16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_3__16
       (.I0(mul_intermediate__0[29]),
        .I1(mul_intermediate_0[29]),
        .O(addOut_carry__6_i_3__16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_4__16
       (.I0(mul_intermediate__0[28]),
        .I1(mul_intermediate_0[28]),
        .O(addOut_carry__6_i_4__16_n_0));
  CARRY4 addOut_carry__7
       (.CI(addOut_carry__6_n_0),
        .CO({addOut_carry__7_n_0,addOut_carry__7_n_1,addOut_carry__7_n_2,addOut_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[35:32]),
        .O(\axi_rdata_reg[15] [35:32]),
        .S({addOut_carry__7_i_1__16_n_0,addOut_carry__7_i_2__16_n_0,addOut_carry__7_i_3__16_n_0,addOut_carry__7_i_4__16_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_1__16
       (.I0(mul_intermediate__0[35]),
        .I1(mul_intermediate_0[35]),
        .O(addOut_carry__7_i_1__16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_2__16
       (.I0(mul_intermediate__0[34]),
        .I1(mul_intermediate_0[34]),
        .O(addOut_carry__7_i_2__16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_3__16
       (.I0(mul_intermediate__0[33]),
        .I1(mul_intermediate_0[33]),
        .O(addOut_carry__7_i_3__16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_4__16
       (.I0(mul_intermediate__0[32]),
        .I1(mul_intermediate_0[32]),
        .O(addOut_carry__7_i_4__16_n_0));
  CARRY4 addOut_carry__8
       (.CI(addOut_carry__7_n_0),
        .CO({addOut_carry__8_n_0,addOut_carry__8_n_1,addOut_carry__8_n_2,addOut_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[39:36]),
        .O(\axi_rdata_reg[15] [39:36]),
        .S({addOut_carry__8_i_1__16_n_0,addOut_carry__8_i_2__16_n_0,addOut_carry__8_i_3__16_n_0,addOut_carry__8_i_4__16_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_1__16
       (.I0(mul_intermediate__0[39]),
        .I1(mul_intermediate_0[39]),
        .O(addOut_carry__8_i_1__16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_2__16
       (.I0(mul_intermediate__0[38]),
        .I1(mul_intermediate_0[38]),
        .O(addOut_carry__8_i_2__16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_3__16
       (.I0(mul_intermediate__0[37]),
        .I1(mul_intermediate_0[37]),
        .O(addOut_carry__8_i_3__16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_4__16
       (.I0(mul_intermediate__0[36]),
        .I1(mul_intermediate_0[36]),
        .O(addOut_carry__8_i_4__16_n_0));
  CARRY4 addOut_carry__9
       (.CI(addOut_carry__8_n_0),
        .CO({addOut_carry__9_n_0,addOut_carry__9_n_1,addOut_carry__9_n_2,addOut_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({mul_intermediate_0[42],DI,mul_intermediate__0[41:40]}),
        .O(\axi_rdata_reg[15] [43:40]),
        .S({S,addOut_carry__9_i_4__16_n_0,addOut_carry__9_i_5__15_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    addOut_carry__9_i_1__17
       (.I0(\axi_rdata_reg[15] [42]),
        .O(\axi_rdata_reg[15]_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__9_i_2__17
       (.I0(\axi_rdata_reg[15] [42]),
        .I1(\axi_rdata_reg[15] [43]),
        .O(\axi_rdata_reg[15]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_3__17
       (.I0(\axi_rdata_reg[15] [42]),
        .I1(mul_intermediate_3),
        .O(\axi_rdata_reg[15]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_4__16
       (.I0(mul_intermediate__0[41]),
        .I1(mul_intermediate_0[41]),
        .O(addOut_carry__9_i_4__16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_5__15
       (.I0(mul_intermediate__0[40]),
        .I1(mul_intermediate_0[40]),
        .O(addOut_carry__9_i_5__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_1__16
       (.I0(mul_intermediate__0[3]),
        .I1(mul_intermediate_0[3]),
        .O(addOut_carry_i_1__16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_2__16
       (.I0(mul_intermediate__0[2]),
        .I1(mul_intermediate_0[2]),
        .O(addOut_carry_i_2__16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_3__16
       (.I0(mul_intermediate__0[1]),
        .I1(mul_intermediate_0[1]),
        .O(addOut_carry_i_3__16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_4__16
       (.I0(mul_intermediate__0[0]),
        .I1(mul_intermediate_0[0]),
        .O(addOut_carry_i_4__16_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_intermediate
       (.A({Q[24],Q[24],Q[24],Q[24],Q[24],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_intermediate_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(coef_bus),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_intermediate_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_intermediate_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_intermediate_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_intermediate_P_UNCONNECTED[47:43],P,mul_intermediate__0}),
        .PATTERNBDETECT(NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_intermediate_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_intermediate_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "FIR_block_V2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_9
   (\axi_rdata_reg[15] ,
    \axi_rdata_reg[15]_0 ,
    S,
    \axi_rdata_reg[15]_1 ,
    \axi_rdata_reg[16] ,
    DI,
    Q,
    coef_bus,
    \Q_buf_reg[24]_0 ,
    mul_intermediate_0,
    mul_intermediate_1,
    mul_intermediate_2,
    mul_intermediate_3,
    mul_intermediate_4,
    P,
    en,
    s00_axi_aclk,
    AR);
  output [0:0]\axi_rdata_reg[15] ;
  output [46:0]\axi_rdata_reg[15]_0 ;
  output [1:0]S;
  output [3:0]\axi_rdata_reg[15]_1 ;
  output [0:0]\axi_rdata_reg[16] ;
  output [0:0]DI;
  output [24:0]Q;
  input [17:0]coef_bus;
  input [24:0]\Q_buf_reg[24]_0 ;
  input [46:0]mul_intermediate_0;
  input [0:0]mul_intermediate_1;
  input [1:0]mul_intermediate_2;
  input [3:0]mul_intermediate_3;
  input [0:0]mul_intermediate_4;
  input [0:0]P;
  input en;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]DI;
  wire [0:0]P;
  wire [24:0]Q;
  wire [24:0]\Q_buf_reg[24]_0 ;
  wire [1:0]S;
  wire addOut_carry__0_i_1__17_n_0;
  wire addOut_carry__0_i_2__17_n_0;
  wire addOut_carry__0_i_3__17_n_0;
  wire addOut_carry__0_i_4__17_n_0;
  wire addOut_carry__0_n_0;
  wire addOut_carry__0_n_1;
  wire addOut_carry__0_n_2;
  wire addOut_carry__0_n_3;
  wire addOut_carry__10_n_0;
  wire addOut_carry__10_n_1;
  wire addOut_carry__10_n_2;
  wire addOut_carry__10_n_3;
  wire addOut_carry__1_i_1__17_n_0;
  wire addOut_carry__1_i_2__17_n_0;
  wire addOut_carry__1_i_3__17_n_0;
  wire addOut_carry__1_i_4__17_n_0;
  wire addOut_carry__1_n_0;
  wire addOut_carry__1_n_1;
  wire addOut_carry__1_n_2;
  wire addOut_carry__1_n_3;
  wire addOut_carry__2_i_1__17_n_0;
  wire addOut_carry__2_i_2__17_n_0;
  wire addOut_carry__2_i_3__17_n_0;
  wire addOut_carry__2_i_4__17_n_0;
  wire addOut_carry__2_n_0;
  wire addOut_carry__2_n_1;
  wire addOut_carry__2_n_2;
  wire addOut_carry__2_n_3;
  wire addOut_carry__3_i_1__17_n_0;
  wire addOut_carry__3_i_2__17_n_0;
  wire addOut_carry__3_i_3__17_n_0;
  wire addOut_carry__3_i_4__17_n_0;
  wire addOut_carry__3_n_0;
  wire addOut_carry__3_n_1;
  wire addOut_carry__3_n_2;
  wire addOut_carry__3_n_3;
  wire addOut_carry__4_i_1__17_n_0;
  wire addOut_carry__4_i_2__17_n_0;
  wire addOut_carry__4_i_3__17_n_0;
  wire addOut_carry__4_i_4__17_n_0;
  wire addOut_carry__4_n_0;
  wire addOut_carry__4_n_1;
  wire addOut_carry__4_n_2;
  wire addOut_carry__4_n_3;
  wire addOut_carry__5_i_1__17_n_0;
  wire addOut_carry__5_i_2__17_n_0;
  wire addOut_carry__5_i_3__17_n_0;
  wire addOut_carry__5_i_4__17_n_0;
  wire addOut_carry__5_n_0;
  wire addOut_carry__5_n_1;
  wire addOut_carry__5_n_2;
  wire addOut_carry__5_n_3;
  wire addOut_carry__6_i_1__17_n_0;
  wire addOut_carry__6_i_2__17_n_0;
  wire addOut_carry__6_i_3__17_n_0;
  wire addOut_carry__6_i_4__17_n_0;
  wire addOut_carry__6_n_0;
  wire addOut_carry__6_n_1;
  wire addOut_carry__6_n_2;
  wire addOut_carry__6_n_3;
  wire addOut_carry__7_i_1__17_n_0;
  wire addOut_carry__7_i_2__17_n_0;
  wire addOut_carry__7_i_3__17_n_0;
  wire addOut_carry__7_i_4__17_n_0;
  wire addOut_carry__7_n_0;
  wire addOut_carry__7_n_1;
  wire addOut_carry__7_n_2;
  wire addOut_carry__7_n_3;
  wire addOut_carry__8_i_1__17_n_0;
  wire addOut_carry__8_i_2__17_n_0;
  wire addOut_carry__8_i_3__17_n_0;
  wire addOut_carry__8_i_4__17_n_0;
  wire addOut_carry__8_n_0;
  wire addOut_carry__8_n_1;
  wire addOut_carry__8_n_2;
  wire addOut_carry__8_n_3;
  wire addOut_carry__9_i_4__17_n_0;
  wire addOut_carry__9_i_5__16_n_0;
  wire addOut_carry__9_n_0;
  wire addOut_carry__9_n_1;
  wire addOut_carry__9_n_2;
  wire addOut_carry__9_n_3;
  wire addOut_carry_i_1__17_n_0;
  wire addOut_carry_i_2__17_n_0;
  wire addOut_carry_i_3__17_n_0;
  wire addOut_carry_i_4__17_n_0;
  wire addOut_carry_n_0;
  wire addOut_carry_n_1;
  wire addOut_carry_n_2;
  wire addOut_carry_n_3;
  wire [48:47]\add_bus[20]_57 ;
  wire [0:0]\axi_rdata_reg[15] ;
  wire [46:0]\axi_rdata_reg[15]_0 ;
  wire [3:0]\axi_rdata_reg[15]_1 ;
  wire [0:0]\axi_rdata_reg[16] ;
  wire [17:0]coef_bus;
  wire en;
  wire [46:0]mul_intermediate_0;
  wire [0:0]mul_intermediate_1;
  wire [1:0]mul_intermediate_2;
  wire [3:0]mul_intermediate_3;
  wire [0:0]mul_intermediate_4;
  wire [41:0]mul_intermediate__0;
  wire s00_axi_aclk;
  wire [3:0]NLW_addOut_carry__11_CO_UNCONNECTED;
  wire [3:1]NLW_addOut_carry__11_O_UNCONNECTED;
  wire NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_intermediate_OVERFLOW_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_intermediate_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_intermediate_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_intermediate_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_intermediate_CARRYOUT_UNCONNECTED;
  wire [47:43]NLW_mul_intermediate_P_UNCONNECTED;
  wire [47:0]NLW_mul_intermediate_PCOUT_UNCONNECTED;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [0]),
        .Q(Q[0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [10]),
        .Q(Q[10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [11]),
        .Q(Q[11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [12]),
        .Q(Q[12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [13]),
        .Q(Q[13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [14]),
        .Q(Q[14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [15]),
        .Q(Q[15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [16]),
        .Q(Q[16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [17]),
        .Q(Q[17]));
  FDCE \Q_buf_reg[18] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [18]),
        .Q(Q[18]));
  FDCE \Q_buf_reg[19] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [19]),
        .Q(Q[19]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [1]),
        .Q(Q[1]));
  FDCE \Q_buf_reg[20] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [20]),
        .Q(Q[20]));
  FDCE \Q_buf_reg[21] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [21]),
        .Q(Q[21]));
  FDCE \Q_buf_reg[22] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [22]),
        .Q(Q[22]));
  FDCE \Q_buf_reg[23] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [23]),
        .Q(Q[23]));
  FDCE \Q_buf_reg[24] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [24]),
        .Q(Q[24]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [2]),
        .Q(Q[2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [3]),
        .Q(Q[3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [4]),
        .Q(Q[4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [5]),
        .Q(Q[5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [6]),
        .Q(Q[6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [7]),
        .Q(Q[7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [8]),
        .Q(Q[8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(en),
        .CLR(AR),
        .D(\Q_buf_reg[24]_0 [9]),
        .Q(Q[9]));
  CARRY4 addOut_carry
       (.CI(1'b0),
        .CO({addOut_carry_n_0,addOut_carry_n_1,addOut_carry_n_2,addOut_carry_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[3:0]),
        .O(\axi_rdata_reg[15]_0 [3:0]),
        .S({addOut_carry_i_1__17_n_0,addOut_carry_i_2__17_n_0,addOut_carry_i_3__17_n_0,addOut_carry_i_4__17_n_0}));
  CARRY4 addOut_carry__0
       (.CI(addOut_carry_n_0),
        .CO({addOut_carry__0_n_0,addOut_carry__0_n_1,addOut_carry__0_n_2,addOut_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[7:4]),
        .O(\axi_rdata_reg[15]_0 [7:4]),
        .S({addOut_carry__0_i_1__17_n_0,addOut_carry__0_i_2__17_n_0,addOut_carry__0_i_3__17_n_0,addOut_carry__0_i_4__17_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_1__17
       (.I0(mul_intermediate__0[7]),
        .I1(mul_intermediate_0[7]),
        .O(addOut_carry__0_i_1__17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_2__17
       (.I0(mul_intermediate__0[6]),
        .I1(mul_intermediate_0[6]),
        .O(addOut_carry__0_i_2__17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_3__17
       (.I0(mul_intermediate__0[5]),
        .I1(mul_intermediate_0[5]),
        .O(addOut_carry__0_i_3__17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__0_i_4__17
       (.I0(mul_intermediate__0[4]),
        .I1(mul_intermediate_0[4]),
        .O(addOut_carry__0_i_4__17_n_0));
  CARRY4 addOut_carry__1
       (.CI(addOut_carry__0_n_0),
        .CO({addOut_carry__1_n_0,addOut_carry__1_n_1,addOut_carry__1_n_2,addOut_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[11:8]),
        .O(\axi_rdata_reg[15]_0 [11:8]),
        .S({addOut_carry__1_i_1__17_n_0,addOut_carry__1_i_2__17_n_0,addOut_carry__1_i_3__17_n_0,addOut_carry__1_i_4__17_n_0}));
  CARRY4 addOut_carry__10
       (.CI(addOut_carry__9_n_0),
        .CO({addOut_carry__10_n_0,addOut_carry__10_n_1,addOut_carry__10_n_2,addOut_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate_0[46:43]),
        .O({\add_bus[20]_57 [47],\axi_rdata_reg[15]_0 [46:44]}),
        .S(mul_intermediate_3));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_1__16
       (.I0(\axi_rdata_reg[15]_0 [46]),
        .I1(\add_bus[20]_57 [47]),
        .O(\axi_rdata_reg[15]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_2__16
       (.I0(\axi_rdata_reg[15]_0 [45]),
        .I1(\axi_rdata_reg[15]_0 [46]),
        .O(\axi_rdata_reg[15]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_3__14
       (.I0(\axi_rdata_reg[15]_0 [44]),
        .I1(\axi_rdata_reg[15]_0 [45]),
        .O(\axi_rdata_reg[15]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__10_i_4__13
       (.I0(\axi_rdata_reg[15]_0 [43]),
        .I1(\axi_rdata_reg[15]_0 [44]),
        .O(\axi_rdata_reg[15]_1 [0]));
  CARRY4 addOut_carry__11
       (.CI(addOut_carry__10_n_0),
        .CO(NLW_addOut_carry__11_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_addOut_carry__11_O_UNCONNECTED[3:1],\add_bus[20]_57 [48]}),
        .S({1'b0,1'b0,1'b0,mul_intermediate_4}));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__11_i_1__12
       (.I0(\add_bus[20]_57 [47]),
        .I1(\add_bus[20]_57 [48]),
        .O(\axi_rdata_reg[16] ));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_1__17
       (.I0(mul_intermediate__0[11]),
        .I1(mul_intermediate_0[11]),
        .O(addOut_carry__1_i_1__17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_2__17
       (.I0(mul_intermediate__0[10]),
        .I1(mul_intermediate_0[10]),
        .O(addOut_carry__1_i_2__17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_3__17
       (.I0(mul_intermediate__0[9]),
        .I1(mul_intermediate_0[9]),
        .O(addOut_carry__1_i_3__17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__1_i_4__17
       (.I0(mul_intermediate__0[8]),
        .I1(mul_intermediate_0[8]),
        .O(addOut_carry__1_i_4__17_n_0));
  CARRY4 addOut_carry__2
       (.CI(addOut_carry__1_n_0),
        .CO({addOut_carry__2_n_0,addOut_carry__2_n_1,addOut_carry__2_n_2,addOut_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[15:12]),
        .O(\axi_rdata_reg[15]_0 [15:12]),
        .S({addOut_carry__2_i_1__17_n_0,addOut_carry__2_i_2__17_n_0,addOut_carry__2_i_3__17_n_0,addOut_carry__2_i_4__17_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_1__17
       (.I0(mul_intermediate__0[15]),
        .I1(mul_intermediate_0[15]),
        .O(addOut_carry__2_i_1__17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_2__17
       (.I0(mul_intermediate__0[14]),
        .I1(mul_intermediate_0[14]),
        .O(addOut_carry__2_i_2__17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_3__17
       (.I0(mul_intermediate__0[13]),
        .I1(mul_intermediate_0[13]),
        .O(addOut_carry__2_i_3__17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__2_i_4__17
       (.I0(mul_intermediate__0[12]),
        .I1(mul_intermediate_0[12]),
        .O(addOut_carry__2_i_4__17_n_0));
  CARRY4 addOut_carry__3
       (.CI(addOut_carry__2_n_0),
        .CO({addOut_carry__3_n_0,addOut_carry__3_n_1,addOut_carry__3_n_2,addOut_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[19:16]),
        .O(\axi_rdata_reg[15]_0 [19:16]),
        .S({addOut_carry__3_i_1__17_n_0,addOut_carry__3_i_2__17_n_0,addOut_carry__3_i_3__17_n_0,addOut_carry__3_i_4__17_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_1__17
       (.I0(mul_intermediate__0[19]),
        .I1(mul_intermediate_0[19]),
        .O(addOut_carry__3_i_1__17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_2__17
       (.I0(mul_intermediate__0[18]),
        .I1(mul_intermediate_0[18]),
        .O(addOut_carry__3_i_2__17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_3__17
       (.I0(mul_intermediate__0[17]),
        .I1(mul_intermediate_0[17]),
        .O(addOut_carry__3_i_3__17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__3_i_4__17
       (.I0(mul_intermediate__0[16]),
        .I1(mul_intermediate_0[16]),
        .O(addOut_carry__3_i_4__17_n_0));
  CARRY4 addOut_carry__4
       (.CI(addOut_carry__3_n_0),
        .CO({addOut_carry__4_n_0,addOut_carry__4_n_1,addOut_carry__4_n_2,addOut_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[23:20]),
        .O(\axi_rdata_reg[15]_0 [23:20]),
        .S({addOut_carry__4_i_1__17_n_0,addOut_carry__4_i_2__17_n_0,addOut_carry__4_i_3__17_n_0,addOut_carry__4_i_4__17_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_1__17
       (.I0(mul_intermediate__0[23]),
        .I1(mul_intermediate_0[23]),
        .O(addOut_carry__4_i_1__17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_2__17
       (.I0(mul_intermediate__0[22]),
        .I1(mul_intermediate_0[22]),
        .O(addOut_carry__4_i_2__17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_3__17
       (.I0(mul_intermediate__0[21]),
        .I1(mul_intermediate_0[21]),
        .O(addOut_carry__4_i_3__17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__4_i_4__17
       (.I0(mul_intermediate__0[20]),
        .I1(mul_intermediate_0[20]),
        .O(addOut_carry__4_i_4__17_n_0));
  CARRY4 addOut_carry__5
       (.CI(addOut_carry__4_n_0),
        .CO({addOut_carry__5_n_0,addOut_carry__5_n_1,addOut_carry__5_n_2,addOut_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[27:24]),
        .O(\axi_rdata_reg[15]_0 [27:24]),
        .S({addOut_carry__5_i_1__17_n_0,addOut_carry__5_i_2__17_n_0,addOut_carry__5_i_3__17_n_0,addOut_carry__5_i_4__17_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_1__17
       (.I0(mul_intermediate__0[27]),
        .I1(mul_intermediate_0[27]),
        .O(addOut_carry__5_i_1__17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_2__17
       (.I0(mul_intermediate__0[26]),
        .I1(mul_intermediate_0[26]),
        .O(addOut_carry__5_i_2__17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_3__17
       (.I0(mul_intermediate__0[25]),
        .I1(mul_intermediate_0[25]),
        .O(addOut_carry__5_i_3__17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__5_i_4__17
       (.I0(mul_intermediate__0[24]),
        .I1(mul_intermediate_0[24]),
        .O(addOut_carry__5_i_4__17_n_0));
  CARRY4 addOut_carry__6
       (.CI(addOut_carry__5_n_0),
        .CO({addOut_carry__6_n_0,addOut_carry__6_n_1,addOut_carry__6_n_2,addOut_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[31:28]),
        .O(\axi_rdata_reg[15]_0 [31:28]),
        .S({addOut_carry__6_i_1__17_n_0,addOut_carry__6_i_2__17_n_0,addOut_carry__6_i_3__17_n_0,addOut_carry__6_i_4__17_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_1__17
       (.I0(mul_intermediate__0[31]),
        .I1(mul_intermediate_0[31]),
        .O(addOut_carry__6_i_1__17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_2__17
       (.I0(mul_intermediate__0[30]),
        .I1(mul_intermediate_0[30]),
        .O(addOut_carry__6_i_2__17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_3__17
       (.I0(mul_intermediate__0[29]),
        .I1(mul_intermediate_0[29]),
        .O(addOut_carry__6_i_3__17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__6_i_4__17
       (.I0(mul_intermediate__0[28]),
        .I1(mul_intermediate_0[28]),
        .O(addOut_carry__6_i_4__17_n_0));
  CARRY4 addOut_carry__7
       (.CI(addOut_carry__6_n_0),
        .CO({addOut_carry__7_n_0,addOut_carry__7_n_1,addOut_carry__7_n_2,addOut_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[35:32]),
        .O(\axi_rdata_reg[15]_0 [35:32]),
        .S({addOut_carry__7_i_1__17_n_0,addOut_carry__7_i_2__17_n_0,addOut_carry__7_i_3__17_n_0,addOut_carry__7_i_4__17_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_1__17
       (.I0(mul_intermediate__0[35]),
        .I1(mul_intermediate_0[35]),
        .O(addOut_carry__7_i_1__17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_2__17
       (.I0(mul_intermediate__0[34]),
        .I1(mul_intermediate_0[34]),
        .O(addOut_carry__7_i_2__17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_3__17
       (.I0(mul_intermediate__0[33]),
        .I1(mul_intermediate_0[33]),
        .O(addOut_carry__7_i_3__17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__7_i_4__17
       (.I0(mul_intermediate__0[32]),
        .I1(mul_intermediate_0[32]),
        .O(addOut_carry__7_i_4__17_n_0));
  CARRY4 addOut_carry__8
       (.CI(addOut_carry__7_n_0),
        .CO({addOut_carry__8_n_0,addOut_carry__8_n_1,addOut_carry__8_n_2,addOut_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI(mul_intermediate__0[39:36]),
        .O(\axi_rdata_reg[15]_0 [39:36]),
        .S({addOut_carry__8_i_1__17_n_0,addOut_carry__8_i_2__17_n_0,addOut_carry__8_i_3__17_n_0,addOut_carry__8_i_4__17_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_1__17
       (.I0(mul_intermediate__0[39]),
        .I1(mul_intermediate_0[39]),
        .O(addOut_carry__8_i_1__17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_2__17
       (.I0(mul_intermediate__0[38]),
        .I1(mul_intermediate_0[38]),
        .O(addOut_carry__8_i_2__17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_3__17
       (.I0(mul_intermediate__0[37]),
        .I1(mul_intermediate_0[37]),
        .O(addOut_carry__8_i_3__17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__8_i_4__17
       (.I0(mul_intermediate__0[36]),
        .I1(mul_intermediate_0[36]),
        .O(addOut_carry__8_i_4__17_n_0));
  CARRY4 addOut_carry__9
       (.CI(addOut_carry__8_n_0),
        .CO({addOut_carry__9_n_0,addOut_carry__9_n_1,addOut_carry__9_n_2,addOut_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({mul_intermediate_0[42],mul_intermediate_1,mul_intermediate__0[41:40]}),
        .O(\axi_rdata_reg[15]_0 [43:40]),
        .S({mul_intermediate_2,addOut_carry__9_i_4__17_n_0,addOut_carry__9_i_5__16_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    addOut_carry__9_i_1__18
       (.I0(\axi_rdata_reg[15]_0 [42]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    addOut_carry__9_i_2__18
       (.I0(\axi_rdata_reg[15]_0 [42]),
        .I1(\axi_rdata_reg[15]_0 [43]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_3__18
       (.I0(\axi_rdata_reg[15]_0 [42]),
        .I1(P),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_4__17
       (.I0(mul_intermediate__0[41]),
        .I1(mul_intermediate_0[41]),
        .O(addOut_carry__9_i_4__17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry__9_i_5__16
       (.I0(mul_intermediate__0[40]),
        .I1(mul_intermediate_0[40]),
        .O(addOut_carry__9_i_5__16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_1__17
       (.I0(mul_intermediate__0[3]),
        .I1(mul_intermediate_0[3]),
        .O(addOut_carry_i_1__17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_2__17
       (.I0(mul_intermediate__0[2]),
        .I1(mul_intermediate_0[2]),
        .O(addOut_carry_i_2__17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_3__17
       (.I0(mul_intermediate__0[1]),
        .I1(mul_intermediate_0[1]),
        .O(addOut_carry_i_3__17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addOut_carry_i_4__17
       (.I0(mul_intermediate__0[0]),
        .I1(mul_intermediate_0[0]),
        .O(addOut_carry_i_4__17_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_intermediate
       (.A({\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 [24],\Q_buf_reg[24]_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_intermediate_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(coef_bus),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_intermediate_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_intermediate_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_intermediate_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_intermediate_P_UNCONNECTED[47:43],\axi_rdata_reg[15] ,mul_intermediate__0}),
        .PATTERNBDETECT(NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_intermediate_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_intermediate_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_reloadable_v1_0
   (S_AXI_AWREADY,
    S_AXI_WREADY,
    S_AXI_ARREADY,
    s00_axi_rdata,
    s00_axi_rvalid,
    s00_axi_bvalid,
    s00_axi_aresetn,
    s00_axi_aclk,
    s00_axi_awaddr,
    s00_axi_wvalid,
    s00_axi_awvalid,
    s00_axi_wdata,
    s00_axi_wstrb,
    s00_axi_araddr,
    s00_axi_arvalid,
    s00_axi_bready,
    s00_axi_rready);
  output S_AXI_AWREADY;
  output S_AXI_WREADY;
  output S_AXI_ARREADY;
  output [31:0]s00_axi_rdata;
  output s00_axi_rvalid;
  output s00_axi_bvalid;
  input s00_axi_aresetn;
  input s00_axi_aclk;
  input [1:0]s00_axi_awaddr;
  input s00_axi_wvalid;
  input s00_axi_awvalid;
  input [31:0]s00_axi_wdata;
  input [3:0]s00_axi_wstrb;
  input [1:0]s00_axi_araddr;
  input s00_axi_arvalid;
  input s00_axi_bready;
  input s00_axi_rready;

  wire S_AXI_ARREADY;
  wire S_AXI_AWREADY;
  wire S_AXI_WREADY;
  wire s00_axi_aclk;
  wire [1:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arvalid;
  wire [1:0]s00_axi_awaddr;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_reloadable_v1_0_S00_AXI FIR_reloadable_v1_0_S00_AXI_inst
       (.S_AXI_ARREADY(S_AXI_ARREADY),
        .S_AXI_AWREADY(S_AXI_AWREADY),
        .S_AXI_WREADY(S_AXI_WREADY),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_araddr(s00_axi_araddr),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awaddr(s00_axi_awaddr),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bready(s00_axi_bready),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata(s00_axi_rdata),
        .s00_axi_rready(s00_axi_rready),
        .s00_axi_rvalid(s00_axi_rvalid),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wstrb(s00_axi_wstrb),
        .s00_axi_wvalid(s00_axi_wvalid));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_reloadable_v1_0_S00_AXI
   (S_AXI_AWREADY,
    S_AXI_WREADY,
    S_AXI_ARREADY,
    s00_axi_rdata,
    s00_axi_rvalid,
    s00_axi_bvalid,
    s00_axi_aresetn,
    s00_axi_aclk,
    s00_axi_awaddr,
    s00_axi_wvalid,
    s00_axi_awvalid,
    s00_axi_wdata,
    s00_axi_wstrb,
    s00_axi_araddr,
    s00_axi_arvalid,
    s00_axi_bready,
    s00_axi_rready);
  output S_AXI_AWREADY;
  output S_AXI_WREADY;
  output S_AXI_ARREADY;
  output [31:0]s00_axi_rdata;
  output s00_axi_rvalid;
  output s00_axi_bvalid;
  input s00_axi_aresetn;
  input s00_axi_aclk;
  input [1:0]s00_axi_awaddr;
  input s00_axi_wvalid;
  input s00_axi_awvalid;
  input [31:0]s00_axi_wdata;
  input [3:0]s00_axi_wstrb;
  input [1:0]s00_axi_araddr;
  input s00_axi_arvalid;
  input s00_axi_bready;
  input s00_axi_rready;

  wire S_AXI_ARREADY;
  wire S_AXI_AWREADY;
  wire S_AXI_WREADY;
  wire [3:2]axi_araddr;
  wire \axi_araddr[2]_i_1_n_0 ;
  wire \axi_araddr[3]_i_1_n_0 ;
  wire axi_arready0;
  wire \axi_awaddr[2]_i_1_n_0 ;
  wire \axi_awaddr[3]_i_1_n_0 ;
  wire axi_awready0;
  wire axi_bvalid_i_1_n_0;
  wire axi_rvalid_i_1_n_0;
  wire axi_wready0;
  wire en2;
  wire [1:0]p_0_in;
  wire [31:0]reg_data_out;
  wire reset_shift_register;
  wire rst;
  wire s00_axi_aclk;
  wire [1:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arvalid;
  wire [1:0]s00_axi_awaddr;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;
  wire [48:0]sig_out;
  wire [24:0]slv_reg0;
  wire \slv_reg0[15]_i_1_n_0 ;
  wire \slv_reg0[23]_i_1_n_0 ;
  wire \slv_reg0[24]_i_1_n_0 ;
  wire \slv_reg0[7]_i_1_n_0 ;
  wire [17:0]slv_reg1;
  wire \slv_reg1[15]_i_1_n_0 ;
  wire \slv_reg1[16]_i_1_n_0 ;
  wire \slv_reg1[17]_i_1_n_0 ;
  wire \slv_reg1[7]_i_1_n_0 ;
  wire \slv_reg2[15]_i_1_n_0 ;
  wire \slv_reg2[23]_i_1_n_0 ;
  wire \slv_reg2[31]_i_1_n_0 ;
  wire \slv_reg2[7]_i_1_n_0 ;
  wire \slv_reg2_reg_n_0_[0] ;
  wire \slv_reg2_reg_n_0_[10] ;
  wire \slv_reg2_reg_n_0_[11] ;
  wire \slv_reg2_reg_n_0_[12] ;
  wire \slv_reg2_reg_n_0_[13] ;
  wire \slv_reg2_reg_n_0_[14] ;
  wire \slv_reg2_reg_n_0_[15] ;
  wire \slv_reg2_reg_n_0_[16] ;
  wire \slv_reg2_reg_n_0_[17] ;
  wire \slv_reg2_reg_n_0_[18] ;
  wire \slv_reg2_reg_n_0_[19] ;
  wire \slv_reg2_reg_n_0_[20] ;
  wire \slv_reg2_reg_n_0_[21] ;
  wire \slv_reg2_reg_n_0_[22] ;
  wire \slv_reg2_reg_n_0_[23] ;
  wire \slv_reg2_reg_n_0_[24] ;
  wire \slv_reg2_reg_n_0_[25] ;
  wire \slv_reg2_reg_n_0_[26] ;
  wire \slv_reg2_reg_n_0_[27] ;
  wire \slv_reg2_reg_n_0_[28] ;
  wire \slv_reg2_reg_n_0_[29] ;
  wire \slv_reg2_reg_n_0_[30] ;
  wire \slv_reg2_reg_n_0_[31] ;
  wire \slv_reg2_reg_n_0_[3] ;
  wire \slv_reg2_reg_n_0_[4] ;
  wire \slv_reg2_reg_n_0_[5] ;
  wire \slv_reg2_reg_n_0_[6] ;
  wire \slv_reg2_reg_n_0_[7] ;
  wire \slv_reg2_reg_n_0_[8] ;
  wire \slv_reg2_reg_n_0_[9] ;
  wire [31:0]slv_reg3;
  wire \slv_reg3[15]_i_1_n_0 ;
  wire \slv_reg3[23]_i_1_n_0 ;
  wire \slv_reg3[31]_i_1_n_0 ;
  wire \slv_reg3[7]_i_1_n_0 ;
  wire slv_reg_rden;
  wire slv_reg_wren__2;

  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_araddr[2]_i_1 
       (.I0(s00_axi_araddr[0]),
        .I1(s00_axi_arvalid),
        .I2(S_AXI_ARREADY),
        .I3(axi_araddr[2]),
        .O(\axi_araddr[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_araddr[3]_i_1 
       (.I0(s00_axi_araddr[1]),
        .I1(s00_axi_arvalid),
        .I2(S_AXI_ARREADY),
        .I3(axi_araddr[3]),
        .O(\axi_araddr[3]_i_1_n_0 ));
  FDSE \axi_araddr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_araddr[2]_i_1_n_0 ),
        .Q(axi_araddr[2]),
        .S(rst));
  FDSE \axi_araddr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_araddr[3]_i_1_n_0 ),
        .Q(axi_araddr[3]),
        .S(rst));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h2)) 
    axi_arready_i_1
       (.I0(s00_axi_arvalid),
        .I1(S_AXI_ARREADY),
        .O(axi_arready0));
  FDRE axi_arready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_arready0),
        .Q(S_AXI_ARREADY),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \axi_awaddr[2]_i_1 
       (.I0(s00_axi_awaddr[0]),
        .I1(s00_axi_wvalid),
        .I2(s00_axi_awvalid),
        .I3(S_AXI_AWREADY),
        .I4(p_0_in[0]),
        .O(\axi_awaddr[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \axi_awaddr[3]_i_1 
       (.I0(s00_axi_awaddr[1]),
        .I1(s00_axi_wvalid),
        .I2(s00_axi_awvalid),
        .I3(S_AXI_AWREADY),
        .I4(p_0_in[1]),
        .O(\axi_awaddr[3]_i_1_n_0 ));
  FDRE \axi_awaddr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr[2]_i_1_n_0 ),
        .Q(p_0_in[0]),
        .R(rst));
  FDRE \axi_awaddr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr[3]_i_1_n_0 ),
        .Q(p_0_in[1]),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h08)) 
    axi_awready_i_2
       (.I0(s00_axi_wvalid),
        .I1(s00_axi_awvalid),
        .I2(S_AXI_AWREADY),
        .O(axi_awready0));
  FDRE axi_awready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_awready0),
        .Q(S_AXI_AWREADY),
        .R(rst));
  LUT6 #(
    .INIT(64'h0000FFFF80008000)) 
    axi_bvalid_i_1
       (.I0(s00_axi_awvalid),
        .I1(S_AXI_AWREADY),
        .I2(S_AXI_WREADY),
        .I3(s00_axi_wvalid),
        .I4(s00_axi_bready),
        .I5(s00_axi_bvalid),
        .O(axi_bvalid_i_1_n_0));
  FDRE axi_bvalid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_bvalid_i_1_n_0),
        .Q(s00_axi_bvalid),
        .R(rst));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[0]_i_1 
       (.I0(sig_out[32]),
        .I1(sig_out[0]),
        .I2(slv_reg3[0]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\slv_reg2_reg_n_0_[0] ),
        .O(reg_data_out[0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[10]_i_1 
       (.I0(sig_out[42]),
        .I1(sig_out[10]),
        .I2(slv_reg3[10]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\slv_reg2_reg_n_0_[10] ),
        .O(reg_data_out[10]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[11]_i_1 
       (.I0(sig_out[43]),
        .I1(sig_out[11]),
        .I2(slv_reg3[11]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\slv_reg2_reg_n_0_[11] ),
        .O(reg_data_out[11]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[12]_i_1 
       (.I0(sig_out[44]),
        .I1(sig_out[12]),
        .I2(slv_reg3[12]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\slv_reg2_reg_n_0_[12] ),
        .O(reg_data_out[12]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[13]_i_1 
       (.I0(sig_out[45]),
        .I1(sig_out[13]),
        .I2(slv_reg3[13]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\slv_reg2_reg_n_0_[13] ),
        .O(reg_data_out[13]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[14]_i_1 
       (.I0(sig_out[46]),
        .I1(sig_out[14]),
        .I2(slv_reg3[14]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\slv_reg2_reg_n_0_[14] ),
        .O(reg_data_out[14]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[15]_i_1 
       (.I0(sig_out[47]),
        .I1(sig_out[15]),
        .I2(slv_reg3[15]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\slv_reg2_reg_n_0_[15] ),
        .O(reg_data_out[15]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[16]_i_1 
       (.I0(sig_out[48]),
        .I1(sig_out[16]),
        .I2(slv_reg3[16]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\slv_reg2_reg_n_0_[16] ),
        .O(reg_data_out[16]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[17]_i_1 
       (.I0(sig_out[48]),
        .I1(sig_out[17]),
        .I2(slv_reg3[17]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\slv_reg2_reg_n_0_[17] ),
        .O(reg_data_out[17]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[18]_i_1 
       (.I0(sig_out[48]),
        .I1(sig_out[18]),
        .I2(slv_reg3[18]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\slv_reg2_reg_n_0_[18] ),
        .O(reg_data_out[18]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[19]_i_1 
       (.I0(sig_out[48]),
        .I1(sig_out[19]),
        .I2(slv_reg3[19]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\slv_reg2_reg_n_0_[19] ),
        .O(reg_data_out[19]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[1]_i_1 
       (.I0(sig_out[33]),
        .I1(sig_out[1]),
        .I2(slv_reg3[1]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(en2),
        .O(reg_data_out[1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[20]_i_1 
       (.I0(sig_out[48]),
        .I1(sig_out[20]),
        .I2(slv_reg3[20]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\slv_reg2_reg_n_0_[20] ),
        .O(reg_data_out[20]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[21]_i_1 
       (.I0(sig_out[48]),
        .I1(sig_out[21]),
        .I2(slv_reg3[21]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\slv_reg2_reg_n_0_[21] ),
        .O(reg_data_out[21]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[22]_i_1 
       (.I0(sig_out[48]),
        .I1(sig_out[22]),
        .I2(slv_reg3[22]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\slv_reg2_reg_n_0_[22] ),
        .O(reg_data_out[22]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[23]_i_1 
       (.I0(sig_out[48]),
        .I1(sig_out[23]),
        .I2(slv_reg3[23]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\slv_reg2_reg_n_0_[23] ),
        .O(reg_data_out[23]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[24]_i_1 
       (.I0(sig_out[48]),
        .I1(sig_out[24]),
        .I2(slv_reg3[24]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\slv_reg2_reg_n_0_[24] ),
        .O(reg_data_out[24]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[25]_i_1 
       (.I0(sig_out[48]),
        .I1(sig_out[25]),
        .I2(slv_reg3[25]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\slv_reg2_reg_n_0_[25] ),
        .O(reg_data_out[25]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[26]_i_1 
       (.I0(sig_out[48]),
        .I1(sig_out[26]),
        .I2(slv_reg3[26]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\slv_reg2_reg_n_0_[26] ),
        .O(reg_data_out[26]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[27]_i_1 
       (.I0(sig_out[48]),
        .I1(sig_out[27]),
        .I2(slv_reg3[27]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\slv_reg2_reg_n_0_[27] ),
        .O(reg_data_out[27]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[28]_i_1 
       (.I0(sig_out[48]),
        .I1(sig_out[28]),
        .I2(slv_reg3[28]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\slv_reg2_reg_n_0_[28] ),
        .O(reg_data_out[28]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[29]_i_1 
       (.I0(sig_out[48]),
        .I1(sig_out[29]),
        .I2(slv_reg3[29]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\slv_reg2_reg_n_0_[29] ),
        .O(reg_data_out[29]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[2]_i_1 
       (.I0(sig_out[34]),
        .I1(sig_out[2]),
        .I2(slv_reg3[2]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(reset_shift_register),
        .O(reg_data_out[2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[30]_i_1 
       (.I0(sig_out[48]),
        .I1(sig_out[30]),
        .I2(slv_reg3[30]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\slv_reg2_reg_n_0_[30] ),
        .O(reg_data_out[30]));
  LUT3 #(
    .INIT(8'h08)) 
    \axi_rdata[31]_i_1 
       (.I0(S_AXI_ARREADY),
        .I1(s00_axi_arvalid),
        .I2(s00_axi_rvalid),
        .O(slv_reg_rden));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[31]_i_2 
       (.I0(sig_out[48]),
        .I1(sig_out[31]),
        .I2(slv_reg3[31]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\slv_reg2_reg_n_0_[31] ),
        .O(reg_data_out[31]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[3]_i_1 
       (.I0(sig_out[35]),
        .I1(sig_out[3]),
        .I2(slv_reg3[3]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\slv_reg2_reg_n_0_[3] ),
        .O(reg_data_out[3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[4]_i_1 
       (.I0(sig_out[36]),
        .I1(sig_out[4]),
        .I2(slv_reg3[4]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\slv_reg2_reg_n_0_[4] ),
        .O(reg_data_out[4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[5]_i_1 
       (.I0(sig_out[37]),
        .I1(sig_out[5]),
        .I2(slv_reg3[5]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\slv_reg2_reg_n_0_[5] ),
        .O(reg_data_out[5]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[6]_i_1 
       (.I0(sig_out[38]),
        .I1(sig_out[6]),
        .I2(slv_reg3[6]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\slv_reg2_reg_n_0_[6] ),
        .O(reg_data_out[6]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[7]_i_1 
       (.I0(sig_out[39]),
        .I1(sig_out[7]),
        .I2(slv_reg3[7]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\slv_reg2_reg_n_0_[7] ),
        .O(reg_data_out[7]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[8]_i_1 
       (.I0(sig_out[40]),
        .I1(sig_out[8]),
        .I2(slv_reg3[8]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\slv_reg2_reg_n_0_[8] ),
        .O(reg_data_out[8]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[9]_i_1 
       (.I0(sig_out[41]),
        .I1(sig_out[9]),
        .I2(slv_reg3[9]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\slv_reg2_reg_n_0_[9] ),
        .O(reg_data_out[9]));
  FDRE \axi_rdata_reg[0] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[0]),
        .Q(s00_axi_rdata[0]),
        .R(rst));
  FDRE \axi_rdata_reg[10] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[10]),
        .Q(s00_axi_rdata[10]),
        .R(rst));
  FDRE \axi_rdata_reg[11] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[11]),
        .Q(s00_axi_rdata[11]),
        .R(rst));
  FDRE \axi_rdata_reg[12] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[12]),
        .Q(s00_axi_rdata[12]),
        .R(rst));
  FDRE \axi_rdata_reg[13] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[13]),
        .Q(s00_axi_rdata[13]),
        .R(rst));
  FDRE \axi_rdata_reg[14] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[14]),
        .Q(s00_axi_rdata[14]),
        .R(rst));
  FDRE \axi_rdata_reg[15] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[15]),
        .Q(s00_axi_rdata[15]),
        .R(rst));
  FDRE \axi_rdata_reg[16] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[16]),
        .Q(s00_axi_rdata[16]),
        .R(rst));
  FDRE \axi_rdata_reg[17] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[17]),
        .Q(s00_axi_rdata[17]),
        .R(rst));
  FDRE \axi_rdata_reg[18] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[18]),
        .Q(s00_axi_rdata[18]),
        .R(rst));
  FDRE \axi_rdata_reg[19] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[19]),
        .Q(s00_axi_rdata[19]),
        .R(rst));
  FDRE \axi_rdata_reg[1] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[1]),
        .Q(s00_axi_rdata[1]),
        .R(rst));
  FDRE \axi_rdata_reg[20] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[20]),
        .Q(s00_axi_rdata[20]),
        .R(rst));
  FDRE \axi_rdata_reg[21] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[21]),
        .Q(s00_axi_rdata[21]),
        .R(rst));
  FDRE \axi_rdata_reg[22] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[22]),
        .Q(s00_axi_rdata[22]),
        .R(rst));
  FDRE \axi_rdata_reg[23] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[23]),
        .Q(s00_axi_rdata[23]),
        .R(rst));
  FDRE \axi_rdata_reg[24] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[24]),
        .Q(s00_axi_rdata[24]),
        .R(rst));
  FDRE \axi_rdata_reg[25] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[25]),
        .Q(s00_axi_rdata[25]),
        .R(rst));
  FDRE \axi_rdata_reg[26] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[26]),
        .Q(s00_axi_rdata[26]),
        .R(rst));
  FDRE \axi_rdata_reg[27] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[27]),
        .Q(s00_axi_rdata[27]),
        .R(rst));
  FDRE \axi_rdata_reg[28] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[28]),
        .Q(s00_axi_rdata[28]),
        .R(rst));
  FDRE \axi_rdata_reg[29] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[29]),
        .Q(s00_axi_rdata[29]),
        .R(rst));
  FDRE \axi_rdata_reg[2] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[2]),
        .Q(s00_axi_rdata[2]),
        .R(rst));
  FDRE \axi_rdata_reg[30] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[30]),
        .Q(s00_axi_rdata[30]),
        .R(rst));
  FDRE \axi_rdata_reg[31] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[31]),
        .Q(s00_axi_rdata[31]),
        .R(rst));
  FDRE \axi_rdata_reg[3] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[3]),
        .Q(s00_axi_rdata[3]),
        .R(rst));
  FDRE \axi_rdata_reg[4] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[4]),
        .Q(s00_axi_rdata[4]),
        .R(rst));
  FDRE \axi_rdata_reg[5] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[5]),
        .Q(s00_axi_rdata[5]),
        .R(rst));
  FDRE \axi_rdata_reg[6] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[6]),
        .Q(s00_axi_rdata[6]),
        .R(rst));
  FDRE \axi_rdata_reg[7] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[7]),
        .Q(s00_axi_rdata[7]),
        .R(rst));
  FDRE \axi_rdata_reg[8] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[8]),
        .Q(s00_axi_rdata[8]),
        .R(rst));
  FDRE \axi_rdata_reg[9] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[9]),
        .Q(s00_axi_rdata[9]),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h08F8)) 
    axi_rvalid_i_1
       (.I0(s00_axi_arvalid),
        .I1(S_AXI_ARREADY),
        .I2(s00_axi_rvalid),
        .I3(s00_axi_rready),
        .O(axi_rvalid_i_1_n_0));
  FDRE axi_rvalid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_rvalid_i_1_n_0),
        .Q(s00_axi_rvalid),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h08)) 
    axi_wready_i_1
       (.I0(s00_axi_wvalid),
        .I1(s00_axi_awvalid),
        .I2(S_AXI_WREADY),
        .O(axi_wready0));
  FDRE axi_wready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_wready0),
        .Q(S_AXI_WREADY),
        .R(rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_top fir
       (.A(slv_reg0),
        .D(slv_reg1),
        .Q({reset_shift_register,en2,\slv_reg2_reg_n_0_[0] }),
        .SR(rst),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .sig_out(sig_out));
  LUT4 #(
    .INIT(16'h0200)) 
    \slv_reg0[15]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(s00_axi_wstrb[1]),
        .O(\slv_reg0[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \slv_reg0[23]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(s00_axi_wstrb[2]),
        .O(\slv_reg0[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBFFFF00080000)) 
    \slv_reg0[24]_i_1 
       (.I0(s00_axi_wdata[24]),
        .I1(slv_reg_wren__2),
        .I2(p_0_in[1]),
        .I3(p_0_in[0]),
        .I4(s00_axi_wstrb[3]),
        .I5(slv_reg0[24]),
        .O(\slv_reg0[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \slv_reg0[7]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(s00_axi_wstrb[0]),
        .O(\slv_reg0[7]_i_1_n_0 ));
  FDRE \slv_reg0_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg0[0]),
        .R(rst));
  FDRE \slv_reg0_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg0[10]),
        .R(rst));
  FDRE \slv_reg0_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg0[11]),
        .R(rst));
  FDRE \slv_reg0_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg0[12]),
        .R(rst));
  FDRE \slv_reg0_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg0[13]),
        .R(rst));
  FDRE \slv_reg0_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg0[14]),
        .R(rst));
  FDRE \slv_reg0_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg0[15]),
        .R(rst));
  FDRE \slv_reg0_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg0[16]),
        .R(rst));
  FDRE \slv_reg0_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg0[17]),
        .R(rst));
  FDRE \slv_reg0_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg0[18]),
        .R(rst));
  FDRE \slv_reg0_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg0[19]),
        .R(rst));
  FDRE \slv_reg0_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg0[1]),
        .R(rst));
  FDRE \slv_reg0_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg0[20]),
        .R(rst));
  FDRE \slv_reg0_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg0[21]),
        .R(rst));
  FDRE \slv_reg0_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg0[22]),
        .R(rst));
  FDRE \slv_reg0_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg0[23]),
        .R(rst));
  FDRE \slv_reg0_reg[24] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\slv_reg0[24]_i_1_n_0 ),
        .Q(slv_reg0[24]),
        .R(rst));
  FDRE \slv_reg0_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg0[2]),
        .R(rst));
  FDRE \slv_reg0_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg0[3]),
        .R(rst));
  FDRE \slv_reg0_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg0[4]),
        .R(rst));
  FDRE \slv_reg0_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg0[5]),
        .R(rst));
  FDRE \slv_reg0_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg0[6]),
        .R(rst));
  FDRE \slv_reg0_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg0[7]),
        .R(rst));
  FDRE \slv_reg0_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg0[8]),
        .R(rst));
  FDRE \slv_reg0_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg0[9]),
        .R(rst));
  LUT4 #(
    .INIT(16'h2000)) 
    \slv_reg1[15]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(s00_axi_wstrb[1]),
        .I3(p_0_in[0]),
        .O(\slv_reg1[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg1[15]_i_2 
       (.I0(s00_axi_awvalid),
        .I1(S_AXI_AWREADY),
        .I2(S_AXI_WREADY),
        .I3(s00_axi_wvalid),
        .O(slv_reg_wren__2));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \slv_reg1[16]_i_1 
       (.I0(s00_axi_wdata[16]),
        .I1(slv_reg_wren__2),
        .I2(p_0_in[1]),
        .I3(s00_axi_wstrb[2]),
        .I4(p_0_in[0]),
        .I5(slv_reg1[16]),
        .O(\slv_reg1[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \slv_reg1[17]_i_1 
       (.I0(s00_axi_wdata[17]),
        .I1(slv_reg_wren__2),
        .I2(p_0_in[1]),
        .I3(s00_axi_wstrb[2]),
        .I4(p_0_in[0]),
        .I5(slv_reg1[17]),
        .O(\slv_reg1[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \slv_reg1[7]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(s00_axi_wstrb[0]),
        .I3(p_0_in[0]),
        .O(\slv_reg1[7]_i_1_n_0 ));
  FDRE \slv_reg1_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg1[0]),
        .R(rst));
  FDRE \slv_reg1_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg1[10]),
        .R(rst));
  FDRE \slv_reg1_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg1[11]),
        .R(rst));
  FDRE \slv_reg1_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg1[12]),
        .R(rst));
  FDRE \slv_reg1_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg1[13]),
        .R(rst));
  FDRE \slv_reg1_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg1[14]),
        .R(rst));
  FDRE \slv_reg1_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg1[15]),
        .R(rst));
  FDRE \slv_reg1_reg[16] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\slv_reg1[16]_i_1_n_0 ),
        .Q(slv_reg1[16]),
        .R(rst));
  FDRE \slv_reg1_reg[17] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\slv_reg1[17]_i_1_n_0 ),
        .Q(slv_reg1[17]),
        .R(rst));
  FDRE \slv_reg1_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg1[1]),
        .R(rst));
  FDRE \slv_reg1_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg1[2]),
        .R(rst));
  FDRE \slv_reg1_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg1[3]),
        .R(rst));
  FDRE \slv_reg1_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg1[4]),
        .R(rst));
  FDRE \slv_reg1_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg1[5]),
        .R(rst));
  FDRE \slv_reg1_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg1[6]),
        .R(rst));
  FDRE \slv_reg1_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg1[7]),
        .R(rst));
  FDRE \slv_reg1_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg1[8]),
        .R(rst));
  FDRE \slv_reg1_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg1[9]),
        .R(rst));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg2[15]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(s00_axi_wstrb[1]),
        .I3(p_0_in[0]),
        .O(\slv_reg2[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg2[23]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(s00_axi_wstrb[2]),
        .I3(p_0_in[0]),
        .O(\slv_reg2[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg2[31]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(s00_axi_wstrb[3]),
        .I3(p_0_in[0]),
        .O(\slv_reg2[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg2[7]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(s00_axi_wstrb[0]),
        .I3(p_0_in[0]),
        .O(\slv_reg2[7]_i_1_n_0 ));
  FDRE \slv_reg2_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg2_reg_n_0_[0] ),
        .R(rst));
  FDRE \slv_reg2_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg2_reg_n_0_[10] ),
        .R(rst));
  FDRE \slv_reg2_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg2_reg_n_0_[11] ),
        .R(rst));
  FDRE \slv_reg2_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg2_reg_n_0_[12] ),
        .R(rst));
  FDRE \slv_reg2_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg2_reg_n_0_[13] ),
        .R(rst));
  FDRE \slv_reg2_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg2_reg_n_0_[14] ),
        .R(rst));
  FDRE \slv_reg2_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg2_reg_n_0_[15] ),
        .R(rst));
  FDRE \slv_reg2_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg2_reg_n_0_[16] ),
        .R(rst));
  FDRE \slv_reg2_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg2_reg_n_0_[17] ),
        .R(rst));
  FDRE \slv_reg2_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg2_reg_n_0_[18] ),
        .R(rst));
  FDRE \slv_reg2_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg2_reg_n_0_[19] ),
        .R(rst));
  FDRE \slv_reg2_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(en2),
        .R(rst));
  FDRE \slv_reg2_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg2_reg_n_0_[20] ),
        .R(rst));
  FDRE \slv_reg2_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg2_reg_n_0_[21] ),
        .R(rst));
  FDRE \slv_reg2_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg2_reg_n_0_[22] ),
        .R(rst));
  FDRE \slv_reg2_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg2_reg_n_0_[23] ),
        .R(rst));
  FDRE \slv_reg2_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg2_reg_n_0_[24] ),
        .R(rst));
  FDRE \slv_reg2_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg2_reg_n_0_[25] ),
        .R(rst));
  FDRE \slv_reg2_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg2_reg_n_0_[26] ),
        .R(rst));
  FDRE \slv_reg2_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg2_reg_n_0_[27] ),
        .R(rst));
  FDRE \slv_reg2_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg2_reg_n_0_[28] ),
        .R(rst));
  FDRE \slv_reg2_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg2_reg_n_0_[29] ),
        .R(rst));
  FDRE \slv_reg2_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(reset_shift_register),
        .R(rst));
  FDRE \slv_reg2_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg2_reg_n_0_[30] ),
        .R(rst));
  FDRE \slv_reg2_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg2_reg_n_0_[31] ),
        .R(rst));
  FDRE \slv_reg2_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg2_reg_n_0_[3] ),
        .R(rst));
  FDRE \slv_reg2_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg2_reg_n_0_[4] ),
        .R(rst));
  FDRE \slv_reg2_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg2_reg_n_0_[5] ),
        .R(rst));
  FDRE \slv_reg2_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg2_reg_n_0_[6] ),
        .R(rst));
  FDRE \slv_reg2_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg2_reg_n_0_[7] ),
        .R(rst));
  FDRE \slv_reg2_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg2_reg_n_0_[8] ),
        .R(rst));
  FDRE \slv_reg2_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg2_reg_n_0_[9] ),
        .R(rst));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg3[15]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(s00_axi_wstrb[1]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .O(\slv_reg3[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg3[23]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(s00_axi_wstrb[2]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .O(\slv_reg3[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg3[31]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(s00_axi_wstrb[3]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .O(\slv_reg3[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg3[7]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(s00_axi_wstrb[0]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .O(\slv_reg3[7]_i_1_n_0 ));
  FDRE \slv_reg3_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg3[0]),
        .R(rst));
  FDRE \slv_reg3_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg3[10]),
        .R(rst));
  FDRE \slv_reg3_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg3[11]),
        .R(rst));
  FDRE \slv_reg3_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg3[12]),
        .R(rst));
  FDRE \slv_reg3_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg3[13]),
        .R(rst));
  FDRE \slv_reg3_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg3[14]),
        .R(rst));
  FDRE \slv_reg3_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg3[15]),
        .R(rst));
  FDRE \slv_reg3_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg3[16]),
        .R(rst));
  FDRE \slv_reg3_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg3[17]),
        .R(rst));
  FDRE \slv_reg3_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg3[18]),
        .R(rst));
  FDRE \slv_reg3_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg3[19]),
        .R(rst));
  FDRE \slv_reg3_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg3[1]),
        .R(rst));
  FDRE \slv_reg3_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg3[20]),
        .R(rst));
  FDRE \slv_reg3_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg3[21]),
        .R(rst));
  FDRE \slv_reg3_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg3[22]),
        .R(rst));
  FDRE \slv_reg3_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg3[23]),
        .R(rst));
  FDRE \slv_reg3_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg3[24]),
        .R(rst));
  FDRE \slv_reg3_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg3[25]),
        .R(rst));
  FDRE \slv_reg3_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg3[26]),
        .R(rst));
  FDRE \slv_reg3_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg3[27]),
        .R(rst));
  FDRE \slv_reg3_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg3[28]),
        .R(rst));
  FDRE \slv_reg3_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg3[29]),
        .R(rst));
  FDRE \slv_reg3_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg3[2]),
        .R(rst));
  FDRE \slv_reg3_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg3[30]),
        .R(rst));
  FDRE \slv_reg3_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg3[31]),
        .R(rst));
  FDRE \slv_reg3_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg3[3]),
        .R(rst));
  FDRE \slv_reg3_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg3[4]),
        .R(rst));
  FDRE \slv_reg3_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg3[5]),
        .R(rst));
  FDRE \slv_reg3_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg3[6]),
        .R(rst));
  FDRE \slv_reg3_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg3[7]),
        .R(rst));
  FDRE \slv_reg3_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg3[8]),
        .R(rst));
  FDRE \slv_reg3_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg3[9]),
        .R(rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg
   (coef_bus,
    E,
    D,
    s00_axi_aclk,
    AR);
  output [17:0]coef_bus;
  input [0:0]E;
  input [17:0]D;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [17:0]D;
  wire [0:0]E;
  wire [17:0]coef_bus;
  wire s00_axi_aclk;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[0]),
        .Q(coef_bus[0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[10]),
        .Q(coef_bus[10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[11]),
        .Q(coef_bus[11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[12]),
        .Q(coef_bus[12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[13]),
        .Q(coef_bus[13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[14]),
        .Q(coef_bus[14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[15]),
        .Q(coef_bus[15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[16]),
        .Q(coef_bus[16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[17]),
        .Q(coef_bus[17]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[1]),
        .Q(coef_bus[1]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[2]),
        .Q(coef_bus[2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[3]),
        .Q(coef_bus[3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[4]),
        .Q(coef_bus[4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[5]),
        .Q(coef_bus[5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[6]),
        .Q(coef_bus[6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[7]),
        .Q(coef_bus[7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[8]),
        .Q(coef_bus[8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[9]),
        .Q(coef_bus[9]));
endmodule

(* ORIG_REF_NAME = "bank_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_39
   (coef_bus,
    E,
    D,
    s00_axi_aclk,
    AR);
  output [17:0]coef_bus;
  input [0:0]E;
  input [17:0]D;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [17:0]D;
  wire [0:0]E;
  wire [17:0]coef_bus;
  wire s00_axi_aclk;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[0]),
        .Q(coef_bus[0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[10]),
        .Q(coef_bus[10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[11]),
        .Q(coef_bus[11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[12]),
        .Q(coef_bus[12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[13]),
        .Q(coef_bus[13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[14]),
        .Q(coef_bus[14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[15]),
        .Q(coef_bus[15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[16]),
        .Q(coef_bus[16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[17]),
        .Q(coef_bus[17]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[1]),
        .Q(coef_bus[1]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[2]),
        .Q(coef_bus[2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[3]),
        .Q(coef_bus[3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[4]),
        .Q(coef_bus[4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[5]),
        .Q(coef_bus[5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[6]),
        .Q(coef_bus[6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[7]),
        .Q(coef_bus[7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[8]),
        .Q(coef_bus[8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[9]),
        .Q(coef_bus[9]));
endmodule

(* ORIG_REF_NAME = "bank_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_40
   (coef_bus,
    E,
    D,
    s00_axi_aclk,
    AR);
  output [17:0]coef_bus;
  input [0:0]E;
  input [17:0]D;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [17:0]D;
  wire [0:0]E;
  wire [17:0]coef_bus;
  wire s00_axi_aclk;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[0]),
        .Q(coef_bus[0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[10]),
        .Q(coef_bus[10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[11]),
        .Q(coef_bus[11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[12]),
        .Q(coef_bus[12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[13]),
        .Q(coef_bus[13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[14]),
        .Q(coef_bus[14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[15]),
        .Q(coef_bus[15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[16]),
        .Q(coef_bus[16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[17]),
        .Q(coef_bus[17]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[1]),
        .Q(coef_bus[1]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[2]),
        .Q(coef_bus[2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[3]),
        .Q(coef_bus[3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[4]),
        .Q(coef_bus[4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[5]),
        .Q(coef_bus[5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[6]),
        .Q(coef_bus[6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[7]),
        .Q(coef_bus[7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[8]),
        .Q(coef_bus[8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[9]),
        .Q(coef_bus[9]));
endmodule

(* ORIG_REF_NAME = "bank_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_41
   (coef_bus,
    E,
    D,
    s00_axi_aclk,
    AR);
  output [17:0]coef_bus;
  input [0:0]E;
  input [17:0]D;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [17:0]D;
  wire [0:0]E;
  wire [17:0]coef_bus;
  wire s00_axi_aclk;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[0]),
        .Q(coef_bus[0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[10]),
        .Q(coef_bus[10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[11]),
        .Q(coef_bus[11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[12]),
        .Q(coef_bus[12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[13]),
        .Q(coef_bus[13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[14]),
        .Q(coef_bus[14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[15]),
        .Q(coef_bus[15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[16]),
        .Q(coef_bus[16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[17]),
        .Q(coef_bus[17]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[1]),
        .Q(coef_bus[1]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[2]),
        .Q(coef_bus[2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[3]),
        .Q(coef_bus[3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[4]),
        .Q(coef_bus[4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[5]),
        .Q(coef_bus[5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[6]),
        .Q(coef_bus[6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[7]),
        .Q(coef_bus[7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[8]),
        .Q(coef_bus[8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[9]),
        .Q(coef_bus[9]));
endmodule

(* ORIG_REF_NAME = "bank_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_42
   (coef_bus,
    E,
    D,
    s00_axi_aclk,
    AR);
  output [17:0]coef_bus;
  input [0:0]E;
  input [17:0]D;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [17:0]D;
  wire [0:0]E;
  wire [17:0]coef_bus;
  wire s00_axi_aclk;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[0]),
        .Q(coef_bus[0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[10]),
        .Q(coef_bus[10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[11]),
        .Q(coef_bus[11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[12]),
        .Q(coef_bus[12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[13]),
        .Q(coef_bus[13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[14]),
        .Q(coef_bus[14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[15]),
        .Q(coef_bus[15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[16]),
        .Q(coef_bus[16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[17]),
        .Q(coef_bus[17]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[1]),
        .Q(coef_bus[1]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[2]),
        .Q(coef_bus[2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[3]),
        .Q(coef_bus[3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[4]),
        .Q(coef_bus[4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[5]),
        .Q(coef_bus[5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[6]),
        .Q(coef_bus[6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[7]),
        .Q(coef_bus[7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[8]),
        .Q(coef_bus[8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[9]),
        .Q(coef_bus[9]));
endmodule

(* ORIG_REF_NAME = "bank_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_43
   (coef_bus,
    E,
    D,
    s00_axi_aclk,
    AR);
  output [17:0]coef_bus;
  input [0:0]E;
  input [17:0]D;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [17:0]D;
  wire [0:0]E;
  wire [17:0]coef_bus;
  wire s00_axi_aclk;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[0]),
        .Q(coef_bus[0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[10]),
        .Q(coef_bus[10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[11]),
        .Q(coef_bus[11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[12]),
        .Q(coef_bus[12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[13]),
        .Q(coef_bus[13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[14]),
        .Q(coef_bus[14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[15]),
        .Q(coef_bus[15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[16]),
        .Q(coef_bus[16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[17]),
        .Q(coef_bus[17]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[1]),
        .Q(coef_bus[1]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[2]),
        .Q(coef_bus[2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[3]),
        .Q(coef_bus[3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[4]),
        .Q(coef_bus[4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[5]),
        .Q(coef_bus[5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[6]),
        .Q(coef_bus[6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[7]),
        .Q(coef_bus[7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[8]),
        .Q(coef_bus[8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[9]),
        .Q(coef_bus[9]));
endmodule

(* ORIG_REF_NAME = "bank_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_44
   (coef_bus,
    E,
    D,
    s00_axi_aclk,
    AR);
  output [17:0]coef_bus;
  input [0:0]E;
  input [17:0]D;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [17:0]D;
  wire [0:0]E;
  wire [17:0]coef_bus;
  wire s00_axi_aclk;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[0]),
        .Q(coef_bus[0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[10]),
        .Q(coef_bus[10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[11]),
        .Q(coef_bus[11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[12]),
        .Q(coef_bus[12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[13]),
        .Q(coef_bus[13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[14]),
        .Q(coef_bus[14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[15]),
        .Q(coef_bus[15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[16]),
        .Q(coef_bus[16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[17]),
        .Q(coef_bus[17]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[1]),
        .Q(coef_bus[1]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[2]),
        .Q(coef_bus[2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[3]),
        .Q(coef_bus[3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[4]),
        .Q(coef_bus[4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[5]),
        .Q(coef_bus[5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[6]),
        .Q(coef_bus[6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[7]),
        .Q(coef_bus[7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[8]),
        .Q(coef_bus[8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[9]),
        .Q(coef_bus[9]));
endmodule

(* ORIG_REF_NAME = "bank_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_45
   (coef_bus,
    E,
    D,
    s00_axi_aclk,
    AR);
  output [17:0]coef_bus;
  input [0:0]E;
  input [17:0]D;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [17:0]D;
  wire [0:0]E;
  wire [17:0]coef_bus;
  wire s00_axi_aclk;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[0]),
        .Q(coef_bus[0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[10]),
        .Q(coef_bus[10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[11]),
        .Q(coef_bus[11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[12]),
        .Q(coef_bus[12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[13]),
        .Q(coef_bus[13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[14]),
        .Q(coef_bus[14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[15]),
        .Q(coef_bus[15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[16]),
        .Q(coef_bus[16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[17]),
        .Q(coef_bus[17]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[1]),
        .Q(coef_bus[1]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[2]),
        .Q(coef_bus[2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[3]),
        .Q(coef_bus[3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[4]),
        .Q(coef_bus[4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[5]),
        .Q(coef_bus[5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[6]),
        .Q(coef_bus[6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[7]),
        .Q(coef_bus[7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[8]),
        .Q(coef_bus[8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[9]),
        .Q(coef_bus[9]));
endmodule

(* ORIG_REF_NAME = "bank_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_46
   (coef_bus,
    E,
    D,
    s00_axi_aclk,
    AR);
  output [17:0]coef_bus;
  input [0:0]E;
  input [17:0]D;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [17:0]D;
  wire [0:0]E;
  wire [17:0]coef_bus;
  wire s00_axi_aclk;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[0]),
        .Q(coef_bus[0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[10]),
        .Q(coef_bus[10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[11]),
        .Q(coef_bus[11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[12]),
        .Q(coef_bus[12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[13]),
        .Q(coef_bus[13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[14]),
        .Q(coef_bus[14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[15]),
        .Q(coef_bus[15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[16]),
        .Q(coef_bus[16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[17]),
        .Q(coef_bus[17]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[1]),
        .Q(coef_bus[1]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[2]),
        .Q(coef_bus[2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[3]),
        .Q(coef_bus[3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[4]),
        .Q(coef_bus[4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[5]),
        .Q(coef_bus[5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[6]),
        .Q(coef_bus[6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[7]),
        .Q(coef_bus[7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[8]),
        .Q(coef_bus[8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[9]),
        .Q(coef_bus[9]));
endmodule

(* ORIG_REF_NAME = "bank_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_47
   (coef_bus,
    E,
    D,
    s00_axi_aclk,
    AR);
  output [17:0]coef_bus;
  input [0:0]E;
  input [17:0]D;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [17:0]D;
  wire [0:0]E;
  wire [17:0]coef_bus;
  wire s00_axi_aclk;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[0]),
        .Q(coef_bus[0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[10]),
        .Q(coef_bus[10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[11]),
        .Q(coef_bus[11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[12]),
        .Q(coef_bus[12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[13]),
        .Q(coef_bus[13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[14]),
        .Q(coef_bus[14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[15]),
        .Q(coef_bus[15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[16]),
        .Q(coef_bus[16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[17]),
        .Q(coef_bus[17]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[1]),
        .Q(coef_bus[1]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[2]),
        .Q(coef_bus[2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[3]),
        .Q(coef_bus[3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[4]),
        .Q(coef_bus[4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[5]),
        .Q(coef_bus[5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[6]),
        .Q(coef_bus[6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[7]),
        .Q(coef_bus[7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[8]),
        .Q(coef_bus[8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[9]),
        .Q(coef_bus[9]));
endmodule

(* ORIG_REF_NAME = "bank_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_48
   (coef_bus,
    E,
    D,
    s00_axi_aclk,
    AR);
  output [17:0]coef_bus;
  input [0:0]E;
  input [17:0]D;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [17:0]D;
  wire [0:0]E;
  wire [17:0]coef_bus;
  wire s00_axi_aclk;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[0]),
        .Q(coef_bus[0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[10]),
        .Q(coef_bus[10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[11]),
        .Q(coef_bus[11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[12]),
        .Q(coef_bus[12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[13]),
        .Q(coef_bus[13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[14]),
        .Q(coef_bus[14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[15]),
        .Q(coef_bus[15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[16]),
        .Q(coef_bus[16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[17]),
        .Q(coef_bus[17]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[1]),
        .Q(coef_bus[1]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[2]),
        .Q(coef_bus[2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[3]),
        .Q(coef_bus[3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[4]),
        .Q(coef_bus[4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[5]),
        .Q(coef_bus[5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[6]),
        .Q(coef_bus[6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[7]),
        .Q(coef_bus[7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[8]),
        .Q(coef_bus[8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[9]),
        .Q(coef_bus[9]));
endmodule

(* ORIG_REF_NAME = "bank_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_49
   (coef_bus,
    E,
    D,
    s00_axi_aclk,
    AR);
  output [17:0]coef_bus;
  input [0:0]E;
  input [17:0]D;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [17:0]D;
  wire [0:0]E;
  wire [17:0]coef_bus;
  wire s00_axi_aclk;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[0]),
        .Q(coef_bus[0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[10]),
        .Q(coef_bus[10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[11]),
        .Q(coef_bus[11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[12]),
        .Q(coef_bus[12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[13]),
        .Q(coef_bus[13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[14]),
        .Q(coef_bus[14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[15]),
        .Q(coef_bus[15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[16]),
        .Q(coef_bus[16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[17]),
        .Q(coef_bus[17]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[1]),
        .Q(coef_bus[1]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[2]),
        .Q(coef_bus[2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[3]),
        .Q(coef_bus[3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[4]),
        .Q(coef_bus[4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[5]),
        .Q(coef_bus[5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[6]),
        .Q(coef_bus[6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[7]),
        .Q(coef_bus[7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[8]),
        .Q(coef_bus[8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[9]),
        .Q(coef_bus[9]));
endmodule

(* ORIG_REF_NAME = "bank_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_50
   (coef_bus,
    E,
    D,
    s00_axi_aclk,
    AR);
  output [17:0]coef_bus;
  input [0:0]E;
  input [17:0]D;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [17:0]D;
  wire [0:0]E;
  wire [17:0]coef_bus;
  wire s00_axi_aclk;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[0]),
        .Q(coef_bus[0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[10]),
        .Q(coef_bus[10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[11]),
        .Q(coef_bus[11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[12]),
        .Q(coef_bus[12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[13]),
        .Q(coef_bus[13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[14]),
        .Q(coef_bus[14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[15]),
        .Q(coef_bus[15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[16]),
        .Q(coef_bus[16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[17]),
        .Q(coef_bus[17]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[1]),
        .Q(coef_bus[1]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[2]),
        .Q(coef_bus[2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[3]),
        .Q(coef_bus[3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[4]),
        .Q(coef_bus[4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[5]),
        .Q(coef_bus[5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[6]),
        .Q(coef_bus[6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[7]),
        .Q(coef_bus[7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[8]),
        .Q(coef_bus[8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[9]),
        .Q(coef_bus[9]));
endmodule

(* ORIG_REF_NAME = "bank_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_51
   (coef_bus,
    E,
    D,
    s00_axi_aclk,
    AR);
  output [17:0]coef_bus;
  input [0:0]E;
  input [17:0]D;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [17:0]D;
  wire [0:0]E;
  wire [17:0]coef_bus;
  wire s00_axi_aclk;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[0]),
        .Q(coef_bus[0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[10]),
        .Q(coef_bus[10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[11]),
        .Q(coef_bus[11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[12]),
        .Q(coef_bus[12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[13]),
        .Q(coef_bus[13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[14]),
        .Q(coef_bus[14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[15]),
        .Q(coef_bus[15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[16]),
        .Q(coef_bus[16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[17]),
        .Q(coef_bus[17]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[1]),
        .Q(coef_bus[1]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[2]),
        .Q(coef_bus[2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[3]),
        .Q(coef_bus[3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[4]),
        .Q(coef_bus[4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[5]),
        .Q(coef_bus[5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[6]),
        .Q(coef_bus[6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[7]),
        .Q(coef_bus[7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[8]),
        .Q(coef_bus[8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[9]),
        .Q(coef_bus[9]));
endmodule

(* ORIG_REF_NAME = "bank_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_52
   (coef_bus,
    E,
    D,
    s00_axi_aclk,
    AR);
  output [17:0]coef_bus;
  input [0:0]E;
  input [17:0]D;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [17:0]D;
  wire [0:0]E;
  wire [17:0]coef_bus;
  wire s00_axi_aclk;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[0]),
        .Q(coef_bus[0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[10]),
        .Q(coef_bus[10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[11]),
        .Q(coef_bus[11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[12]),
        .Q(coef_bus[12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[13]),
        .Q(coef_bus[13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[14]),
        .Q(coef_bus[14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[15]),
        .Q(coef_bus[15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[16]),
        .Q(coef_bus[16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[17]),
        .Q(coef_bus[17]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[1]),
        .Q(coef_bus[1]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[2]),
        .Q(coef_bus[2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[3]),
        .Q(coef_bus[3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[4]),
        .Q(coef_bus[4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[5]),
        .Q(coef_bus[5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[6]),
        .Q(coef_bus[6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[7]),
        .Q(coef_bus[7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[8]),
        .Q(coef_bus[8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[9]),
        .Q(coef_bus[9]));
endmodule

(* ORIG_REF_NAME = "bank_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_53
   (coef_bus,
    E,
    D,
    s00_axi_aclk,
    AR);
  output [17:0]coef_bus;
  input [0:0]E;
  input [17:0]D;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [17:0]D;
  wire [0:0]E;
  wire [17:0]coef_bus;
  wire s00_axi_aclk;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[0]),
        .Q(coef_bus[0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[10]),
        .Q(coef_bus[10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[11]),
        .Q(coef_bus[11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[12]),
        .Q(coef_bus[12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[13]),
        .Q(coef_bus[13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[14]),
        .Q(coef_bus[14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[15]),
        .Q(coef_bus[15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[16]),
        .Q(coef_bus[16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[17]),
        .Q(coef_bus[17]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[1]),
        .Q(coef_bus[1]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[2]),
        .Q(coef_bus[2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[3]),
        .Q(coef_bus[3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[4]),
        .Q(coef_bus[4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[5]),
        .Q(coef_bus[5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[6]),
        .Q(coef_bus[6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[7]),
        .Q(coef_bus[7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[8]),
        .Q(coef_bus[8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[9]),
        .Q(coef_bus[9]));
endmodule

(* ORIG_REF_NAME = "bank_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_54
   (coef_bus,
    E,
    D,
    s00_axi_aclk,
    AR);
  output [17:0]coef_bus;
  input [0:0]E;
  input [17:0]D;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [17:0]D;
  wire [0:0]E;
  wire [17:0]coef_bus;
  wire s00_axi_aclk;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[0]),
        .Q(coef_bus[0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[10]),
        .Q(coef_bus[10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[11]),
        .Q(coef_bus[11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[12]),
        .Q(coef_bus[12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[13]),
        .Q(coef_bus[13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[14]),
        .Q(coef_bus[14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[15]),
        .Q(coef_bus[15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[16]),
        .Q(coef_bus[16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[17]),
        .Q(coef_bus[17]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[1]),
        .Q(coef_bus[1]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[2]),
        .Q(coef_bus[2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[3]),
        .Q(coef_bus[3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[4]),
        .Q(coef_bus[4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[5]),
        .Q(coef_bus[5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[6]),
        .Q(coef_bus[6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[7]),
        .Q(coef_bus[7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[8]),
        .Q(coef_bus[8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[9]),
        .Q(coef_bus[9]));
endmodule

(* ORIG_REF_NAME = "bank_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_55
   (coef_bus,
    E,
    D,
    s00_axi_aclk,
    AR);
  output [17:0]coef_bus;
  input [0:0]E;
  input [17:0]D;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [17:0]D;
  wire [0:0]E;
  wire [17:0]coef_bus;
  wire s00_axi_aclk;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[0]),
        .Q(coef_bus[0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[10]),
        .Q(coef_bus[10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[11]),
        .Q(coef_bus[11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[12]),
        .Q(coef_bus[12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[13]),
        .Q(coef_bus[13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[14]),
        .Q(coef_bus[14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[15]),
        .Q(coef_bus[15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[16]),
        .Q(coef_bus[16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[17]),
        .Q(coef_bus[17]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[1]),
        .Q(coef_bus[1]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[2]),
        .Q(coef_bus[2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[3]),
        .Q(coef_bus[3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[4]),
        .Q(coef_bus[4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[5]),
        .Q(coef_bus[5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[6]),
        .Q(coef_bus[6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[7]),
        .Q(coef_bus[7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[8]),
        .Q(coef_bus[8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[9]),
        .Q(coef_bus[9]));
endmodule

(* ORIG_REF_NAME = "bank_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_56
   (coef_bus,
    E,
    D,
    s00_axi_aclk,
    AR);
  output [17:0]coef_bus;
  input [0:0]E;
  input [17:0]D;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [17:0]D;
  wire [0:0]E;
  wire [17:0]coef_bus;
  wire s00_axi_aclk;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[0]),
        .Q(coef_bus[0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[10]),
        .Q(coef_bus[10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[11]),
        .Q(coef_bus[11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[12]),
        .Q(coef_bus[12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[13]),
        .Q(coef_bus[13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[14]),
        .Q(coef_bus[14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[15]),
        .Q(coef_bus[15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[16]),
        .Q(coef_bus[16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[17]),
        .Q(coef_bus[17]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[1]),
        .Q(coef_bus[1]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[2]),
        .Q(coef_bus[2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[3]),
        .Q(coef_bus[3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[4]),
        .Q(coef_bus[4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[5]),
        .Q(coef_bus[5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[6]),
        .Q(coef_bus[6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[7]),
        .Q(coef_bus[7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[8]),
        .Q(coef_bus[8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[9]),
        .Q(coef_bus[9]));
endmodule

(* ORIG_REF_NAME = "bank_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_57
   (coef_bus,
    E,
    D,
    s00_axi_aclk,
    AR);
  output [17:0]coef_bus;
  input [0:0]E;
  input [17:0]D;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [17:0]D;
  wire [0:0]E;
  wire [17:0]coef_bus;
  wire s00_axi_aclk;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[0]),
        .Q(coef_bus[0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[10]),
        .Q(coef_bus[10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[11]),
        .Q(coef_bus[11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[12]),
        .Q(coef_bus[12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[13]),
        .Q(coef_bus[13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[14]),
        .Q(coef_bus[14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[15]),
        .Q(coef_bus[15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[16]),
        .Q(coef_bus[16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[17]),
        .Q(coef_bus[17]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[1]),
        .Q(coef_bus[1]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[2]),
        .Q(coef_bus[2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[3]),
        .Q(coef_bus[3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[4]),
        .Q(coef_bus[4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[5]),
        .Q(coef_bus[5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[6]),
        .Q(coef_bus[6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[7]),
        .Q(coef_bus[7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[8]),
        .Q(coef_bus[8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[9]),
        .Q(coef_bus[9]));
endmodule

(* ORIG_REF_NAME = "bank_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_58
   (coef_bus,
    E,
    D,
    s00_axi_aclk,
    AR);
  output [17:0]coef_bus;
  input [0:0]E;
  input [17:0]D;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [17:0]D;
  wire [0:0]E;
  wire [17:0]coef_bus;
  wire s00_axi_aclk;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[0]),
        .Q(coef_bus[0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[10]),
        .Q(coef_bus[10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[11]),
        .Q(coef_bus[11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[12]),
        .Q(coef_bus[12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[13]),
        .Q(coef_bus[13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[14]),
        .Q(coef_bus[14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[15]),
        .Q(coef_bus[15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[16]),
        .Q(coef_bus[16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[17]),
        .Q(coef_bus[17]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[1]),
        .Q(coef_bus[1]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[2]),
        .Q(coef_bus[2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[3]),
        .Q(coef_bus[3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[4]),
        .Q(coef_bus[4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[5]),
        .Q(coef_bus[5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[6]),
        .Q(coef_bus[6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[7]),
        .Q(coef_bus[7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[8]),
        .Q(coef_bus[8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[9]),
        .Q(coef_bus[9]));
endmodule

(* ORIG_REF_NAME = "bank_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_59
   (coef_bus,
    E,
    D,
    s00_axi_aclk,
    AR);
  output [17:0]coef_bus;
  input [0:0]E;
  input [17:0]D;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [17:0]D;
  wire [0:0]E;
  wire [17:0]coef_bus;
  wire s00_axi_aclk;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[0]),
        .Q(coef_bus[0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[10]),
        .Q(coef_bus[10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[11]),
        .Q(coef_bus[11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[12]),
        .Q(coef_bus[12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[13]),
        .Q(coef_bus[13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[14]),
        .Q(coef_bus[14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[15]),
        .Q(coef_bus[15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[16]),
        .Q(coef_bus[16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[17]),
        .Q(coef_bus[17]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[1]),
        .Q(coef_bus[1]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[2]),
        .Q(coef_bus[2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[3]),
        .Q(coef_bus[3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[4]),
        .Q(coef_bus[4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[5]),
        .Q(coef_bus[5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[6]),
        .Q(coef_bus[6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[7]),
        .Q(coef_bus[7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[8]),
        .Q(coef_bus[8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[9]),
        .Q(coef_bus[9]));
endmodule

(* ORIG_REF_NAME = "bank_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_60
   (coef_bus,
    E,
    D,
    s00_axi_aclk,
    AR);
  output [17:0]coef_bus;
  input [0:0]E;
  input [17:0]D;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [17:0]D;
  wire [0:0]E;
  wire [17:0]coef_bus;
  wire s00_axi_aclk;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[0]),
        .Q(coef_bus[0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[10]),
        .Q(coef_bus[10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[11]),
        .Q(coef_bus[11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[12]),
        .Q(coef_bus[12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[13]),
        .Q(coef_bus[13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[14]),
        .Q(coef_bus[14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[15]),
        .Q(coef_bus[15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[16]),
        .Q(coef_bus[16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[17]),
        .Q(coef_bus[17]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[1]),
        .Q(coef_bus[1]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[2]),
        .Q(coef_bus[2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[3]),
        .Q(coef_bus[3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[4]),
        .Q(coef_bus[4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[5]),
        .Q(coef_bus[5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[6]),
        .Q(coef_bus[6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[7]),
        .Q(coef_bus[7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[8]),
        .Q(coef_bus[8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[9]),
        .Q(coef_bus[9]));
endmodule

(* ORIG_REF_NAME = "bank_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_61
   (coef_bus,
    E,
    D,
    s00_axi_aclk,
    AR);
  output [17:0]coef_bus;
  input [0:0]E;
  input [17:0]D;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [17:0]D;
  wire [0:0]E;
  wire [17:0]coef_bus;
  wire s00_axi_aclk;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[0]),
        .Q(coef_bus[0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[10]),
        .Q(coef_bus[10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[11]),
        .Q(coef_bus[11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[12]),
        .Q(coef_bus[12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[13]),
        .Q(coef_bus[13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[14]),
        .Q(coef_bus[14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[15]),
        .Q(coef_bus[15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[16]),
        .Q(coef_bus[16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[17]),
        .Q(coef_bus[17]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[1]),
        .Q(coef_bus[1]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[2]),
        .Q(coef_bus[2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[3]),
        .Q(coef_bus[3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[4]),
        .Q(coef_bus[4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[5]),
        .Q(coef_bus[5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[6]),
        .Q(coef_bus[6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[7]),
        .Q(coef_bus[7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[8]),
        .Q(coef_bus[8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[9]),
        .Q(coef_bus[9]));
endmodule

(* ORIG_REF_NAME = "bank_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_62
   (coef_bus,
    E,
    D,
    s00_axi_aclk,
    AR);
  output [17:0]coef_bus;
  input [0:0]E;
  input [17:0]D;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [17:0]D;
  wire [0:0]E;
  wire [17:0]coef_bus;
  wire s00_axi_aclk;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[0]),
        .Q(coef_bus[0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[10]),
        .Q(coef_bus[10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[11]),
        .Q(coef_bus[11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[12]),
        .Q(coef_bus[12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[13]),
        .Q(coef_bus[13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[14]),
        .Q(coef_bus[14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[15]),
        .Q(coef_bus[15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[16]),
        .Q(coef_bus[16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[17]),
        .Q(coef_bus[17]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[1]),
        .Q(coef_bus[1]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[2]),
        .Q(coef_bus[2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[3]),
        .Q(coef_bus[3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[4]),
        .Q(coef_bus[4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[5]),
        .Q(coef_bus[5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[6]),
        .Q(coef_bus[6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[7]),
        .Q(coef_bus[7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[8]),
        .Q(coef_bus[8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[9]),
        .Q(coef_bus[9]));
endmodule

(* ORIG_REF_NAME = "bank_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_63
   (coef_bus,
    E,
    D,
    s00_axi_aclk,
    AR);
  output [17:0]coef_bus;
  input [0:0]E;
  input [17:0]D;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [17:0]D;
  wire [0:0]E;
  wire [17:0]coef_bus;
  wire s00_axi_aclk;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[0]),
        .Q(coef_bus[0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[10]),
        .Q(coef_bus[10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[11]),
        .Q(coef_bus[11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[12]),
        .Q(coef_bus[12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[13]),
        .Q(coef_bus[13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[14]),
        .Q(coef_bus[14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[15]),
        .Q(coef_bus[15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[16]),
        .Q(coef_bus[16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[17]),
        .Q(coef_bus[17]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[1]),
        .Q(coef_bus[1]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[2]),
        .Q(coef_bus[2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[3]),
        .Q(coef_bus[3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[4]),
        .Q(coef_bus[4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[5]),
        .Q(coef_bus[5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[6]),
        .Q(coef_bus[6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[7]),
        .Q(coef_bus[7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[8]),
        .Q(coef_bus[8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[9]),
        .Q(coef_bus[9]));
endmodule

(* ORIG_REF_NAME = "bank_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_64
   (coef_bus,
    E,
    D,
    s00_axi_aclk,
    AR);
  output [17:0]coef_bus;
  input [0:0]E;
  input [17:0]D;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [17:0]D;
  wire [0:0]E;
  wire [17:0]coef_bus;
  wire s00_axi_aclk;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[0]),
        .Q(coef_bus[0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[10]),
        .Q(coef_bus[10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[11]),
        .Q(coef_bus[11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[12]),
        .Q(coef_bus[12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[13]),
        .Q(coef_bus[13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[14]),
        .Q(coef_bus[14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[15]),
        .Q(coef_bus[15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[16]),
        .Q(coef_bus[16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[17]),
        .Q(coef_bus[17]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[1]),
        .Q(coef_bus[1]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[2]),
        .Q(coef_bus[2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[3]),
        .Q(coef_bus[3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[4]),
        .Q(coef_bus[4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[5]),
        .Q(coef_bus[5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[6]),
        .Q(coef_bus[6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[7]),
        .Q(coef_bus[7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[8]),
        .Q(coef_bus[8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[9]),
        .Q(coef_bus[9]));
endmodule

(* ORIG_REF_NAME = "bank_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_65
   (coef_bus,
    E,
    D,
    s00_axi_aclk,
    AR);
  output [17:0]coef_bus;
  input [0:0]E;
  input [17:0]D;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [17:0]D;
  wire [0:0]E;
  wire [17:0]coef_bus;
  wire s00_axi_aclk;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[0]),
        .Q(coef_bus[0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[10]),
        .Q(coef_bus[10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[11]),
        .Q(coef_bus[11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[12]),
        .Q(coef_bus[12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[13]),
        .Q(coef_bus[13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[14]),
        .Q(coef_bus[14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[15]),
        .Q(coef_bus[15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[16]),
        .Q(coef_bus[16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[17]),
        .Q(coef_bus[17]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[1]),
        .Q(coef_bus[1]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[2]),
        .Q(coef_bus[2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[3]),
        .Q(coef_bus[3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[4]),
        .Q(coef_bus[4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[5]),
        .Q(coef_bus[5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[6]),
        .Q(coef_bus[6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[7]),
        .Q(coef_bus[7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[8]),
        .Q(coef_bus[8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[9]),
        .Q(coef_bus[9]));
endmodule

(* ORIG_REF_NAME = "bank_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_66
   (coef_bus,
    E,
    D,
    s00_axi_aclk,
    AR);
  output [17:0]coef_bus;
  input [0:0]E;
  input [17:0]D;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [17:0]D;
  wire [0:0]E;
  wire [17:0]coef_bus;
  wire s00_axi_aclk;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[0]),
        .Q(coef_bus[0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[10]),
        .Q(coef_bus[10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[11]),
        .Q(coef_bus[11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[12]),
        .Q(coef_bus[12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[13]),
        .Q(coef_bus[13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[14]),
        .Q(coef_bus[14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[15]),
        .Q(coef_bus[15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[16]),
        .Q(coef_bus[16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[17]),
        .Q(coef_bus[17]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[1]),
        .Q(coef_bus[1]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[2]),
        .Q(coef_bus[2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[3]),
        .Q(coef_bus[3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[4]),
        .Q(coef_bus[4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[5]),
        .Q(coef_bus[5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[6]),
        .Q(coef_bus[6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[7]),
        .Q(coef_bus[7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[8]),
        .Q(coef_bus[8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[9]),
        .Q(coef_bus[9]));
endmodule

(* ORIG_REF_NAME = "bank_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_67
   (coef_bus,
    E,
    D,
    s00_axi_aclk,
    AR);
  output [17:0]coef_bus;
  input [0:0]E;
  input [17:0]D;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [17:0]D;
  wire [0:0]E;
  wire [17:0]coef_bus;
  wire s00_axi_aclk;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[0]),
        .Q(coef_bus[0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[10]),
        .Q(coef_bus[10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[11]),
        .Q(coef_bus[11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[12]),
        .Q(coef_bus[12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[13]),
        .Q(coef_bus[13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[14]),
        .Q(coef_bus[14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[15]),
        .Q(coef_bus[15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[16]),
        .Q(coef_bus[16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[17]),
        .Q(coef_bus[17]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[1]),
        .Q(coef_bus[1]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[2]),
        .Q(coef_bus[2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[3]),
        .Q(coef_bus[3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[4]),
        .Q(coef_bus[4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[5]),
        .Q(coef_bus[5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[6]),
        .Q(coef_bus[6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[7]),
        .Q(coef_bus[7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[8]),
        .Q(coef_bus[8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[9]),
        .Q(coef_bus[9]));
endmodule

(* ORIG_REF_NAME = "bank_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_68
   (coef_bus,
    E,
    D,
    s00_axi_aclk,
    AR);
  output [17:0]coef_bus;
  input [0:0]E;
  input [17:0]D;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [17:0]D;
  wire [0:0]E;
  wire [17:0]coef_bus;
  wire s00_axi_aclk;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[0]),
        .Q(coef_bus[0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[10]),
        .Q(coef_bus[10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[11]),
        .Q(coef_bus[11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[12]),
        .Q(coef_bus[12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[13]),
        .Q(coef_bus[13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[14]),
        .Q(coef_bus[14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[15]),
        .Q(coef_bus[15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[16]),
        .Q(coef_bus[16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[17]),
        .Q(coef_bus[17]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[1]),
        .Q(coef_bus[1]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[2]),
        .Q(coef_bus[2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[3]),
        .Q(coef_bus[3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[4]),
        .Q(coef_bus[4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[5]),
        .Q(coef_bus[5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[6]),
        .Q(coef_bus[6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[7]),
        .Q(coef_bus[7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[8]),
        .Q(coef_bus[8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[9]),
        .Q(coef_bus[9]));
endmodule

(* ORIG_REF_NAME = "bank_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_69
   (coef_bus,
    E,
    D,
    s00_axi_aclk,
    AR);
  output [17:0]coef_bus;
  input [0:0]E;
  input [17:0]D;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [17:0]D;
  wire [0:0]E;
  wire [17:0]coef_bus;
  wire s00_axi_aclk;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[0]),
        .Q(coef_bus[0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[10]),
        .Q(coef_bus[10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[11]),
        .Q(coef_bus[11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[12]),
        .Q(coef_bus[12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[13]),
        .Q(coef_bus[13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[14]),
        .Q(coef_bus[14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[15]),
        .Q(coef_bus[15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[16]),
        .Q(coef_bus[16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[17]),
        .Q(coef_bus[17]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[1]),
        .Q(coef_bus[1]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[2]),
        .Q(coef_bus[2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[3]),
        .Q(coef_bus[3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[4]),
        .Q(coef_bus[4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[5]),
        .Q(coef_bus[5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[6]),
        .Q(coef_bus[6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[7]),
        .Q(coef_bus[7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[8]),
        .Q(coef_bus[8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[9]),
        .Q(coef_bus[9]));
endmodule

(* ORIG_REF_NAME = "bank_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_70
   (coef_bus,
    E,
    D,
    s00_axi_aclk,
    AR);
  output [17:0]coef_bus;
  input [0:0]E;
  input [17:0]D;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [17:0]D;
  wire [0:0]E;
  wire [17:0]coef_bus;
  wire s00_axi_aclk;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[0]),
        .Q(coef_bus[0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[10]),
        .Q(coef_bus[10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[11]),
        .Q(coef_bus[11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[12]),
        .Q(coef_bus[12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[13]),
        .Q(coef_bus[13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[14]),
        .Q(coef_bus[14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[15]),
        .Q(coef_bus[15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[16]),
        .Q(coef_bus[16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[17]),
        .Q(coef_bus[17]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[1]),
        .Q(coef_bus[1]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[2]),
        .Q(coef_bus[2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[3]),
        .Q(coef_bus[3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[4]),
        .Q(coef_bus[4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[5]),
        .Q(coef_bus[5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[6]),
        .Q(coef_bus[6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[7]),
        .Q(coef_bus[7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[8]),
        .Q(coef_bus[8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[9]),
        .Q(coef_bus[9]));
endmodule

(* ORIG_REF_NAME = "bank_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_71
   (coef_bus,
    E,
    D,
    s00_axi_aclk,
    AR);
  output [17:0]coef_bus;
  input [0:0]E;
  input [17:0]D;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [17:0]D;
  wire [0:0]E;
  wire [17:0]coef_bus;
  wire s00_axi_aclk;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[0]),
        .Q(coef_bus[0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[10]),
        .Q(coef_bus[10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[11]),
        .Q(coef_bus[11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[12]),
        .Q(coef_bus[12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[13]),
        .Q(coef_bus[13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[14]),
        .Q(coef_bus[14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[15]),
        .Q(coef_bus[15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[16]),
        .Q(coef_bus[16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[17]),
        .Q(coef_bus[17]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[1]),
        .Q(coef_bus[1]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[2]),
        .Q(coef_bus[2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[3]),
        .Q(coef_bus[3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[4]),
        .Q(coef_bus[4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[5]),
        .Q(coef_bus[5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[6]),
        .Q(coef_bus[6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[7]),
        .Q(coef_bus[7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[8]),
        .Q(coef_bus[8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[9]),
        .Q(coef_bus[9]));
endmodule

(* ORIG_REF_NAME = "bank_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_72
   (coef_bus,
    E,
    D,
    s00_axi_aclk,
    AR);
  output [17:0]coef_bus;
  input [0:0]E;
  input [17:0]D;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [17:0]D;
  wire [0:0]E;
  wire [17:0]coef_bus;
  wire s00_axi_aclk;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[0]),
        .Q(coef_bus[0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[10]),
        .Q(coef_bus[10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[11]),
        .Q(coef_bus[11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[12]),
        .Q(coef_bus[12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[13]),
        .Q(coef_bus[13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[14]),
        .Q(coef_bus[14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[15]),
        .Q(coef_bus[15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[16]),
        .Q(coef_bus[16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[17]),
        .Q(coef_bus[17]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[1]),
        .Q(coef_bus[1]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[2]),
        .Q(coef_bus[2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[3]),
        .Q(coef_bus[3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[4]),
        .Q(coef_bus[4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[5]),
        .Q(coef_bus[5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[6]),
        .Q(coef_bus[6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[7]),
        .Q(coef_bus[7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[8]),
        .Q(coef_bus[8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[9]),
        .Q(coef_bus[9]));
endmodule

(* ORIG_REF_NAME = "bank_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_73
   (coef_bus,
    E,
    D,
    s00_axi_aclk,
    AR);
  output [17:0]coef_bus;
  input [0:0]E;
  input [17:0]D;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [17:0]D;
  wire [0:0]E;
  wire [17:0]coef_bus;
  wire s00_axi_aclk;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[0]),
        .Q(coef_bus[0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[10]),
        .Q(coef_bus[10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[11]),
        .Q(coef_bus[11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[12]),
        .Q(coef_bus[12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[13]),
        .Q(coef_bus[13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[14]),
        .Q(coef_bus[14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[15]),
        .Q(coef_bus[15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[16]),
        .Q(coef_bus[16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[17]),
        .Q(coef_bus[17]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[1]),
        .Q(coef_bus[1]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[2]),
        .Q(coef_bus[2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[3]),
        .Q(coef_bus[3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[4]),
        .Q(coef_bus[4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[5]),
        .Q(coef_bus[5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[6]),
        .Q(coef_bus[6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[7]),
        .Q(coef_bus[7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[8]),
        .Q(coef_bus[8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[9]),
        .Q(coef_bus[9]));
endmodule

(* ORIG_REF_NAME = "bank_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_74
   (coef_bus,
    E,
    D,
    s00_axi_aclk,
    AR);
  output [17:0]coef_bus;
  input [0:0]E;
  input [17:0]D;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [17:0]D;
  wire [0:0]E;
  wire [17:0]coef_bus;
  wire s00_axi_aclk;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[0]),
        .Q(coef_bus[0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[10]),
        .Q(coef_bus[10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[11]),
        .Q(coef_bus[11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[12]),
        .Q(coef_bus[12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[13]),
        .Q(coef_bus[13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[14]),
        .Q(coef_bus[14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[15]),
        .Q(coef_bus[15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[16]),
        .Q(coef_bus[16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[17]),
        .Q(coef_bus[17]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[1]),
        .Q(coef_bus[1]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[2]),
        .Q(coef_bus[2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[3]),
        .Q(coef_bus[3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[4]),
        .Q(coef_bus[4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[5]),
        .Q(coef_bus[5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[6]),
        .Q(coef_bus[6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[7]),
        .Q(coef_bus[7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[8]),
        .Q(coef_bus[8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[9]),
        .Q(coef_bus[9]));
endmodule

(* ORIG_REF_NAME = "bank_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_75
   (coef_bus,
    E,
    D,
    s00_axi_aclk,
    AR);
  output [17:0]coef_bus;
  input [0:0]E;
  input [17:0]D;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [17:0]D;
  wire [0:0]E;
  wire [17:0]coef_bus;
  wire s00_axi_aclk;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[0]),
        .Q(coef_bus[0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[10]),
        .Q(coef_bus[10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[11]),
        .Q(coef_bus[11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[12]),
        .Q(coef_bus[12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[13]),
        .Q(coef_bus[13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[14]),
        .Q(coef_bus[14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[15]),
        .Q(coef_bus[15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[16]),
        .Q(coef_bus[16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[17]),
        .Q(coef_bus[17]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[1]),
        .Q(coef_bus[1]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[2]),
        .Q(coef_bus[2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[3]),
        .Q(coef_bus[3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[4]),
        .Q(coef_bus[4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[5]),
        .Q(coef_bus[5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[6]),
        .Q(coef_bus[6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[7]),
        .Q(coef_bus[7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[8]),
        .Q(coef_bus[8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[9]),
        .Q(coef_bus[9]));
endmodule

(* ORIG_REF_NAME = "bank_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_76
   (coef_bus,
    E,
    D,
    s00_axi_aclk,
    AR);
  output [17:0]coef_bus;
  input [0:0]E;
  input [17:0]D;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [17:0]D;
  wire [0:0]E;
  wire [17:0]coef_bus;
  wire s00_axi_aclk;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[0]),
        .Q(coef_bus[0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[10]),
        .Q(coef_bus[10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[11]),
        .Q(coef_bus[11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[12]),
        .Q(coef_bus[12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[13]),
        .Q(coef_bus[13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[14]),
        .Q(coef_bus[14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[15]),
        .Q(coef_bus[15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[16]),
        .Q(coef_bus[16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[17]),
        .Q(coef_bus[17]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[1]),
        .Q(coef_bus[1]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[2]),
        .Q(coef_bus[2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[3]),
        .Q(coef_bus[3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[4]),
        .Q(coef_bus[4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[5]),
        .Q(coef_bus[5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[6]),
        .Q(coef_bus[6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[7]),
        .Q(coef_bus[7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[8]),
        .Q(coef_bus[8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[9]),
        .Q(coef_bus[9]));
endmodule

(* ORIG_REF_NAME = "bank_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_77
   (coef_bus,
    E,
    D,
    s00_axi_aclk,
    AR);
  output [17:0]coef_bus;
  input [0:0]E;
  input [17:0]D;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [17:0]D;
  wire [0:0]E;
  wire [17:0]coef_bus;
  wire s00_axi_aclk;

  FDCE \Q_buf_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[0]),
        .Q(coef_bus[0]));
  FDCE \Q_buf_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[10]),
        .Q(coef_bus[10]));
  FDCE \Q_buf_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[11]),
        .Q(coef_bus[11]));
  FDCE \Q_buf_reg[12] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[12]),
        .Q(coef_bus[12]));
  FDCE \Q_buf_reg[13] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[13]),
        .Q(coef_bus[13]));
  FDCE \Q_buf_reg[14] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[14]),
        .Q(coef_bus[14]));
  FDCE \Q_buf_reg[15] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[15]),
        .Q(coef_bus[15]));
  FDCE \Q_buf_reg[16] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[16]),
        .Q(coef_bus[16]));
  FDCE \Q_buf_reg[17] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[17]),
        .Q(coef_bus[17]));
  FDCE \Q_buf_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[1]),
        .Q(coef_bus[1]));
  FDCE \Q_buf_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[2]),
        .Q(coef_bus[2]));
  FDCE \Q_buf_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[3]),
        .Q(coef_bus[3]));
  FDCE \Q_buf_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[4]),
        .Q(coef_bus[4]));
  FDCE \Q_buf_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[5]),
        .Q(coef_bus[5]));
  FDCE \Q_buf_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[6]),
        .Q(coef_bus[6]));
  FDCE \Q_buf_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[7]),
        .Q(coef_bus[7]));
  FDCE \Q_buf_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[8]),
        .Q(coef_bus[8]));
  FDCE \Q_buf_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(D[9]),
        .Q(coef_bus[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coef_bank
   (coef_bus,
    s00_axi_aclk,
    AR,
    Q,
    s00_axi_aresetn,
    D);
  output [719:0]coef_bus;
  input s00_axi_aclk;
  input [0:0]AR;
  input [1:0]Q;
  input s00_axi_aresetn;
  input [17:0]D;

  wire [0:0]AR;
  wire [17:0]D;
  wire [1:0]Q;
  wire [719:0]coef_bus;
  wire [39:0]en_bus;
  wire [39:0]en_bus_2;
  wire en_reg;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;

  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Q_buf[17]_i_1 
       (.I0(en_reg),
        .I1(en_bus[0]),
        .O(en_bus_2[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Q_buf[17]_i_1__0 
       (.I0(en_reg),
        .I1(en_bus[1]),
        .O(en_bus_2[1]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Q_buf[17]_i_1__1 
       (.I0(en_reg),
        .I1(en_bus[2]),
        .O(en_bus_2[2]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Q_buf[17]_i_1__10 
       (.I0(en_reg),
        .I1(en_bus[11]),
        .O(en_bus_2[11]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Q_buf[17]_i_1__11 
       (.I0(en_reg),
        .I1(en_bus[12]),
        .O(en_bus_2[12]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Q_buf[17]_i_1__12 
       (.I0(en_reg),
        .I1(en_bus[13]),
        .O(en_bus_2[13]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Q_buf[17]_i_1__13 
       (.I0(en_reg),
        .I1(en_bus[14]),
        .O(en_bus_2[14]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Q_buf[17]_i_1__14 
       (.I0(en_reg),
        .I1(en_bus[15]),
        .O(en_bus_2[15]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Q_buf[17]_i_1__15 
       (.I0(en_reg),
        .I1(en_bus[16]),
        .O(en_bus_2[16]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Q_buf[17]_i_1__16 
       (.I0(en_reg),
        .I1(en_bus[17]),
        .O(en_bus_2[17]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Q_buf[17]_i_1__17 
       (.I0(en_reg),
        .I1(en_bus[18]),
        .O(en_bus_2[18]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Q_buf[17]_i_1__18 
       (.I0(en_reg),
        .I1(en_bus[19]),
        .O(en_bus_2[19]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Q_buf[17]_i_1__19 
       (.I0(en_reg),
        .I1(en_bus[20]),
        .O(en_bus_2[20]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Q_buf[17]_i_1__2 
       (.I0(en_reg),
        .I1(en_bus[3]),
        .O(en_bus_2[3]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Q_buf[17]_i_1__20 
       (.I0(en_reg),
        .I1(en_bus[21]),
        .O(en_bus_2[21]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Q_buf[17]_i_1__21 
       (.I0(en_reg),
        .I1(en_bus[22]),
        .O(en_bus_2[22]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Q_buf[17]_i_1__22 
       (.I0(en_reg),
        .I1(en_bus[23]),
        .O(en_bus_2[23]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Q_buf[17]_i_1__23 
       (.I0(en_reg),
        .I1(en_bus[24]),
        .O(en_bus_2[24]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Q_buf[17]_i_1__24 
       (.I0(en_reg),
        .I1(en_bus[25]),
        .O(en_bus_2[25]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Q_buf[17]_i_1__25 
       (.I0(en_reg),
        .I1(en_bus[26]),
        .O(en_bus_2[26]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Q_buf[17]_i_1__26 
       (.I0(en_reg),
        .I1(en_bus[27]),
        .O(en_bus_2[27]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Q_buf[17]_i_1__27 
       (.I0(en_reg),
        .I1(en_bus[28]),
        .O(en_bus_2[28]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Q_buf[17]_i_1__28 
       (.I0(en_reg),
        .I1(en_bus[29]),
        .O(en_bus_2[29]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Q_buf[17]_i_1__29 
       (.I0(en_reg),
        .I1(en_bus[30]),
        .O(en_bus_2[30]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Q_buf[17]_i_1__3 
       (.I0(en_reg),
        .I1(en_bus[4]),
        .O(en_bus_2[4]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Q_buf[17]_i_1__30 
       (.I0(en_reg),
        .I1(en_bus[31]),
        .O(en_bus_2[31]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Q_buf[17]_i_1__31 
       (.I0(en_reg),
        .I1(en_bus[32]),
        .O(en_bus_2[32]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Q_buf[17]_i_1__32 
       (.I0(en_reg),
        .I1(en_bus[33]),
        .O(en_bus_2[33]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Q_buf[17]_i_1__33 
       (.I0(en_reg),
        .I1(en_bus[34]),
        .O(en_bus_2[34]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Q_buf[17]_i_1__34 
       (.I0(en_reg),
        .I1(en_bus[35]),
        .O(en_bus_2[35]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Q_buf[17]_i_1__35 
       (.I0(en_reg),
        .I1(en_bus[36]),
        .O(en_bus_2[36]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Q_buf[17]_i_1__36 
       (.I0(en_reg),
        .I1(en_bus[37]),
        .O(en_bus_2[37]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Q_buf[17]_i_1__37 
       (.I0(en_reg),
        .I1(en_bus[38]),
        .O(en_bus_2[38]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Q_buf[17]_i_1__38 
       (.I0(en_reg),
        .I1(en_bus[39]),
        .O(en_bus_2[39]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Q_buf[17]_i_1__4 
       (.I0(en_reg),
        .I1(en_bus[5]),
        .O(en_bus_2[5]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Q_buf[17]_i_1__5 
       (.I0(en_reg),
        .I1(en_bus[6]),
        .O(en_bus_2[6]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Q_buf[17]_i_1__6 
       (.I0(en_reg),
        .I1(en_bus[7]),
        .O(en_bus_2[7]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Q_buf[17]_i_1__7 
       (.I0(en_reg),
        .I1(en_bus[8]),
        .O(en_bus_2[8]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Q_buf[17]_i_1__8 
       (.I0(en_reg),
        .I1(en_bus[9]),
        .O(en_bus_2[9]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Q_buf[17]_i_1__9 
       (.I0(en_reg),
        .I1(en_bus[10]),
        .O(en_bus_2[10]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg \REG[0].R 
       (.AR(AR),
        .D(D),
        .E(en_bus_2[0]),
        .coef_bus(coef_bus[17:0]),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_39 \REG[10].R 
       (.AR(AR),
        .D(D),
        .E(en_bus_2[10]),
        .coef_bus(coef_bus[197:180]),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_40 \REG[11].R 
       (.AR(AR),
        .D(D),
        .E(en_bus_2[11]),
        .coef_bus(coef_bus[215:198]),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_41 \REG[12].R 
       (.AR(AR),
        .D(D),
        .E(en_bus_2[12]),
        .coef_bus(coef_bus[233:216]),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_42 \REG[13].R 
       (.AR(AR),
        .D(D),
        .E(en_bus_2[13]),
        .coef_bus(coef_bus[251:234]),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_43 \REG[14].R 
       (.AR(AR),
        .D(D),
        .E(en_bus_2[14]),
        .coef_bus(coef_bus[269:252]),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_44 \REG[15].R 
       (.AR(AR),
        .D(D),
        .E(en_bus_2[15]),
        .coef_bus(coef_bus[287:270]),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_45 \REG[16].R 
       (.AR(AR),
        .D(D),
        .E(en_bus_2[16]),
        .coef_bus(coef_bus[305:288]),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_46 \REG[17].R 
       (.AR(AR),
        .D(D),
        .E(en_bus_2[17]),
        .coef_bus(coef_bus[323:306]),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_47 \REG[18].R 
       (.AR(AR),
        .D(D),
        .E(en_bus_2[18]),
        .coef_bus(coef_bus[341:324]),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_48 \REG[19].R 
       (.AR(AR),
        .D(D),
        .E(en_bus_2[19]),
        .coef_bus(coef_bus[359:342]),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_49 \REG[1].R 
       (.AR(AR),
        .D(D),
        .E(en_bus_2[1]),
        .coef_bus(coef_bus[35:18]),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_50 \REG[20].R 
       (.AR(AR),
        .D(D),
        .E(en_bus_2[20]),
        .coef_bus(coef_bus[377:360]),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_51 \REG[21].R 
       (.AR(AR),
        .D(D),
        .E(en_bus_2[21]),
        .coef_bus(coef_bus[395:378]),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_52 \REG[22].R 
       (.AR(AR),
        .D(D),
        .E(en_bus_2[22]),
        .coef_bus(coef_bus[413:396]),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_53 \REG[23].R 
       (.AR(AR),
        .D(D),
        .E(en_bus_2[23]),
        .coef_bus(coef_bus[431:414]),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_54 \REG[24].R 
       (.AR(AR),
        .D(D),
        .E(en_bus_2[24]),
        .coef_bus(coef_bus[449:432]),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_55 \REG[25].R 
       (.AR(AR),
        .D(D),
        .E(en_bus_2[25]),
        .coef_bus(coef_bus[467:450]),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_56 \REG[26].R 
       (.AR(AR),
        .D(D),
        .E(en_bus_2[26]),
        .coef_bus(coef_bus[485:468]),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_57 \REG[27].R 
       (.AR(AR),
        .D(D),
        .E(en_bus_2[27]),
        .coef_bus(coef_bus[503:486]),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_58 \REG[28].R 
       (.AR(AR),
        .D(D),
        .E(en_bus_2[28]),
        .coef_bus(coef_bus[521:504]),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_59 \REG[29].R 
       (.AR(AR),
        .D(D),
        .E(en_bus_2[29]),
        .coef_bus(coef_bus[539:522]),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_60 \REG[2].R 
       (.AR(AR),
        .D(D),
        .E(en_bus_2[2]),
        .coef_bus(coef_bus[53:36]),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_61 \REG[30].R 
       (.AR(AR),
        .D(D),
        .E(en_bus_2[30]),
        .coef_bus(coef_bus[557:540]),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_62 \REG[31].R 
       (.AR(AR),
        .D(D),
        .E(en_bus_2[31]),
        .coef_bus(coef_bus[575:558]),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_63 \REG[32].R 
       (.AR(AR),
        .D(D),
        .E(en_bus_2[32]),
        .coef_bus(coef_bus[593:576]),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_64 \REG[33].R 
       (.AR(AR),
        .D(D),
        .E(en_bus_2[33]),
        .coef_bus(coef_bus[611:594]),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_65 \REG[34].R 
       (.AR(AR),
        .D(D),
        .E(en_bus_2[34]),
        .coef_bus(coef_bus[629:612]),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_66 \REG[35].R 
       (.AR(AR),
        .D(D),
        .E(en_bus_2[35]),
        .coef_bus(coef_bus[647:630]),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_67 \REG[36].R 
       (.AR(AR),
        .D(D),
        .E(en_bus_2[36]),
        .coef_bus(coef_bus[665:648]),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_68 \REG[37].R 
       (.AR(AR),
        .D(D),
        .E(en_bus_2[37]),
        .coef_bus(coef_bus[683:666]),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_69 \REG[38].R 
       (.AR(AR),
        .D(D),
        .E(en_bus_2[38]),
        .coef_bus(coef_bus[701:684]),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_70 \REG[39].R 
       (.AR(AR),
        .D(D),
        .E(en_bus_2[39]),
        .coef_bus(coef_bus[719:702]),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_71 \REG[3].R 
       (.AR(AR),
        .D(D),
        .E(en_bus_2[3]),
        .coef_bus(coef_bus[71:54]),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_72 \REG[4].R 
       (.AR(AR),
        .D(D),
        .E(en_bus_2[4]),
        .coef_bus(coef_bus[89:72]),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_73 \REG[5].R 
       (.AR(AR),
        .D(D),
        .E(en_bus_2[5]),
        .coef_bus(coef_bus[107:90]),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_74 \REG[6].R 
       (.AR(AR),
        .D(D),
        .E(en_bus_2[6]),
        .coef_bus(coef_bus[125:108]),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_75 \REG[7].R 
       (.AR(AR),
        .D(D),
        .E(en_bus_2[7]),
        .coef_bus(coef_bus[143:126]),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_76 \REG[8].R 
       (.AR(AR),
        .D(D),
        .E(en_bus_2[8]),
        .coef_bus(coef_bus[161:144]),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_77 \REG[9].R 
       (.AR(AR),
        .D(D),
        .E(en_bus_2[9]),
        .coef_bus(coef_bus[179:162]),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coef_bank_ctrl ctrl
       (.AR(AR),
        .Q(Q),
        .\Q_buf_reg[17] (en_bus),
        .en_reg(en_reg),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coef_bank_ctrl
   (en_reg,
    \Q_buf_reg[17] ,
    s00_axi_aclk,
    AR,
    Q,
    s00_axi_aresetn);
  output en_reg;
  output [39:0]\Q_buf_reg[17] ;
  input s00_axi_aclk;
  input [0:0]AR;
  input [1:0]Q;
  input s00_axi_aresetn;

  wire [0:0]AR;
  wire [1:0]Q;
  wire [39:0]\Q_buf_reg[17] ;
  wire en_reg;
  wire rise_detector_n_0;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_flip_flop delay
       (.AR(AR),
        .E(rise_detector_n_0),
        .en_reg(en_reg),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shift_register dut
       (.E(rise_detector_n_0),
        .Q(Q[1]),
        .\Q_buf_reg[17] (\Q_buf_reg[17] ),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rising_detector_78 rise_detector
       (.AR(AR),
        .E(rise_detector_n_0),
        .Q(Q[0]),
        .s00_axi_aclk(s00_axi_aclk));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_FIR_reloadable_v1_0_0_1,FIR_reloadable_v1_0,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "module_ref" *) 
(* x_core_info = "FIR_reloadable_v1_0,Vivado 2018.2" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s00_axi_aclk,
    s00_axi_aresetn,
    s00_axi_awaddr,
    s00_axi_awprot,
    s00_axi_awvalid,
    s00_axi_awready,
    s00_axi_wdata,
    s00_axi_wstrb,
    s00_axi_wvalid,
    s00_axi_wready,
    s00_axi_bresp,
    s00_axi_bvalid,
    s00_axi_bready,
    s00_axi_araddr,
    s00_axi_arprot,
    s00_axi_arvalid,
    s00_axi_arready,
    s00_axi_rdata,
    s00_axi_rresp,
    s00_axi_rvalid,
    s00_axi_rready);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 s00_axi_aclk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME s00_axi_aclk, ASSOCIATED_BUSIF s00_axi, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 50000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0" *) input s00_axi_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 s00_axi_aresetn RST" *) (* x_interface_parameter = "XIL_INTERFACENAME s00_axi_aresetn, POLARITY ACTIVE_LOW" *) input s00_axi_aresetn;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s00_axi AWADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME s00_axi, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 50000000, ID_WIDTH 0, ADDR_WIDTH 4, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) input [3:0]s00_axi_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s00_axi AWPROT" *) input [2:0]s00_axi_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s00_axi AWVALID" *) input s00_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s00_axi AWREADY" *) output s00_axi_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s00_axi WDATA" *) input [31:0]s00_axi_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s00_axi WSTRB" *) input [3:0]s00_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s00_axi WVALID" *) input s00_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s00_axi WREADY" *) output s00_axi_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s00_axi BRESP" *) output [1:0]s00_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s00_axi BVALID" *) output s00_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s00_axi BREADY" *) input s00_axi_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s00_axi ARADDR" *) input [3:0]s00_axi_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s00_axi ARPROT" *) input [2:0]s00_axi_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s00_axi ARVALID" *) input s00_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s00_axi ARREADY" *) output s00_axi_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s00_axi RDATA" *) output [31:0]s00_axi_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s00_axi RRESP" *) output [1:0]s00_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s00_axi RVALID" *) output s00_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s00_axi RREADY" *) input s00_axi_rready;

  wire \<const0> ;
  wire s00_axi_aclk;
  wire [3:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arready;
  wire s00_axi_arvalid;
  wire [3:0]s00_axi_awaddr;
  wire s00_axi_awready;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire s00_axi_wready;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;

  assign s00_axi_bresp[1] = \<const0> ;
  assign s00_axi_bresp[0] = \<const0> ;
  assign s00_axi_rresp[1] = \<const0> ;
  assign s00_axi_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_reloadable_v1_0 U0
       (.S_AXI_ARREADY(s00_axi_arready),
        .S_AXI_AWREADY(s00_axi_awready),
        .S_AXI_WREADY(s00_axi_wready),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_araddr(s00_axi_araddr[3:2]),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awaddr(s00_axi_awaddr[3:2]),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bready(s00_axi_bready),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata(s00_axi_rdata),
        .s00_axi_rready(s00_axi_rready),
        .s00_axi_rvalid(s00_axi_rvalid),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wstrb(s00_axi_wstrb),
        .s00_axi_wvalid(s00_axi_wvalid));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_top
   (SR,
    sig_out,
    s00_axi_aclk,
    Q,
    s00_axi_aresetn,
    D,
    A);
  output [0:0]SR;
  output [48:0]sig_out;
  input s00_axi_aclk;
  input [2:0]Q;
  input s00_axi_aresetn;
  input [17:0]D;
  input [24:0]A;

  wire [24:0]A;
  wire [17:0]D;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [719:0]coef_bus;
  wire rise_detector_n_0;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire [48:0]sig_out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coef_bank BANK1
       (.AR(SR),
        .D(D),
        .Q(Q[2:1]),
        .coef_bus(coef_bus),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR FIR1
       (.A(A),
        .coef_bus(coef_bus),
        .en(rise_detector_n_0),
        .rst(SR),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .sig_out(sig_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rising_detector rise_detector
       (.AR(SR),
        .Q(Q[0]),
        .en(rise_detector_n_0),
        .s00_axi_aclk(s00_axi_aclk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_flip_flop
   (en_reg,
    E,
    s00_axi_aclk,
    AR);
  output en_reg;
  input [0:0]E;
  input s00_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]E;
  wire en_reg;
  wire s00_axi_aclk;

  FDCE q_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(E),
        .Q(en_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rising_detector
   (en,
    s00_axi_aclk,
    AR,
    Q);
  output en;
  input s00_axi_aclk;
  input [0:0]AR;
  input [0:0]Q;

  wire [0:0]AR;
  wire [0:0]Q;
  wire en;
  wire [1:0]next_state;
  wire s00_axi_aclk;
  wire [1:0]state;

  LUT2 #(
    .INIT(4'h2)) 
    \Q_buf[24]_i_1 
       (.I0(state[1]),
        .I1(state[0]),
        .O(en));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \state[0]_i_1 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(Q),
        .O(next_state[0]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \state[1]_i_1 
       (.I0(state[1]),
        .I1(Q),
        .I2(state[0]),
        .O(next_state[1]));
  FDCE \state_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(next_state[0]),
        .Q(state[0]));
  FDCE \state_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(next_state[1]),
        .Q(state[1]));
endmodule

(* ORIG_REF_NAME = "rising_detector" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rising_detector_78
   (E,
    s00_axi_aclk,
    AR,
    Q);
  output [0:0]E;
  input s00_axi_aclk;
  input [0:0]AR;
  input [0:0]Q;

  wire [0:0]AR;
  wire [0:0]E;
  wire [0:0]Q;
  wire [1:0]next_state;
  wire s00_axi_aclk;
  wire [1:0]state;

  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \state[0]_i_1 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(Q),
        .O(next_state[0]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \state[1]_i_1 
       (.I0(state[1]),
        .I1(Q),
        .I2(state[0]),
        .O(next_state[1]));
  FDCE \state_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(next_state[0]),
        .Q(state[0]));
  FDCE \state_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(next_state[1]),
        .Q(state[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \temp_reg[40]_i_1 
       (.I0(state[1]),
        .I1(state[0]),
        .O(E));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shift_register
   (\Q_buf_reg[17] ,
    Q,
    s00_axi_aresetn,
    E,
    s00_axi_aclk);
  output [39:0]\Q_buf_reg[17] ;
  input [0:0]Q;
  input s00_axi_aresetn;
  input [0:0]E;
  input s00_axi_aclk;

  wire [0:0]E;
  wire [0:0]Q;
  wire [39:0]\Q_buf_reg[17] ;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire \temp_reg[40]_i_2_n_0 ;
  wire \temp_reg_reg_n_0_[0] ;

  LUT2 #(
    .INIT(4'hB)) 
    \temp_reg[40]_i_2 
       (.I0(Q),
        .I1(s00_axi_aresetn),
        .O(\temp_reg[40]_i_2_n_0 ));
  FDPE #(
    .INIT(1'b0)) 
    \temp_reg_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(1'b0),
        .PRE(\temp_reg[40]_i_2_n_0 ),
        .Q(\temp_reg_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \temp_reg_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(\temp_reg[40]_i_2_n_0 ),
        .D(\Q_buf_reg[17] [8]),
        .Q(\Q_buf_reg[17] [9]));
  FDCE #(
    .INIT(1'b0)) 
    \temp_reg_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(\temp_reg[40]_i_2_n_0 ),
        .D(\Q_buf_reg[17] [9]),
        .Q(\Q_buf_reg[17] [10]));
  FDCE #(
    .INIT(1'b0)) 
    \temp_reg_reg[12] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(\temp_reg[40]_i_2_n_0 ),
        .D(\Q_buf_reg[17] [10]),
        .Q(\Q_buf_reg[17] [11]));
  FDCE #(
    .INIT(1'b0)) 
    \temp_reg_reg[13] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(\temp_reg[40]_i_2_n_0 ),
        .D(\Q_buf_reg[17] [11]),
        .Q(\Q_buf_reg[17] [12]));
  FDCE #(
    .INIT(1'b0)) 
    \temp_reg_reg[14] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(\temp_reg[40]_i_2_n_0 ),
        .D(\Q_buf_reg[17] [12]),
        .Q(\Q_buf_reg[17] [13]));
  FDCE #(
    .INIT(1'b0)) 
    \temp_reg_reg[15] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(\temp_reg[40]_i_2_n_0 ),
        .D(\Q_buf_reg[17] [13]),
        .Q(\Q_buf_reg[17] [14]));
  FDCE #(
    .INIT(1'b0)) 
    \temp_reg_reg[16] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(\temp_reg[40]_i_2_n_0 ),
        .D(\Q_buf_reg[17] [14]),
        .Q(\Q_buf_reg[17] [15]));
  FDCE #(
    .INIT(1'b0)) 
    \temp_reg_reg[17] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(\temp_reg[40]_i_2_n_0 ),
        .D(\Q_buf_reg[17] [15]),
        .Q(\Q_buf_reg[17] [16]));
  FDCE #(
    .INIT(1'b0)) 
    \temp_reg_reg[18] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(\temp_reg[40]_i_2_n_0 ),
        .D(\Q_buf_reg[17] [16]),
        .Q(\Q_buf_reg[17] [17]));
  FDCE #(
    .INIT(1'b0)) 
    \temp_reg_reg[19] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(\temp_reg[40]_i_2_n_0 ),
        .D(\Q_buf_reg[17] [17]),
        .Q(\Q_buf_reg[17] [18]));
  FDCE #(
    .INIT(1'b0)) 
    \temp_reg_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(\temp_reg[40]_i_2_n_0 ),
        .D(\temp_reg_reg_n_0_[0] ),
        .Q(\Q_buf_reg[17] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \temp_reg_reg[20] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(\temp_reg[40]_i_2_n_0 ),
        .D(\Q_buf_reg[17] [18]),
        .Q(\Q_buf_reg[17] [19]));
  FDCE #(
    .INIT(1'b0)) 
    \temp_reg_reg[21] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(\temp_reg[40]_i_2_n_0 ),
        .D(\Q_buf_reg[17] [19]),
        .Q(\Q_buf_reg[17] [20]));
  FDCE #(
    .INIT(1'b0)) 
    \temp_reg_reg[22] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(\temp_reg[40]_i_2_n_0 ),
        .D(\Q_buf_reg[17] [20]),
        .Q(\Q_buf_reg[17] [21]));
  FDCE #(
    .INIT(1'b0)) 
    \temp_reg_reg[23] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(\temp_reg[40]_i_2_n_0 ),
        .D(\Q_buf_reg[17] [21]),
        .Q(\Q_buf_reg[17] [22]));
  FDCE #(
    .INIT(1'b0)) 
    \temp_reg_reg[24] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(\temp_reg[40]_i_2_n_0 ),
        .D(\Q_buf_reg[17] [22]),
        .Q(\Q_buf_reg[17] [23]));
  FDCE #(
    .INIT(1'b0)) 
    \temp_reg_reg[25] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(\temp_reg[40]_i_2_n_0 ),
        .D(\Q_buf_reg[17] [23]),
        .Q(\Q_buf_reg[17] [24]));
  FDCE #(
    .INIT(1'b0)) 
    \temp_reg_reg[26] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(\temp_reg[40]_i_2_n_0 ),
        .D(\Q_buf_reg[17] [24]),
        .Q(\Q_buf_reg[17] [25]));
  FDCE #(
    .INIT(1'b0)) 
    \temp_reg_reg[27] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(\temp_reg[40]_i_2_n_0 ),
        .D(\Q_buf_reg[17] [25]),
        .Q(\Q_buf_reg[17] [26]));
  FDCE #(
    .INIT(1'b0)) 
    \temp_reg_reg[28] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(\temp_reg[40]_i_2_n_0 ),
        .D(\Q_buf_reg[17] [26]),
        .Q(\Q_buf_reg[17] [27]));
  FDCE #(
    .INIT(1'b0)) 
    \temp_reg_reg[29] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(\temp_reg[40]_i_2_n_0 ),
        .D(\Q_buf_reg[17] [27]),
        .Q(\Q_buf_reg[17] [28]));
  FDCE #(
    .INIT(1'b0)) 
    \temp_reg_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(\temp_reg[40]_i_2_n_0 ),
        .D(\Q_buf_reg[17] [0]),
        .Q(\Q_buf_reg[17] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \temp_reg_reg[30] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(\temp_reg[40]_i_2_n_0 ),
        .D(\Q_buf_reg[17] [28]),
        .Q(\Q_buf_reg[17] [29]));
  FDCE #(
    .INIT(1'b0)) 
    \temp_reg_reg[31] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(\temp_reg[40]_i_2_n_0 ),
        .D(\Q_buf_reg[17] [29]),
        .Q(\Q_buf_reg[17] [30]));
  FDCE #(
    .INIT(1'b0)) 
    \temp_reg_reg[32] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(\temp_reg[40]_i_2_n_0 ),
        .D(\Q_buf_reg[17] [30]),
        .Q(\Q_buf_reg[17] [31]));
  FDCE #(
    .INIT(1'b0)) 
    \temp_reg_reg[33] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(\temp_reg[40]_i_2_n_0 ),
        .D(\Q_buf_reg[17] [31]),
        .Q(\Q_buf_reg[17] [32]));
  FDCE #(
    .INIT(1'b0)) 
    \temp_reg_reg[34] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(\temp_reg[40]_i_2_n_0 ),
        .D(\Q_buf_reg[17] [32]),
        .Q(\Q_buf_reg[17] [33]));
  FDCE #(
    .INIT(1'b0)) 
    \temp_reg_reg[35] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(\temp_reg[40]_i_2_n_0 ),
        .D(\Q_buf_reg[17] [33]),
        .Q(\Q_buf_reg[17] [34]));
  FDCE #(
    .INIT(1'b0)) 
    \temp_reg_reg[36] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(\temp_reg[40]_i_2_n_0 ),
        .D(\Q_buf_reg[17] [34]),
        .Q(\Q_buf_reg[17] [35]));
  FDCE #(
    .INIT(1'b0)) 
    \temp_reg_reg[37] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(\temp_reg[40]_i_2_n_0 ),
        .D(\Q_buf_reg[17] [35]),
        .Q(\Q_buf_reg[17] [36]));
  FDCE #(
    .INIT(1'b0)) 
    \temp_reg_reg[38] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(\temp_reg[40]_i_2_n_0 ),
        .D(\Q_buf_reg[17] [36]),
        .Q(\Q_buf_reg[17] [37]));
  FDCE #(
    .INIT(1'b0)) 
    \temp_reg_reg[39] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(\temp_reg[40]_i_2_n_0 ),
        .D(\Q_buf_reg[17] [37]),
        .Q(\Q_buf_reg[17] [38]));
  FDCE #(
    .INIT(1'b0)) 
    \temp_reg_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(\temp_reg[40]_i_2_n_0 ),
        .D(\Q_buf_reg[17] [1]),
        .Q(\Q_buf_reg[17] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \temp_reg_reg[40] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(\temp_reg[40]_i_2_n_0 ),
        .D(\Q_buf_reg[17] [38]),
        .Q(\Q_buf_reg[17] [39]));
  FDCE #(
    .INIT(1'b0)) 
    \temp_reg_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(\temp_reg[40]_i_2_n_0 ),
        .D(\Q_buf_reg[17] [2]),
        .Q(\Q_buf_reg[17] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \temp_reg_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(\temp_reg[40]_i_2_n_0 ),
        .D(\Q_buf_reg[17] [3]),
        .Q(\Q_buf_reg[17] [4]));
  FDCE #(
    .INIT(1'b0)) 
    \temp_reg_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(\temp_reg[40]_i_2_n_0 ),
        .D(\Q_buf_reg[17] [4]),
        .Q(\Q_buf_reg[17] [5]));
  FDCE #(
    .INIT(1'b0)) 
    \temp_reg_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(\temp_reg[40]_i_2_n_0 ),
        .D(\Q_buf_reg[17] [5]),
        .Q(\Q_buf_reg[17] [6]));
  FDCE #(
    .INIT(1'b0)) 
    \temp_reg_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(\temp_reg[40]_i_2_n_0 ),
        .D(\Q_buf_reg[17] [6]),
        .Q(\Q_buf_reg[17] [7]));
  FDCE #(
    .INIT(1'b0)) 
    \temp_reg_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .CLR(\temp_reg[40]_i_2_n_0 ),
        .D(\Q_buf_reg[17] [7]),
        .Q(\Q_buf_reg[17] [8]));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
