INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matheus/Documents/temp_crtl_pid/project_pid.srcs/sources_1/new/comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
WARNING: [VRFC 10-2167] variable max_lim must explicitly be declared as automatic or static [C:/Users/matheus/Documents/temp_crtl_pid/project_pid.srcs/sources_1/new/comparator.sv:31]
WARNING: [VRFC 10-2167] variable min_lim must explicitly be declared as automatic or static [C:/Users/matheus/Documents/temp_crtl_pid/project_pid.srcs/sources_1/new/comparator.sv:32]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matheus/Documents/temp_crtl_pid/project_pid.srcs/sim_1/new/comparator_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matheus/Documents/temp_crtl_pid/project_pid.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
