<!-- HTML header for doxygen 1.9.1-->
<!DOCTYPE html
    PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
    <meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8" />
    <meta http-equiv="X-UA-Compatible" content="IE=9" />
    <meta name="generator" content="Doxygen 1.9.5" />
    <meta name="viewport" content="width=device-width, initial-scale=1" />
    <title>libudmaio example: axi_dma::mm2s_dmasr_t Struct Reference</title>
    <link href="tabs.css" rel="stylesheet" type="text/css" />
    <script type="text/javascript" src="jquery.js"></script>
    <script type="text/javascript" src="dynsections.js"></script>
    <link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
    <link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
    <link href="doxygen.css" rel="stylesheet" type="text/css" />
    <link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only-darkmode-toggle.css" rel="stylesheet" type="text/css"/>
    <!-- ... other metadata & script includes ... -->
    <script type="text/javascript" src="doxygen-awesome-darkmode-toggle.js"></script>
    <script type="text/javascript">
        DoxygenAwesomeDarkModeToggle.init()
    </script>
</head>
<body>
    <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
        <div id="titlearea">
            <table cellspacing="0" cellpadding="0">
                <tbody>
                    <tr style="height: 56px;">
                        <td id="projectalign" style="padding-left: 0.5em;">
                            <div id="projectname">libudmaio example
                            </div>
                            <div id="projectbrief">Userspace DMA I/O library example application</div>
                        </td>
                    </tr>
                </tbody>
            </table>
        </div>
        <!-- end header part --><!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('structaxi__dma_1_1mm2s__dmasr__t.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="structaxi__dma_1_1mm2s__dmasr__t-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">axi_dma::mm2s_dmasr_t Struct Reference</div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="_axi_dma_8hpp_source.html">AxiDma.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:adb593de3d6cecf47f9bd5f0c85e77d3a"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__dma_1_1mm2s__dmasr__t.html#adb593de3d6cecf47f9bd5f0c85e77d3a">halted</a>: 1</td></tr>
<tr class="memdesc:adb593de3d6cecf47f9bd5f0c85e77d3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel Halted. Indicates the run/stop state of the DMA channel. 0 - DMA channel running. 1 - DMA channel halted. For Scatter / Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register mode (C_INCLUDE_SG = 0) this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.  <a href="structaxi__dma_1_1mm2s__dmasr__t.html#adb593de3d6cecf47f9bd5f0c85e77d3a">More...</a><br /></td></tr>
<tr class="separator:adb593de3d6cecf47f9bd5f0c85e77d3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2d36bcedd3e9ebc795b28619a075594"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__dma_1_1mm2s__dmasr__t.html#aa2d36bcedd3e9ebc795b28619a075594">idle</a>: 1</td></tr>
<tr class="separator:aa2d36bcedd3e9ebc795b28619a075594"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a214849beacbbd6bcc9a83065dc77db"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__dma_1_1mm2s__dmasr__t.html#a9a214849beacbbd6bcc9a83065dc77db">rsvd_2_2</a>: 1</td></tr>
<tr class="separator:a9a214849beacbbd6bcc9a83065dc77db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af439749d2d5e2774f656ac147b48ca9c"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__dma_1_1mm2s__dmasr__t.html#af439749d2d5e2774f656ac147b48ca9c">sg_incld</a>: 1</td></tr>
<tr class="separator:af439749d2d5e2774f656ac147b48ca9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2948bd39ad73c12fc5d3d86f76f6f98d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__dma_1_1mm2s__dmasr__t.html#a2948bd39ad73c12fc5d3d86f76f6f98d">dma_int_err</a>: 1</td></tr>
<tr class="memdesc:a2948bd39ad73c12fc5d3d86f76f6f98d"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Internal Error. Internal error occurs if the buffer length specified in the fetched descriptor is set to 0. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1. 0 - No DMA Internal Errors 1 - DMA Internal Error detected. DMA Engine halts.  <a href="structaxi__dma_1_1mm2s__dmasr__t.html#a2948bd39ad73c12fc5d3d86f76f6f98d">More...</a><br /></td></tr>
<tr class="separator:a2948bd39ad73c12fc5d3d86f76f6f98d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c543682d2de34cfd7256bba6ead28a9"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__dma_1_1mm2s__dmasr__t.html#a3c543682d2de34cfd7256bba6ead28a9">dma_slv_err</a>: 1</td></tr>
<tr class="memdesc:a3c543682d2de34cfd7256bba6ead28a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1. 0 - No DMA Slave Errors. 1 - DMA Slave Error detected. DMA Engine halts.  <a href="structaxi__dma_1_1mm2s__dmasr__t.html#a3c543682d2de34cfd7256bba6ead28a9">More...</a><br /></td></tr>
<tr class="separator:a3c543682d2de34cfd7256bba6ead28a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5ad7717bccc9225b9e2a1735fff4a80"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__dma_1_1mm2s__dmasr__t.html#ae5ad7717bccc9225b9e2a1735fff4a80">dma_dec_err</a>: 1</td></tr>
<tr class="memdesc:ae5ad7717bccc9225b9e2a1735fff4a80"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1. 0 - No DMA Decode Errors. 1 - DMA Decode Error detected. DMA Engine halts.  <a href="structaxi__dma_1_1mm2s__dmasr__t.html#ae5ad7717bccc9225b9e2a1735fff4a80">More...</a><br /></td></tr>
<tr class="separator:ae5ad7717bccc9225b9e2a1735fff4a80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa40d90eb17dfcc2a37762dbdf0a9d447"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__dma_1_1mm2s__dmasr__t.html#aa40d90eb17dfcc2a37762dbdf0a9d447">rsvd_7_7</a>: 1</td></tr>
<tr class="separator:aa40d90eb17dfcc2a37762dbdf0a9d447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab385aaaf1985398b44bcc42c705e4769"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__dma_1_1mm2s__dmasr__t.html#ab385aaaf1985398b44bcc42c705e4769">sg_int_err</a>: 1</td></tr>
<tr class="memdesc:ab385aaaf1985398b44bcc42c705e4769"><td class="mdescLeft">&#160;</td><td class="mdescRight">Scatter Gather Internal Error. This error occurs if a descriptor with the “Complete bit” already set is fetched. Refer to the Scatter Gather Descriptor section for more information.This indicates to the SG Engine that the descriptor is a stale descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1. 0 - No SG Internal Errors. 1 - SG Internal Error detected. DMA Engine halts. Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode.  <a href="structaxi__dma_1_1mm2s__dmasr__t.html#ab385aaaf1985398b44bcc42c705e4769">More...</a><br /></td></tr>
<tr class="separator:ab385aaaf1985398b44bcc42c705e4769"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1f432a2417e8c442ced9fc049f296c6"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__dma_1_1mm2s__dmasr__t.html#ac1f432a2417e8c442ced9fc049f296c6">sg_slv_err</a>: 1</td></tr>
<tr class="memdesc:ac1f432a2417e8c442ced9fc049f296c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1. 0 - No SG Slave Errors. 1 - SG Slave Error detected. DMA Engine halts. Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode.  <a href="structaxi__dma_1_1mm2s__dmasr__t.html#ac1f432a2417e8c442ced9fc049f296c6">More...</a><br /></td></tr>
<tr class="separator:ac1f432a2417e8c442ced9fc049f296c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afeac67244b15cd7cc853fac17e01712a"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__dma_1_1mm2s__dmasr__t.html#afeac67244b15cd7cc853fac17e01712a">sg_dec_err</a>: 1</td></tr>
<tr class="memdesc:afeac67244b15cd7cc853fac17e01712a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1. 0 - No SG Decode Errors. 1 - SG Decode Error detected. DMA Engine halts. Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode.  <a href="structaxi__dma_1_1mm2s__dmasr__t.html#afeac67244b15cd7cc853fac17e01712a">More...</a><br /></td></tr>
<tr class="separator:afeac67244b15cd7cc853fac17e01712a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a96a06f26fae78077b5592aef4b82bb"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__dma_1_1mm2s__dmasr__t.html#a2a96a06f26fae78077b5592aef4b82bb">rsvd_11_11</a>: 1</td></tr>
<tr class="separator:a2a96a06f26fae78077b5592aef4b82bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6abf8273e3f2567e7cb21e24db7e276a"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__dma_1_1mm2s__dmasr__t.html#a6abf8273e3f2567e7cb21e24db7e276a">ioc_irq</a>: 1</td></tr>
<tr class="memdesc:a6abf8273e3f2567e7cb21e24db7e276a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit is enabled in the MM2S_DMACR (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA. 0 - No IOC Interrupt. 1 - IOC Interrupt detected. Writing a 1 to this bit will clear it.  <a href="structaxi__dma_1_1mm2s__dmasr__t.html#a6abf8273e3f2567e7cb21e24db7e276a">More...</a><br /></td></tr>
<tr class="separator:a6abf8273e3f2567e7cb21e24db7e276a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f53133591f057f9c4dd528e1b94381c"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__dma_1_1mm2s__dmasr__t.html#a7f53133591f057f9c4dd528e1b94381c">dly_irq</a>: 1</td></tr>
<tr class="memdesc:a7f53133591f057f9c4dd528e1b94381c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the MM2S_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA. 0 - No Delay Interrupt. 1 - Delay Interrupt detected. Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode.  <a href="structaxi__dma_1_1mm2s__dmasr__t.html#a7f53133591f057f9c4dd528e1b94381c">More...</a><br /></td></tr>
<tr class="separator:a7f53133591f057f9c4dd528e1b94381c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a852e46ae6f81b3499d5c1960c6bdac96"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__dma_1_1mm2s__dmasr__t.html#a852e46ae6f81b3499d5c1960c6bdac96">err_irq</a>: 1</td></tr>
<tr class="separator:a852e46ae6f81b3499d5c1960c6bdac96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50c28cb3bf4220ee397fbfe3a513cd0b"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__dma_1_1mm2s__dmasr__t.html#a50c28cb3bf4220ee397fbfe3a513cd0b">rsvd_15_15</a>: 1</td></tr>
<tr class="separator:a50c28cb3bf4220ee397fbfe3a513cd0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1f52d83d9c033ddb75f4ddfbf445e04"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__dma_1_1mm2s__dmasr__t.html#ae1f52d83d9c033ddb75f4ddfbf445e04">irq_threshold_sts</a></td></tr>
<tr class="separator:ae1f52d83d9c033ddb75f4ddfbf445e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a150f161709173bc328c9c3e963a099d7"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__dma_1_1mm2s__dmasr__t.html#a150f161709173bc328c9c3e963a099d7">irq_delay_sts</a></td></tr>
<tr class="separator:a150f161709173bc328c9c3e963a099d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >MM2S DMA Status Register </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="a7f53133591f057f9c4dd528e1b94381c" name="a7f53133591f057f9c4dd528e1b94381c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f53133591f057f9c4dd528e1b94381c">&#9670;&#160;</a></span>dly_irq</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool axi_dma::mm2s_dmasr_t::dly_irq</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the MM2S_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA. 0 - No Delay Interrupt. 1 - Delay Interrupt detected. Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. </p>

</div>
</div>
<a id="ae5ad7717bccc9225b9e2a1735fff4a80" name="ae5ad7717bccc9225b9e2a1735fff4a80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5ad7717bccc9225b9e2a1735fff4a80">&#9670;&#160;</a></span>dma_dec_err</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool axi_dma::mm2s_dmasr_t::dma_dec_err</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1. 0 - No DMA Decode Errors. 1 - DMA Decode Error detected. DMA Engine halts. </p>

</div>
</div>
<a id="a2948bd39ad73c12fc5d3d86f76f6f98d" name="a2948bd39ad73c12fc5d3d86f76f6f98d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2948bd39ad73c12fc5d3d86f76f6f98d">&#9670;&#160;</a></span>dma_int_err</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool axi_dma::mm2s_dmasr_t::dma_int_err</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Internal Error. Internal error occurs if the buffer length specified in the fetched descriptor is set to 0. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1. 0 - No DMA Internal Errors 1 - DMA Internal Error detected. DMA Engine halts. </p>

</div>
</div>
<a id="a3c543682d2de34cfd7256bba6ead28a9" name="a3c543682d2de34cfd7256bba6ead28a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c543682d2de34cfd7256bba6ead28a9">&#9670;&#160;</a></span>dma_slv_err</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool axi_dma::mm2s_dmasr_t::dma_slv_err</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1. 0 - No DMA Slave Errors. 1 - DMA Slave Error detected. DMA Engine halts. </p>

</div>
</div>
<a id="a852e46ae6f81b3499d5c1960c6bdac96" name="a852e46ae6f81b3499d5c1960c6bdac96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a852e46ae6f81b3499d5c1960c6bdac96">&#9670;&#160;</a></span>err_irq</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool axi_dma::mm2s_dmasr_t::err_irq</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the MM2S_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA. Writing a 1 to this bit will clear it. 0 - No error Interrupt. 1 - Error interrupt detected. </p>

</div>
</div>
<a id="adb593de3d6cecf47f9bd5f0c85e77d3a" name="adb593de3d6cecf47f9bd5f0c85e77d3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb593de3d6cecf47f9bd5f0c85e77d3a">&#9670;&#160;</a></span>halted</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool axi_dma::mm2s_dmasr_t::halted</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel Halted. Indicates the run/stop state of the DMA channel. 0 - DMA channel running. 1 - DMA channel halted. For Scatter / Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register mode (C_INCLUDE_SG = 0) this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations. </p>

</div>
</div>
<a id="aa2d36bcedd3e9ebc795b28619a075594" name="aa2d36bcedd3e9ebc795b28619a075594"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2d36bcedd3e9ebc795b28619a075594">&#9670;&#160;</a></span>idle</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool axi_dma::mm2s_dmasr_t::idle</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >DMA Channel Idle. Indicates the state of AXI DMA operations. For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations. For Direct Register Mode when IDLE indicates the current transfer has completed. 0 - Not Idle. For Scatter / Gather Mode, SG has not reached tail descriptor pointer and/or DMA operations in progress. For Direct Register Mode, transfer is not complete. 1 - Idle. For Scatter / Gather Mode, SG has reached tail descriptor pointer and DMA operation paused. for Direct Register Mode, DMA transfer has completed and controller is paused. Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode. </p>

</div>
</div>
<a id="a6abf8273e3f2567e7cb21e24db7e276a" name="a6abf8273e3f2567e7cb21e24db7e276a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6abf8273e3f2567e7cb21e24db7e276a">&#9670;&#160;</a></span>ioc_irq</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool axi_dma::mm2s_dmasr_t::ioc_irq</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit is enabled in the MM2S_DMACR (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA. 0 - No IOC Interrupt. 1 - IOC Interrupt detected. Writing a 1 to this bit will clear it. </p>

</div>
</div>
<a id="a150f161709173bc328c9c3e963a099d7" name="a150f161709173bc328c9c3e963a099d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a150f161709173bc328c9c3e963a099d7">&#9670;&#160;</a></span>irq_delay_sts</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t axi_dma::mm2s_dmasr_t::irq_delay_sts</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Interrupt Delay Time Status. Indicates current interrupt delay time value. Note: Applicable only when Scatter Gather is enabled. </p>

</div>
</div>
<a id="ae1f52d83d9c033ddb75f4ddfbf445e04" name="ae1f52d83d9c033ddb75f4ddfbf445e04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1f52d83d9c033ddb75f4ddfbf445e04">&#9670;&#160;</a></span>irq_threshold_sts</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t axi_dma::mm2s_dmasr_t::irq_threshold_sts</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Interrupt Threshold Status. Indicates current interrupt threshold value. Note: Applicable only when Scatter Gather is enabled. </p>

</div>
</div>
<a id="a2a96a06f26fae78077b5592aef4b82bb" name="a2a96a06f26fae78077b5592aef4b82bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a96a06f26fae78077b5592aef4b82bb">&#9670;&#160;</a></span>rsvd_11_11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned axi_dma::mm2s_dmasr_t::rsvd_11_11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a50c28cb3bf4220ee397fbfe3a513cd0b" name="a50c28cb3bf4220ee397fbfe3a513cd0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50c28cb3bf4220ee397fbfe3a513cd0b">&#9670;&#160;</a></span>rsvd_15_15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned axi_dma::mm2s_dmasr_t::rsvd_15_15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a214849beacbbd6bcc9a83065dc77db" name="a9a214849beacbbd6bcc9a83065dc77db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a214849beacbbd6bcc9a83065dc77db">&#9670;&#160;</a></span>rsvd_2_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned axi_dma::mm2s_dmasr_t::rsvd_2_2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa40d90eb17dfcc2a37762dbdf0a9d447" name="aa40d90eb17dfcc2a37762dbdf0a9d447"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa40d90eb17dfcc2a37762dbdf0a9d447">&#9670;&#160;</a></span>rsvd_7_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned axi_dma::mm2s_dmasr_t::rsvd_7_7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afeac67244b15cd7cc853fac17e01712a" name="afeac67244b15cd7cc853fac17e01712a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afeac67244b15cd7cc853fac17e01712a">&#9670;&#160;</a></span>sg_dec_err</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool axi_dma::mm2s_dmasr_t::sg_dec_err</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1. 0 - No SG Decode Errors. 1 - SG Decode Error detected. DMA Engine halts. Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. </p>

</div>
</div>
<a id="af439749d2d5e2774f656ac147b48ca9c" name="af439749d2d5e2774f656ac147b48ca9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af439749d2d5e2774f656ac147b48ca9c">&#9670;&#160;</a></span>sg_incld</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool axi_dma::mm2s_dmasr_t::sg_incld</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >1 - Scatter Gather Enabled 0 - Scatter Gather not enabled </p>

</div>
</div>
<a id="ab385aaaf1985398b44bcc42c705e4769" name="ab385aaaf1985398b44bcc42c705e4769"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab385aaaf1985398b44bcc42c705e4769">&#9670;&#160;</a></span>sg_int_err</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool axi_dma::mm2s_dmasr_t::sg_int_err</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Scatter Gather Internal Error. This error occurs if a descriptor with the “Complete bit” already set is fetched. Refer to the Scatter Gather Descriptor section for more information.This indicates to the SG Engine that the descriptor is a stale descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1. 0 - No SG Internal Errors. 1 - SG Internal Error detected. DMA Engine halts. Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. </p>

</div>
</div>
<a id="ac1f432a2417e8c442ced9fc049f296c6" name="ac1f432a2417e8c442ced9fc049f296c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1f432a2417e8c442ced9fc049f296c6">&#9670;&#160;</a></span>sg_slv_err</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool axi_dma::mm2s_dmasr_t::sg_slv_err</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1. 0 - No SG Slave Errors. 1 - SG Slave Error detected. DMA Engine halts. Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="_axi_dma_8hpp_source.html">AxiDma.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="namespaceaxi__dma.html">axi_dma</a></li><li class="navelem"><a class="el" href="structaxi__dma_1_1mm2s__dmasr__t.html">mm2s_dmasr_t</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5 </li>
  </ul>
</div>
</body>
</html>
