# RAM-Design-using-SystemVerilog
Synchronous RAM module in SystemVerilog/Verilog â€” Implements an 8-bit wide, 128-location Random Access Memory with read and write enable controls, clocked operation, and parameterized addressing. Suitable for FPGA/ASIC design projects, memory initialization, and digital system simulations.
