// Seed: 3076065940
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_11;
endmodule
module module_1 (
    input wand id_0,
    input tri1 id_1,
    input wor id_2,
    input uwire id_3,
    input tri1 id_4,
    input supply1 id_5,
    output wand id_6,
    input wor id_7,
    input uwire id_8,
    output logic id_9,
    input supply1 id_10,
    input tri id_11,
    input wor id_12,
    input tri0 id_13,
    input supply1 id_14,
    output wor id_15,
    input wor id_16
);
  wire id_18;
  nor primCall (id_6, id_11, id_3, id_14, id_12, id_4);
  always
    if (1) begin : LABEL_0
      id_9 <= 1'd0;
    end
  module_0 modCall_1 (
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18
  );
endmodule
