digraph "rcc_set_pll_divisor"
{
  edge [fontname="Helvetica",fontsize="10",labelfontname="Helvetica",labelfontsize="10"];
  node [fontname="Helvetica",fontsize="10",shape=record];
  rankdir="LR";
  Node1 [label="rcc_set_pll_divisor",height=0.2,width=0.4,color="black", fillcolor="grey75", style="filled" fontcolor="black"];
  Node1 -> Node2 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node2 [label="rcc_change_pll_divisor",height=0.2,width=0.4,color="black", fillcolor="white", style="filled",URL="$group__rcc__high__level.html#ga8a17e04e6b457ec201d76ba1ee418a9d",tooltip="Change the PLL divisor."];
  Node2 -> Node3 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node3 [label="rcc_sysclk_config",height=0.2,width=0.4,color="black", fillcolor="white", style="filled",URL="$group__rcc__high__level.html#ga893dc6461e9af854fb562c0e97df6a5b",tooltip="Configure the system clock source."];
}
