cellMap,*EN2JI3VX0,*EN2JI3VX0,*D_CELLS_JI3V,*cmos_sch
netMap,*EN2JI3VX0,*gnd3i!,*gnd3i!
netMap,*EN2JI3VX0,*vdd3i!,*vdd3i!
netMap,*EN2JI3VX0,*gnd!,*0
instMap,*EN2JI3VX0,*nand2_1,*nand2_1
instMaster,*EN2JI3VX0,*nand2_1,*GATES_JI3V_nand2ji3v_schematic,*nand2ji3v
instMap,*EN2JI3VX0,*o2na2_1,*o2na2_1
instMaster,*EN2JI3VX0,*o2na2_1,*GATES_JI3V_o2na2ji3v_schematic,*o2na2ji3v
netMap,*EN2JI3VX0,*inh_ground_gnd3i_gnd3i!,*inh_ground_gnd3i
netMap,*EN2JI3VX0,*inh_power_vdd3i_vdd3i!,*inh_power_vdd3i
portMap,*EN2JI3VX0,*A,*A
portMap,*EN2JI3VX0,*B,*B
portMap,*EN2JI3VX0,*Q,*Q
