#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Oct 27 16:57:13 2022
# Process ID: 6396
# Current directory: D:/1111/DCCDL/VIVADO/Lab3/transfer_form_fir/transfer_form_fir.runs/synth_1
# Command line: vivado.exe -log transposed_form_fir_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source transposed_form_fir_top.tcl
# Log file: D:/1111/DCCDL/VIVADO/Lab3/transfer_form_fir/transfer_form_fir.runs/synth_1/transposed_form_fir_top.vds
# Journal file: D:/1111/DCCDL/VIVADO/Lab3/transfer_form_fir/transfer_form_fir.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source transposed_form_fir_top.tcl -notrace
Command: synth_design -top transposed_form_fir_top -part xc7a200tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbv676-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17896 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 848.270 ; gain = 179.117
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'transposed_form_fir_top' [D:/1111/DCCDL/VIVADO/Lab3/transfer_form_fir/transfer_form_fir.srcs/sources_1/new/transposed_form_fir_top.v:3]
INFO: [Synth 8-6157] synthesizing module 's2_15_mult' [D:/1111/DCCDL/VIVADO/Lab3/transfer_form_fir/transfer_form_fir.srcs/sources_1/new/s2_15_mult.v:3]
INFO: [Synth 8-6155] done synthesizing module 's2_15_mult' (1#1) [D:/1111/DCCDL/VIVADO/Lab3/transfer_form_fir/transfer_form_fir.srcs/sources_1/new/s2_15_mult.v:3]
INFO: [Synth 8-6157] synthesizing module 's11_16_add' [D:/1111/DCCDL/VIVADO/Lab3/transfer_form_fir/transfer_form_fir.srcs/sources_1/new/s11_16_add.v:3]
INFO: [Synth 8-6155] done synthesizing module 's11_16_add' (2#1) [D:/1111/DCCDL/VIVADO/Lab3/transfer_form_fir/transfer_form_fir.srcs/sources_1/new/s11_16_add.v:3]
WARNING: [Synth 8-6014] Unused sequential element memory_dff_reg[0] was removed.  [D:/1111/DCCDL/VIVADO/Lab3/transfer_form_fir/transfer_form_fir.srcs/sources_1/new/transposed_form_fir_top.v:24]
INFO: [Synth 8-4471] merging register 'memory_h_reg[17][0:17]' into 'memory_h_reg[15][0:17]' [D:/1111/DCCDL/VIVADO/Lab3/transfer_form_fir/transfer_form_fir.srcs/sources_1/new/transposed_form_fir_top.v:40]
INFO: [Synth 8-4471] merging register 'memory_h_reg[18][0:17]' into 'memory_h_reg[14][0:17]' [D:/1111/DCCDL/VIVADO/Lab3/transfer_form_fir/transfer_form_fir.srcs/sources_1/new/transposed_form_fir_top.v:40]
INFO: [Synth 8-4471] merging register 'memory_h_reg[19][0:17]' into 'memory_h_reg[13][0:17]' [D:/1111/DCCDL/VIVADO/Lab3/transfer_form_fir/transfer_form_fir.srcs/sources_1/new/transposed_form_fir_top.v:40]
INFO: [Synth 8-4471] merging register 'memory_h_reg[20][0:17]' into 'memory_h_reg[12][0:17]' [D:/1111/DCCDL/VIVADO/Lab3/transfer_form_fir/transfer_form_fir.srcs/sources_1/new/transposed_form_fir_top.v:40]
INFO: [Synth 8-4471] merging register 'memory_h_reg[21][0:17]' into 'memory_h_reg[11][0:17]' [D:/1111/DCCDL/VIVADO/Lab3/transfer_form_fir/transfer_form_fir.srcs/sources_1/new/transposed_form_fir_top.v:40]
INFO: [Synth 8-4471] merging register 'memory_h_reg[22][0:17]' into 'memory_h_reg[10][0:17]' [D:/1111/DCCDL/VIVADO/Lab3/transfer_form_fir/transfer_form_fir.srcs/sources_1/new/transposed_form_fir_top.v:40]
INFO: [Synth 8-4471] merging register 'memory_h_reg[23][0:17]' into 'memory_h_reg[9][0:17]' [D:/1111/DCCDL/VIVADO/Lab3/transfer_form_fir/transfer_form_fir.srcs/sources_1/new/transposed_form_fir_top.v:40]
INFO: [Synth 8-4471] merging register 'memory_h_reg[24][0:17]' into 'memory_h_reg[8][0:17]' [D:/1111/DCCDL/VIVADO/Lab3/transfer_form_fir/transfer_form_fir.srcs/sources_1/new/transposed_form_fir_top.v:40]
INFO: [Synth 8-4471] merging register 'memory_h_reg[25][0:17]' into 'memory_h_reg[7][0:17]' [D:/1111/DCCDL/VIVADO/Lab3/transfer_form_fir/transfer_form_fir.srcs/sources_1/new/transposed_form_fir_top.v:40]
INFO: [Synth 8-4471] merging register 'memory_h_reg[26][0:17]' into 'memory_h_reg[6][0:17]' [D:/1111/DCCDL/VIVADO/Lab3/transfer_form_fir/transfer_form_fir.srcs/sources_1/new/transposed_form_fir_top.v:40]
INFO: [Synth 8-4471] merging register 'memory_h_reg[27][0:17]' into 'memory_h_reg[5][0:17]' [D:/1111/DCCDL/VIVADO/Lab3/transfer_form_fir/transfer_form_fir.srcs/sources_1/new/transposed_form_fir_top.v:40]
INFO: [Synth 8-4471] merging register 'memory_h_reg[28][0:17]' into 'memory_h_reg[4][0:17]' [D:/1111/DCCDL/VIVADO/Lab3/transfer_form_fir/transfer_form_fir.srcs/sources_1/new/transposed_form_fir_top.v:40]
INFO: [Synth 8-4471] merging register 'memory_h_reg[29][0:17]' into 'memory_h_reg[3][0:17]' [D:/1111/DCCDL/VIVADO/Lab3/transfer_form_fir/transfer_form_fir.srcs/sources_1/new/transposed_form_fir_top.v:40]
INFO: [Synth 8-4471] merging register 'memory_h_reg[30][0:17]' into 'memory_h_reg[2][0:17]' [D:/1111/DCCDL/VIVADO/Lab3/transfer_form_fir/transfer_form_fir.srcs/sources_1/new/transposed_form_fir_top.v:40]
INFO: [Synth 8-4471] merging register 'memory_h_reg[31][0:17]' into 'memory_h_reg[1][0:17]' [D:/1111/DCCDL/VIVADO/Lab3/transfer_form_fir/transfer_form_fir.srcs/sources_1/new/transposed_form_fir_top.v:40]
INFO: [Synth 8-4471] merging register 'memory_h_reg[32][0:17]' into 'memory_h_reg[0][0:17]' [D:/1111/DCCDL/VIVADO/Lab3/transfer_form_fir/transfer_form_fir.srcs/sources_1/new/transposed_form_fir_top.v:40]
WARNING: [Synth 8-6014] Unused sequential element memory_h_reg[17] was removed.  [D:/1111/DCCDL/VIVADO/Lab3/transfer_form_fir/transfer_form_fir.srcs/sources_1/new/transposed_form_fir_top.v:40]
WARNING: [Synth 8-6014] Unused sequential element memory_h_reg[18] was removed.  [D:/1111/DCCDL/VIVADO/Lab3/transfer_form_fir/transfer_form_fir.srcs/sources_1/new/transposed_form_fir_top.v:40]
WARNING: [Synth 8-6014] Unused sequential element memory_h_reg[19] was removed.  [D:/1111/DCCDL/VIVADO/Lab3/transfer_form_fir/transfer_form_fir.srcs/sources_1/new/transposed_form_fir_top.v:40]
WARNING: [Synth 8-6014] Unused sequential element memory_h_reg[20] was removed.  [D:/1111/DCCDL/VIVADO/Lab3/transfer_form_fir/transfer_form_fir.srcs/sources_1/new/transposed_form_fir_top.v:40]
WARNING: [Synth 8-6014] Unused sequential element memory_h_reg[21] was removed.  [D:/1111/DCCDL/VIVADO/Lab3/transfer_form_fir/transfer_form_fir.srcs/sources_1/new/transposed_form_fir_top.v:40]
WARNING: [Synth 8-6014] Unused sequential element memory_h_reg[22] was removed.  [D:/1111/DCCDL/VIVADO/Lab3/transfer_form_fir/transfer_form_fir.srcs/sources_1/new/transposed_form_fir_top.v:40]
WARNING: [Synth 8-6014] Unused sequential element memory_h_reg[23] was removed.  [D:/1111/DCCDL/VIVADO/Lab3/transfer_form_fir/transfer_form_fir.srcs/sources_1/new/transposed_form_fir_top.v:40]
WARNING: [Synth 8-6014] Unused sequential element memory_h_reg[24] was removed.  [D:/1111/DCCDL/VIVADO/Lab3/transfer_form_fir/transfer_form_fir.srcs/sources_1/new/transposed_form_fir_top.v:40]
WARNING: [Synth 8-6014] Unused sequential element memory_h_reg[25] was removed.  [D:/1111/DCCDL/VIVADO/Lab3/transfer_form_fir/transfer_form_fir.srcs/sources_1/new/transposed_form_fir_top.v:40]
WARNING: [Synth 8-6014] Unused sequential element memory_h_reg[26] was removed.  [D:/1111/DCCDL/VIVADO/Lab3/transfer_form_fir/transfer_form_fir.srcs/sources_1/new/transposed_form_fir_top.v:40]
WARNING: [Synth 8-6014] Unused sequential element memory_h_reg[27] was removed.  [D:/1111/DCCDL/VIVADO/Lab3/transfer_form_fir/transfer_form_fir.srcs/sources_1/new/transposed_form_fir_top.v:40]
WARNING: [Synth 8-6014] Unused sequential element memory_h_reg[28] was removed.  [D:/1111/DCCDL/VIVADO/Lab3/transfer_form_fir/transfer_form_fir.srcs/sources_1/new/transposed_form_fir_top.v:40]
WARNING: [Synth 8-6014] Unused sequential element memory_h_reg[29] was removed.  [D:/1111/DCCDL/VIVADO/Lab3/transfer_form_fir/transfer_form_fir.srcs/sources_1/new/transposed_form_fir_top.v:40]
WARNING: [Synth 8-6014] Unused sequential element memory_h_reg[30] was removed.  [D:/1111/DCCDL/VIVADO/Lab3/transfer_form_fir/transfer_form_fir.srcs/sources_1/new/transposed_form_fir_top.v:40]
WARNING: [Synth 8-6014] Unused sequential element memory_h_reg[31] was removed.  [D:/1111/DCCDL/VIVADO/Lab3/transfer_form_fir/transfer_form_fir.srcs/sources_1/new/transposed_form_fir_top.v:40]
WARNING: [Synth 8-6014] Unused sequential element memory_h_reg[32] was removed.  [D:/1111/DCCDL/VIVADO/Lab3/transfer_form_fir/transfer_form_fir.srcs/sources_1/new/transposed_form_fir_top.v:40]
INFO: [Synth 8-6155] done synthesizing module 'transposed_form_fir_top' (3#1) [D:/1111/DCCDL/VIVADO/Lab3/transfer_form_fir/transfer_form_fir.srcs/sources_1/new/transposed_form_fir_top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 912.336 ; gain = 243.184
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 912.336 ; gain = 243.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 912.336 ; gain = 243.184
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/1111/DCCDL/VIVADO/Lab3/transfer_form_fir/transfer_form_fir.srcs/constrs_1/new/transposed_timing.xdc]
Finished Parsing XDC File [D:/1111/DCCDL/VIVADO/Lab3/transfer_form_fir/transfer_form_fir.srcs/constrs_1/new/transposed_timing.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1035.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1035.336 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1035.336 ; gain = 366.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1035.336 ; gain = 366.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1035.336 ; gain = 366.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1035.336 ; gain = 366.184
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'multer1' (s2_15_mult) to 'multer33'
INFO: [Synth 8-223] decloning instance 'multer2' (s2_15_mult) to 'multer32'
INFO: [Synth 8-223] decloning instance 'multer3' (s2_15_mult) to 'multer31'
INFO: [Synth 8-223] decloning instance 'multer4' (s2_15_mult) to 'multer30'
INFO: [Synth 8-223] decloning instance 'multer5' (s2_15_mult) to 'multer29'
INFO: [Synth 8-223] decloning instance 'multer6' (s2_15_mult) to 'multer28'
INFO: [Synth 8-223] decloning instance 'multer7' (s2_15_mult) to 'multer27'
INFO: [Synth 8-223] decloning instance 'multer8' (s2_15_mult) to 'multer26'
INFO: [Synth 8-223] decloning instance 'multer9' (s2_15_mult) to 'multer25'
INFO: [Synth 8-223] decloning instance 'multer10' (s2_15_mult) to 'multer24'
INFO: [Synth 8-223] decloning instance 'multer11' (s2_15_mult) to 'multer23'
INFO: [Synth 8-223] decloning instance 'multer12' (s2_15_mult) to 'multer22'
INFO: [Synth 8-223] decloning instance 'multer13' (s2_15_mult) to 'multer21'
INFO: [Synth 8-223] decloning instance 'multer14' (s2_15_mult) to 'multer20'
INFO: [Synth 8-223] decloning instance 'multer15' (s2_15_mult) to 'multer19'
INFO: [Synth 8-223] decloning instance 'multer16' (s2_15_mult) to 'multer18'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 31    
+---Registers : 
	               28 Bit    Registers := 31    
	               18 Bit    Registers := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module transposed_form_fir_top 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 31    
	               18 Bit    Registers := 17    
Module s11_16_add 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP multer1/mult_result, operation Mode is: A*(B:0x56e)'.
DSP Report: register memory_h_reg[0] is absorbed into DSP multer1/mult_result.
DSP Report: operator multer1/mult_result is absorbed into DSP multer1/mult_result.
DSP Report: Generating DSP multer2/mult_result, operation Mode is: A*(B:0x4dc)'.
DSP Report: register memory_h_reg[1] is absorbed into DSP multer2/mult_result.
DSP Report: operator multer2/mult_result is absorbed into DSP multer2/mult_result.
DSP Report: Generating DSP multer3/mult_result, operation Mode is: A*(B:0x1fa)'.
DSP Report: register memory_h_reg[2] is absorbed into DSP multer3/mult_result.
DSP Report: operator multer3/mult_result is absorbed into DSP multer3/mult_result.
DSP Report: Generating DSP multer4/mult_result, operation Mode is: A*(B:0x3fce1)'.
DSP Report: register memory_h_reg[3] is absorbed into DSP multer4/mult_result.
DSP Report: operator multer4/mult_result is absorbed into DSP multer4/mult_result.
DSP Report: Generating DSP multer5/mult_result, operation Mode is: A*(B:0x3f665)'.
DSP Report: register memory_h_reg[4] is absorbed into DSP multer5/mult_result.
DSP Report: operator multer5/mult_result is absorbed into DSP multer5/mult_result.
DSP Report: Generating DSP multer6/mult_result, operation Mode is: A*(B:0x3f011)'.
DSP Report: register memory_h_reg[5] is absorbed into DSP multer6/mult_result.
DSP Report: operator multer6/mult_result is absorbed into DSP multer6/mult_result.
DSP Report: Generating DSP multer7/mult_result, operation Mode is: A*(B:0x3ebec)'.
DSP Report: register memory_h_reg[6] is absorbed into DSP multer7/mult_result.
DSP Report: operator multer7/mult_result is absorbed into DSP multer7/mult_result.
DSP Report: Generating DSP multer8/mult_result, operation Mode is: A*(B:0x3ec1c)'.
DSP Report: register memory_h_reg[7] is absorbed into DSP multer8/mult_result.
DSP Report: operator multer8/mult_result is absorbed into DSP multer8/mult_result.
DSP Report: Generating DSP multer9/mult_result, operation Mode is: A*(B:0x3f26b)'.
DSP Report: register memory_h_reg[8] is absorbed into DSP multer9/mult_result.
DSP Report: operator multer9/mult_result is absorbed into DSP multer9/mult_result.
DSP Report: Generating DSP multer10/mult_result, operation Mode is: A*(B:0x3ffce)'.
DSP Report: register memory_h_reg[9] is absorbed into DSP multer10/mult_result.
DSP Report: operator multer10/mult_result is absorbed into DSP multer10/mult_result.
DSP Report: Generating DSP multer11/mult_result, operation Mode is: A*(B:0x1413)'.
DSP Report: register memory_h_reg[10] is absorbed into DSP multer11/mult_result.
DSP Report: operator multer11/mult_result is absorbed into DSP multer11/mult_result.
DSP Report: Generating DSP multer12/mult_result, operation Mode is: A*(B:0x2db8)'.
DSP Report: register memory_h_reg[11] is absorbed into DSP multer12/mult_result.
DSP Report: operator multer12/mult_result is absorbed into DSP multer12/mult_result.
DSP Report: Generating DSP multer13/mult_result, operation Mode is: A*(B:0x4a10)'.
DSP Report: register memory_h_reg[12] is absorbed into DSP multer13/mult_result.
DSP Report: operator multer13/mult_result is absorbed into DSP multer13/mult_result.
DSP Report: Generating DSP multer14/mult_result, operation Mode is: A*(B:0x65a2)'.
DSP Report: register memory_h_reg[13] is absorbed into DSP multer14/mult_result.
DSP Report: operator multer14/mult_result is absorbed into DSP multer14/mult_result.
DSP Report: Generating DSP multer15/mult_result, operation Mode is: A*(B:0x7cbc)'.
DSP Report: register memory_h_reg[14] is absorbed into DSP multer15/mult_result.
DSP Report: operator multer15/mult_result is absorbed into DSP multer15/mult_result.
DSP Report: Generating DSP multer16/mult_result, operation Mode is: A*(B:0x8c19)'.
DSP Report: register memory_h_reg[15] is absorbed into DSP multer16/mult_result.
DSP Report: operator multer16/mult_result is absorbed into DSP multer16/mult_result.
DSP Report: Generating DSP multer17/mult_result, operation Mode is: A*(B:0x917c)'.
DSP Report: register memory_h_reg[16] is absorbed into DSP multer17/mult_result.
DSP Report: operator multer17/mult_result is absorbed into DSP multer17/mult_result.
INFO: [Synth 8-3886] merging instance 'memory_dff_reg[31][6]' (FDR) to 'memory_dff_reg[31][0]'
INFO: [Synth 8-3886] merging instance 'memory_dff_reg[31][5]' (FDR) to 'memory_dff_reg[31][0]'
INFO: [Synth 8-3886] merging instance 'memory_dff_reg[31][4]' (FDR) to 'memory_dff_reg[31][0]'
INFO: [Synth 8-3886] merging instance 'memory_dff_reg[31][3]' (FDR) to 'memory_dff_reg[31][0]'
INFO: [Synth 8-3886] merging instance 'memory_dff_reg[31][2]' (FDR) to 'memory_dff_reg[31][0]'
INFO: [Synth 8-3886] merging instance 'memory_dff_reg[31][1]' (FDR) to 'memory_dff_reg[31][0]'
INFO: [Synth 8-3886] merging instance 'memory_dff_reg[30][5]' (FDR) to 'memory_dff_reg[30][4]'
INFO: [Synth 8-3886] merging instance 'memory_dff_reg[30][4]' (FDR) to 'memory_dff_reg[30][3]'
INFO: [Synth 8-3886] merging instance 'memory_dff_reg[30][3]' (FDR) to 'memory_dff_reg[30][2]'
INFO: [Synth 8-3886] merging instance 'memory_dff_reg[30][2]' (FDR) to 'memory_dff_reg[30][1]'
INFO: [Synth 8-3886] merging instance 'memory_dff_reg[30][1]' (FDR) to 'memory_dff_reg[30][0]'
INFO: [Synth 8-3886] merging instance 'memory_dff_reg[29][4]' (FDR) to 'memory_dff_reg[29][0]'
INFO: [Synth 8-3886] merging instance 'memory_dff_reg[29][3]' (FDR) to 'memory_dff_reg[29][0]'
INFO: [Synth 8-3886] merging instance 'memory_dff_reg[29][2]' (FDR) to 'memory_dff_reg[29][0]'
INFO: [Synth 8-3886] merging instance 'memory_dff_reg[29][1]' (FDR) to 'memory_dff_reg[29][0]'
INFO: [Synth 8-3886] merging instance 'memory_dff_reg[28][3]' (FDR) to 'memory_dff_reg[28][2]'
INFO: [Synth 8-3886] merging instance 'memory_dff_reg[28][2]' (FDR) to 'memory_dff_reg[28][1]'
INFO: [Synth 8-3886] merging instance 'memory_dff_reg[28][1]' (FDR) to 'memory_dff_reg[28][0]'
INFO: [Synth 8-3886] merging instance 'memory_dff_reg[27][2]' (FDR) to 'memory_dff_reg[27][0]'
INFO: [Synth 8-3886] merging instance 'memory_dff_reg[27][1]' (FDR) to 'memory_dff_reg[27][0]'
INFO: [Synth 8-3886] merging instance 'memory_dff_reg[26][1]' (FDR) to 'memory_dff_reg[26][0]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1035.336 ; gain = 366.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name             | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|transposed_form_fir_top | A*(B:0x56e)'   | 18     | 18     | -      | -      | 36     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|transposed_form_fir_top | A*(B:0x4dc)'   | 18     | 18     | -      | -      | 36     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|transposed_form_fir_top | A*(B:0x1fa)'   | 18     | 18     | -      | -      | 36     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|transposed_form_fir_top | A*(B:0x3fce1)' | 18     | 18     | -      | -      | 36     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|transposed_form_fir_top | A*(B:0x3f665)' | 18     | 18     | -      | -      | 36     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|transposed_form_fir_top | A*(B:0x3f011)' | 18     | 18     | -      | -      | 36     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|transposed_form_fir_top | A*(B:0x3ebec)' | 18     | 18     | -      | -      | 36     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|transposed_form_fir_top | A*(B:0x3ec1c)' | 18     | 18     | -      | -      | 36     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|transposed_form_fir_top | A*(B:0x3f26b)' | 18     | 18     | -      | -      | 36     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|transposed_form_fir_top | A*(B:0x3ffce)' | 18     | 18     | -      | -      | 36     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|transposed_form_fir_top | A*(B:0x1413)'  | 18     | 18     | -      | -      | 36     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|transposed_form_fir_top | A*(B:0x2db8)'  | 18     | 18     | -      | -      | 36     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|transposed_form_fir_top | A*(B:0x4a10)'  | 18     | 18     | -      | -      | 36     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|transposed_form_fir_top | A*(B:0x65a2)'  | 18     | 18     | -      | -      | 36     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|transposed_form_fir_top | A*(B:0x7cbc)'  | 18     | 18     | -      | -      | 36     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|transposed_form_fir_top | A*(B:0x8c19)'  | 18     | 18     | -      | -      | 36     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|transposed_form_fir_top | A*(B:0x917c)'  | 18     | 18     | -      | -      | 36     | 0    | 1    | -    | -    | -     | 0    | 0    | 
+------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1058.207 ; gain = 389.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1072.539 ; gain = 403.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1076.332 ; gain = 407.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1092.133 ; gain = 422.980
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1092.133 ; gain = 422.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1092.133 ; gain = 422.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1092.133 ; gain = 422.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1092.133 ; gain = 422.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1092.133 ; gain = 422.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |CARRY4    |   215|
|3     |DSP48E1   |     1|
|4     |DSP48E1_1 |    16|
|5     |LUT1      |    31|
|6     |LUT2      |   847|
|7     |FDRE      |   825|
|8     |IBUF      |    20|
|9     |OBUF      |    28|
+------+----------+------+

Report Instance Areas: 
+------+-----------+--------------+------+
|      |Instance   |Module        |Cells |
+------+-----------+--------------+------+
|1     |top        |              |  1984|
|2     |  adder10  |s11_16_add    |    14|
|3     |  adder11  |s11_16_add_0  |    14|
|4     |  adder12  |s11_16_add_1  |    14|
|5     |  adder13  |s11_16_add_2  |    14|
|6     |  adder14  |s11_16_add_3  |    14|
|7     |  adder15  |s11_16_add_4  |    14|
|8     |  adder16  |s11_16_add_5  |    14|
|9     |  adder17  |s11_16_add_6  |    35|
|10    |  adder18  |s11_16_add_7  |    14|
|11    |  adder19  |s11_16_add_8  |    14|
|12    |  adder2   |s11_16_add_9  |    14|
|13    |  adder20  |s11_16_add_10 |    14|
|14    |  adder21  |s11_16_add_11 |    14|
|15    |  adder22  |s11_16_add_12 |    14|
|16    |  adder23  |s11_16_add_13 |    14|
|17    |  adder24  |s11_16_add_14 |    14|
|18    |  adder25  |s11_16_add_15 |    14|
|19    |  adder26  |s11_16_add_16 |    14|
|20    |  adder27  |s11_16_add_17 |    13|
|21    |  adder28  |s11_16_add_18 |    12|
|22    |  adder29  |s11_16_add_19 |    11|
|23    |  adder3   |s11_16_add_20 |    14|
|24    |  adder30  |s11_16_add_21 |    10|
|25    |  adder31  |s11_16_add_22 |     8|
|26    |  adder32  |s11_16_add_23 |     6|
|27    |  adder4   |s11_16_add_24 |    14|
|28    |  adder5   |s11_16_add_25 |    14|
|29    |  adder6   |s11_16_add_26 |    14|
|30    |  adder7   |s11_16_add_27 |    14|
|31    |  adder8   |s11_16_add_28 |    14|
|32    |  adder9   |s11_16_add_29 |    14|
|33    |  multer1  |s2_15_mult    |     3|
|34    |  multer10 |s2_15_mult_30 |    45|
|35    |  multer11 |s2_15_mult_31 |    45|
|36    |  multer12 |s2_15_mult_32 |    45|
|37    |  multer13 |s2_15_mult_33 |    45|
|38    |  multer14 |s2_15_mult_34 |    45|
|39    |  multer15 |s2_15_mult_35 |    45|
|40    |  multer16 |s2_15_mult_36 |    45|
|41    |  multer17 |s2_15_mult_37 |     2|
|42    |  multer2  |s2_15_mult_38 |    44|
|43    |  multer3  |s2_15_mult_39 |    45|
|44    |  multer4  |s2_15_mult_40 |    45|
|45    |  multer5  |s2_15_mult_41 |    45|
|46    |  multer6  |s2_15_mult_42 |    45|
|47    |  multer7  |s2_15_mult_43 |    45|
|48    |  multer8  |s2_15_mult_44 |    45|
|49    |  multer9  |s2_15_mult_45 |    45|
+------+-----------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1092.133 ; gain = 422.980
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 1092.133 ; gain = 299.980
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1092.133 ; gain = 422.980
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 232 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1109.668 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
70 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:54 . Memory (MB): peak = 1109.668 ; gain = 755.883
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1109.668 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/1111/DCCDL/VIVADO/Lab3/transfer_form_fir/transfer_form_fir.runs/synth_1/transposed_form_fir_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file transposed_form_fir_top_utilization_synth.rpt -pb transposed_form_fir_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 27 16:58:14 2022...
