{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715372882637 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715372882653 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 11 01:58:02 2024 " "Processing started: Sat May 11 01:58:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715372882653 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715372882653 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Trial_0 -c Trial_0 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Trial_0 -c Trial_0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715372882653 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715372883014 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715372883014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_tb.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file risc_tb.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RISC_tb-tb_arch " "Found design unit 1: RISC_tb-tb_arch" {  } { { "RISC_tb.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/RISC_tb.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715372893235 ""} { "Info" "ISGN_ENTITY_NAME" "1 RISC_tb " "Found entity 1: RISC_tb" {  } { { "RISC_tb.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/RISC_tb.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715372893235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715372893235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_pipeline.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file risc_pipeline.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RISC_Pipeline-behave " "Found design unit 1: RISC_Pipeline-behave" {  } { { "RISC_Pipeline.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/RISC_Pipeline.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715372893235 ""} { "Info" "ISGN_ENTITY_NAME" "1 RISC_Pipeline " "Found entity 1: RISC_Pipeline" {  } { { "RISC_Pipeline.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/RISC_Pipeline.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715372893235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715372893235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components.vhdl 45 22 " "Found 45 design units, including 22 entities, in source file components.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Components " "Found design unit 1: Components" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715372893252 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ALU2-inside " "Found design unit 2: ALU2-inside" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 332 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715372893252 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 instruction_memory-structure " "Found design unit 3: instruction_memory-structure" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 378 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715372893252 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 IFIDReg-behave " "Found design unit 4: IFIDReg-behave" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 428 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715372893252 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 Decoder-behave " "Found design unit 5: Decoder-behave" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 471 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715372893252 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 IDORReg-behave " "Found design unit 6: IDORReg-behave" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 554 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715372893252 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 SE6-extender " "Found design unit 7: SE6-extender" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 599 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715372893252 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 SE9-extender " "Found design unit 8: SE9-extender" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 622 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715372893252 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 Register_File-inside " "Found design unit 9: Register_File-inside" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 655 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715372893252 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 OREXReg-behave " "Found design unit 10: OREXReg-behave" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 807 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715372893252 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 mux_2_1-mux2to1 " "Found design unit 11: mux_2_1-mux2to1" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 864 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715372893252 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 SHIFTER-BHV_SHIFTER " "Found design unit 12: SHIFTER-BHV_SHIFTER" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 896 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715372893252 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 mux_4_1-mux4to1 " "Found design unit 13: mux_4_1-mux4to1" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 916 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715372893252 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 ALU-behave " "Found design unit 14: ALU-behave" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 960 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715372893252 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 ALU3-inside " "Found design unit 15: ALU3-inside" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 1121 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715372893252 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 EXMMReg-behave " "Found design unit 16: EXMMReg-behave" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 1183 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715372893252 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 data_memory-structure " "Found design unit 17: data_memory-structure" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 1243 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715372893252 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 MMWBReg-behave " "Found design unit 18: MMWBReg-behave" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 1325 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715372893252 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 mux_4_1_3bit-mux4to1 " "Found design unit 19: mux_4_1_3bit-mux4to1" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 1367 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715372893252 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 Multiple_Reg-behave " "Found design unit 20: Multiple_Reg-behave" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 1411 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715372893252 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 mux_2_1_3bit-mux2to1 " "Found design unit 21: mux_2_1_3bit-mux2to1" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 1490 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715372893252 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 ForwardingUnit-forward " "Found design unit 22: ForwardingUnit-forward" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 1539 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715372893252 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "23 R0PCForwardingUnit-forward " "Found design unit 23: R0PCForwardingUnit-forward" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 1627 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715372893252 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU2 " "Found entity 1: ALU2" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715372893252 ""} { "Info" "ISGN_ENTITY_NAME" "2 instruction_memory " "Found entity 2: instruction_memory" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 370 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715372893252 ""} { "Info" "ISGN_ENTITY_NAME" "3 IFIDReg " "Found entity 3: IFIDReg" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 416 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715372893252 ""} { "Info" "ISGN_ENTITY_NAME" "4 Decoder " "Found entity 4: Decoder" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 457 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715372893252 ""} { "Info" "ISGN_ENTITY_NAME" "5 IDORReg " "Found entity 5: IDORReg" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715372893252 ""} { "Info" "ISGN_ENTITY_NAME" "6 SE6 " "Found entity 6: SE6" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 592 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715372893252 ""} { "Info" "ISGN_ENTITY_NAME" "7 SE9 " "Found entity 7: SE9" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 615 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715372893252 ""} { "Info" "ISGN_ENTITY_NAME" "8 Register_File " "Found entity 8: Register_File" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 638 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715372893252 ""} { "Info" "ISGN_ENTITY_NAME" "9 OREXReg " "Found entity 9: OREXReg" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 771 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715372893252 ""} { "Info" "ISGN_ENTITY_NAME" "10 mux_2_1 " "Found entity 10: mux_2_1" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 857 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715372893252 ""} { "Info" "ISGN_ENTITY_NAME" "11 SHIFTER " "Found entity 11: SHIFTER" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 890 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715372893252 ""} { "Info" "ISGN_ENTITY_NAME" "12 mux_4_1 " "Found entity 12: mux_4_1" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715372893252 ""} { "Info" "ISGN_ENTITY_NAME" "13 ALU " "Found entity 13: ALU" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 948 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715372893252 ""} { "Info" "ISGN_ENTITY_NAME" "14 ALU3 " "Found entity 14: ALU3" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 1114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715372893252 ""} { "Info" "ISGN_ENTITY_NAME" "15 EXMMReg " "Found entity 15: EXMMReg" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 1155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715372893252 ""} { "Info" "ISGN_ENTITY_NAME" "16 data_memory " "Found entity 16: data_memory" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 1227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715372893252 ""} { "Info" "ISGN_ENTITY_NAME" "17 MMWBReg " "Found entity 17: MMWBReg" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 1301 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715372893252 ""} { "Info" "ISGN_ENTITY_NAME" "18 mux_4_1_3bit " "Found entity 18: mux_4_1_3bit" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 1361 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715372893252 ""} { "Info" "ISGN_ENTITY_NAME" "19 Multiple_Reg " "Found entity 19: Multiple_Reg" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 1399 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715372893252 ""} { "Info" "ISGN_ENTITY_NAME" "20 mux_2_1_3bit " "Found entity 20: mux_2_1_3bit" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 1483 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715372893252 ""} { "Info" "ISGN_ENTITY_NAME" "21 ForwardingUnit " "Found entity 21: ForwardingUnit" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 1517 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715372893252 ""} { "Info" "ISGN_ENTITY_NAME" "22 R0PCForwardingUnit " "Found entity 22: R0PCForwardingUnit" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 1609 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715372893252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715372893252 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISC_Pipeline " "Elaborating entity \"RISC_Pipeline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715372893282 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PCout5 RISC_Pipeline.vhdl(74) " "Verilog HDL or VHDL warning at RISC_Pipeline.vhdl(74): object \"PCout5\" assigned a value but never read" {  } { { "RISC_Pipeline.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/RISC_Pipeline.vhdl" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715372893282 "|RISC_Pipeline"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:IM " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:IM\"" {  } { { "RISC_Pipeline.vhdl" "IM" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/RISC_Pipeline.vhdl" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715372893282 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "addr Components.vhdl(399) " "VHDL Process Statement warning at Components.vhdl(399): inferring latch(es) for signal or variable \"addr\", which holds its previous value in one or more paths through the process" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 399 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1715372893298 "|RISC_Pipeline|instruction_memory:IM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[0\] Components.vhdl(399) " "Inferred latch for \"addr\[0\]\" at Components.vhdl(399)" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 399 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715372893298 "|RISC_Pipeline|instruction_memory:IM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[1\] Components.vhdl(399) " "Inferred latch for \"addr\[1\]\" at Components.vhdl(399)" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 399 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715372893298 "|RISC_Pipeline|instruction_memory:IM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[2\] Components.vhdl(399) " "Inferred latch for \"addr\[2\]\" at Components.vhdl(399)" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 399 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715372893298 "|RISC_Pipeline|instruction_memory:IM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[3\] Components.vhdl(399) " "Inferred latch for \"addr\[3\]\" at Components.vhdl(399)" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 399 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715372893298 "|RISC_Pipeline|instruction_memory:IM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[4\] Components.vhdl(399) " "Inferred latch for \"addr\[4\]\" at Components.vhdl(399)" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 399 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715372893298 "|RISC_Pipeline|instruction_memory:IM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU2 ALU2:ALU2_inst " "Elaborating entity \"ALU2\" for hierarchy \"ALU2:ALU2_inst\"" {  } { { "RISC_Pipeline.vhdl" "ALU2_inst" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/RISC_Pipeline.vhdl" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715372893298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4_1 mux_4_1:pc_in_mux " "Elaborating entity \"mux_4_1\" for hierarchy \"mux_4_1:pc_in_mux\"" {  } { { "RISC_Pipeline.vhdl" "pc_in_mux" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/RISC_Pipeline.vhdl" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715372893298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R0PCForwardingUnit R0PCForwardingUnit:R0_PC_Fwd_Unit " "Elaborating entity \"R0PCForwardingUnit\" for hierarchy \"R0PCForwardingUnit:R0_PC_Fwd_Unit\"" {  } { { "RISC_Pipeline.vhdl" "R0_PC_Fwd_Unit" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/RISC_Pipeline.vhdl" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715372893298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IFIDReg IFIDReg:IFID " "Elaborating entity \"IFIDReg\" for hierarchy \"IFIDReg:IFID\"" {  } { { "RISC_Pipeline.vhdl" "IFID" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/RISC_Pipeline.vhdl" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715372893298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:Decoder1 " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:Decoder1\"" {  } { { "RISC_Pipeline.vhdl" "Decoder1" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/RISC_Pipeline.vhdl" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715372893298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE6 SE6:SE6_inst " "Elaborating entity \"SE6\" for hierarchy \"SE6:SE6_inst\"" {  } { { "RISC_Pipeline.vhdl" "SE6_inst" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/RISC_Pipeline.vhdl" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715372893298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE9 SE9:SE9_inst " "Elaborating entity \"SE9\" for hierarchy \"SE9:SE9_inst\"" {  } { { "RISC_Pipeline.vhdl" "SE9_inst" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/RISC_Pipeline.vhdl" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715372893298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IDORReg IDORReg:IDOR " "Elaborating entity \"IDORReg\" for hierarchy \"IDORReg:IDOR\"" {  } { { "RISC_Pipeline.vhdl" "IDOR" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/RISC_Pipeline.vhdl" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715372893298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File Register_File:R_file " "Elaborating entity \"Register_File\" for hierarchy \"Register_File:R_file\"" {  } { { "RISC_Pipeline.vhdl" "R_file" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/RISC_Pipeline.vhdl" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715372893298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_1 mux_2_1:RF_D1_PC_mux " "Elaborating entity \"mux_2_1\" for hierarchy \"mux_2_1:RF_D1_PC_mux\"" {  } { { "RISC_Pipeline.vhdl" "RF_D1_PC_mux" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/RISC_Pipeline.vhdl" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715372893298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4_1_3bit mux_4_1_3bit:RF_Addressin_mux " "Elaborating entity \"mux_4_1_3bit\" for hierarchy \"mux_4_1_3bit:RF_Addressin_mux\"" {  } { { "RISC_Pipeline.vhdl" "RF_Addressin_mux" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/RISC_Pipeline.vhdl" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715372893298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ForwardingUnit ForwardingUnit:RF_D1_fwd_unit " "Elaborating entity \"ForwardingUnit\" for hierarchy \"ForwardingUnit:RF_D1_fwd_unit\"" {  } { { "RISC_Pipeline.vhdl" "RF_D1_fwd_unit" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/RISC_Pipeline.vhdl" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715372893298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_1_3bit mux_2_1_3bit:RF_A2_mux " "Elaborating entity \"mux_2_1_3bit\" for hierarchy \"mux_2_1_3bit:RF_A2_mux\"" {  } { { "RISC_Pipeline.vhdl" "RF_A2_mux" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/RISC_Pipeline.vhdl" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715372893313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiple_Reg Multiple_Reg:Multiple_Counter " "Elaborating entity \"Multiple_Reg\" for hierarchy \"Multiple_Reg:Multiple_Counter\"" {  } { { "RISC_Pipeline.vhdl" "Multiple_Counter" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/RISC_Pipeline.vhdl" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715372893313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OREXReg OREXReg:OREX " "Elaborating entity \"OREXReg\" for hierarchy \"OREXReg:OREX\"" {  } { { "RISC_Pipeline.vhdl" "OREX" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/RISC_Pipeline.vhdl" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715372893313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU3 ALU3:Multiple_ALU " "Elaborating entity \"ALU3\" for hierarchy \"ALU3:Multiple_ALU\"" {  } { { "RISC_Pipeline.vhdl" "Multiple_ALU" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/RISC_Pipeline.vhdl" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715372893313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFTER SHIFTER:Shifter_inst " "Elaborating entity \"SHIFTER\" for hierarchy \"SHIFTER:Shifter_inst\"" {  } { { "RISC_Pipeline.vhdl" "Shifter_inst" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/RISC_Pipeline.vhdl" 508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715372893313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:Main_ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:Main_ALU\"" {  } { { "RISC_Pipeline.vhdl" "Main_ALU" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/RISC_Pipeline.vhdl" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715372893313 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "carry_var Components.vhdl(1005) " "VHDL Process Statement warning at Components.vhdl(1005): inferring latch(es) for signal or variable \"carry_var\", which holds its previous value in one or more paths through the process" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 1005 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1715372893313 "|RISC_Pipeline|ALU:Main_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zero_var Components.vhdl(1005) " "VHDL Process Statement warning at Components.vhdl(1005): inferring latch(es) for signal or variable \"zero_var\", which holds its previous value in one or more paths through the process" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 1005 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1715372893313 "|RISC_Pipeline|ALU:Main_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_var Components.vhdl(1005) " "Inferred latch for \"zero_var\" at Components.vhdl(1005)" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 1005 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715372893313 "|RISC_Pipeline|ALU:Main_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_var Components.vhdl(1005) " "Inferred latch for \"carry_var\" at Components.vhdl(1005)" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 1005 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715372893313 "|RISC_Pipeline|ALU:Main_ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXMMReg EXMMReg:EXMM " "Elaborating entity \"EXMMReg\" for hierarchy \"EXMMReg:EXMM\"" {  } { { "RISC_Pipeline.vhdl" "EXMM" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/RISC_Pipeline.vhdl" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715372893313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:Dmemory " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:Dmemory\"" {  } { { "RISC_Pipeline.vhdl" "Dmemory" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/RISC_Pipeline.vhdl" 600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715372893313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MMWBReg MMWBReg:MMWB " "Elaborating entity \"MMWBReg\" for hierarchy \"MMWBReg:MMWB\"" {  } { { "RISC_Pipeline.vhdl" "MMWB" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/RISC_Pipeline.vhdl" 635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715372893329 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "instruction_memory:IM\|RAM " "RAM logic \"instruction_memory:IM\|RAM\" is uninferred because MIF is not supported for the selected family" {  } { { "Components.vhdl" "RAM" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 382 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1715372894130 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1715372894130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:Main_ALU\|carry_var " "Latch ALU:Main_ALU\|carry_var has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OREXReg:OREX\|opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal OREXReg:OREX\|opcode\[3\]" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 814 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715372895860 ""}  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 1005 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715372895860 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:Main_ALU\|zero_var " "Latch ALU:Main_ALU\|zero_var has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OREXReg:OREX\|opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal OREXReg:OREX\|opcode\[1\]" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 814 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715372895860 ""}  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 1005 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715372895860 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1715372897120 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715372899072 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715372899072 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2351 " "Implemented 2351 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715372899245 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715372899245 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2285 " "Implemented 2285 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715372899245 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715372899245 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715372899277 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 11 01:58:19 2024 " "Processing ended: Sat May 11 01:58:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715372899277 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715372899277 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715372899277 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715372899277 ""}
