CORE
inv0.sl

^EXIT=0$
^SIGNAL=0$
^VERIFICATION SUCCESSFUL$
^Result: inv -> 1$
--
^warning: ignoring
