vhdl DesignLab "../../../libraries/ZPUino_Wishbone_Peripherals/prescaler.vhd"
vhdl DesignLab "../../../libraries/HQVGA/generic_dp_ram.vhd"
vhdl DesignLab "../../../libraries/ZPUino_Wishbone_Peripherals/spiclkgen.vhd"
vhdl DesignLab "../../../libraries/ZPUino_Wishbone_Peripherals/spi.vhd"
vhdl DesignLab "../../../libraries/ZPUino_2/pad.vhd"
vhdl DesignLab "../../../libraries/HQVGA/zpuino_vga_ram.vhd"
vhdl DesignLab "../../../libraries/ZPUino_Wishbone_Peripherals/MISC_zpuino_wb_SevenSeg.vhd"
vhdl DesignLab "../../../libraries/ZPUino_Wishbone_Peripherals/COMM_zpuino_wb_SPI.vhd"
vhdl DesignLab "../../../libraries/ZPUino_Wishbone_Peripherals/AUDIO_zpuino_wb_passthrough.vhd"
vhdl DesignLab "../../../libraries/ZPUino_Wishbone_Peripherals/AUDIO_zpuino_sa_sigmadeltaDAC.vhd"
vhdl DesignLab "../../../libraries/ZPUino_2/ZPUino_Hyperion_Papilio_One_500K_V2.vhd"
vhdl DesignLab "../../../libraries/Papilio_Hardware/LogicStart_MegaWing_Pinout.vhd"
vhdl DesignLab "../../../libraries/HQVGA/HQVGA_char_ram_8x8_sp.vhd"
vhdl DesignLab "../../../libraries/HQVGA/HQVGA.vhd"
vhdl DesignLab "../../../libraries/Clocks/clk_32to50_dcm.vhd"
vhdl work "Papilio_One_500K.vhf"
