/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire [10:0] _09_;
  wire [21:0] _10_;
  wire [11:0] _11_;
  wire [8:0] _12_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [8:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [6:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire [18:0] celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire [22:0] celloutsig_0_36z;
  wire [9:0] celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [11:0] celloutsig_0_40z;
  wire celloutsig_0_4z;
  wire celloutsig_0_53z;
  wire [3:0] celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire [16:0] celloutsig_0_6z;
  wire [17:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_98z;
  wire [2:0] celloutsig_0_99z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [5:0] celloutsig_1_12z;
  wire [3:0] celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = celloutsig_1_5z[0] ? celloutsig_1_2z : celloutsig_1_0z;
  assign celloutsig_0_19z = _03_ ? _02_ : _01_;
  assign celloutsig_0_26z = celloutsig_0_19z ? celloutsig_0_20z : _04_;
  assign celloutsig_0_29z = !(celloutsig_0_21z ? celloutsig_0_22z : celloutsig_0_3z);
  assign celloutsig_0_35z = !(celloutsig_0_4z ? celloutsig_0_32z : celloutsig_0_2z[0]);
  assign celloutsig_0_98z = !(celloutsig_0_58z[3] ? celloutsig_0_53z : _07_);
  assign celloutsig_1_0z = !(in_data[143] ? in_data[171] : in_data[117]);
  assign celloutsig_1_2z = !(in_data[129] ? in_data[177] : in_data[141]);
  assign celloutsig_1_6z = !(celloutsig_1_1z ? celloutsig_1_0z : celloutsig_1_5z[1]);
  assign celloutsig_1_18z = !(celloutsig_1_10z ? celloutsig_1_9z : celloutsig_1_2z);
  assign celloutsig_0_16z = !(celloutsig_0_15z[0] ? celloutsig_0_6z[8] : celloutsig_0_6z[9]);
  assign celloutsig_1_1z = ~((in_data[155] | celloutsig_1_0z) & in_data[138]);
  assign celloutsig_0_12z = ~((celloutsig_0_10z | celloutsig_0_3z) & celloutsig_0_1z);
  assign celloutsig_0_14z = ~((celloutsig_0_2z[5] | in_data[24]) & celloutsig_0_4z);
  assign celloutsig_0_22z = ~((celloutsig_0_20z | celloutsig_0_2z[6]) & celloutsig_0_10z);
  assign celloutsig_0_24z = ~((celloutsig_0_14z | celloutsig_0_18z) & celloutsig_0_17z);
  assign celloutsig_0_25z = ~((celloutsig_0_19z | in_data[63]) & celloutsig_0_18z);
  reg [10:0] _30_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _30_ <= 11'h000;
    else _30_ <= { celloutsig_0_28z[8:2], celloutsig_0_26z, celloutsig_0_19z, celloutsig_0_0z, celloutsig_0_22z };
  assign { _09_[10:6], _06_, _09_[4:0] } = _30_;
  reg [21:0] _31_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _31_ <= 22'h000000;
    else _31_ <= { celloutsig_0_37z[9], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_8z };
  assign { _10_[21:4], _07_, _10_[2:0] } = _31_;
  reg [11:0] _32_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _32_ <= 12'h000;
    else _32_ <= celloutsig_0_6z[11:0];
  assign { _11_[11], _00_, _04_, _11_[8], _05_, _08_, _11_[5:4], _02_, _11_[2:0] } = _32_;
  reg [8:0] _33_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _33_ <= 9'h000;
    else _33_ <= { _04_, _11_[8], _05_, _08_, _11_[5:4], celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_10z };
  assign { _01_, _03_, _12_[6:0] } = _33_;
  assign celloutsig_0_32z = { celloutsig_0_2z[5:1], celloutsig_0_14z } <= { _09_[6], _06_, _09_[4], celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_1_3z = { in_data[182:179], celloutsig_1_0z } <= in_data[149:145];
  assign celloutsig_0_10z = { celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_5z } <= celloutsig_0_6z[9:5];
  assign celloutsig_0_11z = { celloutsig_0_6z[16:10], celloutsig_0_8z } <= { celloutsig_0_7z[10:6], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_10z };
  assign celloutsig_0_17z = { _03_, _12_[6:4], celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_15z, _11_[11], _00_, _04_, _11_[8], _05_, _08_, _11_[5:4], _02_, _11_[2:0], celloutsig_0_10z } <= { celloutsig_0_7z[15:9], celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_1z, _01_, _03_, _12_[6:0], celloutsig_0_4z };
  assign celloutsig_0_27z = { in_data[64:47], celloutsig_0_10z } <= { in_data[23:11], celloutsig_0_8z, celloutsig_0_21z, celloutsig_0_3z, celloutsig_0_23z, celloutsig_0_11z, celloutsig_0_8z };
  assign celloutsig_0_18z = ! celloutsig_0_15z[4:2];
  assign celloutsig_0_21z = ! in_data[8:4];
  assign celloutsig_0_3z = { celloutsig_0_2z[4:3], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z } || celloutsig_0_2z[6:2];
  assign celloutsig_0_4z = { in_data[41:36], celloutsig_0_0z } || { celloutsig_0_2z[6:1], celloutsig_0_1z };
  assign celloutsig_0_39z = { _09_[9:6], _06_, _09_[4:3], celloutsig_0_3z, celloutsig_0_26z } || { _00_, _04_, _11_[8], _05_, _08_, _11_[5:4], _02_, celloutsig_0_1z };
  assign celloutsig_0_53z = { _00_, _04_, _11_[8], _05_, _08_, _11_[5:4], _02_, _11_[2:0], celloutsig_0_8z, celloutsig_0_24z, celloutsig_0_37z, celloutsig_0_16z, celloutsig_0_39z } || { celloutsig_0_36z[21:0], celloutsig_0_39z, celloutsig_0_24z, celloutsig_0_10z };
  assign celloutsig_0_20z = celloutsig_0_6z[13:1] || { celloutsig_0_4z, celloutsig_0_14z, _01_, _03_, _12_[6:0], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_23z = in_data[62:50] || in_data[34:22];
  assign celloutsig_0_36z = { _11_[5:4], _02_, _11_[2], celloutsig_0_15z, _01_, _03_, _12_[6:0], celloutsig_0_32z, celloutsig_0_29z } % { 1'h1, celloutsig_0_2z[5], celloutsig_0_29z, celloutsig_0_29z, celloutsig_0_8z, celloutsig_0_24z, celloutsig_0_35z, celloutsig_0_8z, _09_[10:6], _06_, _09_[4:0], celloutsig_0_1z, celloutsig_0_19z, celloutsig_0_32z, celloutsig_0_14z };
  assign celloutsig_0_40z = { celloutsig_0_28z[4:2], _01_, _03_, _12_[6:0] } % { 1'h1, celloutsig_0_33z[11:1] };
  assign celloutsig_0_6z = { in_data[42:33], celloutsig_0_2z } % { 1'h1, in_data[52], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_2z[6:1], in_data[0] };
  assign celloutsig_0_15z = { celloutsig_0_2z[4:0], celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_11z } % { 1'h1, _03_, _12_[6:1] };
  assign celloutsig_0_2z = { in_data[24:21], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z } % { 1'h1, in_data[20:18], celloutsig_0_1z, celloutsig_0_0z, in_data[0] };
  assign celloutsig_0_58z = celloutsig_0_28z[4:1] % { 1'h1, celloutsig_0_40z[3:1] };
  assign celloutsig_0_7z = { celloutsig_0_6z[16:3], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_5z } % { 1'h1, in_data[53:43], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_1_13z = { celloutsig_1_12z[3:1], celloutsig_1_9z } % { 1'h1, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_28z = { celloutsig_0_15z[4:0], celloutsig_0_19z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_14z } % { 1'h1, in_data[88:84], celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_11z };
  assign celloutsig_0_37z = - celloutsig_0_6z[11:2];
  assign celloutsig_0_99z = - { celloutsig_0_98z, celloutsig_0_27z, celloutsig_0_29z };
  assign celloutsig_1_12z = - { celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_0z };
  assign celloutsig_1_19z = ~ { celloutsig_1_6z, celloutsig_1_13z };
  assign celloutsig_0_0z = & in_data[51:41];
  assign celloutsig_0_33z = { celloutsig_0_15z[6:2], _01_, _03_, _12_[6:0], celloutsig_0_25z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_25z } <<< { in_data[24:18], celloutsig_0_26z, _09_[10:6], _06_, _09_[4:0] };
  assign celloutsig_1_5z = in_data[108:105] <<< { in_data[138:136], celloutsig_1_1z };
  assign celloutsig_0_5z = ~((celloutsig_0_3z & celloutsig_0_0z) | celloutsig_0_1z);
  assign celloutsig_0_8z = ~((celloutsig_0_3z & celloutsig_0_3z) | celloutsig_0_0z);
  assign celloutsig_0_1z = ~((in_data[18] & in_data[93]) | celloutsig_0_0z);
  assign celloutsig_1_11z = ~((celloutsig_1_5z[3] & in_data[97]) | celloutsig_1_2z);
  assign celloutsig_1_8z = ~((celloutsig_1_5z[3] & celloutsig_1_6z) | (celloutsig_1_0z & celloutsig_1_3z));
  assign celloutsig_1_10z = ~((celloutsig_1_0z & in_data[144]) | (celloutsig_1_0z & celloutsig_1_8z));
  assign _09_[5] = _06_;
  assign _10_[3] = _07_;
  assign { _11_[10:9], _11_[7:6], _11_[3] } = { _00_, _04_, _05_, _08_, _02_ };
  assign _12_[8:7] = { _01_, _03_ };
  assign { out_data[128], out_data[100:96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_98z, celloutsig_0_99z };
endmodule
