digraph "CFG for '_Z10stencil_1diPdS_' function" {
	label="CFG for '_Z10stencil_1diPdS_' function";

	Node0x4b4a440 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %7 = bitcast i8 addrspace(4)* %6 to i16 addrspace(4)*\l  %8 = load i16, i16 addrspace(4)* %7, align 4, !range !4, !invariant.load !5\l  %9 = zext i16 %8 to i32\l  %10 = mul i32 %4, %9\l  %11 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %12 = add i32 %10, %11\l  %13 = icmp slt i32 %12, %0\l  br i1 %13, label %14, label %41\l|{<s0>T|<s1>F}}"];
	Node0x4b4a440:s0 -> Node0x4b4c340;
	Node0x4b4a440:s1 -> Node0x4b4c3d0;
	Node0x4b4c340 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%14:\l14:                                               \l  %15 = icmp sgt i32 %12, 4\l  %16 = add nsw i32 %0, -5\l  %17 = icmp slt i32 %12, %16\l  %18 = select i1 %15, i1 %17, i1 false\l  br i1 %18, label %23, label %19\l|{<s0>T|<s1>F}}"];
	Node0x4b4c340:s0 -> Node0x4b4c850;
	Node0x4b4c340:s1 -> Node0x4b4c8a0;
	Node0x4b4c8a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%19:\l19:                                               \l  %20 = sitofp i32 %12 to double\l  %21 = fmul contract double %20, 1.100000e+01\l  %22 = sext i32 %12 to i64\l  br label %37\l}"];
	Node0x4b4c8a0 -> Node0x4b4d560;
	Node0x4b4c850 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%23:\l23:                                               \l  %24 = add nsw i32 %12, -5\l  %25 = add nuw nsw i32 %12, 5\l  br label %28\l}"];
	Node0x4b4c850 -> Node0x4b4d7b0;
	Node0x4b4d870 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%26:\l26:                                               \l  %27 = zext i32 %12 to i64\l  br label %37\l}"];
	Node0x4b4d870 -> Node0x4b4d560;
	Node0x4b4d7b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%28:\l28:                                               \l  %29 = phi i32 [ %24, %23 ], [ %35, %28 ]\l  %30 = phi double [ 0.000000e+00, %23 ], [ %34, %28 ]\l  %31 = sext i32 %29 to i64\l  %32 = getelementptr inbounds double, double addrspace(1)* %1, i64 %31\l  %33 = load double, double addrspace(1)* %32, align 8, !tbaa !7,\l... !amdgpu.noclobber !5\l  %34 = fadd contract double %30, %33\l  %35 = add nsw i32 %29, 1\l  %36 = icmp slt i32 %29, %25\l  br i1 %36, label %28, label %26, !llvm.loop !11\l|{<s0>T|<s1>F}}"];
	Node0x4b4d7b0:s0 -> Node0x4b4d7b0;
	Node0x4b4d7b0:s1 -> Node0x4b4d870;
	Node0x4b4d560 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%37:\l37:                                               \l  %38 = phi i64 [ %27, %26 ], [ %22, %19 ]\l  %39 = phi double [ %34, %26 ], [ %21, %19 ]\l  %40 = getelementptr inbounds double, double addrspace(1)* %2, i64 %38\l  store double %39, double addrspace(1)* %40, align 8, !tbaa !7\l  br label %41\l}"];
	Node0x4b4d560 -> Node0x4b4c3d0;
	Node0x4b4c3d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{%41:\l41:                                               \l  ret void\l}"];
}
