`resetall
`timescale 1ns/1ns
module jkl_tt;
wire q,qb;
reg en,j,k;
jklatch l1(en,j,k,q,qb);
initial
begin
en= 1'b0; j=1'b0; k=1'b1;
#20 en= 1'b1; j=1'b1; k=1'b0;
#20 en= 1'b1; j=1'b0; k=1'b1;
#20 en= 1'b1; j=1'b0; k=1'b0;
#20 en= 1'b1; j=1'b1; k=1'b1;
#100 $finish;
end
endmodule
