Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id D492FC504D9
	for <lists+qemu-devel@lfdr.de>; Wed, 12 Nov 2025 03:07:44 +0100 (CET)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1vJ0Fg-0005AT-Ku; Tue, 11 Nov 2025 21:06:28 -0500
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <alistair23@gmail.com>)
 id 1vJ0Fd-00058z-5L
 for qemu-devel@nongnu.org; Tue, 11 Nov 2025 21:06:25 -0500
Received: from mail-ej1-x62f.google.com ([2a00:1450:4864:20::62f])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <alistair23@gmail.com>)
 id 1vJ0FZ-00056m-Tk
 for qemu-devel@nongnu.org; Tue, 11 Nov 2025 21:06:24 -0500
Received: by mail-ej1-x62f.google.com with SMTP id
 a640c23a62f3a-b71397df721so59724466b.1
 for <qemu-devel@nongnu.org>; Tue, 11 Nov 2025 18:06:21 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=gmail.com; s=20230601; t=1762913180; x=1763517980; darn=nongnu.org;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:from:to:cc:subject:date
 :message-id:reply-to;
 bh=TQiMcf2cVKAvtX2a22pFFkv9ji9ImJBtk1gMWEZ3/l4=;
 b=GXAw+vgZvXj+SEYo5oZMTzY+dZjQe9zLgfGeChc3GD2pMsdK59+mxf1zCcEXXbIO+W
 FSYxG2TP0VLLDdNruFdUDEe8DAZFlOkm+xj5yHct+MsZmj5Ili32HEuiJdXXnqSNQVq2
 Qk4BUR0NaHspGZhP6LWhmt7aF8L7RSlTx6jZ+aanb9PYIPLhapziSnuAUD8GGvbD0vNI
 XfJWHzJS3se8kYQFACQwwdNZPKep1B1Dm7VoTYYosLWTbD2l4OF6NKw2v1vEpMWMm9Qd
 DFSUQS8dq7WNEd/d51wKQ3qjAJlOE3AKlPl610nwcKndHD4I/nbKmlwalD+z99N+uisG
 rZPQ==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1762913180; x=1763517980;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:x-gm-gg:x-gm-message-state:from
 :to:cc:subject:date:message-id:reply-to;
 bh=TQiMcf2cVKAvtX2a22pFFkv9ji9ImJBtk1gMWEZ3/l4=;
 b=tyxoHrMr81LFKuJdoUsiYi/YiWYKtu7OPvmCzaoGATIDQsgN3IQxeEBgoVOXbsI6un
 Juq8COnRQ8SOTlq3vYJk0onJd6M2vLeNecjmsBEM09vYLFWs0L09lysnmY4gnIsrEg1+
 iVoHI8KksF19KZYJ3MAVQKREpr/fCno2+wmiII2bLNnR8E+mJEEHoiuW6J0pAySSKOiu
 YZ8vhsR6Ne/EVoQTy3l66ydUGrAnC2szZ/qhzo+He704YYm+/0tjqEQ0GnvkwMhbvcGh
 DDA8XWH4s1FEUHA6nL5dLG56NWk2/ztEVBlfBhg/0g98x1ZdhTyZq5z3q6+wKE+VVk6J
 C0vQ==
X-Gm-Message-State: AOJu0YzQP+itYdtO5dfpjzTdWp0+67uApySMOVcuWx8etgXYvC20MRoK
 H1EXZwfv5tSq2i6psAYhi/mHRbCZZ5irJLLoRFFz1tDBANYgDCNAx7FEc4Z/EM0LgdEiieJRbWn
 lC9dpyA+Q7LofAt4twWPQc2rTz/oD+4s=
X-Gm-Gg: ASbGncsQnpeKWjLPHNSF3JTubaMlLRXbJzTHOSWrXQDD8wukmYdEF53joY74ih05xLC
 dtDg8sY0Qe9zN0YtQ0qEI4z9eruUQoiEtnQ3DhwxW5sOL9hTFYP6QxeuhaO8hNcIVSQIxFGN1/g
 WJgRe+wWgjiA23hQlSaETc/Ab8ZaRYXVOwoKmgiB6zb4od8rzOsZkpaqFfErxhuQkSqsWWzDvRz
 n0LlPRaZUIOR4EP6k/PkwHWfn3dHYPj7KlM0LvromCU7h2qobjssrzjFOL3/G2YvQgyhXGSfH3B
 BNJPmsk6u6RCizR6URgybCx4hA==
X-Google-Smtp-Source: AGHT+IH6RSzOb1G3SW3Od4ISWvJgwWMXEMRFC1kTCeTfb4MleQMxj23VyMTj8oqHkcZEa9aEURvfVh0DgS1h+Z065P8=
X-Received: by 2002:a17:907:e895:b0:b71:1420:334a with SMTP id
 a640c23a62f3a-b73319684b2mr125073466b.13.1762913180077; Tue, 11 Nov 2025
 18:06:20 -0800 (PST)
MIME-Version: 1.0
References: <20251027100938.11822-1-michael@videogpu.com>
 <20251027100938.11822-5-michael@videogpu.com>
In-Reply-To: <20251027100938.11822-5-michael@videogpu.com>
From: Alistair Francis <alistair23@gmail.com>
Date: Wed, 12 Nov 2025 12:05:53 +1000
X-Gm-Features: AWmQ_bnVCMStOE-wcA5qEQio317ZZjjZ4QVHqUH32yWsH_x5thTD6YpfuZc17vk
Message-ID: <CAKmqyKOt=Lut6bnYwTRW6FgkF_-JFs6ySJ4pi_6tebpLzNKHuw@mail.gmail.com>
Subject: Re: [PATCH v2 4/5] hw/ssi: add NEORV32 SPI controller (SSI master,
 CS command)
To: Michael Levit <michael@videogpu.com>
Cc: qemu-devel@nongnu.org, qemu-riscv@nongnu.org, philmd@linaro.org, 
 pbonzini@redhat.com, dbarboza@ventanamicro.com, zhiwei_liu@linux.alibaba.com, 
 liwei1518@gmail.com, smishash@gmail.com
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
Received-SPF: pass client-ip=2a00:1450:4864:20::62f;
 envelope-from=alistair23@gmail.com; helo=mail-ej1-x62f.google.com
X-Spam_score_int: -17
X-Spam_score: -1.8
X-Spam_bar: -
X-Spam_report: (-1.8 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 FREEMAIL_ENVFROM_END_DIGIT=0.25, FREEMAIL_FROM=0.001,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

On Mon, Oct 27, 2025 at 8:12=E2=80=AFPM Michael Levit <michael@videogpu.com=
> wrote:
>
> From: Michael <michael@videogpu.com>
>
> Add NEORV32 SPI controller: CTRL/DATA, tiny TX/RX FIFOs, command-mode CS =
(active-low),
> SSI master bus, and helper to attach n25q flash when an MTD drive is prov=
ided.
> Includes Kconfig/meson and public header.
>
> Signed-off-by: Michael Levit <michael@videogpu.com>
>
> diff --git a/hw/ssi/Kconfig b/hw/ssi/Kconfig
> index 1bd56463c1..5b1a03f3c4 100644
> --- a/hw/ssi/Kconfig
> +++ b/hw/ssi/Kconfig
> @@ -32,3 +32,7 @@ config PNV_SPI
>  config ALLWINNER_A10_SPI
>      bool
>      select SSI
> +
> +config NEORV32_SPI
> +    bool
> +    select SSI
>
> diff --git a/hw/ssi/meson.build b/hw/ssi/meson.build
> index 6afb1ea200..5139cc1ca0 100644
> --- a/hw/ssi/meson.build
> +++ b/hw/ssi/meson.build
> @@ -13,3 +13,4 @@ system_ss.add(when: 'CONFIG_IMX', if_true: files('imx_s=
pi.c'))
>  system_ss.add(when: 'CONFIG_IBEX', if_true: files('ibex_spi_host.c'))
>  system_ss.add(when: 'CONFIG_BCM2835_SPI', if_true: files('bcm2835_spi.c'=
))
>  system_ss.add(when: 'CONFIG_PNV_SPI', if_true: files('pnv_spi.c'))
> +system_ss.add(when: 'CONFIG_NEORV32_SPI', if_true: files('neorv32_spi.c'=
))
>
> diff --git a/hw/ssi/neorv32_spi.c b/hw/ssi/neorv32_spi.c
> new file mode 100644
> index 0000000000..43fb822f1a
> --- /dev/null
> +++ b/hw/ssi/neorv32_spi.c
> @@ -0,0 +1,504 @@
> +/*
> + * QEMU implementation of the Neorv32 SPI block.
> + *
> + * Copyright (c) 2025 Michael Levit.
> + *
> + * Author:
> + *   Michael Levit <michael@videogpu.com>
> + *
> + * This program is free software; you can redistribute it and/or modify =
it
> + * under the terms and conditions of the GNU General Public License,
> + * version 2 or later, as published by the Free Software Foundation.
> + *
> + * This program is distributed in the hope it will be useful, but WITHOU=
T
> + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
> + * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License=
 for
> + * more details.
> + *
> + * You should have received a copy of the GNU General Public License alo=
ng with
> + * this program.  If not, see <http://www.gnu.org/licenses/>.
> + */
> +
> +
> +/*
> + * QEMU model of a NEORV32 SPI Controller
> + *
> + * This example is inspired by the SiFive SPI controller implementation =
shown
> + * previously and adapted to the NEORV32 SPI register interface and sema=
ntics.
> + *
> + * IMPORTANT:
> + * This code is an illustrative example. Adjust register addresses, IRQ =
logic,
> + * FIFO sizes, and chip select configurations according to actual NEORV3=
2 SPI
> + * specifications. The following is based on the given register bits and=
 a
> + * presumed memory map. Check the official NEORV32 documentation for the
> + * correct register definitions, addressing scheme, and functionality.

What are users expected to do with this information?

Can we get this to match some default example?

Alistair

> + *
> + * The code simulates:
> + *  - A single SPI control register (CTRL) and a data register (DATA).
> + *  - TX and RX FIFOs for SPI transfers.
> + *  - Basic SPI master logic (no advanced timing or prescaler logic show=
n).
> + *  - Chip select lines and interrupts based on FIFO status.
> + *
> + * This code will:
> + *   - Create a QEMU device "neorv32-spi"
> + *   - Map it to a 0x1000 address space region
> + *   - Provide a simple SPI master interface using QEMU=E2=80=99s ssi bu=
s
> + *   - Allow reading/writing CTRL and DATA registers
> + *   - Simulate FIFO behavior and trigger IRQ lines
> + */
> +
> +#include "qemu/osdep.h"
> +#include "hw/irq.h"
> +#include "hw/qdev-properties.h"
> +#include "hw/sysbus.h"
> +#include "hw/ssi/ssi.h"
> +#include "qemu/fifo8.h"
> +#include "qemu/log.h"
> +#include "qemu/module.h"
> +#include "trace/trace-root.h"
> +#include "qapi/error.h"
> +#include "hw/irq.h"
> +#include "hw/ssi/neorv32_spi.h"
> +#include "system/blockdev.h"
> +
> +
> +
> +/** SPI control register bits */
> +enum NEORV32_SPI_CTRL_enum {
> +  SPI_CTRL_EN           =3D  0, /**< SPI control register(0)  (r/w): SPI=
 unit enable */
> +  SPI_CTRL_CPHA         =3D  1, /**< SPI control register(1)  (r/w): Clo=
ck phase */
> +  SPI_CTRL_CPOL         =3D  2, /**< SPI control register(2)  (r/w): Clo=
ck polarity */
> +  SPI_CTRL_PRSC0        =3D  3, /**< SPI control register(3)  (r/w): Clo=
ck prescaler select bit 0 */
> +  SPI_CTRL_PRSC1        =3D  4, /**< SPI control register(4)  (r/w): Clo=
ck prescaler select bit 1 */
> +  SPI_CTRL_PRSC2        =3D  5, /**< SPI control register(5)  (r/w): Clo=
ck prescaler select bit 2 */
> +  SPI_CTRL_CDIV0        =3D  6, /**< SPI control register(6)  (r/w): Clo=
ck divider bit 0 */
> +  SPI_CTRL_CDIV1        =3D  7, /**< SPI control register(7)  (r/w): Clo=
ck divider bit 1 */
> +  SPI_CTRL_CDIV2        =3D  8, /**< SPI control register(8)  (r/w): Clo=
ck divider bit 2 */
> +  SPI_CTRL_CDIV3        =3D  9, /**< SPI control register(9)  (r/w): Clo=
ck divider bit 3 */
> +
> +  SPI_CTRL_RX_AVAIL     =3D 16, /**< SPI control register(16) (r/-): RX =
FIFO data available (RX FIFO not empty) */
> +  SPI_CTRL_TX_EMPTY     =3D 17, /**< SPI control register(17) (r/-): TX =
FIFO empty */
> +  SPI_CTRL_TX_FULL      =3D 18, /**< SPI control register(18) (r/-): TX =
FIFO full */
> +
> +  SPI_CTRL_FIFO_LSB     =3D 24, /**< SPI control register(24) (r/-): log=
2(FIFO size), LSB */
> +  SPI_CTRL_FIFO_MSB     =3D 27, /**< SPI control register(27) (r/-): log=
2(FIFO size), MSB */
> +
> +  SPI_CS_ACTIVE         =3D 30, /**< SPI control register(30) (r/-): At =
least one CS line is active when set */
> +  SPI_CTRL_BUSY         =3D 31  /**< SPI control register(31) (r/-): ser=
ial PHY busy or TX FIFO not empty yet */
> +};
> +
> +//TODO:
> +//Implement NEORV32_SPI_DATA_enum
> +/** SPI data register bits */
> +enum NEORV32_SPI_DATA_enum {
> +  SPI_DATA_LSB  =3D  0, /**< SPI data register(0)  (r/w): Data byte LSB =
*/
> +  SPI_DATA_CSEN =3D  3, /**< SPI data register(3)  (-/w): Chip select en=
able (command-mode) */
> +  SPI_DATA_MSB  =3D  7, /**< SPI data register(7)  (r/w): Data byte MSB =
*/
> +  SPI_DATA_CMD  =3D 31  /**< SPI data register(31) (-/w): 1=3Dcommand, 0=
=3Ddata */
> +};
> +
> +/* Register offsets */
> +#define NEORV32_SPI_CTRL  0x00
> +#define NEORV32_SPI_DATA  0x04
> +#define NEORV32_SPI_MMIO_SIZE   0x8  // ctrl + data (8 bytes total)
> +/* Various constants */
> +#define NEORV32_SPI_MAX_CS_LINES  7
> +#define NEORV32_SPI_FIFO_CAPACITY 8
> +
> +/* Utility functions to get/set bits in ctrl register */
> +static inline bool get_ctrl_bit(NEORV32SPIState *s, int bit)
> +{
> +    return (s->ctrl & (1 << bit)) !=3D 0;
> +}
> +
> +static inline void set_ctrl_bit(NEORV32SPIState *s, int bit, bool val)
> +{
> +    if (val) {
> +        s->ctrl |=3D (1 << bit);
> +    } else {
> +        s->ctrl &=3D ~(1 << bit);
> +    }
> +}
> +
> +static inline bool get_data_bit(uint32_t v, int bit)
> +{
> +    return (v >> bit) & 1;
> +}
> +
> +/* Update read-only status bits in CTRL register */
> +static void neorv32_spi_update_status(NEORV32SPIState *s)
> +{
> +    /* RX_AVAIL: set if RX FIFO not empty */
> +    set_ctrl_bit(s, SPI_CTRL_RX_AVAIL, !fifo8_is_empty(&s->rx_fifo));
> +
> +    /* TX_EMPTY: set if TX FIFO empty */
> +    set_ctrl_bit(s, SPI_CTRL_TX_EMPTY, fifo8_is_empty(&s->tx_fifo));
> +
> +    /* TX_FULL: set if TX FIFO full */
> +    set_ctrl_bit(s, SPI_CTRL_TX_FULL, fifo8_is_full(&s->tx_fifo));
> +
> +
> +    /* BUSY: We'll consider SPI busy if TX FIFO is not empty or currentl=
y shifting data.
> +     * For simplicity, if TX is not empty we say busy.
> +     */
> +    bool busy =3D !fifo8_is_empty(&s->tx_fifo);
> +    set_ctrl_bit(s, SPI_CTRL_BUSY, busy);
> +
> +    /* Update CS status */
> +    if (s->cmd_cs_active) {
> +        s->ctrl |=3D (1u << SPI_CS_ACTIVE);
> +    } else {
> +        s->ctrl &=3D ~(1u << SPI_CS_ACTIVE);
> +    }
> +
> +}
> +
> +/* Update chip select lines based on command-mode CS (active-low on the =
wire) */
> +static void neorv32_spi_update_cs(NEORV32SPIState *s)
> +{
> +       /* Check that input valid */
> +       if (!s->cs_lines || s->num_cs <=3D 0) {
> +        return;
> +    }
> +
> +    /* Deassert all CS lines (inactive =3D high) */
> +    for (int i =3D 0; i < s->num_cs; i++) {
> +        qemu_set_irq(s->cs_lines[i], 1);
> +    }
> +
> +    /* If DATA command says CS active, assert selected line (low =3D act=
ive) */
> +    if (s->cmd_cs_active) {
> +        int cs_idx =3D s->current_cs;
> +        if (cs_idx < 0 || cs_idx >=3D s->num_cs) {
> +            /* Out of range: keep all deasserted, but warn once per even=
t */
> +            qemu_log_mask(LOG_GUEST_ERROR, "%s: CS index %d out of range=
 (num_cs=3D%d)\n",
> +                          __func__, cs_idx, s->num_cs);
> +            return;
> +        }
> +        /* Active-low when enabled */
> +        qemu_set_irq(s->cs_lines[cs_idx], 0);
> +    }
> +
> +}
> +
> +/* Update IRQ based on conditions */
> +static void neorv32_spi_update_irq(NEORV32SPIState *s)
> +{
> +    /* Conditions for IRQ:
> +     * IRQ if RX data available and IRQ_RX_AVAIL is set:
> +     *    if (!RX FIFO empty && SPI_CTRL_IRQ_RX_AVAIL set)
> +     *
> +     * IRQ if TX empty and IRQ_TX_EMPTY is set:
> +     *    if (TX empty && SPI_CTRL_IRQ_TX_EMPTY set)
> +     *
> +     * IRQ if TX < half full and IRQ_TX_HALF is set:
> +     *    if (TX < half full && SPI_CTRL_IRQ_TX_HALF set)
> +     */
> +
> +    bool rx_irq =3D !fifo8_is_empty(&s->rx_fifo);
> +    bool tx_empty_irq =3D fifo8_is_empty(&s->tx_fifo);
> +    int used =3D fifo8_num_used(&s->tx_fifo);
> +    bool tx_half_irq =3D (used < (s->fifo_capacity / 2));
> +
> +    bool irq_level =3D rx_irq || tx_empty_irq || tx_half_irq;
> +    qemu_set_irq(s->irq, irq_level ? 1 : 0);
> +}
> +
> +/* Flush the TX FIFO to the SPI bus:
> + * For each byte in TX FIFO, send it out via ssi_transfer.
> + * If direction is not explicitly given, we assume:
> + *   - On write to DATA, we push to TX FIFO and then transfer out.
> + *   - On receiving data back from ssi_transfer, we push it into RX FIFO
> + *     if SPI is enabled.
> + */
> +static void neorv32_spi_flush_txfifo(NEORV32SPIState *s)
> +{
> +    if (!get_ctrl_bit(s, SPI_CTRL_EN)) {
> +        /* SPI not enabled, do nothing */
> +        return;
> +    }
> +
> +    while (!fifo8_is_empty(&s->tx_fifo)) {
> +        uint8_t tx =3D fifo8_pop(&s->tx_fifo);
> +        uint8_t rx =3D ssi_transfer(s->bus, tx);
> +
> +        /* Push received byte into RX FIFO if not full */
> +        if (!fifo8_is_full(&s->rx_fifo)) {
> +            fifo8_push(&s->rx_fifo, rx);
> +        }
> +    }
> +}
> +
> +/* Reset the device state */
> +static void neorv32_spi_reset(DeviceState *d)
> +{
> +    NEORV32SPIState *s =3D NEORV32_SPI(d);
> +
> +    s->ctrl =3D 0;
> +    s->data =3D 0;
> +
> +    /* Reset FIFOs */
> +    fifo8_reset(&s->tx_fifo);
> +    fifo8_reset(&s->rx_fifo);
> +
> +    neorv32_spi_update_status(s);
> +    neorv32_spi_update_cs(s);
> +    neorv32_spi_update_irq(s);
> +}
> +
> +/* MMIO read handler */
> +static uint64_t neorv32_spi_read(void *opaque, hwaddr addr, unsigned int=
 size)
> +{
> +    NEORV32SPIState *s =3D opaque;
> +    uint32_t r =3D 0;
> +
> +    switch (addr) {
> +    case NEORV32_SPI_CTRL:
> +        /* Return the current CTRL register value (including status bits=
) */
> +        neorv32_spi_update_status(s);
> +        r =3D s->ctrl;
> +        break;
> +
> +    case NEORV32_SPI_DATA:
> +        /* If RX FIFO is empty, return some default, else pop from RX FI=
FO */
> +        if (fifo8_is_empty(&s->rx_fifo)) {
> +            /* No data available, could return 0xFFFFFFFF or 0x00000000 =
as "no data" */
> +            r =3D 0x00000000;
> +        } else {
> +            r =3D fifo8_pop(&s->rx_fifo);
> +        }
> +        break;
> +
> +    default:
> +        qemu_log_mask(LOG_GUEST_ERROR, "%s: bad read at address 0x%"
> +                       HWADDR_PRIx "\n", __func__, addr);
> +        break;
> +    }
> +
> +    neorv32_spi_update_status(s);
> +    neorv32_spi_update_irq(s);
> +
> +    return r;
> +}
> +
> +/* MMIO write handler */
> +static void neorv32_spi_write(void *opaque, hwaddr addr,
> +                              uint64_t val64, unsigned int size)
> +{
> +    NEORV32SPIState *s =3D opaque;
> +    uint32_t value =3D val64;
> +
> +    switch (addr) {
> +    case NEORV32_SPI_CTRL: {
> +
> +        /* Writing control register:
> +         * Some bits are read-only (e.g., status bits).
> +         * We should mask them out or ignore writes to them.
> +         * For simplicity, we overwrite ctrl except for RO bits.
> +         */
> +
> +        /* Save old RO bits: RX_AVAIL, TX_EMPTY, TX_NHALF, TX_FULL, BUSY=
 and FIFO size bits */
> +        uint32_t ro_mask =3D ((1 << SPI_CTRL_BUSY)      |
> +                            (1 << SPI_CTRL_TX_EMPTY)  |
> +                            (1 << SPI_CTRL_TX_FULL)   |
> +                            (1 << SPI_CTRL_RX_AVAIL));
> +
> +        /* FIFO size bits might be hardwired read-only. Assume we do not=
 change them:
> +         * FIFO size: bits [SPI_CTRL_FIFO_LSB..SPI_CTRL_FIFO_MSB], here =
assume read-only.
> +         */
> +        uint32_t fifo_size_mask =3D 0;
> +        for (int b =3D SPI_CTRL_FIFO_LSB; b <=3D SPI_CTRL_FIFO_MSB; b++)=
 {
> +            fifo_size_mask |=3D (1 << b);
> +        }
> +        ro_mask |=3D fifo_size_mask;
> +
> +        uint32_t ro_bits =3D s->ctrl & ro_mask;
> +        s->ctrl =3D (value & ~ro_mask) | ro_bits;
> +
> +        neorv32_spi_update_cs(s);
> +        break;
> +    } //NEORV32_SPI_CTRL
> +
> +    case NEORV32_SPI_DATA:
> +       {
> +               /* If CMD=3D1, this write is a command, not payload */
> +               const bool is_cmd =3D get_data_bit(value, SPI_DATA_CMD);
> +
> +               if (is_cmd) {
> +               /*   DATA command format:
> +                *   bit 31: CMD =3D 1
> +                *   bit  3: CSEN (1=3Dassert CS, 0=3Ddeassert All)
> +                *   bits [2:0]: CS index (0..7) when asserting
> +                */
> +               const bool csen =3D get_data_bit(value, SPI_DATA_CSEN);
> +               const int  cs_index =3D (int)(value & 0x7);
> +
> +               if (csen) {
> +                   /* Select and assert a single CS */
> +                   s->current_cs    =3D cs_index;  /* range checking in =
update_cs() */
> +                   s->cmd_cs_active =3D true;
> +               } else {
> +                   /* Deassert all CS lines */
> +                   s->cmd_cs_active =3D false;
> +               }
> +
> +                       /* Drive the wires */
> +                       neorv32_spi_update_cs(s);
> +                       /* Update status (SPI_CS_ACTIVE is read-only stat=
us bit) */
> +                       neorv32_spi_update_status(s);
> +                       neorv32_spi_update_irq(s);
> +                       break; /* no FIFO push on command */
> +               }
> +
> +               /* Writing DATA puts a byte into TX FIFO if not full */
> +               if (!fifo8_is_full(&s->tx_fifo)) {
> +                       uint8_t tx_byte =3D (uint8_t)value;
> +
> +                       fifo8_push(&s->tx_fifo, tx_byte);
> +                       /* After pushing data, flush TX to SPI bus */
> +                       neorv32_spi_flush_txfifo(s);
> +               } else {
> +                       qemu_log_mask(LOG_GUEST_ERROR, "%s: TX FIFO full,=
 cannot write 0x%x\n",
> +                                                 __func__, value);
> +               }
> +               break;
> +       } //NEORV32_SPI_DATA
> +
> +    default:
> +        qemu_log_mask(LOG_GUEST_ERROR, "%s: bad write at address 0x%"
> +                      HWADDR_PRIx " value=3D0x%x\n", __func__, addr, val=
ue);
> +        break;
> +
> +    } //switch (addr)
> +
> +    neorv32_spi_update_status(s);
> +    neorv32_spi_update_irq(s);
> +} //neorv32_spi_write
> +
> +static const MemoryRegionOps neorv32_spi_ops =3D {
> +    .read =3D neorv32_spi_read,
> +    .write =3D neorv32_spi_write,
> +    .endianness =3D DEVICE_LITTLE_ENDIAN,
> +    .valid =3D {
> +        .min_access_size =3D 4,
> +        .max_access_size =3D 4,
> +    },
> +};
> +
> +static void neorv32_spi_init(Object *obj)
> +{
> +    NEORV32SPIState *s =3D NEORV32_SPI(obj);
> +    s->ctrl          =3D 0;
> +    s->data          =3D 0;
> +    s->fifo_capacity =3D NEORV32_SPI_FIFO_CAPACITY;
> +    s->num_cs        =3D NEORV32_SPI_MAX_CS_LINES; /* Default to 1 CS li=
ne */
> +    s->cmd_cs_active =3D false;
> +    s->current_cs    =3D 0; /* Use CS0 by default */
> +}
> +
> +/* Realize the device */
> +static void neorv32_spi_realize(DeviceState *dev, Error **errp)
> +{
> +    NEORV32SPIState *s =3D NEORV32_SPI(dev);
> +    SysBusDevice *sbd =3D SYS_BUS_DEVICE(dev);
> +
> +    /* Create the SSI master bus */
> +       s->bus =3D ssi_create_bus(dev, "neorv32-spi-bus");
> +
> +       /* 1) IRQ inputs: first the main IRQ, then each CS line */
> +       sysbus_init_irq(sbd, &s->irq);
> +       s->cs_lines =3D g_new0(qemu_irq, s->num_cs);
> +       for (int i =3D 0; i < s->num_cs; i++) {
> +               sysbus_init_irq(sbd, &s->cs_lines[i]);
> +               qemu_set_irq(s->cs_lines[i], 1);  /* deassert CS (high) *=
/
> +       }
> +
> +       /* 2) Now map the MMIO region */
> +       memory_region_init_io(&s->mmio, OBJECT(s), &neorv32_spi_ops, s,
> +                                                 TYPE_NEORV32_SPI, NEORV=
32_SPI_MMIO_SIZE);
> +       sysbus_init_mmio(sbd, &s->mmio);
> +
> +
> +    /* Initialize FIFOs */
> +    fifo8_create(&s->tx_fifo, s->fifo_capacity);
> +    fifo8_create(&s->rx_fifo, s->fifo_capacity);
> +
> +    /* Set FIFO size bits (log2 of FIFO size =3D 3 for capacity=3D8) */
> +    /* FIFO size bits: from SPI_CTRL_FIFO_LSB to SPI_CTRL_FIFO_MSB
> +     * We'll store a value of 3 (log2(8)=3D3)
> +     */
> +    int fifo_size_log2 =3D 3;
> +    for (int b =3D SPI_CTRL_FIFO_LSB; b <=3D SPI_CTRL_FIFO_MSB; b++) {
> +        int shift =3D b - SPI_CTRL_FIFO_LSB;
> +        if (fifo_size_log2 & (1 << shift)) {
> +            s->ctrl |=3D (1 << b);
> +        } else {
> +            s->ctrl &=3D ~(1 << b);
> +        }
> +    }
> +}
> +
> +/* Device properties can be added if needed. For now, none. */
> +static Property neorv32_spi_properties[] =3D {
> +       DEFINE_PROP_UINT32("num-cs", NEORV32SPIState, num_cs, 1),
> +};
> +
> +static void neorv32_spi_class_init(ObjectClass *klass,const void *data)
> +{
> +    DeviceClass *dc =3D DEVICE_CLASS(klass);
> +
> +    device_class_set_props(dc, neorv32_spi_properties);
> +    device_class_set_legacy_reset(dc, neorv32_spi_reset);
> +    dc->realize =3D neorv32_spi_realize;
> +}
> +
> +static const TypeInfo neorv32_spi_type_info =3D {
> +    .name           =3D TYPE_NEORV32_SPI,
> +    .parent         =3D TYPE_SYS_BUS_DEVICE,
> +    .instance_size  =3D sizeof(NEORV32SPIState),
> +    .instance_init  =3D neorv32_spi_init,
> +    .class_init     =3D neorv32_spi_class_init,
> +};
> +
> +static void neorv32_spi_register_types(void)
> +{
> +    type_register_static(&neorv32_spi_type_info);
> +}
> +
> +type_init(neorv32_spi_register_types)
> +
> +
> +
> +NEORV32SPIState *neorv32_spi_create(MemoryRegion *sys_mem, hwaddr base_a=
ddr)
> +{
> +    /* Allocate and initialize the SPI state object */
> +    NEORV32SPIState *s =3D g_new0(NEORV32SPIState, 1);
> +    object_initialize(&s->parent_obj, sizeof(*s), TYPE_NEORV32_SPI);
> +    SysBusDevice *sbd =3D SYS_BUS_DEVICE(&s->parent_obj);
> +
> +    /* Realize the SPI controller (sets up mmio, irq, SSI bus, cs_lines)=
 */
> +    sysbus_realize_and_unref(sbd, &error_fatal);
> +
> +    /* Map the MMIO region into the system address space */
> +    sysbus_mmio_map(sbd, 0, base_addr);
> +
> +    /* Attach an SPI flash to SPI0 if a drive image is provided */
> +    DriveInfo *dinfo =3D drive_get(IF_MTD, 0, 0);
> +    if (dinfo) {
> +        /* Create the flash device and bind the MTD backend */
> +        DeviceState *flash =3D qdev_new("n25q512a11");
> +        qdev_prop_set_drive_err(flash, "drive",
> +                                blk_by_legacy_dinfo(dinfo),
> +                                &error_fatal);
> +
> +        /* Realize flash on the same SSI bus created during controller r=
ealize */
> +        qdev_realize_and_unref(flash, BUS(s->bus), &error_fatal);
> +
> +        /* Retrieve and wire the flash's CS input line to CS0 output */
> +        qemu_irq flash_cs =3D qdev_get_gpio_in_named(flash, SSI_GPIO_CS,=
 0);
> +        sysbus_connect_irq(sbd, 1, flash_cs);
> +    }
> +
> +    return s;
> +}
> +
>
> diff --git a/include/hw/ssi/neorv32_spi.h b/include/hw/ssi/neorv32_spi.h
> new file mode 100644
> index 0000000000..525bacf2d3
> --- /dev/null
> +++ b/include/hw/ssi/neorv32_spi.h
> @@ -0,0 +1,70 @@
> +/*
> + * QEMU implementation of the Neorv32 SPI block.
> + *
> + * Copyright (c) 2025 Michael Levit.
> + *
> + * Author:
> + *   Michael Levit <michael@videogpu.com>
> + *
> + * This program is free software; you can redistribute it and/or modify =
it
> + * under the terms and conditions of the GNU General Public License,
> + * version 2 or later, as published by the Free Software Foundation.
> + *
> + * This program is distributed in the hope it will be useful, but WITHOU=
T
> + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
> + * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License=
 for
> + * more details.
> + *
> + * You should have received a copy of the GNU General Public License alo=
ng with
> + * this program.  If not, see <http://www.gnu.org/licenses/>.
> + */
> +
> +#ifndef NEORV32_SPI_H
> +#define NEORV32_SPI_H
> +
> +#include "qemu/osdep.h"
> +#include "hw/sysbus.h"
> +
> +#define TYPE_NEORV32_SPI "neorv32.spi"
> +#define NEORV32_SPI(obj) OBJECT_CHECK(NEORV32SPIState, (obj), TYPE_NEORV=
32_SPI)
> +
> +typedef struct  NEORV32SPIState {
> +    SysBusDevice parent_obj;
> +
> +    /* Memory-mapped registers */
> +    MemoryRegion mmio;
> +
> +    /* IRQ line */
> +    qemu_irq irq;
> +
> +    /* SPI bus (master) */
> +    SSIBus *bus;
> +
> +    /* Chip selects (assume up to 3 CS lines) */
> +    qemu_irq *cs_lines;
> +    uint32_t num_cs;
> +
> +    /* Registers:
> +     * Assume:
> +     * 0x00: CTRL (r/w)
> +     * 0x04: DATA (r/w)
> +     */
> +    uint32_t ctrl;
> +    uint32_t data;
> +
> +    /* FIFOs */
> +    Fifo8 tx_fifo;
> +    Fifo8 rx_fifo;
> +
> +    /* FIFO capacity */
> +    int fifo_capacity;
> +    /* Track CS state driven by command writes */
> +    bool cmd_cs_active;  /* true =3D CS asserted (active-low on wire) */
> +    int  current_cs;     /* which CS line is active; default 0 for now *=
/
> +} NEORV32SPIState;
> +
> +
> +
> +NEORV32SPIState *neorv32_spi_create(MemoryRegion *sys_mem, hwaddr base_a=
ddr);
> +
> +#endif /* NEORV32_SPI_H */
>

