library ieee;
use ieee.std_logic_1164.all;


entity BW_CIRCUIT is
	port(
		grygorczuk_op0, grygorczuk_op1, grygorczuk_op2: in std_logic;
		grygorczuk_x0, grygorczuk_x1, grygorczuk_x2, grygorczuk_x3, grygorczuk_x4, grygorczuk_x5: in std_logic;
		grygorczuk_y0, grygorczuk_y1, grygorczuk_y2, grygorczuk_y3, grygorczuk_y4, grygorczuk_y5: in std_logic;
		grygorczuk_o0, grygorczuk_o1, grygorczuk_o2, grygorczuk_o3, grygorczuk_o4, grygorczuk_o5: out std_logic
	);
end BW_CIRCUIT;

architecture BW_CIRCUIT_LOGIC of BW_CIRCUIT is
 
constant n: integer := 6;  
signal grygorczuk_input_1, grygorczuk_input_2, grygorczuk_output: std_logic_vector(n-1 DOWNTO 0) := (0 => '0', others => '0');
signal grygorczuk_op_input : std_logic_vector(2 DOWNTO 0) := (0 => '0', others => '0');
  
component BW_AND is
  generic(
    n: integer := 6
    );
	port(
		grygorczuk_and_1, grygorczuk_and_2: in std_logic_vector(n-1 DOWNTO 0);
		grygorczuk_output_and: out std_logic_vector(n-1 DOWNTO 0)
	);
end component;

component BW_OR is
  generic(
    n: integer := 6
  );
	port(
		grygorczuk_or_1, grygorczuk_or_2: in std_logic_vector(n-1 DOWNTO 0);
		grygorczuk_output_or: out std_logic_vector(n-1 DOWNTO 0)
	);
end component;

component BW_XOR is
  generic(
    n: integer := 6
  );
	port(
		grygorczuk_xor_1, grygorczuk_xor_2: in std_logic_vector(n-1 DOWNTO 0);
		grygorczuk_output_xor: out std_logic_vector(n-1 DOWNTO 0)
	);
end component;

component BW_NOT is
  generic(
    n: integer := 6
  );
	port(
		grygorczuk_not: in std_logic_vector(n-1 DOWNTO 0);
		grygorczuk_output_not: out std_logic_vector(n-1 DOWNTO 0)
	);
end component;

component BW_SLL is
  generic(
    n: integer := 6
  );
	port(
		grygorczuk_sll: in std_logic_vector(n-1 DOWNTO 0);
		grygorczuk_output_sll: out std_logic_vector(n-1 DOWNTO 0)
	);
end component;

component BW_SRL is
  generic(
    n: integer := 6
  );
	port(
		grygorczuk_srl: in std_logic_vector(n-1 DOWNTO 0);
		grygorczuk_output_srl: out std_logic_vector(n-1 DOWNTO 0)
	);
end component;

component BW_ROL is
  generic(
    n: integer := 6
  );
	port(
		grygorczuk_rol: in std_logic_vector(n-1 DOWNTO 0);
		grygorczuk_output_rol: out std_logic_vector(n-1 DOWNTO 0)
	);
end component;

component BW_ROR is
  generic(
    n: integer := 6
  );
	port(
		grygorczuk_ror: in std_logic_vector(n-1 DOWNTO 0);
		grygorczuk_output_ror: out std_logic_vector(n-1 DOWNTO 0)
	);
end component;

begin
  grygorczuk_input_1(0) <= grygorczuk_x0;
  grygorczuk_input_1(1) <= grygorczuk_x1;
  grygorczuk_input_1(2) <= grygorczuk_x2;
  grygorczuk_input_1(3) <= grygorczuk_x3;
  grygorczuk_input_1(4) <= grygorczuk_x4;
  grygorczuk_input_1(5) <= grygorczuk_x5;
  
  grygorczuk_input_2(0) <= grygorczuk_y0;
  grygorczuk_input_2(1) <= grygorczuk_y1;
  grygorczuk_input_2(2) <= grygorczuk_y2;
  grygorczuk_input_2(3) <= grygorczuk_y3;
  grygorczuk_input_2(4) <= grygorczuk_y4;
  grygorczuk_input_2(5) <= grygorczuk_y5;
  
  grygorczuk_op_input(0) <= grygorczuk_op0;
  grygorczuk_op_input(1) <= grygorczuk_op1;
  grygorczuk_op_input(2) <= grygorczuk_op2;
  
  process (grygorczuk_op_input)
    begin
      if(grygorczuk_op_input = "000") then
        BW_AND_PART: BW_AND port map(grygorczuk_input_1, grygorczuk_input_2, grygorczuk_output);
      elsif(grygorczuk_op_input = "001") then
        BW_OR_PART: BW_OR port map(grygorczuk_input_1, grygorczuk_input_2, grygorczuk_output); 
      elsif(grygorczuk_op_input = "010") then
        BW_XOR_PART: BW_XOR port map(grygorczuk_input_1, grygorczuk_input_2, grygorczuk_output); 
      elsif(grygorczuk_op_input = "011") then
        BW_NOT_PART: BW_NOT port map(grygorczuk_input_1, grygorczuk_output);
      elsif(grygorczuk_op_input = "100") then
        BW_SLL_PART: BW_SLL port map(grygorczuk_input_1, grygorczuk_output);
      elsif(grygorczuk_op_input = "101") then
        BW_SRL_PART: BW_SRL port map(grygorczuk_input_1, grygorczuk_output);
      elsif(grygorczuk_op_input = "110") then
        BW_ROL_PART: BW_ROL port map(grygorczuk_input_1, grygorczuk_output);
      else
         BW_ROR_PART: BW_ROR port map(grygorczuk_input_1, grygorczuk_output);
      end if;
 end process;
   
  grygorczuk_o0 <= grygorczuk_output(0);
  grygorczuk_o1 <= grygorczuk_output(1);
  grygorczuk_o2 <= grygorczuk_output(2);
  grygorczuk_o3 <= grygorczuk_output(3);
  grygorczuk_o4 <= grygorczuk_output(4);
  grygorczuk_o5 <= grygorczuk_output(5);
  
  
end BW_CIRCUIT_LOGIC;