
msgid ""
msgstr ""
"Project-Id-Version: SpinalHDLReport-Msgid-Bugs-To:POT-Creation-"
"Date:2023-12-01 11:48+0800PO-Revision-Date:YEAR-MO-DA HO:MI+ZONELast-"
"Translator:FULL NAME <EMAIL@ADDRESS>Language:zh_CNLanguage-Team:zh_CN "
"<LL@li.org>Plural-Forms:nplurals=1; plural=0;MIME-Version:1.0Content-"
"Type:text/plain; charset=UTF-8\n"
"Report-Msgid-Bugs-To: EMAIL@ADDRESS\n"
"POT-Creation-Date: 2024-08-19 09:12+0000\n"
"PO-Revision-Date: 2024-01-12 04:06+0000\n"
"Last-Translator: tsy0123 <675526215@qq.com>\n"
"Language: zh_CN\n"
"Language-Team: Chinese (Simplified) <https://hosted.weblate.org/projects"
"/spinaldoc-rtd/spinalhdllibrariesmiscplicplic_mapper/zh_Hans/>\n"
"Plural-Forms: nplurals=1; plural=0;\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=utf-8\n"
"Content-Transfer-Encoding: 8bit\n"
"Generated-By: Babel 2.16.0\n"

#: ../../SpinalHDL/Libraries/Misc/PLIC/plic_mapper.rst:7
msgid "Plic Mapper"
msgstr "Plic映射器"

#: ../../SpinalHDL/Libraries/Misc/PLIC/plic_mapper.rst:9
msgid ""
"The PLIC Mapper defines the register generation and access for a PLIC "
"(Platform Level Interrupt Controller."
msgstr "PLIC映射器定义了PLIC（平台级中断控制器）的寄存器生成和访问。"

#: ../../SpinalHDL/Libraries/Misc/PLIC/plic_mapper.rst:12
msgid "``PlicMapper.apply``"
msgstr "``PlicMapper.apply``"

#: ../../SpinalHDL/Libraries/Misc/PLIC/plic_mapper.rst:14
msgid ""
"``(bus: BusSlaveFactory, mapping: PlicMapping)(gateways : "
"Seq[PlicGateway], targets : Seq[PlicTarget])``"
msgstr ""
"``(bus: BusSlaveFactory, mapping: PlicMapping)(gateways : "
"Seq[PlicGateway], targets : Seq[PlicTarget])``"

#: ../../SpinalHDL/Libraries/Misc/PLIC/plic_mapper.rst:16
msgid "args for PlicMapper:"
msgstr "PlicMapper的参数："

#: ../../SpinalHDL/Libraries/Misc/PLIC/plic_mapper.rst:18
msgid "**bus**: bus to which this ctrl is attached"
msgstr "**bus**：连接此控制器的总线"

#: ../../SpinalHDL/Libraries/Misc/PLIC/plic_mapper.rst:19
msgid "**mapping**: a mapping configuration (see above)"
msgstr "**mapping**：一个映射配置（见上文）"

#: ../../SpinalHDL/Libraries/Misc/PLIC/plic_mapper.rst:20
msgid ""
"**gateways**: a sequence of PlicGateway (interrupt sources) to generate "
"the bus access control"
msgstr "**gateways**：用于生成总线访问控制的PlicGateway（中断源）序列"

#: ../../SpinalHDL/Libraries/Misc/PLIC/plic_mapper.rst:21
msgid ""
"**targets**: the sequence of PlicTarget (eg. multiple cores) to generate "
"the bus access control"
msgstr "**targets**：生成总线访问控制的PlicTarget序列（如：多核）"

#: ../../SpinalHDL/Libraries/Misc/PLIC/plic_mapper.rst:24
msgid ""
"It follows the interface given by riscv: https://github.com/riscv/riscv-"
"plic-spec/blob/master/riscv-plic.adoc"
msgstr ""
"它遵循riscv提供的接口：https://github.com/riscv/riscv-plic-spec/blob/master/riscv-"
"plic.adoc"

#: ../../SpinalHDL/Libraries/Misc/PLIC/plic_mapper.rst:26
msgid "As of now, two memory mappings are available :"
msgstr "截至目前，有两种内存映射可用："

#: ../../SpinalHDL/Libraries/Misc/PLIC/plic_mapper.rst:29
msgid "``PlicMapping.sifive``"
msgstr "``PlicMapping.sifive``"

#: ../../SpinalHDL/Libraries/Misc/PLIC/plic_mapper.rst:30
msgid ""
"Follows the SiFive PLIC mapping (eg. `E31 core complex Manual "
"<https://sifive.cdn.prismic.io/sifive/9169d157-0d50-4005-a289-36c684de671b_e31_core_complex_manual_21G1.pdf>`_"
" ), basically a full fledged PLIC"
msgstr ""
"遵循SiFive的PLIC映射（例如 `E31核心复合手册 "
"<https://sifive.cdn.prismic.io/sifive/9169d157-0d50-4005-a289-36c684de671b_e31_core_complex_manual_21G1.pdf>`_"
" )，基本上是一个成熟的PLIC"

#: ../../SpinalHDL/Libraries/Misc/PLIC/plic_mapper.rst:33
msgid "``PlicMapping.light``"
msgstr "``PlicMapping.light``"

#: ../../SpinalHDL/Libraries/Misc/PLIC/plic_mapper.rst:34
msgid ""
"This mapping generates a lighter PLIC, at the cost of some missing "
"optional features:"
msgstr "此映射生成更轻量级的PLIC，但代价是缺少一些可选特性："

#: ../../SpinalHDL/Libraries/Misc/PLIC/plic_mapper.rst:36
#, fuzzy
msgid "not reading the interrupt's priority"
msgstr "不读取中断优先级"

#: ../../SpinalHDL/Libraries/Misc/PLIC/plic_mapper.rst:37
#, fuzzy
msgid ""
"not reading the interrupt's pending bit (must use the claim/complete "
"mechanism)"
msgstr "不读取中断的挂起位（必须使用声明(claim)/完成(complete)机制）"

#: ../../SpinalHDL/Libraries/Misc/PLIC/plic_mapper.rst:38
#, fuzzy
msgid "not reading the target's threshold"
msgstr "不读取目标的阈值"

#: ../../SpinalHDL/Libraries/Misc/PLIC/plic_mapper.rst:40
msgid "The rest of the registers & logic is generated."
msgstr "剩下的寄存器&逻辑会被生成."

