module fsm_module(
    input clk, // System clock
    input reset,
    input start, // flag valid data/activate the process
    
    // interface for keygenerator
    input key_ready, // flag valid roundkeys
    output reg [3:0] round_index_out,
    output reg finished
);

reg [7:0] current_state; // current state
reg [7:0] next_state; //combinational next state

parameter RESULT = 8'b00000001;
parameter IDLE   = 8'b00000010;
parameter INIT   = 8'b00000100;
parameter LOAD1  = 8'b00001000;
parameter LOAD2  = 8'b00010000;
parameter MULT   = 8'b00100000;
parameter SQR    = 8'b01000000;

// Round Counter & address for keygenerate
reg [3:0] round_index;        // currently processed round
reg [3:0] next_round_index; // next round, index for keygenerate

// comb process to determine next state
always @(current_state, start, round_index) begin : gen_next_state
    case(current_state)
        IDLE: next_state = (start) ? INIT : IDLE;
        INIT: next_state = LOAD1;
        LOAD1: next_state = LOAD2;
        LOAD2: next_state = MULT;
        MULT: next_state = SQR;
        SQR: next_state = (round_index == 4'b1010) ? RESULT : MULT;
        RESULT: next_state = IDLE;
    endcase
end

// comb process to determine output
always @(current_state, round_index) begin : com_output_assign
    // default values for finished, next_round_index
    finished = 1'b0;
    next_round_index = round_index;
    case(current_state)
        IDLE: next_round_index = 4'b0000;
        INIT: next_round_index = 4'b0000;
        LOAD1: next_round_index = 4'b0000;
        LOAD2: next_round_index = 4'b0000;
        SQR: next_round_index = round_index + 1'b1;
        RESULT: begin 
            next_round_index = 4'b0000;
            finished = 1'b1;
        end
    endcase
end

// seq process to update state, round_index registers
always @(posedge clk, posedge reset) begin : clocked_state
    if (reset) begin
        current_state <= IDLE;
        round_index <= 4'b0000;
    end
    else begin
        current_state <= next_state;
        round_index <= next_round_index;
    end
end

endmodule