/* AUTOMATICALLY GENERATED VERILOG-2001 SOURCE CODE.
** GENERATED BY CLASH 0.99.3. DO NOT MODIFY.
*/
module TestTypes_stimuliGenerator
    ( // Inputs
      input  clk // clock
    , input  rst // asynchronous reset: active high

      // Outputs
    , output wire [7:0] result 
    );
  reg [3:0] \#tup_app_arg ;
  reg [3:0] s;
  wire signed [63:0] wild;
  wire signed [63:0] \#wild_app_arg ;
  wire  \#tup_app_arg_selection_res ;
  wire [87:0] \#vecflat ;

  assign \#tup_app_arg_selection_res  = s < 4'd10;

  always @(*) begin
    if(\#tup_app_arg_selection_res )
      \#tup_app_arg  = s + 4'd1;
    else
      \#tup_app_arg  = s;
  end

  assign \#vecflat  = {8'b00001011
                      ,8'b00001010
                      ,8'b00001001
                      ,8'b00001000
                      ,8'b00000111
                      ,8'b00000110
                      ,8'b00000101
                      ,8'b00000100
                      ,8'b00000011
                      ,8'b00000010
                      ,8'b00000001};

  // indexVec begin
  wire [7:0] vec [0:11-1];

  genvar i;
  generate
  for (i=0; i < 11; i=i+1) begin : mk_array
    assign vec[(11-1)-i] = \#vecflat [i*8+:8];
  end
  endgenerate

  assign result = vec[(wild)];
  // indexVec end

  // register begin
  always @(posedge clk or posedge rst) begin : TestTypes_stimuliGenerator_register
    if (rst) begin
      s <= 4'd0;
    end else begin
      s <= \#tup_app_arg ;
    end
  end
  // register end

  assign wild = $signed(\#wild_app_arg );

  assign \#wild_app_arg  = $unsigned(s);
endmodule

