
---------- Begin Simulation Statistics ----------
final_tick                                  788541000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  39294                       # Simulator instruction rate (inst/s)
host_mem_usage                                5159340                       # Number of bytes of host memory used
host_op_rate                                    39382                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     4.26                       # Real time elapsed on the host
host_tick_rate                              184990854                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      167487                       # Number of instructions simulated
sim_ops                                        167869                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000789                       # Number of seconds simulated
sim_ticks                                   788541000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu00.Branches                           22341                       # Number of branches fetched
system.cpu00.committedInsts                    100001                       # Number of instructions committed
system.cpu00.committedOps                      100294                       # Number of ops (including micro ops) committed
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.idle_fraction                   0.003803                       # Percentage of idle cycles
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.not_idle_fraction               0.996197                       # Percentage of non-idle cycles
system.cpu00.numCycles                        1577082                       # number of cpu cycles simulated
system.cpu00.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.num_busy_cycles             1571085.000008                       # Number of busy cycles
system.cpu00.num_conditional_control_insts        15920                       # number of instructions that are conditional controls
system.cpu00.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu00.num_fp_insts                          12                       # number of float instructions
system.cpu00.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_func_calls                      6421                       # number of times a function call or return occured
system.cpu00.num_idle_cycles              5996.999992                       # Number of idle cycles
system.cpu00.num_int_alu_accesses               98834                       # Number of integer alu accesses
system.cpu00.num_int_insts                      98834                       # number of integer instructions
system.cpu00.num_int_register_reads            120829                       # number of times the integer registers were read
system.cpu00.num_int_register_writes            64480                       # number of times the integer registers were written
system.cpu00.num_load_insts                     20289                       # Number of load instructions
system.cpu00.num_mem_refs                       36556                       # number of memory refs
system.cpu00.num_store_insts                    16267                       # Number of store instructions
system.cpu00.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu00.num_vec_insts                          0                       # number of vector instructions
system.cpu00.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu00.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu00.op_class::No_OpClass                 860      0.86%      0.86% # Class of executed instruction
system.cpu00.op_class::IntAlu                   62915     62.68%     63.54% # Class of executed instruction
system.cpu00.op_class::IntMult                     30      0.03%     63.57% # Class of executed instruction
system.cpu00.op_class::IntDiv                       6      0.01%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAes                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAesMix                   0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash2                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash               0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash2              0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma2                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma3                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::MemRead                  20574     20.50%     84.08% # Class of executed instruction
system.cpu00.op_class::MemWrite                 15970     15.91%     99.99% # Class of executed instruction
system.cpu00.op_class::FloatMemRead                 0      0.00%     99.99% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite               12      0.01%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                   100367                       # Class of executed instruction
system.cpu00.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::mean        2998500                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::min_value      2998500                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::max_value      2998500                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateResidencyTicks::ON     785542500                       # Cumulative time (in ticks) in various power states
system.cpu00.pwrStateResidencyTicks::CLK_GATED      2998500                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.numSyscalls                  72                       # Number of system calls
system.cpu01.Branches                             888                       # Number of branches fetched
system.cpu01.committedInsts                      4732                       # Number of instructions committed
system.cpu01.committedOps                        4738                       # Number of ops (including micro ops) committed
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.idle_fraction                   0.981761                       # Percentage of idle cycles
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.not_idle_fraction               0.018239                       # Percentage of non-idle cycles
system.cpu01.numCycles                        1577081                       # number of cpu cycles simulated
system.cpu01.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.num_busy_cycles             28763.983725                       # Number of busy cycles
system.cpu01.num_conditional_control_insts          465                       # number of instructions that are conditional controls
system.cpu01.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu01.num_fp_insts                          12                       # number of float instructions
system.cpu01.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_func_calls                       423                       # number of times a function call or return occured
system.cpu01.num_idle_cycles             1548317.016275                       # Number of idle cycles
system.cpu01.num_int_alu_accesses                4656                       # Number of integer alu accesses
system.cpu01.num_int_insts                       4656                       # number of integer instructions
system.cpu01.num_int_register_reads              5367                       # number of times the integer registers were read
system.cpu01.num_int_register_writes             3451                       # number of times the integer registers were written
system.cpu01.num_load_insts                      1157                       # Number of load instructions
system.cpu01.num_mem_refs                        1717                       # number of memory refs
system.cpu01.num_store_insts                      560                       # Number of store instructions
system.cpu01.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu01.num_vec_insts                          0                       # number of vector instructions
system.cpu01.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu01.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu01.op_class::No_OpClass                  10      0.21%      0.21% # Class of executed instruction
system.cpu01.op_class::IntAlu                    3010     63.50%     63.71% # Class of executed instruction
system.cpu01.op_class::IntMult                      1      0.02%     63.73% # Class of executed instruction
system.cpu01.op_class::IntDiv                       2      0.04%     63.78% # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::SimdAes                      0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::SimdAesMix                   0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash                 0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash2                0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash               0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash2              0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::SimdShaSigma2                0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::SimdShaSigma3                0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::MemRead                   1161     24.49%     88.27% # Class of executed instruction
system.cpu01.op_class::MemWrite                   544     11.48%     99.75% # Class of executed instruction
system.cpu01.op_class::FloatMemRead                 0      0.00%     99.75% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite               12      0.25%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                     4740                       # Class of executed instruction
system.cpu01.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::mean      162688500                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::min_value    162688500                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::max_value    162688500                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateResidencyTicks::ON     625852500                       # Cumulative time (in ticks) in various power states
system.cpu01.pwrStateResidencyTicks::CLK_GATED    162688500                       # Cumulative time (in ticks) in various power states
system.cpu02.Branches                             888                       # Number of branches fetched
system.cpu02.committedInsts                      4733                       # Number of instructions committed
system.cpu02.committedOps                        4739                       # Number of ops (including micro ops) committed
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.idle_fraction                   0.984109                       # Percentage of idle cycles
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.not_idle_fraction               0.015891                       # Percentage of non-idle cycles
system.cpu02.numCycles                        1577082                       # number of cpu cycles simulated
system.cpu02.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.num_busy_cycles             25061.001968                       # Number of busy cycles
system.cpu02.num_conditional_control_insts          465                       # number of instructions that are conditional controls
system.cpu02.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu02.num_fp_insts                          12                       # number of float instructions
system.cpu02.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_func_calls                       423                       # number of times a function call or return occured
system.cpu02.num_idle_cycles             1552020.998032                       # Number of idle cycles
system.cpu02.num_int_alu_accesses                4657                       # Number of integer alu accesses
system.cpu02.num_int_insts                       4657                       # number of integer instructions
system.cpu02.num_int_register_reads              5367                       # number of times the integer registers were read
system.cpu02.num_int_register_writes             3452                       # number of times the integer registers were written
system.cpu02.num_load_insts                      1158                       # Number of load instructions
system.cpu02.num_mem_refs                        1718                       # number of memory refs
system.cpu02.num_store_insts                      560                       # Number of store instructions
system.cpu02.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu02.num_vec_insts                          0                       # number of vector instructions
system.cpu02.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu02.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu02.op_class::No_OpClass                  10      0.21%      0.21% # Class of executed instruction
system.cpu02.op_class::IntAlu                    3010     63.49%     63.70% # Class of executed instruction
system.cpu02.op_class::IntMult                      1      0.02%     63.72% # Class of executed instruction
system.cpu02.op_class::IntDiv                       2      0.04%     63.76% # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::SimdAes                      0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::SimdAesMix                   0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash                 0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash2                0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash               0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash2              0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::SimdShaSigma2                0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::SimdShaSigma3                0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::MemRead                   1162     24.51%     88.27% # Class of executed instruction
system.cpu02.op_class::MemWrite                   544     11.47%     99.75% # Class of executed instruction
system.cpu02.op_class::FloatMemRead                 0      0.00%     99.75% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite               12      0.25%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                     4741                       # Class of executed instruction
system.cpu02.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::mean      152875500                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::min_value    152875500                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::max_value    152875500                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateResidencyTicks::ON     635665500                       # Cumulative time (in ticks) in various power states
system.cpu02.pwrStateResidencyTicks::CLK_GATED    152875500                       # Cumulative time (in ticks) in various power states
system.cpu03.Branches                             888                       # Number of branches fetched
system.cpu03.committedInsts                      4698                       # Number of instructions committed
system.cpu03.committedOps                        4704                       # Number of ops (including micro ops) committed
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.idle_fraction                   0.984126                       # Percentage of idle cycles
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.not_idle_fraction               0.015874                       # Percentage of non-idle cycles
system.cpu03.numCycles                        1577082                       # number of cpu cycles simulated
system.cpu03.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.num_busy_cycles             25035.001968                       # Number of busy cycles
system.cpu03.num_conditional_control_insts          450                       # number of instructions that are conditional controls
system.cpu03.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu03.num_fp_insts                          12                       # number of float instructions
system.cpu03.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_func_calls                       438                       # number of times a function call or return occured
system.cpu03.num_idle_cycles             1552046.998032                       # Number of idle cycles
system.cpu03.num_int_alu_accesses                4606                       # Number of integer alu accesses
system.cpu03.num_int_insts                       4606                       # number of integer instructions
system.cpu03.num_int_register_reads              5313                       # number of times the integer registers were read
system.cpu03.num_int_register_writes             3418                       # number of times the integer registers were written
system.cpu03.num_load_insts                      1148                       # Number of load instructions
system.cpu03.num_mem_refs                        1703                       # number of memory refs
system.cpu03.num_store_insts                      555                       # Number of store instructions
system.cpu03.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu03.num_vec_insts                          0                       # number of vector instructions
system.cpu03.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu03.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu03.op_class::No_OpClass                  10      0.21%      0.21% # Class of executed instruction
system.cpu03.op_class::IntAlu                    2990     63.54%     63.75% # Class of executed instruction
system.cpu03.op_class::IntMult                      1      0.02%     63.77% # Class of executed instruction
system.cpu03.op_class::IntDiv                       2      0.04%     63.81% # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0      0.00%     63.81% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     63.81% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     63.81% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     63.81% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     63.81% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     63.81% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     63.81% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     63.81% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     63.81% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     63.81% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     63.81% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     63.81% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     63.81% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     63.81% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     63.81% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     63.81% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     63.81% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     63.81% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     63.81% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     63.81% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     63.81% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     63.81% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     63.81% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     63.81% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     63.81% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     63.81% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     63.81% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     63.81% # Class of executed instruction
system.cpu03.op_class::SimdAes                      0      0.00%     63.81% # Class of executed instruction
system.cpu03.op_class::SimdAesMix                   0      0.00%     63.81% # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash                 0      0.00%     63.81% # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash2                0      0.00%     63.81% # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash               0      0.00%     63.81% # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash2              0      0.00%     63.81% # Class of executed instruction
system.cpu03.op_class::SimdShaSigma2                0      0.00%     63.81% # Class of executed instruction
system.cpu03.op_class::SimdShaSigma3                0      0.00%     63.81% # Class of executed instruction
system.cpu03.op_class::MemRead                   1152     24.48%     88.29% # Class of executed instruction
system.cpu03.op_class::MemWrite                   539     11.45%     99.75% # Class of executed instruction
system.cpu03.op_class::FloatMemRead                 0      0.00%     99.75% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite               12      0.25%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                     4706                       # Class of executed instruction
system.cpu03.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::mean      140978500                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::min_value    140978500                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::max_value    140978500                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateResidencyTicks::ON     647562500                       # Cumulative time (in ticks) in various power states
system.cpu03.pwrStateResidencyTicks::CLK_GATED    140978500                       # Cumulative time (in ticks) in various power states
system.cpu04.Branches                             882                       # Number of branches fetched
system.cpu04.committedInsts                      4662                       # Number of instructions committed
system.cpu04.committedOps                        4668                       # Number of ops (including micro ops) committed
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.idle_fraction                   0.983465                       # Percentage of idle cycles
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.not_idle_fraction               0.016535                       # Percentage of non-idle cycles
system.cpu04.numCycles                        1577082                       # number of cpu cycles simulated
system.cpu04.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.num_busy_cycles             26077.001967                       # Number of busy cycles
system.cpu04.num_conditional_control_insts          447                       # number of instructions that are conditional controls
system.cpu04.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu04.num_fp_insts                          12                       # number of float instructions
system.cpu04.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_func_calls                       435                       # number of times a function call or return occured
system.cpu04.num_idle_cycles             1551004.998033                       # Number of idle cycles
system.cpu04.num_int_alu_accesses                4570                       # Number of integer alu accesses
system.cpu04.num_int_insts                       4570                       # number of integer instructions
system.cpu04.num_int_register_reads              5272                       # number of times the integer registers were read
system.cpu04.num_int_register_writes             3391                       # number of times the integer registers were written
system.cpu04.num_load_insts                      1140                       # Number of load instructions
system.cpu04.num_mem_refs                        1690                       # number of memory refs
system.cpu04.num_store_insts                      550                       # Number of store instructions
system.cpu04.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu04.num_vec_insts                          0                       # number of vector instructions
system.cpu04.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu04.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu04.op_class::No_OpClass                  10      0.21%      0.21% # Class of executed instruction
system.cpu04.op_class::IntAlu                    2967     63.53%     63.75% # Class of executed instruction
system.cpu04.op_class::IntMult                      1      0.02%     63.77% # Class of executed instruction
system.cpu04.op_class::IntDiv                       2      0.04%     63.81% # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::SimdAes                      0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::SimdAesMix                   0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash                 0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash2                0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash               0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash2              0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::SimdShaSigma2                0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::SimdShaSigma3                0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::MemRead                   1144     24.50%     88.31% # Class of executed instruction
system.cpu04.op_class::MemWrite                   534     11.43%     99.74% # Class of executed instruction
system.cpu04.op_class::FloatMemRead                 0      0.00%     99.74% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite               12      0.26%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                     4670                       # Class of executed instruction
system.cpu04.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::mean      129280500                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::min_value    129280500                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::max_value    129280500                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateResidencyTicks::ON     659260500                       # Cumulative time (in ticks) in various power states
system.cpu04.pwrStateResidencyTicks::CLK_GATED    129280500                       # Cumulative time (in ticks) in various power states
system.cpu05.Branches                             882                       # Number of branches fetched
system.cpu05.committedInsts                      4675                       # Number of instructions committed
system.cpu05.committedOps                        4681                       # Number of ops (including micro ops) committed
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.idle_fraction                   0.984213                       # Percentage of idle cycles
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.not_idle_fraction               0.015787                       # Percentage of non-idle cycles
system.cpu05.numCycles                        1577082                       # number of cpu cycles simulated
system.cpu05.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.num_busy_cycles             24897.001968                       # Number of busy cycles
system.cpu05.num_conditional_control_insts          450                       # number of instructions that are conditional controls
system.cpu05.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu05.num_fp_insts                          12                       # number of float instructions
system.cpu05.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_func_calls                       432                       # number of times a function call or return occured
system.cpu05.num_idle_cycles             1552184.998032                       # Number of idle cycles
system.cpu05.num_int_alu_accesses                4587                       # Number of integer alu accesses
system.cpu05.num_int_insts                       4587                       # number of integer instructions
system.cpu05.num_int_register_reads              5290                       # number of times the integer registers were read
system.cpu05.num_int_register_writes             3403                       # number of times the integer registers were written
system.cpu05.num_load_insts                      1142                       # Number of load instructions
system.cpu05.num_mem_refs                        1695                       # number of memory refs
system.cpu05.num_store_insts                      553                       # Number of store instructions
system.cpu05.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu05.num_vec_insts                          0                       # number of vector instructions
system.cpu05.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu05.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu05.op_class::No_OpClass                  10      0.21%      0.21% # Class of executed instruction
system.cpu05.op_class::IntAlu                    2975     63.53%     63.74% # Class of executed instruction
system.cpu05.op_class::IntMult                      1      0.02%     63.76% # Class of executed instruction
system.cpu05.op_class::IntDiv                       2      0.04%     63.81% # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0      0.00%     63.81% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     63.81% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     63.81% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     63.81% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     63.81% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     63.81% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     63.81% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     63.81% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     63.81% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     63.81% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     63.81% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     63.81% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     63.81% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     63.81% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     63.81% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     63.81% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     63.81% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     63.81% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     63.81% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     63.81% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     63.81% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     63.81% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     63.81% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     63.81% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     63.81% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     63.81% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     63.81% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     63.81% # Class of executed instruction
system.cpu05.op_class::SimdAes                      0      0.00%     63.81% # Class of executed instruction
system.cpu05.op_class::SimdAesMix                   0      0.00%     63.81% # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash                 0      0.00%     63.81% # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash2                0      0.00%     63.81% # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash               0      0.00%     63.81% # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash2              0      0.00%     63.81% # Class of executed instruction
system.cpu05.op_class::SimdShaSigma2                0      0.00%     63.81% # Class of executed instruction
system.cpu05.op_class::SimdShaSigma3                0      0.00%     63.81% # Class of executed instruction
system.cpu05.op_class::MemRead                   1146     24.47%     88.28% # Class of executed instruction
system.cpu05.op_class::MemWrite                   537     11.47%     99.74% # Class of executed instruction
system.cpu05.op_class::FloatMemRead                 0      0.00%     99.74% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite               12      0.26%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                     4683                       # Class of executed instruction
system.cpu05.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::mean      118780500                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::min_value    118780500                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::max_value    118780500                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateResidencyTicks::ON     669760500                       # Cumulative time (in ticks) in various power states
system.cpu05.pwrStateResidencyTicks::CLK_GATED    118780500                       # Cumulative time (in ticks) in various power states
system.cpu06.Branches                             883                       # Number of branches fetched
system.cpu06.committedInsts                      4664                       # Number of instructions committed
system.cpu06.committedOps                        4670                       # Number of ops (including micro ops) committed
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.idle_fraction                   0.984370                       # Percentage of idle cycles
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.not_idle_fraction               0.015630                       # Percentage of non-idle cycles
system.cpu06.numCycles                        1577082                       # number of cpu cycles simulated
system.cpu06.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.num_busy_cycles             24650.001969                       # Number of busy cycles
system.cpu06.num_conditional_control_insts          447                       # number of instructions that are conditional controls
system.cpu06.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu06.num_fp_insts                          12                       # number of float instructions
system.cpu06.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_func_calls                       436                       # number of times a function call or return occured
system.cpu06.num_idle_cycles             1552431.998031                       # Number of idle cycles
system.cpu06.num_int_alu_accesses                4572                       # Number of integer alu accesses
system.cpu06.num_int_insts                       4572                       # number of integer instructions
system.cpu06.num_int_register_reads              5275                       # number of times the integer registers were read
system.cpu06.num_int_register_writes             3393                       # number of times the integer registers were written
system.cpu06.num_load_insts                      1140                       # Number of load instructions
system.cpu06.num_mem_refs                        1690                       # number of memory refs
system.cpu06.num_store_insts                      550                       # Number of store instructions
system.cpu06.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu06.num_vec_insts                          0                       # number of vector instructions
system.cpu06.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu06.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu06.op_class::No_OpClass                  10      0.21%      0.21% # Class of executed instruction
system.cpu06.op_class::IntAlu                    2969     63.55%     63.76% # Class of executed instruction
system.cpu06.op_class::IntMult                      1      0.02%     63.78% # Class of executed instruction
system.cpu06.op_class::IntDiv                       2      0.04%     63.83% # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0      0.00%     63.83% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     63.83% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     63.83% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     63.83% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     63.83% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     63.83% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     63.83% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     63.83% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     63.83% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     63.83% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     63.83% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     63.83% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     63.83% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     63.83% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     63.83% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     63.83% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     63.83% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     63.83% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     63.83% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     63.83% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     63.83% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     63.83% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     63.83% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     63.83% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     63.83% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     63.83% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     63.83% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     63.83% # Class of executed instruction
system.cpu06.op_class::SimdAes                      0      0.00%     63.83% # Class of executed instruction
system.cpu06.op_class::SimdAesMix                   0      0.00%     63.83% # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash                 0      0.00%     63.83% # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash2                0      0.00%     63.83% # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash               0      0.00%     63.83% # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash2              0      0.00%     63.83% # Class of executed instruction
system.cpu06.op_class::SimdShaSigma2                0      0.00%     63.83% # Class of executed instruction
system.cpu06.op_class::SimdShaSigma3                0      0.00%     63.83% # Class of executed instruction
system.cpu06.op_class::MemRead                   1144     24.49%     88.31% # Class of executed instruction
system.cpu06.op_class::MemWrite                   534     11.43%     99.74% # Class of executed instruction
system.cpu06.op_class::FloatMemRead                 0      0.00%     99.74% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite               12      0.26%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                     4672                       # Class of executed instruction
system.cpu06.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::mean      107440000                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::min_value    107440000                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::max_value    107440000                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateResidencyTicks::ON     681101000                       # Cumulative time (in ticks) in various power states
system.cpu06.pwrStateResidencyTicks::CLK_GATED    107440000                       # Cumulative time (in ticks) in various power states
system.cpu07.Branches                             888                       # Number of branches fetched
system.cpu07.committedInsts                      4699                       # Number of instructions committed
system.cpu07.committedOps                        4705                       # Number of ops (including micro ops) committed
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.idle_fraction                   0.984365                       # Percentage of idle cycles
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.not_idle_fraction               0.015635                       # Percentage of non-idle cycles
system.cpu07.numCycles                        1577082                       # number of cpu cycles simulated
system.cpu07.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.num_busy_cycles             24657.001969                       # Number of busy cycles
system.cpu07.num_conditional_control_insts          450                       # number of instructions that are conditional controls
system.cpu07.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu07.num_fp_insts                          12                       # number of float instructions
system.cpu07.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_func_calls                       438                       # number of times a function call or return occured
system.cpu07.num_idle_cycles             1552424.998031                       # Number of idle cycles
system.cpu07.num_int_alu_accesses                4607                       # Number of integer alu accesses
system.cpu07.num_int_insts                       4607                       # number of integer instructions
system.cpu07.num_int_register_reads              5314                       # number of times the integer registers were read
system.cpu07.num_int_register_writes             3419                       # number of times the integer registers were written
system.cpu07.num_load_insts                      1148                       # Number of load instructions
system.cpu07.num_mem_refs                        1703                       # number of memory refs
system.cpu07.num_store_insts                      555                       # Number of store instructions
system.cpu07.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu07.num_vec_insts                          0                       # number of vector instructions
system.cpu07.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu07.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu07.op_class::No_OpClass                  10      0.21%      0.21% # Class of executed instruction
system.cpu07.op_class::IntAlu                    2991     63.54%     63.76% # Class of executed instruction
system.cpu07.op_class::IntMult                      1      0.02%     63.78% # Class of executed instruction
system.cpu07.op_class::IntDiv                       2      0.04%     63.82% # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdAes                      0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdAesMix                   0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash                 0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash2                0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash               0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash2              0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdShaSigma2                0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdShaSigma3                0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::MemRead                   1152     24.47%     88.29% # Class of executed instruction
system.cpu07.op_class::MemWrite                   539     11.45%     99.75% # Class of executed instruction
system.cpu07.op_class::FloatMemRead                 0      0.00%     99.75% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite               12      0.25%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                     4707                       # Class of executed instruction
system.cpu07.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::mean       93994000                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::min_value     93994000                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::max_value     93994000                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateResidencyTicks::ON     694547000                       # Cumulative time (in ticks) in various power states
system.cpu07.pwrStateResidencyTicks::CLK_GATED     93994000                       # Cumulative time (in ticks) in various power states
system.cpu08.Branches                             862                       # Number of branches fetched
system.cpu08.committedInsts                      4561                       # Number of instructions committed
system.cpu08.committedOps                        4567                       # Number of ops (including micro ops) committed
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.idle_fraction                   0.984250                       # Percentage of idle cycles
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.not_idle_fraction               0.015750                       # Percentage of non-idle cycles
system.cpu08.numCycles                        1577081                       # number of cpu cycles simulated
system.cpu08.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.num_busy_cycles             24838.986219                       # Number of busy cycles
system.cpu08.num_conditional_control_insts          438                       # number of instructions that are conditional controls
system.cpu08.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu08.num_fp_insts                          12                       # number of float instructions
system.cpu08.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_func_calls                       424                       # number of times a function call or return occured
system.cpu08.num_idle_cycles             1552242.013781                       # Number of idle cycles
system.cpu08.num_int_alu_accesses                4473                       # Number of integer alu accesses
system.cpu08.num_int_insts                       4473                       # number of integer instructions
system.cpu08.num_int_register_reads              5160                       # number of times the integer registers were read
system.cpu08.num_int_register_writes             3317                       # number of times the integer registers were written
system.cpu08.num_load_insts                      1114                       # Number of load instructions
system.cpu08.num_mem_refs                        1655                       # number of memory refs
system.cpu08.num_store_insts                      541                       # Number of store instructions
system.cpu08.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu08.num_vec_insts                          0                       # number of vector instructions
system.cpu08.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu08.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu08.op_class::No_OpClass                  10      0.22%      0.22% # Class of executed instruction
system.cpu08.op_class::IntAlu                    2901     63.49%     63.71% # Class of executed instruction
system.cpu08.op_class::IntMult                      1      0.02%     63.73% # Class of executed instruction
system.cpu08.op_class::IntDiv                       2      0.04%     63.78% # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdAes                      0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdAesMix                   0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash                 0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash2                0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash               0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash2              0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdShaSigma2                0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdShaSigma3                0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::MemRead                   1118     24.47%     88.25% # Class of executed instruction
system.cpu08.op_class::MemWrite                   525     11.49%     99.74% # Class of executed instruction
system.cpu08.op_class::FloatMemRead                 0      0.00%     99.74% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite               12      0.26%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                     4569                       # Class of executed instruction
system.cpu08.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::mean       82936500                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::min_value     82936500                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::max_value     82936500                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateResidencyTicks::ON     705604500                       # Cumulative time (in ticks) in various power states
system.cpu08.pwrStateResidencyTicks::CLK_GATED     82936500                       # Cumulative time (in ticks) in various power states
system.cpu09.Branches                             871                       # Number of branches fetched
system.cpu09.committedInsts                      4599                       # Number of instructions committed
system.cpu09.committedOps                        4605                       # Number of ops (including micro ops) committed
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.idle_fraction                   0.984584                       # Percentage of idle cycles
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.not_idle_fraction               0.015416                       # Percentage of non-idle cycles
system.cpu09.numCycles                        1577081                       # number of cpu cycles simulated
system.cpu09.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.num_busy_cycles             24312.986553                       # Number of busy cycles
system.cpu09.num_conditional_control_insts          438                       # number of instructions that are conditional controls
system.cpu09.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu09.num_fp_insts                          12                       # number of float instructions
system.cpu09.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_func_calls                       433                       # number of times a function call or return occured
system.cpu09.num_idle_cycles             1552768.013447                       # Number of idle cycles
system.cpu09.num_int_alu_accesses                4505                       # Number of integer alu accesses
system.cpu09.num_int_insts                       4505                       # number of integer instructions
system.cpu09.num_int_register_reads              5198                       # number of times the integer registers were read
system.cpu09.num_int_register_writes             3343                       # number of times the integer registers were written
system.cpu09.num_load_insts                      1123                       # Number of load instructions
system.cpu09.num_mem_refs                        1667                       # number of memory refs
system.cpu09.num_store_insts                      544                       # Number of store instructions
system.cpu09.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu09.num_vec_insts                          0                       # number of vector instructions
system.cpu09.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu09.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu09.op_class::No_OpClass                  10      0.22%      0.22% # Class of executed instruction
system.cpu09.op_class::IntAlu                    2927     63.53%     63.75% # Class of executed instruction
system.cpu09.op_class::IntMult                      1      0.02%     63.77% # Class of executed instruction
system.cpu09.op_class::IntDiv                       2      0.04%     63.82% # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::SimdAes                      0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::SimdAesMix                   0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash                 0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash2                0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash               0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash2              0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::SimdShaSigma2                0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::SimdShaSigma3                0      0.00%     63.82% # Class of executed instruction
system.cpu09.op_class::MemRead                   1127     24.46%     88.28% # Class of executed instruction
system.cpu09.op_class::MemWrite                   528     11.46%     99.74% # Class of executed instruction
system.cpu09.op_class::FloatMemRead                 0      0.00%     99.74% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite               12      0.26%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                     4607                       # Class of executed instruction
system.cpu09.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::mean       70560000                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::min_value     70560000                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::max_value     70560000                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateResidencyTicks::ON     717981000                       # Cumulative time (in ticks) in various power states
system.cpu09.pwrStateResidencyTicks::CLK_GATED     70560000                       # Cumulative time (in ticks) in various power states
system.cpu10.Branches                             858                       # Number of branches fetched
system.cpu10.committedInsts                      4524                       # Number of instructions committed
system.cpu10.committedOps                        4530                       # Number of ops (including micro ops) committed
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.idle_fraction                   0.984965                       # Percentage of idle cycles
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.not_idle_fraction               0.015035                       # Percentage of non-idle cycles
system.cpu10.numCycles                        1577082                       # number of cpu cycles simulated
system.cpu10.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.num_busy_cycles             23712.001970                       # Number of busy cycles
system.cpu10.num_conditional_control_insts          432                       # number of instructions that are conditional controls
system.cpu10.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu10.num_fp_insts                          12                       # number of float instructions
system.cpu10.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_func_calls                       426                       # number of times a function call or return occured
system.cpu10.num_idle_cycles             1553369.998030                       # Number of idle cycles
system.cpu10.num_int_alu_accesses                4432                       # Number of integer alu accesses
system.cpu10.num_int_insts                       4432                       # number of integer instructions
system.cpu10.num_int_register_reads              5115                       # number of times the integer registers were read
system.cpu10.num_int_register_writes             3288                       # number of times the integer registers were written
system.cpu10.num_load_insts                      1105                       # Number of load instructions
system.cpu10.num_mem_refs                        1640                       # number of memory refs
system.cpu10.num_store_insts                      535                       # Number of store instructions
system.cpu10.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu10.num_vec_insts                          0                       # number of vector instructions
system.cpu10.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu10.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu10.op_class::No_OpClass                  10      0.22%      0.22% # Class of executed instruction
system.cpu10.op_class::IntAlu                    2879     63.53%     63.75% # Class of executed instruction
system.cpu10.op_class::IntMult                      1      0.02%     63.77% # Class of executed instruction
system.cpu10.op_class::IntDiv                       2      0.04%     63.81% # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0      0.00%     63.81% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     63.81% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     63.81% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     63.81% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     63.81% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     63.81% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     63.81% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     63.81% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     63.81% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     63.81% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     63.81% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     63.81% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     63.81% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     63.81% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     63.81% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     63.81% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     63.81% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     63.81% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     63.81% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     63.81% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     63.81% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     63.81% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     63.81% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     63.81% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     63.81% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     63.81% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     63.81% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     63.81% # Class of executed instruction
system.cpu10.op_class::SimdAes                      0      0.00%     63.81% # Class of executed instruction
system.cpu10.op_class::SimdAesMix                   0      0.00%     63.81% # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash                 0      0.00%     63.81% # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash2                0      0.00%     63.81% # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash               0      0.00%     63.81% # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash2              0      0.00%     63.81% # Class of executed instruction
system.cpu10.op_class::SimdShaSigma2                0      0.00%     63.81% # Class of executed instruction
system.cpu10.op_class::SimdShaSigma3                0      0.00%     63.81% # Class of executed instruction
system.cpu10.op_class::MemRead                   1109     24.47%     88.28% # Class of executed instruction
system.cpu10.op_class::MemWrite                   519     11.45%     99.74% # Class of executed instruction
system.cpu10.op_class::FloatMemRead                 0      0.00%     99.74% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite               12      0.26%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                     4532                       # Class of executed instruction
system.cpu10.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::mean       59454500                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::min_value     59454500                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::max_value     59454500                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateResidencyTicks::ON     729086500                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::CLK_GATED     59454500                       # Cumulative time (in ticks) in various power states
system.cpu11.Branches                             837                       # Number of branches fetched
system.cpu11.committedInsts                      4417                       # Number of instructions committed
system.cpu11.committedOps                        4423                       # Number of ops (including micro ops) committed
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.idle_fraction                   0.984707                       # Percentage of idle cycles
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.not_idle_fraction               0.015293                       # Percentage of non-idle cycles
system.cpu11.numCycles                        1577081                       # number of cpu cycles simulated
system.cpu11.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.num_busy_cycles             24117.986677                       # Number of busy cycles
system.cpu11.num_conditional_control_insts          423                       # number of instructions that are conditional controls
system.cpu11.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu11.num_fp_insts                          12                       # number of float instructions
system.cpu11.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_func_calls                       414                       # number of times a function call or return occured
system.cpu11.num_idle_cycles             1552963.013323                       # Number of idle cycles
system.cpu11.num_int_alu_accesses                4329                       # Number of integer alu accesses
system.cpu11.num_int_insts                       4329                       # number of integer instructions
system.cpu11.num_int_register_reads              4995                       # number of times the integer registers were read
system.cpu11.num_int_register_writes             3209                       # number of times the integer registers were written
system.cpu11.num_load_insts                      1078                       # Number of load instructions
system.cpu11.num_mem_refs                        1603                       # number of memory refs
system.cpu11.num_store_insts                      525                       # Number of store instructions
system.cpu11.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu11.num_vec_insts                          0                       # number of vector instructions
system.cpu11.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu11.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu11.op_class::No_OpClass                  10      0.23%      0.23% # Class of executed instruction
system.cpu11.op_class::IntAlu                    2809     63.48%     63.71% # Class of executed instruction
system.cpu11.op_class::IntMult                      1      0.02%     63.73% # Class of executed instruction
system.cpu11.op_class::IntDiv                       2      0.05%     63.77% # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdAes                      0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdAesMix                   0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash                 0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash2                0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash               0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash2              0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdShaSigma2                0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdShaSigma3                0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::MemRead                   1082     24.45%     88.23% # Class of executed instruction
system.cpu11.op_class::MemWrite                   509     11.50%     99.73% # Class of executed instruction
system.cpu11.op_class::FloatMemRead                 0      0.00%     99.73% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite               12      0.27%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                     4425                       # Class of executed instruction
system.cpu11.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::mean       46261000                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::min_value     46261000                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::max_value     46261000                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateResidencyTicks::ON     742280000                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::CLK_GATED     46261000                       # Cumulative time (in ticks) in various power states
system.cpu12.Branches                             802                       # Number of branches fetched
system.cpu12.committedInsts                      4234                       # Number of instructions committed
system.cpu12.committedOps                        4240                       # Number of ops (including micro ops) committed
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.idle_fraction                   0.985653                       # Percentage of idle cycles
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.not_idle_fraction               0.014347                       # Percentage of non-idle cycles
system.cpu12.numCycles                        1577081                       # number of cpu cycles simulated
system.cpu12.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.num_busy_cycles             22626.987624                       # Number of busy cycles
system.cpu12.num_conditional_control_insts          406                       # number of instructions that are conditional controls
system.cpu12.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu12.num_fp_insts                          12                       # number of float instructions
system.cpu12.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_func_calls                       396                       # number of times a function call or return occured
system.cpu12.num_idle_cycles             1554454.012376                       # Number of idle cycles
system.cpu12.num_int_alu_accesses                4151                       # Number of integer alu accesses
system.cpu12.num_int_insts                       4151                       # number of integer instructions
system.cpu12.num_int_register_reads              4788                       # number of times the integer registers were read
system.cpu12.num_int_register_writes             3075                       # number of times the integer registers were written
system.cpu12.num_load_insts                      1030                       # Number of load instructions
system.cpu12.num_mem_refs                        1535                       # number of memory refs
system.cpu12.num_store_insts                      505                       # Number of store instructions
system.cpu12.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu12.num_vec_insts                          0                       # number of vector instructions
system.cpu12.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu12.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu12.op_class::No_OpClass                  10      0.24%      0.24% # Class of executed instruction
system.cpu12.op_class::IntAlu                    2694     63.51%     63.74% # Class of executed instruction
system.cpu12.op_class::IntMult                      1      0.02%     63.77% # Class of executed instruction
system.cpu12.op_class::IntDiv                       2      0.05%     63.81% # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0      0.00%     63.81% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     63.81% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     63.81% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     63.81% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     63.81% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     63.81% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     63.81% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     63.81% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     63.81% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     63.81% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     63.81% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     63.81% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     63.81% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     63.81% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     63.81% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     63.81% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     63.81% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     63.81% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     63.81% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     63.81% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     63.81% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     63.81% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     63.81% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     63.81% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     63.81% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     63.81% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     63.81% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     63.81% # Class of executed instruction
system.cpu12.op_class::SimdAes                      0      0.00%     63.81% # Class of executed instruction
system.cpu12.op_class::SimdAesMix                   0      0.00%     63.81% # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash                 0      0.00%     63.81% # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash2                0      0.00%     63.81% # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash               0      0.00%     63.81% # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash2              0      0.00%     63.81% # Class of executed instruction
system.cpu12.op_class::SimdShaSigma2                0      0.00%     63.81% # Class of executed instruction
system.cpu12.op_class::SimdShaSigma3                0      0.00%     63.81% # Class of executed instruction
system.cpu12.op_class::MemRead                   1034     24.38%     88.19% # Class of executed instruction
system.cpu12.op_class::MemWrite                   489     11.53%     99.72% # Class of executed instruction
system.cpu12.op_class::FloatMemRead                 0      0.00%     99.72% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite               12      0.28%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                     4242                       # Class of executed instruction
system.cpu12.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::mean       35851500                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::min_value     35851500                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::max_value     35851500                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateResidencyTicks::ON     752689500                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::CLK_GATED     35851500                       # Cumulative time (in ticks) in various power states
system.cpu13.Branches                             795                       # Number of branches fetched
system.cpu13.committedInsts                      4194                       # Number of instructions committed
system.cpu13.committedOps                        4200                       # Number of ops (including micro ops) committed
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.idle_fraction                   0.985952                       # Percentage of idle cycles
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.not_idle_fraction               0.014048                       # Percentage of non-idle cycles
system.cpu13.numCycles                        1577082                       # number of cpu cycles simulated
system.cpu13.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.num_busy_cycles             22155.001972                       # Number of busy cycles
system.cpu13.num_conditional_control_insts          402                       # number of instructions that are conditional controls
system.cpu13.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu13.num_fp_insts                          12                       # number of float instructions
system.cpu13.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_func_calls                       393                       # number of times a function call or return occured
system.cpu13.num_idle_cycles             1554926.998028                       # Number of idle cycles
system.cpu13.num_int_alu_accesses                4111                       # Number of integer alu accesses
system.cpu13.num_int_insts                       4111                       # number of integer instructions
system.cpu13.num_int_register_reads              4746                       # number of times the integer registers were read
system.cpu13.num_int_register_writes             3044                       # number of times the integer registers were written
system.cpu13.num_load_insts                      1023                       # Number of load instructions
system.cpu13.num_mem_refs                        1525                       # number of memory refs
system.cpu13.num_store_insts                      502                       # Number of store instructions
system.cpu13.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu13.num_vec_insts                          0                       # number of vector instructions
system.cpu13.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu13.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu13.op_class::No_OpClass                  10      0.24%      0.24% # Class of executed instruction
system.cpu13.op_class::IntAlu                    2664     63.40%     63.64% # Class of executed instruction
system.cpu13.op_class::IntMult                      1      0.02%     63.66% # Class of executed instruction
system.cpu13.op_class::IntDiv                       2      0.05%     63.71% # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdAes                      0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdAesMix                   0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash                 0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash2                0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash               0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash2              0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdShaSigma2                0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdShaSigma3                0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::MemRead                   1027     24.44%     88.15% # Class of executed instruction
system.cpu13.op_class::MemWrite                   486     11.57%     99.71% # Class of executed instruction
system.cpu13.op_class::FloatMemRead                 0      0.00%     99.71% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite               12      0.29%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                     4202                       # Class of executed instruction
system.cpu13.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::mean       24965000                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::min_value     24965000                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::max_value     24965000                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateResidencyTicks::ON     763576000                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::CLK_GATED     24965000                       # Cumulative time (in ticks) in various power states
system.cpu14.Branches                             786                       # Number of branches fetched
system.cpu14.committedInsts                      4161                       # Number of instructions committed
system.cpu14.committedOps                        4167                       # Number of ops (including micro ops) committed
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.idle_fraction                   0.986190                       # Percentage of idle cycles
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.not_idle_fraction               0.013810                       # Percentage of non-idle cycles
system.cpu14.numCycles                        1577082                       # number of cpu cycles simulated
system.cpu14.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.num_busy_cycles             21780.001972                       # Number of busy cycles
system.cpu14.num_conditional_control_insts          398                       # number of instructions that are conditional controls
system.cpu14.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu14.num_fp_insts                          12                       # number of float instructions
system.cpu14.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_func_calls                       388                       # number of times a function call or return occured
system.cpu14.num_idle_cycles             1555301.998028                       # Number of idle cycles
system.cpu14.num_int_alu_accesses                4081                       # Number of integer alu accesses
system.cpu14.num_int_insts                       4081                       # number of integer instructions
system.cpu14.num_int_register_reads              4708                       # number of times the integer registers were read
system.cpu14.num_int_register_writes             3022                       # number of times the integer registers were written
system.cpu14.num_load_insts                      1014                       # Number of load instructions
system.cpu14.num_mem_refs                        1513                       # number of memory refs
system.cpu14.num_store_insts                      499                       # Number of store instructions
system.cpu14.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu14.num_vec_insts                          0                       # number of vector instructions
system.cpu14.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu14.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu14.op_class::No_OpClass                  10      0.24%      0.24% # Class of executed instruction
system.cpu14.op_class::IntAlu                    2643     63.40%     63.64% # Class of executed instruction
system.cpu14.op_class::IntMult                      1      0.02%     63.66% # Class of executed instruction
system.cpu14.op_class::IntDiv                       2      0.05%     63.71% # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0      0.00%     63.71% # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0      0.00%     63.71% # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0      0.00%     63.71% # Class of executed instruction
system.cpu14.op_class::FloatMult                    0      0.00%     63.71% # Class of executed instruction
system.cpu14.op_class::FloatMultAcc                 0      0.00%     63.71% # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0      0.00%     63.71% # Class of executed instruction
system.cpu14.op_class::FloatMisc                    0      0.00%     63.71% # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0      0.00%     63.71% # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0      0.00%     63.71% # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0      0.00%     63.71% # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0      0.00%     63.71% # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0      0.00%     63.71% # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0      0.00%     63.71% # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0      0.00%     63.71% # Class of executed instruction
system.cpu14.op_class::SimdMult                     0      0.00%     63.71% # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0      0.00%     63.71% # Class of executed instruction
system.cpu14.op_class::SimdShift                    0      0.00%     63.71% # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0      0.00%     63.71% # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0      0.00%     63.71% # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0      0.00%     63.71% # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0      0.00%     63.71% # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0      0.00%     63.71% # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0      0.00%     63.71% # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0      0.00%     63.71% # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0      0.00%     63.71% # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0      0.00%     63.71% # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0      0.00%     63.71% # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0      0.00%     63.71% # Class of executed instruction
system.cpu14.op_class::SimdAes                      0      0.00%     63.71% # Class of executed instruction
system.cpu14.op_class::SimdAesMix                   0      0.00%     63.71% # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash                 0      0.00%     63.71% # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash2                0      0.00%     63.71% # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash               0      0.00%     63.71% # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash2              0      0.00%     63.71% # Class of executed instruction
system.cpu14.op_class::SimdShaSigma2                0      0.00%     63.71% # Class of executed instruction
system.cpu14.op_class::SimdShaSigma3                0      0.00%     63.71% # Class of executed instruction
system.cpu14.op_class::MemRead                   1018     24.42%     88.13% # Class of executed instruction
system.cpu14.op_class::MemWrite                   483     11.59%     99.71% # Class of executed instruction
system.cpu14.op_class::FloatMemRead                 0      0.00%     99.71% # Class of executed instruction
system.cpu14.op_class::FloatMemWrite               12      0.29%    100.00% # Class of executed instruction
system.cpu14.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::total                     4169                       # Class of executed instruction
system.cpu14.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::mean       14276500                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::min_value     14276500                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::max_value     14276500                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateResidencyTicks::ON     774264500                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::CLK_GATED     14276500                       # Cumulative time (in ticks) in various power states
system.cpu15.Branches                             793                       # Number of branches fetched
system.cpu15.committedInsts                      3933                       # Number of instructions committed
system.cpu15.committedOps                        3938                       # Number of ops (including micro ops) committed
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.idle_fraction                   0.984565                       # Percentage of idle cycles
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.not_idle_fraction               0.015435                       # Percentage of non-idle cycles
system.cpu15.numCycles                        1577081                       # number of cpu cycles simulated
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.num_busy_cycles             24341.986534                       # Number of busy cycles
system.cpu15.num_conditional_control_insts          442                       # number of instructions that are conditional controls
system.cpu15.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu15.num_fp_insts                          12                       # number of float instructions
system.cpu15.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_func_calls                       351                       # number of times a function call or return occured
system.cpu15.num_idle_cycles             1552739.013466                       # Number of idle cycles
system.cpu15.num_int_alu_accesses                3870                       # Number of integer alu accesses
system.cpu15.num_int_insts                       3870                       # number of integer instructions
system.cpu15.num_int_register_reads              4432                       # number of times the integer registers were read
system.cpu15.num_int_register_writes             2852                       # number of times the integer registers were written
system.cpu15.num_load_insts                       890                       # Number of load instructions
system.cpu15.num_mem_refs                        1333                       # number of memory refs
system.cpu15.num_store_insts                      443                       # Number of store instructions
system.cpu15.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu15.num_vec_insts                          0                       # number of vector instructions
system.cpu15.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu15.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu15.op_class::No_OpClass                  23      0.58%      0.58% # Class of executed instruction
system.cpu15.op_class::IntAlu                    2596     65.64%     66.22% # Class of executed instruction
system.cpu15.op_class::IntMult                      1      0.03%     66.25% # Class of executed instruction
system.cpu15.op_class::IntDiv                       2      0.05%     66.30% # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::FloatMult                    0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::FloatMultAcc                 0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::FloatMisc                    0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::SimdMult                     0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::SimdShift                    0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::SimdAes                      0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::SimdAesMix                   0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash                 0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash2                0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash               0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash2              0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::SimdShaSigma2                0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::SimdShaSigma3                0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::MemRead                    893     22.58%     88.87% # Class of executed instruction
system.cpu15.op_class::MemWrite                   428     10.82%     99.70% # Class of executed instruction
system.cpu15.op_class::FloatMemRead                 0      0.00%     99.70% # Class of executed instruction
system.cpu15.op_class::FloatMemWrite               12      0.30%    100.00% # Class of executed instruction
system.cpu15.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::total                     3955                       # Class of executed instruction
system.cpu15.pwrStateResidencyTicks::ON     788541000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgGap                   1539454.72                       # Average gap between requests
system.mem_ctrls0.avgMemAccLat               62530.02                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples       508.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgQLat                    43780.02                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgRdBW                       41.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    41.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.busUtil                        0.32                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.32                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0     41230576                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             41230576                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0     41230576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            41230576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bytesPerActivate::samples          286                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   113.454545                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean    96.087153                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    83.937548                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::64-127          163     56.99%     56.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-191           74     25.87%     82.87% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::192-255           26      9.09%     91.96% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-319           14      4.90%     96.85% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::320-383            4      1.40%     98.25% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::448-511            3      1.05%     99.30% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::576-639            1      0.35%     99.65% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-831            1      0.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total          286                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM                 32512                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadSys                  32512                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0        32512                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total             32512                       # Number of bytes read from this memory
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0          508                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     62530.02                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0        32512                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 41230576.469707980752                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0     31765250                       # Per-master read total memory access latency
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numStayReadState               1191                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0          508                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total                508                       # Number of read requests responded to by this memory
system.mem_ctrls0.pageHitRate                   43.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.perBankRdBursts::0               43                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1               13                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                8                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3               13                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4               20                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                9                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6               34                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7               73                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8               20                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9               36                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10              45                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11              83                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12              24                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13              13                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14              59                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15              15                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.priorityMaxLatency     0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.priorityMinLatency     0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rdQLenPdf::0                    506                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.readBursts                      508                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                  508                       # Read request sizes (log2)
system.mem_ctrls0.readReqs                        508                       # Number of read requests accepted
system.mem_ctrls0.readRowHitRate                43.50                       # Row buffer hit rate for reads
system.mem_ctrls0.readRowHits                     221                       # Number of row buffer hits during reads
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.totBusLat                   2540000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totGap                    782043000                       # Total gap between requests
system.mem_ctrls0.totMemAccLat               31765250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totQLat                    22240250                       # Total ticks spent queuing
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0_0.actBackEnergy            12684210                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.actEnergy                  813960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy      190411350                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.averagePower           482.468794                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE      4450500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF     22100000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF    116311250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    220240000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT      7864500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN    417574750                       # Time in different power states
system.mem_ctrls0_0.preBackEnergy             2364480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.preEnergy                  428835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy       84569280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.readEnergy                1520820                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        52244400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy        35203020                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy             380446425                       # Total energy per rank (pJ)
system.mem_ctrls0_0.totalIdleTime           748097000                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy            14558940                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.actEnergy                 1235220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy      204421950                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.averagePower           498.923385                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE      4865000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF     23400000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF     76398250                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN    224682750                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT     10892750                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN    448302250                       # Time in different power states
system.mem_ctrls0_1.preBackEnergy             2777760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.preEnergy                  656535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy       86280480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.readEnergy                2106300                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        55317600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy        26066760                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy             393421545                       # Total energy per rank (pJ)
system.mem_ctrls0_1.totalIdleTime           743442250                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgGap                   1472952.83                       # Average gap between requests
system.mem_ctrls1.avgMemAccLat               59623.82                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples       530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgQLat                    40873.82                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgRdBW                       42.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    42.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.avgWrQLen                      0.03                       # Average write queue length when enqueuing
system.mem_ctrls1.busUtil                        0.34                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.34                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1     42934990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             42934990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1     43016153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            43016153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_write::.ruby.dir_cntrl1        81163                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total               81163                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bytesPerActivate::samples          297                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   113.993266                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean    96.369573                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    85.053322                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::64-127          169     56.90%     56.90% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-191           75     25.25%     82.15% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::192-255           32     10.77%     92.93% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-319           10      3.37%     96.30% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::320-383            2      0.67%     96.97% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-447            6      2.02%     98.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::448-511            1      0.34%     99.33% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-575            1      0.34%     99.66% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::832-895            1      0.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total          297                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM                 33856                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadSys                  33856                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesWrittenSys                  64                       # Total written bytes from the system interface side
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1        33856                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total             33856                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.ruby.dir_cntrl1           64                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total             64                       # Number of bytes written to this memory
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1          529                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     59623.82                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1        33856                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 42934990.063928186893                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1     31541000                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteAccesses::.ruby.dir_cntrl1            1                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterWriteAvgLat::.ruby.dir_cntrl1         0.00                       # Per-master write average memory access latency
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numStayReadState               1239                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1          529                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total                529                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.ruby.dir_cntrl1            1                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total                 1                       # Number of write requests responded to by this memory
system.mem_ctrls1.pageHitRate                   43.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.perBankRdBursts::0               39                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1               18                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2               11                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3               14                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4               23                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5               14                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6               38                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7               76                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8               18                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9               36                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10              53                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11              84                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12              22                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               8                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14              66                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               9                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.priorityMaxLatency     0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.priorityMinLatency     0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rdQLenPdf::0                    527                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.readBursts                      529                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                  529                       # Read request sizes (log2)
system.mem_ctrls1.readReqs                        529                       # Number of read requests accepted
system.mem_ctrls1.readRowHitRate                43.86                       # Row buffer hit rate for reads
system.mem_ctrls1.readRowHits                     232                       # Number of row buffer hits during reads
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.totBusLat                   2645000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totGap                    780665000                       # Total gap between requests
system.mem_ctrls1.totMemAccLat               31541000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totQLat                    21622250                       # Total ticks spent queuing
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.writeBursts                       1                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   1                       # Write request sizes (log2)
system.mem_ctrls1.writeReqs                         1                       # Number of write requests accepted
system.mem_ctrls1.writeRowHitRate                0.00                       # Row buffer hit rate for writes
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1_0.actBackEnergy            12929310                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.actEnergy                  856800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy      188536050                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.averagePower           482.112712                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE      4572000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF     22100000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF    116969750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN    223019750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT      8403250                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN    413476250                       # Time in different power states
system.mem_ctrls1_0.preBackEnergy             2585280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.preEnergy                  455400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy       85642560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.readEnergy                1663620                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        52244400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy        35252220                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy             380165640                       # Total energy per rank (pJ)
system.mem_ctrls1_0.totalIdleTime           747593500                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy            15152880                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.actEnergy                 1263780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy      215272470                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.averagePower           509.381332                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE      4198000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF     24700000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF     38571000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN    237895250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT     11079000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN    472097750                       # Time in different power states
system.mem_ctrls1_1.preBackEnergy             2492160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.preEnergy                  671715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy       91357440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.readEnergy                2113440                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        58390800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy        14839800                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy             401668065                       # Total energy per rank (pJ)
system.mem_ctrls1_1.totalIdleTime           741619250                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgGap                   1481027.46                       # Average gap between requests
system.mem_ctrls2.avgMemAccLat               60848.67                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples       528.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.avgQLat                    42098.67                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgRdBW                       42.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                    42.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.avgWrQLen                      0.03                       # Average write queue length when enqueuing
system.mem_ctrls2.busUtil                        0.33                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.33                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2     42772665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total             42772665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2     42853828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total            42853828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_write::.ruby.dir_cntrl2        81163                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total               81163                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bytesPerActivate::samples          293                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   115.112628                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean    96.138187                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev    89.505974                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::64-127          171     58.36%     58.36% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-191           69     23.55%     81.91% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::192-255           28      9.56%     91.47% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-319           12      4.10%     95.56% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::320-383            6      2.05%     97.61% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-447            2      0.68%     98.29% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::448-511            2      0.68%     98.98% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-575            1      0.34%     99.32% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-703            1      0.34%     99.66% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-831            1      0.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total          293                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM                 33728                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadSys                  33728                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesWrittenSys                  64                       # Total written bytes from the system interface side
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2        33728                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total             33728                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::.ruby.dir_cntrl2           64                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total             64                       # Number of bytes written to this memory
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2          527                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     60848.67                       # Per-master read average memory access latency
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2        33728                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 42772664.959716744721                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2     32067250                       # Per-master read total memory access latency
system.mem_ctrls2.masterWriteAccesses::.ruby.dir_cntrl2            1                       # Per-master write serviced memory accesses
system.mem_ctrls2.masterWriteAvgLat::.ruby.dir_cntrl2         0.00                       # Per-master write average memory access latency
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numStayReadState               1229                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2          527                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total                527                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::.ruby.dir_cntrl2            1                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total                 1                       # Number of write requests responded to by this memory
system.mem_ctrls2.pageHitRate                   44.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.perBankRdBursts::0               38                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1               22                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2               10                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3               15                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4               26                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5                9                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6               40                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7               81                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8               16                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9               34                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10              50                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11              80                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12              17                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13              10                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14              66                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15              13                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.priorityMaxLatency     0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.priorityMinLatency     0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rdQLenPdf::0                    525                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                      2                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.readBursts                      527                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                  527                       # Read request sizes (log2)
system.mem_ctrls2.readReqs                        527                       # Number of read requests accepted
system.mem_ctrls2.readRowHitRate                44.40                       # Row buffer hit rate for reads
system.mem_ctrls2.readRowHits                     234                       # Number of row buffer hits during reads
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.totBusLat                   2635000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totGap                    781982500                       # Total gap between requests
system.mem_ctrls2.totMemAccLat               32067250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totQLat                    22186000                       # Total ticks spent queuing
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.writeBursts                       1                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                   1                       # Write request sizes (log2)
system.mem_ctrls2.writeReqs                         1                       # Number of write requests accepted
system.mem_ctrls2.writeRowHitRate                0.00                       # Row buffer hit rate for writes
system.mem_ctrls2.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls2_0.actBackEnergy            12427140                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.actEnergy                  828240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy      178648830                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.averagePower           467.417281                       # Core power per rank (mW)
system.mem_ctrls2_0.memoryStateTime::IDLE      3477000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF     20800000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF    157129500                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN    206828250                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT      8549500                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN    391756750                       # Time in different power states
system.mem_ctrls2_0.preBackEnergy             2129280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.preEnergy                  440220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy       79425600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.readEnergy                1720740                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        49171200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy        43786440                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy             368577690                       # Total energy per rank (pJ)
system.mem_ctrls2_0.totalIdleTime           750518750                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy            14936280                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.actEnergy                 1263780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy      215528970                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.averagePower           508.501048                       # Core power per rank (mW)
system.mem_ctrls2_1.memoryStateTime::IDLE      3828000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF     24440000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF     45805250                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN    230972500                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT     10807750                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN    472687500                       # Time in different power states
system.mem_ctrls2_1.preBackEnergy             2438880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.preEnergy                  671715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy       88696320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.readEnergy                2042040                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        57776160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy        17619780                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy             400973925                       # Total energy per rank (pJ)
system.mem_ctrls2_1.totalIdleTime           741751500                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgGap                   1433813.76                       # Average gap between requests
system.mem_ctrls3.avgMemAccLat               60631.22                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples       544.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.avgQLat                    41881.22                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgRdBW                       44.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                    44.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.avgWrQLen                      0.01                       # Average write queue length when enqueuing
system.mem_ctrls3.busUtil                        0.34                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.34                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3     44152428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total             44152428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3     44233591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total            44233591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_write::.ruby.dir_cntrl3        81163                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total               81163                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bytesPerActivate::samples          301                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   115.455150                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean    96.465745                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev    92.112226                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::64-127          175     58.14%     58.14% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-191           67     22.26%     80.40% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::192-255           35     11.63%     92.03% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-319           14      4.65%     96.68% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::320-383            4      1.33%     98.01% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-447            2      0.66%     98.67% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::448-511            1      0.33%     99.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::576-639            1      0.33%     99.34% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::704-767            1      0.33%     99.67% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-959            1      0.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total          301                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM                 34752                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadSys                  34816                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesReadWrQ                     64                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesWrittenSys                  64                       # Total written bytes from the system interface side
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3        34816                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total             34816                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::.ruby.dir_cntrl3           64                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total             64                       # Number of bytes written to this memory
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3          544                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     60519.76                       # Per-master read average memory access latency
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3        34752                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 44071265.793408334255                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3     32922750                       # Per-master read total memory access latency
system.mem_ctrls3.masterWriteAccesses::.ruby.dir_cntrl3            1                       # Per-master write serviced memory accesses
system.mem_ctrls3.masterWriteAvgLat::.ruby.dir_cntrl3         0.00                       # Per-master write average memory access latency
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numStayReadState               1260                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3          544                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total                544                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::.ruby.dir_cntrl3            1                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total                 1                       # Number of write requests responded to by this memory
system.mem_ctrls3.pageHitRate                   44.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.perBankRdBursts::0               44                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1               20                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2                6                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3               16                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4               25                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5                7                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6               39                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7               82                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8               19                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9               38                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10              52                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11              83                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12              18                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13              15                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14              66                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15              13                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.priorityMaxLatency     0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.priorityMinLatency     0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rdQLenPdf::0                    542                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                      1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.readBursts                      544                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                  544                       # Read request sizes (log2)
system.mem_ctrls3.readReqs                        544                       # Number of read requests accepted
system.mem_ctrls3.readRowHitRate                44.57                       # Row buffer hit rate for reads
system.mem_ctrls3.readRowHits                     242                       # Number of row buffer hits during reads
system.mem_ctrls3.servicedByWrQ                     1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.totBusLat                   2715000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totGap                    781428500                       # Total gap between requests
system.mem_ctrls3.totMemAccLat               32922750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totQLat                    22741500                       # Total ticks spent queuing
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.writeBursts                       1                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                   1                       # Write request sizes (log2)
system.mem_ctrls3.writeReqs                         1                       # Number of write requests accepted
system.mem_ctrls3.writeRowHitRate                0.00                       # Row buffer hit rate for writes
system.mem_ctrls3.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls3_0.actBackEnergy            12333660                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.actEnergy                  849660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy      183710430                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.averagePower           467.561604                       # Core power per rank (mW)
system.mem_ctrls3_0.memoryStateTime::IDLE      4404500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF     20440250                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF    169383250                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    182883000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT      8565500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN    402864500                       # Time in different power states
system.mem_ctrls3_0.preBackEnergy             2471040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.preEnergy                  451605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy       70228320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.readEnergy                1706460                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        48556560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy        48383760                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy             368691495                       # Total energy per rank (pJ)
system.mem_ctrls3_0.totalIdleTime           755130750                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy            15278850                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.actEnergy                 1299480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy      218680500                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.averagePower           509.535890                       # Core power per rank (mW)
system.mem_ctrls3_1.memoryStateTime::IDLE      3945500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF     24700000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF     41839750                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN    227153250                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT     11313500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN    479589000                       # Time in different power states
system.mem_ctrls3_1.preBackEnergy             2486880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.preEnergy                  690690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy       87228480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.readEnergy                2170560                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        58390800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy        15563700                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy             401789940                       # Total energy per rank (pJ)
system.mem_ctrls3_1.totalIdleTime           744614250                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.Directory_Controller.CleanReplacement |           3     17.65%     17.65% |           8     47.06%     64.71% |           3     17.65%     82.35% |           3     17.65%    100.00%
system.ruby.Directory_Controller.CleanReplacement::total           17                      
system.ruby.Directory_Controller.Data    |           0      0.00%      0.00% |           1     33.33%     33.33% |           1     33.33%     66.67% |           1     33.33%    100.00%
system.ruby.Directory_Controller.Data::total            3                      
system.ruby.Directory_Controller.Fetch   |         508     24.10%     24.10% |         529     25.09%     49.19% |         527     25.00%     74.19% |         544     25.81%    100.00%
system.ruby.Directory_Controller.Fetch::total         2108                      
system.ruby.Directory_Controller.I.Fetch |         508     24.10%     24.10% |         529     25.09%     49.19% |         527     25.00%     74.19% |         544     25.81%    100.00%
system.ruby.Directory_Controller.I.Fetch::total         2108                      
system.ruby.Directory_Controller.IM.Memory_Data |         508     24.10%     24.10% |         529     25.09%     49.19% |         527     25.00%     74.19% |         544     25.81%    100.00%
system.ruby.Directory_Controller.IM.Memory_Data::total         2108                      
system.ruby.Directory_Controller.M.CleanReplacement |           3     17.65%     17.65% |           8     47.06%     64.71% |           3     17.65%     82.35% |           3     17.65%    100.00%
system.ruby.Directory_Controller.M.CleanReplacement::total           17                      
system.ruby.Directory_Controller.M.Data  |           0      0.00%      0.00% |           1     33.33%     33.33% |           1     33.33%     66.67% |           1     33.33%    100.00%
system.ruby.Directory_Controller.M.Data::total            3                      
system.ruby.Directory_Controller.MI.Memory_Ack |           0      0.00%      0.00% |           1     33.33%     33.33% |           1     33.33%     66.67% |           1     33.33%    100.00%
system.ruby.Directory_Controller.MI.Memory_Ack::total            3                      
system.ruby.Directory_Controller.Memory_Ack |           0      0.00%      0.00% |           1     33.33%     33.33% |           1     33.33%     66.67% |           1     33.33%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total            3                      
system.ruby.Directory_Controller.Memory_Data |         508     24.10%     24.10% |         529     25.09%     49.19% |         527     25.00%     74.19% |         544     25.81%    100.00%
system.ruby.Directory_Controller.Memory_Data::total         2108                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples       206037                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |      206037    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total       206037                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          256                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         2559                      
system.ruby.IFETCH.latency_hist_seqr::samples       211136                      
system.ruby.IFETCH.latency_hist_seqr::mean     3.661214                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.113662                      
system.ruby.IFETCH.latency_hist_seqr::stdev    26.108706                      
system.ruby.IFETCH.latency_hist_seqr     |      210857     99.87%     99.87% |         228      0.11%     99.98% |          12      0.01%     99.98% |           1      0.00%     99.98% |           6      0.00%     99.98% |          32      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total       211136                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples         5099                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   111.193763                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean    86.284645                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev   127.982712                      
system.ruby.IFETCH.miss_latency_hist_seqr |        4820     94.53%     94.53% |         228      4.47%     99.00% |          12      0.24%     99.24% |           1      0.02%     99.25% |           6      0.12%     99.37% |          32      0.63%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total         5099                      
system.ruby.L1Cache_Controller.Ack       |           5      7.14%      7.14% |           1      1.43%      8.57% |           5      7.14%     15.71% |           3      4.29%     20.00% |           4      5.71%     25.71% |           4      5.71%     31.43% |           3      4.29%     35.71% |           3      4.29%     40.00% |           7     10.00%     50.00% |           3      4.29%     54.29% |           3      4.29%     58.57% |           3      4.29%     62.86% |           3      4.29%     67.14% |           3      4.29%     71.43% |           5      7.14%     78.57% |          15     21.43%    100.00%
system.ruby.L1Cache_Controller.Ack::total           70                      
system.ruby.L1Cache_Controller.Ack_all   |           5      8.47%      8.47% |           1      1.69%     10.17% |           5      8.47%     18.64% |           3      5.08%     23.73% |           4      6.78%     30.51% |           4      6.78%     37.29% |           3      5.08%     42.37% |           3      5.08%     47.46% |           5      8.47%     55.93% |           3      5.08%     61.02% |           3      5.08%     66.10% |           3      5.08%     71.19% |           3      5.08%     76.27% |           3      5.08%     81.36% |           4      6.78%     88.14% |           7     11.86%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           59                      
system.ruby.L1Cache_Controller.Data      |           1     25.00%     25.00% |           0      0.00%     25.00% |           1     25.00%     50.00% |           0      0.00%     50.00% |           1     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data::total            4                      
system.ruby.L1Cache_Controller.DataS_fromL1 |           3      4.11%      4.11% |           3      4.11%      8.22% |           9     12.33%     20.55% |           4      5.48%     26.03% |           3      4.11%     30.14% |           5      6.85%     36.99% |           4      5.48%     42.47% |           4      5.48%     47.95% |           6      8.22%     56.16% |           5      6.85%     63.01% |           3      4.11%     67.12% |           3      4.11%     71.23% |           5      6.85%     78.08% |           3      4.11%     82.19% |           5      6.85%     89.04% |           8     10.96%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total           73                      
system.ruby.L1Cache_Controller.Data_Exclusive |        3880     95.80%     95.80% |          17      0.42%     96.22% |           9      0.22%     96.44% |          10      0.25%     96.69% |          13      0.32%     97.01% |          11      0.27%     97.28% |          11      0.27%     97.56% |          11      0.27%     97.83% |           9      0.22%     98.05% |          12      0.30%     98.35% |          12      0.30%     98.64% |          12      0.30%     98.94% |           9      0.22%     99.16% |          10      0.25%     99.41% |          12      0.30%     99.70% |          12      0.30%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total         4050                      
system.ruby.L1Cache_Controller.Data_all_Acks |        6115     85.31%     85.31% |          66      0.92%     86.23% |          65      0.91%     87.14% |          71      0.99%     88.13% |          71      0.99%     89.12% |          71      0.99%     90.11% |          72      1.00%     91.11% |          72      1.00%     92.12% |          70      0.98%     93.09% |          71      0.99%     94.08% |          72      1.00%     95.09% |          71      0.99%     96.08% |          70      0.98%     97.06% |          71      0.99%     98.05% |          68      0.95%     99.00% |          72      1.00%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         7168                      
system.ruby.L1Cache_Controller.E.Fwd_GETS |           0      0.00%      0.00% |           5     71.43%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           1     14.29%     85.71% |           0      0.00%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETS::total            7                      
system.ruby.L1Cache_Controller.E.Fwd_GETX |           0      0.00%      0.00% |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETX::total           14                      
system.ruby.L1Cache_Controller.E.L1_Replacement |        3188     97.11%     97.11% |           6      0.18%     97.29% |           6      0.18%     97.47% |           6      0.18%     97.65% |           7      0.21%     97.87% |           7      0.21%     98.08% |           6      0.18%     98.26% |           6      0.18%     98.45% |           6      0.18%     98.63% |           6      0.18%     98.81% |           6      0.18%     98.99% |           7      0.21%     99.21% |           6      0.18%     99.39% |           5      0.15%     99.54% |           7      0.21%     99.76% |           8      0.24%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total         3283                      
system.ruby.L1Cache_Controller.E.LL      |          90     98.90%     98.90% |           1      1.10%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.LL::total           91                      
system.ruby.L1Cache_Controller.E.Load    |        7354     96.85%     96.85% |          24      0.32%     97.17% |          17      0.22%     97.39% |          14      0.18%     97.58% |          19      0.25%     97.83% |          13      0.17%     98.00% |          14      0.18%     98.18% |          16      0.21%     98.39% |           9      0.12%     98.51% |          15      0.20%     98.71% |          16      0.21%     98.92% |          19      0.25%     99.17% |          11      0.14%     99.32% |          14      0.18%     99.50% |          20      0.26%     99.76% |          18      0.24%    100.00%
system.ruby.L1Cache_Controller.E.Load::total         7593                      
system.ruby.L1Cache_Controller.E.Store   |         599     92.72%     92.72% |           4      0.62%     93.34% |           2      0.31%     93.65% |           3      0.46%     94.12% |           4      0.62%     94.74% |           3      0.46%     95.20% |           3      0.46%     95.67% |           3      0.46%     96.13% |           2      0.31%     96.44% |           4      0.62%     97.06% |           4      0.62%     97.68% |           3      0.46%     98.14% |           2      0.31%     98.45% |           3      0.46%     98.92% |           4      0.62%     99.54% |           3      0.46%    100.00%
system.ruby.L1Cache_Controller.E.Store::total          646                      
system.ruby.L1Cache_Controller.Fwd_GETS  |          27     34.18%     34.18% |           9     11.39%     45.57% |           2      2.53%     48.10% |           5      6.33%     54.43% |           2      2.53%     56.96% |           2      2.53%     59.49% |           3      3.80%     63.29% |           4      5.06%     68.35% |           2      2.53%     70.89% |           3      3.80%     74.68% |           2      2.53%     77.22% |           5      6.33%     83.54% |           2      2.53%     86.08% |           5      6.33%     92.41% |           3      3.80%     96.20% |           3      3.80%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total           79                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           1      1.28%      1.28% |           4      5.13%      6.41% |           6      7.69%     14.10% |           4      5.13%     19.23% |           6      7.69%     26.92% |           5      6.41%     33.33% |           6      7.69%     41.03% |           4      5.13%     46.15% |           6      7.69%     53.85% |           6      7.69%     61.54% |           6      7.69%     69.23% |           3      3.85%     73.08% |           6      7.69%     80.77% |           3      3.85%     84.62% |           5      6.41%     91.03% |           7      8.97%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           78                      
system.ruby.L1Cache_Controller.I.L1_Replacement |          17     38.64%     38.64% |           2      4.55%     43.18% |           1      2.27%     45.45% |           2      4.55%     50.00% |           2      4.55%     54.55% |           1      2.27%     56.82% |           3      6.82%     63.64% |           3      6.82%     70.45% |           2      4.55%     75.00% |           3      6.82%     81.82% |           3      6.82%     88.64% |           1      2.27%     90.91% |           2      4.55%     95.45% |           1      2.27%     97.73% |           1      2.27%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total           44                      
system.ruby.L1Cache_Controller.I.LL      |           1      9.09%      9.09% |           0      0.00%      9.09% |           1      9.09%     18.18% |           1      9.09%     27.27% |           1      9.09%     36.36% |           1      9.09%     45.45% |           1      9.09%     54.55% |           1      9.09%     63.64% |           0      0.00%     63.64% |           0      0.00%     63.64% |           1      9.09%     72.73% |           1      9.09%     81.82% |           1      9.09%     90.91% |           1      9.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.LL::total           11                      
system.ruby.L1Cache_Controller.I.Load    |           2      9.52%      9.52% |           1      4.76%     14.29% |           1      4.76%     19.05% |           1      4.76%     23.81% |           1      4.76%     28.57% |           1      4.76%     33.33% |           1      4.76%     38.10% |           1      4.76%     42.86% |           1      4.76%     47.62% |           1      4.76%     52.38% |           1      4.76%     57.14% |           1      4.76%     61.90% |           1      4.76%     66.67% |           1      4.76%     71.43% |           1      4.76%     76.19% |           5     23.81%    100.00%
system.ruby.L1Cache_Controller.I.Load::total           21                      
system.ruby.L1Cache_Controller.I.Store   |           1      5.88%      5.88% |           1      5.88%     11.76% |           1      5.88%     17.65% |           2     11.76%     29.41% |           1      5.88%     35.29% |           1      5.88%     41.18% |           1      5.88%     47.06% |           1      5.88%     52.94% |           1      5.88%     58.82% |           1      5.88%     64.71% |           1      5.88%     70.59% |           1      5.88%     76.47% |           1      5.88%     82.35% |           1      5.88%     88.24% |           1      5.88%     94.12% |           1      5.88%    100.00%
system.ruby.L1Cache_Controller.I.Store::total           17                      
system.ruby.L1Cache_Controller.IL.Ack    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IL.Ack::total            3                      
system.ruby.L1Cache_Controller.IL.Data   |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IL.Data::total            3                      
system.ruby.L1Cache_Controller.IL.Data_all_Acks |          54     83.08%     83.08% |           1      1.54%     84.62% |           0      0.00%     84.62% |           1      1.54%     86.15% |           0      0.00%     86.15% |           1      1.54%     87.69% |           1      1.54%     89.23% |           1      1.54%     90.77% |           0      0.00%     90.77% |           1      1.54%     92.31% |           1      1.54%     93.85% |           1      1.54%     95.38% |           1      1.54%     96.92% |           1      1.54%     98.46% |           0      0.00%     98.46% |           1      1.54%    100.00%
system.ruby.L1Cache_Controller.IL.Data_all_Acks::total           65                      
system.ruby.L1Cache_Controller.IM.Data   |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data::total            1                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |        1618     84.54%     84.54% |          20      1.04%     85.58% |          19      0.99%     86.57% |          20      1.04%     87.62% |          20      1.04%     88.66% |          20      1.04%     89.71% |          20      1.04%     90.75% |          20      1.04%     91.80% |          20      1.04%     92.84% |          20      1.04%     93.89% |          20      1.04%     94.93% |          20      1.04%     95.98% |          19      0.99%     96.97% |          19      0.99%     97.96% |          19      0.99%     98.96% |          20      1.04%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total         1914                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |           3      4.11%      4.11% |           3      4.11%      8.22% |           9     12.33%     20.55% |           4      5.48%     26.03% |           3      4.11%     30.14% |           5      6.85%     36.99% |           4      5.48%     42.47% |           4      5.48%     47.95% |           6      8.22%     56.16% |           5      6.85%     63.01% |           3      4.11%     67.12% |           3      4.11%     71.23% |           5      6.85%     78.08% |           3      4.11%     82.19% |           5      6.85%     89.04% |           8     10.96%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total           73                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        3880     95.80%     95.80% |          17      0.42%     96.22% |           9      0.22%     96.44% |          10      0.25%     96.69% |          13      0.32%     97.01% |          11      0.27%     97.28% |          11      0.27%     97.56% |          11      0.27%     97.83% |           9      0.22%     98.05% |          12      0.30%     98.35% |          12      0.30%     98.64% |          12      0.30%     98.94% |           9      0.22%     99.16% |          10      0.25%     99.41% |          12      0.30%     99.70% |          12      0.30%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total         4050                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        4442     85.74%     85.74% |          45      0.87%     86.60% |          46      0.89%     87.49% |          49      0.95%     88.44% |          50      0.97%     89.40% |          49      0.95%     90.35% |          50      0.97%     91.31% |          50      0.97%     92.28% |          50      0.97%     93.24% |          50      0.97%     94.21% |          50      0.97%     95.17% |          49      0.95%     96.12% |          50      0.97%     97.09% |          51      0.98%     98.07% |          49      0.95%     99.02% |          51      0.98%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         5181                      
system.ruby.L1Cache_Controller.IS.Inv    |           1     12.50%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           1     12.50%     25.00% |           1     12.50%     37.50% |           1     12.50%     50.00% |           1     12.50%     62.50% |           1     12.50%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     12.50%     87.50% |           1     12.50%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Inv::total            8                      
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks |           1     12.50%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           1     12.50%     25.00% |           1     12.50%     37.50% |           1     12.50%     50.00% |           1     12.50%     62.50% |           1     12.50%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     12.50%     87.50% |           1     12.50%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks::total            8                      
system.ruby.L1Cache_Controller.Ifetch    |      124193     58.82%     58.82% |        6091      2.88%     61.71% |        6091      2.88%     64.59% |        6059      2.87%     67.46% |        6013      2.85%     70.31% |        6027      2.85%     73.16% |        6016      2.85%     76.01% |        6061      2.87%     78.88% |        5881      2.79%     81.67% |        5934      2.81%     84.48% |        5836      2.76%     87.24% |        5695      2.70%     89.94% |        5456      2.58%     92.52% |        5405      2.56%     95.08% |        5362      2.54%     97.62% |        5016      2.38%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total       211136                      
system.ruby.L1Cache_Controller.Inv       |          32     36.78%     36.78% |           5      5.75%     42.53% |           3      3.45%     45.98% |           6      6.90%     52.87% |           3      3.45%     56.32% |           3      3.45%     59.77% |           4      4.60%     64.37% |           4      4.60%     68.97% |           3      3.45%     72.41% |           4      4.60%     77.01% |           3      3.45%     80.46% |           4      4.60%     85.06% |           3      3.45%     88.51% |           4      4.60%     93.10% |           3      3.45%     96.55% |           3      3.45%    100.00%
system.ruby.L1Cache_Controller.Inv::total           87                      
system.ruby.L1Cache_Controller.L.Fwd_GETS |           0      0.00%      0.00% |           1     16.67%     16.67% |           0      0.00%     16.67% |           1     16.67%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     16.67%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     16.67%     66.67% |           0      0.00%     66.67% |           1     16.67%     83.33% |           0      0.00%     83.33% |           1     16.67%    100.00%
system.ruby.L1Cache_Controller.L.Fwd_GETS::total            6                      
system.ruby.L1Cache_Controller.L.Fwd_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      8.33%      8.33% |           0      0.00%      8.33% |           1      8.33%     16.67% |           1      8.33%     25.00% |           1      8.33%     33.33% |           0      0.00%     33.33% |           1      8.33%     41.67% |           1      8.33%     50.00% |           1      8.33%     58.33% |           0      0.00%     58.33% |           1      8.33%     66.67% |           0      0.00%     66.67% |           1      8.33%     75.00% |           3     25.00%    100.00%
system.ruby.L1Cache_Controller.L.Fwd_GETX::total           12                      
system.ruby.L1Cache_Controller.L.LL      |           1      4.55%      4.55% |           1      4.55%      9.09% |           1      4.55%     13.64% |           1      4.55%     18.18% |           1      4.55%     22.73% |           1      4.55%     27.27% |           1      4.55%     31.82% |           1      4.55%     36.36% |           1      4.55%     40.91% |           1      4.55%     45.45% |           1      4.55%     50.00% |           1      4.55%     54.55% |           1      4.55%     59.09% |           1      4.55%     63.64% |           0      0.00%     63.64% |           8     36.36%    100.00%
system.ruby.L1Cache_Controller.L.LL::total           22                      
system.ruby.L1Cache_Controller.L.Load    |         317     87.81%     87.81% |           2      0.55%     88.37% |           2      0.55%     88.92% |           2      0.55%     89.47% |           2      0.55%     90.03% |           2      0.55%     90.58% |           2      0.55%     91.14% |           2      0.55%     91.69% |           2      0.55%     92.24% |           2      0.55%     92.80% |           2      0.55%     93.35% |           2      0.55%     93.91% |           2      0.55%     94.46% |           2      0.55%     95.01% |           2      0.55%     95.57% |          16      4.43%    100.00%
system.ruby.L1Cache_Controller.L.Load::total          361                      
system.ruby.L1Cache_Controller.L.Store   |         400     85.11%     85.11% |           3      0.64%     85.74% |           3      0.64%     86.38% |           3      0.64%     87.02% |           3      0.64%     87.66% |           3      0.64%     88.30% |           4      0.85%     89.15% |           4      0.85%     90.00% |           4      0.85%     90.85% |           4      0.85%     91.70% |           4      0.85%     92.55% |           4      0.85%     93.40% |           4      0.85%     94.26% |           4      0.85%     95.11% |           4      0.85%     95.96% |          19      4.04%    100.00%
system.ruby.L1Cache_Controller.L.Store::total          470                      
system.ruby.L1Cache_Controller.L.Unlock  |         255     78.95%     78.95% |           4      1.24%     80.19% |           4      1.24%     81.42% |           4      1.24%     82.66% |           4      1.24%     83.90% |           4      1.24%     85.14% |           4      1.24%     86.38% |           4      1.24%     87.62% |           4      1.24%     88.85% |           4      1.24%     90.09% |           4      1.24%     91.33% |           4      1.24%     92.57% |           4      1.24%     93.81% |           4      1.24%     95.05% |           4      1.24%     96.28% |          12      3.72%    100.00%
system.ruby.L1Cache_Controller.L.Unlock::total          323                      
system.ruby.L1Cache_Controller.L1_Replacement |        9963     92.85%     92.85% |          51      0.48%     93.33% |          49      0.46%     93.78% |          49      0.46%     94.24% |          53      0.49%     94.73% |          52      0.48%     95.22% |          52      0.48%     95.70% |          52      0.48%     96.19% |          51      0.48%     96.66% |          53      0.49%     97.16% |          52      0.48%     97.64% |          51      0.48%     98.12% |          49      0.46%     98.57% |          49      0.46%     99.03% |          51      0.48%     99.51% |          53      0.49%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total        10730                      
system.ruby.L1Cache_Controller.LL        |         256     74.20%     74.20% |           5      1.45%     75.65% |           5      1.45%     77.10% |           5      1.45%     78.55% |           5      1.45%     80.00% |           5      1.45%     81.45% |           5      1.45%     82.90% |           5      1.45%     84.35% |           5      1.45%     85.80% |           5      1.45%     87.25% |           5      1.45%     88.70% |           5      1.45%     90.14% |           5      1.45%     91.59% |           5      1.45%     93.04% |           4      1.16%     94.20% |          20      5.80%    100.00%
system.ruby.L1Cache_Controller.LL::total          345                      
system.ruby.L1Cache_Controller.Load      |       20080     55.16%     55.16% |        1153      3.17%     58.33% |        1153      3.17%     61.50% |        1143      3.14%     64.64% |        1135      3.12%     67.75% |        1137      3.12%     70.88% |        1135      3.12%     74.00% |        1143      3.14%     77.14% |        1109      3.05%     80.18% |        1118      3.07%     83.25% |        1100      3.02%     86.28% |        1073      2.95%     89.22% |        1025      2.82%     92.04% |        1018      2.80%     94.84% |        1010      2.77%     97.61% |         870      2.39%    100.00%
system.ruby.L1Cache_Controller.Load::total        36402                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |          25     39.06%     39.06% |           3      4.69%     43.75% |           2      3.12%     46.88% |           4      6.25%     53.12% |           2      3.12%     56.25% |           2      3.12%     59.38% |           3      4.69%     64.06% |           3      4.69%     68.75% |           2      3.12%     71.88% |           3      4.69%     76.56% |           2      3.12%     79.69% |           3      4.69%     84.38% |           2      3.12%     87.50% |           3      4.69%     92.19% |           3      4.69%     96.88% |           2      3.12%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total           64                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |           1      1.92%      1.92% |           3      5.77%      7.69% |           4      7.69%     15.38% |           3      5.77%     21.15% |           4      7.69%     28.85% |           3      5.77%     34.62% |           4      7.69%     42.31% |           3      5.77%     48.08% |           4      7.69%     55.77% |           4      7.69%     63.46% |           4      7.69%     71.15% |           2      3.85%     75.00% |           4      7.69%     82.69% |           2      3.85%     86.54% |           3      5.77%     92.31% |           4      7.69%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total           52                      
system.ruby.L1Cache_Controller.M.Inv     |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total            1                      
system.ruby.L1Cache_Controller.M.L1_Replacement |        2331     92.10%     92.10% |          13      0.51%     92.61% |          12      0.47%     93.09% |          11      0.43%     93.52% |          15      0.59%     94.11% |          14      0.55%     94.67% |          14      0.55%     95.22% |          13      0.51%     95.73% |          14      0.55%     96.29% |          14      0.55%     96.84% |          13      0.51%     97.35% |          14      0.55%     97.91% |          11      0.43%     98.34% |          13      0.51%     98.85% |          14      0.55%     99.41% |          15      0.59%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total         2531                      
system.ruby.L1Cache_Controller.M.LL      |         109     75.69%     75.69% |           2      1.39%     77.08% |           2      1.39%     78.47% |           2      1.39%     79.86% |           2      1.39%     81.25% |           2      1.39%     82.64% |           2      1.39%     84.03% |           2      1.39%     85.42% |           2      1.39%     86.81% |           2      1.39%     88.19% |           2      1.39%     89.58% |           2      1.39%     90.97% |           2      1.39%     92.36% |           2      1.39%     93.75% |           2      1.39%     95.14% |           7      4.86%    100.00%
system.ruby.L1Cache_Controller.M.LL::total          144                      
system.ruby.L1Cache_Controller.M.Load    |        8437     35.96%     35.96% |        1070      4.56%     40.53% |        1070      4.56%     45.09% |        1057      4.51%     49.59% |        1044      4.45%     54.04% |        1048      4.47%     58.51% |        1048      4.47%     62.98% |        1054      4.49%     67.47% |        1021      4.35%     71.82% |        1028      4.38%     76.21% |        1011      4.31%     80.51% |         988      4.21%     84.73% |         947      4.04%     88.76% |         936      3.99%     92.75% |         926      3.95%     96.70% |         774      3.30%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        23459                      
system.ruby.L1Cache_Controller.M.Store   |       13646     64.44%     64.44% |         532      2.51%     66.95% |         533      2.52%     69.47% |         527      2.49%     71.96% |         521      2.46%     74.42% |         524      2.47%     76.89% |         521      2.46%     79.35% |         526      2.48%     81.83% |         512      2.42%     84.25% |         514      2.43%     86.68% |         505      2.38%     89.06% |         496      2.34%     91.41% |         478      2.26%     93.66% |         474      2.24%     95.90% |         470      2.22%     98.12% |         398      1.88%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        21177                      
system.ruby.L1Cache_Controller.M_I.Fwd_GETS |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Fwd_GETS::total            2                      
system.ruby.L1Cache_Controller.M_I.Load  |          47    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Load::total           47                      
system.ruby.L1Cache_Controller.M_I.Store |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Store::total            2                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |        5517     94.92%     94.92% |          19      0.33%     95.25% |          18      0.31%     95.56% |          17      0.29%     95.85% |          22      0.38%     96.23% |          21      0.36%     96.59% |          20      0.34%     96.94% |          19      0.33%     97.26% |          20      0.34%     97.61% |          20      0.34%     97.95% |          19      0.33%     98.28% |          21      0.36%     98.64% |          17      0.29%     98.93% |          18      0.31%     99.24% |          21      0.36%     99.60% |          23      0.40%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total         5812                      
system.ruby.L1Cache_Controller.NP.Ifetch |        4437     87.02%     87.02% |          44      0.86%     87.88% |          44      0.86%     88.74% |          44      0.86%     89.61% |          44      0.86%     90.47% |          44      0.86%     91.33% |          44      0.86%     92.19% |          44      0.86%     93.06% |          44      0.86%     93.92% |          44      0.86%     94.78% |          44      0.86%     95.65% |          44      0.86%     96.51% |          44      0.86%     97.37% |          44      0.86%     98.23% |          44      0.86%     99.10% |          46      0.90%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         5099                      
system.ruby.L1Cache_Controller.NP.Inv    |          12     92.31%     92.31% |           1      7.69%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Inv::total           13                      
system.ruby.L1Cache_Controller.NP.LL     |          53    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.LL::total           53                      
system.ruby.L1Cache_Controller.NP.Load   |        3887     92.72%     92.72% |          20      0.48%     93.20% |          19      0.45%     93.65% |          19      0.45%     94.11% |          22      0.52%     94.63% |          21      0.50%     95.13% |          21      0.50%     95.63% |          21      0.50%     96.14% |          20      0.48%     96.61% |          22      0.52%     97.14% |          21      0.50%     97.64% |          20      0.48%     98.12% |          19      0.45%     98.57% |          19      0.45%     99.02% |          21      0.50%     99.52% |          20      0.48%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total         4192                      
system.ruby.L1Cache_Controller.NP.Store  |        1618     85.25%     85.25% |          19      1.00%     86.25% |          18      0.95%     87.20% |          18      0.95%     88.15% |          19      1.00%     89.15% |          19      1.00%     90.15% |          19      1.00%     91.15% |          19      1.00%     92.15% |          19      1.00%     93.15% |          19      1.00%     94.15% |          19      1.00%     95.15% |          19      1.00%     96.15% |          18      0.95%     97.10% |          18      0.95%     98.05% |          18      0.95%     99.00% |          19      1.00%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total         1898                      
system.ruby.L1Cache_Controller.S.Ifetch  |      119756     58.12%     58.12% |        6047      2.93%     61.06% |        6047      2.93%     63.99% |        6015      2.92%     66.91% |        5969      2.90%     69.81% |        5983      2.90%     72.71% |        5972      2.90%     75.61% |        6017      2.92%     78.53% |        5837      2.83%     81.37% |        5890      2.86%     84.22% |        5792      2.81%     87.04% |        5651      2.74%     89.78% |        5412      2.63%     92.40% |        5361      2.60%     95.01% |        5318      2.58%     97.59% |        4970      2.41%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total       206037                      
system.ruby.L1Cache_Controller.S.Inv     |          19     31.15%     31.15% |           3      4.92%     36.07% |           3      4.92%     40.98% |           4      6.56%     47.54% |           2      3.28%     50.82% |           2      3.28%     54.10% |           3      4.92%     59.02% |           3      4.92%     63.93% |           2      3.28%     67.21% |           3      4.92%     72.13% |           2      3.28%     75.41% |           3      4.92%     80.33% |           3      4.92%     85.25% |           4      6.56%     91.80% |           3      4.92%     96.72% |           2      3.28%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total           61                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        4427     90.87%     90.87% |          30      0.62%     91.48% |          30      0.62%     92.10% |          30      0.62%     92.71% |          29      0.60%     93.31% |          30      0.62%     93.92% |          29      0.60%     94.52% |          30      0.62%     95.14% |          29      0.60%     95.73% |          30      0.62%     96.35% |          30      0.62%     96.96% |          29      0.60%     97.56% |          30      0.62%     98.17% |          30      0.62%     98.79% |          29      0.60%     99.38% |          30      0.62%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         4872                      
system.ruby.L1Cache_Controller.S.LL      |           2      8.33%      8.33% |           1      4.17%     12.50% |           1      4.17%     16.67% |           1      4.17%     20.83% |           1      4.17%     25.00% |           1      4.17%     29.17% |           1      4.17%     33.33% |           1      4.17%     37.50% |           2      8.33%     45.83% |           2      8.33%     54.17% |           1      4.17%     58.33% |           1      4.17%     62.50% |           1      4.17%     66.67% |           1      4.17%     70.83% |           2      8.33%     79.17% |           5     20.83%    100.00%
system.ruby.L1Cache_Controller.S.LL::total           24                      
system.ruby.L1Cache_Controller.S.Load    |          36      4.94%      4.94% |          36      4.94%      9.88% |          44      6.04%     15.91% |          50      6.86%     22.77% |          47      6.45%     29.22% |          52      7.13%     36.35% |          49      6.72%     43.07% |          49      6.72%     49.79% |          56      7.68%     57.48% |          50      6.86%     64.33% |          49      6.72%     71.06% |          43      5.90%     76.95% |          45      6.17%     83.13% |          46      6.31%     89.44% |          40      5.49%     94.92% |          37      5.08%    100.00%
system.ruby.L1Cache_Controller.S.Load::total          729                      
system.ruby.L1Cache_Controller.S.Store   |           2      5.71%      5.71% |           1      2.86%      8.57% |           3      8.57%     17.14% |           2      5.71%     22.86% |           2      5.71%     28.57% |           3      8.57%     37.14% |           2      5.71%     42.86% |           2      5.71%     48.57% |           3      8.57%     57.14% |           2      5.71%     62.86% |           2      5.71%     68.57% |           2      5.71%     74.29% |           2      5.71%     80.00% |           2      5.71%     85.71% |           2      5.71%     91.43% |           3      8.57%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           35                      
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack::total            2                      
system.ruby.L1Cache_Controller.SL.Ack    |           2      6.45%      6.45% |           0      0.00%      6.45% |           2      6.45%     12.90% |           1      3.23%     16.13% |           2      6.45%     22.58% |           1      3.23%     25.81% |           1      3.23%     29.03% |           1      3.23%     32.26% |           1      3.23%     35.48% |           1      3.23%     38.71% |           1      3.23%     41.94% |           1      3.23%     45.16% |           1      3.23%     48.39% |           1      3.23%     51.61% |           3      9.68%     61.29% |          12     38.71%    100.00%
system.ruby.L1Cache_Controller.SL.Ack::total           31                      
system.ruby.L1Cache_Controller.SL.Ack_all |           2      8.70%      8.70% |           0      0.00%      8.70% |           2      8.70%     17.39% |           1      4.35%     21.74% |           2      8.70%     30.43% |           1      4.35%     34.78% |           1      4.35%     39.13% |           1      4.35%     43.48% |           2      8.70%     52.17% |           1      4.35%     56.52% |           1      4.35%     60.87% |           1      4.35%     65.22% |           1      4.35%     69.57% |           1      4.35%     73.91% |           2      8.70%     82.61% |           4     17.39%    100.00%
system.ruby.L1Cache_Controller.SL.Ack_all::total           23                      
system.ruby.L1Cache_Controller.SL.Inv    |           0      0.00%      0.00% |           1     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           1     25.00%     50.00% |           1     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00%
system.ruby.L1Cache_Controller.SL.Inv::total            4                      
system.ruby.L1Cache_Controller.SM.Ack    |           3      8.33%      8.33% |           1      2.78%     11.11% |           3      8.33%     19.44% |           2      5.56%     25.00% |           2      5.56%     30.56% |           3      8.33%     38.89% |           2      5.56%     44.44% |           2      5.56%     50.00% |           3      8.33%     58.33% |           2      5.56%     63.89% |           2      5.56%     69.44% |           2      5.56%     75.00% |           2      5.56%     80.56% |           2      5.56%     86.11% |           2      5.56%     91.67% |           3      8.33%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           36                      
system.ruby.L1Cache_Controller.SM.Ack_all |           3      8.33%      8.33% |           1      2.78%     11.11% |           3      8.33%     19.44% |           2      5.56%     25.00% |           2      5.56%     30.56% |           3      8.33%     38.89% |           2      5.56%     44.44% |           2      5.56%     50.00% |           3      8.33%     58.33% |           2      5.56%     63.89% |           2      5.56%     69.44% |           2      5.56%     75.00% |           2      5.56%     80.56% |           2      5.56%     86.11% |           2      5.56%     91.67% |           3      8.33%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           36                      
system.ruby.L1Cache_Controller.Store     |       16268     67.10%     67.10% |         560      2.31%     69.41% |         560      2.31%     71.72% |         555      2.29%     74.01% |         550      2.27%     76.28% |         553      2.28%     78.56% |         550      2.27%     80.82% |         555      2.29%     83.11% |         541      2.23%     85.35% |         544      2.24%     87.59% |         535      2.21%     89.80% |         525      2.17%     91.96% |         505      2.08%     94.04% |         502      2.07%     96.11% |         499      2.06%     98.17% |         443      1.83%    100.00%
system.ruby.L1Cache_Controller.Store::total        24245                      
system.ruby.L1Cache_Controller.Unlock    |         255     78.95%     78.95% |           4      1.24%     80.19% |           4      1.24%     81.42% |           4      1.24%     82.66% |           4      1.24%     83.90% |           4      1.24%     85.14% |           4      1.24%     86.38% |           4      1.24%     87.62% |           4      1.24%     88.85% |           4      1.24%     90.09% |           4      1.24%     91.33% |           4      1.24%     92.57% |           4      1.24%     93.81% |           4      1.24%     95.05% |           4      1.24%     96.28% |          12      3.72%    100.00%
system.ruby.L1Cache_Controller.Unlock::total          323                      
system.ruby.L1Cache_Controller.WB_Ack    |        5519     94.93%     94.93% |          19      0.33%     95.25% |          18      0.31%     95.56% |          17      0.29%     95.85% |          22      0.38%     96.23% |          21      0.36%     96.59% |          20      0.34%     96.94% |          19      0.33%     97.27% |          20      0.34%     97.61% |          20      0.34%     97.95% |          19      0.33%     98.28% |          21      0.36%     98.64% |          17      0.29%     98.93% |          18      0.31%     99.24% |          21      0.36%     99.60% |          23      0.40%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total         5814                      
system.ruby.L2Cache_Controller.Ack_all   |           1      8.33%      8.33% |           3     25.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1      8.33%     41.67% |           2     16.67%     58.33% |           0      0.00%     58.33% |           4     33.33%     91.67% |           1      8.33%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.Ack_all::total           12                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |         369      6.06%      6.06% |         570      9.36%     15.42% |         323      5.31%     20.73% |         409      6.72%     27.45% |         584      9.59%     37.04% |         485      7.97%     45.01% |         244      4.01%     49.01% |         294      4.83%     53.84% |         220      3.61%     57.46% |         206      3.38%     60.84% |         302      4.96%     65.80% |         309      5.08%     70.88% |         600      9.86%     80.73% |         556      9.13%     89.87% |         358      5.88%     95.75% |         259      4.25%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total         6088                      
system.ruby.L2Cache_Controller.IM.Mem_Data |          57      6.99%      6.99% |          72      8.83%     15.83% |          61      7.48%     23.31% |          29      3.56%     26.87% |          29      3.56%     30.43% |          27      3.31%     33.74% |          28      3.44%     37.18% |          31      3.80%     40.98% |          28      3.44%     44.42% |          29      3.56%     47.98% |          76      9.33%     57.30% |          60      7.36%     64.66% |          63      7.73%     72.39% |          62      7.61%     80.00% |          90     11.04%     91.04% |          73      8.96%    100.00%
system.ruby.L2Cache_Controller.IM.Mem_Data::total          815                      
system.ruby.L2Cache_Controller.IS.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IS.L1_GETS::total            1                      
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR |           0      0.00%      0.00% |           1      5.56%      5.56% |           4     22.22%     27.78% |           0      0.00%     27.78% |           0      0.00%     27.78% |           8     44.44%     72.22% |           0      0.00%     72.22% |           2     11.11%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           3     16.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR::total           18                      
system.ruby.L2Cache_Controller.IS.Mem_Data |          60      5.99%      5.99% |          60      5.99%     11.99% |          62      6.19%     18.18% |          56      5.59%     23.78% |          56      5.59%     29.37% |          62      6.19%     35.56% |          56      5.59%     41.16% |          71      7.09%     48.25% |          64      6.39%     54.65% |          66      6.59%     61.24% |          68      6.79%     68.03% |          81      8.09%     76.12% |          61      6.09%     82.22% |          58      5.79%     88.01% |          61      6.09%     94.11% |          59      5.89%    100.00%
system.ruby.L2Cache_Controller.IS.Mem_Data::total         1001                      
system.ruby.L2Cache_Controller.ISS.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ISS.L1_GETS::total            1                      
system.ruby.L2Cache_Controller.ISS.Mem_Data |          21      7.19%      7.19% |          24      8.22%     15.41% |          16      5.48%     20.89% |          19      6.51%     27.40% |          20      6.85%     34.25% |          17      5.82%     40.07% |          12      4.11%     44.18% |          14      4.79%     48.97% |          19      6.51%     55.48% |          17      5.82%     61.30% |          19      6.51%     67.81% |          22      7.53%     75.34% |          21      7.19%     82.53% |          19      6.51%     89.04% |          17      5.82%     94.86% |          15      5.14%    100.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data::total          292                      
system.ruby.L2Cache_Controller.I_I.Ack_all |           1      8.33%      8.33% |           3     25.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1      8.33%     41.67% |           2     16.67%     58.33% |           0      0.00%     58.33% |           4     33.33%     91.67% |           1      8.33%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack_all::total           12                      
system.ruby.L2Cache_Controller.L1_GETS   |         236      5.53%      5.53% |         424      9.94%     15.47% |         211      4.94%     20.41% |         321      7.52%     27.94% |         505     11.84%     39.77% |         359      8.41%     48.18% |         152      3.56%     51.75% |         197      4.62%     56.36% |         126      2.95%     59.32% |         145      3.40%     62.71% |         222      5.20%     67.92% |         228      5.34%     73.26% |         390      9.14%     82.40% |         415      9.73%     92.13% |         154      3.61%     95.73% |         182      4.27%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total         4267                      
system.ruby.L2Cache_Controller.L1_GETX   |         140      6.86%      6.86% |         164      8.03%     14.89% |         112      5.48%     20.37% |          90      4.41%     24.78% |          79      3.87%     28.65% |         128      6.27%     34.92% |          92      4.51%     39.42% |         115      5.63%     45.05% |          96      4.70%     49.76% |          61      2.99%     52.74% |         100      4.90%     57.64% |          99      4.85%     62.49% |         210     10.28%     72.77% |         143      7.00%     79.77% |         218     10.68%     90.45% |         195      9.55%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total         2042                      
system.ruby.L2Cache_Controller.L1_GET_INSTR |         286      5.61%      5.61% |         270      5.30%     10.90% |         486      9.53%     20.44% |         209      4.10%     24.53% |         159      3.12%     27.65% |         448      8.79%     36.44% |         269      5.28%     41.71% |         315      6.18%     47.89% |         276      5.41%     53.30% |         317      6.22%     59.52% |         284      5.57%     65.09% |         271      5.31%     70.41% |         191      3.75%     74.15% |         469      9.20%     83.35% |         559     10.96%     94.31% |         290      5.69%    100.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR::total         5099                      
system.ruby.L2Cache_Controller.L1_PUTX   |         324      5.57%      5.57% |         551      9.47%     15.04% |         295      5.07%     20.12% |         404      6.95%     27.06% |         572      9.83%     36.90% |         475      8.17%     45.07% |         234      4.02%     49.09% |         283      4.87%     53.95% |         216      3.71%     57.67% |         203      3.49%     61.16% |         297      5.11%     66.27% |         288      4.95%     71.22% |         573      9.85%     81.07% |         533      9.16%     90.23% |         347      5.97%     96.20% |         221      3.80%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total         5816                      
system.ruby.L2Cache_Controller.L1_UPGRADE |          17     28.33%     28.33% |           0      0.00%     28.33% |          15     25.00%     53.33% |           0      0.00%     53.33% |           0      0.00%     53.33% |           0      0.00%     53.33% |           2      3.33%     56.67% |           0      0.00%     56.67% |           0      0.00%     56.67% |           0      0.00%     56.67% |           0      0.00%     56.67% |           1      1.67%     58.33% |           0      0.00%     58.33% |           0      0.00%     58.33% |           1      1.67%     60.00% |          24     40.00%    100.00%
system.ruby.L2Cache_Controller.L1_UPGRADE::total           60                      
system.ruby.L2Cache_Controller.L2_Replacement |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement::total            2                      
system.ruby.L2Cache_Controller.L2_Replacement_clean |           1      5.56%      5.56% |           6     33.33%     38.89% |           1      5.56%     44.44% |           0      0.00%     44.44% |           0      0.00%     44.44% |           0      0.00%     44.44% |           0      0.00%     44.44% |           0      0.00%     44.44% |           0      0.00%     44.44% |           0      0.00%     44.44% |           1      5.56%     50.00% |           3     16.67%     66.67% |           0      0.00%     66.67% |           4     22.22%     88.89% |           2     11.11%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement_clean::total           18                      
system.ruby.L2Cache_Controller.M.L1_GETS |         193      5.14%      5.14% |         382     10.16%     15.30% |         180      4.79%     20.09% |         300      7.98%     28.07% |         485     12.91%     40.98% |         340      9.05%     50.03% |         138      3.67%     53.70% |         165      4.39%     58.09% |         105      2.79%     60.88% |         128      3.41%     64.29% |         183      4.87%     69.16% |         188      5.00%     74.16% |         369      9.82%     83.98% |         394     10.48%     94.47% |         122      3.25%     97.71% |          86      2.29%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total         3758                      
system.ruby.L2Cache_Controller.M.L1_GETX |          65      5.92%      5.92% |          78      7.10%     13.02% |          51      4.64%     17.67% |          58      5.28%     22.95% |          43      3.92%     26.87% |          98      8.93%     35.79% |          60      5.46%     41.26% |          77      7.01%     48.27% |          67      6.10%     54.37% |          32      2.91%     57.29% |          24      2.19%     59.47% |          38      3.46%     62.93% |         147     13.39%     76.32% |          81      7.38%     83.70% |         128     11.66%     95.36% |          51      4.64%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total         1098                      
system.ruby.L2Cache_Controller.M.L2_Replacement |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement::total            2                      
system.ruby.L2Cache_Controller.M.L2_Replacement_clean |           0      0.00%      0.00% |           3     60.00%     60.00% |           1     20.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement_clean::total            5                      
system.ruby.L2Cache_Controller.MCT_I.WB_Data |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MCT_I.WB_Data::total            1                      
system.ruby.L2Cache_Controller.MT.L1_GETS |          20     27.40%     27.40% |           1      1.37%     28.77% |          15     20.55%     49.32% |           1      1.37%     50.68% |           0      0.00%     50.68% |           1      1.37%     52.05% |           2      2.74%     54.79% |           1      1.37%     56.16% |           1      1.37%     57.53% |           0      0.00%     57.53% |           2      2.74%     60.27% |           2      2.74%     63.01% |           0      0.00%     63.01% |           2      2.74%     65.75% |           2      2.74%     68.49% |          23     31.51%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETS::total           73                      
system.ruby.L2Cache_Controller.MT.L1_GETX |          15     22.73%     22.73% |          14     21.21%     43.94% |           0      0.00%     43.94% |           3      4.55%     48.48% |           7     10.61%     59.09% |           3      4.55%     63.64% |           4      6.06%     69.70% |           7     10.61%     80.30% |           1      1.52%     81.82% |           0      0.00%     81.82% |           0      0.00%     81.82% |           0      0.00%     81.82% |           0      0.00%     81.82% |           0      0.00%     81.82% |           0      0.00%     81.82% |          12     18.18%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETX::total           66                      
system.ruby.L2Cache_Controller.MT.L1_PUTX |         324      5.57%      5.57% |         551      9.48%     15.06% |         295      5.08%     20.13% |         402      6.92%     27.05% |         572      9.84%     36.89% |         475      8.17%     45.06% |         234      4.03%     49.09% |         283      4.87%     53.96% |         214      3.68%     57.64% |         203      3.49%     61.13% |         297      5.11%     66.24% |         288      4.96%     71.20% |         573      9.86%     81.06% |         533      9.17%     90.23% |         347      5.97%     96.20% |         221      3.80%    100.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX::total         5812                      
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean::total            1                      
system.ruby.L2Cache_Controller.MT_IB.WB_Data |           4     14.81%     14.81% |           0      0.00%     14.81% |           2      7.41%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           1      3.70%     25.93% |           1      3.70%     29.63% |           1      3.70%     33.33% |           0      0.00%     33.33% |           1      3.70%     37.04% |           1      3.70%     40.74% |           0      0.00%     40.74% |           0      0.00%     40.74% |           0      0.00%     40.74% |          16     59.26%    100.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data::total           27                      
system.ruby.L2Cache_Controller.MT_IB.WB_Data_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data_clean::total            3                      
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS |           0      0.00%      0.00% |           3     13.64%     13.64% |           0      0.00%     13.64% |           0      0.00%     13.64% |           0      0.00%     13.64% |           0      0.00%     13.64% |           0      0.00%     13.64% |           0      0.00%     13.64% |           0      0.00%     13.64% |           0      0.00%     13.64% |           1      4.55%     18.18% |           0      0.00%     18.18% |           0      0.00%     18.18% |           0      0.00%     18.18% |           0      0.00%     18.18% |          18     81.82%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS::total           22                      
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX |           1      7.14%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |          13     92.86%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX::total           14                      
system.ruby.L2Cache_Controller.MT_IIB.L1_PUTX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_PUTX::total            2                      
system.ruby.L2Cache_Controller.MT_IIB.Unblock |           4     13.33%     13.33% |           0      0.00%     13.33% |           2      6.67%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           1      3.33%     23.33% |           1      3.33%     26.67% |           1      3.33%     30.00% |           0      0.00%     30.00% |           2      6.67%     36.67% |           2      6.67%     43.33% |           0      0.00%     43.33% |           0      0.00%     43.33% |           1      3.33%     46.67% |          16     53.33%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.Unblock::total           30                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data |          15     38.46%     38.46% |           0      0.00%     38.46% |          13     33.33%     71.79% |           1      2.56%     74.36% |           0      0.00%     74.36% |           1      2.56%     76.92% |           1      2.56%     79.49% |           0      0.00%     79.49% |           0      0.00%     79.49% |           0      0.00%     79.49% |           0      0.00%     79.49% |           0      0.00%     79.49% |           0      0.00%     79.49% |           0      0.00%     79.49% |           1      2.56%     82.05% |           7     17.95%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data::total           39                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean |           1     25.00%     25.00% |           1     25.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           2     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean::total            4                      
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |         351      5.82%      5.82% |         570      9.45%     15.28% |         308      5.11%     20.38% |         409      6.78%     27.17% |         584      9.69%     36.86% |         485      8.04%     44.90% |         242      4.01%     48.91% |         294      4.88%     53.79% |         220      3.65%     57.44% |         206      3.42%     60.86% |         302      5.01%     65.86% |         308      5.11%     70.97% |         600      9.95%     80.93% |         556      9.22%     90.15% |         357      5.92%     96.07% |         237      3.93%    100.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total         6029                      
system.ruby.L2Cache_Controller.MT_MB.L1_GETS |           1      4.35%      4.35% |           0      0.00%      4.35% |           0      0.00%      4.35% |           0      0.00%      4.35% |           0      0.00%      4.35% |           0      0.00%      4.35% |           0      0.00%      4.35% |           0      0.00%      4.35% |           0      0.00%      4.35% |           0      0.00%      4.35% |           2      8.70%     13.04% |           1      4.35%     17.39% |           0      0.00%     17.39% |           0      0.00%     17.39% |           0      0.00%     17.39% |          19     82.61%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETS::total           23                      
system.ruby.L2Cache_Controller.MT_MB.L1_GETX |           1      3.57%      3.57% |           0      0.00%      3.57% |           0      0.00%      3.57% |           0      0.00%      3.57% |           0      0.00%      3.57% |           0      0.00%      3.57% |           0      0.00%      3.57% |           0      0.00%      3.57% |           0      0.00%      3.57% |           0      0.00%      3.57% |           0      0.00%      3.57% |           0      0.00%      3.57% |           0      0.00%      3.57% |           0      0.00%      3.57% |           0      0.00%      3.57% |          27     96.43%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETX::total           28                      
system.ruby.L2Cache_Controller.MT_SB.L1_UPGRADE |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_SB.L1_UPGRADE::total            1                      
system.ruby.L2Cache_Controller.MT_SB.Unblock |          16     37.21%     37.21% |           1      2.33%     39.53% |          13     30.23%     69.77% |           1      2.33%     72.09% |           0      0.00%     72.09% |           1      2.33%     74.42% |           1      2.33%     76.74% |           0      0.00%     76.74% |           0      0.00%     76.74% |           0      0.00%     76.74% |           0      0.00%     76.74% |           0      0.00%     76.74% |           0      0.00%     76.74% |           2      4.65%     81.40% |           1      2.33%     83.72% |           7     16.28%    100.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock::total           43                      
system.ruby.L2Cache_Controller.M_I.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.L1_GETX::total            1                      
system.ruby.L2Cache_Controller.M_I.Mem_Ack |           2     10.00%     10.00% |           6     30.00%     40.00% |           1      5.00%     45.00% |           0      0.00%     45.00% |           0      0.00%     45.00% |           0      0.00%     45.00% |           0      0.00%     45.00% |           0      0.00%     45.00% |           0      0.00%     45.00% |           0      0.00%     45.00% |           1      5.00%     50.00% |           3     15.00%     65.00% |           0      0.00%     65.00% |           4     20.00%     85.00% |           3     15.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack::total           20                      
system.ruby.L2Cache_Controller.Mem_Ack   |           2     10.00%     10.00% |           6     30.00%     40.00% |           1      5.00%     45.00% |           0      0.00%     45.00% |           0      0.00%     45.00% |           0      0.00%     45.00% |           0      0.00%     45.00% |           0      0.00%     45.00% |           0      0.00%     45.00% |           0      0.00%     45.00% |           1      5.00%     50.00% |           3     15.00%     65.00% |           0      0.00%     65.00% |           4     20.00%     85.00% |           3     15.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.Mem_Ack::total           20                      
system.ruby.L2Cache_Controller.Mem_Data  |         138      6.55%      6.55% |         156      7.40%     13.95% |         139      6.59%     20.54% |         104      4.93%     25.47% |         105      4.98%     30.46% |         106      5.03%     35.48% |          96      4.55%     40.04% |         116      5.50%     45.54% |         111      5.27%     50.81% |         112      5.31%     56.12% |         163      7.73%     63.85% |         163      7.73%     71.58% |         145      6.88%     78.46% |         139      6.59%     85.06% |         168      7.97%     93.03% |         147      6.97%    100.00%
system.ruby.L2Cache_Controller.Mem_Data::total         2108                      
system.ruby.L2Cache_Controller.NP.L1_GETS |          21      7.17%      7.17% |          24      8.19%     15.36% |          16      5.46%     20.82% |          19      6.48%     27.30% |          20      6.83%     34.13% |          17      5.80%     39.93% |          12      4.10%     44.03% |          15      5.12%     49.15% |          19      6.48%     55.63% |          17      5.80%     61.43% |          19      6.48%     67.92% |          22      7.51%     75.43% |          21      7.17%     82.59% |          19      6.48%     89.08% |          17      5.80%     94.88% |          15      5.12%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total          293                      
system.ruby.L2Cache_Controller.NP.L1_GETX |          57      6.99%      6.99% |          72      8.83%     15.83% |          61      7.48%     23.31% |          29      3.56%     26.87% |          29      3.56%     30.43% |          27      3.31%     33.74% |          28      3.44%     37.18% |          31      3.80%     40.98% |          28      3.44%     44.42% |          29      3.56%     47.98% |          76      9.33%     57.30% |          60      7.36%     64.66% |          63      7.73%     72.39% |          62      7.61%     80.00% |          90     11.04%     91.04% |          73      8.96%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total          815                      
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |          60      6.00%      6.00% |          60      6.00%     12.00% |          62      6.20%     18.20% |          56      5.60%     23.80% |          56      5.60%     29.40% |          62      6.20%     35.60% |          56      5.60%     41.20% |          70      7.00%     48.20% |          64      6.40%     54.60% |          66      6.60%     61.20% |          68      6.80%     68.00% |          81      8.10%     76.10% |          61      6.10%     82.20% |          58      5.80%     88.00% |          61      6.10%     94.10% |          59      5.90%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total         1000                      
system.ruby.L2Cache_Controller.SS.L1_GETS |           1      1.15%      1.15% |          14     16.09%     17.24% |           0      0.00%     17.24% |           1      1.15%     18.39% |           0      0.00%     18.39% |           1      1.15%     19.54% |           0      0.00%     19.54% |          14     16.09%     35.63% |           1      1.15%     36.78% |           0      0.00%     36.78% |          15     17.24%     54.02% |          15     17.24%     71.26% |           0      0.00%     71.26% |           0      0.00%     71.26% |          13     14.94%     86.21% |          12     13.79%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETS::total           87                      
system.ruby.L2Cache_Controller.SS.L1_GETX |           1     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           3     75.00%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETX::total            4                      
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |         226      5.54%      5.54% |         209      5.12%     10.66% |         420     10.29%     20.95% |         153      3.75%     24.70% |         103      2.52%     27.22% |         378      9.26%     36.49% |         213      5.22%     41.71% |         243      5.95%     47.66% |         212      5.19%     52.85% |         251      6.15%     59.01% |         216      5.29%     64.30% |         187      4.58%     68.88% |         130      3.19%     72.07% |         411     10.07%     82.14% |         498     12.20%     94.34% |         231      5.66%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total         4081                      
system.ruby.L2Cache_Controller.SS.L1_PUTX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SS.L1_PUTX::total            2                      
system.ruby.L2Cache_Controller.SS.L1_UPGRADE |          17     30.91%     30.91% |           0      0.00%     30.91% |          15     27.27%     58.18% |           0      0.00%     58.18% |           0      0.00%     58.18% |           0      0.00%     58.18% |           2      3.64%     61.82% |           0      0.00%     61.82% |           0      0.00%     61.82% |           0      0.00%     61.82% |           0      0.00%     61.82% |           1      1.82%     63.64% |           0      0.00%     63.64% |           0      0.00%     63.64% |           1      1.82%     65.45% |          19     34.55%    100.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE::total           55                      
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean |           1      8.33%      8.33% |           3     25.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1      8.33%     41.67% |           2     16.67%     58.33% |           0      0.00%     58.33% |           4     33.33%     91.67% |           1      8.33%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean::total           12                      
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |          18     30.51%     30.51% |           0      0.00%     30.51% |          15     25.42%     55.93% |           0      0.00%     55.93% |           0      0.00%     55.93% |           0      0.00%     55.93% |           2      3.39%     59.32% |           0      0.00%     59.32% |           0      0.00%     59.32% |           0      0.00%     59.32% |           0      0.00%     59.32% |           1      1.69%     61.02% |           0      0.00%     61.02% |           0      0.00%     61.02% |           1      1.69%     62.71% |          22     37.29%    100.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total           59                      
system.ruby.L2Cache_Controller.SS_MB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           9    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETS::total            9                      
system.ruby.L2Cache_Controller.SS_MB.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          16    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETX::total           16                      
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           4    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE::total            4                      
system.ruby.L2Cache_Controller.Unblock   |          20     27.40%     27.40% |           1      1.37%     28.77% |          15     20.55%     49.32% |           1      1.37%     50.68% |           0      0.00%     50.68% |           1      1.37%     52.05% |           2      2.74%     54.79% |           1      1.37%     56.16% |           1      1.37%     57.53% |           0      0.00%     57.53% |           2      2.74%     60.27% |           2      2.74%     63.01% |           0      0.00%     63.01% |           2      2.74%     65.75% |           2      2.74%     68.49% |          23     31.51%    100.00%
system.ruby.L2Cache_Controller.Unblock::total           73                      
system.ruby.L2Cache_Controller.WB_Data   |          19     28.36%     28.36% |           0      0.00%     28.36% |          15     22.39%     50.75% |           1      1.49%     52.24% |           0      0.00%     52.24% |           1      1.49%     53.73% |           2      2.99%     56.72% |           1      1.49%     58.21% |           1      1.49%     59.70% |           0      0.00%     59.70% |           1      1.49%     61.19% |           2      2.99%     64.18% |           0      0.00%     64.18% |           0      0.00%     64.18% |           1      1.49%     65.67% |          23     34.33%    100.00%
system.ruby.L2Cache_Controller.WB_Data::total           67                      
system.ruby.L2Cache_Controller.WB_Data_clean |           1     14.29%     14.29% |           1     14.29%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           1     14.29%     42.86% |           1     14.29%     57.14% |           0      0.00%     57.14% |           2     28.57%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.WB_Data_clean::total            7                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples        32142                      
system.ruby.LD.hit_latency_hist_seqr::mean            1                      
system.ruby.LD.hit_latency_hist_seqr::gmean            1                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |       32142    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total        32142                      
system.ruby.LD.latency_hist_seqr::bucket_size          256                      
system.ruby.LD.latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.latency_hist_seqr::samples        36355                      
system.ruby.LD.latency_hist_seqr::mean      13.241067                      
system.ruby.LD.latency_hist_seqr::gmean      1.688259                      
system.ruby.LD.latency_hist_seqr::stdev     48.495926                      
system.ruby.LD.latency_hist_seqr         |       36142     99.41%     99.41% |         187      0.51%     99.93% |           5      0.01%     99.94% |           2      0.01%     99.95% |           2      0.01%     99.95% |          17      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total         36355                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.miss_latency_hist_seqr::samples         4213                      
system.ruby.LD.miss_latency_hist_seqr::mean   106.631142                      
system.ruby.LD.miss_latency_hist_seqr::gmean    91.754429                      
system.ruby.LD.miss_latency_hist_seqr::stdev   102.135911                      
system.ruby.LD.miss_latency_hist_seqr    |        4000     94.94%     94.94% |         187      4.44%     99.38% |           5      0.12%     99.50% |           2      0.05%     99.55% |           2      0.05%     99.60% |          17      0.40%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total         4213                      
system.ruby.Load_Linked.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Load_Linked.hit_latency_hist_seqr::samples          257                      
system.ruby.Load_Linked.hit_latency_hist_seqr::mean            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr::gmean            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr |           0      0.00%      0.00% |         257    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.hit_latency_hist_seqr::total          257                      
system.ruby.Load_Linked.latency_hist_seqr::bucket_size          256                      
system.ruby.Load_Linked.latency_hist_seqr::max_bucket         2559                      
system.ruby.Load_Linked.latency_hist_seqr::samples          345                      
system.ruby.Load_Linked.latency_hist_seqr::mean    54.376812                      
system.ruby.Load_Linked.latency_hist_seqr::gmean     3.536571                      
system.ruby.Load_Linked.latency_hist_seqr::stdev   164.479350                      
system.ruby.Load_Linked.latency_hist_seqr |         330     95.65%     95.65% |           5      1.45%     97.10% |           4      1.16%     98.26% |           2      0.58%     98.84% |           3      0.87%     99.71% |           1      0.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.latency_hist_seqr::total          345                      
system.ruby.Load_Linked.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.Load_Linked.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.Load_Linked.miss_latency_hist_seqr::samples           88                      
system.ruby.Load_Linked.miss_latency_hist_seqr::mean   210.261364                      
system.ruby.Load_Linked.miss_latency_hist_seqr::gmean   141.479063                      
system.ruby.Load_Linked.miss_latency_hist_seqr::stdev   271.982399                      
system.ruby.Load_Linked.miss_latency_hist_seqr |          73     82.95%     82.95% |           5      5.68%     88.64% |           4      4.55%     93.18% |           2      2.27%     95.45% |           3      3.41%     98.86% |           1      1.14%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.miss_latency_hist_seqr::total           88                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples        21963                      
system.ruby.ST.hit_latency_hist_seqr::mean            1                      
system.ruby.ST.hit_latency_hist_seqr::gmean            1                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |       21963    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total        21963                      
system.ruby.ST.latency_hist_seqr::bucket_size          256                      
system.ruby.ST.latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.latency_hist_seqr::samples        23913                      
system.ruby.ST.latency_hist_seqr::mean      16.416008                      
system.ruby.ST.latency_hist_seqr::gmean      1.498008                      
system.ruby.ST.latency_hist_seqr::stdev     76.560706                      
system.ruby.ST.latency_hist_seqr         |       23342     97.61%     97.61% |         513      2.15%     99.76% |          12      0.05%     99.81% |           6      0.03%     99.83% |           1      0.00%     99.84% |          39      0.16%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total         23913                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.miss_latency_hist_seqr::samples         1950                      
system.ruby.ST.miss_latency_hist_seqr::mean   190.047692                      
system.ruby.ST.miss_latency_hist_seqr::gmean   142.018006                      
system.ruby.ST.miss_latency_hist_seqr::stdev   197.668658                      
system.ruby.ST.miss_latency_hist_seqr    |        1379     70.72%     70.72% |         513     26.31%     97.03% |          12      0.62%     97.64% |           6      0.31%     97.95% |           1      0.05%     98.00% |          39      2.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total         1950                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::samples          330                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::mean            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::gmean            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr |           0      0.00%      0.00% |         330    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.hit_latency_hist_seqr::total          330                      
system.ruby.Store_Conditional.latency_hist_seqr::bucket_size            1                      
system.ruby.Store_Conditional.latency_hist_seqr::max_bucket            9                      
system.ruby.Store_Conditional.latency_hist_seqr::samples          330                      
system.ruby.Store_Conditional.latency_hist_seqr::mean            1                      
system.ruby.Store_Conditional.latency_hist_seqr::gmean            1                      
system.ruby.Store_Conditional.latency_hist_seqr |           0      0.00%      0.00% |         330    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.latency_hist_seqr::total          330                      
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.delayHist::bucket_size                 32                       # delay histogram for all message
system.ruby.delayHist::max_bucket                 319                       # delay histogram for all message
system.ruby.delayHist::samples                  43003                       # delay histogram for all message
system.ruby.delayHist::mean                 33.404274                       # delay histogram for all message
system.ruby.delayHist::gmean                29.867879                       # delay histogram for all message
system.ruby.delayHist::stdev                15.916719                       # delay histogram for all message
system.ruby.delayHist                    |       21016     48.87%     48.87% |       19131     44.49%     93.36% |        2827      6.57%     99.93% |          27      0.06%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                    43003                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size           32                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket          319                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples         23325                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean        34.984266                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::gmean       30.184783                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev       19.101797                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |       11296     48.43%     48.43% |        9215     39.51%     87.94% |        2793     11.97%     99.91% |          19      0.08%     99.99% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total           23325                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size           16                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket          159                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples         19452                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean        31.598293                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::gmean       29.575356                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev       10.685095                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |        1533      7.88%      7.88% |        8036     41.31%     49.19% |        9194     47.27%     96.46% |         651      3.35%     99.80% |          20      0.10%     99.91% |          10      0.05%     99.96% |           6      0.03%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total           19452                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            8                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket           79                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples           226                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean        25.778761                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::gmean       23.444064                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev       11.199789                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |           0      0.00%      0.00% |          40     17.70%     17.70% |          70     30.97%     48.67% |          41     18.14%     66.81% |          58     25.66%     92.48% |          12      5.31%     97.79% |           1      0.44%     98.23% |           0      0.00%     98.23% |           2      0.88%     99.12% |           2      0.88%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total             226                       # delay histogram for vnet_2
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.000322                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time 11726.594115                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.000324                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time   499.693104                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.000407                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.693421                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseToDir.avg_stall_time  1033.584821                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.requestToDir.avg_buf_msgs     0.000335                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToDir.avg_stall_time 17185.677723                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromDir.avg_buf_msgs     0.000341                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromDir.avg_stall_time   499.612259                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.000423                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.612576                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseToDir.avg_buf_msgs     0.000006                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseToDir.avg_stall_time  2729.774693                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.requestToDir.avg_buf_msgs     0.000334                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToDir.avg_stall_time 16730.037497                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromDir.avg_buf_msgs     0.000337                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromDir.avg_stall_time   499.945152                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.000426                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.945469                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseToDir.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseToDir.avg_stall_time  1068.528162                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.requestToDir.avg_buf_msgs     0.000345                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToDir.avg_stall_time 11354.873110                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromDir.avg_buf_msgs     0.000362                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromDir.avg_stall_time   552.637093                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.000439                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.867160                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseToDir.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseToDir.avg_stall_time   747.603178                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples       260729                      
system.ruby.hit_latency_hist_seqr::mean             1                      
system.ruby.hit_latency_hist_seqr::gmean            1                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |      260729    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total       260729                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses        36555                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits        30989                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses         5566                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses       124193                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits       119756                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         4437                       # Number of cache demand misses
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.101987                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   502.672975                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.num_msg_stalls           49                       # Number of times messages were stalled
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.104358                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time  7263.939026                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_buf_msgs     0.000038                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time  3222.483067                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_buf_msgs     0.000418                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time  1139.657291                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.009846                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time 17648.965295                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.triggerQueue.avg_buf_msgs     0.020696                       # Average number of messages in buffer
system.ruby.l1_cntrl0.triggerQueue.avg_stall_time 62643.449106                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.003525                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time   499.750489                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.L1Dcache.demand_accesses         1718                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Dcache.demand_hits         1675                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses         6091                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits         6047                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.004952                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time   112.276978                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl1.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.requestFromL1Cache.avg_buf_msgs     0.000543                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestFromL1Cache.avg_stall_time   357.236340                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.avg_buf_msgs     0.000041                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestToL1Cache.avg_stall_time  1674.213837                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl1.responseFromL1Cache.avg_buf_msgs     0.000123                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseFromL1Cache.avg_stall_time   308.867275                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.responseToL1Cache.avg_buf_msgs     0.000068                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseToL1Cache.avg_stall_time  3575.181902                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.triggerQueue.avg_buf_msgs     0.000325                       # Average number of messages in buffer
system.ruby.l1_cntrl1.triggerQueue.avg_stall_time 14078.172283                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_buf_msgs     0.000027                       # Average number of messages in buffer
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_stall_time   112.228471                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.L1Dcache.demand_accesses         1640                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Dcache.demand_hits         1594                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses         5836                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits         5792                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl10.mandatoryQueue.avg_buf_msgs     0.004740                       # Average number of messages in buffer
system.ruby.l1_cntrl10.mandatoryQueue.avg_stall_time    45.216419                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl10.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl10.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl10.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl10.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl10.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl10.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl10.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl10.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.requestFromL1Cache.avg_buf_msgs     0.000543                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestFromL1Cache.avg_stall_time   205.830452                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.avg_buf_msgs     0.000060                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestToL1Cache.avg_stall_time  1313.131170                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl10.responseFromL1Cache.avg_buf_msgs     0.000038                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseFromL1Cache.avg_stall_time    77.141837                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.responseToL1Cache.avg_buf_msgs     0.000071                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseToL1Cache.avg_stall_time  1636.927581                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.triggerQueue.avg_buf_msgs     0.000325                       # Average number of messages in buffer
system.ruby.l1_cntrl10.triggerQueue.avg_stall_time  5589.178062                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.unblockFromL1Cache.avg_buf_msgs     0.000025                       # Average number of messages in buffer
system.ruby.l1_cntrl10.unblockFromL1Cache.avg_stall_time    45.171716                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.L1Dcache.demand_accesses         1603                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Dcache.demand_hits         1558                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses           45                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses         5695                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits         5651                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl11.mandatoryQueue.avg_buf_msgs     0.004628                       # Average number of messages in buffer
system.ruby.l1_cntrl11.mandatoryQueue.avg_stall_time    36.979371                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl11.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl11.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl11.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl11.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl11.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl11.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl11.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl11.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.requestFromL1Cache.avg_buf_msgs     0.000579                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestFromL1Cache.avg_stall_time   121.523197                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.avg_buf_msgs     0.000068                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestToL1Cache.avg_stall_time  1210.827996                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl11.responseFromL1Cache.avg_buf_msgs     0.000065                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseFromL1Cache.avg_stall_time    70.644394                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.responseToL1Cache.avg_buf_msgs     0.000072                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseToL1Cache.avg_stall_time  1544.789065                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.triggerQueue.avg_buf_msgs     0.000325                       # Average number of messages in buffer
system.ruby.l1_cntrl11.triggerQueue.avg_stall_time  4520.064346                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.unblockFromL1Cache.avg_buf_msgs     0.000025                       # Average number of messages in buffer
system.ruby.l1_cntrl11.unblockFromL1Cache.avg_stall_time    36.934669                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.L1Dcache.demand_accesses         1535                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Dcache.demand_hits         1492                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses         5456                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits         5412                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl12.mandatoryQueue.avg_buf_msgs     0.004433                       # Average number of messages in buffer
system.ruby.l1_cntrl12.mandatoryQueue.avg_stall_time    29.906182                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl12.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl12.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl12.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl12.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl12.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl12.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl12.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl12.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.requestFromL1Cache.avg_buf_msgs     0.000480                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestFromL1Cache.avg_stall_time   162.095913                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.avg_buf_msgs     0.000052                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestToL1Cache.avg_stall_time   711.962362                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl12.responseFromL1Cache.avg_buf_msgs     0.000038                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseFromL1Cache.avg_stall_time    48.892196                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.responseToL1Cache.avg_buf_msgs     0.000068                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseToL1Cache.avg_stall_time  1022.905617                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.triggerQueue.avg_buf_msgs     0.000325                       # Average number of messages in buffer
system.ruby.l1_cntrl12.triggerQueue.avg_stall_time  3611.530739                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.unblockFromL1Cache.avg_buf_msgs     0.000023                       # Average number of messages in buffer
system.ruby.l1_cntrl12.unblockFromL1Cache.avg_stall_time    29.846261                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.L1Dcache.demand_accesses         1525                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Dcache.demand_hits         1482                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses         5405                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits         5361                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl13.mandatoryQueue.avg_buf_msgs     0.004394                       # Average number of messages in buffer
system.ruby.l1_cntrl13.mandatoryQueue.avg_stall_time    22.853600                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl13.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl13.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl13.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl13.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl13.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl13.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl13.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl13.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.requestFromL1Cache.avg_buf_msgs     0.000545                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestFromL1Cache.avg_stall_time   196.265002                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.avg_buf_msgs     0.000060                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestToL1Cache.avg_stall_time   563.832149                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl13.responseFromL1Cache.avg_buf_msgs     0.000065                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseFromL1Cache.avg_stall_time    37.819848                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.responseToL1Cache.avg_buf_msgs     0.000068                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseToL1Cache.avg_stall_time   889.617692                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.triggerQueue.avg_buf_msgs     0.000325                       # Average number of messages in buffer
system.ruby.l1_cntrl13.triggerQueue.avg_stall_time  2716.104884                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.unblockFromL1Cache.avg_buf_msgs     0.000023                       # Average number of messages in buffer
system.ruby.l1_cntrl13.unblockFromL1Cache.avg_stall_time    22.797484                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.L1Dcache.demand_accesses         1513                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Dcache.demand_hits         1468                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses           45                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses         5362                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits         5318                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl14.mandatoryQueue.avg_buf_msgs     0.004359                       # Average number of messages in buffer
system.ruby.l1_cntrl14.mandatoryQueue.avg_stall_time    15.957319                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl14.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl14.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl14.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl14.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl14.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl14.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl14.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl14.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.requestFromL1Cache.avg_buf_msgs     0.000579                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestFromL1Cache.avg_stall_time    82.874604                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.avg_buf_msgs     0.000064                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestToL1Cache.avg_stall_time   320.263017                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl14.responseFromL1Cache.avg_buf_msgs     0.000051                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseFromL1Cache.avg_stall_time    19.435262                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.responseToL1Cache.avg_buf_msgs     0.000073                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseToL1Cache.avg_stall_time   642.742439                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.triggerQueue.avg_buf_msgs     0.000325                       # Average number of messages in buffer
system.ruby.l1_cntrl14.triggerQueue.avg_stall_time  1833.015737                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.unblockFromL1Cache.avg_buf_msgs     0.000025                       # Average number of messages in buffer
system.ruby.l1_cntrl14.unblockFromL1Cache.avg_stall_time    15.905007                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.L1Dcache.demand_accesses         1333                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Dcache.demand_hits         1280                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses           53                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses         5016                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits         4970                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl15.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl15.mandatoryQueue.avg_buf_msgs     0.004026                       # Average number of messages in buffer
system.ruby.l1_cntrl15.mandatoryQueue.avg_stall_time     7.717101                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl15.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl15.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl15.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl15.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl15.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl15.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl15.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl15.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.requestFromL1Cache.avg_buf_msgs     0.000628                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestFromL1Cache.avg_stall_time   183.596380                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.avg_buf_msgs     0.000258                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestToL1Cache.avg_stall_time   296.033780                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.num_msg_stalls            4                       # Number of times messages were stalled
system.ruby.l1_cntrl15.responseFromL1Cache.avg_buf_msgs     0.000037                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseFromL1Cache.avg_stall_time    13.462205                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.responseToL1Cache.avg_buf_msgs     0.000087                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseToL1Cache.avg_stall_time   288.205397                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.triggerQueue.avg_buf_msgs     0.000974                       # Average number of messages in buffer
system.ruby.l1_cntrl15.triggerQueue.avg_stall_time   769.339912                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.unblockFromL1Cache.avg_buf_msgs     0.000030                       # Average number of messages in buffer
system.ruby.l1_cntrl15.unblockFromL1Cache.avg_stall_time     7.664789                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.L1Dcache.demand_accesses         1718                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Dcache.demand_hits         1674                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses         6091                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits         6047                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.004952                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time   104.880723                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl2.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl2.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl2.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl2.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl2.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl2.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl2.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl2.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.requestFromL1Cache.avg_buf_msgs     0.000563                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestFromL1Cache.avg_stall_time   256.441010                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.avg_buf_msgs     0.000044                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestToL1Cache.avg_stall_time  2252.014491                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl2.responseFromL1Cache.avg_buf_msgs     0.000038                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseFromL1Cache.avg_stall_time   197.831185                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.responseToL1Cache.avg_buf_msgs     0.000071                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseToL1Cache.avg_stall_time  4029.395116                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.triggerQueue.avg_buf_msgs     0.000325                       # Average number of messages in buffer
system.ruby.l1_cntrl2.triggerQueue.avg_stall_time 13208.799607                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.unblockFromL1Cache.avg_buf_msgs     0.000027                       # Average number of messages in buffer
system.ruby.l1_cntrl2.unblockFromL1Cache.avg_stall_time   104.836020                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.L1Dcache.demand_accesses         1703                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Dcache.demand_hits         1659                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses         6059                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits         6015                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.004922                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time    97.328801                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl3.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl3.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl3.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl3.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl3.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl3.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl3.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl3.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.requestFromL1Cache.avg_buf_msgs     0.000517                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestFromL1Cache.avg_stall_time   220.846793                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.avg_buf_msgs     0.000055                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestToL1Cache.avg_stall_time  2418.307366                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl3.responseFromL1Cache.avg_buf_msgs     0.000068                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseFromL1Cache.avg_stall_time   186.710014                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.responseToL1Cache.avg_buf_msgs     0.000068                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseToL1Cache.avg_stall_time  4233.432403                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.triggerQueue.avg_buf_msgs     0.000325                       # Average number of messages in buffer
system.ruby.l1_cntrl3.triggerQueue.avg_stall_time 12245.846509                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.unblockFromL1Cache.avg_buf_msgs     0.000024                       # Average number of messages in buffer
system.ruby.l1_cntrl3.unblockFromL1Cache.avg_stall_time    97.284099                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.L1Dcache.demand_accesses         1690                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Dcache.demand_hits         1643                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses         6013                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits         5969                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl4.mandatoryQueue.avg_buf_msgs     0.004884                       # Average number of messages in buffer
system.ruby.l1_cntrl4.mandatoryQueue.avg_stall_time    90.241662                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl4.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl4.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl4.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl4.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl4.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl4.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl4.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl4.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.requestFromL1Cache.avg_buf_msgs     0.000611                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestFromL1Cache.avg_stall_time   315.885922                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.avg_buf_msgs     0.000037                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestToL1Cache.avg_stall_time  1389.523825                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl4.responseFromL1Cache.avg_buf_msgs     0.000038                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseFromL1Cache.avg_stall_time   169.560620                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.responseToL1Cache.avg_buf_msgs     0.000075                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseToL1Cache.avg_stall_time  1991.121286                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.triggerQueue.avg_buf_msgs     0.000325                       # Average number of messages in buffer
system.ruby.l1_cntrl4.triggerQueue.avg_stall_time 11297.543251                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.unblockFromL1Cache.avg_buf_msgs     0.000025                       # Average number of messages in buffer
system.ruby.l1_cntrl4.unblockFromL1Cache.avg_stall_time    90.189350                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.L1Dcache.demand_accesses         1695                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Dcache.demand_hits         1648                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses         6027                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits         5983                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl5.mandatoryQueue.avg_buf_msgs     0.004896                       # Average number of messages in buffer
system.ruby.l1_cntrl5.mandatoryQueue.avg_stall_time    83.209688                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl5.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl5.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl5.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl5.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl5.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl5.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl5.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl5.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.requestFromL1Cache.avg_buf_msgs     0.000634                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestFromL1Cache.avg_stall_time   375.884387                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.avg_buf_msgs     0.000044                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestToL1Cache.avg_stall_time  1704.288375                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl5.responseFromL1Cache.avg_buf_msgs     0.000037                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseFromL1Cache.avg_stall_time   155.066130                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.responseToL1Cache.avg_buf_msgs     0.000074                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseToL1Cache.avg_stall_time  2326.914208                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.triggerQueue.avg_buf_msgs     0.000325                       # Average number of messages in buffer
system.ruby.l1_cntrl5.triggerQueue.avg_stall_time 10428.373482                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.unblockFromL1Cache.avg_buf_msgs     0.000026                       # Average number of messages in buffer
system.ruby.l1_cntrl5.unblockFromL1Cache.avg_stall_time    83.161180                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.L1Dcache.demand_accesses         1690                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Dcache.demand_hits         1644                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses         6016                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits         5972                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl6.mandatoryQueue.avg_buf_msgs     0.004886                       # Average number of messages in buffer
system.ruby.l1_cntrl6.mandatoryQueue.avg_stall_time    75.940567                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl6.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl6.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl6.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl6.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl6.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl6.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl6.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl6.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.requestFromL1Cache.avg_buf_msgs     0.000575                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestFromL1Cache.avg_stall_time   267.817112                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.avg_buf_msgs     0.000053                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestToL1Cache.avg_stall_time  1923.565812                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl6.responseFromL1Cache.avg_buf_msgs     0.000053                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseFromL1Cache.avg_stall_time   139.964822                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.responseToL1Cache.avg_buf_msgs     0.000072                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseToL1Cache.avg_stall_time  2506.008903                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.triggerQueue.avg_buf_msgs     0.000325                       # Average number of messages in buffer
system.ruby.l1_cntrl6.triggerQueue.avg_stall_time  9509.085836                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.unblockFromL1Cache.avg_buf_msgs     0.000025                       # Average number of messages in buffer
system.ruby.l1_cntrl6.unblockFromL1Cache.avg_stall_time    75.895864                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.L1Dcache.demand_accesses         1703                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Dcache.demand_hits         1657                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses         6061                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits         6017                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl7.mandatoryQueue.avg_buf_msgs     0.004923                       # Average number of messages in buffer
system.ruby.l1_cntrl7.mandatoryQueue.avg_stall_time    67.416914                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl7.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl7.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl7.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl7.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl7.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl7.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl7.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl7.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.requestFromL1Cache.avg_buf_msgs     0.000550                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestFromL1Cache.avg_stall_time   253.850150                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.avg_buf_msgs     0.000060                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestToL1Cache.avg_stall_time  2145.324105                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl7.responseFromL1Cache.avg_buf_msgs     0.000052                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseFromL1Cache.avg_stall_time   124.628904                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.responseToL1Cache.avg_buf_msgs     0.000071                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseToL1Cache.avg_stall_time  2580.841720                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.triggerQueue.avg_buf_msgs     0.000325                       # Average number of messages in buffer
system.ruby.l1_cntrl7.triggerQueue.avg_stall_time  8413.107315                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.unblockFromL1Cache.avg_buf_msgs     0.000025                       # Average number of messages in buffer
system.ruby.l1_cntrl7.unblockFromL1Cache.avg_stall_time    67.372211                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.L1Dcache.demand_accesses         1655                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Dcache.demand_hits         1609                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses         5881                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits         5837                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl8.mandatoryQueue.avg_buf_msgs     0.004778                       # Average number of messages in buffer
system.ruby.l1_cntrl8.mandatoryQueue.avg_stall_time    60.463249                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl8.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl8.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl8.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl8.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl8.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl8.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl8.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl8.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.requestFromL1Cache.avg_buf_msgs     0.000573                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestFromL1Cache.avg_stall_time   242.732782                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.avg_buf_msgs     0.000044                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestToL1Cache.avg_stall_time  1255.388445                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl8.responseFromL1Cache.avg_buf_msgs     0.000038                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseFromL1Cache.avg_stall_time   108.082523                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.responseToL1Cache.avg_buf_msgs     0.000075                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseToL1Cache.avg_stall_time  1642.866074                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.triggerQueue.avg_buf_msgs     0.000325                       # Average number of messages in buffer
system.ruby.l1_cntrl8.triggerQueue.avg_stall_time  7524.823765                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.unblockFromL1Cache.avg_buf_msgs     0.000025                       # Average number of messages in buffer
system.ruby.l1_cntrl8.unblockFromL1Cache.avg_stall_time    60.410937                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.L1Dcache.demand_accesses         1667                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Dcache.demand_hits         1620                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses         5934                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits         5890                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl9.mandatoryQueue.avg_buf_msgs     0.004820                       # Average number of messages in buffer
system.ruby.l1_cntrl9.mandatoryQueue.avg_stall_time    52.448764                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl9.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl9.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl9.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl9.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl9.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl9.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl9.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl9.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.requestFromL1Cache.avg_buf_msgs     0.000574                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestFromL1Cache.avg_stall_time   127.141139                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.avg_buf_msgs     0.000053                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestToL1Cache.avg_stall_time  1330.312260                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl9.responseFromL1Cache.avg_buf_msgs     0.000053                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseFromL1Cache.avg_stall_time    95.015986                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.responseToL1Cache.avg_buf_msgs     0.000072                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseToL1Cache.avg_stall_time  1679.812478                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.triggerQueue.avg_buf_msgs     0.000325                       # Average number of messages in buffer
system.ruby.l1_cntrl9.triggerQueue.avg_stall_time  6509.196171                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.unblockFromL1Cache.avg_buf_msgs     0.000026                       # Average number of messages in buffer
system.ruby.l1_cntrl9.unblockFromL1Cache.avg_stall_time    52.400256                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.000175                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time   996.257011                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000040                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time   103.669309                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.000756                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time 12171.894668                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.num_msg_stalls            3                       # Number of times messages were stalled
system.ruby.l2_cntrl0.L2cache.demand_accesses          676                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits          503                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses          173                       # Number of cache demand misses
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.000926                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   769.892752                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.000102                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time 15006.245400                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.000247                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time  5416.541435                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.DirRequestFromL2Cache.avg_buf_msgs     0.000198                       # Average number of messages in buffer
system.ruby.l2_cntrl1.DirRequestFromL2Cache.avg_stall_time   997.003326                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_stall_time   105.946933                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_buf_msgs     0.000975                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_stall_time 17202.627417                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.num_msg_stalls            3                       # Number of times messages were stalled
system.ruby.l2_cntrl1.L2cache.demand_accesses          855                       # Number of cache demand accesses
system.ruby.l2_cntrl1.L2cache.demand_hits          683                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses          172                       # Number of cache demand misses
system.ruby.l2_cntrl1.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.responseFromL2Cache.avg_buf_msgs     0.001517                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseFromL2Cache.avg_stall_time   820.755357                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.responseToL2Cache.avg_buf_msgs     0.000105                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseToL2Cache.avg_stall_time 14694.461042                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.unblockToL2Cache.avg_buf_msgs     0.000362                       # Average number of messages in buffer
system.ruby.l2_cntrl1.unblockToL2Cache.avg_stall_time  8217.799716                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.DirRequestFromL2Cache.avg_buf_msgs     0.000207                       # Average number of messages in buffer
system.ruby.l2_cntrl10.DirRequestFromL2Cache.avg_stall_time   998.327925                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_stall_time    51.367019                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_buf_msgs     0.000665                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_stall_time 23765.609541                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.num_msg_stalls            3                       # Number of times messages were stalled
system.ruby.l2_cntrl10.L2cache.demand_accesses          603                       # Number of cache demand accesses
system.ruby.l2_cntrl10.L2cache.demand_hits          438                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses          165                       # Number of cache demand misses
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.responseFromL2Cache.avg_buf_msgs     0.000853                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseFromL2Cache.avg_stall_time   703.470714                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.responseToL2Cache.avg_buf_msgs     0.000106                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseToL2Cache.avg_stall_time 17329.048523                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.unblockToL2Cache.avg_buf_msgs     0.000193                       # Average number of messages in buffer
system.ruby.l2_cntrl10.unblockToL2Cache.avg_stall_time 16416.596280                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.DirRequestFromL2Cache.avg_buf_msgs     0.000207                       # Average number of messages in buffer
system.ruby.l2_cntrl11.DirRequestFromL2Cache.avg_stall_time   999.648718                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_stall_time   110.630900                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_buf_msgs     0.000593                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_stall_time 28091.899774                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.num_msg_stalls            2                       # Number of times messages were stalled
system.ruby.l2_cntrl11.L2cache.demand_accesses          597                       # Number of cache demand accesses
system.ruby.l2_cntrl11.L2cache.demand_hits          429                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses          168                       # Number of cache demand misses
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.responseFromL2Cache.avg_buf_msgs     0.000893                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseFromL2Cache.avg_stall_time   806.315081                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.responseToL2Cache.avg_buf_msgs     0.000108                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseToL2Cache.avg_stall_time 16616.647704                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.unblockToL2Cache.avg_buf_msgs     0.000197                       # Average number of messages in buffer
system.ruby.l2_cntrl11.unblockToL2Cache.avg_stall_time 19689.047237                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.DirRequestFromL2Cache.avg_buf_msgs     0.000184                       # Average number of messages in buffer
system.ruby.l2_cntrl12.DirRequestFromL2Cache.avg_stall_time   998.509906                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_buf_msgs     0.000865                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_stall_time 23168.621551                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L2cache.demand_accesses          791                       # Number of cache demand accesses
system.ruby.l2_cntrl12.L2cache.demand_hits          646                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses          145                       # Number of cache demand misses
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.responseFromL2Cache.avg_buf_msgs     0.001275                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseFromL2Cache.avg_stall_time   741.811142                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.responseToL2Cache.avg_buf_msgs     0.000092                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseToL2Cache.avg_stall_time 22020.214861                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.unblockToL2Cache.avg_buf_msgs     0.000380                       # Average number of messages in buffer
system.ruby.l2_cntrl12.unblockToL2Cache.avg_stall_time 14010.327939                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.DirRequestFromL2Cache.avg_buf_msgs     0.000176                       # Average number of messages in buffer
system.ruby.l2_cntrl13.DirRequestFromL2Cache.avg_stall_time   998.832654                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_stall_time   103.690233                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_buf_msgs     0.000989                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_stall_time 21712.091372                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L2cache.demand_accesses         1027                       # Number of cache demand accesses
system.ruby.l2_cntrl13.L2cache.demand_hits          886                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses          141                       # Number of cache demand misses
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.responseFromL2Cache.avg_buf_msgs     0.001557                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseFromL2Cache.avg_stall_time   847.090386                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.responseToL2Cache.avg_buf_msgs     0.000094                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseToL2Cache.avg_stall_time 22505.575489                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.unblockToL2Cache.avg_buf_msgs     0.000354                       # Average number of messages in buffer
system.ruby.l2_cntrl13.unblockToL2Cache.avg_stall_time 16647.888312                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.DirRequestFromL2Cache.avg_buf_msgs     0.000213                       # Average number of messages in buffer
system.ruby.l2_cntrl14.DirRequestFromL2Cache.avg_stall_time   998.665256                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_stall_time   103.451501                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_buf_msgs     0.000811                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_stall_time 27464.367415                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L2cache.demand_accesses          932                       # Number of cache demand accesses
system.ruby.l2_cntrl14.L2cache.demand_hits          762                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses          170                       # Number of cache demand misses
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.responseFromL2Cache.avg_buf_msgs     0.001304                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseFromL2Cache.avg_stall_time   800.833121                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.responseToL2Cache.avg_buf_msgs     0.000110                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseToL2Cache.avg_stall_time 14540.715398                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.unblockToL2Cache.avg_buf_msgs     0.000228                       # Average number of messages in buffer
system.ruby.l2_cntrl14.unblockToL2Cache.avg_stall_time 19491.208123                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.DirRequestFromL2Cache.avg_buf_msgs     0.000186                       # Average number of messages in buffer
system.ruby.l2_cntrl15.DirRequestFromL2Cache.avg_stall_time   997.980447                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_buf_msgs     0.000117                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_stall_time   106.698638                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_buf_msgs     0.009395                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_stall_time 28678.861022                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.num_msg_stalls          107                       # Number of times messages were stalled
system.ruby.l2_cntrl15.L2cache.demand_accesses          584                       # Number of cache demand accesses
system.ruby.l2_cntrl15.L2cache.demand_hits          402                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses          182                       # Number of cache demand misses
system.ruby.l2_cntrl15.fully_busy_cycles           22                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.responseFromL2Cache.avg_buf_msgs     0.001022                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseFromL2Cache.avg_stall_time   782.585180                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.responseToL2Cache.avg_buf_msgs     0.000108                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseToL2Cache.avg_stall_time 15788.098870                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.unblockToL2Cache.avg_buf_msgs     0.000179                       # Average number of messages in buffer
system.ruby.l2_cntrl15.unblockToL2Cache.avg_stall_time 21713.669614                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.DirRequestFromL2Cache.avg_buf_msgs     0.000176                       # Average number of messages in buffer
system.ruby.l2_cntrl2.DirRequestFromL2Cache.avg_stall_time   999.983514                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_buf_msgs     0.000019                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_stall_time   112.243689                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_buf_msgs     0.000710                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_stall_time 17656.467796                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L2cache.demand_accesses          824                       # Number of cache demand accesses
system.ruby.l2_cntrl2.L2cache.demand_hits          666                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses          158                       # Number of cache demand misses
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.responseFromL2Cache.avg_buf_msgs     0.001275                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseFromL2Cache.avg_stall_time   776.458041                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.responseToL2Cache.avg_buf_msgs     0.000098                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseToL2Cache.avg_stall_time 23361.756080                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.unblockToL2Cache.avg_buf_msgs     0.000214                       # Average number of messages in buffer
system.ruby.l2_cntrl2.unblockToL2Cache.avg_stall_time 11165.106514                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.DirRequestFromL2Cache.avg_buf_msgs     0.000132                       # Average number of messages in buffer
system.ruby.l2_cntrl3.DirRequestFromL2Cache.avg_stall_time   999.819287                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_stall_time   103.494302                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_buf_msgs     0.000666                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_stall_time 21373.806180                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestToL2Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l2_cntrl3.L2cache.demand_accesses          620                       # Number of cache demand accesses
system.ruby.l2_cntrl3.L2cache.demand_hits          512                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses          108                       # Number of cache demand misses
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.responseFromL2Cache.avg_buf_msgs     0.000971                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseFromL2Cache.avg_stall_time   770.099780                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.responseToL2Cache.avg_buf_msgs     0.000067                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseToL2Cache.avg_stall_time 22475.535192                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.unblockToL2Cache.avg_buf_msgs     0.000260                       # Average number of messages in buffer
system.ruby.l2_cntrl3.unblockToL2Cache.avg_stall_time 13943.604716                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.DirRequestFromL2Cache.avg_buf_msgs     0.000133                       # Average number of messages in buffer
system.ruby.l2_cntrl4.DirRequestFromL2Cache.avg_stall_time   997.196087                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_stall_time    81.793782                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_buf_msgs     0.000834                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_stall_time 16137.648841                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L2cache.demand_accesses          743                       # Number of cache demand accesses
system.ruby.l2_cntrl4.L2cache.demand_hits          631                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses          112                       # Number of cache demand misses
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.responseFromL2Cache.avg_buf_msgs     0.001229                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseFromL2Cache.avg_stall_time   760.217922                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.responseToL2Cache.avg_buf_msgs     0.000067                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseToL2Cache.avg_stall_time 17574.583318                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.unblockToL2Cache.avg_buf_msgs     0.000370                       # Average number of messages in buffer
system.ruby.l2_cntrl4.unblockToL2Cache.avg_stall_time  8177.661667                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.DirRequestFromL2Cache.avg_buf_msgs     0.000134                       # Average number of messages in buffer
system.ruby.l2_cntrl5.DirRequestFromL2Cache.avg_stall_time   998.980395                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_stall_time    74.832191                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_buf_msgs     0.000894                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_stall_time 16454.860620                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L2cache.demand_accesses          935                       # Number of cache demand accesses
system.ruby.l2_cntrl5.L2cache.demand_hits          817                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses          118                       # Number of cache demand misses
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.responseFromL2Cache.avg_buf_msgs     0.001600                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseFromL2Cache.avg_stall_time   797.188732                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.responseToL2Cache.avg_buf_msgs     0.000068                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseToL2Cache.avg_stall_time 16988.690508                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.unblockToL2Cache.avg_buf_msgs     0.000308                       # Average number of messages in buffer
system.ruby.l2_cntrl5.unblockToL2Cache.avg_stall_time 11063.973849                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.DirRequestFromL2Cache.avg_buf_msgs     0.000122                       # Average number of messages in buffer
system.ruby.l2_cntrl6.DirRequestFromL2Cache.avg_stall_time   999.153500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_buf_msgs     0.000007                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_stall_time   103.649652                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_buf_msgs     0.000475                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_stall_time 22339.202098                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L2cache.demand_accesses          515                       # Number of cache demand accesses
system.ruby.l2_cntrl6.L2cache.demand_hits          413                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses          102                       # Number of cache demand misses
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.responseFromL2Cache.avg_buf_msgs     0.000866                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseFromL2Cache.avg_stall_time   783.355273                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.responseToL2Cache.avg_buf_msgs     0.000062                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseToL2Cache.avg_stall_time 20045.842266                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.unblockToL2Cache.avg_buf_msgs     0.000156                       # Average number of messages in buffer
system.ruby.l2_cntrl6.unblockToL2Cache.avg_stall_time 13925.191584                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.DirRequestFromL2Cache.avg_buf_msgs     0.000147                       # Average number of messages in buffer
system.ruby.l2_cntrl7.DirRequestFromL2Cache.avg_stall_time   991.515977                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_buf_msgs     0.000005                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_stall_time    66.206767                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_buf_msgs     0.000577                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_stall_time 23451.229859                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L2cache.demand_accesses          627                       # Number of cache demand accesses
system.ruby.l2_cntrl7.L2cache.demand_hits          499                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses          128                       # Number of cache demand misses
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.responseFromL2Cache.avg_buf_msgs     0.001115                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseFromL2Cache.avg_stall_time   773.629716                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.responseToL2Cache.avg_buf_msgs     0.000074                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseToL2Cache.avg_stall_time 19437.049876                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.unblockToL2Cache.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.l2_cntrl7.unblockToL2Cache.avg_stall_time 16469.950509                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.DirRequestFromL2Cache.avg_buf_msgs     0.000141                       # Average number of messages in buffer
system.ruby.l2_cntrl8.DirRequestFromL2Cache.avg_stall_time   999.468005                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_stall_time    59.286709                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_buf_msgs     0.000462                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_stall_time 16502.402251                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestToL2Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l2_cntrl8.L2cache.demand_accesses          498                       # Number of cache demand accesses
system.ruby.l2_cntrl8.L2cache.demand_hits          385                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses          113                       # Number of cache demand misses
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.responseFromL2Cache.avg_buf_msgs     0.000717                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseFromL2Cache.avg_stall_time   727.731025                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.responseToL2Cache.avg_buf_msgs     0.000071                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseToL2Cache.avg_stall_time 20373.338539                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.unblockToL2Cache.avg_buf_msgs     0.000140                       # Average number of messages in buffer
system.ruby.l2_cntrl8.unblockToL2Cache.avg_stall_time 10878.467329                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.DirRequestFromL2Cache.avg_buf_msgs     0.000142                       # Average number of messages in buffer
system.ruby.l2_cntrl9.DirRequestFromL2Cache.avg_stall_time   999.313923                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_buf_msgs     0.000460                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_stall_time 21067.111934                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L2cache.demand_accesses          523                       # Number of cache demand accesses
system.ruby.l2_cntrl9.L2cache.demand_hits          411                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses          112                       # Number of cache demand misses
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.responseFromL2Cache.avg_buf_msgs     0.000725                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseFromL2Cache.avg_stall_time   713.139202                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.responseToL2Cache.avg_buf_msgs     0.000071                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseToL2Cache.avg_stall_time 20007.141352                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.unblockToL2Cache.avg_buf_msgs     0.000131                       # Average number of messages in buffer
system.ruby.l2_cntrl9.unblockToL2Cache.avg_stall_time 13701.283130                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size          256                      
system.ruby.latency_hist_seqr::max_bucket         2559                      
system.ruby.latency_hist_seqr::samples         272079                      
system.ruby.latency_hist_seqr::mean          6.123365                      
system.ruby.latency_hist_seqr::gmean         1.210021                      
system.ruby.latency_hist_seqr::stdev        37.634401                      
system.ruby.latency_hist_seqr            |      271001     99.60%     99.60% |         933      0.34%     99.95% |          33      0.01%     99.96% |          11      0.00%     99.96% |          12      0.00%     99.97% |          89      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total           272079                      
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.miss_latency_hist_seqr::samples        11350                      
system.ruby.miss_latency_hist_seqr::mean   123.815859                      
system.ruby.miss_latency_hist_seqr::gmean    96.535603                      
system.ruby.miss_latency_hist_seqr::stdev   139.640204                      
system.ruby.miss_latency_hist_seqr       |       10272     90.50%     90.50% |         933      8.22%     98.72% |          33      0.29%     99.01% |          11      0.10%     99.11% |          12      0.11%     99.22% |          89      0.78%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total        11350                      
system.ruby.network.average_flit_latency    31.337605                      
system.ruby.network.average_flit_network_latency    28.157701                      
system.ruby.network.average_flit_queueing_latency     3.179904                      
system.ruby.network.average_flit_vnet_latency |   32.048578                       |   27.010001                       |   23.438077                      
system.ruby.network.average_flit_vqueue_latency |    6.886855                       |    1.880559                       |    1.049319                      
system.ruby.network.average_hops             2.858521                      
system.ruby.network.average_packet_latency    33.663048                      
system.ruby.network.average_packet_network_latency    28.754182                      
system.ruby.network.average_packet_queueing_latency     4.908865                      
system.ruby.network.average_packet_vnet_latency |   28.858707                       |   30.394464                       |   23.438077                      
system.ruby.network.average_packet_vqueue_latency |    9.454027                       |    1.676356                       |    1.049319                      
system.ruby.network.avg_link_utilization     0.336336                      
system.ruby.network.avg_vc_load          |    0.090692     26.96%     26.96% |    0.226457     67.33%     94.30% |    0.019187      5.70%    100.00%
system.ruby.network.avg_vc_load::total       0.336336                      
system.ruby.network.ext_in_link_utilization       109175                      
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_out_link_utilization       109175                      
system.ruby.network.flit_network_latency |      942100                       |     1982318                       |      149699                      
system.ruby.network.flit_queueing_latency |      202446                       |      138018                       |        6702                      
system.ruby.network.flits_injected       |       29396     26.93%     26.93% |       73392     67.22%     94.15% |        6387      5.85%    100.00%
system.ruby.network.flits_injected::total       109175                      
system.ruby.network.flits_received       |       29396     26.93%     26.93% |       73392     67.22%     94.15% |        6387      5.85%    100.00%
system.ruby.network.flits_received::total       109175                      
system.ruby.network.int_link_utilization       312079                      
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.packet_network_latency |      556165                       |      591841                       |      149699                      
system.ruby.network.packet_queueing_latency |      182198                       |       32642                       |        6702                      
system.ruby.network.packets_injected     |       19272     42.70%     42.70% |       19472     43.15%     85.85% |        6387     14.15%    100.00%
system.ruby.network.packets_injected::total        45131                      
system.ruby.network.packets_received     |       19272     42.70%     42.70% |       19472     43.15%     85.85% |        6387     14.15%    100.00%
system.ruby.network.packets_received::total        45131                      
system.ruby.network.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads        91621                      
system.ruby.network.routers00.buffer_writes        91621                      
system.ruby.network.routers00.crossbar_activity        91621                      
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.sw_input_arbiter_activity        91635                      
system.ruby.network.routers00.sw_output_arbiter_activity        91621                      
system.ruby.network.routers01.buffer_reads        40229                      
system.ruby.network.routers01.buffer_writes        40229                      
system.ruby.network.routers01.crossbar_activity        40229                      
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.sw_input_arbiter_activity        40242                      
system.ruby.network.routers01.sw_output_arbiter_activity        40229                      
system.ruby.network.routers02.buffer_reads        26586                      
system.ruby.network.routers02.buffer_writes        26586                      
system.ruby.network.routers02.crossbar_activity        26586                      
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.sw_input_arbiter_activity        26599                      
system.ruby.network.routers02.sw_output_arbiter_activity        26586                      
system.ruby.network.routers03.buffer_reads        15240                      
system.ruby.network.routers03.buffer_writes        15240                      
system.ruby.network.routers03.crossbar_activity        15240                      
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.sw_input_arbiter_activity        15241                      
system.ruby.network.routers03.sw_output_arbiter_activity        15240                      
system.ruby.network.routers04.buffer_reads        51376                      
system.ruby.network.routers04.buffer_writes        51376                      
system.ruby.network.routers04.crossbar_activity        51376                      
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.sw_input_arbiter_activity        51380                      
system.ruby.network.routers04.sw_output_arbiter_activity        51376                      
system.ruby.network.routers05.buffer_reads        20911                      
system.ruby.network.routers05.buffer_writes        20911                      
system.ruby.network.routers05.crossbar_activity        20911                      
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.sw_input_arbiter_activity        20916                      
system.ruby.network.routers05.sw_output_arbiter_activity        20911                      
system.ruby.network.routers06.buffer_reads        14825                      
system.ruby.network.routers06.buffer_writes        14825                      
system.ruby.network.routers06.crossbar_activity        14825                      
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.sw_input_arbiter_activity        14831                      
system.ruby.network.routers06.sw_output_arbiter_activity        14825                      
system.ruby.network.routers07.buffer_reads        11709                      
system.ruby.network.routers07.buffer_writes        11709                      
system.ruby.network.routers07.crossbar_activity        11709                      
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.sw_input_arbiter_activity        11713                      
system.ruby.network.routers07.sw_output_arbiter_activity        11709                      
system.ruby.network.routers08.buffer_reads        34733                      
system.ruby.network.routers08.buffer_writes        34733                      
system.ruby.network.routers08.crossbar_activity        34733                      
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.sw_input_arbiter_activity        34735                      
system.ruby.network.routers08.sw_output_arbiter_activity        34733                      
system.ruby.network.routers09.buffer_reads        16273                      
system.ruby.network.routers09.buffer_writes        16273                      
system.ruby.network.routers09.crossbar_activity        16273                      
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.sw_input_arbiter_activity        16278                      
system.ruby.network.routers09.sw_output_arbiter_activity        16273                      
system.ruby.network.routers10.buffer_reads        14825                      
system.ruby.network.routers10.buffer_writes        14825                      
system.ruby.network.routers10.crossbar_activity        14825                      
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.sw_input_arbiter_activity        14836                      
system.ruby.network.routers10.sw_output_arbiter_activity        14825                      
system.ruby.network.routers11.buffer_reads        10981                      
system.ruby.network.routers11.buffer_writes        10981                      
system.ruby.network.routers11.crossbar_activity        10981                      
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.sw_input_arbiter_activity        10989                      
system.ruby.network.routers11.sw_output_arbiter_activity        10981                      
system.ruby.network.routers12.buffer_reads        24652                      
system.ruby.network.routers12.buffer_writes        24652                      
system.ruby.network.routers12.crossbar_activity        24652                      
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.sw_input_arbiter_activity        24653                      
system.ruby.network.routers12.sw_output_arbiter_activity        24652                      
system.ruby.network.routers13.buffer_reads        20847                      
system.ruby.network.routers13.buffer_writes        20847                      
system.ruby.network.routers13.crossbar_activity        20847                      
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.sw_input_arbiter_activity        20850                      
system.ruby.network.routers13.sw_output_arbiter_activity        20847                      
system.ruby.network.routers14.buffer_reads        16070                      
system.ruby.network.routers14.buffer_writes        16070                      
system.ruby.network.routers14.crossbar_activity        16070                      
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.sw_input_arbiter_activity        16074                      
system.ruby.network.routers14.sw_output_arbiter_activity        16070                      
system.ruby.network.routers15.buffer_reads        10376                      
system.ruby.network.routers15.buffer_writes        10376                      
system.ruby.network.routers15.crossbar_activity        10376                      
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.sw_input_arbiter_activity        10388                      
system.ruby.network.routers15.sw_output_arbiter_activity        10376                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples       272089                      
system.ruby.outstanding_req_hist_seqr::mean            1                      
system.ruby.outstanding_req_hist_seqr::gmean            1                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |      272089    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total       272089                      
system.ruby.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED    788541000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
