# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../LAB7.ip_user_files/bd/Lab7/ipshared/xilinx.com/xup_inv_v1_0/xup_inv.srcs/sources_1/new/xup_inv.v"
verilog xil_defaultlib  "../../../LAB7.ip_user_files/bd/Lab7/ip/Lab7_xup_inv_0_0/sim/Lab7_xup_inv_0_0.v"
verilog xil_defaultlib  "../../../LAB7.ip_user_files/bd/Lab7/ip/Lab7_xup_inv_0_1/sim/Lab7_xup_inv_0_1.v"
verilog xil_defaultlib  "../../../LAB7.ip_user_files/bd/Lab7/ipshared/xilinx.com/xup_and2_v1_0/xup_and2.srcs/sources_1/new/xup_and2.v"
verilog xil_defaultlib  "../../../LAB7.ip_user_files/bd/Lab7/ip/Lab7_xup_and2_0_0/sim/Lab7_xup_and2_0_0.v"
verilog xil_defaultlib  "../../../LAB7.ip_user_files/bd/Lab7/ip/Lab7_xup_and2_0_1/sim/Lab7_xup_and2_0_1.v"
verilog xil_defaultlib  "../../../LAB7.ip_user_files/bd/Lab7/ipshared/xilinx.com/xup_or2_v1_0/xup_or2.srcs/sources_1/new/xup_or2.v"
verilog xil_defaultlib  "../../../LAB7.ip_user_files/bd/Lab7/ip/Lab7_xup_or2_0_0/sim/Lab7_xup_or2_0_0.v"
verilog xil_defaultlib  "../../../LAB7.ip_user_files/bd/Lab7/hdl/Lab7.v"
verilog xil_defaultlib  "../../../LAB7.srcs/sources_1/bd/Lab7/hdl/Lab7_wrapper.v"
verilog xil_defaultlib  "../../../../../2014_2_artix7_sources/tutorial/tutorial_tb.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
