Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
| Date         : Mon Oct 12 18:26:31 2015
| Host         : Assiro-cad running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file design_1_control_sets_placed.rpt
| Design       : design_1
| Device       : xc7z020
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    36 |
| Minimum Number of register sites lost to control set restrictions |    68 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             112 |           44 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             108 |           36 |
| Yes          | No                    | No                     |             338 |           94 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              46 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|             Clock Signal             |                                                            Enable Signal                                                            |                                                        Set/Reset Signal                                                        | Slice Load Count | Bel Load Count |
+--------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel        |                                                                                                                                |                1 |              2 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O9[0]   |                                                                                                                                |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                     | axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                       |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                     | rst_processing_system7_0_50M/U0/EXT_LPF/lpf_int                                                                                |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O11     | processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O2 |                2 |              4 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O11[0]  |                                                                                                                                |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O9      |                                                                                                                                |                2 |              4 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O9      | processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O2 |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O11     |                                                                                                                                |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0 | rst_processing_system7_0_50M/U0/SEQ/seq_cnt_en                                                                                      | rst_processing_system7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                          |                1 |              6 |
|  processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                     | axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst                                                                                         |                2 |              8 |
|  processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                     | processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/SR[0]             |                4 |              8 |
|  processing_system7_0/inst/FCLK_CLK0 | axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                     | axi_gpio_0/U0/bus2ip_reset                                                                                                     |                2 |              8 |
|  processing_system7_0/inst/FCLK_CLK0 | axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O4[0]                                                                    | axi_gpio_0/U0/bus2ip_reset                                                                                                     |                3 |              8 |
|  processing_system7_0/inst/FCLK_CLK0 | axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[7]_i_1                                                           | axi_gpio_0/U0/bus2ip_reset                                                                                                     |                2 |              8 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r          | processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0] |                3 |              8 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O12     |                                                                                                                                |                3 |             12 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O10[0]  |                                                                                                                                |                4 |             12 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]    |                                                                                                                                |                6 |             12 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O13     |                                                                                                                                |                3 |             12 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O10[0]  |                                                                                                                                |                5 |             12 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]    |                                                                                                                                |                6 |             12 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r              |                                                                                                                                |                4 |             13 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                 |                                                                                                                                |                4 |             14 |
|  processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                     | axi_gpio_0/U0/bus2ip_reset                                                                                                     |                4 |             14 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/O2                     |                                                                                                                                |                5 |             14 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O3      |                                                                                                                                |                3 |             20 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O14[0]  |                                                                                                                                |                7 |             32 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O13[0]  |                                                                                                                                |               11 |             32 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/O2                    |                                                                                                                                |                7 |             32 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/O2                    |                                                                                                                                |               12 |             32 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0 |                                                                                                                                |                9 |             34 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                 |                                                                                                                                |                8 |             47 |
|  processing_system7_0/inst/FCLK_CLK0 | processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/O2                     |                                                                                                                                |                8 |             47 |
|  processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                     | processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                       |               24 |             70 |
|  processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                     |                                                                                                                                |               45 |            113 |
+--------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


