Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Nov  7 14:24:27 2019
| Host         : alpha running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file counter_4bit_up_timing_summary_routed.rpt -pb counter_4bit_up_timing_summary_routed.pb -rpx counter_4bit_up_timing_summary_routed.rpx -warn_on_violation
| Design       : counter_4bit_up
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line48/clkSlow_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u0/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u1/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u2/Q_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.292        0.000                      0                   55        0.263        0.000                      0                   55        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.292        0.000                      0                   55        0.263        0.000                      0                   55        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.292ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.292ns  (required time - arrival time)
  Source:                 nolabel_line48/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line48/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.218ns  (logic 2.329ns (44.632%)  route 2.889ns (55.368%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.708     5.310    nolabel_line48/clk
    SLICE_X1Y108         FDRE                                         r  nolabel_line48/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  nolabel_line48/counter_reg[5]/Q
                         net (fo=2, routed)           0.594     6.360    nolabel_line48/counter_reg[5]
    SLICE_X0Y108         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.016 r  nolabel_line48/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.016    nolabel_line48/counter_reg[0]_i_10_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.130 r  nolabel_line48/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.130    nolabel_line48/counter_reg[0]_i_11_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.244 r  nolabel_line48/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.244    nolabel_line48/counter_reg[0]_i_13_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.358 r  nolabel_line48/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.358    nolabel_line48/counter_reg[0]_i_12_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.472 r  nolabel_line48/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.472    nolabel_line48/counter_reg[0]_i_14_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.806 f  nolabel_line48/counter_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.837     8.643    nolabel_line48/p_0_in[26]
    SLICE_X2Y112         LUT6 (Prop_lut6_I4_O)        0.303     8.946 r  nolabel_line48/counter[0]_i_7/O
                         net (fo=2, routed)           0.606     9.552    nolabel_line48/counter[0]_i_7_n_0
    SLICE_X2Y110         LUT5 (Prop_lut5_I4_O)        0.124     9.676 r  nolabel_line48/counter[0]_i_1/O
                         net (fo=27, routed)          0.853    10.529    nolabel_line48/clear
    SLICE_X1Y107         FDRE                                         r  nolabel_line48/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.588    15.010    nolabel_line48/clk
    SLICE_X1Y107         FDRE                                         r  nolabel_line48/counter_reg[0]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X1Y107         FDRE (Setup_fdre_C_R)       -0.429    14.821    nolabel_line48/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -10.529    
  -------------------------------------------------------------------
                         slack                                  4.292    

Slack (MET) :             4.292ns  (required time - arrival time)
  Source:                 nolabel_line48/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line48/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.218ns  (logic 2.329ns (44.632%)  route 2.889ns (55.368%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.708     5.310    nolabel_line48/clk
    SLICE_X1Y108         FDRE                                         r  nolabel_line48/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  nolabel_line48/counter_reg[5]/Q
                         net (fo=2, routed)           0.594     6.360    nolabel_line48/counter_reg[5]
    SLICE_X0Y108         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.016 r  nolabel_line48/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.016    nolabel_line48/counter_reg[0]_i_10_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.130 r  nolabel_line48/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.130    nolabel_line48/counter_reg[0]_i_11_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.244 r  nolabel_line48/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.244    nolabel_line48/counter_reg[0]_i_13_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.358 r  nolabel_line48/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.358    nolabel_line48/counter_reg[0]_i_12_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.472 r  nolabel_line48/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.472    nolabel_line48/counter_reg[0]_i_14_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.806 f  nolabel_line48/counter_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.837     8.643    nolabel_line48/p_0_in[26]
    SLICE_X2Y112         LUT6 (Prop_lut6_I4_O)        0.303     8.946 r  nolabel_line48/counter[0]_i_7/O
                         net (fo=2, routed)           0.606     9.552    nolabel_line48/counter[0]_i_7_n_0
    SLICE_X2Y110         LUT5 (Prop_lut5_I4_O)        0.124     9.676 r  nolabel_line48/counter[0]_i_1/O
                         net (fo=27, routed)          0.853    10.529    nolabel_line48/clear
    SLICE_X1Y107         FDRE                                         r  nolabel_line48/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.588    15.010    nolabel_line48/clk
    SLICE_X1Y107         FDRE                                         r  nolabel_line48/counter_reg[1]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X1Y107         FDRE (Setup_fdre_C_R)       -0.429    14.821    nolabel_line48/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -10.529    
  -------------------------------------------------------------------
                         slack                                  4.292    

Slack (MET) :             4.292ns  (required time - arrival time)
  Source:                 nolabel_line48/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line48/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.218ns  (logic 2.329ns (44.632%)  route 2.889ns (55.368%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.708     5.310    nolabel_line48/clk
    SLICE_X1Y108         FDRE                                         r  nolabel_line48/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  nolabel_line48/counter_reg[5]/Q
                         net (fo=2, routed)           0.594     6.360    nolabel_line48/counter_reg[5]
    SLICE_X0Y108         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.016 r  nolabel_line48/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.016    nolabel_line48/counter_reg[0]_i_10_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.130 r  nolabel_line48/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.130    nolabel_line48/counter_reg[0]_i_11_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.244 r  nolabel_line48/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.244    nolabel_line48/counter_reg[0]_i_13_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.358 r  nolabel_line48/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.358    nolabel_line48/counter_reg[0]_i_12_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.472 r  nolabel_line48/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.472    nolabel_line48/counter_reg[0]_i_14_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.806 f  nolabel_line48/counter_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.837     8.643    nolabel_line48/p_0_in[26]
    SLICE_X2Y112         LUT6 (Prop_lut6_I4_O)        0.303     8.946 r  nolabel_line48/counter[0]_i_7/O
                         net (fo=2, routed)           0.606     9.552    nolabel_line48/counter[0]_i_7_n_0
    SLICE_X2Y110         LUT5 (Prop_lut5_I4_O)        0.124     9.676 r  nolabel_line48/counter[0]_i_1/O
                         net (fo=27, routed)          0.853    10.529    nolabel_line48/clear
    SLICE_X1Y107         FDRE                                         r  nolabel_line48/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.588    15.010    nolabel_line48/clk
    SLICE_X1Y107         FDRE                                         r  nolabel_line48/counter_reg[2]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X1Y107         FDRE (Setup_fdre_C_R)       -0.429    14.821    nolabel_line48/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -10.529    
  -------------------------------------------------------------------
                         slack                                  4.292    

Slack (MET) :             4.292ns  (required time - arrival time)
  Source:                 nolabel_line48/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line48/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.218ns  (logic 2.329ns (44.632%)  route 2.889ns (55.368%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.708     5.310    nolabel_line48/clk
    SLICE_X1Y108         FDRE                                         r  nolabel_line48/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  nolabel_line48/counter_reg[5]/Q
                         net (fo=2, routed)           0.594     6.360    nolabel_line48/counter_reg[5]
    SLICE_X0Y108         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.016 r  nolabel_line48/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.016    nolabel_line48/counter_reg[0]_i_10_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.130 r  nolabel_line48/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.130    nolabel_line48/counter_reg[0]_i_11_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.244 r  nolabel_line48/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.244    nolabel_line48/counter_reg[0]_i_13_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.358 r  nolabel_line48/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.358    nolabel_line48/counter_reg[0]_i_12_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.472 r  nolabel_line48/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.472    nolabel_line48/counter_reg[0]_i_14_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.806 f  nolabel_line48/counter_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.837     8.643    nolabel_line48/p_0_in[26]
    SLICE_X2Y112         LUT6 (Prop_lut6_I4_O)        0.303     8.946 r  nolabel_line48/counter[0]_i_7/O
                         net (fo=2, routed)           0.606     9.552    nolabel_line48/counter[0]_i_7_n_0
    SLICE_X2Y110         LUT5 (Prop_lut5_I4_O)        0.124     9.676 r  nolabel_line48/counter[0]_i_1/O
                         net (fo=27, routed)          0.853    10.529    nolabel_line48/clear
    SLICE_X1Y107         FDRE                                         r  nolabel_line48/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.588    15.010    nolabel_line48/clk
    SLICE_X1Y107         FDRE                                         r  nolabel_line48/counter_reg[3]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X1Y107         FDRE (Setup_fdre_C_R)       -0.429    14.821    nolabel_line48/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -10.529    
  -------------------------------------------------------------------
                         slack                                  4.292    

Slack (MET) :             4.342ns  (required time - arrival time)
  Source:                 nolabel_line48/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line48/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.164ns  (logic 2.329ns (45.098%)  route 2.835ns (54.902%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.708     5.310    nolabel_line48/clk
    SLICE_X1Y108         FDRE                                         r  nolabel_line48/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  nolabel_line48/counter_reg[5]/Q
                         net (fo=2, routed)           0.594     6.360    nolabel_line48/counter_reg[5]
    SLICE_X0Y108         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.016 r  nolabel_line48/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.016    nolabel_line48/counter_reg[0]_i_10_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.130 r  nolabel_line48/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.130    nolabel_line48/counter_reg[0]_i_11_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.244 r  nolabel_line48/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.244    nolabel_line48/counter_reg[0]_i_13_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.358 r  nolabel_line48/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.358    nolabel_line48/counter_reg[0]_i_12_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.472 r  nolabel_line48/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.472    nolabel_line48/counter_reg[0]_i_14_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.806 f  nolabel_line48/counter_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.837     8.643    nolabel_line48/p_0_in[26]
    SLICE_X2Y112         LUT6 (Prop_lut6_I4_O)        0.303     8.946 r  nolabel_line48/counter[0]_i_7/O
                         net (fo=2, routed)           0.606     9.552    nolabel_line48/counter[0]_i_7_n_0
    SLICE_X2Y110         LUT5 (Prop_lut5_I4_O)        0.124     9.676 r  nolabel_line48/counter[0]_i_1/O
                         net (fo=27, routed)          0.799    10.475    nolabel_line48/clear
    SLICE_X1Y113         FDRE                                         r  nolabel_line48/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.584    15.006    nolabel_line48/clk
    SLICE_X1Y113         FDRE                                         r  nolabel_line48/counter_reg[24]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X1Y113         FDRE (Setup_fdre_C_R)       -0.429    14.817    nolabel_line48/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                         -10.475    
  -------------------------------------------------------------------
                         slack                                  4.342    

Slack (MET) :             4.342ns  (required time - arrival time)
  Source:                 nolabel_line48/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line48/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.164ns  (logic 2.329ns (45.098%)  route 2.835ns (54.902%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.708     5.310    nolabel_line48/clk
    SLICE_X1Y108         FDRE                                         r  nolabel_line48/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  nolabel_line48/counter_reg[5]/Q
                         net (fo=2, routed)           0.594     6.360    nolabel_line48/counter_reg[5]
    SLICE_X0Y108         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.016 r  nolabel_line48/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.016    nolabel_line48/counter_reg[0]_i_10_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.130 r  nolabel_line48/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.130    nolabel_line48/counter_reg[0]_i_11_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.244 r  nolabel_line48/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.244    nolabel_line48/counter_reg[0]_i_13_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.358 r  nolabel_line48/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.358    nolabel_line48/counter_reg[0]_i_12_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.472 r  nolabel_line48/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.472    nolabel_line48/counter_reg[0]_i_14_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.806 f  nolabel_line48/counter_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.837     8.643    nolabel_line48/p_0_in[26]
    SLICE_X2Y112         LUT6 (Prop_lut6_I4_O)        0.303     8.946 r  nolabel_line48/counter[0]_i_7/O
                         net (fo=2, routed)           0.606     9.552    nolabel_line48/counter[0]_i_7_n_0
    SLICE_X2Y110         LUT5 (Prop_lut5_I4_O)        0.124     9.676 r  nolabel_line48/counter[0]_i_1/O
                         net (fo=27, routed)          0.799    10.475    nolabel_line48/clear
    SLICE_X1Y113         FDRE                                         r  nolabel_line48/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.584    15.006    nolabel_line48/clk
    SLICE_X1Y113         FDRE                                         r  nolabel_line48/counter_reg[25]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X1Y113         FDRE (Setup_fdre_C_R)       -0.429    14.817    nolabel_line48/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                         -10.475    
  -------------------------------------------------------------------
                         slack                                  4.342    

Slack (MET) :             4.342ns  (required time - arrival time)
  Source:                 nolabel_line48/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line48/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.164ns  (logic 2.329ns (45.098%)  route 2.835ns (54.902%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.708     5.310    nolabel_line48/clk
    SLICE_X1Y108         FDRE                                         r  nolabel_line48/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  nolabel_line48/counter_reg[5]/Q
                         net (fo=2, routed)           0.594     6.360    nolabel_line48/counter_reg[5]
    SLICE_X0Y108         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.016 r  nolabel_line48/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.016    nolabel_line48/counter_reg[0]_i_10_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.130 r  nolabel_line48/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.130    nolabel_line48/counter_reg[0]_i_11_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.244 r  nolabel_line48/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.244    nolabel_line48/counter_reg[0]_i_13_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.358 r  nolabel_line48/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.358    nolabel_line48/counter_reg[0]_i_12_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.472 r  nolabel_line48/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.472    nolabel_line48/counter_reg[0]_i_14_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.806 f  nolabel_line48/counter_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.837     8.643    nolabel_line48/p_0_in[26]
    SLICE_X2Y112         LUT6 (Prop_lut6_I4_O)        0.303     8.946 r  nolabel_line48/counter[0]_i_7/O
                         net (fo=2, routed)           0.606     9.552    nolabel_line48/counter[0]_i_7_n_0
    SLICE_X2Y110         LUT5 (Prop_lut5_I4_O)        0.124     9.676 r  nolabel_line48/counter[0]_i_1/O
                         net (fo=27, routed)          0.799    10.475    nolabel_line48/clear
    SLICE_X1Y113         FDRE                                         r  nolabel_line48/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.584    15.006    nolabel_line48/clk
    SLICE_X1Y113         FDRE                                         r  nolabel_line48/counter_reg[26]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X1Y113         FDRE (Setup_fdre_C_R)       -0.429    14.817    nolabel_line48/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                         -10.475    
  -------------------------------------------------------------------
                         slack                                  4.342    

Slack (MET) :             4.347ns  (required time - arrival time)
  Source:                 nolabel_line48/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line48/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.163ns  (logic 2.367ns (45.844%)  route 2.796ns (54.156%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.708     5.310    nolabel_line48/clk
    SLICE_X1Y107         FDRE                                         r  nolabel_line48/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  nolabel_line48/counter_reg[0]/Q
                         net (fo=3, routed)           0.550     6.316    nolabel_line48/counter_reg[0]
    SLICE_X0Y107         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.896 r  nolabel_line48/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.896    nolabel_line48/counter_reg[0]_i_9_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.010 r  nolabel_line48/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.010    nolabel_line48/counter_reg[0]_i_10_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.124 r  nolabel_line48/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.124    nolabel_line48/counter_reg[0]_i_11_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  nolabel_line48/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.238    nolabel_line48/counter_reg[0]_i_13_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  nolabel_line48/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.352    nolabel_line48/counter_reg[0]_i_12_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.466 r  nolabel_line48/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.466    nolabel_line48/counter_reg[0]_i_14_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.800 f  nolabel_line48/counter_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.837     8.637    nolabel_line48/p_0_in[26]
    SLICE_X2Y112         LUT6 (Prop_lut6_I4_O)        0.303     8.940 r  nolabel_line48/counter[0]_i_7/O
                         net (fo=2, routed)           0.606     9.546    nolabel_line48/counter[0]_i_7_n_0
    SLICE_X2Y110         LUT5 (Prop_lut5_I4_O)        0.124     9.670 r  nolabel_line48/counter[0]_i_1/O
                         net (fo=27, routed)          0.804    10.473    nolabel_line48/clear
    SLICE_X1Y108         FDRE                                         r  nolabel_line48/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.588    15.010    nolabel_line48/clk
    SLICE_X1Y108         FDRE                                         r  nolabel_line48/counter_reg[4]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X1Y108         FDRE (Setup_fdre_C_R)       -0.429    14.821    nolabel_line48/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -10.473    
  -------------------------------------------------------------------
                         slack                                  4.347    

Slack (MET) :             4.347ns  (required time - arrival time)
  Source:                 nolabel_line48/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line48/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.163ns  (logic 2.367ns (45.844%)  route 2.796ns (54.156%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.708     5.310    nolabel_line48/clk
    SLICE_X1Y107         FDRE                                         r  nolabel_line48/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  nolabel_line48/counter_reg[0]/Q
                         net (fo=3, routed)           0.550     6.316    nolabel_line48/counter_reg[0]
    SLICE_X0Y107         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.896 r  nolabel_line48/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.896    nolabel_line48/counter_reg[0]_i_9_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.010 r  nolabel_line48/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.010    nolabel_line48/counter_reg[0]_i_10_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.124 r  nolabel_line48/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.124    nolabel_line48/counter_reg[0]_i_11_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  nolabel_line48/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.238    nolabel_line48/counter_reg[0]_i_13_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  nolabel_line48/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.352    nolabel_line48/counter_reg[0]_i_12_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.466 r  nolabel_line48/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.466    nolabel_line48/counter_reg[0]_i_14_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.800 f  nolabel_line48/counter_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.837     8.637    nolabel_line48/p_0_in[26]
    SLICE_X2Y112         LUT6 (Prop_lut6_I4_O)        0.303     8.940 r  nolabel_line48/counter[0]_i_7/O
                         net (fo=2, routed)           0.606     9.546    nolabel_line48/counter[0]_i_7_n_0
    SLICE_X2Y110         LUT5 (Prop_lut5_I4_O)        0.124     9.670 r  nolabel_line48/counter[0]_i_1/O
                         net (fo=27, routed)          0.804    10.473    nolabel_line48/clear
    SLICE_X1Y108         FDRE                                         r  nolabel_line48/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.588    15.010    nolabel_line48/clk
    SLICE_X1Y108         FDRE                                         r  nolabel_line48/counter_reg[5]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X1Y108         FDRE (Setup_fdre_C_R)       -0.429    14.821    nolabel_line48/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -10.473    
  -------------------------------------------------------------------
                         slack                                  4.347    

Slack (MET) :             4.347ns  (required time - arrival time)
  Source:                 nolabel_line48/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line48/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.163ns  (logic 2.367ns (45.844%)  route 2.796ns (54.156%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.708     5.310    nolabel_line48/clk
    SLICE_X1Y107         FDRE                                         r  nolabel_line48/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  nolabel_line48/counter_reg[0]/Q
                         net (fo=3, routed)           0.550     6.316    nolabel_line48/counter_reg[0]
    SLICE_X0Y107         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.896 r  nolabel_line48/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.896    nolabel_line48/counter_reg[0]_i_9_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.010 r  nolabel_line48/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.010    nolabel_line48/counter_reg[0]_i_10_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.124 r  nolabel_line48/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.124    nolabel_line48/counter_reg[0]_i_11_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  nolabel_line48/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.238    nolabel_line48/counter_reg[0]_i_13_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  nolabel_line48/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.352    nolabel_line48/counter_reg[0]_i_12_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.466 r  nolabel_line48/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.466    nolabel_line48/counter_reg[0]_i_14_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.800 f  nolabel_line48/counter_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.837     8.637    nolabel_line48/p_0_in[26]
    SLICE_X2Y112         LUT6 (Prop_lut6_I4_O)        0.303     8.940 r  nolabel_line48/counter[0]_i_7/O
                         net (fo=2, routed)           0.606     9.546    nolabel_line48/counter[0]_i_7_n_0
    SLICE_X2Y110         LUT5 (Prop_lut5_I4_O)        0.124     9.670 r  nolabel_line48/counter[0]_i_1/O
                         net (fo=27, routed)          0.804    10.473    nolabel_line48/clear
    SLICE_X1Y108         FDRE                                         r  nolabel_line48/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.588    15.010    nolabel_line48/clk
    SLICE_X1Y108         FDRE                                         r  nolabel_line48/counter_reg[6]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X1Y108         FDRE (Setup_fdre_C_R)       -0.429    14.821    nolabel_line48/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -10.473    
  -------------------------------------------------------------------
                         slack                                  4.347    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line48/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line48/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.597     1.516    nolabel_line48/clk
    SLICE_X1Y109         FDRE                                         r  nolabel_line48/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  nolabel_line48/counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.776    nolabel_line48/counter_reg[11]
    SLICE_X1Y109         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.884 r  nolabel_line48/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.884    nolabel_line48/counter_reg[8]_i_1_n_4
    SLICE_X1Y109         FDRE                                         r  nolabel_line48/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.870     2.035    nolabel_line48/clk
    SLICE_X1Y109         FDRE                                         r  nolabel_line48/counter_reg[11]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X1Y109         FDRE (Hold_fdre_C_D)         0.105     1.621    nolabel_line48/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line48/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line48/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.597     1.516    nolabel_line48/clk
    SLICE_X1Y107         FDRE                                         r  nolabel_line48/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  nolabel_line48/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.776    nolabel_line48/counter_reg[3]
    SLICE_X1Y107         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.884 r  nolabel_line48/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.884    nolabel_line48/counter_reg[0]_i_2_n_4
    SLICE_X1Y107         FDRE                                         r  nolabel_line48/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.870     2.035    nolabel_line48/clk
    SLICE_X1Y107         FDRE                                         r  nolabel_line48/counter_reg[3]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X1Y107         FDRE (Hold_fdre_C_D)         0.105     1.621    nolabel_line48/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line48/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line48/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.597     1.516    nolabel_line48/clk
    SLICE_X1Y108         FDRE                                         r  nolabel_line48/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  nolabel_line48/counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.776    nolabel_line48/counter_reg[7]
    SLICE_X1Y108         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.884 r  nolabel_line48/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.884    nolabel_line48/counter_reg[4]_i_1_n_4
    SLICE_X1Y108         FDRE                                         r  nolabel_line48/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.870     2.035    nolabel_line48/clk
    SLICE_X1Y108         FDRE                                         r  nolabel_line48/counter_reg[7]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X1Y108         FDRE (Hold_fdre_C_D)         0.105     1.621    nolabel_line48/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line48/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line48/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.595     1.514    nolabel_line48/clk
    SLICE_X1Y112         FDRE                                         r  nolabel_line48/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  nolabel_line48/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.774    nolabel_line48/counter_reg[23]
    SLICE_X1Y112         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.882 r  nolabel_line48/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.882    nolabel_line48/counter_reg[20]_i_1_n_4
    SLICE_X1Y112         FDRE                                         r  nolabel_line48/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.867     2.032    nolabel_line48/clk
    SLICE_X1Y112         FDRE                                         r  nolabel_line48/counter_reg[23]/C
                         clock pessimism             -0.517     1.514    
    SLICE_X1Y112         FDRE (Hold_fdre_C_D)         0.105     1.619    nolabel_line48/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line48/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line48/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.596     1.515    nolabel_line48/clk
    SLICE_X1Y110         FDRE                                         r  nolabel_line48/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  nolabel_line48/counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.775    nolabel_line48/counter_reg[15]
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.883 r  nolabel_line48/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    nolabel_line48/counter_reg[12]_i_1_n_4
    SLICE_X1Y110         FDRE                                         r  nolabel_line48/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.869     2.034    nolabel_line48/clk
    SLICE_X1Y110         FDRE                                         r  nolabel_line48/counter_reg[15]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X1Y110         FDRE (Hold_fdre_C_D)         0.105     1.620    nolabel_line48/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line48/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line48/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.596     1.515    nolabel_line48/clk
    SLICE_X1Y111         FDRE                                         r  nolabel_line48/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  nolabel_line48/counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.775    nolabel_line48/counter_reg[19]
    SLICE_X1Y111         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.883 r  nolabel_line48/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    nolabel_line48/counter_reg[16]_i_1_n_4
    SLICE_X1Y111         FDRE                                         r  nolabel_line48/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.869     2.034    nolabel_line48/clk
    SLICE_X1Y111         FDRE                                         r  nolabel_line48/counter_reg[19]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X1Y111         FDRE (Hold_fdre_C_D)         0.105     1.620    nolabel_line48/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 nolabel_line48/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line48/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.597     1.516    nolabel_line48/clk
    SLICE_X1Y109         FDRE                                         r  nolabel_line48/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  nolabel_line48/counter_reg[10]/Q
                         net (fo=2, routed)           0.120     1.778    nolabel_line48/counter_reg[10]
    SLICE_X1Y109         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.889 r  nolabel_line48/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.889    nolabel_line48/counter_reg[8]_i_1_n_5
    SLICE_X1Y109         FDRE                                         r  nolabel_line48/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.870     2.035    nolabel_line48/clk
    SLICE_X1Y109         FDRE                                         r  nolabel_line48/counter_reg[10]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X1Y109         FDRE (Hold_fdre_C_D)         0.105     1.621    nolabel_line48/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 nolabel_line48/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line48/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.597     1.516    nolabel_line48/clk
    SLICE_X1Y107         FDRE                                         r  nolabel_line48/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  nolabel_line48/counter_reg[2]/Q
                         net (fo=2, routed)           0.120     1.778    nolabel_line48/counter_reg[2]
    SLICE_X1Y107         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.889 r  nolabel_line48/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.889    nolabel_line48/counter_reg[0]_i_2_n_5
    SLICE_X1Y107         FDRE                                         r  nolabel_line48/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.870     2.035    nolabel_line48/clk
    SLICE_X1Y107         FDRE                                         r  nolabel_line48/counter_reg[2]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X1Y107         FDRE (Hold_fdre_C_D)         0.105     1.621    nolabel_line48/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 nolabel_line48/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line48/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.597     1.516    nolabel_line48/clk
    SLICE_X1Y108         FDRE                                         r  nolabel_line48/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  nolabel_line48/counter_reg[6]/Q
                         net (fo=2, routed)           0.120     1.778    nolabel_line48/counter_reg[6]
    SLICE_X1Y108         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.889 r  nolabel_line48/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.889    nolabel_line48/counter_reg[4]_i_1_n_5
    SLICE_X1Y108         FDRE                                         r  nolabel_line48/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.870     2.035    nolabel_line48/clk
    SLICE_X1Y108         FDRE                                         r  nolabel_line48/counter_reg[6]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X1Y108         FDRE (Hold_fdre_C_D)         0.105     1.621    nolabel_line48/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 nolabel_line48/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line48/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.596     1.515    nolabel_line48/clk
    SLICE_X1Y110         FDRE                                         r  nolabel_line48/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  nolabel_line48/counter_reg[14]/Q
                         net (fo=2, routed)           0.120     1.777    nolabel_line48/counter_reg[14]
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.888 r  nolabel_line48/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.888    nolabel_line48/counter_reg[12]_i_1_n_5
    SLICE_X1Y110         FDRE                                         r  nolabel_line48/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.869     2.034    nolabel_line48/clk
    SLICE_X1Y110         FDRE                                         r  nolabel_line48/counter_reg[14]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X1Y110         FDRE (Hold_fdre_C_D)         0.105     1.620    nolabel_line48/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y110    nolabel_line48/clkSlow_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y107    nolabel_line48/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y109    nolabel_line48/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y109    nolabel_line48/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y110    nolabel_line48/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y110    nolabel_line48/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y110    nolabel_line48/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y110    nolabel_line48/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y111    nolabel_line48/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y113    nolabel_line48/counter_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y113    nolabel_line48/counter_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y113    nolabel_line48/counter_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y107    nolabel_line48/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y111    nolabel_line48/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y111    nolabel_line48/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y111    nolabel_line48/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y111    nolabel_line48/counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y107    nolabel_line48/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y107    nolabel_line48/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y112    nolabel_line48/counter_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y112    nolabel_line48/counter_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y112    nolabel_line48/counter_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y112    nolabel_line48/counter_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y110    nolabel_line48/clkSlow_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y110    nolabel_line48/clkSlow_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y107    nolabel_line48/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y107    nolabel_line48/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y109    nolabel_line48/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y109    nolabel_line48/counter_reg[10]/C



