$date
	Sat Aug 01 16:50:12 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_counter $end
$var wire 8 ! data_cnt [7:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 8 $ wdata [7:0] $end
$var reg 1 % wr $end
$scope module counter_inst $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 8 & wdata [7:0] $end
$var wire 1 % wr $end
$var reg 8 ' data [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
b0 &
0%
b0 $
0#
0"
bx !
$end
#10
1"
#20
0"
#30
1"
#40
0"
#50
b0 !
b0 '
1"
1#
#54
0#
#60
0"
#70
b1 !
b1 '
1"
#80
0"
#90
b10 !
b10 '
1"
#100
0"
#110
b11 !
b11 '
1%
b1010101 $
b1010101 &
1"
#120
0"
#130
b1010101 !
b1010101 '
0%
b0 $
b0 &
1"
#140
0"
#150
b1010110 !
b1010110 '
1"
#160
0"
#170
b1010111 !
b1010111 '
1"
#180
0"
#190
b1011000 !
b1011000 '
1"
#200
0"
#210
b1011001 !
b1011001 '
1"
#220
0"
#230
b1011010 !
b1011010 '
1"
#240
0"
#250
b1011011 !
b1011011 '
1"
#260
0"
#270
b1011100 !
b1011100 '
1"
#280
0"
#290
b1011101 !
b1011101 '
1"
#300
0"
#310
b1011110 !
b1011110 '
1"
#320
0"
#330
b1011111 !
b1011111 '
1"
#340
0"
#350
b1100000 !
b1100000 '
1"
#360
0"
#370
b1100001 !
b1100001 '
1"
#380
0"
#390
b1100010 !
b1100010 '
1"
#400
0"
