Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Reading design: multiplier.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "multiplier.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "multiplier"
Output Format                      : NGC
Target Device                      : xc6slx4-3-tqg144

---- Source Options
Top Module Name                    : multiplier
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : No
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Amirerfan\xilinx workspace\github\two-stage-pipline-multiplier\multiplier.v" into library work
Parsing module <multiplier>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <multiplier>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <multiplier>.
    Related source file is "C:\Users\Amirerfan\xilinx workspace\github\two-stage-pipline-multiplier\multiplier.v".
    Found 16-bit register for signal <pipe>.
    Found 16-bit register for signal <RES>.
    Found 8-bit register for signal <in_b>.
    Found 8-bit register for signal <in_a>.
    Found 16x16-bit multiplier for signal <n0011> created at line 30.
    WARNING:Xst:2404 -  FFs/Latches <in_b<15:8>> (without init value) have a constant value of 0 in block <multiplier>.
    WARNING:Xst:2404 -  FFs/Latches <in_a<15:8>> (without init value) have a constant value of 0 in block <multiplier>.
    Summary:
	inferred   1 Multiplier(s).
	inferred  48 D-type flip-flop(s).
Unit <multiplier> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Registers                                            : 4
 16-bit register                                       : 2
 8-bit register                                        : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <multiplier>.
	Found pipelined multiplier on signal <n0011>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
Unit <multiplier> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 9x9-bit registered multiplier                         : 1
# Registers                                            : 16
 Flip-Flops                                            : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <Mmult_n0011_15> (without init value) has a constant value of 0 in block <multiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mmult_n0011_14> (without init value) has a constant value of 0 in block <multiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mmult_n0011_0> (without init value) has a constant value of 0 in block <multiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Mmult_n00112_1> of sequential type is unconnected in block <multiplier>.
WARNING:Xst:2677 - Node <Mmult_n00112_0> of sequential type is unconnected in block <multiplier>.
WARNING:Xst:2677 - Node <Mmult_n00111_1> of sequential type is unconnected in block <multiplier>.
WARNING:Xst:2677 - Node <Mmult_n00111_0> of sequential type is unconnected in block <multiplier>.

Optimizing unit <multiplier> ...
WARNING:Xst:1710 - FF/Latch <Mmult_n0011_1> (without init value) has a constant value of 0 in block <multiplier>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block multiplier, actual ratio is 5.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 60
 Flip-Flops                                            : 60

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : multiplier.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 235
#      GND                         : 1
#      LUT1                        : 2
#      LUT2                        : 66
#      LUT3                        : 2
#      LUT4                        : 23
#      MUXCY                       : 68
#      XORCY                       : 73
# FlipFlops/Latches                : 60
#      FD                          : 60
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 32
#      IBUF                        : 16
#      OBUF                        : 16

Device utilization summary:
---------------------------

Selected Device : 6slx4tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              60  out of   4800     1%  
 Number of Slice LUTs:                   93  out of   2400     3%  
    Number used as Logic:                93  out of   2400     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    114
   Number with an unused Flip Flop:      54  out of    114    47%  
   Number with an unused LUT:            21  out of    114    18%  
   Number of fully used LUT-FF pairs:    39  out of    114    34%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          33
 Number of bonded IOBs:                  33  out of    102    32%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 60    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.584ns (Maximum Frequency: 279.006MHz)
   Minimum input arrival time before clock: 1.903ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.584ns (frequency: 279.006MHz)
  Total number of paths / destination ports: 5749 / 44
-------------------------------------------------------------------------
Delay:               3.584ns (Levels of Logic = 11)
  Source:            in_a_1 (FF)
  Destination:       Mmult_n0011_2 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: in_a_1 to Mmult_n0011_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.447   1.111  in_a_1 (in_a_1)
     LUT4:I1->O            1   0.205   0.000  Mmult_n0011_Madd2_lut<3> (Mmult_n0011_Madd2_lut<3>)
     MUXCY:S->O            1   0.172   0.000  Mmult_n0011_Madd2_cy<3> (Mmult_n0011_Madd2_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mmult_n0011_Madd2_cy<4> (Mmult_n0011_Madd2_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mmult_n0011_Madd2_cy<5> (Mmult_n0011_Madd2_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mmult_n0011_Madd2_cy<6> (Mmult_n0011_Madd2_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Mmult_n0011_Madd2_cy<7> (Mmult_n0011_Madd2_cy<7>)
     MUXCY:CI->O           1   0.213   0.684  Mmult_n0011_Madd2_cy<8> (Mmult_n0011_Madd2_cy<8>)
     LUT2:I0->O            1   0.203   0.000  Mmult_n0011_Madd4_lut<11> (Mmult_n0011_Madd4_lut<11>)
     MUXCY:S->O            1   0.172   0.000  Mmult_n0011_Madd4_cy<11> (Mmult_n0011_Madd4_cy<11>)
     MUXCY:CI->O           0   0.019   0.000  Mmult_n0011_Madd4_cy<12> (Mmult_n0011_Madd4_cy<12>)
     XORCY:CI->O           1   0.180   0.000  Mmult_n0011_Madd4_xor<13> (Mmult_n0011_Madd_133)
     FD:D                      0.102          Mmult_n0011_2
    ----------------------------------------
    Total                      3.584ns (1.789ns logic, 1.795ns route)
                                       (49.9% logic, 50.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              1.903ns (Levels of Logic = 1)
  Source:            INPUT_A<0> (PAD)
  Destination:       in_a_0 (FF)
  Destination Clock: clk rising

  Data Path: INPUT_A<0> to in_a_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  INPUT_A_0_IBUF (INPUT_A_0_IBUF)
     FD:D                      0.102          in_a_0
    ----------------------------------------
    Total                      1.903ns (1.324ns logic, 0.579ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            Mmult_n00112_2 (FF)
  Destination:       RES<15> (PAD)
  Source Clock:      clk rising

  Data Path: Mmult_n00112_2 to RES<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  Mmult_n00112_2 (Mmult_n00112_2)
     OBUF:I->O                 2.571          RES_15_OBUF (RES<15>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.584|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.78 secs
 
--> 

Total memory usage is 4509800 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :    0 (   0 filtered)

