digraph data_path {
  ADD_u16_u16_371_wire [shape=ellipse];
  ADD_u16_u16_439_wire [shape=ellipse];
  ADD_u32_u32_390_wire [shape=ellipse];
  ADD_u32_u32_395_wire [shape=ellipse];
  ADD_u32_u32_410_wire [shape=ellipse];
  ADD_u32_u32_420_wire [shape=ellipse];
  ADD_u32_u32_431_wire [shape=ellipse];
  MUL_u16_u16_311_wire [shape=ellipse];
  MUX_394_wire [shape=ellipse];
  NEQ_u16_u1_445_wire [shape=ellipse];
  WPIPE_core_ip1_401_wire [shape=ellipse];
  WPIPE_core_ip2_411_wire [shape=ellipse];
  WPIPE_core_ip3_421_wire [shape=ellipse];
  WPIPE_core_ip4_432_wire [shape=ellipse];
  address_331 [shape=ellipse];
  chl_num_340 [shape=ellipse];
  continue_flag1_379 [shape=ellipse];
  konst_316_wire_constant [shape=ellipse];
  konst_326_wire_constant [shape=ellipse];
  konst_333_wire_constant [shape=ellipse];
  konst_358_wire_constant [shape=ellipse];
  konst_363_wire_constant [shape=ellipse];
  konst_370_wire_constant [shape=ellipse];
  konst_383_wire_constant [shape=ellipse];
  konst_389_wire_constant [shape=ellipse];
  konst_393_wire_constant [shape=ellipse];
  konst_396_wire_constant [shape=ellipse];
  konst_438_wire_constant [shape=ellipse];
  m2_factor_318 [shape=ellipse];
  m3_factor_323 [shape=ellipse];
  m_factor_313 [shape=ellipse];
  mode_3_328 [shape=ellipse];
  mycounter_345 [shape=ellipse];
  n_address_398 [shape=ellipse];
  n_address_398_334_buffered [shape=ellipse];
  n_chl_num_441 [shape=ellipse];
  n_chl_num_441_344_buffered [shape=ellipse];
  n_mycounter_366 [shape=ellipse];
  n_mycounter_366_349_buffered [shape=ellipse];
  n_row1_385 [shape=ellipse];
  n_row1_385_339_buffered [shape=ellipse];
  next_row_355 [shape=ellipse];
  not_end_flag_448 [shape=ellipse];
  row1_335 [shape=ellipse];
  tmp_cnt_360 [shape=ellipse];
  type_cast_338_wire_constant [shape=ellipse];
  type_cast_343_wire_constant [shape=ellipse];
  type_cast_348_wire_constant [shape=ellipse];
  type_cast_403_403_delayed_1_0_406 [shape=ellipse];
  type_cast_410_410_delayed_1_0_416 [shape=ellipse];
  type_cast_418_418_delayed_1_0_426 [shape=ellipse];
  update_row_374 [shape=ellipse];
  ADD_u16_u16_371_inst [shape=diamond];
row1_335  -> ADD_u16_u16_371_inst;
konst_370_wire_constant  -> ADD_u16_u16_371_inst;
ADD_u16_u16_371_inst -> ADD_u16_u16_371_wire;
  ADD_u16_u16_439_inst [shape=diamond];
chl_num_340  -> ADD_u16_u16_439_inst;
konst_438_wire_constant  -> ADD_u16_u16_439_inst;
ADD_u16_u16_439_inst -> ADD_u16_u16_439_wire;
  ADD_u32_u32_322_inst [shape=diamond];
m2_factor_318  -> ADD_u32_u32_322_inst;
m_factor_313  -> ADD_u32_u32_322_inst;
ADD_u32_u32_322_inst -> m3_factor_323;
  ADD_u32_u32_359_inst [shape=diamond];
mycounter_345  -> ADD_u32_u32_359_inst;
konst_358_wire_constant  -> ADD_u32_u32_359_inst;
ADD_u32_u32_359_inst -> tmp_cnt_360;
  ADD_u32_u32_390_inst [shape=diamond];
address_331  -> ADD_u32_u32_390_inst;
konst_389_wire_constant  -> ADD_u32_u32_390_inst;
ADD_u32_u32_390_inst -> ADD_u32_u32_390_wire;
  ADD_u32_u32_395_inst [shape=diamond];
ADD_u32_u32_390_wire  -> ADD_u32_u32_395_inst;
MUX_394_wire  -> ADD_u32_u32_395_inst;
ADD_u32_u32_395_inst -> ADD_u32_u32_395_wire;
  ADD_u32_u32_410_inst [shape=diamond];
address_331  -> ADD_u32_u32_410_inst;
type_cast_403_403_delayed_1_0_406  -> ADD_u32_u32_410_inst;
ADD_u32_u32_410_inst -> ADD_u32_u32_410_wire;
  ADD_u32_u32_420_inst [shape=diamond];
address_331  -> ADD_u32_u32_420_inst;
type_cast_410_410_delayed_1_0_416  -> ADD_u32_u32_420_inst;
ADD_u32_u32_420_inst -> ADD_u32_u32_420_wire;
  ADD_u32_u32_431_inst [shape=diamond];
address_331  -> ADD_u32_u32_431_inst;
type_cast_418_418_delayed_1_0_426  -> ADD_u32_u32_431_inst;
ADD_u32_u32_431_inst -> ADD_u32_u32_431_wire;
  EQ_u16_u1_327_inst [shape=diamond];
rk  -> EQ_u16_u1_327_inst;
konst_326_wire_constant  -> EQ_u16_u1_327_inst;
EQ_u16_u1_327_inst -> mode_3_328;
  EQ_u32_u1_354_inst [shape=diamond];
mycounter_345  -> EQ_u32_u1_354_inst;
m_factor_313  -> EQ_u32_u1_354_inst;
EQ_u32_u1_354_inst -> next_row_355;
  MUL_u16_u16_311_inst [shape=diamond];
ct  -> MUL_u16_u16_311_inst;
chl_in  -> MUL_u16_u16_311_inst;
MUL_u16_u16_311_inst -> MUL_u16_u16_311_wire;
  MUX_365_inst [shape=diamond];
next_row_355  -> MUX_365_inst;
konst_363_wire_constant  -> MUX_365_inst;
tmp_cnt_360  -> MUX_365_inst;
MUX_365_inst -> n_mycounter_366;
  MUX_373_inst [shape=diamond];
next_row_355  -> MUX_373_inst;
ADD_u16_u16_371_wire  -> MUX_373_inst;
row1_335  -> MUX_373_inst;
MUX_373_inst -> update_row_374;
  MUX_384_inst [shape=diamond];
continue_flag1_379  -> MUX_384_inst;
update_row_374  -> MUX_384_inst;
konst_383_wire_constant  -> MUX_384_inst;
MUX_384_inst -> n_row1_385;
  MUX_394_inst [shape=diamond];
next_row_355  -> MUX_394_inst;
m_factor_313  -> MUX_394_inst;
konst_393_wire_constant  -> MUX_394_inst;
MUX_394_inst -> MUX_394_wire;
  MUX_397_inst [shape=diamond];
continue_flag1_379  -> MUX_397_inst;
ADD_u32_u32_395_wire  -> MUX_397_inst;
konst_396_wire_constant  -> MUX_397_inst;
MUX_397_inst -> n_address_398;
  MUX_440_inst [shape=diamond];
continue_flag1_379  -> MUX_440_inst;
chl_num_340  -> MUX_440_inst;
ADD_u16_u16_439_wire  -> MUX_440_inst;
MUX_440_inst -> n_chl_num_441;
  NEQ_u16_u1_445_inst [shape=diamond];
n_chl_num_441  -> NEQ_u16_u1_445_inst;
chl_out  -> NEQ_u16_u1_445_inst;
NEQ_u16_u1_445_inst -> NEQ_u16_u1_445_wire;
  OR_u1_u1_447_inst [shape=diamond];
NEQ_u16_u1_445_wire  -> OR_u1_u1_447_inst;
continue_flag1_379  -> OR_u1_u1_447_inst;
OR_u1_u1_447_inst -> not_end_flag_448;
  SHL_u32_u32_317_inst [shape=diamond];
m_factor_313  -> SHL_u32_u32_317_inst;
konst_316_wire_constant  -> SHL_u32_u32_317_inst;
SHL_u32_u32_317_inst -> m2_factor_318;
  ULT_u16_u1_378_inst [shape=diamond];
update_row_374  -> ULT_u16_u1_378_inst;
row_in  -> ULT_u16_u1_378_inst;
ULT_u16_u1_378_inst -> continue_flag1_379;
  WPIPE_core_ip1_401_inst [shape=rectangle];
WPIPE_core_ip1_401_wire  -> WPIPE_core_ip1_401_inst;
  WPIPE_core_ip2_411_inst [shape=rectangle];
WPIPE_core_ip2_411_wire  -> WPIPE_core_ip2_411_inst;
  WPIPE_core_ip3_421_inst [shape=rectangle];
WPIPE_core_ip3_421_wire  -> WPIPE_core_ip3_421_inst;
  WPIPE_core_ip4_432_inst [shape=rectangle];
WPIPE_core_ip4_432_wire  -> WPIPE_core_ip4_432_inst;
  call_stmt_402_call [shape=rectangle];
index  -> call_stmt_402_call;
address_331  -> call_stmt_402_call;
call_stmt_402_call -> WPIPE_core_ip1_401_wire;
  call_stmt_412_call [shape=rectangle];
index  -> call_stmt_412_call;
ADD_u32_u32_410_wire  -> call_stmt_412_call;
call_stmt_412_call -> WPIPE_core_ip2_411_wire;
  call_stmt_422_call [shape=rectangle];
index  -> call_stmt_422_call;
ADD_u32_u32_420_wire  -> call_stmt_422_call;
call_stmt_422_call -> WPIPE_core_ip3_421_wire;
  call_stmt_433_call [shape=rectangle];
index  -> call_stmt_433_call;
ADD_u32_u32_431_wire  -> call_stmt_433_call;
call_stmt_433_call -> WPIPE_core_ip4_432_wire;
  do_while_stmt_329_branch [shape=rectangle];
not_end_flag_448  -> do_while_stmt_329_branch;
  n_address_398_334_buf [shape=rectangle];
n_address_398  -> n_address_398_334_buf;
n_address_398_334_buf -> n_address_398_334_buffered;
  n_chl_num_441_344_buf [shape=rectangle];
n_chl_num_441  -> n_chl_num_441_344_buf;
n_chl_num_441_344_buf -> n_chl_num_441_344_buffered;
  n_mycounter_366_349_buf [shape=rectangle];
n_mycounter_366  -> n_mycounter_366_349_buf;
n_mycounter_366_349_buf -> n_mycounter_366_349_buffered;
  n_row1_385_339_buf [shape=rectangle];
n_row1_385  -> n_row1_385_339_buf;
n_row1_385_339_buf -> n_row1_385_339_buffered;
  phi_stmt_331 [shape=rectangle];
konst_333_wire_constant  -> phi_stmt_331;
n_address_398_334_buffered  -> phi_stmt_331;
phi_stmt_331 -> address_331;
  phi_stmt_335 [shape=rectangle];
type_cast_338_wire_constant  -> phi_stmt_335;
n_row1_385_339_buffered  -> phi_stmt_335;
phi_stmt_335 -> row1_335;
  phi_stmt_340 [shape=rectangle];
type_cast_343_wire_constant  -> phi_stmt_340;
n_chl_num_441_344_buffered  -> phi_stmt_340;
phi_stmt_340 -> chl_num_340;
  phi_stmt_345 [shape=rectangle];
type_cast_348_wire_constant  -> phi_stmt_345;
n_mycounter_366_349_buffered  -> phi_stmt_345;
phi_stmt_345 -> mycounter_345;
  type_cast_312_inst [shape=diamond];
MUL_u16_u16_311_wire  -> type_cast_312_inst;
type_cast_312_inst -> m_factor_313;
  type_cast_405_inst [shape=rectangle];
m_factor_313  -> type_cast_405_inst;
type_cast_405_inst -> type_cast_403_403_delayed_1_0_406;
  type_cast_415_inst [shape=rectangle];
m2_factor_318  -> type_cast_415_inst;
type_cast_415_inst -> type_cast_410_410_delayed_1_0_416;
  type_cast_425_inst [shape=rectangle];
m3_factor_323  -> type_cast_425_inst;
type_cast_425_inst -> type_cast_418_418_delayed_1_0_426;
}
