Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto 1107a065f1124957b07cbe3d2fa89f9b --debug typical --relax --mt 8 -L xbip_utils_v3_0_5 -L c_reg_fd_v12_0_1 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_1 -L xbip_dsp48_addsub_v3_0_1 -L xbip_addsub_v3_0_1 -L c_addsub_v12_0_8 -L xbip_bram18k_v3_0_1 -L mult_gen_v12_0_10 -L axi_utils_v2_0_1 -L cordic_v6_0_9 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package cordic_v6_0_9.cordic_v6_0_9_viv_comp
Compiling package std.textio
Compiling package xbip_utils_v3_0_5.xbip_utils_v3_0_5_pkg
Compiling package xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv_comp
Compiling package axi_utils_v2_0_1.axi_utils_v2_0_1_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_1.global_util_pkg
Compiling package axi_utils_v2_0_1.axi_utils_comps
Compiling package mult_gen_v12_0_10.mult_gen_v12_0_10_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_9.cordic_pack
Compiling package cordic_v6_0_9.cordic_hdl_comps
Compiling package c_addsub_v12_0_8.c_addsub_v12_0_8_viv_comp
Compiling package xbip_addsub_v3_0_1.xbip_addsub_v3_0_1_viv_comp
Compiling package c_addsub_v12_0_8.c_addsub_v12_0_8_pkg
Compiling package c_addsub_v12_0_8.c_addsub_v12_0_8_pkg_legacy
Compiling package c_reg_fd_v12_0_1.c_reg_fd_v12_0_1_viv_comp
Compiling package unisim.vcomponents
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture struct_all of entity cordic_v6_0_9.delay [\delay(0,"artix7",0,0,1,6,0,6,0)...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_8.c_addsub_v12_0_8_lut6_legacy [\c_addsub_v12_0_8_lut6_legacy(10...]
Compiling architecture synth of entity c_addsub_v12_0_8.c_addsub_v12_0_8_fabric_legacy [\c_addsub_v12_0_8_fabric_legacy(...]
Compiling architecture synth of entity c_addsub_v12_0_8.c_addsub_v12_0_8_legacy [\c_addsub_v12_0_8_legacy("artix7...]
Compiling architecture synth of entity c_addsub_v12_0_8.c_addsub_v12_0_8_viv [\c_addsub_v12_0_8_viv(0,"artix7"...]
Compiling architecture synth of entity cordic_v6_0_9.addsub [\addsub("artix7",0,0,0,0,0,0,8,0...]
Compiling architecture struct_all of entity cordic_v6_0_9.delay [\delay(0,"artix7",0,0,1,5,0,5,0)...]
Compiling architecture struct_all of entity cordic_v6_0_9.delay [\delay(0,"artix7",0,0,1,1,0,1,0)...]
Compiling architecture synth of entity cordic_v6_0_9.cordic_sqrt_mod [\cordic_sqrt_mod("artix7",0,0,0,...]
Compiling architecture struct_all of entity cordic_v6_0_9.delay [\delay(0,"artix7",0,0,1,7,0,7,0)...]
Compiling architecture rtl of entity c_addsub_v12_0_8.c_addsub_v12_0_8_lut6_legacy [\c_addsub_v12_0_8_lut6_legacy(11...]
Compiling architecture synth of entity c_addsub_v12_0_8.c_addsub_v12_0_8_fabric_legacy [\c_addsub_v12_0_8_fabric_legacy(...]
Compiling architecture synth of entity c_addsub_v12_0_8.c_addsub_v12_0_8_legacy [\c_addsub_v12_0_8_legacy("artix7...]
Compiling architecture synth of entity c_addsub_v12_0_8.c_addsub_v12_0_8_viv [\c_addsub_v12_0_8_viv(0,"artix7"...]
Compiling architecture synth of entity cordic_v6_0_9.addsub [\addsub("artix7",0,0,0,0,0,0,9,0...]
Compiling architecture synth of entity cordic_v6_0_9.cordic_sqrt_mod [\cordic_sqrt_mod("artix7",0,0,0,...]
Compiling architecture rtl of entity c_addsub_v12_0_8.c_addsub_v12_0_8_lut6_legacy [\c_addsub_v12_0_8_lut6_legacy(9,...]
Compiling architecture synth of entity c_addsub_v12_0_8.c_addsub_v12_0_8_fabric_legacy [\c_addsub_v12_0_8_fabric_legacy(...]
Compiling architecture synth of entity c_addsub_v12_0_8.c_addsub_v12_0_8_legacy [\c_addsub_v12_0_8_legacy("artix7...]
Compiling architecture synth of entity c_addsub_v12_0_8.c_addsub_v12_0_8_viv [\c_addsub_v12_0_8_viv(0,"artix7"...]
Compiling architecture synth of entity cordic_v6_0_9.addsub [\addsub("artix7",0,0,0,0,0,0,7,0...]
Compiling architecture struct_all of entity cordic_v6_0_9.delay [\delay(0,"artix7",0,0,1,4,0,4,0)...]
Compiling architecture synth of entity cordic_v6_0_9.cordic_sqrt_mod [\cordic_sqrt_mod("artix7",0,0,0,...]
Compiling architecture struct_all of entity cordic_v6_0_9.delay [\delay(0,"artix7",0,0,1,8,0,8,0)...]
Compiling architecture rtl of entity c_addsub_v12_0_8.c_addsub_v12_0_8_lut6_legacy [\c_addsub_v12_0_8_lut6_legacy(12...]
Compiling architecture synth of entity c_addsub_v12_0_8.c_addsub_v12_0_8_fabric_legacy [\c_addsub_v12_0_8_fabric_legacy(...]
Compiling architecture synth of entity c_addsub_v12_0_8.c_addsub_v12_0_8_legacy [\c_addsub_v12_0_8_legacy("artix7...]
Compiling architecture synth of entity c_addsub_v12_0_8.c_addsub_v12_0_8_viv [\c_addsub_v12_0_8_viv(0,"artix7"...]
Compiling architecture synth of entity cordic_v6_0_9.addsub [\addsub("artix7",0,0,0,0,0,0,10,...]
Compiling architecture synth of entity cordic_v6_0_9.cordic_sqrt_mod [\cordic_sqrt_mod("artix7",0,0,0,...]
Compiling architecture rtl of entity c_addsub_v12_0_8.c_addsub_v12_0_8_lut6_legacy [\c_addsub_v12_0_8_lut6_legacy(8,...]
Compiling architecture synth of entity c_addsub_v12_0_8.c_addsub_v12_0_8_fabric_legacy [\c_addsub_v12_0_8_fabric_legacy(...]
Compiling architecture synth of entity c_addsub_v12_0_8.c_addsub_v12_0_8_legacy [\c_addsub_v12_0_8_legacy("artix7...]
Compiling architecture synth of entity c_addsub_v12_0_8.c_addsub_v12_0_8_viv [\c_addsub_v12_0_8_viv(0,"artix7"...]
Compiling architecture synth of entity cordic_v6_0_9.addsub [\addsub("artix7",0,0,0,0,0,0,6,0...]
Compiling architecture struct_all of entity cordic_v6_0_9.delay [\delay(0,"artix7",0,0,1,3,0,3,0)...]
Compiling architecture synth of entity cordic_v6_0_9.cordic_sqrt_mod [\cordic_sqrt_mod("artix7",0,0,0,...]
Compiling architecture struct_all of entity cordic_v6_0_9.delay [\delay(0,"artix7",0,0,1,9,0,9,0)...]
Compiling architecture rtl of entity c_addsub_v12_0_8.c_addsub_v12_0_8_lut6_legacy [\c_addsub_v12_0_8_lut6_legacy(13...]
Compiling architecture synth of entity c_addsub_v12_0_8.c_addsub_v12_0_8_fabric_legacy [\c_addsub_v12_0_8_fabric_legacy(...]
Compiling architecture synth of entity c_addsub_v12_0_8.c_addsub_v12_0_8_legacy [\c_addsub_v12_0_8_legacy("artix7...]
Compiling architecture synth of entity c_addsub_v12_0_8.c_addsub_v12_0_8_viv [\c_addsub_v12_0_8_viv(0,"artix7"...]
Compiling architecture synth of entity cordic_v6_0_9.addsub [\addsub("artix7",0,0,0,0,0,0,11,...]
Compiling architecture synth of entity cordic_v6_0_9.cordic_sqrt_mod [\cordic_sqrt_mod("artix7",0,0,0,...]
Compiling architecture rtl of entity c_addsub_v12_0_8.c_addsub_v12_0_8_lut6_legacy [\c_addsub_v12_0_8_lut6_legacy(7,...]
Compiling architecture synth of entity c_addsub_v12_0_8.c_addsub_v12_0_8_fabric_legacy [\c_addsub_v12_0_8_fabric_legacy(...]
Compiling architecture synth of entity c_addsub_v12_0_8.c_addsub_v12_0_8_legacy [\c_addsub_v12_0_8_legacy("artix7...]
Compiling architecture synth of entity c_addsub_v12_0_8.c_addsub_v12_0_8_viv [\c_addsub_v12_0_8_viv(0,"artix7"...]
Compiling architecture synth of entity cordic_v6_0_9.addsub [\addsub("artix7",0,0,0,0,0,0,5,0...]
Compiling architecture struct_all of entity cordic_v6_0_9.delay [\delay(0,"artix7",0,0,1,2,0,2,0)...]
Compiling architecture synth of entity cordic_v6_0_9.cordic_sqrt_mod [\cordic_sqrt_mod("artix7",0,0,0,...]
Compiling architecture struct_all of entity cordic_v6_0_9.delay [\delay(0,"artix7",0,0,1,10,0,10,...]
Compiling architecture rtl of entity c_addsub_v12_0_8.c_addsub_v12_0_8_lut6_legacy [\c_addsub_v12_0_8_lut6_legacy(14...]
Compiling architecture synth of entity c_addsub_v12_0_8.c_addsub_v12_0_8_fabric_legacy [\c_addsub_v12_0_8_fabric_legacy(...]
Compiling architecture synth of entity c_addsub_v12_0_8.c_addsub_v12_0_8_legacy [\c_addsub_v12_0_8_legacy("artix7...]
Compiling architecture synth of entity c_addsub_v12_0_8.c_addsub_v12_0_8_viv [\c_addsub_v12_0_8_viv(0,"artix7"...]
Compiling architecture synth of entity cordic_v6_0_9.addsub [\addsub("artix7",0,0,0,0,0,0,12,...]
Compiling architecture synth of entity cordic_v6_0_9.cordic_sqrt_mod [\cordic_sqrt_mod("artix7",0,0,0,...]
Compiling architecture rtl of entity c_addsub_v12_0_8.c_addsub_v12_0_8_lut6_legacy [\c_addsub_v12_0_8_lut6_legacy(12...]
Compiling architecture synth of entity c_addsub_v12_0_8.c_addsub_v12_0_8_fabric_legacy [\c_addsub_v12_0_8_fabric_legacy(...]
Compiling architecture synth of entity c_addsub_v12_0_8.c_addsub_v12_0_8_legacy [\c_addsub_v12_0_8_legacy("artix7...]
Compiling architecture synth of entity c_addsub_v12_0_8.c_addsub_v12_0_8_viv [\c_addsub_v12_0_8_viv(0,"artix7"...]
Compiling architecture synth of entity cordic_v6_0_9.addsub [\addsub("artix7",2,0,1,0,1,0,10,...]
Compiling architecture rtl of entity c_addsub_v12_0_8.c_addsub_v12_0_8_lut6_legacy [\c_addsub_v12_0_8_lut6_legacy(15...]
Compiling architecture synth of entity c_addsub_v12_0_8.c_addsub_v12_0_8_fabric_legacy [\c_addsub_v12_0_8_fabric_legacy(...]
Compiling architecture synth of entity c_addsub_v12_0_8.c_addsub_v12_0_8_legacy [\c_addsub_v12_0_8_legacy("artix7...]
Compiling architecture synth of entity c_addsub_v12_0_8.c_addsub_v12_0_8_viv [\c_addsub_v12_0_8_viv(0,"artix7"...]
Compiling architecture synth of entity cordic_v6_0_9.addsub [\addsub("artix7",0,0,0,0,0,0,13,...]
Compiling architecture synth of entity cordic_v6_0_9.cordic_sqrt_mod [\cordic_sqrt_mod("artix7",1,0,0,...]
Compiling architecture struct_all of entity cordic_v6_0_9.delay [\delay(0,"artix7",0,0,1,15,0,15,...]
Compiling architecture struct_all of entity cordic_v6_0_9.delay_bit [\delay_bit(0,"artix7",0,0,1)(1,6...]
Compiling architecture struct_all of entity cordic_v6_0_9.delay_bit [\delay_bit(0,"artix7",0,0,3)(1,6...]
Compiling architecture synth of entity cordic_v6_0_9.cordic_sqrt [\cordic_sqrt("artix7",2,0,0,0,0,...]
Compiling architecture synth of entity cordic_v6_0_9.cordic_v6_0_9_synth [\cordic_v6_0_9_synth(2,6,0,2,"ar...]
Compiling architecture synth of entity cordic_v6_0_9.cordic_v6_0_9_viv [\cordic_v6_0_9_viv(2,6,0,2,"arti...]
Compiling architecture xilinx of entity cordic_v6_0_9.cordic_v6_0_9 [\cordic_v6_0_9(2,6,0,2,"artix7",...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
