INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab6/lab6_2_3/lab6_2_3.srcs/sim_1/new/down_counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module down_counter_tb
