<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../../../code.css">
  </head>
  <body>
    third_party/cores/blackparrot/bp_me/src/v/cce/bp_cce_pc.v
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1">  1</a>
<a href="#l-2">  2</a>
<a href="#l-3">  3</a>
<a href="#l-4">  4</a>
<a href="#l-5">  5</a>
<a href="#l-6">  6</a>
<a href="#l-7">  7</a>
<a href="#l-8">  8</a>
<a href="#l-9">  9</a>
<a href="#l-10"> 10</a>
<a href="#l-11"> 11</a>
<a href="#l-12"> 12</a>
<a href="#l-13"> 13</a>
<a href="#l-14"> 14</a>
<a href="#l-15"> 15</a>
<a href="#l-16"> 16</a>
<a href="#l-17"> 17</a>
<a href="#l-18"> 18</a>
<a href="#l-19"> 19</a>
<a href="#l-20"> 20</a>
<a href="#l-21"> 21</a>
<a href="#l-22"> 22</a>
<a href="#l-23"> 23</a>
<a href="#l-24"> 24</a>
<a href="#l-25"> 25</a>
<a href="#l-26"> 26</a>
<a href="#l-27"> 27</a>
<a href="#l-28"> 28</a>
<a href="#l-29"> 29</a>
<a href="#l-30"> 30</a>
<a href="#l-31"> 31</a>
<a href="#l-32"> 32</a>
<a href="#l-33"> 33</a>
<a href="#l-34"> 34</a>
<a href="#l-35"> 35</a>
<a href="#l-36"> 36</a>
<a href="#l-37"> 37</a>
<a href="#l-38"> 38</a>
<a href="#l-39"> 39</a>
<a href="#l-40"> 40</a>
<a href="#l-41"> 41</a>
<a href="#l-42"> 42</a>
<a href="#l-43"> 43</a>
<a href="#l-44"> 44</a>
<a href="#l-45"> 45</a>
<a href="#l-46"> 46</a>
<a href="#l-47"> 47</a>
<a href="#l-48"> 48</a>
<a href="#l-49"> 49</a>
<a href="#l-50"> 50</a>
<a href="#l-51"> 51</a>
<a href="#l-52"> 52</a>
<a href="#l-53"> 53</a>
<a href="#l-54"> 54</a>
<a href="#l-55"> 55</a>
<a href="#l-56"> 56</a>
<a href="#l-57"> 57</a>
<a href="#l-58"> 58</a>
<a href="#l-59"> 59</a>
<a href="#l-60"> 60</a>
<a href="#l-61"> 61</a>
<a href="#l-62"> 62</a>
<a href="#l-63"> 63</a>
<a href="#l-64"> 64</a>
<a href="#l-65"> 65</a>
<a href="#l-66"> 66</a>
<a href="#l-67"> 67</a>
<a href="#l-68"> 68</a>
<a href="#l-69"> 69</a>
<a href="#l-70"> 70</a>
<a href="#l-71"> 71</a>
<a href="#l-72"> 72</a>
<a href="#l-73"> 73</a>
<a href="#l-74"> 74</a>
<a href="#l-75"> 75</a>
<a href="#l-76"> 76</a>
<a href="#l-77"> 77</a>
<a href="#l-78"> 78</a>
<a href="#l-79"> 79</a>
<a href="#l-80"> 80</a>
<a href="#l-81"> 81</a>
<a href="#l-82"> 82</a>
<a href="#l-83"> 83</a>
<a href="#l-84"> 84</a>
<a href="#l-85"> 85</a>
<a href="#l-86"> 86</a>
<a href="#l-87"> 87</a>
<a href="#l-88"> 88</a>
<a href="#l-89"> 89</a>
<a href="#l-90"> 90</a>
<a href="#l-91"> 91</a>
<a href="#l-92"> 92</a>
<a href="#l-93"> 93</a>
<a href="#l-94"> 94</a>
<a href="#l-95"> 95</a>
<a href="#l-96"> 96</a>
<a href="#l-97"> 97</a>
<a href="#l-98"> 98</a>
<a href="#l-99"> 99</a>
<a href="#l-100">100</a>
<a href="#l-101">101</a>
<a href="#l-102">102</a>
<a href="#l-103">103</a>
<a href="#l-104">104</a>
<a href="#l-105">105</a>
<a href="#l-106">106</a>
<a href="#l-107">107</a>
<a href="#l-108">108</a>
<a href="#l-109">109</a>
<a href="#l-110">110</a>
<a href="#l-111">111</a>
<a href="#l-112">112</a>
<a href="#l-113">113</a>
<a href="#l-114">114</a>
<a href="#l-115">115</a>
<a href="#l-116">116</a>
<a href="#l-117">117</a>
<a href="#l-118">118</a>
<a href="#l-119">119</a>
<a href="#l-120">120</a>
<a href="#l-121">121</a>
<a href="#l-122">122</a>
<a href="#l-123">123</a>
<a href="#l-124">124</a>
<a href="#l-125">125</a>
<a href="#l-126">126</a>
<a href="#l-127">127</a>
<a href="#l-128">128</a>
<a href="#l-129">129</a>
<a href="#l-130">130</a>
<a href="#l-131">131</a>
<a href="#l-132">132</a>
<a href="#l-133">133</a>
<a href="#l-134">134</a>
<a href="#l-135">135</a>
<a href="#l-136">136</a>
<a href="#l-137">137</a>
<a href="#l-138">138</a>
<a href="#l-139">139</a>
<a href="#l-140">140</a>
<a href="#l-141">141</a>
<a href="#l-142">142</a>
<a href="#l-143">143</a>
<a href="#l-144">144</a>
<a href="#l-145">145</a>
<a href="#l-146">146</a>
<a href="#l-147">147</a>
<a href="#l-148">148</a>
<a href="#l-149">149</a>
<a href="#l-150">150</a>
<a href="#l-151">151</a>
<a href="#l-152">152</a>
<a href="#l-153">153</a>
<a href="#l-154">154</a>
<a href="#l-155">155</a>
<a href="#l-156">156</a>
<a href="#l-157">157</a>
<a href="#l-158">158</a>
<a href="#l-159">159</a>
<a href="#l-160">160</a>
<a href="#l-161">161</a>
<a href="#l-162">162</a>
<a href="#l-163">163</a>
<a href="#l-164">164</a>
<a href="#l-165">165</a>
<a href="#l-166">166</a>
<a href="#l-167">167</a>
<a href="#l-168">168</a>
<a href="#l-169">169</a>
<a href="#l-170">170</a>
<a href="#l-171">171</a>
<a href="#l-172">172</a>
<a href="#l-173">173</a>
<a href="#l-174">174</a>
<a href="#l-175">175</a>
<a href="#l-176">176</a>
<a href="#l-177">177</a>
<a href="#l-178">178</a>
<a href="#l-179">179</a>
<a href="#l-180">180</a>
<a href="#l-181">181</a>
<a href="#l-182">182</a>
<a href="#l-183">183</a>
<a href="#l-184">184</a>
<a href="#l-185">185</a>
<a href="#l-186">186</a>
<a href="#l-187">187</a>
<a href="#l-188">188</a>
<a href="#l-189">189</a>
<a href="#l-190">190</a>
<a href="#l-191">191</a>
<a href="#l-192">192</a>
<a href="#l-193">193</a>
<a href="#l-194">194</a>
<a href="#l-195">195</a>
<a href="#l-196">196</a>
<a href="#l-197">197</a>
<a href="#l-198">198</a>
<a href="#l-199">199</a>
<a href="#l-200">200</a>
<a href="#l-201">201</a>
<a href="#l-202">202</a>
<a href="#l-203">203</a>
<a href="#l-204">204</a>
<a href="#l-205">205</a>
<a href="#l-206">206</a>
<a href="#l-207">207</a>
<a href="#l-208">208</a>
<a href="#l-209">209</a>
<a href="#l-210">210</a>
<a href="#l-211">211</a>
<a href="#l-212">212</a>
<a href="#l-213">213</a>
<a href="#l-214">214</a>
<a href="#l-215">215</a>
<a href="#l-216">216</a>
<a href="#l-217">217</a>
<a href="#l-218">218</a>
<a href="#l-219">219</a>
<a href="#l-220">220</a>
<a href="#l-221">221</a>
<a href="#l-222">222</a>
<a href="#l-223">223</a>
<a href="#l-224">224</a>
<a href="#l-225">225</a>
<a href="#l-226">226</a>
<a href="#l-227">227</a>
<a href="#l-228">228</a>
<a href="#l-229">229</a>
<a href="#l-230">230</a>
<a href="#l-231">231</a>
<a href="#l-232">232</a>
<a href="#l-233">233</a>
<a href="#l-234">234</a>
<a href="#l-235">235</a>
<a href="#l-236">236</a>
<a href="#l-237">237</a>
<a href="#l-238">238</a>
<a href="#l-239">239</a>
<a href="#l-240">240</a>
<a href="#l-241">241</a>
<a href="#l-242">242</a>
<a href="#l-243">243</a>
<a href="#l-244">244</a>
<a href="#l-245">245</a>
<a href="#l-246">246</a>
<a href="#l-247">247</a>
<a href="#l-248">248</a>
<a href="#l-249">249</a>
<a href="#l-250">250</a>
<a href="#l-251">251</a>
<a href="#l-252">252</a>
<a href="#l-253">253</a>
<a href="#l-254">254</a>
<a href="#l-255">255</a>
<a href="#l-256">256</a>
<a href="#l-257">257</a>
<a href="#l-258">258</a>
<a href="#l-259">259</a>
<a href="#l-260">260</a>
<a href="#l-261">261</a>
<a href="#l-262">262</a>
<a href="#l-263">263</a>
<a href="#l-264">264</a>
<a href="#l-265">265</a>
<a href="#l-266">266</a>
<a href="#l-267">267</a>
<a href="#l-268">268</a>
<a href="#l-269">269</a>
<a href="#l-270">270</a>
<a href="#l-271">271</a>
<a href="#l-272">272</a>
<a href="#l-273">273</a>
<a href="#l-274">274</a>
<a href="#l-275">275</a>
<a href="#l-276">276</a>
<a href="#l-277">277</a>
<a href="#l-278">278</a>
<a href="#l-279">279</a>
<a href="#l-280">280</a>
<a href="#l-281">281</a>
<a href="#l-282">282</a>
<a href="#l-283">283</a>
<a href="#l-284">284</a>
<a href="#l-285">285</a>
<a href="#l-286">286</a>
<a href="#l-287">287</a>
<a href="#l-288">288</a>
<a href="#l-289">289</a>
<a href="#l-290">290</a>
<a href="#l-291">291</a>
<a href="#l-292">292</a>
<a href="#l-293">293</a>
<a href="#l-294">294</a>
<a href="#l-295">295</a>
<a href="#l-296">296</a>
<a href="#l-297">297</a>
<a href="#l-298">298</a>
<a href="#l-299">299</a>
<a href="#l-300">300</a>
<a href="#l-301">301</a>
<a href="#l-302">302</a>
<a href="#l-303">303</a>
<a href="#l-304">304</a>
<a href="#l-305">305</a>
<a href="#l-306">306</a>
<a href="#l-307">307</a>
<a href="#l-308">308</a>
<a href="#l-309">309</a>
<a href="#l-310">310</a>
<a href="#l-311">311</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="cm">/**</span>
<a name="l-2"></a><span class="cm"> *</span>
<a name="l-3"></a><span class="cm"> * Name:</span>
<a name="l-4"></a><span class="cm"> *   bp_cce_pc.v</span>
<a name="l-5"></a><span class="cm"> *</span>
<a name="l-6"></a><span class="cm"> * Description:</span>
<a name="l-7"></a><span class="cm"> *   PC register, next PC logic, and instruction memory</span>
<a name="l-8"></a><span class="cm"> *</span>
<a name="l-9"></a><span class="cm"> * Configuration Link</span>
<a name="l-10"></a><span class="cm"> *   The config link is used to fill the instruction RAM, and to set the operating mode of the CCE.</span>
<a name="l-11"></a><span class="cm"> *   At startup, reset_i and freeze_i will both be high. After reset_i goes low, and while freeze_i</span>
<a name="l-12"></a><span class="cm"> *   is still high, the CCE waits for the mode register to be written.</span>
<a name="l-13"></a><span class="cm"> *</span>
<a name="l-14"></a><span class="cm"> *   After freeze_i goes low, the CCE begins operation.</span>
<a name="l-15"></a><span class="cm"> *</span>
<a name="l-16"></a><span class="cm"> *   config_addr_i specifies which address to read or write from. The address must be large enough</span>
<a name="l-17"></a><span class="cm"> *   to support 2*inst_ram_els_p addresses, plus the CCE mode register.</span>
<a name="l-18"></a><span class="cm"> *</span>
<a name="l-19"></a><span class="cm"> *   cfg_link_addr_width_p is assumed to be 16 bits, and cfg_link_data_width_p to be 32 bits</span>
<a name="l-20"></a><span class="cm"> *</span>
<a name="l-21"></a><span class="cm"> *   The msb of cfg_link_addr_width_p is reserved for the bridge link module. Of the address bits</span>
<a name="l-22"></a><span class="cm"> *   that are sent to the CCE, they are used as follows:</span>
<a name="l-23"></a><span class="cm"> *</span>
<a name="l-24"></a><span class="cm"> *   The address arriving on config_addr_i is interpreted as follows (and is 15-bits wide)</span>
<a name="l-25"></a><span class="cm"> *   14 - 1 if address is for CCE</span>
<a name="l-26"></a><span class="cm"> *   13 - 1 if address is for CCE instruction RAM, 0 if control register</span>
<a name="l-27"></a><span class="cm"> *</span>
<a name="l-28"></a><span class="cm"> *   For instruction RAM addresses (15&#39;b11._...._...._....)</span>
<a name="l-29"></a><span class="cm"> *   1+:inst_ram_addr_width_lp - address into instruction RAM</span>
<a name="l-30"></a><span class="cm"> *   0 - specifies if instruction RAM address is for lo (0) or hi (1) 32-bit chunk of instruction</span>
<a name="l-31"></a><span class="cm"> *</span>
<a name="l-32"></a><span class="cm"> *   For configuration register addresses (15&#39;b10._...._...._....)</span>
<a name="l-33"></a><span class="cm"> *   0+:cfg_reg_addr_width_lp - config register address</span>
<a name="l-34"></a><span class="cm"> *</span>
<a name="l-35"></a><span class="cm"> *   Current configuration registers:</span>
<a name="l-36"></a><span class="cm"> *   0 - cce_mode_r : controls the operating mode of the CCE</span>
<a name="l-37"></a><span class="cm"> *</span>
<a name="l-38"></a><span class="cm"> */</span>
<a name="l-39"></a>
<a name="l-40"></a><span class="k">module</span> <span class="n">bp_cce_pc</span>
<a name="l-41"></a>  <span class="kn">import</span> <span class="nn">bp_common_pkg::*</span><span class="p">;</span>
<a name="l-42"></a>  <span class="kn">import</span> <span class="nn">bp_cce_pkg::*</span><span class="p">;</span>
<a name="l-43"></a>  <span class="kn">import</span> <span class="nn">bp_cfg_link_pkg::*</span><span class="p">;</span>
<a name="l-44"></a>  <span class="p">#(</span><span class="k">parameter</span> <span class="n">inst_ram_els_p</span>             <span class="o">=</span> <span class="s">&quot;inv&quot;</span>
<a name="l-45"></a>
<a name="l-46"></a>    <span class="c1">// Config channel parameters</span>
<a name="l-47"></a>    <span class="p">,</span> <span class="k">parameter</span> <span class="n">cfg_link_addr_width_p</span> <span class="o">=</span> <span class="s">&quot;inv&quot;</span>
<a name="l-48"></a>    <span class="p">,</span> <span class="k">parameter</span> <span class="n">cfg_link_data_width_p</span> <span class="o">=</span> <span class="s">&quot;inv&quot;</span>
<a name="l-49"></a>    <span class="p">,</span> <span class="k">parameter</span> <span class="n">cfg_ram_base_addr_p</span>   <span class="o">=</span> <span class="s">&quot;inv&quot;</span>
<a name="l-50"></a>
<a name="l-51"></a>    <span class="c1">// Default parameters</span>
<a name="l-52"></a>    <span class="p">,</span> <span class="k">parameter</span> <span class="n">harden_p</span>                 <span class="o">=</span> <span class="mh">0</span>
<a name="l-53"></a>
<a name="l-54"></a>    <span class="c1">// Derived parameters</span>
<a name="l-55"></a>    <span class="p">,</span> <span class="k">localparam</span> <span class="n">inst_width_lp</span>           <span class="o">=</span> <span class="no">`bp_cce_inst_width</span>
<a name="l-56"></a>    <span class="p">,</span> <span class="k">localparam</span> <span class="n">inst_ram_addr_width_lp</span>  <span class="o">=</span> <span class="no">`BSG_SAFE_CLOG2</span><span class="p">(</span><span class="n">inst_ram_els_p</span><span class="p">)</span>
<a name="l-57"></a>
<a name="l-58"></a>    <span class="c1">// number of bits in cfg data packet used for hi part write</span>
<a name="l-59"></a>    <span class="p">,</span> <span class="k">localparam</span> <span class="n">cfg_link_hi_data_width_lp</span> <span class="o">=</span> <span class="p">(</span><span class="n">inst_width_lp</span><span class="o">-</span><span class="n">cfg_link_data_width_p</span><span class="p">)</span>
<a name="l-60"></a>    <span class="p">,</span> <span class="k">localparam</span> <span class="n">cfg_link_hi_pad_width_lp</span> <span class="o">=</span> <span class="n">cfg_link_data_width_p</span><span class="o">-</span><span class="n">cfg_link_hi_data_width_lp</span>
<a name="l-61"></a>
<a name="l-62"></a>    <span class="c1">// number of bits for addressing cfg control registers</span>
<a name="l-63"></a>    <span class="c1">// top three bits of address are reserved: one by external sender, two by this module</span>
<a name="l-64"></a>    <span class="p">,</span> <span class="k">localparam</span> <span class="n">cfg_reg_addr_width_lp</span> <span class="o">=</span> <span class="p">(</span><span class="n">cfg_link_addr_width_p</span><span class="o">-</span><span class="mh">3</span><span class="p">)</span>
<a name="l-65"></a>  <span class="p">)</span>
<a name="l-66"></a>  <span class="p">(</span><span class="k">input</span>                                         <span class="n">clk_i</span>
<a name="l-67"></a>   <span class="p">,</span> <span class="k">input</span>                                       <span class="n">reset_i</span>
<a name="l-68"></a>   <span class="p">,</span> <span class="k">input</span>                                       <span class="n">freeze_i</span>
<a name="l-69"></a>
<a name="l-70"></a>   <span class="c1">// Config channel</span>
<a name="l-71"></a>   <span class="p">,</span> <span class="k">input</span>                                       <span class="n">cfg_w_v_i</span>
<a name="l-72"></a>   <span class="p">,</span> <span class="k">input</span> <span class="p">[</span><span class="n">cfg_link_addr_width_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>           <span class="n">cfg_addr_i</span>
<a name="l-73"></a>   <span class="p">,</span> <span class="k">input</span> <span class="p">[</span><span class="n">cfg_link_data_width_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>           <span class="n">cfg_data_i</span>
<a name="l-74"></a>
<a name="l-75"></a>   <span class="c1">// CCE mode output</span>
<a name="l-76"></a>   <span class="p">,</span> <span class="k">output</span> <span class="n">bp_cce_mode_e</span>                        <span class="n">cce_mode_o</span>
<a name="l-77"></a>
<a name="l-78"></a>   <span class="c1">// ALU branch result signal</span>
<a name="l-79"></a>   <span class="p">,</span> <span class="k">input</span>                                       <span class="n">alu_branch_res_i</span>
<a name="l-80"></a>
<a name="l-81"></a>   <span class="c1">// Directory busy signal</span>
<a name="l-82"></a>   <span class="p">,</span> <span class="k">input</span>                                       <span class="n">dir_busy_i</span>
<a name="l-83"></a>
<a name="l-84"></a>   <span class="c1">// control from decode</span>
<a name="l-85"></a>   <span class="p">,</span> <span class="k">input</span>                                       <span class="n">pc_stall_i</span>
<a name="l-86"></a>   <span class="p">,</span> <span class="k">input</span> <span class="p">[</span><span class="n">inst_ram_addr_width_lp</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>          <span class="n">pc_branch_target_i</span>
<a name="l-87"></a>
<a name="l-88"></a>   <span class="c1">// instruction output to decode</span>
<a name="l-89"></a>   <span class="p">,</span> <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="n">inst_width_lp</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>            <span class="n">inst_o</span>
<a name="l-90"></a>   <span class="p">,</span> <span class="k">output</span> <span class="k">logic</span>                                <span class="n">inst_v_o</span>
<a name="l-91"></a>  <span class="p">);</span>
<a name="l-92"></a>
<a name="l-93"></a>  <span class="c1">//synopsys translate_off</span>
<a name="l-94"></a>  <span class="k">initial</span> <span class="k">begin</span>
<a name="l-95"></a>    <span class="k">assert</span><span class="p">(</span><span class="n">cfg_link_addr_width_p</span> <span class="o">==</span> <span class="mh">16</span><span class="p">)</span> <span class="k">else</span> <span class="n">$error</span><span class="p">(</span><span class="s">&quot;config link address not 16-bits&quot;</span><span class="p">);</span>
<a name="l-96"></a>    <span class="k">assert</span><span class="p">(</span><span class="n">cfg_link_data_width_p</span> <span class="o">==</span> <span class="mh">32</span><span class="p">)</span> <span class="k">else</span> <span class="n">$error</span><span class="p">(</span><span class="s">&quot;config link data not 32-bits&quot;</span><span class="p">);</span>
<a name="l-97"></a>  <span class="k">end</span>
<a name="l-98"></a>  <span class="c1">//synopsys translate_on</span>
<a name="l-99"></a>
<a name="l-100"></a>  <span class="k">typedef</span> <span class="k">enum</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">{</span>
<a name="l-101"></a>    <span class="no">RESET</span>
<a name="l-102"></a>    <span class="p">,</span><span class="no">INIT</span>
<a name="l-103"></a>    <span class="p">,</span><span class="no">INIT_CFG_REG_RESP</span>
<a name="l-104"></a>    <span class="p">,</span><span class="no">INIT_RAM_RD_RESP</span>
<a name="l-105"></a>    <span class="p">,</span><span class="no">INIT_END</span>
<a name="l-106"></a>    <span class="p">,</span><span class="no">FETCH_1</span>
<a name="l-107"></a>    <span class="p">,</span><span class="no">FETCH_2</span>
<a name="l-108"></a>    <span class="p">,</span><span class="no">FETCH</span>
<a name="l-109"></a>  <span class="p">}</span> <span class="n">pc_state_e</span><span class="p">;</span>
<a name="l-110"></a>
<a name="l-111"></a>  <span class="n">pc_state_e</span> <span class="n">pc_state_r</span><span class="p">,</span> <span class="n">pc_state_n</span><span class="p">;</span>
<a name="l-112"></a>
<a name="l-113"></a>  <span class="c1">// CCE mode register</span>
<a name="l-114"></a>  <span class="n">bp_cce_mode_e</span> <span class="n">cce_mode_r</span><span class="p">,</span> <span class="n">cce_mode_n</span><span class="p">;</span>
<a name="l-115"></a>  <span class="k">assign</span> <span class="n">cce_mode_o</span> <span class="o">=</span> <span class="n">cce_mode_r</span><span class="p">;</span>
<a name="l-116"></a>
<a name="l-117"></a>  <span class="k">logic</span> <span class="p">[</span><span class="n">inst_ram_addr_width_lp</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">ex_pc_r</span><span class="p">,</span> <span class="n">ex_pc_n</span><span class="p">;</span>
<a name="l-118"></a>  <span class="k">logic</span> <span class="n">inst_v_r</span><span class="p">,</span> <span class="n">inst_v_n</span><span class="p">;</span>
<a name="l-119"></a>  <span class="k">logic</span> <span class="n">ram_v_r</span><span class="p">,</span> <span class="n">ram_v_n</span><span class="p">;</span>
<a name="l-120"></a>  <span class="k">logic</span> <span class="n">ram_w_r</span><span class="p">,</span> <span class="n">ram_w_n</span><span class="p">;</span>
<a name="l-121"></a>  <span class="k">logic</span> <span class="p">[</span><span class="n">inst_ram_addr_width_lp</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">ram_addr_li</span><span class="p">,</span> <span class="n">ram_addr_r</span><span class="p">,</span> <span class="n">ram_addr_n</span><span class="p">;</span>
<a name="l-122"></a>  <span class="k">logic</span> <span class="p">[</span><span class="n">inst_width_lp</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">ram_data_r</span><span class="p">,</span> <span class="n">ram_data_n</span><span class="p">,</span> <span class="n">ram_data_lo</span><span class="p">;</span>
<a name="l-123"></a>  <span class="k">logic</span> <span class="p">[</span><span class="n">inst_width_lp</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">ram_w_mask_r</span><span class="p">,</span> <span class="n">ram_w_mask_n</span><span class="p">;</span>
<a name="l-124"></a>
<a name="l-125"></a>  <span class="n">bsg_mem_1rw_sync_mask_write_bit</span>
<a name="l-126"></a>    <span class="p">#(.</span><span class="n">width_p</span><span class="p">(</span><span class="n">inst_width_lp</span><span class="p">)</span>
<a name="l-127"></a>      <span class="p">,.</span><span class="n">els_p</span><span class="p">(</span><span class="n">inst_ram_els_p</span><span class="p">)</span>
<a name="l-128"></a>      <span class="p">)</span>
<a name="l-129"></a>    <span class="n">cce_inst_ram</span>
<a name="l-130"></a>     <span class="p">(.</span><span class="n">clk_i</span><span class="p">(</span><span class="n">clk_i</span><span class="p">)</span>
<a name="l-131"></a>      <span class="p">,.</span><span class="n">reset_i</span><span class="p">(</span><span class="n">reset_i</span><span class="p">)</span>
<a name="l-132"></a>      <span class="p">,.</span><span class="n">v_i</span><span class="p">(</span><span class="n">ram_v_r</span><span class="p">)</span>
<a name="l-133"></a>      <span class="p">,.</span><span class="n">data_i</span><span class="p">(</span><span class="n">ram_data_r</span><span class="p">)</span>
<a name="l-134"></a>      <span class="p">,.</span><span class="n">addr_i</span><span class="p">(</span><span class="n">ram_addr_li</span><span class="p">)</span>
<a name="l-135"></a>      <span class="p">,.</span><span class="n">w_i</span><span class="p">(</span><span class="n">ram_w_r</span><span class="p">)</span>
<a name="l-136"></a>      <span class="p">,.</span><span class="n">data_o</span><span class="p">(</span><span class="n">ram_data_lo</span><span class="p">)</span>
<a name="l-137"></a>      <span class="p">,.</span><span class="n">w_mask_i</span><span class="p">(</span><span class="n">ram_w_mask_r</span><span class="p">)</span>
<a name="l-138"></a>      <span class="p">);</span>
<a name="l-139"></a>
<a name="l-140"></a>  <span class="c1">//synopsys sync_set_reset &quot;reset_i&quot;</span>
<a name="l-141"></a>  <span class="k">always_ff</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-142"></a>    <span class="k">if</span> <span class="p">(</span><span class="n">reset_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-143"></a>      <span class="n">pc_state_r</span> <span class="o">&lt;=</span> <span class="no">RESET</span><span class="p">;</span>
<a name="l-144"></a>
<a name="l-145"></a>      <span class="n">ex_pc_r</span> <span class="o">&lt;=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-146"></a>      <span class="n">inst_v_r</span> <span class="o">&lt;=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-147"></a>      <span class="n">ram_v_r</span> <span class="o">&lt;=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-148"></a>      <span class="n">ram_w_r</span> <span class="o">&lt;=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-149"></a>      <span class="n">ram_addr_r</span> <span class="o">&lt;=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-150"></a>      <span class="n">ram_data_r</span> <span class="o">&lt;=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-151"></a>      <span class="n">ram_w_mask_r</span> <span class="o">&lt;=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-152"></a>
<a name="l-153"></a>      <span class="n">cce_mode_r</span> <span class="o">&lt;=</span> <span class="n">e_cce_mode_uncached</span><span class="p">;</span>
<a name="l-154"></a>
<a name="l-155"></a>    <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-156"></a>      <span class="n">pc_state_r</span> <span class="o">&lt;=</span> <span class="n">pc_state_n</span><span class="p">;</span>
<a name="l-157"></a>
<a name="l-158"></a>      <span class="n">ex_pc_r</span> <span class="o">&lt;=</span> <span class="n">ex_pc_n</span><span class="p">;</span>
<a name="l-159"></a>      <span class="n">inst_v_r</span> <span class="o">&lt;=</span> <span class="n">inst_v_n</span><span class="p">;</span>
<a name="l-160"></a>      <span class="n">ram_v_r</span> <span class="o">&lt;=</span> <span class="n">ram_v_n</span><span class="p">;</span>
<a name="l-161"></a>      <span class="n">ram_w_r</span> <span class="o">&lt;=</span> <span class="n">ram_w_n</span><span class="p">;</span>
<a name="l-162"></a>      <span class="n">ram_addr_r</span> <span class="o">&lt;=</span> <span class="n">ram_addr_n</span><span class="p">;</span>
<a name="l-163"></a>      <span class="n">ram_data_r</span> <span class="o">&lt;=</span> <span class="n">ram_data_n</span><span class="p">;</span>
<a name="l-164"></a>      <span class="n">ram_w_mask_r</span> <span class="o">&lt;=</span> <span class="n">ram_w_mask_n</span><span class="p">;</span>
<a name="l-165"></a>
<a name="l-166"></a>      <span class="n">cce_mode_r</span> <span class="o">&lt;=</span> <span class="n">cce_mode_n</span><span class="p">;</span>
<a name="l-167"></a>    <span class="k">end</span>
<a name="l-168"></a>  <span class="k">end</span>
<a name="l-169"></a>
<a name="l-170"></a>  <span class="c1">// config logic</span>
<a name="l-171"></a>
<a name="l-172"></a>  <span class="c1">// address is for CCE if high bit is set</span>
<a name="l-173"></a>  <span class="c1">// We should probably use a casez address matching here...</span>
<a name="l-174"></a>  <span class="k">wire</span> <span class="n">cfg_cce_ucode_addr_v</span> <span class="o">=</span> <span class="n">cfg_addr_i</span><span class="p">[</span><span class="n">cfg_link_addr_width_p</span><span class="o">-</span><span class="mh">1</span><span class="p">];</span>
<a name="l-175"></a>  <span class="k">wire</span> <span class="n">cfg_cce_mode_addr_v</span>  <span class="o">=</span> <span class="n">cfg_addr_i</span> <span class="o">==</span> <span class="n">bp_cfg_reg_cce_mode_gp</span><span class="p">;</span>
<a name="l-176"></a>
<a name="l-177"></a>  <span class="c1">// lsb of address determines if command is for lo or hi chunk of instruction RAM address</span>
<a name="l-178"></a>  <span class="c1">// note: only used if this is an instruction RAM read or write</span>
<a name="l-179"></a>  <span class="k">wire</span> <span class="n">config_hi</span> <span class="o">=</span> <span class="n">cfg_addr_i</span><span class="p">[</span><span class="mh">0</span><span class="p">];</span>
<a name="l-180"></a>
<a name="l-181"></a>  <span class="k">assign</span> <span class="n">inst_v_o</span> <span class="o">=</span> <span class="p">(</span><span class="n">dir_busy_i</span><span class="p">)</span> <span class="o">?</span> <span class="mh">1</span><span class="mb">&#39;b0</span> <span class="o">:</span> <span class="n">inst_v_r</span><span class="p">;</span>
<a name="l-182"></a>  <span class="k">assign</span> <span class="n">inst_o</span> <span class="o">=</span> <span class="p">(</span><span class="n">inst_v_o</span><span class="p">)</span> <span class="o">?</span> <span class="n">ram_data_lo</span> <span class="o">:</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-183"></a>
<a name="l-184"></a>  <span class="k">always_comb</span> <span class="k">begin</span>
<a name="l-185"></a>    <span class="c1">// by default, regardless of the pc_state, send the instruction ram the registered value</span>
<a name="l-186"></a>    <span class="n">ram_addr_li</span> <span class="o">=</span> <span class="n">ram_addr_r</span><span class="p">;</span>
<a name="l-187"></a>
<a name="l-188"></a>    <span class="c1">// defaults</span>
<a name="l-189"></a>    <span class="n">pc_state_n</span> <span class="o">=</span> <span class="n">pc_state_r</span><span class="p">;</span>
<a name="l-190"></a>    <span class="n">ex_pc_n</span> <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-191"></a>    <span class="n">inst_v_n</span> <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-192"></a>    <span class="n">ram_v_n</span> <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-193"></a>    <span class="n">ram_w_n</span> <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-194"></a>    <span class="n">ram_addr_n</span> <span class="o">=</span> <span class="n">ram_addr_r</span><span class="p">;</span>
<a name="l-195"></a>    <span class="n">ram_data_n</span> <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-196"></a>    <span class="n">ram_w_mask_n</span> <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-197"></a>
<a name="l-198"></a>    <span class="n">cce_mode_n</span> <span class="o">=</span> <span class="n">cce_mode_r</span><span class="p">;</span>
<a name="l-199"></a>
<a name="l-200"></a>    <span class="k">case</span> <span class="p">(</span><span class="n">pc_state_r</span><span class="p">)</span>
<a name="l-201"></a>      <span class="nl">RESET:</span> <span class="k">begin</span>
<a name="l-202"></a>        <span class="n">pc_state_n</span> <span class="o">=</span> <span class="no">INIT</span><span class="p">;</span>
<a name="l-203"></a>      <span class="k">end</span>
<a name="l-204"></a>      <span class="nl">INIT:</span> <span class="k">begin</span>
<a name="l-205"></a>        <span class="c1">// In INIT, the CCE waits for commands to arrive on the configuration link</span>
<a name="l-206"></a>        <span class="c1">// init complete when freeze is low and cce mode is normal</span>
<a name="l-207"></a>        <span class="c1">// if freeze goes low, but mode is uncached, the CCE operates in uncached mode</span>
<a name="l-208"></a>        <span class="c1">// and this module stays in the INIT state and does not fetch microcode</span>
<a name="l-209"></a>        <span class="k">if</span> <span class="p">(</span><span class="o">~</span><span class="n">freeze_i</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">cce_mode_r</span> <span class="o">==</span> <span class="n">e_cce_mode_normal</span><span class="p">))</span> <span class="k">begin</span>
<a name="l-210"></a>          <span class="c1">// finalize init, then start fetching microcode next</span>
<a name="l-211"></a>          <span class="n">pc_state_n</span> <span class="o">=</span> <span class="no">INIT_END</span><span class="p">;</span>
<a name="l-212"></a>        <span class="c1">// only do something if the config link input is valid, and the address targets the CCE</span>
<a name="l-213"></a>        <span class="c1">// address is setting a configuration register</span>
<a name="l-214"></a>        <span class="k">end</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">cfg_w_v_i</span> <span class="o">&amp;</span> <span class="n">cfg_cce_mode_addr_v</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-215"></a>          <span class="n">cce_mode_n</span> <span class="o">=</span> <span class="n">bp_cce_mode_e</span><span class="p">&#39;(</span><span class="n">cfg_data_i</span><span class="p">[</span><span class="mh">0</span><span class="o">+:</span><span class="no">`bp_cce_mode_bits</span><span class="p">]);</span>
<a name="l-216"></a>        <span class="c1">// address is reading or writing the instruction RAM</span>
<a name="l-217"></a>        <span class="k">end</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">cfg_w_v_i</span> <span class="o">&amp;</span> <span class="n">cfg_cce_ucode_addr_v</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-218"></a>          <span class="c1">// inputs to RAM are valid if config address high bit is set</span>
<a name="l-219"></a>          <span class="n">ram_v_n</span> <span class="o">=</span> <span class="n">cfg_w_v_i</span><span class="p">;</span>
<a name="l-220"></a>          <span class="n">ram_w_n</span> <span class="o">=</span> <span class="n">cfg_w_v_i</span><span class="p">;</span>
<a name="l-221"></a>          <span class="c1">// lsb of config address specifies if write is first or second part, so ram addr</span>
<a name="l-222"></a>          <span class="c1">// starts at bit 1</span>
<a name="l-223"></a>          <span class="n">ram_addr_n</span> <span class="o">=</span> <span class="n">cfg_addr_i</span><span class="p">[</span><span class="mh">1</span><span class="o">+:</span><span class="n">inst_ram_addr_width_lp</span><span class="p">];</span>
<a name="l-224"></a>          <span class="k">if</span> <span class="p">(</span><span class="n">cfg_addr_i</span><span class="p">[</span><span class="mh">0</span><span class="p">])</span> <span class="k">begin</span>
<a name="l-225"></a>            <span class="n">ram_w_mask_n</span> <span class="o">=</span> <span class="p">{(</span><span class="n">cfg_link_hi_data_width_lp</span><span class="p">)</span><span class="sc">&#39;(&#39;</span><span class="mh">1</span><span class="p">),(</span><span class="n">cfg_link_data_width_p</span><span class="p">)</span><span class="sc">&#39;(&#39;</span><span class="mh">0</span><span class="p">)};</span>
<a name="l-226"></a>            <span class="n">ram_data_n</span> <span class="o">=</span> <span class="p">{</span><span class="n">cfg_data_i</span><span class="p">[</span><span class="mh">0</span><span class="o">+:</span><span class="n">cfg_link_hi_data_width_lp</span><span class="p">],(</span><span class="n">cfg_link_data_width_p</span><span class="p">)</span><span class="sc">&#39;(&#39;</span><span class="mh">0</span><span class="p">)};</span>
<a name="l-227"></a>          <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-228"></a>            <span class="n">ram_w_mask_n</span> <span class="o">=</span> <span class="p">{(</span><span class="n">cfg_link_hi_data_width_lp</span><span class="p">)</span><span class="sc">&#39;(&#39;</span><span class="mh">0</span><span class="p">),(</span><span class="n">cfg_link_data_width_p</span><span class="p">)</span><span class="sc">&#39;(&#39;</span><span class="mh">1</span><span class="p">)};</span>
<a name="l-229"></a>            <span class="n">ram_data_n</span> <span class="o">=</span> <span class="p">{(</span><span class="n">cfg_link_hi_data_width_lp</span><span class="p">)</span><span class="sc">&#39;(&#39;</span><span class="mh">0</span><span class="p">),</span><span class="n">cfg_data_i</span><span class="p">};</span>
<a name="l-230"></a>          <span class="k">end</span>
<a name="l-231"></a>        <span class="k">end</span>
<a name="l-232"></a>      <span class="k">end</span>
<a name="l-233"></a>      <span class="nl">INIT_END:</span> <span class="k">begin</span>
<a name="l-234"></a>        <span class="c1">// let the last cfg link write finish (if there is one)</span>
<a name="l-235"></a>        <span class="n">pc_state_n</span> <span class="o">=</span> <span class="no">FETCH_1</span><span class="p">;</span>
<a name="l-236"></a>      <span class="k">end</span>
<a name="l-237"></a>      <span class="nl">FETCH_1:</span> <span class="k">begin</span>
<a name="l-238"></a>        <span class="c1">// At the end of this cycle, the RAM will write the last instruction from the boot ROM</span>
<a name="l-239"></a>        <span class="c1">// into its memory array. The following cycle, PC will be setup to start fetching from</span>
<a name="l-240"></a>        <span class="c1">// address 0</span>
<a name="l-241"></a>
<a name="l-242"></a>        <span class="c1">// setup to fetch first instruction</span>
<a name="l-243"></a>        <span class="c1">// at end of cycle 1, RAM controls are captured into registers</span>
<a name="l-244"></a>        <span class="c1">// at end of cycle 2, RAM captures the registers</span>
<a name="l-245"></a>        <span class="c1">// in cycle 3, the instruction is produced and executed</span>
<a name="l-246"></a>        <span class="n">pc_state_n</span> <span class="o">=</span> <span class="no">FETCH_2</span><span class="p">;</span>
<a name="l-247"></a>
<a name="l-248"></a>        <span class="c1">// setup input registers for instruction RAM</span>
<a name="l-249"></a>        <span class="c1">// fetch address 0</span>
<a name="l-250"></a>        <span class="n">ram_v_n</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<a name="l-251"></a>        <span class="n">ram_addr_n</span> <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-252"></a>
<a name="l-253"></a>        <span class="n">ex_pc_n</span> <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-254"></a>        <span class="n">inst_v_n</span> <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-255"></a>
<a name="l-256"></a>      <span class="k">end</span>
<a name="l-257"></a>      <span class="nl">FETCH_2:</span> <span class="k">begin</span>
<a name="l-258"></a>        <span class="c1">// setup the registers for the first instruction</span>
<a name="l-259"></a>        <span class="n">pc_state_n</span> <span class="o">=</span> <span class="no">FETCH</span><span class="p">;</span>
<a name="l-260"></a>
<a name="l-261"></a>        <span class="n">ram_v_n</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<a name="l-262"></a>        <span class="n">ram_addr_n</span> <span class="o">=</span> <span class="n">ram_addr_r</span> <span class="o">+</span> <span class="mi">&#39;d1</span><span class="p">;</span>
<a name="l-263"></a>
<a name="l-264"></a>        <span class="c1">// at the end of this cycle, inputs to the instruction RAM will be latched into the</span>
<a name="l-265"></a>        <span class="c1">// registers that feed the RAM inputs</span>
<a name="l-266"></a>
<a name="l-267"></a>        <span class="c1">// Thus, next cycle, no instruction will be valid</span>
<a name="l-268"></a>        <span class="n">ex_pc_n</span> <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-269"></a>        <span class="n">inst_v_n</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<a name="l-270"></a>
<a name="l-271"></a>      <span class="k">end</span>
<a name="l-272"></a>      <span class="nl">FETCH:</span> <span class="k">begin</span>
<a name="l-273"></a>        <span class="c1">// Always continue fetching instructions</span>
<a name="l-274"></a>        <span class="n">pc_state_n</span> <span class="o">=</span> <span class="no">FETCH</span><span class="p">;</span>
<a name="l-275"></a>        <span class="c1">// next instruction is always valid once in steady state</span>
<a name="l-276"></a>        <span class="n">inst_v_n</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<a name="l-277"></a>
<a name="l-278"></a>        <span class="c1">// Always fetch an instruction</span>
<a name="l-279"></a>        <span class="n">ram_v_n</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<a name="l-280"></a>        <span class="c1">// setup RAM address register and register tracking PC of instruction being executed</span>
<a name="l-281"></a>        <span class="c1">// also, determine input address for RAM depending on stall and branch in execution</span>
<a name="l-282"></a>
<a name="l-283"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">pc_stall_i</span> <span class="o">|</span> <span class="n">dir_busy_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-284"></a>          <span class="c1">// when stalling, hold executing pc and ram addr registers constant</span>
<a name="l-285"></a>          <span class="n">ex_pc_n</span> <span class="o">=</span> <span class="n">ex_pc_r</span><span class="p">;</span>
<a name="l-286"></a>          <span class="n">ram_addr_n</span> <span class="o">=</span> <span class="n">ram_addr_r</span><span class="p">;</span>
<a name="l-287"></a>          <span class="c1">// feed the currently executing pc as input to instruction ram</span>
<a name="l-288"></a>          <span class="n">ram_addr_li</span> <span class="o">=</span> <span class="n">ex_pc_r</span><span class="p">;</span>
<a name="l-289"></a>        <span class="k">end</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">alu_branch_res_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-290"></a>          <span class="c1">// when branching, the instruction executed next is the branch target</span>
<a name="l-291"></a>          <span class="n">ex_pc_n</span> <span class="o">=</span> <span class="n">pc_branch_target_i</span><span class="p">;</span>
<a name="l-292"></a>          <span class="c1">// the following instruction to fetch is after the branch target</span>
<a name="l-293"></a>          <span class="n">ram_addr_n</span> <span class="o">=</span> <span class="n">pc_branch_target_i</span> <span class="o">+</span> <span class="mi">&#39;d1</span><span class="p">;</span>
<a name="l-294"></a>          <span class="c1">// if branching, use the branch target from the current instruction</span>
<a name="l-295"></a>          <span class="n">ram_addr_li</span> <span class="o">=</span> <span class="n">pc_branch_target_i</span><span class="p">;</span>
<a name="l-296"></a>        <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-297"></a>          <span class="c1">// normal execution, the instruction that will be executed is the one that will</span>
<a name="l-298"></a>          <span class="c1">// be fetched in sequential order</span>
<a name="l-299"></a>          <span class="n">ex_pc_n</span> <span class="o">=</span> <span class="n">ram_addr_r</span><span class="p">;</span>
<a name="l-300"></a>          <span class="c1">// the next instruction to fetch follows sequentially</span>
<a name="l-301"></a>          <span class="n">ram_addr_n</span> <span class="o">=</span> <span class="n">ram_addr_r</span> <span class="o">+</span> <span class="mi">&#39;d1</span><span class="p">;</span>
<a name="l-302"></a>          <span class="c1">// normally, use the address register (i.e., sequential execution)</span>
<a name="l-303"></a>          <span class="n">ram_addr_li</span> <span class="o">=</span> <span class="n">ram_addr_r</span><span class="p">;</span>
<a name="l-304"></a>        <span class="k">end</span>
<a name="l-305"></a>      <span class="k">end</span>
<a name="l-306"></a>      <span class="k">default</span><span class="o">:</span> <span class="k">begin</span>
<a name="l-307"></a>        <span class="n">pc_state_n</span> <span class="o">=</span> <span class="no">RESET</span><span class="p">;</span>
<a name="l-308"></a>      <span class="k">end</span>
<a name="l-309"></a>    <span class="k">endcase</span>
<a name="l-310"></a>  <span class="k">end</span>
<a name="l-311"></a><span class="k">endmodule</span>
</pre></div>
</td></tr></table>
  </body>
</html>