# section 1: Layout implementation for RO and ADC by using OpenFASoC

The outputs of OpenFASoC for RO and ADC are as follow:<br>

Fig.1 shows verilog code generated by OpenFASoC.
<p align="center">
 <img src=""  style="width:50%"/>
    <br>
    <em>Fig.1. A-three-stage-ring-oscillator.</em>
</p>

Fig.2 shows results after synthesis.
<p align="center">
 <img src=""  style="width:50%"/>
    <br>
    <em>Fig.1. A-three-stage-ring-oscillator.</em>
</p>
