verilog work "adder_1bit.v"
verilog work "adder_4bit.v"
verilog work "adder_16bit.v"
verilog work "PC_combinational_unit.v"
verilog work "ipcore_dir/Instruction_memory_block.v"
verilog work "ipcore_dir/Data_memory_block.v"
verilog work "diff.v"
verilog work "adder_32bit.v"
verilog work "reg_file.v"
verilog work "PC_unit.v"
verilog work "Instruction_memory.v"
verilog work "Data_memory.v"
verilog work "CONTROLLER.v"
verilog work "clk_divider.v"
verilog work "ALU_controller.v"
verilog work "ALU.v"
verilog work "RISCy_CPU.v"
verilog work "RISCy_test.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
