LeonardoSpectrum Level 3 - 2015a.6 (Release Production Release, compiled Aug 19 2015 at 05:45:58)
Copyright 1990-2015 Mentor Graphics.  All rights reserved.
Portions copyright 1991-2015 Compuware Corporation

Session history will be logged to file '/home/leat/Desktop/leonardo/leospec.his'
--
-- Welcome to LeonardoSpectrum Level 3
-- Run Started On Mon Mar 21 10:09:58 AM ART 2016
--
Info, Working Directory is now '/home/leat/gits/uvm-training/raysalemi/tinyalu_dut'
Info, History file moved to new working directory
Info, Log file moved to new working directory
No constraint for input2output
Info: setting register2register to 1000.000000
1000.000000
Info: setting input2register to 1000.000000
1000.000000
Info: setting register2output to 1000.000000
1000.000000
Reading library file `/opt/mentor/leonardo/lib/scl05u.syn`...
Library version = Sample
Delays assume: Process=typical Temp= 25.0 C  Voltage=3.30 V  
Info: setting encoding to auto
-- Reading module generator description from file /opt/mentor/leonardo/data/modgen/scl05u.vhd
-- Reading vhdl file /opt/mentor/leonardo/data/modgen/scl05u.vhd into library OPERATORS
-- Loading modgen ASIC architectures...
-- Reading vhdl file /opt/mentor/leonardo/data/modgen/asic.vhd into library OPERATORS
--
-- ASIC MODGEN Architecture Generator Version 4.4
--
Info, Command 'load_library' finished successfully
-- Reading vhdl file /home/leat/gits/uvm-training/raysalemi/tinyalu_dut/tinyalu.vhd into library work
-- Searching for SYNOPSYS package std_logic_arith..
-- Reading file /opt/mentor/leonardo/data/syn_arit.vhd for unit std_logic_arith
-- Loading package std_logic_arith into library IEEE
-- Loading entity tinyalu into library work
-- Loading architecture rtl of tinyalu into library work
-- Reading vhdl file /home/leat/gits/uvm-training/raysalemi/tinyalu_dut/three_cycle_mult.vhd into library work
-- Loading entity three_cycle into library work
-- Loading architecture mult of three_cycle into library work
-- Reading vhdl file /home/leat/gits/uvm-training/raysalemi/tinyalu_dut/single_cycle_add_and_xor.vhd into library work
-- Loading entity single_cycle into library work
-- Loading architecture add_and_xor of single_cycle into library work
"/home/leat/gits/uvm-training/raysalemi/tinyalu_dut/single_cycle_add_and_xor.vhd",line 21: Warning, signal a_int is never used.
"/home/leat/gits/uvm-training/raysalemi/tinyalu_dut/single_cycle_add_and_xor.vhd",line 21: Warning, signal a_int is never assigned a value.
"/home/leat/gits/uvm-training/raysalemi/tinyalu_dut/single_cycle_add_and_xor.vhd",line 21: Warning, signal b_int is never used.
"/home/leat/gits/uvm-training/raysalemi/tinyalu_dut/single_cycle_add_and_xor.vhd",line 21: Warning, signal b_int is never assigned a value.
"/home/leat/gits/uvm-training/raysalemi/tinyalu_dut/single_cycle_add_and_xor.vhd",line 22: Warning, signal mul_int1 is never used.
"/home/leat/gits/uvm-training/raysalemi/tinyalu_dut/single_cycle_add_and_xor.vhd",line 22: Warning, signal mul_int1 is never assigned a value.
"/home/leat/gits/uvm-training/raysalemi/tinyalu_dut/single_cycle_add_and_xor.vhd",line 22: Warning, signal mul_int2 is never used.
"/home/leat/gits/uvm-training/raysalemi/tinyalu_dut/single_cycle_add_and_xor.vhd",line 22: Warning, signal mul_int2 is never assigned a value.
Info: Finished reading design
.
