INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/wt_i/sim/wt_i.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wt_i
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/kh_i/sim/kh_i.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kh_i
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/dmem_o/sim/dmem_o.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem_o
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/dmem_i/sim/dmem_i.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem_i
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.ip_user_files/ipstatic/hdl/verilog/bin_conv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin_conv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.ip_user_files/ipstatic/hdl/verilog/bin_dense.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin_dense
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.ip_user_files/ipstatic/hdl/verilog/top_mux_325_20_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mux_325_20_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.ip_user_files/ipstatic/hdl/verilog/top_mux_164_64_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mux_164_64_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.ip_user_files/ipstatic/hdl/verilog/top_mux_83_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mux_83_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.ip_user_files/ipstatic/hdl/verilog/top_mac_muladd_15bgk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mac_muladd_15bgk_DSP48_1
INFO: [VRFC 10-311] analyzing module top_mac_muladd_15bgk
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.ip_user_files/ipstatic/hdl/verilog/top_mul_15ns_5ns_bfk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mul_15ns_5ns_bfk_MulnS_1
INFO: [VRFC 10-311] analyzing module top_mul_15ns_5ns_bfk
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.ip_user_files/ipstatic/hdl/verilog/top_dmem_V_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_dmem_V_0_0_ram
INFO: [VRFC 10-311] analyzing module top_dmem_V_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.ip_user_files/ipstatic/hdl/verilog/top_wt_mem_V_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_wt_mem_V_0_ram
INFO: [VRFC 10-311] analyzing module top_wt_mem_V_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.ip_user_files/ipstatic/hdl/verilog/fp_conv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_conv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.ip_user_files/ipstatic/hdl/verilog/top_mul_10ns_5ns_bek.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mul_10ns_5ns_bek_MulnS_0
INFO: [VRFC 10-311] analyzing module top_mul_10ns_5ns_bek
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.ip_user_files/ipstatic/hdl/verilog/top_mul_mul_20s_1bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mul_mul_20s_1bkb_DSP48_0
INFO: [VRFC 10-311] analyzing module top_mul_mul_20s_1bkb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.ip_user_files/ipstatic/hdl/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.ip_user_files/ipstatic/hdl/verilog/top_kh_mem_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kh_mem_V_ram
INFO: [VRFC 10-311] analyzing module top_kh_mem_V
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.ip_user_files/ipstatic/hdl/verilog/bin_conv_fixed_bucud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin_conv_fixed_bucud_ram
INFO: [VRFC 10-311] analyzing module bin_conv_fixed_bucud
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/sim/bnn_accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bnn_accelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/AccelSchedule/sim/AccelSchedule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AccelSchedule
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sim_1/new/accelerator_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_test
INFO: [VRFC 10-2458] undeclared symbol dmem_o_V_we0, assumed default net type wire [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sim_1/new/accelerator_test.v:116]
INFO: [VRFC 10-2458] undeclared symbol dmem_o_V_d0, assumed default net type wire [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sim_1/new/accelerator_test.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
