{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Info: Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 28 10:08:09 2013 " "Info: Processing started: Tue May 28 10:08:09 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MARC2_DE2 -c CPU_chip " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off MARC2_DE2 -c CPU_chip" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU_chip EP4CE115F29C7 " "Info (119006): Selected device EP4CE115F29C7 for design \"CPU_chip\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Info (176445): Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Info (176445): Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Info (176445): Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Info (176445): Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Info (176445): Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Info (176445): Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Info (176445): Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Info (176445): Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Info (176445): Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info (169124): Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/paul.maxwell/Documents/GitHub/MARC2_single_stage/MARC2_DE2/" { { 0 { 0 ""} 0 21148 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/paul.maxwell/Documents/GitHub/MARC2_single_stage/MARC2_DE2/" { { 0 { 0 ""} 0 21150 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Info (169125): Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/paul.maxwell/Documents/GitHub/MARC2_single_stage/MARC2_DE2/" { { 0 { 0 ""} 0 21152 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Info (169125): Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/paul.maxwell/Documents/GitHub/MARC2_single_stage/MARC2_DE2/" { { 0 { 0 ""} 0 21154 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Info (169125): Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/paul.maxwell/Documents/GitHub/MARC2_single_stage/MARC2_DE2/" { { 0 { 0 ""} 0 21156 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info (332164): Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info (332165): Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info (332166): create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info (332166): set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "CPU_chip.out.sdc " "Info (332104): Reading SDC File: 'CPU_chip.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "system_clock " "Warning (332060): Node: system_clock was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE2_CLOCK:lcd_out\|CLK_400HZ " "Warning (332060): Node: DE2_CLOCK:lcd_out\|CLK_400HZ was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clock (Rise) Clock (Rise) setup and hold " "Critical Warning (332169): From Clock (Rise) to Clock (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Info (332111): Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info (332111):   Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info (332111): ======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " "Info (332111):  100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000        Clock " "Info (332111):   20.000        Clock" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Info (176353): Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system_clock " "Info (176357): Destination node system_clock" {  } { { "CPU_chip.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC2_single_stage/MARC2_DE2/CPU_chip.vhd" 95 -1 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { system_clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/paul.maxwell/Documents/GitHub/MARC2_single_stage/MARC2_DE2/" { { 0 { 0 ""} 0 1198 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_CLOCK:lcd_out\|CLK_400HZ " "Info (176357): Destination node DE2_CLOCK:lcd_out\|CLK_400HZ" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC2_single_stage/MARC2_DE2/DE2_CLOCK.vhd" 24 -1 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_CLOCK:lcd_out|CLK_400HZ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/paul.maxwell/Documents/GitHub/MARC2_single_stage/MARC2_DE2/" { { 0 { 0 ""} 0 674 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "CPU_chip.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC2_single_stage/MARC2_DE2/CPU_chip.vhd" 29 0 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/paul.maxwell/Documents/GitHub/MARC2_single_stage/MARC2_DE2/" { { 0 { 0 ""} 0 21134 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/paul.maxwell/Documents/GitHub/MARC2_single_stage/MARC2_DE2/" { { 0 { 0 ""} 0 3018 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_clock  " "Info (176353): Automatically promoted node system_clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system_clock~0 " "Info (176357): Destination node system_clock~0" {  } { { "CPU_chip.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC2_single_stage/MARC2_DE2/CPU_chip.vhd" 95 -1 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { system_clock~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/paul.maxwell/Documents/GitHub/MARC2_single_stage/MARC2_DE2/" { { 0 { 0 ""} 0 2550 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "CPU_chip.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC2_single_stage/MARC2_DE2/CPU_chip.vhd" 95 -1 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { system_clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/paul.maxwell/Documents/GitHub/MARC2_single_stage/MARC2_DE2/" { { 0 { 0 ""} 0 1198 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_CLOCK:lcd_out\|CLK_400HZ  " "Info (176353): Automatically promoted node DE2_CLOCK:lcd_out\|CLK_400HZ " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_CLOCK:lcd_out\|CLK_400HZ~0 " "Info (176357): Destination node DE2_CLOCK:lcd_out\|CLK_400HZ~0" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC2_single_stage/MARC2_DE2/DE2_CLOCK.vhd" 24 -1 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_CLOCK:lcd_out|CLK_400HZ~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/paul.maxwell/Documents/GitHub/MARC2_single_stage/MARC2_DE2/" { { 0 { 0 ""} 0 2271 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC2_single_stage/MARC2_DE2/DE2_CLOCK.vhd" 24 -1 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_CLOCK:lcd_out|CLK_400HZ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/paul.maxwell/Documents/GitHub/MARC2_single_stage/MARC2_DE2/" { { 0 { 0 ""} 0 674 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all  " "Info (176353): Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Info (176357): Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/paul.maxwell/Documents/GitHub/MARC2_single_stage/MARC2_DE2/" { { 0 { 0 ""} 0 9122 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Info (176357): Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/paul.maxwell/Documents/GitHub/MARC2_single_stage/MARC2_DE2/" { { 0 { 0 ""} 0 3657 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "sld_signaltap.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/paul.maxwell/Documents/GitHub/MARC2_single_stage/MARC2_DE2/" { { 0 { 0 ""} 0 6328 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info (176233): Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info (176273): Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info (176274): Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info (176236): Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info (176237): Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info (176248): Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info (176249): Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info (176235): Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info (176219): No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Info (171121): Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info (170189): Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info (170191): Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info (170137): Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Info (170192): Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info (170193): Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Info (170195): Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "29 X46_Y37 X57_Y48 " "Info (170196): Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48" {  } {  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Info (170194): Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info (170201): Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info (170200): Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "14 Cyclone IV E " "Warning (169177): 14 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_data\[0\] 3.3-V LVTTL L3 " "Info (169178): Pin lcd_data\[0\] uses I/O standard 3.3-V LVTTL at L3" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { lcd_data[0] } } } { "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_data\[0\]" } } } } { "CPU_chip.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC2_single_stage/MARC2_DE2/CPU_chip.vhd" 34 0 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/paul.maxwell/Documents/GitHub/MARC2_single_stage/MARC2_DE2/" { { 0 { 0 ""} 0 165 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_data\[1\] 3.3-V LVTTL L1 " "Info (169178): Pin lcd_data\[1\] uses I/O standard 3.3-V LVTTL at L1" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { lcd_data[1] } } } { "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_data\[1\]" } } } } { "CPU_chip.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC2_single_stage/MARC2_DE2/CPU_chip.vhd" 34 0 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/paul.maxwell/Documents/GitHub/MARC2_single_stage/MARC2_DE2/" { { 0 { 0 ""} 0 166 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_data\[2\] 3.3-V LVTTL L2 " "Info (169178): Pin lcd_data\[2\] uses I/O standard 3.3-V LVTTL at L2" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { lcd_data[2] } } } { "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_data\[2\]" } } } } { "CPU_chip.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC2_single_stage/MARC2_DE2/CPU_chip.vhd" 34 0 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/paul.maxwell/Documents/GitHub/MARC2_single_stage/MARC2_DE2/" { { 0 { 0 ""} 0 167 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_data\[3\] 3.3-V LVTTL K7 " "Info (169178): Pin lcd_data\[3\] uses I/O standard 3.3-V LVTTL at K7" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { lcd_data[3] } } } { "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_data\[3\]" } } } } { "CPU_chip.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC2_single_stage/MARC2_DE2/CPU_chip.vhd" 34 0 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/paul.maxwell/Documents/GitHub/MARC2_single_stage/MARC2_DE2/" { { 0 { 0 ""} 0 168 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_data\[4\] 3.3-V LVTTL K1 " "Info (169178): Pin lcd_data\[4\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { lcd_data[4] } } } { "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_data\[4\]" } } } } { "CPU_chip.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC2_single_stage/MARC2_DE2/CPU_chip.vhd" 34 0 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/paul.maxwell/Documents/GitHub/MARC2_single_stage/MARC2_DE2/" { { 0 { 0 ""} 0 169 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_data\[5\] 3.3-V LVTTL K2 " "Info (169178): Pin lcd_data\[5\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { lcd_data[5] } } } { "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_data\[5\]" } } } } { "CPU_chip.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC2_single_stage/MARC2_DE2/CPU_chip.vhd" 34 0 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/paul.maxwell/Documents/GitHub/MARC2_single_stage/MARC2_DE2/" { { 0 { 0 ""} 0 170 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_data\[6\] 3.3-V LVTTL M3 " "Info (169178): Pin lcd_data\[6\] uses I/O standard 3.3-V LVTTL at M3" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { lcd_data[6] } } } { "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_data\[6\]" } } } } { "CPU_chip.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC2_single_stage/MARC2_DE2/CPU_chip.vhd" 34 0 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/paul.maxwell/Documents/GitHub/MARC2_single_stage/MARC2_DE2/" { { 0 { 0 ""} 0 171 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_data\[7\] 3.3-V LVTTL M5 " "Info (169178): Pin lcd_data\[7\] uses I/O standard 3.3-V LVTTL at M5" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { lcd_data[7] } } } { "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_data\[7\]" } } } } { "CPU_chip.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC2_single_stage/MARC2_DE2/CPU_chip.vhd" 34 0 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/paul.maxwell/Documents/GitHub/MARC2_single_stage/MARC2_DE2/" { { 0 { 0 ""} 0 172 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset 3.3-V LVTTL M23 " "Info (169178): Pin reset uses I/O standard 3.3-V LVTTL at M23" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { reset } } } { "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "CPU_chip.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC2_single_stage/MARC2_DE2/CPU_chip.vhd" 30 0 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/paul.maxwell/Documents/GitHub/MARC2_single_stage/MARC2_DE2/" { { 0 { 0 ""} 0 176 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL Y2 " "Info (169178): Pin clk uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { clk } } } { "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "CPU_chip.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC2_single_stage/MARC2_DE2/CPU_chip.vhd" 29 0 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/paul.maxwell/Documents/GitHub/MARC2_single_stage/MARC2_DE2/" { { 0 { 0 ""} 0 175 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "run 3.3-V LVTTL Y23 " "Info (169178): Pin run uses I/O standard 3.3-V LVTTL at Y23" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { run } } } { "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "run" } } } } { "CPU_chip.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC2_single_stage/MARC2_DE2/CPU_chip.vhd" 31 0 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { run } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/paul.maxwell/Documents/GitHub/MARC2_single_stage/MARC2_DE2/" { { 0 { 0 ""} 0 177 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reg_select\[2\] 3.3-V LVTTL AC27 " "Info (169178): Pin reg_select\[2\] uses I/O standard 3.3-V LVTTL at AC27" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { reg_select[2] } } } { "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_select\[2\]" } } } } { "CPU_chip.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC2_single_stage/MARC2_DE2/CPU_chip.vhd" 32 0 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_select[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/paul.maxwell/Documents/GitHub/MARC2_single_stage/MARC2_DE2/" { { 0 { 0 ""} 0 164 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reg_select\[1\] 3.3-V LVTTL AC28 " "Info (169178): Pin reg_select\[1\] uses I/O standard 3.3-V LVTTL at AC28" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { reg_select[1] } } } { "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_select\[1\]" } } } } { "CPU_chip.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC2_single_stage/MARC2_DE2/CPU_chip.vhd" 32 0 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_select[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/paul.maxwell/Documents/GitHub/MARC2_single_stage/MARC2_DE2/" { { 0 { 0 ""} 0 163 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reg_select\[0\] 3.3-V LVTTL AB28 " "Info (169178): Pin reg_select\[0\] uses I/O standard 3.3-V LVTTL at AB28" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { reg_select[0] } } } { "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_select\[0\]" } } } } { "CPU_chip.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC2_single_stage/MARC2_DE2/CPU_chip.vhd" 32 0 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_select[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/paul.maxwell/Documents/GitHub/MARC2_single_stage/MARC2_DE2/" { { 0 { 0 ""} 0 162 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Warning (169064): Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lcd_data\[0\] a permanently enabled " "Info (169065): Pin lcd_data\[0\] has a permanently enabled output enable" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { lcd_data[0] } } } { "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_data\[0\]" } } } } { "CPU_chip.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC2_single_stage/MARC2_DE2/CPU_chip.vhd" 34 0 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/paul.maxwell/Documents/GitHub/MARC2_single_stage/MARC2_DE2/" { { 0 { 0 ""} 0 165 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lcd_data\[1\] a permanently enabled " "Info (169065): Pin lcd_data\[1\] has a permanently enabled output enable" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { lcd_data[1] } } } { "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_data\[1\]" } } } } { "CPU_chip.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC2_single_stage/MARC2_DE2/CPU_chip.vhd" 34 0 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/paul.maxwell/Documents/GitHub/MARC2_single_stage/MARC2_DE2/" { { 0 { 0 ""} 0 166 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lcd_data\[2\] a permanently enabled " "Info (169065): Pin lcd_data\[2\] has a permanently enabled output enable" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { lcd_data[2] } } } { "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_data\[2\]" } } } } { "CPU_chip.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC2_single_stage/MARC2_DE2/CPU_chip.vhd" 34 0 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/paul.maxwell/Documents/GitHub/MARC2_single_stage/MARC2_DE2/" { { 0 { 0 ""} 0 167 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lcd_data\[3\] a permanently enabled " "Info (169065): Pin lcd_data\[3\] has a permanently enabled output enable" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { lcd_data[3] } } } { "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_data\[3\]" } } } } { "CPU_chip.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC2_single_stage/MARC2_DE2/CPU_chip.vhd" 34 0 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/paul.maxwell/Documents/GitHub/MARC2_single_stage/MARC2_DE2/" { { 0 { 0 ""} 0 168 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lcd_data\[4\] a permanently enabled " "Info (169065): Pin lcd_data\[4\] has a permanently enabled output enable" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { lcd_data[4] } } } { "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_data\[4\]" } } } } { "CPU_chip.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC2_single_stage/MARC2_DE2/CPU_chip.vhd" 34 0 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/paul.maxwell/Documents/GitHub/MARC2_single_stage/MARC2_DE2/" { { 0 { 0 ""} 0 169 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lcd_data\[5\] a permanently enabled " "Info (169065): Pin lcd_data\[5\] has a permanently enabled output enable" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { lcd_data[5] } } } { "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_data\[5\]" } } } } { "CPU_chip.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC2_single_stage/MARC2_DE2/CPU_chip.vhd" 34 0 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/paul.maxwell/Documents/GitHub/MARC2_single_stage/MARC2_DE2/" { { 0 { 0 ""} 0 170 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lcd_data\[6\] a permanently enabled " "Info (169065): Pin lcd_data\[6\] has a permanently enabled output enable" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { lcd_data[6] } } } { "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_data\[6\]" } } } } { "CPU_chip.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC2_single_stage/MARC2_DE2/CPU_chip.vhd" 34 0 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/paul.maxwell/Documents/GitHub/MARC2_single_stage/MARC2_DE2/" { { 0 { 0 ""} 0 171 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lcd_data\[7\] a permanently enabled " "Info (169065): Pin lcd_data\[7\] has a permanently enabled output enable" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { lcd_data[7] } } } { "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_data\[7\]" } } } } { "CPU_chip.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC2_single_stage/MARC2_DE2/CPU_chip.vhd" 34 0 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/paul.maxwell/Documents/GitHub/MARC2_single_stage/MARC2_DE2/" { { 0 { 0 ""} 0 172 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/paul.maxwell/Documents/GitHub/MARC2_single_stage/MARC2_DE2/CPU_chip.fit.smsg " "Info (144001): Generated suppressed messages file C:/Users/paul.maxwell/Documents/GitHub/MARC2_single_stage/MARC2_DE2/CPU_chip.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus II 32-bit " "Info: Quartus II 32-bit Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "579 " "Info: Peak virtual memory: 579 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 28 10:08:46 2013 " "Info: Processing ended: Tue May 28 10:08:46 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Info: Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Info: Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
