<profile>

<section name = "Vitis HLS Report for 'cordiccart2pol'" level="0">
<item name = "Date">Sun Oct 17 19:29:54 2021
</item>
<item name = "Version">2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)</item>
<item name = "Project">cordiccart2pol</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.256 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">196, 196, 1.960 us, 1.960 us, 197, 197, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_22_1">182, 182, 12, 9, 1, 20, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 372, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 21, 1226, 2304, -</column>
<column name="Memory">0, -, 64, 20, -</column>
<column name="Multiplexer">-, -, -, 311, -</column>
<column name="Register">-, -, 609, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 9, 1, 5, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 188, 296, 0</column>
<column name="dmul_64ns_64ns_64_7_max_dsp_1_U8">dmul_64ns_64ns_64_7_max_dsp_1, 0, 11, 342, 586, 0</column>
<column name="faddfsub_32ns_32ns_32_5_full_dsp_1_U1">faddfsub_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="faddfsub_32ns_32ns_32_5_full_dsp_1_U2">faddfsub_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fcmp_32ns_32ns_1_2_no_dsp_1_U7">fcmp_32ns_32ns_1_2_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U3">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U4">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fpext_32ns_64_2_no_dsp_1_U6">fpext_32ns_64_2_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="fptrunc_64ns_32_2_no_dsp_1_U5">fptrunc_64ns_32_2_no_dsp_1, 0, 0, 0, 0, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="Kvalues_U">Kvalues, 0, 32, 10, 0, 20, 32, 1, 640</column>
<column name="angles_U">angles, 0, 32, 10, 0, 20, 32, 1, 640</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln22_fu_342_p2">+, 0, 0, 13, 5, 1</column>
<column name="and_ln15_fu_251_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln24_fu_403_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln15_1_fu_239_p2">icmp, 0, 0, 15, 23, 1</column>
<column name="icmp_ln15_fu_233_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="icmp_ln22_fu_336_p2">icmp, 0, 0, 9, 5, 5</column>
<column name="icmp_ln24_1_fu_391_p2">icmp, 0, 0, 15, 23, 1</column>
<column name="icmp_ln24_fu_385_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="or_ln15_fu_245_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln24_fu_397_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln15_1_fu_287_p3">select, 0, 0, 31, 1, 31</column>
<column name="select_ln15_2_fu_295_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln15_3_fu_302_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln15_fu_279_p3">select, 0, 0, 31, 1, 31</column>
<column name="select_ln24_1_fu_430_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln24_2_fu_437_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln24_fu_409_p3">select, 0, 0, 32, 1, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln16_fu_256_p2">xor, 0, 0, 33, 32, 33</column>
<column name="xor_ln17_fu_269_p2">xor, 0, 0, 33, 32, 33</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">113, 24, 1, 24</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_x_temp_load">9, 2, 32, 64</column>
<column name="ap_sig_allocacmp_y_assign_2_load">9, 2, 32, 64</column>
<column name="empty_fu_94">9, 2, 32, 64</column>
<column name="grp_fu_158_opcode">14, 3, 2, 6</column>
<column name="grp_fu_158_p0">14, 3, 32, 96</column>
<column name="grp_fu_158_p1">14, 3, 32, 96</column>
<column name="grp_fu_162_opcode">14, 3, 2, 6</column>
<column name="grp_fu_162_p0">14, 3, 32, 96</column>
<column name="grp_fu_162_p1">14, 3, 32, 96</column>
<column name="grp_fu_180_opcode">14, 3, 5, 15</column>
<column name="grp_fu_180_p0">14, 3, 32, 96</column>
<column name="grp_load_fu_191_p1">14, 3, 32, 96</column>
<column name="i_fu_98">9, 2, 5, 10</column>
<column name="storemerge_fu_102">9, 2, 32, 64</column>
<column name="x_temp_fu_90">9, 2, 32, 64</column>
<column name="y_assign_2_fu_86">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="Kvalues_load_reg_526">32, 0, 32, 0</column>
<column name="and_ln24_reg_552">1, 0, 1, 0</column>
<column name="angles_load_reg_532">32, 0, 32, 0</column>
<column name="ap_CS_fsm">23, 0, 23, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="conv_reg_569">64, 0, 64, 0</column>
<column name="empty_fu_94">32, 0, 32, 0</column>
<column name="i_fu_98">5, 0, 5, 0</column>
<column name="icmp_ln22_reg_512">1, 0, 1, 0</column>
<column name="mul1_reg_559">32, 0, 32, 0</column>
<column name="mul2_reg_564">32, 0, 32, 0</column>
<column name="mul_reg_574">64, 0, 64, 0</column>
<column name="reg_196">32, 0, 32, 0</column>
<column name="reg_203">32, 0, 32, 0</column>
<column name="reg_207">32, 0, 32, 0</column>
<column name="storemerge_fu_102">32, 0, 32, 0</column>
<column name="tmp_1_reg_507">1, 0, 1, 0</column>
<column name="x_read_reg_500">32, 0, 32, 0</column>
<column name="x_temp_fu_90">32, 0, 32, 0</column>
<column name="y_assign_2_fu_86">32, 0, 32, 0</column>
<column name="y_assign_2_load_reg_538">32, 0, 32, 0</column>
<column name="y_read_reg_494">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, pointer</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, pointer</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, pointer</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, pointer</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, pointer</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, pointer</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, pointer</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, pointer</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, pointer</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, pointer</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, pointer</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, pointer</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, pointer</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, pointer</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, pointer</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, pointer</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, cordiccart2pol, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, cordiccart2pol, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, cordiccart2pol, return value</column>
</table>
</item>
</section>
</profile>
