// Seed: 3788618993
module module_0;
  id_2(
      .id_0(1 == id_1),
      .id_1(id_1),
      .id_2(id_1),
      .id_3(id_1),
      .id_4(1'd0),
      .id_5(id_1),
      .id_6(1),
      .id_7(1),
      .id_8(id_1 - 1)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  supply0 id_12 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_13;
endmodule
