// Seed: 2551782613
module module_0 (
    input  wor id_0,
    output wor id_1
);
  wire id_3;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  assign id_3 = !id_0;
  wire id_4, id_5;
  id_6(
      (1), id_0, 1 != id_0, 1
  );
endmodule
module module_1 #(
    parameter id_7 = 32'd52,
    parameter id_8 = 32'd78
) (
    input  tri  id_0,
    output wor  id_1,
    input  tri  id_2,
    output wire id_3,
    output tri0 id_4,
    input  tri  id_5
);
  defparam id_7.id_8 = 1;
  module_0 modCall_1 (
      id_2,
      id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign module_0.type_1 = 0;
endmodule
