============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           Apr 11 2022  10:31:36 pm
  Module:                 z80_top_direct_n
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps)
          Group: cg_enable_group_CLK
     Startpoint: (F) clk_delay__SYNTHESIZED_WIRE_9_reg/CN
          Clock: (F) CLK
       Endpoint: (R) reg_control__RC_CG_HIER_INST14/enl_reg/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+   10000        10000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000        10000     
                                              
     Required Time:=   10000                  
      Launch Clock:-   10000                  
         Data Path:-     616                  
             Slack:=       0                  

#--------------------------------------------------------------------------------------------------------
#              Timing Point                Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                               (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------
  clk_delay__SYNTHESIZED_WIRE_9_reg/CN     -       -     F     (arrival)    116    -     0     -   10000 
  clk_delay__SYNTHESIZED_WIRE_9_reg/Q      -       CN->Q F     SDFFRX4        6 40.2   109   344   10344 
  g5263/Q                                  -       A->Q  R     INX1           5 34.0   183   128   10473 
  reg_control__RC_CG_HIER_INST14/g7/Q      -       A->Q  R     OR2X1          1  9.4   110   143   10616 
  reg_control__RC_CG_HIER_INST14/enl_reg/D -       -     R     DLLQX1         1    -     -     0   10616 
#--------------------------------------------------------------------------------------------------------



Path 2: MET (0 ps)
          Group: cg_enable_group_CLK
     Startpoint: (R) clk_delay__hold_clk_busrq_ALTERA_SYNTHESIZED_reg/C
          Clock: (R) CLK
       Endpoint: (R) memory_ifc__RC_CG_HIER_INST13/enl_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=       0            0     
                                              
     Required Time:=       0                  
      Launch Clock:-       0                  
         Data Path:-     732                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  clk_delay__hold_clk_busrq_ALTERA_SYNTHESIZED_reg/C -       -     R     (arrival)      3    -     0     -       0 
  clk_delay__hold_clk_busrq_ALTERA_SYNTHESIZED_reg/Q -       C->Q  F     DFRRQX1        4 28.8   200   361     361 
  g5032/Q                                            -       C->Q  R     NO4X2          2 13.8    86   239     600 
  memory_ifc__RC_CG_HIER_INST13/g8/Q                 -       A->Q  R     OR2X1          1  9.4   108   132     732 
  memory_ifc__RC_CG_HIER_INST13/enl_reg/D            -       -     R     DLHQX1         1    -     -     0     732 
#------------------------------------------------------------------------------------------------------------------



Path 3: MET (0 ps)
          Group: cg_enable_group_CLK
     Startpoint: (F) clk_delay__SYNTHESIZED_WIRE_9_reg/CN
          Clock: (F) CLK
       Endpoint: (R) RC_CG_DECLONE_HIER_INST/enl_reg/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+   10000        10000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000        10000     
                                              
     Required Time:=   10000                  
      Launch Clock:-   10000                  
         Data Path:-     698                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  clk_delay__SYNTHESIZED_WIRE_9_reg/CN -       -     F     (arrival)    116    -     0     -   10000 
  clk_delay__SYNTHESIZED_WIRE_9_reg/Q  -       CN->Q F     SDFFRX4        6 40.2   109   344   10344 
  g5032/Q                              -       A->Q  R     NO4X2          2 13.8    86   221   10566 
  RC_CG_DECLONE_HIER_INST/g7/Q         -       A->Q  R     OR2X1          1  9.4   108   132   10698 
  RC_CG_DECLONE_HIER_INST/enl_reg/D    -       -     R     DLLQX1         1    -     -     0   10698 
#----------------------------------------------------------------------------------------------------



Path 4: MET (0 ps)
          Group: cg_enable_group_CLK
     Startpoint: (R) sequencer__DFFE_T1_ff_reg/C
          Clock: (R) CLK
       Endpoint: (R) data_pins__RC_CG_HIER_INST11/enl_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=       0            0     
                                              
     Required Time:=       0                  
      Launch Clock:-       0                  
         Data Path:-    3562                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                              (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------
  sequencer__DFFE_T1_ff_reg/C            -       -     R     (arrival)     14     -     0     -       0 
  sequencer__DFFE_T1_ff_reg/Q            -       C->Q  R     DFRSQX2        9  70.5   317   412     412 
  execute__g109131/Q                     -       B->Q  R     AND2X1        16 123.1  1014   623    1035 
  execute__g109030/Q                     -       A->Q  F     INX1           8  60.1   425   325    1360 
  execute__g108953/Q                     -       B->Q  R     NA2X1          6  48.1   443   356    1716 
  execute__g108877/Q                     -       A->Q  F     INX1           5  38.3   231   188    1904 
  execute__g108731/Q                     -       B->Q  R     NA2X1          2  15.0   187   162    2066 
  execute__g108413/Q                     -       B->Q  R     AO21X1         1  10.1   122   190    2256 
  execute__g108338/Q                     -       D->Q  F     AN211X1        2  13.7   181    77    2332 
  g109406/Q                              -       AN->Q F     NO5I3X2        1   8.7    46   266    2599 
  execute__g108023/Q                     -       A->Q  R     NA6X1          2  15.9   157   239    2837 
  g4854/Q                                -       A->Q  F     AN22X1         1   9.9   156   121    2958 
  g4849/Q                                -       A->Q  R     NA2X1          9  50.9   455   282    3241 
  g4846/Q                                -       A->Q  F     INX1           1   9.9   126    85    3326 
  g4827/Q                                -       A->Q  R     NA2X1          1   8.7   155    95    3421 
  data_pins__RC_CG_HIER_INST11/g8/Q      -       A->Q  R     OR2X1          1   9.4   109   141    3562 
  data_pins__RC_CG_HIER_INST11/enl_reg/D -       -     R     DLHQX1         1     -     -     0    3562 
#-------------------------------------------------------------------------------------------------------



Path 5: MET (0 ps)
          Group: cg_enable_group_CLK
     Startpoint: (R) ir__opcode_reg[6]/C
          Clock: (R) CLK
       Endpoint: (R) alu_/RC_CG_HIER_INST9/enl_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=       0            0     
                                              
     Required Time:=       0                  
      Launch Clock:-       0                  
         Data Path:-    3570                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------
#          Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                      (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  ir__opcode_reg[6]/C             -       -     R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[6]/Q             -       C->Q  R     DFRRX4        10 95.1   226   378     378 
  g5218/Q                         -       B->Q  F     NO2X2          4 39.8   135   112     490 
  g5159/Q                         -       A->Q  R     NA2X1          2 21.5   221   153     643 
  g5140/Q                         -       A->Q  F     NO2X2          4 30.0   121    84     727 
  g5048/Q                         -       A->Q  F     AND3X2         3 28.4    90   164     891 
  execute__g34720/Q               -       B->Q  R     NO2I1X1        5 34.6   413   256    1148 
  execute__g34666/Q               -       A->Q  R     AND2X1         6 42.8   375   292    1439 
  execute__g109139/Q              -       A->Q  F     INX1           1  9.2   111    78    1518 
  execute__g109218/Q              -       A->Q  F     AND2X1         4 27.5   138   187    1704 
  execute__g108507/Q              -       AN->Q F     NO2I1X1        2 15.1   167   182    1886 
  execute__g108393/Q              -       AN->Q F     NO2I1X1        3 21.4   150   206    2092 
  execute__g109188/Q              -       C->Q  R     NA3I1X1        1  8.8   166   139    2231 
  execute__g108050/Q              -       A->Q  F     NO6X1          1  8.6    69   194    2425 
  execute__g107973/Q              -       A->Q  F     AND6X1         1  8.6    91   168    2593 
  execute__g107948/Q              -       A->Q  R     NA5X1          8 61.4   514   437    3030 
  alu_/g651/Q                     -       A->Q  F     INX1           3 19.8   179   132    3162 
  alu_/g647/Q                     -       B->Q  R     NA3I1X0        1  8.7   366   246    3409 
  alu_/RC_CG_HIER_INST9/g8/Q      -       A->Q  R     OR2X1          1  9.4   113   161    3570 
  alu_/RC_CG_HIER_INST9/enl_reg/D -       -     R     DLHQX1         1    -     -     0    3570 
#-----------------------------------------------------------------------------------------------



Path 6: MET (0 ps)
          Group: cg_enable_group_CLK
     Startpoint: (R) ir__opcode_reg[6]/C
          Clock: (R) CLK
       Endpoint: (R) alu_/RC_CG_DECLONE_HIER_INST/enl_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=       0            0     
                                              
     Required Time:=       0                  
      Launch Clock:-       0                  
         Data Path:-    3072                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                             (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------
  ir__opcode_reg[6]/C                    -       -     R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[6]/Q                    -       C->Q  F     DFRRX4        10 95.1   166   336     336 
  g5218/Q                                -       B->Q  R     NO2X2          4 39.8   259   184     521 
  g5215/Q                                -       A->Q  F     INX2           7 56.8   159   126     647 
  g5160/Q                                -       A->Q  R     NO2X1          5 32.5   393   248     895 
  g5131/Q                                -       A->Q  F     NA2X1          1 12.7   155   108    1003 
  g5051/Q                                -       A->Q  R     NO3X2         10 69.9   551   314    1318 
  execute__g109171/Q                     -       A->Q  F     INX1           5 38.9   254   201    1518 
  execute__g108660/Q                     -       B->Q  R     AN21X1         2 18.9   352   235    1753 
  execute__g108597/Q                     -       A->Q  F     INX1           2 15.3   135   104    1857 
  execute__g108303/Q                     -       B->Q  F     AND2X1         2 15.2    92   180    2037 
  execute__g108275/Q                     -       A->Q  R     NA2X1          2 16.5   182   120    2156 
  execute__g108189/Q                     -       A->Q  F     NO3X1          3 19.5   161   100    2257 
  execute__g108059/Q                     -       B->Q  R     NA6X1          9 68.9   573   505    2762 
  alu_/g649/Q                            -       A->Q  R     OR3X1          1  8.7   110   174    2936 
  alu_/RC_CG_DECLONE_HIER_INST/g8/Q      -       A->Q  R     OR2X1          1  9.4   109   136    3072 
  alu_/RC_CG_DECLONE_HIER_INST/enl_reg/D -       -     R     DLHQX1         1    -     -     0    3072 
#------------------------------------------------------------------------------------------------------



Path 7: MET (0 ps)
          Group: cg_enable_group_CLK
     Startpoint: (R) ir__opcode_reg[6]/C
          Clock: (R) CLK
       Endpoint: (R) alu_/RC_CG_HIER_INST6/enl_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=       0            0     
                                              
     Required Time:=       0                  
      Launch Clock:-       0                  
         Data Path:-    3408                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------
#          Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                      (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  ir__opcode_reg[6]/C             -       -     R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[6]/Q             -       C->Q  R     DFRRX4        10 95.1   226   378     378 
  g5218/Q                         -       B->Q  F     NO2X2          4 39.8   135   112     490 
  g5159/Q                         -       A->Q  R     NA2X1          2 21.5   221   153     643 
  g5140/Q                         -       A->Q  F     NO2X2          4 30.0   121    84     727 
  g5048/Q                         -       A->Q  F     AND3X2         3 28.4    90   164     891 
  execute__g34720/Q               -       B->Q  R     NO2I1X1        5 34.6   413   256    1148 
  execute__g34666/Q               -       A->Q  R     AND2X1         6 42.8   375   292    1439 
  execute__g109139/Q              -       A->Q  F     INX1           1  9.2   111    78    1518 
  execute__g109218/Q              -       A->Q  F     AND2X1         4 27.5   138   187    1704 
  execute__g108507/Q              -       AN->Q F     NO2I1X1        2 15.1   167   182    1886 
  execute__g108393/Q              -       AN->Q F     NO2I1X1        3 21.4   150   206    2092 
  execute__g109188/Q              -       C->Q  R     NA3I1X1        1  8.8   166   139    2231 
  execute__g108050/Q              -       A->Q  F     NO6X1          1  8.6    69   194    2425 
  execute__g107973/Q              -       A->Q  F     AND6X1         1  8.6    91   168    2593 
  execute__g107948/Q              -       A->Q  R     NA5X1          8 61.4   514   437    3030 
  alu_/g651/Q                     -       A->Q  F     INX1           3 19.8   179   132    3162 
  alu_/g648/Q                     -       A->Q  R     NA2X1          1  8.7   138   107    3270 
  alu_/RC_CG_HIER_INST6/g8/Q      -       A->Q  R     OR2X1          1  9.4   109   139    3408 
  alu_/RC_CG_HIER_INST6/enl_reg/D -       -     R     DLHQX1         1    -     -     0    3408 
#-----------------------------------------------------------------------------------------------



Path 8: MET (0 ps)
          Group: cg_enable_group_CLK
     Startpoint: (R) ir__opcode_reg[0]/C
          Clock: (R) CLK
       Endpoint: (R) address_pins__RC_CG_HIER_INST5/enl_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=       0            0     
                                              
     Required Time:=       0                  
      Launch Clock:-       0                  
         Data Path:-    3736                  
             Slack:=       0                  

#--------------------------------------------------------------------------------------------------------
#              Timing Point                Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                               (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------
  ir__opcode_reg[0]/C                      -       -     R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[0]/Q                      -       C->Q  R     DFRRQX4        4 49.3   149   330     330 
  g5266/Q                                  -       A->Q  F     INX2           3 32.6    92    77     408 
  g5268/Q                                  -       A->Q  F     BUX2           4 38.3    97   136     543 
  g5161/Q                                  -       B->Q  F     OR2X1          4 28.4   155   246     789 
  g5136/Q                                  -       A->Q  R     NO2X1          3 21.3   288   186     975 
  g5061/Q                                  -       A->Q  R     AND3X2        14 98.3   414   346    1321 
  execute__g109173/Q                       -       A->Q  F     INX1           4 30.7   201   164    1485 
  execute__g109121/Q                       -       A->Q  R     NA2X1          5 37.0   350   237    1722 
  execute__g108592/Q                       -       A->Q  F     AN22X1         4 26.1   276   212    1934 
  execute__g108385/Q                       -       A->Q  R     NA2X1          2 17.6   202   174    2108 
  execute__g108285/Q                       -       A->Q  F     NO6X1          1  8.7    69   198    2305 
  execute__g108155/Q                       -       AN->Q F     NO5I2X1        1  8.6    68   234    2540 
  execute__g108092/Q                       -       A->Q  F     AND6X1         1  8.6    92   167    2707 
  execute__g108025/Q                       -       A->Q  F     AND6X1         1  8.7    92   174    2881 
  execute__g107972/Q                       -       A->Q  R     NA6X1          2 16.3   160   252    3132 
  g4857/Q                                  -       B->Q  R     OR5X1          1  8.2   127   154    3286 
  g4828/Q                                  -       A->Q  R     AO22X0         1  8.7   282   297    3583 
  address_pins__RC_CG_HIER_INST5/g8/Q      -       A->Q  R     OR2X1          1  9.4   111   153    3736 
  address_pins__RC_CG_HIER_INST5/enl_reg/D -       -     R     DLHQX1         1    -     -     0    3736 
#--------------------------------------------------------------------------------------------------------



Path 9: MET (0 ps)
          Group: cg_enable_group_CLK
     Startpoint: (F) clk_delay__SYNTHESIZED_WIRE_9_reg/CN
          Clock: (F) CLK
       Endpoint: (R) RC_CG_HIER_INST1/enl_reg/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+   10000        10000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000        10000     
                                              
     Required Time:=   10000                  
      Launch Clock:-   10000                  
         Data Path:-     739                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  clk_delay__SYNTHESIZED_WIRE_9_reg/CN -       -     F     (arrival)    116    -     0     -   10000 
  clk_delay__SYNTHESIZED_WIRE_9_reg/Q  -       CN->Q F     SDFFRX4        6 40.2   109   344   10344 
  g5263/Q                              -       A->Q  R     INX1           5 34.0   183   128   10473 
  g4829/Q                              -       B->Q  R     AND2X1         1  8.7   107   130   10603 
  RC_CG_HIER_INST1/g7/Q                -       A->Q  R     OR2X1          1  9.4   109   136   10738 
  RC_CG_HIER_INST1/enl_reg/D           -       -     R     DLLQX1         1    -     -     0   10739 
#----------------------------------------------------------------------------------------------------



Path 10: MET (0 ps) Setup Check with Pin data_pins__dout_reg[2]/CN->D
          Group: C2C
     Startpoint: (R) decode_state__DFFE_instED_reg/C
          Clock: (R) CLK
       Endpoint: (R) data_pins__dout_reg[2]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     -42                  
     Required Time:=   10042                  
      Launch Clock:-       0                  
         Data Path:-   10042                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  decode_state__DFFE_instED_reg/C -       -      R     (arrival)    116     -     0     -       0 
  decode_state__DFFE_instED_reg/Q -       C->Q   F     SDFRRQX4       7  53.6   127   303     303 
  g5214/Q                         -       A->Q   F     OR2X4          7  82.9   123   186     489 
  g5205/Q                         -       A->Q   R     INX6          29 199.5   176   126     614 
  g5105/Q                         -       A->Q   R     AND3X2         7  53.2   239   237     852 
  execute__g34644/Q               -       A->Q   F     INX1           2  18.6   123    99     951 
  execute__g34392/Q               -       A->Q   R     NO2X1          4  32.1   394   237    1188 
  g109513/Q                       -       E->Q   F     NO5X2          1  15.0    60   248    1436 
  execute__g26048/Q               -       B->Q   R     NA2X2          5  35.5   188   125    1561 
  g5033/Q                         -       A->Q   F     INX1           4  29.6   153   121    1682 
  g5027/Q                         -       A->Q   R     NO3X1          3  24.5   432   250    1932 
  execute__g108970/Q              -       B->Q   R     OR2X2          2  18.4   103   174    2106 
  execute__g108816/Q              -       A->Q   F     NO2X2          2  21.8   140    61    2167 
  execute__g108493/Q              -       C->Q   R     AN31X1         2  17.6   329   205    2371 
  execute__g108402/Q              -       A->Q   F     NO2X1          4  25.1   168   132    2504 
  execute__g108313/Q              -       A->Q   F     AND3X2         4  36.1   104   187    2690 
  execute__g108280/Q              -       A->Q   R     INX1           1  10.1    77    65    2756 
  execute__g107992/Q              -       D->Q   F     AN211X1        1  12.6   166    67    2822 
  execute__g107987/Q              -       A->Q   R     NA3X2          4  32.3   209   143    2966 
  g109365/Q                       -       AN->Q  R     NO2I1X4        2  16.2   102   145    3111 
  g5009/Q                         -       A->Q   F     NA2X1          4  34.4   228   141    3252 
  g5002/Q                         -       IN0->Q R     MU2IX1         1  12.3   240   182    3434 
  g4984/Q                         -       A->Q   F     NA2X2          4  35.5   177   108    3542 
  g4974/Q                         -       A->Q   R     NO2X4          8  62.8   220   156    3698 
  reg_file__b2v_latch_hl2_lo_g2/Q -       E->Q   R     BTHX1         13 134.1   737   492    4190 
  g4940/Q                         -       A->Q   F     INX2           2  14.2   138    66    4256 
  reg_file__g149/Q                -       A->Q   R     ITHX0          3  35.9  1258   738    4995 
  g4938/Q                         -       A->Q   F     INX1           2  21.2   297   172    5167 
  sw2__g10/Q                      -       A->Q   R     ITHX1          5  39.7   500   222    5389 
  alu_/g713/Q                     -       A->Q   F     NA2X2          1  12.3   145    67    5456 
  alu_/g710/Q                     -       A->Q   R     NA2X2          1  14.9   108    90    5546 
  alu_/g74/Q                      -       A->Q   R     BTLX4          6  69.7   500   183    5729 
  alu_/g796/Q                     -       A->Q   F     INX4           1  15.6    93    48    5777 
  alu_/g15/Q                      -       A->Q   R     ITLX8          5  42.3   500   204    5980 
  sw2__g3/Q                       -       A->Q   R     BTLX4          4  49.9   500   195    6175 
  sw1__g11/Q                      -       A->Q   R     BTLX8         10  92.9   500   180    6355 
  alu_/g705/Q                     -       B->Q   F     NO2I1X4        1  21.7   118    55    6410 
  alu_/g1/Q                       -       A->Q   F     BTHX8          6  68.3   500   160    6570 
  alu_/g9/Q                       -       A->Q   F     BTHX8          5  51.4   500   223    6793 
  alu_/g703/Q                     -       B->Q   R     NA2I1X4        1  12.4   174   211    7004 
  alu_/g702/Q                     -       A->Q   F     INX1           1  12.7    88    73    7077 
  alu_/g696/Q                     -       A->Q   R     NO3X2          1  15.9   202   110    7187 
  alu_/g75/Q                      -       A->Q   F     ITLX1          5  59.3   500   156    7343 
  alu_/g16/Q                      -       A->Q   F     BTHX8          5  48.5   500   299    7642 
  sw2__g4/Q                       -       A->Q   F     BTLX8          4  58.3   500   279    7921 
  sw1__g12/Q                      -       A->Q   F     BTLX12        11  85.2   500   309    8230 
  alu_/g689/Q                     -       A->Q   R     NO3X4          1  21.7   206   184    8414 
  alu_/g3/Q                       -       A->Q   R     BTHX8          5  53.6   500   148    8562 
  alu_/g11/Q                      -       A->Q   R     BTHX3          5  48.3   500   198    8760 
  alu_/g672/Q                     -       B->Q   F     NA2I1X4        1  18.7   111    54    8814 
  alu_/g661/Q                     -       A->Q   R     NA3X4          1  11.0   106    71    8885 
  alu_/g69/Q                      -       A->Q   R     BTHX2          5  52.6   500   214    9099 
  alu_/g10/Q                      -       A->Q   R     BTHX4          5  43.6   500   178    9277 
  g4861/Q                         -       A->Q   F     INX2           1  15.9   224    71    9348 
  sw2__g6/Q                       -       A->Q   R     ITHX1          4  45.0   500   225    9572 
  g4838/Q                         -       A->Q   F     INX2           1  15.9   229    71    9643 
  sw1__g14/Q                      -       A->Q   R     ITHX1          3  34.7   500   197    9840 
  g4768/Q                         -       A->Q   F     INX2           1  11.2   176    53    9893 
  g4725/Q                         -       A->Q   R     ON21X1         1   8.9   200   148   10041 
  data_pins__dout_reg[2]/D        -       -      R     DFFQX0         1     -     -     0   10042 
#-------------------------------------------------------------------------------------------------



Path 11: MET (342 ps) Setup Check with Pin alu_/op2_high_reg[0]/CN->D
          Group: C2C
     Startpoint: (R) decode_state__DFFE_instED_reg/C
          Clock: (R) CLK
       Endpoint: (R) alu_/op2_high_reg[0]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      61                  
     Required Time:=    9939                  
      Launch Clock:-       0                  
         Data Path:-    9597                  
             Slack:=     342                  

#-------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  decode_state__DFFE_instED_reg/C -       -      R     (arrival)    116     -     0     -       0 
  decode_state__DFFE_instED_reg/Q -       C->Q   F     SDFRRQX4       7  53.6   127   303     303 
  g5214/Q                         -       A->Q   F     OR2X4          7  82.9   123   186     489 
  g5205/Q                         -       A->Q   R     INX6          29 199.5   176   126     614 
  g5105/Q                         -       A->Q   R     AND3X2         7  53.2   239   237     852 
  execute__g34644/Q               -       A->Q   F     INX1           2  18.6   123    99     951 
  execute__g34392/Q               -       A->Q   R     NO2X1          4  32.1   394   237    1188 
  g109513/Q                       -       E->Q   F     NO5X2          1  15.0    60   248    1436 
  execute__g26048/Q               -       B->Q   R     NA2X2          5  35.5   188   125    1561 
  g5033/Q                         -       A->Q   F     INX1           4  29.6   153   121    1682 
  g5027/Q                         -       A->Q   R     NO3X1          3  24.5   432   250    1932 
  execute__g108970/Q              -       B->Q   R     OR2X2          2  18.4   103   174    2106 
  execute__g108816/Q              -       A->Q   F     NO2X2          2  21.8   140    61    2167 
  execute__g108493/Q              -       C->Q   R     AN31X1         2  17.6   329   205    2371 
  execute__g108402/Q              -       A->Q   F     NO2X1          4  25.1   168   132    2504 
  execute__g108313/Q              -       A->Q   F     AND3X2         4  36.1   104   187    2690 
  execute__g108280/Q              -       A->Q   R     INX1           1  10.1    77    65    2756 
  execute__g107992/Q              -       D->Q   F     AN211X1        1  12.6   166    67    2822 
  execute__g107987/Q              -       A->Q   R     NA3X2          4  32.3   209   143    2966 
  g109365/Q                       -       AN->Q  R     NO2I1X4        2  16.2   102   145    3111 
  g5009/Q                         -       A->Q   F     NA2X1          4  34.4   228   141    3252 
  g5002/Q                         -       IN0->Q R     MU2IX1         1  12.3   240   182    3434 
  g4984/Q                         -       A->Q   F     NA2X2          4  35.5   177   108    3542 
  g4974/Q                         -       A->Q   R     NO2X4          8  62.8   220   156    3698 
  reg_file__b2v_latch_hl2_lo_g2/Q -       E->Q   R     BTHX1         13 134.1   737   492    4190 
  g4940/Q                         -       A->Q   F     INX2           2  14.2   138    66    4256 
  reg_file__g149/Q                -       A->Q   R     ITHX0          3  35.9  1258   738    4995 
  g4938/Q                         -       A->Q   F     INX1           2  21.2   297   172    5167 
  sw2__g10/Q                      -       A->Q   R     ITHX1          5  39.7   500   222    5389 
  alu_/g713/Q                     -       A->Q   F     NA2X2          1  12.3   145    67    5456 
  alu_/g710/Q                     -       A->Q   R     NA2X2          1  14.9   108    90    5546 
  alu_/g74/Q                      -       A->Q   R     BTLX4          6  69.7   500   183    5729 
  alu_/g796/Q                     -       A->Q   F     INX4           1  15.6    93    48    5777 
  alu_/g15/Q                      -       A->Q   R     ITLX8          5  42.3   500   204    5980 
  sw2__g3/Q                       -       A->Q   R     BTLX4          4  49.9   500   195    6175 
  sw1__g11/Q                      -       A->Q   R     BTLX8         10  92.9   500   180    6355 
  alu_/g705/Q                     -       B->Q   F     NO2I1X4        1  21.7   118    55    6410 
  alu_/g1/Q                       -       A->Q   F     BTHX8          6  68.3   500   160    6570 
  alu_/g9/Q                       -       A->Q   F     BTHX8          5  51.4   500   223    6793 
  alu_/g703/Q                     -       B->Q   R     NA2I1X4        1  12.4   174   211    7004 
  alu_/g702/Q                     -       A->Q   F     INX1           1  12.7    88    73    7077 
  alu_/g696/Q                     -       A->Q   R     NO3X2          1  15.9   202   110    7187 
  alu_/g75/Q                      -       A->Q   F     ITLX1          5  59.3   500   156    7343 
  alu_/g16/Q                      -       A->Q   F     BTHX8          5  48.5   500   299    7642 
  sw2__g4/Q                       -       A->Q   F     BTLX8          4  58.3   500   279    7921 
  sw1__g12/Q                      -       A->Q   F     BTLX12        11  85.2   500   309    8230 
  alu_/g689/Q                     -       A->Q   R     NO3X4          1  21.7   206   184    8414 
  alu_/g3/Q                       -       A->Q   R     BTHX8          5  53.6   500   148    8562 
  alu_/g11/Q                      -       A->Q   R     BTHX3          5  48.3   500   198    8760 
  alu_/g678/Q                     -       A->Q   F     NA2X1          1  12.4   183   110    8870 
  alu_/g676/Q                     -       A->Q   R     INX1           1   9.8    89    78    8948 
  alu_/g660/Q                     -       A->Q   F     NO2X1          1  15.9   148    72    9021 
  alu_/g71/Q                      -       A->Q   R     ITLX1          5  53.7   500   233    9254 
  alu_/g630/Q                     -       A->Q   F     AN21X1         1   9.8   368   172    9426 
  alu_/g614/Q                     -       A->Q   R     NO2X1          1   9.6   195   172    9597 
  alu_/op2_high_reg[0]/D          -       -      R     DFFQX1         1     -     -     0    9597 
#-------------------------------------------------------------------------------------------------



Path 12: MET (342 ps) Setup Check with Pin alu_/op2_low_reg[0]/CN->D
          Group: C2C
     Startpoint: (R) decode_state__DFFE_instED_reg/C
          Clock: (R) CLK
       Endpoint: (R) alu_/op2_low_reg[0]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      61                  
     Required Time:=    9939                  
      Launch Clock:-       0                  
         Data Path:-    9597                  
             Slack:=     342                  

#-------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  decode_state__DFFE_instED_reg/C -       -      R     (arrival)    116     -     0     -       0 
  decode_state__DFFE_instED_reg/Q -       C->Q   F     SDFRRQX4       7  53.6   127   303     303 
  g5214/Q                         -       A->Q   F     OR2X4          7  82.9   123   186     489 
  g5205/Q                         -       A->Q   R     INX6          29 199.5   176   126     614 
  g5105/Q                         -       A->Q   R     AND3X2         7  53.2   239   237     852 
  execute__g34644/Q               -       A->Q   F     INX1           2  18.6   123    99     951 
  execute__g34392/Q               -       A->Q   R     NO2X1          4  32.1   394   237    1188 
  g109513/Q                       -       E->Q   F     NO5X2          1  15.0    60   248    1436 
  execute__g26048/Q               -       B->Q   R     NA2X2          5  35.5   188   125    1561 
  g5033/Q                         -       A->Q   F     INX1           4  29.6   153   121    1682 
  g5027/Q                         -       A->Q   R     NO3X1          3  24.5   432   250    1932 
  execute__g108970/Q              -       B->Q   R     OR2X2          2  18.4   103   174    2106 
  execute__g108816/Q              -       A->Q   F     NO2X2          2  21.8   140    61    2167 
  execute__g108493/Q              -       C->Q   R     AN31X1         2  17.6   329   205    2371 
  execute__g108402/Q              -       A->Q   F     NO2X1          4  25.1   168   132    2504 
  execute__g108313/Q              -       A->Q   F     AND3X2         4  36.1   104   187    2690 
  execute__g108280/Q              -       A->Q   R     INX1           1  10.1    77    65    2756 
  execute__g107992/Q              -       D->Q   F     AN211X1        1  12.6   166    67    2822 
  execute__g107987/Q              -       A->Q   R     NA3X2          4  32.3   209   143    2966 
  g109365/Q                       -       AN->Q  R     NO2I1X4        2  16.2   102   145    3111 
  g5009/Q                         -       A->Q   F     NA2X1          4  34.4   228   141    3252 
  g5002/Q                         -       IN0->Q R     MU2IX1         1  12.3   240   182    3434 
  g4984/Q                         -       A->Q   F     NA2X2          4  35.5   177   108    3542 
  g4974/Q                         -       A->Q   R     NO2X4          8  62.8   220   156    3698 
  reg_file__b2v_latch_hl2_lo_g2/Q -       E->Q   R     BTHX1         13 134.1   737   492    4190 
  g4940/Q                         -       A->Q   F     INX2           2  14.2   138    66    4256 
  reg_file__g149/Q                -       A->Q   R     ITHX0          3  35.9  1258   738    4995 
  g4938/Q                         -       A->Q   F     INX1           2  21.2   297   172    5167 
  sw2__g10/Q                      -       A->Q   R     ITHX1          5  39.7   500   222    5389 
  alu_/g713/Q                     -       A->Q   F     NA2X2          1  12.3   145    67    5456 
  alu_/g710/Q                     -       A->Q   R     NA2X2          1  14.9   108    90    5546 
  alu_/g74/Q                      -       A->Q   R     BTLX4          6  69.7   500   183    5729 
  alu_/g796/Q                     -       A->Q   F     INX4           1  15.6    93    48    5777 
  alu_/g15/Q                      -       A->Q   R     ITLX8          5  42.3   500   204    5980 
  sw2__g3/Q                       -       A->Q   R     BTLX4          4  49.9   500   195    6175 
  sw1__g11/Q                      -       A->Q   R     BTLX8         10  92.9   500   180    6355 
  alu_/g705/Q                     -       B->Q   F     NO2I1X4        1  21.7   118    55    6410 
  alu_/g1/Q                       -       A->Q   F     BTHX8          6  68.3   500   160    6570 
  alu_/g9/Q                       -       A->Q   F     BTHX8          5  51.4   500   223    6793 
  alu_/g703/Q                     -       B->Q   R     NA2I1X4        1  12.4   174   211    7004 
  alu_/g702/Q                     -       A->Q   F     INX1           1  12.7    88    73    7077 
  alu_/g696/Q                     -       A->Q   R     NO3X2          1  15.9   202   110    7187 
  alu_/g75/Q                      -       A->Q   F     ITLX1          5  59.3   500   156    7343 
  alu_/g16/Q                      -       A->Q   F     BTHX8          5  48.5   500   299    7642 
  sw2__g4/Q                       -       A->Q   F     BTLX8          4  58.3   500   279    7921 
  sw1__g12/Q                      -       A->Q   F     BTLX12        11  85.2   500   309    8230 
  alu_/g689/Q                     -       A->Q   R     NO3X4          1  21.7   206   184    8414 
  alu_/g3/Q                       -       A->Q   R     BTHX8          5  53.6   500   148    8562 
  alu_/g11/Q                      -       A->Q   R     BTHX3          5  48.3   500   198    8760 
  alu_/g678/Q                     -       A->Q   F     NA2X1          1  12.4   183   110    8870 
  alu_/g676/Q                     -       A->Q   R     INX1           1   9.8    89    78    8948 
  alu_/g660/Q                     -       A->Q   F     NO2X1          1  15.9   148    72    9021 
  alu_/g71/Q                      -       A->Q   R     ITLX1          5  53.7   500   233    9254 
  alu_/g631/Q                     -       A->Q   F     AN21X1         1   9.8   368   172    9426 
  alu_/g615/Q                     -       A->Q   R     NO2X1          1   9.6   195   172    9597 
  alu_/op2_low_reg[0]/D           -       -      R     DFFQX1         1     -     -     0    9597 
#-------------------------------------------------------------------------------------------------



Path 13: MET (342 ps) Setup Check with Pin alu_/op1_low_reg[0]/CN->D
          Group: C2C
     Startpoint: (R) decode_state__DFFE_instED_reg/C
          Clock: (R) CLK
       Endpoint: (R) alu_/op1_low_reg[0]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      61                  
     Required Time:=    9939                  
      Launch Clock:-       0                  
         Data Path:-    9597                  
             Slack:=     342                  

#-------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  decode_state__DFFE_instED_reg/C -       -      R     (arrival)    116     -     0     -       0 
  decode_state__DFFE_instED_reg/Q -       C->Q   F     SDFRRQX4       7  53.6   127   303     303 
  g5214/Q                         -       A->Q   F     OR2X4          7  82.9   123   186     489 
  g5205/Q                         -       A->Q   R     INX6          29 199.5   176   126     614 
  g5105/Q                         -       A->Q   R     AND3X2         7  53.2   239   237     852 
  execute__g34644/Q               -       A->Q   F     INX1           2  18.6   123    99     951 
  execute__g34392/Q               -       A->Q   R     NO2X1          4  32.1   394   237    1188 
  g109513/Q                       -       E->Q   F     NO5X2          1  15.0    60   248    1436 
  execute__g26048/Q               -       B->Q   R     NA2X2          5  35.5   188   125    1561 
  g5033/Q                         -       A->Q   F     INX1           4  29.6   153   121    1682 
  g5027/Q                         -       A->Q   R     NO3X1          3  24.5   432   250    1932 
  execute__g108970/Q              -       B->Q   R     OR2X2          2  18.4   103   174    2106 
  execute__g108816/Q              -       A->Q   F     NO2X2          2  21.8   140    61    2167 
  execute__g108493/Q              -       C->Q   R     AN31X1         2  17.6   329   205    2371 
  execute__g108402/Q              -       A->Q   F     NO2X1          4  25.1   168   132    2504 
  execute__g108313/Q              -       A->Q   F     AND3X2         4  36.1   104   187    2690 
  execute__g108280/Q              -       A->Q   R     INX1           1  10.1    77    65    2756 
  execute__g107992/Q              -       D->Q   F     AN211X1        1  12.6   166    67    2822 
  execute__g107987/Q              -       A->Q   R     NA3X2          4  32.3   209   143    2966 
  g109365/Q                       -       AN->Q  R     NO2I1X4        2  16.2   102   145    3111 
  g5009/Q                         -       A->Q   F     NA2X1          4  34.4   228   141    3252 
  g5002/Q                         -       IN0->Q R     MU2IX1         1  12.3   240   182    3434 
  g4984/Q                         -       A->Q   F     NA2X2          4  35.5   177   108    3542 
  g4974/Q                         -       A->Q   R     NO2X4          8  62.8   220   156    3698 
  reg_file__b2v_latch_hl2_lo_g2/Q -       E->Q   R     BTHX1         13 134.1   737   492    4190 
  g4940/Q                         -       A->Q   F     INX2           2  14.2   138    66    4256 
  reg_file__g149/Q                -       A->Q   R     ITHX0          3  35.9  1258   738    4995 
  g4938/Q                         -       A->Q   F     INX1           2  21.2   297   172    5167 
  sw2__g10/Q                      -       A->Q   R     ITHX1          5  39.7   500   222    5389 
  alu_/g713/Q                     -       A->Q   F     NA2X2          1  12.3   145    67    5456 
  alu_/g710/Q                     -       A->Q   R     NA2X2          1  14.9   108    90    5546 
  alu_/g74/Q                      -       A->Q   R     BTLX4          6  69.7   500   183    5729 
  alu_/g796/Q                     -       A->Q   F     INX4           1  15.6    93    48    5777 
  alu_/g15/Q                      -       A->Q   R     ITLX8          5  42.3   500   204    5980 
  sw2__g3/Q                       -       A->Q   R     BTLX4          4  49.9   500   195    6175 
  sw1__g11/Q                      -       A->Q   R     BTLX8         10  92.9   500   180    6355 
  alu_/g705/Q                     -       B->Q   F     NO2I1X4        1  21.7   118    55    6410 
  alu_/g1/Q                       -       A->Q   F     BTHX8          6  68.3   500   160    6570 
  alu_/g9/Q                       -       A->Q   F     BTHX8          5  51.4   500   223    6793 
  alu_/g703/Q                     -       B->Q   R     NA2I1X4        1  12.4   174   211    7004 
  alu_/g702/Q                     -       A->Q   F     INX1           1  12.7    88    73    7077 
  alu_/g696/Q                     -       A->Q   R     NO3X2          1  15.9   202   110    7187 
  alu_/g75/Q                      -       A->Q   F     ITLX1          5  59.3   500   156    7343 
  alu_/g16/Q                      -       A->Q   F     BTHX8          5  48.5   500   299    7642 
  sw2__g4/Q                       -       A->Q   F     BTLX8          4  58.3   500   279    7921 
  sw1__g12/Q                      -       A->Q   F     BTLX12        11  85.2   500   309    8230 
  alu_/g689/Q                     -       A->Q   R     NO3X4          1  21.7   206   184    8414 
  alu_/g3/Q                       -       A->Q   R     BTHX8          5  53.6   500   148    8562 
  alu_/g11/Q                      -       A->Q   R     BTHX3          5  48.3   500   198    8760 
  alu_/g678/Q                     -       A->Q   F     NA2X1          1  12.4   183   110    8870 
  alu_/g676/Q                     -       A->Q   R     INX1           1   9.8    89    78    8948 
  alu_/g660/Q                     -       A->Q   F     NO2X1          1  15.9   148    72    9021 
  alu_/g71/Q                      -       A->Q   R     ITLX1          5  53.7   500   233    9254 
  alu_/g629/Q                     -       A->Q   F     AN21X1         1   9.8   368   172    9426 
  alu_/g613/Q                     -       A->Q   R     NO2X1          1   9.6   194   172    9597 
  alu_/op1_low_reg[0]/D           -       -      R     DFFQX1         1     -     -     0    9597 
#-------------------------------------------------------------------------------------------------



Path 14: MET (592 ps) Setup Check with Pin alu_/op2_low_reg[2]/CN->D
          Group: C2C
     Startpoint: (R) decode_state__DFFE_instED_reg/C
          Clock: (R) CLK
       Endpoint: (R) alu_/op2_low_reg[2]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      62                  
     Required Time:=    9938                  
      Launch Clock:-       0                  
         Data Path:-    9347                  
             Slack:=     592                  

#-------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  decode_state__DFFE_instED_reg/C -       -      R     (arrival)    116     -     0     -       0 
  decode_state__DFFE_instED_reg/Q -       C->Q   F     SDFRRQX4       7  53.6   127   303     303 
  g5214/Q                         -       A->Q   F     OR2X4          7  82.9   123   186     489 
  g5205/Q                         -       A->Q   R     INX6          29 199.5   176   126     614 
  g5105/Q                         -       A->Q   R     AND3X2         7  53.2   239   237     852 
  execute__g34644/Q               -       A->Q   F     INX1           2  18.6   123    99     951 
  execute__g34392/Q               -       A->Q   R     NO2X1          4  32.1   394   237    1188 
  g109513/Q                       -       E->Q   F     NO5X2          1  15.0    60   248    1436 
  execute__g26048/Q               -       B->Q   R     NA2X2          5  35.5   188   125    1561 
  g5033/Q                         -       A->Q   F     INX1           4  29.6   153   121    1682 
  g5027/Q                         -       A->Q   R     NO3X1          3  24.5   432   250    1932 
  execute__g108970/Q              -       B->Q   R     OR2X2          2  18.4   103   174    2106 
  execute__g108816/Q              -       A->Q   F     NO2X2          2  21.8   140    61    2167 
  execute__g108493/Q              -       C->Q   R     AN31X1         2  17.6   329   205    2371 
  execute__g108402/Q              -       A->Q   F     NO2X1          4  25.1   168   132    2504 
  execute__g108313/Q              -       A->Q   F     AND3X2         4  36.1   104   187    2690 
  execute__g108280/Q              -       A->Q   R     INX1           1  10.1    77    65    2756 
  execute__g107992/Q              -       D->Q   F     AN211X1        1  12.6   166    67    2822 
  execute__g107987/Q              -       A->Q   R     NA3X2          4  32.3   209   143    2966 
  g109365/Q                       -       AN->Q  R     NO2I1X4        2  16.2   102   145    3111 
  g5009/Q                         -       A->Q   F     NA2X1          4  34.4   228   141    3252 
  g5002/Q                         -       IN0->Q R     MU2IX1         1  12.3   240   182    3434 
  g4984/Q                         -       A->Q   F     NA2X2          4  35.5   177   108    3542 
  g4974/Q                         -       A->Q   R     NO2X4          8  62.8   220   156    3698 
  reg_file__b2v_latch_hl2_lo_g2/Q -       E->Q   R     BTHX1         13 134.1   737   492    4190 
  g4940/Q                         -       A->Q   F     INX2           2  14.2   138    66    4256 
  reg_file__g149/Q                -       A->Q   R     ITHX0          3  35.9  1258   738    4995 
  g4938/Q                         -       A->Q   F     INX1           2  21.2   297   172    5167 
  sw2__g10/Q                      -       A->Q   R     ITHX1          5  39.7   500   222    5389 
  alu_/g713/Q                     -       A->Q   F     NA2X2          1  12.3   145    67    5456 
  alu_/g710/Q                     -       A->Q   R     NA2X2          1  14.9   108    90    5546 
  alu_/g74/Q                      -       A->Q   R     BTLX4          6  69.7   500   183    5729 
  alu_/g796/Q                     -       A->Q   F     INX4           1  15.6    93    48    5777 
  alu_/g15/Q                      -       A->Q   R     ITLX8          5  42.3   500   204    5980 
  sw2__g3/Q                       -       A->Q   R     BTLX4          4  49.9   500   195    6175 
  sw1__g11/Q                      -       A->Q   R     BTLX8         10  92.9   500   180    6355 
  alu_/g705/Q                     -       B->Q   F     NO2I1X4        1  21.7   118    55    6410 
  alu_/g1/Q                       -       A->Q   F     BTHX8          6  68.3   500   160    6570 
  alu_/g9/Q                       -       A->Q   F     BTHX8          5  51.4   500   223    6793 
  alu_/g703/Q                     -       B->Q   R     NA2I1X4        1  12.4   174   211    7004 
  alu_/g702/Q                     -       A->Q   F     INX1           1  12.7    88    73    7077 
  alu_/g696/Q                     -       A->Q   R     NO3X2          1  15.9   202   110    7187 
  alu_/g75/Q                      -       A->Q   F     ITLX1          5  59.3   500   156    7343 
  alu_/g16/Q                      -       A->Q   F     BTHX8          5  48.5   500   299    7642 
  sw2__g4/Q                       -       A->Q   F     BTLX8          4  58.3   500   279    7921 
  sw1__g12/Q                      -       A->Q   F     BTLX12        11  85.2   500   309    8230 
  alu_/g689/Q                     -       A->Q   R     NO3X4          1  21.7   206   184    8414 
  alu_/g3/Q                       -       A->Q   R     BTHX8          5  53.6   500   148    8562 
  alu_/g11/Q                      -       A->Q   R     BTHX3          5  48.3   500   198    8760 
  alu_/g672/Q                     -       B->Q   F     NA2I1X4        1  18.7   111    54    8814 
  alu_/g661/Q                     -       A->Q   R     NA3X4          1  11.0   106    71    8885 
  alu_/g69/Q                      -       A->Q   R     BTHX2          5  52.6   500   214    9099 
  alu_/g640/Q                     -       A->Q   F     NA2X1          1  10.7   162   101    9200 
  alu_/g618/Q                     -       A->Q   R     AN21X1         1   9.6   227   147    9346 
  alu_/op2_low_reg[2]/D           -       -      R     DFFQX1         1     -     -     0    9347 
#-------------------------------------------------------------------------------------------------



Path 15: MET (592 ps) Setup Check with Pin alu_/op2_high_reg[2]/CN->D
          Group: C2C
     Startpoint: (R) decode_state__DFFE_instED_reg/C
          Clock: (R) CLK
       Endpoint: (R) alu_/op2_high_reg[2]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      62                  
     Required Time:=    9938                  
      Launch Clock:-       0                  
         Data Path:-    9347                  
             Slack:=     592                  

#-------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  decode_state__DFFE_instED_reg/C -       -      R     (arrival)    116     -     0     -       0 
  decode_state__DFFE_instED_reg/Q -       C->Q   F     SDFRRQX4       7  53.6   127   303     303 
  g5214/Q                         -       A->Q   F     OR2X4          7  82.9   123   186     489 
  g5205/Q                         -       A->Q   R     INX6          29 199.5   176   126     614 
  g5105/Q                         -       A->Q   R     AND3X2         7  53.2   239   237     852 
  execute__g34644/Q               -       A->Q   F     INX1           2  18.6   123    99     951 
  execute__g34392/Q               -       A->Q   R     NO2X1          4  32.1   394   237    1188 
  g109513/Q                       -       E->Q   F     NO5X2          1  15.0    60   248    1436 
  execute__g26048/Q               -       B->Q   R     NA2X2          5  35.5   188   125    1561 
  g5033/Q                         -       A->Q   F     INX1           4  29.6   153   121    1682 
  g5027/Q                         -       A->Q   R     NO3X1          3  24.5   432   250    1932 
  execute__g108970/Q              -       B->Q   R     OR2X2          2  18.4   103   174    2106 
  execute__g108816/Q              -       A->Q   F     NO2X2          2  21.8   140    61    2167 
  execute__g108493/Q              -       C->Q   R     AN31X1         2  17.6   329   205    2371 
  execute__g108402/Q              -       A->Q   F     NO2X1          4  25.1   168   132    2504 
  execute__g108313/Q              -       A->Q   F     AND3X2         4  36.1   104   187    2690 
  execute__g108280/Q              -       A->Q   R     INX1           1  10.1    77    65    2756 
  execute__g107992/Q              -       D->Q   F     AN211X1        1  12.6   166    67    2822 
  execute__g107987/Q              -       A->Q   R     NA3X2          4  32.3   209   143    2966 
  g109365/Q                       -       AN->Q  R     NO2I1X4        2  16.2   102   145    3111 
  g5009/Q                         -       A->Q   F     NA2X1          4  34.4   228   141    3252 
  g5002/Q                         -       IN0->Q R     MU2IX1         1  12.3   240   182    3434 
  g4984/Q                         -       A->Q   F     NA2X2          4  35.5   177   108    3542 
  g4974/Q                         -       A->Q   R     NO2X4          8  62.8   220   156    3698 
  reg_file__b2v_latch_hl2_lo_g2/Q -       E->Q   R     BTHX1         13 134.1   737   492    4190 
  g4940/Q                         -       A->Q   F     INX2           2  14.2   138    66    4256 
  reg_file__g149/Q                -       A->Q   R     ITHX0          3  35.9  1258   738    4995 
  g4938/Q                         -       A->Q   F     INX1           2  21.2   297   172    5167 
  sw2__g10/Q                      -       A->Q   R     ITHX1          5  39.7   500   222    5389 
  alu_/g713/Q                     -       A->Q   F     NA2X2          1  12.3   145    67    5456 
  alu_/g710/Q                     -       A->Q   R     NA2X2          1  14.9   108    90    5546 
  alu_/g74/Q                      -       A->Q   R     BTLX4          6  69.7   500   183    5729 
  alu_/g796/Q                     -       A->Q   F     INX4           1  15.6    93    48    5777 
  alu_/g15/Q                      -       A->Q   R     ITLX8          5  42.3   500   204    5980 
  sw2__g3/Q                       -       A->Q   R     BTLX4          4  49.9   500   195    6175 
  sw1__g11/Q                      -       A->Q   R     BTLX8         10  92.9   500   180    6355 
  alu_/g705/Q                     -       B->Q   F     NO2I1X4        1  21.7   118    55    6410 
  alu_/g1/Q                       -       A->Q   F     BTHX8          6  68.3   500   160    6570 
  alu_/g9/Q                       -       A->Q   F     BTHX8          5  51.4   500   223    6793 
  alu_/g703/Q                     -       B->Q   R     NA2I1X4        1  12.4   174   211    7004 
  alu_/g702/Q                     -       A->Q   F     INX1           1  12.7    88    73    7077 
  alu_/g696/Q                     -       A->Q   R     NO3X2          1  15.9   202   110    7187 
  alu_/g75/Q                      -       A->Q   F     ITLX1          5  59.3   500   156    7343 
  alu_/g16/Q                      -       A->Q   F     BTHX8          5  48.5   500   299    7642 
  sw2__g4/Q                       -       A->Q   F     BTLX8          4  58.3   500   279    7921 
  sw1__g12/Q                      -       A->Q   F     BTLX12        11  85.2   500   309    8230 
  alu_/g689/Q                     -       A->Q   R     NO3X4          1  21.7   206   184    8414 
  alu_/g3/Q                       -       A->Q   R     BTHX8          5  53.6   500   148    8562 
  alu_/g11/Q                      -       A->Q   R     BTHX3          5  48.3   500   198    8760 
  alu_/g672/Q                     -       B->Q   F     NA2I1X4        1  18.7   111    54    8814 
  alu_/g661/Q                     -       A->Q   R     NA3X4          1  11.0   106    71    8885 
  alu_/g69/Q                      -       A->Q   R     BTHX2          5  52.6   500   214    9099 
  alu_/g639/Q                     -       A->Q   F     NA2X1          1  10.7   162   101    9200 
  alu_/g617/Q                     -       A->Q   R     AN21X1         1   9.6   227   147    9346 
  alu_/op2_high_reg[2]/D          -       -      R     DFFQX1         1     -     -     0    9347 
#-------------------------------------------------------------------------------------------------



Path 16: MET (592 ps) Setup Check with Pin alu_/op1_low_reg[2]/CN->D
          Group: C2C
     Startpoint: (R) decode_state__DFFE_instED_reg/C
          Clock: (R) CLK
       Endpoint: (R) alu_/op1_low_reg[2]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      61                  
     Required Time:=    9939                  
      Launch Clock:-       0                  
         Data Path:-    9347                  
             Slack:=     592                  

#-------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  decode_state__DFFE_instED_reg/C -       -      R     (arrival)    116     -     0     -       0 
  decode_state__DFFE_instED_reg/Q -       C->Q   F     SDFRRQX4       7  53.6   127   303     303 
  g5214/Q                         -       A->Q   F     OR2X4          7  82.9   123   186     489 
  g5205/Q                         -       A->Q   R     INX6          29 199.5   176   126     614 
  g5105/Q                         -       A->Q   R     AND3X2         7  53.2   239   237     852 
  execute__g34644/Q               -       A->Q   F     INX1           2  18.6   123    99     951 
  execute__g34392/Q               -       A->Q   R     NO2X1          4  32.1   394   237    1188 
  g109513/Q                       -       E->Q   F     NO5X2          1  15.0    60   248    1436 
  execute__g26048/Q               -       B->Q   R     NA2X2          5  35.5   188   125    1561 
  g5033/Q                         -       A->Q   F     INX1           4  29.6   153   121    1682 
  g5027/Q                         -       A->Q   R     NO3X1          3  24.5   432   250    1932 
  execute__g108970/Q              -       B->Q   R     OR2X2          2  18.4   103   174    2106 
  execute__g108816/Q              -       A->Q   F     NO2X2          2  21.8   140    61    2167 
  execute__g108493/Q              -       C->Q   R     AN31X1         2  17.6   329   205    2371 
  execute__g108402/Q              -       A->Q   F     NO2X1          4  25.1   168   132    2504 
  execute__g108313/Q              -       A->Q   F     AND3X2         4  36.1   104   187    2690 
  execute__g108280/Q              -       A->Q   R     INX1           1  10.1    77    65    2756 
  execute__g107992/Q              -       D->Q   F     AN211X1        1  12.6   166    67    2822 
  execute__g107987/Q              -       A->Q   R     NA3X2          4  32.3   209   143    2966 
  g109365/Q                       -       AN->Q  R     NO2I1X4        2  16.2   102   145    3111 
  g5009/Q                         -       A->Q   F     NA2X1          4  34.4   228   141    3252 
  g5002/Q                         -       IN0->Q R     MU2IX1         1  12.3   240   182    3434 
  g4984/Q                         -       A->Q   F     NA2X2          4  35.5   177   108    3542 
  g4974/Q                         -       A->Q   R     NO2X4          8  62.8   220   156    3698 
  reg_file__b2v_latch_hl2_lo_g2/Q -       E->Q   R     BTHX1         13 134.1   737   492    4190 
  g4940/Q                         -       A->Q   F     INX2           2  14.2   138    66    4256 
  reg_file__g149/Q                -       A->Q   R     ITHX0          3  35.9  1258   738    4995 
  g4938/Q                         -       A->Q   F     INX1           2  21.2   297   172    5167 
  sw2__g10/Q                      -       A->Q   R     ITHX1          5  39.7   500   222    5389 
  alu_/g713/Q                     -       A->Q   F     NA2X2          1  12.3   145    67    5456 
  alu_/g710/Q                     -       A->Q   R     NA2X2          1  14.9   108    90    5546 
  alu_/g74/Q                      -       A->Q   R     BTLX4          6  69.7   500   183    5729 
  alu_/g796/Q                     -       A->Q   F     INX4           1  15.6    93    48    5777 
  alu_/g15/Q                      -       A->Q   R     ITLX8          5  42.3   500   204    5980 
  sw2__g3/Q                       -       A->Q   R     BTLX4          4  49.9   500   195    6175 
  sw1__g11/Q                      -       A->Q   R     BTLX8         10  92.9   500   180    6355 
  alu_/g705/Q                     -       B->Q   F     NO2I1X4        1  21.7   118    55    6410 
  alu_/g1/Q                       -       A->Q   F     BTHX8          6  68.3   500   160    6570 
  alu_/g9/Q                       -       A->Q   F     BTHX8          5  51.4   500   223    6793 
  alu_/g703/Q                     -       B->Q   R     NA2I1X4        1  12.4   174   211    7004 
  alu_/g702/Q                     -       A->Q   F     INX1           1  12.7    88    73    7077 
  alu_/g696/Q                     -       A->Q   R     NO3X2          1  15.9   202   110    7187 
  alu_/g75/Q                      -       A->Q   F     ITLX1          5  59.3   500   156    7343 
  alu_/g16/Q                      -       A->Q   F     BTHX8          5  48.5   500   299    7642 
  sw2__g4/Q                       -       A->Q   F     BTLX8          4  58.3   500   279    7921 
  sw1__g12/Q                      -       A->Q   F     BTLX12        11  85.2   500   309    8230 
  alu_/g689/Q                     -       A->Q   R     NO3X4          1  21.7   206   184    8414 
  alu_/g3/Q                       -       A->Q   R     BTHX8          5  53.6   500   148    8562 
  alu_/g11/Q                      -       A->Q   R     BTHX3          5  48.3   500   198    8760 
  alu_/g672/Q                     -       B->Q   F     NA2I1X4        1  18.7   111    54    8814 
  alu_/g661/Q                     -       A->Q   R     NA3X4          1  11.0   106    71    8885 
  alu_/g69/Q                      -       A->Q   R     BTHX2          5  52.6   500   214    9099 
  alu_/g638/Q                     -       A->Q   F     NA2X1          1  10.7   162   101    9200 
  alu_/g616/Q                     -       A->Q   R     AN21X1         1   9.6   207   147    9346 
  alu_/op1_low_reg[2]/D           -       -      R     DFFQX1         1     -     -     0    9347 
#-------------------------------------------------------------------------------------------------



Path 17: MET (795 ps) Setup Check with Pin alu_/op1_high_reg[3]/CN->D
          Group: C2C
     Startpoint: (R) decode_state__DFFE_instED_reg/C
          Clock: (R) CLK
       Endpoint: (F) alu_/op1_high_reg[3]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     194                  
     Required Time:=    9806                  
      Launch Clock:-       0                  
         Data Path:-    9011                  
             Slack:=     795                  

#-------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  decode_state__DFFE_instED_reg/C -       -      R     (arrival)    116     -     0     -       0 
  decode_state__DFFE_instED_reg/Q -       C->Q   F     SDFRRQX4       7  53.6   127   303     303 
  g5214/Q                         -       A->Q   F     OR2X4          7  82.9   123   186     489 
  g5205/Q                         -       A->Q   R     INX6          29 199.5   176   126     614 
  g5105/Q                         -       A->Q   R     AND3X2         7  53.2   239   237     852 
  execute__g34644/Q               -       A->Q   F     INX1           2  18.6   123    99     951 
  execute__g34392/Q               -       A->Q   R     NO2X1          4  32.1   394   237    1188 
  g109513/Q                       -       E->Q   F     NO5X2          1  15.0    60   248    1436 
  execute__g26048/Q               -       B->Q   R     NA2X2          5  35.5   188   125    1561 
  g5033/Q                         -       A->Q   F     INX1           4  29.6   153   121    1682 
  g5027/Q                         -       A->Q   R     NO3X1          3  24.5   432   250    1932 
  execute__g108970/Q              -       B->Q   R     OR2X2          2  18.4   103   174    2106 
  execute__g108816/Q              -       A->Q   F     NO2X2          2  21.8   140    61    2167 
  execute__g108493/Q              -       C->Q   R     AN31X1         2  17.6   329   205    2371 
  execute__g108402/Q              -       A->Q   F     NO2X1          4  25.1   168   132    2504 
  execute__g108313/Q              -       A->Q   F     AND3X2         4  36.1   104   187    2690 
  execute__g108280/Q              -       A->Q   R     INX1           1  10.1    77    65    2756 
  execute__g107992/Q              -       D->Q   F     AN211X1        1  12.6   166    67    2822 
  execute__g107987/Q              -       A->Q   R     NA3X2          4  32.3   209   143    2966 
  g109365/Q                       -       AN->Q  R     NO2I1X4        2  16.2   102   145    3111 
  g5009/Q                         -       A->Q   F     NA2X1          4  34.4   228   141    3252 
  g5002/Q                         -       IN0->Q R     MU2IX1         1  12.3   240   182    3434 
  g4984/Q                         -       A->Q   F     NA2X2          4  35.5   177   108    3542 
  g4974/Q                         -       A->Q   R     NO2X4          8  62.8   220   156    3698 
  reg_file__b2v_latch_hl2_lo_g2/Q -       E->Q   R     BTHX1         13 134.1   737   492    4190 
  g4940/Q                         -       A->Q   F     INX2           2  14.2   138    66    4256 
  reg_file__g149/Q                -       A->Q   R     ITHX0          3  35.9  1258   738    4995 
  g4938/Q                         -       A->Q   F     INX1           2  21.2   297   172    5167 
  sw2__g10/Q                      -       A->Q   R     ITHX1          5  39.7   500   222    5389 
  alu_/g713/Q                     -       A->Q   F     NA2X2          1  12.3   145    67    5456 
  alu_/g710/Q                     -       A->Q   R     NA2X2          1  14.9   108    90    5546 
  alu_/g74/Q                      -       A->Q   R     BTLX4          6  69.7   500   183    5729 
  alu_/g796/Q                     -       A->Q   F     INX4           1  15.6    93    48    5777 
  alu_/g15/Q                      -       A->Q   R     ITLX8          5  42.3   500   204    5980 
  sw2__g3/Q                       -       A->Q   R     BTLX4          4  49.9   500   195    6175 
  sw1__g11/Q                      -       A->Q   R     BTLX8         10  92.9   500   180    6355 
  alu_/g705/Q                     -       B->Q   F     NO2I1X4        1  21.7   118    55    6410 
  alu_/g1/Q                       -       A->Q   F     BTHX8          6  68.3   500   160    6570 
  alu_/g9/Q                       -       A->Q   F     BTHX8          5  51.4   500   223    6793 
  alu_/g703/Q                     -       B->Q   R     NA2I1X4        1  12.4   174   211    7004 
  alu_/g702/Q                     -       A->Q   F     INX1           1  12.7    88    73    7077 
  alu_/g696/Q                     -       A->Q   R     NO3X2          1  15.9   202   110    7187 
  alu_/g75/Q                      -       A->Q   F     ITLX1          5  59.3   500   156    7343 
  alu_/g16/Q                      -       A->Q   F     BTHX8          5  48.5   500   299    7642 
  sw2__g4/Q                       -       A->Q   F     BTLX8          4  58.3   500   279    7921 
  sw1__g12/Q                      -       A->Q   F     BTLX12        11  85.2   500   309    8230 
  alu_/g692/Q                     -       A->Q   R     INX1           1   9.8   137   128    8359 
  alu_/g669/Q                     -       A->Q   F     NO2X1          2  14.9   116    77    8435 
  alu_/g664/Q                     -       A->Q   R     NA2X1          1  15.9   232   123    8559 
  alu_/g5/Q                       -       A->Q   F     ITHX1          5  53.2   500   147    8706 
  alu_/g656/Q                     -       A->Q   R     INX1           2  20.6   190   176    8883 
  alu_/g624/Q                     -       A->Q   F     NO3X0          1   9.6   234   128    9011 
  alu_/op1_high_reg[3]/D          -       -      F     DFFQX1         1     -     -     0    9011 
#-------------------------------------------------------------------------------------------------



Path 18: MET (807 ps) Setup Check with Pin alu_/op2_high_reg[3]/CN->D
          Group: C2C
     Startpoint: (R) decode_state__DFFE_instED_reg/C
          Clock: (R) CLK
       Endpoint: (F) alu_/op2_high_reg[3]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     184                  
     Required Time:=    9816                  
      Launch Clock:-       0                  
         Data Path:-    9009                  
             Slack:=     807                  

#-------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  decode_state__DFFE_instED_reg/C -       -      R     (arrival)    116     -     0     -       0 
  decode_state__DFFE_instED_reg/Q -       C->Q   F     SDFRRQX4       7  53.6   127   303     303 
  g5214/Q                         -       A->Q   F     OR2X4          7  82.9   123   186     489 
  g5205/Q                         -       A->Q   R     INX6          29 199.5   176   126     614 
  g5105/Q                         -       A->Q   R     AND3X2         7  53.2   239   237     852 
  execute__g34644/Q               -       A->Q   F     INX1           2  18.6   123    99     951 
  execute__g34392/Q               -       A->Q   R     NO2X1          4  32.1   394   237    1188 
  g109513/Q                       -       E->Q   F     NO5X2          1  15.0    60   248    1436 
  execute__g26048/Q               -       B->Q   R     NA2X2          5  35.5   188   125    1561 
  g5033/Q                         -       A->Q   F     INX1           4  29.6   153   121    1682 
  g5027/Q                         -       A->Q   R     NO3X1          3  24.5   432   250    1932 
  execute__g108970/Q              -       B->Q   R     OR2X2          2  18.4   103   174    2106 
  execute__g108816/Q              -       A->Q   F     NO2X2          2  21.8   140    61    2167 
  execute__g108493/Q              -       C->Q   R     AN31X1         2  17.6   329   205    2371 
  execute__g108402/Q              -       A->Q   F     NO2X1          4  25.1   168   132    2504 
  execute__g108313/Q              -       A->Q   F     AND3X2         4  36.1   104   187    2690 
  execute__g108280/Q              -       A->Q   R     INX1           1  10.1    77    65    2756 
  execute__g107992/Q              -       D->Q   F     AN211X1        1  12.6   166    67    2822 
  execute__g107987/Q              -       A->Q   R     NA3X2          4  32.3   209   143    2966 
  g109365/Q                       -       AN->Q  R     NO2I1X4        2  16.2   102   145    3111 
  g5009/Q                         -       A->Q   F     NA2X1          4  34.4   228   141    3252 
  g5002/Q                         -       IN0->Q R     MU2IX1         1  12.3   240   182    3434 
  g4984/Q                         -       A->Q   F     NA2X2          4  35.5   177   108    3542 
  g4974/Q                         -       A->Q   R     NO2X4          8  62.8   220   156    3698 
  reg_file__b2v_latch_hl2_lo_g2/Q -       E->Q   R     BTHX1         13 134.1   737   492    4190 
  g4940/Q                         -       A->Q   F     INX2           2  14.2   138    66    4256 
  reg_file__g149/Q                -       A->Q   R     ITHX0          3  35.9  1258   738    4995 
  g4938/Q                         -       A->Q   F     INX1           2  21.2   297   172    5167 
  sw2__g10/Q                      -       A->Q   R     ITHX1          5  39.7   500   222    5389 
  alu_/g713/Q                     -       A->Q   F     NA2X2          1  12.3   145    67    5456 
  alu_/g710/Q                     -       A->Q   R     NA2X2          1  14.9   108    90    5546 
  alu_/g74/Q                      -       A->Q   R     BTLX4          6  69.7   500   183    5729 
  alu_/g796/Q                     -       A->Q   F     INX4           1  15.6    93    48    5777 
  alu_/g15/Q                      -       A->Q   R     ITLX8          5  42.3   500   204    5980 
  sw2__g3/Q                       -       A->Q   R     BTLX4          4  49.9   500   195    6175 
  sw1__g11/Q                      -       A->Q   R     BTLX8         10  92.9   500   180    6355 
  alu_/g705/Q                     -       B->Q   F     NO2I1X4        1  21.7   118    55    6410 
  alu_/g1/Q                       -       A->Q   F     BTHX8          6  68.3   500   160    6570 
  alu_/g9/Q                       -       A->Q   F     BTHX8          5  51.4   500   223    6793 
  alu_/g703/Q                     -       B->Q   R     NA2I1X4        1  12.4   174   211    7004 
  alu_/g702/Q                     -       A->Q   F     INX1           1  12.7    88    73    7077 
  alu_/g696/Q                     -       A->Q   R     NO3X2          1  15.9   202   110    7187 
  alu_/g75/Q                      -       A->Q   F     ITLX1          5  59.3   500   156    7343 
  alu_/g16/Q                      -       A->Q   F     BTHX8          5  48.5   500   299    7642 
  sw2__g4/Q                       -       A->Q   F     BTLX8          4  58.3   500   279    7921 
  sw1__g12/Q                      -       A->Q   F     BTLX12        11  85.2   500   309    8230 
  alu_/g692/Q                     -       A->Q   R     INX1           1   9.8   137   128    8359 
  alu_/g669/Q                     -       A->Q   F     NO2X1          2  14.9   116    77    8435 
  alu_/g664/Q                     -       A->Q   R     NA2X1          1  15.9   232   123    8559 
  alu_/g5/Q                       -       A->Q   F     ITHX1          5  53.2   500   147    8706 
  alu_/g636/Q                     -       A->Q   R     AN22X1         1   9.8   242   231    8937 
  alu_/g619/Q                     -       A->Q   F     NO2X1          1   9.6   172    72    9008 
  alu_/op2_high_reg[3]/D          -       -      F     DFFQX1         1     -     -     0    9009 
#-------------------------------------------------------------------------------------------------



Path 19: MET (813 ps) Setup Check with Pin alu_/op1_low_reg[3]/CN->D
          Group: C2C
     Startpoint: (R) decode_state__DFFE_instED_reg/C
          Clock: (R) CLK
       Endpoint: (F) alu_/op1_low_reg[3]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     178                  
     Required Time:=    9822                  
      Launch Clock:-       0                  
         Data Path:-    9009                  
             Slack:=     813                  

#-------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  decode_state__DFFE_instED_reg/C -       -      R     (arrival)    116     -     0     -       0 
  decode_state__DFFE_instED_reg/Q -       C->Q   F     SDFRRQX4       7  53.6   127   303     303 
  g5214/Q                         -       A->Q   F     OR2X4          7  82.9   123   186     489 
  g5205/Q                         -       A->Q   R     INX6          29 199.5   176   126     614 
  g5105/Q                         -       A->Q   R     AND3X2         7  53.2   239   237     852 
  execute__g34644/Q               -       A->Q   F     INX1           2  18.6   123    99     951 
  execute__g34392/Q               -       A->Q   R     NO2X1          4  32.1   394   237    1188 
  g109513/Q                       -       E->Q   F     NO5X2          1  15.0    60   248    1436 
  execute__g26048/Q               -       B->Q   R     NA2X2          5  35.5   188   125    1561 
  g5033/Q                         -       A->Q   F     INX1           4  29.6   153   121    1682 
  g5027/Q                         -       A->Q   R     NO3X1          3  24.5   432   250    1932 
  execute__g108970/Q              -       B->Q   R     OR2X2          2  18.4   103   174    2106 
  execute__g108816/Q              -       A->Q   F     NO2X2          2  21.8   140    61    2167 
  execute__g108493/Q              -       C->Q   R     AN31X1         2  17.6   329   205    2371 
  execute__g108402/Q              -       A->Q   F     NO2X1          4  25.1   168   132    2504 
  execute__g108313/Q              -       A->Q   F     AND3X2         4  36.1   104   187    2690 
  execute__g108280/Q              -       A->Q   R     INX1           1  10.1    77    65    2756 
  execute__g107992/Q              -       D->Q   F     AN211X1        1  12.6   166    67    2822 
  execute__g107987/Q              -       A->Q   R     NA3X2          4  32.3   209   143    2966 
  g109365/Q                       -       AN->Q  R     NO2I1X4        2  16.2   102   145    3111 
  g5009/Q                         -       A->Q   F     NA2X1          4  34.4   228   141    3252 
  g5002/Q                         -       IN0->Q R     MU2IX1         1  12.3   240   182    3434 
  g4984/Q                         -       A->Q   F     NA2X2          4  35.5   177   108    3542 
  g4974/Q                         -       A->Q   R     NO2X4          8  62.8   220   156    3698 
  reg_file__b2v_latch_hl2_lo_g2/Q -       E->Q   R     BTHX1         13 134.1   737   492    4190 
  g4940/Q                         -       A->Q   F     INX2           2  14.2   138    66    4256 
  reg_file__g149/Q                -       A->Q   R     ITHX0          3  35.9  1258   738    4995 
  g4938/Q                         -       A->Q   F     INX1           2  21.2   297   172    5167 
  sw2__g10/Q                      -       A->Q   R     ITHX1          5  39.7   500   222    5389 
  alu_/g713/Q                     -       A->Q   F     NA2X2          1  12.3   145    67    5456 
  alu_/g710/Q                     -       A->Q   R     NA2X2          1  14.9   108    90    5546 
  alu_/g74/Q                      -       A->Q   R     BTLX4          6  69.7   500   183    5729 
  alu_/g796/Q                     -       A->Q   F     INX4           1  15.6    93    48    5777 
  alu_/g15/Q                      -       A->Q   R     ITLX8          5  42.3   500   204    5980 
  sw2__g3/Q                       -       A->Q   R     BTLX4          4  49.9   500   195    6175 
  sw1__g11/Q                      -       A->Q   R     BTLX8         10  92.9   500   180    6355 
  alu_/g705/Q                     -       B->Q   F     NO2I1X4        1  21.7   118    55    6410 
  alu_/g1/Q                       -       A->Q   F     BTHX8          6  68.3   500   160    6570 
  alu_/g9/Q                       -       A->Q   F     BTHX8          5  51.4   500   223    6793 
  alu_/g703/Q                     -       B->Q   R     NA2I1X4        1  12.4   174   211    7004 
  alu_/g702/Q                     -       A->Q   F     INX1           1  12.7    88    73    7077 
  alu_/g696/Q                     -       A->Q   R     NO3X2          1  15.9   202   110    7187 
  alu_/g75/Q                      -       A->Q   F     ITLX1          5  59.3   500   156    7343 
  alu_/g16/Q                      -       A->Q   F     BTHX8          5  48.5   500   299    7642 
  sw2__g4/Q                       -       A->Q   F     BTLX8          4  58.3   500   279    7921 
  sw1__g12/Q                      -       A->Q   F     BTLX12        11  85.2   500   309    8230 
  alu_/g692/Q                     -       A->Q   R     INX1           1   9.8   137   128    8359 
  alu_/g669/Q                     -       A->Q   F     NO2X1          2  14.9   116    77    8435 
  alu_/g664/Q                     -       A->Q   R     NA2X1          1  15.9   232   123    8559 
  alu_/g5/Q                       -       A->Q   F     ITHX1          5  53.2   500   147    8706 
  alu_/g635/Q                     -       A->Q   R     AN22X1         1   9.8   242   231    8937 
  alu_/g620/Q                     -       A->Q   F     NO2X1          1   9.6   134    72    9008 
  alu_/op1_low_reg[3]/D           -       -      F     DFFQX1         1     -     -     0    9009 
#-------------------------------------------------------------------------------------------------



Path 20: MET (961 ps) Setup Check with Pin alu_/op2_low_reg[1]/CN->D
          Group: C2C
     Startpoint: (R) decode_state__DFFE_instED_reg/C
          Clock: (R) CLK
       Endpoint: (R) alu_/op2_low_reg[1]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      61                  
     Required Time:=    9939                  
      Launch Clock:-       0                  
         Data Path:-    8978                  
             Slack:=     961                  

#-------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  decode_state__DFFE_instED_reg/C -       -      R     (arrival)    116     -     0     -       0 
  decode_state__DFFE_instED_reg/Q -       C->Q   F     SDFRRQX4       7  53.6   127   303     303 
  g5214/Q                         -       A->Q   F     OR2X4          7  82.9   123   186     489 
  g5205/Q                         -       A->Q   R     INX6          29 199.5   176   126     614 
  g5105/Q                         -       A->Q   R     AND3X2         7  53.2   239   237     852 
  execute__g34644/Q               -       A->Q   F     INX1           2  18.6   123    99     951 
  execute__g34392/Q               -       A->Q   R     NO2X1          4  32.1   394   237    1188 
  g109513/Q                       -       E->Q   F     NO5X2          1  15.0    60   248    1436 
  execute__g26048/Q               -       B->Q   R     NA2X2          5  35.5   188   125    1561 
  g5033/Q                         -       A->Q   F     INX1           4  29.6   153   121    1682 
  g5027/Q                         -       A->Q   R     NO3X1          3  24.5   432   250    1932 
  execute__g108970/Q              -       B->Q   R     OR2X2          2  18.4   103   174    2106 
  execute__g108816/Q              -       A->Q   F     NO2X2          2  21.8   140    61    2167 
  execute__g108493/Q              -       C->Q   R     AN31X1         2  17.6   329   205    2371 
  execute__g108402/Q              -       A->Q   F     NO2X1          4  25.1   168   132    2504 
  execute__g108313/Q              -       A->Q   F     AND3X2         4  36.1   104   187    2690 
  execute__g108280/Q              -       A->Q   R     INX1           1  10.1    77    65    2756 
  execute__g107992/Q              -       D->Q   F     AN211X1        1  12.6   166    67    2822 
  execute__g107987/Q              -       A->Q   R     NA3X2          4  32.3   209   143    2966 
  g109365/Q                       -       AN->Q  R     NO2I1X4        2  16.2   102   145    3111 
  g5009/Q                         -       A->Q   F     NA2X1          4  34.4   228   141    3252 
  g5002/Q                         -       IN0->Q R     MU2IX1         1  12.3   240   182    3434 
  g4984/Q                         -       A->Q   F     NA2X2          4  35.5   177   108    3542 
  g4974/Q                         -       A->Q   R     NO2X4          8  62.8   220   156    3698 
  reg_file__b2v_latch_hl2_lo_g2/Q -       E->Q   R     BTHX1         13 134.1   737   492    4190 
  g4940/Q                         -       A->Q   F     INX2           2  14.2   138    66    4256 
  reg_file__g149/Q                -       A->Q   R     ITHX0          3  35.9  1258   738    4995 
  g4938/Q                         -       A->Q   F     INX1           2  21.2   297   172    5167 
  sw2__g10/Q                      -       A->Q   R     ITHX1          5  39.7   500   222    5389 
  alu_/g713/Q                     -       A->Q   F     NA2X2          1  12.3   145    67    5456 
  alu_/g710/Q                     -       A->Q   R     NA2X2          1  14.9   108    90    5546 
  alu_/g74/Q                      -       A->Q   R     BTLX4          6  69.7   500   183    5729 
  alu_/g796/Q                     -       A->Q   F     INX4           1  15.6    93    48    5777 
  alu_/g15/Q                      -       A->Q   R     ITLX8          5  42.3   500   204    5980 
  sw2__g3/Q                       -       A->Q   R     BTLX4          4  49.9   500   195    6175 
  sw1__g11/Q                      -       A->Q   R     BTLX8         10  92.9   500   180    6355 
  alu_/g705/Q                     -       B->Q   F     NO2I1X4        1  21.7   118    55    6410 
  alu_/g1/Q                       -       A->Q   F     BTHX8          6  68.3   500   160    6570 
  alu_/g9/Q                       -       A->Q   F     BTHX8          5  51.4   500   223    6793 
  alu_/g703/Q                     -       B->Q   R     NA2I1X4        1  12.4   174   211    7004 
  alu_/g702/Q                     -       A->Q   F     INX1           1  12.7    88    73    7077 
  alu_/g696/Q                     -       A->Q   R     NO3X2          1  15.9   202   110    7187 
  alu_/g75/Q                      -       A->Q   F     ITLX1          5  59.3   500   156    7343 
  alu_/g16/Q                      -       A->Q   F     BTHX8          5  48.5   500   299    7642 
  sw2__g4/Q                       -       A->Q   F     BTLX8          4  58.3   500   279    7921 
  sw1__g12/Q                      -       A->Q   F     BTLX12        11  85.2   500   309    8230 
  alu_/g689/Q                     -       A->Q   R     NO3X4          1  21.7   206   184    8414 
  alu_/g3/Q                       -       A->Q   R     BTHX8          5  53.6   500   148    8562 
  alu_/g632/Q                     -       A->Q   F     AN22X1         1   9.8   416   234    8796 
  alu_/g623/Q                     -       A->Q   R     NO2X1          1   9.6   201   182    8978 
  alu_/op2_low_reg[1]/D           -       -      R     DFFQX1         1     -     -     0    8978 
#-------------------------------------------------------------------------------------------------



Path 21: MET (1078 ps) Setup Check with Pin alu_/op2_high_reg[1]/CN->D
          Group: C2C
     Startpoint: (R) decode_state__DFFE_instED_reg/C
          Clock: (R) CLK
       Endpoint: (R) alu_/op2_high_reg[1]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      61                  
     Required Time:=    9939                  
      Launch Clock:-       0                  
         Data Path:-    8861                  
             Slack:=    1078                  

#-------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  decode_state__DFFE_instED_reg/C -       -      R     (arrival)    116     -     0     -       0 
  decode_state__DFFE_instED_reg/Q -       C->Q   F     SDFRRQX4       7  53.6   127   303     303 
  g5214/Q                         -       A->Q   F     OR2X4          7  82.9   123   186     489 
  g5205/Q                         -       A->Q   R     INX6          29 199.5   176   126     614 
  g5105/Q                         -       A->Q   R     AND3X2         7  53.2   239   237     852 
  execute__g34644/Q               -       A->Q   F     INX1           2  18.6   123    99     951 
  execute__g34392/Q               -       A->Q   R     NO2X1          4  32.1   394   237    1188 
  g109513/Q                       -       E->Q   F     NO5X2          1  15.0    60   248    1436 
  execute__g26048/Q               -       B->Q   R     NA2X2          5  35.5   188   125    1561 
  g5033/Q                         -       A->Q   F     INX1           4  29.6   153   121    1682 
  g5027/Q                         -       A->Q   R     NO3X1          3  24.5   432   250    1932 
  execute__g108970/Q              -       B->Q   R     OR2X2          2  18.4   103   174    2106 
  execute__g108816/Q              -       A->Q   F     NO2X2          2  21.8   140    61    2167 
  execute__g108493/Q              -       C->Q   R     AN31X1         2  17.6   329   205    2371 
  execute__g108402/Q              -       A->Q   F     NO2X1          4  25.1   168   132    2504 
  execute__g108313/Q              -       A->Q   F     AND3X2         4  36.1   104   187    2690 
  execute__g108280/Q              -       A->Q   R     INX1           1  10.1    77    65    2756 
  execute__g107992/Q              -       D->Q   F     AN211X1        1  12.6   166    67    2822 
  execute__g107987/Q              -       A->Q   R     NA3X2          4  32.3   209   143    2966 
  g109365/Q                       -       AN->Q  R     NO2I1X4        2  16.2   102   145    3111 
  g5009/Q                         -       A->Q   F     NA2X1          4  34.4   228   141    3252 
  g5002/Q                         -       IN0->Q R     MU2IX1         1  12.3   240   182    3434 
  g4984/Q                         -       A->Q   F     NA2X2          4  35.5   177   108    3542 
  g4974/Q                         -       A->Q   R     NO2X4          8  62.8   220   156    3698 
  reg_file__b2v_latch_hl2_lo_g2/Q -       E->Q   R     BTHX1         13 134.1   737   492    4190 
  g4940/Q                         -       A->Q   F     INX2           2  14.2   138    66    4256 
  reg_file__g149/Q                -       A->Q   R     ITHX0          3  35.9  1258   738    4995 
  g4938/Q                         -       A->Q   F     INX1           2  21.2   297   172    5167 
  sw2__g10/Q                      -       A->Q   R     ITHX1          5  39.7   500   222    5389 
  alu_/g713/Q                     -       A->Q   F     NA2X2          1  12.3   145    67    5456 
  alu_/g710/Q                     -       A->Q   R     NA2X2          1  14.9   108    90    5546 
  alu_/g74/Q                      -       A->Q   R     BTLX4          6  69.7   500   183    5729 
  alu_/g796/Q                     -       A->Q   F     INX4           1  15.6    93    48    5777 
  alu_/g15/Q                      -       A->Q   R     ITLX8          5  42.3   500   204    5980 
  sw2__g3/Q                       -       A->Q   R     BTLX4          4  49.9   500   195    6175 
  sw1__g11/Q                      -       A->Q   R     BTLX8         10  92.9   500   180    6355 
  alu_/g705/Q                     -       B->Q   F     NO2I1X4        1  21.7   118    55    6410 
  alu_/g1/Q                       -       A->Q   F     BTHX8          6  68.3   500   160    6570 
  alu_/g9/Q                       -       A->Q   F     BTHX8          5  51.4   500   223    6793 
  alu_/g703/Q                     -       B->Q   R     NA2I1X4        1  12.4   174   211    7004 
  alu_/g702/Q                     -       A->Q   F     INX1           1  12.7    88    73    7077 
  alu_/g696/Q                     -       A->Q   R     NO3X2          1  15.9   202   110    7187 
  alu_/g75/Q                      -       A->Q   F     ITLX1          5  59.3   500   156    7343 
  alu_/g16/Q                      -       A->Q   F     BTHX8          5  48.5   500   299    7642 
  sw2__g4/Q                       -       A->Q   F     BTLX8          4  58.3   500   279    7921 
  sw1__g12/Q                      -       A->Q   F     BTLX12        11  85.2   500   309    8230 
  alu_/g689/Q                     -       A->Q   R     NO3X4          1  21.7   206   184    8414 
  alu_/g3/Q                       -       A->Q   R     BTHX8          5  53.6   500   148    8562 
  alu_/g634/Q                     -       C->Q   F     AN22X1         1   9.8   379   125    8687 
  alu_/g622/Q                     -       A->Q   R     NO2X1          1   9.6   196   174    8861 
  alu_/op2_high_reg[1]/D          -       -      R     DFFQX1         1     -     -     0    8861 
#-------------------------------------------------------------------------------------------------



Path 22: MET (1078 ps) Setup Check with Pin alu_/op1_low_reg[1]/CN->D
          Group: C2C
     Startpoint: (R) decode_state__DFFE_instED_reg/C
          Clock: (R) CLK
       Endpoint: (R) alu_/op1_low_reg[1]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      61                  
     Required Time:=    9939                  
      Launch Clock:-       0                  
         Data Path:-    8861                  
             Slack:=    1078                  

#-------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  decode_state__DFFE_instED_reg/C -       -      R     (arrival)    116     -     0     -       0 
  decode_state__DFFE_instED_reg/Q -       C->Q   F     SDFRRQX4       7  53.6   127   303     303 
  g5214/Q                         -       A->Q   F     OR2X4          7  82.9   123   186     489 
  g5205/Q                         -       A->Q   R     INX6          29 199.5   176   126     614 
  g5105/Q                         -       A->Q   R     AND3X2         7  53.2   239   237     852 
  execute__g34644/Q               -       A->Q   F     INX1           2  18.6   123    99     951 
  execute__g34392/Q               -       A->Q   R     NO2X1          4  32.1   394   237    1188 
  g109513/Q                       -       E->Q   F     NO5X2          1  15.0    60   248    1436 
  execute__g26048/Q               -       B->Q   R     NA2X2          5  35.5   188   125    1561 
  g5033/Q                         -       A->Q   F     INX1           4  29.6   153   121    1682 
  g5027/Q                         -       A->Q   R     NO3X1          3  24.5   432   250    1932 
  execute__g108970/Q              -       B->Q   R     OR2X2          2  18.4   103   174    2106 
  execute__g108816/Q              -       A->Q   F     NO2X2          2  21.8   140    61    2167 
  execute__g108493/Q              -       C->Q   R     AN31X1         2  17.6   329   205    2371 
  execute__g108402/Q              -       A->Q   F     NO2X1          4  25.1   168   132    2504 
  execute__g108313/Q              -       A->Q   F     AND3X2         4  36.1   104   187    2690 
  execute__g108280/Q              -       A->Q   R     INX1           1  10.1    77    65    2756 
  execute__g107992/Q              -       D->Q   F     AN211X1        1  12.6   166    67    2822 
  execute__g107987/Q              -       A->Q   R     NA3X2          4  32.3   209   143    2966 
  g109365/Q                       -       AN->Q  R     NO2I1X4        2  16.2   102   145    3111 
  g5009/Q                         -       A->Q   F     NA2X1          4  34.4   228   141    3252 
  g5002/Q                         -       IN0->Q R     MU2IX1         1  12.3   240   182    3434 
  g4984/Q                         -       A->Q   F     NA2X2          4  35.5   177   108    3542 
  g4974/Q                         -       A->Q   R     NO2X4          8  62.8   220   156    3698 
  reg_file__b2v_latch_hl2_lo_g2/Q -       E->Q   R     BTHX1         13 134.1   737   492    4190 
  g4940/Q                         -       A->Q   F     INX2           2  14.2   138    66    4256 
  reg_file__g149/Q                -       A->Q   R     ITHX0          3  35.9  1258   738    4995 
  g4938/Q                         -       A->Q   F     INX1           2  21.2   297   172    5167 
  sw2__g10/Q                      -       A->Q   R     ITHX1          5  39.7   500   222    5389 
  alu_/g713/Q                     -       A->Q   F     NA2X2          1  12.3   145    67    5456 
  alu_/g710/Q                     -       A->Q   R     NA2X2          1  14.9   108    90    5546 
  alu_/g74/Q                      -       A->Q   R     BTLX4          6  69.7   500   183    5729 
  alu_/g796/Q                     -       A->Q   F     INX4           1  15.6    93    48    5777 
  alu_/g15/Q                      -       A->Q   R     ITLX8          5  42.3   500   204    5980 
  sw2__g3/Q                       -       A->Q   R     BTLX4          4  49.9   500   195    6175 
  sw1__g11/Q                      -       A->Q   R     BTLX8         10  92.9   500   180    6355 
  alu_/g705/Q                     -       B->Q   F     NO2I1X4        1  21.7   118    55    6410 
  alu_/g1/Q                       -       A->Q   F     BTHX8          6  68.3   500   160    6570 
  alu_/g9/Q                       -       A->Q   F     BTHX8          5  51.4   500   223    6793 
  alu_/g703/Q                     -       B->Q   R     NA2I1X4        1  12.4   174   211    7004 
  alu_/g702/Q                     -       A->Q   F     INX1           1  12.7    88    73    7077 
  alu_/g696/Q                     -       A->Q   R     NO3X2          1  15.9   202   110    7187 
  alu_/g75/Q                      -       A->Q   F     ITLX1          5  59.3   500   156    7343 
  alu_/g16/Q                      -       A->Q   F     BTHX8          5  48.5   500   299    7642 
  sw2__g4/Q                       -       A->Q   F     BTLX8          4  58.3   500   279    7921 
  sw1__g12/Q                      -       A->Q   F     BTLX12        11  85.2   500   309    8230 
  alu_/g689/Q                     -       A->Q   R     NO3X4          1  21.7   206   184    8414 
  alu_/g3/Q                       -       A->Q   R     BTHX8          5  53.6   500   148    8562 
  alu_/g633/Q                     -       C->Q   F     AN22X1         1   9.8   379   125    8687 
  alu_/g621/Q                     -       A->Q   R     NO2X1          1   9.6   196   174    8861 
  alu_/op1_low_reg[1]/D           -       -      R     DFFQX1         1     -     -     0    8861 
#-------------------------------------------------------------------------------------------------



Path 23: MET (1142 ps) Setup Check with Pin data_pins__dout_reg[4]/CN->D
          Group: C2C
     Startpoint: (R) decode_state__DFFE_instED_reg/C
          Clock: (R) CLK
       Endpoint: (F) data_pins__dout_reg[4]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     188                  
     Required Time:=    9812                  
      Launch Clock:-       0                  
         Data Path:-    8670                  
             Slack:=    1142                  

#-------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  decode_state__DFFE_instED_reg/C -       -      R     (arrival)    116     -     0     -       0 
  decode_state__DFFE_instED_reg/Q -       C->Q   F     SDFRRQX4       7  53.6   127   303     303 
  g5214/Q                         -       A->Q   F     OR2X4          7  82.9   123   186     489 
  g5205/Q                         -       A->Q   R     INX6          29 199.5   176   126     614 
  g5105/Q                         -       A->Q   R     AND3X2         7  53.2   239   237     852 
  execute__g34644/Q               -       A->Q   F     INX1           2  18.6   123    99     951 
  execute__g34392/Q               -       A->Q   R     NO2X1          4  32.1   394   237    1188 
  g109513/Q                       -       E->Q   F     NO5X2          1  15.0    60   248    1436 
  execute__g26048/Q               -       B->Q   R     NA2X2          5  35.5   188   125    1561 
  g5033/Q                         -       A->Q   F     INX1           4  29.6   153   121    1682 
  g5027/Q                         -       A->Q   R     NO3X1          3  24.5   432   250    1932 
  execute__g108970/Q              -       B->Q   R     OR2X2          2  18.4   103   174    2106 
  execute__g108816/Q              -       A->Q   F     NO2X2          2  21.8   140    61    2167 
  execute__g108493/Q              -       C->Q   R     AN31X1         2  17.6   329   205    2371 
  execute__g108402/Q              -       A->Q   F     NO2X1          4  25.1   168   132    2504 
  execute__g108313/Q              -       A->Q   F     AND3X2         4  36.1   104   187    2690 
  execute__g108280/Q              -       A->Q   R     INX1           1  10.1    77    65    2756 
  execute__g107992/Q              -       D->Q   F     AN211X1        1  12.6   166    67    2822 
  execute__g107987/Q              -       A->Q   R     NA3X2          4  32.3   209   143    2966 
  g109365/Q                       -       AN->Q  R     NO2I1X4        2  16.2   102   145    3111 
  g5009/Q                         -       A->Q   F     NA2X1          4  34.4   228   141    3252 
  g5002/Q                         -       IN0->Q R     MU2IX1         1  12.3   240   182    3434 
  g4984/Q                         -       A->Q   F     NA2X2          4  35.5   177   108    3542 
  g4974/Q                         -       A->Q   R     NO2X4          8  62.8   220   156    3698 
  reg_file__b2v_latch_hl2_lo_g2/Q -       E->Q   R     BTHX1         13 134.1   737   492    4190 
  g4940/Q                         -       A->Q   F     INX2           2  14.2   138    66    4256 
  reg_file__g149/Q                -       A->Q   R     ITHX0          3  35.9  1258   738    4995 
  g4938/Q                         -       A->Q   F     INX1           2  21.2   297   172    5167 
  sw2__g10/Q                      -       A->Q   R     ITHX1          5  39.7   500   222    5389 
  alu_/g713/Q                     -       A->Q   F     NA2X2          1  12.3   145    67    5456 
  alu_/g710/Q                     -       A->Q   R     NA2X2          1  14.9   108    90    5546 
  alu_/g74/Q                      -       A->Q   R     BTLX4          6  69.7   500   183    5729 
  alu_/g796/Q                     -       A->Q   F     INX4           1  15.6    93    48    5777 
  alu_/g15/Q                      -       A->Q   R     ITLX8          5  42.3   500   204    5980 
  sw2__g3/Q                       -       A->Q   R     BTLX4          4  49.9   500   195    6175 
  sw1__g11/Q                      -       A->Q   R     BTLX8         10  92.9   500   180    6355 
  alu_/g705/Q                     -       B->Q   F     NO2I1X4        1  21.7   118    55    6410 
  alu_/g1/Q                       -       A->Q   F     BTHX8          6  68.3   500   160    6570 
  alu_/g9/Q                       -       A->Q   F     BTHX8          5  51.4   500   223    6793 
  alu_/g703/Q                     -       B->Q   R     NA2I1X4        1  12.4   174   211    7004 
  alu_/g702/Q                     -       A->Q   F     INX1           1  12.7    88    73    7077 
  alu_/g696/Q                     -       A->Q   R     NO3X2          1  15.9   202   110    7187 
  alu_/g75/Q                      -       A->Q   F     ITLX1          5  59.3   500   156    7343 
  alu_/g16/Q                      -       A->Q   F     BTHX8          5  48.5   500   299    7642 
  sw2__g4/Q                       -       A->Q   F     BTLX8          4  58.3   500   279    7921 
  sw1__g12/Q                      -       A->Q   F     BTLX12        11  85.2   500   309    8230 
  g4718/Q                         -       A->Q   F     AO22X0         1   9.6   199   440    8670 
  data_pins__dout_reg[4]/D        -       -      F     DFFQX1         1     -     -     0    8670 
#-------------------------------------------------------------------------------------------------



Path 24: MET (1830 ps) Setup Check with Pin data_pins__dout_reg[3]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[0]/C
          Clock: (R) CLK
       Endpoint: (R) data_pins__dout_reg[3]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      65                  
     Required Time:=    9935                  
      Launch Clock:-       0                  
         Data Path:-    8106                  
             Slack:=    1830                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  ir__opcode_reg[0]/C      -       -     R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[0]/Q      -       C->Q  F     DFRRQX4        4 49.3   123   297     297 
  g5266/Q                  -       A->Q  R     INX2           3 32.6   100    83     380 
  g5268/Q                  -       A->Q  R     BUX2           4 38.3   107   123     504 
  g109386/Q                -       BN->Q R     NA3I2X2        8 65.4   338   249     753 
  g109385/Q                -       D->Q  F     NO4I2X2       10 65.7   152   301    1054 
  execute__g34355/Q        -       A->Q  F     AND2X1         2 16.2    98   169    1223 
  execute__g109198/Q       -       E->Q  F     OR5X1          1  9.8   111   278    1501 
  execute__g108479/Q       -       A->Q  R     NO2X1          1 15.0   215   140    1641 
  execute__g108314/Q       -       B->Q  F     NA2X2          5 37.5   141   104    1744 
  execute__g108250/Q       -       A->Q  R     NA2X2          4 34.0   202   132    1876 
  execute__g108223/Q       -       A->Q  F     INX1           4 31.0   161   128    2003 
  execute__g108192/Q       -       A->Q  R     NO3X2          5 34.4   322   192    2196 
  execute__g108142/Q       -       A->Q  F     NA2X1          3 22.6   189   140    2336 
  execute__g108081/Q       -       AN->Q F     NA3I1X2        9 68.7   286   261    2597 
  execute__g108048/Q       -       A->Q  F     OR2X1          4 42.0   206   314    2911 
  alu_/g790/Q              -       S->Q  R     MU2IX1         1  9.8   221   164    3076 
  alu_/g789/Q              -       A->Q  R     EN2X0          4 27.5  1045   648    3724 
  alu_/g742/Q              -       B->Q  R     OR2X1          1 10.9   133   211    3935 
  alu_/g802/Q              -       B->Q  F     AN221X1        2 17.0   343   150    4085 
  alu_/g729/Q              -       A->Q  R     NO2X2          3 21.5   194   168    4253 
  alu_/g728/Q              -       C->Q  R     OA21X2         1 10.1    78   156    4409 
  alu_/g727/Q              -       D->Q  F     AN211X1        2 15.7   194    74    4483 
  alu_/g723/Q              -       E->Q  F     OA32X2         1 18.1   123   216    4699 
  alu_/g721/Q              -       A->Q  R     NO2X4          3 30.2   133    97    4796 
  alu_/g46/Q               -       A->Q  F     ITHX1          5 55.8   500   140    4936 
  alu_/g716/Q              -       A->Q  R     INX2           1 15.9   172   158    5094 
  alu_/g14/Q               -       A->Q  F     ITLX1          5 39.7   500   121    5215 
  alu_/g713/Q              -       A->Q  R     NA2X2          1 12.3   146   153    5368 
  alu_/g710/Q              -       A->Q  F     NA2X2          1 14.9    86    60    5428 
  alu_/g74/Q               -       A->Q  F     BTLX4          6 69.7   500   181    5609 
  alu_/g796/Q              -       A->Q  R     INX4           1 15.6    96    86    5695 
  alu_/g15/Q               -       A->Q  F     ITLX8          5 42.3   500   169    5864 
  sw2__g3/Q                -       A->Q  F     BTLX4          4 49.9   500   296    6161 
  sw1__g11/Q               -       A->Q  F     BTLX8         10 92.9   500   321    6482 
  alu_/g705/Q              -       B->Q  R     NO2I1X4        1 21.7   159   157    6639 
  alu_/g1/Q                -       A->Q  R     BTHX8          6 68.3   500   152    6792 
  alu_/g9/Q                -       A->Q  R     BTHX8          5 51.4   500   158    6950 
  g4921/Q                  -       A->Q  F     INX1           1 15.9   329   149    7099 
  sw2__g5/Q                -       A->Q  R     ITLX1          4 41.4   500   230    7329 
  g4920/Q                  -       A->Q  F     INX1           1 15.9   292   147    7476 
  sw1__g13/Q               -       A->Q  R     ITHX1          7 60.1   500   278    7754 
  g4719/Q                  -       A->Q  R     AO22X0         1  9.6   318   351    8105 
  data_pins__dout_reg[3]/D -       -     R     DFFQX1         1    -     -     0    8106 
#----------------------------------------------------------------------------------------



Path 25: MET (2041 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[13]/CN->D
          Group: C2C
     Startpoint: (R) interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/C
          Clock: (R) CLK
       Endpoint: (F) address_pins__DFFE_apin_latch_reg[13]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     172                  
     Required Time:=    9828                  
      Launch Clock:-       0                  
         Data Path:-    7787                  
             Slack:=    2041                  

#------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                                   (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------
  interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/C -       -      R     (arrival)      3    -     0     -       0 
  interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/Q -       C->Q   R     SDFRRQX1       8 58.5   517   564     564 
  g5117/Q                                     -       B->Q   F     NO2I1X1        8 60.1   328   268     832 
  execute__g108957/Q                          -       A->Q   R     NO3X1          7 55.7   826   506    1339 
  execute__g108881/Q                          -       A->Q   F     INX1           9 62.5   395   312    1651 
  execute__g108764/Q                          -       A->Q   R     NA2X1          2 20.0   272   218    1869 
  execute__g108690/Q                          -       A->Q   F     INX1           2 19.6   134   107    1976 
  execute__g108383/Q                          -       B->Q   R     AN21X1         2 17.0   267   202    2178 
  execute__g108304/Q                          -       A->Q   F     NA2X1          2 17.7   155   113    2292 
  g109410/Q                                   -       C->Q   R     AN21X1         2 19.5   305   198    2490 
  execute__g108220/Q                          -       A->Q   F     INX1           2 17.0   131   104    2594 
  execute__g108190/Q                          -       C->Q   R     AN21X1         2 15.2   263   167    2761 
  execute__g108135/Q                          -       C->Q   R     OA21X1         2 17.7   177   229    2989 
  execute__g108111/Q                          -       C->Q   F     ON21X1         2 16.9   157   121    3110 
  execute__g108080/Q                          -       D->Q   R     AN211X1        2 17.8   374   229    3339 
  execute__g108054/Q                          -       C->Q   F     ON21X1         2 16.4   187   151    3490 
  execute__g108032/Q                          -       C->Q   F     AO21X1         2 14.6   108   234    3724 
  execute__g108016/Q                          -       C->Q   F     AO21X1         2 15.6   112   216    3939 
  execute__g107997/Q                          -       C->Q   R     AN21X1         2 17.1   282   173    4113 
  execute__g107984/Q                          -       C->Q   F     ON21X1         3 24.1   278   163    4275 
  execute__g107966/Q                          -       C->Q   R     AN21X1         1 10.1   211   176    4451 
  execute__g107958/Q                          -       D->Q   F     AN211X1        1 10.9   163    79    4530 
  execute__g107950/Q                          -       D->Q   R     ON211X1        1 10.0   228   170    4700 
  execute__g107946/Q                          -       C->Q   F     AN21X1         1 10.0   147    72    4773 
  execute__g107945/Q                          -       E->Q   R     ON221X1        1  8.7   324   118    4891 
  execute__g107942/Q                          -       A->Q   R     OR2X1          4 28.3   260   239    5130 
  address_latch__g638/Q                       -       AN->Q  R     NO3I2X1        1  8.7   232   179    5309 
  address_latch__g633/Q                       -       D->Q   F     NA6I3X1        2 17.6   116   314    5623 
  address_latch__g627/Q                       -       A->Q   R     NO6X1          3 21.2   202   331    5954 
  address_latch__g615/Q                       -       AN->Q  R     NO2I1X1        1 10.4   190   164    6118 
  address_latch__g592/Q                       -       B->Q   R     EN2X0          2 17.7   729   460    6578 
  address_latch__g8/Q                         -       A->Q   F     ITHX0          4 36.7   741   452    7030 
  address_latch__g566/Q                       -       AN->Q  F     NO2I1X1        2 15.3   179   324    7354 
  address_latch__g552/Q                       -       IN0->Q F     MU2X1          1  9.4   100   224    7577 
  address_latch__g532/Q                       -       IN0->Q F     MU2X1          1  9.6   101   210    7787 
  address_pins__DFFE_apin_latch_reg[13]/D     -       -      F     DFFX1          1    -     -     0    7787 
#------------------------------------------------------------------------------------------------------------



Path 26: MET (2111 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[14]/CN->D
          Group: C2C
     Startpoint: (R) interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/C
          Clock: (R) CLK
       Endpoint: (F) address_pins__DFFE_apin_latch_reg[14]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     172                  
     Required Time:=    9828                  
      Launch Clock:-       0                  
         Data Path:-    7717                  
             Slack:=    2111                  

#------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                                   (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------
  interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/C -       -      R     (arrival)      3    -     0     -       0 
  interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/Q -       C->Q   R     SDFRRQX1       8 58.5   517   564     564 
  g5117/Q                                     -       B->Q   F     NO2I1X1        8 60.1   328   268     832 
  execute__g108957/Q                          -       A->Q   R     NO3X1          7 55.7   826   506    1339 
  execute__g108881/Q                          -       A->Q   F     INX1           9 62.5   395   312    1651 
  execute__g108764/Q                          -       A->Q   R     NA2X1          2 20.0   272   218    1869 
  execute__g108690/Q                          -       A->Q   F     INX1           2 19.6   134   107    1976 
  execute__g108383/Q                          -       B->Q   R     AN21X1         2 17.0   267   202    2178 
  execute__g108304/Q                          -       A->Q   F     NA2X1          2 17.7   155   113    2292 
  g109410/Q                                   -       C->Q   R     AN21X1         2 19.5   305   198    2490 
  execute__g108220/Q                          -       A->Q   F     INX1           2 17.0   131   104    2594 
  execute__g108190/Q                          -       C->Q   R     AN21X1         2 15.2   263   167    2761 
  execute__g108135/Q                          -       C->Q   R     OA21X1         2 17.7   177   229    2989 
  execute__g108111/Q                          -       C->Q   F     ON21X1         2 16.9   157   121    3110 
  execute__g108080/Q                          -       D->Q   R     AN211X1        2 17.8   374   229    3339 
  execute__g108054/Q                          -       C->Q   F     ON21X1         2 16.4   187   151    3490 
  execute__g108032/Q                          -       C->Q   F     AO21X1         2 14.6   108   234    3724 
  execute__g108016/Q                          -       C->Q   F     AO21X1         2 15.6   112   216    3939 
  execute__g107997/Q                          -       C->Q   R     AN21X1         2 17.1   282   173    4113 
  execute__g107984/Q                          -       C->Q   F     ON21X1         3 24.1   278   163    4275 
  execute__g107966/Q                          -       C->Q   R     AN21X1         1 10.1   211   176    4451 
  execute__g107958/Q                          -       D->Q   F     AN211X1        1 10.9   163    79    4530 
  execute__g107950/Q                          -       D->Q   R     ON211X1        1 10.0   228   170    4700 
  execute__g107946/Q                          -       C->Q   F     AN21X1         1 10.0   147    72    4773 
  execute__g107945/Q                          -       E->Q   R     ON221X1        1  8.7   324   118    4891 
  execute__g107942/Q                          -       A->Q   R     OR2X1          4 28.3   260   239    5130 
  address_latch__g638/Q                       -       AN->Q  R     NO3I2X1        1  8.7   232   179    5309 
  address_latch__g633/Q                       -       D->Q   F     NA6I3X1        2 17.6   116   314    5623 
  address_latch__g627/Q                       -       A->Q   R     NO6X1          3 21.2   202   331    5954 
  address_latch__g622/Q                       -       AN->Q  R     NO3I1X1        2 16.1   329   229    6183 
  address_latch__g591/Q                       -       A->Q   R     EN2X0          2 18.0   738   502    6685 
  address_latch__g7/Q                         -       A->Q   F     ITHX2          4 36.7   500   282    6967 
  address_latch__g578/Q                       -       AN->Q  F     NO2I1X1        2 15.3   179   317    7284 
  address_latch__g551/Q                       -       IN0->Q F     MU2X1          1  9.4   100   224    7507 
  address_latch__g531/Q                       -       IN0->Q F     MU2X1          1  9.6   101   210    7717 
  address_pins__DFFE_apin_latch_reg[14]/D     -       -      F     DFFX1          1    -     -     0    7717 
#------------------------------------------------------------------------------------------------------------



Path 27: MET (2135 ps) Setup Check with Pin alu_/op1_high_reg[0]/CN->D
          Group: C2C
     Startpoint: (R) decode_state__DFFE_instED_reg/C
          Clock: (R) CLK
       Endpoint: (F) alu_/op1_high_reg[0]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     172                  
     Required Time:=    9828                  
      Launch Clock:-       0                  
         Data Path:-    7693                  
             Slack:=    2135                  

#-------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  decode_state__DFFE_instED_reg/C -       -      R     (arrival)    116     -     0     -       0 
  decode_state__DFFE_instED_reg/Q -       C->Q   F     SDFRRQX4       7  53.6   127   303     303 
  g5214/Q                         -       A->Q   F     OR2X4          7  82.9   123   186     489 
  g5205/Q                         -       A->Q   R     INX6          29 199.5   176   126     614 
  g5105/Q                         -       A->Q   R     AND3X2         7  53.2   239   237     852 
  execute__g34644/Q               -       A->Q   F     INX1           2  18.6   123    99     951 
  execute__g34392/Q               -       A->Q   R     NO2X1          4  32.1   394   237    1188 
  g109513/Q                       -       E->Q   F     NO5X2          1  15.0    60   248    1436 
  execute__g26048/Q               -       B->Q   R     NA2X2          5  35.5   188   125    1561 
  g5033/Q                         -       A->Q   F     INX1           4  29.6   153   121    1682 
  g5027/Q                         -       A->Q   R     NO3X1          3  24.5   432   250    1932 
  execute__g108970/Q              -       B->Q   R     OR2X2          2  18.4   103   174    2106 
  execute__g108816/Q              -       A->Q   F     NO2X2          2  21.8   140    61    2167 
  execute__g108493/Q              -       C->Q   R     AN31X1         2  17.6   329   205    2371 
  execute__g108402/Q              -       A->Q   F     NO2X1          4  25.1   168   132    2504 
  execute__g108313/Q              -       A->Q   F     AND3X2         4  36.1   104   187    2690 
  execute__g108280/Q              -       A->Q   R     INX1           1  10.1    77    65    2756 
  execute__g107992/Q              -       D->Q   F     AN211X1        1  12.6   166    67    2822 
  execute__g107987/Q              -       A->Q   R     NA3X2          4  32.3   209   143    2966 
  g109365/Q                       -       AN->Q  R     NO2I1X4        2  16.2   102   145    3111 
  g5009/Q                         -       A->Q   F     NA2X1          4  34.4   228   141    3252 
  g5002/Q                         -       IN0->Q R     MU2IX1         1  12.3   240   182    3434 
  g4984/Q                         -       A->Q   F     NA2X2          4  35.5   177   108    3542 
  g4974/Q                         -       A->Q   R     NO2X4          8  62.8   220   156    3698 
  reg_file__b2v_latch_hl2_lo_g2/Q -       E->Q   R     BTHX1         13 134.1   737   492    4190 
  g4940/Q                         -       A->Q   F     INX2           2  14.2   138    66    4256 
  reg_file__g149/Q                -       A->Q   R     ITHX0          3  35.9  1258   738    4995 
  g4938/Q                         -       A->Q   F     INX1           2  21.2   297   172    5167 
  sw2__g10/Q                      -       A->Q   R     ITHX1          5  39.7   500   222    5389 
  alu_/g713/Q                     -       A->Q   F     NA2X2          1  12.3   145    67    5456 
  alu_/g710/Q                     -       A->Q   R     NA2X2          1  14.9   108    90    5546 
  alu_/g74/Q                      -       A->Q   R     BTLX4          6  69.7   500   183    5729 
  alu_/g796/Q                     -       A->Q   F     INX4           1  15.6    93    48    5777 
  alu_/g15/Q                      -       A->Q   R     ITLX8          5  42.3   500   204    5980 
  sw2__g3/Q                       -       A->Q   R     BTLX4          4  49.9   500   195    6175 
  sw1__g11/Q                      -       A->Q   R     BTLX8         10  92.9   500   180    6355 
  alu_/g705/Q                     -       B->Q   F     NO2I1X4        1  21.7   118    55    6410 
  alu_/g1/Q                       -       A->Q   F     BTHX8          6  68.3   500   160    6570 
  alu_/g9/Q                       -       A->Q   F     BTHX8          5  51.4   500   223    6793 
  alu_/g703/Q                     -       B->Q   R     NA2I1X4        1  12.4   174   211    7004 
  alu_/g702/Q                     -       A->Q   F     INX1           1  12.7    88    73    7077 
  alu_/g696/Q                     -       A->Q   R     NO3X2          1  15.9   202   110    7187 
  alu_/g75/Q                      -       A->Q   F     ITLX1          5  59.3   500   156    7343 
  alu_/g625/Q                     -       A->Q   F     AND3X1         1   9.6    96   349    7693 
  alu_/op1_high_reg[0]/D          -       -      F     DFFQX1         1     -     -     0    7693 
#-------------------------------------------------------------------------------------------------



Path 28: MET (2135 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[11]/CN->D
          Group: C2C
     Startpoint: (R) interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/C
          Clock: (R) CLK
       Endpoint: (R) address_pins__DFFE_apin_latch_reg[11]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      57                  
     Required Time:=    9943                  
      Launch Clock:-       0                  
         Data Path:-    7807                  
             Slack:=    2135                  

#------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                                   (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------
  interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/C -       -      R     (arrival)      3    -     0     -       0 
  interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/Q -       C->Q   R     SDFRRQX1       8 58.5   517   564     564 
  g5117/Q                                     -       B->Q   F     NO2I1X1        8 60.1   328   268     832 
  execute__g108957/Q                          -       A->Q   R     NO3X1          7 55.7   826   506    1339 
  execute__g108881/Q                          -       A->Q   F     INX1           9 62.5   395   312    1651 
  execute__g108764/Q                          -       A->Q   R     NA2X1          2 20.0   272   218    1869 
  execute__g108690/Q                          -       A->Q   F     INX1           2 19.6   134   107    1976 
  execute__g108383/Q                          -       B->Q   R     AN21X1         2 17.0   267   202    2178 
  execute__g108304/Q                          -       A->Q   F     NA2X1          2 17.7   155   113    2292 
  g109410/Q                                   -       C->Q   R     AN21X1         2 19.5   305   198    2490 
  execute__g108220/Q                          -       A->Q   F     INX1           2 17.0   131   104    2594 
  execute__g108190/Q                          -       C->Q   R     AN21X1         2 15.2   263   167    2761 
  execute__g108135/Q                          -       C->Q   R     OA21X1         2 17.7   177   229    2989 
  execute__g108111/Q                          -       C->Q   F     ON21X1         2 16.9   157   121    3110 
  execute__g108080/Q                          -       D->Q   R     AN211X1        2 17.8   374   229    3339 
  execute__g108054/Q                          -       C->Q   F     ON21X1         2 16.4   187   151    3490 
  execute__g108032/Q                          -       C->Q   F     AO21X1         2 14.6   108   234    3724 
  execute__g108016/Q                          -       C->Q   F     AO21X1         2 15.6   112   216    3939 
  execute__g107997/Q                          -       C->Q   R     AN21X1         2 17.1   282   173    4113 
  execute__g107984/Q                          -       C->Q   F     ON21X1         3 24.1   278   163    4275 
  execute__g107966/Q                          -       C->Q   R     AN21X1         1 10.1   211   176    4451 
  execute__g107958/Q                          -       D->Q   F     AN211X1        1 10.9   163    79    4530 
  execute__g107950/Q                          -       D->Q   R     ON211X1        1 10.0   228   170    4700 
  execute__g107946/Q                          -       C->Q   F     AN21X1         1 10.0   147    72    4773 
  execute__g107945/Q                          -       E->Q   R     ON221X1        1  8.7   324   118    4891 
  execute__g107942/Q                          -       A->Q   R     OR2X1          4 28.3   260   239    5130 
  address_latch__g638/Q                       -       AN->Q  R     NO3I2X1        1  8.7   232   179    5309 
  address_latch__g633/Q                       -       D->Q   F     NA6I3X1        2 17.6   116   314    5623 
  address_latch__g632/Q                       -       A->Q   R     INX1           3 25.4   145   109    5732 
  address_latch__g623/Q                       -       AN->Q  R     NO3I1X1        3 25.8   448   292    6024 
  address_latch__g616/Q                       -       AN->Q  R     NO3I1X1        1 13.1   296   224    6249 
  address_latch__g594/Q                       -       A->Q   F     EN2X1          2 17.7   172   248    6496 
  address_latch__g10/Q                        -       A->Q   R     ITHX0          4 36.7  1283   758    7255 
  address_latch__g568/Q                       -       AN->Q  R     NO2I1X1        2 15.3   236   202    7456 
  address_latch__g553/Q                       -       IN0->Q R     MU2X1          1  9.4   126   180    7636 
  address_latch__g535/Q                       -       IN0->Q R     MU2X1          1  9.6   128   171    7807 
  address_pins__DFFE_apin_latch_reg[11]/D     -       -      R     DFFX1          1    -     -     0    7807 
#------------------------------------------------------------------------------------------------------------



Path 29: MET (2191 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[12]/CN->D
          Group: C2C
     Startpoint: (R) interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/C
          Clock: (R) CLK
       Endpoint: (F) address_pins__DFFE_apin_latch_reg[12]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     172                  
     Required Time:=    9828                  
      Launch Clock:-       0                  
         Data Path:-    7637                  
             Slack:=    2191                  

#------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                                   (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------
  interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/C -       -      R     (arrival)      3    -     0     -       0 
  interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/Q -       C->Q   R     SDFRRQX1       8 58.5   517   564     564 
  g5117/Q                                     -       B->Q   F     NO2I1X1        8 60.1   328   268     832 
  execute__g108957/Q                          -       A->Q   R     NO3X1          7 55.7   826   506    1339 
  execute__g108881/Q                          -       A->Q   F     INX1           9 62.5   395   312    1651 
  execute__g108764/Q                          -       A->Q   R     NA2X1          2 20.0   272   218    1869 
  execute__g108690/Q                          -       A->Q   F     INX1           2 19.6   134   107    1976 
  execute__g108383/Q                          -       B->Q   R     AN21X1         2 17.0   267   202    2178 
  execute__g108304/Q                          -       A->Q   F     NA2X1          2 17.7   155   113    2292 
  g109410/Q                                   -       C->Q   R     AN21X1         2 19.5   305   198    2490 
  execute__g108220/Q                          -       A->Q   F     INX1           2 17.0   131   104    2594 
  execute__g108190/Q                          -       C->Q   R     AN21X1         2 15.2   263   167    2761 
  execute__g108135/Q                          -       C->Q   R     OA21X1         2 17.7   177   229    2989 
  execute__g108111/Q                          -       C->Q   F     ON21X1         2 16.9   157   121    3110 
  execute__g108080/Q                          -       D->Q   R     AN211X1        2 17.8   374   229    3339 
  execute__g108054/Q                          -       C->Q   F     ON21X1         2 16.4   187   151    3490 
  execute__g108032/Q                          -       C->Q   F     AO21X1         2 14.6   108   234    3724 
  execute__g108016/Q                          -       C->Q   F     AO21X1         2 15.6   112   216    3939 
  execute__g107997/Q                          -       C->Q   R     AN21X1         2 17.1   282   173    4113 
  execute__g107984/Q                          -       C->Q   F     ON21X1         3 24.1   278   163    4275 
  execute__g107966/Q                          -       C->Q   R     AN21X1         1 10.1   211   176    4451 
  execute__g107958/Q                          -       D->Q   F     AN211X1        1 10.9   163    79    4530 
  execute__g107950/Q                          -       D->Q   R     ON211X1        1 10.0   228   170    4700 
  execute__g107946/Q                          -       C->Q   F     AN21X1         1 10.0   147    72    4773 
  execute__g107945/Q                          -       E->Q   R     ON221X1        1  8.7   324   118    4891 
  execute__g107942/Q                          -       A->Q   R     OR2X1          4 28.3   260   239    5130 
  address_latch__g638/Q                       -       AN->Q  R     NO3I2X1        1  8.7   232   179    5309 
  address_latch__g633/Q                       -       D->Q   F     NA6I3X1        2 17.6   116   314    5623 
  address_latch__g627/Q                       -       A->Q   R     NO6X1          3 21.2   202   331    5954 
  address_latch__g595/Q                       -       A->Q   R     EN2X0          2 17.7   728   474    6428 
  address_latch__g9/Q                         -       A->Q   F     ITHX0          4 36.7   741   452    6880 
  address_latch__g569/Q                       -       AN->Q  F     NO2I1X1        2 15.3   179   324    7204 
  address_latch__g555/Q                       -       IN0->Q F     MU2X1          1  9.4   100   224    7427 
  address_latch__g533/Q                       -       IN0->Q F     MU2X1          1  9.6   101   210    7637 
  address_pins__DFFE_apin_latch_reg[12]/D     -       -      F     DFFX1          1    -     -     0    7637 
#------------------------------------------------------------------------------------------------------------



Path 30: MET (2192 ps) Setup Check with Pin alu_flags__DFFE_inst_latch_pf_reg/C->SD
          Group: C2C
     Startpoint: (F) alu_/op2_high_reg[1]/CN
          Clock: (F) CLK
       Endpoint: (F) alu_flags__DFFE_inst_latch_pf_reg/SD
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   20000        10000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000        10000     
                                              
             Setup:-     521                  
     Required Time:=   19479                  
      Launch Clock:-   10000                  
         Data Path:-    7287                  
             Slack:=    2192                  

#-----------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                            (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------
  alu_/op2_high_reg[1]/CN              -       -      F     (arrival)      8    -     0     -   10000 
  alu_/op2_high_reg[1]/Q               -       CN->Q  F     DFFQX1         2 16.9   145   358   10358 
  alu_/g790/Q                          -       IN1->Q R     MU2IX1         1  9.8   221   154   10512 
  alu_/g789/Q                          -       A->Q   R     EN2X0          4 27.5  1045   648   11160 
  alu_/g742/Q                          -       B->Q   R     OR2X1          1 10.9   133   211   11371 
  alu_/g802/Q                          -       B->Q   F     AN221X1        2 17.0   343   150   11521 
  alu_/g729/Q                          -       A->Q   R     NO2X2          3 21.5   194   168   11689 
  alu_/g728/Q                          -       C->Q   R     OA21X2         1 10.1    78   156   11846 
  alu_/g727/Q                          -       D->Q   F     AN211X1        2 15.7   194    74   11919 
  alu_/g723/Q                          -       E->Q   F     OA32X2         1 18.1   123   216   12135 
  alu_/g721/Q                          -       A->Q   R     NO2X4          3 30.2   133    97   12232 
  alu_/g46/Q                           -       A->Q   F     ITHX1          5 55.8   500   140   12372 
  alu_/g716/Q                          -       A->Q   R     INX2           1 15.9   172   158   12531 
  alu_/g14/Q                           -       A->Q   F     ITLX1          5 39.7   500   121   12651 
  alu_/g713/Q                          -       A->Q   R     NA2X2          1 12.3   146   153   12804 
  alu_/g710/Q                          -       A->Q   F     NA2X2          1 14.9    86    60   12864 
  alu_/g74/Q                           -       A->Q   F     BTLX4          6 69.7   500   181   13045 
  alu_/g796/Q                          -       A->Q   R     INX4           1 15.6    96    86   13131 
  alu_/g15/Q                           -       A->Q   F     ITLX8          5 42.3   500   169   13300 
  sw2__g3/Q                            -       A->Q   F     BTLX4          4 49.9   500   296   13597 
  sw1__g11/Q                           -       A->Q   F     BTLX8         10 92.9   500   321   13918 
  alu_/g705/Q                          -       B->Q   R     NO2I1X4        1 21.7   159   157   14075 
  alu_/g1/Q                            -       A->Q   R     BTHX8          6 68.3   500   152   14228 
  alu_/g9/Q                            -       A->Q   R     BTHX8          5 51.4   500   158   14386 
  alu_/g703/Q                          -       B->Q   F     NA2I1X4        1 12.4   234    18   14404 
  alu_/g702/Q                          -       A->Q   R     INX1           1 12.7   110    98   14502 
  alu_/g696/Q                          -       A->Q   F     NO3X2          1 15.9    97    59   14561 
  alu_/g75/Q                           -       A->Q   R     ITLX1          5 59.3   500   240   14801 
  alu_/g16/Q                           -       A->Q   R     BTHX8          5 48.5   500   143   14944 
  sw2__g4/Q                            -       A->Q   R     BTLX8          4 58.3   500   159   15102 
  sw1__g12/Q                           -       A->Q   R     BTLX12        11 85.2   500   142   15244 
  alu_/g689/Q                          -       A->Q   F     NO3X4          1 21.7   157    67   15312 
  alu_/g3/Q                            -       A->Q   F     BTHX8          5 53.6   500   161   15472 
  alu_/g11/Q                           -       A->Q   F     BTHX3          5 48.3   500   358   15830 
  alu_/g672/Q                          -       B->Q   R     NA2I1X4        1 18.7   142   158   15988 
  alu_/g661/Q                          -       A->Q   F     NA3X4          1 11.0    74    52   16040 
  alu_/g69/Q                           -       A->Q   F     BTHX2          5 52.6   500   215   16255 
  alu_/g10/Q                           -       A->Q   F     BTHX4          5 43.6   500   248   16503 
  g4861/Q                              -       A->Q   R     INX2           1 15.9   152   140   16644 
  sw2__g6/Q                            -       A->Q   F     ITHX1          4 45.0   500   125   16769 
  g4770/Q                              -       A->Q   F     AO22X0         1  8.5   182   518   17287 
  alu_flags__DFFE_inst_latch_pf_reg/SD -       -      F     SDFRQX1        1    -     -     0   17287 
#-----------------------------------------------------------------------------------------------------



Path 31: MET (2206 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[15]/CN->D
          Group: C2C
     Startpoint: (R) interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/C
          Clock: (R) CLK
       Endpoint: (F) address_pins__DFFE_apin_latch_reg[15]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     172                  
     Required Time:=    9828                  
      Launch Clock:-       0                  
         Data Path:-    7622                  
             Slack:=    2206                  

#------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                                   (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------
  interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/C -       -      R     (arrival)      3    -     0     -       0 
  interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/Q -       C->Q   R     SDFRRQX1       8 58.5   517   564     564 
  g5117/Q                                     -       B->Q   F     NO2I1X1        8 60.1   328   268     832 
  execute__g108957/Q                          -       A->Q   R     NO3X1          7 55.7   826   506    1339 
  execute__g108881/Q                          -       A->Q   F     INX1           9 62.5   395   312    1651 
  execute__g108764/Q                          -       A->Q   R     NA2X1          2 20.0   272   218    1869 
  execute__g108690/Q                          -       A->Q   F     INX1           2 19.6   134   107    1976 
  execute__g108383/Q                          -       B->Q   R     AN21X1         2 17.0   267   202    2178 
  execute__g108304/Q                          -       A->Q   F     NA2X1          2 17.7   155   113    2292 
  g109410/Q                                   -       C->Q   R     AN21X1         2 19.5   305   198    2490 
  execute__g108220/Q                          -       A->Q   F     INX1           2 17.0   131   104    2594 
  execute__g108190/Q                          -       C->Q   R     AN21X1         2 15.2   263   167    2761 
  execute__g108135/Q                          -       C->Q   R     OA21X1         2 17.7   177   229    2989 
  execute__g108111/Q                          -       C->Q   F     ON21X1         2 16.9   157   121    3110 
  execute__g108080/Q                          -       D->Q   R     AN211X1        2 17.8   374   229    3339 
  execute__g108054/Q                          -       C->Q   F     ON21X1         2 16.4   187   151    3490 
  execute__g108032/Q                          -       C->Q   F     AO21X1         2 14.6   108   234    3724 
  execute__g108016/Q                          -       C->Q   F     AO21X1         2 15.6   112   216    3939 
  execute__g107997/Q                          -       C->Q   R     AN21X1         2 17.1   282   173    4113 
  execute__g107984/Q                          -       C->Q   F     ON21X1         3 24.1   278   163    4275 
  execute__g107966/Q                          -       C->Q   R     AN21X1         1 10.1   211   176    4451 
  execute__g107958/Q                          -       D->Q   F     AN211X1        1 10.9   163    79    4530 
  execute__g107950/Q                          -       D->Q   R     ON211X1        1 10.0   228   170    4700 
  execute__g107946/Q                          -       C->Q   F     AN21X1         1 10.0   147    72    4773 
  execute__g107945/Q                          -       E->Q   R     ON221X1        1  8.7   324   118    4891 
  execute__g107942/Q                          -       A->Q   R     OR2X1          4 28.3   260   239    5130 
  address_latch__g638/Q                       -       AN->Q  R     NO3I2X1        1  8.7   232   179    5309 
  address_latch__g633/Q                       -       D->Q   F     NA6I3X1        2 17.6   116   314    5623 
  address_latch__g627/Q                       -       A->Q   R     NO6X1          3 21.2   202   331    5954 
  address_latch__g622/Q                       -       AN->Q  R     NO3I1X1        2 16.1   329   229    6183 
  address_latch__g614/Q                       -       A->Q   F     NA2X1          1 10.4   131    91    6274 
  address_latch__g598/Q                       -       B->Q   F     EN2X0          2 17.8   244   306    6580 
  address_latch__g589/Q                       -       A->Q   R     INX1           1 15.9   127   112    6692 
  address_latch__g6/Q                         -       A->Q   F     ITHX1          4 36.7   500   109    6801 
  address_latch__g565/Q                       -       AN->Q  F     NO2I1X1        2 14.8   177   315    7116 
  address_latch__g550/Q                       -       IN0->Q F     MU2X0          1  9.4   176   282    7398 
  address_latch__g530/Q                       -       IN0->Q F     MU2X1          1  9.6   101   224    7622 
  address_pins__DFFE_apin_latch_reg[15]/D     -       -      F     DFFX1          1    -     -     0    7622 
#------------------------------------------------------------------------------------------------------------



Path 32: MET (2226 ps) Setup Check with Pin alu_flags__SYNTHESIZED_WIRE_39_reg/C->SD
          Group: C2C
     Startpoint: (F) alu_/op2_high_reg[0]/CN
          Clock: (F) CLK
       Endpoint: (F) alu_flags__SYNTHESIZED_WIRE_39_reg/SD
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   20000        10000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000        10000     
                                              
             Setup:-     515                  
     Required Time:=   19485                  
      Launch Clock:-   10000                  
         Data Path:-    7259                  
             Slack:=    2226                  

#------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                             (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------
  alu_/op2_high_reg[0]/CN               -       -      F     (arrival)      8    -     0     -   10000 
  alu_/op2_high_reg[0]/Q                -       CN->Q  R     DFFQX1         2 18.5   195   299   10299 
  alu_/g762/Q                           -       A->Q   F     INX1           2 14.8   100    82   10382 
  alu_/g757/Q                           -       IN3->Q F     MU4X1          4 29.3   256   361   10743 
  alu_/g754/Q                           -       B->Q   F     OR2X1          1 11.1    92   224   10967 
  alu_/g803/Q                           -       D->Q   R     AN221X1        2 17.0   393   253   11221 
  alu_/g743/Q                           -       A->Q   F     NO2X2          3 21.8   135    86   11306 
  alu_/g802/Q                           -       A->Q   R     AN221X1        2 17.0   392   308   11614 
  alu_/g729/Q                           -       A->Q   F     NO2X2          3 21.5   135    85   11699 
  alu_/g728/Q                           -       C->Q   F     OA21X2         1 10.1    70   126   11824 
  alu_/g727/Q                           -       D->Q   R     AN211X1        2 15.7   349   194   12019 
  alu_/g723/Q                           -       E->Q   R     OA32X2         1 18.1   113   246   12264 
  alu_/g721/Q                           -       A->Q   F     NO2X4          3 30.2    89    53   12318 
  alu_/g46/Q                            -       A->Q   R     ITHX1          5 55.8   500   232   12550 
  alu_/g716/Q                           -       A->Q   F     INX2           1 15.9   260    70   12619 
  alu_/g14/Q                            -       A->Q   R     ITLX1          5 39.7   500   214   12833 
  alu_/g713/Q                           -       A->Q   F     NA2X2          1 12.3   145    67   12900 
  alu_/g710/Q                           -       A->Q   R     NA2X2          1 14.9   108    90   12990 
  alu_/g74/Q                            -       A->Q   R     BTLX4          6 69.7   500   183   13173 
  alu_/g796/Q                           -       A->Q   F     INX4           1 15.6    93    48   13221 
  alu_/g15/Q                            -       A->Q   R     ITLX8          5 42.3   500   204   13424 
  sw2__g3/Q                             -       A->Q   R     BTLX4          4 49.9   500   195   13619 
  sw1__g11/Q                            -       A->Q   R     BTLX8         10 92.9   500   180   13799 
  alu_/g705/Q                           -       B->Q   F     NO2I1X4        1 21.7   118    55   13854 
  alu_/g1/Q                             -       A->Q   F     BTHX8          6 68.3   500   160   14014 
  alu_/g9/Q                             -       A->Q   F     BTHX8          5 51.4   500   223   14237 
  alu_/g703/Q                           -       B->Q   R     NA2I1X4        1 12.4   174   211   14448 
  alu_/g702/Q                           -       A->Q   F     INX1           1 12.7    88    73   14521 
  alu_/g696/Q                           -       A->Q   R     NO3X2          1 15.9   202   110   14631 
  alu_/g75/Q                            -       A->Q   F     ITLX1          5 59.3   500   156   14787 
  alu_/g16/Q                            -       A->Q   F     BTHX8          5 48.5   500   299   15087 
  sw2__g4/Q                             -       A->Q   F     BTLX8          4 58.3   500   279   15366 
  sw1__g12/Q                            -       A->Q   F     BTLX12        11 85.2   500   309   15675 
  alu_/g689/Q                           -       A->Q   R     NO3X4          1 21.7   206   184   15858 
  alu_/g3/Q                             -       A->Q   R     BTHX8          5 53.6   500   148   16006 
  alu_/g11/Q                            -       A->Q   R     BTHX3          5 48.3   500   198   16204 
  alu_/g678/Q                           -       A->Q   F     NA2X1          1 12.4   183   110   16314 
  alu_/g676/Q                           -       A->Q   R     INX1           1  9.8    89    78   16392 
  alu_/g660/Q                           -       A->Q   F     NO2X1          1 15.9   148    72   16465 
  alu_/g71/Q                            -       A->Q   R     ITLX1          5 53.7   500   233   16698 
  alu_/g652/Q                           -       B->Q   F     NO5X2          1  8.4    48   215   16913 
  g4843/Q                               -       C->Q   R     AN22X0         1 10.0   509   265   17178 
  g109266/Q                             -       C->Q   F     AN21X1         1  8.5   152    81   17259 
  alu_flags__SYNTHESIZED_WIRE_39_reg/SD -       -      F     SDFRQX1        1    -     -     0   17259 
#------------------------------------------------------------------------------------------------------



Path 33: MET (2319 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[9]/CN->D
          Group: C2C
     Startpoint: (R) interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/C
          Clock: (R) CLK
       Endpoint: (R) address_pins__DFFE_apin_latch_reg[9]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      57                  
     Required Time:=    9943                  
      Launch Clock:-       0                  
         Data Path:-    7624                  
             Slack:=    2319                  

#------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                                   (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------
  interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/C -       -      R     (arrival)      3    -     0     -       0 
  interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/Q -       C->Q   R     SDFRRQX1       8 58.5   517   564     564 
  g5117/Q                                     -       B->Q   F     NO2I1X1        8 60.1   328   268     832 
  execute__g108957/Q                          -       A->Q   R     NO3X1          7 55.7   826   506    1339 
  execute__g108881/Q                          -       A->Q   F     INX1           9 62.5   395   312    1651 
  execute__g108764/Q                          -       A->Q   R     NA2X1          2 20.0   272   218    1869 
  execute__g108690/Q                          -       A->Q   F     INX1           2 19.6   134   107    1976 
  execute__g108383/Q                          -       B->Q   R     AN21X1         2 17.0   267   202    2178 
  execute__g108304/Q                          -       A->Q   F     NA2X1          2 17.7   155   113    2292 
  g109410/Q                                   -       C->Q   R     AN21X1         2 19.5   305   198    2490 
  execute__g108220/Q                          -       A->Q   F     INX1           2 17.0   131   104    2594 
  execute__g108190/Q                          -       C->Q   R     AN21X1         2 15.2   263   167    2761 
  execute__g108135/Q                          -       C->Q   R     OA21X1         2 17.7   177   229    2989 
  execute__g108111/Q                          -       C->Q   F     ON21X1         2 16.9   157   121    3110 
  execute__g108080/Q                          -       D->Q   R     AN211X1        2 17.8   374   229    3339 
  execute__g108054/Q                          -       C->Q   F     ON21X1         2 16.4   187   151    3490 
  execute__g108032/Q                          -       C->Q   F     AO21X1         2 14.6   108   234    3724 
  execute__g108016/Q                          -       C->Q   F     AO21X1         2 15.6   112   216    3939 
  execute__g107997/Q                          -       C->Q   R     AN21X1         2 17.1   282   173    4113 
  execute__g107984/Q                          -       C->Q   F     ON21X1         3 24.1   278   163    4275 
  execute__g107966/Q                          -       C->Q   R     AN21X1         1 10.1   211   176    4451 
  execute__g107958/Q                          -       D->Q   F     AN211X1        1 10.9   163    79    4530 
  execute__g107950/Q                          -       D->Q   R     ON211X1        1 10.0   228   170    4700 
  execute__g107946/Q                          -       C->Q   F     AN21X1         1 10.0   147    72    4773 
  execute__g107945/Q                          -       E->Q   R     ON221X1        1  8.7   324   118    4891 
  execute__g107942/Q                          -       A->Q   R     OR2X1          4 28.3   260   239    5130 
  address_latch__g638/Q                       -       AN->Q  R     NO3I2X1        1  8.7   232   179    5309 
  address_latch__g633/Q                       -       D->Q   F     NA6I3X1        2 17.6   116   314    5623 
  address_latch__g632/Q                       -       A->Q   R     INX1           3 25.4   145   109    5732 
  address_latch__g623/Q                       -       AN->Q  R     NO3I1X1        3 25.8   448   292    6024 
  address_latch__g596/Q                       -       A->Q   F     EN2X1          2 17.7   191   285    6309 
  address_latch__g12/Q                        -       A->Q   R     ITHX0          4 36.7  1283   762    7071 
  address_latch__g570/Q                       -       AN->Q  R     NO2I1X1        2 15.3   236   202    7272 
  address_latch__g556/Q                       -       IN0->Q R     MU2X1          1  9.4   126   180    7452 
  address_latch__g536/Q                       -       IN0->Q R     MU2X1          1  9.6   128   171    7624 
  address_pins__DFFE_apin_latch_reg[9]/D      -       -      R     DFFX1          1    -     -     0    7624 
#------------------------------------------------------------------------------------------------------------



Path 34: MET (2364 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[10]/CN->D
          Group: C2C
     Startpoint: (R) interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/C
          Clock: (R) CLK
       Endpoint: (F) address_pins__DFFE_apin_latch_reg[10]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     172                  
     Required Time:=    9828                  
      Launch Clock:-       0                  
         Data Path:-    7463                  
             Slack:=    2364                  

#------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                                   (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------
  interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/C -       -      R     (arrival)      3    -     0     -       0 
  interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/Q -       C->Q   R     SDFRRQX1       8 58.5   517   564     564 
  g5117/Q                                     -       B->Q   F     NO2I1X1        8 60.1   328   268     832 
  execute__g108957/Q                          -       A->Q   R     NO3X1          7 55.7   826   506    1339 
  execute__g108881/Q                          -       A->Q   F     INX1           9 62.5   395   312    1651 
  execute__g108764/Q                          -       A->Q   R     NA2X1          2 20.0   272   218    1869 
  execute__g108690/Q                          -       A->Q   F     INX1           2 19.6   134   107    1976 
  execute__g108383/Q                          -       B->Q   R     AN21X1         2 17.0   267   202    2178 
  execute__g108304/Q                          -       A->Q   F     NA2X1          2 17.7   155   113    2292 
  g109410/Q                                   -       C->Q   R     AN21X1         2 19.5   305   198    2490 
  execute__g108220/Q                          -       A->Q   F     INX1           2 17.0   131   104    2594 
  execute__g108190/Q                          -       C->Q   R     AN21X1         2 15.2   263   167    2761 
  execute__g108135/Q                          -       C->Q   R     OA21X1         2 17.7   177   229    2989 
  execute__g108111/Q                          -       C->Q   F     ON21X1         2 16.9   157   121    3110 
  execute__g108080/Q                          -       D->Q   R     AN211X1        2 17.8   374   229    3339 
  execute__g108054/Q                          -       C->Q   F     ON21X1         2 16.4   187   151    3490 
  execute__g108032/Q                          -       C->Q   F     AO21X1         2 14.6   108   234    3724 
  execute__g108016/Q                          -       C->Q   F     AO21X1         2 15.6   112   216    3939 
  execute__g107997/Q                          -       C->Q   R     AN21X1         2 17.1   282   173    4113 
  execute__g107984/Q                          -       C->Q   F     ON21X1         3 24.1   278   163    4275 
  execute__g107966/Q                          -       C->Q   R     AN21X1         1 10.1   211   176    4451 
  execute__g107958/Q                          -       D->Q   F     AN211X1        1 10.9   163    79    4530 
  execute__g107950/Q                          -       D->Q   R     ON211X1        1 10.0   228   170    4700 
  execute__g107946/Q                          -       C->Q   F     AN21X1         1 10.0   147    72    4773 
  execute__g107945/Q                          -       E->Q   R     ON221X1        1  8.7   324   118    4891 
  execute__g107942/Q                          -       A->Q   R     OR2X1          4 28.3   260   239    5130 
  address_latch__g638/Q                       -       AN->Q  R     NO3I2X1        1  8.7   232   179    5309 
  address_latch__g633/Q                       -       D->Q   F     NA6I3X1        2 17.6   116   314    5623 
  address_latch__g632/Q                       -       A->Q   R     INX1           3 25.4   145   109    5732 
  address_latch__g623/Q                       -       AN->Q  R     NO3I1X1        3 25.8   448   292    6024 
  g109380/Q                                   -       B->Q   F     NA2I1X1        1 10.4   140    87    6112 
  address_latch__g593/Q                       -       B->Q   F     EN2X0          2 17.8   248   308    6420 
  address_latch__g584/Q                       -       A->Q   R     INX1           1 15.9   127   113    6533 
  address_latch__g11/Q                        -       A->Q   F     ITHX1          4 36.7   500   109    6642 
  address_latch__g567/Q                       -       AN->Q  F     NO2I1X1        2 14.8   177   315    6958 
  address_latch__g554/Q                       -       IN0->Q F     MU2X0          1  9.4   176   282    7240 
  address_latch__g534/Q                       -       IN0->Q F     MU2X1          1  9.6   101   224    7463 
  address_pins__DFFE_apin_latch_reg[10]/D     -       -      F     DFFX1          1    -     -     0    7463 
#------------------------------------------------------------------------------------------------------------



Path 35: MET (2432 ps) Setup Check with Pin alu_flags__DFFE_inst_latch_cf2_reg/C->D
          Group: C2C
     Startpoint: (F) alu_/op2_high_reg[0]/CN
          Clock: (F) CLK
       Endpoint: (R) alu_flags__DFFE_inst_latch_cf2_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   20000        10000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000        10000     
                                              
             Setup:-     194                  
     Required Time:=   19806                  
      Launch Clock:-   10000                  
         Data Path:-    7374                  
             Slack:=    2432                  

#-----------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                            (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------
  alu_/op2_high_reg[0]/CN              -       -      F     (arrival)      8    -     0     -   10000 
  alu_/op2_high_reg[0]/Q               -       CN->Q  R     DFFQX1         2 18.5   195   299   10299 
  alu_/g762/Q                          -       A->Q   F     INX1           2 14.8   100    82   10382 
  alu_/g757/Q                          -       IN3->Q F     MU4X1          4 29.3   256   361   10743 
  alu_/g754/Q                          -       B->Q   F     OR2X1          1 11.1    92   224   10967 
  alu_/g803/Q                          -       D->Q   R     AN221X1        2 17.0   393   253   11221 
  alu_/g743/Q                          -       A->Q   F     NO2X2          3 21.8   135    86   11306 
  alu_/g802/Q                          -       A->Q   R     AN221X1        2 17.0   392   308   11614 
  alu_/g729/Q                          -       A->Q   F     NO2X2          3 21.5   135    85   11699 
  alu_/g728/Q                          -       C->Q   F     OA21X2         1 10.1    70   126   11824 
  alu_/g727/Q                          -       D->Q   R     AN211X1        2 15.7   349   194   12019 
  alu_/g723/Q                          -       E->Q   R     OA32X2         1 18.1   113   246   12264 
  alu_/g721/Q                          -       A->Q   F     NO2X4          3 30.2    89    53   12318 
  alu_/g46/Q                           -       A->Q   R     ITHX1          5 55.8   500   232   12550 
  alu_/g716/Q                          -       A->Q   F     INX2           1 15.9   260    70   12619 
  alu_/g14/Q                           -       A->Q   R     ITLX1          5 39.7   500   214   12833 
  alu_/g713/Q                          -       A->Q   F     NA2X2          1 12.3   145    67   12900 
  alu_/g710/Q                          -       A->Q   R     NA2X2          1 14.9   108    90   12990 
  alu_/g74/Q                           -       A->Q   R     BTLX4          6 69.7   500   183   13173 
  alu_/g796/Q                          -       A->Q   F     INX4           1 15.6    93    48   13221 
  alu_/g15/Q                           -       A->Q   R     ITLX8          5 42.3   500   204   13424 
  sw2__g3/Q                            -       A->Q   R     BTLX4          4 49.9   500   195   13619 
  sw1__g11/Q                           -       A->Q   R     BTLX8         10 92.9   500   180   13799 
  alu_/g705/Q                          -       B->Q   F     NO2I1X4        1 21.7   118    55   13854 
  alu_/g1/Q                            -       A->Q   F     BTHX8          6 68.3   500   160   14014 
  alu_/g9/Q                            -       A->Q   F     BTHX8          5 51.4   500   223   14237 
  alu_/g703/Q                          -       B->Q   R     NA2I1X4        1 12.4   174   211   14448 
  alu_/g702/Q                          -       A->Q   F     INX1           1 12.7    88    73   14521 
  alu_/g696/Q                          -       A->Q   R     NO3X2          1 15.9   202   110   14631 
  alu_/g75/Q                           -       A->Q   F     ITLX1          5 59.3   500   156   14787 
  alu_/g16/Q                           -       A->Q   F     BTHX8          5 48.5   500   299   15087 
  sw2__g4/Q                            -       A->Q   F     BTLX8          4 58.3   500   279   15366 
  sw1__g12/Q                           -       A->Q   F     BTLX12        11 85.2   500   309   15675 
  alu_/g689/Q                          -       A->Q   R     NO3X4          1 21.7   206   184   15858 
  alu_/g3/Q                            -       A->Q   R     BTHX8          5 53.6   500   148   16006 
  alu_/g11/Q                           -       A->Q   R     BTHX3          5 48.3   500   198   16204 
  alu_/g678/Q                          -       A->Q   F     NA2X1          1 12.4   183   110   16314 
  alu_/g676/Q                          -       A->Q   R     INX1           1  9.8    89    78   16392 
  alu_/g660/Q                          -       A->Q   F     NO2X1          1 15.9   148    72   16465 
  alu_/g71/Q                           -       A->Q   R     ITLX1          5 53.7   500   233   16698 
  alu_/g657/Q                          -       A->Q   F     INX1           1 15.9   338   150   16848 
  alu_/g12/Q                           -       A->Q   R     ITHX1          6 43.1   500   238   17086 
  g4840/Q                              -       IN1->Q F     MU2IX1         1 11.2   174   127   17212 
  g2/Q                                 -       B->Q   R     ON21X1         1  9.9   202   161   17374 
  alu_flags__DFFE_inst_latch_cf2_reg/D -       -      R     SDFRQX1        1    -     -     0   17374 
#-----------------------------------------------------------------------------------------------------



Path 36: MET (2470 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[8]/CN->D
          Group: C2C
     Startpoint: (R) interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/C
          Clock: (R) CLK
       Endpoint: (R) address_pins__DFFE_apin_latch_reg[8]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      57                  
     Required Time:=    9943                  
      Launch Clock:-       0                  
         Data Path:-    7472                  
             Slack:=    2470                  

#------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                                   (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------
  interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/C -       -      R     (arrival)      3    -     0     -       0 
  interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/Q -       C->Q   R     SDFRRQX1       8 58.5   517   564     564 
  g5117/Q                                     -       B->Q   F     NO2I1X1        8 60.1   328   268     832 
  execute__g108957/Q                          -       A->Q   R     NO3X1          7 55.7   826   506    1339 
  execute__g108881/Q                          -       A->Q   F     INX1           9 62.5   395   312    1651 
  execute__g108764/Q                          -       A->Q   R     NA2X1          2 20.0   272   218    1869 
  execute__g108690/Q                          -       A->Q   F     INX1           2 19.6   134   107    1976 
  execute__g108383/Q                          -       B->Q   R     AN21X1         2 17.0   267   202    2178 
  execute__g108304/Q                          -       A->Q   F     NA2X1          2 17.7   155   113    2292 
  g109410/Q                                   -       C->Q   R     AN21X1         2 19.5   305   198    2490 
  execute__g108220/Q                          -       A->Q   F     INX1           2 17.0   131   104    2594 
  execute__g108190/Q                          -       C->Q   R     AN21X1         2 15.2   263   167    2761 
  execute__g108135/Q                          -       C->Q   R     OA21X1         2 17.7   177   229    2989 
  execute__g108111/Q                          -       C->Q   F     ON21X1         2 16.9   157   121    3110 
  execute__g108080/Q                          -       D->Q   R     AN211X1        2 17.8   374   229    3339 
  execute__g108054/Q                          -       C->Q   F     ON21X1         2 16.4   187   151    3490 
  execute__g108032/Q                          -       C->Q   F     AO21X1         2 14.6   108   234    3724 
  execute__g108016/Q                          -       C->Q   F     AO21X1         2 15.6   112   216    3939 
  execute__g107997/Q                          -       C->Q   R     AN21X1         2 17.1   282   173    4113 
  execute__g107984/Q                          -       C->Q   F     ON21X1         3 24.1   278   163    4275 
  execute__g107966/Q                          -       C->Q   R     AN21X1         1 10.1   211   176    4451 
  execute__g107958/Q                          -       D->Q   F     AN211X1        1 10.9   163    79    4530 
  execute__g107950/Q                          -       D->Q   R     ON211X1        1 10.0   228   170    4700 
  execute__g107946/Q                          -       C->Q   F     AN21X1         1 10.0   147    72    4773 
  execute__g107945/Q                          -       E->Q   R     ON221X1        1  8.7   324   118    4891 
  execute__g107942/Q                          -       A->Q   R     OR2X1          4 28.3   260   239    5130 
  address_latch__g638/Q                       -       AN->Q  R     NO3I2X1        1  8.7   232   179    5309 
  address_latch__g633/Q                       -       D->Q   F     NA6I3X1        2 17.6   116   314    5623 
  address_latch__g632/Q                       -       A->Q   R     INX1           3 25.4   145   109    5732 
  address_latch__g621/Q                       -       AN->Q  R     NO2I1X1        1 14.0   227   179    5911 
  address_latch__g611/Q                       -       B->Q   F     EN2X1          2 17.7   174   250    6161 
  address_latch__g13/Q                        -       A->Q   R     ITHX0          4 36.7  1283   759    6920 
  address_latch__g573/Q                       -       AN->Q  R     NO2I1X1        2 15.3   236   202    7121 
  address_latch__g559/Q                       -       IN0->Q R     MU2X1          1  9.4   126   180    7301 
  address_latch__g538/Q                       -       IN0->Q R     MU2X1          1  9.6   128   171    7472 
  address_pins__DFFE_apin_latch_reg[8]/D      -       -      R     DFFX1          1    -     -     0    7472 
#------------------------------------------------------------------------------------------------------------



Path 37: MET (2488 ps) Setup Check with Pin ir__opcode_reg[2]/C->D
          Group: C2C
     Startpoint: (F) alu_/op2_high_reg[0]/CN
          Clock: (F) CLK
       Endpoint: (R) ir__opcode_reg[2]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   20000        10000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000        10000     
                                              
             Setup:-     228                  
     Required Time:=   19772                  
      Launch Clock:-   10000                  
         Data Path:-    7284                  
             Slack:=    2488                  

#----------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  alu_/op2_high_reg[0]/CN -       -      F     (arrival)      8    -     0     -   10000 
  alu_/op2_high_reg[0]/Q  -       CN->Q  R     DFFQX1         2 18.5   195   299   10299 
  alu_/g762/Q             -       A->Q   F     INX1           2 14.8   100    82   10382 
  alu_/g757/Q             -       IN3->Q F     MU4X1          4 29.3   256   361   10743 
  alu_/g754/Q             -       B->Q   F     OR2X1          1 11.1    92   224   10967 
  alu_/g803/Q             -       D->Q   R     AN221X1        2 17.0   393   253   11221 
  alu_/g743/Q             -       A->Q   F     NO2X2          3 21.8   135    86   11306 
  alu_/g802/Q             -       A->Q   R     AN221X1        2 17.0   392   308   11614 
  alu_/g729/Q             -       A->Q   F     NO2X2          3 21.5   135    85   11699 
  alu_/g728/Q             -       C->Q   F     OA21X2         1 10.1    70   126   11824 
  alu_/g727/Q             -       D->Q   R     AN211X1        2 15.7   349   194   12019 
  alu_/g723/Q             -       E->Q   R     OA32X2         1 18.1   113   246   12264 
  alu_/g721/Q             -       A->Q   F     NO2X4          3 30.2    89    53   12318 
  alu_/g46/Q              -       A->Q   R     ITHX1          5 55.8   500   232   12550 
  alu_/g716/Q             -       A->Q   F     INX2           1 15.9   260    70   12619 
  alu_/g14/Q              -       A->Q   R     ITLX1          5 39.7   500   214   12833 
  alu_/g713/Q             -       A->Q   F     NA2X2          1 12.3   145    67   12900 
  alu_/g710/Q             -       A->Q   R     NA2X2          1 14.9   108    90   12990 
  alu_/g74/Q              -       A->Q   R     BTLX4          6 69.7   500   183   13173 
  alu_/g796/Q             -       A->Q   F     INX4           1 15.6    93    48   13221 
  alu_/g15/Q              -       A->Q   R     ITLX8          5 42.3   500   204   13424 
  sw2__g3/Q               -       A->Q   R     BTLX4          4 49.9   500   195   13619 
  sw1__g11/Q              -       A->Q   R     BTLX8         10 92.9   500   180   13799 
  alu_/g705/Q             -       B->Q   F     NO2I1X4        1 21.7   118    55   13854 
  alu_/g1/Q               -       A->Q   F     BTHX8          6 68.3   500   160   14014 
  alu_/g9/Q               -       A->Q   F     BTHX8          5 51.4   500   223   14237 
  alu_/g703/Q             -       B->Q   R     NA2I1X4        1 12.4   174   211   14448 
  alu_/g702/Q             -       A->Q   F     INX1           1 12.7    88    73   14521 
  alu_/g696/Q             -       A->Q   R     NO3X2          1 15.9   202   110   14631 
  alu_/g75/Q              -       A->Q   F     ITLX1          5 59.3   500   156   14787 
  alu_/g16/Q              -       A->Q   F     BTHX8          5 48.5   500   299   15087 
  sw2__g4/Q               -       A->Q   F     BTLX8          4 58.3   500   279   15366 
  sw1__g12/Q              -       A->Q   F     BTLX12        11 85.2   500   309   15675 
  alu_/g689/Q             -       A->Q   R     NO3X4          1 21.7   206   184   15858 
  alu_/g3/Q               -       A->Q   R     BTHX8          5 53.6   500   148   16006 
  alu_/g11/Q              -       A->Q   R     BTHX3          5 48.3   500   198   16204 
  alu_/g672/Q             -       B->Q   F     NA2I1X4        1 18.7   111    54   16258 
  alu_/g661/Q             -       A->Q   R     NA3X4          1 11.0   106    71   16329 
  alu_/g69/Q              -       A->Q   R     BTHX2          5 52.6   500   214   16543 
  alu_/g10/Q              -       A->Q   R     BTHX4          5 43.6   500   178   16721 
  g4861/Q                 -       A->Q   F     INX2           1 15.9   224    71   16792 
  sw2__g6/Q               -       A->Q   R     ITHX1          4 45.0   500   225   17017 
  g4838/Q                 -       A->Q   F     INX2           1 15.9   229    71   17087 
  sw1__g14/Q              -       A->Q   R     ITHX1          3 34.7   500   197   17284 
  ir__opcode_reg[2]/D     -       -      R     DFRRQX4        3    -     -     0   17284 
#----------------------------------------------------------------------------------------



Path 38: MET (2554 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[4]/CN->D
          Group: C2C
     Startpoint: (R) interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/C
          Clock: (R) CLK
       Endpoint: (F) address_pins__DFFE_apin_latch_reg[4]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     172                  
     Required Time:=    9828                  
      Launch Clock:-       0                  
         Data Path:-    7274                  
             Slack:=    2554                  

#------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                                   (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------
  interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/C -       -      R     (arrival)      3    -     0     -       0 
  interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/Q -       C->Q   R     SDFRRQX1       8 58.5   517   564     564 
  g5117/Q                                     -       B->Q   F     NO2I1X1        8 60.1   328   268     832 
  execute__g108957/Q                          -       A->Q   R     NO3X1          7 55.7   826   506    1339 
  execute__g108881/Q                          -       A->Q   F     INX1           9 62.5   395   312    1651 
  execute__g108764/Q                          -       A->Q   R     NA2X1          2 20.0   272   218    1869 
  execute__g108690/Q                          -       A->Q   F     INX1           2 19.6   134   107    1976 
  execute__g108383/Q                          -       B->Q   R     AN21X1         2 17.0   267   202    2178 
  execute__g108304/Q                          -       A->Q   F     NA2X1          2 17.7   155   113    2292 
  g109410/Q                                   -       C->Q   R     AN21X1         2 19.5   305   198    2490 
  execute__g108220/Q                          -       A->Q   F     INX1           2 17.0   131   104    2594 
  execute__g108190/Q                          -       C->Q   R     AN21X1         2 15.2   263   167    2761 
  execute__g108135/Q                          -       C->Q   R     OA21X1         2 17.7   177   229    2989 
  execute__g108111/Q                          -       C->Q   F     ON21X1         2 16.9   157   121    3110 
  execute__g108080/Q                          -       D->Q   R     AN211X1        2 17.8   374   229    3339 
  execute__g108054/Q                          -       C->Q   F     ON21X1         2 16.4   187   151    3490 
  execute__g108032/Q                          -       C->Q   F     AO21X1         2 14.6   108   234    3724 
  execute__g108016/Q                          -       C->Q   F     AO21X1         2 15.6   112   216    3939 
  execute__g107997/Q                          -       C->Q   R     AN21X1         2 17.1   282   173    4113 
  execute__g107984/Q                          -       C->Q   F     ON21X1         3 24.1   278   163    4275 
  execute__g107966/Q                          -       C->Q   R     AN21X1         1 10.1   211   176    4451 
  execute__g107958/Q                          -       D->Q   F     AN211X1        1 10.9   163    79    4530 
  execute__g107950/Q                          -       D->Q   R     ON211X1        1 10.0   228   170    4700 
  execute__g107946/Q                          -       C->Q   F     AN21X1         1 10.0   147    72    4773 
  execute__g107945/Q                          -       E->Q   R     ON221X1        1  8.7   324   118    4891 
  execute__g107942/Q                          -       A->Q   R     OR2X1          4 28.3   260   239    5130 
  address_latch__g626/Q                       -       A->Q   F     NA3X1          3 22.5   307   150    5280 
  address_latch__g624/Q                       -       A->Q   R     NO3X1          3 22.4   410   273    5553 
  address_latch__g612/Q                       -       A->Q   R     EN2X0          2 17.7   730   512    6064 
  address_latch__g17/Q                        -       A->Q   F     ITHX0          4 36.7   741   452    6517 
  address_latch__g576/Q                       -       AN->Q  F     NO2I1X1        2 15.3   179   324    6840 
  address_latch__g561/Q                       -       IN0->Q F     MU2X1          1  9.4   100   224    7064 
  address_latch__g539/Q                       -       IN0->Q F     MU2X1          1  9.6   101   210    7274 
  address_pins__DFFE_apin_latch_reg[4]/D      -       -      F     DFFX1          1    -     -     0    7274 
#------------------------------------------------------------------------------------------------------------



Path 39: MET (2673 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[7]/CN->D
          Group: C2C
     Startpoint: (R) interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/C
          Clock: (R) CLK
       Endpoint: (R) address_pins__DFFE_apin_latch_reg[7]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      57                  
     Required Time:=    9943                  
      Launch Clock:-       0                  
         Data Path:-    7269                  
             Slack:=    2673                  

#------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                                   (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------
  interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/C -       -      R     (arrival)      3    -     0     -       0 
  interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/Q -       C->Q   R     SDFRRQX1       8 58.5   517   564     564 
  g5117/Q                                     -       B->Q   F     NO2I1X1        8 60.1   328   268     832 
  execute__g108957/Q                          -       A->Q   R     NO3X1          7 55.7   826   506    1339 
  execute__g108881/Q                          -       A->Q   F     INX1           9 62.5   395   312    1651 
  execute__g108764/Q                          -       A->Q   R     NA2X1          2 20.0   272   218    1869 
  execute__g108690/Q                          -       A->Q   F     INX1           2 19.6   134   107    1976 
  execute__g108383/Q                          -       B->Q   R     AN21X1         2 17.0   267   202    2178 
  execute__g108304/Q                          -       A->Q   F     NA2X1          2 17.7   155   113    2292 
  g109410/Q                                   -       C->Q   R     AN21X1         2 19.5   305   198    2490 
  execute__g108220/Q                          -       A->Q   F     INX1           2 17.0   131   104    2594 
  execute__g108190/Q                          -       C->Q   R     AN21X1         2 15.2   263   167    2761 
  execute__g108135/Q                          -       C->Q   R     OA21X1         2 17.7   177   229    2989 
  execute__g108111/Q                          -       C->Q   F     ON21X1         2 16.9   157   121    3110 
  execute__g108080/Q                          -       D->Q   R     AN211X1        2 17.8   374   229    3339 
  execute__g108054/Q                          -       C->Q   F     ON21X1         2 16.4   187   151    3490 
  execute__g108032/Q                          -       C->Q   F     AO21X1         2 14.6   108   234    3724 
  execute__g108016/Q                          -       C->Q   F     AO21X1         2 15.6   112   216    3939 
  execute__g107997/Q                          -       C->Q   R     AN21X1         2 17.1   282   173    4113 
  execute__g107984/Q                          -       C->Q   F     ON21X1         3 24.1   278   163    4275 
  execute__g107966/Q                          -       C->Q   R     AN21X1         1 10.1   211   176    4451 
  execute__g107958/Q                          -       D->Q   F     AN211X1        1 10.9   163    79    4530 
  execute__g107950/Q                          -       D->Q   R     ON211X1        1 10.0   228   170    4700 
  execute__g107946/Q                          -       C->Q   F     AN21X1         1 10.0   147    72    4773 
  execute__g107945/Q                          -       E->Q   R     ON221X1        1  8.7   324   118    4891 
  execute__g107942/Q                          -       A->Q   R     OR2X1          4 28.3   260   239    5130 
  address_latch__g638/Q                       -       AN->Q  R     NO3I2X1        1  8.7   232   179    5309 
  address_latch__g633/Q                       -       D->Q   F     NA6I3X1        2 17.6   116   314    5623 
  address_latch__g632/Q                       -       A->Q   R     INX1           3 25.4   145   109    5732 
  address_latch__g607/Q                       -       B->Q   F     EN2X1          2 17.7   174   226    5958 
  address_latch__g14/Q                        -       A->Q   R     ITHX0          4 36.7  1283   759    6717 
  address_latch__g575/Q                       -       AN->Q  R     NO2I1X1        2 15.3   236   202    6918 
  address_latch__g560/Q                       -       IN0->Q R     MU2X1          1  9.4   126   180    7098 
  address_latch__g541/Q                       -       IN0->Q R     MU2X1          1  9.6   128   171    7269 
  address_pins__DFFE_apin_latch_reg[7]/D      -       -      R     DFFX1          1    -     -     0    7269 
#------------------------------------------------------------------------------------------------------------



Path 40: MET (2715 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[3]/CN->D
          Group: C2C
     Startpoint: (R) interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/C
          Clock: (R) CLK
       Endpoint: (F) address_pins__DFFE_apin_latch_reg[3]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     172                  
     Required Time:=    9828                  
      Launch Clock:-       0                  
         Data Path:-    7112                  
             Slack:=    2715                  

#------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                                   (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------
  interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/C -       -      R     (arrival)      3    -     0     -       0 
  interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/Q -       C->Q   R     SDFRRQX1       8 58.5   517   564     564 
  g5117/Q                                     -       B->Q   F     NO2I1X1        8 60.1   328   268     832 
  execute__g108957/Q                          -       A->Q   R     NO3X1          7 55.7   826   506    1339 
  execute__g108881/Q                          -       A->Q   F     INX1           9 62.5   395   312    1651 
  execute__g108764/Q                          -       A->Q   R     NA2X1          2 20.0   272   218    1869 
  execute__g108690/Q                          -       A->Q   F     INX1           2 19.6   134   107    1976 
  execute__g108383/Q                          -       B->Q   R     AN21X1         2 17.0   267   202    2178 
  execute__g108304/Q                          -       A->Q   F     NA2X1          2 17.7   155   113    2292 
  g109410/Q                                   -       C->Q   R     AN21X1         2 19.5   305   198    2490 
  execute__g108220/Q                          -       A->Q   F     INX1           2 17.0   131   104    2594 
  execute__g108190/Q                          -       C->Q   R     AN21X1         2 15.2   263   167    2761 
  execute__g108135/Q                          -       C->Q   R     OA21X1         2 17.7   177   229    2989 
  execute__g108111/Q                          -       C->Q   F     ON21X1         2 16.9   157   121    3110 
  execute__g108080/Q                          -       D->Q   R     AN211X1        2 17.8   374   229    3339 
  execute__g108054/Q                          -       C->Q   F     ON21X1         2 16.4   187   151    3490 
  execute__g108032/Q                          -       C->Q   F     AO21X1         2 14.6   108   234    3724 
  execute__g108016/Q                          -       C->Q   F     AO21X1         2 15.6   112   216    3939 
  execute__g107997/Q                          -       C->Q   R     AN21X1         2 17.1   282   173    4113 
  execute__g107984/Q                          -       C->Q   F     ON21X1         3 24.1   278   163    4275 
  execute__g107966/Q                          -       C->Q   R     AN21X1         1 10.1   211   176    4451 
  execute__g107958/Q                          -       D->Q   F     AN211X1        1 10.9   163    79    4530 
  execute__g107950/Q                          -       D->Q   R     ON211X1        1 10.0   228   170    4700 
  execute__g107946/Q                          -       C->Q   F     AN21X1         1 10.0   147    72    4773 
  execute__g107945/Q                          -       E->Q   R     ON221X1        1  8.7   324   118    4891 
  execute__g107942/Q                          -       A->Q   R     OR2X1          4 28.3   260   239    5130 
  address_latch__g626/Q                       -       A->Q   F     NA3X1          3 22.5   307   150    5280 
  address_latch__g617/Q                       -       A->Q   R     NO2X1          1 10.4   196   162    5442 
  address_latch__g606/Q                       -       B->Q   R     EN2X0          2 17.7   729   461    5903 
  address_latch__g18/Q                        -       A->Q   F     ITHX0          4 36.7   741   452    6355 
  address_latch__g577/Q                       -       AN->Q  F     NO2I1X1        2 15.3   179   324    6679 
  address_latch__g562/Q                       -       IN0->Q F     MU2X1          1  9.4   100   224    6902 
  address_latch__g540/Q                       -       IN0->Q F     MU2X1          1  9.6   101   210    7112 
  address_pins__DFFE_apin_latch_reg[3]/D      -       -      F     DFFX1          1    -     -     0    7112 
#------------------------------------------------------------------------------------------------------------



Path 41: MET (2765 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[2]/CN->D
          Group: C2C
     Startpoint: (R) interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/C
          Clock: (R) CLK
       Endpoint: (R) address_pins__DFFE_apin_latch_reg[2]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      57                  
     Required Time:=    9943                  
      Launch Clock:-       0                  
         Data Path:-    7178                  
             Slack:=    2765                  

#------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                                   (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------
  interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/C -       -      R     (arrival)      3    -     0     -       0 
  interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/Q -       C->Q   R     SDFRRQX1       8 58.5   517   564     564 
  g5117/Q                                     -       B->Q   F     NO2I1X1        8 60.1   328   268     832 
  execute__g108957/Q                          -       A->Q   R     NO3X1          7 55.7   826   506    1339 
  execute__g108881/Q                          -       A->Q   F     INX1           9 62.5   395   312    1651 
  execute__g108764/Q                          -       A->Q   R     NA2X1          2 20.0   272   218    1869 
  execute__g108690/Q                          -       A->Q   F     INX1           2 19.6   134   107    1976 
  execute__g108383/Q                          -       B->Q   R     AN21X1         2 17.0   267   202    2178 
  execute__g108304/Q                          -       A->Q   F     NA2X1          2 17.7   155   113    2292 
  g109410/Q                                   -       C->Q   R     AN21X1         2 19.5   305   198    2490 
  execute__g108220/Q                          -       A->Q   F     INX1           2 17.0   131   104    2594 
  execute__g108190/Q                          -       C->Q   R     AN21X1         2 15.2   263   167    2761 
  execute__g108135/Q                          -       C->Q   R     OA21X1         2 17.7   177   229    2989 
  execute__g108111/Q                          -       C->Q   F     ON21X1         2 16.9   157   121    3110 
  execute__g108080/Q                          -       D->Q   R     AN211X1        2 17.8   374   229    3339 
  execute__g108054/Q                          -       C->Q   F     ON21X1         2 16.4   187   151    3490 
  execute__g108032/Q                          -       C->Q   F     AO21X1         2 14.6   108   234    3724 
  execute__g108016/Q                          -       C->Q   F     AO21X1         2 15.6   112   216    3939 
  execute__g107997/Q                          -       C->Q   R     AN21X1         2 17.1   282   173    4113 
  execute__g107984/Q                          -       C->Q   F     ON21X1         3 24.1   278   163    4275 
  execute__g107966/Q                          -       C->Q   R     AN21X1         1 10.1   211   176    4451 
  execute__g107958/Q                          -       D->Q   F     AN211X1        1 10.9   163    79    4530 
  execute__g107950/Q                          -       D->Q   R     ON211X1        1 10.0   228   170    4700 
  execute__g107946/Q                          -       C->Q   F     AN21X1         1 10.0   147    72    4773 
  execute__g107945/Q                          -       E->Q   R     ON221X1        1  8.7   324   118    4891 
  execute__g107942/Q                          -       A->Q   R     OR2X1          4 28.3   260   239    5130 
  address_latch__g626/Q                       -       A->Q   F     NA3X1          3 22.5   307   150    5280 
  address_latch__g608/Q                       -       A->Q   R     EN2X0          2 18.2   745   502    5782 
  address_latch__g601/Q                       -       A->Q   F     INX1           1  8.9   159    87    5869 
  address_latch__g19/Q                        -       A->Q   R     ITHX0          4 36.7  1283   756    6625 
  address_latch__g579/Q                       -       AN->Q  R     NO2I1X1        2 15.3   236   202    6827 
  address_latch__g549/Q                       -       IN0->Q R     MU2X1          1  9.4   126   180    7006 
  address_latch__g542/Q                       -       IN0->Q R     MU2X1          1  9.6   128   171    7178 
  address_pins__DFFE_apin_latch_reg[2]/D      -       -      R     DFFX1          1    -     -     0    7178 
#------------------------------------------------------------------------------------------------------------



Path 42: MET (2786 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[6]/CN->D
          Group: C2C
     Startpoint: (R) interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/C
          Clock: (R) CLK
       Endpoint: (R) address_pins__DFFE_apin_latch_reg[6]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      62                  
     Required Time:=    9938                  
      Launch Clock:-       0                  
         Data Path:-    7151                  
             Slack:=    2786                  

#------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                                   (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------
  interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/C -       -      R     (arrival)      3    -     0     -       0 
  interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/Q -       C->Q   R     SDFRRQX1       8 58.5   517   564     564 
  g5117/Q                                     -       B->Q   F     NO2I1X1        8 60.1   328   268     832 
  execute__g108957/Q                          -       A->Q   R     NO3X1          7 55.7   826   506    1339 
  execute__g108881/Q                          -       A->Q   F     INX1           9 62.5   395   312    1651 
  execute__g108764/Q                          -       A->Q   R     NA2X1          2 20.0   272   218    1869 
  execute__g108690/Q                          -       A->Q   F     INX1           2 19.6   134   107    1976 
  execute__g108383/Q                          -       B->Q   R     AN21X1         2 17.0   267   202    2178 
  execute__g108304/Q                          -       A->Q   F     NA2X1          2 17.7   155   113    2292 
  g109410/Q                                   -       C->Q   R     AN21X1         2 19.5   305   198    2490 
  execute__g108220/Q                          -       A->Q   F     INX1           2 17.0   131   104    2594 
  execute__g108190/Q                          -       C->Q   R     AN21X1         2 15.2   263   167    2761 
  execute__g108135/Q                          -       C->Q   R     OA21X1         2 17.7   177   229    2989 
  execute__g108111/Q                          -       C->Q   F     ON21X1         2 16.9   157   121    3110 
  execute__g108080/Q                          -       D->Q   R     AN211X1        2 17.8   374   229    3339 
  execute__g108054/Q                          -       C->Q   F     ON21X1         2 16.4   187   151    3490 
  execute__g108032/Q                          -       C->Q   F     AO21X1         2 14.6   108   234    3724 
  execute__g108016/Q                          -       C->Q   F     AO21X1         2 15.6   112   216    3939 
  execute__g107997/Q                          -       C->Q   R     AN21X1         2 17.1   282   173    4113 
  execute__g107984/Q                          -       C->Q   F     ON21X1         3 24.1   278   163    4275 
  execute__g107966/Q                          -       C->Q   R     AN21X1         1 10.1   211   176    4451 
  execute__g107958/Q                          -       D->Q   F     AN211X1        1 10.9   163    79    4530 
  execute__g107950/Q                          -       D->Q   R     ON211X1        1 10.0   228   170    4700 
  execute__g107946/Q                          -       C->Q   F     AN21X1         1 10.0   147    72    4773 
  execute__g107945/Q                          -       E->Q   R     ON221X1        1  8.7   324   118    4891 
  execute__g107942/Q                          -       A->Q   R     OR2X1          4 28.3   260   239    5130 
  address_latch__g626/Q                       -       A->Q   F     NA3X1          3 22.5   307   150    5280 
  address_latch__g624/Q                       -       A->Q   R     NO3X1          3 22.4   410   273    5553 
  address_latch__g619/Q                       -       A->Q   F     NA2X1          1 14.0   165   115    5668 
  address_latch__g597/Q                       -       B->Q   F     EN2X1          2 17.7   161   232    5899 
  address_latch__g15/Q                        -       A->Q   R     ITHX0          4 36.7  1283   757    6656 
  address_latch__g571/Q                       -       AN->Q  R     NO2I1X1        2 17.2   254   212    6868 
  address_latch__g557/Q                       -       IN0->Q F     MU2IX1         1 11.3   260   111    6979 
  address_latch__g529/Q                       -       IN0->Q R     MU2IX1         1  9.6   300   172    7151 
  address_pins__DFFE_apin_latch_reg[6]/D      -       -      R     DFFX1          1    -     -     0    7151 
#------------------------------------------------------------------------------------------------------------



Path 43: MET (2786 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[5]/CN->D
          Group: C2C
     Startpoint: (R) interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/C
          Clock: (R) CLK
       Endpoint: (R) address_pins__DFFE_apin_latch_reg[5]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      62                  
     Required Time:=    9938                  
      Launch Clock:-       0                  
         Data Path:-    7151                  
             Slack:=    2786                  

#------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                                   (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------
  interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/C -       -      R     (arrival)      3    -     0     -       0 
  interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/Q -       C->Q   R     SDFRRQX1       8 58.5   517   564     564 
  g5117/Q                                     -       B->Q   F     NO2I1X1        8 60.1   328   268     832 
  execute__g108957/Q                          -       A->Q   R     NO3X1          7 55.7   826   506    1339 
  execute__g108881/Q                          -       A->Q   F     INX1           9 62.5   395   312    1651 
  execute__g108764/Q                          -       A->Q   R     NA2X1          2 20.0   272   218    1869 
  execute__g108690/Q                          -       A->Q   F     INX1           2 19.6   134   107    1976 
  execute__g108383/Q                          -       B->Q   R     AN21X1         2 17.0   267   202    2178 
  execute__g108304/Q                          -       A->Q   F     NA2X1          2 17.7   155   113    2292 
  g109410/Q                                   -       C->Q   R     AN21X1         2 19.5   305   198    2490 
  execute__g108220/Q                          -       A->Q   F     INX1           2 17.0   131   104    2594 
  execute__g108190/Q                          -       C->Q   R     AN21X1         2 15.2   263   167    2761 
  execute__g108135/Q                          -       C->Q   R     OA21X1         2 17.7   177   229    2989 
  execute__g108111/Q                          -       C->Q   F     ON21X1         2 16.9   157   121    3110 
  execute__g108080/Q                          -       D->Q   R     AN211X1        2 17.8   374   229    3339 
  execute__g108054/Q                          -       C->Q   F     ON21X1         2 16.4   187   151    3490 
  execute__g108032/Q                          -       C->Q   F     AO21X1         2 14.6   108   234    3724 
  execute__g108016/Q                          -       C->Q   F     AO21X1         2 15.6   112   216    3939 
  execute__g107997/Q                          -       C->Q   R     AN21X1         2 17.1   282   173    4113 
  execute__g107984/Q                          -       C->Q   F     ON21X1         3 24.1   278   163    4275 
  execute__g107966/Q                          -       C->Q   R     AN21X1         1 10.1   211   176    4451 
  execute__g107958/Q                          -       D->Q   F     AN211X1        1 10.9   163    79    4530 
  execute__g107950/Q                          -       D->Q   R     ON211X1        1 10.0   228   170    4700 
  execute__g107946/Q                          -       C->Q   F     AN21X1         1 10.0   147    72    4773 
  execute__g107945/Q                          -       E->Q   R     ON221X1        1  8.7   324   118    4891 
  execute__g107942/Q                          -       A->Q   R     OR2X1          4 28.3   260   239    5130 
  address_latch__g626/Q                       -       A->Q   F     NA3X1          3 22.5   307   150    5280 
  address_latch__g624/Q                       -       A->Q   R     NO3X1          3 22.4   410   273    5553 
  address_latch__g620/Q                       -       A->Q   F     NA2X1          1 14.0   165   115    5668 
  address_latch__g590/Q                       -       B->Q   F     EN2X1          2 17.7   161   232    5899 
  address_latch__g16/Q                        -       A->Q   R     ITHX0          4 36.7  1283   757    6656 
  address_latch__g572/Q                       -       AN->Q  R     NO2I1X1        2 17.2   254   212    6868 
  address_latch__g558/Q                       -       IN0->Q F     MU2IX1         1 11.3   260   111    6979 
  address_latch__g537/Q                       -       IN0->Q R     MU2IX1         1  9.6   300   172    7151 
  address_pins__DFFE_apin_latch_reg[5]/D      -       -      R     DFFX1          1    -     -     0    7151 
#------------------------------------------------------------------------------------------------------------



Path 44: MET (2843 ps) Setup Check with Pin alu_/op2_low_reg[3]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[0]/C
          Clock: (R) CLK
       Endpoint: (R) alu_/op2_low_reg[3]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      61                  
     Required Time:=    9939                  
      Launch Clock:-       0                  
         Data Path:-    7096                  
             Slack:=    2843                  

#-------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                            (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------
  ir__opcode_reg[0]/C   -       -     R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[0]/Q   -       C->Q  F     DFRRQX4        4 49.3   123   297     297 
  g5266/Q               -       A->Q  R     INX2           3 32.6   100    83     380 
  g5268/Q               -       A->Q  R     BUX2           4 38.3   107   123     504 
  g109386/Q             -       BN->Q R     NA3I2X2        8 65.4   338   249     753 
  g109385/Q             -       D->Q  F     NO4I2X2       10 65.7   152   301    1054 
  execute__g34355/Q     -       A->Q  F     AND2X1         2 16.2    98   169    1223 
  execute__g109198/Q    -       E->Q  F     OR5X1          1  9.8   111   278    1501 
  execute__g108479/Q    -       A->Q  R     NO2X1          1 15.0   215   140    1641 
  execute__g108314/Q    -       B->Q  F     NA2X2          5 37.5   141   104    1744 
  execute__g108250/Q    -       A->Q  R     NA2X2          4 34.0   202   132    1876 
  execute__g108223/Q    -       A->Q  F     INX1           4 31.0   161   128    2003 
  execute__g108192/Q    -       A->Q  R     NO3X2          5 34.4   322   192    2196 
  execute__g108142/Q    -       A->Q  F     NA2X1          3 22.6   189   140    2336 
  execute__g108081/Q    -       AN->Q F     NA3I1X2        9 68.7   286   261    2597 
  execute__g108048/Q    -       A->Q  F     OR2X1          4 42.0   206   314    2911 
  alu_/g790/Q           -       S->Q  R     MU2IX1         1  9.8   221   164    3076 
  alu_/g789/Q           -       A->Q  R     EN2X0          4 27.5  1045   648    3724 
  alu_/g742/Q           -       B->Q  R     OR2X1          1 10.9   133   211    3935 
  alu_/g802/Q           -       B->Q  F     AN221X1        2 17.0   343   150    4085 
  alu_/g729/Q           -       A->Q  R     NO2X2          3 21.5   194   168    4253 
  alu_/g728/Q           -       C->Q  R     OA21X2         1 10.1    78   156    4409 
  alu_/g727/Q           -       D->Q  F     AN211X1        2 15.7   194    74    4483 
  alu_/g723/Q           -       E->Q  F     OA32X2         1 18.1   123   216    4699 
  alu_/g721/Q           -       A->Q  R     NO2X4          3 30.2   133    97    4796 
  alu_/g46/Q            -       A->Q  F     ITHX1          5 55.8   500   140    4936 
  alu_/g716/Q           -       A->Q  R     INX2           1 15.9   172   158    5094 
  alu_/g14/Q            -       A->Q  F     ITLX1          5 39.7   500   121    5215 
  alu_/g713/Q           -       A->Q  R     NA2X2          1 12.3   146   153    5368 
  alu_/g710/Q           -       A->Q  F     NA2X2          1 14.9    86    60    5428 
  alu_/g74/Q            -       A->Q  F     BTLX4          6 69.7   500   181    5609 
  alu_/g796/Q           -       A->Q  R     INX4           1 15.6    96    86    5695 
  alu_/g15/Q            -       A->Q  F     ITLX8          5 42.3   500   169    5864 
  sw2__g3/Q             -       A->Q  F     BTLX4          4 49.9   500   296    6161 
  sw1__g11/Q            -       A->Q  F     BTLX8         10 92.9   500   321    6482 
  alu_/g705/Q           -       B->Q  R     NO2I1X4        1 21.7   159   157    6639 
  alu_/g1/Q             -       A->Q  R     BTHX8          6 68.3   500   152    6792 
  alu_/g637/Q           -       A->Q  F     AN22X1         1  9.8   210   171    6963 
  alu_/g626/Q           -       A->Q  R     NO2X1          1  9.6   195   134    7096 
  alu_/op2_low_reg[3]/D -       -     R     DFFQX1         1    -     -     0    7096 
#-------------------------------------------------------------------------------------



Path 45: MET (2867 ps) Setup Check with Pin alu_flags__DFFE_inst_latch_nf_reg/C->SD
          Group: C2C
     Startpoint: (F) alu_/op2_high_reg[0]/CN
          Clock: (F) CLK
       Endpoint: (F) alu_flags__DFFE_inst_latch_nf_reg/SD
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   20000        10000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000        10000     
                                              
             Setup:-     504                  
     Required Time:=   19496                  
      Launch Clock:-   10000                  
         Data Path:-    6629                  
             Slack:=    2867                  

#-----------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                            (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------
  alu_/op2_high_reg[0]/CN              -       -      F     (arrival)      8    -     0     -   10000 
  alu_/op2_high_reg[0]/Q               -       CN->Q  R     DFFQX1         2 18.5   195   299   10299 
  alu_/g762/Q                          -       A->Q   F     INX1           2 14.8   100    82   10382 
  alu_/g757/Q                          -       IN3->Q F     MU4X1          4 29.3   256   361   10743 
  alu_/g754/Q                          -       B->Q   F     OR2X1          1 11.1    92   224   10967 
  alu_/g803/Q                          -       D->Q   R     AN221X1        2 17.0   393   253   11221 
  alu_/g743/Q                          -       A->Q   F     NO2X2          3 21.8   135    86   11306 
  alu_/g802/Q                          -       A->Q   R     AN221X1        2 17.0   392   308   11614 
  alu_/g729/Q                          -       A->Q   F     NO2X2          3 21.5   135    85   11699 
  alu_/g728/Q                          -       C->Q   F     OA21X2         1 10.1    70   126   11824 
  alu_/g727/Q                          -       D->Q   R     AN211X1        2 15.7   349   194   12019 
  alu_/g723/Q                          -       E->Q   R     OA32X2         1 18.1   113   246   12264 
  alu_/g721/Q                          -       A->Q   F     NO2X4          3 30.2    89    53   12318 
  alu_/g46/Q                           -       A->Q   R     ITHX1          5 55.8   500   232   12550 
  alu_/g716/Q                          -       A->Q   F     INX2           1 15.9   260    70   12619 
  alu_/g14/Q                           -       A->Q   R     ITLX1          5 39.7   500   214   12833 
  alu_/g713/Q                          -       A->Q   F     NA2X2          1 12.3   145    67   12900 
  alu_/g710/Q                          -       A->Q   R     NA2X2          1 14.9   108    90   12990 
  alu_/g74/Q                           -       A->Q   R     BTLX4          6 69.7   500   183   13173 
  alu_/g796/Q                          -       A->Q   F     INX4           1 15.6    93    48   13221 
  alu_/g15/Q                           -       A->Q   R     ITLX8          5 42.3   500   204   13424 
  sw2__g3/Q                            -       A->Q   R     BTLX4          4 49.9   500   195   13619 
  sw1__g11/Q                           -       A->Q   R     BTLX8         10 92.9   500   180   13799 
  alu_/g705/Q                          -       B->Q   F     NO2I1X4        1 21.7   118    55   13854 
  alu_/g1/Q                            -       A->Q   F     BTHX8          6 68.3   500   160   14014 
  alu_/g9/Q                            -       A->Q   F     BTHX8          5 51.4   500   223   14237 
  alu_/g703/Q                          -       B->Q   R     NA2I1X4        1 12.4   174   211   14448 
  alu_/g702/Q                          -       A->Q   F     INX1           1 12.7    88    73   14521 
  alu_/g696/Q                          -       A->Q   R     NO3X2          1 15.9   202   110   14631 
  alu_/g75/Q                           -       A->Q   F     ITLX1          5 59.3   500   156   14787 
  alu_/g16/Q                           -       A->Q   F     BTHX8          5 48.5   500   299   15087 
  sw2__g4/Q                            -       A->Q   F     BTLX8          4 58.3   500   279   15366 
  sw1__g12/Q                           -       A->Q   F     BTLX12        11 85.2   500   309   15675 
  alu_/g692/Q                          -       A->Q   R     INX1           1  9.8   137   128   15803 
  alu_/g669/Q                          -       A->Q   F     NO2X1          2 14.9   116    77   15880 
  alu_/g664/Q                          -       A->Q   R     NA2X1          1 15.9   232   123   16003 
  alu_/g5/Q                            -       A->Q   F     ITHX1          5 53.2   500   147   16150 
  g4852/Q                              -       A->Q   F     AND2X1         2 15.3    98   249   16399 
  g4797/Q                              -       D->Q   R     AN211X1        1  9.8   302   158   16557 
  g4772/Q                              -       A->Q   F     NO2X1          1  8.5   101    72   16629 
  alu_flags__DFFE_inst_latch_nf_reg/SD -       -      F     SDFRQX1        1    -     -     0   16629 
#-----------------------------------------------------------------------------------------------------



Path 46: MET (2890 ps) Setup Check with Pin data_pins__dout_reg[5]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[0]/C
          Clock: (R) CLK
       Endpoint: (F) data_pins__dout_reg[5]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     188                  
     Required Time:=    9812                  
      Launch Clock:-       0                  
         Data Path:-    6922                  
             Slack:=    2890                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  ir__opcode_reg[0]/C      -       -     R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[0]/Q      -       C->Q  F     DFRRQX4        4 49.3   123   297     297 
  g5266/Q                  -       A->Q  R     INX2           3 32.6   100    83     380 
  g5268/Q                  -       A->Q  R     BUX2           4 38.3   107   123     504 
  g109386/Q                -       BN->Q R     NA3I2X2        8 65.4   338   249     753 
  g109385/Q                -       D->Q  F     NO4I2X2       10 65.7   152   301    1054 
  execute__g34355/Q        -       A->Q  F     AND2X1         2 16.2    98   169    1223 
  execute__g109198/Q       -       E->Q  F     OR5X1          1  9.8   111   278    1501 
  execute__g108479/Q       -       A->Q  R     NO2X1          1 15.0   215   140    1641 
  execute__g108314/Q       -       B->Q  F     NA2X2          5 37.5   141   104    1744 
  execute__g108250/Q       -       A->Q  R     NA2X2          4 34.0   202   132    1876 
  execute__g108223/Q       -       A->Q  F     INX1           4 31.0   161   128    2003 
  execute__g108192/Q       -       A->Q  R     NO3X2          5 34.4   322   192    2196 
  execute__g108142/Q       -       A->Q  F     NA2X1          3 22.6   189   140    2336 
  execute__g108081/Q       -       AN->Q F     NA3I1X2        9 68.7   286   261    2597 
  execute__g108048/Q       -       A->Q  F     OR2X1          4 42.0   206   314    2911 
  alu_/g790/Q              -       S->Q  R     MU2IX1         1  9.8   221   164    3076 
  alu_/g789/Q              -       A->Q  R     EN2X0          4 27.5  1045   648    3724 
  alu_/g742/Q              -       B->Q  R     OR2X1          1 10.9   133   211    3935 
  alu_/g802/Q              -       B->Q  F     AN221X1        2 17.0   343   150    4085 
  alu_/g729/Q              -       A->Q  R     NO2X2          3 21.5   194   168    4253 
  alu_/g728/Q              -       C->Q  R     OA21X2         1 10.1    78   156    4409 
  alu_/g727/Q              -       D->Q  F     AN211X1        2 15.7   194    74    4483 
  alu_/g723/Q              -       E->Q  F     OA32X2         1 18.1   123   216    4699 
  alu_/g721/Q              -       A->Q  R     NO2X4          3 30.2   133    97    4796 
  alu_/g46/Q               -       A->Q  F     ITHX1          5 55.8   500   140    4936 
  alu_/g716/Q              -       A->Q  R     INX2           1 15.9   172   158    5094 
  alu_/g14/Q               -       A->Q  F     ITLX1          5 39.7   500   121    5215 
  alu_/g713/Q              -       A->Q  R     NA2X2          1 12.3   146   153    5368 
  alu_/g710/Q              -       A->Q  F     NA2X2          1 14.9    86    60    5428 
  alu_/g74/Q               -       A->Q  F     BTLX4          6 69.7   500   181    5609 
  alu_/g796/Q              -       A->Q  R     INX4           1 15.6    96    86    5695 
  alu_/g15/Q               -       A->Q  F     ITLX8          5 42.3   500   169    5864 
  sw2__g3/Q                -       A->Q  F     BTLX4          4 49.9   500   296    6161 
  sw1__g11/Q               -       A->Q  F     BTLX8         10 92.9   500   321    6482 
  g4720/Q                  -       A->Q  F     AO22X0         1  9.6   199   440    6921 
  data_pins__dout_reg[5]/D -       -     F     DFFQX1         1    -     -     0    6922 
#----------------------------------------------------------------------------------------



Path 47: MET (2912 ps) Setup Check with Pin alu_flags__DFFE_inst_latch_sf_reg/C->SD
          Group: C2C
     Startpoint: (F) alu_/op2_high_reg[0]/CN
          Clock: (F) CLK
       Endpoint: (F) alu_flags__DFFE_inst_latch_sf_reg/SD
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   20000        10000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000        10000     
                                              
             Setup:-     501                  
     Required Time:=   19499                  
      Launch Clock:-   10000                  
         Data Path:-    6587                  
             Slack:=    2912                  

#-----------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                            (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------
  alu_/op2_high_reg[0]/CN              -       -      F     (arrival)      8    -     0     -   10000 
  alu_/op2_high_reg[0]/Q               -       CN->Q  R     DFFQX1         2 18.5   195   299   10299 
  alu_/g762/Q                          -       A->Q   F     INX1           2 14.8   100    82   10382 
  alu_/g757/Q                          -       IN3->Q F     MU4X1          4 29.3   256   361   10743 
  alu_/g754/Q                          -       B->Q   F     OR2X1          1 11.1    92   224   10967 
  alu_/g803/Q                          -       D->Q   R     AN221X1        2 17.0   393   253   11221 
  alu_/g743/Q                          -       A->Q   F     NO2X2          3 21.8   135    86   11306 
  alu_/g802/Q                          -       A->Q   R     AN221X1        2 17.0   392   308   11614 
  alu_/g729/Q                          -       A->Q   F     NO2X2          3 21.5   135    85   11699 
  alu_/g728/Q                          -       C->Q   F     OA21X2         1 10.1    70   126   11824 
  alu_/g727/Q                          -       D->Q   R     AN211X1        2 15.7   349   194   12019 
  alu_/g723/Q                          -       E->Q   R     OA32X2         1 18.1   113   246   12264 
  alu_/g721/Q                          -       A->Q   F     NO2X4          3 30.2    89    53   12318 
  alu_/g46/Q                           -       A->Q   R     ITHX1          5 55.8   500   232   12550 
  alu_/g716/Q                          -       A->Q   F     INX2           1 15.9   260    70   12619 
  alu_/g14/Q                           -       A->Q   R     ITLX1          5 39.7   500   214   12833 
  alu_/g713/Q                          -       A->Q   F     NA2X2          1 12.3   145    67   12900 
  alu_/g710/Q                          -       A->Q   R     NA2X2          1 14.9   108    90   12990 
  alu_/g74/Q                           -       A->Q   R     BTLX4          6 69.7   500   183   13173 
  alu_/g796/Q                          -       A->Q   F     INX4           1 15.6    93    48   13221 
  alu_/g15/Q                           -       A->Q   R     ITLX8          5 42.3   500   204   13424 
  sw2__g3/Q                            -       A->Q   R     BTLX4          4 49.9   500   195   13619 
  sw1__g11/Q                           -       A->Q   R     BTLX8         10 92.9   500   180   13799 
  alu_/g705/Q                          -       B->Q   F     NO2I1X4        1 21.7   118    55   13854 
  alu_/g1/Q                            -       A->Q   F     BTHX8          6 68.3   500   160   14014 
  alu_/g9/Q                            -       A->Q   F     BTHX8          5 51.4   500   223   14237 
  alu_/g703/Q                          -       B->Q   R     NA2I1X4        1 12.4   174   211   14448 
  alu_/g702/Q                          -       A->Q   F     INX1           1 12.7    88    73   14521 
  alu_/g696/Q                          -       A->Q   R     NO3X2          1 15.9   202   110   14631 
  alu_/g75/Q                           -       A->Q   F     ITLX1          5 59.3   500   156   14787 
  alu_/g16/Q                           -       A->Q   F     BTHX8          5 48.5   500   299   15087 
  sw2__g4/Q                            -       A->Q   F     BTLX8          4 58.3   500   279   15366 
  sw1__g12/Q                           -       A->Q   F     BTLX12        11 85.2   500   309   15675 
  alu_/g692/Q                          -       A->Q   R     INX1           1  9.8   137   128   15803 
  alu_/g669/Q                          -       A->Q   F     NO2X1          2 14.9   116    77   15880 
  alu_/g664/Q                          -       A->Q   R     NA2X1          1 15.9   232   123   16003 
  alu_/g5/Q                            -       A->Q   F     ITHX1          5 53.2   500   147   16150 
  g4852/Q                              -       A->Q   F     AND2X1         2 15.3    98   249   16399 
  g4773/Q                              -       C->Q   F     AO21X1         1  8.5    90   188   16587 
  alu_flags__DFFE_inst_latch_sf_reg/SD -       -      F     SDFRQX1        1    -     -     0   16587 
#-----------------------------------------------------------------------------------------------------



Path 48: MET (2936 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[0]/CN->D
          Group: C2C
     Startpoint: (R) interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/C
          Clock: (R) CLK
       Endpoint: (F) address_pins__DFFE_apin_latch_reg[0]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     184                  
     Required Time:=    9816                  
      Launch Clock:-       0                  
         Data Path:-    6880                  
             Slack:=    2936                  

#------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                                   (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------
  interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/C -       -      R     (arrival)      3    -     0     -       0 
  interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/Q -       C->Q   R     SDFRRQX1       8 58.5   517   564     564 
  g5117/Q                                     -       B->Q   F     NO2I1X1        8 60.1   328   268     832 
  execute__g108957/Q                          -       A->Q   R     NO3X1          7 55.7   826   506    1339 
  execute__g108881/Q                          -       A->Q   F     INX1           9 62.5   395   312    1651 
  execute__g108764/Q                          -       A->Q   R     NA2X1          2 20.0   272   218    1869 
  execute__g108690/Q                          -       A->Q   F     INX1           2 19.6   134   107    1976 
  execute__g108383/Q                          -       B->Q   R     AN21X1         2 17.0   267   202    2178 
  execute__g108304/Q                          -       A->Q   F     NA2X1          2 17.7   155   113    2292 
  g109410/Q                                   -       C->Q   R     AN21X1         2 19.5   305   198    2490 
  execute__g108220/Q                          -       A->Q   F     INX1           2 17.0   131   104    2594 
  execute__g108190/Q                          -       C->Q   R     AN21X1         2 15.2   263   167    2761 
  execute__g108135/Q                          -       C->Q   R     OA21X1         2 17.7   177   229    2989 
  execute__g108111/Q                          -       C->Q   F     ON21X1         2 16.9   157   121    3110 
  execute__g108080/Q                          -       D->Q   R     AN211X1        2 17.8   374   229    3339 
  execute__g108054/Q                          -       C->Q   F     ON21X1         2 16.4   187   151    3490 
  execute__g108032/Q                          -       C->Q   F     AO21X1         2 14.6   108   234    3724 
  execute__g108016/Q                          -       C->Q   F     AO21X1         2 15.6   112   216    3939 
  execute__g107997/Q                          -       C->Q   R     AN21X1         2 17.1   282   173    4113 
  execute__g107984/Q                          -       C->Q   F     ON21X1         3 24.1   278   163    4275 
  execute__g107966/Q                          -       C->Q   R     AN21X1         1 10.1   211   176    4451 
  execute__g107958/Q                          -       D->Q   F     AN211X1        1 10.9   163    79    4530 
  execute__g107950/Q                          -       D->Q   R     ON211X1        1 10.0   228   170    4700 
  execute__g107946/Q                          -       C->Q   F     AN21X1         1 10.0   147    72    4773 
  execute__g107945/Q                          -       E->Q   R     ON221X1        1  8.7   324   118    4891 
  execute__g107942/Q                          -       A->Q   R     OR2X1          4 28.3   260   239    5130 
  address_latch__g610/Q                       -       A->Q   R     EN2X0          2 17.7   729   484    5614 
  address_latch__g21/Q                        -       A->Q   F     ITHX0          4 36.7   741   452    6066 
  address_latch__g574/Q                       -       AN->Q  F     NO2I1X1        2 15.3   179   324    6390 
  address_latch__g547/Q                       -       IN0->Q F     MU2X1          1  8.9    97   221    6612 
  address_latch__g544/Q                       -       IN0->Q F     MU2X0          1  9.6   178   268    6880 
  address_pins__DFFE_apin_latch_reg[0]/D      -       -      F     DFFX1          1    -     -     0    6880 
#------------------------------------------------------------------------------------------------------------



Path 49: MET (3065 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[1]/CN->D
          Group: C2C
     Startpoint: (R) interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/C
          Clock: (R) CLK
       Endpoint: (F) address_pins__DFFE_apin_latch_reg[1]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     196                  
     Required Time:=    9804                  
      Launch Clock:-       0                  
         Data Path:-    6739                  
             Slack:=    3065                  

#------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                                   (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------
  interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/C -       -      R     (arrival)      3    -     0     -       0 
  interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/Q -       C->Q   R     SDFRRQX1       8 58.5   517   564     564 
  g5117/Q                                     -       B->Q   F     NO2I1X1        8 60.1   328   268     832 
  execute__g108957/Q                          -       A->Q   R     NO3X1          7 55.7   826   506    1339 
  execute__g108881/Q                          -       A->Q   F     INX1           9 62.5   395   312    1651 
  execute__g108764/Q                          -       A->Q   R     NA2X1          2 20.0   272   218    1869 
  execute__g108690/Q                          -       A->Q   F     INX1           2 19.6   134   107    1976 
  execute__g108383/Q                          -       B->Q   R     AN21X1         2 17.0   267   202    2178 
  execute__g108304/Q                          -       A->Q   F     NA2X1          2 17.7   155   113    2292 
  g109410/Q                                   -       C->Q   R     AN21X1         2 19.5   305   198    2490 
  execute__g108220/Q                          -       A->Q   F     INX1           2 17.0   131   104    2594 
  execute__g108190/Q                          -       C->Q   R     AN21X1         2 15.2   263   167    2761 
  execute__g108135/Q                          -       C->Q   R     OA21X1         2 17.7   177   229    2989 
  execute__g108111/Q                          -       C->Q   F     ON21X1         2 16.9   157   121    3110 
  execute__g108080/Q                          -       D->Q   R     AN211X1        2 17.8   374   229    3339 
  execute__g108054/Q                          -       C->Q   F     ON21X1         2 16.4   187   151    3490 
  execute__g108032/Q                          -       C->Q   F     AO21X1         2 14.6   108   234    3724 
  execute__g108016/Q                          -       C->Q   F     AO21X1         2 15.6   112   216    3939 
  execute__g107997/Q                          -       C->Q   R     AN21X1         2 17.1   282   173    4113 
  execute__g107984/Q                          -       C->Q   F     ON21X1         3 24.1   278   163    4275 
  execute__g107966/Q                          -       C->Q   R     AN21X1         1 10.1   211   176    4451 
  execute__g107958/Q                          -       D->Q   F     AN211X1        1 10.9   163    79    4530 
  execute__g107950/Q                          -       D->Q   R     ON211X1        1 10.0   228   170    4700 
  execute__g107946/Q                          -       C->Q   F     AN21X1         1 10.0   147    72    4773 
  execute__g107945/Q                          -       E->Q   R     ON221X1        1  8.7   324   118    4891 
  execute__g107942/Q                          -       A->Q   R     OR2X1          4 28.3   260   239    5130 
  address_latch__g618/Q                       -       A->Q   F     NA2X1          1 10.4   204    84    5214 
  address_latch__g609/Q                       -       B->Q   R     EN2X0          2 17.7   728   464    5678 
  address_latch__g20/Q                        -       A->Q   F     ITHX0          4 36.7   741   452    6130 
  address_latch__g580/Q                       -       AN->Q  F     NO2I1X1        2 17.2   187   329    6459 
  address_latch__g548/Q                       -       IN0->Q R     MU2IX1         1 11.3   316   170    6629 
  address_latch__g543/Q                       -       IN0->Q F     MU2IX1         1  9.6   252   110    6739 
  address_pins__DFFE_apin_latch_reg[1]/D      -       -      F     DFFX1          1    -     -     0    6739 
#------------------------------------------------------------------------------------------------------------



Path 50: MET (3518 ps) Setup Check with Pin interrupts__im1_reg/C->SD
          Group: C2C
     Startpoint: (F) alu_/op2_high_reg[0]/CN
          Clock: (F) CLK
       Endpoint: (F) interrupts__im1_reg/SD
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   20000        10000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000        10000     
                                              
             Setup:-     553                  
     Required Time:=   19447                  
      Launch Clock:-   10000                  
         Data Path:-    5929                  
             Slack:=    3518                  

#----------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  alu_/op2_high_reg[0]/CN -       -      F     (arrival)      8    -     0     -   10000 
  alu_/op2_high_reg[0]/Q  -       CN->Q  R     DFFQX1         2 18.5   195   299   10299 
  alu_/g762/Q             -       A->Q   F     INX1           2 14.8   100    82   10382 
  alu_/g757/Q             -       IN3->Q F     MU4X1          4 29.3   256   361   10743 
  alu_/g754/Q             -       B->Q   F     OR2X1          1 11.1    92   224   10967 
  alu_/g803/Q             -       D->Q   R     AN221X1        2 17.0   393   253   11221 
  alu_/g743/Q             -       A->Q   F     NO2X2          3 21.8   135    86   11306 
  alu_/g802/Q             -       A->Q   R     AN221X1        2 17.0   392   308   11614 
  alu_/g729/Q             -       A->Q   F     NO2X2          3 21.5   135    85   11699 
  alu_/g728/Q             -       C->Q   F     OA21X2         1 10.1    70   126   11824 
  alu_/g727/Q             -       D->Q   R     AN211X1        2 15.7   349   194   12019 
  alu_/g723/Q             -       E->Q   R     OA32X2         1 18.1   113   246   12264 
  alu_/g721/Q             -       A->Q   F     NO2X4          3 30.2    89    53   12318 
  alu_/g46/Q              -       A->Q   R     ITHX1          5 55.8   500   232   12550 
  alu_/g716/Q             -       A->Q   F     INX2           1 15.9   260    70   12619 
  alu_/g14/Q              -       A->Q   R     ITLX1          5 39.7   500   214   12833 
  alu_/g713/Q             -       A->Q   F     NA2X2          1 12.3   145    67   12900 
  alu_/g710/Q             -       A->Q   R     NA2X2          1 14.9   108    90   12990 
  alu_/g74/Q              -       A->Q   R     BTLX4          6 69.7   500   183   13173 
  alu_/g796/Q             -       A->Q   F     INX4           1 15.6    93    48   13221 
  alu_/g15/Q              -       A->Q   R     ITLX8          5 42.3   500   204   13424 
  sw2__g3/Q               -       A->Q   R     BTLX4          4 49.9   500   195   13619 
  sw1__g11/Q              -       A->Q   R     BTLX8         10 92.9   500   180   13799 
  alu_/g705/Q             -       B->Q   F     NO2I1X4        1 21.7   118    55   13854 
  alu_/g1/Q               -       A->Q   F     BTHX8          6 68.3   500   160   14014 
  alu_/g9/Q               -       A->Q   F     BTHX8          5 51.4   500   223   14237 
  alu_/g703/Q             -       B->Q   R     NA2I1X4        1 12.4   174   211   14448 
  alu_/g702/Q             -       A->Q   F     INX1           1 12.7    88    73   14521 
  alu_/g696/Q             -       A->Q   R     NO3X2          1 15.9   202   110   14631 
  alu_/g75/Q              -       A->Q   F     ITLX1          5 59.3   500   156   14787 
  alu_/g16/Q              -       A->Q   F     BTHX8          5 48.5   500   299   15087 
  sw2__g4/Q               -       A->Q   F     BTLX8          4 58.3   500   279   15366 
  sw1__g12/Q              -       A->Q   F     BTLX12        11 85.2   500   309   15675 
  g4774/Q                 -       AN->Q  F     NO2I1X1        1  8.4   146   254   15929 
  interrupts__im1_reg/SD  -       -      F     SDFRRQX1       1    -     -     0   15929 
#----------------------------------------------------------------------------------------

