Albonesi, D. H. 2002. Selective cache ways: on demand cache resource allocation. J. Instruction Level Parallel.
Altera. 2010. Nios embedded processor system development. http://www.altera.com/corporate/news_room/releases/products/nr-nios_delivers_goods.html.
Arc International 2010. www.arccores.com.
ARM. 2010. www.arm.com.
Hakan Aydin , David Kaeli, Using cache line coloring to perform aggressive procedure inlining, ACM SIGARCH Computer Architecture News, v.28 n.1, p.62-71, March 2000[doi>10.1145/346023.346046]
Bahar, I. Calder, B., and Grunwald, D. A. 1998. Comparison of software code reordering and victim buffers. In Proceedings of the 3rd Workshop of Interaction Between Compilers and Computer Architecture.
Rajeev Balasubramonian , David Albonesi , Alper Buyuktosunoglu , Sandhya Dwarkadas, Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.245-257, December 2000, Monterey, California, USA[doi>10.1145/360128.360153]
S. Bartolini , C. A. Prete, Optimizing instruction cache performance of embedded systems, ACM Transactions on Embedded Computing Systems (TECS), v.4 n.4, p.934-965, November 2005[doi>10.1145/1113830.1113839]
Luca Benini , Alberto Macii , Enrico Macii , Massimo Poncino, Selective instruction compression for memory energy reduction in embedded systems, Proceedings of the 1999 international symposium on Low power electronics and design, p.206-211, August 16-17, 1999, San Diego, California, USA[doi>10.1145/313817.313927]
Burger, D., Austin, T., and Bennet, S. 2000. Evaluating future microprocessors: The simplescalar toolset. Tech. rep. CS-TR-1308. Computer Science Department, University of Wisconsin-Madison.
Brad Calder , Dirk Grunwald, Reducing branch costs via branch alignment, Proceedings of the sixth international conference on Architectural support for programming languages and operating systems, p.242-251, October 05-07, 1994, San Jose, California, USA[doi>10.1145/195473.195553]
J. Bradley Chen , Bradley D. D. Leupen, Improving instruction locality with just-in-time code layout, Proceedings of the USENIX Windows NT Workshop on The USENIX Windows NT Workshop 1997, p.4-4, August 11-13, 1997, Seattle, Washington
Yu Chen , Fuxin Zhang, Code reordering on limited branch offset, ACM Transactions on Architecture and Code Optimization (TACO), v.4 n.2, p.10-es, June 2007[doi>10.1145/1250727.1250730]
Robert Cohn , David Goodwin , P. Geoffrey Lowney , Norman Rubin, Spike: an optimizer for alpha/NT executables, Proceedings of the USENIX Windows NT Workshop on The USENIX Windows NT Workshop 1997, p.3-3, August 11-13, 1997, Seattle, Washington
Cohn. R. and Lowney, P. G. 2000. Design and analysis of profile-based optimization in Compaq's compilation tools for Alpha. J. Instruction Level Parallelism 2.
Dinero I. 2010. http://www.cs.wisc.edu/~markhill/DineroIV/.
EEMBC. 2010. The Embedded Microprocessor Benchmark Consortium. www.eembc.org.
Arijit Ghosh , Tony Givargis, Cache Optimization For Embedded Processor Cores: An Analytical Approach, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.342, November 09-13, 2003[doi>10.1109/ICCAD.2003.44]
T. Givargis , F. Vahid, Platune: a tuning framework for system-on-a-chip platforms, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.21 n.11, p.1317-1327, November 2006[doi>10.1109/TCAD.2002.804107]
Nikolas Gloy , Trevor Blackwell , Michael D. Smith , Brad Calder, Procedure placement using temporal ordering information, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.303-313, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Ann Gordon-Ross , Susan Cotterell , Frank Vahid, Exploiting Fixed Programs in Embedded Systems: A Loop Cache Example, IEEE Computer Architecture Letters, v.1 n.1, p.2-2, January 2002[doi>10.1109/L-CA.2002.4]
Ann Gordon-Ross , Jeremy Lau , Brad Calder, Phase-based cache reconfiguration for a highly-configurable two-level cache hierarchy, Proceedings of the 18th ACM Great Lakes symposium on VLSI, May 04-06, 2008, Orlando, Florida, USA[doi>10.1145/1366110.1366200]
Dynamic Loop Caching Meets Preloaded Loop Caching " A Hybrid Approach, Proceedings of the 2002 IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD'02), p.446, September 16-18, 2002
Ann Gordon-Ross , Frank Vahid , Nikil D. Dutt, Fast configurable-cache tuning with a unified second-level cache, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.17 n.1, p.80-91, January 2009[doi>10.1109/TVLSI.2008.2002459]
Amir H. Hashemi , David R. Kaeli , Brad Calder, Efficient procedure mapping using cache line coloring, Proceedings of the ACM SIGPLAN 1997 conference on Programming language design and implementation, p.171-182, June 16-18, 1997, Las Vegas, Nevada, USA[doi>10.1145/258915.258931]
Stephen Hines , David Whalley , Gary Tyson, Guaranteeing Hits to Improve the Efficiency of a Small Instruction Cache, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.433-444, December 01-05, 2007[doi>10.1109/MICRO.2007.18]
Xianglong Huang , Stephen M. Blackburn , David Grove , Kathryn S. McKinley, Fast and efficient partial code reordering: taking advantage of dynamic recompilatior, Proceedings of the 5th international symposium on Memory management, June 10-11, 2006, Ottawa, Ontario, Canada[doi>10.1145/1133956.1133980]
Xianglong Huang , Brian T Lewis , Kathryn S McKinley, Dynamic code management: improving whole program code locality in managed runtimes, Proceedings of the 2nd international conference on Virtual execution environments, June 14-16, 2006, Ottawa, Ontario, Canada[doi>10.1145/1134760.1134779]
W. W. Hwu , P. P. Chang, Achieving high instruction cache performance with an optimizing compiler, Proceedings of the 16th annual international symposium on Computer architecture, p.242-251, April 1989, Jerusalem, Israel[doi>10.1145/74925.74953]
Kalmatianos, J. and Kaeli, D. 1999. Code reordering for multi-level cache hierarchies. Northeeastern University Computer Architecture Research Group. http://www.ece.neu.edu/info/architecture/publications. html.
J. Kalamatianos , D. R. Kaeli, Accurate simulation and evaluation of code reordering, Proceedings of the 2000 IEEE International Symposium on Performance Analysis of Systems and Software, p.13-20, April 24-25, 2000
Johnson Kin , Munish Gupta , William H. Mangione-Smith, The filter cache: an energy efficient memory structure, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.184-193, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Dennis Lee , Jean-Loup Baer , Brian Bershad , Tom Anderson, Reducing startup latency in web and desktop applications, Proceedings of the 3rd conference on USENIX Windows NT Symposium, p.17-17, July 12-15, 1999, Seattle, Washington
Lee, L. H., Moyer, W., and Arends, J. 1999b. Low cost Embedded Program Loop Caching -- Revisited. Tech. rep. N CSE-TR-411-99, University of Michigan.
Chunho Lee , Miodrag Potkonjak , William H. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.330-335, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Afzal Malik , Bill Moyer , Dan Cermak, A low power unified cache architecture providing power and performance flexibility (poster session), Proceedings of the 2000 international symposium on Low power electronics and design, p.241-243, July 25-27, 2000, Rapallo, Italy[doi>10.1145/344166.344610]
S. McFarling, Program optimization for instruction caches, Proceedings of the third international conference on Architectural support for programming languages and operating systems, p.183-191, April 03-06, 1989, Boston, Massachusetts, USA[doi>10.1145/70082.68200]
MIPS Technologies. 2010. www.mips.com.
Moseley, P., Debray, S., and Andrews, G. Checking program profiles. In Proceedings of the 3rd IEEE International Workshop of Source Code Analysis and Manipulation.
Robert Muth , Saumya K. Debray , Scott Watterson , Koen De Bosschere, Alto: a link-time optimizer for the Compaq alpha, Software—Practice & Experience, v.31 n.1, p.67-101, Jan. 2001[doi>10.1002/1097-024X(200101)31:1<67::AID-SPE357>3.0.CO;2-A]
Maurizio Palesi , Tony Givargis, Multi-objective design space exploration using genetic algorithms, Proceedings of the tenth international symposium on Hardware/software codesign, May 06-08, 2002, Estes Park, Colorado[doi>10.1145/774789.774804]
Karl Pettis , Robert C. Hansen, Profile guided code positioning, Proceedings of the ACM SIGPLAN 1990 conference on Programming language design and implementation, p.16-27, June 1990, White Plains, New York, USA[doi>10.1145/93542.93550]
Daniel A. Jiménez, Code placement for improving dynamic branch prediction accuracy, Proceedings of the 2005 ACM SIGPLAN conference on Programming language design and implementation, June 12-15, 2005, Chicago, IL, USA[doi>10.1145/1065010.1065025]
Alex Ramirez , Josep Ll. Larriba-Pey , Carlos Navarro , Mateo Valero , Josep Torrellas, Software Trace Cache for Commercial Applications, International Journal of Parallel Programming, v.30 n.5, p.373-395, October 2002[doi>10.1023/A:1019992713965]
Alex Ramirez , Josep L. Larriba-Pey , Mateo Valero, The Effect of Code Reordering on Branch Prediction, Proceedings of the 2000 International Conference on Parallel Architectures and Compilation Techniques, p.189, October 15-19, 2000
Ramirez, A., Larriba-Pey, J., and Valero, M. 2001. Instruction fetch architectures and code layout optimizations. Proc. IEEE 89, 11.
Alex Ramirez , Josep L. Larriba-Pey , Mateo Valero, Software Trace Cache, IEEE Transactions on Computers, v.54 n.1, p.22-35, January 2005[doi>10.1109/TC.2005.13]
Reinman, G. and Jouppi, N. P. 1999. Cacti2.0: An integraded cache timing and power model. Tech rep., COMPAQ Western Research Lab.
Alan D Samples , Paul N. Hilfinger, Code Reorginazation for Instruction Caches, University of California at Berkeley, Berkeley, CA, 1988
Sanghai, K., Kaeli, D., Raikman, A., and Butler, K. 2007. A code layout framework for embedded processors with configurable memory hierarchy. In Proceedings of the Workshop on Optimizations for DSP and Embedded Systems (ODES).
Scales, D. 1998. Efficient dynamic procedure placement. Tech. rep. WRL-98/5, Compaq WRL Research Lab.
Scharz, B., Debray, S., Andrews, G., and Legendre, M. 2001. PLTO: a link-time optimizer for the Intel IA-32 architecture. In Proceedings of the Workshop on Binary Translation (WBT).
W. J. Schmidt , R. R. Roediger , C. S. Mestad , B. Mendelson , I. Shavit-Lottem , V. Bortnikov-Sitnitsky, Profile-directed restructuring of operating system code, IBM Systems Journal, v.37 n.2, p.270-297, April 1998[doi>10.1147/sj.372.0270]
Srivastava, A., and Wall, D. W. 1992. A practical system of intermodule code optimization at link-time. J. Program. Lang. 11, 1, 1--18.
Ching-Long Su , Alvin M. Despain, Cache design trade-offs for power and performance optimization: a case study, Proceedings of the 1995 international symposium on Low power design, p.63-68, April 23-26, 1995, Dana Point, California, USA[doi>10.1145/224081.224093]
Tensilica. 2010. Xtensa processor generator. http://www.tensilica.com/.
Villarreal, J., Lysecky, R., Cotterell, S., and Vahid, F. 2001. Loop analysis of embedded applications. Tech. rep. UCR-CSR-01-03, University of California Riverside.
Chuanjun Zhang , Frank Vahid, Cache Configuration Exploration on Prototyping Platforms, Proceedings of the 14th IEEE International Workshop on Rapid System Prototyping (RSP'03), p.164, June 09-11, 2003
Chuanjun Zhang , Frank Vahid , Walid Najjar, A highly configurable cache architecture for embedded systems, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859635]
Chuanjun Zhang , Frank Vahid, Using a Victim Buffer in an Application-Specific Memory Hierarchy, Proceedings of the conference on Design, automation and test in Europe, p.10220, February 16-20, 2004
Chuanjun Zhang , Frank Vahid , Roman Lysecky, A Self-Tuning Cache Architecture for Embedded Systems, Proceedings of the conference on Design, automation and test in Europe, p.10142, February 16-20, 2004
