{
  "module_name": "efa_admin_defs.h",
  "hash_id": "8951c2392df48565e0ecaf7e0db4655c13377cda173c5a70bc2339fd967dd02e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/infiniband/hw/efa/efa_admin_defs.h",
  "human_readable_source": " \n \n\n#ifndef _EFA_ADMIN_H_\n#define _EFA_ADMIN_H_\n\nenum efa_admin_aq_completion_status {\n\tEFA_ADMIN_SUCCESS                           = 0,\n\tEFA_ADMIN_RESOURCE_ALLOCATION_FAILURE       = 1,\n\tEFA_ADMIN_BAD_OPCODE                        = 2,\n\tEFA_ADMIN_UNSUPPORTED_OPCODE                = 3,\n\tEFA_ADMIN_MALFORMED_REQUEST                 = 4,\n\t \n\tEFA_ADMIN_ILLEGAL_PARAMETER                 = 5,\n\tEFA_ADMIN_UNKNOWN_ERROR                     = 6,\n\tEFA_ADMIN_RESOURCE_BUSY                     = 7,\n};\n\nstruct efa_admin_aq_common_desc {\n\t \n\tu16 command_id;\n\n\t \n\tu8 opcode;\n\n\t \n\tu8 flags;\n};\n\n \nstruct efa_admin_ctrl_buff_info {\n\tu32 length;\n\n\tstruct efa_common_mem_addr address;\n};\n\nstruct efa_admin_aq_entry {\n\tstruct efa_admin_aq_common_desc aq_common_descriptor;\n\n\tunion {\n\t\tu32 inline_data_w1[3];\n\n\t\tstruct efa_admin_ctrl_buff_info control_buffer;\n\t} u;\n\n\tu32 inline_data_w4[12];\n};\n\nstruct efa_admin_acq_common_desc {\n\t \n\tu16 command;\n\n\tu8 status;\n\n\t \n\tu8 flags;\n\n\tu16 extended_status;\n\n\t \n\tu16 sq_head_indx;\n};\n\nstruct efa_admin_acq_entry {\n\tstruct efa_admin_acq_common_desc acq_common_descriptor;\n\n\tu32 response_specific_data[14];\n};\n\nstruct efa_admin_aenq_common_desc {\n\tu16 group;\n\n\tu16 syndrom;\n\n\t \n\tu8 flags;\n\n\tu8 reserved1[3];\n\n\tu32 timestamp_low;\n\n\tu32 timestamp_high;\n};\n\nstruct efa_admin_aenq_entry {\n\tstruct efa_admin_aenq_common_desc aenq_common_desc;\n\n\t \n\tu32 inline_data_w4[12];\n};\n\nenum efa_admin_eqe_event_type {\n\tEFA_ADMIN_EQE_EVENT_TYPE_COMPLETION         = 0,\n};\n\n \nstruct efa_admin_comp_event {\n\t \n\tu16 cqn;\n\n\t \n\tu16 reserved;\n\n\t \n\tu32 reserved2;\n};\n\n \nstruct efa_admin_eqe {\n\t \n\tu32 common;\n\n\t \n\tu32 reserved;\n\n\tunion {\n\t\t \n\t\tu32 event_data[2];\n\n\t\t \n\t\tstruct efa_admin_comp_event comp_event;\n\t} u;\n};\n\n \n#define EFA_ADMIN_AQ_COMMON_DESC_COMMAND_ID_MASK            GENMASK(11, 0)\n#define EFA_ADMIN_AQ_COMMON_DESC_PHASE_MASK                 BIT(0)\n#define EFA_ADMIN_AQ_COMMON_DESC_CTRL_DATA_MASK             BIT(1)\n#define EFA_ADMIN_AQ_COMMON_DESC_CTRL_DATA_INDIRECT_MASK    BIT(2)\n\n \n#define EFA_ADMIN_ACQ_COMMON_DESC_COMMAND_ID_MASK           GENMASK(11, 0)\n#define EFA_ADMIN_ACQ_COMMON_DESC_PHASE_MASK                BIT(0)\n\n \n#define EFA_ADMIN_AENQ_COMMON_DESC_PHASE_MASK               BIT(0)\n\n \n#define EFA_ADMIN_EQE_PHASE_MASK                            BIT(0)\n#define EFA_ADMIN_EQE_EVENT_TYPE_MASK                       GENMASK(8, 1)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}