# 365DaysOfRTLDesign

Hi, I am Abhijit Gadekar, an Electronics Engineer with passion of advancing semiconductor and VLSI technology through focusing on RTL Design using VHDL as well as Verilog HDL. Sharing my learning journey with you all.
Software Used: Xilinx Vivado 2023.2

Here is the list of the learnings:
--------------------------------------------------------------------------------------------------------------------------------------------------------

Day 1:

