Revision: 8756c28a5bfe97c24192774927c042cc5a58167f
Patch-set: 1
File: runtime/interpreter/mterp/arm/entry.S

50:62-50:99
Fri Mar 11 19:41:20 2016 +0000
Author: Vladimir Marko <1018108@85c56323-6fa9-3386-8a01-6480fb634889>
UUID: b76525c6_ddb5fff4
Bytes: 44
vregs (fix the comment on all architectures)

50:62-50:99
Fri Mar 11 21:36:49 2016 +0000
Author: Bill Buzbee <1001578@85c56323-6fa9-3386-8a01-6480fb634889>
Parent: b76525c6_ddb5fff4
UUID: d7a61927_8dd19872
Bytes: 4
Done

File: runtime/interpreter/mterp/arm/fbinop2addr.S

12
Fri Mar 11 19:41:20 2016 +0000
Author: Vladimir Marko <1018108@85c56323-6fa9-3386-8a01-6480fb634889>
UUID: b76525c6_bdc04b4c
Bytes: 53
Maybe reorder to allow more dual-issued instructions?

12
Fri Mar 11 20:44:32 2016 +0000
Author: Vladimir Marko <1018108@85c56323-6fa9-3386-8a01-6480fb634889>
Parent: b76525c6_bdc04b4c
UUID: b76525c6_3dd8bb35
Bytes: 354
I don't know if modern ARM CPUs have 2 ALUs (or shift-rotate units or whatever) per core. If so, the UBFX would be better paired with the "mov r3, rINST, lsr #12" and the "flds s1, [r3]" would be paired with "VREG_INDEX_TO_ADDR r9, r9". Otherwise, it doesn't really matter but I'd still try to avoid sequences of directly dependent instructions in a row.

12
Fri Mar 11 21:36:49 2016 +0000
Author: Bill Buzbee <1001578@85c56323-6fa9-3386-8a01-6480fb634889>
Parent: b76525c6_3dd8bb35
UUID: d7a61927_cd2c404f
Bytes: 4
Done

12
Fri Mar 11 21:36:49 2016 +0000
Author: Bill Buzbee <1001578@85c56323-6fa9-3386-8a01-6480fb634889>
Parent: b76525c6_bdc04b4c
UUID: d7a61927_6da54c10
Bytes: 4
Done

File: runtime/interpreter/mterp/arm/fbinopWide2addr.S

13
Fri Mar 11 19:41:20 2016 +0000
Author: Vladimir Marko <1018108@85c56323-6fa9-3386-8a01-6480fb634889>
UUID: b76525c6_1dd05715
Bytes: 8
Reorder?

13
Fri Mar 11 21:36:49 2016 +0000
Author: Bill Buzbee <1001578@85c56323-6fa9-3386-8a01-6480fb634889>
Parent: b76525c6_1dd05715
UUID: d7a61927_6d48ac06
Bytes: 4
Done

