// Seed: 2476221802
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_8;
  wire id_9;
  tri id_10 = 1;
  string id_11 = "";
endmodule
module module_1;
  tri1 id_2 = 1;
  assign id_1 = 1;
  assign id_2 = 1 == id_2;
  module_0(
      id_2, id_1, id_1, id_2, id_2, id_1, id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  wire id_5;
  module_0(
      id_4, id_4, id_5, id_4, id_4, id_4, id_4
  );
  always @(1)
    if (~id_2) id_1 <= {id_3{id_3}};
    else id_2 <= 1;
endmodule
