Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue Aug 28 14:53:35 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file kernel_correlation_timing_summary_routed.rpt -pb kernel_correlation_timing_summary_routed.pb -rpx kernel_correlation_timing_summary_routed.rpx -warn_on_violation
| Design       : kernel_correlation
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 258 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 348 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.277       -8.409                    136                16248        0.038        0.000                      0                16248        0.343        0.000                       0                 13507  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.277       -8.409                    136                16248        0.038        0.000                      0                16248        0.343        0.000                       0                 13507  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :          136  Failing Endpoints,  Worst Slack       -0.277ns,  Total Violation       -8.409ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.343ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.277ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[108]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ap_CS_fsm_reg[271]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.779ns  (logic 0.520ns (18.712%)  route 2.259ns (81.288%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13506, unset)        0.672     0.672    ap_clk
    SLICE_X68Y157        FDRE                                         r  ap_CS_fsm_reg[108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y157        FDRE (Prop_fdre_C_Q)         0.308     0.980 f  ap_CS_fsm_reg[108]/Q
                         net (fo=2, routed)           0.559     1.539    ap_CS_fsm_reg_n_8_[108]
    SLICE_X68Y157        LUT4 (Prop_lut4_I0_O)        0.053     1.592 f  ap_CS_fsm[271]_i_91/O
                         net (fo=1, routed)           0.730     2.322    ap_CS_fsm[271]_i_91_n_8
    SLICE_X72Y154        LUT5 (Prop_lut5_I2_O)        0.053     2.375 f  ap_CS_fsm[271]_i_35_rewire/O
                         net (fo=1, routed)           0.408     2.783    ap_CS_fsm[271]_i_35_n_8
    SLICE_X73Y154        LUT6 (Prop_lut6_I5_O)        0.053     2.836 f  ap_CS_fsm[271]_i_6/O
                         net (fo=1, routed)           0.562     3.398    ap_CS_fsm[271]_i_6_n_8
    SLICE_X70Y155        LUT6 (Prop_lut6_I4_O)        0.053     3.451 r  ap_CS_fsm[271]_i_1/O
                         net (fo=1, routed)           0.000     3.451    ap_NS_fsm[271]
    SLICE_X70Y155        FDRE                                         r  ap_CS_fsm_reg[271]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=13506, unset)        0.638     3.138    ap_clk
    SLICE_X70Y155        FDRE                                         r  ap_CS_fsm_reg[271]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X70Y155        FDRE (Setup_fdre_C_D)        0.071     3.174    ap_CS_fsm_reg[271]
  -------------------------------------------------------------------
                         required time                          3.174    
                         arrival time                          -3.451    
  -------------------------------------------------------------------
                         slack                                 -0.277    

Slack (VIOLATED) :        -0.243ns  (required time - arrival time)
  Source:                 kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.MANT_MSBS_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.758ns  (logic 1.408ns (51.045%)  route 1.350ns (48.955%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13506, unset)        0.672     0.672    kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.MANT_MSBS_DEL/i_pipe/aclk
    SLICE_X39Y159        FDRE                                         r  kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.MANT_MSBS_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y159        FDRE (Prop_fdre_C_Q)         0.246     0.918 r  kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.MANT_MSBS_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=6, routed)           0.575     1.493    kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.MANT_MSBS_DEL_n_11
    SLICE_X38Y155        LUT3 (Prop_lut3_I2_O)        0.158     1.651 r  kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.000     1.651    kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/opt_has_pipe.first_q_reg[3]
    SLICE_X38Y155        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     1.867 r  kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.534     2.401    kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_8
    SLICE_X38Y159        CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.367     2.768 r  kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.241     3.009    kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_n_8
    SLICE_X40Y159        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.421     3.430 r  kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/CHAIN_GEN[5].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=1, routed)           0.000     3.430    kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/p_13_out
    SLICE_X40Y159        FDRE                                         r  kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=13506, unset)        0.638     3.138    kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/aclk
    SLICE_X40Y159        FDRE                                         r  kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X40Y159        FDRE (Setup_fdre_C_D)        0.084     3.187    kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                          3.187    
                         arrival time                          -3.430    
  -------------------------------------------------------------------
                         slack                                 -0.243    

Slack (VIOLATED) :        -0.162ns  (required time - arrival time)
  Source:                 j_reg_205_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            tmp_1_reg_216_reg[37]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.544ns (24.433%)  route 1.682ns (75.567%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13506, unset)        0.672     0.672    ap_clk
    SLICE_X62Y155        FDRE                                         r  j_reg_205_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y155        FDRE (Prop_fdre_C_Q)         0.282     0.954 f  j_reg_205_reg[5]/Q
                         net (fo=7, routed)           0.457     1.411    j_reg_205_reg_n_8_[5]
    SLICE_X63Y155        LUT6 (Prop_lut6_I1_O)        0.156     1.567 r  j_1_reg_250[9]_i_2/O
                         net (fo=2, routed)           0.246     1.813    j_1_reg_250[9]_i_2_n_8
    SLICE_X63Y156        LUT6 (Prop_lut6_I1_O)        0.053     1.866 r  mean_addr_reg_791[0]_i_1/O
                         net (fo=14, routed)          0.316     2.182    mean_addr_reg_791[0]_i_1_n_8
    SLICE_X63Y155        LUT2 (Prop_lut2_I1_O)        0.053     2.235 r  tmp_1_reg_216[63]_i_1/O
                         net (fo=64, routed)          0.664     2.898    tmp_1_reg_216[63]_i_1_n_8
    SLICE_X63Y150        FDRE                                         r  tmp_1_reg_216_reg[37]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=13506, unset)        0.638     3.138    ap_clk
    SLICE_X63Y150        FDRE                                         r  tmp_1_reg_216_reg[37]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X63Y150        FDRE (Setup_fdre_C_R)       -0.367     2.736    tmp_1_reg_216_reg[37]
  -------------------------------------------------------------------
                         required time                          2.736    
                         arrival time                          -2.898    
  -------------------------------------------------------------------
                         slack                                 -0.162    

Slack (VIOLATED) :        -0.162ns  (required time - arrival time)
  Source:                 j_reg_205_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            tmp_1_reg_216_reg[59]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.544ns (24.433%)  route 1.682ns (75.567%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13506, unset)        0.672     0.672    ap_clk
    SLICE_X62Y155        FDRE                                         r  j_reg_205_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y155        FDRE (Prop_fdre_C_Q)         0.282     0.954 f  j_reg_205_reg[5]/Q
                         net (fo=7, routed)           0.457     1.411    j_reg_205_reg_n_8_[5]
    SLICE_X63Y155        LUT6 (Prop_lut6_I1_O)        0.156     1.567 r  j_1_reg_250[9]_i_2/O
                         net (fo=2, routed)           0.246     1.813    j_1_reg_250[9]_i_2_n_8
    SLICE_X63Y156        LUT6 (Prop_lut6_I1_O)        0.053     1.866 r  mean_addr_reg_791[0]_i_1/O
                         net (fo=14, routed)          0.316     2.182    mean_addr_reg_791[0]_i_1_n_8
    SLICE_X63Y155        LUT2 (Prop_lut2_I1_O)        0.053     2.235 r  tmp_1_reg_216[63]_i_1/O
                         net (fo=64, routed)          0.664     2.898    tmp_1_reg_216[63]_i_1_n_8
    SLICE_X63Y150        FDRE                                         r  tmp_1_reg_216_reg[59]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=13506, unset)        0.638     3.138    ap_clk
    SLICE_X63Y150        FDRE                                         r  tmp_1_reg_216_reg[59]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X63Y150        FDRE (Setup_fdre_C_R)       -0.367     2.736    tmp_1_reg_216_reg[59]
  -------------------------------------------------------------------
                         required time                          2.736    
                         arrival time                          -2.898    
  -------------------------------------------------------------------
                         slack                                 -0.162    

Slack (VIOLATED) :        -0.149ns  (required time - arrival time)
  Source:                 kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.MANT_MSBS_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.664ns  (logic 1.425ns (53.484%)  route 1.239ns (46.516%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13506, unset)        0.672     0.672    kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.MANT_MSBS_DEL/i_pipe/aclk
    SLICE_X39Y159        FDRE                                         r  kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.MANT_MSBS_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y159        FDRE (Prop_fdre_C_Q)         0.246     0.918 r  kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.MANT_MSBS_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=6, routed)           0.444     1.362    kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.MANT_MSBS_DEL_n_11
    SLICE_X39Y160        LUT3 (Prop_lut3_I2_O)        0.158     1.520 r  kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1/O
                         net (fo=2, routed)           0.000     1.520    kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/opt_has_pipe.first_q_reg[3]
    SLICE_X39Y160        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     1.753 r  kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.548     2.301    kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_8
    SLICE_X40Y160        CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.367     2.668 r  kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.247     2.915    kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/CHAIN_GEN[4].C_MUX.CARRY_MUX_n_8
    SLICE_X42Y160        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.421     3.336 r  kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/CHAIN_GEN[5].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=1, routed)           0.000     3.336    kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/p_13_out
    SLICE_X42Y160        FDRE                                         r  kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=13506, unset)        0.638     3.138    kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/aclk
    SLICE_X42Y160        FDRE                                         r  kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X42Y160        FDRE (Setup_fdre_C_D)        0.084     3.187    kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                          3.187    
                         arrival time                          -3.336    
  -------------------------------------------------------------------
                         slack                                 -0.149    

Slack (VIOLATED) :        -0.139ns  (required time - arrival time)
  Source:                 j_reg_205_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            tmp_1_reg_216_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.544ns (24.433%)  route 1.682ns (75.567%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13506, unset)        0.672     0.672    ap_clk
    SLICE_X62Y155        FDRE                                         r  j_reg_205_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y155        FDRE (Prop_fdre_C_Q)         0.282     0.954 f  j_reg_205_reg[5]/Q
                         net (fo=7, routed)           0.457     1.411    j_reg_205_reg_n_8_[5]
    SLICE_X63Y155        LUT6 (Prop_lut6_I1_O)        0.156     1.567 r  j_1_reg_250[9]_i_2/O
                         net (fo=2, routed)           0.246     1.813    j_1_reg_250[9]_i_2_n_8
    SLICE_X63Y156        LUT6 (Prop_lut6_I1_O)        0.053     1.866 r  mean_addr_reg_791[0]_i_1/O
                         net (fo=14, routed)          0.316     2.182    mean_addr_reg_791[0]_i_1_n_8
    SLICE_X63Y155        LUT2 (Prop_lut2_I1_O)        0.053     2.235 r  tmp_1_reg_216[63]_i_1/O
                         net (fo=64, routed)          0.664     2.898    tmp_1_reg_216[63]_i_1_n_8
    SLICE_X62Y150        FDRE                                         r  tmp_1_reg_216_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=13506, unset)        0.638     3.138    ap_clk
    SLICE_X62Y150        FDRE                                         r  tmp_1_reg_216_reg[31]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X62Y150        FDRE (Setup_fdre_C_R)       -0.344     2.759    tmp_1_reg_216_reg[31]
  -------------------------------------------------------------------
                         required time                          2.759    
                         arrival time                          -2.898    
  -------------------------------------------------------------------
                         slack                                 -0.139    

Slack (VIOLATED) :        -0.139ns  (required time - arrival time)
  Source:                 j_reg_205_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            tmp_1_reg_216_reg[35]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.544ns (24.433%)  route 1.682ns (75.567%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13506, unset)        0.672     0.672    ap_clk
    SLICE_X62Y155        FDRE                                         r  j_reg_205_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y155        FDRE (Prop_fdre_C_Q)         0.282     0.954 f  j_reg_205_reg[5]/Q
                         net (fo=7, routed)           0.457     1.411    j_reg_205_reg_n_8_[5]
    SLICE_X63Y155        LUT6 (Prop_lut6_I1_O)        0.156     1.567 r  j_1_reg_250[9]_i_2/O
                         net (fo=2, routed)           0.246     1.813    j_1_reg_250[9]_i_2_n_8
    SLICE_X63Y156        LUT6 (Prop_lut6_I1_O)        0.053     1.866 r  mean_addr_reg_791[0]_i_1/O
                         net (fo=14, routed)          0.316     2.182    mean_addr_reg_791[0]_i_1_n_8
    SLICE_X63Y155        LUT2 (Prop_lut2_I1_O)        0.053     2.235 r  tmp_1_reg_216[63]_i_1/O
                         net (fo=64, routed)          0.664     2.898    tmp_1_reg_216[63]_i_1_n_8
    SLICE_X62Y150        FDRE                                         r  tmp_1_reg_216_reg[35]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=13506, unset)        0.638     3.138    ap_clk
    SLICE_X62Y150        FDRE                                         r  tmp_1_reg_216_reg[35]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X62Y150        FDRE (Setup_fdre_C_R)       -0.344     2.759    tmp_1_reg_216_reg[35]
  -------------------------------------------------------------------
                         required time                          2.759    
                         arrival time                          -2.898    
  -------------------------------------------------------------------
                         slack                                 -0.139    

Slack (VIOLATED) :        -0.139ns  (required time - arrival time)
  Source:                 j_reg_205_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            tmp_1_reg_216_reg[41]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.544ns (24.433%)  route 1.682ns (75.567%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13506, unset)        0.672     0.672    ap_clk
    SLICE_X62Y155        FDRE                                         r  j_reg_205_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y155        FDRE (Prop_fdre_C_Q)         0.282     0.954 f  j_reg_205_reg[5]/Q
                         net (fo=7, routed)           0.457     1.411    j_reg_205_reg_n_8_[5]
    SLICE_X63Y155        LUT6 (Prop_lut6_I1_O)        0.156     1.567 r  j_1_reg_250[9]_i_2/O
                         net (fo=2, routed)           0.246     1.813    j_1_reg_250[9]_i_2_n_8
    SLICE_X63Y156        LUT6 (Prop_lut6_I1_O)        0.053     1.866 r  mean_addr_reg_791[0]_i_1/O
                         net (fo=14, routed)          0.316     2.182    mean_addr_reg_791[0]_i_1_n_8
    SLICE_X63Y155        LUT2 (Prop_lut2_I1_O)        0.053     2.235 r  tmp_1_reg_216[63]_i_1/O
                         net (fo=64, routed)          0.664     2.898    tmp_1_reg_216[63]_i_1_n_8
    SLICE_X62Y150        FDRE                                         r  tmp_1_reg_216_reg[41]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=13506, unset)        0.638     3.138    ap_clk
    SLICE_X62Y150        FDRE                                         r  tmp_1_reg_216_reg[41]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X62Y150        FDRE (Setup_fdre_C_R)       -0.344     2.759    tmp_1_reg_216_reg[41]
  -------------------------------------------------------------------
                         required time                          2.759    
                         arrival time                          -2.898    
  -------------------------------------------------------------------
                         slack                                 -0.139    

Slack (VIOLATED) :        -0.139ns  (required time - arrival time)
  Source:                 j_reg_205_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            tmp_1_reg_216_reg[46]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.544ns (24.433%)  route 1.682ns (75.567%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13506, unset)        0.672     0.672    ap_clk
    SLICE_X62Y155        FDRE                                         r  j_reg_205_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y155        FDRE (Prop_fdre_C_Q)         0.282     0.954 f  j_reg_205_reg[5]/Q
                         net (fo=7, routed)           0.457     1.411    j_reg_205_reg_n_8_[5]
    SLICE_X63Y155        LUT6 (Prop_lut6_I1_O)        0.156     1.567 r  j_1_reg_250[9]_i_2/O
                         net (fo=2, routed)           0.246     1.813    j_1_reg_250[9]_i_2_n_8
    SLICE_X63Y156        LUT6 (Prop_lut6_I1_O)        0.053     1.866 r  mean_addr_reg_791[0]_i_1/O
                         net (fo=14, routed)          0.316     2.182    mean_addr_reg_791[0]_i_1_n_8
    SLICE_X63Y155        LUT2 (Prop_lut2_I1_O)        0.053     2.235 r  tmp_1_reg_216[63]_i_1/O
                         net (fo=64, routed)          0.664     2.898    tmp_1_reg_216[63]_i_1_n_8
    SLICE_X62Y150        FDRE                                         r  tmp_1_reg_216_reg[46]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=13506, unset)        0.638     3.138    ap_clk
    SLICE_X62Y150        FDRE                                         r  tmp_1_reg_216_reg[46]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X62Y150        FDRE (Setup_fdre_C_R)       -0.344     2.759    tmp_1_reg_216_reg[46]
  -------------------------------------------------------------------
                         required time                          2.759    
                         arrival time                          -2.898    
  -------------------------------------------------------------------
                         slack                                 -0.139    

Slack (VIOLATED) :        -0.139ns  (required time - arrival time)
  Source:                 j_reg_205_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            tmp_1_reg_216_reg[49]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.544ns (24.433%)  route 1.682ns (75.567%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13506, unset)        0.672     0.672    ap_clk
    SLICE_X62Y155        FDRE                                         r  j_reg_205_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y155        FDRE (Prop_fdre_C_Q)         0.282     0.954 f  j_reg_205_reg[5]/Q
                         net (fo=7, routed)           0.457     1.411    j_reg_205_reg_n_8_[5]
    SLICE_X63Y155        LUT6 (Prop_lut6_I1_O)        0.156     1.567 r  j_1_reg_250[9]_i_2/O
                         net (fo=2, routed)           0.246     1.813    j_1_reg_250[9]_i_2_n_8
    SLICE_X63Y156        LUT6 (Prop_lut6_I1_O)        0.053     1.866 r  mean_addr_reg_791[0]_i_1/O
                         net (fo=14, routed)          0.316     2.182    mean_addr_reg_791[0]_i_1_n_8
    SLICE_X63Y155        LUT2 (Prop_lut2_I1_O)        0.053     2.235 r  tmp_1_reg_216[63]_i_1/O
                         net (fo=64, routed)          0.664     2.898    tmp_1_reg_216[63]_i_1_n_8
    SLICE_X62Y150        FDRE                                         r  tmp_1_reg_216_reg[49]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=13506, unset)        0.638     3.138    ap_clk
    SLICE_X62Y150        FDRE                                         r  tmp_1_reg_216_reg[49]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X62Y150        FDRE (Setup_fdre_C_R)       -0.344     2.759    tmp_1_reg_216_reg[49]
  -------------------------------------------------------------------
                         required time                          2.759    
                         arrival time                          -2.898    
  -------------------------------------------------------------------
                         slack                                 -0.139    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 kernel_correlatiobkb_U1/kernel_correlation_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            kernel_correlatiobkb_U1/kernel_correlation_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13506, unset)        0.283     0.283    kernel_correlatiobkb_U1/kernel_correlation_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ZERO_DEL/i_pipe/aclk
    SLICE_X69Y140        FDRE                                         r  kernel_correlatiobkb_U1/kernel_correlation_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y140        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  kernel_correlatiobkb_U1/kernel_correlation_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.055     0.438    kernel_correlatiobkb_U1/kernel_correlation_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]
    SLICE_X68Y140        SRL16E                                       r  kernel_correlatiobkb_U1/kernel_correlation_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13506, unset)        0.298     0.298    kernel_correlatiobkb_U1/kernel_correlation_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ZEROS_DELAY/i_pipe/aclk
    SLICE_X68Y140        SRL16E                                       r  kernel_correlatiobkb_U1/kernel_correlation_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl3/CLK
                         clock pessimism              0.000     0.298    
    SLICE_X68Y140        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.400    kernel_correlatiobkb_U1/kernel_correlation_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl3
  -------------------------------------------------------------------
                         required time                         -0.400    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 kernel_correlatiobkb_U1/kernel_correlation_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            kernel_correlatiobkb_U1/kernel_correlation_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][23]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.880%)  route 0.109ns (52.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13506, unset)        0.283     0.283    kernel_correlatiobkb_U1/kernel_correlation_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/aclk
    SLICE_X51Y155        FDRE                                         r  kernel_correlatiobkb_U1/kernel_correlation_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y155        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  kernel_correlatiobkb_U1/kernel_correlation_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/Q
                         net (fo=1, routed)           0.109     0.492    kernel_correlatiobkb_U1/kernel_correlation_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg_n_8_[23]
    SLICE_X50Y154        SRL16E                                       r  kernel_correlatiobkb_U1/kernel_correlation_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][23]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13506, unset)        0.298     0.298    kernel_correlatiobkb_U1/kernel_correlation_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/aclk
    SLICE_X50Y154        SRL16E                                       r  kernel_correlatiobkb_U1/kernel_correlation_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][23]_srl2/CLK
                         clock pessimism              0.000     0.298    
    SLICE_X50Y154        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     0.452    kernel_correlatiobkb_U1/kernel_correlation_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][23]_srl2
  -------------------------------------------------------------------
                         required time                         -0.452    
                         arrival time                           0.492    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 i_5_reg_845_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            i_1_reg_274_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.399%)  route 0.055ns (35.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13506, unset)        0.283     0.283    ap_clk
    SLICE_X69Y166        FDRE                                         r  i_5_reg_845_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y166        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  i_5_reg_845_reg[4]/Q
                         net (fo=1, routed)           0.055     0.439    i_5_reg_845[4]
    SLICE_X68Y166        FDRE                                         r  i_1_reg_274_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13506, unset)        0.298     0.298    ap_clk
    SLICE_X68Y166        FDRE                                         r  i_1_reg_274_reg[4]/C
                         clock pessimism              0.000     0.298    
    SLICE_X68Y166        FDRE (Hold_fdre_C_D)         0.059     0.357    i_1_reg_274_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.357    
                         arrival time                           0.439    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 stddev_load_reg_928_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            kernel_correlatiocud_U2/din0_buf1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.459%)  route 0.056ns (30.541%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13506, unset)        0.283     0.283    ap_clk
    SLICE_X51Y145        FDRE                                         r  stddev_load_reg_928_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y145        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  stddev_load_reg_928_reg[29]/Q
                         net (fo=1, routed)           0.056     0.440    kernel_correlatiocud_U2/stddev_load_reg_928_reg[63][29]
    SLICE_X50Y145        LUT5 (Prop_lut5_I2_O)        0.028     0.468 r  kernel_correlatiocud_U2/din0_buf1[29]_i_1__0/O
                         net (fo=1, routed)           0.000     0.468    kernel_correlatiocud_U2/din0_buf1[29]_i_1__0_n_8
    SLICE_X50Y145        FDRE                                         r  kernel_correlatiocud_U2/din0_buf1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13506, unset)        0.298     0.298    kernel_correlatiocud_U2/ap_clk
    SLICE_X50Y145        FDRE                                         r  kernel_correlatiocud_U2/din0_buf1_reg[29]/C
                         clock pessimism              0.000     0.298    
    SLICE_X50Y145        FDRE (Hold_fdre_C_D)         0.087     0.385    kernel_correlatiocud_U2/din0_buf1_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.468    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 kernel_correlatiofYi_U5/kernel_correlation_ap_dsqrt_57_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            kernel_correlatiofYi_U5/kernel_correlation_ap_dsqrt_57_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.302%)  route 0.154ns (60.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13506, unset)        0.283     0.283    kernel_correlatiofYi_U5/kernel_correlation_ap_dsqrt_57_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/aclk
    SLICE_X83Y139        FDRE                                         r  kernel_correlatiofYi_U5/kernel_correlation_ap_dsqrt_57_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y139        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  kernel_correlatiofYi_U5/kernel_correlation_ap_dsqrt_57_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=1, routed)           0.154     0.538    kernel_correlatiofYi_U5/kernel_correlation_ap_dsqrt_57_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/first_q[6]
    SLICE_X82Y139        SRLC32E                                      r  kernel_correlatiofYi_U5/kernel_correlation_ap_dsqrt_57_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13506, unset)        0.298     0.298    kernel_correlatiofYi_U5/kernel_correlation_ap_dsqrt_57_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/aclk
    SLICE_X82Y139        SRLC32E                                      r  kernel_correlatiofYi_U5/kernel_correlation_ap_dsqrt_57_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][6]_srl32/CLK
                         clock pessimism              0.000     0.298    
    SLICE_X82Y139        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     0.452    kernel_correlatiofYi_U5/kernel_correlation_ap_dsqrt_57_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][6]_srl32
  -------------------------------------------------------------------
                         required time                         -0.452    
                         arrival time                           0.538    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 kernel_correlatiobkb_U1/kernel_correlation_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            kernel_correlatiobkb_U1/kernel_correlation_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SML_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13506, unset)        0.283     0.283    kernel_correlatiobkb_U1/kernel_correlation_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X57Y153        FDRE                                         r  kernel_correlatiobkb_U1/kernel_correlation_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y153        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  kernel_correlatiobkb_U1/kernel_correlation_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[50]/Q
                         net (fo=1, routed)           0.055     0.438    kernel_correlatiobkb_U1/kernel_correlation_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SML_RND2_DEL/i_pipe/D[23]
    SLICE_X57Y153        FDRE                                         r  kernel_correlatiobkb_U1/kernel_correlation_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SML_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13506, unset)        0.298     0.298    kernel_correlatiobkb_U1/kernel_correlation_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SML_RND2_DEL/i_pipe/aclk
    SLICE_X57Y153        FDRE                                         r  kernel_correlatiobkb_U1/kernel_correlation_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SML_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/C
                         clock pessimism              0.000     0.298    
    SLICE_X57Y153        FDRE (Hold_fdre_C_D)         0.049     0.347    kernel_correlatiobkb_U1/kernel_correlation_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SML_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.347    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 kernel_correlatiocud_U2/din1_buf1_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.128ns (65.840%)  route 0.066ns (34.160%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13506, unset)        0.283     0.283    kernel_correlatiocud_U2/ap_clk
    SLICE_X51Y163        FDRE                                         r  kernel_correlatiocud_U2/din1_buf1_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y163        FDRE (Prop_fdre_C_Q)         0.100     0.383 f  kernel_correlatiocud_U2/din1_buf1_reg[58]/Q
                         net (fo=4, routed)           0.066     0.450    kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/s_axis_b_tdata[6]
    SLICE_X50Y163        LUT6 (Prop_lut6_I1_O)        0.028     0.478 r  kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     0.478    kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/exp_all_zero_ip
    SLICE_X50Y163        FDRE                                         r  kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13506, unset)        0.298     0.298    kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/aclk
    SLICE_X50Y163        FDRE                                         r  kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X50Y163        FDRE (Hold_fdre_C_D)         0.087     0.385    kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.478    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 kernel_correlatiodEe_U3/kernel_correlation_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/FLOW_DEC_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            kernel_correlatiodEe_U3/kernel_correlation_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/FLOW_DEC_DEL/i_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.118ns (45.059%)  route 0.144ns (54.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13506, unset)        0.283     0.283    kernel_correlatiodEe_U3/kernel_correlation_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/FLOW_DEC_DEL/i_pipe/aclk
    SLICE_X68Y141        FDRE                                         r  kernel_correlatiodEe_U3/kernel_correlation_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/FLOW_DEC_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y141        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  kernel_correlatiodEe_U3/kernel_correlation_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/FLOW_DEC_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.144     0.545    kernel_correlatiodEe_U3/kernel_correlation_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/FLOW_DEC_DEL/i_pipe/first_q
    SLICE_X70Y141        SRLC32E                                      r  kernel_correlatiodEe_U3/kernel_correlation_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/FLOW_DEC_DEL/i_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13506, unset)        0.298     0.298    kernel_correlatiodEe_U3/kernel_correlation_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/FLOW_DEC_DEL/i_pipe/aclk
    SLICE_X70Y141        SRLC32E                                      r  kernel_correlatiodEe_U3/kernel_correlation_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/FLOW_DEC_DEL/i_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
                         clock pessimism              0.000     0.298    
    SLICE_X70Y141        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     0.452    kernel_correlatiodEe_U3/kernel_correlation_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/FLOW_DEC_DEL/i_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32
  -------------------------------------------------------------------
                         required time                         -0.452    
                         arrival time                           0.545    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 kernel_correlatiofYi_U5/kernel_correlation_ap_dsqrt_57_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            kernel_correlatiofYi_U5/kernel_correlation_ap_dsqrt_57_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.285%)  route 0.107ns (51.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13506, unset)        0.283     0.283    kernel_correlatiofYi_U5/kernel_correlation_ap_dsqrt_57_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/aclk
    SLICE_X79Y139        FDRE                                         r  kernel_correlatiofYi_U5/kernel_correlation_ap_dsqrt_57_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  kernel_correlatiofYi_U5/kernel_correlation_ap_dsqrt_57_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.107     0.490    kernel_correlatiofYi_U5/kernel_correlation_ap_dsqrt_57_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/first_q[1]
    SLICE_X82Y139        SRLC32E                                      r  kernel_correlatiofYi_U5/kernel_correlation_ap_dsqrt_57_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13506, unset)        0.298     0.298    kernel_correlatiofYi_U5/kernel_correlation_ap_dsqrt_57_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/aclk
    SLICE_X82Y139        SRLC32E                                      r  kernel_correlatiofYi_U5/kernel_correlation_ap_dsqrt_57_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
                         clock pessimism              0.000     0.298    
    SLICE_X82Y139        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     0.397    kernel_correlatiofYi_U5/kernel_correlation_ap_dsqrt_57_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32
  -------------------------------------------------------------------
                         required time                         -0.397    
                         arrival time                           0.490    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 kernel_correlatiobkb_U1/kernel_correlation_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            kernel_correlatiobkb_U1/kernel_correlation_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SML_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13506, unset)        0.283     0.283    kernel_correlatiobkb_U1/kernel_correlation_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X57Y153        FDRE                                         r  kernel_correlatiobkb_U1/kernel_correlation_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y153        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  kernel_correlatiobkb_U1/kernel_correlation_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[46]/Q
                         net (fo=1, routed)           0.055     0.438    kernel_correlatiobkb_U1/kernel_correlation_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SML_RND2_DEL/i_pipe/D[19]
    SLICE_X57Y153        FDRE                                         r  kernel_correlatiobkb_U1/kernel_correlation_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SML_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13506, unset)        0.298     0.298    kernel_correlatiobkb_U1/kernel_correlation_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SML_RND2_DEL/i_pipe/aclk
    SLICE_X57Y153        FDRE                                         r  kernel_correlatiobkb_U1/kernel_correlation_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SML_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[19]/C
                         clock pessimism              0.000     0.298    
    SLICE_X57Y153        FDRE (Hold_fdre_C_D)         0.047     0.345    kernel_correlatiobkb_U1/kernel_correlation_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SML_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.345    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.157         2.500       0.343      DSP48_X2Y51    kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.157         2.500       0.343      DSP48_X2Y54    kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.157         2.500       0.343      DSP48_X2Y49    kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         2.500       0.675      DSP48_X2Y50    kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         2.500       0.675      DSP48_X2Y52    kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         2.500       0.675      DSP48_X2Y58    kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         2.500       0.675      DSP48_X2Y53    kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         2.500       0.675      DSP48_X2Y55    kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         2.500       0.675      DSP48_X2Y57    kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         2.500       0.675      DSP48_X1Y60    kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X42Y134  kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/A_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][18]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X44Y130  kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/B_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X44Y132  kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/B_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][10]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X44Y132  kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/B_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][11]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X44Y132  kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/B_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][12]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X44Y132  kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/B_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][13]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X44Y132  kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/B_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][14]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X44Y132  kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/B_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][15]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X44Y133  kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/B_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][16]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X44Y130  kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/B_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X42Y134  kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/A_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][18]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X44Y130  kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/B_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X44Y132  kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/B_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][10]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X44Y132  kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/B_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][11]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X44Y132  kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/B_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][12]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X44Y132  kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/B_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][13]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X44Y132  kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/B_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][14]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X44Y132  kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/B_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][15]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X44Y133  kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/B_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][16]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X44Y130  kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/B_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]_srl2/CLK



