<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE patent-application-publication SYSTEM "pap-v16-2002-01-01.dtd" [
<!ENTITY US20030001638A1-20030102-D00000.TIF SYSTEM "US20030001638A1-20030102-D00000.TIF" NDATA TIF>
<!ENTITY US20030001638A1-20030102-D00001.TIF SYSTEM "US20030001638A1-20030102-D00001.TIF" NDATA TIF>
<!ENTITY US20030001638A1-20030102-D00002.TIF SYSTEM "US20030001638A1-20030102-D00002.TIF" NDATA TIF>
<!ENTITY US20030001638A1-20030102-D00003.TIF SYSTEM "US20030001638A1-20030102-D00003.TIF" NDATA TIF>
<!ENTITY US20030001638A1-20030102-D00004.TIF SYSTEM "US20030001638A1-20030102-D00004.TIF" NDATA TIF>
]>
<patent-application-publication>
<subdoc-bibliographic-information>
<document-id>
<doc-number>20030001638</doc-number>
<kind-code>A1</kind-code>
<document-date>20030102</document-date>
</document-id>
<publication-filing-type>new</publication-filing-type>
<domestic-filing-data>
<application-number>
<doc-number>10191075</doc-number>
</application-number>
<application-number-series-code>10</application-number-series-code>
<filing-date>20020710</filing-date>
</domestic-filing-data>
<foreign-priority-data>
<priority-application-number>
<doc-number>2000-095604</doc-number>
</priority-application-number>
<filing-date>20000330</filing-date>
<country-code>JP</country-code>
</foreign-priority-data>
<technical-information>
<classification-ipc>
<classification-ipc-primary>
<ipc>H03L007/06</ipc>
</classification-ipc-primary>
<classification-ipc-edition>07</classification-ipc-edition>
</classification-ipc>
<classification-us>
<classification-us-primary>
<uspc>
<class>327</class>
<subclass>158000</subclass>
</uspc>
</classification-us-primary>
</classification-us>
<title-of-invention>Digital phase control circuit</title-of-invention>
</technical-information>
<continuity-data>
<division-of>
<parent-child>
<child>
<document-id>
<doc-number>10191075</doc-number>
<kind-code>A1</kind-code>
<document-date>20020710</document-date>
</document-id>
</child>
<parent>
<document-id>
<doc-number>09819599</doc-number>
<document-date>20010329</document-date>
<country-code>US</country-code>
</document-id>
</parent>
<parent-status>PENDING</parent-status>
</parent-child>
</division-of>
</continuity-data>
<inventors>
<first-named-inventor>
<name>
<given-name>Seiichi</given-name>
<family-name>Watarai</family-name>
</name>
<residence>
<residence-non-us>
<city>Tokyo</city>
<country-code>JP</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</first-named-inventor>
</inventors>
<assignee>
<organization-name>NEC Corporation</organization-name>
<address>
<city>Tokyo</city>
<country>
<country-code>JP</country-code>
</country>
</address>
<assignee-type>03</assignee-type>
</assignee>
<correspondence-address>
<name-1>MCGINN &amp; GIBB, PLLC</name-1>
<name-2></name-2>
<address>
<address-1>8321 OLD COURTHOUSE ROAD</address-1>
<address-2>SUITE 200</address-2>
<city>VIENNA</city>
<state>VA</state>
<postalcode>22182-3817</postalcode>
<country>
<country-code>US</country-code>
</country>
</address>
</correspondence-address>
</subdoc-bibliographic-information>
<subdoc-abstract>
<paragraph id="A-0001" lvl="0">The digital phase control circuit of the present invention is provided with: voltage-controlled delay line VCDL<highlight><bold>1 </bold></highlight>in which differential buffers G<highlight><bold>1</bold></highlight>-G<highlight><bold>10 </bold></highlight>having a propagation delay time of 160 ps are concatenated in a plurality of stages; voltage-controlled delay line VCDL<highlight><bold>2 </bold></highlight>in which differential buffers H<highlight><bold>1</bold></highlight>-H<highlight><bold>8 </bold></highlight>having a propagation delay time of 200 ps are concatenated in a plurality of stages; selector S<highlight><bold>2 </bold></highlight>that extracts a clock signal from any stage of voltage-controlled delay line VCDL<highlight><bold>1 </bold></highlight>and outputs to the first stage of voltage-controlled delay line VCDL<highlight><bold>2</bold></highlight>; and selector S<highlight><bold>3 </bold></highlight>that extracts and outputs a clock signal from any stage of voltage-controlled delay line VCDL<highlight><bold>2</bold></highlight>. This digital phase control circuit <highlight><bold>10 </bold></highlight>feedback-controls voltage-controlled delay line VCDL<highlight><bold>1 </bold></highlight>and voltage-controlled delay line VCDL<highlight><bold>2 </bold></highlight>by delay locked loops DLL<highlight><bold>1 </bold></highlight>and DLL<highlight><bold>2</bold></highlight>, controls the phases of clock signals with the difference 40 ps between 160 ps and 200 ps as the resolution; and therefore is a power-saving, compact, and high-resolution digital phase control circuit that suppresses increase in power consumption and increase in the area occupied by circuits to a minimum. </paragraph>
</subdoc-abstract>
<subdoc-description>
<summary-of-invention>
<section>
<heading lvl="1">BACKGROUND OF THE INVENTION </heading>
<paragraph id="P-0001" lvl="0"><number>&lsqb;0001&rsqb;</number> 1. Field of the Invention </paragraph>
<paragraph id="P-0002" lvl="0"><number>&lsqb;0002&rsqb;</number> The present invention relates to a digital phase control circuit that receives reference clock signals having a prescribed frequency and outputs one or more clock signals in which phase is controlled in units of a prescribed delay difference (resolution) with respect to the reference clock signal. </paragraph>
<paragraph id="P-0003" lvl="0"><number>&lsqb;0003&rsqb;</number> 2. Description of the Related Art </paragraph>
<paragraph id="P-0004" lvl="0"><number>&lsqb;0004&rsqb;</number> A digital phase control circuit that receives reference clock signals having a prescribed frequency and that outputs one or more clock signals in which phase is controlled in units of a prescribed delay difference (resolution) with respect to the reference clock signal is configured similar to an example of the prior art, digital phase control circuit <highlight><bold>100</bold></highlight>, that is shown in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>. </paragraph>
<paragraph id="P-0005" lvl="0"><number>&lsqb;0005&rsqb;</number> This digital phase control circuit <highlight><bold>100</bold></highlight> of the prior art is configured such that: input selector S<highlight><bold>1</bold></highlight> having four input terminals is connected to delay locked loop DLL <highlight><bold>1</bold></highlight> that includes a voltage-controlled delay line VCDL <highlight><bold>1</bold></highlight> that is composed of ten stages of differential buffers G<highlight><bold>1</bold></highlight>-G<highlight><bold>10</bold></highlight> and the differential buffer is a kind of delay buffer; and moreover, output selector S<highlight><bold>2</bold></highlight> is connected to the output of each of differential buffers G<highlight><bold>1</bold></highlight>-G<highlight><bold>10</bold></highlight>. Delay locked loop DDL<highlight><bold>1</bold></highlight> is composed of: voltage-controlled delay line VCDL<highlight><bold>1</bold></highlight>; phase detector PD<highlight><bold>1</bold></highlight>; charge pump CP<highlight><bold>1</bold></highlight>; and low-pass filter LPF<highlight><bold>1</bold></highlight>. </paragraph>
<paragraph id="P-0006" lvl="0"><number>&lsqb;0006&rsqb;</number> The composition and operation of this prior-art digital phase control circuit is next explained using numerical values. </paragraph>
<paragraph id="P-0007" lvl="0"><number>&lsqb;0007&rsqb;</number> Clock signals CLK<highlight><bold>1</bold></highlight>-<highlight><bold>4</bold></highlight> (reference clocks) of 325.5 MHz (with a period of 3200 ps) in a total of four phases with phase differences of 800 ps are supplied to the four input terminals IN of selector S<highlight><bold>1</bold></highlight>. In other words, two clock signals CLK<highlight><bold>1</bold></highlight> and CLK<highlight><bold>3</bold></highlight> having a half-period phase difference (1600 ps) with respect to each other form one differential pair, and similarly, another two clock signals CLK<highlight><bold>2</bold></highlight> and CLK<highlight><bold>4</bold></highlight> having a relative half-period phase difference (1600 ps) form a differential pair. </paragraph>
<paragraph id="P-0008" lvl="0"><number>&lsqb;0008&rsqb;</number> These clock signals CLK<highlight><bold>1</bold></highlight>-CLK<highlight><bold>4</bold></highlight> are controlled in advance by, for example, a phase-locked loop that is not shown in the figure such that the frequencies of the four clock signals CLK<highlight><bold>1</bold></highlight>-CLK<highlight><bold>4</bold></highlight> and the phase differences between them (800 ps) are equal and are then supplied to input terminals IN. </paragraph>
<paragraph id="P-0009" lvl="0"><number>&lsqb;0009&rsqb;</number> Selector S<highlight><bold>1</bold></highlight> selects and extracts a differential pair from the plurality of input terminals IN. In other words, selector S<highlight><bold>1</bold></highlight> selects a pair of differential clock signals from the four types of differential clock signals CLK<highlight><bold>1</bold></highlight>-<highlight><bold>3</bold></highlight>, CLK<highlight><bold>3</bold></highlight>-<highlight><bold>1</bold></highlight>, CLK<highlight><bold>2</bold></highlight>-<highlight><bold>4</bold></highlight>, and CLK<highlight><bold>4</bold></highlight>-<highlight><bold>2</bold></highlight>, and outputs to voltage-controlled delay line VCDL<highlight><bold>1</bold></highlight> and phase detector PD<highlight><bold>1</bold></highlight>. </paragraph>
<paragraph id="P-0010" lvl="0"><number>&lsqb;0010&rsqb;</number> In a case in which differential clock signals CLK<highlight><bold>1</bold></highlight>-<highlight><bold>3</bold></highlight> are selected, clock signal CLK<highlight><bold>1</bold></highlight> is outputted to one of the two output terminals OUT, and clock signal CLK<highlight><bold>3</bold></highlight> is outputted to the other. </paragraph>
<paragraph id="P-0011" lvl="0"><number>&lsqb;0011&rsqb;</number> The operation is equivalent in cases in which differential clock signals CLK<highlight><bold>3</bold></highlight>-<highlight><bold>1</bold></highlight>, CLK<highlight><bold>2</bold></highlight>-<highlight><bold>4</bold></highlight>, or CLK<highlight><bold>4</bold></highlight>-<highlight><bold>2</bold></highlight> are selected. However, the output terminals OUT to which differential clock signals CLK<highlight><bold>1</bold></highlight> and CLK<highlight><bold>3</bold></highlight> are outputted when differential clock signals CLK<highlight><bold>1</bold></highlight>-<highlight><bold>3</bold></highlight> are selected is the reverse of that for a case in which differential clock signals CLK<highlight><bold>3</bold></highlight>-<highlight><bold>1</bold></highlight> are selected. The same relation holds for differential clock signals CLK<highlight><bold>2</bold></highlight>-<highlight><bold>4</bold></highlight> and differential clock signals CLK<highlight><bold>4</bold></highlight>-<highlight><bold>2</bold></highlight>. </paragraph>
<paragraph id="P-0012" lvl="0"><number>&lsqb;0012&rsqb;</number> The ten stages of differential buffers G<highlight><bold>1</bold></highlight>-G<highlight><bold>10</bold></highlight> that make up voltage-controlled delay line VCDL<highlight><bold>1</bold></highlight> each have propagation delay times of 160 ps and are controlled by the feedback control of delay locked loop DLL<highlight><bold>1</bold></highlight> such that their delay times are uniform. The feedback control of delay locked loop DLL<highlight><bold>1</bold></highlight> is carried out as follows: </paragraph>
<paragraph id="P-0013" lvl="2"><number>&lsqb;0013&rsqb;</number> A clock signal having the total delay of all buffers G<highlight><bold>1</bold></highlight>-G<highlight><bold>10</bold></highlight> is outputted from differential buffer G<highlight><bold>10</bold></highlight>. In a case in which differential clock signals CLK<highlight><bold>1</bold></highlight>-<highlight><bold>3</bold></highlight> are selected by selector S<highlight><bold>1</bold></highlight>, for example, phase detector PD<highlight><bold>1</bold></highlight> both receives clock signals CLK<highlight><bold>1</bold></highlight> and CLK<highlight><bold>3</bold></highlight> that have passed through voltage-controlled delay line VCDL<highlight><bold>1</bold></highlight> and have the total delay of all buffers G<highlight><bold>1</bold></highlight>-G<highlight><bold>10</bold></highlight> and receives direct clock signals CLK<highlight><bold>1</bold></highlight> and CLK<highlight><bold>3</bold></highlight> (reference clocks) that have not passed through voltage-controlled delay line VCDL<highlight><bold>1</bold></highlight>. Phase detector PD<highlight><bold>1</bold></highlight> compares the phases of clock signal CLK<highlight><bold>1</bold></highlight>, which has the total delay, and clock signal CLK<highlight><bold>3</bold></highlight> (the reference clock) that precedes passage through voltage-controlled delay line VCDL<highlight><bold>1</bold></highlight>, compares the phases of clock signal CLK<highlight><bold>3</bold></highlight> having the total delay and clock signal CLK<highlight><bold>1</bold></highlight> (the reference clock) that precedes passage through voltage-controlled delay line VCDL<highlight><bold>1</bold></highlight>, and detects the phase differences. Phase detector PD<highlight><bold>1</bold></highlight> outputs an UP signal to charge pump CP<highlight><bold>1</bold></highlight> if the phase of clock signal CLK<highlight><bold>1</bold></highlight> (CLK<highlight><bold>3</bold></highlight>) having the total delay is behind the phase of clock signal CLK<highlight><bold>3</bold></highlight> (CLK<highlight><bold>1</bold></highlight>) that precedes passage though voltage-controlled delay line VCDL<highlight><bold>1</bold></highlight>; and outputs a DOWN signal to charge pump CP<highlight><bold>1</bold></highlight> if the phase of clock signal CLK<highlight><bold>1</bold></highlight> (CLK<highlight><bold>3</bold></highlight>) is ahead. The operation is equivalent for cases in which differential clock signals CLK<highlight><bold>3</bold></highlight>-<highlight><bold>1</bold></highlight>, CLK<highlight><bold>2</bold></highlight>-<highlight><bold>4</bold></highlight> or CLK<highlight><bold>4</bold></highlight>-<highlight><bold>2</bold></highlight> are selected by selector S<highlight><bold>1</bold></highlight>. </paragraph>
<paragraph id="P-0014" lvl="0"><number>&lsqb;0014&rsqb;</number> Charge pump CP<highlight><bold>1</bold></highlight> and low-pass filter LPF<highlight><bold>1</bold></highlight> generate control signals such that each buffer maintains a propagation delay time of 160 ps in accordance with the signals from phase detector PD<highlight><bold>1</bold></highlight> and sends these control signals to each of differential buffers G<highlight><bold>1</bold></highlight>-G<highlight><bold>10</bold></highlight>. </paragraph>
<paragraph id="P-0015" lvl="0"><number>&lsqb;0015&rsqb;</number> By means of this feedback control, the delay times of the ten stages of buffers in voltage-controlled delay line VCDL<highlight><bold>1</bold></highlight> are kept uniform. In other words, the period of 160 ps&times;10 stages&equals;1600 ps is constantly corrected in voltage-controlled delay line VCDL<highlight><bold>1</bold></highlight>. </paragraph>
<paragraph id="P-0016" lvl="0"><number>&lsqb;0016&rsqb;</number> Clock signals having a resolution of 160 ps with respect to the reference clocks are outputted from output terminals OUT through the combination of selections of selectors S<highlight><bold>1</bold></highlight> and S<highlight><bold>2</bold></highlight>. </paragraph>
<paragraph id="P-0017" lvl="0"><number>&lsqb;0017&rsqb;</number> Taking for example a case in which differential buffer G<highlight><bold>5</bold></highlight> is selected by selector S<highlight><bold>2</bold></highlight> as the base state, the output delay of delay locked loop DLL<highlight><bold>1</bold></highlight> at this time will be the delay time 160 ps&times;5 stages&equals;800 ps, if the delay of selectors S<highlight><bold>1</bold></highlight> and S<highlight><bold>2</bold></highlight> is ignored. </paragraph>
<paragraph id="P-0018" lvl="0"><number>&lsqb;0018&rsqb;</number> In contrast to this base state, the delay becomes 160 ps&times;6 stages&equals;960 ps if differential buffer G<highlight><bold>6</bold></highlight> is selected by selector S<highlight><bold>2</bold></highlight>. In other words, delay (phase) is delayed with respect to the total delay of the basic state at a resolution of 160 ps. </paragraph>
<paragraph id="P-0019" lvl="0"><number>&lsqb;0019&rsqb;</number> Still further delay of the phase of the clock signal can be realized by selecting, by means of selector S<highlight><bold>2</bold></highlight>, a differential buffer having a higher number in delay locked loop DLL<highlight><bold>1</bold></highlight>. Conversely, an advance in the phase of the clock signal can be realized by selecting, by means of selector S<highlight><bold>2</bold></highlight>, a buffer having a lower number in delay locked loop DLL<highlight><bold>1</bold></highlight>. Thus, in digital phase control circuit <highlight><bold>100</bold></highlight> of the prior-art example, the delay (phase) resolution coincides with the propagation delay time (160 ps) of the buffers in voltage-controlled delay line VCDL<highlight><bold>1</bold></highlight>, i. e., resolution is determined by the buffer propagation delay time. </paragraph>
<paragraph id="P-0020" lvl="0"><number>&lsqb;0020&rsqb;</number> However, the prior art has the following problems: </paragraph>
<paragraph id="P-0021" lvl="2"><number>&lsqb;0021&rsqb;</number> Since resolution is determined by the propagation delay time of the buffers, the propagation delay time of the differential buffers must be decreased (made high-speed) to obtain a more minute resolution. However, there are limits to the buffer delay time, and currently, constructing buffers having a delay time of less than 50 ps is technologically extremely difficult. There is consequently the problem that a resolution smaller than the propagation delay time of a buffer cannot be obtained. Since the amount of phase control that is necessary for clock recovery for high-speed data of 2.5 Gbps is on the order of 40-50 ps, the realization of a digital phase control circuit that is capable of controlling phase at a resolution of less than 50 ps is crucial for realizing the high-speed data communication that is now being sought. </paragraph>
<paragraph id="P-0022" lvl="0"><number>&lsqb;0022&rsqb;</number> In addition, since feedback control is effected by delay locked loop DLL<highlight><bold>1</bold></highlight> such that the total delay of all buffers in voltage-controlled delay line VCDL<highlight><bold>1</bold></highlight> matches the delay (1600 ps) of half-period portions of the received reference clocks, the number of inserted buffers must be increased to the extent that resolution is decreased. If the resolution is reduced to &frac14;, for example, the number of buffers must be increased fourfold. Accordingly, there is the problem of the increase in circuit current required to increase the buffer speed. There is also the problem that power consumption increases due to the additional circuit current needed for the additional buffers. There is the further problem that the area occupied by circuits increases due to the number of additional buffers. </paragraph>
<paragraph id="P-0023" lvl="0"><number>&lsqb;0023&rsqb;</number> Delay circuits have been disclosed in Japanese Patent Laid-open No. 18304/97 and Japanese Patent Laid-open No. 18305/97 for freely setting resolution and correcting for variations that arise from fabrication and temperature. These inventions involve delay circuits of a path switching type in which delay times are switched by selecting one of a plurality of paths having different delay times. These delay circuits enable the free setting of resolution, which is produced by the time difference between the delay time of a variable delay gate that is controlled by a first delay time compensation unit and the delay time of a variable delay gate that is controlled by a second delay time compensation unit. In addition, variations in resolution are equalized because the delay time generation circuit and paths are arranged in proximity to each other. </paragraph>
<paragraph id="P-0024" lvl="0"><number>&lsqb;0024&rsqb;</number> In these delay circuits of the path-switching type, however, there is the problem that the number of selectors and the number of buffers in each stage must be increased to raise resolution. The problems of increase in power consumption and increase in the area occupied by circuits caused by increase in the number of buffers cannot be solved in these path-switching delay circuits. </paragraph>
<paragraph id="P-0025" lvl="0"><number>&lsqb;0025&rsqb;</number> The increase in the number of selectors in particular creates a problem because the harmful effects caused by deviations in switch timing when switching selectors must be prevented. </paragraph>
<paragraph id="P-0026" lvl="0"><number>&lsqb;0026&rsqb;</number> In these path-switching delay circuits, moreover, although first and second delay time compensation units for controlling delay times are feedback-controlled by a delay locked loop to correct resolution, the delay processing unit (delay time generation circuit) that actually delays clock signals is not feedback-controlled by a delay locked loop and merely receives delay control signals from the first and second delay time compensation units. Thus, when the delay time compensation unit is separated from the delay processing unit and the feedback system for propagating delay control signals is lengthened, there is the problem that variations in resolution (delay time) are produced by the positions of buffers due to the voltage drop of the control signals. </paragraph>
<paragraph id="P-0027" lvl="0"><number>&lsqb;0027&rsqb;</number> Finally, in these path-switching delay circuits, both the selectors and the clock frequencies for phase comparison must also be changed in order to change resolution. In concrete terms, the frequency of the reference clocks is changed by a PLL in Japanese Patent Laid-open No. 18304/97 and by a synthesizer in Japanese Patent Laid-open No. 18305/97. In other words, these path-switching delay circuits are analog circuits, and clocks of two different frequencies are generated within the same circuit. As a result, not only is there a danger of generating detrimental resonance, but there is the problem that the circuits cannot be applied to devices having a fixed frequency. </paragraph>
</section>
<section>
<heading lvl="1">SUMMARY OF THE INVENTION </heading>
<paragraph id="P-0028" lvl="0"><number>&lsqb;0028&rsqb;</number> The present invention was achieved in view of the above-described problems in the prior art, and has as an object the provision of a power-saving, compact, high-resolution digital phase control circuit that outputs one or more clock signals in which phase is controlled at a prescribed resolution with respect to received reference clock signals of a prescribed frequency that can obtain a resolution that is more minute than the propagation delay time of buffers and that suppresses to a minimum both increase in power consumption and increase in the area occupied by circuits. </paragraph>
<paragraph id="P-0029" lvl="0"><number>&lsqb;0029&rsqb;</number> It is another object of the present invention to provide a digital phase control circuit that is capable of suppressing the number of selectors to a minimum and thus reduce the harmful effects resulting from variations in switch timing of a plurality of selectors. </paragraph>
<paragraph id="P-0030" lvl="0"><number>&lsqb;0030&rsqb;</number> It is yet another object of the present invention to provide a digital phase control circuit that can operate with high reliability below a fixed frequency and continuously control clock signals at a resolution (delay time) that is accurate and free of variations. </paragraph>
<paragraph id="P-0031" lvl="0"><number>&lsqb;0031&rsqb;</number> The first invention of this application that solves the above-described problems is a digital phase control circuit that outputs one or more clock signals in which phase is controlled at a prescribed resolution with respect to a received reference clock signal of a prescribed frequency, that is provided with: </paragraph>
<paragraph id="P-0032" lvl="2"><number>&lsqb;0032&rsqb;</number> prescribed numbers of each of two or more types of delay buffers, each type having a different propagation delay time; wherein, by varying the number of each type of delay buffer through which said clock signals are caused to pass, the total delay time of said clock signals is changed in units that are more minute than the propagation delay times of said delay buffers to control the phase of said clock signals. </paragraph>
<paragraph id="P-0033" lvl="0"><number>&lsqb;0033&rsqb;</number> In this case, the difference in the types of delay buffers refers to the difference in the propagation delay times of the delay buffers. </paragraph>
<paragraph id="P-0034" lvl="0"><number>&lsqb;0034&rsqb;</number> The number of each type of delay buffer though which clock signals are caused to pass is assumed to include &ldquo;0.&rdquo;</paragraph>
<paragraph id="P-0035" lvl="0"><number>&lsqb;0035&rsqb;</number> Thus, the digital phase control circuit of the first invention of this application is provided with prescribed numbers of two or more types of delay buffers, each type having a different propagation delay time, wherein, by varying the number of each type of delay buffer through which said clock signals are caused to pass, the total delay time of said clock signals is changed in units that are more minute than the propagation delay times of said delay buffers to control the phase of said clock signals; and the digital phase control circuit of the first invention therefore has the advantage of making the resolution smaller than the delay time of the delay buffers. The invention therefore has the advantage of allowing a resolution to be obtained that is even more minute than the minute delay time that is the limit of the delay buffers. </paragraph>
<paragraph id="P-0036" lvl="0"><number>&lsqb;0036&rsqb;</number> Furthermore, there is no need to decrease the delay time (increase the speed) of the delay buffers in order to obtain a smaller resolution, whereby the drawback can be eliminated that the number of delay buffers must be increased in order to obtain smaller resolution. </paragraph>
<paragraph id="P-0037" lvl="0"><number>&lsqb;0037&rsqb;</number> As a result, the increase in power consumption that accompanies higher speed of the delay buffers and the increase in power consumption that accompanies increase in the number of delay buffers are both avoided, and moreover, the increase in area occupied by circuits, which accompanies increase in the number of delay buffers, can also be avoided. The invention therefore has the merit of enabling a power-saving, compact, high-resolution digital phase control circuit. </paragraph>
<paragraph id="P-0038" lvl="0"><number>&lsqb;0038&rsqb;</number> Since there is no need to decrease the delay time of the delay buffers (increase speed) in order to obtain a smaller resolution, there is no need for high-level design or high-performance processing to obtain higher speed. As a result, a high-resolution digital phase control circuit can be constructed without increasing the design load or processing load. </paragraph>
<paragraph id="P-0039" lvl="0"><number>&lsqb;0039&rsqb;</number> Additional advantages include enabling operation below a fixed frequency with high reliability and continuous control of clock signals at a resolution (delay time) that is accurate and free of discrepancies. </paragraph>
<paragraph id="P-0040" lvl="0"><number>&lsqb;0040&rsqb;</number> The second invention of this application is the digital phase control circuit of the first invention of this application provided with: </paragraph>
<paragraph id="P-0041" lvl="2"><number>&lsqb;0041&rsqb;</number> a first voltage-controlled delay line that is composed of delay buffers having a first type of propagation delay time concatenated in a plurality of stages and that receives reference clock signals; </paragraph>
<paragraph id="P-0042" lvl="2"><number>&lsqb;0042&rsqb;</number> a second voltage-controlled delay line that is composed of delay buffers having a second type of propagation delay time concatenated in a plurality of stages; </paragraph>
<paragraph id="P-0043" lvl="2"><number>&lsqb;0043&rsqb;</number> a first selector that extracts a clock signal from any stage of the first voltage-controlled delay line and outputs this extracted clock signal to the first stage of the second voltage-controlled delay line; and </paragraph>
<paragraph id="P-0044" lvl="2"><number>&lsqb;0044&rsqb;</number> a second selector that extracts and outputs a clock signal from any stage of the second voltage-controlled delay line. </paragraph>
<paragraph id="P-0045" lvl="0"><number>&lsqb;0045&rsqb;</number> The third invention of this application is a digital phase control circuit that outputs one or more clock signals in which phase is controlled at a prescribed resolution with respect to received reference clock signals of a prescribed frequency, and that is provided with: </paragraph>
<paragraph id="P-0046" lvl="2"><number>&lsqb;0046&rsqb;</number> a first voltage-controlled delay line that is composed of delay buffers having a first type of propagation delay time concatenated in a plurality of stages and that receives reference clock signals; </paragraph>
<paragraph id="P-0047" lvl="2"><number>&lsqb;0047&rsqb;</number> a second voltage-controlled delay line that is composed of delay buffers having a second type of propagation delay time concatenated in a plurality of stages; </paragraph>
<paragraph id="P-0048" lvl="2"><number>&lsqb;0048&rsqb;</number> a first selector that extracts a clock signal from any stage of the first voltage-controlled delay line and outputs this extracted clock signal to the first stage of the second voltage-controlled delay line; and </paragraph>
<paragraph id="P-0049" lvl="2"><number>&lsqb;0049&rsqb;</number> a second selector that extracts and outputs a clock signal from any stage of the second voltage-controlled delay line; </paragraph>
<paragraph id="P-0050" lvl="2"><number>&lsqb;0050&rsqb;</number> wherein the first voltage-controlled delay line and the second voltage-controlled delay line are each feedback-controlled by a respective delay locked loop; </paragraph>
<paragraph id="P-0051" lvl="2"><number>&lsqb;0051&rsqb;</number> the time difference between the first type of propagation delay time and the second type of propagation delay time is set smaller than both the first type of propagation delay time and the second type of propagation delay time; and </paragraph>
<paragraph id="P-0052" lvl="2"><number>&lsqb;0052&rsqb;</number> the phases of clock signals are controlled with the time difference between the first type of propagation delay time and the second type of propagation delay time as the resolution. </paragraph>
<paragraph id="P-0053" lvl="0"><number>&lsqb;0053&rsqb;</number> The digital phase control circuit of the third invention of this application therefore has the merit that resolution is smaller than the delay time of the delay buffers because the time difference between the first type of propagation delay time and the second type of propagation delay time is set smaller than both the first type of propagation delay time and the second type of propagation delay time, and the phases of clock signals are controlled with the time difference between the first type of propagation delay time and the second type of propagation delay time as the resolution. The invention therefore has the merit that a resolution can be obtained that is even smaller than the minute delay time that is the limit of the delay buffers. </paragraph>
<paragraph id="P-0054" lvl="0"><number>&lsqb;0054&rsqb;</number> In addition, eliminating the need to decrease the delay time of the delay buffers in order to obtain smaller resolution eliminates the drawback that the number of delay buffers must be increased in order to obtain smaller resolution. </paragraph>
<paragraph id="P-0055" lvl="0"><number>&lsqb;0055&rsqb;</number> The invention therefore has the merits of avoiding the increase in power consumption that accompanies higher speed of delay buffers, the increase in power consumption that accompanies increase in the number of delay buffers, and further, the increase in area occupied by circuits that accompanies increase in the number of delay buffers, thereby enabling a power-saving, compact, high-resolution digital phase control circuit. </paragraph>
<paragraph id="P-0056" lvl="0"><number>&lsqb;0056&rsqb;</number> Furthermore, since there is no need to decrease the delay time (increase the speed) of the delay buffers in order to obtain a smaller resolution, there is no need for high-level design or high-performance processing for higher speed. The invention therefore has the merit of enabling the construction of a high-resolution digital phase control circuit without increasing the design load or processing load. </paragraph>
<paragraph id="P-0057" lvl="0"><number>&lsqb;0057&rsqb;</number> The invention further has the merit of suppressing the number of selectors to a minimum, thereby reducing the harmful effects caused by discrepancies in the switch timing of a plurality of selectors. </paragraph>
<paragraph id="P-0058" lvl="0"><number>&lsqb;0058&rsqb;</number> The invention is also advantageous because it enables operation below a fixed frequency with high reliability and continuous control of clock signals at a resolution (delay time) that is accurate and free of discrepancies. </paragraph>
<paragraph id="P-0059" lvl="0"><number>&lsqb;0059&rsqb;</number> The fourth invention of the present application is the digital phase control circuit of the first invention of this application that is provided with: </paragraph>
<paragraph id="P-0060" lvl="2"><number>&lsqb;0060&rsqb;</number> a first voltage-controlled delay line that is composed of delay buffers having a first type of propagation delay time concatenated in h stages and that receives reference clock signals; </paragraph>
<paragraph id="P-0061" lvl="2"><number>&lsqb;0061&rsqb;</number> i second voltage-controlled delay lines that are each connected to an output of i stages of outputs of the first voltage-controlled delay line and that are each composed of delay buffers having a second type of propagation delay time concatenated in j stages; </paragraph>
<paragraph id="P-0062" lvl="2"><number>&lsqb;0062&rsqb;</number> a third voltage-controlled delay line that is composed of delay buffers having the second type of propagation delay time concatenated in k stages; and </paragraph>
<paragraph id="P-0063" lvl="2"><number>&lsqb;0063&rsqb;</number> a selector that extracts a clock signal from any stage of the first voltage-controlled delay line and second voltage-controlled delay lines and outputs this extracted clock signal to the first stage of the third voltage-controlled delay line. </paragraph>
<paragraph id="P-0064" lvl="0"><number>&lsqb;0064&rsqb;</number> The fifth invention of the present application is a digital phase control circuit that outputs one or more clock signals in which phase is controlled at a prescribed resolution with respect to received reference clock signals of a prescribed frequency, and is provided with: </paragraph>
<paragraph id="P-0065" lvl="2"><number>&lsqb;0065&rsqb;</number> a first voltage-controlled delay line that is composed of delay buffers having a first type of propagation delay time concatenated in h stages and that receives reference clock signals; </paragraph>
<paragraph id="P-0066" lvl="2"><number>&lsqb;0066&rsqb;</number> i second voltage-controlled delay lines that are each connected to an output of the i stages of outputs of the first voltage-controlled delay line and that are composed of delay buffers having a second type of propagation delay time concatenated in j stages; </paragraph>
<paragraph id="P-0067" lvl="2"><number>&lsqb;0067&rsqb;</number> a third voltage-controlled delay line that is composed of delay buffers having the second type of propagation delay time concatenated in k stages; and </paragraph>
<paragraph id="P-0068" lvl="2"><number>&lsqb;0068&rsqb;</number> a selector that extracts a clock signal from any stage of the first voltage-controlled delay line and the second voltage-controlled delay line and outputs this extracted clock signal to the first stage of the third voltage-controlled delay line; </paragraph>
<paragraph id="P-0069" lvl="2"><number>&lsqb;0069&rsqb;</number> wherein the first voltage-controlled delay line and the third voltage-controlled delay line are each feedback-controlled by a respective delay locked loop, and a delay control voltage or current for maintaining the resolution that is generated by the delay locked loop that feedback-controls the third voltage-controlled delay line is supplied to each of the delay buffers of each second voltage-controlled delay line; </paragraph>
<paragraph id="P-0070" lvl="2"><number>&lsqb;0070&rsqb;</number> the time difference between the first type of propagation delay time and the second type of propagation delay time is set smaller than both the first type of propagation delay time and the second type of propagation delay time; and </paragraph>
<paragraph id="P-0071" lvl="2"><number>&lsqb;0071&rsqb;</number> the phases of clock signals are controlled with the time difference between the first type of propagation delay time and the second type of propagation delay time as the resolution. Here, h, i, j, and k are natural numbers wherein h and i have the relation that h is equal to or larger than (i&minus;1). </paragraph>
<paragraph id="P-0072" lvl="0"><number>&lsqb;0072&rsqb;</number> The digital phase control circuit of the fifth invention of this application has the merit that the resolution is smaller than the delay time of the delay buffers because the time difference between the first type of propagation delay time and the second type of propagation delay time is set smaller than both the first type of propagation delay time and the second type of propagation delay time, and the phases of clock signals are controlled with the time difference between the first type of propagation delay time and the second type of propagation delay time as the resolution. This invention therefore has the merit of enabling a resolution that is smaller than the minute delay time that is the limit of the delay buffers. </paragraph>
<paragraph id="P-0073" lvl="0"><number>&lsqb;0073&rsqb;</number> In addition, since there is no need to decrease the delay time (increase the speed) of the delay buffers in order to obtain smaller resolution, there is no drawback that the number of delay buffers must be increased in order to obtain smaller resolution. </paragraph>
<paragraph id="P-0074" lvl="0"><number>&lsqb;0074&rsqb;</number> The invention therefore has the merits of avoiding increase in power consumption that accompanies higher speed of the delay buffers, the increase in power consumption that accompanies increase in the number of delay buffers, and further, the increase in area occupied by circuits that accompanies increase in the number of delay buffers, thereby enabling a power-saving, compact, high-resolution digital phase control circuit. </paragraph>
<paragraph id="P-0075" lvl="0"><number>&lsqb;0075&rsqb;</number> Furthermore, since there is no need to decrease the delay time (increase the speed) of the delay buffers in order to obtain a smaller resolution, there is no need for high-level design or high-performance processing to obtain higher speed. The invention therefore has the merit of enabling the construction of a high-resolution digital phase control circuit without increasing the design load or processing load. </paragraph>
<paragraph id="P-0076" lvl="0"><number>&lsqb;0076&rsqb;</number> The invention further has the merit that only one selector is included, thereby eliminating the harmful effects of discrepancies in the switch timing of a plurality of selectors. </paragraph>
<paragraph id="P-0077" lvl="0"><number>&lsqb;0077&rsqb;</number> The invention is also advantageous because it enables operation below a fixed frequency with high reliability and continuous control of clock signals at a resolution (delay time) that is accurate and free of discrepancies. </paragraph>
<paragraph id="P-0078" lvl="0"><number>&lsqb;0078&rsqb;</number> In particular, the digital phase control circuit of the fifth invention of the present application has the merits of suppressing variations in the propagation delay times that arise from the positions of the delay buffers and improving the accuracy of resolution because the first voltage-controlled delay line and the third voltage-controlled delay line are each feedback-controlled by a respective delay locked loop, and a delay control voltage or current for maintaining the resolution that is generated by the delay locked loop that feedback-controls the third voltage-controlled delay line is supplied to each of the delay buffers of each of the second voltage-controlled delay lines. </paragraph>
<paragraph id="P-0079" lvl="0"><number>&lsqb;0079&rsqb;</number> The sixth invention of the present application is the digital phase control circuit of the fifth invention of the present application in which at least one voltage-controlled delay line of the second voltage-controlled delay lines is feedback-controlled by a delay locked loop, and a delay control voltage or current for maintaining resolution that is generated by the delay locked loop that feedback-controls the one voltage-controlled delay line is supplied to each delay buffer of the other second voltage-controlled delay lines to control the phase of clock signals. </paragraph>
<paragraph id="P-0080" lvl="0"><number>&lsqb;0080&rsqb;</number> Thus, in addition to the merits of the fifth invention of this application, the digital phase control circuit of the sixth invention of this application has the merits of maintaining the propagation delay time of the delay buffers that constitute the voltage-controlled delay lines to a fixed level, suppressing variations in the propagation delay time that are caused by the positions of the delay buffers, and further improving the resolution accuracy. </paragraph>
<paragraph id="P-0081" lvl="0"><number>&lsqb;0081&rsqb;</number> The seventh invention of the present application is the digital phase control circuit of the first invention of this application provided with: </paragraph>
<paragraph id="P-0082" lvl="2"><number>&lsqb;0082&rsqb;</number> a first voltage-controlled delay line that is composed of delay buffers having a first type of propagation delay time concatenated in a plurality of stages and that receives reference clock signals; </paragraph>
<paragraph id="P-0083" lvl="2"><number>&lsqb;0083&rsqb;</number> a second voltage-controlled delay line that is composed of delay buffers having a second type of propagation delay time concatenated in a plurality of stages; </paragraph>
<paragraph id="P-0084" lvl="2"><number>&lsqb;0084&rsqb;</number> a cyclic delay circuit that is connected to the input side of the second voltage-controlled delay line and that is composed of variable delay buffers, for which the propagation delay time can be switched between the first type of propagation delay time and the second type of propagation delay time, concatenated in a plurality of stages; and </paragraph>
<paragraph id="P-0085" lvl="2"><number>&lsqb;0085&rsqb;</number> a selector that extracts a clock signal from any stage of the first voltage-controlled delay line and outputs this extracted clock signal to the first stage of the cyclic delay circuit. </paragraph>
<paragraph id="P-0086" lvl="0"><number>&lsqb;0086&rsqb;</number> The eighth invention of the present application is a digital phase control circuit that outputs one or more clock signals in which phase is controlled at a prescribed resolution with respect to received reference clock signals of a prescribed frequency and that is provided with: </paragraph>
<paragraph id="P-0087" lvl="2"><number>&lsqb;0087&rsqb;</number> a first voltage-controlled delay line that is composed of delay buffers having a first type of propagation delay time concatenated in a plurality of stages and that receives reference clock signals; </paragraph>
<paragraph id="P-0088" lvl="2"><number>&lsqb;0088&rsqb;</number> a second voltage-controlled delay line that is composed of delay buffers having a second type of propagation delay time concatenated in a plurality of stages; </paragraph>
<paragraph id="P-0089" lvl="2"><number>&lsqb;0089&rsqb;</number> a cyclic delay circuit that is connected to the input side of the second voltage-controlled delay line and that is composed of variable delay buffers concatenated in a plurality of stages; and </paragraph>
<paragraph id="P-0090" lvl="2"><number>&lsqb;0090&rsqb;</number> a selector that extracts a clock signal from any stage of the first voltage-controlled delay line and outputs this extracted clock signal to the first stage of the cyclic delay circuit; </paragraph>
<paragraph id="P-0091" lvl="2"><number>&lsqb;0091&rsqb;</number> wherein the first voltage-controlled delay line and the second voltage-controlled delay line are each feedback-controlled by a respective delay locked loop; </paragraph>
<paragraph id="P-0092" lvl="2"><number>&lsqb;0092&rsqb;</number> each delay buffer of the first voltage-controlled delay line is supplied with a first delay control voltage or current that is generated for maintaining resolution by the delay locked loop that feedback-controls the first voltage-controlled delay line and a second delay control voltage or current that is generated for maintaining resolution by the delay locked loop that feedback-controls the second voltage-controlled delay line; </paragraph>
<paragraph id="P-0093" lvl="2"><number>&lsqb;0093&rsqb;</number> each variable delay buffer of the cyclic delay circuit is supplied with either the first delay control voltage or current or the second delay control voltage or current; and a switch circuit is provided for switching between whether or not the other delay control voltage or current is to be supplied whereby the propagation delay time can be switched between the first type of propagation delay time and the second type of propagation delay time; </paragraph>
<paragraph id="P-0094" lvl="2"><number>&lsqb;0094&rsqb;</number> the time difference between the first type of propagation delay time and the second type of propagation delay time is set smaller than both the first type of propagation delay time and the second type of propagation delay time; and </paragraph>
<paragraph id="P-0095" lvl="2"><number>&lsqb;0095&rsqb;</number> the phases of clock signals are controlled with the time difference between the first type of propagation delay time and the second type of propagation delay time as the resolution. </paragraph>
<paragraph id="P-0096" lvl="0"><number>&lsqb;0096&rsqb;</number> The digital phase control circuit of the eighth invention of this application therefore has the merit that the resolution is smaller than the delay times of the delay buffers because the time difference between the first type of propagation delay time and the second type of propagation delay time is set smaller than both the first type of propagation delay time and the second type of propagation delay time, and the phases of clock signals are controlled with the time difference between the first type of propagation delay time and the second type of propagation delay time as the resolution. This invention therefore has the merit of enabling a resolution that is smaller than the minute delay time that is the limit of the delay buffers. </paragraph>
<paragraph id="P-0097" lvl="0"><number>&lsqb;0097&rsqb;</number> In addition, since there is no need to decrease the delay time (increase the speed) of the delay buffers in order to obtain smaller resolution, there is no drawback that the number of delay buffers must be increased in order to obtain smaller resolution. </paragraph>
<paragraph id="P-0098" lvl="0"><number>&lsqb;0098&rsqb;</number> The invention therefore has the merits of avoiding the increase in power consumption that accompanies higher speed of the delay buffers, the increase in power consumption that accompanies increase in the number of delay buffers, and further, the increase in area occupied by circuits that accompanies increase in the number of delay buffers, thereby enabling a power-saving, compact, high-resolution digital phase control circuit. </paragraph>
<paragraph id="P-0099" lvl="0"><number>&lsqb;0099&rsqb;</number> Furthermore, since there is no need to decrease the delay time (increase the speed) of the delay buffers in order to obtain a smaller resolution, there is no need for high-level design or high-performance processing to obtain higher speed. The invention therefore has the merit of enabling the construction of a high-resolution digital phase control circuit without increasing the design load or processing load. </paragraph>
<paragraph id="P-0100" lvl="0"><number>&lsqb;0100&rsqb;</number> The invention affords the additional advantages of enabling operation below a fixed frequency with high reliability and continuous control of clock signals at a resolution (delay time) that is accurate and free of discrepancies. </paragraph>
<paragraph id="P-0101" lvl="0"><number>&lsqb;0101&rsqb;</number> In particular, the digital phase control circuit of the eighth invention of the present application has the merits of suppressing variations in the propagation delay times that arise due to positions of the delay buffers and improving the accuracy of resolution because each variable delay buffer of the cyclic delay circuit is supplied with one of a first delay control voltage or current and a second delay control voltage or current, and is selectively supplied with the other delay control voltage or current. </paragraph>
<paragraph id="P-0102" lvl="0"><number>&lsqb;0102&rsqb;</number> In addition, the invention has the merit of enabling the construction of a high-resolution digital phase control circuit having few buffers and selectors by adopting variable delay buffers in which the propagation delay time can be switched between a first type of propagation delay time and a second type of propagation delay time. </paragraph>
<paragraph id="P-0103" lvl="0"><number>&lsqb;0103&rsqb;</number> Since only one selector is employed, the invention has the merit of eliminating the harmful effects arising from variations in switch timing of a plurality of selectors. </paragraph>
<paragraph id="P-0104" lvl="0"><number>&lsqb;0104&rsqb;</number> The ninth invention of the present application is a digital phase control circuit of any one of the first to eighth inventions of the present application in which the resolution is set to 1/n (where n is an integer) of the period of the reference clock signals. </paragraph>
<paragraph id="P-0105" lvl="0"><number>&lsqb;0105&rsqb;</number> The present invention according to the foregoing description has the following advantages: </paragraph>
<paragraph id="P-0106" lvl="0"><number>&lsqb;0106&rsqb;</number> The present invention is provided with prescribed numbers of two or more types of delay buffers each having a different propagation delay time, and, by varying the numbers of each of the types of delay buffers through which clock signals are passed, controls the phases of the clock signals by changing, in units that are more minute than the propagation delay times of the delay buffers, the total delay time of the clock signals. The present invention therefore has the merit that resolution is even smaller than the delay time of the delay buffers. The invention therefore has the merit of enabling a resolution to be obtained that is even smaller than the minute delay time that is the limit of the delay buffers. </paragraph>
<paragraph id="P-0107" lvl="0"><number>&lsqb;0107&rsqb;</number> Eliminating the need to decrease the delay time (increase the speed) of the delay buffers in order to obtain a smaller resolution eliminates the drawback that the number of delay buffers must be increased to obtain a smaller resolution. </paragraph>
<paragraph id="P-0108" lvl="0"><number>&lsqb;0108&rsqb;</number> The invention therefore has the merits of avoiding the increase in power consumption that accompanies higher speed of delay buffers, the increase in power consumption that accompanies increase in the number of delay buffers, and further, the increase in area occupied by circuits that accompanies increase in the number of delay buffers, thereby enabling a power-saving, compact, high-resolution digital phase control circuit. </paragraph>
<paragraph id="P-0109" lvl="0"><number>&lsqb;0109&rsqb;</number> Furthermore, since there is no need to decrease the delay time (increase the speed) of the delay buffers in order to obtain a smaller resolution, there is no need for high-level design or high-performance processing to obtain higher speed. The invention therefore has the merit of enabling the construction of a high-resolution digital phase control circuit without increasing the design load or processing load. The above and other objects, features, and advantages of the present invention will become apparent from the following description based on the accompanying drawings which illustrate examples of preferred embodiments of the present invention.</paragraph>
</section>
</summary-of-invention>
<brief-description-of-drawings>
<section>
<heading lvl="1">BRIEF DESCRIPTION OF THE DRAWINGS </heading>
<paragraph id="P-0110" lvl="0"><number>&lsqb;0110&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> is a circuit diagram of digital phase control circuit <highlight><bold>100</bold></highlight>, which is an example of the prior art. </paragraph>
<paragraph id="P-0111" lvl="0"><number>&lsqb;0111&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> is a circuit diagram showing digital phase control circuit <highlight><bold>10</bold></highlight> of the first embodiment of the present invention. </paragraph>
<paragraph id="P-0112" lvl="0"><number>&lsqb;0112&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3</cross-reference> is a circuit diagram showing digital phase control circuit <highlight><bold>20</bold></highlight> of the second embodiment of the present invention. </paragraph>
<paragraph id="P-0113" lvl="0"><number>&lsqb;0113&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4</cross-reference> is a circuit diagram showing digital phase control circuit <highlight><bold>30</bold></highlight> of the third embodiment of the present invention.</paragraph>
</section>
</brief-description-of-drawings>
<detailed-description>
<section>
<heading lvl="1">DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS </heading>
<paragraph id="P-0114" lvl="0"><number>&lsqb;0114&rsqb;</number> Referring now to the accompanying figures, digital phase control circuits according to embodiments of the present invention are next explained. The following explanations relate to embodiments of the present invention and do not limit the present invention. </paragraph>
<paragraph id="P-0115" lvl="7"><number>&lsqb;0115&rsqb;</number> First Embodiment </paragraph>
<paragraph id="P-0116" lvl="0"><number>&lsqb;0116&rsqb;</number> Referring first to <cross-reference target="DRAWINGS">FIG. 2</cross-reference>, digital phase control circuit <highlight><bold>10</bold></highlight> according to the first embodiment of the present invention is explained. <cross-reference target="DRAWINGS">FIG. 2</cross-reference> is a circuit diagram showing digital phase control circuit <highlight><bold>10</bold></highlight> of the first embodiment of the present invention. The first embodiment is an example in which the resolution is set to {fraction (1/80)} of the period of the reference clock signal. </paragraph>
<paragraph id="P-0117" lvl="0"><number>&lsqb;0117&rsqb;</number> Digital phase control circuit <highlight><bold>10</bold></highlight> of the first embodiment is a digital phase control circuit that outputs one or more clock signals in which phase is controlled at a prescribed resolution with respect to received reference clock signals of a prescribed frequency, and is provided with: </paragraph>
<paragraph id="P-0118" lvl="2"><number>&lsqb;0118&rsqb;</number> first voltage-controlled delay line (VCDL<highlight><bold>1</bold></highlight>) that is composed of differential buffers (G<highlight><bold>1</bold></highlight>-G<highlight><bold>10</bold></highlight>) having a first type of propagation delay time (160 ps) concatenated in a plurality of stages (10 stages) and that receives reference clock signals; </paragraph>
<paragraph id="P-0119" lvl="2"><number>&lsqb;0119&rsqb;</number> second voltage-controlled delay line (VCDL<highlight><bold>2</bold></highlight>) that is composed of differential buffers (H<highlight><bold>1</bold></highlight>-H<highlight><bold>8</bold></highlight>) having a second propagation delay time (200 ps) concatenated in a plurality of stages (8 stages); </paragraph>
<paragraph id="P-0120" lvl="2"><number>&lsqb;0120&rsqb;</number> selector (S<highlight><bold>2</bold></highlight>) that extracts a clock signal from any stage of first voltage-controlled delay line (VCDL<highlight><bold>1</bold></highlight>) and outputs the extracted and selected clock signal to the first stage of second voltage-controlled delay line (VCDL<highlight><bold>2</bold></highlight>); and </paragraph>
<paragraph id="P-0121" lvl="2"><number>&lsqb;0121&rsqb;</number> selector (S<highlight><bold>3</bold></highlight>) that extracts and outputs the clock signal from any stage of second voltage-controlled delay line (VCDL<highlight><bold>2</bold></highlight>); </paragraph>
<paragraph id="P-0122" lvl="2"><number>&lsqb;0122&rsqb;</number> wherein first voltage-controlled delay line (VCDL<highlight><bold>1</bold></highlight>) and second voltage-controlled delay line (VCDL<highlight><bold>2</bold></highlight>) are feedback-controlled by delay locked loops (DLL<highlight><bold>1</bold></highlight> and DLL<highlight><bold>2</bold></highlight>); </paragraph>
<paragraph id="P-0123" lvl="2"><number>&lsqb;0123&rsqb;</number> the time difference (40 ps) between the first type of propagation delay time (160 ps) and the second type of propagation delay time (200 ps) is set smaller than both the first type of propagation delay time (160 ps) and the second type of propagation delay time (200 ps); and </paragraph>
<paragraph id="P-0124" lvl="2"><number>&lsqb;0124&rsqb;</number> the phases of the clock signals are controlled with the time difference (40 ps) between the first type of propagation delay time (160 ps) and the second type of propagation delay time (200 ps) as the resolution. </paragraph>
<paragraph id="P-0125" lvl="0"><number>&lsqb;0125&rsqb;</number> Referring to <cross-reference target="DRAWINGS">FIG. 2</cross-reference>, as with digital phase control circuit <highlight><bold>100</bold></highlight> of the prior-art example, digital phase control circuit <highlight><bold>10</bold></highlight> of the first embodiment is constructed such that input selector S<highlight><bold>1</bold></highlight> having four input terminals is connected to delay locked loop DLL<highlight><bold>1</bold></highlight> that contains voltage-controlled delay line VCDL<highlight><bold>1</bold></highlight> that is in turn constituted by ten stages of differential buffers G<highlight><bold>1</bold></highlight>-G<highlight><bold>10</bold></highlight> each having a propagation delay time of 160 ps, and moreover, such that selector S<highlight><bold>2</bold></highlight> is connected to the output of each of differential buffers G<highlight><bold>1</bold></highlight>-G<highlight><bold>10</bold></highlight>. </paragraph>
<paragraph id="P-0126" lvl="0"><number>&lsqb;0126&rsqb;</number> However, in contrast with digital phase control circuit <highlight><bold>100</bold></highlight> of the prior-art example, digital phase control circuit <highlight><bold>10</bold></highlight> of the first embodiment is constructed such that delay locked loop DLL<highlight><bold>2</bold></highlight>, which contains voltage-controlled delay line VCDL<highlight><bold>2</bold></highlight> that is in turn constituted by eight stages of differential buffers H<highlight><bold>1</bold></highlight>-H<highlight><bold>8</bold></highlight> each having a propagation delay time of 200 ps, is connected to the output of selector S<highlight><bold>2</bold></highlight>, and moreover, such that output selector S<highlight><bold>3</bold></highlight> is connected to the outputs of each differential buffer H<highlight><bold>1</bold></highlight>-H<highlight><bold>8</bold></highlight> of voltage-controlled delay line VCDL<highlight><bold>2</bold></highlight>. </paragraph>
<paragraph id="P-0127" lvl="0"><number>&lsqb;0127&rsqb;</number> Delay locked loop DLL<highlight><bold>1</bold></highlight> is constituted by: voltage-controlled delay line VCDL<highlight><bold>1</bold></highlight>, phase detector PD<highlight><bold>1</bold></highlight>, charge pump CP<highlight><bold>1</bold></highlight>, and low-pass filter LPF<highlight><bold>1</bold></highlight>. </paragraph>
<paragraph id="P-0128" lvl="0"><number>&lsqb;0128&rsqb;</number> Delay locked loop DLL<highlight><bold>2</bold></highlight> is constituted by: voltage-controlled delay line VCDL<highlight><bold>2</bold></highlight>, phase detector PD<highlight><bold>2</bold></highlight>, charge pump CP<highlight><bold>2</bold></highlight>, and low-pass filter LPF<highlight><bold>2</bold></highlight>. </paragraph>
<paragraph id="P-0129" lvl="0"><number>&lsqb;0129&rsqb;</number> The operation of digital phase control circuit <highlight><bold>10</bold></highlight> of the first embodiment is next described using numerical values. </paragraph>
<paragraph id="P-0130" lvl="0"><number>&lsqb;0130&rsqb;</number> As with digital phase control circuit <highlight><bold>100</bold></highlight> of the prior-art example, 325.5-MHz (3200-ps period) clock signals CLK<highlight><bold>1</bold></highlight>-CLK<highlight><bold>4</bold></highlight> (reference clocks) having phase differences of 800 ps are supplied in four phases to the four input terminals IN of selector S<highlight><bold>1</bold></highlight>. These clock signals CLK<highlight><bold>1</bold></highlight>-CLK<highlight><bold>4</bold></highlight> are controlled in advance by, for example, a phase-locked loop not shown in the figure such that the frequencies of the four clock signals CLK<highlight><bold>1</bold></highlight>-CLK<highlight><bold>4</bold></highlight> and the phase differences (800 ps) between each of the clock signals are equal, and are then supplied to input terminals IN. </paragraph>
<paragraph id="P-0131" lvl="0"><number>&lsqb;0131&rsqb;</number> Selector S<highlight><bold>1</bold></highlight> selects and extracts a particular differential pair from the plurality of input terminals IN. In other words, selector S<highlight><bold>1</bold></highlight> selects one pair of differential clock signals from among the four types of differential clock signals CLK<highlight><bold>1</bold></highlight>-<highlight><bold>3</bold></highlight>, CLK<highlight><bold>3</bold></highlight>-<highlight><bold>1</bold></highlight>, CLK<highlight><bold>2</bold></highlight>-<highlight><bold>4</bold></highlight>, and CLK<highlight><bold>4</bold></highlight>-<highlight><bold>2</bold></highlight>, and outputs to voltage-controlled delay line VCDL<highlight><bold>1</bold></highlight> and phase detector PD<highlight><bold>1</bold></highlight>. </paragraph>
<paragraph id="P-0132" lvl="0"><number>&lsqb;0132&rsqb;</number> The ten stages of differential buffers G<highlight><bold>1</bold></highlight>-G<highlight><bold>10</bold></highlight> that make up voltage-controlled delay line VCDL<highlight><bold>1</bold></highlight> each have a propagation delay time of 160 ps and are controlled by the feedback control of delay locked loop DLL<highlight><bold>1</bold></highlight> such that their delay times are uniform. In other words, the period of voltage-controlled delay line VCDL<highlight><bold>1</bold></highlight> is constantly corrected to 160 ps&times;10 stages&equals;1600 ps. </paragraph>
<paragraph id="P-0133" lvl="0"><number>&lsqb;0133&rsqb;</number> The eight stages of differential buffers H<highlight><bold>1</bold></highlight>-H<highlight><bold>8</bold></highlight> that constitute voltage-controlled delay line VCDL<highlight><bold>2</bold></highlight> each have a propagation delay time of 200 ps and are controlled by the feedback control of delay locked loop DLL<highlight><bold>2</bold></highlight> such that their delay times are uniform. In other words, the period of voltage-controlled delay line VCDL<highlight><bold>2</bold></highlight> is constantly corrected to 200 ps&times;8 stages&equals;1600 ps. </paragraph>
<paragraph id="P-0134" lvl="0"><number>&lsqb;0134&rsqb;</number> As a result of the combined selections by the three selectors S<highlight><bold>1</bold></highlight>, S<highlight><bold>2</bold></highlight>, and S<highlight><bold>3</bold></highlight>, a clock signal having a resolution of 40 ps with respect to the reference clocks is outputted from output terminals OUT. </paragraph>
<paragraph id="P-0135" lvl="0"><number>&lsqb;0135&rsqb;</number> The three selectors S<highlight><bold>1</bold></highlight>, S<highlight><bold>2</bold></highlight>, and S<highlight><bold>3</bold></highlight> are circuits that each select and extract a particular differential pair from the plurality of input terminals. </paragraph>
<paragraph id="P-0136" lvl="0"><number>&lsqb;0136&rsqb;</number> For example, as a base state, differential buffer G<highlight><bold>5</bold></highlight> in voltage-controlled delay line VCDL<highlight><bold>1</bold></highlight> is selected by selector S<highlight><bold>2</bold></highlight>, and differential buffer H<highlight><bold>4</bold></highlight> in voltage-controlled delay line VCDL<highlight><bold>2</bold></highlight> is selected by selector S<highlight><bold>3</bold></highlight>. At this time, the delay in voltage-controlled delay line VCDL<highlight><bold>1</bold></highlight> is 160 ps&times;5 stages&equals;800 ps and the delay in voltage-controlled delay line VCDL<highlight><bold>2</bold></highlight> is 200 ps&times;4 stages &equals;800 ps for a total of 1600 ps, if the delay of the three selectors S<highlight><bold>1</bold></highlight>, S<highlight><bold>2</bold></highlight>, and S<highlight><bold>3</bold></highlight> is ignored. </paragraph>
<paragraph id="P-0137" lvl="0"><number>&lsqb;0137&rsqb;</number> In contrast with this base state, if differential buffer G<highlight><bold>4</bold></highlight> in voltage-controlled delay line VCDL<highlight><bold>1</bold></highlight> is selected by selector S<highlight><bold>2</bold></highlight>, and differential buffer H<highlight><bold>5</bold></highlight> in voltage-controlled delay line VCDL<highlight><bold>2</bold></highlight> is selected by selector S<highlight><bold>3</bold></highlight>, the delay in voltage-controlled delay line VCDL<highlight><bold>1</bold></highlight> is 160 ps&times;4&equals;640 ps and the delay in voltage-controlled delay line VCDL<highlight><bold>2</bold></highlight> is 200 ps&times;5&equals;1000 ps, whereby the total delay time is 1640 ps, if the delay of the three selectors S<highlight><bold>1</bold></highlight>, S<highlight><bold>2</bold></highlight>, and S<highlight><bold>3</bold></highlight> is ignored. In other words, the delay (phase) is delayed by a resolution of 40 ps with respect to the total delay of the base state. </paragraph>
<paragraph id="P-0138" lvl="0"><number>&lsqb;0138&rsqb;</number> The phase of the clock signal can be easily further delayed by the selection of a differential buffer of a lower number by selector S<highlight><bold>2</bold></highlight> in voltage-controlled delay line VCDL<highlight><bold>1</bold></highlight> and the selection of a differential buffer of higher number by selector S<highlight><bold>3</bold></highlight> in voltage-controlled delay line VCDL<highlight><bold>2</bold></highlight>. Alternatively, the phase of the clock signal can be advanced by the selection of a differential buffer of higher number by selector S<highlight><bold>2</bold></highlight> in voltage-controlled delay line VCDL<highlight><bold>1</bold></highlight> and the selection of a differential buffer of lower number by selector S<highlight><bold>3</bold></highlight> in voltage-controlled delay line VCDL<highlight><bold>2</bold></highlight>. </paragraph>
<paragraph id="P-0139" lvl="0"><number>&lsqb;0139&rsqb;</number> Referring now to <cross-reference target="DRAWINGS">FIG. 2</cross-reference> and Table 1, the operation of digital phase control circuit <highlight><bold>10</bold></highlight> of the first embodiment is further explained. </paragraph>
<paragraph id="P-0140" lvl="0"><number>&lsqb;0140&rsqb;</number> Table 1 shows each of the selection states of selectors S<highlight><bold>1</bold></highlight>, S<highlight><bold>2</bold></highlight>, and S<highlight><bold>3</bold></highlight>, the delay time of each unit, and the total delay time when using digital phase control circuit <highlight><bold>10</bold></highlight> of the first embodiment to delay phase. This table shows the control of the phases of clock signals by dividing the period (3200 ps) of the reference clocks into 80 equal portions at a resolution of 40 ps. In other words, this table shows that the clock phase of output signals can be uniformly and continuously tracked at a fixed resolution with respect to the period of the reference clocks. </paragraph>
<paragraph id="P-0141" lvl="7"><number>&lsqb;0141&rsqb;</number> &lsqb;Table 1&rsqb;</paragraph>
<paragraph id="P-0142" lvl="0"><number>&lsqb;0142&rsqb;</number> As shown in Table 1, in state &lt;<highlight><bold>111</bold></highlight>&gt;, differential clock signals CLK<highlight><bold>1</bold></highlight>-<highlight><bold>3</bold></highlight> are selected by selector S<highlight><bold>1</bold></highlight>, the output of differential buffer G<highlight><bold>5</bold></highlight> of voltage-controlled delay line VCDL<highlight><bold>1</bold></highlight> is selected by selector S<highlight><bold>2</bold></highlight>, and the output of differential buffer H<highlight><bold>1</bold></highlight> of voltage-controlled delay line VCDL<highlight><bold>2</bold></highlight> is selected by selector S<highlight><bold>3</bold></highlight>. Thus, in state &lt;<highlight><bold>111</bold></highlight>&gt;, the delay of differential clock signals CLK<highlight><bold>1</bold></highlight>-<highlight><bold>3</bold></highlight> that is outputted from selector S<highlight><bold>1</bold></highlight> is 0 ps, the delay in voltage-controlled delay line VCDL<highlight><bold>1</bold></highlight> is 800 ps, and the delay in voltage-controlled delay line VCDL<highlight><bold>2</bold></highlight> is 200 ps. As a result, the total delay is 1000 ps. </paragraph>
<paragraph id="P-0143" lvl="0"><number>&lsqb;0143&rsqb;</number> In state &lt;<highlight><bold>112</bold></highlight>&gt;, differential clock signals CLK<highlight><bold>1</bold></highlight>-<highlight><bold>3</bold></highlight> are selected by selector S<highlight><bold>1</bold></highlight>, the output of differential buffer G<highlight><bold>4</bold></highlight> of voltage-controlled delay line VCDL<highlight><bold>1</bold></highlight> is selected by selector S<highlight><bold>2</bold></highlight>, and the output of differential buffer H<highlight><bold>2</bold></highlight> of voltage-controlled delay line VCDL<highlight><bold>2</bold></highlight> is selected by selector S<highlight><bold>3</bold></highlight>. Thus, in state &lt;<highlight><bold>112</bold></highlight>&gt;, the delay of differential clock signals CLK<highlight><bold>1</bold></highlight>-<highlight><bold>3</bold></highlight> that is outputted from selector S<highlight><bold>1</bold></highlight> is 0 ps, the delay in voltage-controlled delay line VCDL<highlight><bold>1</bold></highlight> is 640 ps, and the delay in voltage-controlled delay line VCDL<highlight><bold>2</bold></highlight> is 400 ps. As a result, the total delay is 1040 ps, the phase being delayed 40 ps with respect to state &lt;<highlight><bold>111</bold></highlight>&gt;. Accordingly, if the phase of the outputted clock signal during state &lt;<highlight><bold>111</bold></highlight>&gt; is advanced 40 ps with respect to the desired phase, a clock signal of the desired phase can be outputted from output terminal OUT by switching to state &lt;<highlight><bold>112</bold></highlight> &gt;. </paragraph>
<paragraph id="P-0144" lvl="0"><number>&lsqb;0144&rsqb;</number> In cases in which the phase is to be further delayed in the same way, the clock signal can be continuously controlled at a resolution of 40 ps by switching the selections of selectors S<highlight><bold>2</bold></highlight> and S<highlight><bold>3</bold></highlight> as follows: from state &lt;<highlight><bold>113</bold></highlight>&gt; to state &lt;<highlight><bold>154</bold></highlight>&gt; and from state &lt;<highlight><bold>211</bold></highlight>&gt; to state &lt;<highlight><bold>254</bold></highlight>&gt;, as shown in Table 1. </paragraph>
<paragraph id="P-0145" lvl="0"><number>&lsqb;0145&rsqb;</number> Further, the phase can be delayed 40 ps with respect to state &lt;<highlight><bold>254</bold></highlight>&gt; upon switching to state &lt;<highlight><bold>311</bold></highlight>&gt;. </paragraph>
<paragraph id="P-0146" lvl="0"><number>&lsqb;0146&rsqb;</number> As shown in Table 1, in state &lt;<highlight><bold>311</bold></highlight>&gt;, differential clock signals CLK<highlight><bold>3</bold></highlight>-<highlight><bold>1</bold></highlight> are selected by selector S<highlight><bold>1</bold></highlight>, the output of differential buffer G<highlight><bold>5</bold></highlight> of voltage-controlled delay line VCDL<highlight><bold>1</bold></highlight> is selected by selector S<highlight><bold>2</bold></highlight>, and the output of differential buffer H<highlight><bold>1</bold></highlight> of voltage-controlled delay line VCDL<highlight><bold>2</bold></highlight> is selected by selector S<highlight><bold>3</bold></highlight>. Accordingly, in state &lt;<highlight><bold>311</bold></highlight>&gt;, the delay of differential clock signals CLK<highlight><bold>3</bold></highlight>-<highlight><bold>1</bold></highlight> that is outputted from selector S<highlight><bold>1</bold></highlight> is 1600 ps, the delay in voltage-controlled delay line VCDL<highlight><bold>1</bold></highlight> is 800 ps, and the delay of voltage-controlled delay line VCDL<highlight><bold>2</bold></highlight> is 200 ps. The total delay is consequently 2600 ps. </paragraph>
<paragraph id="P-0147" lvl="0"><number>&lsqb;0147&rsqb;</number> In state &lt;<highlight><bold>312</bold></highlight>&gt;, differential clock signals CLK<highlight><bold>3</bold></highlight>-<highlight><bold>1</bold></highlight> are selected by selector S<highlight><bold>1</bold></highlight>, the output of differential buffer G<highlight><bold>4</bold></highlight> of voltage-controlled delay line VCDL<highlight><bold>1</bold></highlight> is selected by selector S<highlight><bold>2</bold></highlight>, and the output of differential buffer H<highlight><bold>2</bold></highlight> of voltage-controlled delay line VCDL<highlight><bold>2</bold></highlight> is selected by selector S<highlight><bold>3</bold></highlight>. Accordingly, in state &lt;<highlight><bold>312</bold></highlight>&gt;, the delay of differential clock signals CLK<highlight><bold>3</bold></highlight>-<highlight><bold>1</bold></highlight> that is outputted from selector S<highlight><bold>1</bold></highlight> is 1600 ps, the delay in voltage-controlled delay line VCDL<highlight><bold>1</bold></highlight> is 640 ps, and the delay in voltage-controlled delay line VCDL<highlight><bold>2</bold></highlight> is 400 ps. The total delay is consequently 2640 ps, the phase being delayed 40 ps with respect to state &lt;<highlight><bold>311</bold></highlight>&gt;. </paragraph>
<paragraph id="P-0148" lvl="0"><number>&lsqb;0148&rsqb;</number> In cases in which the phase is to be further delayed in the same way, the clock signal can be continuously controlled at a resolution of 400 ps by switching the selections of selectors S<highlight><bold>2</bold></highlight> and S<highlight><bold>3</bold></highlight> as follows: from state &lt;<highlight><bold>313</bold></highlight>&gt; to state &lt;<highlight><bold>354</bold></highlight>&gt; and from state &lt;<highlight><bold>411</bold></highlight>&gt; to state &lt;<highlight><bold>454</bold></highlight>&gt;, as shown in Table 1. </paragraph>
<paragraph id="P-0149" lvl="0"><number>&lsqb;0149&rsqb;</number> Furthermore, following state &lt;<highlight><bold>454</bold></highlight>&gt;, the clock signal can be continuously controlled at a resolution of 40 ps by switching to state &lt;<highlight><bold>111</bold></highlight>&gt;. </paragraph>
<paragraph id="P-0150" lvl="0"><number>&lsqb;0150&rsqb;</number> The phase of the clock signals can be advanced at a resolution of 40 ps if states &lt;<highlight><bold>111</bold></highlight>&gt;-&lt;<highlight><bold>454</bold></highlight>&gt; are switched in the reverse order of the order described above. Alternatively, the circuit may be operated as shown in Table 2. Table 2 shows each of the selection states of selectors S<highlight><bold>1</bold></highlight>, S<highlight><bold>2</bold></highlight>, and S<highlight><bold>3</bold></highlight>, the delay times of each unit, and the total delay time for a case in which digital phase control circuit <highlight><bold>10</bold></highlight> of the first embodiment is used to advance phase. </paragraph>
<paragraph id="P-0151" lvl="7"><number>&lsqb;0151&rsqb;</number> &lsqb;Table 2&rsqb;</paragraph>
<paragraph id="P-0152" lvl="0"><number>&lsqb;0152&rsqb;</number> As described in the foregoing explanation, clock signals can be continuously controlled at a resolution of 40 ps by digital phase control circuit <highlight><bold>10</bold></highlight> of the first embodiment. Resolution can be made one fourth that of digital phase control circuit <highlight><bold>100</bold></highlight> of the prior-art example. </paragraph>
<paragraph id="P-0153" lvl="0"><number>&lsqb;0153&rsqb;</number> Although digital phase control circuit <highlight><bold>10</bold></highlight> of the first embodiment includes two voltage-controlled delay lines, the present invention is not limited to this form, and a digital phase control circuit may be constructed in which three or more voltage-controlled delay lines having differential buffers of different propagation delay times are connected by selectors, and that, by varying the numbers of each type of differential buffer through which clock signals are passed, controls the phases of clock signals by changing the total delay time in units that are more minute than the propagation delay times of the differential buffers. </paragraph>
<paragraph id="P-0154" lvl="0"><number>&lsqb;0154&rsqb;</number> Furthermore, although two types of differential buffers having propagation delay times of 160 ps and 200 ps were used to produce a resolution of 40 ps in digital phase control circuit <highlight><bold>10</bold></highlight> of the first embodiment, the present invention is not limited to this form. According to the present invention, a digital phase control circuit can be constructed that controls phase at an even more minute resolution. </paragraph>
<paragraph id="P-0155" lvl="7"><number>&lsqb;0155&rsqb;</number> Second Embodiment </paragraph>
<paragraph id="P-0156" lvl="0"><number>&lsqb;0156&rsqb;</number> Referring now to <cross-reference target="DRAWINGS">FIG. 3</cross-reference>, digital phase control circuit <highlight><bold>20</bold></highlight> of the second embodiment of the present invention is next explained. <cross-reference target="DRAWINGS">FIG. 3</cross-reference> is a circuit diagram showing digital phase control circuit <highlight><bold>20</bold></highlight> of the second embodiment of the present invention. The second embodiment is an example in which the resolution is set to {fraction (1/80)} the period of the reference clock signals. </paragraph>
<paragraph id="P-0157" lvl="0"><number>&lsqb;0157&rsqb;</number> Digital phase control circuit <highlight><bold>20</bold></highlight> of the second embodiment is a digital phase control circuit that outputs one or more clock signals in which phase is controlled at a prescribed resolution with respect to received reference clock signals of a prescribed frequency and is provided with: </paragraph>
<paragraph id="P-0158" lvl="2"><number>&lsqb;0158&rsqb;</number> a first voltage-controlled delay line (a voltage-controlled delay line composed of differential buffers B<highlight><bold>0</bold></highlight>-F<highlight><bold>0</bold></highlight>) that is composed of differential buffers (B<highlight><bold>0</bold></highlight>-F<highlight><bold>0</bold></highlight>) having a first type of propagation delay time (160 ps) concatenated in h stages (h&equals;5) and that receives reference clock signals; </paragraph>
<paragraph id="P-0159" lvl="2"><number>&lsqb;0159&rsqb;</number> i (i&equals;6) second voltage-controlled delay lines (voltage-controlled delay lines composed of differential buffers A<highlight><bold>1</bold></highlight>-A<highlight><bold>5</bold></highlight>, B<highlight><bold>1</bold></highlight>-B<highlight><bold>5</bold></highlight>, C<highlight><bold>1</bold></highlight>-C<highlight><bold>5</bold></highlight>, D<highlight><bold>1</bold></highlight>-D<highlight><bold>5</bold></highlight>, E<highlight><bold>1</bold></highlight>-E<highlight><bold>5</bold></highlight> or F<highlight><bold>1</bold></highlight>-F<highlight><bold>5</bold></highlight>) that are each composed of differential buffers (A<highlight><bold>1</bold></highlight>-A<highlight><bold>5</bold></highlight>, B<highlight><bold>1</bold></highlight>-B<highlight><bold>5</bold></highlight>, C<highlight><bold>1</bold></highlight>-C<highlight><bold>5</bold></highlight>, D<highlight><bold>1</bold></highlight>-D<highlight><bold>5</bold></highlight>, E<highlight><bold>1</bold></highlight>-E<highlight><bold>5</bold></highlight>, and F<highlight><bold>1</bold></highlight>-F<highlight><bold>5</bold></highlight>) having a second type of propagation delay time (200 ps) concatenated in j stages (j&equals;5), each voltage-controlled delay line being connected to a respective output of i stages (i&equals;6) of outputs of the first voltage-controlled delay line; </paragraph>
<paragraph id="P-0160" lvl="2"><number>&lsqb;0160&rsqb;</number> a third voltage-controlled delay line (a voltage-controlled delay line composed of differential buffers X<highlight><bold>1</bold></highlight>-X<highlight><bold>8</bold></highlight>) that is composed of differential buffers (X<highlight><bold>1</bold></highlight>-X<highlight><bold>8</bold></highlight>) having the second type of propagation delay time (200 ps) concatenated in k stages (k&equals;8); and </paragraph>
<paragraph id="P-0161" lvl="2"><number>&lsqb;0161&rsqb;</number> a selector (S<highlight><bold>4</bold></highlight>) that extracts a clock signal from any stage (a<highlight><bold>0</bold></highlight>, a<highlight><bold>0</bold></highlight>B-f<highlight><bold>5</bold></highlight>, f<highlight><bold>5</bold></highlight>B) of the first voltage-controlled delay line and second voltage-controlled delay lines and outputs this extracted clock signal to the first stage of the third voltage-controlled delay line; </paragraph>
<paragraph id="P-0162" lvl="2"><number>&lsqb;0162&rsqb;</number> wherein the first voltage-controlled delay line and the third voltage-controlled delay line are each feedback-controlled by a respective delay locked loop (DLL<highlight><bold>3</bold></highlight> and DLL<highlight><bold>5</bold></highlight>); and </paragraph>
<paragraph id="P-0163" lvl="2"><number>&lsqb;0163&rsqb;</number> a delay control voltage or current (delay control signal <highlight><bold>22</bold></highlight>) that is generated for maintaining resolution by the delay locked loop (DLL<highlight><bold>5</bold></highlight>) that feedback-controls the third voltage-controlled delay line is supplied to each differential buffer (A<highlight><bold>1</bold></highlight>-F<highlight><bold>5</bold></highlight>) of each second voltage-controlled delay line; </paragraph>
<paragraph id="P-0164" lvl="2"><number>&lsqb;0164&rsqb;</number> the time difference (40 ps) between the first type of propagation delay time (160 ps) and the second type of propagation delay time (200 ps) is set smaller than both the first type of propagation delay time (160 ps) and the second type of propagation delay time (200 ps); and </paragraph>
<paragraph id="P-0165" lvl="2"><number>&lsqb;0165&rsqb;</number> the phases of clock signals are controlled with the time difference (40 ps) between the first type of propagation delay time (160 ps) and the second type of propagation delay time (200 ps) as the resolution. </paragraph>
<paragraph id="P-0166" lvl="0"><number>&lsqb;0166&rsqb;</number> In addition, at least one of the voltage-controlled delay lines (voltage-controlled delay lines composed of differential buffers F<highlight><bold>1</bold></highlight>-F<highlight><bold>5</bold></highlight>) of the second voltage-controlled delay lines (voltage-controlled delay lines composed of differential buffers A<highlight><bold>1</bold></highlight>-A<highlight><bold>5</bold></highlight>, B<highlight><bold>1</bold></highlight>-B<highlight><bold>5</bold></highlight>, C<highlight><bold>1</bold></highlight>-C<highlight><bold>5</bold></highlight>, D<highlight><bold>1</bold></highlight>-D<highlight><bold>5</bold></highlight>, E<highlight><bold>1</bold></highlight>-E<highlight><bold>5</bold></highlight> or F<highlight><bold>1</bold></highlight>-F<highlight><bold>5</bold></highlight>) is feedback-controlled by a delay locked loop (DLL<highlight><bold>4</bold></highlight>); and a delay control voltage or current (delay control signal <highlight><bold>21</bold></highlight>) that is generated for maintaining resolution by the delay locked loop (DLL<highlight><bold>4</bold></highlight>) that feedback-controls the one voltage-controlled delay line is supplied to each differential buffer (A<highlight><bold>1</bold></highlight>-E<highlight><bold>5</bold></highlight>) of the other second voltage-controlled delay lines (voltage-controlled delay lines that are composed of differential buffers A<highlight><bold>1</bold></highlight>-A<highlight><bold>5</bold></highlight>, B<highlight><bold>1</bold></highlight>-B<highlight><bold>5</bold></highlight>, C<highlight><bold>1</bold></highlight>-C<highlight><bold>5</bold></highlight>, D<highlight><bold>1</bold></highlight>-D<highlight><bold>5</bold></highlight> or E<highlight><bold>1</bold></highlight>-E<highlight><bold>5</bold></highlight>), whereby the phases of the clock signals are controlled. </paragraph>
<paragraph id="P-0167" lvl="0"><number>&lsqb;0167&rsqb;</number> Delay locked loop DLL<highlight><bold>3</bold></highlight> is provided with phase detector PD<highlight><bold>3</bold></highlight>, charge pump CP<highlight><bold>3</bold></highlight>, and low-pass filter LPF<highlight><bold>3</bold></highlight>. </paragraph>
<paragraph id="P-0168" lvl="0"><number>&lsqb;0168&rsqb;</number> Delay locked loop DLL<highlight><bold>4</bold></highlight> is provided with phase detector PD<highlight><bold>4</bold></highlight>, charge pump CP<highlight><bold>4</bold></highlight>, and low-pass filter LPF<highlight><bold>4</bold></highlight>. </paragraph>
<paragraph id="P-0169" lvl="0"><number>&lsqb;0169&rsqb;</number> The operation of digital phase control circuit <highlight><bold>20</bold></highlight> of the second embodiment is next explained using numerical values. </paragraph>
<paragraph id="P-0170" lvl="0"><number>&lsqb;0170&rsqb;</number> As with digital phase control circuit <highlight><bold>100</bold></highlight> of the prior-art example, 325.5-MHz (3200-ps period) clock signals CLK<highlight><bold>1</bold></highlight>-CLK<highlight><bold>4</bold></highlight> (reference clocks) are supplied in four phases with phase differences of 800 ps to the four input terminals IN of selector S<highlight><bold>1</bold></highlight>. These clock signals CLK<highlight><bold>1</bold></highlight>-<highlight><bold>4</bold></highlight> are controlled in advance by, for example, a phase-locked loop not shown in the figure such that the frequencies of the four clock signals CLK<highlight><bold>1</bold></highlight>-<highlight><bold>4</bold></highlight> and the phase differences (800 ps) between each of the clock signals are equal, and are then supplied to input terminals IN. </paragraph>
<paragraph id="P-0171" lvl="0"><number>&lsqb;0171&rsqb;</number> Selector S<highlight><bold>1</bold></highlight> selects and extracts a particular differential pair from the plurality of input terminals IN. In other words, selector S<highlight><bold>1</bold></highlight> selects one pair of differential clock signals from among the four types of differential clock signals CLK<highlight><bold>1</bold></highlight>-<highlight><bold>3</bold></highlight>, CLK<highlight><bold>3</bold></highlight>-<highlight><bold>1</bold></highlight>, CLK<highlight><bold>2</bold></highlight>-<highlight><bold>4</bold></highlight>, and CLK<highlight><bold>4</bold></highlight>-<highlight><bold>2</bold></highlight>, and outputs to differential buffers A<highlight><bold>1</bold></highlight> and B<highlight><bold>0</bold></highlight> and phase detector PD<highlight><bold>3</bold></highlight>. </paragraph>
<paragraph id="P-0172" lvl="0"><number>&lsqb;0172&rsqb;</number> Delay locked loop DLL<highlight><bold>3</bold></highlight> is provided with a voltage-controlled delay line that is constituted by five stages of differential buffers B<highlight><bold>0</bold></highlight>-F<highlight><bold>0</bold></highlight>. These five stages of differential buffers B<highlight><bold>0</bold></highlight>-F<highlight><bold>0</bold></highlight> each have a propagation delay time of 160 ps, and are controlled by the feedback control of delay locked loop DLL<highlight><bold>3</bold></highlight> such that their delay times are uniform. In other words, delay locked loop DLL<highlight><bold>3</bold></highlight> is feedback-controlled such that the total delay of the five stages of differential buffers B<highlight><bold>0</bold></highlight>-F<highlight><bold>0</bold></highlight> has the same phase as a signal in which the phase is shifted &frac14; period (800 ps) from the reference clock, and the period 160 ps&times;5 stages&equals;800 ps is constantly corrected. </paragraph>
<paragraph id="P-0173" lvl="0"><number>&lsqb;0173&rsqb;</number> Selector S<highlight><bold>4</bold></highlight> is a circuit for selecting one pair of outputs from 22 pairs of outputs (the outputs of differential buffers that are shaded in the figure) among the total of 36 pairs of outputs a<highlight><bold>0</bold></highlight>, a<highlight><bold>0</bold></highlight>B-f<highlight><bold>5</bold></highlight>, f<highlight><bold>5</bold></highlight>B. </paragraph>
<paragraph id="P-0174" lvl="0"><number>&lsqb;0174&rsqb;</number> Delay locked loop DLL<highlight><bold>5</bold></highlight> is provided with a voltage-controlled delay line that is constituted by eight stages of differential buffers X<highlight><bold>1</bold></highlight>-X<highlight><bold>8</bold></highlight>, and is supplied with an output signal that is selected by selector S<highlight><bold>4</bold></highlight>. These eight stages of differential buffers X<highlight><bold>1</bold></highlight>-X<highlight><bold>8</bold></highlight> each have a propagation delay time of 200 ps and are controlled by the feedback control of delay locked loop DLL<highlight><bold>5</bold></highlight> such that their delay times are uniform. In other words, the period of delay locked loop DLL<highlight><bold>5</bold></highlight> is constantly corrected to 200 ps&times;8 stages&equals;1600 ps. </paragraph>
<paragraph id="P-0175" lvl="0"><number>&lsqb;0175&rsqb;</number> The thirty differential buffers A<highlight><bold>1</bold></highlight>-F<highlight><bold>5</bold></highlight> are each constituted by buffers that are of the same form and same propagation delay time as differential buffers X<highlight><bold>1</bold></highlight>-X<highlight><bold>8</bold></highlight> in delay locked loop DLL<highlight><bold>5</bold></highlight>. Delay control signal <highlight><bold>22</bold></highlight> of delay locked loop DLL<highlight><bold>5</bold></highlight> is supplied to these differential buffers A<highlight><bold>1</bold></highlight>-F<highlight><bold>5</bold></highlight>, and their propagation delay times are thus maintained at 200 ps. </paragraph>
<paragraph id="P-0176" lvl="0"><number>&lsqb;0176&rsqb;</number> The 200-ps propagation delay time of differential buffers A<highlight><bold>1</bold></highlight>-F<highlight><bold>5</bold></highlight> is again corrected by the feedback control of delay locked loop DLL<highlight><bold>4</bold></highlight>. The feedback control of delay locked loop DLL<highlight><bold>4</bold></highlight> is performed as follows: </paragraph>
<paragraph id="P-0177" lvl="2"><number>&lsqb;0177&rsqb;</number> Phase detector PD<highlight><bold>4</bold></highlight> receives both: a differential clock signal from output f<highlight><bold>5</bold></highlight>, f<highlight><bold>5</bold></highlight>B that has passed through differential buffers B<highlight><bold>0</bold></highlight>-F<highlight><bold>0</bold></highlight> and differential buffers F<highlight><bold>1</bold></highlight>-F<highlight><bold>5</bold></highlight> and has a total delay of 1800 ps; and a differential clock signal from output a<highlight><bold>1</bold></highlight>, a<highlight><bold>1</bold></highlight>B that has passed through differential buffer A<highlight><bold>1</bold></highlight> and has a total delay of 200 ps; compares the phases of these signals; detects the phase error; and outputs an UP signal or a DOWN signal to charge pump CP<highlight><bold>4</bold></highlight>. </paragraph>
<paragraph id="P-0178" lvl="0"><number>&lsqb;0178&rsqb;</number> Charge pump CP<highlight><bold>4</bold></highlight> and low-pass filter LPF<highlight><bold>4</bold></highlight> generate delay control signal <highlight><bold>21</bold></highlight> so as to maintain a propagation delay time of 200 ps in accordance with the signal from phase detector PD<highlight><bold>4</bold></highlight> and sends &lsqb;delay control signals <highlight><bold>21</bold></highlight>&rsqb; to each of differential buffers A<highlight><bold>1</bold></highlight>-F<highlight><bold>5</bold></highlight>. </paragraph>
<paragraph id="P-0179" lvl="0"><number>&lsqb;0179&rsqb;</number> Delay control voltages or currents that are generated for maintaining resolution by two delay locked loops DLL<highlight><bold>4</bold></highlight> and DLL<highlight><bold>5</bold></highlight> are thus supplied to differential buffers A<highlight><bold>1</bold></highlight>-F<highlight><bold>5</bold></highlight>, thereby suppressing variations in the propagation delay times of the differential buffers that arise from the positions of the differential buffers and correcting for accurate resolution. </paragraph>
<paragraph id="P-0180" lvl="0"><number>&lsqb;0180&rsqb;</number> Although two delay locked loops DLL<highlight><bold>4</bold></highlight> and DLL<highlight><bold>5</bold></highlight> are employed in digital phase control circuit <highlight><bold>20</bold></highlight> of the second embodiment, a single delay locked loop DLL<highlight><bold>5</bold></highlight> may be used. However, the use of delay locked loop DLL<highlight><bold>4</bold></highlight> enables the correction of the delay error between differential buffers X<highlight><bold>1</bold></highlight>-X<highlight><bold>8</bold></highlight> in delay locked loop DLL<highlight><bold>5</bold></highlight> and differential buffers A<highlight><bold>1</bold></highlight>-F<highlight><bold>5</bold></highlight>. Delay locked loop DLL<highlight><bold>5</bold></highlight>, which corrects the 200-ps delay, also serves to output clock signals of a total of 16 phases (differential pairs of 8 phases) from output terminals T<highlight><bold>0</bold></highlight>, T<highlight><bold>0</bold></highlight>B-T<highlight><bold>7</bold></highlight>, T<highlight><bold>7</bold></highlight>B, and according to the use of these clocks of 16 phases, in some cases is advantageously arranged in a position that is close to the clock supply destination. In such cases, even though delay locked loop DLL<highlight><bold>5</bold></highlight> may be arranged at a distance from differential buffers A<highlight><bold>1</bold></highlight>-F<highlight><bold>5</bold></highlight> and variations may therefore occur in the propagation delay time of differential buffers A<highlight><bold>1</bold></highlight>-F<highlight><bold>5</bold></highlight>, the use of delay locked loop DLL<highlight><bold>4</bold></highlight> allows the correction of the propagation delay times of differential buffers A<highlight><bold>1</bold></highlight>-F<highlight><bold>5</bold></highlight> by the feedback of delay locked loop DLL<highlight><bold>4</bold></highlight>. </paragraph>
<paragraph id="P-0181" lvl="0"><number>&lsqb;0181&rsqb;</number> Phase detector PD<highlight><bold>4</bold></highlight> receives differential clock signals having a total delay of 200 ps with respect to the reference clock signal from a relatively remote output a<highlight><bold>1</bold></highlight>, a<highlight><bold>1</bold></highlight>B in order to mitigate variations in the propagation delay time of differential buffers that are caused by position. </paragraph>
<paragraph id="P-0182" lvl="0"><number>&lsqb;0182&rsqb;</number> The operation of digital phase control circuit <highlight><bold>20</bold></highlight> of the second embodiment is further explained with reference to <cross-reference target="DRAWINGS">FIG. 3</cross-reference>, Table 3, and Table 4. </paragraph>
<paragraph id="P-0183" lvl="0"><number>&lsqb;0183&rsqb;</number> Digital phase control circuit <highlight><bold>20</bold></highlight> of the second embodiment is a circuit directed to outputting changes of a 40-ps minute delay time (resolution) both continuously and in the same period (40 ps (40&equals;1600 ps) units as the reference clock. </paragraph>
<paragraph id="P-0184" lvl="0"><number>&lsqb;0184&rsqb;</number> Table 3 shows the relation between the buffer array of digital phase control circuit <highlight><bold>20</bold></highlight> of the second embodiment and the delay times of the output clock signals &lsqb;of the buffer array&rsqb;. The shaded portion of Table 3 corresponds to the shaded portion of <cross-reference target="DRAWINGS">FIG. 3</cross-reference>. </paragraph>
<paragraph id="P-0185" lvl="7"><number>&lsqb;0185&rsqb;</number> &lsqb;Table 3&rsqb;</paragraph>
<paragraph id="P-0186" lvl="0"><number>&lsqb;0186&rsqb;</number> Table 4 shows each selection state of selectors S<highlight><bold>1</bold></highlight> and S<highlight><bold>4</bold></highlight>, the delay time of each unit, and the total delay time in a case of using digital phase control circuit <highlight><bold>20</bold></highlight> of the second embodiment to delay phase. This table shows the control of the phase of clock signals by evenly dividing the reference clock period (3200 ps) into <highlight><bold>80</bold></highlight> equal portions at a resolution of 40 ps. In other words, the phase of an outputted clock signal can be uniformly and continuously tracked at a fixed resolution with respect to the period of the reference clock. </paragraph>
<paragraph id="P-0187" lvl="0"><number>&lsqb;0187&rsqb;</number> For the sake of convenience, output terminal OUT is limited to only output T<highlight><bold>0</bold></highlight>, T<highlight><bold>0</bold></highlight>B and the delay of selector S<highlight><bold>1</bold></highlight> and selector S<highlight><bold>4</bold></highlight> is ignored in Table 4. </paragraph>
<paragraph id="P-0188" lvl="7"><number>&lsqb;0188&rsqb;</number> &lsqb;Table 4&rsqb;</paragraph>
<paragraph id="P-0189" lvl="0"><number>&lsqb;0189&rsqb;</number> As shown in Table 4, in state &lt;<highlight><bold>111</bold></highlight>&gt;, differential clock signals CLK<highlight><bold>1</bold></highlight>-<highlight><bold>3</bold></highlight> are selected by selector S<highlight><bold>1</bold></highlight> and the output d<highlight><bold>0</bold></highlight>, d<highlight><bold>0</bold></highlight>B of differential buffer D<highlight><bold>0</bold></highlight> is selected by selector S<highlight><bold>4</bold></highlight>. Accordingly, in state &lt;<highlight><bold>111</bold></highlight>&gt;, the delay of differential clock signals CLK<highlight><bold>1</bold></highlight>-<highlight><bold>3</bold></highlight> that is outputted from selector S<highlight><bold>1</bold></highlight> is 0 ps, and the delay resulting from differential buffers B<highlight><bold>0</bold></highlight>-D<highlight><bold>0</bold></highlight> is 480 ps. The total delay is therefore 480 ps. </paragraph>
<paragraph id="P-0190" lvl="0"><number>&lsqb;0190&rsqb;</number> In state &lt;<highlight><bold>112</bold></highlight>&gt;, differential clock signals CLK<highlight><bold>1</bold></highlight>-<highlight><bold>3</bold></highlight> are selected by selector S<highlight><bold>1</bold></highlight> and output c<highlight><bold>1</bold></highlight>&minus;, c<highlight><bold>1</bold></highlight>B of differential buffer C<highlight><bold>1</bold></highlight> is selected by selector S<highlight><bold>4</bold></highlight>. The delay of differential clock signals CLK<highlight><bold>1</bold></highlight>-<highlight><bold>3</bold></highlight> that is outputted from selector S<highlight><bold>1</bold></highlight> is therefore 0 ps, and the delay resulting from differential buffers B<highlight><bold>0</bold></highlight>, C<highlight><bold>0</bold></highlight>, and C<highlight><bold>1</bold></highlight> is 520 ps. As a result, the total delay is 520 ps, and the phase is delayed 40 ps with respect to state &lt;<highlight><bold>111</bold></highlight>&gt;. Thus, if the phase of an outputted clock signal during state &lt;<highlight><bold>111</bold></highlight>&gt; is advanced 40 ps with respect to the desired phase, a clock signal of the desired phase can be outputted from output terminal OUT by switching to state &lt;<highlight><bold>112</bold></highlight> &gt;. </paragraph>
<paragraph id="P-0191" lvl="0"><number>&lsqb;0191&rsqb;</number> In a case in which the phase is to be further delayed in the same way, the clock signal can be continuously controlled at a resolution of 40 ps by switching the selections of selector S<highlight><bold>4</bold></highlight> as follows: from state &lt;<highlight><bold>113</bold></highlight>&gt; to state &lt;<highlight><bold>154</bold></highlight>&gt;, as shown in Table 4. </paragraph>
<paragraph id="P-0192" lvl="0"><number>&lsqb;0192&rsqb;</number> The phase can be delayed 40 ps with respect to state &lt;<highlight><bold>154</bold></highlight>&gt; upon switching to state &lt;<highlight><bold>211</bold></highlight>&gt;. </paragraph>
<paragraph id="P-0193" lvl="0"><number>&lsqb;0193&rsqb;</number> In state &lt;<highlight><bold>211</bold></highlight>&gt;, differential clock signals CLK<highlight><bold>2</bold></highlight>-<highlight><bold>4</bold></highlight> are selected by selector S<highlight><bold>1</bold></highlight>, and output d<highlight><bold>0</bold></highlight>, d<highlight><bold>0</bold></highlight>B of differential buffer D<highlight><bold>0</bold></highlight> is selected by selector S<highlight><bold>4</bold></highlight>, as shown in Table 4. Accordingly, in state &lt;<highlight><bold>211</bold></highlight>&gt;, the delay of differential clock signals CLK<highlight><bold>2</bold></highlight>-<highlight><bold>4</bold></highlight> that is outputted from selector S<highlight><bold>1</bold></highlight> is 800 ps, and the delay resulting from differential buffers B<highlight><bold>0</bold></highlight>-D<highlight><bold>0</bold></highlight> is 480 ps. As a result, the total delay is 1280 ps. </paragraph>
<paragraph id="P-0194" lvl="0"><number>&lsqb;0194&rsqb;</number> In a case in which the phase is to be further delayed in the same way, the selection of selector S<highlight><bold>4</bold></highlight> is changed as follows: from state &lt;<highlight><bold>212</bold></highlight>&gt; to state &lt;<highlight><bold>254</bold></highlight>&gt;; and by further selecting differential clock signals CLK<highlight><bold>3</bold></highlight>-<highlight><bold>1</bold></highlight> by selector S<highlight><bold>1</bold></highlight>, the selection of selector S<highlight><bold>4</bold></highlight> is switched as follows: from state &lt;<highlight><bold>311</bold></highlight>&gt; to state &lt;<highlight><bold>354</bold></highlight>&gt;, as shown in Table 4. </paragraph>
<paragraph id="P-0195" lvl="0"><number>&lsqb;0195&rsqb;</number> Similarly, differential clock signals CLK<highlight><bold>4</bold></highlight>-<highlight><bold>2</bold></highlight> are selected by selector S<highlight><bold>1</bold></highlight>, and the selection of selector S<highlight><bold>4</bold></highlight> is switched as follows: from state &lt;<highlight><bold>411</bold></highlight>&gt; to state &lt;<highlight><bold>454</bold></highlight>&gt;. </paragraph>
<paragraph id="P-0196" lvl="0"><number>&lsqb;0196&rsqb;</number> After state &lt;<highlight><bold>454</bold></highlight>&gt;, the clock signals can be controlled continuously at a resolution of 40 ps by switching to state &lt;<highlight><bold>111</bold></highlight>&gt;. </paragraph>
<paragraph id="P-0197" lvl="0"><number>&lsqb;0197&rsqb;</number> The phase of clock signals can be advanced at a resolution of 40 ps if states &lt;<highlight><bold>111</bold></highlight>&gt;-&lt;<highlight><bold>454</bold></highlight>&gt; are switched in the reverse order of the above-described order. </paragraph>
<paragraph id="P-0198" lvl="0"><number>&lsqb;0198&rsqb;</number> As described in the foregoing explanation, digital phase control circuit <highlight><bold>20</bold></highlight> of the second embodiment enables continuous control of clock signals at a resolution of 40 ps. This invention enables a reduction of the resolution to &frac14; that of digital phase control circuit <highlight><bold>100</bold></highlight> of the prior-art example. </paragraph>
<paragraph id="P-0199" lvl="0"><number>&lsqb;0199&rsqb;</number> Although there are two types of differential buffers in digital phase control circuit <highlight><bold>20</bold></highlight> of the second embodiment, the present invention is not limited to this form; and a digital phase control circuit may be constructed that is provided with prescribed numbers of each of three or more types of differential buffers, wherein, by varying the numbers of each type of differential buffer through which clock signals are passed, the total delay time of clock signals is changed by units that are more minute than the propagation delay time of the differential buffers to control the phases of the clock signals. </paragraph>
<paragraph id="P-0200" lvl="0"><number>&lsqb;0200&rsqb;</number> Although two types of differential buffers having propagation delay times of 160 ps and 200 ps were used to produce a resolution of 40 ps in digital phase control circuit <highlight><bold>20</bold></highlight> of the second embodiment, the present invention is not limited to this form. According to the present invention, a digital phase control circuit can be constructed that controls the phase at a more minute resolution. </paragraph>
<paragraph id="P-0201" lvl="7"><number>&lsqb;0201&rsqb;</number> Third Embodiment </paragraph>
<paragraph id="P-0202" lvl="0"><number>&lsqb;0202&rsqb;</number> Referring now to <cross-reference target="DRAWINGS">FIG. 4</cross-reference>, digital phase control circuit <highlight><bold>30</bold></highlight> of the third embodiment is next explained. <cross-reference target="DRAWINGS">FIG. 4</cross-reference> is a circuit diagram showing digital phase control circuit <highlight><bold>30</bold></highlight> of the third embodiment. The third embodiment is an example in which the resolution is set to {fraction (1/80)} the period of the reference clock signal. </paragraph>
<paragraph id="P-0203" lvl="0"><number>&lsqb;0203&rsqb;</number> Digital phase control circuit <highlight><bold>30</bold></highlight> of the third embodiment is a digital phase control circuit that outputs one or more clock signals in which phase is controlled at a prescribed resolution with respect to received reference clock signals of a prescribed frequency, and is provided with: </paragraph>
<paragraph id="P-0204" lvl="2"><number>&lsqb;0204&rsqb;</number> a first voltage-controlled delay line (a voltage-controlled delay line that is composed of differential buffers J<highlight><bold>1</bold></highlight>-J<highlight><bold>5</bold></highlight>) that is composed of differential buffers (J<highlight><bold>1</bold></highlight>-J<highlight><bold>5</bold></highlight>) having a first type of propagation delay time (160 ps) concatenated in a plurality of stages (5 stages) and that receives reference clock signals; </paragraph>
<paragraph id="P-0205" lvl="2"><number>&lsqb;0205&rsqb;</number> a second voltage-controlled delay line (a voltage-controlled delay line composed of differential buffers L<highlight><bold>1</bold></highlight>-L<highlight><bold>8</bold></highlight>) that is composed of differential buffers (L<highlight><bold>1</bold></highlight>-L<highlight><bold>8</bold></highlight>) having a second type of propagation delay time (200 ps) concatenated in a plurality of stages (8 stages); </paragraph>
<paragraph id="P-0206" lvl="2"><number>&lsqb;0206&rsqb;</number> a cyclic delay circuit (<highlight><bold>31</bold></highlight>) that is connected to the input side of the second voltage-controlled delay line and that is composed of variable differential buffers (K<highlight><bold>1</bold></highlight>-K<highlight><bold>4</bold></highlight>) concatenated in a plurality of stages (4 stages); and </paragraph>
<paragraph id="P-0207" lvl="2"><number>&lsqb;0207&rsqb;</number> a selector (S<highlight><bold>5</bold></highlight>) that extracts a clock signal from any stage of first voltage-controlled delay line and outputs this extracted clock signal to the first stage of the cyclic delay circuit (<highlight><bold>31</bold></highlight>); </paragraph>
<paragraph id="P-0208" lvl="2"><number>&lsqb;0208&rsqb;</number> wherein: </paragraph>
<paragraph id="P-0209" lvl="3"><number>&lsqb;0209&rsqb;</number> the first voltage-controlled delay line and the second voltage-controlled delay line are each feedback-controlled by a respective delay locked loop (DLL<highlight><bold>6</bold></highlight> and DLL<highlight><bold>7</bold></highlight>); </paragraph>
<paragraph id="P-0210" lvl="3"><number>&lsqb;0210&rsqb;</number> each differential buffer (J<highlight><bold>1</bold></highlight>-J<highlight><bold>5</bold></highlight>) of the first voltage-controlled delay line is supplied with a first delay control voltage or current (delay control signal <highlight><bold>34</bold></highlight>) that is generated for maintaining resolution by the delay locked loop (DLL<highlight><bold>6</bold></highlight>) that feedback-controls the first voltage-controlled delay line and a second delay control voltage or current (delay control signal <highlight><bold>35</bold></highlight>) that is generated for maintaining resolution by the delay locked loop (DLL<highlight><bold>7</bold></highlight>) that feedback-controls the second voltage-controlled delay line; </paragraph>
<paragraph id="P-0211" lvl="3"><number>&lsqb;0211&rsqb;</number> each variable delay buffer (differential buffers K<highlight><bold>1</bold></highlight>-K<highlight><bold>4</bold></highlight>) of the cyclic delay circuit (<highlight><bold>31</bold></highlight>) is supplied with one (delay control signal <highlight><bold>35</bold></highlight>) of the first delay control voltage or current (delay control signal <highlight><bold>34</bold></highlight>) and the second delay control voltage or current (delay control signal <highlight><bold>35</bold></highlight>), and a switch circuit (<highlight><bold>32</bold></highlight>) is provided for switching between supplying or not supplying the other (delay control signal <highlight><bold>34</bold></highlight>), whereby the propagation delay time of each variable differential buffer K<highlight><bold>1</bold></highlight>-K<highlight><bold>4</bold></highlight> can be switched between the first type of propagation delay time (160 ps) and the second type of propagation delay time (200 ps); </paragraph>
<paragraph id="P-0212" lvl="3"><number>&lsqb;0212&rsqb;</number> the time difference (40 ps) between the first type of propagation delay time (160 ps) and the second type of propagation delay time (200 ps) is set smaller than both the first type of propagation delay time (160 ps) and the second type of propagation delay time &lsqb;(200 ps)&rsqb;; and </paragraph>
<paragraph id="P-0213" lvl="3"><number>&lsqb;0213&rsqb;</number> the phases of clock signals are controlled with the time difference (40 ps) between the first type of propagation delay time (160 ps) and the second type of propagation delay time (200 ps) as the resolution. </paragraph>
<paragraph id="P-0214" lvl="0"><number>&lsqb;0214&rsqb;</number> Delay locked loop DLL<highlight><bold>6</bold></highlight> is provided with phase detector PD<highlight><bold>6</bold></highlight>, charge pump CP<highlight><bold>6</bold></highlight>, and low-pass filter LPF<highlight><bold>6</bold></highlight>. </paragraph>
<paragraph id="P-0215" lvl="0"><number>&lsqb;0215&rsqb;</number> Delay locked loop DLL<highlight><bold>7</bold></highlight> is provided with phase detector PD<highlight><bold>7</bold></highlight>, charge pump CP<highlight><bold>7</bold></highlight>, and low-pass filter LPF<highlight><bold>7</bold></highlight>. </paragraph>
<paragraph id="P-0216" lvl="0"><number>&lsqb;0216&rsqb;</number> The operation of digital phase control circuit <highlight><bold>30</bold></highlight> of the third embodiment is next explained with numerical values. </paragraph>
<paragraph id="P-0217" lvl="0"><number>&lsqb;0217&rsqb;</number> As with digital phase control circuit <highlight><bold>100</bold></highlight> of the prior-art example, 325.5-MHz (3200-ps period) clock signals CLK<highlight><bold>1</bold></highlight>-CLK<highlight><bold>4</bold></highlight> (reference clocks) are supplied in four phases with phase differences of 800 ps to the four input terminals IN of selector S<highlight><bold>1</bold></highlight>. These clock signals CLK<highlight><bold>1</bold></highlight>-<highlight><bold>4</bold></highlight> are controlled in advance by, for example, a phase-locked loop not shown in the figure such that the frequencies of the four clock signals CLK<highlight><bold>1</bold></highlight>-<highlight><bold>4</bold></highlight> and the phase differences (800 ps) between each of the clock signals are equal, and are then supplied to input terminals IN. </paragraph>
<paragraph id="P-0218" lvl="0"><number>&lsqb;0218&rsqb;</number> Selector S<highlight><bold>1</bold></highlight> selects and extracts a differential pair from the plurality of input terminals IN. In other words, selector S<highlight><bold>1</bold></highlight> selects one pair of differential clock signals from the four types of differential clock signals CLK<highlight><bold>1</bold></highlight>-<highlight><bold>3</bold></highlight>, CLK<highlight><bold>3</bold></highlight>-<highlight><bold>1</bold></highlight>, CLK<highlight><bold>2</bold></highlight>-<highlight><bold>4</bold></highlight>, and CLK<highlight><bold>4</bold></highlight>-<highlight><bold>2</bold></highlight>, and outputs to differential buffer J<highlight><bold>1</bold></highlight> and phase detector PD<highlight><bold>6</bold></highlight>. </paragraph>
<paragraph id="P-0219" lvl="0"><number>&lsqb;0219&rsqb;</number> Delay locked loop DLL<highlight><bold>7</bold></highlight> is provided with a voltage-controlled delay line constituted by eight stages of differential buffers L<highlight><bold>1</bold></highlight>-L<highlight><bold>8</bold></highlight>. These eight stages of differential buffers L<highlight><bold>1</bold></highlight>-L<highlight><bold>8</bold></highlight> each have a propagation delay time of 200 ps and are controlled by the feedback control of delay locked loop DLL<highlight><bold>7</bold></highlight> such that their delay times are uniform. In other words, the period of delay locked loop DLL<highlight><bold>7</bold></highlight> is constantly corrected to 200 ps&times;8 stages&equals;1600 ps. </paragraph>
<paragraph id="P-0220" lvl="0"><number>&lsqb;0220&rsqb;</number> Delay locked loop DLL<highlight><bold>6</bold></highlight> is provided with a voltage-controlled delay line that is constituted by five stages of differential buffers J<highlight><bold>1</bold></highlight>-J<highlight><bold>5</bold></highlight>. These five stages of differential buffers J<highlight><bold>1</bold></highlight>-J<highlight><bold>5</bold></highlight> each have a propagation delay of 160 ps and are controlled by delay control signal <highlight><bold>34</bold></highlight> that is generated by delay locked loop DLL<highlight><bold>6</bold></highlight> and delay control signal <highlight><bold>35</bold></highlight> that is generated by delay locked loop DLL<highlight><bold>7</bold></highlight> such that their delay times are uniform. Delay control signal <highlight><bold>34</bold></highlight> is a signal for controlling to a delay time of &minus;40 ps, and delay control signal <highlight><bold>35</bold></highlight> is a signal for controlling to a delay time of 200 ps. </paragraph>
<paragraph id="P-0221" lvl="0"><number>&lsqb;0221&rsqb;</number> Delay locked loop DLL<highlight><bold>6</bold></highlight> is supplemented with current control circuit <highlight><bold>33</bold></highlight> for adjusting current. The period of delay locked loop DLL<highlight><bold>6</bold></highlight> is constantly corrected to 160 ps &times;5 stages&equals;800 ps by the adding a control current for controlling to a delay time of &minus;40 ps that is received from current control circuit <highlight><bold>33</bold></highlight> to a control current for controlling to a delay time of 200 ps that is generated at delay locked loop DLL<highlight><bold>7</bold></highlight>. </paragraph>
<paragraph id="P-0222" lvl="0"><number>&lsqb;0222&rsqb;</number> Selector S<highlight><bold>5</bold></highlight> is a circuit for selecting a pair of outputs from the five pairs of outputs j<highlight><bold>1</bold></highlight>, j<highlight><bold>1</bold></highlight>B-jj<highlight><bold>5</bold></highlight>, j<highlight><bold>5</bold></highlight>B. In addition, cyclic delay circuit <highlight><bold>31</bold></highlight> is a circuit for generating minute delays (resolution) and moreover, adjusting these delays. </paragraph>
<paragraph id="P-0223" lvl="0"><number>&lsqb;0223&rsqb;</number> Cyclic delay circuit <highlight><bold>31</bold></highlight> is constituted by four stages of differential buffers K<highlight><bold>1</bold></highlight>-K<highlight><bold>4</bold></highlight> that are formed in the same form as differential buffers J<highlight><bold>1</bold></highlight>-J<highlight><bold>5</bold></highlight> in delay locked loop DLL<highlight><bold>6</bold></highlight>. Delay control signal <highlight><bold>35</bold></highlight> is constantly supplied to cyclic delay circuit <highlight><bold>31</bold></highlight>. Switch circuit <highlight><bold>32</bold></highlight> is for opening and closing delay control signal <highlight><bold>34</bold></highlight> from delay locked loop DLL<highlight><bold>6</bold></highlight>. Switch circuit <highlight><bold>32</bold></highlight> is provided with switch elements SW<highlight><bold>1</bold></highlight>-SW<highlight><bold>4</bold></highlight> for each of differential buffers K<highlight><bold>1</bold></highlight>-K<highlight><bold>4</bold></highlight>. When switch element SW<highlight><bold>1</bold></highlight> is OFF (closed), differential buffer K<highlight><bold>1</bold></highlight> receives only delay control signal <highlight><bold>35</bold></highlight> and its propagation delay time becomes 200 ps. When switch element SW<highlight><bold>1</bold></highlight> is ON (open), differential buffer K<highlight><bold>1</bold></highlight> receives delay control signal <highlight><bold>34</bold></highlight> and delay control signal <highlight><bold>35</bold></highlight> and its propagation delay time becomes 160 ps. The relation between the operation of switch elements SW<highlight><bold>2</bold></highlight>-SW<highlight><bold>4</bold></highlight> and the propagation delay times of differential buffers K<highlight><bold>2</bold></highlight>-K<highlight><bold>4</bold></highlight> is equivalent. </paragraph>
<paragraph id="P-0224" lvl="0"><number>&lsqb;0224&rsqb;</number> Clock signals of a total of 16 phases (differential pairs of 8 phases) having a resolution of 40 ps with respect to the reference clocks are simultaneously outputted from output terminals CL<highlight><bold>1</bold></highlight>, XCL<highlight><bold>1</bold></highlight>-CL<highlight><bold>8</bold></highlight>, XCL<highlight><bold>8</bold></highlight>. </paragraph>
<paragraph id="P-0225" lvl="0"><number>&lsqb;0225&rsqb;</number> The operation of digital phase control circuit <highlight><bold>30</bold></highlight> of the third embodiment is further explained with reference to <cross-reference target="DRAWINGS">FIG. 4</cross-reference> and Table 5. </paragraph>
<paragraph id="P-0226" lvl="0"><number>&lsqb;0226&rsqb;</number> Digital phase control circuit <highlight><bold>30</bold></highlight> of the third embodiment is a circuit directed to outputting changes of minute delay times (resolution) of 40 ps both continuously and in units of the same period (40 ps&times;40 &equals;1600 ps) as the reference clocks. </paragraph>
<paragraph id="P-0227" lvl="0"><number>&lsqb;0227&rsqb;</number> Table 5 shows each of the selection states of selectors S<highlight><bold>1</bold></highlight> and S<highlight><bold>5</bold></highlight>, the delay time of each unit, and the total delay time in a case in which digital phase control circuit <highlight><bold>30</bold></highlight> of the third embodiment is used to delay phase. This table shows that the phases of clock signals are controlled by evenly dividing the period (3200 ps) of the reference clocks into 80 equal portions with a resolution of 40 ps. In other words, the table shows that the phases of outputted clock signals can be uniformly and continuously tracked at a fixed resolution with respect to the period of the reference clock. </paragraph>
<paragraph id="P-0228" lvl="0"><number>&lsqb;0228&rsqb;</number> For the sake of convenience, output terminals OUT are limited to only output XCL<highlight><bold>4</bold></highlight>, XCL<highlight><bold>8</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 4</cross-reference> and the delay of selector S<highlight><bold>1</bold></highlight> and selector S<highlight><bold>5</bold></highlight> is ignored in Table 5. </paragraph>
<paragraph id="P-0229" lvl="7"><number>&lsqb;0229&rsqb;</number> &lsqb;Table 5&rsqb;</paragraph>
<paragraph id="P-0230" lvl="0"><number>&lsqb;0230&rsqb;</number> As shown in Table <highlight><bold>5</bold></highlight>, in state &lt;<highlight><bold>111</bold></highlight>&gt;, differential clock signals CLK<highlight><bold>1</bold></highlight>-<highlight><bold>3</bold></highlight> are selected by selector S<highlight><bold>1</bold></highlight>, output j<highlight><bold>1</bold></highlight>, j<highlight><bold>1</bold></highlight>B of differential buffer J<highlight><bold>1</bold></highlight> is selected by selector S<highlight><bold>5</bold></highlight>, switch element SW<highlight><bold>1</bold></highlight> is OFF, and switch elements SW<highlight><bold>2</bold></highlight>-SW<highlight><bold>4</bold></highlight> are ON. Accordingly, in state &lt;<highlight><bold>111</bold></highlight>&gt;, the delay of differential clock signals CLK<highlight><bold>1</bold></highlight>-<highlight><bold>3</bold></highlight> that is outputted from selector S<highlight><bold>1</bold></highlight> is 0 ps, the delay resulting from differential buffer J<highlight><bold>1</bold></highlight> is 160 ps, the delay resulting from cyclic delay circuit <highlight><bold>31</bold></highlight> is 680 ps (of which 200 ps results from differential buffer K<highlight><bold>1</bold></highlight> and 160 ps&times;3&equals;480 ps results from differential buffers K<highlight><bold>2</bold></highlight>-K<highlight><bold>4</bold></highlight>), and the delay resulting from differential buffers L<highlight><bold>1</bold></highlight>-L<highlight><bold>8</bold></highlight> is 200 ps &times;8&equals;1600 ps. The total delay is therefore 2440 ps. </paragraph>
<paragraph id="P-0231" lvl="0"><number>&lsqb;0231&rsqb;</number> In state &lt;<highlight><bold>112</bold></highlight>&gt;, differential clock signals CLK<highlight><bold>1</bold></highlight>-<highlight><bold>3</bold></highlight> are selected by selector S<highlight><bold>1</bold></highlight>, output j<highlight><bold>1</bold></highlight>, j<highlight><bold>1</bold></highlight>B of differential buffer J<highlight><bold>1</bold></highlight> is selected by selector S<highlight><bold>5</bold></highlight>, switch elements SW<highlight><bold>1</bold></highlight> and SW<highlight><bold>2</bold></highlight> are OFF, and switch elements SW<highlight><bold>3</bold></highlight> and SW<highlight><bold>4</bold></highlight> are ON. Accordingly, in state &lt;<highlight><bold>112</bold></highlight>&gt;, the delay of differential clock signals CLK<highlight><bold>1</bold></highlight>-<highlight><bold>3</bold></highlight> that is outputted from selector S<highlight><bold>1</bold></highlight> is 0 ps, the delay resulting from differential buffer J<highlight><bold>1</bold></highlight> is 160 ps, the delay resulting from cyclic delay circuit <highlight><bold>31</bold></highlight> is 720 ps (of which, the delay that results from differential buffers K<highlight><bold>1</bold></highlight> and K<highlight><bold>2</bold></highlight> is 200 ps&times;2&equals;400 ps, and the delay that results from differential buffers K<highlight><bold>3</bold></highlight> and K<highlight><bold>4</bold></highlight> is 160 ps&times;2&equals;320 ps), and the delay resulting from differential buffers L<highlight><bold>1</bold></highlight>-L<highlight><bold>8</bold></highlight> is 200 ps&times;8&equals;1600 ps. The total delay is therefore 2480 ps. Accordingly, if the phase of an outputted clock signal is advanced 40 ps with respect to the desired phase during state &lt;<highlight><bold>111</bold></highlight>&gt;, a clock signal of the desired phase can be outputted from output terminal OUT by switching to state &lt;<highlight><bold>112</bold></highlight>&gt;. </paragraph>
<paragraph id="P-0232" lvl="0"><number>&lsqb;0232&rsqb;</number> In state &lt;<highlight><bold>113</bold></highlight>&gt;, differential clock signals CLK<highlight><bold>1</bold></highlight>-<highlight><bold>3</bold></highlight> are selected by selector S<highlight><bold>1</bold></highlight>, output j<highlight><bold>1</bold></highlight>, j<highlight><bold>1</bold></highlight>B of differential buffer J<highlight><bold>1</bold></highlight> is selected by selector S<highlight><bold>5</bold></highlight>, switch elements SW<highlight><bold>1</bold></highlight>-SW<highlight><bold>3</bold></highlight> are OFF, and switch element SW<highlight><bold>4</bold></highlight> is ON. Accordingly, in state &lt;<highlight><bold>113</bold></highlight>&gt;, the delay of differential clock signals CLK<highlight><bold>1</bold></highlight>-<highlight><bold>3</bold></highlight> that is outputted from selector S<highlight><bold>1</bold></highlight> is 0 ps, the delay resulting from differential buffer J<highlight><bold>1</bold></highlight> is 160 ps, the delay resulting from cyclic delay circuit <highlight><bold>31</bold></highlight> is 760 ps (of which, the delay resulting from differential buffers K<highlight><bold>1</bold></highlight>-K<highlight><bold>3</bold></highlight> is 200 ps&times;3&equals;600 ps, and the delay resulting from differential buffer K<highlight><bold>4</bold></highlight> is 160 ps), and the delay resulting from differential buffers L<highlight><bold>1</bold></highlight>-L<highlight><bold>8</bold></highlight> is 200 ps&times;8&equals;1600 ps. </paragraph>
<paragraph id="P-0233" lvl="0"><number>&lsqb;0233&rsqb;</number> The total delay is therefore 2520 ps. Accordingly, if the phase of an outputted clock signal is advanced 80 ps with respect to the desired phase during state &lt;<highlight><bold>111</bold></highlight>&gt;, a clock signal of the desired phase can be outputted from output terminal OUT by switching to state &lt;<highlight><bold>113</bold></highlight>&gt;. </paragraph>
<paragraph id="P-0234" lvl="0"><number>&lsqb;0234&rsqb;</number> In a case in which the phase is further delayed in the same way, the clock signal can be continuously controlled at a resolution of 40 ps by switching selector S<highlight><bold>5</bold></highlight> and switch circuit <highlight><bold>32</bold></highlight> as follows: from state &lt;<highlight><bold>114</bold></highlight>&gt; to state &lt;<highlight><bold>154</bold></highlight>&gt;, as shown in Table 5. Further, the phase can be delayed by 40 ps with respect to state &lt;<highlight><bold>154</bold></highlight>&gt; upon switching to state &lt;<highlight><bold>211</bold></highlight>&gt;</paragraph>
<paragraph id="P-0235" lvl="0"><number>&lsqb;0235&rsqb;</number> As shown in Table 5, in state &lt;<highlight><bold>211</bold></highlight>&gt;, differential clock signals CLK<highlight><bold>2</bold></highlight>-<highlight><bold>4</bold></highlight> are selected by selector S<highlight><bold>1</bold></highlight>, output j<highlight><bold>1</bold></highlight>, j<highlight><bold>1</bold></highlight>B of differential buffer J<highlight><bold>1</bold></highlight> is selected by selector S<highlight><bold>5</bold></highlight>, switch element SW<highlight><bold>1</bold></highlight> is OFF, and switch elements SW<highlight><bold>2</bold></highlight>-SW<highlight><bold>4</bold></highlight> are ON. Accordingly, in state &lt;<highlight><bold>211</bold></highlight>&gt;, the delay of differential clock signals CLK<highlight><bold>2</bold></highlight>-<highlight><bold>4</bold></highlight> that is outputted from selector S<highlight><bold>1</bold></highlight> is 800 ps, the delay resulting from differential buffer J<highlight><bold>1</bold></highlight> is 160 ps, the delay resulting from cyclic delay circuit <highlight><bold>31</bold></highlight> is 680 ps (of which, the delay resulting from differential buffer K<highlight><bold>1</bold></highlight> is 200 ps, and the delay resulting from differential buffers K<highlight><bold>2</bold></highlight>-K<highlight><bold>4</bold></highlight> is 160 ps&times;3&equals;480 ps), and the delay resulting from differential buffers L<highlight><bold>1</bold></highlight>-L<highlight><bold>8</bold></highlight> is 200 ps&times;8&equals;1600 ps. The total delay is therefore 3240 ps. </paragraph>
<paragraph id="P-0236" lvl="0"><number>&lsqb;0236&rsqb;</number> In a case in which the phase is to be further delayed in the same way, selector S<highlight><bold>5</bold></highlight> and switch circuit <highlight><bold>32</bold></highlight> are switched as follows: from state &lt;<highlight><bold>212</bold></highlight>&gt; to state &lt;<highlight><bold>254</bold></highlight>&gt;; and further, differential clock signals CLK<highlight><bold>3</bold></highlight>-<highlight><bold>1</bold></highlight> are selected by selector S<highlight><bold>1</bold></highlight>, and selector S<highlight><bold>5</bold></highlight> and switch circuit <highlight><bold>32</bold></highlight> are switched as follows: from state &lt;<highlight><bold>311</bold></highlight>&gt; to state &lt;<highlight><bold>354</bold></highlight>&gt;, as shown in Table 5. </paragraph>
<paragraph id="P-0237" lvl="0"><number>&lsqb;0237&rsqb;</number> Similarly, differential clock signals CLK<highlight><bold>4</bold></highlight>-<highlight><bold>2</bold></highlight> are selected by selector S<highlight><bold>1</bold></highlight>, and selector S<highlight><bold>5</bold></highlight> and switch circuit <highlight><bold>32</bold></highlight> are switched as follows: from state &lt;<highlight><bold>411</bold></highlight>&gt; to state &lt;<highlight><bold>454</bold></highlight>&gt;. </paragraph>
<paragraph id="P-0238" lvl="0"><number>&lsqb;0238&rsqb;</number> Following state &lt;<highlight><bold>454</bold></highlight>&gt;, the clock signals can be further continuously controlled at a resolution of 40 ps by switching to state &lt;<highlight><bold>111</bold></highlight>&gt;. </paragraph>
<paragraph id="P-0239" lvl="0"><number>&lsqb;0239&rsqb;</number> If states &lt;<highlight><bold>111</bold></highlight>&gt;-&lt;<highlight><bold>454</bold></highlight>&gt; are switched in the reverse order of the above-described order, the phase of clock signals can be advanced at a resolution of 40 ps. Table 6 shows each of the selection states of selectors S<highlight><bold>1</bold></highlight> and S<highlight><bold>5</bold></highlight>, the delay time of each unit, and the total delay time for a case in which digital phase control circuit <highlight><bold>30</bold></highlight> of the third embodiment is used to advance phase (the opposite order of Table 5). </paragraph>
<paragraph id="P-0240" lvl="7"><number>&lsqb;0240&rsqb;</number> &lsqb;Table 6&rsqb;</paragraph>
<paragraph id="P-0241" lvl="0"><number>&lsqb;0241&rsqb;</number> As described hereinabove, digital phase control circuit <highlight><bold>30</bold></highlight> of the third embodiment enables continuous control of clock signals at a resolution of 40 ps. This embodiment enables a resolution that is &frac14; that of digital phase control circuit <highlight><bold>100</bold></highlight> of the prior-art example, and in addition, has the merits of suppressing variation in the propagation delay times of differential buffers arising from the positions of the differential buffers, and improving resolution accuracy. The construction of a high-resolution digital phase control circuit having a limited number of buffers and selectors is made possible by adopting variable delay buffers (differential buffers K<highlight><bold>1</bold></highlight>-K<highlight><bold>4</bold></highlight>) that are capable of switching propagation delay time between a first type of propagation delay time (160 ps) and a second type of propagation delay time (200 ps). Since there is only one selector, the invention has the merit of eliminating the harmful effects arising from discrepancies in switch timing of a plurality of selectors. </paragraph>
<paragraph id="P-0242" lvl="0"><number>&lsqb;0242&rsqb;</number> Although there are two types of differential buffers in digital phase control circuit <highlight><bold>30</bold></highlight> of the third embodiment, the present invention is not limited to this form. According to the present invention, a digital phase control circuit may be constructed that is provided with prescribed numbers of each of three or more types of delay buffers, and that, by varying the numbers of each of the types of buffers through which clock signals are caused to pass, changes the total delay time of the clock signals in more minute units than the propagation delay time of the delay buffers so as to control the phase of the clock signals. </paragraph>
<paragraph id="P-0243" lvl="0"><number>&lsqb;0243&rsqb;</number> Finally, although digital phase control circuit <highlight><bold>30</bold></highlight> of the third embodiment employs two types of delay buffers having propagation delay times of 160 ps and 200 ps to produce a resolution of 40 ps, the present invention is not limited to this form. According to the present invention, a digital phase control circuit can be constructed that controls phase at an even finer resolution. While preferred embodiments of the present invention have been described using specific terms, such description is for illustrative purposes only, and it is to be understood that changes and variations may be made without departing from the spirit or scope of the following claims.  
<table-cwu id="TABLE-US-00001">
<number>1</number>
<table frame="none" colsep="0" rowsep="0" pgwide="1">
<tgroup align="left" colsep="0" rowsep="0" cols="12">
<colspec colname="OFFSET" colwidth="84PT" align="left"/>
<colspec colname="1" colwidth="28PT" align="center"/>
<colspec colname="2" colwidth="28PT" align="center"/>
<colspec colname="3" colwidth="28PT" align="center"/>
<colspec colname="4" colwidth="28PT" align="center"/>
<colspec colname="5" colwidth="28PT" align="center"/>
<colspec colname="6" colwidth="28PT" align="center"/>
<colspec colname="7" colwidth="28PT" align="center"/>
<colspec colname="8" colwidth="28PT" align="center"/>
<colspec colname="9" colwidth="28PT" align="center"/>
<colspec colname="10" colwidth="28PT" align="center"/>
<colspec colname="11" colwidth="28PT" align="center"/>
<thead>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="11" align="center">TABLE 1</entry>
</row>
<row>
<entry></entry>
<entry></entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="11" align="center" rowsep="1"></entry>
</row>
</thead>
<tbody valign="top">
<row>
<entry></entry>
<entry>&lt;111&gt;</entry>
<entry>&lt;112&gt;</entry>
<entry>&lt;113&gt;</entry>
<entry>&lt;114&gt;</entry>
<entry>&lt;121&gt;</entry>
<entry>&lt;122&gt;</entry>
<entry>&lt;123&gt;</entry>
<entry>&lt;124&gt;</entry>
<entry>&lt;131&gt;</entry>
<entry>&lt;132&gt;</entry>
<entry>&lt;133&gt;</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="11" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="12">
<colspec colname="1" colwidth="84PT" align="left"/>
<colspec colname="2" colwidth="28PT" align="char" char="."/>
<colspec colname="3" colwidth="28PT" align="char" char="."/>
<colspec colname="4" colwidth="28PT" align="char" char="."/>
<colspec colname="5" colwidth="28PT" align="char" char="."/>
<colspec colname="6" colwidth="28PT" align="char" char="."/>
<colspec colname="7" colwidth="28PT" align="char" char="."/>
<colspec colname="8" colwidth="28PT" align="char" char="."/>
<colspec colname="9" colwidth="28PT" align="char" char="."/>
<colspec colname="10" colwidth="28PT" align="char" char="."/>
<colspec colname="11" colwidth="28PT" align="char" char="."/>
<colspec colname="12" colwidth="28PT" align="char" char="."/>
<tbody valign="top">
<row>
<entry>S1 CLK No.</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
</row>
<row>
<entry>S2 buffer No.:G()</entry>
<entry>5</entry>
<entry>4</entry>
<entry>3</entry>
<entry>2</entry>
<entry>6</entry>
<entry>5</entry>
<entry>4</entry>
<entry>3</entry>
<entry>7</entry>
<entry>6</entry>
<entry>5</entry>
</row>
<row>
<entry>S3 buffer No.:H()</entry>
<entry>1</entry>
<entry>2</entry>
<entry>3</entry>
<entry>4</entry>
<entry>1</entry>
<entry>2</entry>
<entry>3</entry>
<entry>4</entry>
<entry>1</entry>
<entry>2</entry>
<entry>3</entry>
</row>
<row><entry namest="1" nameend="12" align="center" rowsep="1"></entry>
</row>
<row>
<entry>S1 out dt(ps)</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
</row>
<row>
<entry>VSDL1 dt(ps)</entry>
<entry>800</entry>
<entry>640</entry>
<entry>480</entry>
<entry>320</entry>
<entry>960</entry>
<entry>800</entry>
<entry>640</entry>
<entry>480</entry>
<entry>1120</entry>
<entry>960</entry>
<entry>800</entry>
</row>
<row>
<entry>VSDL2 dt(ps)</entry>
<entry>200</entry>
<entry>400</entry>
<entry>600</entry>
<entry>800</entry>
<entry>200</entry>
<entry>400</entry>
<entry>600</entry>
<entry>800</entry>
<entry>200</entry>
<entry>400</entry>
<entry>600</entry>
</row>
<row>
<entry>Delay Line Total Tpd (ps)</entry>
<entry>1000</entry>
<entry>1040</entry>
<entry>1080</entry>
<entry>1120</entry>
<entry>1160</entry>
<entry>1200</entry>
<entry>1240</entry>
<entry>1280</entry>
<entry>1320</entry>
<entry>1360</entry>
<entry>1400</entry>
</row>
<row>
<entry>Delay Line dt (ps)</entry>
<entry>0</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
</row>
<row><entry namest="1" nameend="12" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="12">
<colspec colname="OFFSET" colwidth="84PT" align="left"/>
<colspec colname="1" colwidth="28PT" align="center"/>
<colspec colname="2" colwidth="28PT" align="center"/>
<colspec colname="3" colwidth="28PT" align="center"/>
<colspec colname="4" colwidth="28PT" align="center"/>
<colspec colname="5" colwidth="28PT" align="center"/>
<colspec colname="6" colwidth="28PT" align="center"/>
<colspec colname="7" colwidth="28PT" align="center"/>
<colspec colname="8" colwidth="28PT" align="center"/>
<colspec colname="9" colwidth="28PT" align="center"/>
<colspec colname="10" colwidth="28PT" align="center"/>
<colspec colname="11" colwidth="28PT" align="center"/>
<tbody valign="top">
<row>
<entry></entry>
<entry>&lt;211&gt;</entry>
<entry>&lt;212&gt;</entry>
<entry>&lt;213&gt;</entry>
<entry>&lt;214&gt;</entry>
<entry>&lt;221&gt;</entry>
<entry>&lt;222&gt;</entry>
<entry>&lt;223&gt;</entry>
<entry>&lt;224&gt;</entry>
<entry>&lt;231&gt;</entry>
<entry>&lt;232&gt;</entry>
<entry>&lt;222&gt;</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="11" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="12">
<colspec colname="1" colwidth="84PT" align="left"/>
<colspec colname="2" colwidth="28PT" align="char" char="."/>
<colspec colname="3" colwidth="28PT" align="char" char="."/>
<colspec colname="4" colwidth="28PT" align="char" char="."/>
<colspec colname="5" colwidth="28PT" align="char" char="."/>
<colspec colname="6" colwidth="28PT" align="char" char="."/>
<colspec colname="7" colwidth="28PT" align="char" char="."/>
<colspec colname="8" colwidth="28PT" align="char" char="."/>
<colspec colname="9" colwidth="28PT" align="char" char="."/>
<colspec colname="10" colwidth="28PT" align="char" char="."/>
<colspec colname="11" colwidth="28PT" align="char" char="."/>
<colspec colname="12" colwidth="28PT" align="char" char="."/>
<tbody valign="top">
<row>
<entry>S1 CLK No.</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
</row>
<row>
<entry>S2 buffer No.:G()</entry>
<entry>5</entry>
<entry>4</entry>
<entry>3</entry>
<entry>2</entry>
<entry>6</entry>
<entry>5</entry>
<entry>4</entry>
<entry>3</entry>
<entry>7</entry>
<entry>6</entry>
<entry>5</entry>
</row>
<row>
<entry>S3 buffer No.:H()</entry>
<entry>5</entry>
<entry>6</entry>
<entry>7</entry>
<entry>8</entry>
<entry>5</entry>
<entry>6</entry>
<entry>7</entry>
<entry>8</entry>
<entry>5</entry>
<entry>6</entry>
<entry>7</entry>
</row>
<row><entry namest="1" nameend="12" align="center" rowsep="1"></entry>
</row>
<row>
<entry>S1 out dt(ps)</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
</row>
<row>
<entry>VSDL1 dt(ps)</entry>
<entry>800</entry>
<entry>640</entry>
<entry>480</entry>
<entry>320</entry>
<entry>960</entry>
<entry>800</entry>
<entry>640</entry>
<entry>480</entry>
<entry>1120</entry>
<entry>960</entry>
<entry>800</entry>
</row>
<row>
<entry>VSDL2 dt(ps)</entry>
<entry>1000</entry>
<entry>1200</entry>
<entry>1400</entry>
<entry>1600</entry>
<entry>1000</entry>
<entry>1200</entry>
<entry>1400</entry>
<entry>1600</entry>
<entry>1000</entry>
<entry>1200</entry>
<entry>1400</entry>
</row>
<row>
<entry>Delay Line Total Tpd (ps)</entry>
<entry>1800</entry>
<entry>1840</entry>
<entry>1880</entry>
<entry>1920</entry>
<entry>1960</entry>
<entry>2000</entry>
<entry>2040</entry>
<entry>2080</entry>
<entry>2120</entry>
<entry>2160</entry>
<entry>2200</entry>
</row>
<row>
<entry>Delay Line dt (ps)</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
</row>
<row><entry namest="1" nameend="12" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="12">
<colspec colname="OFFSET" colwidth="84PT" align="left"/>
<colspec colname="1" colwidth="28PT" align="center"/>
<colspec colname="2" colwidth="28PT" align="center"/>
<colspec colname="3" colwidth="28PT" align="center"/>
<colspec colname="4" colwidth="28PT" align="center"/>
<colspec colname="5" colwidth="28PT" align="center"/>
<colspec colname="6" colwidth="28PT" align="center"/>
<colspec colname="7" colwidth="28PT" align="center"/>
<colspec colname="8" colwidth="28PT" align="center"/>
<colspec colname="9" colwidth="28PT" align="center"/>
<colspec colname="10" colwidth="28PT" align="center"/>
<colspec colname="11" colwidth="28PT" align="center"/>
<tbody valign="top">
<row>
<entry></entry>
<entry>&lt;311&gt;</entry>
<entry>&lt;312&gt;</entry>
<entry>&lt;313&gt;</entry>
<entry>&lt;314&gt;</entry>
<entry>&lt;321&gt;</entry>
<entry>&lt;322&gt;</entry>
<entry>&lt;323&gt;</entry>
<entry>&lt;324&gt;</entry>
<entry>&lt;331&gt;</entry>
<entry>&lt;332&gt;</entry>
<entry>&lt;333&gt;</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="11" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="12">
<colspec colname="1" colwidth="84PT" align="left"/>
<colspec colname="2" colwidth="28PT" align="char" char="."/>
<colspec colname="3" colwidth="28PT" align="char" char="."/>
<colspec colname="4" colwidth="28PT" align="char" char="."/>
<colspec colname="5" colwidth="28PT" align="char" char="."/>
<colspec colname="6" colwidth="28PT" align="char" char="."/>
<colspec colname="7" colwidth="28PT" align="char" char="."/>
<colspec colname="8" colwidth="28PT" align="char" char="."/>
<colspec colname="9" colwidth="28PT" align="char" char="."/>
<colspec colname="10" colwidth="28PT" align="char" char="."/>
<colspec colname="11" colwidth="28PT" align="char" char="."/>
<colspec colname="12" colwidth="28PT" align="char" char="."/>
<tbody valign="top">
<row>
<entry>S1 CLK No.</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
</row>
<row>
<entry>S2 buffer No.:G()</entry>
<entry>5</entry>
<entry>4</entry>
<entry>3</entry>
<entry>2</entry>
<entry>6</entry>
<entry>5</entry>
<entry>4</entry>
<entry>3</entry>
<entry>7</entry>
<entry>6</entry>
<entry>5</entry>
</row>
<row>
<entry>S3 buffer No:H()</entry>
<entry>1</entry>
<entry>2</entry>
<entry>3</entry>
<entry>4</entry>
<entry>1</entry>
<entry>2</entry>
<entry>3</entry>
<entry>4</entry>
<entry>1</entry>
<entry>2</entry>
<entry>3</entry>
</row>
<row><entry namest="1" nameend="12" align="center" rowsep="1"></entry>
</row>
<row>
<entry>S1 out dt(ps)</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
</row>
<row>
<entry>VSDL1 dt(ps)</entry>
<entry>800</entry>
<entry>640</entry>
<entry>480</entry>
<entry>320</entry>
<entry>960</entry>
<entry>800</entry>
<entry>640</entry>
<entry>480</entry>
<entry>1120</entry>
<entry>960</entry>
<entry>800</entry>
</row>
<row>
<entry>VSDL2 dt(ps)</entry>
<entry>200</entry>
<entry>400</entry>
<entry>600</entry>
<entry>800</entry>
<entry>200</entry>
<entry>400</entry>
<entry>600</entry>
<entry>800</entry>
<entry>200</entry>
<entry>400</entry>
<entry>600</entry>
</row>
<row>
<entry>Delay Line Total Tpd (ps)</entry>
<entry>2600</entry>
<entry>2640</entry>
<entry>2680</entry>
<entry>2720</entry>
<entry>2760</entry>
<entry>2800</entry>
<entry>2840</entry>
<entry>2880</entry>
<entry>2920</entry>
<entry>2960</entry>
<entry>3000</entry>
</row>
<row>
<entry>Delay Line dt (ps)</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
</row>
<row><entry namest="1" nameend="12" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="12">
<colspec colname="OFFSET" colwidth="84PT" align="left"/>
<colspec colname="1" colwidth="28PT" align="center"/>
<colspec colname="2" colwidth="28PT" align="center"/>
<colspec colname="3" colwidth="28PT" align="center"/>
<colspec colname="4" colwidth="28PT" align="center"/>
<colspec colname="5" colwidth="28PT" align="center"/>
<colspec colname="6" colwidth="28PT" align="center"/>
<colspec colname="7" colwidth="28PT" align="center"/>
<colspec colname="8" colwidth="28PT" align="center"/>
<colspec colname="9" colwidth="28PT" align="center"/>
<colspec colname="10" colwidth="28PT" align="center"/>
<colspec colname="11" colwidth="28PT" align="center"/>
<tbody valign="top">
<row>
<entry></entry>
<entry>&lt;411&gt;</entry>
<entry>&lt;412&gt;</entry>
<entry>&lt;413&gt;</entry>
<entry>&lt;414&gt;</entry>
<entry>&lt;421&gt;</entry>
<entry>&lt;422&gt;</entry>
<entry>&lt;423&gt;</entry>
<entry>&lt;424&gt;</entry>
<entry>&lt;431&gt;</entry>
<entry>&lt;432&gt;</entry>
<entry>&lt;433&gt;</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="11" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="12">
<colspec colname="1" colwidth="84PT" align="left"/>
<colspec colname="2" colwidth="28PT" align="char" char="."/>
<colspec colname="3" colwidth="28PT" align="char" char="."/>
<colspec colname="4" colwidth="28PT" align="char" char="."/>
<colspec colname="5" colwidth="28PT" align="char" char="."/>
<colspec colname="6" colwidth="28PT" align="char" char="."/>
<colspec colname="7" colwidth="28PT" align="char" char="."/>
<colspec colname="8" colwidth="28PT" align="char" char="."/>
<colspec colname="9" colwidth="28PT" align="char" char="."/>
<colspec colname="10" colwidth="28PT" align="char" char="."/>
<colspec colname="11" colwidth="28PT" align="char" char="."/>
<colspec colname="12" colwidth="28PT" align="char" char="."/>
<tbody valign="top">
<row>
<entry>S1 CLK No.</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
</row>
<row>
<entry>S2 buffer No.:G()</entry>
<entry>5</entry>
<entry>4</entry>
<entry>3</entry>
<entry>2</entry>
<entry>6</entry>
<entry>5</entry>
<entry>4</entry>
<entry>3</entry>
<entry>7</entry>
<entry>6</entry>
<entry>5</entry>
</row>
<row>
<entry>S3 buffer No.:H()</entry>
<entry>5</entry>
<entry>6</entry>
<entry>7</entry>
<entry>8</entry>
<entry>5</entry>
<entry>6</entry>
<entry>7</entry>
<entry>8</entry>
<entry>5</entry>
<entry>6</entry>
<entry>7</entry>
</row>
<row><entry namest="1" nameend="12" align="center" rowsep="1"></entry>
</row>
<row>
<entry>S1 out dt(ps)</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
</row>
<row>
<entry>VSDL1 dt(ps)</entry>
<entry>800</entry>
<entry>640</entry>
<entry>480</entry>
<entry>320</entry>
<entry>960</entry>
<entry>800</entry>
<entry>640</entry>
<entry>480</entry>
<entry>1120</entry>
<entry>960</entry>
<entry>800</entry>
</row>
<row>
<entry>VSDL2 dt(ps)</entry>
<entry>1000</entry>
<entry>1200</entry>
<entry>1400</entry>
<entry>1600</entry>
<entry>1000</entry>
<entry>1200</entry>
<entry>1400</entry>
<entry>1600</entry>
<entry>1000</entry>
<entry>1200</entry>
<entry>1400</entry>
</row>
<row>
<entry>Delay Line Total Tpd (ps)</entry>
<entry>3400</entry>
<entry>3440</entry>
<entry>3480</entry>
<entry>3520</entry>
<entry>3560</entry>
<entry>3600</entry>
<entry>3640</entry>
<entry>3680</entry>
<entry>3720</entry>
<entry>3760</entry>
<entry>3800</entry>
</row>
<row>
<entry>Delay Line dt (ps)</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
</row>
<row><entry namest="1" nameend="12" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="10">
<colspec colname="OFFSET" colwidth="140PT" align="left"/>
<colspec colname="1" colwidth="28PT" align="center"/>
<colspec colname="2" colwidth="28PT" align="center"/>
<colspec colname="3" colwidth="28PT" align="center"/>
<colspec colname="4" colwidth="28PT" align="center"/>
<colspec colname="5" colwidth="28PT" align="center"/>
<colspec colname="6" colwidth="28PT" align="center"/>
<colspec colname="7" colwidth="28PT" align="center"/>
<colspec colname="8" colwidth="28PT" align="center"/>
<colspec colname="9" colwidth="28PT" align="center"/>
<tbody valign="top">
<row>
<entry></entry>
<entry>&lt;134&gt;</entry>
<entry>&lt;141&gt;</entry>
<entry>&lt;142&gt;</entry>
<entry>&lt;143&gt;</entry>
<entry>&lt;144&gt;</entry>
<entry>&lt;151&gt;</entry>
<entry>&lt;152&gt;</entry>
<entry>&lt;153&gt;</entry>
<entry>&lt;154&gt;</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="9" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="11">
<colspec colname="OFFSET" colwidth="56PT" align="left"/>
<colspec colname="1" colwidth="84PT" align="left"/>
<colspec colname="2" colwidth="28PT" align="char" char="."/>
<colspec colname="3" colwidth="28PT" align="char" char="."/>
<colspec colname="4" colwidth="28PT" align="char" char="."/>
<colspec colname="5" colwidth="28PT" align="char" char="."/>
<colspec colname="6" colwidth="28PT" align="char" char="."/>
<colspec colname="7" colwidth="28PT" align="char" char="."/>
<colspec colname="8" colwidth="28PT" align="char" char="."/>
<colspec colname="9" colwidth="28PT" align="char" char="."/>
<colspec colname="10" colwidth="28PT" align="char" char="."/>
<tbody valign="top">
<row>
<entry></entry>
<entry>S1 CLK No.</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
</row>
<row>
<entry></entry>
<entry>S2 buffer No.:G()</entry>
<entry>4</entry>
<entry>8</entry>
<entry>7</entry>
<entry>6</entry>
<entry>5</entry>
<entry>9</entry>
<entry>8</entry>
<entry>7</entry>
<entry>6</entry>
</row>
<row>
<entry></entry>
<entry>S3 buffer No.:H()</entry>
<entry>4</entry>
<entry>1</entry>
<entry>2</entry>
<entry>3</entry>
<entry>4</entry>
<entry>1</entry>
<entry>2</entry>
<entry>3</entry>
<entry>4</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="10" align="center" rowsep="1"></entry>
</row>
<row>
<entry></entry>
<entry>S1 out dt(ps)</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
</row>
<row>
<entry></entry>
<entry>VSDL1 dt(ps)</entry>
<entry>640</entry>
<entry>1280</entry>
<entry>1120</entry>
<entry>960</entry>
<entry>800</entry>
<entry>1440</entry>
<entry>1280</entry>
<entry>1120</entry>
<entry>960</entry>
</row>
<row>
<entry></entry>
<entry>VSDL2 dt(ps)</entry>
<entry>800</entry>
<entry>200</entry>
<entry>400</entry>
<entry>600</entry>
<entry>800</entry>
<entry>200</entry>
<entry>400</entry>
<entry>600</entry>
<entry>800</entry>
</row>
<row>
<entry></entry>
<entry>Delay Line Total Tpd (ps)</entry>
<entry>1440</entry>
<entry>1480</entry>
<entry>1520</entry>
<entry>1560</entry>
<entry>1600</entry>
<entry>1640</entry>
<entry>1680</entry>
<entry>1720</entry>
<entry>1760</entry>
</row>
<row>
<entry></entry>
<entry>Delay Line dt (ps)</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="10" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="10">
<colspec colname="OFFSET" colwidth="140PT" align="left"/>
<colspec colname="1" colwidth="28PT" align="center"/>
<colspec colname="2" colwidth="28PT" align="center"/>
<colspec colname="3" colwidth="28PT" align="center"/>
<colspec colname="4" colwidth="28PT" align="center"/>
<colspec colname="5" colwidth="28PT" align="center"/>
<colspec colname="6" colwidth="28PT" align="center"/>
<colspec colname="7" colwidth="28PT" align="center"/>
<colspec colname="8" colwidth="28PT" align="center"/>
<colspec colname="9" colwidth="28PT" align="center"/>
<tbody valign="top">
<row>
<entry></entry>
<entry>&lt;234&gt;</entry>
<entry>&lt;241&gt;</entry>
<entry>&lt;242&gt;</entry>
<entry>&lt;243&gt;</entry>
<entry>&lt;244&gt;</entry>
<entry>&lt;251&gt;</entry>
<entry>&lt;252&gt;</entry>
<entry>&lt;253&gt;</entry>
<entry>&lt;254&gt;</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="9" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="11">
<colspec colname="OFFSET" colwidth="56PT" align="left"/>
<colspec colname="1" colwidth="84PT" align="left"/>
<colspec colname="2" colwidth="28PT" align="char" char="."/>
<colspec colname="3" colwidth="28PT" align="char" char="."/>
<colspec colname="4" colwidth="28PT" align="char" char="."/>
<colspec colname="5" colwidth="28PT" align="char" char="."/>
<colspec colname="6" colwidth="28PT" align="char" char="."/>
<colspec colname="7" colwidth="28PT" align="char" char="."/>
<colspec colname="8" colwidth="28PT" align="char" char="."/>
<colspec colname="9" colwidth="28PT" align="char" char="."/>
<colspec colname="10" colwidth="28PT" align="char" char="."/>
<tbody valign="top">
<row>
<entry></entry>
<entry>S1 CLK No.</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
</row>
<row>
<entry></entry>
<entry>S2 buffer No.:G()</entry>
<entry>4</entry>
<entry>8</entry>
<entry>7</entry>
<entry>6</entry>
<entry>5</entry>
<entry>9</entry>
<entry>8</entry>
<entry>7</entry>
<entry>6</entry>
</row>
<row>
<entry></entry>
<entry>S3 buffer No.:H()</entry>
<entry>8</entry>
<entry>5</entry>
<entry>6</entry>
<entry>7</entry>
<entry>8</entry>
<entry>5</entry>
<entry>6</entry>
<entry>7</entry>
<entry>8</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="10" align="center" rowsep="1"></entry>
</row>
<row>
<entry></entry>
<entry>S1 out dt(ps)</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
</row>
<row>
<entry></entry>
<entry>VSDL1 dt(ps)</entry>
<entry>640</entry>
<entry>1280</entry>
<entry>1120</entry>
<entry>960</entry>
<entry>800</entry>
<entry>1440</entry>
<entry>1280</entry>
<entry>1120</entry>
<entry>960</entry>
</row>
<row>
<entry></entry>
<entry>VSDL2 dt(ps)</entry>
<entry>1600</entry>
<entry>1000</entry>
<entry>1200</entry>
<entry>1400</entry>
<entry>1600</entry>
<entry>1000</entry>
<entry>1200</entry>
<entry>1400</entry>
<entry>1600</entry>
</row>
<row>
<entry></entry>
<entry>Delay Line Total Tpd (ps)</entry>
<entry>2240</entry>
<entry>2280</entry>
<entry>2320</entry>
<entry>2360</entry>
<entry>2400</entry>
<entry>2440</entry>
<entry>2480</entry>
<entry>2520</entry>
<entry>2560</entry>
</row>
<row>
<entry></entry>
<entry>Delay Line dt (ps)</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="10" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="10">
<colspec colname="OFFSET" colwidth="140PT" align="left"/>
<colspec colname="1" colwidth="28PT" align="center"/>
<colspec colname="2" colwidth="28PT" align="center"/>
<colspec colname="3" colwidth="28PT" align="center"/>
<colspec colname="4" colwidth="28PT" align="center"/>
<colspec colname="5" colwidth="28PT" align="center"/>
<colspec colname="6" colwidth="28PT" align="center"/>
<colspec colname="7" colwidth="28PT" align="center"/>
<colspec colname="8" colwidth="28PT" align="center"/>
<colspec colname="9" colwidth="28PT" align="center"/>
<tbody valign="top">
<row>
<entry></entry>
<entry>&lt;334&gt;</entry>
<entry>&lt;341&gt;</entry>
<entry>&lt;342&gt;</entry>
<entry>&lt;343&gt;</entry>
<entry>&lt;344&gt;</entry>
<entry>&lt;351&gt;</entry>
<entry>&lt;352&gt;</entry>
<entry>&lt;353&gt;</entry>
<entry>&lt;354&gt;</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="9" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="11">
<colspec colname="OFFSET" colwidth="56PT" align="left"/>
<colspec colname="1" colwidth="84PT" align="left"/>
<colspec colname="2" colwidth="28PT" align="char" char="."/>
<colspec colname="3" colwidth="28PT" align="char" char="."/>
<colspec colname="4" colwidth="28PT" align="char" char="."/>
<colspec colname="5" colwidth="28PT" align="char" char="."/>
<colspec colname="6" colwidth="28PT" align="char" char="."/>
<colspec colname="7" colwidth="28PT" align="char" char="."/>
<colspec colname="8" colwidth="28PT" align="char" char="."/>
<colspec colname="9" colwidth="28PT" align="char" char="."/>
<colspec colname="10" colwidth="28PT" align="char" char="."/>
<tbody valign="top">
<row>
<entry></entry>
<entry>S1 CLK No.</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
</row>
<row>
<entry></entry>
<entry>S2 buffer No.:G()</entry>
<entry>4</entry>
<entry>8</entry>
<entry>7</entry>
<entry>6</entry>
<entry>5</entry>
<entry>9</entry>
<entry>8</entry>
<entry>7</entry>
<entry>6</entry>
</row>
<row>
<entry></entry>
<entry>S3 buffer No.:H()</entry>
<entry>4</entry>
<entry>1</entry>
<entry>2</entry>
<entry>3</entry>
<entry>4</entry>
<entry>1</entry>
<entry>2</entry>
<entry>3</entry>
<entry>4</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="10" align="center" rowsep="1"></entry>
</row>
<row>
<entry></entry>
<entry>S1 out dt(ps)</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
</row>
<row>
<entry></entry>
<entry>VSDL1 dt(ps)</entry>
<entry>640</entry>
<entry>1280</entry>
<entry>1120</entry>
<entry>960</entry>
<entry>800</entry>
<entry>1440</entry>
<entry>1280</entry>
<entry>1120</entry>
<entry>960</entry>
</row>
<row>
<entry></entry>
<entry>VSDL2 dt(ps)</entry>
<entry>800</entry>
<entry>200</entry>
<entry>400</entry>
<entry>600</entry>
<entry>800</entry>
<entry>200</entry>
<entry>400</entry>
<entry>600</entry>
<entry>800</entry>
</row>
<row>
<entry></entry>
<entry>Delay Line Total Tpd (ps)</entry>
<entry>3040</entry>
<entry>3080</entry>
<entry>3120</entry>
<entry>3160</entry>
<entry>3200</entry>
<entry>3240</entry>
<entry>3280</entry>
<entry>3320</entry>
<entry>3360</entry>
</row>
<row>
<entry></entry>
<entry>Delay Line dt (ps)</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="10" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="10">
<colspec colname="OFFSET" colwidth="140PT" align="left"/>
<colspec colname="1" colwidth="28PT" align="center"/>
<colspec colname="2" colwidth="28PT" align="center"/>
<colspec colname="3" colwidth="28PT" align="center"/>
<colspec colname="4" colwidth="28PT" align="center"/>
<colspec colname="5" colwidth="28PT" align="center"/>
<colspec colname="6" colwidth="28PT" align="center"/>
<colspec colname="7" colwidth="28PT" align="center"/>
<colspec colname="8" colwidth="28PT" align="center"/>
<colspec colname="9" colwidth="28PT" align="center"/>
<tbody valign="top">
<row>
<entry></entry>
<entry>&lt;434&gt;</entry>
<entry>&lt;441&gt;</entry>
<entry>&lt;442&gt;</entry>
<entry>&lt;443&gt;</entry>
<entry>&lt;444&gt;</entry>
<entry>&lt;451&gt;</entry>
<entry>&lt;452&gt;</entry>
<entry>&lt;453&gt;</entry>
<entry>&lt;454&gt;</entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="11">
<colspec colname="OFFSET" colwidth="56PT" align="left"/>
<colspec colname="1" colwidth="84PT" align="left"/>
<colspec colname="2" colwidth="28PT" align="char" char="."/>
<colspec colname="3" colwidth="28PT" align="char" char="."/>
<colspec colname="4" colwidth="28PT" align="char" char="."/>
<colspec colname="5" colwidth="28PT" align="char" char="."/>
<colspec colname="6" colwidth="28PT" align="char" char="."/>
<colspec colname="7" colwidth="28PT" align="char" char="."/>
<colspec colname="8" colwidth="28PT" align="char" char="."/>
<colspec colname="9" colwidth="28PT" align="char" char="."/>
<colspec colname="10" colwidth="28PT" align="char" char="."/>
<tbody valign="top">
<row>
<entry></entry>
<entry>S1 CLK No.</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
</row>
<row>
<entry></entry>
<entry>S2 buffer No.:G()</entry>
<entry>4</entry>
<entry>8</entry>
<entry>7</entry>
<entry>6</entry>
<entry>5</entry>
<entry>9</entry>
<entry>8</entry>
<entry>7</entry>
<entry>6</entry>
</row>
<row>
<entry></entry>
<entry>S3 buffer No.:H()</entry>
<entry>8</entry>
<entry>5</entry>
<entry>6</entry>
<entry>7</entry>
<entry>8</entry>
<entry>5</entry>
<entry>6</entry>
<entry>7</entry>
<entry>8</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="10" align="center" rowsep="1"></entry>
</row>
<row>
<entry></entry>
<entry>S1 out dt(ps)</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
</row>
<row>
<entry></entry>
<entry>VSDL1 dt(ps)</entry>
<entry>640</entry>
<entry>1280</entry>
<entry>1120</entry>
<entry>960</entry>
<entry>800</entry>
<entry>1440</entry>
<entry>1280</entry>
<entry>1120</entry>
<entry>960</entry>
</row>
<row>
<entry></entry>
<entry>VSDL2 dt(ps)</entry>
<entry>1600</entry>
<entry>1000</entry>
<entry>1200</entry>
<entry>1400</entry>
<entry>1600</entry>
<entry>1000</entry>
<entry>1200</entry>
<entry>1400</entry>
<entry>1600</entry>
</row>
<row>
<entry></entry>
<entry>Delay Line Total Tpd (ps)</entry>
<entry>3840</entry>
<entry>3880</entry>
<entry>3920</entry>
<entry>3960</entry>
<entry>4000</entry>
<entry>4040</entry>
<entry>4080</entry>
<entry>4120</entry>
<entry>4160</entry>
</row>
<row>
<entry></entry>
<entry>Delay Line dt (ps)</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="10" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
</table>
</table-cwu>
</paragraph>
<paragraph id="P-0244" lvl="0"><number>&lsqb;0244&rsqb;</number>  
<table-cwu id="TABLE-US-00002">
<number>2</number>
<table frame="none" colsep="0" rowsep="0" pgwide="1">
<tgroup align="left" colsep="0" rowsep="0" cols="12">
<colspec colname="OFFSET" colwidth="84PT" align="left"/>
<colspec colname="1" colwidth="28PT" align="center"/>
<colspec colname="2" colwidth="28PT" align="center"/>
<colspec colname="3" colwidth="28PT" align="center"/>
<colspec colname="4" colwidth="28PT" align="center"/>
<colspec colname="5" colwidth="28PT" align="center"/>
<colspec colname="6" colwidth="28PT" align="center"/>
<colspec colname="7" colwidth="28PT" align="center"/>
<colspec colname="8" colwidth="28PT" align="center"/>
<colspec colname="9" colwidth="28PT" align="center"/>
<colspec colname="10" colwidth="28PT" align="center"/>
<colspec colname="11" colwidth="28PT" align="center"/>
<thead>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="11" align="center">TABLE 2</entry>
</row>
<row>
<entry></entry>
<entry></entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="11" align="center" rowsep="1"></entry>
</row>
</thead>
<tbody valign="top">
<row>
<entry></entry>
<entry>&lt;111&gt;</entry>
<entry>&lt;112&gt;</entry>
<entry>&lt;113&gt;</entry>
<entry>&lt;114&gt;</entry>
<entry>&lt;121&gt;</entry>
<entry>&lt;122&gt;</entry>
<entry>&lt;123&gt;</entry>
<entry>&lt;124&gt;</entry>
<entry>&lt;131&gt;</entry>
<entry>&lt;132&gt;</entry>
<entry>&lt;133&gt;</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="11" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="12">
<colspec colname="1" colwidth="84PT" align="left"/>
<colspec colname="2" colwidth="28PT" align="char" char="."/>
<colspec colname="3" colwidth="28PT" align="char" char="."/>
<colspec colname="4" colwidth="28PT" align="char" char="."/>
<colspec colname="5" colwidth="28PT" align="char" char="."/>
<colspec colname="6" colwidth="28PT" align="char" char="."/>
<colspec colname="7" colwidth="28PT" align="char" char="."/>
<colspec colname="8" colwidth="28PT" align="char" char="."/>
<colspec colname="9" colwidth="28PT" align="char" char="."/>
<colspec colname="10" colwidth="28PT" align="char" char="."/>
<colspec colname="11" colwidth="28PT" align="char" char="."/>
<colspec colname="12" colwidth="28PT" align="char" char="."/>
<tbody valign="top">
<row>
<entry>S1 CLK No.</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
</row>
<row>
<entry>S2 buffer No.:G()</entry>
<entry>5</entry>
<entry>6</entry>
<entry>7</entry>
<entry>8</entry>
<entry>4</entry>
<entry>5</entry>
<entry>6</entry>
<entry>7</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
</row>
<row>
<entry>S3 buffer No.:H()</entry>
<entry>4</entry>
<entry>3</entry>
<entry>2</entry>
<entry>1</entry>
<entry>4</entry>
<entry>3</entry>
<entry>2</entry>
<entry>1</entry>
<entry>4</entry>
<entry>3</entry>
<entry>2</entry>
</row>
<row><entry namest="1" nameend="12" align="center" rowsep="1"></entry>
</row>
<row>
<entry>S1 out dt(ps)</entry>
<entry>2400</entry>
<entry>2400</entry>
<entry>2400</entry>
<entry>2400</entry>
<entry>2400</entry>
<entry>2400</entry>
<entry>2400</entry>
<entry>2400</entry>
<entry>2400</entry>
<entry>2400</entry>
<entry>2400</entry>
</row>
<row>
<entry>VSDL1 dt(ps)</entry>
<entry>800</entry>
<entry>960</entry>
<entry>1120</entry>
<entry>1280</entry>
<entry>640</entry>
<entry>800</entry>
<entry>960</entry>
<entry>1120</entry>
<entry>480</entry>
<entry>640</entry>
<entry>800</entry>
</row>
<row>
<entry>VSDL2 dt(ps)</entry>
<entry>800</entry>
<entry>600</entry>
<entry>400</entry>
<entry>200</entry>
<entry>800</entry>
<entry>600</entry>
<entry>400</entry>
<entry>200</entry>
<entry>800</entry>
<entry>600</entry>
<entry>400</entry>
</row>
<row>
<entry>Delay Line Total Tpd (ps)</entry>
<entry>4000</entry>
<entry>3960</entry>
<entry>3920</entry>
<entry>3880</entry>
<entry>3840</entry>
<entry>3800</entry>
<entry>3760</entry>
<entry>37200</entry>
<entry>3680</entry>
<entry>3640</entry>
<entry>3600</entry>
</row>
<row>
<entry>Delay Line dt (ps)</entry>
<entry>0</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
</row>
<row><entry namest="1" nameend="12" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="12">
<colspec colname="OFFSET" colwidth="84PT" align="left"/>
<colspec colname="1" colwidth="28PT" align="center"/>
<colspec colname="2" colwidth="28PT" align="center"/>
<colspec colname="3" colwidth="28PT" align="center"/>
<colspec colname="4" colwidth="28PT" align="center"/>
<colspec colname="5" colwidth="28PT" align="center"/>
<colspec colname="6" colwidth="28PT" align="center"/>
<colspec colname="7" colwidth="28PT" align="center"/>
<colspec colname="8" colwidth="28PT" align="center"/>
<colspec colname="9" colwidth="28PT" align="center"/>
<colspec colname="10" colwidth="28PT" align="center"/>
<colspec colname="11" colwidth="28PT" align="center"/>
<tbody valign="top">
<row>
<entry></entry>
<entry>&lt;211&gt;</entry>
<entry>&lt;212&gt;</entry>
<entry>&lt;213&gt;</entry>
<entry>&lt;214&gt;</entry>
<entry>&lt;221&gt;</entry>
<entry>&lt;222&gt;</entry>
<entry>&lt;223&gt;</entry>
<entry>&lt;224&gt;</entry>
<entry>&lt;231&gt;</entry>
<entry>&lt;232&gt;</entry>
<entry>&lt;222&gt;</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="11" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="12">
<colspec colname="1" colwidth="84PT" align="left"/>
<colspec colname="2" colwidth="28PT" align="char" char="."/>
<colspec colname="3" colwidth="28PT" align="char" char="."/>
<colspec colname="4" colwidth="28PT" align="char" char="."/>
<colspec colname="5" colwidth="28PT" align="char" char="."/>
<colspec colname="6" colwidth="28PT" align="char" char="."/>
<colspec colname="7" colwidth="28PT" align="char" char="."/>
<colspec colname="8" colwidth="28PT" align="char" char="."/>
<colspec colname="9" colwidth="28PT" align="char" char="."/>
<colspec colname="10" colwidth="28PT" align="char" char="."/>
<colspec colname="11" colwidth="28PT" align="char" char="."/>
<colspec colname="12" colwidth="28PT" align="char" char="."/>
<tbody valign="top">
<row>
<entry>S1 CLK No.</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
</row>
<row>
<entry>S2 buffer No.:G()</entry>
<entry>5</entry>
<entry>6</entry>
<entry>7</entry>
<entry>8</entry>
<entry>4</entry>
<entry>5</entry>
<entry>6</entry>
<entry>7</entry>
<entry>3</entry>
<entry>4</entry>
<entry>5</entry>
</row>
<row>
<entry>S3 buffer No.:H()</entry>
<entry>4</entry>
<entry>3</entry>
<entry>2</entry>
<entry>1</entry>
<entry>4</entry>
<entry>3</entry>
<entry>2</entry>
<entry>1</entry>
<entry>4</entry>
<entry>3</entry>
<entry>2</entry>
</row>
<row><entry namest="1" nameend="12" align="center" rowsep="1"></entry>
</row>
<row>
<entry>S1 out dt(ps)</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
</row>
<row>
<entry>VSDL1 dt(ps)</entry>
<entry>800</entry>
<entry>960</entry>
<entry>1120</entry>
<entry>1280</entry>
<entry>640</entry>
<entry>800</entry>
<entry>960</entry>
<entry>1120</entry>
<entry>480</entry>
<entry>640</entry>
<entry>800</entry>
</row>
<row>
<entry>VSDL2 dt(ps)</entry>
<entry>800</entry>
<entry>600</entry>
<entry>400</entry>
<entry>200</entry>
<entry>800</entry>
<entry>600</entry>
<entry>400</entry>
<entry>200</entry>
<entry>800</entry>
<entry>600</entry>
<entry>400</entry>
</row>
<row>
<entry>Delay Line Total Tpd (ps)</entry>
<entry>3200</entry>
<entry>3160</entry>
<entry>3120</entry>
<entry>3060</entry>
<entry>3040</entry>
<entry>3000</entry>
<entry>2960</entry>
<entry>2920</entry>
<entry>2880</entry>
<entry>2840</entry>
<entry>2800</entry>
</row>
<row>
<entry>Delay Line dt (ps)</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
</row>
<row><entry namest="1" nameend="12" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="12">
<colspec colname="OFFSET" colwidth="84PT" align="left"/>
<colspec colname="1" colwidth="28PT" align="center"/>
<colspec colname="2" colwidth="28PT" align="center"/>
<colspec colname="3" colwidth="28PT" align="center"/>
<colspec colname="4" colwidth="28PT" align="center"/>
<colspec colname="5" colwidth="28PT" align="center"/>
<colspec colname="6" colwidth="28PT" align="center"/>
<colspec colname="7" colwidth="28PT" align="center"/>
<colspec colname="8" colwidth="28PT" align="center"/>
<colspec colname="9" colwidth="28PT" align="center"/>
<colspec colname="10" colwidth="28PT" align="center"/>
<colspec colname="11" colwidth="28PT" align="center"/>
<tbody valign="top">
<row>
<entry></entry>
<entry>&lt;311&gt;</entry>
<entry>&lt;312&gt;</entry>
<entry>&lt;313&gt;</entry>
<entry>&lt;314&gt;</entry>
<entry>&lt;321&gt;</entry>
<entry>&lt;322&gt;</entry>
<entry>&lt;323&gt;</entry>
<entry>&lt;324&gt;</entry>
<entry>&lt;331&gt;</entry>
<entry>&lt;332&gt;</entry>
<entry>&lt;333&gt;</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="11" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="12">
<colspec colname="1" colwidth="84PT" align="left"/>
<colspec colname="2" colwidth="28PT" align="char" char="."/>
<colspec colname="3" colwidth="28PT" align="char" char="."/>
<colspec colname="4" colwidth="28PT" align="char" char="."/>
<colspec colname="5" colwidth="28PT" align="char" char="."/>
<colspec colname="6" colwidth="28PT" align="char" char="."/>
<colspec colname="7" colwidth="28PT" align="char" char="."/>
<colspec colname="8" colwidth="28PT" align="char" char="."/>
<colspec colname="9" colwidth="28PT" align="char" char="."/>
<colspec colname="10" colwidth="28PT" align="char" char="."/>
<colspec colname="11" colwidth="28PT" align="char" char="."/>
<colspec colname="12" colwidth="28PT" align="char" char="."/>
<tbody valign="top">
<row>
<entry>S1 CLK No.</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
</row>
<row>
<entry>S2 buffer No.:G()</entry>
<entry>5</entry>
<entry>6</entry>
<entry>7</entry>
<entry>8</entry>
<entry>4</entry>
<entry>5</entry>
<entry>6</entry>
<entry>7</entry>
<entry>3</entry>
<entry>4</entry>
<entry>5</entry>
</row>
<row>
<entry>S3 buffer No:H()</entry>
<entry>4</entry>
<entry>3</entry>
<entry>2</entry>
<entry>1</entry>
<entry>4</entry>
<entry>3</entry>
<entry>2</entry>
<entry>1</entry>
<entry>4</entry>
<entry>3</entry>
<entry>2</entry>
</row>
<row><entry namest="1" nameend="12" align="center" rowsep="1"></entry>
</row>
<row>
<entry>S1 out dt(ps)</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
</row>
<row>
<entry>VSDL1 dt(ps)</entry>
<entry>800</entry>
<entry>960</entry>
<entry>1120</entry>
<entry>1280</entry>
<entry>640</entry>
<entry>800</entry>
<entry>960</entry>
<entry>1120</entry>
<entry>480</entry>
<entry>640</entry>
<entry>800</entry>
</row>
<row>
<entry>VSDL2 dt(ps)</entry>
<entry>800</entry>
<entry>600</entry>
<entry>400</entry>
<entry>200</entry>
<entry>800</entry>
<entry>600</entry>
<entry>400</entry>
<entry>200</entry>
<entry>800</entry>
<entry>600</entry>
<entry>400</entry>
</row>
<row>
<entry>Delay Line Total Tpd (ps)</entry>
<entry>2400</entry>
<entry>2360</entry>
<entry>2320</entry>
<entry>2280</entry>
<entry>2240</entry>
<entry>2200</entry>
<entry>2160</entry>
<entry>2120</entry>
<entry>2080</entry>
<entry>2040</entry>
<entry>2000</entry>
</row>
<row>
<entry>Delay Line dt (ps)</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
</row>
<row><entry namest="1" nameend="12" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="12">
<colspec colname="OFFSET" colwidth="84PT" align="left"/>
<colspec colname="1" colwidth="28PT" align="center"/>
<colspec colname="2" colwidth="28PT" align="center"/>
<colspec colname="3" colwidth="28PT" align="center"/>
<colspec colname="4" colwidth="28PT" align="center"/>
<colspec colname="5" colwidth="28PT" align="center"/>
<colspec colname="6" colwidth="28PT" align="center"/>
<colspec colname="7" colwidth="28PT" align="center"/>
<colspec colname="8" colwidth="28PT" align="center"/>
<colspec colname="9" colwidth="28PT" align="center"/>
<colspec colname="10" colwidth="28PT" align="center"/>
<colspec colname="11" colwidth="28PT" align="center"/>
<tbody valign="top">
<row>
<entry></entry>
<entry>&lt;411&gt;</entry>
<entry>&lt;412&gt;</entry>
<entry>&lt;413&gt;</entry>
<entry>&lt;414&gt;</entry>
<entry>&lt;421&gt;</entry>
<entry>&lt;422&gt;</entry>
<entry>&lt;423&gt;</entry>
<entry>&lt;424&gt;</entry>
<entry>&lt;431&gt;</entry>
<entry>&lt;432&gt;</entry>
<entry>&lt;433&gt;</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="11" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="12">
<colspec colname="1" colwidth="84PT" align="left"/>
<colspec colname="2" colwidth="28PT" align="char" char="."/>
<colspec colname="3" colwidth="28PT" align="char" char="."/>
<colspec colname="4" colwidth="28PT" align="char" char="."/>
<colspec colname="5" colwidth="28PT" align="char" char="."/>
<colspec colname="6" colwidth="28PT" align="char" char="."/>
<colspec colname="7" colwidth="28PT" align="char" char="."/>
<colspec colname="8" colwidth="28PT" align="char" char="."/>
<colspec colname="9" colwidth="28PT" align="char" char="."/>
<colspec colname="10" colwidth="28PT" align="char" char="."/>
<colspec colname="11" colwidth="28PT" align="char" char="."/>
<colspec colname="12" colwidth="28PT" align="char" char="."/>
<tbody valign="top">
<row>
<entry>S1 CLK No.</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
</row>
<row>
<entry>S2 buffer No.:G()</entry>
<entry>5</entry>
<entry>6</entry>
<entry>7</entry>
<entry>8</entry>
<entry>4</entry>
<entry>5</entry>
<entry>6</entry>
<entry>7</entry>
<entry>3</entry>
<entry>4</entry>
<entry>5</entry>
</row>
<row>
<entry>S3 buffer No.:H()</entry>
<entry>4</entry>
<entry>3</entry>
<entry>2</entry>
<entry>1</entry>
<entry>4</entry>
<entry>3</entry>
<entry>2</entry>
<entry>1</entry>
<entry>4</entry>
<entry>3</entry>
<entry>2</entry>
</row>
<row><entry namest="1" nameend="12" align="center" rowsep="1"></entry>
</row>
<row>
<entry>S1 out dt(ps)</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
</row>
<row>
<entry>VSDL1 dt(ps)</entry>
<entry>800</entry>
<entry>960</entry>
<entry>1120</entry>
<entry>1280</entry>
<entry>640</entry>
<entry>800</entry>
<entry>960</entry>
<entry>1120</entry>
<entry>480</entry>
<entry>640</entry>
<entry>800</entry>
</row>
<row>
<entry>VSDL2 dt(ps)</entry>
<entry>800</entry>
<entry>600</entry>
<entry>400</entry>
<entry>200</entry>
<entry>800</entry>
<entry>600</entry>
<entry>400</entry>
<entry>200</entry>
<entry>800</entry>
<entry>600</entry>
<entry>400</entry>
</row>
<row>
<entry>Delay Line Total Tpd (ps)</entry>
<entry>1600</entry>
<entry>1560</entry>
<entry>1520</entry>
<entry>1480</entry>
<entry>1440</entry>
<entry>1400</entry>
<entry>1360</entry>
<entry>1320</entry>
<entry>1280</entry>
<entry>1240</entry>
<entry>1200</entry>
</row>
<row>
<entry>Delay Line dt (ps)</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
</row>
<row><entry namest="1" nameend="12" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="10">
<colspec colname="OFFSET" colwidth="140PT" align="left"/>
<colspec colname="1" colwidth="28PT" align="center"/>
<colspec colname="2" colwidth="28PT" align="center"/>
<colspec colname="3" colwidth="28PT" align="center"/>
<colspec colname="4" colwidth="28PT" align="center"/>
<colspec colname="5" colwidth="28PT" align="center"/>
<colspec colname="6" colwidth="28PT" align="center"/>
<colspec colname="7" colwidth="28PT" align="center"/>
<colspec colname="8" colwidth="28PT" align="center"/>
<colspec colname="9" colwidth="28PT" align="center"/>
<tbody valign="top">
<row>
<entry></entry>
<entry>&lt;134&gt;</entry>
<entry>&lt;141&gt;</entry>
<entry>&lt;142&gt;</entry>
<entry>&lt;143&gt;</entry>
<entry>&lt;144&gt;</entry>
<entry>&lt;151&gt;</entry>
<entry>&lt;152&gt;</entry>
<entry>&lt;153&gt;</entry>
<entry>&lt;154&gt;</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="9" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="11">
<colspec colname="OFFSET" colwidth="56PT" align="left"/>
<colspec colname="1" colwidth="84PT" align="left"/>
<colspec colname="2" colwidth="28PT" align="char" char="."/>
<colspec colname="3" colwidth="28PT" align="char" char="."/>
<colspec colname="4" colwidth="28PT" align="char" char="."/>
<colspec colname="5" colwidth="28PT" align="char" char="."/>
<colspec colname="6" colwidth="28PT" align="char" char="."/>
<colspec colname="7" colwidth="28PT" align="char" char="."/>
<colspec colname="8" colwidth="28PT" align="char" char="."/>
<colspec colname="9" colwidth="28PT" align="char" char="."/>
<colspec colname="10" colwidth="28PT" align="char" char="."/>
<tbody valign="top">
<row>
<entry></entry>
<entry>S1 CLK No.</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
</row>
<row>
<entry></entry>
<entry>S2 buffer No.:G()</entry>
<entry>6</entry>
<entry>2</entry>
<entry>3</entry>
<entry>4</entry>
<entry>5</entry>
<entry>1</entry>
<entry>2</entry>
<entry>3</entry>
<entry>4</entry>
</row>
<row>
<entry></entry>
<entry>S3 buffer No.:H()</entry>
<entry>1</entry>
<entry>4</entry>
<entry>3</entry>
<entry>2</entry>
<entry>1</entry>
<entry>4</entry>
<entry>3</entry>
<entry>2</entry>
<entry>1</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="10" align="center" rowsep="1"></entry>
</row>
<row>
<entry></entry>
<entry>S1 out dt(ps)</entry>
<entry>2400</entry>
<entry>2400</entry>
<entry>2400</entry>
<entry>2400</entry>
<entry>2400</entry>
<entry>2400</entry>
<entry>2400</entry>
<entry>2400</entry>
<entry>2400</entry>
</row>
<row>
<entry></entry>
<entry>VSDL1 dt(ps)</entry>
<entry>960</entry>
<entry>320</entry>
<entry>480</entry>
<entry>640</entry>
<entry>800</entry>
<entry>160</entry>
<entry>320</entry>
<entry>480</entry>
<entry>640</entry>
</row>
<row>
<entry></entry>
<entry>VSDL2 dt(ps)</entry>
<entry>200</entry>
<entry>800</entry>
<entry>600</entry>
<entry>400</entry>
<entry>200</entry>
<entry>800</entry>
<entry>600</entry>
<entry>400</entry>
<entry>200</entry>
</row>
<row>
<entry></entry>
<entry>Delay Line Total Tpd (ps)</entry>
<entry>3560</entry>
<entry>3520</entry>
<entry>3480</entry>
<entry>3440</entry>
<entry>3400</entry>
<entry>3360</entry>
<entry>3320</entry>
<entry>3280</entry>
<entry>3240</entry>
</row>
<row>
<entry></entry>
<entry>Delay Line dt (ps)</entry>
<entry>&minus;&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="10" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="10">
<colspec colname="OFFSET" colwidth="140PT" align="left"/>
<colspec colname="1" colwidth="28PT" align="center"/>
<colspec colname="2" colwidth="28PT" align="center"/>
<colspec colname="3" colwidth="28PT" align="center"/>
<colspec colname="4" colwidth="28PT" align="center"/>
<colspec colname="5" colwidth="28PT" align="center"/>
<colspec colname="6" colwidth="28PT" align="center"/>
<colspec colname="7" colwidth="28PT" align="center"/>
<colspec colname="8" colwidth="28PT" align="center"/>
<colspec colname="9" colwidth="28PT" align="center"/>
<tbody valign="top">
<row>
<entry></entry>
<entry>&lt;234&gt;</entry>
<entry>&lt;241&gt;</entry>
<entry>&lt;242&gt;</entry>
<entry>&lt;243&gt;</entry>
<entry>&lt;244&gt;</entry>
<entry>&lt;251&gt;</entry>
<entry>&lt;252&gt;</entry>
<entry>&lt;253&gt;</entry>
<entry>&lt;254&gt;</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="9" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="11">
<colspec colname="OFFSET" colwidth="56PT" align="left"/>
<colspec colname="1" colwidth="84PT" align="left"/>
<colspec colname="2" colwidth="28PT" align="char" char="."/>
<colspec colname="3" colwidth="28PT" align="char" char="."/>
<colspec colname="4" colwidth="28PT" align="char" char="."/>
<colspec colname="5" colwidth="28PT" align="char" char="."/>
<colspec colname="6" colwidth="28PT" align="char" char="."/>
<colspec colname="7" colwidth="28PT" align="char" char="."/>
<colspec colname="8" colwidth="28PT" align="char" char="."/>
<colspec colname="9" colwidth="28PT" align="char" char="."/>
<colspec colname="10" colwidth="28PT" align="char" char="."/>
<tbody valign="top">
<row>
<entry></entry>
<entry>S1 CLK No.</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
</row>
<row>
<entry></entry>
<entry>S2 buffer No.:G()</entry>
<entry>6</entry>
<entry>2</entry>
<entry>3</entry>
<entry>4</entry>
<entry>5</entry>
<entry>1</entry>
<entry>2</entry>
<entry>3</entry>
<entry>4</entry>
</row>
<row>
<entry></entry>
<entry>S3 buffer No.:H()</entry>
<entry>1</entry>
<entry>4</entry>
<entry>3</entry>
<entry>2</entry>
<entry>1</entry>
<entry>4</entry>
<entry>3</entry>
<entry>2</entry>
<entry>1</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="10" align="center" rowsep="1"></entry>
</row>
<row>
<entry></entry>
<entry>S1 out dt(ps)</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
</row>
<row>
<entry></entry>
<entry>VSDL1 dt(ps)</entry>
<entry>960</entry>
<entry>320</entry>
<entry>480</entry>
<entry>640</entry>
<entry>800</entry>
<entry>160</entry>
<entry>320</entry>
<entry>480</entry>
<entry>640</entry>
</row>
<row>
<entry></entry>
<entry>VSDL2 dt(ps)</entry>
<entry>200</entry>
<entry>800</entry>
<entry>600</entry>
<entry>400</entry>
<entry>200</entry>
<entry>800</entry>
<entry>600</entry>
<entry>400</entry>
<entry>200</entry>
</row>
<row>
<entry></entry>
<entry>Delay Line Total Tpd (ps)</entry>
<entry>2760</entry>
<entry>2720</entry>
<entry>2680</entry>
<entry>2640</entry>
<entry>2600</entry>
<entry>2560</entry>
<entry>2520</entry>
<entry>2480</entry>
<entry>2440</entry>
</row>
<row>
<entry></entry>
<entry>Delay Line dt (ps)</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="10" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="10">
<colspec colname="OFFSET" colwidth="140PT" align="left"/>
<colspec colname="1" colwidth="28PT" align="center"/>
<colspec colname="2" colwidth="28PT" align="center"/>
<colspec colname="3" colwidth="28PT" align="center"/>
<colspec colname="4" colwidth="28PT" align="center"/>
<colspec colname="5" colwidth="28PT" align="center"/>
<colspec colname="6" colwidth="28PT" align="center"/>
<colspec colname="7" colwidth="28PT" align="center"/>
<colspec colname="8" colwidth="28PT" align="center"/>
<colspec colname="9" colwidth="28PT" align="center"/>
<tbody valign="top">
<row>
<entry></entry>
<entry>&lt;334&gt;</entry>
<entry>&lt;341&gt;</entry>
<entry>&lt;342&gt;</entry>
<entry>&lt;343&gt;</entry>
<entry>&lt;344&gt;</entry>
<entry>&lt;351&gt;</entry>
<entry>&lt;352&gt;</entry>
<entry>&lt;353&gt;</entry>
<entry>&lt;354&gt;</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="9" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="11">
<colspec colname="OFFSET" colwidth="56PT" align="left"/>
<colspec colname="1" colwidth="84PT" align="left"/>
<colspec colname="2" colwidth="28PT" align="char" char="."/>
<colspec colname="3" colwidth="28PT" align="char" char="."/>
<colspec colname="4" colwidth="28PT" align="char" char="."/>
<colspec colname="5" colwidth="28PT" align="char" char="."/>
<colspec colname="6" colwidth="28PT" align="char" char="."/>
<colspec colname="7" colwidth="28PT" align="char" char="."/>
<colspec colname="8" colwidth="28PT" align="char" char="."/>
<colspec colname="9" colwidth="28PT" align="char" char="."/>
<colspec colname="10" colwidth="28PT" align="char" char="."/>
<tbody valign="top">
<row>
<entry></entry>
<entry>S1 CLK No.</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
</row>
<row>
<entry></entry>
<entry>S2 buffer No.:G()</entry>
<entry>6</entry>
<entry>2</entry>
<entry>3</entry>
<entry>4</entry>
<entry>5</entry>
<entry>1</entry>
<entry>2</entry>
<entry>3</entry>
<entry>4</entry>
</row>
<row>
<entry></entry>
<entry>S3 buffer No.:H()</entry>
<entry>1</entry>
<entry>4</entry>
<entry>3</entry>
<entry>2</entry>
<entry>1</entry>
<entry>4</entry>
<entry>3</entry>
<entry>2</entry>
<entry>1</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="10" align="center" rowsep="1"></entry>
</row>
<row>
<entry></entry>
<entry>S1 out dt(ps)</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
</row>
<row>
<entry></entry>
<entry>VSDL1 dt(ps)</entry>
<entry>960</entry>
<entry>320</entry>
<entry>480</entry>
<entry>640</entry>
<entry>800</entry>
<entry>160</entry>
<entry>320</entry>
<entry>480</entry>
<entry>640</entry>
</row>
<row>
<entry></entry>
<entry>VSDL2 dt(ps)</entry>
<entry>200</entry>
<entry>800</entry>
<entry>600</entry>
<entry>400</entry>
<entry>200</entry>
<entry>800</entry>
<entry>600</entry>
<entry>400</entry>
<entry>200</entry>
</row>
<row>
<entry></entry>
<entry>Delay Line Total Tpd (ps)</entry>
<entry>1960</entry>
<entry>1920</entry>
<entry>1880</entry>
<entry>1840</entry>
<entry>1800</entry>
<entry>1760</entry>
<entry>1720</entry>
<entry>1680</entry>
<entry>1640</entry>
</row>
<row>
<entry></entry>
<entry>Delay Line dt (ps)</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="10" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="10">
<colspec colname="OFFSET" colwidth="140PT" align="left"/>
<colspec colname="1" colwidth="28PT" align="center"/>
<colspec colname="2" colwidth="28PT" align="center"/>
<colspec colname="3" colwidth="28PT" align="center"/>
<colspec colname="4" colwidth="28PT" align="center"/>
<colspec colname="5" colwidth="28PT" align="center"/>
<colspec colname="6" colwidth="28PT" align="center"/>
<colspec colname="7" colwidth="28PT" align="center"/>
<colspec colname="8" colwidth="28PT" align="center"/>
<colspec colname="9" colwidth="28PT" align="center"/>
<tbody valign="top">
<row>
<entry></entry>
<entry>&lt;434&gt;</entry>
<entry>&lt;441&gt;</entry>
<entry>&lt;442&gt;</entry>
<entry>&lt;443&gt;</entry>
<entry>&lt;444&gt;</entry>
<entry>&lt;451&gt;</entry>
<entry>&lt;452&gt;</entry>
<entry>&lt;453&gt;</entry>
<entry>&lt;454&gt;</entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="11">
<colspec colname="OFFSET" colwidth="56PT" align="left"/>
<colspec colname="1" colwidth="84PT" align="left"/>
<colspec colname="2" colwidth="28PT" align="char" char="."/>
<colspec colname="3" colwidth="28PT" align="char" char="."/>
<colspec colname="4" colwidth="28PT" align="char" char="."/>
<colspec colname="5" colwidth="28PT" align="char" char="."/>
<colspec colname="6" colwidth="28PT" align="char" char="."/>
<colspec colname="7" colwidth="28PT" align="char" char="."/>
<colspec colname="8" colwidth="28PT" align="char" char="."/>
<colspec colname="9" colwidth="28PT" align="char" char="."/>
<colspec colname="10" colwidth="28PT" align="char" char="."/>
<tbody valign="top">
<row>
<entry></entry>
<entry>S1 CLK No.</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
</row>
<row>
<entry></entry>
<entry>S2 buffer No.:G()</entry>
<entry>6</entry>
<entry>2</entry>
<entry>3</entry>
<entry>4</entry>
<entry>5</entry>
<entry>1</entry>
<entry>2</entry>
<entry>3</entry>
<entry>4</entry>
</row>
<row>
<entry></entry>
<entry>S3 buffer No.:H()</entry>
<entry>1</entry>
<entry>4</entry>
<entry>3</entry>
<entry>2</entry>
<entry>1</entry>
<entry>4</entry>
<entry>3</entry>
<entry>2</entry>
<entry>1</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="10" align="center" rowsep="1"></entry>
</row>
<row>
<entry></entry>
<entry>S1 out dt(ps)</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
</row>
<row>
<entry></entry>
<entry>VSDL1 dt(ps)</entry>
<entry>960</entry>
<entry>320</entry>
<entry>480</entry>
<entry>640</entry>
<entry>800</entry>
<entry>160</entry>
<entry>320</entry>
<entry>480</entry>
<entry>640</entry>
</row>
<row>
<entry></entry>
<entry>VSDL2 dt(ps)</entry>
<entry>200</entry>
<entry>800</entry>
<entry>600</entry>
<entry>400</entry>
<entry>200</entry>
<entry>800</entry>
<entry>600</entry>
<entry>400</entry>
<entry>200</entry>
</row>
<row>
<entry></entry>
<entry>Delay Line Total Tpd (ps)</entry>
<entry>1160</entry>
<entry>1120</entry>
<entry>1080</entry>
<entry>1040</entry>
<entry>1000</entry>
<entry>9600</entry>
<entry>920</entry>
<entry>880</entry>
<entry>840</entry>
</row>
<row>
<entry></entry>
<entry>Delay Line dt (ps)</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="10" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
</table>
</table-cwu>
</paragraph>
<paragraph id="P-0245" lvl="0"><number>&lsqb;0245&rsqb;</number>  
<table-cwu id="TABLE-US-00003">
<number>3</number>
<table frame="none" colsep="0" rowsep="0">
<tgroup align="left" colsep="0" rowsep="0" cols="8">
<colspec colname="OFFSET" colwidth="21PT" align="left"/>
<colspec colname="1" colwidth="21PT" align="char"/>
<colspec colname="2" colwidth="21PT" align="char"/>
<colspec colname="3" colwidth="28PT" align="char"/>
<colspec colname="4" colwidth="21PT" align="char"/>
<colspec colname="5" colwidth="21PT" align="char"/>
<colspec colname="6" colwidth="28PT" align="char"/>
<colspec colname="7" colwidth="56PT" align="left"/>
<thead>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="7" align="center">TABLE 3</entry>
</row>
<row>
<entry></entry>
<entry></entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="7" align="center" rowsep="1"></entry>
</row>
</thead>
<tbody valign="top">
<row>
<entry></entry>
<entry>0</entry>
<entry>1</entry>
<entry>2</entry>
<entry>3</entry>
<entry>4</entry>
<entry>5</entry>
<entry>row: 200psBuffer</entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="8">
<colspec colname="1" colwidth="21PT" align="center"/>
<colspec colname="2" colwidth="21PT" align="char" char="."/>
<colspec colname="3" colwidth="21PT" align="char" char="."/>
<colspec colname="4" colwidth="28PT" align="char" char="."/>
<colspec colname="5" colwidth="21PT" align="char" char="."/>
<colspec colname="6" colwidth="21PT" align="char" char="."/>
<colspec colname="7" colwidth="28PT" align="char" char="."/>
<colspec colname="8" colwidth="56PT" align="left"/>
<tbody valign="top">
<row>
<entry>A</entry>
<entry>0</entry>
<entry>200</entry>
<entry>400</entry>
<entry>600</entry>
<entry>800</entry>
<entry>1000</entry>
<entry></entry>
</row>
<row>
<entry>B</entry>
<entry>160</entry>
<entry>360</entry>
<entry>560</entry>
<entry>760</entry>
<entry>960</entry>
<entry>1160</entry>
</row>
<row>
<entry>C</entry>
<entry>320</entry>
<entry>520</entry>
<entry>720</entry>
<entry>920</entry>
<entry>1120</entry>
<entry>1320</entry>
</row>
<row>
<entry>D</entry>
<entry>480</entry>
<entry>680</entry>
<entry>880</entry>
<entry>1080</entry>
<entry>1280</entry>
<entry>1480</entry>
</row>
<row>
<entry>E</entry>
<entry>640</entry>
<entry>840</entry>
<entry>1040</entry>
<entry>1240</entry>
<entry>1440</entry>
<entry>1640</entry>
</row>
<row>
<entry>F</entry>
<entry>800</entry>
<entry>1000</entry>
<entry>1200</entry>
<entry>1400</entry>
<entry>1600</entry>
<entry>1800</entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="1">
<colspec colname="1" colwidth="217PT" align="left"/>
<tbody valign="top">
<row>
<entry>column: 160psBuffer</entry>
</row>
<row><entry namest="1" nameend="1" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
</table>
</table-cwu>
</paragraph>
<paragraph id="P-0246" lvl="0"><number>&lsqb;0246&rsqb;</number>  
<table-cwu id="TABLE-US-00004">
<number>4</number>
<table frame="none" colsep="0" rowsep="0" pgwide="1">
<tgroup align="left" colsep="0" rowsep="0" cols="12">
<colspec colname="OFFSET" colwidth="84PT" align="left"/>
<colspec colname="1" colwidth="28PT" align="center"/>
<colspec colname="2" colwidth="28PT" align="center"/>
<colspec colname="3" colwidth="28PT" align="center"/>
<colspec colname="4" colwidth="28PT" align="center"/>
<colspec colname="5" colwidth="28PT" align="center"/>
<colspec colname="6" colwidth="28PT" align="center"/>
<colspec colname="7" colwidth="28PT" align="center"/>
<colspec colname="8" colwidth="28PT" align="center"/>
<colspec colname="9" colwidth="28PT" align="center"/>
<colspec colname="10" colwidth="28PT" align="center"/>
<colspec colname="11" colwidth="28PT" align="center"/>
<thead>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="11" align="center">TABLE 4</entry>
</row>
<row>
<entry></entry>
<entry></entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="11" align="center" rowsep="1"></entry>
</row>
</thead>
<tbody valign="top">
<row>
<entry></entry>
<entry>&lt;111&gt;</entry>
<entry>&lt;112&gt;</entry>
<entry>&lt;113&gt;</entry>
<entry>&lt;114&gt;</entry>
<entry>&lt;121&gt;</entry>
<entry>&lt;122&gt;</entry>
<entry>&lt;123&gt;</entry>
<entry>&lt;124&gt;</entry>
<entry>&lt;131&gt;</entry>
<entry>&lt;132&gt;</entry>
<entry>&lt;133&gt;</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="11" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="12">
<colspec colname="1" colwidth="84PT" align="left"/>
<colspec colname="2" colwidth="28PT" align="char" char="."/>
<colspec colname="3" colwidth="28PT" align="char" char="."/>
<colspec colname="4" colwidth="28PT" align="char" char="."/>
<colspec colname="5" colwidth="28PT" align="char" char="."/>
<colspec colname="6" colwidth="28PT" align="char" char="."/>
<colspec colname="7" colwidth="28PT" align="char" char="."/>
<colspec colname="8" colwidth="28PT" align="char" char="."/>
<colspec colname="9" colwidth="28PT" align="char" char="."/>
<colspec colname="10" colwidth="28PT" align="char" char="."/>
<colspec colname="11" colwidth="28PT" align="char" char="."/>
<colspec colname="12" colwidth="28PT" align="char" char="."/>
<tbody valign="top">
<row>
<entry>S1 CLK No.</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
</row>
<row>
<entry>S4 out-put No.</entry>
<entry>d0</entry>
<entry>c1</entry>
<entry>b2</entry>
<entry>a3</entry>
<entry>e0</entry>
<entry>d1</entry>
<entry>c2</entry>
<entry>b3</entry>
<entry>a4</entry>
<entry>e1</entry>
<entry>d2</entry>
</row>
<row><entry namest="1" nameend="12" align="center" rowsep="1"></entry>
</row>
<row>
<entry>S1 out dt(ps)</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
</row>
<row>
<entry>DLL3,4 dt(ps)</entry>
<entry>480</entry>
<entry>520</entry>
<entry>560</entry>
<entry>600</entry>
<entry>640</entry>
<entry>680</entry>
<entry>720</entry>
<entry>760</entry>
<entry>800</entry>
<entry>840</entry>
<entry>880</entry>
</row>
<row>
<entry>Delay Line Total Tpd (ps)</entry>
<entry>480</entry>
<entry>520</entry>
<entry>560</entry>
<entry>600</entry>
<entry>640</entry>
<entry>680</entry>
<entry>720</entry>
<entry>760</entry>
<entry>800</entry>
<entry>840</entry>
<entry>880</entry>
</row>
<row>
<entry>Delay Line dt (ps)</entry>
<entry>0</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
</row>
<row><entry namest="1" nameend="12" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="12">
<colspec colname="OFFSET" colwidth="84PT" align="left"/>
<colspec colname="1" colwidth="28PT" align="center"/>
<colspec colname="2" colwidth="28PT" align="center"/>
<colspec colname="3" colwidth="28PT" align="center"/>
<colspec colname="4" colwidth="28PT" align="center"/>
<colspec colname="5" colwidth="28PT" align="center"/>
<colspec colname="6" colwidth="28PT" align="center"/>
<colspec colname="7" colwidth="28PT" align="center"/>
<colspec colname="8" colwidth="28PT" align="center"/>
<colspec colname="9" colwidth="28PT" align="center"/>
<colspec colname="10" colwidth="28PT" align="center"/>
<colspec colname="11" colwidth="28PT" align="center"/>
<tbody valign="top">
<row>
<entry></entry>
<entry>&lt;211&gt;</entry>
<entry>&lt;212&gt;</entry>
<entry>&lt;213&gt;</entry>
<entry>&lt;214&gt;</entry>
<entry>&lt;221&gt;</entry>
<entry>&lt;222&gt;</entry>
<entry>&lt;223&gt;</entry>
<entry>&lt;224&gt;</entry>
<entry>&lt;231&gt;</entry>
<entry>&lt;232&gt;</entry>
<entry>&lt;222&gt;</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="11" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="12">
<colspec colname="1" colwidth="84PT" align="left"/>
<colspec colname="2" colwidth="28PT" align="char" char="."/>
<colspec colname="3" colwidth="28PT" align="char" char="."/>
<colspec colname="4" colwidth="28PT" align="char" char="."/>
<colspec colname="5" colwidth="28PT" align="char" char="."/>
<colspec colname="6" colwidth="28PT" align="char" char="."/>
<colspec colname="7" colwidth="28PT" align="char" char="."/>
<colspec colname="8" colwidth="28PT" align="char" char="."/>
<colspec colname="9" colwidth="28PT" align="char" char="."/>
<colspec colname="10" colwidth="28PT" align="char" char="."/>
<colspec colname="11" colwidth="28PT" align="char" char="."/>
<colspec colname="12" colwidth="28PT" align="char" char="."/>
<tbody valign="top">
<row>
<entry>S1 CLK No.</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
</row>
<row>
<entry>S4 out-put No.</entry>
<entry>d0</entry>
<entry>c1</entry>
<entry>b2</entry>
<entry>a3</entry>
<entry>e0</entry>
<entry>d1</entry>
<entry>c2</entry>
<entry>b3</entry>
<entry>a4</entry>
<entry>e1</entry>
<entry>d2</entry>
</row>
<row><entry namest="1" nameend="12" align="center" rowsep="1"></entry>
</row>
<row>
<entry>S1 out dt(ps)</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
</row>
<row>
<entry>DLL3,4 dt(ps)</entry>
<entry>480</entry>
<entry>520</entry>
<entry>560</entry>
<entry>600</entry>
<entry>640</entry>
<entry>680</entry>
<entry>720</entry>
<entry>760</entry>
<entry>800</entry>
<entry>840</entry>
<entry>880</entry>
</row>
<row>
<entry>Delay Line Total Tpd (ps)</entry>
<entry>1280</entry>
<entry>1320</entry>
<entry>1360</entry>
<entry>1400</entry>
<entry>1440</entry>
<entry>1480</entry>
<entry>1520</entry>
<entry>1560</entry>
<entry>1600</entry>
<entry>1640</entry>
<entry>1680</entry>
</row>
<row>
<entry>Delay Line dt (ps)</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
</row>
<row><entry namest="1" nameend="12" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="12">
<colspec colname="OFFSET" colwidth="84PT" align="left"/>
<colspec colname="1" colwidth="28PT" align="center"/>
<colspec colname="2" colwidth="28PT" align="center"/>
<colspec colname="3" colwidth="28PT" align="center"/>
<colspec colname="4" colwidth="28PT" align="center"/>
<colspec colname="5" colwidth="28PT" align="center"/>
<colspec colname="6" colwidth="28PT" align="center"/>
<colspec colname="7" colwidth="28PT" align="center"/>
<colspec colname="8" colwidth="28PT" align="center"/>
<colspec colname="9" colwidth="28PT" align="center"/>
<colspec colname="10" colwidth="28PT" align="center"/>
<colspec colname="11" colwidth="28PT" align="center"/>
<tbody valign="top">
<row>
<entry></entry>
<entry>&lt;311&gt;</entry>
<entry>&lt;312&gt;</entry>
<entry>&lt;313&gt;</entry>
<entry>&lt;314&gt;</entry>
<entry>&lt;321&gt;</entry>
<entry>&lt;322&gt;</entry>
<entry>&lt;323&gt;</entry>
<entry>&lt;324&gt;</entry>
<entry>&lt;331&gt;</entry>
<entry>&lt;332&gt;</entry>
<entry>&lt;333&gt;</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="11" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="12">
<colspec colname="1" colwidth="84PT" align="left"/>
<colspec colname="2" colwidth="28PT" align="char" char="."/>
<colspec colname="3" colwidth="28PT" align="char" char="."/>
<colspec colname="4" colwidth="28PT" align="char" char="."/>
<colspec colname="5" colwidth="28PT" align="char" char="."/>
<colspec colname="6" colwidth="28PT" align="char" char="."/>
<colspec colname="7" colwidth="28PT" align="char" char="."/>
<colspec colname="8" colwidth="28PT" align="char" char="."/>
<colspec colname="9" colwidth="28PT" align="char" char="."/>
<colspec colname="10" colwidth="28PT" align="char" char="."/>
<colspec colname="11" colwidth="28PT" align="char" char="."/>
<colspec colname="12" colwidth="28PT" align="char" char="."/>
<tbody valign="top">
<row>
<entry>S1 CLK No.</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
</row>
<row>
<entry>S4 out-put No.</entry>
<entry>d0</entry>
<entry>c1</entry>
<entry>b2</entry>
<entry>a3</entry>
<entry>e0</entry>
<entry>d1</entry>
<entry>c2</entry>
<entry>b3</entry>
<entry>a4</entry>
<entry>e1</entry>
<entry>d2</entry>
</row>
<row><entry namest="1" nameend="12" align="center" rowsep="1"></entry>
</row>
<row>
<entry>S1 out dt(ps)</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
</row>
<row>
<entry>DLL3,4 dt(ps)</entry>
<entry>480</entry>
<entry>520</entry>
<entry>560</entry>
<entry>600</entry>
<entry>640</entry>
<entry>680</entry>
<entry>720</entry>
<entry>760</entry>
<entry>800</entry>
<entry>840</entry>
<entry>880</entry>
</row>
<row>
<entry>Delay Line Total Tpd (ps)</entry>
<entry>2080</entry>
<entry>2120</entry>
<entry>2160</entry>
<entry>2200</entry>
<entry>2240</entry>
<entry>2280</entry>
<entry>2320</entry>
<entry>2360</entry>
<entry>2400</entry>
<entry>2440</entry>
<entry>2480</entry>
</row>
<row>
<entry>Delay Line dt (ps)</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
</row>
<row><entry namest="1" nameend="12" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="12">
<colspec colname="OFFSET" colwidth="84PT" align="left"/>
<colspec colname="1" colwidth="28PT" align="center"/>
<colspec colname="2" colwidth="28PT" align="center"/>
<colspec colname="3" colwidth="28PT" align="center"/>
<colspec colname="4" colwidth="28PT" align="center"/>
<colspec colname="5" colwidth="28PT" align="center"/>
<colspec colname="6" colwidth="28PT" align="center"/>
<colspec colname="7" colwidth="28PT" align="center"/>
<colspec colname="8" colwidth="28PT" align="center"/>
<colspec colname="9" colwidth="28PT" align="center"/>
<colspec colname="10" colwidth="28PT" align="center"/>
<colspec colname="11" colwidth="28PT" align="center"/>
<tbody valign="top">
<row>
<entry></entry>
<entry>&lt;411&gt;</entry>
<entry>&lt;412&gt;</entry>
<entry>&lt;413&gt;</entry>
<entry>&lt;414&gt;</entry>
<entry>&lt;421&gt;</entry>
<entry>&lt;422&gt;</entry>
<entry>&lt;423&gt;</entry>
<entry>&lt;424&gt;</entry>
<entry>&lt;431&gt;</entry>
<entry>&lt;432&gt;</entry>
<entry>&lt;433&gt;</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="11" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="12">
<colspec colname="1" colwidth="84PT" align="left"/>
<colspec colname="2" colwidth="28PT" align="char" char="."/>
<colspec colname="3" colwidth="28PT" align="char" char="."/>
<colspec colname="4" colwidth="28PT" align="char" char="."/>
<colspec colname="5" colwidth="28PT" align="char" char="."/>
<colspec colname="6" colwidth="28PT" align="char" char="."/>
<colspec colname="7" colwidth="28PT" align="char" char="."/>
<colspec colname="8" colwidth="28PT" align="char" char="."/>
<colspec colname="9" colwidth="28PT" align="char" char="."/>
<colspec colname="10" colwidth="28PT" align="char" char="."/>
<colspec colname="11" colwidth="28PT" align="char" char="."/>
<colspec colname="12" colwidth="28PT" align="char" char="."/>
<tbody valign="top">
<row>
<entry>S1 CLK No.</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
</row>
<row>
<entry>S4 out-put No.</entry>
<entry>d0</entry>
<entry>c1</entry>
<entry>b2</entry>
<entry>a3</entry>
<entry>e0</entry>
<entry>d1</entry>
<entry>c2</entry>
<entry>b3</entry>
<entry>a4</entry>
<entry>e1</entry>
<entry>d2</entry>
</row>
<row><entry namest="1" nameend="12" align="center" rowsep="1"></entry>
</row>
<row>
<entry>S1 out ds(ps)</entry>
<entry>2400</entry>
<entry>2400</entry>
<entry>2400</entry>
<entry>2400</entry>
<entry>2400</entry>
<entry>2400</entry>
<entry>2400</entry>
<entry>2400</entry>
<entry>2400</entry>
<entry>2400</entry>
<entry>2400</entry>
</row>
<row>
<entry>DLL3,4 dt(ps)</entry>
<entry>480</entry>
<entry>520</entry>
<entry>560</entry>
<entry>600</entry>
<entry>640</entry>
<entry>680</entry>
<entry>720</entry>
<entry>760</entry>
<entry>800</entry>
<entry>840</entry>
<entry>880</entry>
</row>
<row>
<entry>Delay Line Total Tpd (ps)</entry>
<entry>2880</entry>
<entry>2920</entry>
<entry>2960</entry>
<entry>3000</entry>
<entry>3040</entry>
<entry>3080</entry>
<entry>3120</entry>
<entry>3160</entry>
<entry>3200</entry>
<entry>3240</entry>
<entry>3280</entry>
</row>
<row>
<entry>Delay Line dt (ps)</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
</row>
<row><entry namest="1" nameend="12" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="10">
<colspec colname="OFFSET" colwidth="140PT" align="left"/>
<colspec colname="1" colwidth="28PT" align="center"/>
<colspec colname="2" colwidth="28PT" align="center"/>
<colspec colname="3" colwidth="28PT" align="center"/>
<colspec colname="4" colwidth="28PT" align="center"/>
<colspec colname="5" colwidth="28PT" align="center"/>
<colspec colname="6" colwidth="28PT" align="center"/>
<colspec colname="7" colwidth="28PT" align="center"/>
<colspec colname="8" colwidth="28PT" align="center"/>
<colspec colname="9" colwidth="28PT" align="center"/>
<tbody valign="top">
<row>
<entry></entry>
<entry>&lt;134&gt;</entry>
<entry>&lt;141&gt;</entry>
<entry>&lt;142&gt;</entry>
<entry>&lt;143&gt;</entry>
<entry>&lt;144&gt;</entry>
<entry>&lt;151&gt;</entry>
<entry>&lt;152&gt;</entry>
<entry>&lt;153&gt;</entry>
<entry>&lt;154&gt;</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="9" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="11">
<colspec colname="OFFSET" colwidth="56PT" align="left"/>
<colspec colname="1" colwidth="84PT" align="left"/>
<colspec colname="2" colwidth="28PT" align="char" char="."/>
<colspec colname="3" colwidth="28PT" align="char" char="."/>
<colspec colname="4" colwidth="28PT" align="char" char="."/>
<colspec colname="5" colwidth="28PT" align="char" char="."/>
<colspec colname="6" colwidth="28PT" align="char" char="."/>
<colspec colname="7" colwidth="28PT" align="char" char="."/>
<colspec colname="8" colwidth="28PT" align="char" char="."/>
<colspec colname="9" colwidth="28PT" align="char" char="."/>
<colspec colname="10" colwidth="28PT" align="char" char="."/>
<tbody valign="top">
<row>
<entry></entry>
<entry>S1 CLK No.</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
</row>
<row>
<entry></entry>
<entry>S4 out-put No.</entry>
<entry>c3</entry>
<entry>b4</entry>
<entry>f1</entry>
<entry>e2</entry>
<entry>d3</entry>
<entry>c4</entry>
<entry>b5</entry>
<entry>f2</entry>
<entry>e3</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="10" align="center" rowsep="1"></entry>
</row>
<row>
<entry></entry>
<entry>S1 out dt(ps)</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
</row>
<row>
<entry></entry>
<entry>DLL3,4 dt(ps)</entry>
<entry>920</entry>
<entry>960</entry>
<entry>1000</entry>
<entry>1040</entry>
<entry>1080</entry>
<entry>1120</entry>
<entry>1160</entry>
<entry>1200</entry>
<entry>1240</entry>
</row>
<row>
<entry></entry>
<entry>Delay Line Total Tpd (ps)</entry>
<entry>920</entry>
<entry>960</entry>
<entry>1000</entry>
<entry>1040</entry>
<entry>1080</entry>
<entry>1120</entry>
<entry>1160</entry>
<entry>1200</entry>
<entry>1240</entry>
</row>
<row>
<entry></entry>
<entry>Delay Line dt (ps)</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="10" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="10">
<colspec colname="OFFSET" colwidth="140PT" align="left"/>
<colspec colname="1" colwidth="28PT" align="center"/>
<colspec colname="2" colwidth="28PT" align="center"/>
<colspec colname="3" colwidth="28PT" align="center"/>
<colspec colname="4" colwidth="28PT" align="center"/>
<colspec colname="5" colwidth="28PT" align="center"/>
<colspec colname="6" colwidth="28PT" align="center"/>
<colspec colname="7" colwidth="28PT" align="center"/>
<colspec colname="8" colwidth="28PT" align="center"/>
<colspec colname="9" colwidth="28PT" align="center"/>
<tbody valign="top">
<row>
<entry></entry>
<entry>&lt;234&gt;</entry>
<entry>&lt;241&gt;</entry>
<entry>&lt;242&gt;</entry>
<entry>&lt;243&gt;</entry>
<entry>&lt;244&gt;</entry>
<entry>&lt;251&gt;</entry>
<entry>&lt;252&gt;</entry>
<entry>&lt;253&gt;</entry>
<entry>&lt;254&gt;</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="9" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="11">
<colspec colname="OFFSET" colwidth="56PT" align="left"/>
<colspec colname="1" colwidth="84PT" align="left"/>
<colspec colname="2" colwidth="28PT" align="char" char="."/>
<colspec colname="3" colwidth="28PT" align="char" char="."/>
<colspec colname="4" colwidth="28PT" align="char" char="."/>
<colspec colname="5" colwidth="28PT" align="char" char="."/>
<colspec colname="6" colwidth="28PT" align="char" char="."/>
<colspec colname="7" colwidth="28PT" align="char" char="."/>
<colspec colname="8" colwidth="28PT" align="char" char="."/>
<colspec colname="9" colwidth="28PT" align="char" char="."/>
<colspec colname="10" colwidth="28PT" align="char" char="."/>
<tbody valign="top">
<row>
<entry></entry>
<entry>S1 CLK No.</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
</row>
<row>
<entry></entry>
<entry>S4 out-put No.</entry>
<entry>c3</entry>
<entry>b4</entry>
<entry>f1</entry>
<entry>e2</entry>
<entry>d3</entry>
<entry>c4</entry>
<entry>b5</entry>
<entry>f2</entry>
<entry>e3</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="10" align="center" rowsep="1"></entry>
</row>
<row>
<entry></entry>
<entry>S1 out dt(ps)</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
</row>
<row>
<entry></entry>
<entry>DLL3,4 dt(ps)</entry>
<entry>920</entry>
<entry>960</entry>
<entry>1000</entry>
<entry>1040</entry>
<entry>1080</entry>
<entry>1120</entry>
<entry>1160</entry>
<entry>1200</entry>
<entry>1240</entry>
</row>
<row>
<entry></entry>
<entry>Delay Line Total Tpd (ps)</entry>
<entry>1720</entry>
<entry>1760</entry>
<entry>1800</entry>
<entry>1840</entry>
<entry>1880</entry>
<entry>1920</entry>
<entry>1960</entry>
<entry>2000</entry>
<entry>2040</entry>
</row>
<row>
<entry></entry>
<entry>Delay Line dt (ps)</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="10" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="10">
<colspec colname="OFFSET" colwidth="140PT" align="left"/>
<colspec colname="1" colwidth="28PT" align="center"/>
<colspec colname="2" colwidth="28PT" align="center"/>
<colspec colname="3" colwidth="28PT" align="center"/>
<colspec colname="4" colwidth="28PT" align="center"/>
<colspec colname="5" colwidth="28PT" align="center"/>
<colspec colname="6" colwidth="28PT" align="center"/>
<colspec colname="7" colwidth="28PT" align="center"/>
<colspec colname="8" colwidth="28PT" align="center"/>
<colspec colname="9" colwidth="28PT" align="center"/>
<tbody valign="top">
<row>
<entry></entry>
<entry>&lt;334&gt;</entry>
<entry>&lt;341&gt;</entry>
<entry>&lt;342&gt;</entry>
<entry>&lt;343&gt;</entry>
<entry>&lt;344&gt;</entry>
<entry>&lt;351&gt;</entry>
<entry>&lt;352&gt;</entry>
<entry>&lt;353&gt;</entry>
<entry>&lt;354&gt;</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="9" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="11">
<colspec colname="OFFSET" colwidth="56PT" align="left"/>
<colspec colname="1" colwidth="84PT" align="left"/>
<colspec colname="2" colwidth="28PT" align="char" char="."/>
<colspec colname="3" colwidth="28PT" align="char" char="."/>
<colspec colname="4" colwidth="28PT" align="char" char="."/>
<colspec colname="5" colwidth="28PT" align="char" char="."/>
<colspec colname="6" colwidth="28PT" align="char" char="."/>
<colspec colname="7" colwidth="28PT" align="char" char="."/>
<colspec colname="8" colwidth="28PT" align="char" char="."/>
<colspec colname="9" colwidth="28PT" align="char" char="."/>
<colspec colname="10" colwidth="28PT" align="char" char="."/>
<tbody valign="top">
<row>
<entry></entry>
<entry>S1 CLK No.</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
</row>
<row>
<entry></entry>
<entry>S4 out-put No.</entry>
<entry>c3</entry>
<entry>b4</entry>
<entry>f1</entry>
<entry>e2</entry>
<entry>d3</entry>
<entry>c4</entry>
<entry>b5</entry>
<entry>f2</entry>
<entry>e3</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="10" align="center" rowsep="1"></entry>
</row>
<row>
<entry></entry>
<entry>S1 out dt(ps)</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
</row>
<row>
<entry></entry>
<entry>DLL3,4 dt(ps)</entry>
<entry>920</entry>
<entry>960</entry>
<entry>1000</entry>
<entry>1040</entry>
<entry>1080</entry>
<entry>1120</entry>
<entry>1160</entry>
<entry>1200</entry>
<entry>1240</entry>
</row>
<row>
<entry></entry>
<entry>Delay Line Total Tpd (ps)</entry>
<entry>2520</entry>
<entry>2560</entry>
<entry>2600</entry>
<entry>2640</entry>
<entry>2680</entry>
<entry>2720</entry>
<entry>2760</entry>
<entry>2800</entry>
<entry>2840</entry>
</row>
<row>
<entry></entry>
<entry>Delay Line dt (ps)</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="10" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="10">
<colspec colname="OFFSET" colwidth="140PT" align="left"/>
<colspec colname="1" colwidth="28PT" align="center"/>
<colspec colname="2" colwidth="28PT" align="center"/>
<colspec colname="3" colwidth="28PT" align="center"/>
<colspec colname="4" colwidth="28PT" align="center"/>
<colspec colname="5" colwidth="28PT" align="center"/>
<colspec colname="6" colwidth="28PT" align="center"/>
<colspec colname="7" colwidth="28PT" align="center"/>
<colspec colname="8" colwidth="28PT" align="center"/>
<colspec colname="9" colwidth="28PT" align="center"/>
<tbody valign="top">
<row>
<entry></entry>
<entry>&lt;434&gt;</entry>
<entry>&lt;441&gt;</entry>
<entry>&lt;442&gt;</entry>
<entry>&lt;443&gt;</entry>
<entry>&lt;444&gt;</entry>
<entry>&lt;451&gt;</entry>
<entry>&lt;452&gt;</entry>
<entry>&lt;453&gt;</entry>
<entry>&lt;454&gt;</entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="11">
<colspec colname="OFFSET" colwidth="56PT" align="left"/>
<colspec colname="1" colwidth="84PT" align="left"/>
<colspec colname="2" colwidth="28PT" align="char" char="."/>
<colspec colname="3" colwidth="28PT" align="char" char="."/>
<colspec colname="4" colwidth="28PT" align="char" char="."/>
<colspec colname="5" colwidth="28PT" align="char" char="."/>
<colspec colname="6" colwidth="28PT" align="char" char="."/>
<colspec colname="7" colwidth="28PT" align="char" char="."/>
<colspec colname="8" colwidth="28PT" align="char" char="."/>
<colspec colname="9" colwidth="28PT" align="char" char="."/>
<colspec colname="10" colwidth="28PT" align="char" char="."/>
<tbody valign="top">
<row>
<entry></entry>
<entry>S1 CLK No.</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
</row>
<row>
<entry></entry>
<entry>S4 out-put No.</entry>
<entry>c3</entry>
<entry>b4</entry>
<entry>f1</entry>
<entry>e2</entry>
<entry>d3</entry>
<entry>c4</entry>
<entry>b5</entry>
<entry>f2</entry>
<entry>e3</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="10" align="center" rowsep="1"></entry>
</row>
<row>
<entry></entry>
<entry>S1 out dt(ps)</entry>
<entry>2400</entry>
<entry>2400</entry>
<entry>2400</entry>
<entry>2400</entry>
<entry>2400</entry>
<entry>2400</entry>
<entry>2400</entry>
<entry>2400</entry>
<entry>2400</entry>
</row>
<row>
<entry></entry>
<entry>DLL3,4 dt(ps)</entry>
<entry>920</entry>
<entry>960</entry>
<entry>1000</entry>
<entry>1040</entry>
<entry>1080</entry>
<entry>1120</entry>
<entry>1160</entry>
<entry>1200</entry>
<entry>1240</entry>
</row>
<row>
<entry></entry>
<entry>Delay Line Total Tpd (ps)</entry>
<entry>3320</entry>
<entry>3360</entry>
<entry>3400</entry>
<entry>3440</entry>
<entry>3480</entry>
<entry>3520</entry>
<entry>3560</entry>
<entry>3600</entry>
<entry>3640</entry>
</row>
<row>
<entry></entry>
<entry>Delay Line dt (ps)</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="10" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
</table>
</table-cwu>
</paragraph>
<paragraph id="P-0247" lvl="0"><number>&lsqb;0247&rsqb;</number>  
<table-cwu id="TABLE-US-00005">
<number>5</number>
<table frame="none" colsep="0" rowsep="0" pgwide="1">
<tgroup align="left" colsep="0" rowsep="0" cols="12">
<colspec colname="OFFSET" colwidth="84PT" align="left"/>
<colspec colname="1" colwidth="28PT" align="center"/>
<colspec colname="2" colwidth="28PT" align="center"/>
<colspec colname="3" colwidth="28PT" align="center"/>
<colspec colname="4" colwidth="28PT" align="center"/>
<colspec colname="5" colwidth="28PT" align="center"/>
<colspec colname="6" colwidth="28PT" align="center"/>
<colspec colname="7" colwidth="28PT" align="center"/>
<colspec colname="8" colwidth="28PT" align="center"/>
<colspec colname="9" colwidth="28PT" align="center"/>
<colspec colname="10" colwidth="28PT" align="center"/>
<colspec colname="11" colwidth="28PT" align="center"/>
<thead>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="11" align="center">TABLE 5</entry>
</row>
<row>
<entry></entry>
<entry></entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="11" align="center" rowsep="1"></entry>
</row>
</thead>
<tbody valign="top">
<row>
<entry></entry>
<entry>&lt;111&gt;</entry>
<entry>&lt;112&gt;</entry>
<entry>&lt;113&gt;</entry>
<entry>&lt;114&gt;</entry>
<entry>&lt;121&gt;</entry>
<entry>&lt;122&gt;</entry>
<entry>&lt;123&gt;</entry>
<entry>&lt;124&gt;</entry>
<entry>&lt;131&gt;</entry>
<entry>&lt;132&gt;</entry>
<entry>&lt;133&gt;</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="11" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="12">
<colspec colname="1" colwidth="84PT" align="left"/>
<colspec colname="2" colwidth="28PT" align="char" char="."/>
<colspec colname="3" colwidth="28PT" align="char" char="."/>
<colspec colname="4" colwidth="28PT" align="char" char="."/>
<colspec colname="5" colwidth="28PT" align="char" char="."/>
<colspec colname="6" colwidth="28PT" align="char" char="."/>
<colspec colname="7" colwidth="28PT" align="char" char="."/>
<colspec colname="8" colwidth="28PT" align="char" char="."/>
<colspec colname="9" colwidth="28PT" align="char" char="."/>
<colspec colname="10" colwidth="28PT" align="char" char="."/>
<colspec colname="11" colwidth="28PT" align="char" char="."/>
<colspec colname="12" colwidth="28PT" align="char" char="."/>
<tbody valign="top">
<row>
<entry>S1 CLK No.</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
</row>
<row>
<entry>S5 out-put No.:a(),a()B</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
</row>
<row>
<entry>cyclic31 off:sw()</entry>
<entry>1</entry>
<entry>2</entry>
<entry>3</entry>
<entry>4</entry>
<entry>1</entry>
<entry>2</entry>
<entry>3</entry>
<entry>4</entry>
<entry>1</entry>
<entry>2</entry>
<entry>3</entry>
</row>
<row>
<entry>S1 out dt(ps)</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
</row>
<row>
<entry>DLL6 dt(ps)</entry>
<entry>160</entry>
<entry>160</entry>
<entry>160</entry>
<entry>160</entry>
<entry>320</entry>
<entry>320</entry>
<entry>320</entry>
<entry>320</entry>
<entry>480</entry>
<entry>480</entry>
<entry>480</entry>
</row>
<row>
<entry>cyclic31 dt(ps)</entry>
<entry>680</entry>
<entry>720</entry>
<entry>760</entry>
<entry>800</entry>
<entry>680</entry>
<entry>720</entry>
<entry>760</entry>
<entry>800</entry>
<entry>680</entry>
<entry>720</entry>
<entry>760</entry>
</row>
<row>
<entry>Delay Line Total Tpd (ps)</entry>
<entry>2440</entry>
<entry>2480</entry>
<entry>2520</entry>
<entry>2560</entry>
<entry>2600</entry>
<entry>2640</entry>
<entry>2680</entry>
<entry>2720</entry>
<entry>2760</entry>
<entry>2800</entry>
<entry>2840</entry>
</row>
<row>
<entry>Delay Line dt (ps)</entry>
<entry>0</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
</row>
<row><entry namest="1" nameend="12" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="12">
<colspec colname="OFFSET" colwidth="84PT" align="left"/>
<colspec colname="1" colwidth="28PT" align="center"/>
<colspec colname="2" colwidth="28PT" align="center"/>
<colspec colname="3" colwidth="28PT" align="center"/>
<colspec colname="4" colwidth="28PT" align="center"/>
<colspec colname="5" colwidth="28PT" align="center"/>
<colspec colname="6" colwidth="28PT" align="center"/>
<colspec colname="7" colwidth="28PT" align="center"/>
<colspec colname="8" colwidth="28PT" align="center"/>
<colspec colname="9" colwidth="28PT" align="center"/>
<colspec colname="10" colwidth="28PT" align="center"/>
<colspec colname="11" colwidth="28PT" align="center"/>
<tbody valign="top">
<row>
<entry></entry>
<entry>&lt;211&gt;</entry>
<entry>&lt;212&gt;</entry>
<entry>&lt;213&gt;</entry>
<entry>&lt;214&gt;</entry>
<entry>&lt;221&gt;</entry>
<entry>&lt;222&gt;</entry>
<entry>&lt;223&gt;</entry>
<entry>&lt;224&gt;</entry>
<entry>&lt;231&gt;</entry>
<entry>&lt;232&gt;</entry>
<entry>&lt;222&gt;</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="11" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="12">
<colspec colname="1" colwidth="84PT" align="left"/>
<colspec colname="2" colwidth="28PT" align="char" char="."/>
<colspec colname="3" colwidth="28PT" align="char" char="."/>
<colspec colname="4" colwidth="28PT" align="char" char="."/>
<colspec colname="5" colwidth="28PT" align="char" char="."/>
<colspec colname="6" colwidth="28PT" align="char" char="."/>
<colspec colname="7" colwidth="28PT" align="char" char="."/>
<colspec colname="8" colwidth="28PT" align="char" char="."/>
<colspec colname="9" colwidth="28PT" align="char" char="."/>
<colspec colname="10" colwidth="28PT" align="char" char="."/>
<colspec colname="11" colwidth="28PT" align="char" char="."/>
<colspec colname="12" colwidth="28PT" align="char" char="."/>
<tbody valign="top">
<row>
<entry>S1 CLK No.</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
</row>
<row>
<entry>S5 out-put No.:a(),a()B</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
</row>
<row>
<entry>cyclic31 off:sw()</entry>
<entry>1</entry>
<entry>2</entry>
<entry>3</entry>
<entry>4</entry>
<entry>1</entry>
<entry>2</entry>
<entry>3</entry>
<entry>4</entry>
<entry>1</entry>
<entry>2</entry>
<entry>3</entry>
</row>
<row>
<entry>S1 out dt(ps)</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
</row>
<row>
<entry>DLL6 dt(ps)</entry>
<entry>160</entry>
<entry>160</entry>
<entry>160</entry>
<entry>160</entry>
<entry>320</entry>
<entry>320</entry>
<entry>320</entry>
<entry>320</entry>
<entry>480</entry>
<entry>480</entry>
<entry>480</entry>
</row>
<row>
<entry>cyclic31 dt(ps)</entry>
<entry>680</entry>
<entry>720</entry>
<entry>760</entry>
<entry>800</entry>
<entry>680</entry>
<entry>720</entry>
<entry>760</entry>
<entry>800</entry>
<entry>680</entry>
<entry>720</entry>
<entry>760</entry>
</row>
<row>
<entry>Delay Line Total Tpd (ps)</entry>
<entry>3240</entry>
<entry>3280</entry>
<entry>3320</entry>
<entry>3360</entry>
<entry>3400</entry>
<entry>3440</entry>
<entry>3480</entry>
<entry>3520</entry>
<entry>3560</entry>
<entry>3600</entry>
<entry>3640</entry>
</row>
<row>
<entry>Delay Line dt (ps)</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
</row>
<row><entry namest="1" nameend="12" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="12">
<colspec colname="OFFSET" colwidth="84PT" align="left"/>
<colspec colname="1" colwidth="28PT" align="center"/>
<colspec colname="2" colwidth="28PT" align="center"/>
<colspec colname="3" colwidth="28PT" align="center"/>
<colspec colname="4" colwidth="28PT" align="center"/>
<colspec colname="5" colwidth="28PT" align="center"/>
<colspec colname="6" colwidth="28PT" align="center"/>
<colspec colname="7" colwidth="28PT" align="center"/>
<colspec colname="8" colwidth="28PT" align="center"/>
<colspec colname="9" colwidth="28PT" align="center"/>
<colspec colname="10" colwidth="28PT" align="center"/>
<colspec colname="11" colwidth="28PT" align="center"/>
<tbody valign="top">
<row>
<entry></entry>
<entry>&lt;311&gt;</entry>
<entry>&lt;312&gt;</entry>
<entry>&lt;313&gt;</entry>
<entry>&lt;314&gt;</entry>
<entry>&lt;321&gt;</entry>
<entry>&lt;322&gt;</entry>
<entry>&lt;323&gt;</entry>
<entry>&lt;324&gt;</entry>
<entry>&lt;331&gt;</entry>
<entry>&lt;332&gt;</entry>
<entry>&lt;333&gt;</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="11" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="12">
<colspec colname="1" colwidth="84PT" align="left"/>
<colspec colname="2" colwidth="28PT" align="char" char="."/>
<colspec colname="3" colwidth="28PT" align="char" char="."/>
<colspec colname="4" colwidth="28PT" align="char" char="."/>
<colspec colname="5" colwidth="28PT" align="char" char="."/>
<colspec colname="6" colwidth="28PT" align="char" char="."/>
<colspec colname="7" colwidth="28PT" align="char" char="."/>
<colspec colname="8" colwidth="28PT" align="char" char="."/>
<colspec colname="9" colwidth="28PT" align="char" char="."/>
<colspec colname="10" colwidth="28PT" align="char" char="."/>
<colspec colname="11" colwidth="28PT" align="char" char="."/>
<colspec colname="12" colwidth="28PT" align="char" char="."/>
<tbody valign="top">
<row>
<entry>S1 CLK No.</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
</row>
<row>
<entry>S5 out-put No.:a(),a()B</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
</row>
<row>
<entry>cyclic31 off:sw()</entry>
<entry>1</entry>
<entry>2</entry>
<entry>3</entry>
<entry>4</entry>
<entry>1</entry>
<entry>2</entry>
<entry>3</entry>
<entry>4</entry>
<entry>1</entry>
<entry>2</entry>
<entry>3</entry>
</row>
<row>
<entry>S1 out dt(ps)</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
</row>
<row>
<entry>DLL6 dt(ps)</entry>
<entry>160</entry>
<entry>160</entry>
<entry>160</entry>
<entry>160</entry>
<entry>320</entry>
<entry>320</entry>
<entry>320</entry>
<entry>320</entry>
<entry>480</entry>
<entry>480</entry>
<entry>480</entry>
</row>
<row>
<entry>cyclic31 dt(ps)</entry>
<entry>680</entry>
<entry>720</entry>
<entry>760</entry>
<entry>800</entry>
<entry>680</entry>
<entry>720</entry>
<entry>760</entry>
<entry>800</entry>
<entry>680</entry>
<entry>720</entry>
<entry>760</entry>
</row>
<row>
<entry>Delay Line Total Tpd (ps)</entry>
<entry>4040</entry>
<entry>4080</entry>
<entry>4120</entry>
<entry>4160</entry>
<entry>4200</entry>
<entry>4240</entry>
<entry>4280</entry>
<entry>4320</entry>
<entry>4360</entry>
<entry>4400</entry>
<entry>4440</entry>
</row>
<row>
<entry>Delay Line dt (ps)</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
</row>
<row><entry namest="1" nameend="12" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="12">
<colspec colname="OFFSET" colwidth="84PT" align="left"/>
<colspec colname="1" colwidth="28PT" align="center"/>
<colspec colname="2" colwidth="28PT" align="center"/>
<colspec colname="3" colwidth="28PT" align="center"/>
<colspec colname="4" colwidth="28PT" align="center"/>
<colspec colname="5" colwidth="28PT" align="center"/>
<colspec colname="6" colwidth="28PT" align="center"/>
<colspec colname="7" colwidth="28PT" align="center"/>
<colspec colname="8" colwidth="28PT" align="center"/>
<colspec colname="9" colwidth="28PT" align="center"/>
<colspec colname="10" colwidth="28PT" align="center"/>
<colspec colname="11" colwidth="28PT" align="center"/>
<tbody valign="top">
<row>
<entry></entry>
<entry>&lt;411&gt;</entry>
<entry>&lt;412&gt;</entry>
<entry>&lt;413&gt;</entry>
<entry>&lt;414&gt;</entry>
<entry>&lt;421&gt;</entry>
<entry>&lt;422&gt;</entry>
<entry>&lt;423&gt;</entry>
<entry>&lt;424&gt;</entry>
<entry>&lt;431&gt;</entry>
<entry>&lt;432&gt;</entry>
<entry>&lt;433&gt;</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="11" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="12">
<colspec colname="1" colwidth="84PT" align="left"/>
<colspec colname="2" colwidth="28PT" align="char" char="."/>
<colspec colname="3" colwidth="28PT" align="char" char="."/>
<colspec colname="4" colwidth="28PT" align="char" char="."/>
<colspec colname="5" colwidth="28PT" align="char" char="."/>
<colspec colname="6" colwidth="28PT" align="char" char="."/>
<colspec colname="7" colwidth="28PT" align="char" char="."/>
<colspec colname="8" colwidth="28PT" align="char" char="."/>
<colspec colname="9" colwidth="28PT" align="char" char="."/>
<colspec colname="10" colwidth="28PT" align="char" char="."/>
<colspec colname="11" colwidth="28PT" align="char" char="."/>
<colspec colname="12" colwidth="28PT" align="char" char="."/>
<tbody valign="top">
<row>
<entry>S1 CLK No.</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
</row>
<row>
<entry>S5 out-put No.:a(),a()B</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
</row>
<row>
<entry>cyclic31 off:sw()</entry>
<entry>1</entry>
<entry>2</entry>
<entry>3</entry>
<entry>4</entry>
<entry>1</entry>
<entry>2</entry>
<entry>3</entry>
<entry>4</entry>
<entry>1</entry>
<entry>2</entry>
<entry>3</entry>
</row>
<row>
<entry>S1 out dt(ps)</entry>
<entry>2400</entry>
<entry>2400</entry>
<entry>2400</entry>
<entry>2400</entry>
<entry>2400</entry>
<entry>2400</entry>
<entry>2400</entry>
<entry>2400</entry>
<entry>2400</entry>
<entry>2400</entry>
<entry>2400</entry>
</row>
<row>
<entry>DLL6 dt(ps)</entry>
<entry>160</entry>
<entry>160</entry>
<entry>160</entry>
<entry>160</entry>
<entry>320</entry>
<entry>320</entry>
<entry>320</entry>
<entry>320</entry>
<entry>480</entry>
<entry>480</entry>
<entry>480</entry>
</row>
<row>
<entry>cyclic31 dt(ps)</entry>
<entry>680</entry>
<entry>720</entry>
<entry>760</entry>
<entry>800</entry>
<entry>680</entry>
<entry>720</entry>
<entry>760</entry>
<entry>800</entry>
<entry>680</entry>
<entry>720</entry>
<entry>760</entry>
</row>
<row>
<entry>Delay Line Total Tpd (ps)</entry>
<entry>4840</entry>
<entry>4880</entry>
<entry>4920</entry>
<entry>4960</entry>
<entry>5000</entry>
<entry>5040</entry>
<entry>5080</entry>
<entry>5120</entry>
<entry>5160</entry>
<entry>5200</entry>
<entry>5240</entry>
</row>
<row>
<entry>Delay Line dt (ps)</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
</row>
<row><entry namest="1" nameend="12" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="10">
<colspec colname="OFFSET" colwidth="140PT" align="left"/>
<colspec colname="1" colwidth="28PT" align="center"/>
<colspec colname="2" colwidth="28PT" align="center"/>
<colspec colname="3" colwidth="28PT" align="center"/>
<colspec colname="4" colwidth="28PT" align="center"/>
<colspec colname="5" colwidth="28PT" align="center"/>
<colspec colname="6" colwidth="28PT" align="center"/>
<colspec colname="7" colwidth="28PT" align="center"/>
<colspec colname="8" colwidth="28PT" align="center"/>
<colspec colname="9" colwidth="28PT" align="center"/>
<tbody valign="top">
<row>
<entry></entry>
<entry>&lt;134&gt;</entry>
<entry>&lt;141&gt;</entry>
<entry>&lt;142&gt;</entry>
<entry>&lt;143&gt;</entry>
<entry>&lt;144&gt;</entry>
<entry>&lt;151&gt;</entry>
<entry>&lt;152&gt;</entry>
<entry>&lt;153&gt;</entry>
<entry>&lt;154&gt;</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="9" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="11">
<colspec colname="OFFSET" colwidth="56PT" align="left"/>
<colspec colname="1" colwidth="84PT" align="left"/>
<colspec colname="2" colwidth="28PT" align="char" char="."/>
<colspec colname="3" colwidth="28PT" align="char" char="."/>
<colspec colname="4" colwidth="28PT" align="char" char="."/>
<colspec colname="5" colwidth="28PT" align="char" char="."/>
<colspec colname="6" colwidth="28PT" align="char" char="."/>
<colspec colname="7" colwidth="28PT" align="char" char="."/>
<colspec colname="8" colwidth="28PT" align="char" char="."/>
<colspec colname="9" colwidth="28PT" align="char" char="."/>
<colspec colname="10" colwidth="28PT" align="char" char="."/>
<tbody valign="top">
<row>
<entry></entry>
<entry>S1 CLK No.</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
</row>
<row>
<entry></entry>
<entry>S5 out-put No.:a(),a()B</entry>
<entry>3</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>5</entry>
<entry>5</entry>
<entry>5</entry>
<entry>5</entry>
</row>
<row>
<entry></entry>
<entry>cyclic31 off:sw()</entry>
<entry>4</entry>
<entry>1</entry>
<entry>2</entry>
<entry>3</entry>
<entry>4</entry>
<entry>1</entry>
<entry>2</entry>
<entry>3</entry>
<entry>4</entry>
</row>
<row>
<entry></entry>
<entry>S1 out dt(ps)</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
</row>
<row>
<entry></entry>
<entry>DLL6 dt(ps)</entry>
<entry>480</entry>
<entry>640</entry>
<entry>640</entry>
<entry>640</entry>
<entry>640</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
</row>
<row>
<entry></entry>
<entry>cyclic31 dt(ps)</entry>
<entry>800</entry>
<entry>680</entry>
<entry>720</entry>
<entry>760</entry>
<entry>800</entry>
<entry>680</entry>
<entry>720</entry>
<entry>760</entry>
<entry>800</entry>
</row>
<row>
<entry></entry>
<entry>Delay Line Total Tpd (ps)</entry>
<entry>2880</entry>
<entry>2920</entry>
<entry>2960</entry>
<entry>3000</entry>
<entry>3040</entry>
<entry>3060</entry>
<entry>3120</entry>
<entry>3160</entry>
<entry>3200</entry>
</row>
<row>
<entry></entry>
<entry>Delay Line dt (ps)</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="10" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="10">
<colspec colname="OFFSET" colwidth="140PT" align="left"/>
<colspec colname="1" colwidth="28PT" align="center"/>
<colspec colname="2" colwidth="28PT" align="center"/>
<colspec colname="3" colwidth="28PT" align="center"/>
<colspec colname="4" colwidth="28PT" align="center"/>
<colspec colname="5" colwidth="28PT" align="center"/>
<colspec colname="6" colwidth="28PT" align="center"/>
<colspec colname="7" colwidth="28PT" align="center"/>
<colspec colname="8" colwidth="28PT" align="center"/>
<colspec colname="9" colwidth="28PT" align="center"/>
<tbody valign="top">
<row>
<entry></entry>
<entry>&lt;234&gt;</entry>
<entry>&lt;241&gt;</entry>
<entry>&lt;242&gt;</entry>
<entry>&lt;243&gt;</entry>
<entry>&lt;244&gt;</entry>
<entry>&lt;251&gt;</entry>
<entry>&lt;252&gt;</entry>
<entry>&lt;253&gt;</entry>
<entry>&lt;254&gt;</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="9" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="11">
<colspec colname="OFFSET" colwidth="56PT" align="left"/>
<colspec colname="1" colwidth="84PT" align="left"/>
<colspec colname="2" colwidth="28PT" align="char" char="."/>
<colspec colname="3" colwidth="28PT" align="char" char="."/>
<colspec colname="4" colwidth="28PT" align="char" char="."/>
<colspec colname="5" colwidth="28PT" align="char" char="."/>
<colspec colname="6" colwidth="28PT" align="char" char="."/>
<colspec colname="7" colwidth="28PT" align="char" char="."/>
<colspec colname="8" colwidth="28PT" align="char" char="."/>
<colspec colname="9" colwidth="28PT" align="char" char="."/>
<colspec colname="10" colwidth="28PT" align="char" char="."/>
<tbody valign="top">
<row>
<entry></entry>
<entry>S1 CLK No.</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
</row>
<row>
<entry></entry>
<entry>S5 out-put No.:a(),a()B</entry>
<entry>3</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>5</entry>
<entry>5</entry>
<entry>5</entry>
<entry>5</entry>
</row>
<row>
<entry></entry>
<entry>cyclic31 off:sw()</entry>
<entry>4</entry>
<entry>1</entry>
<entry>2</entry>
<entry>3</entry>
<entry>4</entry>
<entry>1</entry>
<entry>2</entry>
<entry>3</entry>
<entry>4</entry>
</row>
<row>
<entry></entry>
<entry>S1 out dt(ps)</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
</row>
<row>
<entry></entry>
<entry>DLL6 dt(ps)</entry>
<entry>480</entry>
<entry>640</entry>
<entry>640</entry>
<entry>640</entry>
<entry>640</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
</row>
<row>
<entry></entry>
<entry>cyclic31 dt(ps)</entry>
<entry>800</entry>
<entry>680</entry>
<entry>720</entry>
<entry>760</entry>
<entry>800</entry>
<entry>680</entry>
<entry>720</entry>
<entry>760</entry>
<entry>800</entry>
</row>
<row>
<entry></entry>
<entry>Delay Line Total Tpd (ps)</entry>
<entry>3680</entry>
<entry>3720</entry>
<entry>3760</entry>
<entry>3800</entry>
<entry>3840</entry>
<entry>3880</entry>
<entry>3920</entry>
<entry>3960</entry>
<entry>4000</entry>
</row>
<row>
<entry></entry>
<entry>Delay Line dt (ps)</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="10" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="10">
<colspec colname="OFFSET" colwidth="140PT" align="left"/>
<colspec colname="1" colwidth="28PT" align="center"/>
<colspec colname="2" colwidth="28PT" align="center"/>
<colspec colname="3" colwidth="28PT" align="center"/>
<colspec colname="4" colwidth="28PT" align="center"/>
<colspec colname="5" colwidth="28PT" align="center"/>
<colspec colname="6" colwidth="28PT" align="center"/>
<colspec colname="7" colwidth="28PT" align="center"/>
<colspec colname="8" colwidth="28PT" align="center"/>
<colspec colname="9" colwidth="28PT" align="center"/>
<tbody valign="top">
<row>
<entry></entry>
<entry>&lt;334&gt;</entry>
<entry>&lt;341&gt;</entry>
<entry>&lt;342&gt;</entry>
<entry>&lt;343&gt;</entry>
<entry>&lt;344&gt;</entry>
<entry>&lt;351&gt;</entry>
<entry>&lt;352&gt;</entry>
<entry>&lt;353&gt;</entry>
<entry>&lt;354&gt;</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="9" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="11">
<colspec colname="OFFSET" colwidth="56PT" align="left"/>
<colspec colname="1" colwidth="84PT" align="left"/>
<colspec colname="2" colwidth="28PT" align="char" char="."/>
<colspec colname="3" colwidth="28PT" align="char" char="."/>
<colspec colname="4" colwidth="28PT" align="char" char="."/>
<colspec colname="5" colwidth="28PT" align="char" char="."/>
<colspec colname="6" colwidth="28PT" align="char" char="."/>
<colspec colname="7" colwidth="28PT" align="char" char="."/>
<colspec colname="8" colwidth="28PT" align="char" char="."/>
<colspec colname="9" colwidth="28PT" align="char" char="."/>
<colspec colname="10" colwidth="28PT" align="char" char="."/>
<tbody valign="top">
<row>
<entry></entry>
<entry>S1 CLK No.</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
</row>
<row>
<entry></entry>
<entry>S5 out-put No.:a(),a()B</entry>
<entry>3</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>5</entry>
<entry>5</entry>
<entry>5</entry>
<entry>5</entry>
</row>
<row>
<entry></entry>
<entry>cyclic31 off:sw()</entry>
<entry>4</entry>
<entry>1</entry>
<entry>2</entry>
<entry>3</entry>
<entry>4</entry>
<entry>1</entry>
<entry>2</entry>
<entry>3</entry>
<entry>4</entry>
</row>
<row>
<entry></entry>
<entry>S1 out dt(ps)</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
</row>
<row>
<entry></entry>
<entry>DLL6 dt(ps)</entry>
<entry>480</entry>
<entry>640</entry>
<entry>640</entry>
<entry>640</entry>
<entry>640</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
</row>
<row>
<entry></entry>
<entry>cyclic31 dt(ps)</entry>
<entry>800</entry>
<entry>680</entry>
<entry>720</entry>
<entry>760</entry>
<entry>800</entry>
<entry>680</entry>
<entry>720</entry>
<entry>760</entry>
<entry>800</entry>
</row>
<row>
<entry></entry>
<entry>Delay Line Total Tpd (ps)</entry>
<entry>4480</entry>
<entry>4520</entry>
<entry>4560</entry>
<entry>4600</entry>
<entry>4640</entry>
<entry>4680</entry>
<entry>4720</entry>
<entry>4760</entry>
<entry>4800</entry>
</row>
<row>
<entry></entry>
<entry>Delay Line dt (ps)</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="10" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="10">
<colspec colname="OFFSET" colwidth="140PT" align="left"/>
<colspec colname="1" colwidth="28PT" align="center"/>
<colspec colname="2" colwidth="28PT" align="center"/>
<colspec colname="3" colwidth="28PT" align="center"/>
<colspec colname="4" colwidth="28PT" align="center"/>
<colspec colname="5" colwidth="28PT" align="center"/>
<colspec colname="6" colwidth="28PT" align="center"/>
<colspec colname="7" colwidth="28PT" align="center"/>
<colspec colname="8" colwidth="28PT" align="center"/>
<colspec colname="9" colwidth="28PT" align="center"/>
<tbody valign="top">
<row>
<entry></entry>
<entry>&lt;434&gt;</entry>
<entry>&lt;441&gt;</entry>
<entry>&lt;442&gt;</entry>
<entry>&lt;443&gt;</entry>
<entry>&lt;444&gt;</entry>
<entry>&lt;451&gt;</entry>
<entry>&lt;452&gt;</entry>
<entry>&lt;453&gt;</entry>
<entry>&lt;454&gt;</entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="11">
<colspec colname="OFFSET" colwidth="56PT" align="left"/>
<colspec colname="1" colwidth="84PT" align="left"/>
<colspec colname="2" colwidth="28PT" align="char" char="."/>
<colspec colname="3" colwidth="28PT" align="char" char="."/>
<colspec colname="4" colwidth="28PT" align="char" char="."/>
<colspec colname="5" colwidth="28PT" align="char" char="."/>
<colspec colname="6" colwidth="28PT" align="char" char="."/>
<colspec colname="7" colwidth="28PT" align="char" char="."/>
<colspec colname="8" colwidth="28PT" align="char" char="."/>
<colspec colname="9" colwidth="28PT" align="char" char="."/>
<colspec colname="10" colwidth="28PT" align="char" char="."/>
<tbody valign="top">
<row>
<entry></entry>
<entry>S1 CLK No.</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
</row>
<row>
<entry></entry>
<entry>S5 out-put No.:a(),a()B</entry>
<entry>3</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>5</entry>
<entry>5</entry>
<entry>5</entry>
<entry>5</entry>
</row>
<row>
<entry></entry>
<entry>cyclic31 off:sw()</entry>
<entry>4</entry>
<entry>1</entry>
<entry>2</entry>
<entry>3</entry>
<entry>4</entry>
<entry>1</entry>
<entry>2</entry>
<entry>3</entry>
<entry>4</entry>
</row>
<row>
<entry></entry>
<entry>S1 out dt(ps)</entry>
<entry>2400</entry>
<entry>2400</entry>
<entry>2400</entry>
<entry>2400</entry>
<entry>2400</entry>
<entry>2400</entry>
<entry>2400</entry>
<entry>2400</entry>
<entry>2400</entry>
</row>
<row>
<entry></entry>
<entry>DLL6 dt(ps)</entry>
<entry>480</entry>
<entry>640</entry>
<entry>640</entry>
<entry>640</entry>
<entry>640</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
</row>
<row>
<entry></entry>
<entry>cyclic31 dt(ps)</entry>
<entry>800</entry>
<entry>680</entry>
<entry>720</entry>
<entry>760</entry>
<entry>800</entry>
<entry>680</entry>
<entry>720</entry>
<entry>760</entry>
<entry>800</entry>
</row>
<row>
<entry></entry>
<entry>Delay Line Total Tpd (ps)</entry>
<entry>5280</entry>
<entry>5320</entry>
<entry>5360</entry>
<entry>5400</entry>
<entry>5440</entry>
<entry>5480</entry>
<entry>5520</entry>
<entry>5560</entry>
<entry>5600</entry>
</row>
<row>
<entry></entry>
<entry>Delay Line dt (ps)</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
<entry>40</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="10" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
</table>
</table-cwu>
</paragraph>
<paragraph id="P-0248" lvl="0"><number>&lsqb;0248&rsqb;</number>  
<table-cwu id="TABLE-US-00006">
<number>6</number>
<table frame="none" colsep="0" rowsep="0" pgwide="1">
<tgroup align="left" colsep="0" rowsep="0" cols="12">
<colspec colname="OFFSET" colwidth="84PT" align="left"/>
<colspec colname="1" colwidth="28PT" align="center"/>
<colspec colname="2" colwidth="28PT" align="center"/>
<colspec colname="3" colwidth="28PT" align="center"/>
<colspec colname="4" colwidth="28PT" align="center"/>
<colspec colname="5" colwidth="28PT" align="center"/>
<colspec colname="6" colwidth="28PT" align="center"/>
<colspec colname="7" colwidth="28PT" align="center"/>
<colspec colname="8" colwidth="28PT" align="center"/>
<colspec colname="9" colwidth="28PT" align="center"/>
<colspec colname="10" colwidth="28PT" align="center"/>
<colspec colname="11" colwidth="28PT" align="center"/>
<thead>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="11" align="center">TABLE 6</entry>
</row>
<row>
<entry></entry>
<entry></entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="11" align="center" rowsep="1"></entry>
</row>
</thead>
<tbody valign="top">
<row>
<entry></entry>
<entry>&lt;111&gt;</entry>
<entry>&lt;112&gt;</entry>
<entry>&lt;113&gt;</entry>
<entry>&lt;114&gt;</entry>
<entry>&lt;121&gt;</entry>
<entry>&lt;122&gt;</entry>
<entry>&lt;123&gt;</entry>
<entry>&lt;124&gt;</entry>
<entry>&lt;131&gt;</entry>
<entry>&lt;132&gt;</entry>
<entry>&lt;133&gt;</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="11" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="12">
<colspec colname="1" colwidth="84PT" align="left"/>
<colspec colname="2" colwidth="28PT" align="char" char="."/>
<colspec colname="3" colwidth="28PT" align="char" char="."/>
<colspec colname="4" colwidth="28PT" align="char" char="."/>
<colspec colname="5" colwidth="28PT" align="char" char="."/>
<colspec colname="6" colwidth="28PT" align="char" char="."/>
<colspec colname="7" colwidth="28PT" align="char" char="."/>
<colspec colname="8" colwidth="28PT" align="char" char="."/>
<colspec colname="9" colwidth="28PT" align="char" char="."/>
<colspec colname="10" colwidth="28PT" align="char" char="."/>
<colspec colname="11" colwidth="28PT" align="char" char="."/>
<colspec colname="12" colwidth="28PT" align="char" char="."/>
<tbody valign="top">
<row>
<entry>S1 CLK No.</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
</row>
<row>
<entry>S5 out-put No.:a(),a()B</entry>
<entry>5</entry>
<entry>5</entry>
<entry>5</entry>
<entry>5</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
</row>
<row>
<entry>cyclic31 off:sw()</entry>
<entry>4</entry>
<entry>3</entry>
<entry>2</entry>
<entry>1</entry>
<entry>4</entry>
<entry>3</entry>
<entry>2</entry>
<entry>1</entry>
<entry>4</entry>
<entry>3</entry>
<entry>2</entry>
</row>
<row>
<entry>S1 out dt(ps)</entry>
<entry>2400</entry>
<entry>2400</entry>
<entry>2400</entry>
<entry>2400</entry>
<entry>2400</entry>
<entry>2400</entry>
<entry>2400</entry>
<entry>2400</entry>
<entry>2400</entry>
<entry>2400</entry>
<entry>2400</entry>
</row>
<row>
<entry>DLL6 dt(ps)</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
<entry>640</entry>
<entry>640</entry>
<entry>640</entry>
<entry>640</entry>
<entry>480</entry>
<entry>480</entry>
<entry>480</entry>
</row>
<row>
<entry>cyclic31 dt(ps)</entry>
<entry>800</entry>
<entry>760</entry>
<entry>720</entry>
<entry>680</entry>
<entry>800</entry>
<entry>760</entry>
<entry>720</entry>
<entry>680</entry>
<entry>800</entry>
<entry>760</entry>
<entry>720</entry>
</row>
<row>
<entry>Delay Line Total Tpd (ps)</entry>
<entry>5600</entry>
<entry>5560</entry>
<entry>5520</entry>
<entry>5480</entry>
<entry>5440</entry>
<entry>5400</entry>
<entry>5360</entry>
<entry>5320</entry>
<entry>5280</entry>
<entry>5240</entry>
<entry>5200</entry>
</row>
<row>
<entry>Delay Line dt (ps)</entry>
<entry>0</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
</row>
<row><entry namest="1" nameend="12" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="12">
<colspec colname="OFFSET" colwidth="84PT" align="left"/>
<colspec colname="1" colwidth="28PT" align="center"/>
<colspec colname="2" colwidth="28PT" align="center"/>
<colspec colname="3" colwidth="28PT" align="center"/>
<colspec colname="4" colwidth="28PT" align="center"/>
<colspec colname="5" colwidth="28PT" align="center"/>
<colspec colname="6" colwidth="28PT" align="center"/>
<colspec colname="7" colwidth="28PT" align="center"/>
<colspec colname="8" colwidth="28PT" align="center"/>
<colspec colname="9" colwidth="28PT" align="center"/>
<colspec colname="10" colwidth="28PT" align="center"/>
<colspec colname="11" colwidth="28PT" align="center"/>
<tbody valign="top">
<row>
<entry></entry>
<entry>&lt;211&gt;</entry>
<entry>&lt;212&gt;</entry>
<entry>&lt;213&gt;</entry>
<entry>&lt;214&gt;</entry>
<entry>&lt;221&gt;</entry>
<entry>&lt;222&gt;</entry>
<entry>&lt;223&gt;</entry>
<entry>&lt;224&gt;</entry>
<entry>&lt;231&gt;</entry>
<entry>&lt;232&gt;</entry>
<entry>&lt;222&gt;</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="11" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="12">
<colspec colname="1" colwidth="84PT" align="left"/>
<colspec colname="2" colwidth="28PT" align="char" char="."/>
<colspec colname="3" colwidth="28PT" align="char" char="."/>
<colspec colname="4" colwidth="28PT" align="char" char="."/>
<colspec colname="5" colwidth="28PT" align="char" char="."/>
<colspec colname="6" colwidth="28PT" align="char" char="."/>
<colspec colname="7" colwidth="28PT" align="char" char="."/>
<colspec colname="8" colwidth="28PT" align="char" char="."/>
<colspec colname="9" colwidth="28PT" align="char" char="."/>
<colspec colname="10" colwidth="28PT" align="char" char="."/>
<colspec colname="11" colwidth="28PT" align="char" char="."/>
<colspec colname="12" colwidth="28PT" align="char" char="."/>
<tbody valign="top">
<row>
<entry>S1 CLK No.</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
</row>
<row>
<entry>S5 out-put No.:a(),a()B</entry>
<entry>5</entry>
<entry>5</entry>
<entry>5</entry>
<entry>5</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
</row>
<row>
<entry>cyclic31 off:sw()</entry>
<entry>4</entry>
<entry>3</entry>
<entry>2</entry>
<entry>1</entry>
<entry>4</entry>
<entry>3</entry>
<entry>2</entry>
<entry>1</entry>
<entry>4</entry>
<entry>3</entry>
<entry>2</entry>
</row>
<row>
<entry>S1 out dt(ps)</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
</row>
<row>
<entry>DLL6 dt(ps)</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
<entry>640</entry>
<entry>640</entry>
<entry>640</entry>
<entry>640</entry>
<entry>480</entry>
<entry>480</entry>
<entry>480</entry>
</row>
<row>
<entry>cyclic31 dt(ps)</entry>
<entry>800</entry>
<entry>760</entry>
<entry>720</entry>
<entry>680</entry>
<entry>800</entry>
<entry>760</entry>
<entry>720</entry>
<entry>680</entry>
<entry>800</entry>
<entry>760</entry>
<entry>720</entry>
</row>
<row>
<entry>Delay Line Total Tpd (ps)</entry>
<entry>4800</entry>
<entry>4760</entry>
<entry>4720</entry>
<entry>4680</entry>
<entry>4640</entry>
<entry>4600</entry>
<entry>4560</entry>
<entry>4520</entry>
<entry>4480</entry>
<entry>4440</entry>
<entry>4400</entry>
</row>
<row>
<entry>Delay Line dt (ps)</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
</row>
<row><entry namest="1" nameend="12" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="12">
<colspec colname="OFFSET" colwidth="84PT" align="left"/>
<colspec colname="1" colwidth="28PT" align="center"/>
<colspec colname="2" colwidth="28PT" align="center"/>
<colspec colname="3" colwidth="28PT" align="center"/>
<colspec colname="4" colwidth="28PT" align="center"/>
<colspec colname="5" colwidth="28PT" align="center"/>
<colspec colname="6" colwidth="28PT" align="center"/>
<colspec colname="7" colwidth="28PT" align="center"/>
<colspec colname="8" colwidth="28PT" align="center"/>
<colspec colname="9" colwidth="28PT" align="center"/>
<colspec colname="10" colwidth="28PT" align="center"/>
<colspec colname="11" colwidth="28PT" align="center"/>
<tbody valign="top">
<row>
<entry></entry>
<entry>&lt;311&gt;</entry>
<entry>&lt;312&gt;</entry>
<entry>&lt;313&gt;</entry>
<entry>&lt;314&gt;</entry>
<entry>&lt;321&gt;</entry>
<entry>&lt;322&gt;</entry>
<entry>&lt;323&gt;</entry>
<entry>&lt;324&gt;</entry>
<entry>&lt;331&gt;</entry>
<entry>&lt;332&gt;</entry>
<entry>&lt;333&gt;</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="11" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="12">
<colspec colname="1" colwidth="84PT" align="left"/>
<colspec colname="2" colwidth="28PT" align="char" char="."/>
<colspec colname="3" colwidth="28PT" align="char" char="."/>
<colspec colname="4" colwidth="28PT" align="char" char="."/>
<colspec colname="5" colwidth="28PT" align="char" char="."/>
<colspec colname="6" colwidth="28PT" align="char" char="."/>
<colspec colname="7" colwidth="28PT" align="char" char="."/>
<colspec colname="8" colwidth="28PT" align="char" char="."/>
<colspec colname="9" colwidth="28PT" align="char" char="."/>
<colspec colname="10" colwidth="28PT" align="char" char="."/>
<colspec colname="11" colwidth="28PT" align="char" char="."/>
<colspec colname="12" colwidth="28PT" align="char" char="."/>
<tbody valign="top">
<row>
<entry>S1 CLK No.</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
</row>
<row>
<entry>S5 out-put No.:a(),a()B</entry>
<entry>5</entry>
<entry>5</entry>
<entry>5</entry>
<entry>5</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
</row>
<row>
<entry>cyclic31 off:sw()</entry>
<entry>4</entry>
<entry>3</entry>
<entry>2</entry>
<entry>1</entry>
<entry>4</entry>
<entry>3</entry>
<entry>2</entry>
<entry>1</entry>
<entry>4</entry>
<entry>3</entry>
<entry>2</entry>
</row>
<row>
<entry>S1 out dt(ps)</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
</row>
<row>
<entry>DLL6 dt(ps)</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
<entry>640</entry>
<entry>640</entry>
<entry>640</entry>
<entry>640</entry>
<entry>480</entry>
<entry>480</entry>
<entry>480</entry>
</row>
<row>
<entry>cyclic31 dt(ps)</entry>
<entry>800</entry>
<entry>760</entry>
<entry>720</entry>
<entry>680</entry>
<entry>800</entry>
<entry>760</entry>
<entry>720</entry>
<entry>680</entry>
<entry>800</entry>
<entry>760</entry>
<entry>720</entry>
</row>
<row>
<entry>Delay Line Total Tpd (ps)</entry>
<entry>4000</entry>
<entry>3960</entry>
<entry>3920</entry>
<entry>3880</entry>
<entry>3840</entry>
<entry>3800</entry>
<entry>3760</entry>
<entry>3720</entry>
<entry>3680</entry>
<entry>3640</entry>
<entry>3600</entry>
</row>
<row>
<entry>Delay Line dt (ps)</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
</row>
<row><entry namest="1" nameend="12" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="12">
<colspec colname="OFFSET" colwidth="84PT" align="left"/>
<colspec colname="1" colwidth="28PT" align="center"/>
<colspec colname="2" colwidth="28PT" align="center"/>
<colspec colname="3" colwidth="28PT" align="center"/>
<colspec colname="4" colwidth="28PT" align="center"/>
<colspec colname="5" colwidth="28PT" align="center"/>
<colspec colname="6" colwidth="28PT" align="center"/>
<colspec colname="7" colwidth="28PT" align="center"/>
<colspec colname="8" colwidth="28PT" align="center"/>
<colspec colname="9" colwidth="28PT" align="center"/>
<colspec colname="10" colwidth="28PT" align="center"/>
<colspec colname="11" colwidth="28PT" align="center"/>
<tbody valign="top">
<row>
<entry></entry>
<entry>&lt;411&gt;</entry>
<entry>&lt;412&gt;</entry>
<entry>&lt;413&gt;</entry>
<entry>&lt;414&gt;</entry>
<entry>&lt;421&gt;</entry>
<entry>&lt;422&gt;</entry>
<entry>&lt;423&gt;</entry>
<entry>&lt;424&gt;</entry>
<entry>&lt;431&gt;</entry>
<entry>&lt;432&gt;</entry>
<entry>&lt;433&gt;</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="11" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="12">
<colspec colname="1" colwidth="84PT" align="left"/>
<colspec colname="2" colwidth="28PT" align="char" char="."/>
<colspec colname="3" colwidth="28PT" align="char" char="."/>
<colspec colname="4" colwidth="28PT" align="char" char="."/>
<colspec colname="5" colwidth="28PT" align="char" char="."/>
<colspec colname="6" colwidth="28PT" align="char" char="."/>
<colspec colname="7" colwidth="28PT" align="char" char="."/>
<colspec colname="8" colwidth="28PT" align="char" char="."/>
<colspec colname="9" colwidth="28PT" align="char" char="."/>
<colspec colname="10" colwidth="28PT" align="char" char="."/>
<colspec colname="11" colwidth="28PT" align="char" char="."/>
<colspec colname="12" colwidth="28PT" align="char" char="."/>
<tbody valign="top">
<row>
<entry>S1 CLK No.</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
</row>
<row>
<entry>S5 out-put No.:a(),a()B</entry>
<entry>5</entry>
<entry>5</entry>
<entry>5</entry>
<entry>5</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
</row>
<row>
<entry>cyclic31 off:sw()</entry>
<entry>4</entry>
<entry>3</entry>
<entry>2</entry>
<entry>1</entry>
<entry>4</entry>
<entry>3</entry>
<entry>2</entry>
<entry>1</entry>
<entry>4</entry>
<entry>3</entry>
<entry>2</entry>
</row>
<row>
<entry>S1 out dt(ps)</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
</row>
<row>
<entry>DLL6 dt(ps)</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
<entry>640</entry>
<entry>640</entry>
<entry>640</entry>
<entry>640</entry>
<entry>480</entry>
<entry>480</entry>
<entry>480</entry>
</row>
<row>
<entry>cyclic31 dt(ps)</entry>
<entry>800</entry>
<entry>760</entry>
<entry>720</entry>
<entry>680</entry>
<entry>800</entry>
<entry>760</entry>
<entry>720</entry>
<entry>680</entry>
<entry>800</entry>
<entry>760</entry>
<entry>720</entry>
</row>
<row>
<entry>Delay Line Total Tpd (ps)</entry>
<entry>3200</entry>
<entry>3160</entry>
<entry>3120</entry>
<entry>3080</entry>
<entry>3040</entry>
<entry>3000</entry>
<entry>2960</entry>
<entry>2920</entry>
<entry>2880</entry>
<entry>2840</entry>
<entry>2800</entry>
</row>
<row>
<entry>Delay Line dt (ps)</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
</row>
<row><entry namest="1" nameend="12" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="10">
<colspec colname="OFFSET" colwidth="140PT" align="left"/>
<colspec colname="1" colwidth="28PT" align="center"/>
<colspec colname="2" colwidth="28PT" align="center"/>
<colspec colname="3" colwidth="28PT" align="center"/>
<colspec colname="4" colwidth="28PT" align="center"/>
<colspec colname="5" colwidth="28PT" align="center"/>
<colspec colname="6" colwidth="28PT" align="center"/>
<colspec colname="7" colwidth="28PT" align="center"/>
<colspec colname="8" colwidth="28PT" align="center"/>
<colspec colname="9" colwidth="28PT" align="center"/>
<tbody valign="top">
<row>
<entry></entry>
<entry>&lt;134&gt;</entry>
<entry>&lt;141&gt;</entry>
<entry>&lt;142&gt;</entry>
<entry>&lt;143&gt;</entry>
<entry>&lt;144&gt;</entry>
<entry>&lt;151&gt;</entry>
<entry>&lt;152&gt;</entry>
<entry>&lt;153&gt;</entry>
<entry>&lt;154&gt;</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="9" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="11">
<colspec colname="OFFSET" colwidth="56PT" align="left"/>
<colspec colname="1" colwidth="84PT" align="left"/>
<colspec colname="2" colwidth="28PT" align="char" char="."/>
<colspec colname="3" colwidth="28PT" align="char" char="."/>
<colspec colname="4" colwidth="28PT" align="char" char="."/>
<colspec colname="5" colwidth="28PT" align="char" char="."/>
<colspec colname="6" colwidth="28PT" align="char" char="."/>
<colspec colname="7" colwidth="28PT" align="char" char="."/>
<colspec colname="8" colwidth="28PT" align="char" char="."/>
<colspec colname="9" colwidth="28PT" align="char" char="."/>
<colspec colname="10" colwidth="28PT" align="char" char="."/>
<tbody valign="top">
<row>
<entry></entry>
<entry>S1 CLK No.</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
<entry>4</entry>
</row>
<row>
<entry></entry>
<entry>S5 out-put No.:a(),a()B</entry>
<entry>3</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
</row>
<row>
<entry></entry>
<entry>cyclic31 off:sw()</entry>
<entry>1</entry>
<entry>4</entry>
<entry>3</entry>
<entry>2</entry>
<entry>1</entry>
<entry>4</entry>
<entry>3</entry>
<entry>2</entry>
<entry>1</entry>
</row>
<row>
<entry></entry>
<entry>S1 out dt(ps)</entry>
<entry>2400</entry>
<entry>2400</entry>
<entry>2400</entry>
<entry>2400</entry>
<entry>2400</entry>
<entry>2400</entry>
<entry>2400</entry>
<entry>2400</entry>
<entry>2400</entry>
</row>
<row>
<entry></entry>
<entry>DLL6 dt(ps)</entry>
<entry>480</entry>
<entry>320</entry>
<entry>320</entry>
<entry>320</entry>
<entry>320</entry>
<entry>160</entry>
<entry>160</entry>
<entry>160</entry>
<entry>160</entry>
</row>
<row>
<entry></entry>
<entry>cyclic31 dt(ps)</entry>
<entry>680</entry>
<entry>800</entry>
<entry>760</entry>
<entry>720</entry>
<entry>680</entry>
<entry>800</entry>
<entry>760</entry>
<entry>720</entry>
<entry>680</entry>
</row>
<row>
<entry></entry>
<entry>Delay Line Total Tpd (ps)</entry>
<entry>5160</entry>
<entry>5120</entry>
<entry>5080</entry>
<entry>5040</entry>
<entry>5000</entry>
<entry>4960</entry>
<entry>4920</entry>
<entry>4880</entry>
<entry>4840</entry>
</row>
<row>
<entry></entry>
<entry>Delay Line dt (ps)</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="10" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="10">
<colspec colname="OFFSET" colwidth="140PT" align="left"/>
<colspec colname="1" colwidth="28PT" align="center"/>
<colspec colname="2" colwidth="28PT" align="center"/>
<colspec colname="3" colwidth="28PT" align="center"/>
<colspec colname="4" colwidth="28PT" align="center"/>
<colspec colname="5" colwidth="28PT" align="center"/>
<colspec colname="6" colwidth="28PT" align="center"/>
<colspec colname="7" colwidth="28PT" align="center"/>
<colspec colname="8" colwidth="28PT" align="center"/>
<colspec colname="9" colwidth="28PT" align="center"/>
<tbody valign="top">
<row>
<entry></entry>
<entry>&lt;234&gt;</entry>
<entry>&lt;241&gt;</entry>
<entry>&lt;242&gt;</entry>
<entry>&lt;243&gt;</entry>
<entry>&lt;244&gt;</entry>
<entry>&lt;251&gt;</entry>
<entry>&lt;252&gt;</entry>
<entry>&lt;253&gt;</entry>
<entry>&lt;254&gt;</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="9" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="11">
<colspec colname="OFFSET" colwidth="56PT" align="left"/>
<colspec colname="1" colwidth="84PT" align="left"/>
<colspec colname="2" colwidth="28PT" align="char" char="."/>
<colspec colname="3" colwidth="28PT" align="char" char="."/>
<colspec colname="4" colwidth="28PT" align="char" char="."/>
<colspec colname="5" colwidth="28PT" align="char" char="."/>
<colspec colname="6" colwidth="28PT" align="char" char="."/>
<colspec colname="7" colwidth="28PT" align="char" char="."/>
<colspec colname="8" colwidth="28PT" align="char" char="."/>
<colspec colname="9" colwidth="28PT" align="char" char="."/>
<colspec colname="10" colwidth="28PT" align="char" char="."/>
<tbody valign="top">
<row>
<entry></entry>
<entry>S1 CLK No.</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
<entry>3</entry>
</row>
<row>
<entry></entry>
<entry>S5 out-put No.:a(),a()B</entry>
<entry>3</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
</row>
<row>
<entry></entry>
<entry>cyclic31 off:sw()</entry>
<entry>1</entry>
<entry>4</entry>
<entry>3</entry>
<entry>2</entry>
<entry>1</entry>
<entry>4</entry>
<entry>3</entry>
<entry>2</entry>
<entry>1</entry>
</row>
<row>
<entry></entry>
<entry>S1 out dt(ps)</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
<entry>1600</entry>
</row>
<row>
<entry></entry>
<entry>DLL6 dt(ps)</entry>
<entry>480</entry>
<entry>320</entry>
<entry>320</entry>
<entry>320</entry>
<entry>320</entry>
<entry>160</entry>
<entry>160</entry>
<entry>160</entry>
<entry>160</entry>
</row>
<row>
<entry></entry>
<entry>cyclic31 dt(ps)</entry>
<entry>680</entry>
<entry>800</entry>
<entry>760</entry>
<entry>720</entry>
<entry>680</entry>
<entry>800</entry>
<entry>760</entry>
<entry>720</entry>
<entry>680</entry>
</row>
<row>
<entry></entry>
<entry>Delay Line Total Tpd (ps)</entry>
<entry>4360</entry>
<entry>4320</entry>
<entry>4280</entry>
<entry>4240</entry>
<entry>4200</entry>
<entry>4160</entry>
<entry>4120</entry>
<entry>4080</entry>
<entry>4040</entry>
</row>
<row>
<entry></entry>
<entry>Delay Line dt (ps)</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="10" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="10">
<colspec colname="OFFSET" colwidth="140PT" align="left"/>
<colspec colname="1" colwidth="28PT" align="center"/>
<colspec colname="2" colwidth="28PT" align="center"/>
<colspec colname="3" colwidth="28PT" align="center"/>
<colspec colname="4" colwidth="28PT" align="center"/>
<colspec colname="5" colwidth="28PT" align="center"/>
<colspec colname="6" colwidth="28PT" align="center"/>
<colspec colname="7" colwidth="28PT" align="center"/>
<colspec colname="8" colwidth="28PT" align="center"/>
<colspec colname="9" colwidth="28PT" align="center"/>
<tbody valign="top">
<row>
<entry></entry>
<entry>&lt;334&gt;</entry>
<entry>&lt;341&gt;</entry>
<entry>&lt;342&gt;</entry>
<entry>&lt;343&gt;</entry>
<entry>&lt;344&gt;</entry>
<entry>&lt;351&gt;</entry>
<entry>&lt;352&gt;</entry>
<entry>&lt;353&gt;</entry>
<entry>&lt;354&gt;</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="9" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="11">
<colspec colname="OFFSET" colwidth="56PT" align="left"/>
<colspec colname="1" colwidth="84PT" align="left"/>
<colspec colname="2" colwidth="28PT" align="char" char="."/>
<colspec colname="3" colwidth="28PT" align="char" char="."/>
<colspec colname="4" colwidth="28PT" align="char" char="."/>
<colspec colname="5" colwidth="28PT" align="char" char="."/>
<colspec colname="6" colwidth="28PT" align="char" char="."/>
<colspec colname="7" colwidth="28PT" align="char" char="."/>
<colspec colname="8" colwidth="28PT" align="char" char="."/>
<colspec colname="9" colwidth="28PT" align="char" char="."/>
<colspec colname="10" colwidth="28PT" align="char" char="."/>
<tbody valign="top">
<row>
<entry></entry>
<entry>S1 CLK No.</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
</row>
<row>
<entry></entry>
<entry>S5 out-put No.:a(),a()B</entry>
<entry>3</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
</row>
<row>
<entry></entry>
<entry>cyclic31 off:sw()</entry>
<entry>1</entry>
<entry>4</entry>
<entry>3</entry>
<entry>2</entry>
<entry>1</entry>
<entry>4</entry>
<entry>3</entry>
<entry>2</entry>
<entry>1</entry>
</row>
<row>
<entry></entry>
<entry>S1 out dt(ps)</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
<entry>800</entry>
</row>
<row>
<entry></entry>
<entry>DLL6 dt(ps)</entry>
<entry>480</entry>
<entry>320</entry>
<entry>320</entry>
<entry>320</entry>
<entry>320</entry>
<entry>160</entry>
<entry>160</entry>
<entry>160</entry>
<entry>160</entry>
</row>
<row>
<entry></entry>
<entry>cyclic31 dt(ps)</entry>
<entry>680</entry>
<entry>800</entry>
<entry>760</entry>
<entry>720</entry>
<entry>680</entry>
<entry>800</entry>
<entry>760</entry>
<entry>720</entry>
<entry>680</entry>
</row>
<row>
<entry></entry>
<entry>Delay Line Total Tpd (ps)</entry>
<entry>3560</entry>
<entry>3520</entry>
<entry>2480</entry>
<entry>3440</entry>
<entry>3400</entry>
<entry>3360</entry>
<entry>3320</entry>
<entry>3280</entry>
<entry>3240</entry>
</row>
<row>
<entry></entry>
<entry>Delay Line dt (ps)</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="10" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="10">
<colspec colname="OFFSET" colwidth="140PT" align="left"/>
<colspec colname="1" colwidth="28PT" align="center"/>
<colspec colname="2" colwidth="28PT" align="center"/>
<colspec colname="3" colwidth="28PT" align="center"/>
<colspec colname="4" colwidth="28PT" align="center"/>
<colspec colname="5" colwidth="28PT" align="center"/>
<colspec colname="6" colwidth="28PT" align="center"/>
<colspec colname="7" colwidth="28PT" align="center"/>
<colspec colname="8" colwidth="28PT" align="center"/>
<colspec colname="9" colwidth="28PT" align="center"/>
<tbody valign="top">
<row>
<entry></entry>
<entry>&lt;434&gt;</entry>
<entry>&lt;441&gt;</entry>
<entry>&lt;442&gt;</entry>
<entry>&lt;443&gt;</entry>
<entry>&lt;444&gt;</entry>
<entry>&lt;451&gt;</entry>
<entry>&lt;452&gt;</entry>
<entry>&lt;453&gt;</entry>
<entry>&lt;454&gt;</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="9" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="11">
<colspec colname="OFFSET" colwidth="56PT" align="left"/>
<colspec colname="1" colwidth="84PT" align="left"/>
<colspec colname="2" colwidth="28PT" align="char" char="."/>
<colspec colname="3" colwidth="28PT" align="char" char="."/>
<colspec colname="4" colwidth="28PT" align="char" char="."/>
<colspec colname="5" colwidth="28PT" align="char" char="."/>
<colspec colname="6" colwidth="28PT" align="char" char="."/>
<colspec colname="7" colwidth="28PT" align="char" char="."/>
<colspec colname="8" colwidth="28PT" align="char" char="."/>
<colspec colname="9" colwidth="28PT" align="char" char="."/>
<colspec colname="10" colwidth="28PT" align="char" char="."/>
<tbody valign="top">
<row>
<entry></entry>
<entry>S1 CLK No.</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
</row>
<row>
<entry></entry>
<entry>S5 out-put No.:a(),a()B</entry>
<entry>3</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>2</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
</row>
<row>
<entry></entry>
<entry>cyclic31 off:sw()</entry>
<entry>1</entry>
<entry>4</entry>
<entry>3</entry>
<entry>2</entry>
<entry>1</entry>
<entry>4</entry>
<entry>3</entry>
<entry>2</entry>
<entry>1</entry>
</row>
<row>
<entry></entry>
<entry>S1 out dt(ps)</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
</row>
<row>
<entry></entry>
<entry>DLL6 dt(ps)</entry>
<entry>480</entry>
<entry>320</entry>
<entry>320</entry>
<entry>320</entry>
<entry>320</entry>
<entry>160</entry>
<entry>160</entry>
<entry>160</entry>
<entry>160</entry>
</row>
<row>
<entry></entry>
<entry>cyclic31 dt(ps)</entry>
<entry>680</entry>
<entry>800</entry>
<entry>760</entry>
<entry>720</entry>
<entry>680</entry>
<entry>800</entry>
<entry>760</entry>
<entry>720</entry>
<entry>680</entry>
</row>
<row>
<entry></entry>
<entry>Delay Line Total Tpd (ps)</entry>
<entry>2760</entry>
<entry>2720</entry>
<entry>2680</entry>
<entry>2640</entry>
<entry>2600</entry>
<entry>2560</entry>
<entry>2520</entry>
<entry>2480</entry>
<entry>2440</entry>
</row>
<row>
<entry></entry>
<entry>Delay Line dt (ps)</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
<entry>&minus;40</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="10" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
</table>
</table-cwu>
</paragraph>
</section>
</detailed-description>
</subdoc-description>
<subdoc-claims>
<heading lvl="1">What is claimed is: </heading>
<claim id="CLM-00001">
<claim-text><highlight><bold>1</bold></highlight>. A digital phase control circuit that outputs one or more clock signals in which phase is controlled at a prescribed resolution with respect to received reference clock signals of a prescribed frequency, comprising: 
<claim-text>a prescribed number of each of two or more types of delay buffers, each type having a different propagation delay times; </claim-text>
<claim-text>wherein, by varying the number of each type of delay buffer through which said clock signals are caused to pass, the total delay time of said clock signals is changed in units that are more minute than the propagation delay time of said delay buffers to control the phase of said clock signals. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00002">
<claim-text><highlight><bold>2</bold></highlight>. A digital phase control circuit according to <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, comprising: 
<claim-text>a first voltage-controlled delay line that is composed of delay buffers having a first type of propagation delay time concatenated in a plurality of stages and that receives reference clock signals; </claim-text>
<claim-text>a second voltage-controlled delay line that is composed of delay buffers having a second type of propagation delay time concatenated in a plurality of stages; </claim-text>
<claim-text>a first selector that extracts a clock signal from any stage of said first voltage-controlled delay line and outputs this extracted clock signal to the first stage of said second voltage-controlled delay line; and </claim-text>
<claim-text>a second selector that extracts and outputs a clock signal from any stage of said second voltage-controlled delay line. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00003">
<claim-text><highlight><bold>3</bold></highlight>. A digital phase control circuit that outputs one or more clock signals in which phase is controlled at a prescribed resolution with respect to received reference clock signals of a prescribed frequency, comprising: 
<claim-text>a first delay locked loop that is feedback-controlled and that contains a first voltage-controlled delay line that is composed of delay buffers having a first type of propagation delay time concatenated in a plurality of stages and that receives reference clock signals; </claim-text>
<claim-text>a second delay locked loop that is feedback-controlled and that contains a second voltage-controlled delay line that is composed of delay buffers having a second type of propagation delay time concatenated in a plurality of stages; </claim-text>
<claim-text>a first selector that extracts a clock signal from any stage of said first voltage-controlled delay line and outputs this extracted clock signal to the first stage of said second voltage-controlled delay line; and </claim-text>
<claim-text>a second selector that extracts and outputs a clock signal from any stage of said second voltage-controlled delay line; wherein: 
<claim-text>the time difference between said first type of propagation delay time and said second type of propagation delay time is set smaller than both said first type of propagation delay time and said second type of propagation delay time; and </claim-text>
<claim-text>the phases of clock signals are controlled with said time difference as said resolution. </claim-text>
</claim-text>
</claim-text>
</claim>
<claim id="CLM-00004">
<claim-text><highlight><bold>4</bold></highlight>. A digital phase control circuit according to <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, comprising: 
<claim-text>a first voltage-controlled delay line that is composed of delay buffers having a first type of propagation delay time concatenated in h stages and that receives reference clock signals; </claim-text>
<claim-text>i second voltage-controlled delay lines that are each connected to an output of i stages of outputs of said first voltage-controlled delay line and that are composed of delay buffers having a second type of propagation delay time concatenated in j stages; </claim-text>
<claim-text>a third voltage-controlled delay line that is composed of delay buffers having said second type of propagation delay time concatenated in k stages; and </claim-text>
<claim-text>a selector that extracts a clock signal from any stage of said first voltage-controlled delay line and said second voltage-controlled delay lines and outputs this extracted clock signal to the first stage of said third voltage-controlled delay line. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00005">
<claim-text><highlight><bold>5</bold></highlight>. A digital phase control circuit that outputs one or more clock signals in which phase is controlled at a prescribed resolution with respect to received reference clock signals of a prescribed frequency, comprising: 
<claim-text>a first delay locked loop that is feedback-controlled and that contains a first voltage-controlled delay line that is composed of delay buffers having a first type of propagation delay time concatenated in h stages and that receives reference clock signals; </claim-text>
<claim-text>a second delay locked loop that is feedback-controlled and that contains i second voltage-controlled delay lines that are each connected to a respective output of i stages of outputs of said first voltage-controlled delay line and that are composed of delay buffers having a second type of propagation delay time concatenated in j stages; </claim-text>
<claim-text>a third delay locked loop that is feedback-controlled and that contains a third voltage-controlled delay line that is composed of delay buffers having said second type of propagation delay time concatenated in k stages; and </claim-text>
<claim-text>a selector that extracts a clock signal from any stage of said first voltage-controlled delay line and said second voltage-controlled delay lines and outputs this extracted clock signal to the first stage of said third voltage-controlled delay line; wherein: 
<claim-text>a delay control voltage or current for maintaining resolution that is generated by said third delay locked loop that feedback-controls said third voltage-controlled delay line is supplied to each of the delay buffers of each of said second voltage-controlled delay lines; </claim-text>
<claim-text>the time difference between said first type of propagation delay time and said second type of propagation delay time is set smaller than both said first type of propagation delay time and said second type of propagation delay time; and </claim-text>
<claim-text>the phases of clock signals are controlled with said time difference as said resolution. </claim-text>
</claim-text>
</claim-text>
</claim>
<claim id="CLM-00006">
<claim-text><highlight><bold>6</bold></highlight>. A digital phase control circuit according to <dependent-claim-reference depends_on="CLM-00005">claim 5</dependent-claim-reference> wherein at least one voltage-controlled delay line of said second voltage-controlled delay lines is feedback-controlled by said second delay locked loop, and a delay control voltage or current for maintaining resolution that is generated by said second delay locked loop that feedback-controls said one voltage-controlled delay line is supplied to each delay buffer of the other second voltage-controlled delay lines to control the phase of clock signals. </claim-text>
</claim>
<claim id="CLM-00007">
<claim-text><highlight><bold>7</bold></highlight>. A digital phase control circuit according to <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, comprising: 
<claim-text>a first voltage-controlled delay line that is composed of delay buffers having a first type of propagation delay time concatenated in a plurality of stages and that receives reference clock signals; </claim-text>
<claim-text>a second voltage-controlled delay line that is composed of delay buffers having a second type of propagation delay time concatenated in a plurality of stages; </claim-text>
<claim-text>a cyclic delay circuit that is connected to the input side of said second voltage-controlled delay line and that is composed of variable delay buffers for which propagation delay time can be switched between said first type of propagation delay time and said second type of propagation delay time concatenated in a plurality of stages; and </claim-text>
<claim-text>a selector that extracts a clock signal from any stage of said first voltage-controlled delay line and outputs this extracted clock signal to the first stage of said cyclic delay circuit. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00008">
<claim-text><highlight><bold>8</bold></highlight>. A digital phase control circuit that outputs one or more clock signals in which phase is controlled at a prescribed resolution with respect to received reference clock signals of a prescribed frequency, comprising: 
<claim-text>a first delay locked loop that is feedback-controlled and that contains: a first voltage-controlled delay line that is composed of delay buffers having a first type of propagation delay time concatenated in a plurality of stages and that receives reference clock signals, and a current control circuit for adjusting current of a delay control signal; </claim-text>
<claim-text>a second delay locked loop that is feedback-controlled and that contains: a second voltage-controlled delay line that is composed of delay buffers having a second type of propagation delay time concatenated in a plurality of stages, and a current control circuit for adjusting current of a delay control signal; </claim-text>
<claim-text>a cyclic delay circuit that is connected to the input side of said second voltage-controlled delay line, that is composed of variable delay buffers concatenated in a plurality of stages, and that contains: </claim-text>
<claim-text>a switch circuit for switching between said first type of propagation delay time and said second type of propagation delay time, and a current control circuit for adjusting current of a delay control signal; and </claim-text>
<claim-text>a selector that extracts a clock signal from any stage of said first voltage-controlled delay line and outputs this extracted clock signal to the first stage of said cyclic delay circuit; wherein: 
<claim-text>each delay buffer of said first voltage-controlled delay line is supplied with: a first delay control voltage or current that is generated for maintaining resolution by said first delay locked loop that feedback-controls said first voltage-controlled delay line, and a second delay control voltage or current that is generated for maintaining resolution by said second delay locked loop that feedback-controls said second voltage-controlled delay line; </claim-text>
<claim-text>the time difference between said first type of propagation delay time and said second type of propagation delay time is set smaller than both said first type of propagation delay time and said second type of propagation delay time; and </claim-text>
<claim-text>the phases of clock signals are controlled with said time difference as said resolution. </claim-text>
</claim-text>
</claim-text>
</claim>
<claim id="CLM-00009">
<claim-text><highlight><bold>9</bold></highlight>. A digital phase control circuit according to <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> wherein said resolution is set to 1/n (where n is an integer) of the period of said reference clock signals. </claim-text>
</claim>
<claim id="CLM-00010">
<claim-text><highlight><bold>10</bold></highlight>. A digital phase control circuit according to <dependent-claim-reference depends_on="CLM-00003">claim 3</dependent-claim-reference> wherein said resolution is set to 1/n (where n is an integer) of the period of said reference clock signals. </claim-text>
</claim>
<claim id="CLM-00011">
<claim-text><highlight><bold>11</bold></highlight>. A digital phase control circuit according to <dependent-claim-reference depends_on="CLM-00005">claim 5</dependent-claim-reference> wherein said resolution is set to 1/n (where n is an integer) of the period of said reference clock signals. </claim-text>
</claim>
<claim id="CLM-00012">
<claim-text><highlight><bold>12</bold></highlight>. A digital phase control circuit according to <dependent-claim-reference depends_on="CLM-00008">claim 8</dependent-claim-reference> wherein said resolution is set to 1/n (where n is an integer) of the period of said reference clock signals.</claim-text>
</claim>
</subdoc-claims>
<subdoc-drawings id="DRAWINGS">
<heading lvl="0" align="CENTER">Drawings</heading>
<representative-figure>2</representative-figure>
<figure id="figure-D00000">
<image id="EMI-D00000" file="US20030001638A1-20030102-D00000.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00001">
<image id="EMI-D00001" file="US20030001638A1-20030102-D00001.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00002">
<image id="EMI-D00002" file="US20030001638A1-20030102-D00002.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00003">
<image id="EMI-D00003" file="US20030001638A1-20030102-D00003.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00004">
<image id="EMI-D00004" file="US20030001638A1-20030102-D00004.TIF" imf="TIFF" ti="DR"/>
</figure>
</subdoc-drawings>
</patent-application-publication>
