$date
    Tue Jul 30 19:36:11 2024
$end
$version
    MyHDL 0.11.45
$end
$timescale
    1ns
$end

$scope module test_ALU $end
$var reg 8 ! z $end
$var reg 8 " a $end
$var reg 8 # b $end
$var reg 3 $ sel $end
$scope module ALU0_0 $end
$var reg 8 ! z $end
$var reg 8 " a $end
$var reg 8 # b $end
$var reg 3 $ sel $end
$upscope $end
$upscope $end

$enddefinitions $end
$dumpvars
b00000000 !
b00000000 "
b00000000 #
b000 $
$end
#10
b001 $
b00000100 "
b00001100 #
b00010000 !
#20
b010 $
b00000000 "
