<annotationInfo>
<annotationInfo>
<item  id="20" filename="conv_1/conv_1.cpp" linenumber="26" name="c" contextFuncName="conv_1" moduleName="conv_1" rtlName="c_fu_400_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="21" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_2_fu_406_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="22" filename="conv_1/conv_1.cpp" linenumber="8" name="icmp_ln8" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln8_fu_412_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="23" filename="conv_1/conv_1.cpp" linenumber="8" name="add_ln8" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln8_fu_418_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="26" filename="conv_1/conv_1.cpp" linenumber="8" name="r" contextFuncName="conv_1" moduleName="conv_1" rtlName="r_fu_424_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="29" filename="conv_1/conv_1.cpp" linenumber="11" name="icmp_ln11" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln11_fu_430_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="30" filename="conv_1/conv_1.cpp" linenumber="35" name="select_ln35" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln35_fu_436_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="31" filename="conv_1/conv_1.cpp" linenumber="35" name="select_ln35_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln35_1_fu_444_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="32" filename="conv_1/conv_1.cpp" linenumber="35" name="zext_ln35" contextFuncName="conv_1" moduleName="conv_1" rtlName="grp_fu_981_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="33" filename="conv_1/conv_1.cpp" linenumber="35" name="mul_ln35" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_mac_muladdhbi_U4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="34" filename="conv_1/conv_1.cpp" linenumber="35" name="select_ln35_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln35_2_fu_452_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="35" filename="conv_1/conv_1.cpp" linenumber="35" name="select_ln35_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln35_3_fu_460_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="36" filename="conv_1/conv_1.cpp" linenumber="35" name="xor_ln35" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln35_fu_468_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="37" filename="conv_1/conv_1.cpp" linenumber="18" name="icmp_ln18" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_fu_474_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="38" filename="conv_1/conv_1.cpp" linenumber="35" name="and_ln35" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln35_fu_480_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="39" filename="conv_1/conv_1.cpp" linenumber="14" name="icmp_ln14" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln14_fu_486_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="40" filename="conv_1/conv_1.cpp" linenumber="35" name="and_ln35_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln35_1_fu_492_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="41" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_3_fu_498_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="43" filename="conv_1/conv_1.cpp" linenumber="35" name="or_ln35" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_fu_504_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="44" filename="conv_1/conv_1.cpp" linenumber="35" name="select_ln35_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln35_4_fu_510_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="45" filename="conv_1/conv_1.cpp" linenumber="35" name="select_ln35_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln35_5_fu_518_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="46" filename="conv_1/conv_1.cpp" linenumber="35" name="zext_ln35_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_1_fu_526_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="47" filename="conv_1/conv_1.cpp" linenumber="35" name="zext_ln35_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="grp_fu_981_p20" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="48" filename="conv_1/conv_1.cpp" linenumber="35" name="add_ln35" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_mac_muladdhbi_U4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="49" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1_fu_896_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="50" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_fu_903_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="51" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_4_fu_530_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="52" filename="conv_1/conv_1.cpp" linenumber="35" name="select_ln35_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln35_6_fu_536_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="53" filename="conv_1/conv_1.cpp" linenumber="35" name="zext_ln35_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_3_fu_544_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="54" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_5_fu_548_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="55" filename="conv_1/conv_1.cpp" linenumber="35" name="select_ln35_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln35_7_fu_554_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="56" filename="conv_1/conv_1.cpp" linenumber="35" name="zext_ln35_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_4_fu_562_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="57" filename="conv_1/conv_1.cpp" linenumber="35" name="xor_ln35_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln35_1_fu_566_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="58" filename="conv_1/conv_1.cpp" linenumber="35" name="or_ln35_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_1_fu_572_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="59" filename="conv_1/conv_1.cpp" linenumber="35" name="and_ln35_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln35_2_fu_578_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="60" filename="conv_1/conv_1.cpp" linenumber="14" name="f" contextFuncName="conv_1" moduleName="conv_1" rtlName="f_fu_584_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="62" filename="conv_1/conv_1.cpp" linenumber="26" name="or_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln26_fu_590_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="63" filename="conv_1/conv_1.cpp" linenumber="26" name="or_ln26_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln26_1_fu_596_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="64" filename="conv_1/conv_1.cpp" linenumber="26" name="select_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln26_fu_602_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="65" filename="conv_1/conv_1.cpp" linenumber="26" name="select_ln26_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln26_1_fu_833_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="66" filename="conv_1/conv_1.cpp" linenumber="26" name="select_ln26_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln26_2_fu_610_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="67" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_1_fu_618_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="68" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_2_fu_907_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="69" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_3_fu_910_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="70" filename="conv_1/conv_1.cpp" linenumber="35" name="add_ln35_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_1_fu_914_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="71" filename="conv_1/conv_1.cpp" linenumber="35" name="zext_ln35_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_5_fu_920_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="73" filename="conv_1/conv_1.cpp" linenumber="18" name="zext_ln18" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_fu_622_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="77" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_3_fu_626_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="78" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_4_fu_634_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="79" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_6_fu_638_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="80" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_5_fu_644_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="84" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_fu_651_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="85" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_6_fu_657_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="86" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_6_fu_665_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="87" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_7_fu_669_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="88" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_7_fu_677_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="89" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_fu_681_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="90" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_fu_687_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="91" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_7_fu_691_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="92" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_1_fu_697_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="93" filename="conv_1/conv_1.cpp" linenumber="26" name="trunc_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln26_fu_701_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="94" filename="conv_1/conv_1.cpp" linenumber="26" name="p_shl3_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_shl3_cast_fu_705_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="95" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_1_fu_713_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="96" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_8_fu_719_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="98" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_8_fu_724_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="99" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_9_fu_730_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="101" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_9_fu_819_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="102" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_10_fu_824_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="104" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_10_fu_735_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="105" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_2_fu_741_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="106" filename="conv_1/conv_1.cpp" linenumber="26" name="trunc_ln26_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln26_1_fu_745_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="107" filename="conv_1/conv_1.cpp" linenumber="26" name="p_shl2_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_shl2_cast_fu_749_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="108" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_2_fu_757_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="109" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_11_fu_829_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="111" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_11_fu_841_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="112" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_12_fu_846_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="114" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_12_fu_851_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="115" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_13_fu_856_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="117" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_13_fu_763_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="118" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_3_fu_769_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="119" filename="conv_1/conv_1.cpp" linenumber="26" name="trunc_ln26_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln26_2_fu_773_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="120" filename="conv_1/conv_1.cpp" linenumber="26" name="p_shl_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_shl_cast_fu_777_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="121" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_3_fu_785_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="122" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_14_fu_861_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="124" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_14_fu_865_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="125" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_15_fu_870_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="127" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_15_fu_875_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="128" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_16_fu_880_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="132" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_s" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_fYi_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="133" filename="conv_1/conv_1.cpp" linenumber="26" name="w_sum_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_eOg_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="135" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_1_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_fYi_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="136" filename="conv_1/conv_1.cpp" linenumber="26" name="w_sum_3_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_eOg_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="138" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_1_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_fYi_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="139" filename="conv_1/conv_1.cpp" linenumber="26" name="w_sum_3_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_eOg_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="142" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_fYi_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="143" filename="conv_1/conv_1.cpp" linenumber="26" name="w_sum_3_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_eOg_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="145" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_1_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_fYi_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="146" filename="conv_1/conv_1.cpp" linenumber="26" name="w_sum_3_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_eOg_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="148" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_1_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_fYi_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="149" filename="conv_1/conv_1.cpp" linenumber="26" name="w_sum_3_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_eOg_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="152" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_fYi_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="153" filename="conv_1/conv_1.cpp" linenumber="26" name="w_sum_3_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_eOg_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="155" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_1_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_fYi_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="156" filename="conv_1/conv_1.cpp" linenumber="26" name="w_sum_3_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_eOg_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="158" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_1_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_fYi_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="159" filename="conv_1/conv_1.cpp" linenumber="26" name="w_sum_3_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_eOg_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="161" filename="conv_1/conv_1.cpp" linenumber="18" name="wr" contextFuncName="conv_1" moduleName="conv_1" rtlName="wr_fu_885_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="162" filename="conv_1/conv_1.cpp" linenumber="18" name="icmp_ln18_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_1_fu_925_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="167" filename="conv_1/conv_1.cpp" linenumber="31" name="w_sum" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_eOg_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="168" filename="conv_1/conv_1.cpp" linenumber="34" name="bitcast_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_fu_930_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="169" filename="conv_1/conv_1.cpp" linenumber="34" name="tmp" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_fu_934_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="170" filename="conv_1/conv_1.cpp" linenumber="34" name="trunc_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_fu_944_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="171" filename="conv_1/conv_1.cpp" linenumber="34" name="icmp_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_fu_948_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="172" filename="conv_1/conv_1.cpp" linenumber="34" name="icmp_ln34_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_1_fu_954_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="173" filename="conv_1/conv_1.cpp" linenumber="34" name="or_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_fu_960_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="174" filename="conv_1/conv_1.cpp" linenumber="34" name="tmp_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_g8j_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="175" filename="conv_1/conv_1.cpp" linenumber="34" name="and_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_fu_966_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="176" filename="conv_1/conv_1.cpp" linenumber="34" name="w_sum_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_out_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="180" filename="conv_1/conv_1.cpp" linenumber="14" name="add_ln14" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln14_fu_791_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="181" filename="conv_1/conv_1.cpp" linenumber="14" name="select_ln14" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln14_fu_797_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="182" filename="conv_1/conv_1.cpp" linenumber="11" name="add_ln11" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln11_fu_805_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="183" filename="conv_1/conv_1.cpp" linenumber="11" name="select_ln11" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln11_fu_811_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<\/annotationInfo>
</annotationInfo>
