\hypertarget{struct_p_o_r_t2___type}{}\doxysection{P\+O\+R\+T2\+\_\+\+Type Struct Reference}
\label{struct_p_o_r_t2___type}\index{PORT2\_Type@{PORT2\_Type}}


Port 2 (P\+O\+R\+T2)  




{\ttfamily \#include $<$X\+M\+C1100.\+h$>$}



Collaboration diagram for P\+O\+R\+T2\+\_\+\+Type\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=165pt]{struct_p_o_r_t2___type__coll__graph}
\end{center}
\end{figure}
\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_o_r_t2___type_a3291c691deebc94f080d258fb75a6880}{O\+UT}}
\item 
\mbox{\hyperlink{core__cm0_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{struct_p_o_r_t2___type_af56b262929a5b5a9a30cf44e9bf5cdd5}{O\+MR}}
\item 
\mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_p_o_r_t2___type_aa25af50ac68f9c1c378a6db9efdefe74}{R\+E\+S\+E\+R\+V\+ED}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_o_r_t2___type_a5620c6f92551d36f04a25719472e868f}{I\+O\+C\+R0}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_o_r_t2___type_a790a69abede1cfbdd0806d39f0099b9f}{I\+O\+C\+R4}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_o_r_t2___type_a69eacb27cdee20fb8bb81b28b4447796}{I\+O\+C\+R8}}
\item 
\mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_p_o_r_t2___type_ac453bd09d055ca3068c68b3bacae67eb}{R\+E\+S\+E\+R\+V\+E\+D1}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_p_o_r_t2___type_af0d807abbb7bfc18b5886ff1e8dfef13}{IN}}
\item 
\mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_p_o_r_t2___type_a0930495e51bca33917ea6102d7433dda}{R\+E\+S\+E\+R\+V\+E\+D2}} \mbox{[}6\mbox{]}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_o_r_t2___type_aa40cff5ad4fab62346ad51a6b5333f2f}{P\+H\+C\+R0}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_o_r_t2___type_abb8c0a51e681d578cab1a737209d0767}{P\+H\+C\+R1}}
\item 
\mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_p_o_r_t2___type_a98d1fd37b8c1bbdf3fb277808fe3915d}{R\+E\+S\+E\+R\+V\+E\+D3}} \mbox{[}6\mbox{]}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_o_r_t2___type_afb8dca5230dde292a4d84d75ac1e1ff1}{P\+D\+I\+SC}}
\item 
\mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_p_o_r_t2___type_a8e2784b2257cde12b257d355ec3df10d}{R\+E\+S\+E\+R\+V\+E\+D4}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_o_r_t2___type_aa7583b02040f38d3c303ac8faa2fb2b3}{P\+PS}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_o_r_t2___type_a2aef4e5c5128a8ec463e10557f103a08}{H\+W\+S\+EL}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Port 2 (P\+O\+R\+T2) 

Definition at line 779 of file X\+M\+C1100.\+h.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_p_o_r_t2___type_a2aef4e5c5128a8ec463e10557f103a08}\label{struct_p_o_r_t2___type_a2aef4e5c5128a8ec463e10557f103a08}} 
\index{PORT2\_Type@{PORT2\_Type}!HWSEL@{HWSEL}}
\index{HWSEL@{HWSEL}!PORT2\_Type@{PORT2\_Type}}
\doxysubsubsection{\texorpdfstring{HWSEL}{HWSEL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+O\+R\+T2\+\_\+\+Type\+::\+H\+W\+S\+EL}

(@ 0x40040274) Port 2 Pin Hardware Select Register ~\newline
 

Definition at line 795 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_p_o_r_t2___type_af0d807abbb7bfc18b5886ff1e8dfef13}\label{struct_p_o_r_t2___type_af0d807abbb7bfc18b5886ff1e8dfef13}} 
\index{PORT2\_Type@{PORT2\_Type}!IN@{IN}}
\index{IN@{IN}!PORT2\_Type@{PORT2\_Type}}
\doxysubsubsection{\texorpdfstring{IN}{IN}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t P\+O\+R\+T2\+\_\+\+Type\+::\+IN}

(@ 0x40040224) Port 2 Input Register ~\newline
 

Definition at line 787 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_p_o_r_t2___type_a5620c6f92551d36f04a25719472e868f}\label{struct_p_o_r_t2___type_a5620c6f92551d36f04a25719472e868f}} 
\index{PORT2\_Type@{PORT2\_Type}!IOCR0@{IOCR0}}
\index{IOCR0@{IOCR0}!PORT2\_Type@{PORT2\_Type}}
\doxysubsubsection{\texorpdfstring{IOCR0}{IOCR0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+O\+R\+T2\+\_\+\+Type\+::\+I\+O\+C\+R0}

(@ 0x40040210) Port 2 Input/\+Output Control Register 0 ~\newline
 

Definition at line 783 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_p_o_r_t2___type_a790a69abede1cfbdd0806d39f0099b9f}\label{struct_p_o_r_t2___type_a790a69abede1cfbdd0806d39f0099b9f}} 
\index{PORT2\_Type@{PORT2\_Type}!IOCR4@{IOCR4}}
\index{IOCR4@{IOCR4}!PORT2\_Type@{PORT2\_Type}}
\doxysubsubsection{\texorpdfstring{IOCR4}{IOCR4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+O\+R\+T2\+\_\+\+Type\+::\+I\+O\+C\+R4}

(@ 0x40040214) Port 2 Input/\+Output Control Register 4 ~\newline
 

Definition at line 784 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_p_o_r_t2___type_a69eacb27cdee20fb8bb81b28b4447796}\label{struct_p_o_r_t2___type_a69eacb27cdee20fb8bb81b28b4447796}} 
\index{PORT2\_Type@{PORT2\_Type}!IOCR8@{IOCR8}}
\index{IOCR8@{IOCR8}!PORT2\_Type@{PORT2\_Type}}
\doxysubsubsection{\texorpdfstring{IOCR8}{IOCR8}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+O\+R\+T2\+\_\+\+Type\+::\+I\+O\+C\+R8}

(@ 0x40040218) Port 2 Input/\+Output Control Register 8 ~\newline
 

Definition at line 785 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_p_o_r_t2___type_af56b262929a5b5a9a30cf44e9bf5cdd5}\label{struct_p_o_r_t2___type_af56b262929a5b5a9a30cf44e9bf5cdd5}} 
\index{PORT2\_Type@{PORT2\_Type}!OMR@{OMR}}
\index{OMR@{OMR}!PORT2\_Type@{PORT2\_Type}}
\doxysubsubsection{\texorpdfstring{OMR}{OMR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t P\+O\+R\+T2\+\_\+\+Type\+::\+O\+MR}

(@ 0x40040204) Port 2 Output Modification Register ~\newline
 

Definition at line 781 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_p_o_r_t2___type_a3291c691deebc94f080d258fb75a6880}\label{struct_p_o_r_t2___type_a3291c691deebc94f080d258fb75a6880}} 
\index{PORT2\_Type@{PORT2\_Type}!OUT@{OUT}}
\index{OUT@{OUT}!PORT2\_Type@{PORT2\_Type}}
\doxysubsubsection{\texorpdfstring{OUT}{OUT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+O\+R\+T2\+\_\+\+Type\+::\+O\+UT}

$<$ (@ 0x40040200) P\+O\+R\+T2 Structure ~\newline
 (@ 0x40040200) Port 2 Output Register ~\newline
 

Definition at line 780 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_p_o_r_t2___type_afb8dca5230dde292a4d84d75ac1e1ff1}\label{struct_p_o_r_t2___type_afb8dca5230dde292a4d84d75ac1e1ff1}} 
\index{PORT2\_Type@{PORT2\_Type}!PDISC@{PDISC}}
\index{PDISC@{PDISC}!PORT2\_Type@{PORT2\_Type}}
\doxysubsubsection{\texorpdfstring{PDISC}{PDISC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+O\+R\+T2\+\_\+\+Type\+::\+P\+D\+I\+SC}

(@ 0x40040260) Port 2 Pin Function Decision Control Register ~\newline
 

Definition at line 792 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_p_o_r_t2___type_aa40cff5ad4fab62346ad51a6b5333f2f}\label{struct_p_o_r_t2___type_aa40cff5ad4fab62346ad51a6b5333f2f}} 
\index{PORT2\_Type@{PORT2\_Type}!PHCR0@{PHCR0}}
\index{PHCR0@{PHCR0}!PORT2\_Type@{PORT2\_Type}}
\doxysubsubsection{\texorpdfstring{PHCR0}{PHCR0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+O\+R\+T2\+\_\+\+Type\+::\+P\+H\+C\+R0}

(@ 0x40040240) Port 2 Pad Hysteresis Control Register 0 ~\newline
 

Definition at line 789 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_p_o_r_t2___type_abb8c0a51e681d578cab1a737209d0767}\label{struct_p_o_r_t2___type_abb8c0a51e681d578cab1a737209d0767}} 
\index{PORT2\_Type@{PORT2\_Type}!PHCR1@{PHCR1}}
\index{PHCR1@{PHCR1}!PORT2\_Type@{PORT2\_Type}}
\doxysubsubsection{\texorpdfstring{PHCR1}{PHCR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+O\+R\+T2\+\_\+\+Type\+::\+P\+H\+C\+R1}

(@ 0x40040244) Port 2 Pad Hysteresis Control Register 1 ~\newline
 

Definition at line 790 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_p_o_r_t2___type_aa7583b02040f38d3c303ac8faa2fb2b3}\label{struct_p_o_r_t2___type_aa7583b02040f38d3c303ac8faa2fb2b3}} 
\index{PORT2\_Type@{PORT2\_Type}!PPS@{PPS}}
\index{PPS@{PPS}!PORT2\_Type@{PORT2\_Type}}
\doxysubsubsection{\texorpdfstring{PPS}{PPS}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+O\+R\+T2\+\_\+\+Type\+::\+P\+PS}

(@ 0x40040270) Port 2 Pin Power Save Register ~\newline
 

Definition at line 794 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_p_o_r_t2___type_aa25af50ac68f9c1c378a6db9efdefe74}\label{struct_p_o_r_t2___type_aa25af50ac68f9c1c378a6db9efdefe74}} 
\index{PORT2\_Type@{PORT2\_Type}!RESERVED@{RESERVED}}
\index{RESERVED@{RESERVED}!PORT2\_Type@{PORT2\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED}{RESERVED}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t P\+O\+R\+T2\+\_\+\+Type\+::\+R\+E\+S\+E\+R\+V\+ED\mbox{[}2\mbox{]}}



Definition at line 782 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_p_o_r_t2___type_ac453bd09d055ca3068c68b3bacae67eb}\label{struct_p_o_r_t2___type_ac453bd09d055ca3068c68b3bacae67eb}} 
\index{PORT2\_Type@{PORT2\_Type}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!PORT2\_Type@{PORT2\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t P\+O\+R\+T2\+\_\+\+Type\+::\+R\+E\+S\+E\+R\+V\+E\+D1\mbox{[}2\mbox{]}}



Definition at line 786 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_p_o_r_t2___type_a0930495e51bca33917ea6102d7433dda}\label{struct_p_o_r_t2___type_a0930495e51bca33917ea6102d7433dda}} 
\index{PORT2\_Type@{PORT2\_Type}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!PORT2\_Type@{PORT2\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t P\+O\+R\+T2\+\_\+\+Type\+::\+R\+E\+S\+E\+R\+V\+E\+D2\mbox{[}6\mbox{]}}



Definition at line 788 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_p_o_r_t2___type_a98d1fd37b8c1bbdf3fb277808fe3915d}\label{struct_p_o_r_t2___type_a98d1fd37b8c1bbdf3fb277808fe3915d}} 
\index{PORT2\_Type@{PORT2\_Type}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!PORT2\_Type@{PORT2\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED3}{RESERVED3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t P\+O\+R\+T2\+\_\+\+Type\+::\+R\+E\+S\+E\+R\+V\+E\+D3\mbox{[}6\mbox{]}}



Definition at line 791 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_p_o_r_t2___type_a8e2784b2257cde12b257d355ec3df10d}\label{struct_p_o_r_t2___type_a8e2784b2257cde12b257d355ec3df10d}} 
\index{PORT2\_Type@{PORT2\_Type}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!PORT2\_Type@{PORT2\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED4}{RESERVED4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t P\+O\+R\+T2\+\_\+\+Type\+::\+R\+E\+S\+E\+R\+V\+E\+D4\mbox{[}3\mbox{]}}



Definition at line 793 of file X\+M\+C1100.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Libraries/\+C\+M\+S\+I\+S/\+Infineon/\+X\+M\+C1100\+\_\+series/\+Include/\mbox{\hyperlink{_x_m_c1100_8h}{X\+M\+C1100.\+h}}\end{DoxyCompactItemize}
