# ğŸ›°ï¸ UART with AMBA APB Bus Interface (FPGA)

ğŸ“Œ **Project Overview**  
Welcome to the **UART with AMBA APB Bus Project** â€” a custom IP core developed in **Verilog HDL**, designed to integrate a **Universal Asynchronous Receiver-Transmitter (UART)** with an **AMBA APB (Advanced Peripheral Bus) interface**.  
The design enables reliable serial communication (TX/RX) while being memory-mapped and easily configurable as part of a **System-on-Chip (SoC)**.  

---

## ğŸ¯ Features
- âœ… **UART Transmitter** with start & stop bits, busy/done signaling  
- âœ… **UART Receiver** with error detection for invalid frames  
- âœ… **APB Slave Interface** with control & status registers (IDLE â†’ SETUP â†’ ACCESS protocol)  
- âœ… **Baud Rate Generator** for accurate bit timing (default: 9600 baud @ 100 MHz system clock)  
- âœ… Testbench & simulation using **QuestaSim** ğŸ§ª  
- âœ… RTL linting with **QuestaLint** for clean code âœ…  
- âœ… FPGA synthesis and implementation flow with **Vivado** ğŸ“¦  

---

## ğŸ“‚ File Structure
> Update repo links as needed when you upload.  

| Path | Description |
|---|---|
| `UART_module.v` | UART core (transmitter, receiver, error detection) |
| `APB_Slave.v` | APB slave interface (register decode, control/status logic) |
| `Baud.v` | Baud rate generator (9600 baud default) |
| `UART_APB_Top.v` | Top-level wrapper integrating UART, APB, and Baud |
| `Project_TB.v` | Testbench verifying UART + APB communication |
| `run.do` | QuestaSim automation script (compile, simulate, waveforms) |
| `constraints.xdc` | Pin & clock constraints (for FPGA board mapping) |
| `Project Report.pdf` | Final report with design explanation, waveforms, lint, and synthesis results |

---

## ğŸ› ï¸ Implementation Details

### ğŸ–¥ï¸ UART Module
- **Transmitter:** Loads data with start (0) and stop (1) bits, shifts out serially with correct timing.  
- **Receiver:** Detects start bit, samples 8 data bits, validates stop bit, asserts `rx_done` when complete.  
- **Error Detection:** Flags invalid frames (e.g., missing stop bit).  
- **Status Signals:** `tx_busy`, `tx_done`, `rx_busy`, `rx_done`, `rx_error`.  

### ğŸ“¦ APB Slave
- Provides **memory-mapped registers**:  
  - `CTRL_REG`: Enable/reset signals for TX/RX  
  - `STATS_REG`: Flags for busy/done/error  
  - `TX_DATA`: Data to transmit  
  - `RX_DATA`: Received data  
- Fully compliant with **APB3 protocol** (IDLE, SETUP, ACCESS).  

### â±ï¸ Baud Generator
- Divides the system clock (100 MHz) to generate a **baud tick** for UART.  
- Default: 9600 baud â†’ tick every 10417 cycles.  

### ğŸ”— Top Module
- Integrates APB Slave, UART, and Baud generator into a **single IP block**.  
- Provides external **RX/TX pins** and APB interface for SoC integration.  

---

## ğŸ” Debugging & Testing
- âœ… Functional simulation in **QuestaSim** with a testbench driving APB reads/writes and UART RX/TX.  
- âœ… Waveforms confirm proper serial transmission, reception, and error handling.  
- âœ… **QuestaLint** reports clean RTL with no critical issues.  
- âœ… FPGA flow verified in **Vivado** (synthesis + implementation).  

---

## ğŸ“Š Results Summary
- **UART TX/RX** works with busy/done signaling.  
- **Error detection** verified for invalid stop bits.  
- **APB compliance** validated with testbench sequences.  
- **Baud generator** accurately drives communication timing.  
- **Implementation** achieved with no timing violations.  

---

## ğŸ Conclusion
This project demonstrates the complete design of a **UART IP core with APB interface**, from **RTL coding and simulation** to **linting, FPGA synthesis, and testing**.  
The design can be reused as a SoC peripheral, supporting reliable serial communication and standard AMBA APB bus connectivity. ğŸš€  

---

## ğŸ§‘â€ğŸ’» Designed By
- [**Ahmed Belal**](https://github.com/ahmedbelal16)  

---

## â­ Final Note
If you found this project useful, please â­ star the repository and share it!  
Feedback and suggestions are welcome â€” letâ€™s keep learning and building amazing digital designs together. ğŸ’¡  
