Info: Generated by version: 22.3 build 104
Info: Starting: Create simulation model
Info: qsys-generate /tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/altecc_dec_latency1.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/altecc_dec_latency1 --family=Agilex --part=AGIB027R29A1E2VR0
: altecc_dec_latency1.altecc_0: Targeting device family: Agilex.
Info: altecc_dec_latency1.altecc_0: 'Dataword' width should be 64 bits when 'Codeword' width is 72 bits.
Info: altecc_dec_latency1: "Transforming system: altecc_dec_latency1"
Info: altecc_dec_latency1: "Naming system components in system: altecc_dec_latency1"
Info: altecc_dec_latency1: "Processing generation queue"
Info: altecc_dec_latency1: "Generating: altecc_dec_latency1"
Info: altecc_dec_latency1: "Generating: altecc_dec_latency1_altecc_1910_lizxuqi"
Info: altecc_0: Generating top-level entity altecc_dec_latency1_altecc_1910_lizxuqi.
Info: altecc_0: command = exec /data/intelFPGA_pro/22.3/quartus/linux64/clearbox ALTECC_DECODER -f /tmp/alt9529_3003518403815586777.dir/0001_altecc_0_gen/parameter_list CBX_FILE=\"altecc_dec_latency1_altecc_1910_lizxuqi.v\" CBX_OUTPUT_DIRECTORY=\"/tmp/alt9529_3003518403815586777.dir/0001_altecc_0_gen\"
Info: altecc_0: error = Output file name /tmp/alt9529_3003518403815586777.dir/0001_altecc_0_gen/altecc_dec_latency1_altecc_1910_lizxuqi.v
Info: altecc_dec_latency1: Done "altecc_dec_latency1" with 2 modules, 2 files
Info: Generating the following file(s) for VCSMX simulator in /tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/altecc_dec_latency1/sim/ directory:
Info: 	common/vcsmx_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in /tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/altecc_dec_latency1/sim/ directory:
Info: 	common/riviera_files.tcl
Info: Generating the following file(s) for XCELIUM simulator in /tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/altecc_dec_latency1/sim/ directory:
Info: 	common/xcelium_files.tcl
Info: Generating the following file(s) for VCS simulator in /tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/altecc_dec_latency1/sim/ directory:
Info: 	common/vcs_files.tcl
Info: Generating the following file(s) for MODELSIM simulator in /tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/altecc_dec_latency1/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/altecc_dec_latency1/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/altecc_dec_latency1.ip --output-directory=/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/altecc_dec_latency1/sim/ --use-relative-paths=true
Info: Generating the following file(s) for VCSMX simulator in /tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/altecc_dec_latency1/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for RIVIERA simulator in /tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/altecc_dec_latency1/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Generating the following file(s) for XCELIUM simulator in /tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/altecc_dec_latency1/sim/ directory:
Info: 	xcelium/cds.lib
Info: 	xcelium/hdl.var
Info: 	xcelium/xcelium_setup.sh
Info: 	2 .cds.lib files in xcelium/cds_libs/ directory
Info: Generating the following file(s) for VCS simulator in /tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/altecc_dec_latency1/sim/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for MODELSIM simulator in /tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/altecc_dec_latency1/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/altecc_dec_latency1/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/altecc_dec_latency1.ip --synthesis=VERILOG --output-directory=/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/altecc_dec_latency1 --family=Agilex --part=AGIB027R29A1E2VR0
: altecc_dec_latency1.altecc_0: Targeting device family: Agilex.
Info: altecc_dec_latency1.altecc_0: 'Dataword' width should be 64 bits when 'Codeword' width is 72 bits.
Info: altecc_dec_latency1: "Transforming system: altecc_dec_latency1"
Info: altecc_dec_latency1: "Naming system components in system: altecc_dec_latency1"
Info: altecc_dec_latency1: "Processing generation queue"
Info: altecc_dec_latency1: "Generating: altecc_dec_latency1"
Info: altecc_dec_latency1: "Generating: altecc_dec_latency1_altecc_1910_lizxuqi"
Info: altecc_0: Generating top-level entity altecc_dec_latency1_altecc_1910_lizxuqi.
Info: altecc_0: command = exec /data/intelFPGA_pro/22.3/quartus/linux64/clearbox ALTECC_DECODER -f /tmp/alt9529_3003518403815586777.dir/0003_altecc_0_gen/parameter_list CBX_FILE=\"altecc_dec_latency1_altecc_1910_lizxuqi.v\" CBX_OUTPUT_DIRECTORY=\"/tmp/alt9529_3003518403815586777.dir/0003_altecc_0_gen\"
Info: altecc_0: error = Output file name /tmp/alt9529_3003518403815586777.dir/0003_altecc_0_gen/altecc_dec_latency1_altecc_1910_lizxuqi.v
Info: altecc_dec_latency1: Done "altecc_dec_latency1" with 2 modules, 2 files
Info: Finished: Create HDL design files for synthesis
