#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x14e704be0 .scope module, "tb_RegisterFile" "tb_RegisterFile" 2 28;
 .timescale 0 0;
v0x14e7178b0_0 .var "clk", 0 0;
v0x14e717940_0 .var "rd", 4 0;
v0x14e7179d0_0 .net "rd1", 31 0, L_0x14e718180;  1 drivers
v0x14e717a60_0 .net "rd2", 31 0, L_0x14e7186b0;  1 drivers
v0x14e717af0_0 .var "rs1", 4 0;
v0x14e717bc0_0 .var "rs2", 4 0;
v0x14e717c70_0 .var "wd", 31 0;
v0x14e717d20_0 .var "we", 0 0;
S_0x14e704d50 .scope module, "uut" "RegisterFile" 2 36, 2 1 0, S_0x14e704be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 5 "rs1";
    .port_info 3 /INPUT 5 "rs2";
    .port_info 4 /INPUT 5 "rd";
    .port_info 5 /INPUT 32 "wd";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
L_0x140040010 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x14e706af0_0 .net/2u *"_ivl_0", 4 0, L_0x140040010;  1 drivers
L_0x1400400a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14e716930_0 .net *"_ivl_11", 1 0, L_0x1400400a0;  1 drivers
L_0x1400400e8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x14e7169d0_0 .net/2u *"_ivl_14", 4 0, L_0x1400400e8;  1 drivers
v0x14e716a80_0 .net *"_ivl_16", 0 0, L_0x14e718320;  1 drivers
L_0x140040130 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14e716b20_0 .net/2u *"_ivl_18", 31 0, L_0x140040130;  1 drivers
v0x14e716c10_0 .net *"_ivl_2", 0 0, L_0x14e717df0;  1 drivers
v0x14e716cb0_0 .net *"_ivl_20", 31 0, L_0x14e7184b0;  1 drivers
v0x14e716d60_0 .net *"_ivl_22", 6 0, L_0x14e718550;  1 drivers
L_0x140040178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14e716e10_0 .net *"_ivl_25", 1 0, L_0x140040178;  1 drivers
L_0x140040058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14e716f20_0 .net/2u *"_ivl_4", 31 0, L_0x140040058;  1 drivers
v0x14e716fd0_0 .net *"_ivl_6", 31 0, L_0x14e717f60;  1 drivers
v0x14e717080_0 .net *"_ivl_8", 6 0, L_0x14e718020;  1 drivers
v0x14e717130_0 .net "clk", 0 0, v0x14e7178b0_0;  1 drivers
v0x14e7171d0_0 .net "rd", 4 0, v0x14e717940_0;  1 drivers
v0x14e717280_0 .net "rd1", 31 0, L_0x14e718180;  alias, 1 drivers
v0x14e717330_0 .net "rd2", 31 0, L_0x14e7186b0;  alias, 1 drivers
v0x14e7173e0 .array "regs", 0 31, 31 0;
v0x14e717570_0 .net "rs1", 4 0, v0x14e717af0_0;  1 drivers
v0x14e717600_0 .net "rs2", 4 0, v0x14e717bc0_0;  1 drivers
v0x14e7176a0_0 .net "wd", 31 0, v0x14e717c70_0;  1 drivers
v0x14e717750_0 .net "we", 0 0, v0x14e717d20_0;  1 drivers
E_0x14e7051b0 .event posedge, v0x14e717130_0;
L_0x14e717df0 .cmp/eq 5, v0x14e717af0_0, L_0x140040010;
L_0x14e717f60 .array/port v0x14e7173e0, L_0x14e718020;
L_0x14e718020 .concat [ 5 2 0 0], v0x14e717af0_0, L_0x1400400a0;
L_0x14e718180 .functor MUXZ 32, L_0x14e717f60, L_0x140040058, L_0x14e717df0, C4<>;
L_0x14e718320 .cmp/eq 5, v0x14e717bc0_0, L_0x1400400e8;
L_0x14e7184b0 .array/port v0x14e7173e0, L_0x14e718550;
L_0x14e718550 .concat [ 5 2 0 0], v0x14e717bc0_0, L_0x140040178;
L_0x14e7186b0 .functor MUXZ 32, L_0x14e7184b0, L_0x140040130, L_0x14e718320, C4<>;
    .scope S_0x14e704d50;
T_0 ;
    %wait E_0x14e7051b0;
    %load/vec4 v0x14e717750_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.2, 9;
    %load/vec4 v0x14e7171d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x14e7176a0_0;
    %load/vec4 v0x14e7171d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14e7173e0, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x14e704be0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14e7178b0_0, 0, 1;
T_1.0 ;
    %delay 5, 0;
    %load/vec4 v0x14e7178b0_0;
    %inv;
    %store/vec4 v0x14e7178b0_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0x14e704be0;
T_2 ;
    %vpi_call 2 51 "$dumpfile", "decoder.vcd" {0 0 0};
    %vpi_call 2 52 "$dumpvars" {0 0 0};
    %vpi_call 2 53 "$display", "Start Test" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14e717d20_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14e717c70_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x14e717940_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x14e717af0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x14e717bc0_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14e717d20_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x14e717940_0, 0, 5;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x14e717c70_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14e717d20_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x14e717af0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x14e717bc0_0, 0, 5;
    %delay 10, 0;
    %vpi_call 2 65 "$display", "x1 = %h (expect DEADBEEF), x0 = %h (expect 0)", v0x14e7179d0_0, v0x14e717a60_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14e717d20_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x14e717940_0, 0, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x14e717c70_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14e717d20_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x14e717af0_0, 0, 5;
    %delay 10, 0;
    %vpi_call 2 75 "$display", "x0 = %h (expect 0)", v0x14e7179d0_0 {0 0 0};
    %delay 100, 0;
    %vpi_call 2 77 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "decoder.v";
