{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 23 21:59:01 2010 " "Info: Processing started: Sat Jan 23 21:59:01 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off PipelineCPU -c PipelineCPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PipelineCPU -c PipelineCPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "InstructionDecode:ID\|wrsrc " "Warning: Node \"InstructionDecode:ID\|wrsrc\" is a latch" {  } { { "InstructionDecode.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/InstructionDecode.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "InstructionDecode:ID\|mergeop " "Warning: Node \"InstructionDecode:ID\|mergeop\" is a latch" {  } { { "InstructionDecode.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/InstructionDecode.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 5 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "InstructionDecode:ID\|WideOr11~0 " "Info: Detected gated clock \"InstructionDecode:ID\|WideOr11~0\" as buffer" {  } { { "InstructionDecode.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/InstructionDecode.v" 20 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "InstructionDecode:ID\|WideOr11~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ir\[12\] " "Info: Detected ripple clock \"ir\[12\]\" as buffer" {  } { { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 125 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ir\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ir\[3\] " "Info: Detected ripple clock \"ir\[3\]\" as buffer" {  } { { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 125 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ir\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ir\[17\] " "Info: Detected ripple clock \"ir\[17\]\" as buffer" {  } { { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 125 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ir\[17\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register pc\[4\] register pc\[28\] 206.06 MHz 4.853 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 206.06 MHz between source register \"pc\[4\]\" and destination register \"pc\[28\]\" (period= 4.853 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.636 ns + Longest register register " "Info: + Longest register to register delay is 4.636 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pc\[4\] 1 REG LCFF_X90_Y26_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X90_Y26_N1; Fanout = 3; REG Node = 'pc\[4\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[4] } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.414 ns) 1.143 ns pc_w1\[4\]~5 2 COMB LCCOMB_X89_Y27_N6 2 " "Info: 2: + IC(0.729 ns) + CELL(0.414 ns) = 1.143 ns; Loc. = LCCOMB_X89_Y27_N6; Fanout = 2; COMB Node = 'pc_w1\[4\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.143 ns" { pc[4] pc_w1[4]~5 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.214 ns pc_w1\[5\]~7 3 COMB LCCOMB_X89_Y27_N8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.214 ns; Loc. = LCCOMB_X89_Y27_N8; Fanout = 2; COMB Node = 'pc_w1\[5\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pc_w1[4]~5 pc_w1[5]~7 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.285 ns pc_w1\[6\]~9 4 COMB LCCOMB_X89_Y27_N10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.285 ns; Loc. = LCCOMB_X89_Y27_N10; Fanout = 2; COMB Node = 'pc_w1\[6\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pc_w1[5]~7 pc_w1[6]~9 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.356 ns pc_w1\[7\]~11 5 COMB LCCOMB_X89_Y27_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.356 ns; Loc. = LCCOMB_X89_Y27_N12; Fanout = 2; COMB Node = 'pc_w1\[7\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pc_w1[6]~9 pc_w1[7]~11 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.515 ns pc_w1\[8\]~13 6 COMB LCCOMB_X89_Y27_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.159 ns) = 1.515 ns; Loc. = LCCOMB_X89_Y27_N14; Fanout = 2; COMB Node = 'pc_w1\[8\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { pc_w1[7]~11 pc_w1[8]~13 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.586 ns pc_w1\[9\]~15 7 COMB LCCOMB_X89_Y27_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.586 ns; Loc. = LCCOMB_X89_Y27_N16; Fanout = 2; COMB Node = 'pc_w1\[9\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pc_w1[8]~13 pc_w1[9]~15 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.657 ns pc_w1\[10\]~17 8 COMB LCCOMB_X89_Y27_N18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.657 ns; Loc. = LCCOMB_X89_Y27_N18; Fanout = 2; COMB Node = 'pc_w1\[10\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pc_w1[9]~15 pc_w1[10]~17 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.728 ns pc_w1\[11\]~19 9 COMB LCCOMB_X89_Y27_N20 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.728 ns; Loc. = LCCOMB_X89_Y27_N20; Fanout = 2; COMB Node = 'pc_w1\[11\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pc_w1[10]~17 pc_w1[11]~19 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.799 ns pc_w1\[12\]~21 10 COMB LCCOMB_X89_Y27_N22 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.799 ns; Loc. = LCCOMB_X89_Y27_N22; Fanout = 2; COMB Node = 'pc_w1\[12\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pc_w1[11]~19 pc_w1[12]~21 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.870 ns pc_w1\[13\]~23 11 COMB LCCOMB_X89_Y27_N24 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.870 ns; Loc. = LCCOMB_X89_Y27_N24; Fanout = 2; COMB Node = 'pc_w1\[13\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pc_w1[12]~21 pc_w1[13]~23 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.941 ns pc_w1\[14\]~25 12 COMB LCCOMB_X89_Y27_N26 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.941 ns; Loc. = LCCOMB_X89_Y27_N26; Fanout = 2; COMB Node = 'pc_w1\[14\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pc_w1[13]~23 pc_w1[14]~25 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.012 ns pc_w1\[15\]~27 13 COMB LCCOMB_X89_Y27_N28 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 2.012 ns; Loc. = LCCOMB_X89_Y27_N28; Fanout = 2; COMB Node = 'pc_w1\[15\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pc_w1[14]~25 pc_w1[15]~27 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 2.158 ns pc_w1\[16\]~29 14 COMB LCCOMB_X89_Y27_N30 2 " "Info: 14: + IC(0.000 ns) + CELL(0.146 ns) = 2.158 ns; Loc. = LCCOMB_X89_Y27_N30; Fanout = 2; COMB Node = 'pc_w1\[16\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { pc_w1[15]~27 pc_w1[16]~29 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.229 ns pc_w1\[17\]~31 15 COMB LCCOMB_X89_Y26_N0 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 2.229 ns; Loc. = LCCOMB_X89_Y26_N0; Fanout = 2; COMB Node = 'pc_w1\[17\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pc_w1[16]~29 pc_w1[17]~31 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.300 ns pc_w1\[18\]~33 16 COMB LCCOMB_X89_Y26_N2 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 2.300 ns; Loc. = LCCOMB_X89_Y26_N2; Fanout = 2; COMB Node = 'pc_w1\[18\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pc_w1[17]~31 pc_w1[18]~33 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.371 ns pc_w1\[19\]~35 17 COMB LCCOMB_X89_Y26_N4 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 2.371 ns; Loc. = LCCOMB_X89_Y26_N4; Fanout = 2; COMB Node = 'pc_w1\[19\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pc_w1[18]~33 pc_w1[19]~35 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.442 ns pc_w1\[20\]~37 18 COMB LCCOMB_X89_Y26_N6 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.442 ns; Loc. = LCCOMB_X89_Y26_N6; Fanout = 2; COMB Node = 'pc_w1\[20\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pc_w1[19]~35 pc_w1[20]~37 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.513 ns pc_w1\[21\]~39 19 COMB LCCOMB_X89_Y26_N8 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.513 ns; Loc. = LCCOMB_X89_Y26_N8; Fanout = 2; COMB Node = 'pc_w1\[21\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pc_w1[20]~37 pc_w1[21]~39 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.584 ns pc_w1\[22\]~41 20 COMB LCCOMB_X89_Y26_N10 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.584 ns; Loc. = LCCOMB_X89_Y26_N10; Fanout = 2; COMB Node = 'pc_w1\[22\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pc_w1[21]~39 pc_w1[22]~41 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.655 ns pc_w1\[23\]~43 21 COMB LCCOMB_X89_Y26_N12 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.655 ns; Loc. = LCCOMB_X89_Y26_N12; Fanout = 2; COMB Node = 'pc_w1\[23\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pc_w1[22]~41 pc_w1[23]~43 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.814 ns pc_w1\[24\]~45 22 COMB LCCOMB_X89_Y26_N14 2 " "Info: 22: + IC(0.000 ns) + CELL(0.159 ns) = 2.814 ns; Loc. = LCCOMB_X89_Y26_N14; Fanout = 2; COMB Node = 'pc_w1\[24\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { pc_w1[23]~43 pc_w1[24]~45 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.885 ns pc_w1\[25\]~47 23 COMB LCCOMB_X89_Y26_N16 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.885 ns; Loc. = LCCOMB_X89_Y26_N16; Fanout = 2; COMB Node = 'pc_w1\[25\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pc_w1[24]~45 pc_w1[25]~47 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.956 ns pc_w1\[26\]~49 24 COMB LCCOMB_X89_Y26_N18 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.956 ns; Loc. = LCCOMB_X89_Y26_N18; Fanout = 2; COMB Node = 'pc_w1\[26\]~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pc_w1[25]~47 pc_w1[26]~49 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.027 ns pc_w1\[27\]~51 25 COMB LCCOMB_X89_Y26_N20 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 3.027 ns; Loc. = LCCOMB_X89_Y26_N20; Fanout = 2; COMB Node = 'pc_w1\[27\]~51'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pc_w1[26]~49 pc_w1[27]~51 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.437 ns pc_w1\[28\]~52 26 COMB LCCOMB_X89_Y26_N22 2 " "Info: 26: + IC(0.000 ns) + CELL(0.410 ns) = 3.437 ns; Loc. = LCCOMB_X89_Y26_N22; Fanout = 2; COMB Node = 'pc_w1\[28\]~52'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { pc_w1[27]~51 pc_w1[28]~52 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.965 ns) + CELL(0.150 ns) 4.552 ns pc~58 27 COMB LCCOMB_X88_Y27_N14 1 " "Info: 27: + IC(0.965 ns) + CELL(0.150 ns) = 4.552 ns; Loc. = LCCOMB_X88_Y27_N14; Fanout = 1; COMB Node = 'pc~58'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { pc_w1[28]~52 pc~58 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.636 ns pc\[28\] 28 REG LCFF_X88_Y27_N15 5 " "Info: 28: + IC(0.000 ns) + CELL(0.084 ns) = 4.636 ns; Loc. = LCFF_X88_Y27_N15; Fanout = 5; REG Node = 'pc\[28\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { pc~58 pc[28] } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.942 ns ( 63.46 % ) " "Info: Total cell delay = 2.942 ns ( 63.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.694 ns ( 36.54 % ) " "Info: Total interconnect delay = 1.694 ns ( 36.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.636 ns" { pc[4] pc_w1[4]~5 pc_w1[5]~7 pc_w1[6]~9 pc_w1[7]~11 pc_w1[8]~13 pc_w1[9]~15 pc_w1[10]~17 pc_w1[11]~19 pc_w1[12]~21 pc_w1[13]~23 pc_w1[14]~25 pc_w1[15]~27 pc_w1[16]~29 pc_w1[17]~31 pc_w1[18]~33 pc_w1[19]~35 pc_w1[20]~37 pc_w1[21]~39 pc_w1[22]~41 pc_w1[23]~43 pc_w1[24]~45 pc_w1[25]~47 pc_w1[26]~49 pc_w1[27]~51 pc_w1[28]~52 pc~58 pc[28] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.636 ns" { pc[4] {} pc_w1[4]~5 {} pc_w1[5]~7 {} pc_w1[6]~9 {} pc_w1[7]~11 {} pc_w1[8]~13 {} pc_w1[9]~15 {} pc_w1[10]~17 {} pc_w1[11]~19 {} pc_w1[12]~21 {} pc_w1[13]~23 {} pc_w1[14]~25 {} pc_w1[15]~27 {} pc_w1[16]~29 {} pc_w1[17]~31 {} pc_w1[18]~33 {} pc_w1[19]~35 {} pc_w1[20]~37 {} pc_w1[21]~39 {} pc_w1[22]~41 {} pc_w1[23]~43 {} pc_w1[24]~45 {} pc_w1[25]~47 {} pc_w1[26]~49 {} pc_w1[27]~51 {} pc_w1[28]~52 {} pc~58 {} pc[28] {} } { 0.000ns 0.729ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.965ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.003 ns - Smallest " "Info: - Smallest clock skew is -0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.912 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.912 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK 1 CLK PIN_T2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 4; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns CLK~clkctrl 2 COMB CLKCTRL_G3 41 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 41; COMB Node = 'CLK~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.272 ns) + CELL(0.537 ns) 2.912 ns pc\[28\] 3 REG LCFF_X88_Y27_N15 5 " "Info: 3: + IC(1.272 ns) + CELL(0.537 ns) = 2.912 ns; Loc. = LCFF_X88_Y27_N15; Fanout = 5; REG Node = 'pc\[28\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.809 ns" { CLK~clkctrl pc[28] } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.40 % ) " "Info: Total cell delay = 1.526 ns ( 52.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.386 ns ( 47.60 % ) " "Info: Total interconnect delay = 1.386 ns ( 47.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.912 ns" { CLK CLK~clkctrl pc[28] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.912 ns" { CLK {} CLK~combout {} CLK~clkctrl {} pc[28] {} } { 0.000ns 0.000ns 0.114ns 1.272ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.915 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.915 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK 1 CLK PIN_T2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 4; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns CLK~clkctrl 2 COMB CLKCTRL_G3 41 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 41; COMB Node = 'CLK~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.275 ns) + CELL(0.537 ns) 2.915 ns pc\[4\] 3 REG LCFF_X90_Y26_N1 3 " "Info: 3: + IC(1.275 ns) + CELL(0.537 ns) = 2.915 ns; Loc. = LCFF_X90_Y26_N1; Fanout = 3; REG Node = 'pc\[4\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.812 ns" { CLK~clkctrl pc[4] } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.35 % ) " "Info: Total cell delay = 1.526 ns ( 52.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.389 ns ( 47.65 % ) " "Info: Total interconnect delay = 1.389 ns ( 47.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.915 ns" { CLK CLK~clkctrl pc[4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.915 ns" { CLK {} CLK~combout {} CLK~clkctrl {} pc[4] {} } { 0.000ns 0.000ns 0.114ns 1.275ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.912 ns" { CLK CLK~clkctrl pc[28] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.912 ns" { CLK {} CLK~combout {} CLK~clkctrl {} pc[28] {} } { 0.000ns 0.000ns 0.114ns 1.272ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.915 ns" { CLK CLK~clkctrl pc[4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.915 ns" { CLK {} CLK~combout {} CLK~clkctrl {} pc[4] {} } { 0.000ns 0.000ns 0.114ns 1.275ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 125 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 125 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.636 ns" { pc[4] pc_w1[4]~5 pc_w1[5]~7 pc_w1[6]~9 pc_w1[7]~11 pc_w1[8]~13 pc_w1[9]~15 pc_w1[10]~17 pc_w1[11]~19 pc_w1[12]~21 pc_w1[13]~23 pc_w1[14]~25 pc_w1[15]~27 pc_w1[16]~29 pc_w1[17]~31 pc_w1[18]~33 pc_w1[19]~35 pc_w1[20]~37 pc_w1[21]~39 pc_w1[22]~41 pc_w1[23]~43 pc_w1[24]~45 pc_w1[25]~47 pc_w1[26]~49 pc_w1[27]~51 pc_w1[28]~52 pc~58 pc[28] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.636 ns" { pc[4] {} pc_w1[4]~5 {} pc_w1[5]~7 {} pc_w1[6]~9 {} pc_w1[7]~11 {} pc_w1[8]~13 {} pc_w1[9]~15 {} pc_w1[10]~17 {} pc_w1[11]~19 {} pc_w1[12]~21 {} pc_w1[13]~23 {} pc_w1[14]~25 {} pc_w1[15]~27 {} pc_w1[16]~29 {} pc_w1[17]~31 {} pc_w1[18]~33 {} pc_w1[19]~35 {} pc_w1[20]~37 {} pc_w1[21]~39 {} pc_w1[22]~41 {} pc_w1[23]~43 {} pc_w1[24]~45 {} pc_w1[25]~47 {} pc_w1[26]~49 {} pc_w1[27]~51 {} pc_w1[28]~52 {} pc~58 {} pc[28] {} } { 0.000ns 0.729ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.965ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.084ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.912 ns" { CLK CLK~clkctrl pc[28] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.912 ns" { CLK {} CLK~combout {} CLK~clkctrl {} pc[28] {} } { 0.000ns 0.000ns 0.114ns 1.272ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.915 ns" { CLK CLK~clkctrl pc[4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.915 ns" { CLK {} CLK~combout {} CLK~clkctrl {} pc[4] {} } { 0.000ns 0.000ns 0.114ns 1.275ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 6 " "Warning: Circuit may not operate. Detected 6 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "ir\[17\] InstructionDecode:ID\|wrsrc CLK 2.04 ns " "Info: Found hold time violation between source  pin or register \"ir\[17\]\" and destination pin or register \"InstructionDecode:ID\|wrsrc\" for clock \"CLK\" (Hold time is 2.04 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.688 ns + Largest " "Info: + Largest clock skew is 3.688 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.659 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 7.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK 1 CLK PIN_T2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 4; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.445 ns) + CELL(0.787 ns) 4.221 ns ir\[17\] 2 REG LCFF_X90_Y26_N19 32 " "Info: 2: + IC(2.445 ns) + CELL(0.787 ns) = 4.221 ns; Loc. = LCFF_X90_Y26_N19; Fanout = 32; REG Node = 'ir\[17\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.232 ns" { CLK ir[17] } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.420 ns) 4.962 ns InstructionDecode:ID\|WideOr11~0 3 COMB LCCOMB_X90_Y26_N2 1 " "Info: 3: + IC(0.321 ns) + CELL(0.420 ns) = 4.962 ns; Loc. = LCCOMB_X90_Y26_N2; Fanout = 1; COMB Node = 'InstructionDecode:ID\|WideOr11~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { ir[17] InstructionDecode:ID|WideOr11~0 } "NODE_NAME" } } { "InstructionDecode.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/InstructionDecode.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.924 ns) + CELL(0.000 ns) 5.886 ns InstructionDecode:ID\|WideOr11~0clkctrl 4 COMB CLKCTRL_G7 2 " "Info: 4: + IC(0.924 ns) + CELL(0.000 ns) = 5.886 ns; Loc. = CLKCTRL_G7; Fanout = 2; COMB Node = 'InstructionDecode:ID\|WideOr11~0clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.924 ns" { InstructionDecode:ID|WideOr11~0 InstructionDecode:ID|WideOr11~0clkctrl } "NODE_NAME" } } { "InstructionDecode.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/InstructionDecode.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.623 ns) + CELL(0.150 ns) 7.659 ns InstructionDecode:ID\|wrsrc 5 REG LCCOMB_X91_Y26_N30 1 " "Info: 5: + IC(1.623 ns) + CELL(0.150 ns) = 7.659 ns; Loc. = LCCOMB_X91_Y26_N30; Fanout = 1; REG Node = 'InstructionDecode:ID\|wrsrc'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.773 ns" { InstructionDecode:ID|WideOr11~0clkctrl InstructionDecode:ID|wrsrc } "NODE_NAME" } } { "InstructionDecode.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/InstructionDecode.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.346 ns ( 30.63 % ) " "Info: Total cell delay = 2.346 ns ( 30.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.313 ns ( 69.37 % ) " "Info: Total interconnect delay = 5.313 ns ( 69.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.659 ns" { CLK ir[17] InstructionDecode:ID|WideOr11~0 InstructionDecode:ID|WideOr11~0clkctrl InstructionDecode:ID|wrsrc } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.659 ns" { CLK {} CLK~combout {} ir[17] {} InstructionDecode:ID|WideOr11~0 {} InstructionDecode:ID|WideOr11~0clkctrl {} InstructionDecode:ID|wrsrc {} } { 0.000ns 0.000ns 2.445ns 0.321ns 0.924ns 1.623ns } { 0.000ns 0.989ns 0.787ns 0.420ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.971 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 3.971 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK 1 CLK PIN_T2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 4; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.445 ns) + CELL(0.537 ns) 3.971 ns ir\[17\] 2 REG LCFF_X90_Y26_N19 32 " "Info: 2: + IC(2.445 ns) + CELL(0.537 ns) = 3.971 ns; Loc. = LCFF_X90_Y26_N19; Fanout = 32; REG Node = 'ir\[17\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.982 ns" { CLK ir[17] } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 38.43 % ) " "Info: Total cell delay = 1.526 ns ( 38.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.445 ns ( 61.57 % ) " "Info: Total interconnect delay = 2.445 ns ( 61.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.971 ns" { CLK ir[17] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.971 ns" { CLK {} CLK~combout {} ir[17] {} } { 0.000ns 0.000ns 2.445ns } { 0.000ns 0.989ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.659 ns" { CLK ir[17] InstructionDecode:ID|WideOr11~0 InstructionDecode:ID|WideOr11~0clkctrl InstructionDecode:ID|wrsrc } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.659 ns" { CLK {} CLK~combout {} ir[17] {} InstructionDecode:ID|WideOr11~0 {} InstructionDecode:ID|WideOr11~0clkctrl {} InstructionDecode:ID|wrsrc {} } { 0.000ns 0.000ns 2.445ns 0.321ns 0.924ns 1.623ns } { 0.000ns 0.989ns 0.787ns 0.420ns 0.000ns 0.150ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.971 ns" { CLK ir[17] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.971 ns" { CLK {} CLK~combout {} ir[17] {} } { 0.000ns 0.000ns 2.445ns } { 0.000ns 0.989ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 125 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.398 ns - Shortest register register " "Info: - Shortest register to register delay is 1.398 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ir\[17\] 1 REG LCFF_X90_Y26_N19 32 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X90_Y26_N19; Fanout = 32; REG Node = 'ir\[17\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[17] } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.544 ns) + CELL(0.150 ns) 0.694 ns InstructionDecode:ID\|WideOr9~0 2 COMB LCCOMB_X91_Y26_N10 2 " "Info: 2: + IC(0.544 ns) + CELL(0.150 ns) = 0.694 ns; Loc. = LCCOMB_X91_Y26_N10; Fanout = 2; COMB Node = 'InstructionDecode:ID\|WideOr9~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.694 ns" { ir[17] InstructionDecode:ID|WideOr9~0 } "NODE_NAME" } } { "InstructionDecode.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/InstructionDecode.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.437 ns) 1.398 ns InstructionDecode:ID\|wrsrc 3 REG LCCOMB_X91_Y26_N30 1 " "Info: 3: + IC(0.267 ns) + CELL(0.437 ns) = 1.398 ns; Loc. = LCCOMB_X91_Y26_N30; Fanout = 1; REG Node = 'InstructionDecode:ID\|wrsrc'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.704 ns" { InstructionDecode:ID|WideOr9~0 InstructionDecode:ID|wrsrc } "NODE_NAME" } } { "InstructionDecode.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/InstructionDecode.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.587 ns ( 41.99 % ) " "Info: Total cell delay = 0.587 ns ( 41.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.811 ns ( 58.01 % ) " "Info: Total interconnect delay = 0.811 ns ( 58.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.398 ns" { ir[17] InstructionDecode:ID|WideOr9~0 InstructionDecode:ID|wrsrc } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.398 ns" { ir[17] {} InstructionDecode:ID|WideOr9~0 {} InstructionDecode:ID|wrsrc {} } { 0.000ns 0.544ns 0.267ns } { 0.000ns 0.150ns 0.437ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "InstructionDecode.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/InstructionDecode.v" 8 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 125 -1 0 } } { "InstructionDecode.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/InstructionDecode.v" 8 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.659 ns" { CLK ir[17] InstructionDecode:ID|WideOr11~0 InstructionDecode:ID|WideOr11~0clkctrl InstructionDecode:ID|wrsrc } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.659 ns" { CLK {} CLK~combout {} ir[17] {} InstructionDecode:ID|WideOr11~0 {} InstructionDecode:ID|WideOr11~0clkctrl {} InstructionDecode:ID|wrsrc {} } { 0.000ns 0.000ns 2.445ns 0.321ns 0.924ns 1.623ns } { 0.000ns 0.989ns 0.787ns 0.420ns 0.000ns 0.150ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.971 ns" { CLK ir[17] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.971 ns" { CLK {} CLK~combout {} ir[17] {} } { 0.000ns 0.000ns 2.445ns } { 0.000ns 0.989ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.398 ns" { ir[17] InstructionDecode:ID|WideOr9~0 InstructionDecode:ID|wrsrc } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.398 ns" { ir[17] {} InstructionDecode:ID|WideOr9~0 {} InstructionDecode:ID|wrsrc {} } { 0.000ns 0.544ns 0.267ns } { 0.000ns 0.150ns 0.437ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "pc\[29\] RESET CLK 4.128 ns register " "Info: tsu for register \"pc\[29\]\" (data pin = \"RESET\", clock pin = \"CLK\") is 4.128 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.079 ns + Longest pin register " "Info: + Longest pin to register delay is 7.079 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.812 ns) 0.812 ns RESET 1 PIN PIN_R23 36 " "Info: 1: + IC(0.000 ns) + CELL(0.812 ns) = 0.812 ns; Loc. = PIN_R23; Fanout = 36; PIN Node = 'RESET'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.785 ns) + CELL(0.398 ns) 6.995 ns pc~59 2 COMB LCCOMB_X90_Y26_N24 1 " "Info: 2: + IC(5.785 ns) + CELL(0.398 ns) = 6.995 ns; Loc. = LCCOMB_X90_Y26_N24; Fanout = 1; COMB Node = 'pc~59'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.183 ns" { RESET pc~59 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.079 ns pc\[29\] 3 REG LCFF_X90_Y26_N25 5 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.079 ns; Loc. = LCFF_X90_Y26_N25; Fanout = 5; REG Node = 'pc\[29\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { pc~59 pc[29] } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.294 ns ( 18.28 % ) " "Info: Total cell delay = 1.294 ns ( 18.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.785 ns ( 81.72 % ) " "Info: Total interconnect delay = 5.785 ns ( 81.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.079 ns" { RESET pc~59 pc[29] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.079 ns" { RESET {} RESET~combout {} pc~59 {} pc[29] {} } { 0.000ns 0.000ns 5.785ns 0.000ns } { 0.000ns 0.812ns 0.398ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 125 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.915 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.915 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK 1 CLK PIN_T2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 4; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns CLK~clkctrl 2 COMB CLKCTRL_G3 41 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 41; COMB Node = 'CLK~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.275 ns) + CELL(0.537 ns) 2.915 ns pc\[29\] 3 REG LCFF_X90_Y26_N25 5 " "Info: 3: + IC(1.275 ns) + CELL(0.537 ns) = 2.915 ns; Loc. = LCFF_X90_Y26_N25; Fanout = 5; REG Node = 'pc\[29\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.812 ns" { CLK~clkctrl pc[29] } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.35 % ) " "Info: Total cell delay = 1.526 ns ( 52.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.389 ns ( 47.65 % ) " "Info: Total interconnect delay = 1.389 ns ( 47.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.915 ns" { CLK CLK~clkctrl pc[29] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.915 ns" { CLK {} CLK~combout {} CLK~clkctrl {} pc[29] {} } { 0.000ns 0.000ns 0.114ns 1.275ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.079 ns" { RESET pc~59 pc[29] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.079 ns" { RESET {} RESET~combout {} pc~59 {} pc[29] {} } { 0.000ns 0.000ns 5.785ns 0.000ns } { 0.000ns 0.812ns 0.398ns 0.084ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.915 ns" { CLK CLK~clkctrl pc[29] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.915 ns" { CLK {} CLK~combout {} CLK~clkctrl {} pc[29] {} } { 0.000ns 0.000ns 0.114ns 1.275ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK pc_w\[30\] pc\[4\] 12.540 ns register " "Info: tco from clock \"CLK\" to destination pin \"pc_w\[30\]\" through register \"pc\[4\]\" is 12.540 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.915 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.915 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK 1 CLK PIN_T2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 4; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns CLK~clkctrl 2 COMB CLKCTRL_G3 41 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 41; COMB Node = 'CLK~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.275 ns) + CELL(0.537 ns) 2.915 ns pc\[4\] 3 REG LCFF_X90_Y26_N1 3 " "Info: 3: + IC(1.275 ns) + CELL(0.537 ns) = 2.915 ns; Loc. = LCFF_X90_Y26_N1; Fanout = 3; REG Node = 'pc\[4\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.812 ns" { CLK~clkctrl pc[4] } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.35 % ) " "Info: Total cell delay = 1.526 ns ( 52.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.389 ns ( 47.65 % ) " "Info: Total interconnect delay = 1.389 ns ( 47.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.915 ns" { CLK CLK~clkctrl pc[4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.915 ns" { CLK {} CLK~combout {} CLK~clkctrl {} pc[4] {} } { 0.000ns 0.000ns 0.114ns 1.275ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 125 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.375 ns + Longest register pin " "Info: + Longest register to pin delay is 9.375 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pc\[4\] 1 REG LCFF_X90_Y26_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X90_Y26_N1; Fanout = 3; REG Node = 'pc\[4\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[4] } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.414 ns) 1.143 ns pc_w1\[4\]~5 2 COMB LCCOMB_X89_Y27_N6 2 " "Info: 2: + IC(0.729 ns) + CELL(0.414 ns) = 1.143 ns; Loc. = LCCOMB_X89_Y27_N6; Fanout = 2; COMB Node = 'pc_w1\[4\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.143 ns" { pc[4] pc_w1[4]~5 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.214 ns pc_w1\[5\]~7 3 COMB LCCOMB_X89_Y27_N8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.214 ns; Loc. = LCCOMB_X89_Y27_N8; Fanout = 2; COMB Node = 'pc_w1\[5\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pc_w1[4]~5 pc_w1[5]~7 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.285 ns pc_w1\[6\]~9 4 COMB LCCOMB_X89_Y27_N10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.285 ns; Loc. = LCCOMB_X89_Y27_N10; Fanout = 2; COMB Node = 'pc_w1\[6\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pc_w1[5]~7 pc_w1[6]~9 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.356 ns pc_w1\[7\]~11 5 COMB LCCOMB_X89_Y27_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.356 ns; Loc. = LCCOMB_X89_Y27_N12; Fanout = 2; COMB Node = 'pc_w1\[7\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pc_w1[6]~9 pc_w1[7]~11 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.515 ns pc_w1\[8\]~13 6 COMB LCCOMB_X89_Y27_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.159 ns) = 1.515 ns; Loc. = LCCOMB_X89_Y27_N14; Fanout = 2; COMB Node = 'pc_w1\[8\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { pc_w1[7]~11 pc_w1[8]~13 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.586 ns pc_w1\[9\]~15 7 COMB LCCOMB_X89_Y27_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.586 ns; Loc. = LCCOMB_X89_Y27_N16; Fanout = 2; COMB Node = 'pc_w1\[9\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pc_w1[8]~13 pc_w1[9]~15 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.657 ns pc_w1\[10\]~17 8 COMB LCCOMB_X89_Y27_N18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.657 ns; Loc. = LCCOMB_X89_Y27_N18; Fanout = 2; COMB Node = 'pc_w1\[10\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pc_w1[9]~15 pc_w1[10]~17 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.728 ns pc_w1\[11\]~19 9 COMB LCCOMB_X89_Y27_N20 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.728 ns; Loc. = LCCOMB_X89_Y27_N20; Fanout = 2; COMB Node = 'pc_w1\[11\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pc_w1[10]~17 pc_w1[11]~19 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.799 ns pc_w1\[12\]~21 10 COMB LCCOMB_X89_Y27_N22 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.799 ns; Loc. = LCCOMB_X89_Y27_N22; Fanout = 2; COMB Node = 'pc_w1\[12\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pc_w1[11]~19 pc_w1[12]~21 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.870 ns pc_w1\[13\]~23 11 COMB LCCOMB_X89_Y27_N24 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.870 ns; Loc. = LCCOMB_X89_Y27_N24; Fanout = 2; COMB Node = 'pc_w1\[13\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pc_w1[12]~21 pc_w1[13]~23 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.941 ns pc_w1\[14\]~25 12 COMB LCCOMB_X89_Y27_N26 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.941 ns; Loc. = LCCOMB_X89_Y27_N26; Fanout = 2; COMB Node = 'pc_w1\[14\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pc_w1[13]~23 pc_w1[14]~25 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.012 ns pc_w1\[15\]~27 13 COMB LCCOMB_X89_Y27_N28 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 2.012 ns; Loc. = LCCOMB_X89_Y27_N28; Fanout = 2; COMB Node = 'pc_w1\[15\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pc_w1[14]~25 pc_w1[15]~27 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 2.158 ns pc_w1\[16\]~29 14 COMB LCCOMB_X89_Y27_N30 2 " "Info: 14: + IC(0.000 ns) + CELL(0.146 ns) = 2.158 ns; Loc. = LCCOMB_X89_Y27_N30; Fanout = 2; COMB Node = 'pc_w1\[16\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { pc_w1[15]~27 pc_w1[16]~29 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.229 ns pc_w1\[17\]~31 15 COMB LCCOMB_X89_Y26_N0 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 2.229 ns; Loc. = LCCOMB_X89_Y26_N0; Fanout = 2; COMB Node = 'pc_w1\[17\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pc_w1[16]~29 pc_w1[17]~31 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.300 ns pc_w1\[18\]~33 16 COMB LCCOMB_X89_Y26_N2 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 2.300 ns; Loc. = LCCOMB_X89_Y26_N2; Fanout = 2; COMB Node = 'pc_w1\[18\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pc_w1[17]~31 pc_w1[18]~33 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.371 ns pc_w1\[19\]~35 17 COMB LCCOMB_X89_Y26_N4 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 2.371 ns; Loc. = LCCOMB_X89_Y26_N4; Fanout = 2; COMB Node = 'pc_w1\[19\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pc_w1[18]~33 pc_w1[19]~35 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.442 ns pc_w1\[20\]~37 18 COMB LCCOMB_X89_Y26_N6 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.442 ns; Loc. = LCCOMB_X89_Y26_N6; Fanout = 2; COMB Node = 'pc_w1\[20\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pc_w1[19]~35 pc_w1[20]~37 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.513 ns pc_w1\[21\]~39 19 COMB LCCOMB_X89_Y26_N8 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.513 ns; Loc. = LCCOMB_X89_Y26_N8; Fanout = 2; COMB Node = 'pc_w1\[21\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pc_w1[20]~37 pc_w1[21]~39 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.584 ns pc_w1\[22\]~41 20 COMB LCCOMB_X89_Y26_N10 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.584 ns; Loc. = LCCOMB_X89_Y26_N10; Fanout = 2; COMB Node = 'pc_w1\[22\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pc_w1[21]~39 pc_w1[22]~41 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.655 ns pc_w1\[23\]~43 21 COMB LCCOMB_X89_Y26_N12 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.655 ns; Loc. = LCCOMB_X89_Y26_N12; Fanout = 2; COMB Node = 'pc_w1\[23\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pc_w1[22]~41 pc_w1[23]~43 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.814 ns pc_w1\[24\]~45 22 COMB LCCOMB_X89_Y26_N14 2 " "Info: 22: + IC(0.000 ns) + CELL(0.159 ns) = 2.814 ns; Loc. = LCCOMB_X89_Y26_N14; Fanout = 2; COMB Node = 'pc_w1\[24\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { pc_w1[23]~43 pc_w1[24]~45 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.885 ns pc_w1\[25\]~47 23 COMB LCCOMB_X89_Y26_N16 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.885 ns; Loc. = LCCOMB_X89_Y26_N16; Fanout = 2; COMB Node = 'pc_w1\[25\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pc_w1[24]~45 pc_w1[25]~47 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.956 ns pc_w1\[26\]~49 24 COMB LCCOMB_X89_Y26_N18 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.956 ns; Loc. = LCCOMB_X89_Y26_N18; Fanout = 2; COMB Node = 'pc_w1\[26\]~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pc_w1[25]~47 pc_w1[26]~49 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.027 ns pc_w1\[27\]~51 25 COMB LCCOMB_X89_Y26_N20 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 3.027 ns; Loc. = LCCOMB_X89_Y26_N20; Fanout = 2; COMB Node = 'pc_w1\[27\]~51'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pc_w1[26]~49 pc_w1[27]~51 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.098 ns pc_w1\[28\]~53 26 COMB LCCOMB_X89_Y26_N22 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 3.098 ns; Loc. = LCCOMB_X89_Y26_N22; Fanout = 2; COMB Node = 'pc_w1\[28\]~53'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pc_w1[27]~51 pc_w1[28]~53 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.169 ns pc_w1\[29\]~55 27 COMB LCCOMB_X89_Y26_N24 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 3.169 ns; Loc. = LCCOMB_X89_Y26_N24; Fanout = 2; COMB Node = 'pc_w1\[29\]~55'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pc_w1[28]~53 pc_w1[29]~55 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.579 ns pc_w1\[30\]~56 28 COMB LCCOMB_X89_Y26_N26 2 " "Info: 28: + IC(0.000 ns) + CELL(0.410 ns) = 3.579 ns; Loc. = LCCOMB_X89_Y26_N26; Fanout = 2; COMB Node = 'pc_w1\[30\]~56'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { pc_w1[29]~55 pc_w1[30]~56 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.438 ns) 5.002 ns MUX32_2_1:mux32_2_18\|result\[30\]~80 29 COMB LCCOMB_X90_Y27_N10 1 " "Info: 29: + IC(0.985 ns) + CELL(0.438 ns) = 5.002 ns; Loc. = LCCOMB_X90_Y27_N10; Fanout = 1; COMB Node = 'MUX32_2_1:mux32_2_18\|result\[30\]~80'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.423 ns" { pc_w1[30]~56 MUX32_2_1:mux32_2_18|result[30]~80 } "NODE_NAME" } } { "MUX.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/MUX.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.761 ns) + CELL(2.612 ns) 9.375 ns pc_w\[30\] 30 PIN PIN_M24 0 " "Info: 30: + IC(1.761 ns) + CELL(2.612 ns) = 9.375 ns; Loc. = PIN_M24; Fanout = 0; PIN Node = 'pc_w\[30\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.373 ns" { MUX32_2_1:mux32_2_18|result[30]~80 pc_w[30] } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.900 ns ( 62.93 % ) " "Info: Total cell delay = 5.900 ns ( 62.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.475 ns ( 37.07 % ) " "Info: Total interconnect delay = 3.475 ns ( 37.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.375 ns" { pc[4] pc_w1[4]~5 pc_w1[5]~7 pc_w1[6]~9 pc_w1[7]~11 pc_w1[8]~13 pc_w1[9]~15 pc_w1[10]~17 pc_w1[11]~19 pc_w1[12]~21 pc_w1[13]~23 pc_w1[14]~25 pc_w1[15]~27 pc_w1[16]~29 pc_w1[17]~31 pc_w1[18]~33 pc_w1[19]~35 pc_w1[20]~37 pc_w1[21]~39 pc_w1[22]~41 pc_w1[23]~43 pc_w1[24]~45 pc_w1[25]~47 pc_w1[26]~49 pc_w1[27]~51 pc_w1[28]~53 pc_w1[29]~55 pc_w1[30]~56 MUX32_2_1:mux32_2_18|result[30]~80 pc_w[30] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.375 ns" { pc[4] {} pc_w1[4]~5 {} pc_w1[5]~7 {} pc_w1[6]~9 {} pc_w1[7]~11 {} pc_w1[8]~13 {} pc_w1[9]~15 {} pc_w1[10]~17 {} pc_w1[11]~19 {} pc_w1[12]~21 {} pc_w1[13]~23 {} pc_w1[14]~25 {} pc_w1[15]~27 {} pc_w1[16]~29 {} pc_w1[17]~31 {} pc_w1[18]~33 {} pc_w1[19]~35 {} pc_w1[20]~37 {} pc_w1[21]~39 {} pc_w1[22]~41 {} pc_w1[23]~43 {} pc_w1[24]~45 {} pc_w1[25]~47 {} pc_w1[26]~49 {} pc_w1[27]~51 {} pc_w1[28]~53 {} pc_w1[29]~55 {} pc_w1[30]~56 {} MUX32_2_1:mux32_2_18|result[30]~80 {} pc_w[30] {} } { 0.000ns 0.729ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.985ns 1.761ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 2.612ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.915 ns" { CLK CLK~clkctrl pc[4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.915 ns" { CLK {} CLK~combout {} CLK~clkctrl {} pc[4] {} } { 0.000ns 0.000ns 0.114ns 1.275ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.375 ns" { pc[4] pc_w1[4]~5 pc_w1[5]~7 pc_w1[6]~9 pc_w1[7]~11 pc_w1[8]~13 pc_w1[9]~15 pc_w1[10]~17 pc_w1[11]~19 pc_w1[12]~21 pc_w1[13]~23 pc_w1[14]~25 pc_w1[15]~27 pc_w1[16]~29 pc_w1[17]~31 pc_w1[18]~33 pc_w1[19]~35 pc_w1[20]~37 pc_w1[21]~39 pc_w1[22]~41 pc_w1[23]~43 pc_w1[24]~45 pc_w1[25]~47 pc_w1[26]~49 pc_w1[27]~51 pc_w1[28]~53 pc_w1[29]~55 pc_w1[30]~56 MUX32_2_1:mux32_2_18|result[30]~80 pc_w[30] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.375 ns" { pc[4] {} pc_w1[4]~5 {} pc_w1[5]~7 {} pc_w1[6]~9 {} pc_w1[7]~11 {} pc_w1[8]~13 {} pc_w1[9]~15 {} pc_w1[10]~17 {} pc_w1[11]~19 {} pc_w1[12]~21 {} pc_w1[13]~23 {} pc_w1[14]~25 {} pc_w1[15]~27 {} pc_w1[16]~29 {} pc_w1[17]~31 {} pc_w1[18]~33 {} pc_w1[19]~35 {} pc_w1[20]~37 {} pc_w1[21]~39 {} pc_w1[22]~41 {} pc_w1[23]~43 {} pc_w1[24]~45 {} pc_w1[25]~47 {} pc_w1[26]~49 {} pc_w1[27]~51 {} pc_w1[28]~53 {} pc_w1[29]~55 {} pc_w1[30]~56 {} MUX32_2_1:mux32_2_18|result[30]~80 {} pc_w[30] {} } { 0.000ns 0.729ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.985ns 1.761ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 2.612ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ir\[17\] RESET CLK -2.279 ns register " "Info: th for register \"ir\[17\]\" (data pin = \"RESET\", clock pin = \"CLK\") is -2.279 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.971 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 3.971 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK 1 CLK PIN_T2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 4; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.445 ns) + CELL(0.537 ns) 3.971 ns ir\[17\] 2 REG LCFF_X90_Y26_N19 32 " "Info: 2: + IC(2.445 ns) + CELL(0.537 ns) = 3.971 ns; Loc. = LCFF_X90_Y26_N19; Fanout = 32; REG Node = 'ir\[17\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.982 ns" { CLK ir[17] } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 38.43 % ) " "Info: Total cell delay = 1.526 ns ( 38.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.445 ns ( 61.57 % ) " "Info: Total interconnect delay = 2.445 ns ( 61.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.971 ns" { CLK ir[17] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.971 ns" { CLK {} CLK~combout {} ir[17] {} } { 0.000ns 0.000ns 2.445ns } { 0.000ns 0.989ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 125 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.516 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.516 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.812 ns) 0.812 ns RESET 1 PIN PIN_R23 36 " "Info: 1: + IC(0.000 ns) + CELL(0.812 ns) = 0.812 ns; Loc. = PIN_R23; Fanout = 36; PIN Node = 'RESET'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.044 ns) + CELL(0.660 ns) 6.516 ns ir\[17\] 2 REG LCFF_X90_Y26_N19 32 " "Info: 2: + IC(5.044 ns) + CELL(0.660 ns) = 6.516 ns; Loc. = LCFF_X90_Y26_N19; Fanout = 32; REG Node = 'ir\[17\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.704 ns" { RESET ir[17] } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 22.59 % ) " "Info: Total cell delay = 1.472 ns ( 22.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.044 ns ( 77.41 % ) " "Info: Total interconnect delay = 5.044 ns ( 77.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.516 ns" { RESET ir[17] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.516 ns" { RESET {} RESET~combout {} ir[17] {} } { 0.000ns 0.000ns 5.044ns } { 0.000ns 0.812ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.971 ns" { CLK ir[17] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.971 ns" { CLK {} CLK~combout {} ir[17] {} } { 0.000ns 0.000ns 2.445ns } { 0.000ns 0.989ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.516 ns" { RESET ir[17] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.516 ns" { RESET {} RESET~combout {} ir[17] {} } { 0.000ns 0.000ns 5.044ns } { 0.000ns 0.812ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "170 " "Info: Peak virtual memory: 170 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 23 21:59:02 2010 " "Info: Processing ended: Sat Jan 23 21:59:02 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
