<?xml version="1.0" encoding="UTF-8"?>
<patent-document ucid="EP-2306507-B1" country="EP" doc-number="2306507" kind="B1" date="20140101" family-id="43303919" file-reference-id="315056" date-produced="20180826" status="corrected" lang="EN"><bibliographic-data><publication-reference fvid="146553658" ucid="EP-2306507-B1"><document-id><country>EP</country><doc-number>2306507</doc-number><kind>B1</kind><date>20140101</date><lang>EN</lang></document-id></publication-reference><application-reference ucid="EP-10009574-A" is-representative="YES"><document-id mxw-id="PAPP154827581" load-source="docdb" format="epo"><country>EP</country><doc-number>10009574</doc-number><kind>A</kind><date>20100914</date><lang>EN</lang></document-id></application-reference><priority-claims><priority-claim mxw-id="PPC140452658" ucid="JP-2009229591-A" load-source="docdb"><document-id format="epo"><country>JP</country><doc-number>2009229591</doc-number><kind>A</kind><date>20091001</date></document-id></priority-claim></priority-claims><dates-of-public-availability><intention-to-grant-date><date>20131010</date></intention-to-grant-date></dates-of-public-availability><technical-data><classifications-ipcr><classification-ipcr mxw-id="PCL1988117050" load-source="ipcr">H01L  21/8238      20060101AFI20120509BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL1988124059" load-source="ipcr">H01L  27/12        20060101ALI20120509BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL1988134260" load-source="ipcr">H01L  27/092       20060101ALI20120509BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL1988134602" load-source="ipcr">H01L  21/84        20060101ALI20120509BHEP        </classification-ipcr></classifications-ipcr><classifications-cpc><classification-cpc mxw-id="PCL1988095967" load-source="docdb" scheme="CPC">H01L  21/84        20130101 LI20130101BHEP        </classification-cpc><classification-cpc mxw-id="PCL1988113355" load-source="docdb" scheme="CPC">H01L  29/78642     20130101 LA20130101BHEP        </classification-cpc><classification-cpc mxw-id="PCL1988116513" load-source="docdb" scheme="CPC">H01L  21/823885    20130101 LI20130101BHEP        </classification-cpc><classification-cpc mxw-id="PCL1988133282" load-source="docdb" scheme="CPC">H01L  27/1203      20130101 FI20130101BHEP        </classification-cpc></classifications-cpc><invention-title mxw-id="PT132193458" lang="DE" load-source="patent-office">Halbleiterbauelement</invention-title><invention-title mxw-id="PT132193459" lang="EN" load-source="patent-office">Semiconductor device</invention-title><invention-title mxw-id="PT132193460" lang="FR" load-source="patent-office">Dispositif semi-conducteur</invention-title></technical-data><parties><applicants><applicant mxw-id="PPAR918145983" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>UNISANTIS ELECT SINGAPORE PTE</last-name><address><country>SG</country></address></addressbook></applicant><applicant mxw-id="PPAR918148443" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>Unisantis Electronics Singapore Pte. Ltd.</last-name></addressbook></applicant></applicants><inventors><inventor mxw-id="PPAR918136136" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>MASUOKA FUJIO</last-name><address><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR918151248" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>MASUOKA, FUJIO</last-name></addressbook></inventor><inventor mxw-id="PPAR918997477" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>MASUOKA, FUJIO</last-name><address><street>c/o Unisantis Electronics (Japan) Ltd. 2nd Floor Fuji-light Shinkawa Building 22-11, Shinkawa 1-chome Chuo-ku</street><city>Tokyo 104-0033</city><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR918144989" load-source="docdb" sequence="2" format="epo"><addressbook><last-name>NAKAMURA HIROKI</last-name><address><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR918173870" load-source="docdb" sequence="2" format="intermediate"><addressbook><last-name>NAKAMURA, HIROKI</last-name></addressbook></inventor><inventor mxw-id="PPAR918997478" load-source="patent-office" sequence="2" format="original"><addressbook><last-name>NAKAMURA, HIROKI</last-name><address><street>c/o Unisantis Electronics (Japan) Ltd. 2nd Floor Fuji-light Shinkawa Building 22-11, Shinkawa 1-chome Chuo-ku</street><city>Tokyo 104-0033</city><country>JP</country></address></addressbook></inventor></inventors><assignees><assignee mxw-id="PPAR918997480" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Unisantis Electronics Singapore Pte. Ltd.</last-name><iid>101339661</iid><address><street>111 North Bridge Road 16-04, Peninsula Plaza</street><city>Singapore 179098</city><country>SG</country></address></addressbook></assignee></assignees><agents><agent mxw-id="PPAR918997479" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Röthinger, Rainer</last-name><iid>100044596</iid><address><street>Wuesthoff &amp; Wuesthoff Patent- und Rechtsanwälte Schweigerstrasse 2</street><city>81541 München</city><country>DE</country></address></addressbook></agent></agents></parties><international-convention-data><designated-states><ep-contracting-states><country mxw-id="DS548980248" load-source="docdb">AL</country><country mxw-id="DS548829522" load-source="docdb">AT</country><country mxw-id="DS548980249" load-source="docdb">BE</country><country mxw-id="DS548979377" load-source="docdb">BG</country><country mxw-id="DS548884646" load-source="docdb">CH</country><country mxw-id="DS548977940" load-source="docdb">CY</country><country mxw-id="DS548977941" load-source="docdb">CZ</country><country mxw-id="DS548865268" load-source="docdb">DE</country><country mxw-id="DS548980250" load-source="docdb">DK</country><country mxw-id="DS548980251" load-source="docdb">EE</country><country mxw-id="DS548988765" load-source="docdb">ES</country><country mxw-id="DS548979378" load-source="docdb">FI</country><country mxw-id="DS548979379" load-source="docdb">FR</country><country mxw-id="DS548865269" load-source="docdb">GB</country><country mxw-id="DS548980252" load-source="docdb">GR</country><country mxw-id="DS548865446" load-source="docdb">HR</country><country mxw-id="DS548978042" load-source="docdb">HU</country><country mxw-id="DS548884647" load-source="docdb">IE</country><country mxw-id="DS548980253" load-source="docdb">IS</country><country mxw-id="DS548979380" load-source="docdb">IT</country><country mxw-id="DS548980254" load-source="docdb">LI</country><country mxw-id="DS548865447" load-source="docdb">LT</country><country mxw-id="DS548829523" load-source="docdb">LU</country><country mxw-id="DS548865448" load-source="docdb">LV</country><country mxw-id="DS548865449" load-source="docdb">MC</country><country mxw-id="DS548829524" load-source="docdb">MK</country><country mxw-id="DS548829525" load-source="docdb">MT</country><country mxw-id="DS548980255" load-source="docdb">NL</country><country mxw-id="DS548865450" load-source="docdb">NO</country><country mxw-id="DS548980256" load-source="docdb">PL</country><country mxw-id="DS548979381" load-source="docdb">PT</country><country mxw-id="DS548980257" load-source="docdb">RO</country><country mxw-id="DS548980258" load-source="docdb">SE</country><country mxw-id="DS548884648" load-source="docdb">SI</country><country mxw-id="DS548865451" load-source="docdb">SK</country><country mxw-id="DS548865452" load-source="docdb">SM</country><country mxw-id="DS548829526" load-source="docdb">TR</country></ep-contracting-states></designated-states></international-convention-data></bibliographic-data><description mxw-id="PDES63957332" lang="EN" load-source="patent-office"><!-- EPO <DP n="1"> --><p id="p0001" num="0001">This application relates generally to a semiconductor device.</p><p id="p0002" num="0002">High-integration of integrated circuits using a semiconductor device, in particular, a MOS (Metal Oxide Semiconductor) transistor which is a field effect transistor having a gate electrode with a MOS structure is advancing. Together with advancement of high-integration, microfabrication of such MOS transistor used in the integrated circuit is progressed in the range of a nano order. When a MOS transistor configures an inverter circuit (NOT circuit) that is one of the basic circuits for digital circuits, if microfabrication of that MOS transistor advances, it becomes difficult to suppress any leak current, and the reliability is deteriorated because of a hot-carrier effect. Moreover, reduction of an occupy area of a circuit is not easily accomplished because of the necessity of ensuring a necessary current amount. In order to overcome such problems, there is proposed a Surrounding Gate Transistor (SGT) having an island semiconductor layer where a source, a gate, and a drain are arranged in the vertical direction relative to a substrate, and employing a structure that the island semiconductor layer is surrounded by a gate, and there are also proposed CMOS inverter circuits using such SGT (see, <nplcit id="ncit0001" npl-type="s"><text>S. Watanabe, K. Tsuchida, D. Takashima, Y. Oowaki, A. Nitayama, K. Hieda, H. Takato, K. Sunouchi, F. Horiguchi, K. Ohuchi, F. Masuoka, H. Hara, "A Nobel Circuit Technology with Surrounding Gate Transistors (SGT's) for Ultra High Density DRAM's", IEEE JSSC, Vol. 30, No. 9, 1995</text></nplcit>.). Size reduction can be accomplished by such CMOS inverter circuit using the SGT, but further size reduction of the CMOS inverter circuits using the SGT is desired.</p><p id="p0003" num="0003"><patcit id="pcit0001" dnum="JP60070757A"><text>JP 60070757 A</text></patcit> teaches a CMOS device on SGT basis. The CMOS device comprises an P-doped and N-doped pillar of quadrangular column shape, wherein both pillars are separated from each other by a first insulating layer. The vertical sides of the pillars and the first insulating layer are further surrounded with a gate dielectric film and a gate conductive film to form a gate.</p><p id="p0004" num="0004">CMOS devices in which corresponding vertically arranged PMOS and NMOS structures comprise a vertically arranged, ring-shaped gate are further known from <patcit id="pcit0002" dnum="US5312767A"><text>US 5312767</text></patcit>, <patcit id="pcit0003" dnum="US2006261406A1"><text>US 2006/261406 A1</text></patcit>, <patcit id="pcit0004" dnum="WO2009096466A1"><text>WO 2009/096466 A1</text></patcit>, and <patcit id="pcit0005" dnum="JP2007250652A"><text>JP 2007/250652 A</text></patcit>.</p><p id="p0005" num="0005">The present invention has been made in view of the foregoing circumstances, and it is an object of the present invention to provide a semiconductor device which has a CMOS inverter circuit with an SGT and which accomplishes high-integration.<!-- EPO <DP n="2"> --></p><p id="p0006" num="0006">A semiconductor device according to a first aspect of the present invention is characterized by comprising: a columnar structural body which is arranged on a substrate and which includes a first silicon, a second silicon having a different conductivity type from the first silicon, and a first insulator arranged between the first silicon (102) and the second silicon (104), which runs in a vertical direction to the substrate; a pair of first upper and lower silicon layers arranged on and below the first silicon so as to sandwich the first silicon, and containing a first high-concentration dopant that has a different conductivity type from the first silicon ; a pair of second upper and lower silicon layers arranged on and below the second silicon so as to sandwich the second silicon, and containing a second high-concentration dopant that has a different conductivity type from the second silicon; a second insulator which surrounds respective peripheries of the first silicon, the second silicon, the pair of first upper and lower silicon layers, and the pair of second upper and lower silicon layers, and the first insulator; and a conductive body surrounding a periphery of the second insulator, wherein the silicon layer in the pair of first upper and lower silicon layers arranged on the first silicon is electrically connected to the silicon layer in the pair of second upper and lower silicon layers arranged on the second silicon, and wherein a first power is supplied to the lower silicon layer in the pair of first upper and lower silicon layers, and a second power is supplied to the lower silicon layer in the pair of second upper and lower silicon layers, and wherein the first silicon and the second silicon are each formed in a quadrangular column shape, wherein a length L<sub>1</sub>, L<sub>3</sub> of a side of a bottom quadrangle side of at least one of the first silicon and the second silicon that is in contact with the first oxide film follows the relation L<sub>1</sub>, L<sub>3</sub> &lt; 2×√{(2×φ<sub>F</sub>)×(2×εsilicon)/(q×N<sub>A</sub>)} where φ<sub>F</sub> is a Fermi potential, εsilicon is a dielectric constant of silicon, q is a charge amount of electron, and N<sub>A</sub> is a dopant concentration of the first silicon.</p><p id="p0007" num="0007">In a preferable mode of the present invention, in the columnar structural body, the first silicon is a p-type or intrinsic silicon, the second silicon is an n-type or intrinsic silicon, and the first insulator is a first oxide film, the pair of first upper and lower silicon layers are each a silicon layer containing an n-type high-concentration dopant, the pair of second upper and lower silicon layers are each a silicon layer containing a p-type high-concentration dopant, and the second insulator and the conductive body serve as a gate insulating film and a gate electrode, respectively.</p><p id="p0008" num="0008">In a preferable mode of the present invention, a length L<sub>2</sub> of a side of a bottom<!-- EPO <DP n="3"> --> quadrangle which is of the first silicon formed in a quadrangular column shape and which is orthogonal to the side contacting the first oxide film satisfies a following relational expression. <maths id="math0001" num=""><math display="block"><msub><mi mathvariant="normal">L</mi><mn mathvariant="normal">2</mn></msub><mo>&lt;</mo><mi mathvariant="normal">√</mi><mfenced open="{" close="}" separators=""><mfenced separators=""><mn mathvariant="normal">2</mn><mo>×</mo><msub><mi mathvariant="normal">φ</mi><mi mathvariant="normal">F</mi></msub></mfenced><mo>×</mo><mfenced separators=""><mn mathvariant="normal">2</mn><mo>×</mo><mi mathvariant="normal">εsilicon</mi></mfenced><mo>/</mo><mfenced separators=""><mi mathvariant="normal">q</mi><mo>×</mo><msub><mi mathvariant="normal">N</mi><mi mathvariant="normal">A</mi></msub></mfenced></mfenced></math><img id="ib0001" file="imgb0001.tif" wi="64" he="7" img-content="math" img-format="tif"/></maths><br/>
where φ<sub>F</sub> is a Fermi potential, esilicon is a dielectric constant of silicon, q is a charge amount of electron, and N<sub>A</sub> is a dopant concentration of the first silicon.</p><p id="p0009" num="0009">In a preferable mode of the present invention, length L<sub>4</sub> of a side of a bottom quadrangle which is of the second silicon (104) formed in a quadrangular column shape and which is orthogonal to the side contacting the first oxide flm (116) satisfies a following relational expression 4. <maths id="math0002" num=""><math display="block"><msub><mi mathvariant="normal">L</mi><mn>4</mn></msub><mo>&lt;</mo><mi mathvariant="normal">√</mi><mfenced open="{" close="}" separators=""><mfenced separators=""><mn mathvariant="normal">2</mn><mo>×</mo><msub><mi mathvariant="normal">φ</mi><mi mathvariant="normal">F</mi></msub></mfenced><mo>×</mo><mfenced separators=""><mn mathvariant="normal">2</mn><mo>×</mo><mi mathvariant="normal">εsilicon</mi></mfenced><mo>/</mo><mfenced separators=""><mi mathvariant="normal">q</mi><mo>×</mo><msub><mi mathvariant="normal">N</mi><mi mathvariant="normal">D</mi></msub></mfenced></mfenced></math><img id="ib0002" file="imgb0002.tif" wi="65" he="7" img-content="math" img-format="tif"/></maths><br/>
where φ<sub>F</sub> is a Fermi potential, εsilicon is a dielectric constant of silicon, q is a charge amount of electron, and N<sub>D</sub> is a dopant concentration of the second silicon.</p><p id="p0010" num="0010">In a preferable mode of the present invention, the second insulator (127) serving as a gate insulating film (127), the conductive body (128) surrounding the periphery of the second insulator (127) and serving as a gate electrode, the first silicon (102), and the pair of first upper and lower silicon layers (134,122) configure an enhancement type nMOS transistor,<br/>
the second insulator (127) serving as a gate insulating film (127), the conductive body (128) surrounding the periphery of the second insulator (127) and serving as a gate electrode, the second silicon (104), and the pair of second upper and lower silicon layers (136,124) configure an enhancement type pMOS transistor, and<!-- EPO <DP n="4"> --> the conductive body (128) is formed of a material which causes the nMOS transistor and the pMOS transistor to be an enhancement type.</p><p id="p0011" num="0011">According to the first aspect of the present invention, it is possible to configure a CMOS inverter circuit by using a columnar structural body, which results in accomplishment of high-integration of the CMOS inverter circuit.</p><p id="p0012" num="0012">It is preferable that the first silicon and the second silicon should be each formed in a quadrangular column shape.</p><p id="p0013" num="0013">It is preferable that a length L<sub>1</sub> of a side of a bottom quadrangle which is of the first silicon (102) formed in a quadrangular column shape and which contacts the first oxide film (116) satisfies a following relational expression 1. <maths id="math0003" num=""><math display="block"><msub><mi mathvariant="normal">L</mi><mn>1</mn></msub><mo>&lt;</mo><mn>2</mn><mo>×</mo><mi mathvariant="normal">√</mi><mfenced open="{" close="}" separators=""><mfenced separators=""><mn mathvariant="normal">2</mn><mo>×</mo><msub><mi mathvariant="normal">φ</mi><mi mathvariant="normal">F</mi></msub></mfenced><mo>×</mo><mfenced separators=""><mn mathvariant="normal">2</mn><mo>×</mo><mi mathvariant="normal">εsilicon</mi></mfenced><mo>/</mo><mfenced separators=""><mi mathvariant="normal">q</mi><mo>×</mo><msub><mi mathvariant="normal">N</mi><mi mathvariant="normal">A</mi></msub></mfenced></mfenced></math><img id="ib0003" file="imgb0003.tif" wi="117" he="7" img-content="math" img-format="tif"/></maths><br/>
where φ<sub>F</sub> is a Fermi potential, εsilicon is a dielectric constant of silicon, q is a charge amount of electron, and N<sub>A</sub> is a dopant concentration of the first silicon.</p><p id="p0014" num="0014">Accordingly, the p-type or intrinsic silicon which is the first silicon can be depleted, thereby making it possible to provide the semiconductor device having a highly integrated and fast CMOS inverter circuit.</p><p id="p0015" num="0015">It is preferable that a length L<sub>2</sub> of a side of a bottom quadrangle which is of the first silicon (102) formed in a quadrangular column shape and which is orthogonal to a side contacting the first oxide film (116) satisfies a following relational expression 2. <maths id="math0004" num=""><math display="block"><msub><mi mathvariant="normal">L</mi><mn mathvariant="normal">2</mn></msub><mo>&lt;</mo><mi mathvariant="normal">√</mi><mfenced open="{" close="}" separators=""><mfenced separators=""><mn mathvariant="normal">2</mn><mo>×</mo><msub><mi mathvariant="normal">φ</mi><mi mathvariant="normal">F</mi></msub></mfenced><mo>×</mo><mfenced separators=""><mn mathvariant="normal">2</mn><mo>×</mo><mi mathvariant="normal">εsilicon</mi></mfenced><mo>/</mo><mfenced separators=""><mi mathvariant="normal">q</mi><mo>×</mo><msub><mi mathvariant="normal">N</mi><mi mathvariant="normal">A</mi></msub></mfenced></mfenced></math><img id="ib0004" file="imgb0004.tif" wi="115" he="7" img-content="math" img-format="tif"/></maths><br/>
where φ<sub>F</sub> is a Fermi potential, εsilicon is a dielectric constant of silicon, q is a charge amount of electron, and N<sub>A</sub> is a dopant concentration of the first silicon.<br/>
Accordingly, the p-type or intrinsic silicon which is the first silicon can be depleted, thereby making it possible to provide the semiconductor device having a highly integrated and fast CMOS inverter circuit.</p><p id="p0016" num="0016">It is preferable that a length L<sub>3</sub> of a side of a bottom quadrangle which is of the second silicon (104) formed in a quadrangular column shape and which contacts the first oxide film (116) should satisfy a following relational expression 3. <maths id="math0005" num=""><math display="block"><msub><mi mathvariant="normal">L</mi><mn>3</mn></msub><mo>&lt;</mo><mn>2</mn><mo>×</mo><mi mathvariant="normal">√</mi><mfenced open="{" close="}" separators=""><mfenced separators=""><mn mathvariant="normal">2</mn><mo>×</mo><msub><mi mathvariant="normal">φ</mi><mi mathvariant="normal">F</mi></msub></mfenced><mo>×</mo><mfenced separators=""><mn mathvariant="normal">2</mn><mo>×</mo><mi mathvariant="normal">εsilicon</mi></mfenced><mo>/</mo><mfenced separators=""><mi mathvariant="normal">q</mi><mo>×</mo><msub><mi mathvariant="normal">N</mi><mi mathvariant="normal">D</mi></msub></mfenced></mfenced></math><img id="ib0005" file="imgb0005.tif" wi="119" he="6" img-content="math" img-format="tif"/></maths><br/>
where φ<sub>F</sub> is a Fermi potential, εsilicon is a dielectric constant of silicon, q is a charge amount of electron, and N<sub>D</sub> is a dopant concentration of the second silicon.<br/>
Accordingly, the n-type or intrinsic silicon that is the second silicon can be depleted, thereby making it possible to provide the semiconductor device having a highly integrated and<!-- EPO <DP n="5"> --> fast CMOS inverter circuit.</p><p id="p0017" num="0017">It is preferable that a length L<sub>2</sub> of a side of a bottom quadrangle which is of the first silicon (102) formed in a quadrangular column shape and which is orthogonal to a side contacting the first oxide film (116) satisfies a following relational expression 2. <maths id="math0006" num=""><math display="block"><msub><mi mathvariant="normal">L</mi><mn mathvariant="normal">2</mn></msub><mo>&lt;</mo><mi mathvariant="normal">√</mi><mfenced open="{" close="}" separators=""><mfenced separators=""><mn mathvariant="normal">2</mn><mo>×</mo><msub><mi mathvariant="normal">φ</mi><mi mathvariant="normal">F</mi></msub></mfenced><mo>×</mo><mfenced separators=""><mn mathvariant="normal">2</mn><mo>×</mo><mi mathvariant="normal">εsilicon</mi></mfenced><mo>/</mo><mfenced separators=""><mi mathvariant="normal">q</mi><mo>×</mo><msub><mi mathvariant="normal">N</mi><mi mathvariant="normal">A</mi></msub></mfenced></mfenced></math><img id="ib0006" file="imgb0006.tif" wi="114" he="7" img-content="math" img-format="tif"/></maths><br/>
where φ<sub>F</sub> is a Fermi, potential, εsilicon is a dielectric constant of silicon, q is a charge amount of electron, and N<sub>A</sub> is a dopant concentration of the first silicon.<br/>
Accordingly, the p-type or intrinsic silicon which is the first silicon can be depleted, thereby making it possible to provide the semiconductor device having a highly integrated and fast CMOS inverter circuit.</p><p id="p0018" num="0018">It is preferable that a length L<sub>3</sub> of a side of a bottom quadrangle which is of the second silicon (104) formed in a quadrangular column shape and which contacts the first oxide film (116) should satisfy a following relational expression 3. <maths id="math0007" num=""><math display="block"><msub><mi mathvariant="normal">L</mi><mn>3</mn></msub><mo>&lt;</mo><mn>2</mn><mo>×</mo><mi mathvariant="normal">√</mi><mfenced open="{" close="}" separators=""><mfenced separators=""><mn mathvariant="normal">2</mn><mo>×</mo><msub><mi mathvariant="normal">φ</mi><mi mathvariant="normal">F</mi></msub></mfenced><mo>×</mo><mfenced separators=""><mn mathvariant="normal">2</mn><mo>×</mo><mi mathvariant="normal">εsilicon</mi></mfenced><mo>/</mo><mfenced separators=""><mi mathvariant="normal">q</mi><mo>×</mo><msub><mi mathvariant="normal">N</mi><mi mathvariant="normal">D</mi></msub></mfenced></mfenced></math><img id="ib0007" file="imgb0007.tif" wi="118" he="7" img-content="math" img-format="tif"/></maths><br/>
where φ<sub>F</sub> is a Fermi potential, silicon is a dielectric constant of silicon, q is a charge amount of electron, and N<sub>D</sub> is a dopant concentration of the second silicon.<br/>
Accordingly, the n-type or intrinsic silicon that is the second silicon can be depleted, thereby making it possible to provide the semiconductor device having a highly integrated and fast CMOS inverter circuit.</p><p id="p0019" num="0019">It is preferable that a length L<sub>4</sub> of a side of a bottom quadrangle which is of the second silicon (104) formed in a quadrangular column shape and which is orthogonal to a side contacting the first oxide film (116) satisfies a following relational expression 4. <maths id="math0008" num=""><math display="block"><msub><mi mathvariant="normal">L</mi><mn>4</mn></msub><mo>&lt;</mo><mi mathvariant="normal">√</mi><mfenced open="{" close="}" separators=""><mfenced separators=""><mn mathvariant="normal">2</mn><mo>×</mo><msub><mi mathvariant="normal">φ</mi><mi mathvariant="normal">F</mi></msub></mfenced><mo>×</mo><mfenced separators=""><mn mathvariant="normal">2</mn><mo>×</mo><mi mathvariant="normal">εsilicon</mi></mfenced><mo>/</mo><mfenced separators=""><mi mathvariant="normal">q</mi><mo>×</mo><msub><mi mathvariant="normal">N</mi><mi mathvariant="normal">D</mi></msub></mfenced></mfenced></math><img id="ib0008" file="imgb0008.tif" wi="112" he="7" img-content="math" img-format="tif"/></maths><br/>
where φ<sub>F</sub> is a Fermi potential, esilicon is a dielectric constant of silicon, q is a charge amount of electron, and N<sub>D</sub> is a dopant concentration of the second silicon.<br/>
Accordingly, the n-type or intrinsic silicon that is the second silicon can be depleted, thereby making it possible to provide the semiconductor device having a highly integrated and fast CMOS inverter circuit.</p><p id="p0020" num="0020">Moreover, it is preferable that the first silicon and the second silicon should be each formed in a semicircular column shape.<br/>
Accordingly, a columnar structural body can be formed by using a circular resist, thereby making it possible to provide the semiconductor device having a highly integrated and fast CMOS inverter circuit.</p><p id="p0021" num="0021">It is preferable that the second insulator serving as a gate insulating film, the conductive body surrounding the periphery of the second insulator and serving as a gate electrode, the first silicon, and the pair of first upper and lower silicon layers should configure an<!-- EPO <DP n="6"> --> enhancement type nMOS transistor, the second insulator serving as a gate insulating film, the conductive body surrounding the periphery of the second insulator and serving as a gate electrode, the second silicon, and the pair of second upper and lower silicon layers should configure an enhancement type pMOS transistor, and the conductive body should be formed of a material which causes the nMOS transistor and the pMOS transistor to be an enhancement type.<br/>
Accordingly, both pMOS transistor and nMOS transistor are allowed to be an enhancement type.</p><p id="p0022" num="0022">A more complete understanding of this application can be obtained when the following detailed description is considered in conjunction with the following drawings, in which:
<ul><li><figref idrefs="f0001">FIG. 1</figref> shows a semiconductor device according to one embodiment of the present invention, wherein (a), (b) and (c) are a schematic diagram of the semiconductor device in a plane view, taken along the line X-X' in (a) and a cross-sectional view taken along the line Y-Y' in (a), respectively.</li><li><figref idrefs="f0002">FIG. 2</figref> shows a step in one example of a manufacturing process for the semiconductor device according to the embodiment, wherein (a), (b) and (c) are a top plan view, a cross-sectional view taken along the line X-X' in (a), and a cross-sectional view taken along the line Y-Y' in (a), respectively.</li><li><figref idrefs="f0003">FIG. 3</figref> shows a step in the example of the manufacturing process, wherein (a), (b) and (c) are a top plan view, a cross-sectional view taken along the line X-X' in (a), and a cross-sectional view taken along the line Y-Y' in (a), respectively.</li><li><figref idrefs="f0004">FIG. 4</figref> shows a step in the example of the manufacturing process, wherein (a), (b) and (c) are a top plan view, a cross-sectional view taken along the line X-X' in (a), and a cross-sectional view taken along the line Y-Y' in (a), respectively.</li><li><figref idrefs="f0005">FIG. 5</figref> shows a step in the example of the manufacturing process, wherein (a), (b) and (c) are a top plan view, a cross-sectional view taken along the line X-X' in (a), and a cross-sectional view taken along the line Y-Y' in (a), respectively.</li><li><figref idrefs="f0006">FIG. 6</figref> shows a step in the example of the manufacturing process, wherein (a), (b) and (c) are a top plan view, a cross-sectional view taken along the line X-X' in (a), and a cross-sectional view taken along the line Y-Y' in (a), respectively.</li><li><figref idrefs="f0007">FIG. 7</figref> shows a step in the example of the manufacturing process, wherein (a), (b) and (c) are a top plan view, a cross-sectional view taken along the line X-X' in (a), and a cross-sectional view taken along the line Y-Y' in (a), respectively.<!-- EPO <DP n="7"> --></li><li><figref idrefs="f0008">FIG. 8</figref> shows a step in the example of the manufacturing process, wherein (a), (b) and (c) are a top plan view, a cross-sectional view taken along the line X-X' in (a), and a cross-sectional view taken along the line Y-Y' in (a), respectively.</li><li><figref idrefs="f0009">FIG. 9</figref> shows a step in the example of the manufacturing process, wherein (a), (b) and (c) are a top plan view, a cross-sectional view taken along the line X-X' in (a), and a cross-sectional view taken along the line Y-Y' in (a), respectively.</li><li><figref idrefs="f0010">FIG. 10</figref> shows a step in the example of the manufacturing process, wherein (a), (b) and (c) are a top plan view, a cross-sectional view taken along the line X-X' in (a), and a cross-sectional view taken along the line Y-Y' in (a), respectively.</li><li><figref idrefs="f0011">FIG. 11</figref> shows a step in the example of the manufacturing process, wherein (a), (b) and (c) are a top plan view, a cross-sectional view taken along the line X-X' in (a), and a cross-sectional view taken along the line Y-Y' in (a), respectively.</li><li><figref idrefs="f0012">FIG. 12</figref> shows a step in the example of the manufacturing process, wherein (a), (b) and (c) are a top plan view, a cross-sectional view taken along the line X-X' in (a), and a cross-sectional view taken along the line Y-Y' in (a), respectively.</li><li><figref idrefs="f0013">FIG. 13</figref> shows a step in the example of the manufacturing process, wherein (a), (b) and (c) are a top plan view, a cross-sectional view taken along the line X-X' in (a), and a cross-sectional view taken along the line Y-Y' in (a), respectively.</li><li><figref idrefs="f0014">FIG. 14</figref> shows a step in the example of the manufacturing process, wherein (a), (b) and (c) are a top plan view, a cross-sectional view taken along the line X-X' in (a), and a cross-sectional view taken along the line Y-Y' in (a), respectively.</li><li><figref idrefs="f0015">FIG. 15</figref> shows a step in the example of the manufacturing process, wherein (a), (b) and (c) are a top plan view, a cross-sectional view taken along the line X-X' in (a), and a cross-sectional view taken along the line Y-Y' in (a), respectively.</li><li><figref idrefs="f0016">FIG. 16</figref> shows a step in the example of the manufacturing process, wherein (a), (b) and (c) are a top plan view, a cross-sectional view taken along the line X-X' in (a), and a cross-sectional view taken along the line Y-Y' in (a), respectively.</li><li><figref idrefs="f0017">FIG. 17</figref> shows a step in the example of the manufacturing process, wherein (a), (b) and (c) are a top plan view, a cross-sectional view taken along the line X-X' in (a), and a cross-sectional view taken along the line Y-Y' in (a), respectively.</li><li><figref idrefs="f0018">FIG. 18</figref> shows a step in the example of the manufacturing process, wherein (a), (b) and (c) are a top plan view, a cross-sectional view taken along the line X-X' in (a), and a cross-sectional view taken along the line Y-Y' in (a), respectively.</li><li><figref idrefs="f0019">FIG. 19</figref> shows a step in the example of the manufacturing process, wherein (a), (b) and (c) are a top plan view, a cross-sectional view taken along the line X-X' in (a), and a cross-sectional view taken along the line Y-Y' in (a), respectively.<!-- EPO <DP n="8"> --></li><li><figref idrefs="f0020">FIG. 20</figref> shows a step in the example of the manufacturing process, wherein (a), (b) and (c) are a top plan view, a cross-sectional view taken along the line X-X' in (a), and a cross-sectional view taken along the line Y-Y' in (a), respectively.</li><li><figref idrefs="f0021">FIG. 21</figref> shows a step in the example of the manufacturing process, wherein (a), (b) and (c) are a top plan view, a cross-sectional view taken along the line X-X' in (a), and a cross-sectional view taken along the line Y-Y' in (a), respectively.</li><li><figref idrefs="f0022">FIG. 22</figref> shows a step in the example of the manufacturing process, wherein (a), (b) and (c) are a top plan view, a cross-sectional view taken along the line X-X' in (a), and a cross-sectional view taken along the line Y-Y' in (a), respectively.</li><li><figref idrefs="f0023">FIG. 23</figref> shows a step in the example of the manufacturing process, wherein (a), (b) and (c) are a top plan view, a cross-sectional view taken along the line X-X' in (a), and a cross-sectional view taken along the line Y-Y' in (a), respectively.</li><li><figref idrefs="f0024">FIG. 24</figref> shows a step in the example of the manufacturing process, wherein (a), (b) and (c) are a top plan view, a cross-sectional view taken along the line X-X' in (a), and a cross-sectional view taken along the line Y-Y' in (a), respectively.</li><li><figref idrefs="f0025">FIG. 25</figref> shows a step in the example of the manufacturing process, wherein (a), (b) and (c) are a top plan view, a cross-sectional view taken along the line X-X' in (a), and a cross-sectional view taken along the line Y-Y' in (a), respectively.</li><li><figref idrefs="f0026">FIG. 26</figref> shows a step in the example of the manufacturing process, wherein (a), (b) and (c) are a top plan view, a cross-sectional view taken along the line X-X' in (a), and a cross-sectional view taken along the line Y-Y' in (a), respectively.</li><li><figref idrefs="f0027">FIG. 27</figref> shows a step in the example of the manufacturing process, wherein (a), (b) and (c) are a top plan view, a cross-sectional view taken along the line X-X' in (a), and a cross-sectional view taken along the line Y-Y' in (a), respectively.</li><li><figref idrefs="f0028">FIG. 28</figref> shows a step in the example of the manufacturing process, wherein (a), (b) and (c) are a top plan view, a cross-sectional view taken along the line X-X' in (a), and a cross-sectional view taken along the line Y-Y' in (a), respectively.</li><li><figref idrefs="f0029">FIG. 29</figref> shows a step in the example of the manufacturing process, wherein (a), (b) and (c) are a top plan view, a cross-sectional view taken along the line X-X' in (a), and a cross-sectional view taken along the line Y-Y' in (a), respectively.</li><li><figref idrefs="f0030">FIG. 30</figref> shows a step in the example of the manufacturing process, wherein (a), (b) and (c) are a top plan view, a cross-sectional view taken along the line X-X' in (a), and a cross-sectional view taken along the line Y-Y' in (a), respectively.</li><li><figref idrefs="f0031">FIG. 31</figref> shows a step in the example of the manufacturing process, wherein (a), (b) and (c) are a top plan view, a cross-sectional view taken along the line X-X' in (a), and a cross-sectional view taken along the line Y-Y' in (a), respectively.<!-- EPO <DP n="9"> --></li><li><figref idrefs="f0032">FIG. 32</figref> shows a step in the example of the manufacturing process, wherein (a), (b) and (c) are a top plan view, a cross-sectional view taken along the line X-X' in (a), and a cross-sectional view taken along the line Y-Y' in (a), respectively.</li><li><figref idrefs="f0033">FIG. 33</figref> shows a step in the example of the manufacturing process, wherein (a), (b) and (c) are a top plan view, a cross-sectional view taken along the line X-X' in (a), and a cross-sectional view taken along the line Y-Y' in (a), respectively.</li><li><figref idrefs="f0034">FIG. 34</figref> shows a step in the example of the manufacturing process, wherein (a), (b) and (c) are a top plan view, a cross-sectional view taken along the line X-X' in (a), and a cross-sectional view taken along the line Y-Y' in (a), respectively.</li><li><figref idrefs="f0035">FIG. 35</figref> shows a step in the example of the manufacturing process, wherein (a), (b) and (c) are a top plan view, a cross-sectional view taken along the line X-X' in (a), and a cross-sectional view taken along the line Y-Y' in (a), respectively.</li><li><figref idrefs="f0036">FIG. 36</figref> shows a step in the example of the manufacturing process, wherein (a), (b) and (c) are a top plan view, a cross-sectional view taken along the line X-X' in (a), and a cross-sectional view taken along the line Y-Y' in (a), respectively.</li><li><figref idrefs="f0037">FIG. 37</figref> shows a step in the example of the manufacturing process, wherein (a), (b) and (c) are a top plan view, a cross-sectional view taken along the line X-X' in (a), and a cross-sectional view taken along the line Y-Y' in (a), respectively.</li><li><figref idrefs="f0038">FIG. 38</figref> shows a step in the example of the manufacturing process, wherein (a), (b) and (c) are a top plan view, a cross-sectional view taken along the line X-X' in (a), and a cross-sectional view taken along the line Y-Y' in (a), respectively.</li><li><figref idrefs="f0039">FIG. 39</figref> shows a step in the example of the manufacturing process, wherein (a), (b) and (c) are a top plan view, a cross-sectional view taken along the line X-X' in (a), and a cross-sectional view taken along the line Y-Y' in (a), respectively.</li><li><figref idrefs="f0040">FIG. 40</figref> shows a step in the example of the manufacturing process, wherein (a), (b) and (c) are a top plan view, a cross-sectional view taken along the line X-X' in (a), and a cross-sectional view taken along the line Y-Y' in (a), respectively.</li><li><figref idrefs="f0041">FIG. 41</figref> shows a step in the example of the manufacturing process, wherein (a), (b) and (c) are a top plan view, a cross-sectional view taken along the line X-X' in (a), and a cross-sectional view taken along the line Y-Y' in (a), respectively.</li><li><figref idrefs="f0042">FIG. 42</figref> shows a step in the example of the manufacturing process, wherein (a), (b) and (c) are a top plan view, a cross-sectional view taken along the line X-X' in (a), and a cross-sectional view taken along the line Y-Y' in (a), respectively..</li><li><figref idrefs="f0043">FIG. 43</figref> shows a step in the example of the manufacturing process, wherein (a), (b) and (c) are a top plan view, a cross-sectional view taken along the line X-X' in (a), and a cross-sectional view taken along the line Y-Y' in (a), respectively.<!-- EPO <DP n="10"> --></li><li><figref idrefs="f0044">FIG. 44</figref> shows a step in the example of the manufacturing process, wherein (a), (b) and (c) are a top plan view, a cross-sectional view taken along the line X-X' in (a), and a cross-sectional view taken along the line Y-Y' in (a), respectively.</li><li><figref idrefs="f0045">FIG. 45</figref> shows a step in the example of the manufacturing process, wherein (a), (b) and (c) are a top plan view, a cross-sectional view taken along the line X-X' in (a), and a cross-sectional view taken along the line Y-Y' in (a), respectively.</li><li><figref idrefs="f0046">FIG. 46</figref> shows a step in the example of the manufacturing process, wherein (a), (b) and (c) are a top plan view, a cross-sectional view taken along the line X-X' in (a), and a cross-sectional view taken along the line Y-Y' in (a), respectively.</li><li><figref idrefs="f0047">FIG. 47</figref> shows a step in the example of the manufacturing process, wherein (a), (b) and (c) are a top plan view, a cross-sectional view taken along the line X-X' in (a), and a cross-sectional view taken along the line Y-Y' in (a), respectively.</li><li><figref idrefs="f0048">FIG. 48</figref> shows a step in the example of the manufacturing process, wherein (a), (b) and (c) are a top plan view, a cross-sectional view taken along the line X-X' in (a), and a cross-sectional view taken along the line Y-Y' in (a), respectively.</li><li><figref idrefs="f0049">FIG. 49</figref> shows a step in the example of the manufacturing process, wherein (a), (b) and (c) are a top plan view, a cross-sectional view taken along the line X-X' in (a), and a cross-sectional view taken along the line Y-Y' in (a), respectively.</li><li><figref idrefs="f0050">FIG. 50</figref> shows a step in the example of the manufacturing process, wherein (a), (b) and (c) are a top plan view, a cross-sectional view taken along the line X-X' in (a), and a cross-sectional view taken along the line Y-Y' in (a), respectively.</li><li><figref idrefs="f0051">FIG. 51</figref> shows a step in the example of the manufacturing process, wherein (a), (b) and (c) are a top plan view, a cross-sectional view taken along the line X-X' in (a), and a cross-sectional view taken along the line Y-Y' in (a), respectively.</li><li><figref idrefs="f0052">FIG. 52</figref> shows a step in the example of the manufacturing process, wherein (a), (b) and (c) are a top plan view, a cross-sectional view taken along the line X-X' in (a), and a cross-sectional view taken along the line Y-Y' in (a), respectively.</li><li><figref idrefs="f0053">FIG. 53</figref> shows a step in the example of the manufacturing process, wherein (a), (b) and (c) are a top plan view, a cross-sectional view taken along the line X-X' in (a), and a cross-sectional view taken along the line Y-Y' in (a), respectively.</li><li><figref idrefs="f0054">FIG. 54</figref> shows a step in the example of the manufacturing process, wherein (a), (b) and (c) are a top plan view, a cross-sectional view taken along the line X-X' in (a), and a cross-sectional view taken along the line Y-Y' in (a), respectively.</li><li><figref idrefs="f0055">FIG. 55</figref> shows a step in the example of the manufacturing process, wherein (a), (b) and (c) are a top plan view, a cross-sectional view taken along the line X-X' in (a), and a cross-sectional view taken along the line Y-Y' in (a), respectively.<!-- EPO <DP n="11"> --></li><li><figref idrefs="f0056">FIG. 56</figref> shows a step in the example of the manufacturing process, wherein (a), (b) and (c) are a top plan view, a cross-sectional view taken along the line X-X' in (a), and a cross-sectional view taken along the line Y-Y' in (a), respectively.</li><li><figref idrefs="f0057">FIG. 57</figref> shows a step in the example of the manufacturing process, wherein (a), (b) and (c) are a top plan view, a cross-sectional view taken along the line X-X' in (a), and a cross-sectional view taken along the line Y-Y' in (a), respectively.</li><li><figref idrefs="f0058">FIG. 58</figref> shows a step in the example of the manufacturing process, wherein (a), (b) and (c) are a top plan view, a cross-sectional view taken along the line X-X' in (a), and a cross-sectional view taken along the line Y-Y' in (a), respectively.</li><li><figref idrefs="f0059">FIG. 59</figref> shows a step in the example of the manufacturing process, wherein (a), (b) and (c) are a top plan view, a cross-sectional view taken along the line X-X' in (a), and a cross-sectional view taken along the line Y-Y' in (a), respectively.</li><li><figref idrefs="f0060">FIG. 60</figref> shows a step in the example of the manufacturing process, wherein (a), (b) and (c) are a top plan view, a cross-sectional view taken along the line X-X' in (a), and a cross-sectional view taken along the line Y-Y' in (a), respectively.</li><li><figref idrefs="f0061">FIG. 61</figref> shows a step in the example of the manufacturing process, wherein (a), (b) and (c) are a top plan view, a cross-sectional view taken along the line X-X' in (a), and a cross-sectional view taken along the line Y-Y' in (a), respectively.</li><li><figref idrefs="f0062">FIG. 62</figref> shows a step in the example of the manufacturing process, wherein (a), (b) and (c) are a top plan view, a cross-sectional view taken along the line X-X' in (a), and a cross-sectional view taken along the line Y-Y' in (a), respectively.</li><li><figref idrefs="f0063">FIG. 63</figref> shows a step in the example of the manufacturing process, wherein (a), (b) and (c) are a top plan view, a cross-sectional view taken along the line X-X' in (a), and a cross-sectional view taken along the line Y-Y' in (a), respectively.</li><li><figref idrefs="f0064">FIG. 64</figref> shows a plan view showing a semiconductor device according to a modified example of the embodiment of the preset invention, wherein (a), (b) and (c) are a top plan view, a cross-sectional view taken along the line X-X' in (a), and a cross-sectional view taken along the line Y-Y' in (a), respectively.</li></ul></p><p id="p0023" num="0023">An explanation will be given of a semiconductor device and a manufacturing method of same according to an embodiment of the present invention with reference to the accompanying drawings.</p><p id="p0024" num="0024"><figref idrefs="f0001">FIG. 1</figref> shows a semiconductor device according to one embodiment of the present invention, wherein (a), (b) and (c) are a schematic diagram of the semiconductor device in a plane view, taken along the line X-X' in (a) and a cross-sectional view taken along the line Y-Y' in (a), respectively.<!-- EPO <DP n="12"> --></p><p id="p0025" num="0025">As shown in <figref idrefs="f0001">FIG. 1</figref>, a semiconductor device of the present embodiment has a CMOS inverter circuit (a MOS transistor), and has a columnar structural body configuring a MOS transistor which is arranged on a substrate (not shown) and which includes a p-type or intrinsic silicon <b>102,</b> an n-type or intrinsic silicon <b>104,</b> and a first oxide film <b>116</b> held between the silicon <b>102</b> and the silicon <b>104, which</b> runs in the vertical direction to the substrate.</p><p id="p0026" num="0026">The semiconductor device of the present embodiment further includes a pair of upper and lower silicon layers <b>134, 122</b> which are arranged up and down so as to sandwich the p-type or intrinsic silicon <b>102</b> therebetween, and which contain n-type high-concentration dopants, a pair of upper and lower silicon layers <b>136, 124</b> which are arranged up and down so as to sandwich the n-type or intrinsic silicon <b>104</b> therebetween and which contain p-type high-concentration dopant, a gate insulating film <b>127</b> surrounding respective peripheries of the p-type or intrinsic silicon <b>102</b> and the n-type or intrinsic silicon <b>104,</b> and a gate electrode <b>128</b> surrounding the periphery of the gate insulating film <b>127.</b></p><p id="p0027" num="0027">According to the semiconductor device of the present embodiment, the silicon layer <b>134</b> and the silicon layer <b>136</b> are electrically connected together. A first power is supplied to the silicon layer <b>122,</b> while a second power is supplied to the silicon layer <b>124.</b></p><p id="p0028" num="0028">According to the semiconductor device of the present embodiment, a metal/silicon compound <b>138</b> is formed on the silicon layer <b>134</b> containing n-type high-concentration dopants, a metal/silicon compound <b>137</b> is formed on the silicon layer <b>122</b> containing n-type high-concentration dopants, a metal/silicon compound <b>139</b> is formed on the silicon layer <b>136</b> containing p-type high-concentration dopants, and a metal/silicon compound <b>140</b> is formed on the silicon layer <b>124</b> containing p-type high-concentration dopants.</p><p id="p0029" num="0029">As shown in <figref idrefs="f0001">FIG. 1</figref>, a contact <b>148</b> is formed on the metal/silicon compound <b>138</b> and on the metal/silicon compound <b>139,</b> and electrically connects the compounds <b>138, 139</b> together.<br/>
Moreover, a contact <b>147</b> is formed on the metal/silicon compound <b>137,</b> a contact <b>149</b> is formed on the metal/silicon compound <b>140,</b> and a contact <b>150</b> is formed on the gate electrode <b>128</b>.</p><p id="p0030" num="0030">A first metal <b>151</b> is formed on the contact <b>147,</b> and the first power is supplied to the contact <b>147</b> through the first metal <b>151.</b> A first metal <b>153</b> is formed on the contact <b>149,</b> and the second power is supplied to the contact <b>149</b> through the first metal <b>153.</b><br/>
Moreover, a first metal <b>152</b> and a first metal <b>154</b> are formed on the contact <b>148</b> and the contact <b>150,</b> respectively.</p><p id="p0031" num="0031">The p-type or intrinsic silicon <b>102</b> and the n-type or intrinsic silicon <b>104</b> are each formed in a quadrangular column shape. Accordingly, the columnar structural body of the semiconductor device of the present embodiment can be formed by using a resist in a quadrangular shape in a planar view.<!-- EPO <DP n="13"> --></p><p id="p0032" num="0032">It is preferable that a length <b>L<sub>1</sub></b> of a side of a bottom quadrangle which is of the p-type or intrinsic silicon <b>102</b> formed in a quadrangular column shape and which contacts the first oxide film <b>116</b> should satisfy a following relational expression 1. <maths id="math0009" num="[Relational Expression 1]"><math display="block"><msub><mi mathvariant="normal">L</mi><mn>1</mn></msub><mo>&lt;</mo><mn>2</mn><mo>×</mo><mi mathvariant="normal">√</mi><mfenced open="{" close="}" separators=""><mfenced separators=""><mn mathvariant="normal">2</mn><mo>×</mo><msub><mi mathvariant="normal">ϕ</mi><mi mathvariant="normal">F</mi></msub></mfenced><mo>×</mo><mfenced separators=""><mn mathvariant="normal">2</mn><mo>×</mo><mi mathvariant="normal">ε</mi><mo>⁢</mo><mi>silicon</mi></mfenced><mo>/</mo><mfenced separators=""><mi mathvariant="normal">q</mi><mo>×</mo><msub><mi mathvariant="normal">N</mi><mi mathvariant="normal">A</mi></msub></mfenced></mfenced></math><img id="ib0009" file="imgb0009.tif" wi="117" he="8" img-content="math" img-format="tif"/></maths><br/>
where φ<sub>F</sub> is a Fermi potential, εsilicon is a dielectric constant of silicon, q is a charge amount of electron, and N<sub>A</sub> is a dopant concentration of the silicon <b>102</b><br/>
Accordingly, the p-type or intrinsic silicon <b>102</b> can be depleted, which makes it possible to provide the semiconductor device having a highly integrated and fast CMOS inverter circuit.</p><p id="p0033" num="0033">It is preferable that a length <b>L<sub>2</sub></b> of a side of a bottom quadrangle which is of the p-type or intrinsic silicon <b>102</b> formed in a quadrangular column shape and which is orthogonal to a side contacting the first oxide film <b>116</b> should satisfy a following relational expression 2. <maths id="math0010" num="[Relational Expression 2]"><math display="block"><msub><mi mathvariant="normal">L</mi><mn>2</mn></msub><mo>&lt;</mo><mi mathvariant="normal">√</mi><mfenced open="{" close="}" separators=""><mfenced separators=""><mn mathvariant="normal">2</mn><mo>×</mo><msub><mi mathvariant="normal">ϕ</mi><mi mathvariant="normal">F</mi></msub></mfenced><mo>×</mo><mfenced separators=""><mn mathvariant="normal">2</mn><mo>×</mo><mi mathvariant="normal">ε</mi><mo>⁢</mo><mi>silicon</mi></mfenced><mo>/</mo><mfenced separators=""><mi mathvariant="normal">q</mi><mo>×</mo><msub><mi mathvariant="normal">N</mi><mi mathvariant="normal">A</mi></msub></mfenced></mfenced></math><img id="ib0010" file="imgb0010.tif" wi="112" he="7" img-content="math" img-format="tif"/></maths><br/>
where φ<sub>F</sub> is a Fermi potential, εsilicon is a dielectric constant of silicon, q is a charge amount of electron, and N<sub>A</sub> is a dopant concentration of the silicon <b>102.</b><br/>
Accordingly, the p-type or intrinsic silicon <b>102</b> can be depleted, which makes it possible to provide the semiconductor device having a highly integrated and fast CMOS inverter circuit.</p><p id="p0034" num="0034">It is preferable that a length <b>L<sub>3</sub></b> of a side of a bottom quadrangle which is of the n-type or intrinsic silicon <b>104</b> formed in a quadrangular column shape and which contacts the first oxide film <b>116</b> should satisfy a following relational expression 3. <maths id="math0011" num="[Relational Expression 3]"><math display="block"><msub><mi mathvariant="normal">L</mi><mn>3</mn></msub><mo>&lt;</mo><mn>2</mn><mo>×</mo><mi mathvariant="normal">√</mi><mfenced open="{" close="}" separators=""><mfenced separators=""><mn mathvariant="normal">2</mn><mo>×</mo><msub><mi mathvariant="normal">ϕ</mi><mi mathvariant="normal">F</mi></msub></mfenced><mo>×</mo><mfenced separators=""><mn mathvariant="normal">2</mn><mo>×</mo><mi mathvariant="normal">ε</mi><mo>⁢</mo><mi>silicon</mi></mfenced><mo>/</mo><mfenced separators=""><mi mathvariant="normal">q</mi><mo>×</mo><msub><mi mathvariant="normal">N</mi><mi mathvariant="normal">D</mi></msub></mfenced></mfenced></math><img id="ib0011" file="imgb0011.tif" wi="115" he="7" img-content="math" img-format="tif"/></maths><br/>
where φ<sub>F</sub> is a Fermi potential, εsilicon is a dielectric constant of silicon, q is a charge amount of electron, and N<sub>D</sub> is a dopant concentration of the silicon <b>104.</b><br/>
Accordingly, the n-type or intrinsic silicon <b>104</b> can be depleted, which makes it possible to provide the semiconductor device having a highly integrated and fast CMOS inverter circuit.</p><p id="p0035" num="0035">Furthermore, it is preferable that a length <b>L<sub>4</sub></b> of a side of a bottom quadrangle which is of the n-type or intrinsic silicon <b>104</b> formed in a quadrangular column shape and which is orthogonal to a side contacting the first oxide film <b>116</b> should satisfy a following relational expression 4. <maths id="math0012" num="[Relational Expression 4]"><math display="block"><msub><mi mathvariant="normal">L</mi><mn>4</mn></msub><mo>&lt;</mo><mi mathvariant="normal">√</mi><mfenced open="{" close="}" separators=""><mfenced separators=""><mn mathvariant="normal">2</mn><mo>×</mo><msub><mi mathvariant="normal">ϕ</mi><mi mathvariant="normal">F</mi></msub></mfenced><mo>×</mo><mfenced separators=""><mn mathvariant="normal">2</mn><mo>×</mo><mi mathvariant="normal">ε</mi><mo>⁢</mo><mi>silicon</mi></mfenced><mo>/</mo><mfenced separators=""><mi mathvariant="normal">q</mi><mo>×</mo><msub><mi mathvariant="normal">N</mi><mi mathvariant="normal">D</mi></msub></mfenced></mfenced></math><img id="ib0012" file="imgb0012.tif" wi="111" he="8" img-content="math" img-format="tif"/></maths><br/>
where φ<sub>F</sub> is a Fermi potential, εsilicon is a dielectric constant of silicon, q is a charge amount of electron, and N<sub>D</sub> is a dopant concentration of the silicon <b>104.</b><br/>
Accordingly, the n-type or intrinsic silicon <b>104</b> can be depleted, which makes it possible to provide the semiconductor device having a highly integrated and fast CMOS inverter<!-- EPO <DP n="14"> --> circuit.</p><p id="p0036" num="0036">An explanation will now be given of an example of the manufacturing process of the semiconductor device according to the present embodiment with reference to <figref idrefs="f0002 f0003 f0004 f0005 f0006 f0007 f0008 f0009 f0010 f0011 f0012 f0013 f0014 f0015 f0016 f0017 f0018 f0019 f0020 f0021 f0022 f0023 f0024 f0025 f0026 f0027 f0028 f0029 f0030 f0031 f0032 f0033 f0034 f0035 f0036 f0037 f0038 f0039 f0040 f0041 f0042 f0043 f0044 f0045 f0046 f0047 f0048 f0049 f0050 f0051 f0052 f0053 f0054 f0055 f0056 f0057 f0058 f0059 f0060 f0061 f0062 f0063">FIGS. 2 to 63</figref>. Note that the same structural element will be denoted by the same reference numeral in these figures. In <figref idrefs="f0002 f0003 f0004 f0005 f0006 f0007 f0008 f0009 f0010 f0011 f0012 f0013 f0014 f0015 f0016 f0017 f0018 f0019 f0020 f0021 f0022 f0023 f0024 f0025 f0026 f0027 f0028 f0029 f0030 f0031 f0032 f0033 f0034 f0035 f0036 f0037 f0038 f0039 f0040 f0041 f0042 f0043 f0044 f0045 f0046 f0047 f0048 f0049 f0050 f0051 f0052 f0053 f0054 f0055 f0056 f0057 f0058 f0059 f0060 f0061 f0062 f0063">FIGS. 2 to 63</figref>, all A-figures are plan views for explaining the manufacturing process of the semiconductor device of the present embodiment, all B-figures are cross-sectional views along a line X-X', and all C-figures are cross-sectional views along a line Y-Y'.</p><p id="p0037" num="0037">With reference to <figref idrefs="f0002">FIG. 2</figref>, a resist <b>103</b> for forming an n-type silicon is formed on a predetermined area of the p-type or intrinsic silicon <b>102</b> formed on an oxide film <b>101.</b> If the silicon <b>102</b> is intrinsic, this step is unnecessary.</p><p id="p0038" num="0038">With reference to <figref idrefs="f0003">FIG. 3</figref>, the n-type or intrinsic silicon <b>104</b> is formed by introducing dopants like phosphorous into a predetermined area of the silicon <b>102</b> by using the resist <b>103</b> as a mask. If the silicon <b>104</b> is intrinsic, this step is unnecessary.</p><p id="p0039" num="0039">With reference to <figref idrefs="f0004">FIG. 4</figref>, the resist <b>103</b> is peeled.</p><p id="p0040" num="0040">With reference to <figref idrefs="f0005">FIG. 5</figref>, an oxide film <b>105</b> and a nitride film <b>106</b> are deposited in this order on the silicon layers <b>102, 104.</b></p><p id="p0041" num="0041">With reference to <figref idrefs="f0006">FIG. 6</figref>, resists <b>107, 108</b> for etching the nitride film <b>106</b> are formed on a predetermined area of the nitride film <b>106.</b></p><p id="p0042" num="0042">With reference to <figref idrefs="f0007">FIG. 7</figref>, the nitride film <b>106</b> and the oxide film <b>105</b> are etched by using the resists <b>107, 108</b> as masks, thereby separating those films into nitride films <b>109, 110</b> and oxide films <b>111, 112,</b> respectively.</p><p id="p0043" num="0043">With reference to <figref idrefs="f0008">FIG. 8</figref>, the resists <b>107, 108</b> are peeled.</p><p id="p0044" num="0044">With reference to <figref idrefs="f0009">FIG. 9</figref>, a nitride film <b>113</b> is deposited on the silicon layers <b>102,</b> 104 so as to cover the nitride films <b>109, 110</b> and the oxide films <b>111, 112.</b> A recess for forming nitride-film sidewalls <b>114, 115</b> is formed at a predetermined portion of the nitride film <b>113.</b></p><p id="p0045" num="0045">With reference to <figref idrefs="f0010">FIG. 10</figref>, the nitride film <b>113</b> is subjected to etch-back up to a predetermined depth, thereby forming the nitride-film sidewalls <b>114, 115</b> between the nitride films <b>109, 110</b> and between the oxide films <b>111, 112.</b></p><p id="p0046" num="0046">With reference to <figref idrefs="f0011">FIG. 11</figref>, the silicones <b>102, 104</b> are etched by using the nitride-film sidewalls <b>114, 115</b> as masks to form a groove reaching the oxide film <b>101.</b></p><p id="p0047" num="0047">With reference to <figref idrefs="f0012">FIG. 12</figref>, the first oxide film <b>116</b> is deposited in the groove and planarized by CMP (Chemical Mechanical Polishing).</p><p id="p0048" num="0048">With reference to <figref idrefs="f0013">FIG. 13</figref>, a nitride film <b>117</b> is deposited on the plane.</p><p id="p0049" num="0049">With reference to <figref idrefs="f0014">FIG. 14</figref>, a quadrangular resist <b>118</b> for forming a columnar structural body which will configure a MOS transistor is formed on a predetermined position of the nitride film <b>117.</b><!-- EPO <DP n="15"> --></p><p id="p0050" num="0050">With reference to <figref idrefs="f0015">FIG. 15</figref>, the nitride films <b>117, 109</b> are etched by using the resist <b>118</b> as a mask. At this time, the oxide films <b>111, 112</b> and respective pieces of the nitride-film sidewalls <b>114, 115</b> are left on the silicon layers <b>102, 104.</b></p><p id="p0051" num="0051">With reference to <figref idrefs="f0016">FIG. 16</figref>, the oxide films <b>111, 112</b> on the silicon layers <b>102, 104</b> are etched and eliminated.</p><p id="p0052" num="0052">With reference to <figref idrefs="f0017">FIG. 17</figref>, the resist <b>118</b> is peeled.</p><p id="p0053" num="0053">With reference to <figref idrefs="f0018">FIG. 18</figref>, the silicon layers <b>102, 104</b> are etched so as to be left on the oxide film <b>101</b> with a predetermined thickness, thereby forming a column having the silicon layers <b>102, 104.</b></p><p id="p0054" num="0054">With reference to <figref idrefs="f0019">FIG. 19</figref>, an oxide film <b>119</b> is deposited so as to thinly cover the surface of the structural body including the column with the silicon layers <b>102, 104</b> at a uniform thickness.</p><p id="p0055" num="0055">With reference to <figref idrefs="f0020">FIG. 20</figref>, the oxide film <b>119</b> is etched so as to be left in a sidewall-like shape at side walls of the column having the silicon layers <b>102, 104.</b></p><p id="p0056" num="0056">With reference to <figref idrefs="f0021">FIG. 21</figref>, a resist <b>120</b> for element isolation is formed on the silicon layers <b>102, 104</b> so as to cover the column having the silicon layers <b>102, 104.</b></p><p id="p0057" num="0057">With reference to <figref idrefs="f0022">FIG. 22</figref>, the silicon layers <b>102, 104</b> are etched by using the resist 120 as a mask to carry out element isolation over the oxide film <b>101.</b></p><p id="p0058" num="0058">With reference to <figref idrefs="f0023">FIG. 23</figref>, the resist <b>120</b> is peeled.</p><p id="p0059" num="0059">With reference to <figref idrefs="f0024">FIG. 24</figref>, a resist <b>121</b> for introducing dopants over the oxide film 101 is formed so as to cover the right part of the column having the silicon layers <b>102, 104</b> and the silicon layer <b>104.</b></p><p id="p0060" num="0060">With reference to <figref idrefs="f0025">FIG. 25</figref>, dopants like phosphorous are doped in the silicon layer 102 by using the resist <b>121</b> as a mask, and the silicon layer <b>122</b> containing n-type high-concentration dopants is formed at the left part of the column having the silicon layers <b>102, 104.</b></p><p id="p0061" num="0061">With reference to <figref idrefs="f0026">FIG. 26</figref>, the resist <b>121</b> is peeled.</p><p id="p0062" num="0062">With reference to <figref idrefs="f0027">FIG. 27</figref>, a resist <b>123</b> for introducing dopants over the oxide film <b>101</b> is formed so as to cover the left part of the column having the silicon layers <b>102, 104</b> and the silicon layer <b>122.</b></p><p id="p0063" num="0063">With reference to <figref idrefs="f0028">FIG. 28</figref>, dopants like arsenic are doped in the silicon layer <b>104</b> by using the resist <b>123</b> as a mask, and the silicon layer <b>124</b> containing p-type high-concentration dopants is formed at the right part of the column having the silicon layers <b>102, 104.</b></p><p id="p0064" num="0064">With reference to <figref idrefs="f0029">FIG. 29</figref>, the resist <b>123</b> is peeled.</p><p id="p0065" num="0065">With reference to <figref idrefs="f0030">FIG. 30</figref>, the oxide film <b>119</b> formed at the side wall of the column having the silicon layers <b>102, 104</b> is etched and eliminated.</p><p id="p0066" num="0066">With reference to <figref idrefs="f0031">FIG. 31</figref>, an oxide film <b>125</b> is deposited over the oxide film <b>101</b> so<!-- EPO <DP n="16"> --> as to cover the column having the silicon layers <b>102, 104</b> and the silicon layers <b>122, 124.</b></p><p id="p0067" num="0067">With reference to <figref idrefs="f0032">FIG. 32</figref>, the oxide film <b>125</b> is subjected to etch-back up to a predetermined depth. At this time, an oxide film <b>126</b> is caused to be left on the nitride film <b>117.</b></p><p id="p0068" num="0068">With reference to <figref idrefs="f0033">FIG. 33</figref>, a high-dielectric film <b>127</b> which will be the gate insulating film is thinly deposited on the oxide film <b>125</b> so as to cover the column having the silicon layers <b>102, 104</b> and the silicon layers <b>122, 124,</b> and, the metal <b>128</b> which will be the gate electrode is deposited and planarized by CMP. In planarization, the oxide film <b>126</b> is etched and eliminated.</p><p id="p0069" num="0069">The gate insulating film <b>127</b> functions as a gate insulating film in both pMOS transistor and nMOS transistor each of which is an enhancement type in the semiconductor device of the present embodiment. Moreover, the gate electrode <b>128</b> is a gate electrode formed of a conducting material that allows each of the nMOS transistor and the pMOS transistor to be an enhancement type. Examples of such conducting material for forming the gate electrode are titanium, titanium nitride, tantalum, and tantalum nitride.</p><p id="p0070" num="0070">With reference to <figref idrefs="f0034">FIG. 34</figref>, the metal <b>128</b> around the column having the silicon layers 102, 104 is subjected to etch-back up to a predetermined depth.</p><p id="p0071" num="0071">With reference to <figref idrefs="f0035">FIG. 35</figref>, an oxide film <b>129</b> is deposited on the metal <b>128</b> so as to surround the periphery of the column having the silicon layers <b>102, 104</b> and planarized by CMP.</p><p id="p0072" num="0072">With reference to <figref idrefs="f0036">FIG. 36</figref>, the oxide film <b>129</b> around the column having the silicon layers <b>102, 104</b> is subjected to etch-back up to a predetermined depth.</p><p id="p0073" num="0073">With reference to <figref idrefs="f0037">FIG. 37</figref>, a nitride film <b>130</b> with a predetermined thickness is deposited so that the nitride film <b>117</b> on the column having the silicon layers <b>102, 104</b> is completely covered.</p><p id="p0074" num="0074">With reference to <figref idrefs="f0038">FIG. 38</figref>, the nitride film <b>130</b> is etched so as to be left in a sidewall-like shape at the sidewall of the high-dielectric film <b>127</b> around the nitride-film sidewalls <b>114, 115</b> and the nitride film <b>117.</b></p><p id="p0075" num="0075">With reference to <figref idrefs="f0039">FIG. 39</figref>, a resist <b>131</b> for forming a gate is formed at a predetermined position on the nitride film <b>117</b> and on the oxide film <b>129.</b></p><p id="p0076" num="0076">With reference to <figref idrefs="f0040">FIG. 40</figref>, the oxide film <b>129</b> is etched by using the resist <b>131</b> as a mask so as to be left in a sidewall-like shape at the sidewall of the high-dielectric film <b>127</b> around the column having the silicon layers <b>102, 104</b> and around the nitride film <b>117.</b></p><p id="p0077" num="0077">With reference to <figref idrefs="f0041">FIG. 41</figref>, the metal <b>128</b> is etched by using the nitride film <b>130</b> as a mask to form a gate electrode surrounding the side wall of the high-dielectric film <b>127</b> around the column having the silicon layers <b>102, 104.</b></p><p id="p0078" num="0078">With reference to <figref idrefs="f0042">FIG. 42</figref>, the resist <b>131</b> is peeled.</p><p id="p0079" num="0079">With reference to <figref idrefs="f0043">FIG. 43</figref>, an oxide film <b>132</b> is deposited so as to cover the surface of the structural body with a uniform thickness.<!-- EPO <DP n="17"> --></p><p id="p0080" num="0080">With reference to <figref idrefs="f0044">FIG. 44</figref>, the oxide film <b>132</b> is etched so as to be left in a sidewall-like shape around the column having the silicon layers <b>102, 104.</b></p><p id="p0081" num="0081">With reference to <figref idrefs="f0045">FIG. 45</figref>, the high-dielectric film <b>127</b> is etched so as to allow only the high-dielectric film <b>127</b> under the oxide film <b>132</b> to be left.</p><p id="p0082" num="0082">With reference to <figref idrefs="f0046">FIG. 46</figref>, the nitride films <b>130, 117, 114,</b> and <b>115</b> are all etched and eliminated.</p><p id="p0083" num="0083">With reference to <figref idrefs="f0047">FIG. 47</figref>, the high-dielectric film <b>127</b> is etched and eliminated up to respective heights of the silicon layers <b>102, 104.</b></p><p id="p0084" num="0084">With reference to <figref idrefs="f0048">FIG. 48</figref>, the oxide film <b>125</b> exposed outwardly of the oxide film <b>132</b> is etched to make the silicon layer <b>122</b> containing n-type high-concentration dopants and the silicon layer <b>124</b> containing p-type high-concentration dopants exposed.</p><p id="p0085" num="0085">With reference to <figref idrefs="f0049">FIG. 49</figref>, a resist <b>133</b> for introducing dopants over the oxide film <b>101</b> is formed so as to cover the right part of the column having the silicon layers <b>102, 104</b> and the silicon layer <b>124.</b></p><p id="p0086" num="0086">With reference to <figref idrefs="f0050">FIG. 50</figref>, dopants like phosphorus are doped in the surface part of the silicon layer <b>122</b> by using the resist <b>133</b> as a mask and the silicon layer <b>134</b> containing n-type high-concentration dopants is formed.</p><p id="p0087" num="0087">With reference to <figref idrefs="f0051">FIG. 51</figref>, the resist <b>133</b> is peeled.</p><p id="p0088" num="0088">With reference to <figref idrefs="f0052">FIG. 52</figref>, a resist <b>135</b> for introducing dopants over the oxide film <b>101</b> is formed so as to cover the left part of the column having the silicon layers <b>102, 104</b> and the silicon layer <b>122.</b></p><p id="p0089" num="0089">With reference to <figref idrefs="f0053">FIG. 53</figref>, dopants like arsenic are doped in the surface part of the silicon layer <b>104</b> by using the resist <b>135</b> as a mask, and the silicon layer <b>136</b> containing p-type high-concentration dopants is formed.</p><p id="p0090" num="0090">With reference to <figref idrefs="f0054">FIG. 54</figref>, the resist <b>135</b> is peeled.</p><p id="p0091" num="0091">With reference to <figref idrefs="f0055">FIG. 55</figref>, the metal/silicon compounds <b>137, 138, 139,</b> and <b>140</b> are formed at respective surface parts of the silicon layers <b>122, 134, 136,</b> and <b>124.</b> An example of such a metal usable is Ni (nickel) or Co (cobalt), and the compound layer is formed by, for example, depositing a nickel film on a silicon, and by performing a heat treatment thereon to form an Ni silicide film on the silicon surface.</p><p id="p0092" num="0092">With reference to <figref idrefs="f0056">FIG. 56</figref>, a nitride film <b>141</b> is deposited on the structural body with a uniform thickness, and an oxide film <b>142</b> is also deposited thereon and planarized.</p><p id="p0093" num="0093">With reference to <figref idrefs="f0057">FIG. 57</figref>, contact holes <b>143, 144</b> reaching the nitride film <b>141</b> on the metal/silicon compounds <b>137, 140</b> are formed.</p><p id="p0094" num="0094">With reference to <figref idrefs="f0058">FIG. 58</figref>, a contact hole <b>145</b> reaching the nitride film <b>141</b> on the metal/silicon compounds <b>138, 139</b> is formed.<!-- EPO <DP n="18"> --></p><p id="p0095" num="0095">With reference to <figref idrefs="f0059">FIG. 59</figref>, a contact hole <b>146</b> is formed in a predetermined portion of the oxide film <b>142</b> so as to reach the oxide film <b>129.</b></p><p id="p0096" num="0096">With reference to <figref idrefs="f0060">FIG. 60</figref>, the nitride film <b>141</b> at respective bottom faces of the contact holes <b>143, 144, 145,</b> and <b>146</b> is etched to make respective metal/silicon compounds <b>137, 140, 138,</b> and <b>139,</b> and a part of the oxide film <b>129</b> exposed.</p><p id="p0097" num="0097">With reference to <figref idrefs="f0061">FIG. 61</figref>, the oxide film <b>129</b> in the contact hole <b>146</b> is etched to make the gate electrode <b>128</b> exposed.</p><p id="p0098" num="0098">With reference to <figref idrefs="f0062">FIG. 62</figref>, the contacts <b>147, 148, 149,</b> and <b>150</b> are formed by burring metallic materials in the contact holes <b>143, 144, 145,</b> and <b>146,</b> respectively.</p><p id="p0099" num="0099">Finally, with reference to <figref idrefs="f0063">FIG. 63</figref>, the first metals <b>151, 152, 153,</b> and <b>154</b> are formed on the contacts <b>147, 148, 149,</b> and <b>150,</b> respectively.</p><p id="p0100" num="0100">In the foregoing embodiment, the p-type or intrinsic silicon <b>102</b> and the n-type or intrinsic silicon <b>104</b> are both in a quadrangular column shape, but as shown in <figref idrefs="f0064">FIG. 64</figref>, may be both in a semicircular column shape. <figref idrefs="f0064">FIG. 64</figref> shows a plan view showing a semiconductor device according to a modified example of the embodiment of the preset invention,wherein (a), (b) and (c) are a top plan view, a cross-sectional view taken along the line X-X' in (a), and a cross-sectional view taken along the line Y-Y' in (a), respectively.</p><p id="p0101" num="0101">The semiconductor device of the modified example has a MOS inverter circuit (a MOS transistor), and comprises a columnar structural body configuring a MOS transistor which is arranged on a substrate (not shown) and which includes a p-type or intrinsic silicon <b>202,</b> an n-type or intrinsic silicon <b>204,</b> and a first oxide film <b>216</b> held between the silicon <b>202</b> and the silicon <b>204</b> and running in a vertical direction to the substrate.</p><p id="p0102" num="0102">The semiconductor device of the modified example includes a pair of upper and lower silicon layers <b>234, 222</b> which are arranged up and down so as to sandwich the p-type or intrinsic silicon <b>202</b> therebetween, and which contain n-type high-concentration dopants, a pair of upper and lower silicon layers <b>236, 224</b> which are arranged up and down so as to sandwich the n-type or intrinsic silicon <b>204</b> therebetween and which contain p-type high-concentration dopant, a gate insulating film <b>227</b> surrounding respective peripheries of the p-type or intrinsic silicon <b>202,</b> the n-type or intrinsic silicon <b>204,</b> and the pair of upper and lower silicon layers <b>234, 222,</b> and a gate electrode <b>228</b> surrounding the periphery of the gate insulating film <b>227.</b></p><p id="p0103" num="0103">According to the semiconductor device of the modified example, the silicon layer <b>234</b> and the silicon layer <b>236</b> are electrically connected together. A first power is supplied to the silicon layer <b>222,</b> while a second power is supplied to the silicon layer <b>224.</b></p><p id="p0104" num="0104">According to the semiconductor device of the modified example, a metal/silicon compound <b>238</b> is formed on the silicon layer <b>234</b> containing n-type high-concentration dopants, a metal/silicon compound <b>237</b> is formed on the silicon layer <b>222</b> containing n-type high-concentration<!-- EPO <DP n="19"> --> dopants, a metal/silicon compound <b>239</b> is formed on the silicon layer <b>236</b> containing p-type high-concentration dopants, and a metal/silicon compound <b>240</b> is formed on the silicon layer <b>224</b> containing p-type high-concentration dopants.</p><p id="p0105" num="0105">As shown in <figref idrefs="f0064">FIG. 64</figref>, a contact <b>248</b> is formed on the metal/silicon compound <b>238</b> and on the metal/silicon compound <b>239,</b> and electrically connects the compounds <b>238, 239</b> together.<br/>
Moreover, a contact <b>247</b> is formed on the metal/silicon compound <b>237,</b> a contact <b>249</b> is formed on the metal/silicon compound <b>240,</b> and a contact <b>250</b> is formed on the gate electrode 228.</p><p id="p0106" num="0106">A first metal <b>251</b> is formed on the contact <b>247,</b> and the first power is supplied to the contact <b>247</b> through the first metal <b>251.</b> A first metal <b>253</b> is formed on the contact <b>249,</b> and the second power is supplied to the contact <b>249</b> through the first metal <b>253.</b><br/>
Moreover, a first metal <b>252</b> and a first metal <b>254</b> are formed on the contact <b>248</b> and the contact <b>250,</b> respectively.</p></description><claims mxw-id="PCLM56979485" lang="DE" load-source="patent-office"><!-- EPO <DP n="23"> --><claim id="c-de-01-0001" num="0001"><claim-text>Halbleiterbauelement, umfassend:
<claim-text>einen säulenförmigen Körper, welcher auf einem Substrat angeordnet ist und welcher ein erstes Silizium (102), ein zweites Silizium (104) mit einer gegenüber dem ersten Silizium (102) unterschiedlichen Art von Leitfähigkeit und einen zwischen dem ersten Silizium (102) und dem zweiten Silizium (104) angeordneten ersten Isolator (116) umfasst, welcher sich bezüglich des Substrats in vertikaler Richtung erstreckt;</claim-text>
<claim-text>ein Paar erster oberer und unterer Siliziumschichten (134, 122), welche auf und unterhalb des ersten Siliziums (102) derart angeordnet sind, dass sie das erste Silizium (102) sandwichartig einschließen, und welche einen ersten Dotierstoff hoher Konzentration enthalten, der eine gegenüber dem ersten Silizium (102) unterschiedliche Art von Leitfähigkeit aufweist;</claim-text>
<claim-text>ein Paar zweiter oberer und unterer Siliziumschichten (136, 124), welche auf und unterhalb des zweiten Siliziums (104) derart angeordnet sind, dass sie das zweite Silizium (104) sandwichartig einschließen, und welche einen zweiten Dotierstoff hoher Konzentration enthalten, der eine gegenüber dem zweiten Silizium (104) unterschiedliche Art von Leitfähigkeit aufweist;</claim-text>
<claim-text>einen zweiten Isolator (127), welcher jeweilige Außenseiten des ersten Siliziums (102), des zweiten Siliziums (104), des Paars erster oberer und unterer Siliziumschichten (134, 122), des Paars zweiter oberer und unterer Siliziumschichten (136, 124) und des ersten Isolators (116) umgibt; und</claim-text>
<claim-text>einen leitfähigen Körper (128), welcher eine Außenseite des zweiten Isolators (127) umgibt, wobei</claim-text>
<claim-text>die auf dem ersten Silizium (102) angeordnete Siliziumschicht (134) im Paar der ersten oberen und unteren Siliziumschichten (134, 122) elektrisch mit der auf dem zweiten Silizium (104) angeordneten Siliziumschicht (136) im Paar der zweiten oberen und unteren Siliziumschichten (136, 124) elektrisch verbunden ist, und wobei</claim-text>
<claim-text>eine erste Leistung der unteren Siliziumschicht (122) im Paar der ersten oberen und unteren Siliziumschichten (134, 122) zugeführt wird und eine zweite Leistung der unteren Siliziumschicht (124) im Paar der zweiten oberen und unteren Siliziumschichten (136, 124) zugeführt wird, und <b>dadurch gekennzeichnet, dass</b> der erste Isolator (116) ein erster Oxidfilm (116) ist und das erste Silizium (102) und das zweite Silizium (104) in einer viereckigen Säulenform ausgeformt sind, wobei eine Länge L<sub>1</sub>, L<sub>3</sub> einer Viereckbodenseite des ersten Siliziums (102) und/oder des zweiten Siliziums (104), welche in Kontakt mit dem ersten Oxidfilm (116) ist, der Gleichung<!-- EPO <DP n="24"> --> <maths id="math0016" num=""><math display="block"><msub><mi mathvariant="normal">L</mi><mn>1</mn></msub><mo>,</mo><msub><mi mathvariant="normal">L</mi><mn>3</mn></msub><mo>&lt;</mo><mn>2</mn><mo>⁢</mo><mi mathvariant="normal">x √</mi><mfenced open="{" close="}" separators=""><mfenced separators=""><mn mathvariant="normal">2</mn><mo>⁢</mo><mi mathvariant="normal">x</mi><mo>⁢</mo><msub><mi mathvariant="normal">φ</mi><mi mathvariant="normal">F</mi></msub></mfenced><mspace width="1em"/><mi>x</mi><mspace width="1em"/><mfenced separators=""><mn mathvariant="normal">2</mn><mo>⁢</mo><mi mathvariant="normal">xεsilicon</mi></mfenced><mo>/</mo><mfenced separators=""><mi>qx</mi><mo>⁢</mo><msub><mi mathvariant="normal">N</mi><mi mathvariant="normal">A</mi></msub></mfenced></mfenced></math><img id="ib0016" file="imgb0016.tif" wi="92" he="12" img-content="math" img-format="tif"/></maths> folgt, wobei φ<sub>F</sub> ein Fermipotential ist, εsilicon eine dielektrische Konstante des Siliziums ist, q ein Ladungsbetrag des Elektrons ist und N<sub>A</sub> eine Dotierstoffkonzentration des ersten Siliziums ist.</claim-text></claim-text></claim><claim id="c-de-01-0002" num="0002"><claim-text>Halbleiterbauelement nach Anspruch 1, <b>dadurch gekennzeichnet, dass</b> im säulenförmigen Körper das erste Silizium (102) ein p- oder ein intrinsisches Silizium ist und das zweite Silizium (104) ein n- oder ein intrinsisches Silizium ist,<br/>
das Paar erster oberer und unterer Siliziumschichten (134, 122) jeweils eine Siliziumschicht ist, welche einen n-Dotierstoff hoher Konzentration enthält,<br/>
das Paar zweiter oberer und unterer Siliziumschichten (136, 124) jeweils eine Siliziumschicht ist, welche einen p-Dotierstoff hoher Konzentration enthält, und<br/>
der zweite Isolator (127) und der leitfähige Körper (128) als Gate-Isolierschicht beziehungsweise als Gate-Elektrode fungieren.</claim-text></claim><claim id="c-de-01-0003" num="0003"><claim-text>Halbleiterbauelement nach Anspruch 1, <b>dadurch gekennzeichnet, dass</b> eine Länge L<sub>2</sub> einer Viereckbodenseite des ersten, in einer viereckigen Säulenform ausgeformten Siliziums (102), welche senkrecht zu der mit dem ersten Oxidfilm (116) in Kontakt stehenden Seite L<sub>1</sub> steht, die folgende Bedingung erfüllt <maths id="math0017" num=""><math display="block"><msub><mi mathvariant="normal">L</mi><mn>2</mn></msub><mo>&lt;</mo><mi mathvariant="normal">√</mi><mfenced open="{" close="}" separators=""><mfenced separators=""><mn mathvariant="normal">2</mn><mo>⁢</mo><mi mathvariant="normal">x</mi><mo>⁢</mo><msub><mi mathvariant="normal">φ</mi><mi mathvariant="normal">F</mi></msub></mfenced><mspace width="1em"/><mi>x</mi><mspace width="1em"/><mfenced separators=""><mn mathvariant="normal">2</mn><mo>⁢</mo><mi mathvariant="normal">xεsilicon</mi></mfenced><mo>/</mo><mfenced separators=""><mi>qx</mi><mo>⁢</mo><msub><mi mathvariant="normal">N</mi><mi mathvariant="normal">A</mi></msub></mfenced></mfenced><mo>,</mo></math><img id="ib0017" file="imgb0017.tif" wi="83" he="11" img-content="math" img-format="tif"/></maths> wobei φ<sub>F</sub> ein Fermipotential ist, εsilicon eine dielektrische Konstante des Siliziums ist, q ein Ladungsbetrag des Elektrons ist und N<sub>A</sub> die Dotierstoffkonzentration des ersten Siliziums ist.</claim-text></claim><claim id="c-de-01-0004" num="0004"><claim-text>Halbleiterbauelement nach Anspruch 1, <b>dadurch gekennzeichnet, dass</b> eine Länge L<sub>4</sub> einer Viereckbodenseite des zweiten, in einer viereckförmigen Säulenform ausgeformten Siliziums (104), welche senkrecht zu der mit dem ersten Oxidfilm (116) in Kontakt stehenden Seite L<sub>3</sub> steht, die folgende Bedingung erfüllt <maths id="math0018" num=""><math display="block"><msub><mi mathvariant="normal">L</mi><mn>4</mn></msub><mo>&lt;</mo><mi mathvariant="normal">√</mi><mfenced open="{" close="}" separators=""><mfenced separators=""><mn mathvariant="normal">2</mn><mo>⁢</mo><mi mathvariant="normal">x</mi><mo>⁢</mo><msub><mi mathvariant="normal">φ</mi><mi mathvariant="normal">F</mi></msub></mfenced><mspace width="1em"/><mi>x</mi><mspace width="1em"/><mfenced separators=""><mn mathvariant="normal">2</mn><mo>⁢</mo><mi mathvariant="normal">xεsilicon</mi></mfenced><mo>/</mo><mfenced separators=""><mi>qx</mi><mo>⁢</mo><msub><mi mathvariant="normal">N</mi><mi mathvariant="normal">D</mi></msub></mfenced></mfenced><mo>,</mo></math><img id="ib0018" file="imgb0018.tif" wi="79" he="11" img-content="math" img-format="tif"/></maths> wobei φ<sub>F</sub> ein Fermipotential ist, εsilicon eine dielektrische Konstante des Siliziums ist, q ein Ladungsbetrag des Elektrons ist und N<sub>D</sub> die Dotierstoffkonzentration des zweiten Siliziums ist.<!-- EPO <DP n="25"> --></claim-text></claim><claim id="c-de-01-0005" num="0005"><claim-text>Halbleiterbauelement nach Anspruch 1, <b>dadurch gekennzeichnet, dass</b> der als Gate-Isolierschicht (127) fungierende zweite Isolator (127), der die Außenseite des zweiten Isolators (127) umgebende und als Gate-Elektrode fungierende leitfähige Körper (128), das erste Silizium (102) und das Paar erster oberer und unterer Siliziumschichten (134, 122) einen Enhancement-nMOS Transistor bilden,<br/>
der als Gate-Isolierschicht (127) fungierende zweite Isolator (127), der die Außenseite des zweiten Isolators (127) umgebende und als Gate-Elektrode fungierende leitfähige Körper (128), das zweite Silizium (104) und das Paar zweiter oberer und unterer Siliziumschichten (136, 124) einen Enhancement-pMOS Transistor bilden, und<br/>
der leitfähige Körper (128) aus einem Material gebildet ist, das bewirkt, dass der nMOS-Transistor und der pMOS-Transistor von Enhancement-Typ sind.</claim-text></claim></claims><claims mxw-id="PCLM56979486" lang="EN" load-source="patent-office"><!-- EPO <DP n="20"> --><claim id="c-en-01-0001" num="0001"><claim-text>A semiconductor device comprising:
<claim-text>a columnar structural body which is arranged on a substrate and which includes a first silicon (102), a second silicon (104) having a different conductivity type from the first silicon (102), and a first insulator (116) arranged between the first silicon (102) and the second silicon (104), which runs in a vertical direction to the substrate;</claim-text>
<claim-text>a pair of first upper and lower silicon layers (134,122) arranged on and below the first silicon (102) so as to sandwich the first silicon (102), and containing a first high-concentration dopant that has a different conductivity type from the first silicon (102);</claim-text>
<claim-text>a pair of second upper and lower silicon layers (136,124) arranged on and below the second silicon (104) so as to sandwich the second silicon (104), and containing a second high-concentration dopant that has a different conductivity type from the second silicon (104);</claim-text>
<claim-text>a second insulator (127) which surrounds respective peripheries of the first silicon (102), the second silicon (104), the pair of first upper and lower silicon layers (134,122), the pair of second upper and lower silicon layers (136,124), and the first insulator (116); and</claim-text>
<claim-text>a conductive body (128) surrounding a periphery of the second insulator (127), wherein</claim-text>
<claim-text>the silicon layer (134) in the pair of first upper and lower silicon layers (134,122) arranged, on the first silicon (102) is electrically connected to the silicon layer (136) in the pair of second upper and lower silicon layers (136,124) arranged on the second silicon (104), and wherein</claim-text>
<claim-text>a first power is supplied to the lower silicon layer (122) in the pair of first upper and lower silicon layers (134,122), and a second power is supplied to the lower silicon layer (124) in the pair of second upper and lower silicon layers (136,124), and <b>characterized in that</b> the first insulator (116) is a first oxide film (116), and the first silicon (102) and the second silicon (104) are formed in a quadrangular column shape, wherein a length L<sub>1</sub>, L<sub>3</sub> of a bottom quadrangle side of at least one of the first silicon (102) and the second silicon (104) that is in contact with the first oxide film (116) follows the relation <maths id="math0013" num=""><math display="block"><msub><mi mathvariant="normal">L</mi><mn>1</mn></msub><mo>,</mo><msub><mi mathvariant="normal">L</mi><mn>3</mn></msub><mo>&lt;</mo><mn>2</mn><mo>×</mo><mi mathvariant="normal">√</mi><mfenced open="{" close="}" separators=""><mfenced separators=""><mn mathvariant="normal">2</mn><mo>×</mo><msub><mi mathvariant="normal">φ</mi><mi mathvariant="normal">F</mi></msub></mfenced><mo>×</mo><mfenced separators=""><mn mathvariant="normal">2</mn><mo>×</mo><mi mathvariant="normal">εsilicon</mi></mfenced><mo>/</mo><mfenced separators=""><mi mathvariant="normal">q</mi><mo>×</mo><msub><mi mathvariant="normal">N</mi><mi mathvariant="normal">A</mi></msub></mfenced></mfenced></math><img id="ib0013" file="imgb0013.tif" wi="76" he="7" img-content="math" img-format="tif"/></maths><br/>
where φ<sub>F</sub> is a Fermi potential, εsilicon is a dielectric constant of silicon, q is a charge amount of electron, and N<sub>A</sub> is a dopant concentration of the frst silicon.</claim-text><!-- EPO <DP n="21"> --></claim-text></claim><claim id="c-en-01-0002" num="0002"><claim-text>The semiconductor device according to claim 1, <b>characterized in that</b><br/>
in the columnar structural body, the first silicon (102) is a p-type or intrinsic silicon, and the second silicon (104) is an n-type or intrinsic silicon,<br/>
the pair of first upper and lower silicon layers (134,122) are each a silicon layer containing an n-type high-concentration dopant,<br/>
the pair of second upper and lower silicon layers (136,124) are each a silicon layer containing a p-type high-concentration dopant, and<br/>
the second insulator (127) and the conductive body (128) serve as a gate insulating film and a gate electrode, respectively.</claim-text></claim><claim id="c-en-01-0003" num="0003"><claim-text>The semiconductor device according to claim 1, <b>characterized in that</b> a length L<sub>2</sub> of a side of a bottom quadrangle which is of the first silicon (102) formed in a quadrangular, colomn shape and which is orthogonal to the side L<sub>1</sub> contacting the first oxide film (116) satisfies following relational expression <maths id="math0014" num=""><math display="block"><mi mathvariant="normal">√</mi><mfenced open="{" close="}" separators=""><mfenced separators=""><mn mathvariant="normal">2</mn><mo>×</mo><msub><mi mathvariant="normal">φ</mi><mi mathvariant="normal">F</mi></msub></mfenced><mo>×</mo><mfenced separators=""><mn mathvariant="normal">2</mn><mo>×</mo><mi mathvariant="normal">εsilicon</mi></mfenced><mo>/</mo><mfenced separators=""><mi mathvariant="normal">q</mi><mo>×</mo><msub><mi mathvariant="normal">N</mi><mi mathvariant="normal">A</mi></msub></mfenced></mfenced></math><img id="ib0014" file="imgb0014.tif" wi="66" he="7" img-content="math" img-format="tif"/></maths><br/>
where φ<sub>F</sub> is a Fermi potential, εsilicon is a dielectric constant of silicon, q is a charge amount of electron, and N<sub>A</sub> is a dopant concentration of the first silicon.</claim-text></claim><claim id="c-en-01-0004" num="0004"><claim-text>The semiconductor device according to claim 1, <b>characterized in that</b> a length L<sub>4</sub> of a side of a bottom quadrangle which is of the second silicon (104) formed in a quadrangular column shape and which is orthogonal to the side L<sub>3</sub> contacting the first oxide film (116) satisfies following relational expression <maths id="math0015" num=""><math display="block"><mi mathvariant="normal">√</mi><mfenced open="{" close="}" separators=""><mfenced separators=""><mn mathvariant="normal">2</mn><mo>×</mo><msub><mi mathvariant="normal">φ</mi><mi mathvariant="normal">F</mi></msub></mfenced><mo>×</mo><mfenced separators=""><mn mathvariant="normal">2</mn><mo>×</mo><mi mathvariant="normal">εsilicon</mi></mfenced><mo>/</mo><mfenced separators=""><mi mathvariant="normal">q</mi><mo>×</mo><msub><mi mathvariant="normal">N</mi><mi mathvariant="normal">D</mi></msub></mfenced></mfenced></math><img id="ib0015" file="imgb0015.tif" wi="67" he="7" img-content="math" img-format="tif"/></maths><br/>
where φ<sub>F</sub> is a Fermi potential, εsilicon is a dielectric constant of silicon, q is a charge amount of electron, and N<sub>D</sub> is a dopant concentration of the second silicon.</claim-text></claim><claim id="c-en-01-0005" num="0005"><claim-text>The semiconductor device according to claim 1, <b>characterized in that</b><br/>
the second insulator (127) serving as a gate insulating film (127), the conductive body (128) surrounding the periphery of the second insulator (127) and serving as a gate electrode, the first silicon (102), and the pair of first upper and lower silicon layers (134,122) configure an enhancement type nMOS transistor,<br/>
the second insulator (127) serving as a gate insulating film (127), the conductive body (128) surrounding the periphery of the second insulator (127) and serving as a gate electrode, the second silicon (104), and the pair of second upper and lower silicon layers (136,124) configure an enhancement type pMOS transistor,<!-- EPO <DP n="22"> --> and<br/>
the conductive body (128) is formed of a material which causes the nMOS transistor and the pMOS transistor to be an enhancement type.</claim-text></claim></claims><claims mxw-id="PCLM56979487" lang="FR" load-source="patent-office"><!-- EPO <DP n="26"> --><claim id="c-fr-01-0001" num="0001"><claim-text>Dispositif semi-conducteur comprenant :
<claim-text>un corps structurel colonnaire qui est agencé sur un substrat et qui inclut un premier silicium (102), un deuxième silicium (104) ayant un type de conductivité différent du premier silicium (102), et un premier isolant (116) agencé entre le premier silicium (102) et le deuxième silicium (104), qui court dans un sens vertical par rapport au substrat ;</claim-text>
<claim-text>une paire de premières couches supérieure et inférieure de silicium (134, 122) agencées sur et en-dessous du premier silicium (102) de façon à prendre en sandwich le premier silicium (102), et contenant un premier dopant à haute concentration qui a un type de conductivité différent du premier silicium (102) ;</claim-text>
<claim-text>une paire de deuxièmes couches supérieure et inférieure de silicium (136, 124) agencées sur et en-dessous du deuxième silicium (104) de façon à prendre en sandwich le deuxième silicium (104), et contenant un deuxième dopant à haute concentration qui a un type de conductivité différent du deuxième silicium (104) ;</claim-text>
<claim-text>un deuxième isolant (127) qui entoure des périphéries respectives du premier silicium (102), du deuxième silicium (104), de la paire de premières couches supérieure et inférieure de silicium (134, 122), de la paire de deuxièmes couches supérieure et inférieure de silicium (136, 124), et du premier isolant (116) ; et</claim-text>
<claim-text>un corps conducteur (128) entourant une périphérie du deuxième isolant (127), dans lequel</claim-text>
<claim-text>la couche de silicium (134) de la paire de premières couches supérieure et inférieure de silicium (134, 122) agencée sur le premier silicium (102) est électriquement connectée à la couche de silicium (136) dans la paire de deuxièmes couches supérieure et inférieure de silicium (136, 124) agencée sur le deuxième silicium (104), et dans lequel</claim-text>
<claim-text>une première énergie est délivrée à la couche inférieure de silicium (122) dans la paire de premières couches supérieure et inférieure de silicium (134, 122), et une deuxième énergie est délivrée à la couche inférieure de silicium (124) dans la paire de deuxièmes couches supérieure et inférieure de silicium (136, 124), et <b>caractérisé en ce que</b> le premier isolant (116) est un premier film d'oxyde (116) et le premier silicium (102) et le deuxième silicium (104) sont formés à une forme de colonne quadrangulaire, dans lequel une longueur L<sub>1</sub>, L<sub>3</sub> d'un côté de quadrilatère inférieur d'au moins un parmi le premier silicium (102) et le deuxième silicium (104) qui est en contact avec le premier film d'oxyde (116) suit la relation <maths id="math0019" num=""><math display="block"><msub><mi mathvariant="normal">L</mi><mn>1</mn></msub><mo>,</mo><msub><mi mathvariant="normal">L</mi><mn>3</mn></msub><mo>&lt;</mo><mn>2</mn><mo>⁢</mo><mi mathvariant="normal">x√</mi><mfenced open="{" close="}" separators=""><mfenced separators=""><mn mathvariant="normal">2</mn><mo>⁢</mo><mi mathvariant="normal">x</mi><mo>⁢</mo><msub><mi mathvariant="normal">φ</mi><mi mathvariant="normal">F</mi></msub></mfenced><mo>⁢</mo><mi mathvariant="normal">x</mi><mfenced separators=""><mn mathvariant="normal">2</mn><mo>⁢</mo><mi mathvariant="normal">xεsilicium</mi></mfenced><mo>/</mo><mfenced separators=""><mi>qx</mi><mo>⁢</mo><msub><mi mathvariant="normal">N</mi><mi mathvariant="normal">A</mi></msub></mfenced></mfenced></math><img id="ib0019" file="imgb0019.tif" wi="86" he="9" img-content="math" img-format="tif"/></maths><!-- EPO <DP n="27"> --></claim-text>
<claim-text>où φ<sub>F</sub> est un potentiel de Fermi, εsilicium est une constante diélectrique du silicium, q est une quantité de charge d'électron, et N<sub>A</sub> est une concentration de dopant dans le premier silicium.</claim-text></claim-text></claim><claim id="c-fr-01-0002" num="0002"><claim-text>Dispositif semi-conducteur selon la revendication 1, <b>caractérisé en ce que</b><br/>
dans le corps structurel colonnaire, le premier silicium (102) est un silicium de type p ou intrinsèque et le deuxième silicium (104) est un silicium de type n ou intrinsèque,<br/>
la paire de premières couches supérieure et inférieure de silicium (134, 122) sont chacune une couche de silicium contenant un dopant de type n à haute concentration,<br/>
la paire de deuxièmes couches supérieure et inférieure de silicium (136, 124) sont chacune une couche de silicium contenant un dopant de type p à haute concentration, et<br/>
le deuxième isolant (127) et le corps conducteur (128) servent comme un film d'isolation de grille et une électrode de grille, respectivement.</claim-text></claim><claim id="c-fr-01-0003" num="0003"><claim-text>Dispositif semi-conducteur selon la revendication 1, <b>caractérisé en ce qu'</b>une longueur L<sub>2</sub> d'un côté d'un quadrilatère inférieur qui est du premier silicium (102) formé à une forme de colonne quadrangulaire et qui est orthogonal au côté L<sub>1</sub> au contact du premier film d'oxyde (116) satisfait à l'expression relationnelle suivante <maths id="math0020" num=""><math display="block"><msub><mi mathvariant="normal">L</mi><mn>2</mn></msub><mo>&lt;</mo><mi mathvariant="normal">√</mi><mfenced open="{" close="}" separators=""><mfenced separators=""><mn mathvariant="normal">2</mn><mo>⁢</mo><mi mathvariant="normal">x</mi><mo>⁢</mo><msub><mi mathvariant="normal">φ</mi><mi mathvariant="normal">F</mi></msub></mfenced><mo>⁢</mo><mi mathvariant="normal">x</mi><mfenced separators=""><mn mathvariant="normal">2</mn><mo>⁢</mo><mi mathvariant="normal">xεsilicium</mi></mfenced><mo>/</mo><mfenced separators=""><mi>qx</mi><mo>⁢</mo><msub><mi mathvariant="normal">N</mi><mi mathvariant="normal">A</mi></msub></mfenced></mfenced></math><img id="ib0020" file="imgb0020.tif" wi="72" he="7" img-content="math" img-format="tif"/></maths><br/>
où φ<sub>F</sub> est un potentiel de Fermi, εsilicium est une constante diélectrique du silicium, q est une quantité de charge d'électron, et N<sub>A</sub> est une concentration de dopant dans le premier silicium.</claim-text></claim><claim id="c-fr-01-0004" num="0004"><claim-text>Dispositif semi-conducteur selon la revendication 1, <b>caractérisé en ce qu'</b>une longueur L<sub>4</sub> d'un côté d'un quadrilatère inférieur qui est du deuxième silicium (104) formé à une forme de colonne quadrangulaire et qui est orthogonal au côté L<sub>3</sub> au contact du premier film d'oxyde (116) satisfait à l'expression relationnelle suivante <maths id="math0021" num=""><math display="block"><msub><mi mathvariant="normal">L</mi><mn>4</mn></msub><mo>&lt;</mo><mi mathvariant="normal">√</mi><mfenced open="{" close="}" separators=""><mfenced separators=""><mn mathvariant="normal">2</mn><mo>⁢</mo><mi mathvariant="normal">x</mi><mo>⁢</mo><msub><mi mathvariant="normal">φ</mi><mi mathvariant="normal">F</mi></msub></mfenced><mo>⁢</mo><mi mathvariant="normal">x</mi><mfenced separators=""><mn mathvariant="normal">2</mn><mo>⁢</mo><mi mathvariant="normal">xεsilicium</mi></mfenced><mo>/</mo><mfenced separators=""><mi>qx</mi><mo>⁢</mo><msub><mi mathvariant="normal">N</mi><mi mathvariant="normal">D</mi></msub></mfenced></mfenced></math><img id="ib0021" file="imgb0021.tif" wi="72" he="7" img-content="math" img-format="tif"/></maths><br/>
où φ<sub>F</sub> est un potentiel de Fermi, εsilicium est une constante diélectrique du silicium, q est une quantité de charge d'électron, et N<sub>D</sub> est une concentration de dopant dans le deuxième silicium.</claim-text></claim><claim id="c-fr-01-0005" num="0005"><claim-text>Dispositif semi-conducteur selon la revendication 1, <b>caractérisé en ce que</b><br/>
le deuxième isolant (127) servant comme un film d'isolation de grille (127), le corps conducteur (128) entourant la périphérie du deuxième isolant (127) et servant<!-- EPO <DP n="28"> --> comme une électrode de grille, le premier silicium (102), et la paire de premières couches supérieure et inférieure de silicium (134, 122) configurent un transistor nMOS de type amélioré,<br/>
le deuxième isolant (127) servant comme un film d'isolation de grille (127), le corps conducteur (128) entourant la périphérie du deuxième isolant (127) et servant comme une électrode de grille, le deuxième silicium (104), et la paire de deuxièmes couches supérieure et inférieure de silicium (136, 124) configurent un transistor pMOS de type amélioré, et<br/>
le corps conducteur (128) est formé d'un matériau qui fait que le transistor nMOS et le transistor pMOS sont un type amélioré.</claim-text></claim></claims><drawings mxw-id="PDW16668881" load-source="patent-office"><!-- EPO <DP n="29"> --><figure id="f0001" num="1(a),1(b)"><img id="if0001" file="imgf0001.tif" wi="165" he="200" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="30"> --><figure id="f0002" num="2(a),2(b),2(c)"><img id="if0002" file="imgf0002.tif" wi="161" he="196" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="31"> --><figure id="f0003" num="3(a),3(b),3(c)"><img id="if0003" file="imgf0003.tif" wi="162" he="196" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="32"> --><figure id="f0004" num="4(a),4(b),4(c)"><img id="if0004" file="imgf0004.tif" wi="162" he="196" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="33"> --><figure id="f0005" num="5(a),5(b),5(c)"><img id="if0005" file="imgf0005.tif" wi="162" he="196" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="34"> --><figure id="f0006" num="6(a),6(b),6(c)"><img id="if0006" file="imgf0006.tif" wi="163" he="196" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="35"> --><figure id="f0007" num="7(a),7(b),7(c)"><img id="if0007" file="imgf0007.tif" wi="163" he="196" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="36"> --><figure id="f0008" num="8(a),8(b),8(c)"><img id="if0008" file="imgf0008.tif" wi="163" he="196" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="37"> --><figure id="f0009" num="9(a),9(b),9(c)"><img id="if0009" file="imgf0009.tif" wi="163" he="195" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="38"> --><figure id="f0010" num="10(a),10(b),10(c)"><img id="if0010" file="imgf0010.tif" wi="163" he="195" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="39"> --><figure id="f0011" num="11(a),11(b),11(c)"><img id="if0011" file="imgf0011.tif" wi="163" he="195" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="40"> --><figure id="f0012" num="12(a),12(b),12(c)"><img id="if0012" file="imgf0012.tif" wi="163" he="195" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="41"> --><figure id="f0013" num="13(a),13(b),13(c)"><img id="if0013" file="imgf0013.tif" wi="163" he="195" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="42"> --><figure id="f0014" num="14(a),14(b),14(c)"><img id="if0014" file="imgf0014.tif" wi="163" he="195" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="43"> --><figure id="f0015" num="15(a),15(b),15(c)"><img id="if0015" file="imgf0015.tif" wi="165" he="195" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="44"> --><figure id="f0016" num="16(a),16(b),16(c)"><img id="if0016" file="imgf0016.tif" wi="165" he="199" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="45"> --><figure id="f0017" num="17(a),17(b),17(c)"><img id="if0017" file="imgf0017.tif" wi="165" he="199" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="46"> --><figure id="f0018" num="18(a),18(b),18(c)"><img id="if0018" file="imgf0018.tif" wi="165" he="199" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="47"> --><figure id="f0019" num="19(a),19(b),19(c)"><img id="if0019" file="imgf0019.tif" wi="165" he="199" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="48"> --><figure id="f0020" num="20(a),20(b),20(c)"><img id="if0020" file="imgf0020.tif" wi="165" he="199" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="49"> --><figure id="f0021" num="21(a),21(b),21(c)"><img id="if0021" file="imgf0021.tif" wi="164" he="199" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="50"> --><figure id="f0022" num="22(a),22(b),22(c)"><img id="if0022" file="imgf0022.tif" wi="165" he="196" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="51"> --><figure id="f0023" num="23(a),23(b),23(c)"><img id="if0023" file="imgf0023.tif" wi="165" he="196" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="52"> --><figure id="f0024" num="24(a),24(b),24(c)"><img id="if0024" file="imgf0024.tif" wi="165" he="196" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="53"> --><figure id="f0025" num="25(a),25(b),25(c)"><img id="if0025" file="imgf0025.tif" wi="165" he="196" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="54"> --><figure id="f0026" num="26(a),26(b),26(c)"><img id="if0026" file="imgf0026.tif" wi="165" he="196" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="55"> --><figure id="f0027" num="27(a),27(b),27(c)"><img id="if0027" file="imgf0027.tif" wi="165" he="196" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="56"> --><figure id="f0028" num="28(a),28(b),28(c)"><img id="if0028" file="imgf0028.tif" wi="165" he="196" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="57"> --><figure id="f0029" num="29(a),29(b),29(c)"><img id="if0029" file="imgf0029.tif" wi="165" he="196" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="58"> --><figure id="f0030" num="30(a),30(b),30(c)"><img id="if0030" file="imgf0030.tif" wi="165" he="196" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="59"> --><figure id="f0031" num="31(a),31(b),31(c)"><img id="if0031" file="imgf0031.tif" wi="165" he="196" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="60"> --><figure id="f0032" num="32(a),32(b),32(c)"><img id="if0032" file="imgf0032.tif" wi="165" he="196" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="61"> --><figure id="f0033" num="33(a),33(b),33(c)"><img id="if0033" file="imgf0033.tif" wi="165" he="196" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="62"> --><figure id="f0034" num="34(a),34(b),34(c)"><img id="if0034" file="imgf0034.tif" wi="165" he="196" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="63"> --><figure id="f0035" num="35(a),35(b),35(c),"><img id="if0035" file="imgf0035.tif" wi="165" he="196" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="64"> --><figure id="f0036" num="36(a),36(b),36(c)"><img id="if0036" file="imgf0036.tif" wi="165" he="196" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="65"> --><figure id="f0037" num="37(a),37(b),37(c)"><img id="if0037" file="imgf0037.tif" wi="165" he="196" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="66"> --><figure id="f0038" num="38(a),38(b),38(c)"><img id="if0038" file="imgf0038.tif" wi="165" he="196" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="67"> --><figure id="f0039" num="39(a),39(b),39(c),"><img id="if0039" file="imgf0039.tif" wi="165" he="196" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="68"> --><figure id="f0040" num="40(a),40(b),40(c)"><img id="if0040" file="imgf0040.tif" wi="165" he="196" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="69"> --><figure id="f0041" num="41(a),41(b),41(c),"><img id="if0041" file="imgf0041.tif" wi="165" he="196" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="70"> --><figure id="f0042" num="42(a),42(b),42(c)"><img id="if0042" file="imgf0042.tif" wi="165" he="196" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="71"> --><figure id="f0043" num="43(a),43(b),43(c)"><img id="if0043" file="imgf0043.tif" wi="165" he="196" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="72"> --><figure id="f0044" num="44(a),44(b),44(c)"><img id="if0044" file="imgf0044.tif" wi="165" he="196" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="73"> --><figure id="f0045" num="45(a),45(b),45(c)"><img id="if0045" file="imgf0045.tif" wi="165" he="196" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="74"> --><figure id="f0046" num="46(a),46(b),46(c)"><img id="if0046" file="imgf0046.tif" wi="165" he="196" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="75"> --><figure id="f0047" num="47(a),47(b),47(c)"><img id="if0047" file="imgf0047.tif" wi="165" he="196" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="76"> --><figure id="f0048" num="48(a),48(b),48(c)"><img id="if0048" file="imgf0048.tif" wi="165" he="196" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="77"> --><figure id="f0049" num="49(a),49(b),49(c),"><img id="if0049" file="imgf0049.tif" wi="165" he="196" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="78"> --><figure id="f0050" num="50(a),50(b),50(c)"><img id="if0050" file="imgf0050.tif" wi="165" he="196" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="79"> --><figure id="f0051" num="51(a),51(b),51(c)"><img id="if0051" file="imgf0051.tif" wi="165" he="196" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="80"> --><figure id="f0052" num="52(a),52(b),52(c)"><img id="if0052" file="imgf0052.tif" wi="165" he="196" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="81"> --><figure id="f0053" num="53(a),53(b),53(c)"><img id="if0053" file="imgf0053.tif" wi="165" he="197" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="82"> --><figure id="f0054" num="54(a),54(b),54(c)"><img id="if0054" file="imgf0054.tif" wi="165" he="197" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="83"> --><figure id="f0055" num="55(a),55(b),55(c),"><img id="if0055" file="imgf0055.tif" wi="165" he="197" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="84"> --><figure id="f0056" num="56(a),56(b),56(c)"><img id="if0056" file="imgf0056.tif" wi="165" he="201" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="85"> --><figure id="f0057" num="57(a),57(b),57(c)"><img id="if0057" file="imgf0057.tif" wi="165" he="198" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="86"> --><figure id="f0058" num="58(a),58(b),58(c)"><img id="if0058" file="imgf0058.tif" wi="165" he="198" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="87"> --><figure id="f0059" num="59(a),59(b),59(c)"><img id="if0059" file="imgf0059.tif" wi="165" he="199" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="88"> --><figure id="f0060" num="60(a),60(b),60(c),"><img id="if0060" file="imgf0060.tif" wi="165" he="199" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="89"> --><figure id="f0061" num="61(a),61(b),61(c),"><img id="if0061" file="imgf0061.tif" wi="165" he="199" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="90"> --><figure id="f0062" num="62(a),62(b),62(c)"><img id="if0062" file="imgf0062.tif" wi="165" he="199" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="91"> --><figure id="f0063" num="63(a),63(b),63(c)"><img id="if0063" file="imgf0063.tif" wi="165" he="199" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="92"> --><figure id="f0064" num="64(a),64(b),64(c)"><img id="if0064" file="imgf0064.tif" wi="165" he="199" img-content="drawing" img-format="tif"/></figure></drawings><copyright>User acknowledges that Fairview Research LLC and its third party providers retain all right, title and interest in and to this xml under applicable copyright laws.  User acquires no ownership rights to this xml including but not limited to its format.  User hereby accepts the terms and conditions of the Licence Agreement</copyright></patent-document>
