#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x23f93a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x23f9530 .scope module, "tb" "tb" 3 55;
 .timescale -12 -12;
L_0x23e89e0 .functor NOT 1, L_0x242e790, C4<0>, C4<0>, C4<0>;
L_0x242e4f0 .functor XOR 4, L_0x242e390, L_0x242e450, C4<0000>, C4<0000>;
L_0x242e680 .functor XOR 4, L_0x242e4f0, L_0x242e5b0, C4<0000>, C4<0000>;
v0x242b410_0 .net *"_ivl_10", 3 0, L_0x242e5b0;  1 drivers
v0x242b510_0 .net *"_ivl_12", 3 0, L_0x242e680;  1 drivers
v0x242b5f0_0 .net *"_ivl_2", 3 0, L_0x242d770;  1 drivers
v0x242b6b0_0 .net *"_ivl_4", 3 0, L_0x242e390;  1 drivers
v0x242b790_0 .net *"_ivl_6", 3 0, L_0x242e450;  1 drivers
v0x242b8c0_0 .net *"_ivl_8", 3 0, L_0x242e4f0;  1 drivers
v0x242b9a0_0 .net "c", 0 0, v0x2429200_0;  1 drivers
v0x242ba40_0 .var "clk", 0 0;
v0x242bae0_0 .net "d", 0 0, v0x2429340_0;  1 drivers
v0x242bb80_0 .net "mux_in_dut", 3 0, L_0x242d520;  1 drivers
v0x242bc20_0 .net "mux_in_ref", 3 0, L_0x242c410;  1 drivers
v0x242bcc0_0 .var/2u "stats1", 159 0;
v0x242bd80_0 .var/2u "strobe", 0 0;
v0x242be40_0 .net "tb_match", 0 0, L_0x242e790;  1 drivers
v0x242bf00_0 .net "tb_mismatch", 0 0, L_0x23e89e0;  1 drivers
v0x242bfc0_0 .net "wavedrom_enable", 0 0, v0x24293e0_0;  1 drivers
v0x242c090_0 .net "wavedrom_title", 511 0, v0x2429480_0;  1 drivers
L_0x242d770 .concat [ 4 0 0 0], L_0x242c410;
L_0x242e390 .concat [ 4 0 0 0], L_0x242c410;
L_0x242e450 .concat [ 4 0 0 0], L_0x242d520;
L_0x242e5b0 .concat [ 4 0 0 0], L_0x242c410;
L_0x242e790 .cmp/eeq 4, L_0x242d770, L_0x242e680;
S_0x23fd870 .scope module, "good1" "reference_module" 3 96, 3 4 0, S_0x23f9530;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0x23e8ce0 .functor OR 1, v0x2429200_0, v0x2429340_0, C4<0>, C4<0>;
L_0x23e9020 .functor NOT 1, v0x2429340_0, C4<0>, C4<0>, C4<0>;
L_0x23fe300 .functor AND 1, v0x2429200_0, v0x2429340_0, C4<1>, C4<1>;
v0x23f5270_0 .net *"_ivl_10", 0 0, L_0x23e9020;  1 drivers
v0x23f5310_0 .net *"_ivl_15", 0 0, L_0x23fe300;  1 drivers
v0x23e87a0_0 .net *"_ivl_2", 0 0, L_0x23e8ce0;  1 drivers
L_0x7f0bd9f72018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x23e8ab0_0 .net/2s *"_ivl_6", 0 0, L_0x7f0bd9f72018;  1 drivers
v0x23e8df0_0 .net "c", 0 0, v0x2429200_0;  alias, 1 drivers
v0x23e9130_0 .net "d", 0 0, v0x2429340_0;  alias, 1 drivers
v0x24288b0_0 .net "mux_in", 3 0, L_0x242c410;  alias, 1 drivers
L_0x242c410 .concat8 [ 1 1 1 1], L_0x23e8ce0, L_0x7f0bd9f72018, L_0x23e9020, L_0x23fe300;
S_0x2428a10 .scope module, "stim1" "stimulus_gen" 3 91, 3 18 0, S_0x23f9530;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x2429200_0 .var "c", 0 0;
v0x24292a0_0 .net "clk", 0 0, v0x242ba40_0;  1 drivers
v0x2429340_0 .var "d", 0 0;
v0x24293e0_0 .var "wavedrom_enable", 0 0;
v0x2429480_0 .var "wavedrom_title", 511 0;
E_0x23f7f80/0 .event negedge, v0x24292a0_0;
E_0x23f7f80/1 .event posedge, v0x24292a0_0;
E_0x23f7f80 .event/or E_0x23f7f80/0, E_0x23f7f80/1;
E_0x23f81f0 .event negedge, v0x24292a0_0;
E_0x23f8590 .event posedge, v0x24292a0_0;
S_0x2428d00 .scope task, "wavedrom_start" "wavedrom_start" 3 30, 3 30 0, S_0x2428a10;
 .timescale -12 -12;
v0x2428f00_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2429000 .scope task, "wavedrom_stop" "wavedrom_stop" 3 33, 3 33 0, S_0x2428a10;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2429630 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x23f9530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0x23f5070 .functor NOT 1, v0x2429340_0, C4<0>, C4<0>, C4<0>;
L_0x242c5a0 .functor AND 1, v0x2429200_0, L_0x23f5070, C4<1>, C4<1>;
L_0x242c680 .functor NOT 1, v0x2429200_0, C4<0>, C4<0>, C4<0>;
L_0x242c6f0 .functor AND 1, L_0x242c680, v0x2429340_0, C4<1>, C4<1>;
L_0x242c8f0 .functor OR 1, L_0x242c5a0, L_0x242c6f0, C4<0>, C4<0>;
L_0x242ca00 .functor NOT 1, v0x2429200_0, C4<0>, C4<0>, C4<0>;
L_0x242cbc0 .functor AND 1, v0x2429200_0, L_0x242ca00, C4<1>, C4<1>;
L_0x242cc80 .functor AND 1, L_0x242cbc0, v0x2429340_0, C4<1>, C4<1>;
L_0x242cd90 .functor NOT 1, v0x2429340_0, C4<0>, C4<0>, C4<0>;
L_0x242ce00 .functor AND 1, L_0x242cc80, L_0x242cd90, C4<1>, C4<1>;
L_0x242cf70 .functor OR 1, L_0x242c8f0, L_0x242ce00, C4<0>, C4<0>;
L_0x242d030 .functor NOT 1, v0x2429200_0, C4<0>, C4<0>, C4<0>;
L_0x242d110 .functor AND 1, L_0x242d030, v0x2429340_0, C4<1>, C4<1>;
L_0x242d1d0 .functor AND 1, v0x2429200_0, v0x2429340_0, C4<1>, C4<1>;
L_0x242d0a0 .functor NOT 1, v0x2429200_0, C4<0>, C4<0>, C4<0>;
L_0x242d2c0 .functor AND 1, L_0x242d0a0, v0x2429340_0, C4<1>, C4<1>;
L_0x242d410 .functor OR 1, L_0x242d1d0, L_0x242d2c0, C4<0>, C4<0>;
L_0x242d700 .functor NOT 1, v0x2429340_0, C4<0>, C4<0>, C4<0>;
L_0x242d810 .functor AND 1, v0x2429200_0, L_0x242d700, C4<1>, C4<1>;
L_0x242d8d0 .functor NOT 1, v0x2429200_0, C4<0>, C4<0>, C4<0>;
L_0x242d9f0 .functor NOT 1, v0x2429340_0, C4<0>, C4<0>, C4<0>;
L_0x242da60 .functor AND 1, L_0x242d8d0, L_0x242d9f0, C4<1>, C4<1>;
L_0x242dc30 .functor NOT 1, v0x2429200_0, C4<0>, C4<0>, C4<0>;
L_0x242dca0 .functor AND 1, v0x2429340_0, L_0x242dc30, C4<1>, C4<1>;
L_0x242e040 .functor AND 1, L_0x242da60, L_0x242dca0, C4<1>, C4<1>;
L_0x242e150 .functor OR 1, L_0x242d810, L_0x242e040, C4<0>, C4<0>;
v0x2429810_0 .net *"_ivl_10", 0 0, L_0x242c8f0;  1 drivers
v0x2429910_0 .net *"_ivl_12", 0 0, L_0x242ca00;  1 drivers
v0x24299f0_0 .net *"_ivl_14", 0 0, L_0x242cbc0;  1 drivers
v0x2429ab0_0 .net *"_ivl_16", 0 0, L_0x242cc80;  1 drivers
v0x2429b90_0 .net *"_ivl_18", 0 0, L_0x242cd90;  1 drivers
v0x2429cc0_0 .net *"_ivl_2", 0 0, L_0x23f5070;  1 drivers
v0x2429da0_0 .net *"_ivl_20", 0 0, L_0x242ce00;  1 drivers
v0x2429e80_0 .net *"_ivl_22", 0 0, L_0x242cf70;  1 drivers
v0x2429f60_0 .net *"_ivl_26", 0 0, L_0x242d030;  1 drivers
v0x242a040_0 .net *"_ivl_28", 0 0, L_0x242d110;  1 drivers
v0x242a120_0 .net *"_ivl_32", 0 0, L_0x242d1d0;  1 drivers
v0x242a200_0 .net *"_ivl_34", 0 0, L_0x242d0a0;  1 drivers
v0x242a2e0_0 .net *"_ivl_36", 0 0, L_0x242d2c0;  1 drivers
v0x242a3c0_0 .net *"_ivl_38", 0 0, L_0x242d410;  1 drivers
v0x242a4a0_0 .net *"_ivl_4", 0 0, L_0x242c5a0;  1 drivers
v0x242a580_0 .net *"_ivl_43", 0 0, L_0x242d700;  1 drivers
v0x242a660_0 .net *"_ivl_45", 0 0, L_0x242d810;  1 drivers
v0x242a740_0 .net *"_ivl_47", 0 0, L_0x242d8d0;  1 drivers
v0x242a820_0 .net *"_ivl_49", 0 0, L_0x242d9f0;  1 drivers
v0x242a900_0 .net *"_ivl_51", 0 0, L_0x242da60;  1 drivers
v0x242a9e0_0 .net *"_ivl_53", 0 0, L_0x242dc30;  1 drivers
v0x242aac0_0 .net *"_ivl_55", 0 0, L_0x242dca0;  1 drivers
v0x242aba0_0 .net *"_ivl_57", 0 0, L_0x242e040;  1 drivers
v0x242ac80_0 .net *"_ivl_59", 0 0, L_0x242e150;  1 drivers
v0x242ad60_0 .net *"_ivl_6", 0 0, L_0x242c680;  1 drivers
v0x242ae40_0 .net *"_ivl_8", 0 0, L_0x242c6f0;  1 drivers
v0x242af20_0 .net "c", 0 0, v0x2429200_0;  alias, 1 drivers
v0x242afc0_0 .net "d", 0 0, v0x2429340_0;  alias, 1 drivers
v0x242b0b0_0 .net "mux_in", 3 0, L_0x242d520;  alias, 1 drivers
L_0x242d520 .concat8 [ 1 1 1 1], L_0x242cf70, L_0x242d110, L_0x242d410, L_0x242e150;
S_0x242b210 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 108, 3 108 0, S_0x23f9530;
 .timescale -12 -12;
E_0x23e29f0 .event anyedge, v0x242bd80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x242bd80_0;
    %nor/r;
    %assign/vec4 v0x242bd80_0, 0;
    %wait E_0x23e29f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2428a10;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x2429340_0, 0;
    %assign/vec4 v0x2429200_0, 0;
    %wait E_0x23f81f0;
    %wait E_0x23f8590;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x2429340_0, 0;
    %assign/vec4 v0x2429200_0, 0;
    %wait E_0x23f8590;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x2429340_0, 0;
    %assign/vec4 v0x2429200_0, 0;
    %wait E_0x23f8590;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x2429340_0, 0;
    %assign/vec4 v0x2429200_0, 0;
    %wait E_0x23f8590;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x2429340_0, 0;
    %assign/vec4 v0x2429200_0, 0;
    %wait E_0x23f81f0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2429000;
    %join;
    %pushi/vec4 50, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x23f7f80;
    %vpi_func 3 48 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x2429340_0, 0;
    %assign/vec4 v0x2429200_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 50 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x23f9530;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x242ba40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x242bd80_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x23f9530;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x242ba40_0;
    %inv;
    %store/vec4 v0x242ba40_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x23f9530;
T_6 ;
    %vpi_call/w 3 83 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 84 "$dumpvars", 32'sb00000000000000000000000000000001, v0x24292a0_0, v0x242bf00_0, v0x242b9a0_0, v0x242bae0_0, v0x242bc20_0, v0x242bb80_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x23f9530;
T_7 ;
    %load/vec4 v0x242bcc0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x242bcc0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x242bcc0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 117 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "mux_in", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has no mismatches.", "mux_in" {0 0 0};
T_7.1 ;
    %load/vec4 v0x242bcc0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x242bcc0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 120 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 121 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x242bcc0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x242bcc0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 122 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x23f9530;
T_8 ;
    %wait E_0x23f7f80;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x242bcc0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x242bcc0_0, 4, 32;
    %load/vec4 v0x242be40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x242bcc0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 133 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x242bcc0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x242bcc0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x242bcc0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x242bc20_0;
    %load/vec4 v0x242bc20_0;
    %load/vec4 v0x242bb80_0;
    %xor;
    %load/vec4 v0x242bc20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x242bcc0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 137 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x242bcc0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x242bcc0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x242bcc0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2014_q3/ece241_2014_q3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth1/human/ece241_2014_q3/iter1/response3/top_module.sv";
