Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sun May  7 12:42:48 2023
| Host         : ubuntu running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file uart_wrapper_timing_summary_routed.rpt -pb uart_wrapper_timing_summary_routed.pb -rpx uart_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.013       -0.013                      1                 8012        0.106        0.000                      0                 8012        3.500        0.000                       0                  3214  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.013       -0.013                      1                 8012        0.106        0.000                      0                 8012        3.500        0.000                       0                  3214  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            1  Failing Endpoint ,  Worst Slack       -0.013ns,  Total Violation       -0.013ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.013ns  (required time - arrival time)
  Source:                 uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regResult_reg[129]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_sub_0/inst/rRes_reg[474]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.038ns  (logic 5.556ns (69.122%)  route 2.482ns (30.878%))
  Logic Levels:           37  (CARRY4=33 LUT1=1 LUT2=2 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.477ns = ( 13.477 - 8.000 ) 
    Source Clock Delay      (SCD):    5.771ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        1.697     5.771    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/iClk
    SLICE_X63Y77         FDRE                                         r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regResult_reg[129]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.456     6.227 f  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regResult_reg[129]/Q
                         net (fo=3, routed)           0.425     6.652    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/data0[129]
    SLICE_X60Y77         LUT1 (Prop_lut1_I0_O)        0.124     6.776 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry_i_3/O
                         net (fo=1, routed)           0.000     6.776    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry_i_3_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.326 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry/CO[3]
                         net (fo=1, routed)           0.000     7.326    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.440    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__0_n_0
    SLICE_X60Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.554    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__1_n_0
    SLICE_X60Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.668 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.668    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__2_n_0
    SLICE_X60Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.782 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.782    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__3_n_0
    SLICE_X60Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.896 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.896    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__4_n_0
    SLICE_X60Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.010 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.010    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__5_n_0
    SLICE_X60Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.124 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.124    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__6_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.238 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.238    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__7_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.352 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.352    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__8_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.466 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.466    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__9_n_0
    SLICE_X60Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.580 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__10/CO[3]
                         net (fo=1, routed)           0.000     8.580    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__10_n_0
    SLICE_X60Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.694 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__11/CO[3]
                         net (fo=1, routed)           0.000     8.694    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__11_n_0
    SLICE_X60Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.808 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__12/CO[3]
                         net (fo=1, routed)           0.000     8.808    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__12_n_0
    SLICE_X60Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.922 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__13/CO[3]
                         net (fo=1, routed)           0.000     8.922    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__13_n_0
    SLICE_X60Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.036 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__14/CO[3]
                         net (fo=1, routed)           0.000     9.036    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__14_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.150 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__15/CO[3]
                         net (fo=1, routed)           0.000     9.150    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__15_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.264 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__16/CO[3]
                         net (fo=1, routed)           0.000     9.264    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__16_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.378 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__17/CO[3]
                         net (fo=1, routed)           0.000     9.378    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__17_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.492 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__18/CO[3]
                         net (fo=1, routed)           0.000     9.492    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__18_n_0
    SLICE_X60Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.606 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__19/CO[3]
                         net (fo=1, routed)           0.000     9.606    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__19_n_0
    SLICE_X60Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.720 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__20/CO[3]
                         net (fo=1, routed)           0.000     9.720    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__20_n_0
    SLICE_X60Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.834 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__21/CO[3]
                         net (fo=1, routed)           0.001     9.834    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__21_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.948 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__22/CO[3]
                         net (fo=1, routed)           0.000     9.948    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__22_n_0
    SLICE_X60Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.062 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__23/CO[3]
                         net (fo=1, routed)           0.000    10.062    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__23_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.176 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__24/CO[3]
                         net (fo=1, routed)           0.000    10.176    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__24_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.290 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__25/CO[3]
                         net (fo=1, routed)           0.000    10.290    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__25_n_0
    SLICE_X60Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.404 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__26/CO[3]
                         net (fo=1, routed)           0.000    10.404    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__26_n_0
    SLICE_X60Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.518 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__27/CO[3]
                         net (fo=1, routed)           0.000    10.518    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__27_n_0
    SLICE_X60Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.632 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__28/CO[3]
                         net (fo=1, routed)           0.000    10.632    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__28_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.746 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__29/CO[3]
                         net (fo=1, routed)           0.000    10.746    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__29_n_0
    SLICE_X60Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.860 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__30/CO[3]
                         net (fo=1, routed)           0.000    10.860    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__30_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.131 f  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/rRes_reg[383]_i_5/CO[0]
                         net (fo=1, routed)           0.602    11.733    uart_i/uart_top_sub_0/inst/MP_ADDER_INST_n_516
    SLICE_X55Y107        LUT2 (Prop_lut2_I1_O)        0.373    12.106 r  uart_i/uart_top_sub_0/inst/rRes[383]_i_3/O
                         net (fo=129, routed)         0.401    12.508    uart_i/uart_top_sub_0/inst/rRes[383]_i_3_n_0
    SLICE_X55Y107        LUT2 (Prop_lut2_I0_O)        0.124    12.632 r  uart_i/uart_top_sub_0/inst/rRes[511]_i_3/O
                         net (fo=128, routed)         1.053    13.685    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/rRes_reg[384]
    SLICE_X61Y110        LUT6 (Prop_lut6_I4_O)        0.124    13.809 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/rRes[474]_i_1/O
                         net (fo=1, routed)           0.000    13.809    uart_i/uart_top_sub_0/inst/MP_ADDER_INST_n_39
    SLICE_X61Y110        FDRE                                         r  uart_i/uart_top_sub_0/inst/rRes_reg[474]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        1.712    13.477    uart_i/uart_top_sub_0/inst/iClk
    SLICE_X61Y110        FDRE                                         r  uart_i/uart_top_sub_0/inst/rRes_reg[474]/C
                         clock pessimism              0.323    13.800    
                         clock uncertainty           -0.035    13.764    
    SLICE_X61Y110        FDRE (Setup_fdre_C_D)        0.031    13.795    uart_i/uart_top_sub_0/inst/rRes_reg[474]
  -------------------------------------------------------------------
                         required time                         13.795    
                         arrival time                         -13.809    
  -------------------------------------------------------------------
                         slack                                 -0.013    

Slack (MET) :             0.008ns  (required time - arrival time)
  Source:                 uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regResult_reg[129]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_sub_0/inst/rRes_reg[429]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.019ns  (logic 5.556ns (69.289%)  route 2.463ns (30.710%))
  Logic Levels:           37  (CARRY4=33 LUT1=1 LUT2=2 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.478ns = ( 13.478 - 8.000 ) 
    Source Clock Delay      (SCD):    5.771ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        1.697     5.771    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/iClk
    SLICE_X63Y77         FDRE                                         r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regResult_reg[129]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.456     6.227 f  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regResult_reg[129]/Q
                         net (fo=3, routed)           0.425     6.652    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/data0[129]
    SLICE_X60Y77         LUT1 (Prop_lut1_I0_O)        0.124     6.776 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry_i_3/O
                         net (fo=1, routed)           0.000     6.776    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry_i_3_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.326 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry/CO[3]
                         net (fo=1, routed)           0.000     7.326    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.440    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__0_n_0
    SLICE_X60Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.554    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__1_n_0
    SLICE_X60Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.668 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.668    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__2_n_0
    SLICE_X60Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.782 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.782    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__3_n_0
    SLICE_X60Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.896 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.896    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__4_n_0
    SLICE_X60Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.010 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.010    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__5_n_0
    SLICE_X60Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.124 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.124    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__6_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.238 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.238    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__7_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.352 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.352    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__8_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.466 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.466    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__9_n_0
    SLICE_X60Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.580 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__10/CO[3]
                         net (fo=1, routed)           0.000     8.580    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__10_n_0
    SLICE_X60Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.694 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__11/CO[3]
                         net (fo=1, routed)           0.000     8.694    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__11_n_0
    SLICE_X60Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.808 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__12/CO[3]
                         net (fo=1, routed)           0.000     8.808    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__12_n_0
    SLICE_X60Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.922 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__13/CO[3]
                         net (fo=1, routed)           0.000     8.922    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__13_n_0
    SLICE_X60Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.036 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__14/CO[3]
                         net (fo=1, routed)           0.000     9.036    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__14_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.150 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__15/CO[3]
                         net (fo=1, routed)           0.000     9.150    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__15_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.264 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__16/CO[3]
                         net (fo=1, routed)           0.000     9.264    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__16_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.378 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__17/CO[3]
                         net (fo=1, routed)           0.000     9.378    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__17_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.492 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__18/CO[3]
                         net (fo=1, routed)           0.000     9.492    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__18_n_0
    SLICE_X60Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.606 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__19/CO[3]
                         net (fo=1, routed)           0.000     9.606    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__19_n_0
    SLICE_X60Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.720 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__20/CO[3]
                         net (fo=1, routed)           0.000     9.720    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__20_n_0
    SLICE_X60Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.834 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__21/CO[3]
                         net (fo=1, routed)           0.001     9.834    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__21_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.948 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__22/CO[3]
                         net (fo=1, routed)           0.000     9.948    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__22_n_0
    SLICE_X60Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.062 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__23/CO[3]
                         net (fo=1, routed)           0.000    10.062    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__23_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.176 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__24/CO[3]
                         net (fo=1, routed)           0.000    10.176    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__24_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.290 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__25/CO[3]
                         net (fo=1, routed)           0.000    10.290    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__25_n_0
    SLICE_X60Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.404 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__26/CO[3]
                         net (fo=1, routed)           0.000    10.404    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__26_n_0
    SLICE_X60Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.518 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__27/CO[3]
                         net (fo=1, routed)           0.000    10.518    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__27_n_0
    SLICE_X60Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.632 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__28/CO[3]
                         net (fo=1, routed)           0.000    10.632    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__28_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.746 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__29/CO[3]
                         net (fo=1, routed)           0.000    10.746    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__29_n_0
    SLICE_X60Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.860 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__30/CO[3]
                         net (fo=1, routed)           0.000    10.860    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__30_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.131 f  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/rRes_reg[383]_i_5/CO[0]
                         net (fo=1, routed)           0.602    11.733    uart_i/uart_top_sub_0/inst/MP_ADDER_INST_n_516
    SLICE_X55Y107        LUT2 (Prop_lut2_I1_O)        0.373    12.106 r  uart_i/uart_top_sub_0/inst/rRes[383]_i_3/O
                         net (fo=129, routed)         0.401    12.508    uart_i/uart_top_sub_0/inst/rRes[383]_i_3_n_0
    SLICE_X55Y107        LUT2 (Prop_lut2_I0_O)        0.124    12.632 r  uart_i/uart_top_sub_0/inst/rRes[511]_i_3/O
                         net (fo=128, routed)         1.034    13.665    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/rRes_reg[384]
    SLICE_X63Y107        LUT6 (Prop_lut6_I4_O)        0.124    13.789 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/rRes[429]_i_1/O
                         net (fo=1, routed)           0.000    13.789    uart_i/uart_top_sub_0/inst/MP_ADDER_INST_n_84
    SLICE_X63Y107        FDRE                                         r  uart_i/uart_top_sub_0/inst/rRes_reg[429]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        1.713    13.478    uart_i/uart_top_sub_0/inst/iClk
    SLICE_X63Y107        FDRE                                         r  uart_i/uart_top_sub_0/inst/rRes_reg[429]/C
                         clock pessimism              0.323    13.801    
                         clock uncertainty           -0.035    13.765    
    SLICE_X63Y107        FDRE (Setup_fdre_C_D)        0.032    13.797    uart_i/uart_top_sub_0/inst/rRes_reg[429]
  -------------------------------------------------------------------
                         required time                         13.797    
                         arrival time                         -13.789    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.012ns  (required time - arrival time)
  Source:                 uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regResult_reg[129]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_sub_0/inst/rRes_reg[447]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.014ns  (logic 5.556ns (69.333%)  route 2.458ns (30.667%))
  Logic Levels:           37  (CARRY4=33 LUT1=1 LUT2=2 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.478ns = ( 13.478 - 8.000 ) 
    Source Clock Delay      (SCD):    5.771ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        1.697     5.771    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/iClk
    SLICE_X63Y77         FDRE                                         r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regResult_reg[129]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.456     6.227 f  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regResult_reg[129]/Q
                         net (fo=3, routed)           0.425     6.652    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/data0[129]
    SLICE_X60Y77         LUT1 (Prop_lut1_I0_O)        0.124     6.776 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry_i_3/O
                         net (fo=1, routed)           0.000     6.776    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry_i_3_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.326 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry/CO[3]
                         net (fo=1, routed)           0.000     7.326    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.440    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__0_n_0
    SLICE_X60Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.554    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__1_n_0
    SLICE_X60Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.668 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.668    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__2_n_0
    SLICE_X60Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.782 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.782    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__3_n_0
    SLICE_X60Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.896 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.896    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__4_n_0
    SLICE_X60Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.010 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.010    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__5_n_0
    SLICE_X60Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.124 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.124    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__6_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.238 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.238    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__7_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.352 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.352    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__8_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.466 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.466    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__9_n_0
    SLICE_X60Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.580 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__10/CO[3]
                         net (fo=1, routed)           0.000     8.580    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__10_n_0
    SLICE_X60Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.694 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__11/CO[3]
                         net (fo=1, routed)           0.000     8.694    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__11_n_0
    SLICE_X60Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.808 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__12/CO[3]
                         net (fo=1, routed)           0.000     8.808    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__12_n_0
    SLICE_X60Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.922 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__13/CO[3]
                         net (fo=1, routed)           0.000     8.922    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__13_n_0
    SLICE_X60Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.036 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__14/CO[3]
                         net (fo=1, routed)           0.000     9.036    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__14_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.150 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__15/CO[3]
                         net (fo=1, routed)           0.000     9.150    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__15_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.264 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__16/CO[3]
                         net (fo=1, routed)           0.000     9.264    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__16_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.378 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__17/CO[3]
                         net (fo=1, routed)           0.000     9.378    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__17_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.492 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__18/CO[3]
                         net (fo=1, routed)           0.000     9.492    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__18_n_0
    SLICE_X60Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.606 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__19/CO[3]
                         net (fo=1, routed)           0.000     9.606    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__19_n_0
    SLICE_X60Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.720 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__20/CO[3]
                         net (fo=1, routed)           0.000     9.720    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__20_n_0
    SLICE_X60Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.834 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__21/CO[3]
                         net (fo=1, routed)           0.001     9.834    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__21_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.948 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__22/CO[3]
                         net (fo=1, routed)           0.000     9.948    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__22_n_0
    SLICE_X60Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.062 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__23/CO[3]
                         net (fo=1, routed)           0.000    10.062    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__23_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.176 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__24/CO[3]
                         net (fo=1, routed)           0.000    10.176    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__24_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.290 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__25/CO[3]
                         net (fo=1, routed)           0.000    10.290    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__25_n_0
    SLICE_X60Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.404 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__26/CO[3]
                         net (fo=1, routed)           0.000    10.404    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__26_n_0
    SLICE_X60Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.518 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__27/CO[3]
                         net (fo=1, routed)           0.000    10.518    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__27_n_0
    SLICE_X60Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.632 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__28/CO[3]
                         net (fo=1, routed)           0.000    10.632    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__28_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.746 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__29/CO[3]
                         net (fo=1, routed)           0.000    10.746    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__29_n_0
    SLICE_X60Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.860 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__30/CO[3]
                         net (fo=1, routed)           0.000    10.860    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__30_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.131 f  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/rRes_reg[383]_i_5/CO[0]
                         net (fo=1, routed)           0.602    11.733    uart_i/uart_top_sub_0/inst/MP_ADDER_INST_n_516
    SLICE_X55Y107        LUT2 (Prop_lut2_I1_O)        0.373    12.106 r  uart_i/uart_top_sub_0/inst/rRes[383]_i_3/O
                         net (fo=129, routed)         0.401    12.508    uart_i/uart_top_sub_0/inst/rRes[383]_i_3_n_0
    SLICE_X55Y107        LUT2 (Prop_lut2_I0_O)        0.124    12.632 r  uart_i/uart_top_sub_0/inst/rRes[511]_i_3/O
                         net (fo=128, routed)         1.029    13.660    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/rRes_reg[384]
    SLICE_X63Y107        LUT6 (Prop_lut6_I4_O)        0.124    13.784 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/rRes[447]_i_1/O
                         net (fo=1, routed)           0.000    13.784    uart_i/uart_top_sub_0/inst/MP_ADDER_INST_n_66
    SLICE_X63Y107        FDRE                                         r  uart_i/uart_top_sub_0/inst/rRes_reg[447]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        1.713    13.478    uart_i/uart_top_sub_0/inst/iClk
    SLICE_X63Y107        FDRE                                         r  uart_i/uart_top_sub_0/inst/rRes_reg[447]/C
                         clock pessimism              0.323    13.801    
                         clock uncertainty           -0.035    13.765    
    SLICE_X63Y107        FDRE (Setup_fdre_C_D)        0.031    13.796    uart_i/uart_top_sub_0/inst/rRes_reg[447]
  -------------------------------------------------------------------
                         required time                         13.796    
                         arrival time                         -13.784    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.074ns  (required time - arrival time)
  Source:                 uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regResult_reg[129]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_sub_0/inst/rRes_reg[491]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.947ns  (logic 5.556ns (69.914%)  route 2.391ns (30.086%))
  Logic Levels:           37  (CARRY4=33 LUT1=1 LUT2=2 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.475ns = ( 13.475 - 8.000 ) 
    Source Clock Delay      (SCD):    5.771ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        1.697     5.771    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/iClk
    SLICE_X63Y77         FDRE                                         r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regResult_reg[129]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.456     6.227 f  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regResult_reg[129]/Q
                         net (fo=3, routed)           0.425     6.652    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/data0[129]
    SLICE_X60Y77         LUT1 (Prop_lut1_I0_O)        0.124     6.776 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry_i_3/O
                         net (fo=1, routed)           0.000     6.776    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry_i_3_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.326 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry/CO[3]
                         net (fo=1, routed)           0.000     7.326    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.440    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__0_n_0
    SLICE_X60Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.554    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__1_n_0
    SLICE_X60Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.668 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.668    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__2_n_0
    SLICE_X60Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.782 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.782    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__3_n_0
    SLICE_X60Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.896 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.896    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__4_n_0
    SLICE_X60Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.010 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.010    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__5_n_0
    SLICE_X60Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.124 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.124    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__6_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.238 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.238    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__7_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.352 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.352    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__8_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.466 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.466    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__9_n_0
    SLICE_X60Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.580 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__10/CO[3]
                         net (fo=1, routed)           0.000     8.580    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__10_n_0
    SLICE_X60Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.694 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__11/CO[3]
                         net (fo=1, routed)           0.000     8.694    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__11_n_0
    SLICE_X60Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.808 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__12/CO[3]
                         net (fo=1, routed)           0.000     8.808    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__12_n_0
    SLICE_X60Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.922 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__13/CO[3]
                         net (fo=1, routed)           0.000     8.922    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__13_n_0
    SLICE_X60Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.036 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__14/CO[3]
                         net (fo=1, routed)           0.000     9.036    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__14_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.150 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__15/CO[3]
                         net (fo=1, routed)           0.000     9.150    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__15_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.264 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__16/CO[3]
                         net (fo=1, routed)           0.000     9.264    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__16_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.378 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__17/CO[3]
                         net (fo=1, routed)           0.000     9.378    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__17_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.492 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__18/CO[3]
                         net (fo=1, routed)           0.000     9.492    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__18_n_0
    SLICE_X60Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.606 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__19/CO[3]
                         net (fo=1, routed)           0.000     9.606    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__19_n_0
    SLICE_X60Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.720 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__20/CO[3]
                         net (fo=1, routed)           0.000     9.720    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__20_n_0
    SLICE_X60Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.834 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__21/CO[3]
                         net (fo=1, routed)           0.001     9.834    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__21_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.948 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__22/CO[3]
                         net (fo=1, routed)           0.000     9.948    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__22_n_0
    SLICE_X60Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.062 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__23/CO[3]
                         net (fo=1, routed)           0.000    10.062    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__23_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.176 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__24/CO[3]
                         net (fo=1, routed)           0.000    10.176    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__24_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.290 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__25/CO[3]
                         net (fo=1, routed)           0.000    10.290    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__25_n_0
    SLICE_X60Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.404 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__26/CO[3]
                         net (fo=1, routed)           0.000    10.404    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__26_n_0
    SLICE_X60Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.518 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__27/CO[3]
                         net (fo=1, routed)           0.000    10.518    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__27_n_0
    SLICE_X60Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.632 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__28/CO[3]
                         net (fo=1, routed)           0.000    10.632    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__28_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.746 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__29/CO[3]
                         net (fo=1, routed)           0.000    10.746    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__29_n_0
    SLICE_X60Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.860 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__30/CO[3]
                         net (fo=1, routed)           0.000    10.860    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__30_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.131 f  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/rRes_reg[383]_i_5/CO[0]
                         net (fo=1, routed)           0.602    11.733    uart_i/uart_top_sub_0/inst/MP_ADDER_INST_n_516
    SLICE_X55Y107        LUT2 (Prop_lut2_I1_O)        0.373    12.106 r  uart_i/uart_top_sub_0/inst/rRes[383]_i_3/O
                         net (fo=129, routed)         0.401    12.508    uart_i/uart_top_sub_0/inst/rRes[383]_i_3_n_0
    SLICE_X55Y107        LUT2 (Prop_lut2_I0_O)        0.124    12.632 r  uart_i/uart_top_sub_0/inst/rRes[511]_i_3/O
                         net (fo=128, routed)         0.962    13.594    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/rRes_reg[384]
    SLICE_X60Y112        LUT6 (Prop_lut6_I4_O)        0.124    13.718 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/rRes[491]_i_1/O
                         net (fo=1, routed)           0.000    13.718    uart_i/uart_top_sub_0/inst/MP_ADDER_INST_n_22
    SLICE_X60Y112        FDRE                                         r  uart_i/uart_top_sub_0/inst/rRes_reg[491]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        1.710    13.475    uart_i/uart_top_sub_0/inst/iClk
    SLICE_X60Y112        FDRE                                         r  uart_i/uart_top_sub_0/inst/rRes_reg[491]/C
                         clock pessimism              0.323    13.798    
                         clock uncertainty           -0.035    13.762    
    SLICE_X60Y112        FDRE (Setup_fdre_C_D)        0.029    13.791    uart_i/uart_top_sub_0/inst/rRes_reg[491]
  -------------------------------------------------------------------
                         required time                         13.791    
                         arrival time                         -13.718    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.079ns  (required time - arrival time)
  Source:                 uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regResult_reg[129]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_sub_0/inst/rRes_reg[500]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.944ns  (logic 5.556ns (69.940%)  route 2.388ns (30.060%))
  Logic Levels:           37  (CARRY4=33 LUT1=1 LUT2=2 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.475ns = ( 13.475 - 8.000 ) 
    Source Clock Delay      (SCD):    5.771ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        1.697     5.771    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/iClk
    SLICE_X63Y77         FDRE                                         r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regResult_reg[129]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.456     6.227 f  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regResult_reg[129]/Q
                         net (fo=3, routed)           0.425     6.652    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/data0[129]
    SLICE_X60Y77         LUT1 (Prop_lut1_I0_O)        0.124     6.776 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry_i_3/O
                         net (fo=1, routed)           0.000     6.776    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry_i_3_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.326 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry/CO[3]
                         net (fo=1, routed)           0.000     7.326    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.440    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__0_n_0
    SLICE_X60Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.554    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__1_n_0
    SLICE_X60Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.668 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.668    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__2_n_0
    SLICE_X60Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.782 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.782    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__3_n_0
    SLICE_X60Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.896 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.896    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__4_n_0
    SLICE_X60Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.010 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.010    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__5_n_0
    SLICE_X60Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.124 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.124    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__6_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.238 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.238    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__7_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.352 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.352    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__8_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.466 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.466    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__9_n_0
    SLICE_X60Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.580 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__10/CO[3]
                         net (fo=1, routed)           0.000     8.580    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__10_n_0
    SLICE_X60Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.694 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__11/CO[3]
                         net (fo=1, routed)           0.000     8.694    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__11_n_0
    SLICE_X60Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.808 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__12/CO[3]
                         net (fo=1, routed)           0.000     8.808    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__12_n_0
    SLICE_X60Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.922 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__13/CO[3]
                         net (fo=1, routed)           0.000     8.922    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__13_n_0
    SLICE_X60Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.036 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__14/CO[3]
                         net (fo=1, routed)           0.000     9.036    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__14_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.150 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__15/CO[3]
                         net (fo=1, routed)           0.000     9.150    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__15_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.264 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__16/CO[3]
                         net (fo=1, routed)           0.000     9.264    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__16_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.378 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__17/CO[3]
                         net (fo=1, routed)           0.000     9.378    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__17_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.492 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__18/CO[3]
                         net (fo=1, routed)           0.000     9.492    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__18_n_0
    SLICE_X60Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.606 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__19/CO[3]
                         net (fo=1, routed)           0.000     9.606    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__19_n_0
    SLICE_X60Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.720 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__20/CO[3]
                         net (fo=1, routed)           0.000     9.720    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__20_n_0
    SLICE_X60Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.834 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__21/CO[3]
                         net (fo=1, routed)           0.001     9.834    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__21_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.948 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__22/CO[3]
                         net (fo=1, routed)           0.000     9.948    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__22_n_0
    SLICE_X60Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.062 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__23/CO[3]
                         net (fo=1, routed)           0.000    10.062    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__23_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.176 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__24/CO[3]
                         net (fo=1, routed)           0.000    10.176    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__24_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.290 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__25/CO[3]
                         net (fo=1, routed)           0.000    10.290    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__25_n_0
    SLICE_X60Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.404 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__26/CO[3]
                         net (fo=1, routed)           0.000    10.404    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__26_n_0
    SLICE_X60Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.518 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__27/CO[3]
                         net (fo=1, routed)           0.000    10.518    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__27_n_0
    SLICE_X60Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.632 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__28/CO[3]
                         net (fo=1, routed)           0.000    10.632    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__28_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.746 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__29/CO[3]
                         net (fo=1, routed)           0.000    10.746    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__29_n_0
    SLICE_X60Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.860 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__30/CO[3]
                         net (fo=1, routed)           0.000    10.860    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__30_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.131 f  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/rRes_reg[383]_i_5/CO[0]
                         net (fo=1, routed)           0.602    11.733    uart_i/uart_top_sub_0/inst/MP_ADDER_INST_n_516
    SLICE_X55Y107        LUT2 (Prop_lut2_I1_O)        0.373    12.106 r  uart_i/uart_top_sub_0/inst/rRes[383]_i_3/O
                         net (fo=129, routed)         0.401    12.508    uart_i/uart_top_sub_0/inst/rRes[383]_i_3_n_0
    SLICE_X55Y107        LUT2 (Prop_lut2_I0_O)        0.124    12.632 r  uart_i/uart_top_sub_0/inst/rRes[511]_i_3/O
                         net (fo=128, routed)         0.959    13.591    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/rRes_reg[384]
    SLICE_X60Y112        LUT6 (Prop_lut6_I4_O)        0.124    13.715 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/rRes[500]_i_1/O
                         net (fo=1, routed)           0.000    13.715    uart_i/uart_top_sub_0/inst/MP_ADDER_INST_n_13
    SLICE_X60Y112        FDRE                                         r  uart_i/uart_top_sub_0/inst/rRes_reg[500]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        1.710    13.475    uart_i/uart_top_sub_0/inst/iClk
    SLICE_X60Y112        FDRE                                         r  uart_i/uart_top_sub_0/inst/rRes_reg[500]/C
                         clock pessimism              0.323    13.798    
                         clock uncertainty           -0.035    13.762    
    SLICE_X60Y112        FDRE (Setup_fdre_C_D)        0.031    13.793    uart_i/uart_top_sub_0/inst/rRes_reg[500]
  -------------------------------------------------------------------
                         required time                         13.793    
                         arrival time                         -13.715    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regResult_reg[129]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_sub_0/inst/rRes_reg[486]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.941ns  (logic 5.556ns (69.969%)  route 2.385ns (30.031%))
  Logic Levels:           37  (CARRY4=33 LUT1=1 LUT2=2 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.477ns = ( 13.477 - 8.000 ) 
    Source Clock Delay      (SCD):    5.771ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        1.697     5.771    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/iClk
    SLICE_X63Y77         FDRE                                         r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regResult_reg[129]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.456     6.227 f  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regResult_reg[129]/Q
                         net (fo=3, routed)           0.425     6.652    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/data0[129]
    SLICE_X60Y77         LUT1 (Prop_lut1_I0_O)        0.124     6.776 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry_i_3/O
                         net (fo=1, routed)           0.000     6.776    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry_i_3_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.326 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry/CO[3]
                         net (fo=1, routed)           0.000     7.326    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.440    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__0_n_0
    SLICE_X60Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.554    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__1_n_0
    SLICE_X60Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.668 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.668    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__2_n_0
    SLICE_X60Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.782 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.782    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__3_n_0
    SLICE_X60Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.896 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.896    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__4_n_0
    SLICE_X60Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.010 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.010    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__5_n_0
    SLICE_X60Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.124 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.124    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__6_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.238 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.238    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__7_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.352 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.352    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__8_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.466 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.466    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__9_n_0
    SLICE_X60Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.580 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__10/CO[3]
                         net (fo=1, routed)           0.000     8.580    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__10_n_0
    SLICE_X60Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.694 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__11/CO[3]
                         net (fo=1, routed)           0.000     8.694    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__11_n_0
    SLICE_X60Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.808 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__12/CO[3]
                         net (fo=1, routed)           0.000     8.808    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__12_n_0
    SLICE_X60Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.922 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__13/CO[3]
                         net (fo=1, routed)           0.000     8.922    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__13_n_0
    SLICE_X60Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.036 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__14/CO[3]
                         net (fo=1, routed)           0.000     9.036    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__14_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.150 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__15/CO[3]
                         net (fo=1, routed)           0.000     9.150    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__15_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.264 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__16/CO[3]
                         net (fo=1, routed)           0.000     9.264    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__16_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.378 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__17/CO[3]
                         net (fo=1, routed)           0.000     9.378    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__17_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.492 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__18/CO[3]
                         net (fo=1, routed)           0.000     9.492    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__18_n_0
    SLICE_X60Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.606 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__19/CO[3]
                         net (fo=1, routed)           0.000     9.606    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__19_n_0
    SLICE_X60Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.720 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__20/CO[3]
                         net (fo=1, routed)           0.000     9.720    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__20_n_0
    SLICE_X60Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.834 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__21/CO[3]
                         net (fo=1, routed)           0.001     9.834    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__21_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.948 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__22/CO[3]
                         net (fo=1, routed)           0.000     9.948    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__22_n_0
    SLICE_X60Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.062 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__23/CO[3]
                         net (fo=1, routed)           0.000    10.062    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__23_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.176 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__24/CO[3]
                         net (fo=1, routed)           0.000    10.176    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__24_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.290 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__25/CO[3]
                         net (fo=1, routed)           0.000    10.290    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__25_n_0
    SLICE_X60Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.404 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__26/CO[3]
                         net (fo=1, routed)           0.000    10.404    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__26_n_0
    SLICE_X60Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.518 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__27/CO[3]
                         net (fo=1, routed)           0.000    10.518    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__27_n_0
    SLICE_X60Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.632 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__28/CO[3]
                         net (fo=1, routed)           0.000    10.632    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__28_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.746 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__29/CO[3]
                         net (fo=1, routed)           0.000    10.746    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__29_n_0
    SLICE_X60Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.860 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__30/CO[3]
                         net (fo=1, routed)           0.000    10.860    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__30_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.131 f  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/rRes_reg[383]_i_5/CO[0]
                         net (fo=1, routed)           0.602    11.733    uart_i/uart_top_sub_0/inst/MP_ADDER_INST_n_516
    SLICE_X55Y107        LUT2 (Prop_lut2_I1_O)        0.373    12.106 r  uart_i/uart_top_sub_0/inst/rRes[383]_i_3/O
                         net (fo=129, routed)         0.401    12.508    uart_i/uart_top_sub_0/inst/rRes[383]_i_3_n_0
    SLICE_X55Y107        LUT2 (Prop_lut2_I0_O)        0.124    12.632 r  uart_i/uart_top_sub_0/inst/rRes[511]_i_3/O
                         net (fo=128, routed)         0.956    13.587    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/rRes_reg[384]
    SLICE_X60Y110        LUT6 (Prop_lut6_I4_O)        0.124    13.711 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/rRes[486]_i_1/O
                         net (fo=1, routed)           0.000    13.711    uart_i/uart_top_sub_0/inst/MP_ADDER_INST_n_27
    SLICE_X60Y110        FDRE                                         r  uart_i/uart_top_sub_0/inst/rRes_reg[486]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        1.712    13.477    uart_i/uart_top_sub_0/inst/iClk
    SLICE_X60Y110        FDRE                                         r  uart_i/uart_top_sub_0/inst/rRes_reg[486]/C
                         clock pessimism              0.323    13.800    
                         clock uncertainty           -0.035    13.764    
    SLICE_X60Y110        FDRE (Setup_fdre_C_D)        0.029    13.793    uart_i/uart_top_sub_0/inst/rRes_reg[486]
  -------------------------------------------------------------------
                         required time                         13.793    
                         arrival time                         -13.711    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.087ns  (required time - arrival time)
  Source:                 uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regResult_reg[129]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_sub_0/inst/rRes_reg[488]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.938ns  (logic 5.556ns (69.995%)  route 2.382ns (30.005%))
  Logic Levels:           37  (CARRY4=33 LUT1=1 LUT2=2 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.477ns = ( 13.477 - 8.000 ) 
    Source Clock Delay      (SCD):    5.771ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        1.697     5.771    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/iClk
    SLICE_X63Y77         FDRE                                         r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regResult_reg[129]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.456     6.227 f  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regResult_reg[129]/Q
                         net (fo=3, routed)           0.425     6.652    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/data0[129]
    SLICE_X60Y77         LUT1 (Prop_lut1_I0_O)        0.124     6.776 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry_i_3/O
                         net (fo=1, routed)           0.000     6.776    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry_i_3_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.326 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry/CO[3]
                         net (fo=1, routed)           0.000     7.326    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.440    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__0_n_0
    SLICE_X60Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.554    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__1_n_0
    SLICE_X60Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.668 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.668    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__2_n_0
    SLICE_X60Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.782 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.782    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__3_n_0
    SLICE_X60Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.896 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.896    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__4_n_0
    SLICE_X60Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.010 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.010    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__5_n_0
    SLICE_X60Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.124 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.124    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__6_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.238 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.238    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__7_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.352 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.352    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__8_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.466 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.466    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__9_n_0
    SLICE_X60Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.580 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__10/CO[3]
                         net (fo=1, routed)           0.000     8.580    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__10_n_0
    SLICE_X60Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.694 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__11/CO[3]
                         net (fo=1, routed)           0.000     8.694    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__11_n_0
    SLICE_X60Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.808 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__12/CO[3]
                         net (fo=1, routed)           0.000     8.808    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__12_n_0
    SLICE_X60Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.922 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__13/CO[3]
                         net (fo=1, routed)           0.000     8.922    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__13_n_0
    SLICE_X60Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.036 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__14/CO[3]
                         net (fo=1, routed)           0.000     9.036    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__14_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.150 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__15/CO[3]
                         net (fo=1, routed)           0.000     9.150    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__15_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.264 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__16/CO[3]
                         net (fo=1, routed)           0.000     9.264    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__16_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.378 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__17/CO[3]
                         net (fo=1, routed)           0.000     9.378    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__17_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.492 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__18/CO[3]
                         net (fo=1, routed)           0.000     9.492    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__18_n_0
    SLICE_X60Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.606 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__19/CO[3]
                         net (fo=1, routed)           0.000     9.606    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__19_n_0
    SLICE_X60Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.720 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__20/CO[3]
                         net (fo=1, routed)           0.000     9.720    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__20_n_0
    SLICE_X60Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.834 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__21/CO[3]
                         net (fo=1, routed)           0.001     9.834    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__21_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.948 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__22/CO[3]
                         net (fo=1, routed)           0.000     9.948    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__22_n_0
    SLICE_X60Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.062 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__23/CO[3]
                         net (fo=1, routed)           0.000    10.062    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__23_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.176 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__24/CO[3]
                         net (fo=1, routed)           0.000    10.176    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__24_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.290 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__25/CO[3]
                         net (fo=1, routed)           0.000    10.290    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__25_n_0
    SLICE_X60Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.404 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__26/CO[3]
                         net (fo=1, routed)           0.000    10.404    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__26_n_0
    SLICE_X60Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.518 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__27/CO[3]
                         net (fo=1, routed)           0.000    10.518    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__27_n_0
    SLICE_X60Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.632 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__28/CO[3]
                         net (fo=1, routed)           0.000    10.632    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__28_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.746 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__29/CO[3]
                         net (fo=1, routed)           0.000    10.746    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__29_n_0
    SLICE_X60Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.860 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__30/CO[3]
                         net (fo=1, routed)           0.000    10.860    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__30_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.131 f  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/rRes_reg[383]_i_5/CO[0]
                         net (fo=1, routed)           0.602    11.733    uart_i/uart_top_sub_0/inst/MP_ADDER_INST_n_516
    SLICE_X55Y107        LUT2 (Prop_lut2_I1_O)        0.373    12.106 r  uart_i/uart_top_sub_0/inst/rRes[383]_i_3/O
                         net (fo=129, routed)         0.401    12.508    uart_i/uart_top_sub_0/inst/rRes[383]_i_3_n_0
    SLICE_X55Y107        LUT2 (Prop_lut2_I0_O)        0.124    12.632 r  uart_i/uart_top_sub_0/inst/rRes[511]_i_3/O
                         net (fo=128, routed)         0.953    13.584    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/rRes_reg[384]
    SLICE_X60Y110        LUT6 (Prop_lut6_I4_O)        0.124    13.708 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/rRes[488]_i_1/O
                         net (fo=1, routed)           0.000    13.708    uart_i/uart_top_sub_0/inst/MP_ADDER_INST_n_25
    SLICE_X60Y110        FDRE                                         r  uart_i/uart_top_sub_0/inst/rRes_reg[488]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        1.712    13.477    uart_i/uart_top_sub_0/inst/iClk
    SLICE_X60Y110        FDRE                                         r  uart_i/uart_top_sub_0/inst/rRes_reg[488]/C
                         clock pessimism              0.323    13.800    
                         clock uncertainty           -0.035    13.764    
    SLICE_X60Y110        FDRE (Setup_fdre_C_D)        0.031    13.795    uart_i/uart_top_sub_0/inst/rRes_reg[488]
  -------------------------------------------------------------------
                         required time                         13.795    
                         arrival time                         -13.708    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (required time - arrival time)
  Source:                 uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regResult_reg[129]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_sub_0/inst/rRes_reg[473]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.933ns  (logic 5.556ns (70.034%)  route 2.377ns (29.966%))
  Logic Levels:           37  (CARRY4=33 LUT1=1 LUT2=2 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.477ns = ( 13.477 - 8.000 ) 
    Source Clock Delay      (SCD):    5.771ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        1.697     5.771    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/iClk
    SLICE_X63Y77         FDRE                                         r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regResult_reg[129]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.456     6.227 f  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regResult_reg[129]/Q
                         net (fo=3, routed)           0.425     6.652    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/data0[129]
    SLICE_X60Y77         LUT1 (Prop_lut1_I0_O)        0.124     6.776 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry_i_3/O
                         net (fo=1, routed)           0.000     6.776    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry_i_3_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.326 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry/CO[3]
                         net (fo=1, routed)           0.000     7.326    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.440    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__0_n_0
    SLICE_X60Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.554    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__1_n_0
    SLICE_X60Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.668 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.668    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__2_n_0
    SLICE_X60Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.782 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.782    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__3_n_0
    SLICE_X60Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.896 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.896    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__4_n_0
    SLICE_X60Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.010 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.010    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__5_n_0
    SLICE_X60Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.124 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.124    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__6_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.238 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.238    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__7_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.352 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.352    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__8_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.466 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.466    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__9_n_0
    SLICE_X60Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.580 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__10/CO[3]
                         net (fo=1, routed)           0.000     8.580    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__10_n_0
    SLICE_X60Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.694 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__11/CO[3]
                         net (fo=1, routed)           0.000     8.694    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__11_n_0
    SLICE_X60Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.808 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__12/CO[3]
                         net (fo=1, routed)           0.000     8.808    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__12_n_0
    SLICE_X60Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.922 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__13/CO[3]
                         net (fo=1, routed)           0.000     8.922    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__13_n_0
    SLICE_X60Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.036 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__14/CO[3]
                         net (fo=1, routed)           0.000     9.036    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__14_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.150 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__15/CO[3]
                         net (fo=1, routed)           0.000     9.150    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__15_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.264 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__16/CO[3]
                         net (fo=1, routed)           0.000     9.264    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__16_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.378 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__17/CO[3]
                         net (fo=1, routed)           0.000     9.378    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__17_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.492 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__18/CO[3]
                         net (fo=1, routed)           0.000     9.492    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__18_n_0
    SLICE_X60Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.606 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__19/CO[3]
                         net (fo=1, routed)           0.000     9.606    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__19_n_0
    SLICE_X60Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.720 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__20/CO[3]
                         net (fo=1, routed)           0.000     9.720    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__20_n_0
    SLICE_X60Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.834 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__21/CO[3]
                         net (fo=1, routed)           0.001     9.834    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__21_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.948 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__22/CO[3]
                         net (fo=1, routed)           0.000     9.948    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__22_n_0
    SLICE_X60Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.062 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__23/CO[3]
                         net (fo=1, routed)           0.000    10.062    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__23_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.176 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__24/CO[3]
                         net (fo=1, routed)           0.000    10.176    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__24_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.290 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__25/CO[3]
                         net (fo=1, routed)           0.000    10.290    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__25_n_0
    SLICE_X60Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.404 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__26/CO[3]
                         net (fo=1, routed)           0.000    10.404    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__26_n_0
    SLICE_X60Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.518 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__27/CO[3]
                         net (fo=1, routed)           0.000    10.518    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__27_n_0
    SLICE_X60Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.632 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__28/CO[3]
                         net (fo=1, routed)           0.000    10.632    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__28_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.746 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__29/CO[3]
                         net (fo=1, routed)           0.000    10.746    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__29_n_0
    SLICE_X60Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.860 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__30/CO[3]
                         net (fo=1, routed)           0.000    10.860    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__30_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.131 f  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/rRes_reg[383]_i_5/CO[0]
                         net (fo=1, routed)           0.602    11.733    uart_i/uart_top_sub_0/inst/MP_ADDER_INST_n_516
    SLICE_X55Y107        LUT2 (Prop_lut2_I1_O)        0.373    12.106 r  uart_i/uart_top_sub_0/inst/rRes[383]_i_3/O
                         net (fo=129, routed)         0.401    12.508    uart_i/uart_top_sub_0/inst/rRes[383]_i_3_n_0
    SLICE_X55Y107        LUT2 (Prop_lut2_I0_O)        0.124    12.632 r  uart_i/uart_top_sub_0/inst/rRes[511]_i_3/O
                         net (fo=128, routed)         0.948    13.580    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/rRes_reg[384]
    SLICE_X61Y110        LUT6 (Prop_lut6_I4_O)        0.124    13.704 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/rRes[473]_i_1/O
                         net (fo=1, routed)           0.000    13.704    uart_i/uart_top_sub_0/inst/MP_ADDER_INST_n_40
    SLICE_X61Y110        FDRE                                         r  uart_i/uart_top_sub_0/inst/rRes_reg[473]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        1.712    13.477    uart_i/uart_top_sub_0/inst/iClk
    SLICE_X61Y110        FDRE                                         r  uart_i/uart_top_sub_0/inst/rRes_reg[473]/C
                         clock pessimism              0.323    13.800    
                         clock uncertainty           -0.035    13.764    
    SLICE_X61Y110        FDRE (Setup_fdre_C_D)        0.029    13.793    uart_i/uart_top_sub_0/inst/rRes_reg[473]
  -------------------------------------------------------------------
                         required time                         13.793    
                         arrival time                         -13.704    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (required time - arrival time)
  Source:                 uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regResult_reg[129]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_sub_0/inst/rRes_reg[475]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.984ns  (logic 5.556ns (69.591%)  route 2.428ns (30.409%))
  Logic Levels:           37  (CARRY4=33 LUT1=1 LUT2=2 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.478ns = ( 13.478 - 8.000 ) 
    Source Clock Delay      (SCD):    5.771ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        1.697     5.771    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/iClk
    SLICE_X63Y77         FDRE                                         r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regResult_reg[129]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.456     6.227 f  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regResult_reg[129]/Q
                         net (fo=3, routed)           0.425     6.652    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/data0[129]
    SLICE_X60Y77         LUT1 (Prop_lut1_I0_O)        0.124     6.776 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry_i_3/O
                         net (fo=1, routed)           0.000     6.776    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry_i_3_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.326 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry/CO[3]
                         net (fo=1, routed)           0.000     7.326    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.440    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__0_n_0
    SLICE_X60Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.554    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__1_n_0
    SLICE_X60Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.668 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.668    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__2_n_0
    SLICE_X60Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.782 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.782    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__3_n_0
    SLICE_X60Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.896 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.896    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__4_n_0
    SLICE_X60Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.010 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.010    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__5_n_0
    SLICE_X60Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.124 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.124    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__6_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.238 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.238    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__7_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.352 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.352    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__8_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.466 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.466    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__9_n_0
    SLICE_X60Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.580 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__10/CO[3]
                         net (fo=1, routed)           0.000     8.580    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__10_n_0
    SLICE_X60Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.694 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__11/CO[3]
                         net (fo=1, routed)           0.000     8.694    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__11_n_0
    SLICE_X60Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.808 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__12/CO[3]
                         net (fo=1, routed)           0.000     8.808    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__12_n_0
    SLICE_X60Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.922 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__13/CO[3]
                         net (fo=1, routed)           0.000     8.922    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__13_n_0
    SLICE_X60Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.036 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__14/CO[3]
                         net (fo=1, routed)           0.000     9.036    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__14_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.150 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__15/CO[3]
                         net (fo=1, routed)           0.000     9.150    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__15_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.264 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__16/CO[3]
                         net (fo=1, routed)           0.000     9.264    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__16_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.378 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__17/CO[3]
                         net (fo=1, routed)           0.000     9.378    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__17_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.492 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__18/CO[3]
                         net (fo=1, routed)           0.000     9.492    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__18_n_0
    SLICE_X60Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.606 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__19/CO[3]
                         net (fo=1, routed)           0.000     9.606    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__19_n_0
    SLICE_X60Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.720 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__20/CO[3]
                         net (fo=1, routed)           0.000     9.720    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__20_n_0
    SLICE_X60Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.834 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__21/CO[3]
                         net (fo=1, routed)           0.001     9.834    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__21_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.948 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__22/CO[3]
                         net (fo=1, routed)           0.000     9.948    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__22_n_0
    SLICE_X60Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.062 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__23/CO[3]
                         net (fo=1, routed)           0.000    10.062    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__23_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.176 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__24/CO[3]
                         net (fo=1, routed)           0.000    10.176    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__24_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.290 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__25/CO[3]
                         net (fo=1, routed)           0.000    10.290    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__25_n_0
    SLICE_X60Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.404 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__26/CO[3]
                         net (fo=1, routed)           0.000    10.404    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__26_n_0
    SLICE_X60Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.518 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__27/CO[3]
                         net (fo=1, routed)           0.000    10.518    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__27_n_0
    SLICE_X60Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.632 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__28/CO[3]
                         net (fo=1, routed)           0.000    10.632    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__28_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.746 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__29/CO[3]
                         net (fo=1, routed)           0.000    10.746    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__29_n_0
    SLICE_X60Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.860 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__30/CO[3]
                         net (fo=1, routed)           0.000    10.860    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__30_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.131 f  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/rRes_reg[383]_i_5/CO[0]
                         net (fo=1, routed)           0.602    11.733    uart_i/uart_top_sub_0/inst/MP_ADDER_INST_n_516
    SLICE_X55Y107        LUT2 (Prop_lut2_I1_O)        0.373    12.106 r  uart_i/uart_top_sub_0/inst/rRes[383]_i_3/O
                         net (fo=129, routed)         0.401    12.508    uart_i/uart_top_sub_0/inst/rRes[383]_i_3_n_0
    SLICE_X55Y107        LUT2 (Prop_lut2_I0_O)        0.124    12.632 r  uart_i/uart_top_sub_0/inst/rRes[511]_i_3/O
                         net (fo=128, routed)         0.999    13.630    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/rRes_reg[384]
    SLICE_X62Y107        LUT6 (Prop_lut6_I5_O)        0.124    13.754 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/rRes[475]_i_1/O
                         net (fo=1, routed)           0.000    13.754    uart_i/uart_top_sub_0/inst/MP_ADDER_INST_n_38
    SLICE_X62Y107        FDRE                                         r  uart_i/uart_top_sub_0/inst/rRes_reg[475]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        1.713    13.478    uart_i/uart_top_sub_0/inst/iClk
    SLICE_X62Y107        FDRE                                         r  uart_i/uart_top_sub_0/inst/rRes_reg[475]/C
                         clock pessimism              0.323    13.801    
                         clock uncertainty           -0.035    13.765    
    SLICE_X62Y107        FDRE (Setup_fdre_C_D)        0.079    13.844    uart_i/uart_top_sub_0/inst/rRes_reg[475]
  -------------------------------------------------------------------
                         required time                         13.844    
                         arrival time                         -13.754    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.094ns  (required time - arrival time)
  Source:                 uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regResult_reg[129]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_sub_0/inst/rRes_reg[449]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.930ns  (logic 5.556ns (70.060%)  route 2.374ns (29.939%))
  Logic Levels:           37  (CARRY4=33 LUT1=1 LUT2=2 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.477ns = ( 13.477 - 8.000 ) 
    Source Clock Delay      (SCD):    5.771ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        1.697     5.771    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/iClk
    SLICE_X63Y77         FDRE                                         r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regResult_reg[129]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.456     6.227 f  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regResult_reg[129]/Q
                         net (fo=3, routed)           0.425     6.652    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/data0[129]
    SLICE_X60Y77         LUT1 (Prop_lut1_I0_O)        0.124     6.776 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry_i_3/O
                         net (fo=1, routed)           0.000     6.776    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry_i_3_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.326 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry/CO[3]
                         net (fo=1, routed)           0.000     7.326    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.440    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__0_n_0
    SLICE_X60Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.554    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__1_n_0
    SLICE_X60Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.668 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.668    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__2_n_0
    SLICE_X60Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.782 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.782    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__3_n_0
    SLICE_X60Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.896 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.896    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__4_n_0
    SLICE_X60Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.010 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.010    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__5_n_0
    SLICE_X60Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.124 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.124    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__6_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.238 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.238    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__7_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.352 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.352    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__8_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.466 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.466    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__9_n_0
    SLICE_X60Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.580 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__10/CO[3]
                         net (fo=1, routed)           0.000     8.580    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__10_n_0
    SLICE_X60Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.694 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__11/CO[3]
                         net (fo=1, routed)           0.000     8.694    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__11_n_0
    SLICE_X60Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.808 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__12/CO[3]
                         net (fo=1, routed)           0.000     8.808    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__12_n_0
    SLICE_X60Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.922 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__13/CO[3]
                         net (fo=1, routed)           0.000     8.922    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__13_n_0
    SLICE_X60Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.036 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__14/CO[3]
                         net (fo=1, routed)           0.000     9.036    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__14_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.150 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__15/CO[3]
                         net (fo=1, routed)           0.000     9.150    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__15_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.264 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__16/CO[3]
                         net (fo=1, routed)           0.000     9.264    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__16_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.378 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__17/CO[3]
                         net (fo=1, routed)           0.000     9.378    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__17_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.492 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__18/CO[3]
                         net (fo=1, routed)           0.000     9.492    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__18_n_0
    SLICE_X60Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.606 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__19/CO[3]
                         net (fo=1, routed)           0.000     9.606    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__19_n_0
    SLICE_X60Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.720 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__20/CO[3]
                         net (fo=1, routed)           0.000     9.720    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__20_n_0
    SLICE_X60Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.834 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__21/CO[3]
                         net (fo=1, routed)           0.001     9.834    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__21_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.948 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__22/CO[3]
                         net (fo=1, routed)           0.000     9.948    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__22_n_0
    SLICE_X60Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.062 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__23/CO[3]
                         net (fo=1, routed)           0.000    10.062    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__23_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.176 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__24/CO[3]
                         net (fo=1, routed)           0.000    10.176    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__24_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.290 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__25/CO[3]
                         net (fo=1, routed)           0.000    10.290    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__25_n_0
    SLICE_X60Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.404 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__26/CO[3]
                         net (fo=1, routed)           0.000    10.404    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__26_n_0
    SLICE_X60Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.518 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__27/CO[3]
                         net (fo=1, routed)           0.000    10.518    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__27_n_0
    SLICE_X60Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.632 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__28/CO[3]
                         net (fo=1, routed)           0.000    10.632    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__28_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.746 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__29/CO[3]
                         net (fo=1, routed)           0.000    10.746    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__29_n_0
    SLICE_X60Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.860 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__30/CO[3]
                         net (fo=1, routed)           0.000    10.860    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/oRes0__255_carry__30_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.131 f  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/rRes_reg[383]_i_5/CO[0]
                         net (fo=1, routed)           0.602    11.733    uart_i/uart_top_sub_0/inst/MP_ADDER_INST_n_516
    SLICE_X55Y107        LUT2 (Prop_lut2_I1_O)        0.373    12.106 r  uart_i/uart_top_sub_0/inst/rRes[383]_i_3/O
                         net (fo=129, routed)         0.401    12.508    uart_i/uart_top_sub_0/inst/rRes[383]_i_3_n_0
    SLICE_X55Y107        LUT2 (Prop_lut2_I0_O)        0.124    12.632 r  uart_i/uart_top_sub_0/inst/rRes[511]_i_3/O
                         net (fo=128, routed)         0.945    13.577    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/rRes_reg[384]
    SLICE_X61Y110        LUT6 (Prop_lut6_I4_O)        0.124    13.701 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/rRes[449]_i_1/O
                         net (fo=1, routed)           0.000    13.701    uart_i/uart_top_sub_0/inst/MP_ADDER_INST_n_64
    SLICE_X61Y110        FDRE                                         r  uart_i/uart_top_sub_0/inst/rRes_reg[449]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        1.712    13.477    uart_i/uart_top_sub_0/inst/iClk
    SLICE_X61Y110        FDRE                                         r  uart_i/uart_top_sub_0/inst/rRes_reg[449]/C
                         clock pessimism              0.323    13.800    
                         clock uncertainty           -0.035    13.764    
    SLICE_X61Y110        FDRE (Setup_fdre_C_D)        0.031    13.795    uart_i/uart_top_sub_0/inst/rRes_reg[449]
  -------------------------------------------------------------------
                         required time                         13.795    
                         arrival time                         -13.701    
  -------------------------------------------------------------------
                         slack                                  0.094    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regA_Q_reg[287]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regA_Q_reg[159]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        0.661     1.748    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/iClk
    SLICE_X87Y113        FDRE                                         r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regA_Q_reg[287]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y113        FDRE (Prop_fdre_C_Q)         0.141     1.889 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regA_Q_reg[287]/Q
                         net (fo=1, routed)           0.054     1.943    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regA_Q__0[287]
    SLICE_X86Y113        LUT5 (Prop_lut5_I4_O)        0.045     1.988 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regA_Q[159]_i_1/O
                         net (fo=1, routed)           0.000     1.988    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/muxA_Out[159]
    SLICE_X86Y113        FDRE                                         r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regA_Q_reg[159]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        0.934     2.276    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/iClk
    SLICE_X86Y113        FDRE                                         r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regA_Q_reg[159]/C
                         clock pessimism             -0.516     1.761    
    SLICE_X86Y113        FDRE (Hold_fdre_C_D)         0.121     1.882    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regA_Q_reg[159]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regB_Q_reg[297]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regB_Q_reg[169]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        0.662     1.749    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/iClk
    SLICE_X83Y112        FDRE                                         r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regB_Q_reg[297]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y112        FDRE (Prop_fdre_C_Q)         0.141     1.890 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regB_Q_reg[297]/Q
                         net (fo=1, routed)           0.054     1.944    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regB_Q__0[297]
    SLICE_X82Y112        LUT6 (Prop_lut6_I5_O)        0.045     1.989 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regB_Q[169]_i_1/O
                         net (fo=1, routed)           0.000     1.989    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/muxB_Out[169]
    SLICE_X82Y112        FDRE                                         r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regB_Q_reg[169]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        0.934     2.276    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/iClk
    SLICE_X82Y112        FDRE                                         r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regB_Q_reg[169]/C
                         clock pessimism             -0.515     1.762    
    SLICE_X82Y112        FDRE (Hold_fdre_C_D)         0.121     1.883    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regB_Q_reg[169]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 uart_i/uart_top_sub_0/inst/rRes_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_sub_0/inst/rRes_reg[104]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.231ns (42.109%)  route 0.318ns (57.891%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        0.553     1.639    uart_i/uart_top_sub_0/inst/iClk
    SLICE_X53Y98         FDRE                                         r  uart_i/uart_top_sub_0/inst/rRes_reg[103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDRE (Prop_fdre_C_Q)         0.141     1.780 r  uart_i/uart_top_sub_0/inst/rRes_reg[103]/Q
                         net (fo=2, routed)           0.110     1.890    uart_i/uart_top_sub_0/inst/rRes_reg_n_0_[103]
    SLICE_X52Y98         LUT4 (Prop_lut4_I1_O)        0.045     1.935 r  uart_i/uart_top_sub_0/inst/rRes[104]_i_2/O
                         net (fo=1, routed)           0.208     2.143    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/rRes_reg[104]
    SLICE_X52Y100        LUT5 (Prop_lut5_I0_O)        0.045     2.188 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/rRes[104]_i_1/O
                         net (fo=1, routed)           0.000     2.188    uart_i/uart_top_sub_0/inst/MP_ADDER_INST_n_409
    SLICE_X52Y100        FDRE                                         r  uart_i/uart_top_sub_0/inst/rRes_reg[104]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        0.907     2.249    uart_i/uart_top_sub_0/inst/iClk
    SLICE_X52Y100        FDRE                                         r  uart_i/uart_top_sub_0/inst/rRes_reg[104]/C
                         clock pessimism             -0.261     1.988    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.091     2.079    uart_i/uart_top_sub_0/inst/rRes_reg[104]
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regResult_reg[389]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_sub_0/inst/rRes_reg[389]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.186ns (33.664%)  route 0.367ns (66.336%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        0.584     1.670    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/iClk
    SLICE_X81Y99         FDRE                                         r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regResult_reg[389]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDRE (Prop_fdre_C_Q)         0.141     1.811 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regResult_reg[389]/Q
                         net (fo=3, routed)           0.367     2.178    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/data0[389]
    SLICE_X59Y102        LUT6 (Prop_lut6_I1_O)        0.045     2.223 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/rRes[389]_i_1/O
                         net (fo=1, routed)           0.000     2.223    uart_i/uart_top_sub_0/inst/MP_ADDER_INST_n_124
    SLICE_X59Y102        FDRE                                         r  uart_i/uart_top_sub_0/inst/rRes_reg[389]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        0.934     2.276    uart_i/uart_top_sub_0/inst/iClk
    SLICE_X59Y102        FDRE                                         r  uart_i/uart_top_sub_0/inst/rRes_reg[389]/C
                         clock pessimism             -0.261     2.015    
    SLICE_X59Y102        FDRE (Hold_fdre_C_D)         0.091     2.106    uart_i/uart_top_sub_0/inst/rRes_reg[389]
  -------------------------------------------------------------------
                         required time                         -2.106    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 uart_i/uart_top_sub_0/inst/rB_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regB_Q_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.329%)  route 0.064ns (25.671%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        0.660     1.747    uart_i/uart_top_sub_0/inst/iClk
    SLICE_X67Y107        FDRE                                         r  uart_i/uart_top_sub_0/inst/rB_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y107        FDRE (Prop_fdre_C_Q)         0.141     1.888 r  uart_i/uart_top_sub_0/inst/rB_reg[35]/Q
                         net (fo=2, routed)           0.064     1.952    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regB_Q_reg[511]_0[35]
    SLICE_X66Y107        LUT6 (Prop_lut6_I3_O)        0.045     1.997 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regB_Q[35]_i_1/O
                         net (fo=1, routed)           0.000     1.997    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/muxB_Out[35]
    SLICE_X66Y107        FDRE                                         r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regB_Q_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        0.933     2.275    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/iClk
    SLICE_X66Y107        FDRE                                         r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regB_Q_reg[35]/C
                         clock pessimism             -0.516     1.760    
    SLICE_X66Y107        FDRE (Hold_fdre_C_D)         0.121     1.881    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regB_Q_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 uart_i/uart_top_sub_0/inst/rA_reg[165]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regA_Q_reg[165]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.103%)  route 0.065ns (25.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        0.661     1.748    uart_i/uart_top_sub_0/inst/iClk
    SLICE_X83Y113        FDRE                                         r  uart_i/uart_top_sub_0/inst/rA_reg[165]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y113        FDRE (Prop_fdre_C_Q)         0.141     1.889 r  uart_i/uart_top_sub_0/inst/rA_reg[165]/Q
                         net (fo=2, routed)           0.065     1.954    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/Q[165]
    SLICE_X82Y113        LUT5 (Prop_lut5_I3_O)        0.045     1.999 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regA_Q[165]_i_1/O
                         net (fo=1, routed)           0.000     1.999    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/muxA_Out[165]
    SLICE_X82Y113        FDRE                                         r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regA_Q_reg[165]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        0.933     2.275    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/iClk
    SLICE_X82Y113        FDRE                                         r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regA_Q_reg[165]/C
                         clock pessimism             -0.515     1.761    
    SLICE_X82Y113        FDRE (Hold_fdre_C_D)         0.121     1.882    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regA_Q_reg[165]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 uart_i/uart_top_sub_0/inst/rA_reg[293]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regA_Q_reg[293]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.103%)  route 0.065ns (25.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        0.661     1.748    uart_i/uart_top_sub_0/inst/iClk
    SLICE_X83Y114        FDRE                                         r  uart_i/uart_top_sub_0/inst/rA_reg[293]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y114        FDRE (Prop_fdre_C_Q)         0.141     1.889 r  uart_i/uart_top_sub_0/inst/rA_reg[293]/Q
                         net (fo=2, routed)           0.065     1.954    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/Q[293]
    SLICE_X82Y114        LUT5 (Prop_lut5_I3_O)        0.045     1.999 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regA_Q[293]_i_1/O
                         net (fo=1, routed)           0.000     1.999    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/muxA_Out[293]
    SLICE_X82Y114        FDRE                                         r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regA_Q_reg[293]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        0.933     2.275    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/iClk
    SLICE_X82Y114        FDRE                                         r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regA_Q_reg[293]/C
                         clock pessimism             -0.515     1.761    
    SLICE_X82Y114        FDRE (Hold_fdre_C_D)         0.121     1.882    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regA_Q_reg[293]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 uart_i/uart_top_sub_0/inst/rA_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regA_Q_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.103%)  route 0.065ns (25.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        0.663     1.750    uart_i/uart_top_sub_0/inst/iClk
    SLICE_X83Y110        FDRE                                         r  uart_i/uart_top_sub_0/inst/rA_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y110        FDRE (Prop_fdre_C_Q)         0.141     1.891 r  uart_i/uart_top_sub_0/inst/rA_reg[37]/Q
                         net (fo=2, routed)           0.065     1.956    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/Q[37]
    SLICE_X82Y110        LUT5 (Prop_lut5_I3_O)        0.045     2.001 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regA_Q[37]_i_1/O
                         net (fo=1, routed)           0.000     2.001    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/muxA_Out[37]
    SLICE_X82Y110        FDRE                                         r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regA_Q_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        0.936     2.278    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/iClk
    SLICE_X82Y110        FDRE                                         r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regA_Q_reg[37]/C
                         clock pessimism             -0.516     1.763    
    SLICE_X82Y110        FDRE (Hold_fdre_C_D)         0.121     1.884    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regA_Q_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 uart_i/uart_top_sub_0/inst/rA_reg[96]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regA_Q_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        0.648     1.735    uart_i/uart_top_sub_0/inst/iClk
    SLICE_X67Y124        FDRE                                         r  uart_i/uart_top_sub_0/inst/rA_reg[96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y124        FDRE (Prop_fdre_C_Q)         0.141     1.876 r  uart_i/uart_top_sub_0/inst/rA_reg[96]/Q
                         net (fo=2, routed)           0.066     1.942    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/Q[96]
    SLICE_X66Y124        LUT5 (Prop_lut5_I3_O)        0.045     1.987 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regA_Q[96]_i_1/O
                         net (fo=1, routed)           0.000     1.987    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/muxA_Out[96]
    SLICE_X66Y124        FDRE                                         r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regA_Q_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        0.918     2.260    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/iClk
    SLICE_X66Y124        FDRE                                         r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regA_Q_reg[96]/C
                         clock pessimism             -0.513     1.748    
    SLICE_X66Y124        FDRE (Hold_fdre_C_D)         0.121     1.869    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regA_Q_reg[96]
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 uart_i/uart_top_sub_0/inst/rB_reg[381]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regB_Q_reg[381]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.292ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        0.678     1.765    uart_i/uart_top_sub_0/inst/iClk
    SLICE_X91Y121        FDRE                                         r  uart_i/uart_top_sub_0/inst/rB_reg[381]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y121        FDRE (Prop_fdre_C_Q)         0.141     1.906 r  uart_i/uart_top_sub_0/inst/rB_reg[381]/Q
                         net (fo=2, routed)           0.066     1.972    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regB_Q_reg[511]_0[381]
    SLICE_X90Y121        LUT6 (Prop_lut6_I3_O)        0.045     2.017 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regB_Q[381]_i_1/O
                         net (fo=1, routed)           0.000     2.017    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/muxB_Out[381]
    SLICE_X90Y121        FDRE                                         r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regB_Q_reg[381]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        0.950     2.292    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/iClk
    SLICE_X90Y121        FDRE                                         r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regB_Q_reg[381]/C
                         clock pessimism             -0.515     1.778    
    SLICE_X90Y121        FDRE (Hold_fdre_C_D)         0.121     1.899    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regB_Q_reg[381]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  iClk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y141  uart_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y143  uart_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y143  uart_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y144  uart_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y144  uart_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y144  uart_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y144  uart_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X60Y128   uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regA_Q_reg[218]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X58Y128   uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regA_Q_reg[219]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X81Y112   uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regB_Q_reg[168]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X81Y112   uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regB_Q_reg[171]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X91Y112   uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regA_Q_reg[274]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X91Y112   uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regA_Q_reg[275]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X80Y112   uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regB_Q_reg[174]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X81Y112   uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regB_Q_reg[299]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X91Y112   uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regA_Q_reg[402]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X91Y112   uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regA_Q_reg[403]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X80Y112   uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regB_Q_reg[302]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X90Y112   uart_i/uart_top_sub_0/inst/rA_reg[147]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y141  uart_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y141  uart_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y143  uart_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y143  uart_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y143  uart_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y143  uart_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y144  uart_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y144  uart_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y144  uart_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y144  uart_i/Debounce_Switch_0/inst/r_Count_reg[13]/C



