(
 (file_type "hdldirect.dat" "1.0" )
 (design_name "tubii" )
 (view "sch_1" )
 (modtime "verilog.v" 1421713405 7110 )
 (timescale "1ns/1ns" )
 (cells "10H125" "PORTS" "PORTS2" "TRIGGER_UTILITY_BOARD_MKII" )
 (global_signals )
 (single_page 
  ("" 
   ("page3_I1" "TRIGGER_UTILITY_BOARD_MKII" )
   ("page3_I2" "PORTS" )
   ("page3_I3" "PORTS2" )
   ("page3_I4" "10H125" )
   ("page3_I5" "10H125" )
   ("page3_I6" "10H125" )))
 (multiple_pages ))
