#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Oct  1 13:05:56 2020
# Process ID: 237825
# Current directory: /home/ukallakuri/hardware_design/designs/direct_mapped_cache
# Command line: vivado
# Log file: /home/ukallakuri/hardware_design/designs/direct_mapped_cache/vivado.log
# Journal file: /home/ukallakuri/hardware_design/designs/direct_mapped_cache/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/ukallakuri/hardware_design/designs/direct_mapped_cache/DMC_behavioural/DMC_behavioural.xpr
update_compile_order -fileset sources_1
launch_simulation
source chip_top_tb.tcl
run 10 us
close_sim
launch_simulation
source chip_top_tb.tcl
run 10 us
save_wave_config {/home/ukallakuri/hardware_design/designs/direct_mapped_cache/DMC_behavioural/chip_top_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse /home/ukallakuri/hardware_design/designs/direct_mapped_cache/DMC_behavioural/chip_top_tb_behav.wcfg
set_property xsim.view /home/ukallakuri/hardware_design/designs/direct_mapped_cache/DMC_behavioural/chip_top_tb_behav.wcfg [get_filesets sim_1]
run 10 us
run 10 us
run 10 us
run all
close_sim
launch_simulation
open_wave_config /home/ukallakuri/hardware_design/designs/direct_mapped_cache/DMC_behavioural/chip_top_tb_behav.wcfg
source chip_top_tb.tcl
run 10 us
relaunch_sim
run 10 us
run 10 us
run 10 us
run 10 us
relaunch_sim
run 10 us
relaunch_sim
run 10 us
close_sim
launch_simulation
open_wave_config /home/ukallakuri/hardware_design/designs/direct_mapped_cache/DMC_behavioural/chip_top_tb_behav.wcfg
source chip_top_tb.tcl
run all
save_wave_config {/home/ukallakuri/hardware_design/designs/direct_mapped_cache/DMC_behavioural/chip_top_tb_behav.wcfg}
close_sim
synth_design -rtl -name rtl_1
refresh_design
close_design
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
