ARM GAS  /tmp/cc26VsI7.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tx_mutex_put.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "./Middlewares/ST/threadx/common/src/tx_mutex_put.c"
  20              		.section	.text._tx_mutex_put,"ax",%progbits
  21              		.align	1
  22              		.global	_tx_mutex_put
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	_tx_mutex_put:
  28              	.LVL0:
  29              	.LFB8:
   1:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /**************************************************************************/
   2:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*                                                                        */
   3:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*       Copyright (c) Microsoft Corporation. All rights reserved.        */
   4:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*                                                                        */
   5:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*       This software is licensed under the Microsoft Software License   */
   6:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*       Terms for Microsoft Azure RTOS. Full text of the license can be  */
   7:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*       found in the LICENSE file at https://aka.ms/AzureRTOS_EULA       */
   8:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*       and in the root directory of this software.                      */
   9:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*                                                                        */
  10:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /**************************************************************************/
  11:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
  12:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
  13:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /**************************************************************************/
  14:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /**************************************************************************/
  15:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /**                                                                       */
  16:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /** ThreadX Component                                                     */
  17:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /**                                                                       */
  18:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /**   Mutex                                                               */
  19:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /**                                                                       */
  20:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /**************************************************************************/
  21:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /**************************************************************************/
  22:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
  23:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #define TX_SOURCE_CODE
  24:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
  25:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
  26:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /* Include necessary system files.  */
  27:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
  28:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #include "tx_api.h"
  29:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #include "tx_trace.h"
ARM GAS  /tmp/cc26VsI7.s 			page 2


  30:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #include "tx_thread.h"
  31:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #include "tx_mutex.h"
  32:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
  33:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
  34:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /**************************************************************************/
  35:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*                                                                        */
  36:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*  FUNCTION                                               RELEASE        */
  37:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*                                                                        */
  38:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*    _tx_mutex_put                                       PORTABLE C      */
  39:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*                                                           6.1          */
  40:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*  AUTHOR                                                                */
  41:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*                                                                        */
  42:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*    William E. Lamie, Microsoft Corporation                             */
  43:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*                                                                        */
  44:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*  DESCRIPTION                                                           */
  45:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*                                                                        */
  46:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*    This function puts back an instance of the specified mutex.         */
  47:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*                                                                        */
  48:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*  INPUT                                                                 */
  49:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*                                                                        */
  50:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*    mutex_ptr                         Pointer to mutex control block    */
  51:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*                                                                        */
  52:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*  OUTPUT                                                                */
  53:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*                                                                        */
  54:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*    TX_SUCCESS                        Success completion status         */
  55:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*                                                                        */
  56:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*  CALLS                                                                 */
  57:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*                                                                        */
  58:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*    _tx_thread_system_preempt_check   Check for preemption              */
  59:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*    _tx_thread_system_resume          Resume thread service             */
  60:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*    _tx_thread_system_ni_resume       Non-interruptable resume thread   */
  61:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*    _tx_mutex_priority_change         Restore previous thread priority  */
  62:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*    _tx_mutex_prioritize              Prioritize the mutex suspension   */
  63:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*    _tx_mutex_thread_release          Release all thread's mutexes      */
  64:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*    _tx_mutex_delete                  Release ownership upon mutex      */
  65:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*                                        deletion                        */
  66:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*                                                                        */
  67:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*  CALLED BY                                                             */
  68:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*                                                                        */
  69:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*    Application Code                                                    */
  70:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*                                                                        */
  71:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*  RELEASE HISTORY                                                       */
  72:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*                                                                        */
  73:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*    DATE              NAME                      DESCRIPTION             */
  74:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*                                                                        */
  75:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*  05-19-2020     William E. Lamie         Initial Version 6.0           */
  76:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
  77:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*                                            resulting in version 6.1    */
  78:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*                                                                        */
  79:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /**************************************************************************/
  80:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** UINT  _tx_mutex_put(TX_MUTEX *mutex_ptr)
  81:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** {
  30              		.loc 1 81 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 81 1 is_stmt 0 view .LVU1
ARM GAS  /tmp/cc26VsI7.s 			page 3


  35 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 24
  38              		.cfi_offset 4, -24
  39              		.cfi_offset 5, -20
  40              		.cfi_offset 6, -16
  41              		.cfi_offset 7, -12
  42              		.cfi_offset 8, -8
  43              		.cfi_offset 14, -4
  82:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
  83:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** TX_INTERRUPT_SAVE_AREA
  44              		.loc 1 83 1 is_stmt 1 view .LVU2
  84:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
  85:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** TX_THREAD       *thread_ptr;
  45              		.loc 1 85 1 view .LVU3
  86:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** TX_THREAD       *old_owner;
  46              		.loc 1 86 1 view .LVU4
  87:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** UINT            old_priority;
  47              		.loc 1 87 1 view .LVU5
  88:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** UINT            status;
  48              		.loc 1 88 1 view .LVU6
  89:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** TX_MUTEX        *next_mutex;
  49              		.loc 1 89 1 view .LVU7
  90:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** TX_MUTEX        *previous_mutex;
  50              		.loc 1 90 1 view .LVU8
  91:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** UINT            owned_count;
  51              		.loc 1 91 1 view .LVU9
  92:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** UINT            suspended_count;
  52              		.loc 1 92 1 view .LVU10
  93:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** TX_THREAD       *current_thread;
  53              		.loc 1 93 1 view .LVU11
  94:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** TX_THREAD       *next_thread;
  54              		.loc 1 94 1 view .LVU12
  95:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** TX_THREAD       *previous_thread;
  55              		.loc 1 95 1 view .LVU13
  96:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** TX_THREAD       *suspended_thread;
  56              		.loc 1 96 1 view .LVU14
  97:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** UINT            inheritance_priority;
  57              		.loc 1 97 1 view .LVU15
  98:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
  99:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 100:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****     /* Setup status to indicate the processing is not complete.  */
 101:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****     status =  TX_NOT_DONE;
  58              		.loc 1 101 5 view .LVU16
  59              	.LVL1:
 102:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 103:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****     /* Disable interrupts to put an instance back to the mutex.  */
 104:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****     TX_DISABLE
  60              		.loc 1 104 5 view .LVU17
  61              	.LBB46:
  62              	.LBI46:
  63              		.file 2 "./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h"
   1:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /**************************************************************************/
   2:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                                        */
   3:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*       Copyright (c) Microsoft Corporation. All rights reserved.        */
   4:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                                        */
   5:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*       This software is licensed under the Microsoft Software License   */
ARM GAS  /tmp/cc26VsI7.s 			page 4


   6:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*       Terms for Microsoft Azure RTOS. Full text of the license can be  */
   7:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*       found in the LICENSE file at https://aka.ms/AzureRTOS_EULA       */
   8:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*       and in the root directory of this software.                      */
   9:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                                        */
  10:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /**************************************************************************/
  11:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  12:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  13:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /**************************************************************************/
  14:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /**************************************************************************/
  15:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /**                                                                       */
  16:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /** ThreadX Component                                                     */
  17:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /**                                                                       */
  18:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /**   Port Specific                                                       */
  19:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /**                                                                       */
  20:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /**************************************************************************/
  21:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /**************************************************************************/
  22:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  23:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  24:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /**************************************************************************/
  25:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                                        */
  26:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*  PORT SPECIFIC C INFORMATION                            RELEASE        */
  27:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                                        */
  28:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*    tx_port.h                                         Cortex-M4/GNU     */
  29:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                           6.1.10       */
  30:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                                        */
  31:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*  AUTHOR                                                                */
  32:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                                        */
  33:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*    Scott Larson, Microsoft Corporation                                 */
  34:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                                        */
  35:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*  DESCRIPTION                                                           */
  36:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                                        */
  37:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*    This file contains data type definitions that make the ThreadX      */
  38:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*    real-time kernel function identically on a variety of different     */
  39:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*    processor architectures.  For example, the size or number of bits   */
  40:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*    in an "int" data type vary between microprocessor architectures and */
  41:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*    even C compilers for the same microprocessor.  ThreadX does not     */
  42:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*    directly use native C data types.  Instead, ThreadX creates its     */
  43:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*    own special types that can be mapped to actual data types by this   */
  44:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*    file to guarantee consistency in the interface and functionality.   */
  45:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                                        */
  46:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*    This file replaces the previous Cortex-M3/M4/M7 files. It unifies   */
  47:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*    the ARMv7-M architecture and compilers into one common file.        */
  48:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                                        */
  49:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*  RELEASE HISTORY                                                       */
  50:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                                        */
  51:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*    DATE              NAME                      DESCRIPTION             */
  52:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                                        */
  53:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*  06-02-2021      Scott Larson            Initial Version 6.1.7         */
  54:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*  01-31-2022      Scott Larson            Modified comments, updated    */
  55:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                            typedef to fix misra        */
  56:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                            violation,                  */
  57:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                            fixed predefined macro,     */
  58:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                            resulting in version 6.1.10 */
  59:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                                        */
  60:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /**************************************************************************/
  61:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  62:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_PORT_H
ARM GAS  /tmp/cc26VsI7.s 			page 5


  63:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_PORT_H
  64:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  65:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  66:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Determine if the optional ThreadX user define file should be used.  */
  67:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  68:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef TX_INCLUDE_USER_DEFINE_FILE
  69:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  70:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Yes, include the user defines in tx_user.h. The defines in this file may
  71:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    alternately be defined on the command line.  */
  72:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  73:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #include "tx_user.h"
  74:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
  75:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  76:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  77:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define compiler library include files.  */
  78:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  79:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #include <stdlib.h>
  80:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #include <string.h>
  81:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  82:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef __ICCARM__
  83:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #include <intrinsics.h>                     /* IAR Intrinsics */
  84:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define __asm__ __asm                       /* Define to make all inline asm look similar */
  85:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef  TX_ENABLE_IAR_LIBRARY_SUPPORT
  86:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #include <yvals.h>
  87:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
  88:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif /* __ICCARM__ */
  89:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  90:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef __ghs__
  91:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #include <arm_ghs.h>
  92:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #include "tx_ghs.h"
  93:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif  /* __ghs__ */
  94:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  95:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  96:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #if !defined(__GNUC__) && !defined(__CC_ARM)
  97:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define __get_control_value __get_CONTROL
  98:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define __set_control_value __set_CONTROL
  99:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 100:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 101:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef __GNUC__
 102:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define __get_ipsr_value __get_IPSR
 103:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 104:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 105:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define ThreadX basic types for this port.  */
 106:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 107:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define VOID                                    void
 108:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** typedef char                                    CHAR;
 109:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** typedef unsigned char                           UCHAR;
 110:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** typedef int                                     INT;
 111:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** typedef unsigned int                            UINT;
 112:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** typedef long                                    LONG;
 113:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** typedef unsigned long                           ULONG;
 114:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** typedef unsigned long long                      ULONG64;
 115:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** typedef short                                   SHORT;
 116:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** typedef unsigned short                          USHORT;
 117:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define ULONG64_DEFINED
 118:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 119:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the priority levels for ThreadX.  Legal values range
ARM GAS  /tmp/cc26VsI7.s 			page 6


 120:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    from 32 to 1024 and MUST be evenly divisible by 32.  */
 121:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 122:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_MAX_PRIORITIES
 123:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_MAX_PRIORITIES                       32
 124:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 125:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 126:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 127:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the minimum stack for a ThreadX thread on this processor. If the size supplied during
 128:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    thread creation is less than this value, the thread create call will return an error.  */
 129:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 130:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_MINIMUM_STACK
 131:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_MINIMUM_STACK                        200         /* Minimum stack size for this port  */
 132:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 133:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 134:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 135:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the system timer thread's default stack size and priority.  These are only applicable
 136:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    if TX_TIMER_PROCESS_IN_ISR is not defined.  */
 137:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 138:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_TIMER_THREAD_STACK_SIZE
 139:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_TIMER_THREAD_STACK_SIZE              1024        /* Default timer thread stack size  */
 140:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 141:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 142:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_TIMER_THREAD_PRIORITY
 143:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_TIMER_THREAD_PRIORITY                0           /* Default timer thread priority    */
 144:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 145:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 146:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 147:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define various constants for the ThreadX Cortex-M port.  */
 148:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 149:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_INT_DISABLE                          1           /* Disable interrupts               */
 150:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_INT_ENABLE                           0           /* Enable interrupts                */
 151:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 152:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 153:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the clock source for trace event entry time stamp. The following two item are port specif
 154:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    For example, if the time source is at the address 0x0a800024 and is 16-bits in size, the clock
 155:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    source constants would be:
 156:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 157:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_TRACE_TIME_SOURCE                    *((ULONG *) 0x0a800024)
 158:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_TRACE_TIME_MASK                      0x0000FFFFUL
 159:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 160:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** */
 161:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 162:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_MISRA_ENABLE
 163:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_TRACE_TIME_SOURCE
 164:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_TRACE_TIME_SOURCE                    *((ULONG *) 0xE0001004)
 165:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 166:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #else
 167:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** ULONG   _tx_misra_time_stamp_get(VOID);
 168:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_TRACE_TIME_SOURCE                    _tx_misra_time_stamp_get()
 169:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 170:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 171:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_TRACE_TIME_MASK
 172:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_TRACE_TIME_MASK                      0xFFFFFFFFUL
 173:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 174:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 175:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef __ghs__
 176:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define constants for Green Hills EventAnalyzer.  */
ARM GAS  /tmp/cc26VsI7.s 			page 7


 177:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 178:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the number of ticks per second. This informs the EventAnalyzer what the timestamps
 179:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    represent.  By default, this is set to 1,000,000 i.e., one tick every microsecond. */
 180:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 181:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_EL_TICKS_PER_SECOND                  1000000
 182:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 183:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the method of how to get the upper and lower 32-bits of the time stamp. By default, simpl
 184:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    simulate the time-stamp source with a counter.  */
 185:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 186:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define read_tbu()                              _tx_el_time_base_upper
 187:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define read_tbl()                              ++_tx_el_time_base_lower
 188:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif  /* __ghs__ */
 189:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 190:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the port specific options for the _tx_build_options variable. This variable indicates
 191:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    how the ThreadX library was built.  */
 192:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 193:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_PORT_SPECIFIC_BUILD_OPTIONS          (0)
 194:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 195:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 196:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the in-line initialization constant so that modules with in-line
 197:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    initialization capabilities can prevent their initialization from being
 198:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    a function call.  */
 199:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 200:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef TX_MISRA_ENABLE
 201:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_DISABLE_INLINE
 202:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #else
 203:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_INLINE_INITIALIZATION
 204:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 205:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 206:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 207:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Determine whether or not stack checking is enabled. By default, ThreadX stack checking is
 208:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    disabled. When the following is defined, ThreadX thread stack checking is enabled.  If stack
 209:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    checking is enabled (TX_ENABLE_STACK_CHECKING is defined), the TX_DISABLE_STACK_FILLING
 210:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    define is negated, thereby forcing the stack fill which is necessary for the stack checking
 211:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    logic.  */
 212:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 213:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_MISRA_ENABLE
 214:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef TX_ENABLE_STACK_CHECKING
 215:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #undef TX_DISABLE_STACK_FILLING
 216:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 217:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 218:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 219:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 220:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the TX_THREAD control block extensions for this port. The main reason
 221:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    for the multiple macros is so that backward compatibility can be maintained with
 222:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    existing ThreadX kernel awareness modules.  */
 223:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 224:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_EXTENSION_0
 225:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_EXTENSION_1
 226:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef  TX_ENABLE_IAR_LIBRARY_SUPPORT
 227:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_EXTENSION_2           VOID    *tx_thread_iar_tls_pointer;
 228:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #elif defined(__ghs__)
 229:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_EXTENSION_2           VOID *  tx_thread_eh_globals;                           \
 230:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                         int     Errno;             /* errno.  */                \
 231:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                         char *  strtok_saved_pos;  /* strtok() position.  */
 232:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #else
 233:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_EXTENSION_2
ARM GAS  /tmp/cc26VsI7.s 			page 8


 234:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 235:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 236:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 237:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_EXTENSION_3
 238:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 239:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 240:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 241:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the port extensions of the remaining ThreadX objects.  */
 242:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 243:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_BLOCK_POOL_EXTENSION
 244:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_BYTE_POOL_EXTENSION
 245:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_EVENT_FLAGS_GROUP_EXTENSION
 246:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_MUTEX_EXTENSION
 247:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_QUEUE_EXTENSION
 248:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_SEMAPHORE_EXTENSION
 249:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_TIMER_EXTENSION
 250:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 251:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 252:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the user extension field of the thread control block.  Nothing
 253:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    additional is needed for this port so it is defined as white space.  */
 254:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 255:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_THREAD_USER_EXTENSION
 256:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_USER_EXTENSION
 257:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 258:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 259:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 260:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the macros for processing extensions in tx_thread_create, tx_thread_delete,
 261:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    tx_thread_shell_entry, and tx_thread_terminate.  */
 262:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 263:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 264:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef  TX_ENABLE_IAR_LIBRARY_SUPPORT
 265:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #if (__VER__ < 8000000)
 266:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_CREATE_EXTENSION(thread_ptr)                      thread_ptr -> tx_thread_iar_tls
 267:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_DELETE_EXTENSION(thread_ptr)                      __iar_dlib_perthread_deallocate
 268:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                     thread_ptr -> tx_thread_iar_tls
 269:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_PORT_SPECIFIC_PRE_SCHEDULER_INITIALIZATION               __iar_dlib_perthread_access(0);
 270:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #else
 271:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** void    *_tx_iar_create_per_thread_tls_area(void);
 272:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** void    _tx_iar_destroy_per_thread_tls_area(void *tls_ptr);
 273:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** void    __iar_Initlocks(void);
 274:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 275:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_CREATE_EXTENSION(thread_ptr)                      thread_ptr -> tx_thread_iar_tls
 276:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_DELETE_EXTENSION(thread_ptr)                      do {_tx_iar_destroy_per_thread_
 277:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                         thread_ptr -> tx_thread_iar
 278:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_PORT_SPECIFIC_PRE_SCHEDULER_INITIALIZATION               do {__iar_Initlocks();} while(0
 279:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 280:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #else
 281:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_CREATE_EXTENSION(thread_ptr)
 282:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_DELETE_EXTENSION(thread_ptr)
 283:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 284:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 285:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #if defined(__ARMVFP__) || defined(__ARM_PCS_VFP) || defined(__ARM_FP) || defined(__TARGET_FPU_VFP)
 286:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 287:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef TX_MISRA_ENABLE
 288:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 289:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** ULONG  _tx_misra_control_get(void);
 290:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** void   _tx_misra_control_set(ULONG value);
ARM GAS  /tmp/cc26VsI7.s 			page 9


 291:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** ULONG  _tx_misra_fpccr_get(void);
 292:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** void   _tx_misra_vfp_touch(void);
 293:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 294:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #else   /* TX_MISRA_ENABLE not defined */
 295:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 296:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define some helper functions (these are intrinsics in some compilers). */
 297:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef __GNUC__ /* GCC and ARM Compiler 6 */
 298:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 299:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline ULONG __get_control_value(void)
 300:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 301:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** ULONG  control_value;
 302:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 303:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     __asm__ volatile (" MRS  %0,CONTROL ": "=r" (control_value) );
 304:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     return(control_value);
 305:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 306:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 307:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline void __set_control_value(ULONG control_value)
 308:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 309:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     __asm__ volatile (" MSR  CONTROL,%0": : "r" (control_value): "memory" );
 310:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 311:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 312:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_VFP_TOUCH()  __asm__ volatile ("VMOV.F32 s0, s0");
 313:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 314:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #elif defined(__CC_ARM) /* ARM Compiler 5 */
 315:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 316:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) ULONG __get_control_value(void)
 317:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 318:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** ULONG  control_value;
 319:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 320:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     __asm volatile ("MRS control_value,CONTROL");
 321:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     return(control_value);
 322:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 323:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 324:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) void __set_control_value(ULONG control_value)
 325:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 326:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     __asm__ volatile ("MSR CONTROL,control_value");
 327:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 328:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Can't access VFP registers with inline asm, so define this in tx_thread_schedule.  */
 329:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** void _tx_vfp_access(void);
 330:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_VFP_TOUCH()  _tx_vfp_access();
 331:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 332:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #elif defined(__ICCARM__)  /* IAR */
 333:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_VFP_TOUCH()  __asm__ volatile ("VMOV.F32 s0, s0");
 334:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif  /* Helper functions for different compilers */
 335:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 336:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif  /* TX_MISRA_ENABLE */
 337:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 338:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 339:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* A completed thread falls into _thread_shell_entry and we can simply deactivate the FPU via CONTR
 340:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    in order to ensure no lazy stacking will occur. */
 341:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 342:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_MISRA_ENABLE
 343:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 344:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_COMPLETED_EXTENSION(thread_ptr)   {                                              
 345:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                     ULONG  _tx_vfp_state;                          
 346:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         _tx_vfp_state =  __get_control_value();    
 347:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         _tx_vfp_state =  _tx_vfp_state & ~((ULONG) 
ARM GAS  /tmp/cc26VsI7.s 			page 10


 348:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         __set_control_value(_tx_vfp_state);        
 349:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                     }
 350:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #else
 351:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 352:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_COMPLETED_EXTENSION(thread_ptr)   {                                              
 353:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                     ULONG  _tx_vfp_state;                          
 354:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         _tx_vfp_state =  _tx_misra_control_get();  
 355:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         _tx_vfp_state =  _tx_vfp_state & ~((ULONG) 
 356:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         _tx_misra_control_set(_tx_vfp_state);      
 357:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                     }
 358:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 359:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 360:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 361:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* A thread can be terminated by another thread, so we first check if it's self-terminating and not
 362:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    If so, deactivate the FPU via CONTROL.FPCA. Otherwise we are in an interrupt or another thread i
 363:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    this one, so if the FPCCR.LSPACT bit is set, we need to save the CONTROL.FPCA state, touch the F
 364:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    the lazy FPU save, then restore the CONTROL.FPCA state. */
 365:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 366:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_MISRA_ENABLE
 367:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 368:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_TERMINATED_EXTENSION(thread_ptr)  {                                              
 369:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                     ULONG  _tx_system_state;                       
 370:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         _tx_system_state =  TX_THREAD_GET_SYSTEM_ST
 371:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         if ((_tx_system_state == ((ULONG) 0)) && ((
 372:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         {                                          
 373:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         ULONG  _tx_vfp_state;                      
 374:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             _tx_vfp_state =  __get_control_value();
 375:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             _tx_vfp_state =  _tx_vfp_state & ~((ULO
 376:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             __set_control_value(_tx_vfp_state);    
 377:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         }                                          
 378:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         else                                       
 379:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         {                                          
 380:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         ULONG  _tx_fpccr;                          
 381:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             _tx_fpccr =  *((ULONG *) 0xE000EF34);  
 382:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             _tx_fpccr =  _tx_fpccr & ((ULONG) 0x01)
 383:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             if (_tx_fpccr == ((ULONG) 0x01))       
 384:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             {                                      
 385:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             ULONG _tx_vfp_state;                   
 386:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                 _tx_vfp_state = __get_control_value
 387:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                 _tx_vfp_state =  _tx_vfp_state & ((
 388:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                 TX_VFP_TOUCH();                    
 389:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                 if (_tx_vfp_state == ((ULONG) 0))  
 390:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                 {                                  
 391:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                     _tx_vfp_state =  __get_control_
 392:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                     _tx_vfp_state =  _tx_vfp_state 
 393:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                     __set_control_value(_tx_vfp_sta
 394:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                 }                                  
 395:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             }                                      
 396:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         }                                          
 397:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                     }
 398:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #else
 399:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 400:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_TERMINATED_EXTENSION(thread_ptr)  {                                              
 401:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                     ULONG  _tx_system_state;                       
 402:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         _tx_system_state =  TX_THREAD_GET_SYSTEM_ST
 403:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         if ((_tx_system_state == ((ULONG) 0)) && ((
 404:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         {                                          
ARM GAS  /tmp/cc26VsI7.s 			page 11


 405:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         ULONG  _tx_vfp_state;                      
 406:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             _tx_vfp_state =  _tx_misra_control_get(
 407:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             _tx_vfp_state =  _tx_vfp_state & ~((ULO
 408:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             _tx_misra_control_set(_tx_vfp_state);  
 409:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         }                                          
 410:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         else                                       
 411:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         {                                          
 412:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         ULONG  _tx_fpccr;                          
 413:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             _tx_fpccr =  _tx_misra_fpccr_get();    
 414:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             _tx_fpccr =  _tx_fpccr & ((ULONG) 0x01)
 415:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             if (_tx_fpccr == ((ULONG) 0x01))       
 416:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             {                                      
 417:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             ULONG _tx_vfp_state;                   
 418:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                 _tx_vfp_state = _tx_misra_control_g
 419:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                 _tx_vfp_state =  _tx_vfp_state & ((
 420:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                 _tx_misra_vfp_touch();             
 421:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                 if (_tx_vfp_state == ((ULONG) 0))  
 422:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                 {                                  
 423:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                     _tx_vfp_state =  _tx_misra_cont
 424:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                     _tx_vfp_state =  _tx_vfp_state 
 425:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                     _tx_misra_control_set(_tx_vfp_s
 426:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                 }                                  
 427:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             }                                      
 428:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         }                                          
 429:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                     }
 430:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 431:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 432:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #else   /* No VFP in use */
 433:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 434:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_COMPLETED_EXTENSION(thread_ptr)
 435:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_TERMINATED_EXTENSION(thread_ptr)
 436:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 437:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif  /* defined(__ARMVFP__) || defined(__ARM_PCS_VFP) || defined(__ARM_FP) || defined(__TARGET_F
 438:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 439:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 440:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the ThreadX object creation extensions for the remaining objects.  */
 441:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 442:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_BLOCK_POOL_CREATE_EXTENSION(pool_ptr)
 443:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_BYTE_POOL_CREATE_EXTENSION(pool_ptr)
 444:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_EVENT_FLAGS_GROUP_CREATE_EXTENSION(group_ptr)
 445:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_MUTEX_CREATE_EXTENSION(mutex_ptr)
 446:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_QUEUE_CREATE_EXTENSION(queue_ptr)
 447:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_SEMAPHORE_CREATE_EXTENSION(semaphore_ptr)
 448:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_TIMER_CREATE_EXTENSION(timer_ptr)
 449:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 450:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 451:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the ThreadX object deletion extensions for the remaining objects.  */
 452:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 453:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_BLOCK_POOL_DELETE_EXTENSION(pool_ptr)
 454:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_BYTE_POOL_DELETE_EXTENSION(pool_ptr)
 455:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_EVENT_FLAGS_GROUP_DELETE_EXTENSION(group_ptr)
 456:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_MUTEX_DELETE_EXTENSION(mutex_ptr)
 457:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_QUEUE_DELETE_EXTENSION(queue_ptr)
 458:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_SEMAPHORE_DELETE_EXTENSION(semaphore_ptr)
 459:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_TIMER_DELETE_EXTENSION(timer_ptr)
 460:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 461:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
ARM GAS  /tmp/cc26VsI7.s 			page 12


 462:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the get system state macro.  */
 463:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 464:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_THREAD_GET_SYSTEM_STATE
 465:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_MISRA_ENABLE
 466:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 467:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef __CC_ARM /* ARM Compiler 5 */
 468:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 469:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** register unsigned int _ipsr __asm("ipsr");
 470:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_GET_SYSTEM_STATE()        (_tx_thread_system_state | _ipsr)
 471:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 472:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #elif defined(__GNUC__) /* GCC and ARM Compiler 6 */
 473:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 474:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline unsigned int __get_ipsr_value(void)
 475:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 476:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** unsigned int  ipsr_value;
 477:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 478:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     return(ipsr_value);
 479:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 480:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 481:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_GET_SYSTEM_STATE()        (_tx_thread_system_state | __get_ipsr_value())
 482:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 483:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #elif defined(__ICCARM__)   /* IAR */
 484:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 485:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_GET_SYSTEM_STATE()        (_tx_thread_system_state | __get_IPSR())
 486:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 487:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif  /* TX_THREAD_GET_SYSTEM_STATE for different compilers */
 488:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 489:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #else   /* TX_MISRA_ENABLE is defined, use MISRA function. */
 490:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** ULONG   _tx_misra_ipsr_get(VOID);
 491:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_GET_SYSTEM_STATE()        (_tx_thread_system_state | _tx_misra_ipsr_get())
 492:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif  /* TX_MISRA_ENABLE */
 493:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif  /* TX_THREAD_GET_SYSTEM_STATE */
 494:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 495:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 496:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the check for whether or not to call the _tx_thread_system_return function.  A non-zero v
 497:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    indicates that _tx_thread_system_return should not be called. This overrides the definition in t
 498:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    for Cortex-M since so we don't waste time checking the _tx_thread_system_state variable that is 
 499:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    zero after initialization for Cortex-M ports. */
 500:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 501:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_THREAD_SYSTEM_RETURN_CHECK
 502:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_SYSTEM_RETURN_CHECK(c)    (c) = ((ULONG) _tx_thread_preempt_disable);
 503:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 504:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 505:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the macro to ensure _tx_thread_preempt_disable is set early in initialization in order to
 506:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    prevent early scheduling on Cortex-M parts.  */
 507:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 508:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_PORT_SPECIFIC_POST_INITIALIZATION    _tx_thread_preempt_disable++;
 509:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 510:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 511:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 512:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 513:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_DISABLE_INLINE
 514:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 515:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the TX_LOWEST_SET_BIT_CALCULATE macro for each compiler. */
 516:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef __ICCARM__       /* IAR Compiler */
 517:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_LOWEST_SET_BIT_CALCULATE(m, b)       (b) = (UINT) __CLZ(__RBIT((m)));
 518:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #elif defined(__CC_ARM) /* AC5 Compiler */
ARM GAS  /tmp/cc26VsI7.s 			page 13


 519:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_LOWEST_SET_BIT_CALCULATE(m, b)       (b) = (UINT) __clz(__rbit((m)));
 520:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #elif defined(__GNUC__) /* GCC and AC6 Compiler */
 521:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_LOWEST_SET_BIT_CALCULATE(m, b)       __asm__ volatile (" RBIT %0,%1 ": "=r" (m) : "r" (m
 522:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                 __asm__ volatile (" CLZ  %0,%1 ": "=r" (b) : "r" (m
 523:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 524:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 525:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 526:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 527:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the interrupt disable/restore macros for each compiler. */
 528:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 529:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #if defined(__GNUC__) || defined(__ICCARM__)
 530:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 531:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*** GCC/AC6 and IAR ***/
 532:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 533:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline unsigned int __get_interrupt_posture(void)
 534:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 535:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** unsigned int posture;
 536:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef TX_PORT_USE_BASEPRI
 537:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     __asm__ volatile ("MRS  %0, BASEPRI ": "=r" (posture));
 538:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #else
 539:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 540:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 541:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     return(posture);
 542:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 543:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 544:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef TX_PORT_USE_BASEPRI
 545:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline void __set_basepri_value(unsigned int basepri_valu
 546:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 547:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     __asm__ volatile ("MSR  BASEPRI,%0 ": : "r" (basepri_value));
 548:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 549:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #else
 550:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline void __enable_interrupts(void)
 551:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 552:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     __asm__ volatile ("CPSIE  i": : : "memory");
 553:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 554:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 555:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 556:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline void __restore_interrupt(unsigned int int_posture)
 557:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 558:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef TX_PORT_USE_BASEPRI
 559:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     __set_basepri_value(int_posture);
 560:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     //__asm__ volatile ("MSR  BASEPRI,%0": : "r" (int_posture): "memory");
 561:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #else
 562:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 563:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 564:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 565:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 566:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline unsigned int __disable_interrupts(void)
  64              		.loc 2 566 63 view .LVU18
  65              	.LBB47:
 567:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 568:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** unsigned int int_posture;
  66              		.loc 2 568 1 view .LVU19
 569:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 570:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     int_posture = __get_interrupt_posture();
  67              		.loc 2 570 5 view .LVU20
  68              	.LBB48:
ARM GAS  /tmp/cc26VsI7.s 			page 14


  69              	.LBI48:
 533:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
  70              		.loc 2 533 63 view .LVU21
  71              	.LBB49:
 535:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef TX_PORT_USE_BASEPRI
  72              		.loc 2 535 1 view .LVU22
 539:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
  73              		.loc 2 539 5 view .LVU23
  74              		.syntax unified
  75              	@ 539 "./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h" 1
  76 0004 EFF31083 		MRS  r3, PRIMASK 
  77              	@ 0 "" 2
  78              	.LVL2:
 541:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
  79              		.loc 2 541 5 view .LVU24
 541:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
  80              		.loc 2 541 5 is_stmt 0 view .LVU25
  81              		.thumb
  82              		.syntax unified
  83              	.LBE49:
  84              	.LBE48:
 571:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 572:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef TX_PORT_USE_BASEPRI
 573:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     __set_basepri_value(TX_PORT_BASEPRI);
 574:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #else
 575:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     __asm__ volatile ("CPSID i" : : : "memory");
  85              		.loc 2 575 5 is_stmt 1 view .LVU26
  86              		.syntax unified
  87              	@ 575 "./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h" 1
  88 0008 72B6     		CPSID i
  89              	@ 0 "" 2
 576:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 577:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     return(int_posture);
  90              		.loc 2 577 5 view .LVU27
  91              	.LVL3:
  92              		.loc 2 577 5 is_stmt 0 view .LVU28
  93              		.thumb
  94              		.syntax unified
  95              	.LBE47:
  96              	.LBE46:
 105:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 106:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #ifdef TX_MUTEX_ENABLE_PERFORMANCE_INFO
 107:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 108:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****     /* Increment the total mutex put counter.  */
 109:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****     _tx_mutex_performance_put_count++;
 110:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 111:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****     /* Increment the number of attempts to put this mutex.  */
 112:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****     mutex_ptr -> tx_mutex_performance_put_count++;
 113:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #endif
 114:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 115:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****     /* If trace is enabled, insert this event into the trace buffer.  */
 116:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****     TX_TRACE_IN_LINE_INSERT(TX_TRACE_MUTEX_PUT, mutex_ptr, TX_POINTER_TO_ULONG_CONVERT(mutex_ptr ->
 117:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 118:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****     /* Log this kernel call.  */
 119:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****     TX_EL_MUTEX_PUT_INSERT
 120:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 121:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****     /* Determine if this mutex is owned.  */
ARM GAS  /tmp/cc26VsI7.s 			page 15


 122:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****     if (mutex_ptr -> tx_mutex_ownership_count != ((UINT) 0))
  97              		.loc 1 122 5 is_stmt 1 view .LVU29
  98              		.loc 1 122 19 is_stmt 0 view .LVU30
  99 000a 8568     		ldr	r5, [r0, #8]
 100              		.loc 1 122 8 view .LVU31
 101 000c 002D     		cmp	r5, #0
 102 000e 00F0F580 		beq	.L2
 103 0012 0446     		mov	r4, r0
 123:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****     {
 124:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 125:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****         /* Pickup the owning thread pointer.  */
 126:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****         thread_ptr =  mutex_ptr -> tx_mutex_owner;
 104              		.loc 1 126 9 is_stmt 1 view .LVU32
 105              		.loc 1 126 20 is_stmt 0 view .LVU33
 106 0014 C268     		ldr	r2, [r0, #12]
 107              	.LVL4:
 127:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 128:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****         /* Pickup thread pointer.  */
 129:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****         TX_THREAD_GET_CURRENT(current_thread)
 108              		.loc 1 129 9 is_stmt 1 view .LVU34
 109 0016 7C49     		ldr	r1, .L40
 110 0018 0968     		ldr	r1, [r1]
 111              	.LVL5:
 130:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 131:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****         /* Check to see if the mutex is owned by the calling thread.  */
 132:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****         if (mutex_ptr -> tx_mutex_owner != current_thread)
 112              		.loc 1 132 9 view .LVU35
 113              		.loc 1 132 12 is_stmt 0 view .LVU36
 114 001a 8A42     		cmp	r2, r1
 115 001c 02D0     		beq	.L3
 133:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****         {
 134:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 135:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****             /* Determine if the preempt disable flag is set, indicating that
 136:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                the caller is not the application but from ThreadX. In such
 137:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                cases, the thread mutex owner does not need to match.  */
 138:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****             if (_tx_thread_preempt_disable == ((UINT) 0))
 116              		.loc 1 138 13 is_stmt 1 view .LVU37
 117              		.loc 1 138 44 is_stmt 0 view .LVU38
 118 001e 7B49     		ldr	r1, .L40+4
 119              	.LVL6:
 120              		.loc 1 138 44 view .LVU39
 121 0020 0968     		ldr	r1, [r1]
 122              		.loc 1 138 16 view .LVU40
 123 0022 31B1     		cbz	r1, .L30
 124              	.L3:
 125              	.LVL7:
 139:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****             {
 140:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 141:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                 /* Invalid mutex release.  */
 142:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 143:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                 /* Restore interrupts.  */
 144:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                 TX_RESTORE
 145:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 146:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                 /* Caller does not own the mutex.  */
 147:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                 status =  TX_NOT_OWNED;
 148:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****             }
 149:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****         }
ARM GAS  /tmp/cc26VsI7.s 			page 16


 150:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 151:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****         /* Determine if we should continue.  */
 152:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****         if (status == TX_NOT_DONE)
 153:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****         {
 154:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 155:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****             /* Decrement the mutex ownership count.  */
 156:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****             mutex_ptr -> tx_mutex_ownership_count--;
 126              		.loc 1 156 13 is_stmt 1 view .LVU41
 127              		.loc 1 156 50 is_stmt 0 view .LVU42
 128 0024 013D     		subs	r5, r5, #1
 129 0026 A560     		str	r5, [r4, #8]
 157:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 158:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****             /* Determine if the mutex is still owned by the current thread.  */
 159:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****             if (mutex_ptr -> tx_mutex_ownership_count != ((UINT) 0))
 130              		.loc 1 159 13 is_stmt 1 view .LVU43
 131              		.loc 1 159 16 is_stmt 0 view .LVU44
 132 0028 3DB1     		cbz	r5, .L5
 160:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****             {
 161:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 162:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                 /* Restore interrupts.  */
 163:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                 TX_RESTORE
 133              		.loc 1 163 17 is_stmt 1 view .LVU45
 134              	.LVL8:
 135              	.LBB50:
 136              	.LBI50:
 556:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 137              		.loc 2 556 55 view .LVU46
 138              	.LBB51:
 562:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 139              		.loc 2 562 5 view .LVU47
 140              		.syntax unified
 141              	@ 562 "./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h" 1
 142 002a 83F31088 		MSR  PRIMASK,r3
 143              	@ 0 "" 2
 144              	.LVL9:
 562:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 145              		.loc 2 562 5 is_stmt 0 view .LVU48
 146              		.thumb
 147              		.syntax unified
 148              	.LBE51:
 149              	.LBE50:
 164:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 165:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                 /* Mutex is still owned, just return successful status.  */
 166:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                 status =  TX_SUCCESS;
 150              		.loc 1 166 17 is_stmt 1 view .LVU49
 151              		.loc 1 166 24 is_stmt 0 view .LVU50
 152 002e 0025     		movs	r5, #0
 153 0030 E7E0     		b	.L1
 154              	.LVL10:
 155              	.L30:
 144:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 156              		.loc 1 144 17 is_stmt 1 view .LVU51
 157              	.LBB52:
 158              	.LBI52:
 556:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 159              		.loc 2 556 55 view .LVU52
 160              	.LBB53:
ARM GAS  /tmp/cc26VsI7.s 			page 17


 562:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 161              		.loc 2 562 5 view .LVU53
 162              		.syntax unified
 163              	@ 562 "./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h" 1
 164 0032 83F31088 		MSR  PRIMASK,r3
 165              	@ 0 "" 2
 166              	.LVL11:
 562:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 167              		.loc 2 562 5 is_stmt 0 view .LVU54
 168              		.thumb
 169              		.syntax unified
 170              	.LBE53:
 171              	.LBE52:
 147:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****             }
 172              		.loc 1 147 17 is_stmt 1 view .LVU55
 152:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****         {
 173              		.loc 1 152 9 view .LVU56
 147:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****             }
 174              		.loc 1 147 24 is_stmt 0 view .LVU57
 175 0036 1E25     		movs	r5, #30
 176 0038 E3E0     		b	.L1
 177              	.LVL12:
 178              	.L5:
 167:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****             }
 168:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****             else
 169:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****             {
 170:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 171:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                 /* Check for a NULL thread pointer, which can only happen during initialization.   
 172:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                 if (thread_ptr == TX_NULL)
 179              		.loc 1 172 17 is_stmt 1 view .LVU58
 180              		.loc 1 172 20 is_stmt 0 view .LVU59
 181 003a 002A     		cmp	r2, #0
 182 003c 47D0     		beq	.L31
 173:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                 {
 174:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 175:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                     /* Restore interrupts.  */
 176:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                     TX_RESTORE
 177:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 178:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                     /* Mutex is now available, return successful status.  */
 179:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                     status =  TX_SUCCESS;
 180:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                 }
 181:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                 else
 182:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                 {
 183:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 184:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                     /* The mutex is now available.   */
 185:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 186:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                     /* Remove this mutex from the owned mutex list.  */
 187:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 188:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                     /* Decrement the ownership count.  */
 189:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                     thread_ptr -> tx_thread_owned_mutex_count--;
 183              		.loc 1 189 21 is_stmt 1 view .LVU60
 184              		.loc 1 189 32 is_stmt 0 view .LVU61
 185 003e D2F8A010 		ldr	r1, [r2, #160]
 186              		.loc 1 189 62 view .LVU62
 187 0042 0139     		subs	r1, r1, #1
 188 0044 C2F8A010 		str	r1, [r2, #160]
 190:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
ARM GAS  /tmp/cc26VsI7.s 			page 18


 191:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                     /* Determine if this mutex was the only one on the list.  */
 192:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                     if (thread_ptr -> tx_thread_owned_mutex_count == ((UINT) 0))
 189              		.loc 1 192 21 is_stmt 1 view .LVU63
 190              		.loc 1 192 24 is_stmt 0 view .LVU64
 191 0048 0029     		cmp	r1, #0
 192 004a 43D1     		bne	.L7
 193:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                     {
 194:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 195:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         /* Yes, the list is empty.  Simply set the head pointer to NULL.  */
 196:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         thread_ptr -> tx_thread_owned_mutex_list =  TX_NULL;
 193              		.loc 1 196 25 is_stmt 1 view .LVU65
 194              		.loc 1 196 66 is_stmt 0 view .LVU66
 195 004c C2F8A410 		str	r1, [r2, #164]
 196              	.LVL13:
 197              	.L8:
 197:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                     }
 198:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                     else
 199:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                     {
 200:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 201:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         /* No, there are more mutexes on the list.  */
 202:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 203:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         /* Link-up the neighbors.  */
 204:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         next_mutex =                             mutex_ptr -> tx_mutex_owned_next;
 205:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         previous_mutex =                         mutex_ptr -> tx_mutex_owned_previo
 206:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         next_mutex -> tx_mutex_owned_previous =  previous_mutex;
 207:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         previous_mutex -> tx_mutex_owned_next =  next_mutex;
 208:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 209:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         /* See if we have to update the created list head pointer.  */
 210:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         if (thread_ptr -> tx_thread_owned_mutex_list == mutex_ptr)
 211:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         {
 212:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 213:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Yes, move the head pointer to the next link. */
 214:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             thread_ptr -> tx_thread_owned_mutex_list =  next_mutex;
 215:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         }
 216:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                     }
 217:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 218:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                     /* Determine if the simple, non-suspension, non-priority inheritance case is pr
 219:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                     if (mutex_ptr -> tx_mutex_suspension_list == TX_NULL)
 198              		.loc 1 219 21 is_stmt 1 view .LVU67
 199              		.loc 1 219 35 is_stmt 0 view .LVU68
 200 0050 A169     		ldr	r1, [r4, #24]
 201              		.loc 1 219 24 view .LVU69
 202 0052 0029     		cmp	r1, #0
 203 0054 49D0     		beq	.L32
 204              	.L9:
 205              	.LVL14:
 220:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                     {
 221:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 222:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         /* Is this a priority inheritance mutex?  */
 223:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         if (mutex_ptr -> tx_mutex_inherit == TX_FALSE)
 224:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         {
 225:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 226:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Yes, we are done - set the mutex owner to NULL.   */
 227:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             mutex_ptr -> tx_mutex_owner =  TX_NULL;
 228:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 229:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Restore interrupts.  */
 230:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             TX_RESTORE
ARM GAS  /tmp/cc26VsI7.s 			page 19


 231:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 232:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Mutex is now available, return successful status.  */
 233:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             status =  TX_SUCCESS;
 234:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         }
 235:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                     }
 236:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 237:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                     /* Determine if the processing is complete.  */
 238:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                     if (status == TX_NOT_DONE)
 206              		.loc 1 238 21 is_stmt 1 view .LVU70
 239:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                     {
 240:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 241:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         /* Initialize original owner and thread priority.  */
 242:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         old_owner =      TX_NULL;
 207              		.loc 1 242 25 view .LVU71
 243:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         old_priority =   thread_ptr -> tx_thread_user_priority;
 208              		.loc 1 243 25 view .LVU72
 209              		.loc 1 243 38 is_stmt 0 view .LVU73
 210 0056 D2F89470 		ldr	r7, [r2, #148]
 211              	.LVL15:
 244:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 245:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         /* Does this mutex support priority inheritance?  */
 246:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 212              		.loc 1 246 25 is_stmt 1 view .LVU74
 213              		.loc 1 246 39 is_stmt 0 view .LVU75
 214 005a 2169     		ldr	r1, [r4, #16]
 215              		.loc 1 246 28 view .LVU76
 216 005c 0129     		cmp	r1, #1
 217 005e 4DD0     		beq	.L33
 218              	.LVL16:
 219              	.L10:
 247:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         {
 248:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 249:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #ifndef TX_NOT_INTERRUPTABLE
 250:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 251:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Temporarily disable preemption.  */
 252:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             _tx_thread_preempt_disable++;
 253:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 254:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Restore interrupts.  */
 255:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             TX_RESTORE
 256:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #endif
 257:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 258:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Default the inheritance priority to disabled.  */
 259:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             inheritance_priority =  ((UINT) TX_MAX_PRIORITIES);
 260:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 261:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Search the owned mutexes for this thread to determine the highest pr
 262:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                former mutex owner to return to.  */
 263:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             next_mutex =  thread_ptr -> tx_thread_owned_mutex_list;
 264:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             while (next_mutex != TX_NULL)
 265:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             {
 266:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 267:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 /* Does this mutex support priority inheritance?  */
 268:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 if (next_mutex -> tx_mutex_inherit == TX_TRUE)
 269:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 {
 270:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 271:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     /* Determine if highest priority field of the mutex is higher t
 272:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                        restore.  */
 273:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     if (next_mutex -> tx_mutex_highest_priority_waiting < inheritan
ARM GAS  /tmp/cc26VsI7.s 			page 20


 274:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     {
 275:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 276:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                         /* Use this priority to return releasing thread to.  */
 277:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                         inheritance_priority =   next_mutex -> tx_mutex_highest_pri
 278:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     }
 279:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 }
 280:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 281:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 /* Move mutex pointer to the next mutex in the list.  */
 282:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 next_mutex =  next_mutex -> tx_mutex_owned_next;
 283:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 284:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 /* Are we at the end of the list?  */
 285:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 if (next_mutex == thread_ptr -> tx_thread_owned_mutex_list)
 286:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 {
 287:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 288:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     /* Yes, set the next mutex to NULL.  */
 289:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     next_mutex =  TX_NULL;
 290:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 }
 291:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             }
 292:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 293:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #ifndef TX_NOT_INTERRUPTABLE
 294:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 295:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Disable interrupts.  */
 296:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             TX_DISABLE
 297:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 298:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Undo the temporarily preemption disable.  */
 299:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             _tx_thread_preempt_disable--;
 300:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #endif
 301:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 302:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Set the inherit priority to that of the highest priority thread wait
 303:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             thread_ptr -> tx_thread_inherit_priority =  inheritance_priority;
 304:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 305:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Determine if the inheritance priority is less than the default old p
 306:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             if (inheritance_priority < old_priority)
 307:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             {
 308:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 309:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 /* Yes, update the old priority.  */
 310:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 old_priority =  inheritance_priority;
 311:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             }
 312:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         }
 313:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 314:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         /* Determine if priority inheritance is in effect and there are one or more
 315:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                            threads suspended on the mutex.  */
 316:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         if (mutex_ptr -> tx_mutex_suspended_count > ((UINT) 1))
 220              		.loc 1 316 25 is_stmt 1 view .LVU77
 221              		.loc 1 316 39 is_stmt 0 view .LVU78
 222 0060 E269     		ldr	r2, [r4, #28]
 223              	.LVL17:
 224              		.loc 1 316 28 view .LVU79
 225 0062 012A     		cmp	r2, #1
 226 0064 02D9     		bls	.L15
 317:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         {
 318:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 319:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Is priority inheritance in effect?  */
 320:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 227              		.loc 1 320 29 is_stmt 1 view .LVU80
 228              		.loc 1 320 43 is_stmt 0 view .LVU81
 229 0066 2269     		ldr	r2, [r4, #16]
ARM GAS  /tmp/cc26VsI7.s 			page 21


 230              		.loc 1 320 32 view .LVU82
 231 0068 012A     		cmp	r2, #1
 232 006a 6BD0     		beq	.L34
 233              	.LVL18:
 234              	.L15:
 321:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             {
 322:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 323:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 /* Yes, this code is simply to ensure the highest priority thread i
 324:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                    at the front of the suspension list.  */
 325:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 326:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #ifndef TX_NOT_INTERRUPTABLE
 327:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 328:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 /* Temporarily disable preemption.  */
 329:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 _tx_thread_preempt_disable++;
 330:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 331:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 /* Restore interrupts.  */
 332:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 TX_RESTORE
 333:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #endif
 334:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 335:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 /* Call the mutex prioritize processing to ensure the
 336:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                    highest priority thread is resumed.  */
 337:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #ifdef TX_MISRA_ENABLE
 338:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 do
 339:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 {
 340:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     status =  _tx_mutex_prioritize(mutex_ptr);
 341:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 } while (status != TX_SUCCESS);
 342:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #else
 343:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 _tx_mutex_prioritize(mutex_ptr);
 344:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #endif
 345:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 346:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 /* At this point, the highest priority thread is at the
 347:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                    front of the suspension list.  */
 348:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 349:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 /* Optional processing extension.  */
 350:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 TX_MUTEX_PUT_EXTENSION_1
 351:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 352:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #ifndef TX_NOT_INTERRUPTABLE
 353:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 354:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 /* Disable interrupts.  */
 355:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 TX_DISABLE
 356:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 357:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 /* Back off the preemption disable.  */
 358:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 _tx_thread_preempt_disable--;
 359:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #endif
 360:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             }
 361:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         }
 362:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 363:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         /* Now determine if there are any threads still waiting on the mutex.  */
 364:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         if (mutex_ptr -> tx_mutex_suspension_list == TX_NULL)
 235              		.loc 1 364 25 is_stmt 1 view .LVU83
 236              		.loc 1 364 39 is_stmt 0 view .LVU84
 237 006c A669     		ldr	r6, [r4, #24]
 238              		.loc 1 364 28 view .LVU85
 239 006e 002E     		cmp	r6, #0
 240 0070 78D0     		beq	.L35
 365:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         {
 366:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
ARM GAS  /tmp/cc26VsI7.s 			page 22


 367:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* No, there are no longer any threads waiting on the mutex.  */
 368:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 369:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #ifndef TX_NOT_INTERRUPTABLE
 370:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 371:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Temporarily disable preemption.  */
 372:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             _tx_thread_preempt_disable++;
 373:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 374:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Restore interrupts.  */
 375:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             TX_RESTORE
 376:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #endif
 377:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 378:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Mutex is not owned, but it is possible that a thread that
 379:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                caused a priority inheritance to occur is no longer waiting
 380:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                on the mutex.  */
 381:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 382:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Setup the highest priority waiting thread.  */
 383:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             mutex_ptr -> tx_mutex_highest_priority_waiting =  (UINT) TX_MAX_PRIORIT
 384:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 385:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Determine if we need to restore priority.  */
 386:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             if ((mutex_ptr -> tx_mutex_owner) -> tx_thread_priority != old_priority
 387:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             {
 388:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 389:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 /* Yes, restore the priority of thread.  */
 390:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 _tx_mutex_priority_change(mutex_ptr -> tx_mutex_owner, old_priority
 391:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             }
 392:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 393:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #ifndef TX_NOT_INTERRUPTABLE
 394:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 395:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Disable interrupts again.  */
 396:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             TX_DISABLE
 397:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 398:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Back off the preemption disable.  */
 399:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             _tx_thread_preempt_disable--;
 400:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #endif
 401:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 402:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Set the mutex owner to NULL.  */
 403:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             mutex_ptr -> tx_mutex_owner =  TX_NULL;
 404:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 405:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Restore interrupts.  */
 406:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             TX_RESTORE
 407:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 408:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Check for preemption.  */
 409:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             _tx_thread_system_preempt_check();
 410:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 411:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Set status to success.  */
 412:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             status =  TX_SUCCESS;
 413:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         }
 414:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         else
 415:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         {
 416:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 417:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Pickup the thread at the front of the suspension list.  */
 418:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             thread_ptr =  mutex_ptr -> tx_mutex_suspension_list;
 241              		.loc 1 418 29 is_stmt 1 view .LVU86
 242              	.LVL19:
 419:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 420:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Save the previous ownership information, if inheritance is
 421:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                in effect.  */
ARM GAS  /tmp/cc26VsI7.s 			page 23


 422:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 243              		.loc 1 422 29 view .LVU87
 244              		.loc 1 422 43 is_stmt 0 view .LVU88
 245 0072 2269     		ldr	r2, [r4, #16]
 246              		.loc 1 422 32 view .LVU89
 247 0074 012A     		cmp	r2, #1
 248 0076 00F09380 		beq	.L36
 242:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         old_priority =   thread_ptr -> tx_thread_user_priority;
 249              		.loc 1 242 35 view .LVU90
 250 007a 4FF00008 		mov	r8, #0
 251              	.LVL20:
 252              	.L18:
 423:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             {
 424:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 425:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 /* Remember the old mutex owner.  */
 426:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 old_owner =  mutex_ptr -> tx_mutex_owner;
 427:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 428:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 /* Setup owner thread priority information.  */
 429:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 mutex_ptr -> tx_mutex_original_priority =   thread_ptr -> tx_thread
 430:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 431:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 /* Setup the highest priority waiting thread.  */
 432:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 mutex_ptr -> tx_mutex_highest_priority_waiting =  (UINT) TX_MAX_PRI
 433:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             }
 434:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 435:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Determine how many mutexes are owned by this thread.  */
 436:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             owned_count =  thread_ptr -> tx_thread_owned_mutex_count;
 253              		.loc 1 436 29 is_stmt 1 view .LVU91
 254              		.loc 1 436 41 is_stmt 0 view .LVU92
 255 007e D6F8A020 		ldr	r2, [r6, #160]
 256              	.LVL21:
 437:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 438:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Determine if this thread owns any other mutexes that have priority i
 439:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             if (owned_count == ((UINT) 0))
 257              		.loc 1 439 29 is_stmt 1 view .LVU93
 258              		.loc 1 439 32 is_stmt 0 view .LVU94
 259 0082 002A     		cmp	r2, #0
 260 0084 40F09380 		bne	.L19
 440:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             {
 441:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 442:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 /* The owned mutex list is empty.  Add mutex to empty list.  */
 443:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 thread_ptr -> tx_thread_owned_mutex_list =     mutex_ptr;
 261              		.loc 1 443 33 is_stmt 1 view .LVU95
 262              		.loc 1 443 74 is_stmt 0 view .LVU96
 263 0088 C6F8A440 		str	r4, [r6, #164]
 444:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 mutex_ptr -> tx_mutex_owned_next =             mutex_ptr;
 264              		.loc 1 444 33 is_stmt 1 view .LVU97
 265              		.loc 1 444 66 is_stmt 0 view .LVU98
 266 008c E462     		str	r4, [r4, #44]
 445:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 mutex_ptr -> tx_mutex_owned_previous =         mutex_ptr;
 267              		.loc 1 445 33 is_stmt 1 view .LVU99
 268              		.loc 1 445 70 is_stmt 0 view .LVU100
 269 008e 2463     		str	r4, [r4, #48]
 270              	.L20:
 446:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             }
 447:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             else
 448:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             {
 449:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
ARM GAS  /tmp/cc26VsI7.s 			page 24


 450:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 /* Non-empty list. Link up the mutex.  */
 451:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 452:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 /* Pickup tail pointer.  */
 453:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 next_mutex =                            thread_ptr -> tx_thread_own
 454:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 previous_mutex =                        next_mutex -> tx_mutex_owne
 455:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 456:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 /* Place the owned mutex in the list.  */
 457:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 next_mutex -> tx_mutex_owned_previous =  mutex_ptr;
 458:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 previous_mutex -> tx_mutex_owned_next =  mutex_ptr;
 459:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 460:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 /* Setup this mutex's next and previous created links.  */
 461:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 mutex_ptr -> tx_mutex_owned_previous =   previous_mutex;
 462:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 mutex_ptr -> tx_mutex_owned_next =       next_mutex;
 463:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             }
 464:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 465:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Increment the number of mutexes owned counter.  */
 466:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             thread_ptr -> tx_thread_owned_mutex_count =  owned_count + ((UINT) 1);
 271              		.loc 1 466 29 is_stmt 1 view .LVU101
 272              		.loc 1 466 86 is_stmt 0 view .LVU102
 273 0090 0132     		adds	r2, r2, #1
 274              	.LVL22:
 275              		.loc 1 466 71 view .LVU103
 276 0092 C6F8A020 		str	r2, [r6, #160]
 467:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 468:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Mark the Mutex as owned and fill in the corresponding information.  
 469:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             mutex_ptr -> tx_mutex_ownership_count =  (UINT) 1;
 277              		.loc 1 469 29 is_stmt 1 view .LVU104
 278              		.loc 1 469 67 is_stmt 0 view .LVU105
 279 0096 0122     		movs	r2, #1
 280              	.LVL23:
 281              		.loc 1 469 67 view .LVU106
 282 0098 A260     		str	r2, [r4, #8]
 283              	.LVL24:
 470:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             mutex_ptr -> tx_mutex_owner =            thread_ptr;
 284              		.loc 1 470 29 is_stmt 1 view .LVU107
 285              		.loc 1 470 57 is_stmt 0 view .LVU108
 286 009a E660     		str	r6, [r4, #12]
 471:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 472:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Remove the suspended thread from the list.  */
 473:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 474:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Decrement the suspension count.  */
 475:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             mutex_ptr -> tx_mutex_suspended_count--;
 287              		.loc 1 475 29 is_stmt 1 view .LVU109
 288              		.loc 1 475 39 is_stmt 0 view .LVU110
 289 009c E269     		ldr	r2, [r4, #28]
 290              		.loc 1 475 66 view .LVU111
 291 009e 013A     		subs	r2, r2, #1
 292 00a0 E261     		str	r2, [r4, #28]
 476:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 477:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Pickup the suspended count.  */
 478:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             suspended_count =  mutex_ptr -> tx_mutex_suspended_count;
 293              		.loc 1 478 29 is_stmt 1 view .LVU112
 294              	.LVL25:
 479:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 480:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* See if this is the only suspended thread on the list.  */
 481:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             if (suspended_count == TX_NO_SUSPENSIONS)
 295              		.loc 1 481 29 view .LVU113
ARM GAS  /tmp/cc26VsI7.s 			page 25


 296              		.loc 1 481 32 is_stmt 0 view .LVU114
 297 00a2 002A     		cmp	r2, #0
 298 00a4 40F08B80 		bne	.L21
 482:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             {
 483:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 484:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 /* Yes, the only suspended thread.  */
 485:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 486:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 /* Update the head pointer.  */
 487:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 mutex_ptr -> tx_mutex_suspension_list =  TX_NULL;
 299              		.loc 1 487 33 is_stmt 1 view .LVU115
 300              		.loc 1 487 71 is_stmt 0 view .LVU116
 301 00a8 A261     		str	r2, [r4, #24]
 302              	.LVL26:
 303              	.L22:
 488:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             }
 489:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             else
 490:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             {
 491:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 492:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 /* At least one more thread is on the same expiration list.  */
 493:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 494:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 /* Update the list head pointer.  */
 495:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 next_thread =                                  thread_ptr -> tx_thr
 496:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 mutex_ptr -> tx_mutex_suspension_list =        next_thread;
 497:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 498:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 /* Update the links of the adjacent threads.  */
 499:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 previous_thread =                              thread_ptr -> tx_thr
 500:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 next_thread -> tx_thread_suspended_previous =  previous_thread;
 501:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 previous_thread -> tx_thread_suspended_next =  next_thread;
 502:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             }
 503:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 504:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Prepare for resumption of the first thread.  */
 505:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 506:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Clear cleanup routine to avoid timeout.  */
 507:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 304              		.loc 1 507 29 is_stmt 1 view .LVU117
 305              		.loc 1 507 69 is_stmt 0 view .LVU118
 306 00aa 0022     		movs	r2, #0
 307 00ac B266     		str	r2, [r6, #104]
 508:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 509:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Put return status into the thread control block.  */
 510:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 308              		.loc 1 510 29 is_stmt 1 view .LVU119
 309              		.loc 1 510 68 is_stmt 0 view .LVU120
 310 00ae C6F88420 		str	r2, [r6, #132]
 511:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 512:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #ifdef TX_NOT_INTERRUPTABLE
 513:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 514:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Determine if priority inheritance is enabled for this mutex.  */
 515:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 516:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             {
 517:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 518:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 /* Yes, priority inheritance is requested.  */
 519:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 520:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 /* Determine if there are any more threads still suspended on the m
 521:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 if (mutex_ptr -> tx_mutex_suspended_count != ((ULONG) 0))
 522:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 {
 523:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
ARM GAS  /tmp/cc26VsI7.s 			page 26


 524:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     /* Determine if there are more than one thread suspended on the
 525:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     if (mutex_ptr -> tx_mutex_suspended_count > ((ULONG) 1))
 526:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     {
 527:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 528:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                         /* If so, prioritize the list so the highest priority threa
 529:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                            front of the suspension list.  */
 530:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #ifdef TX_MISRA_ENABLE
 531:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                         do
 532:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                         {
 533:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                             status =  _tx_mutex_prioritize(mutex_ptr);
 534:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                         } while (status != TX_SUCCESS);
 535:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #else
 536:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                         _tx_mutex_prioritize(mutex_ptr);
 537:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #endif
 538:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     }
 539:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 540:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     /* Now, pickup the list head and set the priority.  */
 541:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 542:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     /* Determine if there still are threads suspended for this mute
 543:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     suspended_thread =  mutex_ptr -> tx_mutex_suspension_list;
 544:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     if (suspended_thread != TX_NULL)
 545:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     {
 546:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 547:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                         /* Setup the highest priority thread waiting on this mutex.
 548:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                         mutex_ptr -> tx_mutex_highest_priority_waiting =  suspended
 549:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     }
 550:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 }
 551:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 552:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 /* Restore previous priority needs to be restored after priority
 553:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                    inheritance.  */
 554:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 555:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 /* Determine if we need to restore priority.  */
 556:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 if (old_owner -> tx_thread_priority != old_priority)
 557:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 {
 558:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 559:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     /* Restore priority of thread.  */
 560:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     _tx_mutex_priority_change(old_owner, old_priority);
 561:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 }
 562:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             }
 563:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 564:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Resume the thread!  */
 565:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             _tx_thread_system_ni_resume(thread_ptr);
 566:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 567:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Restore interrupts.  */
 568:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             TX_RESTORE
 569:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #else
 570:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 571:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Temporarily disable preemption.  */
 572:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             _tx_thread_preempt_disable++;
 311              		.loc 1 572 29 is_stmt 1 view .LVU121
 312              		.loc 1 572 55 is_stmt 0 view .LVU122
 313 00b2 5649     		ldr	r1, .L40+4
 314 00b4 0A68     		ldr	r2, [r1]
 315 00b6 0132     		adds	r2, r2, #1
 316 00b8 0A60     		str	r2, [r1]
 573:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 574:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Restore interrupts.  */
ARM GAS  /tmp/cc26VsI7.s 			page 27


 575:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             TX_RESTORE
 317              		.loc 1 575 29 is_stmt 1 view .LVU123
 318              	.LVL27:
 319              	.LBB54:
 320              	.LBI54:
 556:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 321              		.loc 2 556 55 view .LVU124
 322              	.LBB55:
 562:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 323              		.loc 2 562 5 view .LVU125
 324              		.syntax unified
 325              	@ 562 "./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h" 1
 326 00ba 83F31088 		MSR  PRIMASK,r3
 327              	@ 0 "" 2
 328              	.LVL28:
 562:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 329              		.loc 2 562 5 is_stmt 0 view .LVU126
 330              		.thumb
 331              		.syntax unified
 332              	.LBE55:
 333              	.LBE54:
 576:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 577:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Determine if priority inheritance is enabled for this mutex.  */
 578:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 334              		.loc 1 578 29 is_stmt 1 view .LVU127
 335              		.loc 1 578 43 is_stmt 0 view .LVU128
 336 00be 2369     		ldr	r3, [r4, #16]
 337              	.LVL29:
 338              		.loc 1 578 32 view .LVU129
 339 00c0 012B     		cmp	r3, #1
 340 00c2 00F08280 		beq	.L37
 341              	.LVL30:
 342              	.L23:
 579:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             {
 580:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 581:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 /* Yes, priority inheritance is requested.  */
 582:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 583:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 /* Determine if there are any more threads still suspended on the m
 584:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 if (mutex_ptr -> tx_mutex_suspended_count != TX_NO_SUSPENSIONS)
 585:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 {
 586:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 587:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     /* Prioritize the list so the highest priority thread is placed
 588:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                        front of the suspension list.  */
 589:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #ifdef TX_MISRA_ENABLE
 590:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     do
 591:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     {
 592:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                         status =  _tx_mutex_prioritize(mutex_ptr);
 593:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     } while (status != TX_SUCCESS);
 594:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #else
 595:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     _tx_mutex_prioritize(mutex_ptr);
 596:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #endif
 597:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 598:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     /* Now, pickup the list head and set the priority.  */
 599:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 600:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     /* Optional processing extension.  */
 601:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     TX_MUTEX_PUT_EXTENSION_2
 602:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
ARM GAS  /tmp/cc26VsI7.s 			page 28


 603:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     /* Disable interrupts.  */
 604:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     TX_DISABLE
 605:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 606:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     /* Determine if there still are threads suspended for this mute
 607:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     suspended_thread =  mutex_ptr -> tx_mutex_suspension_list;
 608:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     if (suspended_thread != TX_NULL)
 609:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     {
 610:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 611:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                         /* Setup the highest priority thread waiting on this mutex.
 612:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                         mutex_ptr -> tx_mutex_highest_priority_waiting =  suspended
 613:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     }
 614:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 615:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     /* Restore interrupts.  */
 616:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     TX_RESTORE
 617:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 }
 618:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 619:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 /* Restore previous priority needs to be restored after priority
 620:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                    inheritance.  */
 621:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 622:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 /* Is the priority different?  */
 623:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 if (old_owner -> tx_thread_priority != old_priority)
 624:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 {
 625:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 626:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     /* Restore the priority of thread.  */
 627:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     _tx_mutex_priority_change(old_owner, old_priority);
 628:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 }
 629:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             }
 630:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 631:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Resume thread.  */
 632:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             _tx_thread_system_resume(thread_ptr);
 343              		.loc 1 632 29 is_stmt 1 view .LVU130
 344 00c6 3046     		mov	r0, r6
 345 00c8 FFF7FEFF 		bl	_tx_thread_system_resume
 346              	.LVL31:
 633:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #endif
 634:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 635:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Return a successful status.  */
 636:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             status =  TX_SUCCESS;
 347              		.loc 1 636 29 view .LVU131
 348              		.loc 1 636 29 is_stmt 0 view .LVU132
 349 00cc 99E0     		b	.L1
 350              	.LVL32:
 351              	.L31:
 176:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 352              		.loc 1 176 21 is_stmt 1 view .LVU133
 353              	.LBB56:
 354              	.LBI56:
 556:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 355              		.loc 2 556 55 view .LVU134
 356              	.LBB57:
 562:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 357              		.loc 2 562 5 view .LVU135
 358              		.syntax unified
 359              	@ 562 "./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h" 1
 360 00ce 83F31088 		MSR  PRIMASK,r3
 361              	@ 0 "" 2
 362              	.LVL33:
ARM GAS  /tmp/cc26VsI7.s 			page 29


 562:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 363              		.loc 2 562 5 is_stmt 0 view .LVU136
 364              		.thumb
 365              		.syntax unified
 366              	.LBE57:
 367              	.LBE56:
 179:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                 }
 368              		.loc 1 179 21 is_stmt 1 view .LVU137
 179:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                 }
 369              		.loc 1 179 21 is_stmt 0 view .LVU138
 370 00d2 96E0     		b	.L1
 371              	.LVL34:
 372              	.L7:
 204:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         previous_mutex =                         mutex_ptr -> tx_mutex_owned_previo
 373              		.loc 1 204 25 is_stmt 1 view .LVU139
 204:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         previous_mutex =                         mutex_ptr -> tx_mutex_owned_previo
 374              		.loc 1 204 36 is_stmt 0 view .LVU140
 375 00d4 E16A     		ldr	r1, [r4, #44]
 376              	.LVL35:
 205:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         next_mutex -> tx_mutex_owned_previous =  previous_mutex;
 377              		.loc 1 205 25 is_stmt 1 view .LVU141
 205:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         next_mutex -> tx_mutex_owned_previous =  previous_mutex;
 378              		.loc 1 205 40 is_stmt 0 view .LVU142
 379 00d6 206B     		ldr	r0, [r4, #48]
 380              	.LVL36:
 206:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         previous_mutex -> tx_mutex_owned_next =  next_mutex;
 381              		.loc 1 206 25 is_stmt 1 view .LVU143
 206:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         previous_mutex -> tx_mutex_owned_next =  next_mutex;
 382              		.loc 1 206 63 is_stmt 0 view .LVU144
 383 00d8 0863     		str	r0, [r1, #48]
 207:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 384              		.loc 1 207 25 is_stmt 1 view .LVU145
 207:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 385              		.loc 1 207 63 is_stmt 0 view .LVU146
 386 00da C162     		str	r1, [r0, #44]
 210:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         {
 387              		.loc 1 210 25 is_stmt 1 view .LVU147
 210:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         {
 388              		.loc 1 210 40 is_stmt 0 view .LVU148
 389 00dc D2F8A400 		ldr	r0, [r2, #164]
 390              	.LVL37:
 210:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         {
 391              		.loc 1 210 28 view .LVU149
 392 00e0 A042     		cmp	r0, r4
 393 00e2 B5D1     		bne	.L8
 214:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         }
 394              		.loc 1 214 29 is_stmt 1 view .LVU150
 214:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         }
 395              		.loc 1 214 70 is_stmt 0 view .LVU151
 396 00e4 C2F8A410 		str	r1, [r2, #164]
 397 00e8 B2E7     		b	.L8
 398              	.LVL38:
 399              	.L32:
 223:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         {
 400              		.loc 1 223 25 is_stmt 1 view .LVU152
 223:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         {
 401              		.loc 1 223 39 is_stmt 0 view .LVU153
ARM GAS  /tmp/cc26VsI7.s 			page 30


 402 00ea 2169     		ldr	r1, [r4, #16]
 223:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         {
 403              		.loc 1 223 28 view .LVU154
 404 00ec 0029     		cmp	r1, #0
 405 00ee B2D1     		bne	.L9
 227:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 406              		.loc 1 227 29 is_stmt 1 view .LVU155
 227:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 407              		.loc 1 227 57 is_stmt 0 view .LVU156
 408 00f0 0022     		movs	r2, #0
 409              	.LVL39:
 227:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 410              		.loc 1 227 57 view .LVU157
 411 00f2 E260     		str	r2, [r4, #12]
 230:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 412              		.loc 1 230 29 is_stmt 1 view .LVU158
 413              	.LVL40:
 414              	.LBB58:
 415              	.LBI58:
 556:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 416              		.loc 2 556 55 view .LVU159
 417              	.LBB59:
 562:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 418              		.loc 2 562 5 view .LVU160
 419              		.syntax unified
 420              	@ 562 "./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h" 1
 421 00f4 83F31088 		MSR  PRIMASK,r3
 422              	@ 0 "" 2
 423              	.LVL41:
 562:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 424              		.loc 2 562 5 is_stmt 0 view .LVU161
 425              		.thumb
 426              		.syntax unified
 427              	.LBE59:
 428              	.LBE58:
 233:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         }
 429              		.loc 1 233 29 is_stmt 1 view .LVU162
 238:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                     {
 430              		.loc 1 238 21 view .LVU163
 233:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         }
 431              		.loc 1 233 36 is_stmt 0 view .LVU164
 432 00f8 0D46     		mov	r5, r1
 433 00fa 82E0     		b	.L1
 434              	.LVL42:
 435              	.L33:
 252:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 436              		.loc 1 252 29 is_stmt 1 view .LVU165
 252:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 437              		.loc 1 252 55 is_stmt 0 view .LVU166
 438 00fc 4348     		ldr	r0, .L40+4
 439 00fe 0168     		ldr	r1, [r0]
 440 0100 0131     		adds	r1, r1, #1
 441 0102 0160     		str	r1, [r0]
 255:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #endif
 442              		.loc 1 255 29 is_stmt 1 view .LVU167
 443              	.LVL43:
 444              	.LBB60:
ARM GAS  /tmp/cc26VsI7.s 			page 31


 445              	.LBI60:
 556:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 446              		.loc 2 556 55 view .LVU168
 447              	.LBB61:
 562:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 448              		.loc 2 562 5 view .LVU169
 449              		.syntax unified
 450              	@ 562 "./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h" 1
 451 0104 83F31088 		MSR  PRIMASK,r3
 452              	@ 0 "" 2
 453              	.LVL44:
 562:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 454              		.loc 2 562 5 is_stmt 0 view .LVU170
 455              		.thumb
 456              		.syntax unified
 457              	.LBE61:
 458              	.LBE60:
 259:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 459              		.loc 1 259 29 is_stmt 1 view .LVU171
 263:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             while (next_mutex != TX_NULL)
 460              		.loc 1 263 29 view .LVU172
 263:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             while (next_mutex != TX_NULL)
 461              		.loc 1 263 40 is_stmt 0 view .LVU173
 462 0108 D2F8A400 		ldr	r0, [r2, #164]
 463              	.LVL45:
 264:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             {
 464              		.loc 1 264 29 is_stmt 1 view .LVU174
 263:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             while (next_mutex != TX_NULL)
 465              		.loc 1 263 40 is_stmt 0 view .LVU175
 466 010c 0346     		mov	r3, r0
 467              	.LVL46:
 259:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 468              		.loc 1 259 50 view .LVU176
 469 010e 2026     		movs	r6, #32
 264:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             {
 470              		.loc 1 264 35 view .LVU177
 471 0110 02E0     		b	.L11
 472              	.LVL47:
 473              	.L12:
 282:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 474              		.loc 1 282 33 is_stmt 1 view .LVU178
 282:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 475              		.loc 1 282 44 is_stmt 0 view .LVU179
 476 0112 DB6A     		ldr	r3, [r3, #44]
 477              	.LVL48:
 285:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 {
 478              		.loc 1 285 33 is_stmt 1 view .LVU180
 285:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 {
 479              		.loc 1 285 36 is_stmt 0 view .LVU181
 480 0114 9842     		cmp	r0, r3
 481 0116 08D0     		beq	.L13
 482              	.LVL49:
 483              	.L11:
 264:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             {
 484              		.loc 1 264 47 is_stmt 1 view .LVU182
 485 0118 3BB1     		cbz	r3, .L13
 268:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 {
ARM GAS  /tmp/cc26VsI7.s 			page 32


 486              		.loc 1 268 33 view .LVU183
 268:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 {
 487              		.loc 1 268 48 is_stmt 0 view .LVU184
 488 011a 1969     		ldr	r1, [r3, #16]
 268:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 {
 489              		.loc 1 268 36 view .LVU185
 490 011c 0129     		cmp	r1, #1
 491 011e F8D1     		bne	.L12
 273:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     {
 492              		.loc 1 273 37 is_stmt 1 view .LVU186
 273:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     {
 493              		.loc 1 273 52 is_stmt 0 view .LVU187
 494 0120 996A     		ldr	r1, [r3, #40]
 273:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     {
 495              		.loc 1 273 40 view .LVU188
 496 0122 B142     		cmp	r1, r6
 497 0124 F5D2     		bcs	.L12
 277:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     }
 498              		.loc 1 277 62 view .LVU189
 499 0126 0E46     		mov	r6, r1
 500              	.LVL50:
 277:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     }
 501              		.loc 1 277 62 view .LVU190
 502 0128 F3E7     		b	.L12
 503              	.LVL51:
 504              	.L13:
 296:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 505              		.loc 1 296 29 is_stmt 1 view .LVU191
 506              	.LBB62:
 507              	.LBI62:
 566:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 508              		.loc 2 566 63 view .LVU192
 509              	.LBB63:
 568:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 510              		.loc 2 568 1 view .LVU193
 570:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 511              		.loc 2 570 5 view .LVU194
 512              	.LBB64:
 513              	.LBI64:
 533:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 514              		.loc 2 533 63 view .LVU195
 515              	.LBB65:
 535:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef TX_PORT_USE_BASEPRI
 516              		.loc 2 535 1 view .LVU196
 539:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 517              		.loc 2 539 5 view .LVU197
 518              		.syntax unified
 519              	@ 539 "./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h" 1
 520 012a EFF31083 		MRS  r3, PRIMASK 
 521              	@ 0 "" 2
 522              	.LVL52:
 541:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 523              		.loc 2 541 5 view .LVU198
 541:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 524              		.loc 2 541 5 is_stmt 0 view .LVU199
 525              		.thumb
 526              		.syntax unified
ARM GAS  /tmp/cc26VsI7.s 			page 33


 527              	.LBE65:
 528              	.LBE64:
 575:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 529              		.loc 2 575 5 is_stmt 1 view .LVU200
 530              		.syntax unified
 531              	@ 575 "./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h" 1
 532 012e 72B6     		CPSID i
 533              	@ 0 "" 2
 534              		.loc 2 577 5 view .LVU201
 535              	.LVL53:
 536              		.loc 2 577 5 is_stmt 0 view .LVU202
 537              		.thumb
 538              		.syntax unified
 539              	.LBE63:
 540              	.LBE62:
 299:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #endif
 541              		.loc 1 299 29 is_stmt 1 view .LVU203
 299:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #endif
 542              		.loc 1 299 55 is_stmt 0 view .LVU204
 543 0130 3648     		ldr	r0, .L40+4
 544 0132 0168     		ldr	r1, [r0]
 545 0134 0139     		subs	r1, r1, #1
 546 0136 0160     		str	r1, [r0]
 303:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 547              		.loc 1 303 29 is_stmt 1 view .LVU205
 303:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 548              		.loc 1 303 70 is_stmt 0 view .LVU206
 549 0138 C2F89C60 		str	r6, [r2, #156]
 306:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             {
 550              		.loc 1 306 29 is_stmt 1 view .LVU207
 306:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             {
 551              		.loc 1 306 32 is_stmt 0 view .LVU208
 552 013c BE42     		cmp	r6, r7
 553 013e 8FD2     		bcs	.L10
 310:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             }
 554              		.loc 1 310 46 view .LVU209
 555 0140 3746     		mov	r7, r6
 556              	.LVL54:
 310:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             }
 557              		.loc 1 310 46 view .LVU210
 558 0142 8DE7     		b	.L10
 559              	.LVL55:
 560              	.L34:
 329:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 561              		.loc 1 329 33 is_stmt 1 view .LVU211
 329:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 562              		.loc 1 329 59 is_stmt 0 view .LVU212
 563 0144 314E     		ldr	r6, .L40+4
 564 0146 3268     		ldr	r2, [r6]
 565 0148 0132     		adds	r2, r2, #1
 566 014a 3260     		str	r2, [r6]
 332:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #endif
 567              		.loc 1 332 33 is_stmt 1 view .LVU213
 568              	.LVL56:
 569              	.LBB66:
 570              	.LBI66:
 556:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
ARM GAS  /tmp/cc26VsI7.s 			page 34


 571              		.loc 2 556 55 view .LVU214
 572              	.LBB67:
 562:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 573              		.loc 2 562 5 view .LVU215
 574              		.syntax unified
 575              	@ 562 "./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h" 1
 576 014c 83F31088 		MSR  PRIMASK,r3
 577              	@ 0 "" 2
 578              	.LVL57:
 562:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 579              		.loc 2 562 5 is_stmt 0 view .LVU216
 580              		.thumb
 581              		.syntax unified
 582              	.LBE67:
 583              	.LBE66:
 343:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #endif
 584              		.loc 1 343 33 is_stmt 1 view .LVU217
 585 0150 2046     		mov	r0, r4
 586 0152 FFF7FEFF 		bl	_tx_mutex_prioritize
 587              	.LVL58:
 355:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 588              		.loc 1 355 33 view .LVU218
 589              	.LBB68:
 590              	.LBI68:
 566:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 591              		.loc 2 566 63 view .LVU219
 592              	.LBB69:
 568:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 593              		.loc 2 568 1 view .LVU220
 570:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 594              		.loc 2 570 5 view .LVU221
 595              	.LBB70:
 596              	.LBI70:
 533:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 597              		.loc 2 533 63 view .LVU222
 598              	.LBB71:
 535:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef TX_PORT_USE_BASEPRI
 599              		.loc 2 535 1 view .LVU223
 539:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 600              		.loc 2 539 5 view .LVU224
 601              		.syntax unified
 602              	@ 539 "./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h" 1
 603 0156 EFF31083 		MRS  r3, PRIMASK 
 604              	@ 0 "" 2
 605              	.LVL59:
 541:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 606              		.loc 2 541 5 view .LVU225
 541:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 607              		.loc 2 541 5 is_stmt 0 view .LVU226
 608              		.thumb
 609              		.syntax unified
 610              	.LBE71:
 611              	.LBE70:
 575:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 612              		.loc 2 575 5 is_stmt 1 view .LVU227
 613              		.syntax unified
 614              	@ 575 "./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h" 1
ARM GAS  /tmp/cc26VsI7.s 			page 35


 615 015a 72B6     		CPSID i
 616              	@ 0 "" 2
 617              		.loc 2 577 5 view .LVU228
 618              	.LVL60:
 619              		.loc 2 577 5 is_stmt 0 view .LVU229
 620              		.thumb
 621              		.syntax unified
 622              	.LBE69:
 623              	.LBE68:
 358:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #endif
 624              		.loc 1 358 33 is_stmt 1 view .LVU230
 358:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #endif
 625              		.loc 1 358 59 is_stmt 0 view .LVU231
 626 015c 3268     		ldr	r2, [r6]
 627 015e 013A     		subs	r2, r2, #1
 628 0160 3260     		str	r2, [r6]
 629 0162 83E7     		b	.L15
 630              	.LVL61:
 631              	.L35:
 372:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 632              		.loc 1 372 29 is_stmt 1 view .LVU232
 372:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 633              		.loc 1 372 55 is_stmt 0 view .LVU233
 634 0164 2949     		ldr	r1, .L40+4
 635 0166 0A68     		ldr	r2, [r1]
 636 0168 0132     		adds	r2, r2, #1
 637 016a 0A60     		str	r2, [r1]
 375:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #endif
 638              		.loc 1 375 29 is_stmt 1 view .LVU234
 639              	.LVL62:
 640              	.LBB72:
 641              	.LBI72:
 556:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 642              		.loc 2 556 55 view .LVU235
 643              	.LBB73:
 562:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 644              		.loc 2 562 5 view .LVU236
 645              		.syntax unified
 646              	@ 562 "./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h" 1
 647 016c 83F31088 		MSR  PRIMASK,r3
 648              	@ 0 "" 2
 649              	.LVL63:
 562:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 650              		.loc 2 562 5 is_stmt 0 view .LVU237
 651              		.thumb
 652              		.syntax unified
 653              	.LBE73:
 654              	.LBE72:
 383:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 655              		.loc 1 383 29 is_stmt 1 view .LVU238
 383:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 656              		.loc 1 383 76 is_stmt 0 view .LVU239
 657 0170 2023     		movs	r3, #32
 658              	.LVL64:
 383:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 659              		.loc 1 383 76 view .LVU240
 660 0172 A362     		str	r3, [r4, #40]
ARM GAS  /tmp/cc26VsI7.s 			page 36


 386:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             {
 661              		.loc 1 386 29 is_stmt 1 view .LVU241
 386:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             {
 662              		.loc 1 386 44 is_stmt 0 view .LVU242
 663 0174 E068     		ldr	r0, [r4, #12]
 386:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             {
 664              		.loc 1 386 63 view .LVU243
 665 0176 C36A     		ldr	r3, [r0, #44]
 386:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             {
 666              		.loc 1 386 32 view .LVU244
 667 0178 BB42     		cmp	r3, r7
 668 017a 0DD1     		bne	.L38
 669              	.L17:
 396:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 670              		.loc 1 396 29 is_stmt 1 view .LVU245
 671              	.LBB74:
 672              	.LBI74:
 566:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 673              		.loc 2 566 63 view .LVU246
 674              	.LBB75:
 568:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 675              		.loc 2 568 1 view .LVU247
 570:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 676              		.loc 2 570 5 view .LVU248
 677              	.LBB76:
 678              	.LBI76:
 533:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 679              		.loc 2 533 63 view .LVU249
 680              	.LBB77:
 535:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef TX_PORT_USE_BASEPRI
 681              		.loc 2 535 1 view .LVU250
 539:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 682              		.loc 2 539 5 view .LVU251
 683              		.syntax unified
 684              	@ 539 "./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h" 1
 685 017c EFF31081 		MRS  r1, PRIMASK 
 686              	@ 0 "" 2
 687              	.LVL65:
 541:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 688              		.loc 2 541 5 view .LVU252
 541:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 689              		.loc 2 541 5 is_stmt 0 view .LVU253
 690              		.thumb
 691              		.syntax unified
 692              	.LBE77:
 693              	.LBE76:
 575:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 694              		.loc 2 575 5 is_stmt 1 view .LVU254
 695              		.syntax unified
 696              	@ 575 "./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h" 1
 697 0180 72B6     		CPSID i
 698              	@ 0 "" 2
 699              		.loc 2 577 5 view .LVU255
 700              	.LVL66:
 701              		.loc 2 577 5 is_stmt 0 view .LVU256
 702              		.thumb
 703              		.syntax unified
ARM GAS  /tmp/cc26VsI7.s 			page 37


 704              	.LBE75:
 705              	.LBE74:
 399:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #endif
 706              		.loc 1 399 29 is_stmt 1 view .LVU257
 399:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #endif
 707              		.loc 1 399 55 is_stmt 0 view .LVU258
 708 0182 224A     		ldr	r2, .L40+4
 709 0184 1368     		ldr	r3, [r2]
 710 0186 013B     		subs	r3, r3, #1
 711 0188 1360     		str	r3, [r2]
 403:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 712              		.loc 1 403 29 is_stmt 1 view .LVU259
 403:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 713              		.loc 1 403 57 is_stmt 0 view .LVU260
 714 018a 0023     		movs	r3, #0
 715 018c E360     		str	r3, [r4, #12]
 406:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 716              		.loc 1 406 29 is_stmt 1 view .LVU261
 717              	.LVL67:
 718              	.LBB78:
 719              	.LBI78:
 556:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 720              		.loc 2 556 55 view .LVU262
 721              	.LBB79:
 562:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 722              		.loc 2 562 5 view .LVU263
 723              		.syntax unified
 724              	@ 562 "./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h" 1
 725 018e 81F31088 		MSR  PRIMASK,r1
 726              	@ 0 "" 2
 727              	.LVL68:
 562:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 728              		.loc 2 562 5 is_stmt 0 view .LVU264
 729              		.thumb
 730              		.syntax unified
 731              	.LBE79:
 732              	.LBE78:
 409:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 733              		.loc 1 409 29 is_stmt 1 view .LVU265
 734 0192 FFF7FEFF 		bl	_tx_thread_system_preempt_check
 735              	.LVL69:
 412:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         }
 736              		.loc 1 412 29 view .LVU266
 412:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         }
 737              		.loc 1 412 29 is_stmt 0 view .LVU267
 738 0196 34E0     		b	.L1
 739              	.LVL70:
 740              	.L38:
 390:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             }
 741              		.loc 1 390 33 is_stmt 1 view .LVU268
 742 0198 3946     		mov	r1, r7
 743 019a FFF7FEFF 		bl	_tx_mutex_priority_change
 744              	.LVL71:
 745 019e EDE7     		b	.L17
 746              	.LVL72:
 747              	.L36:
 426:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
ARM GAS  /tmp/cc26VsI7.s 			page 38


 748              		.loc 1 426 33 view .LVU269
 426:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 749              		.loc 1 426 43 is_stmt 0 view .LVU270
 750 01a0 D4F80C80 		ldr	r8, [r4, #12]
 751              	.LVL73:
 429:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 752              		.loc 1 429 33 is_stmt 1 view .LVU271
 429:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 753              		.loc 1 429 88 is_stmt 0 view .LVU272
 754 01a4 F26A     		ldr	r2, [r6, #44]
 429:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 755              		.loc 1 429 73 view .LVU273
 756 01a6 6261     		str	r2, [r4, #20]
 432:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             }
 757              		.loc 1 432 33 is_stmt 1 view .LVU274
 432:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             }
 758              		.loc 1 432 80 is_stmt 0 view .LVU275
 759 01a8 2022     		movs	r2, #32
 760 01aa A262     		str	r2, [r4, #40]
 761 01ac 67E7     		b	.L18
 762              	.LVL74:
 763              	.L19:
 453:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 previous_mutex =                        next_mutex -> tx_mutex_owne
 764              		.loc 1 453 33 is_stmt 1 view .LVU276
 453:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 previous_mutex =                        next_mutex -> tx_mutex_owne
 765              		.loc 1 453 44 is_stmt 0 view .LVU277
 766 01ae D6F8A410 		ldr	r1, [r6, #164]
 767              	.LVL75:
 454:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 768              		.loc 1 454 33 is_stmt 1 view .LVU278
 454:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 769              		.loc 1 454 48 is_stmt 0 view .LVU279
 770 01b2 086B     		ldr	r0, [r1, #48]
 771              	.LVL76:
 457:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 previous_mutex -> tx_mutex_owned_next =  mutex_ptr;
 772              		.loc 1 457 33 is_stmt 1 view .LVU280
 457:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 previous_mutex -> tx_mutex_owned_next =  mutex_ptr;
 773              		.loc 1 457 71 is_stmt 0 view .LVU281
 774 01b4 0C63     		str	r4, [r1, #48]
 458:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 775              		.loc 1 458 33 is_stmt 1 view .LVU282
 458:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 776              		.loc 1 458 71 is_stmt 0 view .LVU283
 777 01b6 C462     		str	r4, [r0, #44]
 461:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 mutex_ptr -> tx_mutex_owned_next =       next_mutex;
 778              		.loc 1 461 33 is_stmt 1 view .LVU284
 461:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 mutex_ptr -> tx_mutex_owned_next =       next_mutex;
 779              		.loc 1 461 70 is_stmt 0 view .LVU285
 780 01b8 2063     		str	r0, [r4, #48]
 462:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             }
 781              		.loc 1 462 33 is_stmt 1 view .LVU286
 462:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             }
 782              		.loc 1 462 66 is_stmt 0 view .LVU287
 783 01ba E162     		str	r1, [r4, #44]
 784 01bc 68E7     		b	.L20
 785              	.LVL77:
 786              	.L21:
ARM GAS  /tmp/cc26VsI7.s 			page 39


 495:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 mutex_ptr -> tx_mutex_suspension_list =        next_thread;
 787              		.loc 1 495 33 is_stmt 1 view .LVU288
 495:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 mutex_ptr -> tx_mutex_suspension_list =        next_thread;
 788              		.loc 1 495 45 is_stmt 0 view .LVU289
 789 01be 326F     		ldr	r2, [r6, #112]
 790              	.LVL78:
 496:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 791              		.loc 1 496 33 is_stmt 1 view .LVU290
 496:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 792              		.loc 1 496 71 is_stmt 0 view .LVU291
 793 01c0 A261     		str	r2, [r4, #24]
 499:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 next_thread -> tx_thread_suspended_previous =  previous_thread;
 794              		.loc 1 499 33 is_stmt 1 view .LVU292
 499:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 next_thread -> tx_thread_suspended_previous =  previous_thread;
 795              		.loc 1 499 49 is_stmt 0 view .LVU293
 796 01c2 716F     		ldr	r1, [r6, #116]
 797              	.LVL79:
 500:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 previous_thread -> tx_thread_suspended_next =  next_thread;
 798              		.loc 1 500 33 is_stmt 1 view .LVU294
 500:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 previous_thread -> tx_thread_suspended_next =  next_thread;
 799              		.loc 1 500 77 is_stmt 0 view .LVU295
 800 01c4 5167     		str	r1, [r2, #116]
 801              	.LVL80:
 501:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             }
 802              		.loc 1 501 33 is_stmt 1 view .LVU296
 501:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             }
 803              		.loc 1 501 77 is_stmt 0 view .LVU297
 804 01c6 0A67     		str	r2, [r1, #112]
 805 01c8 6FE7     		b	.L22
 806              	.LVL81:
 807              	.L37:
 584:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 {
 808              		.loc 1 584 33 is_stmt 1 view .LVU298
 584:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 {
 809              		.loc 1 584 47 is_stmt 0 view .LVU299
 810 01ca E369     		ldr	r3, [r4, #28]
 584:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 {
 811              		.loc 1 584 36 view .LVU300
 812 01cc 4BB9     		cbnz	r3, .L39
 813              	.LVL82:
 814              	.L24:
 623:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 {
 815              		.loc 1 623 33 is_stmt 1 view .LVU301
 623:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 {
 816              		.loc 1 623 47 is_stmt 0 view .LVU302
 817 01ce D8F82C30 		ldr	r3, [r8, #44]
 623:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 {
 818              		.loc 1 623 36 view .LVU303
 819 01d2 BB42     		cmp	r3, r7
 820 01d4 3FF477AF 		beq	.L23
 627:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 }
 821              		.loc 1 627 37 is_stmt 1 view .LVU304
 822 01d8 3946     		mov	r1, r7
 823 01da 4046     		mov	r0, r8
 824 01dc FFF7FEFF 		bl	_tx_mutex_priority_change
 825              	.LVL83:
 826 01e0 71E7     		b	.L23
ARM GAS  /tmp/cc26VsI7.s 			page 40


 827              	.LVL84:
 828              	.L39:
 595:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #endif
 829              		.loc 1 595 37 view .LVU305
 830 01e2 2046     		mov	r0, r4
 831 01e4 FFF7FEFF 		bl	_tx_mutex_prioritize
 832              	.LVL85:
 604:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 833              		.loc 1 604 37 view .LVU306
 834              	.LBB80:
 835              	.LBI80:
 566:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 836              		.loc 2 566 63 view .LVU307
 837              	.LBB81:
 568:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 838              		.loc 2 568 1 view .LVU308
 570:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 839              		.loc 2 570 5 view .LVU309
 840              	.LBB82:
 841              	.LBI82:
 533:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 842              		.loc 2 533 63 view .LVU310
 843              	.LBB83:
 535:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef TX_PORT_USE_BASEPRI
 844              		.loc 2 535 1 view .LVU311
 539:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 845              		.loc 2 539 5 view .LVU312
 846              		.syntax unified
 847              	@ 539 "./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h" 1
 848 01e8 EFF31082 		MRS  r2, PRIMASK 
 849              	@ 0 "" 2
 850              	.LVL86:
 541:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 851              		.loc 2 541 5 view .LVU313
 541:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 852              		.loc 2 541 5 is_stmt 0 view .LVU314
 853              		.thumb
 854              		.syntax unified
 855              	.LBE83:
 856              	.LBE82:
 575:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 857              		.loc 2 575 5 is_stmt 1 view .LVU315
 858              		.syntax unified
 859              	@ 575 "./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h" 1
 860 01ec 72B6     		CPSID i
 861              	@ 0 "" 2
 862              		.loc 2 577 5 view .LVU316
 863              	.LVL87:
 864              		.loc 2 577 5 is_stmt 0 view .LVU317
 865              		.thumb
 866              		.syntax unified
 867              	.LBE81:
 868              	.LBE80:
 607:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     if (suspended_thread != TX_NULL)
 869              		.loc 1 607 37 is_stmt 1 view .LVU318
 607:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     if (suspended_thread != TX_NULL)
 870              		.loc 1 607 54 is_stmt 0 view .LVU319
ARM GAS  /tmp/cc26VsI7.s 			page 41


 871 01ee A369     		ldr	r3, [r4, #24]
 872              	.LVL88:
 608:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     {
 873              		.loc 1 608 37 is_stmt 1 view .LVU320
 608:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     {
 874              		.loc 1 608 40 is_stmt 0 view .LVU321
 875 01f0 0BB1     		cbz	r3, .L25
 612:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     }
 876              		.loc 1 612 41 is_stmt 1 view .LVU322
 612:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     }
 877              		.loc 1 612 108 is_stmt 0 view .LVU323
 878 01f2 DB6A     		ldr	r3, [r3, #44]
 879              	.LVL89:
 612:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     }
 880              		.loc 1 612 88 view .LVU324
 881 01f4 A362     		str	r3, [r4, #40]
 882              	.L25:
 616:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 }
 883              		.loc 1 616 37 is_stmt 1 view .LVU325
 884              	.LVL90:
 885              	.LBB84:
 886              	.LBI84:
 556:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 887              		.loc 2 556 55 view .LVU326
 888              	.LBB85:
 562:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 889              		.loc 2 562 5 view .LVU327
 890              		.syntax unified
 891              	@ 562 "./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h" 1
 892 01f6 82F31088 		MSR  PRIMASK,r2
 893              	@ 0 "" 2
 894              	.LVL91:
 564:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 895              		.loc 2 564 1 is_stmt 0 view .LVU328
 896              		.thumb
 897              		.syntax unified
 898 01fa E8E7     		b	.L24
 899              	.LVL92:
 900              	.L2:
 564:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 901              		.loc 2 564 1 view .LVU329
 902              	.LBE85:
 903              	.LBE84:
 637:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         }
 638:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                     }
 639:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                 }
 640:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****             }
 641:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****         }
 642:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****     }
 643:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****     else
 644:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****     {
 645:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 646:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****         /* Restore interrupts.  */
 647:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****         TX_RESTORE
 904              		.loc 1 647 9 is_stmt 1 view .LVU330
 905              	.LBB86:
 906              	.LBI86:
ARM GAS  /tmp/cc26VsI7.s 			page 42


 556:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 907              		.loc 2 556 55 view .LVU331
 908              	.LBB87:
 562:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 909              		.loc 2 562 5 view .LVU332
 910              		.syntax unified
 911              	@ 562 "./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h" 1
 912 01fc 83F31088 		MSR  PRIMASK,r3
 913              	@ 0 "" 2
 914              	.LVL93:
 562:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 915              		.loc 2 562 5 is_stmt 0 view .LVU333
 916              		.thumb
 917              		.syntax unified
 918              	.LBE87:
 919              	.LBE86:
 648:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 649:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****         /* Caller does not own the mutex.  */
 650:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****         status =  TX_NOT_OWNED;
 920              		.loc 1 650 9 is_stmt 1 view .LVU334
 921              		.loc 1 650 16 is_stmt 0 view .LVU335
 922 0200 1E25     		movs	r5, #30
 651:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****     }
 652:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 653:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****     /* Return the completion status.  */
 654:./Middlewares/ST/threadx/common/src/tx_mutex_put.c ****     return(status);
 923              		.loc 1 654 5 is_stmt 1 view .LVU336
 924              	.LVL94:
 925              	.L1:
 655:./Middlewares/ST/threadx/common/src/tx_mutex_put.c **** }
 926              		.loc 1 655 1 is_stmt 0 view .LVU337
 927 0202 2846     		mov	r0, r5
 928 0204 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 929              	.L41:
 930              		.align	2
 931              	.L40:
 932 0208 00000000 		.word	_tx_thread_current_ptr
 933 020c 00000000 		.word	_tx_thread_preempt_disable
 934              		.cfi_endproc
 935              	.LFE8:
 937              		.text
 938              	.Letext0:
 939              		.file 3 "./Middlewares/ST/threadx/common/inc/tx_api.h"
 940              		.file 4 "./Middlewares/ST/threadx/common/inc/tx_thread.h"
 941              		.file 5 "./Middlewares/ST/threadx/common/inc/tx_mutex.h"
ARM GAS  /tmp/cc26VsI7.s 			page 43


DEFINED SYMBOLS
                            *ABS*:00000000 tx_mutex_put.c
     /tmp/cc26VsI7.s:21     .text._tx_mutex_put:00000000 $t
     /tmp/cc26VsI7.s:27     .text._tx_mutex_put:00000000 _tx_mutex_put
     /tmp/cc26VsI7.s:932    .text._tx_mutex_put:00000208 $d

UNDEFINED SYMBOLS
_tx_thread_system_resume
_tx_mutex_prioritize
_tx_thread_system_preempt_check
_tx_mutex_priority_change
_tx_thread_current_ptr
_tx_thread_preempt_disable
