{
  "family": "STM32F1",
  "architecture": "arm-cortex-m3",
  "vendor": "ST",
  "description": "STM32F1 series - ARM Cortex-M3 MCUs",
  "mcus": {
    "STM32F103C8": {
      "description": "STM32F103C8 - 64KB Flash, 20KB RAM (Blue Pill)",
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000"
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "GPIO": {
          "instances": [
            {"name": "GPIOA", "base": "0x40010800"},
            {"name": "GPIOB", "base": "0x40010C00"},
            {"name": "GPIOC", "base": "0x40011000"},
            {"name": "GPIOD", "base": "0x40011400"},
            {"name": "GPIOE", "base": "0x40011800"}
          ],
          "registers": {
            "CRL": {"offset": "0x00", "size": 32, "description": "Port configuration register low"},
            "CRH": {"offset": "0x04", "size": 32, "description": "Port configuration register high"},
            "IDR": {"offset": "0x08", "size": 32, "description": "Port input data register"},
            "ODR": {"offset": "0x0C", "size": 32, "description": "Port output data register"},
            "BSRR": {"offset": "0x10", "size": 32, "description": "Port bit set/reset register"},
            "BRR": {"offset": "0x14", "size": 32, "description": "Port bit reset register"}
          }
        },
        "RCC": {
          "instances": [
            {"name": "RCC", "base": "0x40021000"}
          ],
          "registers": {
            "CR": {"offset": "0x00", "size": 32, "description": "Clock control register"},
            "CFGR": {"offset": "0x04", "size": 32, "description": "Clock configuration register"},
            "CIR": {"offset": "0x08", "size": 32, "description": "Clock interrupt register"},
            "APB2RSTR": {"offset": "0x0C", "size": 32, "description": "APB2 peripheral reset register"},
            "APB1RSTR": {"offset": "0x10", "size": 32, "description": "APB1 peripheral reset register"},
            "AHBENR": {"offset": "0x14", "size": 32, "description": "AHB peripheral clock enable register"},
            "APB2ENR": {"offset": "0x18", "size": 32, "description": "APB2 peripheral clock enable register"},
            "APB1ENR": {"offset": "0x1C", "size": 32, "description": "APB1 peripheral clock enable register"},
            "BDCR": {"offset": "0x20", "size": 32, "description": "Backup domain control register"},
            "CSR": {"offset": "0x24", "size": 32, "description": "Control/status register"}
          }
        },
        "USART": {
          "instances": [
            {"name": "USART1", "base": "0x40013800", "irq": 37},
            {"name": "USART2", "base": "0x40004400", "irq": 38}
          ],
          "registers": {
            "SR": {"offset": "0x00", "size": 32, "description": "Status register"},
            "DR": {"offset": "0x04", "size": 32, "description": "Data register"},
            "BRR": {"offset": "0x08", "size": 32, "description": "Baud rate register"},
            "CR1": {"offset": "0x0C", "size": 32, "description": "Control register 1"},
            "CR2": {"offset": "0x10", "size": 32, "description": "Control register 2"},
            "CR3": {"offset": "0x14", "size": 32, "description": "Control register 3"}
          },
          "bits": {
            "SR": {
              "PE": {"bit": 0, "description": "Parity error"},
              "FE": {"bit": 1, "description": "Framing error"},
              "NE": {"bit": 2, "description": "Noise error"},
              "ORE": {"bit": 3, "description": "Overrun error"},
              "IDLE": {"bit": 4, "description": "IDLE line detected"},
              "RXNE": {"bit": 5, "description": "Read data register not empty"},
              "TC": {"bit": 6, "description": "Transmission complete"},
              "TXE": {"bit": 7, "description": "Transmit data register empty"}
            },
            "CR1": {
              "RE": {"bit": 2, "description": "Receiver enable"},
              "TE": {"bit": 3, "description": "Transmitter enable"},
              "RXNEIE": {"bit": 5, "description": "RXNE interrupt enable"},
              "TCIE": {"bit": 6, "description": "TC interrupt enable"},
              "TXEIE": {"bit": 7, "description": "TXE interrupt enable"},
              "PEIE": {"bit": 8, "description": "PE interrupt enable"},
              "PS": {"bit": 9, "description": "Parity selection"},
              "PCE": {"bit": 10, "description": "Parity control enable"},
              "M": {"bit": 12, "description": "Word length"},
              "UE": {"bit": 13, "description": "USART enable"}
            },
            "CR2": {
              "STOP": {"bit": 12, "width": 2, "description": "STOP bits"}
            }
          }
        },
        "ADC": {
          "instances": [
            {"name": "ADC1", "base": "0x40012400"},
            {"name": "ADC2", "base": "0x40012800"}
          ],
          "registers": {
            "SR": {"offset": "0x00", "size": 32, "description": "Status register"},
            "CR1": {"offset": "0x04", "size": 32, "description": "Control register 1"},
            "CR2": {"offset": "0x08", "size": 32, "description": "Control register 2"},
            "SMPR1": {"offset": "0x0C", "size": 32, "description": "Sample time register 1"},
            "SMPR2": {"offset": "0x10", "size": 32, "description": "Sample time register 2"},
            "JOFR1": {"offset": "0x14", "size": 32, "description": "Injected channel data offset register 1"},
            "JOFR2": {"offset": "0x18", "size": 32, "description": "Injected channel data offset register 2"},
            "JOFR3": {"offset": "0x1C", "size": 32, "description": "Injected channel data offset register 3"},
            "JOFR4": {"offset": "0x20", "size": 32, "description": "Injected channel data offset register 4"},
            "HTR": {"offset": "0x24", "size": 32, "description": "Watchdog high threshold register"},
            "LTR": {"offset": "0x28", "size": 32, "description": "Watchdog low threshold register"},
            "SQR1": {"offset": "0x2C", "size": 32, "description": "Regular sequence register 1"},
            "SQR2": {"offset": "0x30", "size": 32, "description": "Regular sequence register 2"},
            "SQR3": {"offset": "0x34", "size": 32, "description": "Regular sequence register 3"},
            "JSQR": {"offset": "0x38", "size": 32, "description": "Injected sequence register"},
            "JDR1": {"offset": "0x3C", "size": 32, "description": "Injected data register 1"},
            "JDR2": {"offset": "0x40", "size": 32, "description": "Injected data register 2"},
            "JDR3": {"offset": "0x44", "size": 32, "description": "Injected data register 3"},
            "JDR4": {"offset": "0x48", "size": 32, "description": "Injected data register 4"},
            "DR": {"offset": "0x4C", "size": 32, "description": "Regular data register"}
          },
          "bits": {
            "SR": {
              "AWD": {"bit": 0, "description": "Analog watchdog flag"},
              "EOC": {"bit": 1, "description": "End of conversion"},
              "JEOC": {"bit": 2, "description": "Injected channel end of conversion"},
              "JSTRT": {"bit": 3, "description": "Injected channel start flag"},
              "STRT": {"bit": 4, "description": "Regular channel start flag"}
            },
            "CR1": {
              "AWDCH": {"bit": 0, "width": 5, "description": "Analog watchdog channel select"},
              "EOCIE": {"bit": 5, "description": "EOC interrupt enable"},
              "AWDIE": {"bit": 6, "description": "Analog watchdog interrupt enable"},
              "JEOCIE": {"bit": 7, "description": "Injected EOC interrupt enable"},
              "SCAN": {"bit": 8, "description": "Scan mode"},
              "AWDSGL": {"bit": 9, "description": "Enable watchdog on single channel"},
              "JAUTO": {"bit": 10, "description": "Automatic injected group conversion"},
              "DISCEN": {"bit": 11, "description": "Discontinuous mode on regular channels"},
              "JDISCEN": {"bit": 12, "description": "Discontinuous mode on injected channels"},
              "JAWDEN": {"bit": 22, "description": "Analog watchdog enable on injected channels"},
              "AWDEN": {"bit": 23, "description": "Analog watchdog enable on regular channels"}
            },
            "CR2": {
              "ADON": {"bit": 0, "description": "ADC on/off"},
              "CONT": {"bit": 1, "description": "Continuous conversion"},
              "CAL": {"bit": 2, "description": "ADC calibration"},
              "RSTCAL": {"bit": 3, "description": "Reset calibration"},
              "DMA": {"bit": 8, "description": "Direct memory access mode"},
              "ALIGN": {"bit": 11, "description": "Data alignment"},
              "JSWSTART": {"bit": 21, "description": "Start conversion of injected channels"},
              "SWSTART": {"bit": 22, "description": "Start conversion of regular channels"},
              "TSVREFE": {"bit": 23, "description": "Temperature sensor and VREFINT enable"}
            }
          }
        },
        "TIM": {
          "instances": [
            {"name": "TIM1", "base": "0x40012C00"},
            {"name": "TIM2", "base": "0x40000000"},
            {"name": "TIM3", "base": "0x40000400"},
            {"name": "TIM4", "base": "0x40000800"}
          ],
          "registers": {
            "CR1": {"offset": "0x00", "size": 32, "description": "Control register 1"},
            "CR2": {"offset": "0x04", "size": 32, "description": "Control register 2"},
            "SMCR": {"offset": "0x08", "size": 32, "description": "Slave mode control register"},
            "DIER": {"offset": "0x0C", "size": 32, "description": "DMA/interrupt enable register"},
            "SR": {"offset": "0x10", "size": 32, "description": "Status register"},
            "EGR": {"offset": "0x14", "size": 32, "description": "Event generation register"},
            "CCMR1": {"offset": "0x18", "size": 32, "description": "Capture/compare mode register 1"},
            "CCMR2": {"offset": "0x1C", "size": 32, "description": "Capture/compare mode register 2"},
            "CCER": {"offset": "0x20", "size": 32, "description": "Capture/compare enable register"},
            "CNT": {"offset": "0x24", "size": 32, "description": "Counter"},
            "PSC": {"offset": "0x28", "size": 32, "description": "Prescaler"},
            "ARR": {"offset": "0x2C", "size": 32, "description": "Auto-reload register"},
            "RCR": {"offset": "0x30", "size": 32, "description": "Repetition counter register"},
            "CCR1": {"offset": "0x34", "size": 32, "description": "Capture/compare register 1"},
            "CCR2": {"offset": "0x38", "size": 32, "description": "Capture/compare register 2"},
            "CCR3": {"offset": "0x3C", "size": 32, "description": "Capture/compare register 3"},
            "CCR4": {"offset": "0x40", "size": 32, "description": "Capture/compare register 4"},
            "BDTR": {"offset": "0x44", "size": 32, "description": "Break and dead-time register"},
            "DCR": {"offset": "0x48", "size": 32, "description": "DMA control register"},
            "DMAR": {"offset": "0x4C", "size": 32, "description": "DMA address for full transfer"}
          },
          "bits": {
            "CR1": {
              "CEN": {"bit": 0, "description": "Counter enable"},
              "UDIS": {"bit": 1, "description": "Update disable"},
              "URS": {"bit": 2, "description": "Update request source"},
              "OPM": {"bit": 3, "description": "One-pulse mode"},
              "DIR": {"bit": 4, "description": "Direction"},
              "CMS": {"bit": 5, "width": 2, "description": "Center-aligned mode selection"},
              "ARPE": {"bit": 7, "description": "Auto-reload preload enable"},
              "CKD": {"bit": 8, "width": 2, "description": "Clock division"}
            },
            "CR2": {
              "CCPC": {"bit": 0, "description": "Capture/compare preloaded control"},
              "CCUS": {"bit": 2, "description": "Capture/compare control update selection"},
              "CCDS": {"bit": 3, "description": "Capture/compare DMA selection"},
              "MMS": {"bit": 4, "width": 3, "description": "Master mode selection"},
              "TI1S": {"bit": 7, "description": "TI1 selection"},
              "OIS1": {"bit": 8, "description": "Output Idle state 1"},
              "OIS1N": {"bit": 9, "description": "Output Idle state 1N"},
              "OIS2": {"bit": 10, "description": "Output Idle state 2"},
              "OIS2N": {"bit": 11, "description": "Output Idle state 2N"},
              "OIS3": {"bit": 12, "description": "Output Idle state 3"},
              "OIS3N": {"bit": 13, "description": "Output Idle state 3N"},
              "OIS4": {"bit": 14, "description": "Output Idle state 4"}
            },
            "DIER": {
              "UIE": {"bit": 0, "description": "Update interrupt enable"},
              "CC1IE": {"bit": 1, "description": "Capture/Compare 1 interrupt enable"},
              "CC2IE": {"bit": 2, "description": "Capture/Compare 2 interrupt enable"},
              "CC3IE": {"bit": 3, "description": "Capture/Compare 3 interrupt enable"},
              "CC4IE": {"bit": 4, "description": "Capture/Compare 4 interrupt enable"},
              "TIE": {"bit": 6, "description": "Trigger interrupt enable"},
              "UDE": {"bit": 8, "description": "Update DMA request enable"}
            },
            "SR": {
              "UIF": {"bit": 0, "description": "Update interrupt flag"},
              "CC1IF": {"bit": 1, "description": "Capture/Compare 1 interrupt flag"},
              "CC2IF": {"bit": 2, "description": "Capture/Compare 2 interrupt flag"},
              "CC3IF": {"bit": 3, "description": "Capture/Compare 3 interrupt flag"},
              "CC4IF": {"bit": 4, "description": "Capture/Compare 4 interrupt flag"},
              "TIF": {"bit": 6, "description": "Trigger interrupt flag"},
              "CC1OF": {"bit": 9, "description": "Capture/Compare 1 overcapture flag"},
              "CC2OF": {"bit": 10, "description": "Capture/Compare 2 overcapture flag"},
              "CC3OF": {"bit": 11, "description": "Capture/Compare 3 overcapture flag"},
              "CC4OF": {"bit": 12, "description": "Capture/Compare 4 overcapture flag"}
            },
            "CCER": {
              "CC1E": {"bit": 0, "description": "Capture/Compare 1 output enable"},
              "CC1P": {"bit": 1, "description": "Capture/Compare 1 output polarity"},
              "CC1NE": {"bit": 2, "description": "Capture/Compare 1 complementary output enable"},
              "CC1NP": {"bit": 3, "description": "Capture/Compare 1 complementary output polarity"},
              "CC2E": {"bit": 4, "description": "Capture/Compare 2 output enable"},
              "CC2P": {"bit": 5, "description": "Capture/Compare 2 output polarity"},
              "CC2NE": {"bit": 6, "description": "Capture/Compare 2 complementary output enable"},
              "CC2NP": {"bit": 7, "description": "Capture/Compare 2 complementary output polarity"},
              "CC3E": {"bit": 8, "description": "Capture/Compare 3 output enable"},
              "CC3P": {"bit": 9, "description": "Capture/Compare 3 output polarity"},
              "CC3NE": {"bit": 10, "description": "Capture/Compare 3 complementary output enable"},
              "CC3NP": {"bit": 11, "description": "Capture/Compare 3 complementary output polarity"},
              "CC4E": {"bit": 12, "description": "Capture/Compare 4 output enable"},
              "CC4P": {"bit": 13, "description": "Capture/Compare 4 output polarity"}
            }
          }
        }
      },
      "interrupts": {
        "count": 68,
        "vectors": [
          {"number": 0, "name": "Initial_SP", "description": "Initial Stack Pointer"},
          {"number": 1, "name": "Reset_Handler", "description": "Reset Handler"},
          {"number": 2, "name": "NMI_Handler", "description": "Non-Maskable Interrupt"},
          {"number": 3, "name": "HardFault_Handler", "description": "Hard Fault Handler"},
          {"number": 4, "name": "MemManage_Handler", "description": "Memory Management Fault"},
          {"number": 5, "name": "BusFault_Handler", "description": "Bus Fault"},
          {"number": 6, "name": "UsageFault_Handler", "description": "Usage Fault"},
          {"number": 11, "name": "SVC_Handler", "description": "Supervisor Call"},
          {"number": 12, "name": "DebugMon_Handler", "description": "Debug Monitor"},
          {"number": 14, "name": "PendSV_Handler", "description": "Pendable Service Call"},
          {"number": 15, "name": "SysTick_Handler", "description": "SysTick Timer"},
          {"number": 16, "name": "WWDG_IRQHandler", "description": "Window Watchdog"},
          {"number": 37, "name": "USART1_IRQHandler", "description": "USART1 Global Interrupt"},
          {"number": 38, "name": "USART2_IRQHandler", "description": "USART2 Global Interrupt"}
        ]
      }
    },
    "STM32F103CB": {
      "description": "STM32F103CB - 128KB Flash, 20KB RAM",
      "flash": {
        "size_kb": 128,
        "base_address": "0x08000000"
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "GPIO": {
          "instances": [
            {"name": "GPIOA", "base": "0x40010800"},
            {"name": "GPIOB", "base": "0x40010C00"},
            {"name": "GPIOC", "base": "0x40011000"},
            {"name": "GPIOD", "base": "0x40011400"},
            {"name": "GPIOE", "base": "0x40011800"}
          ],
          "registers": {
            "CRL": {"offset": "0x00", "size": 32, "description": "Port configuration register low"},
            "CRH": {"offset": "0x04", "size": 32, "description": "Port configuration register high"},
            "IDR": {"offset": "0x08", "size": 32, "description": "Port input data register"},
            "ODR": {"offset": "0x0C", "size": 32, "description": "Port output data register"},
            "BSRR": {"offset": "0x10", "size": 32, "description": "Port bit set/reset register"},
            "BRR": {"offset": "0x14", "size": 32, "description": "Port bit reset register"}
          }
        },
        "RCC": {
          "instances": [
            {"name": "RCC", "base": "0x40021000"}
          ],
          "registers": {
            "CR": {"offset": "0x00", "size": 32, "description": "Clock control register"},
            "CFGR": {"offset": "0x04", "size": 32, "description": "Clock configuration register"},
            "CIR": {"offset": "0x08", "size": 32, "description": "Clock interrupt register"},
            "APB2RSTR": {"offset": "0x0C", "size": 32, "description": "APB2 peripheral reset register"},
            "APB1RSTR": {"offset": "0x10", "size": 32, "description": "APB1 peripheral reset register"},
            "AHBENR": {"offset": "0x14", "size": 32, "description": "AHB peripheral clock enable register"},
            "APB2ENR": {"offset": "0x18", "size": 32, "description": "APB2 peripheral clock enable register"},
            "APB1ENR": {"offset": "0x1C", "size": 32, "description": "APB1 peripheral clock enable register"},
            "BDCR": {"offset": "0x20", "size": 32, "description": "Backup domain control register"},
            "CSR": {"offset": "0x24", "size": 32, "description": "Control/status register"}
          }
        },
        "USART": {
          "instances": [
            {"name": "USART1", "base": "0x40013800", "irq": 37},
            {"name": "USART2", "base": "0x40004400", "irq": 38},
            {"name": "USART3", "base": "0x40004800", "irq": 39}
          ],
          "registers": {
            "SR": {"offset": "0x00", "size": 32, "description": "Status register"},
            "DR": {"offset": "0x04", "size": 32, "description": "Data register"},
            "BRR": {"offset": "0x08", "size": 32, "description": "Baud rate register"},
            "CR1": {"offset": "0x0C", "size": 32, "description": "Control register 1"},
            "CR2": {"offset": "0x10", "size": 32, "description": "Control register 2"},
            "CR3": {"offset": "0x14", "size": 32, "description": "Control register 3"}
          },
          "bits": {
            "SR": {
              "PE": {"bit": 0, "description": "Parity error"},
              "FE": {"bit": 1, "description": "Framing error"},
              "NE": {"bit": 2, "description": "Noise error"},
              "ORE": {"bit": 3, "description": "Overrun error"},
              "IDLE": {"bit": 4, "description": "IDLE line detected"},
              "RXNE": {"bit": 5, "description": "Read data register not empty"},
              "TC": {"bit": 6, "description": "Transmission complete"},
              "TXE": {"bit": 7, "description": "Transmit data register empty"}
            },
            "CR1": {
              "RE": {"bit": 2, "description": "Receiver enable"},
              "TE": {"bit": 3, "description": "Transmitter enable"},
              "RXNEIE": {"bit": 5, "description": "RXNE interrupt enable"},
              "TCIE": {"bit": 6, "description": "TC interrupt enable"},
              "TXEIE": {"bit": 7, "description": "TXE interrupt enable"},
              "PEIE": {"bit": 8, "description": "PE interrupt enable"},
              "PS": {"bit": 9, "description": "Parity selection"},
              "PCE": {"bit": 10, "description": "Parity control enable"},
              "M": {"bit": 12, "description": "Word length"},
              "UE": {"bit": 13, "description": "USART enable"}
            },
            "CR2": {
              "STOP": {"bit": 12, "width": 2, "description": "STOP bits"}
            }
          }
        },
        "ADC": {
          "instances": [
            {"name": "ADC1", "base": "0x40012400"},
            {"name": "ADC2", "base": "0x40012800"}
          ],
          "registers": {
            "SR": {"offset": "0x00", "size": 32, "description": "Status register"},
            "CR1": {"offset": "0x04", "size": 32, "description": "Control register 1"},
            "CR2": {"offset": "0x08", "size": 32, "description": "Control register 2"},
            "SMPR1": {"offset": "0x0C", "size": 32, "description": "Sample time register 1"},
            "SMPR2": {"offset": "0x10", "size": 32, "description": "Sample time register 2"},
            "JOFR1": {"offset": "0x14", "size": 32, "description": "Injected channel data offset register 1"},
            "JOFR2": {"offset": "0x18", "size": 32, "description": "Injected channel data offset register 2"},
            "JOFR3": {"offset": "0x1C", "size": 32, "description": "Injected channel data offset register 3"},
            "JOFR4": {"offset": "0x20", "size": 32, "description": "Injected channel data offset register 4"},
            "HTR": {"offset": "0x24", "size": 32, "description": "Watchdog high threshold register"},
            "LTR": {"offset": "0x28", "size": 32, "description": "Watchdog low threshold register"},
            "SQR1": {"offset": "0x2C", "size": 32, "description": "Regular sequence register 1"},
            "SQR2": {"offset": "0x30", "size": 32, "description": "Regular sequence register 2"},
            "SQR3": {"offset": "0x34", "size": 32, "description": "Regular sequence register 3"},
            "JSQR": {"offset": "0x38", "size": 32, "description": "Injected sequence register"},
            "JDR1": {"offset": "0x3C", "size": 32, "description": "Injected data register 1"},
            "JDR2": {"offset": "0x40", "size": 32, "description": "Injected data register 2"},
            "JDR3": {"offset": "0x44", "size": 32, "description": "Injected data register 3"},
            "JDR4": {"offset": "0x48", "size": 32, "description": "Injected data register 4"},
            "DR": {"offset": "0x4C", "size": 32, "description": "Regular data register"}
          },
          "bits": {
            "SR": {
              "AWD": {"bit": 0, "description": "Analog watchdog flag"},
              "EOC": {"bit": 1, "description": "End of conversion"},
              "JEOC": {"bit": 2, "description": "Injected channel end of conversion"},
              "JSTRT": {"bit": 3, "description": "Injected channel start flag"},
              "STRT": {"bit": 4, "description": "Regular channel start flag"}
            },
            "CR1": {
              "AWDCH": {"bit": 0, "width": 5, "description": "Analog watchdog channel select"},
              "EOCIE": {"bit": 5, "description": "EOC interrupt enable"},
              "AWDIE": {"bit": 6, "description": "Analog watchdog interrupt enable"},
              "JEOCIE": {"bit": 7, "description": "Injected EOC interrupt enable"},
              "SCAN": {"bit": 8, "description": "Scan mode"},
              "AWDSGL": {"bit": 9, "description": "Enable watchdog on single channel"},
              "JAUTO": {"bit": 10, "description": "Automatic injected group conversion"},
              "DISCEN": {"bit": 11, "description": "Discontinuous mode on regular channels"},
              "JDISCEN": {"bit": 12, "description": "Discontinuous mode on injected channels"},
              "JAWDEN": {"bit": 22, "description": "Analog watchdog enable on injected channels"},
              "AWDEN": {"bit": 23, "description": "Analog watchdog enable on regular channels"}
            },
            "CR2": {
              "ADON": {"bit": 0, "description": "ADC on/off"},
              "CONT": {"bit": 1, "description": "Continuous conversion"},
              "CAL": {"bit": 2, "description": "ADC calibration"},
              "RSTCAL": {"bit": 3, "description": "Reset calibration"},
              "DMA": {"bit": 8, "description": "Direct memory access mode"},
              "ALIGN": {"bit": 11, "description": "Data alignment"},
              "JSWSTART": {"bit": 21, "description": "Start conversion of injected channels"},
              "SWSTART": {"bit": 22, "description": "Start conversion of regular channels"},
              "TSVREFE": {"bit": 23, "description": "Temperature sensor and VREFINT enable"}
            }
          }
        },
        "TIM": {
          "instances": [
            {"name": "TIM1", "base": "0x40012C00"},
            {"name": "TIM2", "base": "0x40000000"},
            {"name": "TIM3", "base": "0x40000400"},
            {"name": "TIM4", "base": "0x40000800"}
          ],
          "registers": {
            "CR1": {"offset": "0x00", "size": 32, "description": "Control register 1"},
            "CR2": {"offset": "0x04", "size": 32, "description": "Control register 2"},
            "SMCR": {"offset": "0x08", "size": 32, "description": "Slave mode control register"},
            "DIER": {"offset": "0x0C", "size": 32, "description": "DMA/interrupt enable register"},
            "SR": {"offset": "0x10", "size": 32, "description": "Status register"},
            "EGR": {"offset": "0x14", "size": 32, "description": "Event generation register"},
            "CCMR1": {"offset": "0x18", "size": 32, "description": "Capture/compare mode register 1"},
            "CCMR2": {"offset": "0x1C", "size": 32, "description": "Capture/compare mode register 2"},
            "CCER": {"offset": "0x20", "size": 32, "description": "Capture/compare enable register"},
            "CNT": {"offset": "0x24", "size": 32, "description": "Counter"},
            "PSC": {"offset": "0x28", "size": 32, "description": "Prescaler"},
            "ARR": {"offset": "0x2C", "size": 32, "description": "Auto-reload register"},
            "RCR": {"offset": "0x30", "size": 32, "description": "Repetition counter register"},
            "CCR1": {"offset": "0x34", "size": 32, "description": "Capture/compare register 1"},
            "CCR2": {"offset": "0x38", "size": 32, "description": "Capture/compare register 2"},
            "CCR3": {"offset": "0x3C", "size": 32, "description": "Capture/compare register 3"},
            "CCR4": {"offset": "0x40", "size": 32, "description": "Capture/compare register 4"},
            "BDTR": {"offset": "0x44", "size": 32, "description": "Break and dead-time register"},
            "DCR": {"offset": "0x48", "size": 32, "description": "DMA control register"},
            "DMAR": {"offset": "0x4C", "size": 32, "description": "DMA address for full transfer"}
          },
          "bits": {
            "CR1": {
              "CEN": {"bit": 0, "description": "Counter enable"},
              "UDIS": {"bit": 1, "description": "Update disable"},
              "URS": {"bit": 2, "description": "Update request source"},
              "OPM": {"bit": 3, "description": "One-pulse mode"},
              "DIR": {"bit": 4, "description": "Direction"},
              "CMS": {"bit": 5, "width": 2, "description": "Center-aligned mode selection"},
              "ARPE": {"bit": 7, "description": "Auto-reload preload enable"},
              "CKD": {"bit": 8, "width": 2, "description": "Clock division"}
            },
            "CR2": {
              "CCPC": {"bit": 0, "description": "Capture/compare preloaded control"},
              "CCUS": {"bit": 2, "description": "Capture/compare control update selection"},
              "CCDS": {"bit": 3, "description": "Capture/compare DMA selection"},
              "MMS": {"bit": 4, "width": 3, "description": "Master mode selection"},
              "TI1S": {"bit": 7, "description": "TI1 selection"},
              "OIS1": {"bit": 8, "description": "Output Idle state 1"},
              "OIS1N": {"bit": 9, "description": "Output Idle state 1N"},
              "OIS2": {"bit": 10, "description": "Output Idle state 2"},
              "OIS2N": {"bit": 11, "description": "Output Idle state 2N"},
              "OIS3": {"bit": 12, "description": "Output Idle state 3"},
              "OIS3N": {"bit": 13, "description": "Output Idle state 3N"},
              "OIS4": {"bit": 14, "description": "Output Idle state 4"}
            },
            "DIER": {
              "UIE": {"bit": 0, "description": "Update interrupt enable"},
              "CC1IE": {"bit": 1, "description": "Capture/Compare 1 interrupt enable"},
              "CC2IE": {"bit": 2, "description": "Capture/Compare 2 interrupt enable"},
              "CC3IE": {"bit": 3, "description": "Capture/Compare 3 interrupt enable"},
              "CC4IE": {"bit": 4, "description": "Capture/Compare 4 interrupt enable"},
              "TIE": {"bit": 6, "description": "Trigger interrupt enable"},
              "UDE": {"bit": 8, "description": "Update DMA request enable"}
            },
            "SR": {
              "UIF": {"bit": 0, "description": "Update interrupt flag"},
              "CC1IF": {"bit": 1, "description": "Capture/Compare 1 interrupt flag"},
              "CC2IF": {"bit": 2, "description": "Capture/Compare 2 interrupt flag"},
              "CC3IF": {"bit": 3, "description": "Capture/Compare 3 interrupt flag"},
              "CC4IF": {"bit": 4, "description": "Capture/Compare 4 interrupt flag"},
              "TIF": {"bit": 6, "description": "Trigger interrupt flag"},
              "CC1OF": {"bit": 9, "description": "Capture/Compare 1 overcapture flag"},
              "CC2OF": {"bit": 10, "description": "Capture/Compare 2 overcapture flag"},
              "CC3OF": {"bit": 11, "description": "Capture/Compare 3 overcapture flag"},
              "CC4OF": {"bit": 12, "description": "Capture/Compare 4 overcapture flag"}
            },
            "CCER": {
              "CC1E": {"bit": 0, "description": "Capture/Compare 1 output enable"},
              "CC1P": {"bit": 1, "description": "Capture/Compare 1 output polarity"},
              "CC1NE": {"bit": 2, "description": "Capture/Compare 1 complementary output enable"},
              "CC1NP": {"bit": 3, "description": "Capture/Compare 1 complementary output polarity"},
              "CC2E": {"bit": 4, "description": "Capture/Compare 2 output enable"},
              "CC2P": {"bit": 5, "description": "Capture/Compare 2 output polarity"},
              "CC2NE": {"bit": 6, "description": "Capture/Compare 2 complementary output enable"},
              "CC2NP": {"bit": 7, "description": "Capture/Compare 2 complementary output polarity"},
              "CC3E": {"bit": 8, "description": "Capture/Compare 3 output enable"},
              "CC3P": {"bit": 9, "description": "Capture/Compare 3 output polarity"},
              "CC3NE": {"bit": 10, "description": "Capture/Compare 3 complementary output enable"},
              "CC3NP": {"bit": 11, "description": "Capture/Compare 3 complementary output polarity"},
              "CC4E": {"bit": 12, "description": "Capture/Compare 4 output enable"},
              "CC4P": {"bit": 13, "description": "Capture/Compare 4 output polarity"}
            }
          }
        }
      },
      "interrupts": {
        "count": 68,
        "vectors": [
          {"number": 0, "name": "Initial_SP", "description": "Initial Stack Pointer"},
          {"number": 1, "name": "Reset_Handler", "description": "Reset Handler"},
          {"number": 2, "name": "NMI_Handler", "description": "Non-Maskable Interrupt"},
          {"number": 3, "name": "HardFault_Handler", "description": "Hard Fault Handler"},
          {"number": 4, "name": "MemManage_Handler", "description": "Memory Management Fault"},
          {"number": 5, "name": "BusFault_Handler", "description": "Bus Fault"},
          {"number": 6, "name": "UsageFault_Handler", "description": "Usage Fault"},
          {"number": 11, "name": "SVC_Handler", "description": "Supervisor Call"},
          {"number": 12, "name": "DebugMon_Handler", "description": "Debug Monitor"},
          {"number": 14, "name": "PendSV_Handler", "description": "Pendable Service Call"},
          {"number": 15, "name": "SysTick_Handler", "description": "SysTick Timer"},
          {"number": 16, "name": "WWDG_IRQHandler", "description": "Window Watchdog"},
          {"number": 37, "name": "USART1_IRQHandler", "description": "USART1 Global Interrupt"},
          {"number": 38, "name": "USART2_IRQHandler", "description": "USART2 Global Interrupt"},
          {"number": 39, "name": "USART3_IRQHandler", "description": "USART3 Global Interrupt"}
        ]
      }
    }
  }
}
