{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.1 Build 201 11/27/2006 SJ Web Edition " "Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 02 18:06:39 2007 " "Info: Processing started: Wed May 02 18:06:39 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off part4 -c part4 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part4 -c part4 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Qa\$latch " "Warning: Node \"Qa\$latch\" is a latch" {  } { { "part4.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise3/solutions/part4.VHDL/part4.vhd" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk " "Info: Assuming node \"Clk\" is an undefined clock" {  } { { "part4.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise3/solutions/part4.VHDL/part4.vhd" 13 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_TSU_RESULT" "Qa\$latch D Clk -0.040 ns register " "Info: tsu for register \"Qa\$latch\" (data pin = \"D\", clock pin = \"Clk\") is -0.040 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.049 ns + Longest pin register " "Info: + Longest pin to register delay is 2.049 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns D 1 PIN PIN_C13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 3; PIN Node = 'D'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { D } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise3/solutions/part4.VHDL/part4.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.651 ns) + CELL(0.419 ns) 2.049 ns Qa\$latch 2 REG LCCOMB_X30_Y35_N22 1 " "Info: 2: + IC(0.651 ns) + CELL(0.419 ns) = 2.049 ns; Loc. = LCCOMB_X30_Y35_N22; Fanout = 1; REG Node = 'Qa\$latch'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.070 ns" { D Qa$latch } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise3/solutions/part4.VHDL/part4.vhd" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.398 ns ( 68.23 % ) " "Info: Total cell delay = 1.398 ns ( 68.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.651 ns ( 31.77 % ) " "Info: Total interconnect delay = 0.651 ns ( 31.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.049 ns" { D Qa$latch } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.049 ns" { D D~combout Qa$latch } { 0.000ns 0.000ns 0.651ns } { 0.000ns 0.979ns 0.419ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.669 ns + " "Info: + Micro setup delay of destination is 0.669 ns" {  } { { "part4.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise3/solutions/part4.VHDL/part4.vhd" 20 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.758 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk\" to destination register is 2.758 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise3/solutions/part4.VHDL/part4.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clk~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise3/solutions/part4.VHDL/part4.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.366 ns) + CELL(0.275 ns) 2.758 ns Qa\$latch 3 REG LCCOMB_X30_Y35_N22 1 " "Info: 3: + IC(1.366 ns) + CELL(0.275 ns) = 2.758 ns; Loc. = LCCOMB_X30_Y35_N22; Fanout = 1; REG Node = 'Qa\$latch'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.641 ns" { Clk~clkctrl Qa$latch } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise3/solutions/part4.VHDL/part4.vhd" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.274 ns ( 46.19 % ) " "Info: Total cell delay = 1.274 ns ( 46.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.484 ns ( 53.81 % ) " "Info: Total interconnect delay = 1.484 ns ( 53.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { Clk Clk~clkctrl Qa$latch } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.758 ns" { Clk Clk~combout Clk~clkctrl Qa$latch } { 0.000ns 0.000ns 0.118ns 1.366ns } { 0.000ns 0.999ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.049 ns" { D Qa$latch } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.049 ns" { D D~combout Qa$latch } { 0.000ns 0.000ns 0.651ns } { 0.000ns 0.979ns 0.419ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { Clk Clk~clkctrl Qa$latch } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.758 ns" { Clk Clk~combout Clk~clkctrl Qa$latch } { 0.000ns 0.000ns 0.118ns 1.366ns } { 0.000ns 0.999ns 0.000ns 0.275ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk Qc Qc~reg0 6.636 ns register " "Info: tco from clock \"Clk\" to destination pin \"Qc\" through register \"Qc~reg0\" is 6.636 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 2.716 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to source register is 2.716 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise3/solutions/part4.VHDL/part4.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clk~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise3/solutions/part4.VHDL/part4.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.062 ns) + CELL(0.537 ns) 2.716 ns Qc~reg0 3 REG LCFF_X30_Y35_N7 1 " "Info: 3: + IC(1.062 ns) + CELL(0.537 ns) = 2.716 ns; Loc. = LCFF_X30_Y35_N7; Fanout = 1; REG Node = 'Qc~reg0'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.599 ns" { Clk~clkctrl Qc~reg0 } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise3/solutions/part4.VHDL/part4.vhd" 36 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.55 % ) " "Info: Total cell delay = 1.536 ns ( 56.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.180 ns ( 43.45 % ) " "Info: Total interconnect delay = 1.180 ns ( 43.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.716 ns" { Clk Clk~clkctrl Qc~reg0 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.716 ns" { Clk Clk~combout Clk~clkctrl Qc~reg0 } { 0.000ns 0.000ns 0.118ns 1.062ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "part4.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise3/solutions/part4.VHDL/part4.vhd" 36 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.670 ns + Longest register pin " "Info: + Longest register to pin delay is 3.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Qc~reg0 1 REG LCFF_X30_Y35_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y35_N7; Fanout = 1; REG Node = 'Qc~reg0'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { Qc~reg0 } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise3/solutions/part4.VHDL/part4.vhd" 36 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(2.828 ns) 3.670 ns Qc 2 PIN PIN_J10 0 " "Info: 2: + IC(0.842 ns) + CELL(2.828 ns) = 3.670 ns; Loc. = PIN_J10; Fanout = 0; PIN Node = 'Qc'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.670 ns" { Qc~reg0 Qc } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise3/solutions/part4.VHDL/part4.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.828 ns ( 77.06 % ) " "Info: Total cell delay = 2.828 ns ( 77.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.842 ns ( 22.94 % ) " "Info: Total interconnect delay = 0.842 ns ( 22.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.670 ns" { Qc~reg0 Qc } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.670 ns" { Qc~reg0 Qc } { 0.000ns 0.842ns } { 0.000ns 2.828ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.716 ns" { Clk Clk~clkctrl Qc~reg0 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.716 ns" { Clk Clk~combout Clk~clkctrl Qc~reg0 } { 0.000ns 0.000ns 0.118ns 1.062ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.670 ns" { Qc~reg0 Qc } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.670 ns" { Qc~reg0 Qc } { 0.000ns 0.842ns } { 0.000ns 2.828ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "Qc~reg0 D Clk 1.118 ns register " "Info: th for register \"Qc~reg0\" (data pin = \"D\", clock pin = \"Clk\") is 1.118 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.716 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to destination register is 2.716 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise3/solutions/part4.VHDL/part4.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clk~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise3/solutions/part4.VHDL/part4.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.062 ns) + CELL(0.537 ns) 2.716 ns Qc~reg0 3 REG LCFF_X30_Y35_N7 1 " "Info: 3: + IC(1.062 ns) + CELL(0.537 ns) = 2.716 ns; Loc. = LCFF_X30_Y35_N7; Fanout = 1; REG Node = 'Qc~reg0'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.599 ns" { Clk~clkctrl Qc~reg0 } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise3/solutions/part4.VHDL/part4.vhd" 36 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.55 % ) " "Info: Total cell delay = 1.536 ns ( 56.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.180 ns ( 43.45 % ) " "Info: Total interconnect delay = 1.180 ns ( 43.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.716 ns" { Clk Clk~clkctrl Qc~reg0 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.716 ns" { Clk Clk~combout Clk~clkctrl Qc~reg0 } { 0.000ns 0.000ns 0.118ns 1.062ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "part4.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise3/solutions/part4.VHDL/part4.vhd" 36 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.864 ns - Shortest pin register " "Info: - Shortest pin to register delay is 1.864 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns D 1 PIN PIN_C13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 3; PIN Node = 'D'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { D } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise3/solutions/part4.VHDL/part4.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.149 ns) 1.780 ns Qc~reg0feeder 2 COMB LCCOMB_X30_Y35_N6 1 " "Info: 2: + IC(0.652 ns) + CELL(0.149 ns) = 1.780 ns; Loc. = LCCOMB_X30_Y35_N6; Fanout = 1; COMB Node = 'Qc~reg0feeder'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.801 ns" { D Qc~reg0feeder } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise3/solutions/part4.VHDL/part4.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.864 ns Qc~reg0 3 REG LCFF_X30_Y35_N7 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.864 ns; Loc. = LCFF_X30_Y35_N7; Fanout = 1; REG Node = 'Qc~reg0'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Qc~reg0feeder Qc~reg0 } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise3/solutions/part4.VHDL/part4.vhd" 36 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.212 ns ( 65.02 % ) " "Info: Total cell delay = 1.212 ns ( 65.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.652 ns ( 34.98 % ) " "Info: Total interconnect delay = 0.652 ns ( 34.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.864 ns" { D Qc~reg0feeder Qc~reg0 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "1.864 ns" { D D~combout Qc~reg0feeder Qc~reg0 } { 0.000ns 0.000ns 0.652ns 0.000ns } { 0.000ns 0.979ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.716 ns" { Clk Clk~clkctrl Qc~reg0 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.716 ns" { Clk Clk~combout Clk~clkctrl Qc~reg0 } { 0.000ns 0.000ns 0.118ns 1.062ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.864 ns" { D Qc~reg0feeder Qc~reg0 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "1.864 ns" { D D~combout Qc~reg0feeder Qc~reg0 } { 0.000ns 0.000ns 0.652ns 0.000ns } { 0.000ns 0.979ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "111 " "Info: Allocated 111 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 02 18:06:39 2007 " "Info: Processing ended: Wed May 02 18:06:39 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
