{"version":"1.1.0","info":[["/home/jk/Documents/EDA_Class/lab1/src/rtl/DisCnt.v",[[[[[["DisCnt",[[0,0],[3,2]],[[0,7],[0,13]],[],["module"]],[26,9]],[[["iCLK_50",[[1,4],[1,29]],[[1,22],[1,29]],["DisCnt"],["port","wire"]],["oHEX0_D",[[2,4],[2,29]],[[2,22],[2,29]],["DisCnt"],["port","wire"]],["clk_1Hz",[[5,4],[5,22]],[[5,15],[5,22]],["DisCnt"],["variable","wire"]],["cnt",[[6,4],[6,18]],[[6,15],[6,18]],["DisCnt"],["variable","reg"]],["fd0",[[16,4],[19,5]],[[16,9],[16,12]],["DisCnt"],["instance","fdiv"]],["hex0",[[21,4],[24,5]],[[21,13],[21,17]],["DisCnt"],["instance","SEG7_LUT"]]]]]]],null,0]],["/home/jk/Documents/EDA_Class/lab1/src/rtl/fdiv.v",[[[[[["fdiv",[[0,0],[3,2]],[[0,7],[0,11]],[],["module"]],[19,9]],[[["iCLK_50",[[1,4],[1,23]],[[1,16],[1,23]],["fdiv"],["port","wire"]],["oLEDR",[[2,4],[2,21]],[[2,16],[2,21]],["fdiv"],["port","wire"]],["clk_1Hz",[[5,4],[5,15]],[[5,8],[5,15]],["fdiv"],["variable","reg"]],["count",[[6,4],[6,20]],[[6,15],[6,20]],["fdiv"],["variable","reg"]]]]]]],null,0]],["/home/jk/Documents/EDA_Class/lab1/src/rtl/SEG7_LUT.v",[[[[[["SEG7_LUT",[[0,0],[3,2]],[[0,7],[0,15]],[],["module"]],[26,9]],[[["iDIG",[[1,4],[1,26]],[[1,22],[1,26]],["SEG7_LUT"],["port","wire"]],["oSEG",[[2,4],[2,26]],[[2,22],[2,26]],["SEG7_LUT"],["port","reg"]]]]]]],null,0]],["/home/jk/Documents/EDA_Class/lab2/Lesson-sim/DisCnt.v",[[[[[["DisCnt",[[0,0],[3,2]],[[0,7],[0,13]],[],["module"]],[26,9]],[[["iCLK_50",[[1,4],[1,29]],[[1,22],[1,29]],["DisCnt"],["port","wire"]],["oHEX0_D",[[2,4],[2,29]],[[2,22],[2,29]],["DisCnt"],["port","wire"]],["clk_1Hz",[[5,4],[5,22]],[[5,15],[5,22]],["DisCnt"],["variable","wire"]],["cnt",[[6,4],[6,18]],[[6,15],[6,18]],["DisCnt"],["variable","reg"]],["fd0",[[16,4],[19,5]],[[16,9],[16,12]],["DisCnt"],["instance","fdiv"]],["hex0",[[21,4],[24,5]],[[21,13],[21,17]],["DisCnt"],["instance","SEG7_LUT"]]]]]]],null,0]],["/home/jk/Documents/EDA_Class/lab2/Lesson-sim/fdiv.v",[[[[[["fdiv",[[0,0],[3,2]],[[0,7],[0,11]],[],["module"]],[19,9]],[[["iCLK_50",[[1,4],[1,23]],[[1,16],[1,23]],["fdiv"],["port","wire"]],["oLEDR",[[2,4],[2,21]],[[2,16],[2,21]],["fdiv"],["port","wire"]],["clk_1Hz",[[5,4],[5,15]],[[5,8],[5,15]],["fdiv"],["variable","reg"]],["count",[[6,4],[6,20]],[[6,15],[6,20]],["fdiv"],["variable","reg"]]]]]]],null,0]],["/home/jk/Documents/EDA_Class/lab2/Lesson-sim/SEG7_LUT.v",[[[[[["SEG7_LUT",[[0,0],[3,2]],[[0,7],[0,15]],[],["module"]],[26,9]],[[["iDIG",[[1,4],[1,26]],[[1,22],[1,26]],["SEG7_LUT"],["port","wire"]],["oSEG",[[2,4],[2,26]],[[2,22],[2,26]],["SEG7_LUT"],["port","reg"]]]]]]],null,0]],["/home/jk/Documents/EDA_Class/lab2/Lesson-sim/test-sim.v",[[[[[["test",[[1,0],[1,15]],[[1,7],[1,11]],[],["module"]],[21,8]],[[["DELAY",[[3,4],[3,26]],[[3,14],[3,19]],["test"],["parameter"]],["clk",[[4,4],[4,11]],[[4,8],[4,11]],["test"],["variable","reg"]],["rst",[[4,4],[4,16]],[[4,13],[4,16]],["test"],["variable","clk"]]]]]]],null,0]]]}