Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,37
design__inferred_latch__count,0
design__instance__count,23718
design__instance__area,146577
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,10
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,681
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0009481140878051519
power__switching__total,0.0004013789293821901
power__leakage__total,1.6884750664303283e-07
power__total,0.0013496618485078216
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.215637
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.215637
timing__hold__ws__corner:nom_tt_025C_1v80,0.316091
timing__setup__ws__corner:nom_tt_025C_1v80,56.587776
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.316091
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,60.18391
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,483
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,681
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,0.374049
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.374049
timing__hold__ws__corner:nom_ss_100C_1v60,0.843583
timing__setup__ws__corner:nom_ss_100C_1v60,17.678432
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.843583
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,17.678432
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,681
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.147604
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.147604
timing__hold__ws__corner:nom_ff_n40C_1v95,0.112865
timing__setup__ws__corner:nom_ff_n40C_1v95,57.835224
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.112865
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,75.560883
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,533
design__max_fanout_violation__count,681
design__max_cap_violation__count,5
clock__skew__worst_hold,0.382301
clock__skew__worst_setup,0.143768
timing__hold__ws,0.110354
timing__setup__ws,17.032059
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0.0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.110354
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,17.032059
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 800.0 400.0
design__core__bbox,5.52 10.88 794.42 388.96
flow__warnings__count,1
flow__errors__count,0
design__io,713
design__die__area,320000
design__core__area,298267
design__instance__count__stdcell,23718
design__instance__area__stdcell,146577
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.491428
design__instance__utilization__stdcell,0.491428
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,711
design__io__hpwl,153666770
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,455984
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1352
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
route__net,12677
route__net__special,2
route__drc_errors__iter:1,9534
route__wirelength__iter:1,574273
route__drc_errors__iter:2,3398
route__wirelength__iter:2,570444
route__drc_errors__iter:3,3245
route__wirelength__iter:3,568797
route__drc_errors__iter:4,399
route__wirelength__iter:4,568431
route__drc_errors__iter:5,0
route__wirelength__iter:5,568349
route__drc_errors,0
route__wirelength,568349
route__vias,101633
route__vias__singlecut,101633
route__vias__multicut,0
design__disconnected_pin__count,294
design__critical_disconnected_pin__count,0
route__wirelength__max,879.97
timing__unannotated_net__count__corner:nom_tt_025C_1v80,487
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,487
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,487
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,681
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.210217
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.210217
timing__hold__ws__corner:min_tt_025C_1v80,0.308952
timing__setup__ws__corner:min_tt_025C_1v80,56.642956
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.308952
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,60.535088
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,487
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,367
design__max_fanout_violation__count__corner:min_ss_100C_1v60,681
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,0.365922
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.365922
timing__hold__ws__corner:min_ss_100C_1v60,0.837341
timing__setup__ws__corner:min_ss_100C_1v60,18.279303
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.837341
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,18.279303
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,487
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,681
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.143768
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.143768
timing__hold__ws__corner:min_ff_n40C_1v95,0.110354
timing__setup__ws__corner:min_ff_n40C_1v95,57.870613
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.110354
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,75.801224
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,487
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,24
design__max_fanout_violation__count__corner:max_tt_025C_1v80,681
design__max_cap_violation__count__corner:max_tt_025C_1v80,5
clock__skew__worst_hold__corner:max_tt_025C_1v80,0.221021
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.221021
timing__hold__ws__corner:max_tt_025C_1v80,0.319627
timing__setup__ws__corner:max_tt_025C_1v80,56.522701
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.319627
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,59.826756
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,487
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,533
design__max_fanout_violation__count__corner:max_ss_100C_1v60,681
design__max_cap_violation__count__corner:max_ss_100C_1v60,5
clock__skew__worst_hold__corner:max_ss_100C_1v60,0.382301
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.382301
timing__hold__ws__corner:max_ss_100C_1v60,0.850336
timing__setup__ws__corner:max_ss_100C_1v60,17.032059
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.850336
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,17.032059
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,487
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,681
design__max_cap_violation__count__corner:max_ff_n40C_1v95,5
clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.151822
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.151822
timing__hold__ws__corner:max_ff_n40C_1v95,0.115188
timing__setup__ws__corner:max_ff_n40C_1v95,57.790611
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.115188
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,75.313324
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,487
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,487
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79994
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.0000574115
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.000069851
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.00000888917
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.000069851
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00000895000000000000070672634411295121026341803371906280517578125
ir__drop__worst,0.000057399999999999999308365750128047011457965709269046783447265625
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
