Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Windows/System32/digital_clock/sync_counter_tb_isim_beh.exe -prj C:/Windows/System32/digital_clock/sync_counter_tb_beh.prj work.sync_counter_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Windows/System32/digital_clock/universal_counter.vhd" into library work
Parsing VHDL file "C:/Windows/System32/digital_clock/updown_count.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity updown_count [updown_count_default]
Compiling architecture tb of entity sync_counter_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable C:/Windows/System32/digital_clock/sync_counter_tb_isim_beh.exe
Fuse Memory Usage: 34668 KB
Fuse CPU Usage: 437 ms
