
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000024  00800100  00001db4  00001e48  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001db4  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000583  00800124  00800124  00001e6c  2**0
                  ALLOC
  3 .stab         00000d74  00000000  00000000  00001e6c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      0000006c  00000000  00000000  00002be0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000000c0  00000000  00000000  00002c4c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000a20  00000000  00000000  00002d0c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001b35  00000000  00000000  0000372c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000894  00000000  00000000  00005261  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000193e  00000000  00000000  00005af5  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000005c0  00000000  00000000  00007434  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000abe  00000000  00000000  000079f4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000008ee  00000000  00000000  000084b2  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000108  00000000  00000000  00008da0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
       4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
       8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
       c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      1c:	0c 94 b8 08 	jmp	0x1170	; 0x1170 <__vector_7>
      20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      24:	0c 94 a9 09 	jmp	0x1352	; 0x1352 <__vector_9>
      28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      48:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
      68:	11 24       	eor	r1, r1
      6a:	1f be       	out	0x3f, r1	; 63
      6c:	cf ef       	ldi	r28, 0xFF	; 255
      6e:	d8 e0       	ldi	r29, 0x08	; 8
      70:	de bf       	out	0x3e, r29	; 62
      72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
      74:	11 e0       	ldi	r17, 0x01	; 1
      76:	a0 e0       	ldi	r26, 0x00	; 0
      78:	b1 e0       	ldi	r27, 0x01	; 1
      7a:	e4 eb       	ldi	r30, 0xB4	; 180
      7c:	fd e1       	ldi	r31, 0x1D	; 29
      7e:	02 c0       	rjmp	.+4      	; 0x84 <.do_copy_data_start>

00000080 <.do_copy_data_loop>:
      80:	05 90       	lpm	r0, Z+
      82:	0d 92       	st	X+, r0

00000084 <.do_copy_data_start>:
      84:	a4 32       	cpi	r26, 0x24	; 36
      86:	b1 07       	cpc	r27, r17
      88:	d9 f7       	brne	.-10     	; 0x80 <.do_copy_data_loop>

0000008a <__do_clear_bss>:
      8a:	16 e0       	ldi	r17, 0x06	; 6
      8c:	a4 e2       	ldi	r26, 0x24	; 36
      8e:	b1 e0       	ldi	r27, 0x01	; 1
      90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
      92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
      94:	a7 3a       	cpi	r26, 0xA7	; 167
      96:	b1 07       	cpc	r27, r17
      98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
      9a:	0e 94 53 00 	call	0xa6	; 0xa6 <main>
      9e:	0c 94 d8 0e 	jmp	0x1db0	; 0x1db0 <_exit>

000000a2 <__bad_interrupt>:
      a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <main>:



int main(void) {
    
	Debug_Init(0);
      a6:	80 e0       	ldi	r24, 0x00	; 0
      a8:	90 e0       	ldi	r25, 0x00	; 0
      aa:	0e 94 39 0e 	call	0x1c72	; 0x1c72 <Debug_Init>
	Kernel_Init();
      ae:	0e 94 24 0c 	call	0x1848	; 0x1848 <Kernel_Init>
	Kernel_Task_Create(Task_RGB_LED,  0);
      b2:	81 ee       	ldi	r24, 0xE1	; 225
      b4:	90 e0       	ldi	r25, 0x00	; 0
      b6:	60 e0       	ldi	r22, 0x00	; 0
      b8:	0e 94 e2 0a 	call	0x15c4	; 0x15c4 <Kernel_Task_Create>
	Kernel_Task_Create(Task_Vin_Sense,  1);
      bc:	88 ed       	ldi	r24, 0xD8	; 216
      be:	90 e0       	ldi	r25, 0x00	; 0
      c0:	61 e0       	ldi	r22, 0x01	; 1
      c2:	0e 94 e2 0a 	call	0x15c4	; 0x15c4 <Kernel_Task_Create>
	Kernel_Task_Create(Task_Radio,  2);
      c6:	8e e7       	ldi	r24, 0x7E	; 126
      c8:	90 e0       	ldi	r25, 0x00	; 0
      ca:	62 e0       	ldi	r22, 0x02	; 2
      cc:	0e 94 e2 0a 	call	0x15c4	; 0x15c4 <Kernel_Task_Create>
	Kernel_Task_Create(Task_Sensor,  3);
      d0:	85 e7       	ldi	r24, 0x75	; 117
      d2:	90 e0       	ldi	r25, 0x00	; 0
      d4:	63 e0       	ldi	r22, 0x03	; 3
      d6:	0e 94 e2 0a 	call	0x15c4	; 0x15c4 <Kernel_Task_Create>
	Kernel_PreSleep_Hook(Tasks_Disable_Peripherals);
      da:	84 e7       	ldi	r24, 0x74	; 116
      dc:	90 e0       	ldi	r25, 0x00	; 0
      de:	0e 94 0c 0e 	call	0x1c18	; 0x1c18 <Kernel_PreSleep_Hook>
	Kernel_Start_Tasks();
      e2:	0e 94 5a 0b 	call	0x16b4	; 0x16b4 <Kernel_Start_Tasks>
      e6:	ff cf       	rjmp	.-2      	; 0xe6 <SRUDR0+0x20>

000000e8 <Tasks_Disable_Peripherals>:
#include "rgb.h"

void Tasks_Disable_Peripherals(void){
  //ADC and Analog comparator will be
  //turned off automatically by the kernel
}
      e8:	08 95       	ret

000000ea <Task_Sensor>:
  }
}

void Task_Sensor(void){
  
  Sensors_Init();
      ea:	0e 94 78 06 	call	0xcf0	; 0xcf0 <Sensors_Init>
  
  while(1){

    Sensors_Sample();
      ee:	0e 94 6e 08 	call	0x10dc	; 0x10dc <Sensors_Sample>
    Kernel_Task_Sleep(30000/KER_TICK_TIME);
      f2:	8e e1       	ldi	r24, 0x1E	; 30
      f4:	90 e0       	ldi	r25, 0x00	; 0
      f6:	0e 94 6a 0c 	call	0x18d4	; 0x18d4 <Kernel_Task_Sleep>
      fa:	f9 cf       	rjmp	.-14     	; 0xee <Task_Sensor+0x4>

000000fc <Task_Radio>:
    Kernel_Task_Sleep(10000/KER_TICK_TIME);
	
  }
}

void Task_Radio(void){
      fc:	0f 93       	push	r16
      fe:	1f 93       	push	r17
     100:	df 93       	push	r29
     102:	cf 93       	push	r28
     104:	cd b7       	in	r28, 0x3d	; 61
     106:	de b7       	in	r29, 0x3e	; 62
     108:	a0 97       	sbiw	r28, 0x20	; 32
     10a:	0f b6       	in	r0, 0x3f	; 63
     10c:	f8 94       	cli
     10e:	de bf       	out	0x3e, r29	; 62
     110:	0f be       	out	0x3f, r0	; 63
     112:	cd bf       	out	0x3d, r28	; 61
  int16_t  DTemp;
  uint16_t DRH;
  uint8_t  buf[32];

  //Radio init with deep sleep
  nRF24L01P_Init();
     114:	0e 94 42 04 	call	0x884	; 0x884 <nRF24L01P_Init>
    Debug_Tx_Byte(Sensors_HDC1080_Address_Get());
    Debug_Tx_Byte(Sensors_HDC1080_Status_Get());
    Debug_Tx_Byte(Sensors_HDC1080_Error_Get());

    nRF24L01P_WakeUp();
    nRF24L01P_Transmit_Basic(buf, 8);
     118:	8e 01       	movw	r16, r28
     11a:	0f 5f       	subi	r16, 0xFF	; 255
     11c:	1f 4f       	sbci	r17, 0xFF	; 255
  nRF24L01P_Init();

  while(1){
    
    //Process Vin Data
    Vin = Peripherals_Vin_RawADC_Get();
     11e:	0e 94 3c 06 	call	0xc78	; 0xc78 <Peripherals_Vin_RawADC_Get>
    buf[0] = Vin >> 8;
     122:	99 83       	std	Y+1, r25	; 0x01
    buf[1] = Vin & 0xFF;
     124:	8a 83       	std	Y+2, r24	; 0x02

    //Process Analog Temp Data
    ATemp = Peripherals_Analog_Temp_Get();
     126:	0e 94 41 06 	call	0xc82	; 0xc82 <Peripherals_Analog_Temp_Get>
    buf[2] = ATemp >> 8;
     12a:	29 2f       	mov	r18, r25
     12c:	33 27       	eor	r19, r19
     12e:	27 fd       	sbrc	r18, 7
     130:	3a 95       	dec	r19
     132:	2b 83       	std	Y+3, r18	; 0x03
    buf[3] = ATemp & 0xFF;
     134:	8c 83       	std	Y+4, r24	; 0x04
    
    //Process Digital Temp Data
    DTemp = Peripherals_Digital_Temp_Get();
     136:	0e 94 44 06 	call	0xc88	; 0xc88 <Peripherals_Digital_Temp_Get>
    buf[4] = DTemp >> 8;
     13a:	29 2f       	mov	r18, r25
     13c:	33 27       	eor	r19, r19
     13e:	27 fd       	sbrc	r18, 7
     140:	3a 95       	dec	r19
     142:	2d 83       	std	Y+5, r18	; 0x05
    buf[5] = DTemp & 0xFF;
     144:	8e 83       	std	Y+6, r24	; 0x06

    //Process Digital RH Data
    DRH = Peripherals_Digital_RH_Get();
     146:	0e 94 47 06 	call	0xc8e	; 0xc8e <Peripherals_Digital_RH_Get>
    buf[6] = DRH >> 8;
     14a:	9f 83       	std	Y+7, r25	; 0x07
    buf[7] = DRH & 0xFF;
     14c:	88 87       	std	Y+8, r24	; 0x08
    
    Debug_Tx_Byte(buf[0]);
     14e:	89 81       	ldd	r24, Y+1	; 0x01
     150:	0e 94 49 0e 	call	0x1c92	; 0x1c92 <Debug_Tx_Byte>
    Debug_Tx_Byte(buf[1]);
     154:	8a 81       	ldd	r24, Y+2	; 0x02
     156:	0e 94 49 0e 	call	0x1c92	; 0x1c92 <Debug_Tx_Byte>
    Debug_Tx_Byte(buf[2]);
     15a:	8b 81       	ldd	r24, Y+3	; 0x03
     15c:	0e 94 49 0e 	call	0x1c92	; 0x1c92 <Debug_Tx_Byte>
    Debug_Tx_Byte(buf[3]);
     160:	8c 81       	ldd	r24, Y+4	; 0x04
     162:	0e 94 49 0e 	call	0x1c92	; 0x1c92 <Debug_Tx_Byte>
    Debug_Tx_Byte(buf[4]);
     166:	8d 81       	ldd	r24, Y+5	; 0x05
     168:	0e 94 49 0e 	call	0x1c92	; 0x1c92 <Debug_Tx_Byte>
    Debug_Tx_Byte(buf[5]);
     16c:	8e 81       	ldd	r24, Y+6	; 0x06
     16e:	0e 94 49 0e 	call	0x1c92	; 0x1c92 <Debug_Tx_Byte>
    Debug_Tx_Byte(buf[6]);
     172:	8f 81       	ldd	r24, Y+7	; 0x07
     174:	0e 94 49 0e 	call	0x1c92	; 0x1c92 <Debug_Tx_Byte>
    Debug_Tx_Byte(buf[7]);
     178:	88 85       	ldd	r24, Y+8	; 0x08
     17a:	0e 94 49 0e 	call	0x1c92	; 0x1c92 <Debug_Tx_Byte>

    Debug_Tx_Byte(Sensors_HDC1080_Address_Get());
     17e:	0e 94 a7 08 	call	0x114e	; 0x114e <Sensors_HDC1080_Address_Get>
     182:	0e 94 49 0e 	call	0x1c92	; 0x1c92 <Debug_Tx_Byte>
    Debug_Tx_Byte(Sensors_HDC1080_Status_Get());
     186:	0e 94 aa 08 	call	0x1154	; 0x1154 <Sensors_HDC1080_Status_Get>
     18a:	0e 94 49 0e 	call	0x1c92	; 0x1c92 <Debug_Tx_Byte>
    Debug_Tx_Byte(Sensors_HDC1080_Error_Get());
     18e:	0e 94 ad 08 	call	0x115a	; 0x115a <Sensors_HDC1080_Error_Get>
     192:	0e 94 49 0e 	call	0x1c92	; 0x1c92 <Debug_Tx_Byte>

    nRF24L01P_WakeUp();
     196:	0e 94 36 04 	call	0x86c	; 0x86c <nRF24L01P_WakeUp>
    nRF24L01P_Transmit_Basic(buf, 8);
     19a:	c8 01       	movw	r24, r16
     19c:	68 e0       	ldi	r22, 0x08	; 8
     19e:	0e 94 1c 05 	call	0xa38	; 0xa38 <nRF24L01P_Transmit_Basic>
    nRF24L01P_Deep_Sleep();
     1a2:	0e 94 2a 04 	call	0x854	; 0x854 <nRF24L01P_Deep_Sleep>
    Kernel_Task_Sleep(15000/KER_TICK_TIME);
     1a6:	8f e0       	ldi	r24, 0x0F	; 15
     1a8:	90 e0       	ldi	r25, 0x00	; 0
     1aa:	0e 94 6a 0c 	call	0x18d4	; 0x18d4 <Kernel_Task_Sleep>
     1ae:	b7 cf       	rjmp	.-146    	; 0x11e <Task_Radio+0x22>

000001b0 <Task_Vin_Sense>:
}

void Task_Vin_Sense(void){
  
  //Init VinSense
  DDRD  |= (1<<2);
     1b0:	52 9a       	sbi	0x0a, 2	; 10

  //Disable VinSense
  PORTD &=~(1<<2);
     1b2:	5a 98       	cbi	0x0b, 2	; 11

  while(1){

    //Vin Sample
    Peripherals_Vin_Sense_Sample();
     1b4:	0e 94 27 06 	call	0xc4e	; 0xc4e <Peripherals_Vin_Sense_Sample>
    
    //Delay 5000ms
    Kernel_Task_Sleep(10000/KER_TICK_TIME);
     1b8:	8a e0       	ldi	r24, 0x0A	; 10
     1ba:	90 e0       	ldi	r25, 0x00	; 0
     1bc:	0e 94 6a 0c 	call	0x18d4	; 0x18d4 <Kernel_Task_Sleep>
     1c0:	f9 cf       	rjmp	.-14     	; 0x1b4 <Task_Vin_Sense+0x4>

000001c2 <Task_RGB_LED>:
void Tasks_Disable_Peripherals(void){
  //ADC and Analog comparator will be
  //turned off automatically by the kernel
}

void Task_RGB_LED(void){
     1c2:	cf 93       	push	r28
     1c4:	df 93       	push	r29

  RGB_Init();
     1c6:	0e 94 4a 06 	call	0xc94	; 0xc94 <RGB_Init>
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     1ca:	c8 ec       	ldi	r28, 0xC8	; 200
     1cc:	d0 e0       	ldi	r29, 0x00	; 0
  
  while(1){

    //Red LED on
    RGB_Set_State(1,0,0);
     1ce:	81 e0       	ldi	r24, 0x01	; 1
     1d0:	60 e0       	ldi	r22, 0x00	; 0
     1d2:	40 e0       	ldi	r20, 0x00	; 0
     1d4:	0e 94 51 06 	call	0xca2	; 0xca2 <RGB_Set_State>
     1d8:	ce 01       	movw	r24, r28
     1da:	01 97       	sbiw	r24, 0x01	; 1
     1dc:	f1 f7       	brne	.-4      	; 0x1da <Task_RGB_LED+0x18>

    //Blocking delay
    _delay_us(100);

    //Red LED off
    RGB_Set_State(0,0,0);
     1de:	80 e0       	ldi	r24, 0x00	; 0
     1e0:	60 e0       	ldi	r22, 0x00	; 0
     1e2:	40 e0       	ldi	r20, 0x00	; 0
     1e4:	0e 94 51 06 	call	0xca2	; 0xca2 <RGB_Set_State>

    //Delay 5000 ms
    Kernel_Task_Sleep(5000/KER_TICK_TIME);
     1e8:	85 e0       	ldi	r24, 0x05	; 5
     1ea:	90 e0       	ldi	r25, 0x00	; 0
     1ec:	0e 94 6a 0c 	call	0x18d4	; 0x18d4 <Kernel_Task_Sleep>
     1f0:	ee cf       	rjmp	.-36     	; 0x1ce <Task_RGB_LED+0xc>

000001f2 <nRF24L01P_Struct_Init>:

nrf24l01p_t nRF24L01P_type;
nrf24l01p_t *nRF24L01P;

void nRF24L01P_Struct_Init(void){
  nRF24L01P=&nRF24L01P_type;
     1f2:	87 e8       	ldi	r24, 0x87	; 135
     1f4:	96 e0       	ldi	r25, 0x06	; 6
     1f6:	90 93 9b 06 	sts	0x069B, r25
     1fa:	80 93 9a 06 	sts	0x069A, r24
  nRF24L01P->Mode=0x04;
     1fe:	84 e0       	ldi	r24, 0x04	; 4
     200:	80 93 87 06 	sts	0x0687, r24
  nRF24L01P->TempBuf[0]=0x00;
     204:	10 92 88 06 	sts	0x0688, r1
  nRF24L01P->TempBuf[1]=0x00;
     208:	10 92 89 06 	sts	0x0689, r1
  nRF24L01P->Address.Own=0x00;
     20c:	10 92 8a 06 	sts	0x068A, r1
  nRF24L01P->Address.Dest=0x01;
     210:	21 e0       	ldi	r18, 0x01	; 1
     212:	20 93 8b 06 	sts	0x068B, r18
  nRF24L01P->Config.RxTimeout=10;
     216:	8a e0       	ldi	r24, 0x0A	; 10
     218:	90 e0       	ldi	r25, 0x00	; 0
     21a:	90 93 8d 06 	sts	0x068D, r25
     21e:	80 93 8c 06 	sts	0x068C, r24
  nRF24L01P->Config.RxTicks=0;
     222:	10 92 8f 06 	sts	0x068F, r1
     226:	10 92 8e 06 	sts	0x068E, r1
  nRF24L01P->Config.MaxDataLength=0;
     22a:	10 92 90 06 	sts	0x0690, r1
  nRF24L01P->Config.MaxRetry=0;
     22e:	10 92 92 06 	sts	0x0692, r1
     232:	10 92 91 06 	sts	0x0691, r1
  nRF24L01P->Config.RetryOccured=0;
     236:	10 92 94 06 	sts	0x0694, r1
     23a:	10 92 93 06 	sts	0x0693, r1
  nRF24L01P->Packet.PID=0;
     23e:	10 92 95 06 	sts	0x0695, r1
  nRF24L01P->Packet.ACKReq=1;
     242:	20 93 96 06 	sts	0x0696, r18
  nRF24L01P->ErrorTicks=0;
     246:	10 92 98 06 	sts	0x0698, r1
     24a:	10 92 97 06 	sts	0x0697, r1
  nRF24L01P->Error=0;
     24e:	10 92 99 06 	sts	0x0699, r1
}
     252:	08 95       	ret

00000254 <nRF24L01P_CSN_High>:

void nRF24L01P_CSN_High(void){
  nRF24L01P_CSN_PORT|= (1<<nRF24L01P_CSN_bp);
     254:	2a 9a       	sbi	0x05, 2	; 5
}
     256:	08 95       	ret

00000258 <nRF24L01P_CSN_Low>:

void nRF24L01P_CSN_Low(void){
  nRF24L01P_CSN_PORT&=~(1<<nRF24L01P_CSN_bp);
     258:	2a 98       	cbi	0x05, 2	; 5
}
     25a:	08 95       	ret

0000025c <nRF24L01P_CE_High>:

void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
     25c:	29 9a       	sbi	0x05, 1	; 5
}
     25e:	08 95       	ret

00000260 <nRF24L01P_CE_Low>:

void nRF24L01P_CE_Low(void){
  nRF24L01P_CE_PORT&=~(1<<nRF24L01P_CE_bp);
     260:	29 98       	cbi	0x05, 1	; 5
}
     262:	08 95       	ret

00000264 <nRF24L01P_Enable_GPIO>:

void nRF24L01P_Enable_GPIO(void){
  DDRB |= (1<<5)|(1<<3)|(1<<2);
     264:	84 b1       	in	r24, 0x04	; 4
     266:	8c 62       	ori	r24, 0x2C	; 44
     268:	84 b9       	out	0x04, r24	; 4
  DDRB &=~(1<<4);
     26a:	24 98       	cbi	0x04, 4	; 4
  nRF24L01P_CSN_DDR |= (1<<nRF24L01P_CSN_bp);
     26c:	22 9a       	sbi	0x04, 2	; 4
  nRF24L01P_CE_DDR  |= (1<<nRF24L01P_CE_bp) ;
     26e:	21 9a       	sbi	0x04, 1	; 4
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

void nRF24L01P_CSN_High(void){
  nRF24L01P_CSN_PORT|= (1<<nRF24L01P_CSN_bp);
     270:	2a 9a       	sbi	0x05, 2	; 5
void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
}

void nRF24L01P_CE_Low(void){
  nRF24L01P_CE_PORT&=~(1<<nRF24L01P_CE_bp);
     272:	29 98       	cbi	0x05, 1	; 5
  DDRB &=~(1<<4);
  nRF24L01P_CSN_DDR |= (1<<nRF24L01P_CSN_bp);
  nRF24L01P_CE_DDR  |= (1<<nRF24L01P_CE_bp) ;
  nRF24L01P_CSN_High();
  nRF24L01P_CE_Low()  ;
}
     274:	08 95       	ret

00000276 <nRF24L01P_Disable_GPIO>:

void nRF24L01P_Disable_GPIO(void){
  DDRB |= (1<<4);                              
     276:	24 9a       	sbi	0x04, 4	; 4
  PORTB&=~((1<<5)|(1<<4)|(1<<3)|(1<<2));
     278:	85 b1       	in	r24, 0x05	; 5
     27a:	83 7c       	andi	r24, 0xC3	; 195
     27c:	85 b9       	out	0x05, r24	; 5
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

void nRF24L01P_CSN_High(void){
  nRF24L01P_CSN_PORT|= (1<<nRF24L01P_CSN_bp);
     27e:	2a 9a       	sbi	0x05, 2	; 5
void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
}

void nRF24L01P_CE_Low(void){
  nRF24L01P_CE_PORT&=~(1<<nRF24L01P_CE_bp);
     280:	29 98       	cbi	0x05, 1	; 5
void nRF24L01P_Disable_GPIO(void){
  DDRB |= (1<<4);                              
  PORTB&=~((1<<5)|(1<<4)|(1<<3)|(1<<2));
  nRF24L01P_CSN_High(); 
  nRF24L01P_CE_Low() ;  
}
     282:	08 95       	ret

00000284 <nRF24L01P_Enable_SPI>:

void nRF24L01P_Enable_SPI(void){
  SPCR=(1<<SPE)|(1<<MSTR);                     
     284:	80 e5       	ldi	r24, 0x50	; 80
     286:	8c bd       	out	0x2c, r24	; 44
  SPSR=(1<<SPI2X);                             
     288:	81 e0       	ldi	r24, 0x01	; 1
     28a:	8d bd       	out	0x2d, r24	; 45
}
     28c:	08 95       	ret

0000028e <nRF24L01P_Disable_SPI>:

void nRF24L01P_Disable_SPI(void){                 
  SPCR=0x00;
     28e:	1c bc       	out	0x2c, r1	; 44
  SPSR=0x00;
     290:	1d bc       	out	0x2d, r1	; 45
}
     292:	08 95       	ret

00000294 <nRF24L01P_Enable>:

void nRF24L01P_Enable(void){
  nRF24L01P_Enable_GPIO();
     294:	0e 94 32 01 	call	0x264	; 0x264 <nRF24L01P_Enable_GPIO>
  nRF24L01P_CSN_High(); 
  nRF24L01P_CE_Low() ;  
}

void nRF24L01P_Enable_SPI(void){
  SPCR=(1<<SPE)|(1<<MSTR);                     
     298:	80 e5       	ldi	r24, 0x50	; 80
     29a:	8c bd       	out	0x2c, r24	; 44
  SPSR=(1<<SPI2X);                             
     29c:	81 e0       	ldi	r24, 0x01	; 1
     29e:	8d bd       	out	0x2d, r24	; 45
}

void nRF24L01P_Enable(void){
  nRF24L01P_Enable_GPIO();
  nRF24L01P_Enable_SPI();
}
     2a0:	08 95       	ret

000002a2 <nRF24L01P_Disable>:
  SPCR=(1<<SPE)|(1<<MSTR);                     
  SPSR=(1<<SPI2X);                             
}

void nRF24L01P_Disable_SPI(void){                 
  SPCR=0x00;
     2a2:	1c bc       	out	0x2c, r1	; 44
  SPSR=0x00;
     2a4:	1d bc       	out	0x2d, r1	; 45
  nRF24L01P_Enable_SPI();
}

void nRF24L01P_Disable(void){
  nRF24L01P_Disable_SPI();
  nRF24L01P_Disable_GPIO();
     2a6:	0e 94 3b 01 	call	0x276	; 0x276 <nRF24L01P_Disable_GPIO>
}
     2aa:	08 95       	ret

000002ac <nRF24L01P_Error_Clear>:

void nRF24L01P_Error_Clear(void){
  nRF24L01P->ErrorTicks=0;
     2ac:	e0 91 9a 06 	lds	r30, 0x069A
     2b0:	f0 91 9b 06 	lds	r31, 0x069B
     2b4:	11 8a       	std	Z+17, r1	; 0x11
     2b6:	10 8a       	std	Z+16, r1	; 0x10
  nRF24L01P->Error=0;
     2b8:	12 8a       	std	Z+18, r1	; 0x12
}
     2ba:	08 95       	ret

000002bc <nRF24L01P_Get_Error>:

uint8_t nRF24L01P_Get_Error(void){
     2bc:	e0 91 9a 06 	lds	r30, 0x069A
     2c0:	f0 91 9b 06 	lds	r31, 0x069B
  return nRF24L01P->Error;
}
     2c4:	82 89       	ldd	r24, Z+18	; 0x12
     2c6:	08 95       	ret

000002c8 <nRF24L01P_No_Error>:

uint8_t nRF24L01P_No_Error(void){
     2c8:	90 e0       	ldi	r25, 0x00	; 0
     2ca:	e0 91 9a 06 	lds	r30, 0x069A
     2ce:	f0 91 9b 06 	lds	r31, 0x069B
     2d2:	82 89       	ldd	r24, Z+18	; 0x12
     2d4:	88 23       	and	r24, r24
     2d6:	09 f4       	brne	.+2      	; 0x2da <nRF24L01P_No_Error+0x12>
     2d8:	91 e0       	ldi	r25, 0x01	; 1
  if(nRF24L01P_Get_Error()==0){
    return 1;
  }else{
    return 0;
  }
}
     2da:	89 2f       	mov	r24, r25
     2dc:	08 95       	ret

000002de <nRF24L01P_Error_Timeout>:
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
     2de:	82 e0       	ldi	r24, 0x02	; 2
     2e0:	8a 95       	dec	r24
     2e2:	f1 f7       	brne	.-4      	; 0x2e0 <nRF24L01P_Error_Timeout+0x2>

uint8_t nRF24L01P_Error_Timeout(void){
  _delay_us(1);
  nRF24L01P->ErrorTicks++;
     2e4:	e0 91 9a 06 	lds	r30, 0x069A
     2e8:	f0 91 9b 06 	lds	r31, 0x069B
     2ec:	80 89       	ldd	r24, Z+16	; 0x10
     2ee:	91 89       	ldd	r25, Z+17	; 0x11
     2f0:	01 96       	adiw	r24, 0x01	; 1
     2f2:	91 8b       	std	Z+17, r25	; 0x11
     2f4:	80 8b       	std	Z+16, r24	; 0x10
  if(nRF24L01P->ErrorTicks>1000){
     2f6:	89 5e       	subi	r24, 0xE9	; 233
     2f8:	93 40       	sbci	r25, 0x03	; 3
     2fa:	20 f0       	brcs	.+8      	; 0x304 <nRF24L01P_Error_Timeout+0x26>
    nRF24L01P->ErrorTicks=0;
     2fc:	11 8a       	std	Z+17, r1	; 0x11
     2fe:	10 8a       	std	Z+16, r1	; 0x10
    nRF24L01P->Error=0x10;
     300:	80 e1       	ldi	r24, 0x10	; 16
     302:	82 8b       	std	Z+18, r24	; 0x12
  }
  return nRF24L01P->Error;
}
     304:	82 89       	ldd	r24, Z+18	; 0x12
     306:	08 95       	ret

00000308 <nRF24L01P_SPI_Transfer>:

uint8_t nRF24L01P_SPI_Transfer(uint8_t data){
     308:	98 2f       	mov	r25, r24
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     30a:	e0 91 9a 06 	lds	r30, 0x069A
     30e:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     312:	82 89       	ldd	r24, Z+18	; 0x12
     314:	88 23       	and	r24, r24
     316:	a9 f4       	brne	.+42     	; 0x342 <nRF24L01P_SPI_Transfer+0x3a>
}

uint8_t nRF24L01P_SPI_Transfer(uint8_t data){
  uint8_t sts=0;
  if(nRF24L01P_No_Error()){
    SPDR = data;
     318:	9e bd       	out	0x2e, r25	; 46
  nRF24L01P_Disable_SPI();
  nRF24L01P_Disable_GPIO();
}

void nRF24L01P_Error_Clear(void){
  nRF24L01P->ErrorTicks=0;
     31a:	11 8a       	std	Z+17, r1	; 0x11
     31c:	10 8a       	std	Z+16, r1	; 0x10
  nRF24L01P->Error=0;
     31e:	12 8a       	std	Z+18, r1	; 0x12
     320:	04 c0       	rjmp	.+8      	; 0x32a <nRF24L01P_SPI_Transfer+0x22>
  uint8_t sts=0;
  if(nRF24L01P_No_Error()){
    SPDR = data;
    nRF24L01P_Error_Clear();
    while(!(SPSR & (1 << SPIF))){
      if(nRF24L01P_Error_Timeout()){
     322:	0e 94 6f 01 	call	0x2de	; 0x2de <nRF24L01P_Error_Timeout>
     326:	88 23       	and	r24, r24
     328:	19 f4       	brne	.+6      	; 0x330 <nRF24L01P_SPI_Transfer+0x28>
uint8_t nRF24L01P_SPI_Transfer(uint8_t data){
  uint8_t sts=0;
  if(nRF24L01P_No_Error()){
    SPDR = data;
    nRF24L01P_Error_Clear();
    while(!(SPSR & (1 << SPIF))){
     32a:	0d b4       	in	r0, 0x2d	; 45
     32c:	07 fe       	sbrs	r0, 7
     32e:	f9 cf       	rjmp	.-14     	; 0x322 <nRF24L01P_SPI_Transfer+0x1a>
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     330:	e0 91 9a 06 	lds	r30, 0x069A
     334:	f0 91 9b 06 	lds	r31, 0x069B
     338:	82 89       	ldd	r24, Z+18	; 0x12
     33a:	88 23       	and	r24, r24
     33c:	11 f4       	brne	.+4      	; 0x342 <nRF24L01P_SPI_Transfer+0x3a>
	    sts=0;
	    break;
	  }
    }
    if(nRF24L01P_No_Error()){
      sts=SPDR;
     33e:	8e b5       	in	r24, 0x2e	; 46
     340:	08 95       	ret
     342:	80 e0       	ldi	r24, 0x00	; 0
    }
  }else{
    sts=0;
  }
  return sts;
}
     344:	08 95       	ret

00000346 <nRF24L01P_Calcuate_CRC>:

uint16_t nRF24L01P_Calcuate_CRC(uint16_t crc, uint8_t data){
  crc=crc^((uint16_t)data<<8);
     346:	36 2f       	mov	r19, r22
     348:	20 e0       	ldi	r18, 0x00	; 0
     34a:	28 27       	eor	r18, r24
     34c:	39 27       	eor	r19, r25
     34e:	40 e0       	ldi	r20, 0x00	; 0
  for(uint8_t i=0;i<8;i++){
    if(crc & 0x8000){
	  crc=(crc<<1)^0x1021;
     350:	61 e2       	ldi	r22, 0x21	; 33
     352:	70 e1       	ldi	r23, 0x10	; 16
     354:	c9 01       	movw	r24, r18
     356:	88 0f       	add	r24, r24
     358:	99 1f       	adc	r25, r25
}

uint16_t nRF24L01P_Calcuate_CRC(uint16_t crc, uint8_t data){
  crc=crc^((uint16_t)data<<8);
  for(uint8_t i=0;i<8;i++){
    if(crc & 0x8000){
     35a:	37 ff       	sbrs	r19, 7
     35c:	04 c0       	rjmp	.+8      	; 0x366 <nRF24L01P_Calcuate_CRC+0x20>
	  crc=(crc<<1)^0x1021;
     35e:	9c 01       	movw	r18, r24
     360:	26 27       	eor	r18, r22
     362:	37 27       	eor	r19, r23
     364:	01 c0       	rjmp	.+2      	; 0x368 <nRF24L01P_Calcuate_CRC+0x22>
	}
    else{
	  crc<<=1;
     366:	9c 01       	movw	r18, r24
  return sts;
}

uint16_t nRF24L01P_Calcuate_CRC(uint16_t crc, uint8_t data){
  crc=crc^((uint16_t)data<<8);
  for(uint8_t i=0;i<8;i++){
     368:	4f 5f       	subi	r20, 0xFF	; 255
     36a:	48 30       	cpi	r20, 0x08	; 8
     36c:	99 f7       	brne	.-26     	; 0x354 <nRF24L01P_Calcuate_CRC+0xe>
    else{
	  crc<<=1;
	}
  }
  return crc;
}
     36e:	c9 01       	movw	r24, r18
     370:	08 95       	ret

00000372 <nRF24L01P_Calcuate_CRC_Block>:

uint16_t nRF24L01P_Calcuate_CRC_Block(uint8_t *buf, uint8_t len){
     372:	0f 93       	push	r16
     374:	1f 93       	push	r17
     376:	cf 93       	push	r28
     378:	df 93       	push	r29
     37a:	06 2f       	mov	r16, r22
     37c:	ec 01       	movw	r28, r24
     37e:	20 e0       	ldi	r18, 0x00	; 0
     380:	30 e0       	ldi	r19, 0x00	; 0
     382:	10 e0       	ldi	r17, 0x00	; 0
     384:	06 c0       	rjmp	.+12     	; 0x392 <nRF24L01P_Calcuate_CRC_Block+0x20>
  uint16_t crc=0;
  for(uint8_t i=0;i<len;i++){
    crc=nRF24L01P_Calcuate_CRC(crc,buf[i]);
     386:	c9 01       	movw	r24, r18
     388:	69 91       	ld	r22, Y+
     38a:	0e 94 a3 01 	call	0x346	; 0x346 <nRF24L01P_Calcuate_CRC>
     38e:	9c 01       	movw	r18, r24
  return crc;
}

uint16_t nRF24L01P_Calcuate_CRC_Block(uint8_t *buf, uint8_t len){
  uint16_t crc=0;
  for(uint8_t i=0;i<len;i++){
     390:	1f 5f       	subi	r17, 0xFF	; 255
     392:	10 17       	cp	r17, r16
     394:	c0 f3       	brcs	.-16     	; 0x386 <nRF24L01P_Calcuate_CRC_Block+0x14>
    crc=nRF24L01P_Calcuate_CRC(crc,buf[i]);
  }
  return crc;
}
     396:	c9 01       	movw	r24, r18
     398:	df 91       	pop	r29
     39a:	cf 91       	pop	r28
     39c:	1f 91       	pop	r17
     39e:	0f 91       	pop	r16
     3a0:	08 95       	ret

000003a2 <nRF24L01P_ReadWrite_Register>:


void nRF24L01P_ReadWrite_Register(uint8_t reg, uint8_t rw, uint8_t *data, uint8_t len){
     3a2:	ff 92       	push	r15
     3a4:	0f 93       	push	r16
     3a6:	1f 93       	push	r17
     3a8:	cf 93       	push	r28
     3aa:	df 93       	push	r29
     3ac:	98 2f       	mov	r25, r24
     3ae:	14 2f       	mov	r17, r20
     3b0:	05 2f       	mov	r16, r21
     3b2:	f2 2e       	mov	r15, r18
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     3b4:	e0 91 9a 06 	lds	r30, 0x069A
     3b8:	f0 91 9b 06 	lds	r31, 0x069B
     3bc:	82 89       	ldd	r24, Z+18	; 0x12
     3be:	88 23       	and	r24, r24
     3c0:	29 f5       	brne	.+74     	; 0x40c <KER_TR+0x24>
void nRF24L01P_CSN_High(void){
  nRF24L01P_CSN_PORT|= (1<<nRF24L01P_CSN_bp);
}

void nRF24L01P_CSN_Low(void){
  nRF24L01P_CSN_PORT&=~(1<<nRF24L01P_CSN_bp);
     3c2:	2a 98       	cbi	0x05, 2	; 5


void nRF24L01P_ReadWrite_Register(uint8_t reg, uint8_t rw, uint8_t *data, uint8_t len){
  if(nRF24L01P_No_Error()){
    nRF24L01P_CSN_Low();
    if(rw==0){
     3c4:	66 23       	and	r22, r22
     3c6:	89 f4       	brne	.+34     	; 0x3ea <KER_TR+0x2>
      reg|=0x20;
	  nRF24L01P_SPI_Transfer(reg);
     3c8:	89 2f       	mov	r24, r25
     3ca:	80 62       	ori	r24, 0x20	; 32
     3cc:	0e 94 84 01 	call	0x308	; 0x308 <nRF24L01P_SPI_Transfer>
     3d0:	81 2f       	mov	r24, r17
     3d2:	90 2f       	mov	r25, r16
     3d4:	9c 01       	movw	r18, r24
     3d6:	e9 01       	movw	r28, r18
     3d8:	10 e0       	ldi	r17, 0x00	; 0
     3da:	04 c0       	rjmp	.+8      	; 0x3e4 <nRF24L01P_ReadWrite_Register+0x42>
	  for(uint8_t i=0;i<len;i++){
	    nRF24L01P_SPI_Transfer(data[i]);
     3dc:	89 91       	ld	r24, Y+
     3de:	0e 94 84 01 	call	0x308	; 0x308 <nRF24L01P_SPI_Transfer>
  if(nRF24L01P_No_Error()){
    nRF24L01P_CSN_Low();
    if(rw==0){
      reg|=0x20;
	  nRF24L01P_SPI_Transfer(reg);
	  for(uint8_t i=0;i<len;i++){
     3e2:	1f 5f       	subi	r17, 0xFF	; 255
     3e4:	1f 15       	cp	r17, r15
     3e6:	d0 f3       	brcs	.-12     	; 0x3dc <nRF24L01P_ReadWrite_Register+0x3a>
     3e8:	10 c0       	rjmp	.+32     	; 0x40a <KER_TR+0x22>
	    nRF24L01P_SPI_Transfer(data[i]);
	  }
    }else{
      nRF24L01P_SPI_Transfer(reg);
     3ea:	89 2f       	mov	r24, r25
     3ec:	0e 94 84 01 	call	0x308	; 0x308 <nRF24L01P_SPI_Transfer>
     3f0:	81 2f       	mov	r24, r17
     3f2:	90 2f       	mov	r25, r16
     3f4:	9c 01       	movw	r18, r24
     3f6:	e9 01       	movw	r28, r18
     3f8:	10 e0       	ldi	r17, 0x00	; 0
     3fa:	05 c0       	rjmp	.+10     	; 0x406 <KER_TR+0x1e>
      for(uint8_t i=0;i<len;i++){
        data[i]=nRF24L01P_SPI_Transfer(0xFF);
     3fc:	8f ef       	ldi	r24, 0xFF	; 255
     3fe:	0e 94 84 01 	call	0x308	; 0x308 <nRF24L01P_SPI_Transfer>
     402:	89 93       	st	Y+, r24
	  for(uint8_t i=0;i<len;i++){
	    nRF24L01P_SPI_Transfer(data[i]);
	  }
    }else{
      nRF24L01P_SPI_Transfer(reg);
      for(uint8_t i=0;i<len;i++){
     404:	1f 5f       	subi	r17, 0xFF	; 255
     406:	1f 15       	cp	r17, r15
     408:	c8 f3       	brcs	.-14     	; 0x3fc <KER_TR+0x14>
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

void nRF24L01P_CSN_High(void){
  nRF24L01P_CSN_PORT|= (1<<nRF24L01P_CSN_bp);
     40a:	2a 9a       	sbi	0x05, 2	; 5
        data[i]=nRF24L01P_SPI_Transfer(0xFF);
      }
    }
    nRF24L01P_CSN_High();
  }
}
     40c:	df 91       	pop	r29
     40e:	cf 91       	pop	r28
     410:	1f 91       	pop	r17
     412:	0f 91       	pop	r16
     414:	ff 90       	pop	r15
     416:	08 95       	ret

00000418 <nRF24L01P_Flush_Transmit_Buffer>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     418:	e0 91 9a 06 	lds	r30, 0x069A
     41c:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     420:	82 89       	ldd	r24, Z+18	; 0x12
     422:	88 23       	and	r24, r24
     424:	39 f4       	brne	.+14     	; 0x434 <nRF24L01P_Flush_Transmit_Buffer+0x1c>
  }
}

void nRF24L01P_Flush_Transmit_Buffer(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0xE1,0,nRF24L01P->TempBuf,0);
     426:	31 96       	adiw	r30, 0x01	; 1
     428:	81 ee       	ldi	r24, 0xE1	; 225
     42a:	60 e0       	ldi	r22, 0x00	; 0
     42c:	af 01       	movw	r20, r30
     42e:	20 e0       	ldi	r18, 0x00	; 0
     430:	0e 94 d1 01 	call	0x3a2	; 0x3a2 <nRF24L01P_ReadWrite_Register>
     434:	08 95       	ret

00000436 <nRF24L01P_Write_Data_To_Transmit_Buffer>:
  }
}

void nRF24L01P_Write_Data_To_Transmit_Buffer(uint8_t *data){
     436:	ac 01       	movw	r20, r24
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     438:	e0 91 9a 06 	lds	r30, 0x069A
     43c:	f0 91 9b 06 	lds	r31, 0x069B
     440:	82 89       	ldd	r24, Z+18	; 0x12
     442:	88 23       	and	r24, r24
     444:	29 f4       	brne	.+10     	; 0x450 <nRF24L01P_Write_Data_To_Transmit_Buffer+0x1a>
  }
}

void nRF24L01P_Write_Data_To_Transmit_Buffer(uint8_t *data){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0xA0,0,data,32);
     446:	80 ea       	ldi	r24, 0xA0	; 160
     448:	60 e0       	ldi	r22, 0x00	; 0
     44a:	20 e2       	ldi	r18, 0x20	; 32
     44c:	0e 94 d1 01 	call	0x3a2	; 0x3a2 <nRF24L01P_ReadWrite_Register>
     450:	08 95       	ret

00000452 <nRF24L01P_Transmit_Buffer_Empty>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     452:	e0 91 9a 06 	lds	r30, 0x069A
     456:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     45a:	82 89       	ldd	r24, Z+18	; 0x12
     45c:	88 23       	and	r24, r24
     45e:	11 f0       	breq	.+4      	; 0x464 <nRF24L01P_Transmit_Buffer_Empty+0x12>
     460:	80 e0       	ldi	r24, 0x00	; 0
     462:	08 95       	ret
  }
}

uint8_t nRF24L01P_Transmit_Buffer_Empty(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0;
     464:	11 82       	std	Z+1, r1	; 0x01
    nRF24L01P_ReadWrite_Register(0x17,1,nRF24L01P->TempBuf,1);
     466:	31 96       	adiw	r30, 0x01	; 1
     468:	87 e1       	ldi	r24, 0x17	; 23
     46a:	61 e0       	ldi	r22, 0x01	; 1
     46c:	af 01       	movw	r20, r30
     46e:	21 e0       	ldi	r18, 0x01	; 1
     470:	0e 94 d1 01 	call	0x3a2	; 0x3a2 <nRF24L01P_ReadWrite_Register>
     474:	e0 91 9a 06 	lds	r30, 0x069A
     478:	f0 91 9b 06 	lds	r31, 0x069B
     47c:	81 81       	ldd	r24, Z+1	; 0x01
     47e:	90 e0       	ldi	r25, 0x00	; 0
     480:	64 e0       	ldi	r22, 0x04	; 4
     482:	96 95       	lsr	r25
     484:	87 95       	ror	r24
     486:	6a 95       	dec	r22
     488:	e1 f7       	brne	.-8      	; 0x482 <nRF24L01P_Transmit_Buffer_Empty+0x30>
     48a:	81 70       	andi	r24, 0x01	; 1
      return 0;
    }
  }else{
    return 0;
  }
}
     48c:	08 95       	ret

0000048e <nRF24L01P_Wait_Till_Transmission_Completes>:

void nRF24L01P_Wait_Till_Transmission_Completes(void){
     48e:	cf 93       	push	r28
     490:	df 93       	push	r29
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     492:	e0 91 9a 06 	lds	r30, 0x069A
     496:	f0 91 9b 06 	lds	r31, 0x069B
     49a:	82 89       	ldd	r24, Z+18	; 0x12
     49c:	88 23       	and	r24, r24
     49e:	29 f0       	breq	.+10     	; 0x4aa <nRF24L01P_Wait_Till_Transmission_Completes+0x1c>
     4a0:	0a c0       	rjmp	.+20     	; 0x4b6 <nRF24L01P_Wait_Till_Transmission_Completes+0x28>
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     4a2:	ce 01       	movw	r24, r28
     4a4:	01 97       	sbiw	r24, 0x01	; 1
     4a6:	f1 f7       	brne	.-4      	; 0x4a4 <nRF24L01P_Wait_Till_Transmission_Completes+0x16>
     4a8:	02 c0       	rjmp	.+4      	; 0x4ae <nRF24L01P_Wait_Till_Transmission_Completes+0x20>
     4aa:	c8 ec       	ldi	r28, 0xC8	; 200
     4ac:	d0 e0       	ldi	r29, 0x00	; 0
  }
}

void nRF24L01P_Wait_Till_Transmission_Completes(void){
  if(nRF24L01P_No_Error()){
    while(!nRF24L01P_Transmit_Buffer_Empty()){
     4ae:	0e 94 29 02 	call	0x452	; 0x452 <nRF24L01P_Transmit_Buffer_Empty>
     4b2:	88 23       	and	r24, r24
     4b4:	b1 f3       	breq	.-20     	; 0x4a2 <nRF24L01P_Wait_Till_Transmission_Completes+0x14>
      _delay_us(100);
    }
  }
}
     4b6:	df 91       	pop	r29
     4b8:	cf 91       	pop	r28
     4ba:	08 95       	ret

000004bc <nRF24L01P_Flush_Receive_Buffer>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     4bc:	e0 91 9a 06 	lds	r30, 0x069A
     4c0:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     4c4:	82 89       	ldd	r24, Z+18	; 0x12
     4c6:	88 23       	and	r24, r24
     4c8:	39 f4       	brne	.+14     	; 0x4d8 <nRF24L01P_Flush_Receive_Buffer+0x1c>
  }
}

void nRF24L01P_Flush_Receive_Buffer(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0xE2,0,nRF24L01P->TempBuf,0);
     4ca:	31 96       	adiw	r30, 0x01	; 1
     4cc:	82 ee       	ldi	r24, 0xE2	; 226
     4ce:	60 e0       	ldi	r22, 0x00	; 0
     4d0:	af 01       	movw	r20, r30
     4d2:	20 e0       	ldi	r18, 0x00	; 0
     4d4:	0e 94 d1 01 	call	0x3a2	; 0x3a2 <nRF24L01P_ReadWrite_Register>
     4d8:	08 95       	ret

000004da <nRF24L01P_Read_Data_From_Receive_Buffer>:
  }
}

void nRF24L01P_Read_Data_From_Receive_Buffer(uint8_t *data){
     4da:	ac 01       	movw	r20, r24
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     4dc:	e0 91 9a 06 	lds	r30, 0x069A
     4e0:	f0 91 9b 06 	lds	r31, 0x069B
     4e4:	82 89       	ldd	r24, Z+18	; 0x12
     4e6:	88 23       	and	r24, r24
     4e8:	29 f4       	brne	.+10     	; 0x4f4 <nRF24L01P_Read_Data_From_Receive_Buffer+0x1a>
  }
}

void nRF24L01P_Read_Data_From_Receive_Buffer(uint8_t *data){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x61,1,data,32);
     4ea:	81 e6       	ldi	r24, 0x61	; 97
     4ec:	61 e0       	ldi	r22, 0x01	; 1
     4ee:	20 e2       	ldi	r18, 0x20	; 32
     4f0:	0e 94 d1 01 	call	0x3a2	; 0x3a2 <nRF24L01P_ReadWrite_Register>
     4f4:	08 95       	ret

000004f6 <nRF24L01P_Receive_Buffer_Not_Empty>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     4f6:	e0 91 9a 06 	lds	r30, 0x069A
     4fa:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     4fe:	82 89       	ldd	r24, Z+18	; 0x12
     500:	88 23       	and	r24, r24
     502:	11 f0       	breq	.+4      	; 0x508 <nRF24L01P_Receive_Buffer_Not_Empty+0x12>
     504:	80 e0       	ldi	r24, 0x00	; 0
     506:	08 95       	ret
  }
}

uint8_t nRF24L01P_Receive_Buffer_Not_Empty(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0;
     508:	11 82       	std	Z+1, r1	; 0x01
    nRF24L01P_ReadWrite_Register(0x17,1,nRF24L01P->TempBuf,1);
     50a:	31 96       	adiw	r30, 0x01	; 1
     50c:	87 e1       	ldi	r24, 0x17	; 23
     50e:	61 e0       	ldi	r22, 0x01	; 1
     510:	af 01       	movw	r20, r30
     512:	21 e0       	ldi	r18, 0x01	; 1
     514:	0e 94 d1 01 	call	0x3a2	; 0x3a2 <nRF24L01P_ReadWrite_Register>
     518:	e0 91 9a 06 	lds	r30, 0x069A
     51c:	f0 91 9b 06 	lds	r31, 0x069B
     520:	81 81       	ldd	r24, Z+1	; 0x01
     522:	80 95       	com	r24
     524:	81 70       	andi	r24, 0x01	; 1
      return 0;
    }
  }else{
    return 0;
  }
}
     526:	08 95       	ret

00000528 <nRF24L01P_Get_Mode>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     528:	e0 91 9a 06 	lds	r30, 0x069A
     52c:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     530:	82 89       	ldd	r24, Z+18	; 0x12
     532:	88 23       	and	r24, r24
     534:	11 f0       	breq	.+4      	; 0x53a <nRF24L01P_Get_Mode+0x12>
     536:	80 e0       	ldi	r24, 0x00	; 0
     538:	08 95       	ret
  }
}

uint8_t nRF24L01P_Get_Mode(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x00,1,nRF24L01P->TempBuf,1);
     53a:	31 96       	adiw	r30, 0x01	; 1
     53c:	80 e0       	ldi	r24, 0x00	; 0
     53e:	61 e0       	ldi	r22, 0x01	; 1
     540:	af 01       	movw	r20, r30
     542:	21 e0       	ldi	r18, 0x01	; 1
     544:	0e 94 d1 01 	call	0x3a2	; 0x3a2 <nRF24L01P_ReadWrite_Register>
    if(nRF24L01P->TempBuf[0] & (1<<1)){
     548:	e0 91 9a 06 	lds	r30, 0x069A
     54c:	f0 91 9b 06 	lds	r31, 0x069B
     550:	81 81       	ldd	r24, Z+1	; 0x01
     552:	81 ff       	sbrs	r24, 1
     554:	07 c0       	rjmp	.+14     	; 0x564 <nRF24L01P_Get_Mode+0x3c>
      if(nRF24L01P->TempBuf[0] & (1<<0)){
     556:	80 ff       	sbrs	r24, 0
     558:	02 c0       	rjmp	.+4      	; 0x55e <nRF24L01P_Get_Mode+0x36>
	    nRF24L01P->Mode=0x01;
     55a:	81 e0       	ldi	r24, 0x01	; 1
     55c:	01 c0       	rjmp	.+2      	; 0x560 <nRF24L01P_Get_Mode+0x38>
	    return 1; //rx mode
	  }else{
	    nRF24L01P->Mode=0x02;
     55e:	82 e0       	ldi	r24, 0x02	; 2
     560:	80 83       	st	Z, r24
     562:	08 95       	ret
	    return 2; //tx mode
	  }
    }else{
      nRF24L01P->Mode=0x00;
     564:	10 82       	st	Z, r1
     566:	80 e0       	ldi	r24, 0x00	; 0
      return 0; //pwr down
    }
  }else{
    return 0;
  }
}
     568:	08 95       	ret

0000056a <nRF24L01P_Set_Mode_Sleep>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     56a:	e0 91 9a 06 	lds	r30, 0x069A
     56e:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     572:	82 89       	ldd	r24, Z+18	; 0x12
     574:	88 23       	and	r24, r24
     576:	61 f4       	brne	.+24     	; 0x590 <nRF24L01P_Set_Mode_Sleep+0x26>
  }
}
  
void nRF24L01P_Set_Mode_Sleep(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0x00;
     578:	11 82       	std	Z+1, r1	; 0x01
    nRF24L01P_ReadWrite_Register(0x00,0,nRF24L01P->TempBuf,1);
     57a:	31 96       	adiw	r30, 0x01	; 1
     57c:	60 e0       	ldi	r22, 0x00	; 0
     57e:	af 01       	movw	r20, r30
     580:	21 e0       	ldi	r18, 0x01	; 1
     582:	0e 94 d1 01 	call	0x3a2	; 0x3a2 <nRF24L01P_ReadWrite_Register>
    nRF24L01P->Mode=0x00;
     586:	e0 91 9a 06 	lds	r30, 0x069A
     58a:	f0 91 9b 06 	lds	r31, 0x069B
     58e:	10 82       	st	Z, r1
     590:	08 95       	ret

00000592 <nRF24L01P_Set_Mode_Tx>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     592:	e0 91 9a 06 	lds	r30, 0x069A
     596:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     59a:	82 89       	ldd	r24, Z+18	; 0x12
     59c:	88 23       	and	r24, r24
     59e:	91 f4       	brne	.+36     	; 0x5c4 <nRF24L01P_Set_Mode_Tx+0x32>
  }
}

void nRF24L01P_Set_Mode_Tx(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0x72;
     5a0:	82 e7       	ldi	r24, 0x72	; 114
     5a2:	81 83       	std	Z+1, r24	; 0x01
void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
}

void nRF24L01P_CE_Low(void){
  nRF24L01P_CE_PORT&=~(1<<nRF24L01P_CE_bp);
     5a4:	29 98       	cbi	0x05, 1	; 5

void nRF24L01P_Set_Mode_Tx(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0x72;
    nRF24L01P_CE_Low();
    nRF24L01P_ReadWrite_Register(0x00,0,nRF24L01P->TempBuf,1);
     5a6:	31 96       	adiw	r30, 0x01	; 1
     5a8:	80 e0       	ldi	r24, 0x00	; 0
     5aa:	60 e0       	ldi	r22, 0x00	; 0
     5ac:	af 01       	movw	r20, r30
     5ae:	21 e0       	ldi	r18, 0x01	; 1
     5b0:	0e 94 d1 01 	call	0x3a2	; 0x3a2 <nRF24L01P_ReadWrite_Register>
	  nRF24L01P_Flush_Transmit_Buffer();
     5b4:	0e 94 0c 02 	call	0x418	; 0x418 <nRF24L01P_Flush_Transmit_Buffer>
	  nRF24L01P->Mode=0x02;
     5b8:	e0 91 9a 06 	lds	r30, 0x069A
     5bc:	f0 91 9b 06 	lds	r31, 0x069B
     5c0:	82 e0       	ldi	r24, 0x02	; 2
     5c2:	80 83       	st	Z, r24
     5c4:	08 95       	ret

000005c6 <nRF24L01P_Set_Mode_Rx>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     5c6:	e0 91 9a 06 	lds	r30, 0x069A
     5ca:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     5ce:	82 89       	ldd	r24, Z+18	; 0x12
     5d0:	88 23       	and	r24, r24
     5d2:	81 f4       	brne	.+32     	; 0x5f4 <nRF24L01P_Set_Mode_Rx+0x2e>
  }
}

void nRF24L01P_Set_Mode_Rx(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0x73;
     5d4:	83 e7       	ldi	r24, 0x73	; 115
     5d6:	81 83       	std	Z+1, r24	; 0x01
void nRF24L01P_CSN_Low(void){
  nRF24L01P_CSN_PORT&=~(1<<nRF24L01P_CSN_bp);
}

void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
     5d8:	29 9a       	sbi	0x05, 1	; 5

void nRF24L01P_Set_Mode_Rx(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0x73;
    nRF24L01P_CE_High();
    nRF24L01P_ReadWrite_Register(0x00,0,nRF24L01P->TempBuf,1);
     5da:	31 96       	adiw	r30, 0x01	; 1
     5dc:	80 e0       	ldi	r24, 0x00	; 0
     5de:	60 e0       	ldi	r22, 0x00	; 0
     5e0:	af 01       	movw	r20, r30
     5e2:	21 e0       	ldi	r18, 0x01	; 1
     5e4:	0e 94 d1 01 	call	0x3a2	; 0x3a2 <nRF24L01P_ReadWrite_Register>
	  nRF24L01P->Mode=0x01;
     5e8:	e0 91 9a 06 	lds	r30, 0x069A
     5ec:	f0 91 9b 06 	lds	r31, 0x069B
     5f0:	81 e0       	ldi	r24, 0x01	; 1
     5f2:	80 83       	st	Z, r24
     5f4:	08 95       	ret

000005f6 <nRF24L01P_ReadModifyWrite>:
  }
}

void nRF24L01P_ReadModifyWrite(uint8_t reg, uint8_t bit_pos, uint8_t bit_val){
     5f6:	ff 92       	push	r15
     5f8:	0f 93       	push	r16
     5fa:	1f 93       	push	r17
     5fc:	f8 2e       	mov	r15, r24
     5fe:	16 2f       	mov	r17, r22
     600:	04 2f       	mov	r16, r20
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     602:	e0 91 9a 06 	lds	r30, 0x069A
     606:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     60a:	82 89       	ldd	r24, Z+18	; 0x12
     60c:	88 23       	and	r24, r24
     60e:	69 f5       	brne	.+90     	; 0x66a <nRF24L01P_ReadModifyWrite+0x74>
  }
}

void nRF24L01P_ReadModifyWrite(uint8_t reg, uint8_t bit_pos, uint8_t bit_val){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(reg,1,nRF24L01P->TempBuf,1);
     610:	31 96       	adiw	r30, 0x01	; 1
     612:	8f 2d       	mov	r24, r15
     614:	61 e0       	ldi	r22, 0x01	; 1
     616:	af 01       	movw	r20, r30
     618:	21 e0       	ldi	r18, 0x01	; 1
     61a:	0e 94 d1 01 	call	0x3a2	; 0x3a2 <nRF24L01P_ReadWrite_Register>
     61e:	e0 91 9a 06 	lds	r30, 0x069A
     622:	f0 91 9b 06 	lds	r31, 0x069B
    if(bit_val){
     626:	00 23       	and	r16, r16
     628:	51 f0       	breq	.+20     	; 0x63e <nRF24L01P_ReadModifyWrite+0x48>
      nRF24L01P->TempBuf[0]|=(1<<bit_pos);
     62a:	81 e0       	ldi	r24, 0x01	; 1
     62c:	90 e0       	ldi	r25, 0x00	; 0
     62e:	02 c0       	rjmp	.+4      	; 0x634 <nRF24L01P_ReadModifyWrite+0x3e>
     630:	88 0f       	add	r24, r24
     632:	99 1f       	adc	r25, r25
     634:	1a 95       	dec	r17
     636:	e2 f7       	brpl	.-8      	; 0x630 <nRF24L01P_ReadModifyWrite+0x3a>
     638:	21 81       	ldd	r18, Z+1	; 0x01
     63a:	28 2b       	or	r18, r24
     63c:	0a c0       	rjmp	.+20     	; 0x652 <nRF24L01P_ReadModifyWrite+0x5c>
    }else{
      nRF24L01P->TempBuf[0]&=~(1<<bit_pos);
     63e:	81 e0       	ldi	r24, 0x01	; 1
     640:	90 e0       	ldi	r25, 0x00	; 0
     642:	02 c0       	rjmp	.+4      	; 0x648 <nRF24L01P_ReadModifyWrite+0x52>
     644:	88 0f       	add	r24, r24
     646:	99 1f       	adc	r25, r25
     648:	1a 95       	dec	r17
     64a:	e2 f7       	brpl	.-8      	; 0x644 <nRF24L01P_ReadModifyWrite+0x4e>
     64c:	80 95       	com	r24
     64e:	21 81       	ldd	r18, Z+1	; 0x01
     650:	28 23       	and	r18, r24
     652:	21 83       	std	Z+1, r18	; 0x01
    }
    nRF24L01P_ReadWrite_Register(reg,0,nRF24L01P->TempBuf,1);
     654:	40 91 9a 06 	lds	r20, 0x069A
     658:	50 91 9b 06 	lds	r21, 0x069B
     65c:	4f 5f       	subi	r20, 0xFF	; 255
     65e:	5f 4f       	sbci	r21, 0xFF	; 255
     660:	8f 2d       	mov	r24, r15
     662:	60 e0       	ldi	r22, 0x00	; 0
     664:	21 e0       	ldi	r18, 0x01	; 1
     666:	0e 94 d1 01 	call	0x3a2	; 0x3a2 <nRF24L01P_ReadWrite_Register>
  }
}
     66a:	1f 91       	pop	r17
     66c:	0f 91       	pop	r16
     66e:	ff 90       	pop	r15
     670:	08 95       	ret

00000672 <nRF24L01P_Get_Channel>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     672:	e0 91 9a 06 	lds	r30, 0x069A
     676:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     67a:	82 89       	ldd	r24, Z+18	; 0x12
     67c:	88 23       	and	r24, r24
     67e:	11 f0       	breq	.+4      	; 0x684 <nRF24L01P_Get_Channel+0x12>
     680:	80 e0       	ldi	r24, 0x00	; 0
     682:	08 95       	ret
  }
}

uint8_t nRF24L01P_Get_Channel(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x05,1,nRF24L01P->TempBuf,1);
     684:	31 96       	adiw	r30, 0x01	; 1
     686:	85 e0       	ldi	r24, 0x05	; 5
     688:	61 e0       	ldi	r22, 0x01	; 1
     68a:	af 01       	movw	r20, r30
     68c:	21 e0       	ldi	r18, 0x01	; 1
     68e:	0e 94 d1 01 	call	0x3a2	; 0x3a2 <nRF24L01P_ReadWrite_Register>
    return nRF24L01P->TempBuf[0];
     692:	e0 91 9a 06 	lds	r30, 0x069A
     696:	f0 91 9b 06 	lds	r31, 0x069B
     69a:	81 81       	ldd	r24, Z+1	; 0x01
  }else{
    return 0;
  }
}
     69c:	08 95       	ret

0000069e <nRF24L01P_Set_Channel>:

void nRF24L01P_Set_Channel(uint8_t channel){
     69e:	98 2f       	mov	r25, r24
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     6a0:	e0 91 9a 06 	lds	r30, 0x069A
     6a4:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     6a8:	82 89       	ldd	r24, Z+18	; 0x12
     6aa:	88 23       	and	r24, r24
     6ac:	61 f4       	brne	.+24     	; 0x6c6 <nRF24L01P_Set_Channel+0x28>
void nRF24L01P_Set_Channel(uint8_t channel){
  if(nRF24L01P_No_Error()){
    if(channel>125){
      channel=125;
    }
    nRF24L01P->TempBuf[0]=channel;
     6ae:	89 2f       	mov	r24, r25
     6b0:	9e 37       	cpi	r25, 0x7E	; 126
     6b2:	08 f0       	brcs	.+2      	; 0x6b6 <nRF24L01P_Set_Channel+0x18>
     6b4:	8d e7       	ldi	r24, 0x7D	; 125
     6b6:	81 83       	std	Z+1, r24	; 0x01
    nRF24L01P_ReadWrite_Register(0x05,0,nRF24L01P->TempBuf,1);
     6b8:	31 96       	adiw	r30, 0x01	; 1
     6ba:	85 e0       	ldi	r24, 0x05	; 5
     6bc:	60 e0       	ldi	r22, 0x00	; 0
     6be:	af 01       	movw	r20, r30
     6c0:	21 e0       	ldi	r18, 0x01	; 1
     6c2:	0e 94 d1 01 	call	0x3a2	; 0x3a2 <nRF24L01P_ReadWrite_Register>
     6c6:	08 95       	ret

000006c8 <nRF24L01P_Get_Speed>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     6c8:	e0 91 9a 06 	lds	r30, 0x069A
     6cc:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     6d0:	82 89       	ldd	r24, Z+18	; 0x12
     6d2:	88 23       	and	r24, r24
     6d4:	11 f0       	breq	.+4      	; 0x6da <nRF24L01P_Get_Speed+0x12>
     6d6:	80 e0       	ldi	r24, 0x00	; 0
     6d8:	08 95       	ret
  }
}

uint8_t nRF24L01P_Get_Speed(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x06,1,nRF24L01P->TempBuf,1);
     6da:	31 96       	adiw	r30, 0x01	; 1
     6dc:	86 e0       	ldi	r24, 0x06	; 6
     6de:	61 e0       	ldi	r22, 0x01	; 1
     6e0:	af 01       	movw	r20, r30
     6e2:	21 e0       	ldi	r18, 0x01	; 1
     6e4:	0e 94 d1 01 	call	0x3a2	; 0x3a2 <nRF24L01P_ReadWrite_Register>
    nRF24L01P->TempBuf[1]=(nRF24L01P->TempBuf[0] >> 3) & 0x01;
     6e8:	e0 91 9a 06 	lds	r30, 0x069A
     6ec:	f0 91 9b 06 	lds	r31, 0x069B
     6f0:	91 81       	ldd	r25, Z+1	; 0x01
     6f2:	96 95       	lsr	r25
     6f4:	96 95       	lsr	r25
     6f6:	96 95       	lsr	r25
    nRF24L01P->TempBuf[0]>>=4;
    nRF24L01P->TempBuf[0]&=0x02;
     6f8:	89 2f       	mov	r24, r25
     6fa:	86 95       	lsr	r24
     6fc:	82 70       	andi	r24, 0x02	; 2
     6fe:	81 83       	std	Z+1, r24	; 0x01
}

uint8_t nRF24L01P_Get_Speed(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x06,1,nRF24L01P->TempBuf,1);
    nRF24L01P->TempBuf[1]=(nRF24L01P->TempBuf[0] >> 3) & 0x01;
     700:	91 70       	andi	r25, 0x01	; 1
    nRF24L01P->TempBuf[0]>>=4;
    nRF24L01P->TempBuf[0]&=0x02;
    nRF24L01P->TempBuf[1]|=nRF24L01P->TempBuf[0];
     702:	89 2b       	or	r24, r25
     704:	82 83       	std	Z+2, r24	; 0x02
    if      (nRF24L01P->TempBuf[1]==0x02){
     706:	82 30       	cpi	r24, 0x02	; 2
     708:	11 f4       	brne	.+4      	; 0x70e <nRF24L01P_Get_Speed+0x46>
      nRF24L01P->TempBuf[0]=0;
     70a:	11 82       	std	Z+1, r1	; 0x01
     70c:	06 c0       	rjmp	.+12     	; 0x71a <nRF24L01P_Get_Speed+0x52>
    }else if(nRF24L01P->TempBuf[1]==0x01){
     70e:	81 30       	cpi	r24, 0x01	; 1
     710:	19 f0       	breq	.+6      	; 0x718 <nRF24L01P_Get_Speed+0x50>
      nRF24L01P->TempBuf[0]=1;
    }else if(nRF24L01P->TempBuf[1]==0x00){
     712:	88 23       	and	r24, r24
     714:	11 f4       	brne	.+4      	; 0x71a <nRF24L01P_Get_Speed+0x52>
      nRF24L01P->TempBuf[0]=2;
     716:	82 e0       	ldi	r24, 0x02	; 2
     718:	81 83       	std	Z+1, r24	; 0x01
    }
    return nRF24L01P->TempBuf[0];
     71a:	81 81       	ldd	r24, Z+1	; 0x01
  }else{
    return 0;
  }
}  
     71c:	08 95       	ret

0000071e <nRF24L01P_Set_Speed>:

void nRF24L01P_Set_Speed(uint8_t index){
     71e:	98 2f       	mov	r25, r24
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     720:	e0 91 9a 06 	lds	r30, 0x069A
     724:	f0 91 9b 06 	lds	r31, 0x069B
     728:	82 89       	ldd	r24, Z+18	; 0x12
     72a:	88 23       	and	r24, r24
     72c:	41 f5       	brne	.+80     	; 0x77e <nRF24L01P_Set_Speed+0x60>
  }
}  

void nRF24L01P_Set_Speed(uint8_t index){
  if(nRF24L01P_No_Error()){
    if(index==0){       //250kbps
     72e:	99 23       	and	r25, r25
     730:	21 f4       	brne	.+8      	; 0x73a <nRF24L01P_Set_Speed+0x1c>
      nRF24L01P_ReadModifyWrite(0x06,5,1);
     732:	86 e0       	ldi	r24, 0x06	; 6
     734:	65 e0       	ldi	r22, 0x05	; 5
     736:	41 e0       	ldi	r20, 0x01	; 1
     738:	05 c0       	rjmp	.+10     	; 0x744 <nRF24L01P_Set_Speed+0x26>
      nRF24L01P_ReadModifyWrite(0x06,3,0);
    }
    else if(index==1){  //1Mbps
     73a:	91 30       	cpi	r25, 0x01	; 1
     73c:	49 f4       	brne	.+18     	; 0x750 <nRF24L01P_Set_Speed+0x32>
      nRF24L01P_ReadModifyWrite(0x06,5,0);
     73e:	86 e0       	ldi	r24, 0x06	; 6
     740:	65 e0       	ldi	r22, 0x05	; 5
     742:	40 e0       	ldi	r20, 0x00	; 0
     744:	0e 94 fb 02 	call	0x5f6	; 0x5f6 <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,3,0);
     748:	86 e0       	ldi	r24, 0x06	; 6
     74a:	63 e0       	ldi	r22, 0x03	; 3
     74c:	40 e0       	ldi	r20, 0x00	; 0
     74e:	0a c0       	rjmp	.+20     	; 0x764 <nRF24L01P_Set_Speed+0x46>
    }
    else if(index==2){  //2Mbps
     750:	92 30       	cpi	r25, 0x02	; 2
     752:	59 f4       	brne	.+22     	; 0x76a <nRF24L01P_Set_Speed+0x4c>
      nRF24L01P_ReadModifyWrite(0x06,5,0);
     754:	86 e0       	ldi	r24, 0x06	; 6
     756:	65 e0       	ldi	r22, 0x05	; 5
     758:	40 e0       	ldi	r20, 0x00	; 0
     75a:	0e 94 fb 02 	call	0x5f6	; 0x5f6 <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,3,1);
     75e:	86 e0       	ldi	r24, 0x06	; 6
     760:	63 e0       	ldi	r22, 0x03	; 3
     762:	41 e0       	ldi	r20, 0x01	; 1
     764:	0e 94 fb 02 	call	0x5f6	; 0x5f6 <nRF24L01P_ReadModifyWrite>
     768:	08 95       	ret
    }else{              //2Mbps
      nRF24L01P_ReadModifyWrite(0x06,5,0);
     76a:	86 e0       	ldi	r24, 0x06	; 6
     76c:	65 e0       	ldi	r22, 0x05	; 5
     76e:	40 e0       	ldi	r20, 0x00	; 0
     770:	0e 94 fb 02 	call	0x5f6	; 0x5f6 <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,3,1);
     774:	86 e0       	ldi	r24, 0x06	; 6
     776:	63 e0       	ldi	r22, 0x03	; 3
     778:	41 e0       	ldi	r20, 0x01	; 1
     77a:	0e 94 fb 02 	call	0x5f6	; 0x5f6 <nRF24L01P_ReadModifyWrite>
     77e:	08 95       	ret

00000780 <nRF24L01P_Get_Tx_Power>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     780:	e0 91 9a 06 	lds	r30, 0x069A
     784:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     788:	82 89       	ldd	r24, Z+18	; 0x12
     78a:	88 23       	and	r24, r24
     78c:	11 f0       	breq	.+4      	; 0x792 <nRF24L01P_Get_Tx_Power+0x12>
     78e:	80 e0       	ldi	r24, 0x00	; 0
     790:	08 95       	ret
  }
}

uint8_t nRF24L01P_Get_Tx_Power(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x06,1,nRF24L01P->TempBuf,1);
     792:	31 96       	adiw	r30, 0x01	; 1
     794:	86 e0       	ldi	r24, 0x06	; 6
     796:	61 e0       	ldi	r22, 0x01	; 1
     798:	af 01       	movw	r20, r30
     79a:	21 e0       	ldi	r18, 0x01	; 1
     79c:	0e 94 d1 01 	call	0x3a2	; 0x3a2 <nRF24L01P_ReadWrite_Register>
    nRF24L01P->TempBuf[0]>>=1;
     7a0:	e0 91 9a 06 	lds	r30, 0x069A
     7a4:	f0 91 9b 06 	lds	r31, 0x069B
    nRF24L01P->TempBuf[0]&=0x03;
     7a8:	81 81       	ldd	r24, Z+1	; 0x01
     7aa:	86 95       	lsr	r24
     7ac:	83 70       	andi	r24, 0x03	; 3
     7ae:	81 83       	std	Z+1, r24	; 0x01
    return nRF24L01P->TempBuf[0];
  }else{
    return 0;
  }
}  
     7b0:	08 95       	ret

000007b2 <nRF24L01P_Set_Tx_Power>:

void nRF24L01P_Set_Tx_Power(uint8_t index){
     7b2:	98 2f       	mov	r25, r24
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     7b4:	e0 91 9a 06 	lds	r30, 0x069A
     7b8:	f0 91 9b 06 	lds	r31, 0x069B
     7bc:	82 89       	ldd	r24, Z+18	; 0x12
     7be:	88 23       	and	r24, r24
     7c0:	71 f5       	brne	.+92     	; 0x81e <nRF24L01P_Set_Tx_Power+0x6c>
  }
}  

void nRF24L01P_Set_Tx_Power(uint8_t index){
  if(nRF24L01P_No_Error()){
    if(index==0){
     7c2:	99 23       	and	r25, r25
     7c4:	21 f4       	brne	.+8      	; 0x7ce <nRF24L01P_Set_Tx_Power+0x1c>
      nRF24L01P_ReadModifyWrite(0x06,2,0);
     7c6:	86 e0       	ldi	r24, 0x06	; 6
     7c8:	62 e0       	ldi	r22, 0x02	; 2
     7ca:	40 e0       	ldi	r20, 0x00	; 0
     7cc:	0b c0       	rjmp	.+22     	; 0x7e4 <nRF24L01P_Set_Tx_Power+0x32>
      nRF24L01P_ReadModifyWrite(0x06,1,0);
    }
    else if(index==1){
     7ce:	91 30       	cpi	r25, 0x01	; 1
     7d0:	21 f4       	brne	.+8      	; 0x7da <nRF24L01P_Set_Tx_Power+0x28>
      nRF24L01P_ReadModifyWrite(0x06,2,0);
     7d2:	86 e0       	ldi	r24, 0x06	; 6
     7d4:	62 e0       	ldi	r22, 0x02	; 2
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	10 c0       	rjmp	.+32     	; 0x7fa <nRF24L01P_Set_Tx_Power+0x48>
      nRF24L01P_ReadModifyWrite(0x06,1,1);
    }
    else if(index==2){
     7da:	92 30       	cpi	r25, 0x02	; 2
     7dc:	49 f4       	brne	.+18     	; 0x7f0 <nRF24L01P_Set_Tx_Power+0x3e>
      nRF24L01P_ReadModifyWrite(0x06,2,1);
     7de:	86 e0       	ldi	r24, 0x06	; 6
     7e0:	62 e0       	ldi	r22, 0x02	; 2
     7e2:	41 e0       	ldi	r20, 0x01	; 1
     7e4:	0e 94 fb 02 	call	0x5f6	; 0x5f6 <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,1,0);
     7e8:	86 e0       	ldi	r24, 0x06	; 6
     7ea:	61 e0       	ldi	r22, 0x01	; 1
     7ec:	40 e0       	ldi	r20, 0x00	; 0
     7ee:	0a c0       	rjmp	.+20     	; 0x804 <nRF24L01P_Set_Tx_Power+0x52>
    }
    else if(index==3){
     7f0:	93 30       	cpi	r25, 0x03	; 3
     7f2:	59 f4       	brne	.+22     	; 0x80a <nRF24L01P_Set_Tx_Power+0x58>
      nRF24L01P_ReadModifyWrite(0x06,2,1);
     7f4:	86 e0       	ldi	r24, 0x06	; 6
     7f6:	62 e0       	ldi	r22, 0x02	; 2
     7f8:	41 e0       	ldi	r20, 0x01	; 1
     7fa:	0e 94 fb 02 	call	0x5f6	; 0x5f6 <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,1,1);
     7fe:	86 e0       	ldi	r24, 0x06	; 6
     800:	61 e0       	ldi	r22, 0x01	; 1
     802:	41 e0       	ldi	r20, 0x01	; 1
     804:	0e 94 fb 02 	call	0x5f6	; 0x5f6 <nRF24L01P_ReadModifyWrite>
     808:	08 95       	ret
    }else{
      nRF24L01P_ReadModifyWrite(0x06,2,1);
     80a:	86 e0       	ldi	r24, 0x06	; 6
     80c:	62 e0       	ldi	r22, 0x02	; 2
     80e:	41 e0       	ldi	r20, 0x01	; 1
     810:	0e 94 fb 02 	call	0x5f6	; 0x5f6 <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,1,1);
     814:	86 e0       	ldi	r24, 0x06	; 6
     816:	61 e0       	ldi	r22, 0x01	; 1
     818:	41 e0       	ldi	r20, 0x01	; 1
     81a:	0e 94 fb 02 	call	0x5f6	; 0x5f6 <nRF24L01P_ReadModifyWrite>
     81e:	08 95       	ret

00000820 <nRF24L01P_Set_Own_Address>:
    }
  }
}

void nRF24L01P_Set_Own_Address(uint8_t addr){
  nRF24L01P->Address.Own=addr;
     820:	e0 91 9a 06 	lds	r30, 0x069A
     824:	f0 91 9b 06 	lds	r31, 0x069B
     828:	83 83       	std	Z+3, r24	; 0x03
}
     82a:	08 95       	ret

0000082c <nRF24L01P_Set_Destination_Address>:

void nRF24L01P_Set_Destination_Address(uint8_t addr){
  nRF24L01P->Address.Dest=addr;
     82c:	e0 91 9a 06 	lds	r30, 0x069A
     830:	f0 91 9b 06 	lds	r31, 0x069B
     834:	84 83       	std	Z+4, r24	; 0x04
}
     836:	08 95       	ret

00000838 <nRF24L01P_Set_Receive_Timeout>:

void nRF24L01P_Set_Receive_Timeout(uint16_t val){
  nRF24L01P->Config.RxTimeout=val;
     838:	e0 91 9a 06 	lds	r30, 0x069A
     83c:	f0 91 9b 06 	lds	r31, 0x069B
     840:	96 83       	std	Z+6, r25	; 0x06
     842:	85 83       	std	Z+5, r24	; 0x05
}
     844:	08 95       	ret

00000846 <nRF24L01P_Set_MaxRetransmission>:

void nRF24L01P_Set_MaxRetransmission(uint16_t val){
  nRF24L01P->Config.MaxRetry=val;
     846:	e0 91 9a 06 	lds	r30, 0x069A
     84a:	f0 91 9b 06 	lds	r31, 0x069B
     84e:	93 87       	std	Z+11, r25	; 0x0b
     850:	82 87       	std	Z+10, r24	; 0x0a
}
     852:	08 95       	ret

00000854 <nRF24L01P_Deep_Sleep>:

void nRF24L01P_Deep_Sleep(void){
  if(nRF24L01P->Mode != 0x00){
     854:	e0 91 9a 06 	lds	r30, 0x069A
     858:	f0 91 9b 06 	lds	r31, 0x069B
     85c:	80 81       	ld	r24, Z
     85e:	88 23       	and	r24, r24
     860:	21 f0       	breq	.+8      	; 0x86a <nRF24L01P_Deep_Sleep+0x16>
    nRF24L01P_Set_Mode_Sleep();
     862:	0e 94 b5 02 	call	0x56a	; 0x56a <nRF24L01P_Set_Mode_Sleep>
    nRF24L01P_Disable();
     866:	0e 94 51 01 	call	0x2a2	; 0x2a2 <nRF24L01P_Disable>
     86a:	08 95       	ret

0000086c <nRF24L01P_WakeUp>:
  }
}


void nRF24L01P_WakeUp(void){
  if(nRF24L01P->Mode == 0x00){ 
     86c:	e0 91 9a 06 	lds	r30, 0x069A
     870:	f0 91 9b 06 	lds	r31, 0x069B
     874:	80 81       	ld	r24, Z
     876:	88 23       	and	r24, r24
     878:	21 f4       	brne	.+8      	; 0x882 <nRF24L01P_WakeUp+0x16>
    nRF24L01P_Enable();
     87a:	0e 94 4a 01 	call	0x294	; 0x294 <nRF24L01P_Enable>
    nRF24L01P_Set_Mode_Rx();
     87e:	0e 94 e3 02 	call	0x5c6	; 0x5c6 <nRF24L01P_Set_Mode_Rx>
     882:	08 95       	ret

00000884 <nRF24L01P_Init>:
  }
}

void nRF24L01P_Init(void){
     884:	0f 93       	push	r16
     886:	1f 93       	push	r17
  nRF24L01P_Struct_Init();
     888:	0e 94 f9 00 	call	0x1f2	; 0x1f2 <nRF24L01P_Struct_Init>
  nRF24L01P_Enable();
     88c:	0e 94 4a 01 	call	0x294	; 0x294 <nRF24L01P_Enable>
  nRF24L01P->TempBuf[0]=0x00;  nRF24L01P_ReadWrite_Register(0x00,0,nRF24L01P->TempBuf,1);
     890:	e0 91 9a 06 	lds	r30, 0x069A
     894:	f0 91 9b 06 	lds	r31, 0x069B
     898:	11 82       	std	Z+1, r1	; 0x01
     89a:	31 96       	adiw	r30, 0x01	; 1
     89c:	80 e0       	ldi	r24, 0x00	; 0
     89e:	60 e0       	ldi	r22, 0x00	; 0
     8a0:	af 01       	movw	r20, r30
     8a2:	21 e0       	ldi	r18, 0x01	; 1
     8a4:	0e 94 d1 01 	call	0x3a2	; 0x3a2 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x00;  nRF24L01P_ReadWrite_Register(0x01,0,nRF24L01P->TempBuf,1);
     8a8:	e0 91 9a 06 	lds	r30, 0x069A
     8ac:	f0 91 9b 06 	lds	r31, 0x069B
     8b0:	11 82       	std	Z+1, r1	; 0x01
     8b2:	31 96       	adiw	r30, 0x01	; 1
     8b4:	81 e0       	ldi	r24, 0x01	; 1
     8b6:	60 e0       	ldi	r22, 0x00	; 0
     8b8:	af 01       	movw	r20, r30
     8ba:	21 e0       	ldi	r18, 0x01	; 1
     8bc:	0e 94 d1 01 	call	0x3a2	; 0x3a2 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x03;  nRF24L01P_ReadWrite_Register(0x02,0,nRF24L01P->TempBuf,1);
     8c0:	e0 91 9a 06 	lds	r30, 0x069A
     8c4:	f0 91 9b 06 	lds	r31, 0x069B
     8c8:	83 e0       	ldi	r24, 0x03	; 3
     8ca:	81 83       	std	Z+1, r24	; 0x01
     8cc:	31 96       	adiw	r30, 0x01	; 1
     8ce:	82 e0       	ldi	r24, 0x02	; 2
     8d0:	60 e0       	ldi	r22, 0x00	; 0
     8d2:	af 01       	movw	r20, r30
     8d4:	21 e0       	ldi	r18, 0x01	; 1
     8d6:	0e 94 d1 01 	call	0x3a2	; 0x3a2 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x01;  nRF24L01P_ReadWrite_Register(0x03,0,nRF24L01P->TempBuf,1);
     8da:	e0 91 9a 06 	lds	r30, 0x069A
     8de:	f0 91 9b 06 	lds	r31, 0x069B
     8e2:	81 e0       	ldi	r24, 0x01	; 1
     8e4:	81 83       	std	Z+1, r24	; 0x01
     8e6:	31 96       	adiw	r30, 0x01	; 1
     8e8:	83 e0       	ldi	r24, 0x03	; 3
     8ea:	60 e0       	ldi	r22, 0x00	; 0
     8ec:	af 01       	movw	r20, r30
     8ee:	21 e0       	ldi	r18, 0x01	; 1
     8f0:	0e 94 d1 01 	call	0x3a2	; 0x3a2 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x00;  nRF24L01P_ReadWrite_Register(0x04,0,nRF24L01P->TempBuf,1);
     8f4:	e0 91 9a 06 	lds	r30, 0x069A
     8f8:	f0 91 9b 06 	lds	r31, 0x069B
     8fc:	11 82       	std	Z+1, r1	; 0x01
     8fe:	31 96       	adiw	r30, 0x01	; 1
     900:	84 e0       	ldi	r24, 0x04	; 4
     902:	60 e0       	ldi	r22, 0x00	; 0
     904:	af 01       	movw	r20, r30
     906:	21 e0       	ldi	r18, 0x01	; 1
     908:	0e 94 d1 01 	call	0x3a2	; 0x3a2 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x02;  nRF24L01P_ReadWrite_Register(0x05,0,nRF24L01P->TempBuf,1);
     90c:	e0 91 9a 06 	lds	r30, 0x069A
     910:	f0 91 9b 06 	lds	r31, 0x069B
     914:	82 e0       	ldi	r24, 0x02	; 2
     916:	81 83       	std	Z+1, r24	; 0x01
     918:	31 96       	adiw	r30, 0x01	; 1
     91a:	85 e0       	ldi	r24, 0x05	; 5
     91c:	60 e0       	ldi	r22, 0x00	; 0
     91e:	af 01       	movw	r20, r30
     920:	21 e0       	ldi	r18, 0x01	; 1
     922:	0e 94 d1 01 	call	0x3a2	; 0x3a2 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x26;  nRF24L01P_ReadWrite_Register(0x06,0,nRF24L01P->TempBuf,1); 
     926:	e0 91 9a 06 	lds	r30, 0x069A
     92a:	f0 91 9b 06 	lds	r31, 0x069B
     92e:	86 e2       	ldi	r24, 0x26	; 38
     930:	81 83       	std	Z+1, r24	; 0x01
     932:	31 96       	adiw	r30, 0x01	; 1
     934:	86 e0       	ldi	r24, 0x06	; 6
     936:	60 e0       	ldi	r22, 0x00	; 0
     938:	af 01       	movw	r20, r30
     93a:	21 e0       	ldi	r18, 0x01	; 1
     93c:	0e 94 d1 01 	call	0x3a2	; 0x3a2 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x70;  nRF24L01P_ReadWrite_Register(0x07,0,nRF24L01P->TempBuf,1);
     940:	e0 91 9a 06 	lds	r30, 0x069A
     944:	f0 91 9b 06 	lds	r31, 0x069B
     948:	80 e7       	ldi	r24, 0x70	; 112
     94a:	81 83       	std	Z+1, r24	; 0x01
     94c:	31 96       	adiw	r30, 0x01	; 1
     94e:	87 e0       	ldi	r24, 0x07	; 7
     950:	60 e0       	ldi	r22, 0x00	; 0
     952:	af 01       	movw	r20, r30
     954:	21 e0       	ldi	r18, 0x01	; 1
     956:	0e 94 d1 01 	call	0x3a2	; 0x3a2 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=nRF24L01P_PACKET_LEN;  
     95a:	e0 91 9a 06 	lds	r30, 0x069A
     95e:	f0 91 9b 06 	lds	r31, 0x069B
     962:	10 e2       	ldi	r17, 0x20	; 32
     964:	11 83       	std	Z+1, r17	; 0x01
  nRF24L01P_ReadWrite_Register(0x11,0,nRF24L01P->TempBuf,1);
     966:	31 96       	adiw	r30, 0x01	; 1
     968:	81 e1       	ldi	r24, 0x11	; 17
     96a:	60 e0       	ldi	r22, 0x00	; 0
     96c:	af 01       	movw	r20, r30
     96e:	21 e0       	ldi	r18, 0x01	; 1
     970:	0e 94 d1 01 	call	0x3a2	; 0x3a2 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=nRF24L01P_PACKET_LEN;  
     974:	e0 91 9a 06 	lds	r30, 0x069A
     978:	f0 91 9b 06 	lds	r31, 0x069B
     97c:	11 83       	std	Z+1, r17	; 0x01
  nRF24L01P_ReadWrite_Register(0x12,0,nRF24L01P->TempBuf,1);
     97e:	31 96       	adiw	r30, 0x01	; 1
     980:	82 e1       	ldi	r24, 0x12	; 18
     982:	60 e0       	ldi	r22, 0x00	; 0
     984:	af 01       	movw	r20, r30
     986:	21 e0       	ldi	r18, 0x01	; 1
     988:	0e 94 d1 01 	call	0x3a2	; 0x3a2 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x00;  nRF24L01P_ReadWrite_Register(0x1C,0,nRF24L01P->TempBuf,1);
     98c:	e0 91 9a 06 	lds	r30, 0x069A
     990:	f0 91 9b 06 	lds	r31, 0x069B
     994:	11 82       	std	Z+1, r1	; 0x01
     996:	31 96       	adiw	r30, 0x01	; 1
     998:	8c e1       	ldi	r24, 0x1C	; 28
     99a:	60 e0       	ldi	r22, 0x00	; 0
     99c:	af 01       	movw	r20, r30
     99e:	21 e0       	ldi	r18, 0x01	; 1
     9a0:	0e 94 d1 01 	call	0x3a2	; 0x3a2 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x00;  nRF24L01P_ReadWrite_Register(0x1D,0,nRF24L01P->TempBuf,1);
     9a4:	e0 91 9a 06 	lds	r30, 0x069A
     9a8:	f0 91 9b 06 	lds	r31, 0x069B
     9ac:	11 82       	std	Z+1, r1	; 0x01
     9ae:	31 96       	adiw	r30, 0x01	; 1
     9b0:	8d e1       	ldi	r24, 0x1D	; 29
     9b2:	60 e0       	ldi	r22, 0x00	; 0
     9b4:	af 01       	movw	r20, r30
     9b6:	21 e0       	ldi	r18, 0x01	; 1
     9b8:	0e 94 d1 01 	call	0x3a2	; 0x3a2 <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x10,0,(uint8_t*)"ACK00",5);
     9bc:	00 e0       	ldi	r16, 0x00	; 0
     9be:	11 e0       	ldi	r17, 0x01	; 1
     9c0:	80 e1       	ldi	r24, 0x10	; 16
     9c2:	60 e0       	ldi	r22, 0x00	; 0
     9c4:	a8 01       	movw	r20, r16
     9c6:	25 e0       	ldi	r18, 0x05	; 5
     9c8:	0e 94 d1 01 	call	0x3a2	; 0x3a2 <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0A,0,(uint8_t*)"ACK00",5);
     9cc:	8a e0       	ldi	r24, 0x0A	; 10
     9ce:	60 e0       	ldi	r22, 0x00	; 0
     9d0:	a8 01       	movw	r20, r16
     9d2:	25 e0       	ldi	r18, 0x05	; 5
     9d4:	0e 94 d1 01 	call	0x3a2	; 0x3a2 <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0B,0,(uint8_t*)"PIPE1",5);
     9d8:	8b e0       	ldi	r24, 0x0B	; 11
     9da:	60 e0       	ldi	r22, 0x00	; 0
     9dc:	46 e0       	ldi	r20, 0x06	; 6
     9de:	51 e0       	ldi	r21, 0x01	; 1
     9e0:	25 e0       	ldi	r18, 0x05	; 5
     9e2:	0e 94 d1 01 	call	0x3a2	; 0x3a2 <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0C,0,(uint8_t*)"PIPE2",5);
     9e6:	8c e0       	ldi	r24, 0x0C	; 12
     9e8:	60 e0       	ldi	r22, 0x00	; 0
     9ea:	4c e0       	ldi	r20, 0x0C	; 12
     9ec:	51 e0       	ldi	r21, 0x01	; 1
     9ee:	25 e0       	ldi	r18, 0x05	; 5
     9f0:	0e 94 d1 01 	call	0x3a2	; 0x3a2 <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0D,0,(uint8_t*)"PIPE3",5);
     9f4:	8d e0       	ldi	r24, 0x0D	; 13
     9f6:	60 e0       	ldi	r22, 0x00	; 0
     9f8:	42 e1       	ldi	r20, 0x12	; 18
     9fa:	51 e0       	ldi	r21, 0x01	; 1
     9fc:	25 e0       	ldi	r18, 0x05	; 5
     9fe:	0e 94 d1 01 	call	0x3a2	; 0x3a2 <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0E,0,(uint8_t*)"PIPE4",5);
     a02:	8e e0       	ldi	r24, 0x0E	; 14
     a04:	60 e0       	ldi	r22, 0x00	; 0
     a06:	48 e1       	ldi	r20, 0x18	; 24
     a08:	51 e0       	ldi	r21, 0x01	; 1
     a0a:	25 e0       	ldi	r18, 0x05	; 5
     a0c:	0e 94 d1 01 	call	0x3a2	; 0x3a2 <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0F,0,(uint8_t*)"PIPE5",5);
     a10:	8f e0       	ldi	r24, 0x0F	; 15
     a12:	60 e0       	ldi	r22, 0x00	; 0
     a14:	4e e1       	ldi	r20, 0x1E	; 30
     a16:	51 e0       	ldi	r21, 0x01	; 1
     a18:	25 e0       	ldi	r18, 0x05	; 5
     a1a:	0e 94 d1 01 	call	0x3a2	; 0x3a2 <nRF24L01P_ReadWrite_Register>
void nRF24L01P_Set_Destination_Address(uint8_t addr){
  nRF24L01P->Address.Dest=addr;
}

void nRF24L01P_Set_Receive_Timeout(uint16_t val){
  nRF24L01P->Config.RxTimeout=val;
     a1e:	e0 91 9a 06 	lds	r30, 0x069A
     a22:	f0 91 9b 06 	lds	r31, 0x069B
     a26:	80 e2       	ldi	r24, 0x20	; 32
     a28:	90 e0       	ldi	r25, 0x00	; 0
     a2a:	96 83       	std	Z+6, r25	; 0x06
     a2c:	85 83       	std	Z+5, r24	; 0x05
  nRF24L01P_ReadWrite_Register(0x0C,0,(uint8_t*)"PIPE2",5);
  nRF24L01P_ReadWrite_Register(0x0D,0,(uint8_t*)"PIPE3",5);
  nRF24L01P_ReadWrite_Register(0x0E,0,(uint8_t*)"PIPE4",5);
  nRF24L01P_ReadWrite_Register(0x0F,0,(uint8_t*)"PIPE5",5);
  nRF24L01P_Set_Receive_Timeout(32);
  nRF24L01P_Deep_Sleep();
     a2e:	0e 94 2a 04 	call	0x854	; 0x854 <nRF24L01P_Deep_Sleep>
}
     a32:	1f 91       	pop	r17
     a34:	0f 91       	pop	r16
     a36:	08 95       	ret

00000a38 <nRF24L01P_Transmit_Basic>:

void nRF24L01P_Transmit_Basic(uint8_t *buf, uint8_t len){
     a38:	ff 92       	push	r15
     a3a:	0f 93       	push	r16
     a3c:	1f 93       	push	r17
     a3e:	8c 01       	movw	r16, r24
     a40:	f6 2e       	mov	r15, r22
  nRF24L01P_Disable_SPI();
  nRF24L01P_Disable_GPIO();
}

void nRF24L01P_Error_Clear(void){
  nRF24L01P->ErrorTicks=0;
     a42:	e0 91 9a 06 	lds	r30, 0x069A
     a46:	f0 91 9b 06 	lds	r31, 0x069B
     a4a:	11 8a       	std	Z+17, r1	; 0x11
     a4c:	10 8a       	std	Z+16, r1	; 0x10
  nRF24L01P->Error=0;
     a4e:	12 8a       	std	Z+18, r1	; 0x12
  nRF24L01P_Deep_Sleep();
}

void nRF24L01P_Transmit_Basic(uint8_t *buf, uint8_t len){
  nRF24L01P_Error_Clear();
  nRF24L01P_Set_Mode_Tx();
     a50:	0e 94 c9 02 	call	0x592	; 0x592 <nRF24L01P_Set_Mode_Tx>
  buf[nRF24L01P_PACKET_LEN-5]=nRF24L01P->Address.Own;
     a54:	e0 91 9a 06 	lds	r30, 0x069A
     a58:	f0 91 9b 06 	lds	r31, 0x069B
     a5c:	83 81       	ldd	r24, Z+3	; 0x03
     a5e:	f8 01       	movw	r30, r16
     a60:	83 8f       	std	Z+27, r24	; 0x1b
  buf[nRF24L01P_PACKET_LEN-4]=nRF24L01P->Address.Dest;
     a62:	e0 91 9a 06 	lds	r30, 0x069A
     a66:	f0 91 9b 06 	lds	r31, 0x069B
     a6a:	84 81       	ldd	r24, Z+4	; 0x04
     a6c:	f8 01       	movw	r30, r16
     a6e:	84 8f       	std	Z+28, r24	; 0x1c
  buf[nRF24L01P_PACKET_LEN-3]=len;
     a70:	f5 8e       	std	Z+29, r15	; 0x1d
  uint16_t temp=nRF24L01P_Calcuate_CRC_Block(buf, 30);
     a72:	c8 01       	movw	r24, r16
     a74:	6e e1       	ldi	r22, 0x1E	; 30
     a76:	0e 94 b9 01 	call	0x372	; 0x372 <nRF24L01P_Calcuate_CRC_Block>
  buf[nRF24L01P_PACKET_LEN-2]=(temp & 0xFF00)>>8;
     a7a:	f8 01       	movw	r30, r16
     a7c:	96 8f       	std	Z+30, r25	; 0x1e
  buf[nRF24L01P_PACKET_LEN-1]=(temp & 0x00FF);
     a7e:	87 8f       	std	Z+31, r24	; 0x1f
  nRF24L01P_Write_Data_To_Transmit_Buffer(buf);
     a80:	c8 01       	movw	r24, r16
     a82:	0e 94 1b 02 	call	0x436	; 0x436 <nRF24L01P_Write_Data_To_Transmit_Buffer>
void nRF24L01P_CSN_Low(void){
  nRF24L01P_CSN_PORT&=~(1<<nRF24L01P_CSN_bp);
}

void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
     a86:	29 9a       	sbi	0x05, 1	; 5
  uint16_t temp=nRF24L01P_Calcuate_CRC_Block(buf, 30);
  buf[nRF24L01P_PACKET_LEN-2]=(temp & 0xFF00)>>8;
  buf[nRF24L01P_PACKET_LEN-1]=(temp & 0x00FF);
  nRF24L01P_Write_Data_To_Transmit_Buffer(buf);
  nRF24L01P_CE_High();
  nRF24L01P_Wait_Till_Transmission_Completes();
     a88:	0e 94 47 02 	call	0x48e	; 0x48e <nRF24L01P_Wait_Till_Transmission_Completes>
void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
}

void nRF24L01P_CE_Low(void){
  nRF24L01P_CE_PORT&=~(1<<nRF24L01P_CE_bp);
     a8c:	29 98       	cbi	0x05, 1	; 5
  buf[nRF24L01P_PACKET_LEN-1]=(temp & 0x00FF);
  nRF24L01P_Write_Data_To_Transmit_Buffer(buf);
  nRF24L01P_CE_High();
  nRF24L01P_Wait_Till_Transmission_Completes();
  nRF24L01P_CE_Low();
}
     a8e:	1f 91       	pop	r17
     a90:	0f 91       	pop	r16
     a92:	ff 90       	pop	r15
     a94:	08 95       	ret

00000a96 <nRF24L01P_Recieve_Basic>:


uint8_t nRF24L01P_Recieve_Basic(uint8_t *buf){
     a96:	cf 92       	push	r12
     a98:	df 92       	push	r13
     a9a:	ef 92       	push	r14
     a9c:	ff 92       	push	r15
     a9e:	0f 93       	push	r16
     aa0:	1f 93       	push	r17
     aa2:	cf 93       	push	r28
     aa4:	df 93       	push	r29
     aa6:	7c 01       	movw	r14, r24
  nRF24L01P_Disable_SPI();
  nRF24L01P_Disable_GPIO();
}

void nRF24L01P_Error_Clear(void){
  nRF24L01P->ErrorTicks=0;
     aa8:	e0 91 9a 06 	lds	r30, 0x069A
     aac:	f0 91 9b 06 	lds	r31, 0x069B
     ab0:	11 8a       	std	Z+17, r1	; 0x11
     ab2:	10 8a       	std	Z+16, r1	; 0x10
  nRF24L01P->Error=0;
     ab4:	12 8a       	std	Z+18, r1	; 0x12


uint8_t nRF24L01P_Recieve_Basic(uint8_t *buf){
  uint8_t sts=0;
  nRF24L01P_Error_Clear();
  nRF24L01P->Config.RxTicks=0;
     ab6:	10 86       	std	Z+8, r1	; 0x08
     ab8:	17 82       	std	Z+7, r1	; 0x07
  nRF24L01P_Set_Mode_Rx();
     aba:	0e 94 e3 02 	call	0x5c6	; 0x5c6 <nRF24L01P_Set_Mode_Rx>
     abe:	78 ec       	ldi	r23, 0xC8	; 200
     ac0:	c7 2e       	mov	r12, r23
     ac2:	d1 2c       	mov	r13, r1
     ac4:	23 c0       	rjmp	.+70     	; 0xb0c <nRF24L01P_Recieve_Basic+0x76>
  while(nRF24L01P->Config.RxTicks < nRF24L01P->Config.RxTimeout){
    if(nRF24L01P_Receive_Buffer_Not_Empty()){
     ac6:	0e 94 7b 02 	call	0x4f6	; 0x4f6 <nRF24L01P_Receive_Buffer_Not_Empty>
     aca:	88 23       	and	r24, r24
     acc:	99 f0       	breq	.+38     	; 0xaf4 <nRF24L01P_Recieve_Basic+0x5e>
      nRF24L01P_Read_Data_From_Receive_Buffer(buf);
     ace:	c7 01       	movw	r24, r14
     ad0:	0e 94 6d 02 	call	0x4da	; 0x4da <nRF24L01P_Read_Data_From_Receive_Buffer>
	  uint16_t rec_crc=buf[nRF24L01P_PACKET_LEN-2];
	  rec_crc<<=8;
     ad4:	f7 01       	movw	r30, r14
     ad6:	d6 8d       	ldd	r29, Z+30	; 0x1e
     ad8:	c0 e0       	ldi	r28, 0x00	; 0
	  rec_crc|=buf[nRF24L01P_PACKET_LEN-1];
     ada:	07 8d       	ldd	r16, Z+31	; 0x1f
     adc:	10 e0       	ldi	r17, 0x00	; 0
     ade:	0c 2b       	or	r16, r28
     ae0:	1d 2b       	or	r17, r29
      uint16_t calc_crc=nRF24L01P_Calcuate_CRC_Block(buf, nRF24L01P_PACKET_LEN-2);
     ae2:	c7 01       	movw	r24, r14
     ae4:	6e e1       	ldi	r22, 0x1E	; 30
     ae6:	0e 94 b9 01 	call	0x372	; 0x372 <nRF24L01P_Calcuate_CRC_Block>
      if(rec_crc == calc_crc){
     aea:	08 17       	cp	r16, r24
     aec:	19 07       	cpc	r17, r25
     aee:	11 f4       	brne	.+4      	; 0xaf4 <nRF24L01P_Recieve_Basic+0x5e>
     af0:	81 e0       	ldi	r24, 0x01	; 1
     af2:	18 c0       	rjmp	.+48     	; 0xb24 <nRF24L01P_Recieve_Basic+0x8e>
     af4:	c6 01       	movw	r24, r12
     af6:	01 97       	sbiw	r24, 0x01	; 1
     af8:	f1 f7       	brne	.-4      	; 0xaf6 <nRF24L01P_Recieve_Basic+0x60>
		sts=1;
		break;
	  }
    }
    _delay_us(100);
    nRF24L01P->Config.RxTicks++;
     afa:	e0 91 9a 06 	lds	r30, 0x069A
     afe:	f0 91 9b 06 	lds	r31, 0x069B
     b02:	87 81       	ldd	r24, Z+7	; 0x07
     b04:	90 85       	ldd	r25, Z+8	; 0x08
     b06:	01 96       	adiw	r24, 0x01	; 1
     b08:	90 87       	std	Z+8, r25	; 0x08
     b0a:	87 83       	std	Z+7, r24	; 0x07
uint8_t nRF24L01P_Recieve_Basic(uint8_t *buf){
  uint8_t sts=0;
  nRF24L01P_Error_Clear();
  nRF24L01P->Config.RxTicks=0;
  nRF24L01P_Set_Mode_Rx();
  while(nRF24L01P->Config.RxTicks < nRF24L01P->Config.RxTimeout){
     b0c:	e0 91 9a 06 	lds	r30, 0x069A
     b10:	f0 91 9b 06 	lds	r31, 0x069B
     b14:	27 81       	ldd	r18, Z+7	; 0x07
     b16:	30 85       	ldd	r19, Z+8	; 0x08
     b18:	85 81       	ldd	r24, Z+5	; 0x05
     b1a:	96 81       	ldd	r25, Z+6	; 0x06
     b1c:	28 17       	cp	r18, r24
     b1e:	39 07       	cpc	r19, r25
     b20:	90 f2       	brcs	.-92     	; 0xac6 <nRF24L01P_Recieve_Basic+0x30>
     b22:	80 e0       	ldi	r24, 0x00	; 0
    }
    _delay_us(100);
    nRF24L01P->Config.RxTicks++;
  }
  return sts;
}
     b24:	df 91       	pop	r29
     b26:	cf 91       	pop	r28
     b28:	1f 91       	pop	r17
     b2a:	0f 91       	pop	r16
     b2c:	ff 90       	pop	r15
     b2e:	ef 90       	pop	r14
     b30:	df 90       	pop	r13
     b32:	cf 90       	pop	r12
     b34:	08 95       	ret

00000b36 <nRF24L01P_Transmit_With_ACK>:

uint8_t nRF24L01P_Transmit_With_ACK(uint8_t *buf, uint8_t len){
     b36:	cf 93       	push	r28
     b38:	df 93       	push	r29
     b3a:	ec 01       	movw	r28, r24
  uint8_t sts=0;
  if(nRF24L01P->Packet.ACKReq){
     b3c:	e0 91 9a 06 	lds	r30, 0x069A
     b40:	f0 91 9b 06 	lds	r31, 0x069B
     b44:	87 85       	ldd	r24, Z+15	; 0x0f
     b46:	88 23       	and	r24, r24
     b48:	19 f0       	breq	.+6      	; 0xb50 <nRF24L01P_Transmit_With_ACK+0x1a>
    buf[nRF24L01P_PACKET_LEN-6]=1;
     b4a:	81 e0       	ldi	r24, 0x01	; 1
     b4c:	8a 8f       	std	Y+26, r24	; 0x1a
     b4e:	01 c0       	rjmp	.+2      	; 0xb52 <nRF24L01P_Transmit_With_ACK+0x1c>
  }else{
    buf[nRF24L01P_PACKET_LEN-6]=0;
     b50:	1a 8e       	std	Y+26, r1	; 0x1a
  }
  nRF24L01P_Transmit_Basic(buf, len);
     b52:	ce 01       	movw	r24, r28
     b54:	0e 94 1c 05 	call	0xa38	; 0xa38 <nRF24L01P_Transmit_Basic>
  if(nRF24L01P_Recieve_Basic(buf)){
     b58:	ce 01       	movw	r24, r28
     b5a:	0e 94 4b 05 	call	0xa96	; 0xa96 <nRF24L01P_Recieve_Basic>
     b5e:	81 11       	cpse	r24, r1
     b60:	81 e0       	ldi	r24, 0x01	; 1
    //if( (nRF24L01P->Address.Own == buf[28])){
      sts=1;
    //}
  }
  return sts;
}
     b62:	df 91       	pop	r29
     b64:	cf 91       	pop	r28
     b66:	08 95       	ret

00000b68 <nRF24L01P_Recieve_With_ACK>:


uint8_t nRF24L01P_Recieve_With_ACK(uint8_t *buf){
     b68:	cf 93       	push	r28
     b6a:	df 93       	push	r29
     b6c:	ec 01       	movw	r28, r24
  uint8_t sts=0;
  if(nRF24L01P_Recieve_Basic(buf)){
     b6e:	0e 94 4b 05 	call	0xa96	; 0xa96 <nRF24L01P_Recieve_Basic>
     b72:	88 23       	and	r24, r24
     b74:	b9 f0       	breq	.+46     	; 0xba4 <nRF24L01P_Recieve_With_ACK+0x3c>
    if((buf[nRF24L01P_PACKET_LEN-6]==1) && (nRF24L01P->Address.Own == buf[nRF24L01P_PACKET_LEN-4])){
     b76:	8a 8d       	ldd	r24, Y+26	; 0x1a
     b78:	81 30       	cpi	r24, 0x01	; 1
     b7a:	a1 f4       	brne	.+40     	; 0xba4 <nRF24L01P_Recieve_With_ACK+0x3c>
     b7c:	e0 91 9a 06 	lds	r30, 0x069A
     b80:	f0 91 9b 06 	lds	r31, 0x069B
     b84:	93 81       	ldd	r25, Z+3	; 0x03
     b86:	8c 8d       	ldd	r24, Y+28	; 0x1c
     b88:	98 17       	cp	r25, r24
     b8a:	61 f4       	brne	.+24     	; 0xba4 <nRF24L01P_Recieve_With_ACK+0x3c>
     b8c:	88 ee       	ldi	r24, 0xE8	; 232
     b8e:	93 e0       	ldi	r25, 0x03	; 3
     b90:	01 97       	sbiw	r24, 0x01	; 1
     b92:	f1 f7       	brne	.-4      	; 0xb90 <nRF24L01P_Recieve_With_ACK+0x28>
void nRF24L01P_Set_Own_Address(uint8_t addr){
  nRF24L01P->Address.Own=addr;
}

void nRF24L01P_Set_Destination_Address(uint8_t addr){
  nRF24L01P->Address.Dest=addr;
     b94:	8b 8d       	ldd	r24, Y+27	; 0x1b
     b96:	84 83       	std	Z+4, r24	; 0x04
  uint8_t sts=0;
  if(nRF24L01P_Recieve_Basic(buf)){
    if((buf[nRF24L01P_PACKET_LEN-6]==1) && (nRF24L01P->Address.Own == buf[nRF24L01P_PACKET_LEN-4])){
      _delay_us(500);
	  nRF24L01P_Set_Destination_Address(buf[nRF24L01P_PACKET_LEN-5]);
      nRF24L01P_Transmit_Basic(buf, 2);
     b98:	ce 01       	movw	r24, r28
     b9a:	62 e0       	ldi	r22, 0x02	; 2
     b9c:	0e 94 1c 05 	call	0xa38	; 0xa38 <nRF24L01P_Transmit_Basic>
     ba0:	81 e0       	ldi	r24, 0x01	; 1
     ba2:	01 c0       	rjmp	.+2      	; 0xba6 <nRF24L01P_Recieve_With_ACK+0x3e>
     ba4:	80 e0       	ldi	r24, 0x00	; 0
      sts=1;
    }
  }
  return sts;
}
     ba6:	df 91       	pop	r29
     ba8:	cf 91       	pop	r28
     baa:	08 95       	ret

00000bac <Peripherals_ADC_Init>:
  .V3V3Sense  = 0
};


void Peripherals_ADC_Init(void){
  if( !(ADCSRA & (1<<ADEN)) ){
     bac:	80 91 7a 00 	lds	r24, 0x007A
     bb0:	87 fd       	sbrc	r24, 7
     bb2:	0f c0       	rjmp	.+30     	; 0xbd2 <Peripherals_ADC_Init+0x26>
    ADMUX   = (1<<REFS1)|(1<<REFS0)|0x0F;
     bb4:	8f ec       	ldi	r24, 0xCF	; 207
     bb6:	80 93 7c 00 	sts	0x007C, r24
    ADCSRA  = (1<<ADPS1)|(1<<ADPS2);
     bba:	86 e0       	ldi	r24, 0x06	; 6
     bbc:	80 93 7a 00 	sts	0x007A, r24
    ADCSRA |= (1<<ADEN) |(1<<ADSC);
     bc0:	80 91 7a 00 	lds	r24, 0x007A
     bc4:	80 6c       	ori	r24, 0xC0	; 192
     bc6:	80 93 7a 00 	sts	0x007A, r24
    while (!(ADCSRA & (1<<ADIF))) {
     bca:	80 91 7a 00 	lds	r24, 0x007A
     bce:	84 ff       	sbrs	r24, 4
     bd0:	fc cf       	rjmp	.-8      	; 0xbca <Peripherals_ADC_Init+0x1e>
     bd2:	08 95       	ret

00000bd4 <Peripherals_ADC_Sample>:
      //add timeout management
    }
  }
}

uint16_t Peripherals_ADC_Sample(uint8_t channel, uint8_t nsamples){
     bd4:	df 92       	push	r13
     bd6:	ef 92       	push	r14
     bd8:	ff 92       	push	r15
     bda:	0f 93       	push	r16
     bdc:	1f 93       	push	r17
     bde:	18 2f       	mov	r17, r24
     be0:	d6 2e       	mov	r13, r22
  uint8_t  temp;
  uint32_t val = 0;
  Peripherals_ADC_Init();
     be2:	0e 94 d6 05 	call	0xbac	; 0xbac <Peripherals_ADC_Init>
  temp  = ADMUX;
     be6:	80 91 7c 00 	lds	r24, 0x007C
  temp &= 0xF0;
     bea:	80 7f       	andi	r24, 0xF0	; 240
  temp |= channel;
     bec:	81 2b       	or	r24, r17
  ADMUX = temp;
     bee:	80 93 7c 00 	sts	0x007C, r24
     bf2:	88 ee       	ldi	r24, 0xE8	; 232
     bf4:	93 e0       	ldi	r25, 0x03	; 3
     bf6:	01 97       	sbiw	r24, 0x01	; 1
     bf8:	f1 f7       	brne	.-4      	; 0xbf6 <Peripherals_ADC_Sample+0x22>
     bfa:	20 e0       	ldi	r18, 0x00	; 0
     bfc:	ee 24       	eor	r14, r14
     bfe:	ff 24       	eor	r15, r15
     c00:	87 01       	movw	r16, r14
     c02:	14 c0       	rjmp	.+40     	; 0xc2c <Peripherals_ADC_Sample+0x58>
  _delay_us(500);
  for(uint8_t i=0; i<nsamples; i++){
    ADCSRA |= (1<<ADSC);
     c04:	80 91 7a 00 	lds	r24, 0x007A
     c08:	80 64       	ori	r24, 0x40	; 64
     c0a:	80 93 7a 00 	sts	0x007A, r24
    while (!(ADCSRA & (1<<ADIF))) {
     c0e:	80 91 7a 00 	lds	r24, 0x007A
     c12:	84 ff       	sbrs	r24, 4
     c14:	fc cf       	rjmp	.-8      	; 0xc0e <Peripherals_ADC_Sample+0x3a>
      //add timeout management
    }
    val += ADCW;
     c16:	80 91 78 00 	lds	r24, 0x0078
     c1a:	90 91 79 00 	lds	r25, 0x0079
     c1e:	a0 e0       	ldi	r26, 0x00	; 0
     c20:	b0 e0       	ldi	r27, 0x00	; 0
     c22:	e8 0e       	add	r14, r24
     c24:	f9 1e       	adc	r15, r25
     c26:	0a 1f       	adc	r16, r26
     c28:	1b 1f       	adc	r17, r27
  temp  = ADMUX;
  temp &= 0xF0;
  temp |= channel;
  ADMUX = temp;
  _delay_us(500);
  for(uint8_t i=0; i<nsamples; i++){
     c2a:	2f 5f       	subi	r18, 0xFF	; 255
     c2c:	2d 15       	cp	r18, r13
     c2e:	50 f3       	brcs	.-44     	; 0xc04 <Peripherals_ADC_Sample+0x30>
     c30:	2d 2d       	mov	r18, r13
     c32:	30 e0       	ldi	r19, 0x00	; 0
     c34:	40 e0       	ldi	r20, 0x00	; 0
     c36:	50 e0       	ldi	r21, 0x00	; 0
     c38:	c8 01       	movw	r24, r16
     c3a:	b7 01       	movw	r22, r14
     c3c:	0e 94 b6 0e 	call	0x1d6c	; 0x1d6c <__udivmodsi4>
     c40:	c9 01       	movw	r24, r18
    }
    val += ADCW;
  }
  val /= nsamples;
  return (uint16_t)val;
}
     c42:	1f 91       	pop	r17
     c44:	0f 91       	pop	r16
     c46:	ff 90       	pop	r15
     c48:	ef 90       	pop	r14
     c4a:	df 90       	pop	r13
     c4c:	08 95       	ret

00000c4e <Peripherals_Vin_Sense_Sample>:

void Peripherals_Vin_Sense_Sample(void){
  //Status bit 0 indicates Vinsense is active
  Peripherals.Status |= (1<<0);
     c4e:	80 91 24 01 	lds	r24, 0x0124
     c52:	81 60       	ori	r24, 0x01	; 1
     c54:	80 93 24 01 	sts	0x0124, r24
  //Enable VinSense
  PORTD |= (1<<2);
     c58:	5a 9a       	sbi	0x0b, 2	; 11
  //Sample ADC
  Peripherals.VinRawADC = Peripherals_ADC_Sample(6, 4);
     c5a:	86 e0       	ldi	r24, 0x06	; 6
     c5c:	64 e0       	ldi	r22, 0x04	; 4
     c5e:	0e 94 ea 05 	call	0xbd4	; 0xbd4 <Peripherals_ADC_Sample>
     c62:	90 93 26 01 	sts	0x0126, r25
     c66:	80 93 25 01 	sts	0x0125, r24
  //Disable VinSense
  PORTD &=~(1<<2);
     c6a:	5a 98       	cbi	0x0b, 2	; 11
  Peripherals.Status &=~(1<<0);
     c6c:	80 91 24 01 	lds	r24, 0x0124
     c70:	8e 7f       	andi	r24, 0xFE	; 254
     c72:	80 93 24 01 	sts	0x0124, r24
}
     c76:	08 95       	ret

00000c78 <Peripherals_Vin_RawADC_Get>:

uint16_t Peripherals_Vin_RawADC_Get(void){
  return Peripherals.VinRawADC;
}
     c78:	80 91 25 01 	lds	r24, 0x0125
     c7c:	90 91 26 01 	lds	r25, 0x0126
     c80:	08 95       	ret

00000c82 <Peripherals_Analog_Temp_Get>:

int16_t Peripherals_Analog_Temp_Get(void){
  return 0;
}
     c82:	80 e0       	ldi	r24, 0x00	; 0
     c84:	90 e0       	ldi	r25, 0x00	; 0
     c86:	08 95       	ret

00000c88 <Peripherals_Digital_Temp_Get>:

int16_t Peripherals_Digital_Temp_Get(void){
  return 0;
}
     c88:	80 e0       	ldi	r24, 0x00	; 0
     c8a:	90 e0       	ldi	r25, 0x00	; 0
     c8c:	08 95       	ret

00000c8e <Peripherals_Digital_RH_Get>:

uint16_t Peripherals_Digital_RH_Get(void){
  return Sensors_HDC1080_RH_Get();
     c8e:	0e 94 b3 08 	call	0x1166	; 0x1166 <Sensors_HDC1080_RH_Get>
     c92:	08 95       	ret

00000c94 <RGB_Init>:


void RGB_Init(void){
    //LEDs are active low
    //Set logic high to turn off
    RGB_R_PORT |= (1<<RGB_R_PIN);
     c94:	5d 9a       	sbi	0x0b, 5	; 11
    RGB_G_PORT |= (1<<RGB_G_PIN);
     c96:	5e 9a       	sbi	0x0b, 6	; 11
    RGB_B_PORT |= (1<<RGB_B_PIN);
     c98:	5f 9a       	sbi	0x0b, 7	; 11
    
    //Declare pins as output
    RGB_R_DDR  |= (1<<RGB_R_PIN);
     c9a:	55 9a       	sbi	0x0a, 5	; 10
    RGB_G_DDR  |= (1<<RGB_G_PIN);
     c9c:	56 9a       	sbi	0x0a, 6	; 10
    RGB_G_DDR  |= (1<<RGB_G_PIN);
     c9e:	56 9a       	sbi	0x0a, 6	; 10
}
     ca0:	08 95       	ret

00000ca2 <RGB_Set_State>:

void RGB_Set_State(uint8_t r, uint8_t g, uint8_t b){
    if(r == ON){
     ca2:	81 30       	cpi	r24, 0x01	; 1
     ca4:	11 f4       	brne	.+4      	; 0xcaa <RGB_Set_State+0x8>
        RGB_R_PORT &=~ (1<<RGB_R_PIN);
     ca6:	5d 98       	cbi	0x0b, 5	; 11
     ca8:	01 c0       	rjmp	.+2      	; 0xcac <RGB_Set_State+0xa>
    }
    else{
        RGB_R_PORT |=  (1<<RGB_R_PIN);
     caa:	5d 9a       	sbi	0x0b, 5	; 11
    }

    if(g == ON){
     cac:	61 30       	cpi	r22, 0x01	; 1
     cae:	11 f4       	brne	.+4      	; 0xcb4 <RGB_Set_State+0x12>
        RGB_G_PORT &=~ (1<<RGB_G_PIN);
     cb0:	5e 98       	cbi	0x0b, 6	; 11
     cb2:	01 c0       	rjmp	.+2      	; 0xcb6 <RGB_Set_State+0x14>
    }
    else{
        RGB_G_PORT |=  (1<<RGB_G_PIN);
     cb4:	5e 9a       	sbi	0x0b, 6	; 11
    }

    if(b == ON){
     cb6:	41 30       	cpi	r20, 0x01	; 1
     cb8:	11 f4       	brne	.+4      	; 0xcbe <RGB_Set_State+0x1c>
        RGB_B_PORT &=~ (1<<RGB_B_PIN);
     cba:	5f 98       	cbi	0x0b, 7	; 11
     cbc:	08 95       	ret
    }
    else{
        RGB_B_PORT |=  (1<<RGB_B_PIN);
     cbe:	5f 9a       	sbi	0x0b, 7	; 11
     cc0:	08 95       	ret

00000cc2 <Sensors_HDC1080_Struct_Init>:
}hdc1080_t;

hdc1080_t HDC1080;

void Sensors_HDC1080_Struct_Init(void){
    HDC1080.Status = 0;
     cc2:	10 92 9c 06 	sts	0x069C, r1
    HDC1080.Address = 0;
     cc6:	10 92 9d 06 	sts	0x069D, r1
    HDC1080.LoopCnt = 0;
     cca:	10 92 9f 06 	sts	0x069F, r1
     cce:	10 92 9e 06 	sts	0x069E, r1
    HDC1080.Temp = 0;
     cd2:	10 92 a1 06 	sts	0x06A1, r1
     cd6:	10 92 a0 06 	sts	0x06A0, r1
    HDC1080.RH = 0;
     cda:	10 92 a3 06 	sts	0x06A3, r1
     cde:	10 92 a2 06 	sts	0x06A2, r1
    HDC1080.TimeoutError = 0;
     ce2:	10 92 a4 06 	sts	0x06A4, r1
    HDC1080.Error = 0;
     ce6:	10 92 a5 06 	sts	0x06A5, r1
    HDC1080.StickyError = 0;
     cea:	10 92 a6 06 	sts	0x06A6, r1
}
     cee:	08 95       	ret

00000cf0 <Sensors_Init>:

void Sensors_Init(void){
    Sensors_HDC1080_Struct_Init();
     cf0:	0e 94 61 06 	call	0xcc2	; 0xcc2 <Sensors_HDC1080_Struct_Init>
    //Gated with PMOS
    //Output logic high to turn off
    SENSORS_PWR_EN_PORT |= (1<<SENSORS_PWR_EN_PIN);
     cf4:	5b 9a       	sbi	0x0b, 3	; 11
    //Declare as output pin
    SENSORS_PWR_EN_DDR  |= (1<<SENSORS_PWR_EN_PIN);
     cf6:	53 9a       	sbi	0x0a, 3	; 10
    
    //SCL as input, internal pull-up disabled, HW I2C
    SENSORS_HDC1080_SCL_PORT &=~ (1<<SENSORS_HDC1080_SCL_PIN);
     cf8:	45 98       	cbi	0x08, 5	; 8
    SENSORS_HDC1080_SCL_DDR  &=~ (1<<SENSORS_HDC1080_SCL_PIN);
     cfa:	3d 98       	cbi	0x07, 5	; 7

    //SDA as input, internal pull-up disabled, HW I2C
    SENSORS_HDC1080_SDA_PORT &=~ (1<<SENSORS_HDC1080_SDA_PIN);
     cfc:	44 98       	cbi	0x08, 4	; 8
    SENSORS_HDC1080_SDA_DDR  &=~ (1<<SENSORS_HDC1080_SDA_PIN);
     cfe:	3c 98       	cbi	0x07, 4	; 7
}
     d00:	08 95       	ret

00000d02 <Sensors_I2C_Enable>:

void Sensors_I2C_Enable(void){
    TWBR  = SENSORS_HDC1080_TWBR_VAL;
     d02:	80 e3       	ldi	r24, 0x30	; 48
     d04:	80 93 b8 00 	sts	0x00B8, r24
    TWCR |= (1<<TWEN);
     d08:	ec eb       	ldi	r30, 0xBC	; 188
     d0a:	f0 e0       	ldi	r31, 0x00	; 0
     d0c:	80 81       	ld	r24, Z
     d0e:	84 60       	ori	r24, 0x04	; 4
     d10:	80 83       	st	Z, r24
    TWCR |= (1<<TWIE);
     d12:	80 81       	ld	r24, Z
     d14:	81 60       	ori	r24, 0x01	; 1
     d16:	80 83       	st	Z, r24
}
     d18:	08 95       	ret

00000d1a <Sensors_I2C_Disable>:

void Sensors_I2C_Disable(void){
    TWBR = 0x00;
     d1a:	10 92 b8 00 	sts	0x00B8, r1
    TWCR = 0x00;
     d1e:	10 92 bc 00 	sts	0x00BC, r1
}
     d22:	08 95       	ret

00000d24 <Sensors_HDC1080_Timeout_Clear>:

void Sensors_HDC1080_Timeout_Clear(void){
    HDC1080.LoopCnt = 0;
     d24:	10 92 9f 06 	sts	0x069F, r1
     d28:	10 92 9e 06 	sts	0x069E, r1
    HDC1080.TimeoutError = 0;
     d2c:	10 92 a4 06 	sts	0x06A4, r1
}
     d30:	08 95       	ret

00000d32 <Sensors_HDC1080_Error_Clear>:

void Sensors_HDC1080_Error_Clear(void){
    HDC1080.Error = 0;
     d32:	10 92 a5 06 	sts	0x06A5, r1
}
     d36:	08 95       	ret

00000d38 <Sensors_HDC1080_Timeout>:
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
     d38:	8a e1       	ldi	r24, 0x1A	; 26
     d3a:	8a 95       	dec	r24
     d3c:	f1 f7       	brne	.-4      	; 0xd3a <Sensors_HDC1080_Timeout+0x2>

uint8_t Sensors_HDC1080_Timeout(void){
    _delay_us(10);
    uint8_t sts=0;
    HDC1080.LoopCnt++;
     d3e:	80 91 9e 06 	lds	r24, 0x069E
     d42:	90 91 9f 06 	lds	r25, 0x069F
     d46:	01 96       	adiw	r24, 0x01	; 1
     d48:	90 93 9f 06 	sts	0x069F, r25
     d4c:	80 93 9e 06 	sts	0x069E, r24
    if(HDC1080.LoopCnt>100){
     d50:	85 36       	cpi	r24, 0x65	; 101
     d52:	91 05       	cpc	r25, r1
     d54:	10 f4       	brcc	.+4      	; 0xd5a <Sensors_HDC1080_Timeout+0x22>
     d56:	80 e0       	ldi	r24, 0x00	; 0
     d58:	08 95       	ret
      HDC1080.LoopCnt=0;
     d5a:	10 92 9f 06 	sts	0x069F, r1
     d5e:	10 92 9e 06 	sts	0x069E, r1
     d62:	81 e0       	ldi	r24, 0x01	; 1
	  sts=1;
    }
    return sts;
}
     d64:	08 95       	ret

00000d66 <Sensors_HDC1080_I2C_Start>:

void Sensors_HDC1080_I2C_Start(void){
    if(HDC1080.TimeoutError == 0){
     d66:	80 91 a4 06 	lds	r24, 0x06A4
     d6a:	88 23       	and	r24, r24
     d6c:	d9 f4       	brne	.+54     	; 0xda4 <Sensors_HDC1080_I2C_Start+0x3e>
        TWCR=(1<<TWEN)|(1<<TWINT)|(1<<TWSTA);
     d6e:	84 ea       	ldi	r24, 0xA4	; 164
     d70:	80 93 bc 00 	sts	0x00BC, r24
    TWBR = 0x00;
    TWCR = 0x00;
}

void Sensors_HDC1080_Timeout_Clear(void){
    HDC1080.LoopCnt = 0;
     d74:	10 92 9f 06 	sts	0x069F, r1
     d78:	10 92 9e 06 	sts	0x069E, r1
    HDC1080.TimeoutError = 0;
     d7c:	10 92 a4 06 	sts	0x06A4, r1
     d80:	08 c0       	rjmp	.+16     	; 0xd92 <Sensors_HDC1080_I2C_Start+0x2c>
void Sensors_HDC1080_I2C_Start(void){
    if(HDC1080.TimeoutError == 0){
        TWCR=(1<<TWEN)|(1<<TWINT)|(1<<TWSTA);
        Sensors_HDC1080_Timeout_Clear();
        while(!(TWCR & (1<<TWINT))){
            if(Sensors_HDC1080_Timeout()){
     d82:	0e 94 9c 06 	call	0xd38	; 0xd38 <Sensors_HDC1080_Timeout>
     d86:	88 23       	and	r24, r24
     d88:	21 f0       	breq	.+8      	; 0xd92 <Sensors_HDC1080_I2C_Start+0x2c>
	            HDC1080.TimeoutError=0xF0;
     d8a:	80 ef       	ldi	r24, 0xF0	; 240
     d8c:	80 93 a4 06 	sts	0x06A4, r24
     d90:	04 c0       	rjmp	.+8      	; 0xd9a <Sensors_HDC1080_I2C_Start+0x34>

void Sensors_HDC1080_I2C_Start(void){
    if(HDC1080.TimeoutError == 0){
        TWCR=(1<<TWEN)|(1<<TWINT)|(1<<TWSTA);
        Sensors_HDC1080_Timeout_Clear();
        while(!(TWCR & (1<<TWINT))){
     d92:	80 91 bc 00 	lds	r24, 0x00BC
     d96:	87 ff       	sbrs	r24, 7
     d98:	f4 cf       	rjmp	.-24     	; 0xd82 <Sensors_HDC1080_I2C_Start+0x1c>
            if(Sensors_HDC1080_Timeout()){
	            HDC1080.TimeoutError=0xF0;
	            break;
	        }
        }
        HDC1080.Status=(TWSR & 0xF8);
     d9a:	80 91 b9 00 	lds	r24, 0x00B9
     d9e:	88 7f       	andi	r24, 0xF8	; 248
     da0:	80 93 9c 06 	sts	0x069C, r24
     da4:	08 95       	ret

00000da6 <Sensors_HDC1080_I2C_Stop>:
    }
}

void Sensors_HDC1080_I2C_Stop(void){
    if(HDC1080.TimeoutError == 0){
     da6:	80 91 a4 06 	lds	r24, 0x06A4
     daa:	88 23       	and	r24, r24
     dac:	19 f4       	brne	.+6      	; 0xdb4 <Sensors_HDC1080_I2C_Stop+0xe>
        TWCR=(1<<TWEN)|(1<<TWINT)|(1<<TWSTO);
     dae:	84 e9       	ldi	r24, 0x94	; 148
     db0:	80 93 bc 00 	sts	0x00BC, r24
     db4:	08 95       	ret

00000db6 <Sensors_HDC1080_I2C_Read>:
    }
}

uint8_t Sensors_HDC1080_I2C_Read(void){
    if(HDC1080.TimeoutError==0){
     db6:	80 91 a4 06 	lds	r24, 0x06A4
     dba:	88 23       	and	r24, r24
     dbc:	11 f0       	breq	.+4      	; 0xdc2 <Sensors_HDC1080_I2C_Read+0xc>
     dbe:	80 e0       	ldi	r24, 0x00	; 0
     dc0:	08 95       	ret
        TWCR=(1<<TWEN)|(1<<TWINT)|(1<<TWEA);
     dc2:	84 ec       	ldi	r24, 0xC4	; 196
     dc4:	80 93 bc 00 	sts	0x00BC, r24
    TWBR = 0x00;
    TWCR = 0x00;
}

void Sensors_HDC1080_Timeout_Clear(void){
    HDC1080.LoopCnt = 0;
     dc8:	10 92 9f 06 	sts	0x069F, r1
     dcc:	10 92 9e 06 	sts	0x069E, r1
    HDC1080.TimeoutError = 0;
     dd0:	10 92 a4 06 	sts	0x06A4, r1
     dd4:	08 c0       	rjmp	.+16     	; 0xde6 <Sensors_HDC1080_I2C_Read+0x30>
uint8_t Sensors_HDC1080_I2C_Read(void){
    if(HDC1080.TimeoutError==0){
        TWCR=(1<<TWEN)|(1<<TWINT)|(1<<TWEA);
        Sensors_HDC1080_Timeout_Clear();
        while(!(TWCR & (1<<TWINT))){
            if(Sensors_HDC1080_Timeout()){
     dd6:	0e 94 9c 06 	call	0xd38	; 0xd38 <Sensors_HDC1080_Timeout>
     dda:	88 23       	and	r24, r24
     ddc:	21 f0       	breq	.+8      	; 0xde6 <Sensors_HDC1080_I2C_Read+0x30>
	            HDC1080.TimeoutError=0xF2;
     dde:	82 ef       	ldi	r24, 0xF2	; 242
     de0:	80 93 a4 06 	sts	0x06A4, r24
     de4:	04 c0       	rjmp	.+8      	; 0xdee <Sensors_HDC1080_I2C_Read+0x38>

uint8_t Sensors_HDC1080_I2C_Read(void){
    if(HDC1080.TimeoutError==0){
        TWCR=(1<<TWEN)|(1<<TWINT)|(1<<TWEA);
        Sensors_HDC1080_Timeout_Clear();
        while(!(TWCR & (1<<TWINT))){
     de6:	80 91 bc 00 	lds	r24, 0x00BC
     dea:	87 ff       	sbrs	r24, 7
     dec:	f4 cf       	rjmp	.-24     	; 0xdd6 <Sensors_HDC1080_I2C_Read+0x20>
            if(Sensors_HDC1080_Timeout()){
	            HDC1080.TimeoutError=0xF2;
	            break;
	        }
        }
        HDC1080.Status=(TWSR & 0xF8);
     dee:	80 91 b9 00 	lds	r24, 0x00B9
     df2:	88 7f       	andi	r24, 0xF8	; 248
     df4:	80 93 9c 06 	sts	0x069C, r24
        return TWDR;
     df8:	80 91 bb 00 	lds	r24, 0x00BB
    }
    else{
        return 0;
    }
}
     dfc:	08 95       	ret

00000dfe <Sensors_HDC1080_I2C_Write>:

void Sensors_HDC1080_I2C_Write(uint8_t data){
     dfe:	98 2f       	mov	r25, r24
    if(HDC1080.TimeoutError == 0){
     e00:	80 91 a4 06 	lds	r24, 0x06A4
     e04:	88 23       	and	r24, r24
     e06:	e9 f4       	brne	.+58     	; 0xe42 <Sensors_HDC1080_I2C_Write+0x44>
        TWDR=data;
     e08:	90 93 bb 00 	sts	0x00BB, r25
        TWCR=(1<<TWEN)|(1<<TWINT)|(1<<TWEA);
     e0c:	84 ec       	ldi	r24, 0xC4	; 196
     e0e:	80 93 bc 00 	sts	0x00BC, r24
    TWBR = 0x00;
    TWCR = 0x00;
}

void Sensors_HDC1080_Timeout_Clear(void){
    HDC1080.LoopCnt = 0;
     e12:	10 92 9f 06 	sts	0x069F, r1
     e16:	10 92 9e 06 	sts	0x069E, r1
    HDC1080.TimeoutError = 0;
     e1a:	10 92 a4 06 	sts	0x06A4, r1
     e1e:	08 c0       	rjmp	.+16     	; 0xe30 <Sensors_HDC1080_I2C_Write+0x32>
    if(HDC1080.TimeoutError == 0){
        TWDR=data;
        TWCR=(1<<TWEN)|(1<<TWINT)|(1<<TWEA);
        Sensors_HDC1080_Timeout_Clear();
        while(!(TWCR & (1<<TWINT))){
            if(Sensors_HDC1080_Timeout()){
     e20:	0e 94 9c 06 	call	0xd38	; 0xd38 <Sensors_HDC1080_Timeout>
     e24:	88 23       	and	r24, r24
     e26:	21 f0       	breq	.+8      	; 0xe30 <Sensors_HDC1080_I2C_Write+0x32>
	            HDC1080.TimeoutError=0xF1;
     e28:	81 ef       	ldi	r24, 0xF1	; 241
     e2a:	80 93 a4 06 	sts	0x06A4, r24
     e2e:	04 c0       	rjmp	.+8      	; 0xe38 <Sensors_HDC1080_I2C_Write+0x3a>
void Sensors_HDC1080_I2C_Write(uint8_t data){
    if(HDC1080.TimeoutError == 0){
        TWDR=data;
        TWCR=(1<<TWEN)|(1<<TWINT)|(1<<TWEA);
        Sensors_HDC1080_Timeout_Clear();
        while(!(TWCR & (1<<TWINT))){
     e30:	80 91 bc 00 	lds	r24, 0x00BC
     e34:	87 ff       	sbrs	r24, 7
     e36:	f4 cf       	rjmp	.-24     	; 0xe20 <Sensors_HDC1080_I2C_Write+0x22>
            if(Sensors_HDC1080_Timeout()){
	            HDC1080.TimeoutError=0xF1;
	            break;
	        }
        }
        HDC1080.Status=(TWSR & 0xF8);
     e38:	80 91 b9 00 	lds	r24, 0x00B9
     e3c:	88 7f       	andi	r24, 0xF8	; 248
     e3e:	80 93 9c 06 	sts	0x069C, r24
     e42:	08 95       	ret

00000e44 <Sensors_HDC1080_I2C_Read_Nack>:
    }
}

uint8_t Sensors_HDC1080_I2C_Read_Nack(void){
    if(HDC1080.TimeoutError==0){
     e44:	80 91 a4 06 	lds	r24, 0x06A4
     e48:	88 23       	and	r24, r24
     e4a:	11 f0       	breq	.+4      	; 0xe50 <Sensors_HDC1080_I2C_Read_Nack+0xc>
     e4c:	80 e0       	ldi	r24, 0x00	; 0
     e4e:	08 95       	ret
        TWCR=(1<<TWEN)|(1<<TWINT);
     e50:	84 e8       	ldi	r24, 0x84	; 132
     e52:	80 93 bc 00 	sts	0x00BC, r24
    TWBR = 0x00;
    TWCR = 0x00;
}

void Sensors_HDC1080_Timeout_Clear(void){
    HDC1080.LoopCnt = 0;
     e56:	10 92 9f 06 	sts	0x069F, r1
     e5a:	10 92 9e 06 	sts	0x069E, r1
    HDC1080.TimeoutError = 0;
     e5e:	10 92 a4 06 	sts	0x06A4, r1
     e62:	08 c0       	rjmp	.+16     	; 0xe74 <Sensors_HDC1080_I2C_Read_Nack+0x30>
uint8_t Sensors_HDC1080_I2C_Read_Nack(void){
    if(HDC1080.TimeoutError==0){
        TWCR=(1<<TWEN)|(1<<TWINT);
        Sensors_HDC1080_Timeout_Clear();
        while(!(TWCR & (1<<TWINT))){
            if(Sensors_HDC1080_Timeout()){
     e64:	0e 94 9c 06 	call	0xd38	; 0xd38 <Sensors_HDC1080_Timeout>
     e68:	88 23       	and	r24, r24
     e6a:	21 f0       	breq	.+8      	; 0xe74 <Sensors_HDC1080_I2C_Read_Nack+0x30>
	            HDC1080.TimeoutError=0xF3;
     e6c:	83 ef       	ldi	r24, 0xF3	; 243
     e6e:	80 93 a4 06 	sts	0x06A4, r24
     e72:	04 c0       	rjmp	.+8      	; 0xe7c <Sensors_HDC1080_I2C_Read_Nack+0x38>

uint8_t Sensors_HDC1080_I2C_Read_Nack(void){
    if(HDC1080.TimeoutError==0){
        TWCR=(1<<TWEN)|(1<<TWINT);
        Sensors_HDC1080_Timeout_Clear();
        while(!(TWCR & (1<<TWINT))){
     e74:	80 91 bc 00 	lds	r24, 0x00BC
     e78:	87 ff       	sbrs	r24, 7
     e7a:	f4 cf       	rjmp	.-24     	; 0xe64 <Sensors_HDC1080_I2C_Read_Nack+0x20>
            if(Sensors_HDC1080_Timeout()){
	            HDC1080.TimeoutError=0xF3;
	            break;
	        }
        }
        HDC1080.Status=(TWSR & 0xF8);
     e7c:	80 91 b9 00 	lds	r24, 0x00B9
     e80:	88 7f       	andi	r24, 0xF8	; 248
     e82:	80 93 9c 06 	sts	0x069C, r24
        return TWDR;
     e86:	80 91 bb 00 	lds	r24, 0x00BB
    }
    else{
        return 0;
    }
}
     e8a:	08 95       	ret

00000e8c <Sensors_HDC1080_Find_Address>:
uint8_t Sensors_HDC1080_Find_Address(void){
     e8c:	0f 93       	push	r16
     e8e:	1f 93       	push	r17
     e90:	10 e0       	ldi	r17, 0x00	; 0
    }
}

void Sensors_HDC1080_I2C_Stop(void){
    if(HDC1080.TimeoutError == 0){
        TWCR=(1<<TWEN)|(1<<TWINT)|(1<<TWSTO);
     e92:	04 e9       	ldi	r16, 0x94	; 148
    }
}
uint8_t Sensors_HDC1080_Find_Address(void){
    uint8_t addr=0;
    for(uint8_t i=0;i<127;i++){
        Sensors_HDC1080_I2C_Start();
     e94:	0e 94 b3 06 	call	0xd66	; 0xd66 <Sensors_HDC1080_I2C_Start>
	    Sensors_HDC1080_I2C_Write(i<<1);
     e98:	81 2f       	mov	r24, r17
     e9a:	88 0f       	add	r24, r24
     e9c:	0e 94 ff 06 	call	0xdfe	; 0xdfe <Sensors_HDC1080_I2C_Write>
        HDC1080.Status=(TWSR & 0xF8);
    }
}

void Sensors_HDC1080_I2C_Stop(void){
    if(HDC1080.TimeoutError == 0){
     ea0:	80 91 a4 06 	lds	r24, 0x06A4
     ea4:	88 23       	and	r24, r24
     ea6:	51 f4       	brne	.+20     	; 0xebc <Sensors_HDC1080_Find_Address+0x30>
        TWCR=(1<<TWEN)|(1<<TWINT)|(1<<TWSTO);
     ea8:	00 93 bc 00 	sts	0x00BC, r16
    for(uint8_t i=0;i<127;i++){
        Sensors_HDC1080_I2C_Start();
	    Sensors_HDC1080_I2C_Write(i<<1);
	    Sensors_HDC1080_I2C_Stop();
	    if(HDC1080.TimeoutError==0){
	        if(HDC1080.Status==SENSORS_TWI_MT_SLAW_ACK){
     eac:	80 91 9c 06 	lds	r24, 0x069C
     eb0:	88 31       	cpi	r24, 0x18	; 24
     eb2:	21 f4       	brne	.+8      	; 0xebc <Sensors_HDC1080_Find_Address+0x30>
	            addr=i;
	            HDC1080.Address=i;
     eb4:	10 93 9d 06 	sts	0x069D, r17
     eb8:	81 2f       	mov	r24, r17
     eba:	04 c0       	rjmp	.+8      	; 0xec4 <Sensors_HDC1080_Find_Address+0x38>
        return 0;
    }
}
uint8_t Sensors_HDC1080_Find_Address(void){
    uint8_t addr=0;
    for(uint8_t i=0;i<127;i++){
     ebc:	1f 5f       	subi	r17, 0xFF	; 255
     ebe:	1f 37       	cpi	r17, 0x7F	; 127
     ec0:	49 f7       	brne	.-46     	; 0xe94 <Sensors_HDC1080_Find_Address+0x8>
     ec2:	80 e0       	ldi	r24, 0x00	; 0
        else{
	        addr=0;
	    }
    }
    return addr;
}
     ec4:	1f 91       	pop	r17
     ec6:	0f 91       	pop	r16
     ec8:	08 95       	ret

00000eca <Sensors_HDC1080_Read_Reg>:

uint16_t Sensors_HDC1080_Read_Reg(uint8_t addr){
     eca:	0f 93       	push	r16
     ecc:	1f 93       	push	r17
     ece:	08 2f       	mov	r16, r24
    uint16_t val=0;
    Sensors_HDC1080_I2C_Start();
     ed0:	0e 94 b3 06 	call	0xd66	; 0xd66 <Sensors_HDC1080_I2C_Start>
    Sensors_HDC1080_I2C_Write(HDC1080.Address<<1);
     ed4:	80 91 9d 06 	lds	r24, 0x069D
     ed8:	88 0f       	add	r24, r24
     eda:	0e 94 ff 06 	call	0xdfe	; 0xdfe <Sensors_HDC1080_I2C_Write>
    if(HDC1080.Status==SENSORS_TWI_MT_SLAW_ACK){
     ede:	80 91 9c 06 	lds	r24, 0x069C
     ee2:	88 31       	cpi	r24, 0x18	; 24
     ee4:	d9 f5       	brne	.+118    	; 0xf5c <Sensors_HDC1080_Read_Reg+0x92>
        Sensors_HDC1080_I2C_Write(addr);
     ee6:	80 2f       	mov	r24, r16
     ee8:	0e 94 ff 06 	call	0xdfe	; 0xdfe <Sensors_HDC1080_I2C_Write>
	    if(HDC1080.Status==SENSORS_TWI_MT_DATA_ACK){
     eec:	80 91 9c 06 	lds	r24, 0x069C
     ef0:	88 32       	cpi	r24, 0x28	; 40
     ef2:	91 f5       	brne	.+100    	; 0xf58 <Sensors_HDC1080_Read_Reg+0x8e>
        HDC1080.Status=(TWSR & 0xF8);
    }
}

void Sensors_HDC1080_I2C_Stop(void){
    if(HDC1080.TimeoutError == 0){
     ef4:	80 91 a4 06 	lds	r24, 0x06A4
     ef8:	88 23       	and	r24, r24
     efa:	19 f4       	brne	.+6      	; 0xf02 <Sensors_HDC1080_Read_Reg+0x38>
        TWCR=(1<<TWEN)|(1<<TWINT)|(1<<TWSTO);
     efc:	84 e9       	ldi	r24, 0x94	; 148
     efe:	80 93 bc 00 	sts	0x00BC, r24
    Sensors_HDC1080_I2C_Write(HDC1080.Address<<1);
    if(HDC1080.Status==SENSORS_TWI_MT_SLAW_ACK){
        Sensors_HDC1080_I2C_Write(addr);
	    if(HDC1080.Status==SENSORS_TWI_MT_DATA_ACK){
	        Sensors_HDC1080_I2C_Stop();
	        Sensors_HDC1080_I2C_Start();
     f02:	0e 94 b3 06 	call	0xd66	; 0xd66 <Sensors_HDC1080_I2C_Start>
	        Sensors_HDC1080_I2C_Write((HDC1080.Address<<1)|0x01);
     f06:	80 91 9d 06 	lds	r24, 0x069D
     f0a:	88 0f       	add	r24, r24
     f0c:	81 60       	ori	r24, 0x01	; 1
     f0e:	0e 94 ff 06 	call	0xdfe	; 0xdfe <Sensors_HDC1080_I2C_Write>
            if(HDC1080.Status==SENSORS_TWI_MR_SLAR_ACK){
     f12:	80 91 9c 06 	lds	r24, 0x069C
     f16:	80 34       	cpi	r24, 0x40	; 64
     f18:	e9 f4       	brne	.+58     	; 0xf54 <Sensors_HDC1080_Read_Reg+0x8a>
	            val=Sensors_HDC1080_I2C_Read();
     f1a:	0e 94 db 06 	call	0xdb6	; 0xdb6 <Sensors_HDC1080_I2C_Read>
     f1e:	28 2f       	mov	r18, r24
     f20:	30 e0       	ldi	r19, 0x00	; 0
		        if(HDC1080.Status==SENSORS_TWI_MR_DATA_ACK){
     f22:	80 91 9c 06 	lds	r24, 0x069C
     f26:	80 35       	cpi	r24, 0x50	; 80
     f28:	89 f4       	brne	.+34     	; 0xf4c <Sensors_HDC1080_Read_Reg+0x82>
		            val<<=8;
     f2a:	12 2f       	mov	r17, r18
     f2c:	00 27       	eor	r16, r16
		            val|=Sensors_HDC1080_I2C_Read_Nack();
     f2e:	0e 94 22 07 	call	0xe44	; 0xe44 <Sensors_HDC1080_I2C_Read_Nack>
     f32:	28 2f       	mov	r18, r24
     f34:	30 e0       	ldi	r19, 0x00	; 0
     f36:	20 2b       	or	r18, r16
     f38:	31 2b       	or	r19, r17
		            if(HDC1080.Status==SENSORS_TWI_MR_DATA_NACK){
     f3a:	80 91 9c 06 	lds	r24, 0x069C
     f3e:	88 35       	cpi	r24, 0x58	; 88
     f40:	19 f4       	brne	.+6      	; 0xf48 <Sensors_HDC1080_Read_Reg+0x7e>
		                HDC1080.Error=0x00;
     f42:	10 92 a5 06 	sts	0x06A5, r1
     f46:	0f c0       	rjmp	.+30     	; 0xf66 <Sensors_HDC1080_Read_Reg+0x9c>
		            }
                    else{
		                HDC1080.Error=0x05;
     f48:	85 e0       	ldi	r24, 0x05	; 5
     f4a:	01 c0       	rjmp	.+2      	; 0xf4e <Sensors_HDC1080_Read_Reg+0x84>
		            }
		        }
                else{
		            HDC1080.Error=0x04;
     f4c:	84 e0       	ldi	r24, 0x04	; 4
     f4e:	80 93 a5 06 	sts	0x06A5, r24
     f52:	09 c0       	rjmp	.+18     	; 0xf66 <Sensors_HDC1080_Read_Reg+0x9c>
		        }
	        }
            else{
	            HDC1080.Error=0x03;
     f54:	83 e0       	ldi	r24, 0x03	; 3
     f56:	03 c0       	rjmp	.+6      	; 0xf5e <Sensors_HDC1080_Read_Reg+0x94>
	        }
	    }
        else{
	        HDC1080.Error=0x02;
     f58:	82 e0       	ldi	r24, 0x02	; 2
     f5a:	01 c0       	rjmp	.+2      	; 0xf5e <Sensors_HDC1080_Read_Reg+0x94>
	    }
    }
    else{
        HDC1080.Error=0x01;
     f5c:	81 e0       	ldi	r24, 0x01	; 1
     f5e:	80 93 a5 06 	sts	0x06A5, r24
     f62:	20 e0       	ldi	r18, 0x00	; 0
     f64:	30 e0       	ldi	r19, 0x00	; 0
        HDC1080.Status=(TWSR & 0xF8);
    }
}

void Sensors_HDC1080_I2C_Stop(void){
    if(HDC1080.TimeoutError == 0){
     f66:	80 91 a4 06 	lds	r24, 0x06A4
     f6a:	88 23       	and	r24, r24
     f6c:	19 f4       	brne	.+6      	; 0xf74 <Sensors_HDC1080_Read_Reg+0xaa>
        TWCR=(1<<TWEN)|(1<<TWINT)|(1<<TWSTO);
     f6e:	84 e9       	ldi	r24, 0x94	; 148
     f70:	80 93 bc 00 	sts	0x00BC, r24
    }
    else{
        HDC1080.Error=0x01;
    }
    Sensors_HDC1080_I2C_Stop();
    if(HDC1080.Error!=0x00){
     f74:	80 91 a5 06 	lds	r24, 0x06A5
     f78:	88 23       	and	r24, r24
     f7a:	11 f0       	breq	.+4      	; 0xf80 <Sensors_HDC1080_Read_Reg+0xb6>
     f7c:	20 e0       	ldi	r18, 0x00	; 0
     f7e:	30 e0       	ldi	r19, 0x00	; 0
        val=0;
    }
    return val;
}
     f80:	c9 01       	movw	r24, r18
     f82:	1f 91       	pop	r17
     f84:	0f 91       	pop	r16
     f86:	08 95       	ret

00000f88 <Sensors_HDC1080_Write_Reg>:


void Sensors_HDC1080_Write_Reg(uint8_t addr, uint16_t val){
     f88:	ff 92       	push	r15
     f8a:	0f 93       	push	r16
     f8c:	1f 93       	push	r17
     f8e:	18 2f       	mov	r17, r24
     f90:	f6 2e       	mov	r15, r22
     f92:	07 2f       	mov	r16, r23
    Sensors_HDC1080_I2C_Start();
     f94:	0e 94 b3 06 	call	0xd66	; 0xd66 <Sensors_HDC1080_I2C_Start>
    Sensors_HDC1080_I2C_Write(HDC1080.Address<<1);
     f98:	80 91 9d 06 	lds	r24, 0x069D
     f9c:	88 0f       	add	r24, r24
     f9e:	0e 94 ff 06 	call	0xdfe	; 0xdfe <Sensors_HDC1080_I2C_Write>
    if(HDC1080.Status==SENSORS_TWI_MT_SLAW_ACK){
     fa2:	80 91 9c 06 	lds	r24, 0x069C
     fa6:	88 31       	cpi	r24, 0x18	; 24
     fa8:	f1 f4       	brne	.+60     	; 0xfe6 <Sensors_HDC1080_Write_Reg+0x5e>
        Sensors_HDC1080_I2C_Write(addr);
     faa:	81 2f       	mov	r24, r17
     fac:	0e 94 ff 06 	call	0xdfe	; 0xdfe <Sensors_HDC1080_I2C_Write>
	    if(HDC1080.Status==SENSORS_TWI_MT_DATA_ACK){
     fb0:	80 91 9c 06 	lds	r24, 0x069C
     fb4:	88 32       	cpi	r24, 0x28	; 40
     fb6:	a9 f4       	brne	.+42     	; 0xfe2 <Sensors_HDC1080_Write_Reg+0x5a>
	        Sensors_HDC1080_I2C_Write(val>>8);
     fb8:	80 2f       	mov	r24, r16
     fba:	0e 94 ff 06 	call	0xdfe	; 0xdfe <Sensors_HDC1080_I2C_Write>
	        if(HDC1080.Status==SENSORS_TWI_MT_DATA_ACK){
     fbe:	80 91 9c 06 	lds	r24, 0x069C
     fc2:	88 32       	cpi	r24, 0x28	; 40
     fc4:	61 f4       	brne	.+24     	; 0xfde <Sensors_HDC1080_Write_Reg+0x56>
	            Sensors_HDC1080_I2C_Write(val&0xFF);
     fc6:	8f 2d       	mov	r24, r15
     fc8:	0e 94 ff 06 	call	0xdfe	; 0xdfe <Sensors_HDC1080_I2C_Write>
		        if(HDC1080.Status==SENSORS_TWI_MT_DATA_ACK){
     fcc:	80 91 9c 06 	lds	r24, 0x069C
     fd0:	88 32       	cpi	r24, 0x28	; 40
     fd2:	19 f4       	brne	.+6      	; 0xfda <Sensors_HDC1080_Write_Reg+0x52>
		            HDC1080.Error=0x00;
     fd4:	10 92 a5 06 	sts	0x06A5, r1
     fd8:	09 c0       	rjmp	.+18     	; 0xfec <Sensors_HDC1080_Write_Reg+0x64>
		        }
                else{
		            HDC1080.Error=0x14;
     fda:	84 e1       	ldi	r24, 0x14	; 20
     fdc:	05 c0       	rjmp	.+10     	; 0xfe8 <Sensors_HDC1080_Write_Reg+0x60>
		        }
	        }
            else{
	            HDC1080.Error=0x13;
     fde:	83 e1       	ldi	r24, 0x13	; 19
     fe0:	03 c0       	rjmp	.+6      	; 0xfe8 <Sensors_HDC1080_Write_Reg+0x60>
	        }
	    }
        else{
	        HDC1080.Error=0x12;
     fe2:	82 e1       	ldi	r24, 0x12	; 18
     fe4:	01 c0       	rjmp	.+2      	; 0xfe8 <Sensors_HDC1080_Write_Reg+0x60>
	    }
    }
    else{
        HDC1080.Error=0x11;
     fe6:	81 e1       	ldi	r24, 0x11	; 17
     fe8:	80 93 a5 06 	sts	0x06A5, r24
        HDC1080.Status=(TWSR & 0xF8);
    }
}

void Sensors_HDC1080_I2C_Stop(void){
    if(HDC1080.TimeoutError == 0){
     fec:	80 91 a4 06 	lds	r24, 0x06A4
     ff0:	88 23       	and	r24, r24
     ff2:	19 f4       	brne	.+6      	; 0xffa <Sensors_HDC1080_Write_Reg+0x72>
        TWCR=(1<<TWEN)|(1<<TWINT)|(1<<TWSTO);
     ff4:	84 e9       	ldi	r24, 0x94	; 148
     ff6:	80 93 bc 00 	sts	0x00BC, r24
    }
    else{
        HDC1080.Error=0x11;
    }
    Sensors_HDC1080_I2C_Stop();
}
     ffa:	1f 91       	pop	r17
     ffc:	0f 91       	pop	r16
     ffe:	ff 90       	pop	r15
    1000:	08 95       	ret

00001002 <Sensors_HDC1080_Trigger_Humidity_Measurement>:

void Sensors_HDC1080_Trigger_Humidity_Measurement(void){
    Sensors_HDC1080_I2C_Start();
    1002:	0e 94 b3 06 	call	0xd66	; 0xd66 <Sensors_HDC1080_I2C_Start>
    Sensors_HDC1080_I2C_Write(HDC1080.Address<<1);
    1006:	80 91 9d 06 	lds	r24, 0x069D
    100a:	88 0f       	add	r24, r24
    100c:	0e 94 ff 06 	call	0xdfe	; 0xdfe <Sensors_HDC1080_I2C_Write>
    if(HDC1080.Status==SENSORS_TWI_MT_SLAW_ACK){
    1010:	80 91 9c 06 	lds	r24, 0x069C
    1014:	88 31       	cpi	r24, 0x18	; 24
    1016:	61 f4       	brne	.+24     	; 0x1030 <Sensors_HDC1080_Trigger_Humidity_Measurement+0x2e>
        Sensors_HDC1080_I2C_Write(0x01);
    1018:	81 e0       	ldi	r24, 0x01	; 1
    101a:	0e 94 ff 06 	call	0xdfe	; 0xdfe <Sensors_HDC1080_I2C_Write>
	    if(HDC1080.Status==SENSORS_TWI_MT_DATA_ACK){
    101e:	80 91 9c 06 	lds	r24, 0x069C
    1022:	88 32       	cpi	r24, 0x28	; 40
    1024:	19 f4       	brne	.+6      	; 0x102c <Sensors_HDC1080_Trigger_Humidity_Measurement+0x2a>
	        HDC1080.Error=0x00;
    1026:	10 92 a5 06 	sts	0x06A5, r1
    102a:	05 c0       	rjmp	.+10     	; 0x1036 <Sensors_HDC1080_Trigger_Humidity_Measurement+0x34>
	    }
        else{
	        HDC1080.Error=0x22;
    102c:	82 e2       	ldi	r24, 0x22	; 34
    102e:	01 c0       	rjmp	.+2      	; 0x1032 <Sensors_HDC1080_Trigger_Humidity_Measurement+0x30>
	    }
    }
    else{
        HDC1080.Error=0x21;
    1030:	81 e2       	ldi	r24, 0x21	; 33
    1032:	80 93 a5 06 	sts	0x06A5, r24
        HDC1080.Status=(TWSR & 0xF8);
    }
}

void Sensors_HDC1080_I2C_Stop(void){
    if(HDC1080.TimeoutError == 0){
    1036:	80 91 a4 06 	lds	r24, 0x06A4
    103a:	88 23       	and	r24, r24
    103c:	19 f4       	brne	.+6      	; 0x1044 <Sensors_HDC1080_Trigger_Humidity_Measurement+0x42>
        TWCR=(1<<TWEN)|(1<<TWINT)|(1<<TWSTO);
    103e:	84 e9       	ldi	r24, 0x94	; 148
    1040:	80 93 bc 00 	sts	0x00BC, r24
    1044:	08 95       	ret

00001046 <Sensors_HDC1080_Read_Humidity_Plain>:
        HDC1080.Error=0x21;
    }
    Sensors_HDC1080_I2C_Stop();
}

uint16_t Sensors_HDC1080_Read_Humidity_Plain(void){
    1046:	1f 93       	push	r17
    TWBR = 0x00;
    TWCR = 0x00;
}

void Sensors_HDC1080_Timeout_Clear(void){
    HDC1080.LoopCnt = 0;
    1048:	10 92 9f 06 	sts	0x069F, r1
    104c:	10 92 9e 06 	sts	0x069E, r1
    HDC1080.TimeoutError = 0;
    1050:	10 92 a4 06 	sts	0x06A4, r1
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1054:	80 e4       	ldi	r24, 0x40	; 64
    1056:	9c e9       	ldi	r25, 0x9C	; 156
    1058:	01 97       	sbiw	r24, 0x01	; 1
    105a:	f1 f7       	brne	.-4      	; 0x1058 <Sensors_HDC1080_Read_Humidity_Plain+0x12>

uint16_t Sensors_HDC1080_Read_Humidity_Plain(void){
    uint32_t val=0;
    Sensors_HDC1080_Timeout_Clear();
    _delay_ms(SENSORS_HDC1080_CONV_DELAY);
    Sensors_HDC1080_I2C_Start();
    105c:	0e 94 b3 06 	call	0xd66	; 0xd66 <Sensors_HDC1080_I2C_Start>
    Sensors_HDC1080_I2C_Write((HDC1080.Address<<1)|0x01);
    1060:	80 91 9d 06 	lds	r24, 0x069D
    1064:	88 0f       	add	r24, r24
    1066:	81 60       	ori	r24, 0x01	; 1
    1068:	0e 94 ff 06 	call	0xdfe	; 0xdfe <Sensors_HDC1080_I2C_Write>
    val=Sensors_HDC1080_I2C_Read();
    106c:	0e 94 db 06 	call	0xdb6	; 0xdb6 <Sensors_HDC1080_I2C_Read>
    1070:	18 2f       	mov	r17, r24
    val<<=8;
    val|=Sensors_HDC1080_I2C_Read_Nack();
    1072:	0e 94 22 07 	call	0xe44	; 0xe44 <Sensors_HDC1080_I2C_Read_Nack>
    1076:	28 2f       	mov	r18, r24
        HDC1080.Status=(TWSR & 0xF8);
    }
}

void Sensors_HDC1080_I2C_Stop(void){
    if(HDC1080.TimeoutError == 0){
    1078:	80 91 a4 06 	lds	r24, 0x06A4
    107c:	88 23       	and	r24, r24
    107e:	29 f0       	breq	.+10     	; 0x108a <Sensors_HDC1080_Read_Humidity_Plain+0x44>
    1080:	20 e0       	ldi	r18, 0x00	; 0
    1082:	30 e0       	ldi	r19, 0x00	; 0
    1084:	40 e0       	ldi	r20, 0x00	; 0
    1086:	50 e0       	ldi	r21, 0x00	; 0
    1088:	26 c0       	rjmp	.+76     	; 0x10d6 <Sensors_HDC1080_Read_Humidity_Plain+0x90>
        TWCR=(1<<TWEN)|(1<<TWINT)|(1<<TWSTO);
    108a:	84 e9       	ldi	r24, 0x94	; 148
    108c:	80 93 bc 00 	sts	0x00BC, r24
    uint32_t val=0;
    Sensors_HDC1080_Timeout_Clear();
    _delay_ms(SENSORS_HDC1080_CONV_DELAY);
    Sensors_HDC1080_I2C_Start();
    Sensors_HDC1080_I2C_Write((HDC1080.Address<<1)|0x01);
    val=Sensors_HDC1080_I2C_Read();
    1090:	61 2f       	mov	r22, r17
    1092:	70 e0       	ldi	r23, 0x00	; 0
    1094:	80 e0       	ldi	r24, 0x00	; 0
    1096:	90 e0       	ldi	r25, 0x00	; 0
    val<<=8;
    1098:	98 2f       	mov	r25, r24
    109a:	87 2f       	mov	r24, r23
    109c:	76 2f       	mov	r23, r22
    109e:	66 27       	eor	r22, r22
    val|=Sensors_HDC1080_I2C_Read_Nack();
    10a0:	30 e0       	ldi	r19, 0x00	; 0
    10a2:	40 e0       	ldi	r20, 0x00	; 0
    10a4:	50 e0       	ldi	r21, 0x00	; 0
    10a6:	62 2b       	or	r22, r18
    10a8:	73 2b       	or	r23, r19
    10aa:	84 2b       	or	r24, r20
    10ac:	95 2b       	or	r25, r21
    Sensors_HDC1080_I2C_Stop();
    if(Sensors_HDC1080_Timeout_Error_Get()==0){
        val*=100;
    10ae:	24 e6       	ldi	r18, 0x64	; 100
    10b0:	30 e0       	ldi	r19, 0x00	; 0
    10b2:	40 e0       	ldi	r20, 0x00	; 0
    10b4:	50 e0       	ldi	r21, 0x00	; 0
    10b6:	0e 94 97 0e 	call	0x1d2e	; 0x1d2e <__mulsi3>
        val/=65535;
    10ba:	2f ef       	ldi	r18, 0xFF	; 255
    10bc:	3f ef       	ldi	r19, 0xFF	; 255
    10be:	40 e0       	ldi	r20, 0x00	; 0
    10c0:	50 e0       	ldi	r21, 0x00	; 0
    10c2:	0e 94 b6 0e 	call	0x1d6c	; 0x1d6c <__udivmodsi4>
    10c6:	c9 01       	movw	r24, r18
    10c8:	da 01       	movw	r26, r20
    10ca:	9c 01       	movw	r18, r24
    10cc:	ad 01       	movw	r20, r26
        HDC1080.RH = (uint16_t)val;
    10ce:	30 93 a3 06 	sts	0x06A3, r19
    10d2:	20 93 a2 06 	sts	0x06A2, r18
    }
    else{
        val=0;
    }
    return val;
}
    10d6:	c9 01       	movw	r24, r18
    10d8:	1f 91       	pop	r17
    10da:	08 95       	ret

000010dc <Sensors_Sample>:



void Sensors_Sample(void){
    10dc:	ef 92       	push	r14
    10de:	ff 92       	push	r15
    10e0:	0f 93       	push	r16
    10e2:	1f 93       	push	r17
    //Enable Power to sensor module
    SENSORS_PWR_EN_PORT &=~ (1<<SENSORS_PWR_EN_PIN);
    10e4:	5b 98       	cbi	0x0b, 3	; 11
    SENSORS_HDC1080_SDA_PORT &=~ (1<<SENSORS_HDC1080_SDA_PIN);
    SENSORS_HDC1080_SDA_DDR  &=~ (1<<SENSORS_HDC1080_SDA_PIN);
}

void Sensors_I2C_Enable(void){
    TWBR  = SENSORS_HDC1080_TWBR_VAL;
    10e6:	48 eb       	ldi	r20, 0xB8	; 184
    10e8:	e4 2e       	mov	r14, r20
    10ea:	f1 2c       	mov	r15, r1
    10ec:	80 e3       	ldi	r24, 0x30	; 48
    10ee:	f7 01       	movw	r30, r14
    10f0:	80 83       	st	Z, r24
    TWCR |= (1<<TWEN);
    10f2:	0c eb       	ldi	r16, 0xBC	; 188
    10f4:	10 e0       	ldi	r17, 0x00	; 0
    10f6:	f8 01       	movw	r30, r16
    10f8:	80 81       	ld	r24, Z
    10fa:	84 60       	ori	r24, 0x04	; 4
    10fc:	80 83       	st	Z, r24
    TWCR |= (1<<TWIE);
    10fe:	80 81       	ld	r24, Z
    1100:	81 60       	ori	r24, 0x01	; 1
    1102:	80 83       	st	Z, r24
    1104:	80 ea       	ldi	r24, 0xA0	; 160
    1106:	9f e0       	ldi	r25, 0x0F	; 15
    1108:	01 97       	sbiw	r24, 0x01	; 1
    110a:	f1 f7       	brne	.-4      	; 0x1108 <Sensors_Sample+0x2c>
    TWBR = 0x00;
    TWCR = 0x00;
}

void Sensors_HDC1080_Timeout_Clear(void){
    HDC1080.LoopCnt = 0;
    110c:	10 92 9f 06 	sts	0x069F, r1
    1110:	10 92 9e 06 	sts	0x069E, r1
    HDC1080.TimeoutError = 0;
    1114:	10 92 a4 06 	sts	0x06A4, r1
    SENSORS_PWR_EN_PORT &=~ (1<<SENSORS_PWR_EN_PIN);
    Sensors_I2C_Enable();
    _delay_ms(2);
    
    Sensors_HDC1080_Timeout_Clear();
    Sensors_HDC1080_Find_Address();
    1118:	0e 94 46 07 	call	0xe8c	; 0xe8c <Sensors_HDC1080_Find_Address>
    Sensors_HDC1080_Write_Reg(0x02, 0x0000);
    111c:	82 e0       	ldi	r24, 0x02	; 2
    111e:	60 e0       	ldi	r22, 0x00	; 0
    1120:	70 e0       	ldi	r23, 0x00	; 0
    1122:	0e 94 c4 07 	call	0xf88	; 0xf88 <Sensors_HDC1080_Write_Reg>
	Sensors_HDC1080_Trigger_Humidity_Measurement();
    1126:	0e 94 01 08 	call	0x1002	; 0x1002 <Sensors_HDC1080_Trigger_Humidity_Measurement>
	Sensors_HDC1080_Read_Humidity_Plain();
    112a:	0e 94 23 08 	call	0x1046	; 0x1046 <Sensors_HDC1080_Read_Humidity_Plain>
    TWCR |= (1<<TWEN);
    TWCR |= (1<<TWIE);
}

void Sensors_I2C_Disable(void){
    TWBR = 0x00;
    112e:	f7 01       	movw	r30, r14
    1130:	10 82       	st	Z, r1
    TWCR = 0x00;
    1132:	f8 01       	movw	r30, r16
    1134:	10 82       	st	Z, r1
    Sensors_HDC1080_Write_Reg(0x02, 0x0000);
	Sensors_HDC1080_Trigger_Humidity_Measurement();
	Sensors_HDC1080_Read_Humidity_Plain();
    Sensors_I2C_Disable();

    HDC1080.StickyError = HDC1080.Error;
    1136:	80 91 a5 06 	lds	r24, 0x06A5
    113a:	80 93 a6 06 	sts	0x06A6, r24
    HDC1080.LoopCnt = 0;
    HDC1080.TimeoutError = 0;
}

void Sensors_HDC1080_Error_Clear(void){
    HDC1080.Error = 0;
    113e:	10 92 a5 06 	sts	0x06A5, r1

    HDC1080.StickyError = HDC1080.Error;
    Sensors_HDC1080_Error_Clear();

    //Disable Power to sensor module
    SENSORS_PWR_EN_PORT |=  (1<<SENSORS_PWR_EN_PIN);
    1142:	5b 9a       	sbi	0x0b, 3	; 11
}
    1144:	1f 91       	pop	r17
    1146:	0f 91       	pop	r16
    1148:	ff 90       	pop	r15
    114a:	ef 90       	pop	r14
    114c:	08 95       	ret

0000114e <Sensors_HDC1080_Address_Get>:



uint8_t Sensors_HDC1080_Address_Get(void){
  return HDC1080.Address;
}
    114e:	80 91 9d 06 	lds	r24, 0x069D
    1152:	08 95       	ret

00001154 <Sensors_HDC1080_Status_Get>:

uint8_t Sensors_HDC1080_Status_Get(void){
  return HDC1080.Status;
}
    1154:	80 91 9c 06 	lds	r24, 0x069C
    1158:	08 95       	ret

0000115a <Sensors_HDC1080_Error_Get>:

uint8_t Sensors_HDC1080_Error_Get(void){
  return HDC1080.StickyError;
}
    115a:	80 91 a6 06 	lds	r24, 0x06A6
    115e:	08 95       	ret

00001160 <Sensors_HDC1080_Timeout_Error_Get>:

uint8_t Sensors_HDC1080_Timeout_Error_Get(void){
  return HDC1080.TimeoutError;
}
    1160:	80 91 a4 06 	lds	r24, 0x06A4
    1164:	08 95       	ret

00001166 <Sensors_HDC1080_RH_Get>:

uint16_t Sensors_HDC1080_RH_Get(void){
    return HDC1080.RH;
    1166:	80 91 a2 06 	lds	r24, 0x06A2
    116a:	90 91 a3 06 	lds	r25, 0x06A3
    116e:	08 95       	ret

00001170 <__vector_7>:

#ifdef  KER_TOSC_AS_TICK_SRC                                                                   
.global  __vector_7                                                                            
    __vector_7:                                           ;total 40.00uS @8MHz    (344 clocks) 
	    KER_DEBUG_PIN_SET                                 ;debug pin set          (  2 clocks) 
		KER_EXIT_SLEEP                                    ;exit sleep if enabled  (  5 clocks) 
    1170:	20 91 53 00 	lds	r18, 0x0053
    1174:	2e 7f       	andi	r18, 0xFE	; 254
    1176:	20 93 53 00 	sts	0x0053, r18
        KER_CONTEXT_SAVE_HANDLER                          ;save context           ( 68 clocks) 
    117a:	0f 92       	push	r0
    117c:	0f b6       	in	r0, 0x3f	; 63
    117e:	0f 92       	push	r0
    1180:	1f 92       	push	r1
    1182:	11 24       	eor	r1, r1
    1184:	2f 92       	push	r2
    1186:	3f 92       	push	r3
    1188:	4f 92       	push	r4
    118a:	5f 92       	push	r5
    118c:	6f 92       	push	r6
    118e:	7f 92       	push	r7
    1190:	8f 92       	push	r8
    1192:	9f 92       	push	r9
    1194:	af 92       	push	r10
    1196:	bf 92       	push	r11
    1198:	cf 92       	push	r12
    119a:	df 92       	push	r13
    119c:	ef 92       	push	r14
    119e:	ff 92       	push	r15
    11a0:	0f 93       	push	r16
    11a2:	1f 93       	push	r17
    11a4:	2f 93       	push	r18
    11a6:	3f 93       	push	r19
    11a8:	4f 93       	push	r20
    11aa:	5f 93       	push	r21
    11ac:	6f 93       	push	r22
    11ae:	7f 93       	push	r23
    11b0:	8f 93       	push	r24
    11b2:	9f 93       	push	r25
    11b4:	af 93       	push	r26
    11b6:	bf 93       	push	r27
    11b8:	cf 93       	push	r28
    11ba:	df 93       	push	r29
    11bc:	ef 93       	push	r30
    11be:	ff 93       	push	r31
		KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
    11c0:	ed e3       	ldi	r30, 0x3D	; 61
    11c2:	f1 e0       	ldi	r31, 0x01	; 1
    11c4:	20 91 34 01 	lds	r18, 0x0134
    11c8:	22 0f       	add	r18, r18
    11ca:	e2 0f       	add	r30, r18
    11cc:	20 e0       	ldi	r18, 0x00	; 0
    11ce:	f2 1f       	adc	r31, r18
    11d0:	2d b7       	in	r18, 0x3d	; 61
    11d2:	3e b7       	in	r19, 0x3e	; 62
    11d4:	20 83       	st	Z, r18
    11d6:	31 83       	std	Z+1, r19	; 0x01
		KER_COUNTER_RELOAD                                ;counter reload         (  4 clocks) 
    11d8:	20 91 33 01 	lds	r18, 0x0133
    11dc:	20 93 46 00 	sts	0x0046, r18
		KER_TICK_INCREMENT                                ;increment tick counter ( 26 clocks) 
    11e0:	20 91 2d 01 	lds	r18, 0x012D
    11e4:	23 95       	inc	r18
    11e6:	20 93 2d 01 	sts	0x012D, r18
    11ea:	30 e0       	ldi	r19, 0x00	; 0
    11ec:	20 91 2e 01 	lds	r18, 0x012E
    11f0:	23 1f       	adc	r18, r19
    11f2:	20 93 2e 01 	sts	0x012E, r18
    11f6:	20 91 2f 01 	lds	r18, 0x012F
    11fa:	23 1f       	adc	r18, r19
    11fc:	20 93 2f 01 	sts	0x012F, r18
    1200:	20 91 30 01 	lds	r18, 0x0130
    1204:	23 1f       	adc	r18, r19
    1206:	20 93 30 01 	sts	0x0130, r18
    120a:	20 91 31 01 	lds	r18, 0x0131
    120e:	23 1f       	adc	r18, r19
    1210:	20 93 31 01 	sts	0x0131, r18
		LDI    R24               , SCH_MODE_HANDLER       ;set sch mode           (  1 clock ) 
    1214:	80 e0       	ldi	r24, 0x00	; 0
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
    1216:	2f ef       	ldi	r18, 0xFF	; 255
    1218:	20 93 36 01 	sts	0x0136, r18
    121c:	20 e0       	ldi	r18, 0x00	; 0
    121e:	20 93 37 01 	sts	0x0137, r18
    1222:	58 2f       	mov	r21, r24

00001224 <_KER_SCH_LOOP9>:
    1224:	20 93 34 01 	sts	0x0134, r18
    1228:	85 2f       	mov	r24, r21
    122a:	e3 e7       	ldi	r30, 0x73	; 115
    122c:	f1 e0       	ldi	r31, 0x01	; 1
    122e:	20 91 34 01 	lds	r18, 0x0134
    1232:	22 0f       	add	r18, r18
    1234:	e2 0f       	add	r30, r18
    1236:	20 e0       	ldi	r18, 0x00	; 0
    1238:	f2 1f       	adc	r31, r18
    123a:	20 81       	ld	r18, Z
    123c:	31 81       	ldd	r19, Z+1	; 0x01
    123e:	42 2f       	mov	r20, r18
    1240:	43 2b       	or	r20, r19
    1242:	59 f0       	breq	.+22     	; 0x125a <_VAL_NULL10>
    1244:	81 30       	cpi	r24, 0x01	; 1
    1246:	99 f0       	breq	.+38     	; 0x126e <_VAL_NOT_NULL10>
    1248:	41 e0       	ldi	r20, 0x01	; 1
    124a:	24 1b       	sub	r18, r20
    124c:	40 e0       	ldi	r20, 0x00	; 0
    124e:	34 0b       	sbc	r19, r20
    1250:	20 83       	st	Z, r18
    1252:	31 83       	std	Z+1, r19	; 0x01
    1254:	42 2f       	mov	r20, r18
    1256:	43 2b       	or	r20, r19
    1258:	51 f4       	brne	.+20     	; 0x126e <_VAL_NOT_NULL10>

0000125a <_VAL_NULL10>:
    125a:	ef e5       	ldi	r30, 0x5F	; 95
    125c:	f1 e0       	ldi	r31, 0x01	; 1
    125e:	20 91 34 01 	lds	r18, 0x0134
    1262:	e2 0f       	add	r30, r18
    1264:	20 e0       	ldi	r18, 0x00	; 0
    1266:	f2 1f       	adc	r31, r18
    1268:	81 e0       	ldi	r24, 0x01	; 1
    126a:	80 83       	st	Z, r24
    126c:	08 c0       	rjmp	.+16     	; 0x127e <_EXIT_SLP_TIME10>

0000126e <_VAL_NOT_NULL10>:
    126e:	ef e5       	ldi	r30, 0x5F	; 95
    1270:	f1 e0       	ldi	r31, 0x01	; 1
    1272:	20 91 34 01 	lds	r18, 0x0134
    1276:	e2 0f       	add	r30, r18
    1278:	20 e0       	ldi	r18, 0x00	; 0
    127a:	f2 1f       	adc	r31, r18
    127c:	80 81       	ld	r24, Z

0000127e <_EXIT_SLP_TIME10>:
    127e:	81 30       	cpi	r24, 0x01	; 1
    1280:	19 f0       	breq	.+6      	; 0x1288 <_KER_CALC_PRIO9>
    1282:	84 30       	cpi	r24, 0x04	; 4
    1284:	09 f0       	breq	.+2      	; 0x1288 <_KER_CALC_PRIO9>
    1286:	12 c0       	rjmp	.+36     	; 0x12ac <_KER_SCH_NEXT9>

00001288 <_KER_CALC_PRIO9>:
    1288:	e9 e6       	ldi	r30, 0x69	; 105
    128a:	f1 e0       	ldi	r31, 0x01	; 1
    128c:	20 e0       	ldi	r18, 0x00	; 0
    128e:	80 91 34 01 	lds	r24, 0x0134
    1292:	e8 0f       	add	r30, r24
    1294:	f2 1f       	adc	r31, r18
    1296:	80 81       	ld	r24, Z
    1298:	20 91 36 01 	lds	r18, 0x0136
    129c:	82 17       	cp	r24, r18
    129e:	30 f4       	brcc	.+12     	; 0x12ac <_KER_SCH_NEXT9>
    12a0:	80 93 36 01 	sts	0x0136, r24
    12a4:	20 91 34 01 	lds	r18, 0x0134
    12a8:	20 93 37 01 	sts	0x0137, r18

000012ac <_KER_SCH_NEXT9>:
    12ac:	20 91 34 01 	lds	r18, 0x0134
    12b0:	23 95       	inc	r18
    12b2:	30 91 35 01 	lds	r19, 0x0135
    12b6:	23 17       	cp	r18, r19
    12b8:	08 f4       	brcc	.+2      	; 0x12bc <_KER_SCH_EXIT9>
    12ba:	b4 cf       	rjmp	.-152    	; 0x1224 <_KER_SCH_LOOP9>

000012bc <_KER_SCH_EXIT9>:
    12bc:	20 91 37 01 	lds	r18, 0x0137
    12c0:	20 93 34 01 	sts	0x0134, r18
		KER_CPU_USAGE                                     ;calc cpu usage         ( 26 clocks) 
    12c4:	20 91 34 01 	lds	r18, 0x0134
    12c8:	22 23       	and	r18, r18
    12ca:	29 f0       	breq	.+10     	; 0x12d6 <_KER_USG_TICK15>
    12cc:	20 91 39 01 	lds	r18, 0x0139
    12d0:	23 95       	inc	r18
    12d2:	20 93 39 01 	sts	0x0139, r18

000012d6 <_KER_USG_TICK15>:
    12d6:	20 91 38 01 	lds	r18, 0x0138
    12da:	23 95       	inc	r18
    12dc:	24 36       	cpi	r18, 0x64	; 100
    12de:	40 f0       	brcs	.+16     	; 0x12f0 <_KER_USG_UTC_SV15>
    12e0:	20 e0       	ldi	r18, 0x00	; 0
    12e2:	30 91 39 01 	lds	r19, 0x0139
    12e6:	30 93 3a 01 	sts	0x013A, r19
    12ea:	30 e0       	ldi	r19, 0x00	; 0
    12ec:	30 93 39 01 	sts	0x0139, r19

000012f0 <_KER_USG_UTC_SV15>:
    12f0:	20 93 38 01 	sts	0x0138, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
    12f4:	ed e3       	ldi	r30, 0x3D	; 61
    12f6:	f1 e0       	ldi	r31, 0x01	; 1
    12f8:	20 91 34 01 	lds	r18, 0x0134
    12fc:	22 0f       	add	r18, r18
    12fe:	e2 0f       	add	r30, r18
    1300:	20 e0       	ldi	r18, 0x00	; 0
    1302:	f2 1f       	adc	r31, r18
    1304:	20 81       	ld	r18, Z
    1306:	31 81       	ldd	r19, Z+1	; 0x01
    1308:	2d bf       	out	0x3d, r18	; 61
    130a:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_HANDLER                       ;restore context        ( 67 clocks) 
    130c:	ff 91       	pop	r31
    130e:	ef 91       	pop	r30
    1310:	df 91       	pop	r29
    1312:	cf 91       	pop	r28
    1314:	bf 91       	pop	r27
    1316:	af 91       	pop	r26
    1318:	9f 91       	pop	r25
    131a:	8f 91       	pop	r24
    131c:	7f 91       	pop	r23
    131e:	6f 91       	pop	r22
    1320:	5f 91       	pop	r21
    1322:	4f 91       	pop	r20
    1324:	3f 91       	pop	r19
    1326:	2f 91       	pop	r18
    1328:	1f 91       	pop	r17
    132a:	0f 91       	pop	r16
    132c:	ff 90       	pop	r15
    132e:	ef 90       	pop	r14
    1330:	df 90       	pop	r13
    1332:	cf 90       	pop	r12
    1334:	bf 90       	pop	r11
    1336:	af 90       	pop	r10
    1338:	9f 90       	pop	r9
    133a:	8f 90       	pop	r8
    133c:	7f 90       	pop	r7
    133e:	6f 90       	pop	r6
    1340:	5f 90       	pop	r5
    1342:	4f 90       	pop	r4
    1344:	3f 90       	pop	r3
    1346:	2f 90       	pop	r2
    1348:	1f 90       	pop	r1
    134a:	0f 90       	pop	r0
    134c:	0f be       	out	0x3f, r0	; 63
    134e:	0f 90       	pop	r0
	    KER_DEBUG_PIN_CLEAR                               ;debug pin clear        (  2 clocks) 
		RETI                                              ;return from interrupt  (  4 clocks) 
    1350:	18 95       	reti

00001352 <__vector_9>:
.global  __vector_9                                                                            
    __vector_9:                                           ;total 40.00uS @8MHz    (344 clocks) 
	    KER_DEBUG_PIN_SET                                 ;debug pin set          (  2 clocks) 
		KER_EXIT_SLEEP                                    ;exit sleep if enabled  (  5 clocks) 
    1352:	20 91 53 00 	lds	r18, 0x0053
    1356:	2e 7f       	andi	r18, 0xFE	; 254
    1358:	20 93 53 00 	sts	0x0053, r18
        KER_CONTEXT_SAVE_HANDLER                          ;save context           ( 68 clocks) 
    135c:	0f 92       	push	r0
    135e:	0f b6       	in	r0, 0x3f	; 63
    1360:	0f 92       	push	r0
    1362:	1f 92       	push	r1
    1364:	11 24       	eor	r1, r1
    1366:	2f 92       	push	r2
    1368:	3f 92       	push	r3
    136a:	4f 92       	push	r4
    136c:	5f 92       	push	r5
    136e:	6f 92       	push	r6
    1370:	7f 92       	push	r7
    1372:	8f 92       	push	r8
    1374:	9f 92       	push	r9
    1376:	af 92       	push	r10
    1378:	bf 92       	push	r11
    137a:	cf 92       	push	r12
    137c:	df 92       	push	r13
    137e:	ef 92       	push	r14
    1380:	ff 92       	push	r15
    1382:	0f 93       	push	r16
    1384:	1f 93       	push	r17
    1386:	2f 93       	push	r18
    1388:	3f 93       	push	r19
    138a:	4f 93       	push	r20
    138c:	5f 93       	push	r21
    138e:	6f 93       	push	r22
    1390:	7f 93       	push	r23
    1392:	8f 93       	push	r24
    1394:	9f 93       	push	r25
    1396:	af 93       	push	r26
    1398:	bf 93       	push	r27
    139a:	cf 93       	push	r28
    139c:	df 93       	push	r29
    139e:	ef 93       	push	r30
    13a0:	ff 93       	push	r31
		KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
    13a2:	ed e3       	ldi	r30, 0x3D	; 61
    13a4:	f1 e0       	ldi	r31, 0x01	; 1
    13a6:	20 91 34 01 	lds	r18, 0x0134
    13aa:	22 0f       	add	r18, r18
    13ac:	e2 0f       	add	r30, r18
    13ae:	20 e0       	ldi	r18, 0x00	; 0
    13b0:	f2 1f       	adc	r31, r18
    13b2:	2d b7       	in	r18, 0x3d	; 61
    13b4:	3e b7       	in	r19, 0x3e	; 62
    13b6:	20 83       	st	Z, r18
    13b8:	31 83       	std	Z+1, r19	; 0x01
		KER_COUNTER_RELOAD                                ;counter reload         (  4 clocks) 
    13ba:	20 91 33 01 	lds	r18, 0x0133
    13be:	20 93 46 00 	sts	0x0046, r18
		KER_TICK_INCREMENT                                ;increment tick counter ( 26 clocks) 
    13c2:	20 91 2d 01 	lds	r18, 0x012D
    13c6:	23 95       	inc	r18
    13c8:	20 93 2d 01 	sts	0x012D, r18
    13cc:	30 e0       	ldi	r19, 0x00	; 0
    13ce:	20 91 2e 01 	lds	r18, 0x012E
    13d2:	23 1f       	adc	r18, r19
    13d4:	20 93 2e 01 	sts	0x012E, r18
    13d8:	20 91 2f 01 	lds	r18, 0x012F
    13dc:	23 1f       	adc	r18, r19
    13de:	20 93 2f 01 	sts	0x012F, r18
    13e2:	20 91 30 01 	lds	r18, 0x0130
    13e6:	23 1f       	adc	r18, r19
    13e8:	20 93 30 01 	sts	0x0130, r18
    13ec:	20 91 31 01 	lds	r18, 0x0131
    13f0:	23 1f       	adc	r18, r19
    13f2:	20 93 31 01 	sts	0x0131, r18
		LDI    R24               , SCH_MODE_HANDLER       ;set sch mode           (  1 clock ) 
    13f6:	80 e0       	ldi	r24, 0x00	; 0
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
    13f8:	2f ef       	ldi	r18, 0xFF	; 255
    13fa:	20 93 36 01 	sts	0x0136, r18
    13fe:	20 e0       	ldi	r18, 0x00	; 0
    1400:	20 93 37 01 	sts	0x0137, r18
    1404:	58 2f       	mov	r21, r24

00001406 <_KER_SCH_LOOP31>:
    1406:	20 93 34 01 	sts	0x0134, r18
    140a:	85 2f       	mov	r24, r21
    140c:	e3 e7       	ldi	r30, 0x73	; 115
    140e:	f1 e0       	ldi	r31, 0x01	; 1
    1410:	20 91 34 01 	lds	r18, 0x0134
    1414:	22 0f       	add	r18, r18
    1416:	e2 0f       	add	r30, r18
    1418:	20 e0       	ldi	r18, 0x00	; 0
    141a:	f2 1f       	adc	r31, r18
    141c:	20 81       	ld	r18, Z
    141e:	31 81       	ldd	r19, Z+1	; 0x01
    1420:	42 2f       	mov	r20, r18
    1422:	43 2b       	or	r20, r19
    1424:	59 f0       	breq	.+22     	; 0x143c <_VAL_NULL32>
    1426:	81 30       	cpi	r24, 0x01	; 1
    1428:	99 f0       	breq	.+38     	; 0x1450 <_VAL_NOT_NULL32>
    142a:	41 e0       	ldi	r20, 0x01	; 1
    142c:	24 1b       	sub	r18, r20
    142e:	40 e0       	ldi	r20, 0x00	; 0
    1430:	34 0b       	sbc	r19, r20
    1432:	20 83       	st	Z, r18
    1434:	31 83       	std	Z+1, r19	; 0x01
    1436:	42 2f       	mov	r20, r18
    1438:	43 2b       	or	r20, r19
    143a:	51 f4       	brne	.+20     	; 0x1450 <_VAL_NOT_NULL32>

0000143c <_VAL_NULL32>:
    143c:	ef e5       	ldi	r30, 0x5F	; 95
    143e:	f1 e0       	ldi	r31, 0x01	; 1
    1440:	20 91 34 01 	lds	r18, 0x0134
    1444:	e2 0f       	add	r30, r18
    1446:	20 e0       	ldi	r18, 0x00	; 0
    1448:	f2 1f       	adc	r31, r18
    144a:	81 e0       	ldi	r24, 0x01	; 1
    144c:	80 83       	st	Z, r24
    144e:	08 c0       	rjmp	.+16     	; 0x1460 <_EXIT_SLP_TIME32>

00001450 <_VAL_NOT_NULL32>:
    1450:	ef e5       	ldi	r30, 0x5F	; 95
    1452:	f1 e0       	ldi	r31, 0x01	; 1
    1454:	20 91 34 01 	lds	r18, 0x0134
    1458:	e2 0f       	add	r30, r18
    145a:	20 e0       	ldi	r18, 0x00	; 0
    145c:	f2 1f       	adc	r31, r18
    145e:	80 81       	ld	r24, Z

00001460 <_EXIT_SLP_TIME32>:
    1460:	81 30       	cpi	r24, 0x01	; 1
    1462:	19 f0       	breq	.+6      	; 0x146a <_KER_CALC_PRIO31>
    1464:	84 30       	cpi	r24, 0x04	; 4
    1466:	09 f0       	breq	.+2      	; 0x146a <_KER_CALC_PRIO31>
    1468:	12 c0       	rjmp	.+36     	; 0x148e <_KER_SCH_NEXT31>

0000146a <_KER_CALC_PRIO31>:
    146a:	e9 e6       	ldi	r30, 0x69	; 105
    146c:	f1 e0       	ldi	r31, 0x01	; 1
    146e:	20 e0       	ldi	r18, 0x00	; 0
    1470:	80 91 34 01 	lds	r24, 0x0134
    1474:	e8 0f       	add	r30, r24
    1476:	f2 1f       	adc	r31, r18
    1478:	80 81       	ld	r24, Z
    147a:	20 91 36 01 	lds	r18, 0x0136
    147e:	82 17       	cp	r24, r18
    1480:	30 f4       	brcc	.+12     	; 0x148e <_KER_SCH_NEXT31>
    1482:	80 93 36 01 	sts	0x0136, r24
    1486:	20 91 34 01 	lds	r18, 0x0134
    148a:	20 93 37 01 	sts	0x0137, r18

0000148e <_KER_SCH_NEXT31>:
    148e:	20 91 34 01 	lds	r18, 0x0134
    1492:	23 95       	inc	r18
    1494:	30 91 35 01 	lds	r19, 0x0135
    1498:	23 17       	cp	r18, r19
    149a:	08 f4       	brcc	.+2      	; 0x149e <_KER_SCH_EXIT31>
    149c:	b4 cf       	rjmp	.-152    	; 0x1406 <_KER_SCH_LOOP31>

0000149e <_KER_SCH_EXIT31>:
    149e:	20 91 37 01 	lds	r18, 0x0137
    14a2:	20 93 34 01 	sts	0x0134, r18
		KER_CPU_USAGE                                     ;calc cpu usage         ( 26 clocks) 
    14a6:	20 91 34 01 	lds	r18, 0x0134
    14aa:	22 23       	and	r18, r18
    14ac:	29 f0       	breq	.+10     	; 0x14b8 <_KER_USG_TICK37>
    14ae:	20 91 39 01 	lds	r18, 0x0139
    14b2:	23 95       	inc	r18
    14b4:	20 93 39 01 	sts	0x0139, r18

000014b8 <_KER_USG_TICK37>:
    14b8:	20 91 38 01 	lds	r18, 0x0138
    14bc:	23 95       	inc	r18
    14be:	24 36       	cpi	r18, 0x64	; 100
    14c0:	40 f0       	brcs	.+16     	; 0x14d2 <_KER_USG_UTC_SV37>
    14c2:	20 e0       	ldi	r18, 0x00	; 0
    14c4:	30 91 39 01 	lds	r19, 0x0139
    14c8:	30 93 3a 01 	sts	0x013A, r19
    14cc:	30 e0       	ldi	r19, 0x00	; 0
    14ce:	30 93 39 01 	sts	0x0139, r19

000014d2 <_KER_USG_UTC_SV37>:
    14d2:	20 93 38 01 	sts	0x0138, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
    14d6:	ed e3       	ldi	r30, 0x3D	; 61
    14d8:	f1 e0       	ldi	r31, 0x01	; 1
    14da:	20 91 34 01 	lds	r18, 0x0134
    14de:	22 0f       	add	r18, r18
    14e0:	e2 0f       	add	r30, r18
    14e2:	20 e0       	ldi	r18, 0x00	; 0
    14e4:	f2 1f       	adc	r31, r18
    14e6:	20 81       	ld	r18, Z
    14e8:	31 81       	ldd	r19, Z+1	; 0x01
    14ea:	2d bf       	out	0x3d, r18	; 61
    14ec:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_HANDLER                       ;restore context        ( 67 clocks) 
    14ee:	ff 91       	pop	r31
    14f0:	ef 91       	pop	r30
    14f2:	df 91       	pop	r29
    14f4:	cf 91       	pop	r28
    14f6:	bf 91       	pop	r27
    14f8:	af 91       	pop	r26
    14fa:	9f 91       	pop	r25
    14fc:	8f 91       	pop	r24
    14fe:	7f 91       	pop	r23
    1500:	6f 91       	pop	r22
    1502:	5f 91       	pop	r21
    1504:	4f 91       	pop	r20
    1506:	3f 91       	pop	r19
    1508:	2f 91       	pop	r18
    150a:	1f 91       	pop	r17
    150c:	0f 91       	pop	r16
    150e:	ff 90       	pop	r15
    1510:	ef 90       	pop	r14
    1512:	df 90       	pop	r13
    1514:	cf 90       	pop	r12
    1516:	bf 90       	pop	r11
    1518:	af 90       	pop	r10
    151a:	9f 90       	pop	r9
    151c:	8f 90       	pop	r8
    151e:	7f 90       	pop	r7
    1520:	6f 90       	pop	r6
    1522:	5f 90       	pop	r5
    1524:	4f 90       	pop	r4
    1526:	3f 90       	pop	r3
    1528:	2f 90       	pop	r2
    152a:	1f 90       	pop	r1
    152c:	0f 90       	pop	r0
    152e:	0f be       	out	0x3f, r0	; 63
    1530:	0f 90       	pop	r0
	    KER_DEBUG_PIN_CLEAR                               ;debug pin clear        (  2 clocks) 
		RETI                                              ;return from interrupt  (  4 clocks) 
    1532:	18 95       	reti

00001534 <Kernel_SysTick_Reg_Init>:
;used registers          : R18, R19, R22, R24, R26(XL), R27(XH), R30(ZL), R31(ZH)              
;arg registers           : R24(Prescaler), R22(ReloadVal)                                      
;return registers        : None                                                                
;unsafe access registers : R18, R19, R22, R24, R26(XL), R27(XH), R30(ZL), R31(ZH)              
Kernel_SysTick_Reg_Init:                                  ;total 11.50uS @8MHz    ( 92 clocks) 
        CLI                                               ;disable global int     (  1 clock ) 
    1534:	f8 94       	cli
		KER_DEBUG_PIN_INIT                                ;debug pin init         (  4 clocks) 
        KER_PUSH_MSP_ZP                                   ;push MSP and ZP        ( 18 clocks) 
    1536:	a0 91 51 01 	lds	r26, 0x0151
    153a:	b0 91 52 01 	lds	r27, 0x0152
    153e:	2d b7       	in	r18, 0x3d	; 61
    1540:	3e b7       	in	r19, 0x3e	; 62
    1542:	2d 93       	st	X+, r18
    1544:	3d 93       	st	X+, r19
    1546:	ed 93       	st	X+, r30
    1548:	fd 93       	st	X+, r31
    154a:	a0 93 51 01 	sts	0x0151, r26
    154e:	b0 93 52 01 	sts	0x0152, r27
		;clear reg                                                                             
		LDI   R18                , 0x00                   ;set 0x00 to R18        (  1 clock ) 
    1552:	20 e0       	ldi	r18, 0x00	; 0
		;clear tick counter                                                                    
		STS   KerBase+OFB_TICK0  , R18                    ;clear  KerBase[0]      (  2 clocks) 
    1554:	20 93 2d 01 	sts	0x012D, r18
		STS   KerBase+OFB_TICK1  , R18                    ;clear  KerBase[1]      (  2 clocks) 
    1558:	20 93 2e 01 	sts	0x012E, r18
		STS   KerBase+OFB_TICK2  , R18                    ;clear  KerBase[2]      (  2 clocks) 
    155c:	20 93 2f 01 	sts	0x012F, r18
		STS   KerBase+OFB_TICK3  , R18                    ;clear  KerBase[3]      (  2 clocks) 
    1560:	20 93 30 01 	sts	0x0130, r18
		STS   KerBase+OFB_TICK4  , R18                    ;clear  KerBase[4]      (  2 clocks) 
    1564:	20 93 31 01 	sts	0x0131, r18
		;clear system registers                                                                
		STS   KerBase+OFB_PRS    , R18                    ;clear  KerBase[5]      (  2 clocks) 
    1568:	20 93 32 01 	sts	0x0132, r18
		STS   KerBase+OFB_RLD    , R18                    ;clear  KerBase[6]      (  2 clocks) 
    156c:	20 93 33 01 	sts	0x0133, r18
		STS   KerBase+OFB_TID    , R18                    ;clear  KerBase[7]      (  2 clocks) 
    1570:	20 93 34 01 	sts	0x0134, r18
		STS   KerBase+OFB_NTSK   , R18                    ;clear  KerBase[8]      (  2 clocks) 
    1574:	20 93 35 01 	sts	0x0135, r18
		STS   KerBase+OFB_LPR    , R18                    ;clear  KerBase[9]      (  2 clocks) 
    1578:	20 93 36 01 	sts	0x0136, r18
        STS   KerBase+OFB_PTID   , R18                    ;clear  KerBase[10]     (  2 clocks) 
    157c:	20 93 37 01 	sts	0x0137, r18
		STS   KerBase+OFB_UTC    , R18                    ;clear  KerBase[11]     (  2 clocks) 
    1580:	20 93 38 01 	sts	0x0138, r18
		STS   KerBase+OFB_UATC   , R18                    ;clear  KerBase[12]     (  2 clocks) 
    1584:	20 93 39 01 	sts	0x0139, r18
		STS   KerBase+OFB_USAGE  , R18                    ;clear  KerBase[13]     (  2 clocks) 
    1588:	20 93 3a 01 	sts	0x013A, r18
		STS   SRWDTCSR           , R18                    ;set val                (  2 clocks) 
		LDI   R18                , 0x00                   ;clear WDE              (  1 clock ) 
		STS   SRWDTCSR           , R18                    ;set val                (  2 clocks) 
		#endif                                                                                 
		#ifdef KER_TOSC_AS_TICK_SRC                                                            
        LDI   R18                , 0x00                   ;clear interrupt enbits (  1 clock ) 
    158c:	20 e0       	ldi	r18, 0x00	; 0
		STS   SRTIMSK2           , R18                    ;set val to TIMSK2      (  2 clocks) 
    158e:	20 93 70 00 	sts	0x0070, r18
		LDI   R18                , 0x00                   ;clear reg              (  1 clock ) 
    1592:	20 e0       	ldi	r18, 0x00	; 0
		STS   SRTCCR2B           , R18                    ;set val to TCCR2B      (  2 clocks) 
    1594:	20 93 b1 00 	sts	0x00B1, r18
		LDI   R18                , 0x00                   ;clear AS2 bit          (  1 clock ) 
    1598:	20 e0       	ldi	r18, 0x00	; 0
		STS   SRASSR             , R18                    ;set val to ASSR        (  2 clocks) 
    159a:	20 93 b6 00 	sts	0x00B6, r18
		#endif                                                                                 
		;save values for future use                                                            
		STS   KerBase+OFB_PRS    , R24                    ;KerBase[5] prescaler   (  2 clocks) 
    159e:	80 93 32 01 	sts	0x0132, r24
		STS   KerBase+OFB_RLD    , R22                    ;KerBase[6] reload val  (  2 clocks) 
    15a2:	60 93 33 01 	sts	0x0133, r22
        KER_POP_MSP_ZP                                    ;pop MSP and ZP         ( 18 clocks) 
    15a6:	a0 91 51 01 	lds	r26, 0x0151
    15aa:	b0 91 52 01 	lds	r27, 0x0152
    15ae:	fe 91       	ld	r31, -X
    15b0:	ee 91       	ld	r30, -X
    15b2:	3e 91       	ld	r19, -X
    15b4:	2e 91       	ld	r18, -X
    15b6:	2d bf       	out	0x3d, r18	; 61
    15b8:	3e bf       	out	0x3e, r19	; 62
    15ba:	a0 93 51 01 	sts	0x0151, r26
    15be:	b0 93 52 01 	sts	0x0152, r27
		RET                                               ;return from subroutine (  4 clocks) 
    15c2:	08 95       	ret

000015c4 <Kernel_Task_Create>:
;used registers          : R18, R19, R20, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)    
;arg registers           : R25:R24(FuncPtr), R22(TaskPriority)                                 
;return registers        : None                                                                
;unsafe access registers : R18, R19, R20, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)    
Kernel_Task_Create:                                       ;total 21.50uS @8MHz    (172 clocks) 
        KER_PUSH_MSP_ZP                                   ;push MSP and ZP        ( 18 clocks) 
    15c4:	a0 91 51 01 	lds	r26, 0x0151
    15c8:	b0 91 52 01 	lds	r27, 0x0152
    15cc:	2d b7       	in	r18, 0x3d	; 61
    15ce:	3e b7       	in	r19, 0x3e	; 62
    15d0:	2d 93       	st	X+, r18
    15d2:	3d 93       	st	X+, r19
    15d4:	ed 93       	st	X+, r30
    15d6:	fd 93       	st	X+, r31
    15d8:	a0 93 51 01 	sts	0x0151, r26
    15dc:	b0 93 52 01 	sts	0x0152, r27
		;set priority to KerSchPr+task_id                                                      
		LDI   ZL                 , lo8(KerSchPr)          ;load low byte          (  1 clock ) 
    15e0:	e9 e6       	ldi	r30, 0x69	; 105
		LDI   ZH                 , hi8(KerSchPr)          ;load high byte         (  1 clock ) 
    15e2:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;calc offset            (  5 clocks) 
    15e4:	20 91 34 01 	lds	r18, 0x0134
    15e8:	e2 0f       	add	r30, r18
    15ea:	20 e0       	ldi	r18, 0x00	; 0
    15ec:	f2 1f       	adc	r31, r18
		ST    Z                  , R22                    ;save priority          (  2 clocks) 
    15ee:	60 83       	st	Z, r22
		;set task status to KerSchSts+task_id                                                  
		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    15f0:	ef e5       	ldi	r30, 0x5F	; 95
		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    15f2:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;calc offset            (  5 clocks) 
    15f4:	20 91 34 01 	lds	r18, 0x0134
    15f8:	e2 0f       	add	r30, r18
    15fa:	20 e0       	ldi	r18, 0x00	; 0
    15fc:	f2 1f       	adc	r31, r18
		LDI   R18                , TASK_READY             ;set status as ready    (  1 clock ) 
    15fe:	21 e0       	ldi	r18, 0x01	; 1
		ST    Z                  , R18                    ;save status            (  2 clocks) 
    1600:	20 83       	st	Z, r18
		;stack pointer for current task (KerStack + KER_STK_SZ*(task_id+1) - 1) ->stack top    
		LDS   R18                , KerBase+OFB_TID        ;load task_id           (  2 clocks) 
    1602:	20 91 34 01 	lds	r18, 0x0134
		INC   R18                                         ;increment task_id      (  1 clock ) 
    1606:	23 95       	inc	r18
		LDI   R19                , KER_STK_SZ             ;load stack size        (  1 clock ) 
    1608:	30 e8       	ldi	r19, 0x80	; 128
		MUL   R18                , R19                    ;multiply to get offset (  2 clocks) 
    160a:	23 9f       	mul	r18, r19
		MOV   ZL                 , R0                     ;load multiplied low    (  1 clocks) 
    160c:	e0 2d       	mov	r30, r0
		MOV   ZH                 , R1                     ;load multiplied high   (  1 clocks) 
    160e:	f1 2d       	mov	r31, r1
		SBIW  ZL                 , 0x01                   ;dec multiplied val-1   (  2 clocks) 
    1610:	31 97       	sbiw	r30, 0x01	; 1
		CLR   R1                                          ;gcc expects cleared    (  1 clock ) 
    1612:	11 24       	eor	r1, r1
		LDI   R18                , lo8(KerStack)          ;load base addr low     (  1 clock ) 
    1614:	27 e8       	ldi	r18, 0x87	; 135
		LDI   R19                , hi8(KerStack)          ;load base addr high    (  1 clock ) 
    1616:	31 e0       	ldi	r19, 0x01	; 1
		ADD   ZL                 , R18                    ;add low bytes          (  1 clock ) 
    1618:	e2 0f       	add	r30, r18
		ADC   ZH                 , R19                    ;add high bytes+carry   (  1 clock ) 
    161a:	f3 1f       	adc	r31, r19
		OUT   IOSPL              , ZL                     ;load SPL               (  1 clock ) 
    161c:	ed bf       	out	0x3d, r30	; 61
        OUT   IOSPH              , ZH                     ;load SPH               (  1 clock ) 
    161e:	fe bf       	out	0x3e, r31	; 62
		;function argument directly returns word address                                       
	    PUSH  R24                                         ;push word addr low     (  2 clocks) 
    1620:	8f 93       	push	r24
		PUSH  R25                                         ;push word addr high    (  2 clocks) 
    1622:	9f 93       	push	r25
		;push context to stack of this task                                                    
		KER_CONTEXT_SAVE_HANDLER                          ;save context           ( 68 clocks) 
    1624:	0f 92       	push	r0
    1626:	0f b6       	in	r0, 0x3f	; 63
    1628:	0f 92       	push	r0
    162a:	1f 92       	push	r1
    162c:	11 24       	eor	r1, r1
    162e:	2f 92       	push	r2
    1630:	3f 92       	push	r3
    1632:	4f 92       	push	r4
    1634:	5f 92       	push	r5
    1636:	6f 92       	push	r6
    1638:	7f 92       	push	r7
    163a:	8f 92       	push	r8
    163c:	9f 92       	push	r9
    163e:	af 92       	push	r10
    1640:	bf 92       	push	r11
    1642:	cf 92       	push	r12
    1644:	df 92       	push	r13
    1646:	ef 92       	push	r14
    1648:	ff 92       	push	r15
    164a:	0f 93       	push	r16
    164c:	1f 93       	push	r17
    164e:	2f 93       	push	r18
    1650:	3f 93       	push	r19
    1652:	4f 93       	push	r20
    1654:	5f 93       	push	r21
    1656:	6f 93       	push	r22
    1658:	7f 93       	push	r23
    165a:	8f 93       	push	r24
    165c:	9f 93       	push	r25
    165e:	af 93       	push	r26
    1660:	bf 93       	push	r27
    1662:	cf 93       	push	r28
    1664:	df 93       	push	r29
    1666:	ef 93       	push	r30
    1668:	ff 93       	push	r31
		;read stack pointer of current task (necessary when restore)                           
		IN    R18                , IOSPL                  ;read SPL               (  1 clock ) 
    166a:	2d b7       	in	r18, 0x3d	; 61
        IN    R19                , IOSPH                  ;read SPH               (  1 clock ) 
    166c:	3e b7       	in	r19, 0x3e	; 62
		;calculate the address where current task's SP will be stored and store SP             
		LDS   R20                , KerBase+OFB_TID        ;load task_id           (  2 clocks) 
    166e:	40 91 34 01 	lds	r20, 0x0134
		LSL   R20                                         ;left shift to multiply (  1 clock ) 
    1672:	44 0f       	add	r20, r20
		LDI   ZL                 , lo8(KerPSP)            ;fetch base pos low     (  1 clock ) 
    1674:	ed e3       	ldi	r30, 0x3D	; 61
		LDI   ZH                 , hi8(KerPSP)            ;fetch base pos high    (  1 clock ) 
    1676:	f1 e0       	ldi	r31, 0x01	; 1
		ADD   ZL                 , R20                    ;add offset to array    (  1 clock ) 
    1678:	e4 0f       	add	r30, r20
		LDI   R20                , 0x00                   ;clear reg              (  1 clock ) 
    167a:	40 e0       	ldi	r20, 0x00	; 0
		ADC   ZH                 , R20                    ;add carry if any       (  1 clock ) 
    167c:	f4 1f       	adc	r31, r20
		ST    Z+                 , R18                    ;SPL at KerPSp+offset   (  2 clocks) 
    167e:	21 93       	st	Z+, r18
		ST    Z                  , R19                    ;SPH at KerPSp+offset   (  2 clocks) 
    1680:	30 83       	st	Z, r19
		;increment task_id                                                                     
		LDS   R18                , KerBase+OFB_TID        ;load task_id           (  2 clocks) 
    1682:	20 91 34 01 	lds	r18, 0x0134
		INC   R18                                         ;increment task_id      (  1 clock ) 
    1686:	23 95       	inc	r18
		STS   KerBase+OFB_TID    , R18                    ;store task_id          (  2 clocks) 
    1688:	20 93 34 01 	sts	0x0134, r18
		;increment ntask                                                                       
		LDS   R18                , KerBase+OFB_NTSK       ;load ntask             (  2 clocks) 
    168c:	20 91 35 01 	lds	r18, 0x0135
		INC   R18                                         ;increment ntask        (  1 clock ) 
    1690:	23 95       	inc	r18
		STS   KerBase+OFB_NTSK   , R18                    ;store ntask            (  2 clocks) 
    1692:	20 93 35 01 	sts	0x0135, r18
		KER_POP_MSP_ZP                                    ;pop MSP and ZP         ( 18 clocks) 
    1696:	a0 91 51 01 	lds	r26, 0x0151
    169a:	b0 91 52 01 	lds	r27, 0x0152
    169e:	fe 91       	ld	r31, -X
    16a0:	ee 91       	ld	r30, -X
    16a2:	3e 91       	ld	r19, -X
    16a4:	2e 91       	ld	r18, -X
    16a6:	2d bf       	out	0x3d, r18	; 61
    16a8:	3e bf       	out	0x3e, r19	; 62
    16aa:	a0 93 51 01 	sts	0x0151, r26
    16ae:	b0 93 52 01 	sts	0x0152, r27
		RET                                               ;return from subroutine (  4 clocks) 
    16b2:	08 95       	ret

000016b4 <Kernel_Start_Tasks>:
;used registers          : R0~R31                                                              
;arg registers           : None                                                                
;return registers        : None                                                                
;unsafe access registers : R18, R19, R20, R24, R25, R30(ZL), R31(ZH)                           
Kernel_Start_Tasks:                                       ;total 25.63uS @8MHz    (205 clocks) 
		LDI    R24               , SCH_MODE_THREAD        ;set sch mode           (  1 clock ) 
    16b4:	81 e0       	ldi	r24, 0x01	; 1
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
    16b6:	2f ef       	ldi	r18, 0xFF	; 255
    16b8:	20 93 36 01 	sts	0x0136, r18
    16bc:	20 e0       	ldi	r18, 0x00	; 0
    16be:	20 93 37 01 	sts	0x0137, r18
    16c2:	58 2f       	mov	r21, r24

000016c4 <_KER_SCH_LOOP54>:
    16c4:	20 93 34 01 	sts	0x0134, r18
    16c8:	85 2f       	mov	r24, r21
    16ca:	e3 e7       	ldi	r30, 0x73	; 115
    16cc:	f1 e0       	ldi	r31, 0x01	; 1
    16ce:	20 91 34 01 	lds	r18, 0x0134
    16d2:	22 0f       	add	r18, r18
    16d4:	e2 0f       	add	r30, r18
    16d6:	20 e0       	ldi	r18, 0x00	; 0
    16d8:	f2 1f       	adc	r31, r18
    16da:	20 81       	ld	r18, Z
    16dc:	31 81       	ldd	r19, Z+1	; 0x01
    16de:	42 2f       	mov	r20, r18
    16e0:	43 2b       	or	r20, r19
    16e2:	59 f0       	breq	.+22     	; 0x16fa <_VAL_NULL55>
    16e4:	81 30       	cpi	r24, 0x01	; 1
    16e6:	99 f0       	breq	.+38     	; 0x170e <_VAL_NOT_NULL55>
    16e8:	41 e0       	ldi	r20, 0x01	; 1
    16ea:	24 1b       	sub	r18, r20
    16ec:	40 e0       	ldi	r20, 0x00	; 0
    16ee:	34 0b       	sbc	r19, r20
    16f0:	20 83       	st	Z, r18
    16f2:	31 83       	std	Z+1, r19	; 0x01
    16f4:	42 2f       	mov	r20, r18
    16f6:	43 2b       	or	r20, r19
    16f8:	51 f4       	brne	.+20     	; 0x170e <_VAL_NOT_NULL55>

000016fa <_VAL_NULL55>:
    16fa:	ef e5       	ldi	r30, 0x5F	; 95
    16fc:	f1 e0       	ldi	r31, 0x01	; 1
    16fe:	20 91 34 01 	lds	r18, 0x0134
    1702:	e2 0f       	add	r30, r18
    1704:	20 e0       	ldi	r18, 0x00	; 0
    1706:	f2 1f       	adc	r31, r18
    1708:	81 e0       	ldi	r24, 0x01	; 1
    170a:	80 83       	st	Z, r24
    170c:	08 c0       	rjmp	.+16     	; 0x171e <_EXIT_SLP_TIME55>

0000170e <_VAL_NOT_NULL55>:
    170e:	ef e5       	ldi	r30, 0x5F	; 95
    1710:	f1 e0       	ldi	r31, 0x01	; 1
    1712:	20 91 34 01 	lds	r18, 0x0134
    1716:	e2 0f       	add	r30, r18
    1718:	20 e0       	ldi	r18, 0x00	; 0
    171a:	f2 1f       	adc	r31, r18
    171c:	80 81       	ld	r24, Z

0000171e <_EXIT_SLP_TIME55>:
    171e:	81 30       	cpi	r24, 0x01	; 1
    1720:	19 f0       	breq	.+6      	; 0x1728 <_KER_CALC_PRIO54>
    1722:	84 30       	cpi	r24, 0x04	; 4
    1724:	09 f0       	breq	.+2      	; 0x1728 <_KER_CALC_PRIO54>
    1726:	12 c0       	rjmp	.+36     	; 0x174c <_KER_SCH_NEXT54>

00001728 <_KER_CALC_PRIO54>:
    1728:	e9 e6       	ldi	r30, 0x69	; 105
    172a:	f1 e0       	ldi	r31, 0x01	; 1
    172c:	20 e0       	ldi	r18, 0x00	; 0
    172e:	80 91 34 01 	lds	r24, 0x0134
    1732:	e8 0f       	add	r30, r24
    1734:	f2 1f       	adc	r31, r18
    1736:	80 81       	ld	r24, Z
    1738:	20 91 36 01 	lds	r18, 0x0136
    173c:	82 17       	cp	r24, r18
    173e:	30 f4       	brcc	.+12     	; 0x174c <_KER_SCH_NEXT54>
    1740:	80 93 36 01 	sts	0x0136, r24
    1744:	20 91 34 01 	lds	r18, 0x0134
    1748:	20 93 37 01 	sts	0x0137, r18

0000174c <_KER_SCH_NEXT54>:
    174c:	20 91 34 01 	lds	r18, 0x0134
    1750:	23 95       	inc	r18
    1752:	30 91 35 01 	lds	r19, 0x0135
    1756:	23 17       	cp	r18, r19
    1758:	08 f4       	brcc	.+2      	; 0x175c <_KER_SCH_EXIT54>
    175a:	b4 cf       	rjmp	.-152    	; 0x16c4 <_KER_SCH_LOOP54>

0000175c <_KER_SCH_EXIT54>:
    175c:	20 91 37 01 	lds	r18, 0x0137
    1760:	20 93 34 01 	sts	0x0134, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
    1764:	ed e3       	ldi	r30, 0x3D	; 61
    1766:	f1 e0       	ldi	r31, 0x01	; 1
    1768:	20 91 34 01 	lds	r18, 0x0134
    176c:	22 0f       	add	r18, r18
    176e:	e2 0f       	add	r30, r18
    1770:	20 e0       	ldi	r18, 0x00	; 0
    1772:	f2 1f       	adc	r31, r18
    1774:	20 81       	ld	r18, Z
    1776:	31 81       	ldd	r19, Z+1	; 0x01
    1778:	2d bf       	out	0x3d, r18	; 61
    177a:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
    177c:	ff 91       	pop	r31
    177e:	ef 91       	pop	r30
    1780:	df 91       	pop	r29
    1782:	cf 91       	pop	r28
    1784:	bf 91       	pop	r27
    1786:	af 91       	pop	r26
    1788:	9f 91       	pop	r25
    178a:	8f 91       	pop	r24
    178c:	7f 91       	pop	r23
    178e:	6f 91       	pop	r22
    1790:	5f 91       	pop	r21
    1792:	4f 91       	pop	r20
    1794:	3f 91       	pop	r19
    1796:	2f 91       	pop	r18
    1798:	1f 91       	pop	r17
    179a:	0f 91       	pop	r16
    179c:	ff 90       	pop	r15
    179e:	ef 90       	pop	r14
    17a0:	df 90       	pop	r13
    17a2:	cf 90       	pop	r12
    17a4:	bf 90       	pop	r11
    17a6:	af 90       	pop	r10
    17a8:	9f 90       	pop	r9
    17aa:	8f 90       	pop	r8
    17ac:	7f 90       	pop	r7
    17ae:	6f 90       	pop	r6
    17b0:	5f 90       	pop	r5
    17b2:	4f 90       	pop	r4
    17b4:	3f 90       	pop	r3
    17b6:	2f 90       	pop	r2
    17b8:	1f 90       	pop	r1
    17ba:	0f 90       	pop	r0
    17bc:	0f be       	out	0x3f, r0	; 63
    17be:	0f 90       	pop	r0
    17c0:	78 94       	sei
		                                                                                       
		STS   SRWDTCSR           , R18                    ;set val                (  2 clocks) 
		SEI                                               ;force enable interrupt (  1 clock ) 
		#endif                                                                                 
                                                                                               
		#ifdef KER_TOSC_AS_TICK_SRC                                                            
    17c2:	20 e0       	ldi	r18, 0x00	; 0
    17c4:	20 93 70 00 	sts	0x0070, r18
    17c8:	20 e2       	ldi	r18, 0x20	; 32
    17ca:	20 93 b6 00 	sts	0x00B6, r18
		LDI   R18                , 0x80                   ;4Hz->clk/64/128        (  1 clock ) 
		#endif                                                                                 
		#ifdef KER_TOSC_TICK_500MS                                                             
		LDI   R18                , 0x80                   ;2Hz->clk/128/128       (  1 clock ) 
		#endif                                                                                 
		#ifdef KER_TOSC_TICK_1000MS                                                            
    17ce:	20 e8       	ldi	r18, 0x80	; 128
    17d0:	20 93 b3 00 	sts	0x00B3, r18
    17d4:	20 e0       	ldi	r18, 0x00	; 0
    17d6:	20 93 b4 00 	sts	0x00B4, r18
    17da:	22 e0       	ldi	r18, 0x02	; 2
    17dc:	20 93 b0 00 	sts	0x00B0, r18
		LDI   R18                , 0x04                   ;4Hz->clk/64/128        (  1 clock ) 
		#endif                                                                                 
		#ifdef KER_TOSC_TICK_500MS                                                             
		LDI   R18                , 0x05                   ;2Hz->clk/128/128       (  1 clock ) 
		#endif                                                                                 
		#ifdef KER_TOSC_TICK_1000MS                                                            
    17e0:	26 e0       	ldi	r18, 0x06	; 6
    17e2:	20 93 b1 00 	sts	0x00B1, r18
    17e6:	20 e0       	ldi	r18, 0x00	; 0
    17e8:	20 93 b2 00 	sts	0x00B2, r18

000017ec <_KER_TC2_AUB65>:
    17ec:	20 91 b6 00 	lds	r18, 0x00B6
    17f0:	22 70       	andi	r18, 0x02	; 2
    17f2:	e1 f7       	brne	.-8      	; 0x17ec <_KER_TC2_AUB65>

000017f4 <_KER_TC2_BUB65>:
    17f4:	20 91 b6 00 	lds	r18, 0x00B6
    17f8:	21 70       	andi	r18, 0x01	; 1
    17fa:	e1 f7       	brne	.-8      	; 0x17f4 <_KER_TC2_BUB65>

000017fc <_KER_OC2_AUB65>:
    17fc:	20 91 b6 00 	lds	r18, 0x00B6
    1800:	28 70       	andi	r18, 0x08	; 8
    1802:	e1 f7       	brne	.-8      	; 0x17fc <_KER_OC2_AUB65>

00001804 <_KER_OC2_BUB65>:
    1804:	20 91 b6 00 	lds	r18, 0x00B6
    1808:	24 70       	andi	r18, 0x04	; 4
    180a:	e1 f7       	brne	.-8      	; 0x1804 <_KER_OC2_BUB65>

0000180c <_KER_TC2_UB65>:
    180c:	20 91 b6 00 	lds	r18, 0x00B6
    1810:	20 71       	andi	r18, 0x10	; 16
    1812:	e1 f7       	brne	.-8      	; 0x180c <_KER_TC2_UB65>

00001814 <_KER_TC2_TOV265>:
    1814:	20 91 37 00 	lds	r18, 0x0037
    1818:	21 70       	andi	r18, 0x01	; 1
    181a:	19 f0       	breq	.+6      	; 0x1822 <_KER_TC2_OCF2A65>
    181c:	21 e0       	ldi	r18, 0x01	; 1
    181e:	20 93 37 00 	sts	0x0037, r18

00001822 <_KER_TC2_OCF2A65>:
    1822:	20 91 37 00 	lds	r18, 0x0037
    1826:	22 70       	andi	r18, 0x02	; 2
    1828:	19 f0       	breq	.+6      	; 0x1830 <_KER_TC2_OCF2B65>
    182a:	22 e0       	ldi	r18, 0x02	; 2
    182c:	20 93 37 00 	sts	0x0037, r18

00001830 <_KER_TC2_OCF2B65>:
    1830:	20 91 37 00 	lds	r18, 0x0037
    1834:	24 70       	andi	r18, 0x04	; 4
    1836:	19 f0       	breq	.+6      	; 0x183e <_KER_TC2_INTEN65>
    1838:	24 e0       	ldi	r18, 0x04	; 4
    183a:	20 93 37 00 	sts	0x0037, r18

0000183e <_KER_TC2_INTEN65>:
    183e:	22 e0       	ldi	r18, 0x02	; 2
    1840:	20 93 70 00 	sts	0x0070, r18
    1844:	78 94       	sei
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
		;config timer for system tick                                                          
		KER_TIMER_INIT                                    ;init timer, int enable ( 12 clocks) 
		;execute return to jump to highest priority task                                       
		RET                                               ;return from subroutine (  4 clocks) 
    1846:	08 95       	ret

00001848 <Kernel_Init>:
;used registers          : R1, R18, R19, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)     
;arg registers           : None                                                                
;return registers        : None                                                                
;unsafe access registers : R1, R18, R19, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)     
Kernel_Init:                                              ;total 39.75uS @8MHz    (318 clocks) 
		CLR   R1                                          ;gcc expects            (  1 clock ) 
    1848:	11 24       	eor	r1, r1
        ;store stack top (for MSP) addr to KerSSZ+OFM_MSPI0:1                                  
		LDI   R18                , lo8(KerSSZ+OFM_MSPS)   ;load low address       (  1 clock ) 
    184a:	23 e5       	ldi	r18, 0x53	; 83
		LDI   R19                , hi8(KerSSZ+OFM_MSPS)   ;load high address      (  1 clock ) 
    184c:	31 e0       	ldi	r19, 0x01	; 1
        STS   KerSSZ+OFM_MSPI+0  , R18                    ;set mspi to stack top  (  2 clocks) 
    184e:	20 93 51 01 	sts	0x0151, r18
		STS   KerSSZ+OFM_MSPI+1  , R19                    ;set mspi to stack top  (  2 clocks) 
    1852:	30 93 52 01 	sts	0x0152, r19
		KER_PUSH_MSP_ZP                                   ;push MSP and ZP        ( 18 clocks) 
    1856:	a0 91 51 01 	lds	r26, 0x0151
    185a:	b0 91 52 01 	lds	r27, 0x0152
    185e:	2d b7       	in	r18, 0x3d	; 61
    1860:	3e b7       	in	r19, 0x3e	; 62
    1862:	2d 93       	st	X+, r18
    1864:	3d 93       	st	X+, r19
    1866:	ed 93       	st	X+, r30
    1868:	fd 93       	st	X+, r31
    186a:	a0 93 51 01 	sts	0x0151, r26
    186e:	b0 93 52 01 	sts	0x0152, r27
		;init timer for kernel                                                                 
		LDI   R24                , 0x03                   ;set prescaler          (  1 clock ) 
    1872:	83 e0       	ldi	r24, 0x03	; 3
		LDI   R22                , 0x82                   ;set reload val         (  1 clock ) 
    1874:	62 e8       	ldi	r22, 0x82	; 130
		CALL  Kernel_SysTick_Reg_Init                     ;init timer             ( 92 clocks) 
    1876:	0e 94 9a 0a 	call	0x1534	; 0x1534 <Kernel_SysTick_Reg_Init>
		;create idle task at task_id 0, priority 0xFF (lowest)                                 
		LDI   R24                , lo8(Kernel_Task_Idle)  ;load func addr low     (  1 clock ) 
    187a:	86 ea       	ldi	r24, 0xA6	; 166
		LDI   R25                , hi8(Kernel_Task_Idle)  ;load func addr high    (  1 clock ) 
    187c:	98 e1       	ldi	r25, 0x18	; 24
		LSR   R25                                         ;right shift to divide  (  1 clock ) 
    187e:	96 95       	lsr	r25
		ROR   R24                                         ;rotate right th carry  (  1 clock ) 
    1880:	87 95       	ror	r24
		LDI   R22                , 0xFF                   ;set max val            (  1 clock ) 
    1882:	6f ef       	ldi	r22, 0xFF	; 255
		CALL  Kernel_Task_Create                          ;init idle task         (172 clocks) 
    1884:	0e 94 e2 0a 	call	0x15c4	; 0x15c4 <Kernel_Task_Create>
		KER_POP_MSP_ZP                                    ;pop MSP and ZP         ( 18 clocks) 
    1888:	a0 91 51 01 	lds	r26, 0x0151
    188c:	b0 91 52 01 	lds	r27, 0x0152
    1890:	fe 91       	ld	r31, -X
    1892:	ee 91       	ld	r30, -X
    1894:	3e 91       	ld	r19, -X
    1896:	2e 91       	ld	r18, -X
    1898:	2d bf       	out	0x3d, r18	; 61
    189a:	3e bf       	out	0x3e, r19	; 62
    189c:	a0 93 51 01 	sts	0x0151, r26
    18a0:	b0 93 52 01 	sts	0x0152, r27
		;execute return to jump to task0, pushed while task init                               
		RET                                               ;return from subroutine (  4 clocks) 
    18a4:	08 95       	ret

000018a6 <Kernel_Task_Idle>:
                                                                                               
		#ifdef KER_SLEEP_MODE_POWER_DOWN                                                       
		LDI   R18                , 0x04                   ;set SM[2:0] val        (  1 clock ) 
        #endif                                                                                 
		                                                                                       
		#ifdef KER_SLEEP_MODE_POWER_SAVE                                                       
    18a6:	26 e0       	ldi	r18, 0x06	; 6
    18a8:	20 93 53 00 	sts	0x0053, r18
    18ac:	20 93 3b 01 	sts	0x013B, r18

000018b0 <_IDLE_LOOP>:
;return registers        : None                                                                
;unsafe access registers : None                                                                
Kernel_Task_Idle:                                                                              
	    KER_SLEEP_INIT                                    ;sleep init             (  5 clocks) 
    _IDLE_LOOP:                                           ;forever loop                        
	    KER_DISABLE_ANALOG_DOMAIN                         ;disable adc, ac        ( 10 clocks) 
    18b0:	20 91 7a 00 	lds	r18, 0x007A
    18b4:	2f 77       	andi	r18, 0x7F	; 127
    18b6:	20 93 7a 00 	sts	0x007A, r18
    18ba:	20 91 50 00 	lds	r18, 0x0050
    18be:	20 68       	ori	r18, 0x80	; 128
    18c0:	20 93 50 00 	sts	0x0050, r18
		#ifdef KER_CALL_FUNC_BEFORE_SLEEP                                                      
		CALL  Kernel_PreSleep_Hook                        ;call func before sleep (  8 clocks) 
		#endif                                                                                 
	    KER_ENTER_SLEEP                                   ;enter sleep mode       (  6 clocks) 
    18c4:	20 91 53 00 	lds	r18, 0x0053
    18c8:	21 60       	ori	r18, 0x01	; 1
    18ca:	20 93 53 00 	sts	0x0053, r18
    18ce:	88 95       	sleep
		JMP   _IDLE_LOOP                                  ;jump to loop start     (  2 clocks) 
    18d0:	0c 94 58 0c 	jmp	0x18b0	; 0x18b0 <_IDLE_LOOP>

000018d4 <Kernel_Task_Sleep>:
;arg registers           : R25:R24(SleepTime)                                                  
;return registers        : None                                                                
;unsafe access registers : R18, R19, R20, R24, R25, R30(ZL), R31(ZH)                           
Kernel_Task_Sleep:                                        ;total 37.25uS @8MHz    (298 clocks) 
        ;save current context                                                                  
        KER_CONTEXT_SAVE_THREAD                           ;save context           ( 69 clocks) 
    18d4:	0f 92       	push	r0
    18d6:	0f b6       	in	r0, 0x3f	; 63
    18d8:	f8 94       	cli
    18da:	0f 92       	push	r0
    18dc:	1f 92       	push	r1
    18de:	11 24       	eor	r1, r1
    18e0:	2f 92       	push	r2
    18e2:	3f 92       	push	r3
    18e4:	4f 92       	push	r4
    18e6:	5f 92       	push	r5
    18e8:	6f 92       	push	r6
    18ea:	7f 92       	push	r7
    18ec:	8f 92       	push	r8
    18ee:	9f 92       	push	r9
    18f0:	af 92       	push	r10
    18f2:	bf 92       	push	r11
    18f4:	cf 92       	push	r12
    18f6:	df 92       	push	r13
    18f8:	ef 92       	push	r14
    18fa:	ff 92       	push	r15
    18fc:	0f 93       	push	r16
    18fe:	1f 93       	push	r17
    1900:	2f 93       	push	r18
    1902:	3f 93       	push	r19
    1904:	4f 93       	push	r20
    1906:	5f 93       	push	r21
    1908:	6f 93       	push	r22
    190a:	7f 93       	push	r23
    190c:	8f 93       	push	r24
    190e:	9f 93       	push	r25
    1910:	af 93       	push	r26
    1912:	bf 93       	push	r27
    1914:	cf 93       	push	r28
    1916:	df 93       	push	r29
    1918:	ef 93       	push	r30
    191a:	ff 93       	push	r31
		KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
    191c:	ed e3       	ldi	r30, 0x3D	; 61
    191e:	f1 e0       	ldi	r31, 0x01	; 1
    1920:	20 91 34 01 	lds	r18, 0x0134
    1924:	22 0f       	add	r18, r18
    1926:	e2 0f       	add	r30, r18
    1928:	20 e0       	ldi	r18, 0x00	; 0
    192a:	f2 1f       	adc	r31, r18
    192c:	2d b7       	in	r18, 0x3d	; 61
    192e:	3e b7       	in	r19, 0x3e	; 62
    1930:	20 83       	st	Z, r18
    1932:	31 83       	std	Z+1, r19	; 0x01
		;create next task wakeup time (args R25:R24)                                           
		LDI   ZL                 , lo8(KerSchSlp)         ;load low byte          (  1 clock ) 
    1934:	e3 e7       	ldi	r30, 0x73	; 115
		LDI   ZH                 , hi8(KerSchSlp)         ;load high byte         (  1 clock ) 
    1936:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_WORD                            ;offset calc            (  6 clocks) 
    1938:	20 91 34 01 	lds	r18, 0x0134
    193c:	22 0f       	add	r18, r18
    193e:	e2 0f       	add	r30, r18
    1940:	20 e0       	ldi	r18, 0x00	; 0
    1942:	f2 1f       	adc	r31, r18
		STD   Z+0                , R24                    ;save sleep time low    (  2 clocks) 
    1944:	80 83       	st	Z, r24
		STD   Z+1                , R25                    ;save sleep time high   (  2 clocks) 
    1946:	91 83       	std	Z+1, r25	; 0x01
		;update task scheduler status as blocked                                               
		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    1948:	ef e5       	ldi	r30, 0x5F	; 95
		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    194a:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;offset calc            (  5 clocks) 
    194c:	20 91 34 01 	lds	r18, 0x0134
    1950:	e2 0f       	add	r30, r18
    1952:	20 e0       	ldi	r18, 0x00	; 0
    1954:	f2 1f       	adc	r31, r18
        LDI   R18                , TASK_BLOCKED           ;block task until cnt=0 (  1 clock ) 
    1956:	20 e0       	ldi	r18, 0x00	; 0
		STD   Z+0                , R18                    ;save block flag        (  2 clocks) 
    1958:	20 83       	st	Z, r18
		;run scheduler, load next task sp, restore context                                     
		LDI    R24               , SCH_MODE_THREAD        ;set sch mode           (  1 clock ) 
    195a:	81 e0       	ldi	r24, 0x01	; 1
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
    195c:	2f ef       	ldi	r18, 0xFF	; 255
    195e:	20 93 36 01 	sts	0x0136, r18
    1962:	20 e0       	ldi	r18, 0x00	; 0
    1964:	20 93 37 01 	sts	0x0137, r18
    1968:	58 2f       	mov	r21, r24

0000196a <_KER_SCH_LOOP78>:
    196a:	20 93 34 01 	sts	0x0134, r18
    196e:	85 2f       	mov	r24, r21
    1970:	e3 e7       	ldi	r30, 0x73	; 115
    1972:	f1 e0       	ldi	r31, 0x01	; 1
    1974:	20 91 34 01 	lds	r18, 0x0134
    1978:	22 0f       	add	r18, r18
    197a:	e2 0f       	add	r30, r18
    197c:	20 e0       	ldi	r18, 0x00	; 0
    197e:	f2 1f       	adc	r31, r18
    1980:	20 81       	ld	r18, Z
    1982:	31 81       	ldd	r19, Z+1	; 0x01
    1984:	42 2f       	mov	r20, r18
    1986:	43 2b       	or	r20, r19
    1988:	59 f0       	breq	.+22     	; 0x19a0 <_VAL_NULL79>
    198a:	81 30       	cpi	r24, 0x01	; 1
    198c:	99 f0       	breq	.+38     	; 0x19b4 <_VAL_NOT_NULL79>
    198e:	41 e0       	ldi	r20, 0x01	; 1
    1990:	24 1b       	sub	r18, r20
    1992:	40 e0       	ldi	r20, 0x00	; 0
    1994:	34 0b       	sbc	r19, r20
    1996:	20 83       	st	Z, r18
    1998:	31 83       	std	Z+1, r19	; 0x01
    199a:	42 2f       	mov	r20, r18
    199c:	43 2b       	or	r20, r19
    199e:	51 f4       	brne	.+20     	; 0x19b4 <_VAL_NOT_NULL79>

000019a0 <_VAL_NULL79>:
    19a0:	ef e5       	ldi	r30, 0x5F	; 95
    19a2:	f1 e0       	ldi	r31, 0x01	; 1
    19a4:	20 91 34 01 	lds	r18, 0x0134
    19a8:	e2 0f       	add	r30, r18
    19aa:	20 e0       	ldi	r18, 0x00	; 0
    19ac:	f2 1f       	adc	r31, r18
    19ae:	81 e0       	ldi	r24, 0x01	; 1
    19b0:	80 83       	st	Z, r24
    19b2:	08 c0       	rjmp	.+16     	; 0x19c4 <_EXIT_SLP_TIME79>

000019b4 <_VAL_NOT_NULL79>:
    19b4:	ef e5       	ldi	r30, 0x5F	; 95
    19b6:	f1 e0       	ldi	r31, 0x01	; 1
    19b8:	20 91 34 01 	lds	r18, 0x0134
    19bc:	e2 0f       	add	r30, r18
    19be:	20 e0       	ldi	r18, 0x00	; 0
    19c0:	f2 1f       	adc	r31, r18
    19c2:	80 81       	ld	r24, Z

000019c4 <_EXIT_SLP_TIME79>:
    19c4:	81 30       	cpi	r24, 0x01	; 1
    19c6:	19 f0       	breq	.+6      	; 0x19ce <_KER_CALC_PRIO78>
    19c8:	84 30       	cpi	r24, 0x04	; 4
    19ca:	09 f0       	breq	.+2      	; 0x19ce <_KER_CALC_PRIO78>
    19cc:	12 c0       	rjmp	.+36     	; 0x19f2 <_KER_SCH_NEXT78>

000019ce <_KER_CALC_PRIO78>:
    19ce:	e9 e6       	ldi	r30, 0x69	; 105
    19d0:	f1 e0       	ldi	r31, 0x01	; 1
    19d2:	20 e0       	ldi	r18, 0x00	; 0
    19d4:	80 91 34 01 	lds	r24, 0x0134
    19d8:	e8 0f       	add	r30, r24
    19da:	f2 1f       	adc	r31, r18
    19dc:	80 81       	ld	r24, Z
    19de:	20 91 36 01 	lds	r18, 0x0136
    19e2:	82 17       	cp	r24, r18
    19e4:	30 f4       	brcc	.+12     	; 0x19f2 <_KER_SCH_NEXT78>
    19e6:	80 93 36 01 	sts	0x0136, r24
    19ea:	20 91 34 01 	lds	r18, 0x0134
    19ee:	20 93 37 01 	sts	0x0137, r18

000019f2 <_KER_SCH_NEXT78>:
    19f2:	20 91 34 01 	lds	r18, 0x0134
    19f6:	23 95       	inc	r18
    19f8:	30 91 35 01 	lds	r19, 0x0135
    19fc:	23 17       	cp	r18, r19
    19fe:	08 f4       	brcc	.+2      	; 0x1a02 <_KER_SCH_EXIT78>
    1a00:	b4 cf       	rjmp	.-152    	; 0x196a <_KER_SCH_LOOP78>

00001a02 <_KER_SCH_EXIT78>:
    1a02:	20 91 37 01 	lds	r18, 0x0137
    1a06:	20 93 34 01 	sts	0x0134, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
    1a0a:	ed e3       	ldi	r30, 0x3D	; 61
    1a0c:	f1 e0       	ldi	r31, 0x01	; 1
    1a0e:	20 91 34 01 	lds	r18, 0x0134
    1a12:	22 0f       	add	r18, r18
    1a14:	e2 0f       	add	r30, r18
    1a16:	20 e0       	ldi	r18, 0x00	; 0
    1a18:	f2 1f       	adc	r31, r18
    1a1a:	20 81       	ld	r18, Z
    1a1c:	31 81       	ldd	r19, Z+1	; 0x01
    1a1e:	2d bf       	out	0x3d, r18	; 61
    1a20:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
    1a22:	ff 91       	pop	r31
    1a24:	ef 91       	pop	r30
    1a26:	df 91       	pop	r29
    1a28:	cf 91       	pop	r28
    1a2a:	bf 91       	pop	r27
    1a2c:	af 91       	pop	r26
    1a2e:	9f 91       	pop	r25
    1a30:	8f 91       	pop	r24
    1a32:	7f 91       	pop	r23
    1a34:	6f 91       	pop	r22
    1a36:	5f 91       	pop	r21
    1a38:	4f 91       	pop	r20
    1a3a:	3f 91       	pop	r19
    1a3c:	2f 91       	pop	r18
    1a3e:	1f 91       	pop	r17
    1a40:	0f 91       	pop	r16
    1a42:	ff 90       	pop	r15
    1a44:	ef 90       	pop	r14
    1a46:	df 90       	pop	r13
    1a48:	cf 90       	pop	r12
    1a4a:	bf 90       	pop	r11
    1a4c:	af 90       	pop	r10
    1a4e:	9f 90       	pop	r9
    1a50:	8f 90       	pop	r8
    1a52:	7f 90       	pop	r7
    1a54:	6f 90       	pop	r6
    1a56:	5f 90       	pop	r5
    1a58:	4f 90       	pop	r4
    1a5a:	3f 90       	pop	r3
    1a5c:	2f 90       	pop	r2
    1a5e:	1f 90       	pop	r1
    1a60:	0f 90       	pop	r0
    1a62:	0f be       	out	0x3f, r0	; 63
    1a64:	0f 90       	pop	r0
    1a66:	78 94       	sei
		RET                                               ;return from subroutine (  4 clocks) 
    1a68:	08 95       	ret

00001a6a <Kernel_Task_Constant_Latency>:
;arg registers           : R25:R24(SleepTime)                                                  
;return registers        : None                                                                
;unsafe access registers : R18, R24, R25, R30(ZL), R31(ZH)                                     
Kernel_Task_Constant_Latency:                             ;total 3.50uS @8MHz     ( 28 clocks) 
		;create next task wakeup time (args R25:R24)                                           
		CLI                                               ;disable interrupt      (  1 clock ) 
    1a6a:	f8 94       	cli
		LDI   ZL                 , lo8(KerSchSlp)         ;load low byte          (  1 clock ) 
    1a6c:	e3 e7       	ldi	r30, 0x73	; 115
		LDI   ZH                 , hi8(KerSchSlp)         ;load high byte         (  1 clock ) 
    1a6e:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_WORD                            ;offset calc            (  6 clocks) 
    1a70:	20 91 34 01 	lds	r18, 0x0134
    1a74:	22 0f       	add	r18, r18
    1a76:	e2 0f       	add	r30, r18
    1a78:	20 e0       	ldi	r18, 0x00	; 0
    1a7a:	f2 1f       	adc	r31, r18
		STD   Z+0                , R24                    ;save sleep time low    (  2 clocks) 
    1a7c:	80 83       	st	Z, r24
		STD   Z+1                , R25                    ;save sleep time high   (  2 clocks) 
    1a7e:	91 83       	std	Z+1, r25	; 0x01
		;update task scheduler status as constant latency                                      
		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    1a80:	ef e5       	ldi	r30, 0x5F	; 95
		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    1a82:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;offset calc            (  5 clocks) 
    1a84:	20 91 34 01 	lds	r18, 0x0134
    1a88:	e2 0f       	add	r30, r18
    1a8a:	20 e0       	ldi	r18, 0x00	; 0
    1a8c:	f2 1f       	adc	r31, r18
        LDI   R18                , TASK_CONS_LAT          ;save as cons_lat       (  1 clock ) 
    1a8e:	24 e0       	ldi	r18, 0x04	; 4
		STD   Z+0                , R18                    ;save block flag        (  2 clocks) 
    1a90:	20 83       	st	Z, r18
		SEI                                               ;enable interrupt       (  1 clock ) 
    1a92:	78 94       	sei
		RET                                               ;return from subroutine (  4 clocks) 
    1a94:	08 95       	ret

00001a96 <Kernel_Task_Constant_Latency_Sleep>:
;arg registers           : R25:R24(SleepTime)                                                  
;return registers        : None                                                                
;unsafe access registers : R18, R19, R20, R24, R25, R30(ZL), R31(ZH)                           
Kernel_Task_Constant_Latency_Sleep:                       ;total 35.75uS @8MHz    (286 clocks) 
		;save current context                                                                  
        KER_CONTEXT_SAVE_THREAD                           ;save context           ( 69 clocks) 
    1a96:	0f 92       	push	r0
    1a98:	0f b6       	in	r0, 0x3f	; 63
    1a9a:	f8 94       	cli
    1a9c:	0f 92       	push	r0
    1a9e:	1f 92       	push	r1
    1aa0:	11 24       	eor	r1, r1
    1aa2:	2f 92       	push	r2
    1aa4:	3f 92       	push	r3
    1aa6:	4f 92       	push	r4
    1aa8:	5f 92       	push	r5
    1aaa:	6f 92       	push	r6
    1aac:	7f 92       	push	r7
    1aae:	8f 92       	push	r8
    1ab0:	9f 92       	push	r9
    1ab2:	af 92       	push	r10
    1ab4:	bf 92       	push	r11
    1ab6:	cf 92       	push	r12
    1ab8:	df 92       	push	r13
    1aba:	ef 92       	push	r14
    1abc:	ff 92       	push	r15
    1abe:	0f 93       	push	r16
    1ac0:	1f 93       	push	r17
    1ac2:	2f 93       	push	r18
    1ac4:	3f 93       	push	r19
    1ac6:	4f 93       	push	r20
    1ac8:	5f 93       	push	r21
    1aca:	6f 93       	push	r22
    1acc:	7f 93       	push	r23
    1ace:	8f 93       	push	r24
    1ad0:	9f 93       	push	r25
    1ad2:	af 93       	push	r26
    1ad4:	bf 93       	push	r27
    1ad6:	cf 93       	push	r28
    1ad8:	df 93       	push	r29
    1ada:	ef 93       	push	r30
    1adc:	ff 93       	push	r31
		KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
    1ade:	ed e3       	ldi	r30, 0x3D	; 61
    1ae0:	f1 e0       	ldi	r31, 0x01	; 1
    1ae2:	20 91 34 01 	lds	r18, 0x0134
    1ae6:	22 0f       	add	r18, r18
    1ae8:	e2 0f       	add	r30, r18
    1aea:	20 e0       	ldi	r18, 0x00	; 0
    1aec:	f2 1f       	adc	r31, r18
    1aee:	2d b7       	in	r18, 0x3d	; 61
    1af0:	3e b7       	in	r19, 0x3e	; 62
    1af2:	20 83       	st	Z, r18
    1af4:	31 83       	std	Z+1, r19	; 0x01
		;update task scheduler status as blocked                                               
		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    1af6:	ef e5       	ldi	r30, 0x5F	; 95
		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    1af8:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;offset calc            (  5 clocks) 
    1afa:	20 91 34 01 	lds	r18, 0x0134
    1afe:	e2 0f       	add	r30, r18
    1b00:	20 e0       	ldi	r18, 0x00	; 0
    1b02:	f2 1f       	adc	r31, r18
        LDI   R18                , TASK_BLOCKED           ;blocked until cnt=0    (  1 clock ) 
    1b04:	20 e0       	ldi	r18, 0x00	; 0
		STD   Z+0                , R18                    ;save block flag        (  2 clocks) 
    1b06:	20 83       	st	Z, r18
		;run scheduler, load next task sp, restore context                                     
		LDI    R24               , SCH_MODE_THREAD        ;set sch mode           (  1 clock ) 
    1b08:	81 e0       	ldi	r24, 0x01	; 1
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
    1b0a:	2f ef       	ldi	r18, 0xFF	; 255
    1b0c:	20 93 36 01 	sts	0x0136, r18
    1b10:	20 e0       	ldi	r18, 0x00	; 0
    1b12:	20 93 37 01 	sts	0x0137, r18
    1b16:	58 2f       	mov	r21, r24

00001b18 <_KER_SCH_LOOP97>:
    1b18:	20 93 34 01 	sts	0x0134, r18
    1b1c:	85 2f       	mov	r24, r21
    1b1e:	e3 e7       	ldi	r30, 0x73	; 115
    1b20:	f1 e0       	ldi	r31, 0x01	; 1
    1b22:	20 91 34 01 	lds	r18, 0x0134
    1b26:	22 0f       	add	r18, r18
    1b28:	e2 0f       	add	r30, r18
    1b2a:	20 e0       	ldi	r18, 0x00	; 0
    1b2c:	f2 1f       	adc	r31, r18
    1b2e:	20 81       	ld	r18, Z
    1b30:	31 81       	ldd	r19, Z+1	; 0x01
    1b32:	42 2f       	mov	r20, r18
    1b34:	43 2b       	or	r20, r19
    1b36:	59 f0       	breq	.+22     	; 0x1b4e <_VAL_NULL98>
    1b38:	81 30       	cpi	r24, 0x01	; 1
    1b3a:	99 f0       	breq	.+38     	; 0x1b62 <_VAL_NOT_NULL98>
    1b3c:	41 e0       	ldi	r20, 0x01	; 1
    1b3e:	24 1b       	sub	r18, r20
    1b40:	40 e0       	ldi	r20, 0x00	; 0
    1b42:	34 0b       	sbc	r19, r20
    1b44:	20 83       	st	Z, r18
    1b46:	31 83       	std	Z+1, r19	; 0x01
    1b48:	42 2f       	mov	r20, r18
    1b4a:	43 2b       	or	r20, r19
    1b4c:	51 f4       	brne	.+20     	; 0x1b62 <_VAL_NOT_NULL98>

00001b4e <_VAL_NULL98>:
    1b4e:	ef e5       	ldi	r30, 0x5F	; 95
    1b50:	f1 e0       	ldi	r31, 0x01	; 1
    1b52:	20 91 34 01 	lds	r18, 0x0134
    1b56:	e2 0f       	add	r30, r18
    1b58:	20 e0       	ldi	r18, 0x00	; 0
    1b5a:	f2 1f       	adc	r31, r18
    1b5c:	81 e0       	ldi	r24, 0x01	; 1
    1b5e:	80 83       	st	Z, r24
    1b60:	08 c0       	rjmp	.+16     	; 0x1b72 <_EXIT_SLP_TIME98>

00001b62 <_VAL_NOT_NULL98>:
    1b62:	ef e5       	ldi	r30, 0x5F	; 95
    1b64:	f1 e0       	ldi	r31, 0x01	; 1
    1b66:	20 91 34 01 	lds	r18, 0x0134
    1b6a:	e2 0f       	add	r30, r18
    1b6c:	20 e0       	ldi	r18, 0x00	; 0
    1b6e:	f2 1f       	adc	r31, r18
    1b70:	80 81       	ld	r24, Z

00001b72 <_EXIT_SLP_TIME98>:
    1b72:	81 30       	cpi	r24, 0x01	; 1
    1b74:	19 f0       	breq	.+6      	; 0x1b7c <_KER_CALC_PRIO97>
    1b76:	84 30       	cpi	r24, 0x04	; 4
    1b78:	09 f0       	breq	.+2      	; 0x1b7c <_KER_CALC_PRIO97>
    1b7a:	12 c0       	rjmp	.+36     	; 0x1ba0 <_KER_SCH_NEXT97>

00001b7c <_KER_CALC_PRIO97>:
    1b7c:	e9 e6       	ldi	r30, 0x69	; 105
    1b7e:	f1 e0       	ldi	r31, 0x01	; 1
    1b80:	20 e0       	ldi	r18, 0x00	; 0
    1b82:	80 91 34 01 	lds	r24, 0x0134
    1b86:	e8 0f       	add	r30, r24
    1b88:	f2 1f       	adc	r31, r18
    1b8a:	80 81       	ld	r24, Z
    1b8c:	20 91 36 01 	lds	r18, 0x0136
    1b90:	82 17       	cp	r24, r18
    1b92:	30 f4       	brcc	.+12     	; 0x1ba0 <_KER_SCH_NEXT97>
    1b94:	80 93 36 01 	sts	0x0136, r24
    1b98:	20 91 34 01 	lds	r18, 0x0134
    1b9c:	20 93 37 01 	sts	0x0137, r18

00001ba0 <_KER_SCH_NEXT97>:
    1ba0:	20 91 34 01 	lds	r18, 0x0134
    1ba4:	23 95       	inc	r18
    1ba6:	30 91 35 01 	lds	r19, 0x0135
    1baa:	23 17       	cp	r18, r19
    1bac:	08 f4       	brcc	.+2      	; 0x1bb0 <_KER_SCH_EXIT97>
    1bae:	b4 cf       	rjmp	.-152    	; 0x1b18 <_KER_SCH_LOOP97>

00001bb0 <_KER_SCH_EXIT97>:
    1bb0:	20 91 37 01 	lds	r18, 0x0137
    1bb4:	20 93 34 01 	sts	0x0134, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
    1bb8:	ed e3       	ldi	r30, 0x3D	; 61
    1bba:	f1 e0       	ldi	r31, 0x01	; 1
    1bbc:	20 91 34 01 	lds	r18, 0x0134
    1bc0:	22 0f       	add	r18, r18
    1bc2:	e2 0f       	add	r30, r18
    1bc4:	20 e0       	ldi	r18, 0x00	; 0
    1bc6:	f2 1f       	adc	r31, r18
    1bc8:	20 81       	ld	r18, Z
    1bca:	31 81       	ldd	r19, Z+1	; 0x01
    1bcc:	2d bf       	out	0x3d, r18	; 61
    1bce:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
    1bd0:	ff 91       	pop	r31
    1bd2:	ef 91       	pop	r30
    1bd4:	df 91       	pop	r29
    1bd6:	cf 91       	pop	r28
    1bd8:	bf 91       	pop	r27
    1bda:	af 91       	pop	r26
    1bdc:	9f 91       	pop	r25
    1bde:	8f 91       	pop	r24
    1be0:	7f 91       	pop	r23
    1be2:	6f 91       	pop	r22
    1be4:	5f 91       	pop	r21
    1be6:	4f 91       	pop	r20
    1be8:	3f 91       	pop	r19
    1bea:	2f 91       	pop	r18
    1bec:	1f 91       	pop	r17
    1bee:	0f 91       	pop	r16
    1bf0:	ff 90       	pop	r15
    1bf2:	ef 90       	pop	r14
    1bf4:	df 90       	pop	r13
    1bf6:	cf 90       	pop	r12
    1bf8:	bf 90       	pop	r11
    1bfa:	af 90       	pop	r10
    1bfc:	9f 90       	pop	r9
    1bfe:	8f 90       	pop	r8
    1c00:	7f 90       	pop	r7
    1c02:	6f 90       	pop	r6
    1c04:	5f 90       	pop	r5
    1c06:	4f 90       	pop	r4
    1c08:	3f 90       	pop	r3
    1c0a:	2f 90       	pop	r2
    1c0c:	1f 90       	pop	r1
    1c0e:	0f 90       	pop	r0
    1c10:	0f be       	out	0x3f, r0	; 63
    1c12:	0f 90       	pop	r0
    1c14:	78 94       	sei
		RET                                               ;return from subroutine (  4 clocks) 
    1c16:	08 95       	ret

00001c18 <Kernel_PreSleep_Hook>:
;used registers          : R24, R25, R30(ZL), R31(ZH)                                          
;arg registers           : R25:R24(FunctionPtr)                                                
;return registers        : None                                                                
;unsafe access registers : R24, R25, R30(ZL), R31(ZH)                                          
Kernel_PreSleep_Hook:                                     ;total 1.00uS @8MHz     (  8 clocks) 
        MOVW  R30                , R24                    ;move pointer to Z      (  1 clock ) 
    1c18:	fc 01       	movw	r30, r24
		ICALL                                             ;indirect call          (  3 clocks) 
    1c1a:	09 95       	icall
		RET                                               ;return from subroutine (  4 clocks) 
    1c1c:	08 95       	ret

00001c1e <Kernel_Task_Sleep_Time_Get>:
;used registers          : R18, R24, R25, R30(ZL), R31(ZH)                                     
;arg registers           : R24(TaskID)                                                         
;return registers        : R25:R24(SleepTime)                                                  
;unsafe access registers : R18, R24, R25, R30(ZL), R31(ZH)                                     
Kernel_Task_Sleep_Time_Get:                               ;total 1.88uS @8MHz     ( 15 clocks) 
		MOV   R18                , R24                    ;copy                   (  1 clock ) 
    1c1e:	28 2f       	mov	r18, r24
		LSL   R18                                         ;x2                     (  1 clock ) 
    1c20:	22 0f       	add	r18, r18
		LDI   ZL                 , lo8(KerSchSlp)         ;load low byte          (  1 clock ) 
    1c22:	e3 e7       	ldi	r30, 0x73	; 115
		LDI   ZH                 , hi8(KerSchSlp)         ;load high byte         (  1 clock ) 
    1c24:	f1 e0       	ldi	r31, 0x01	; 1
		ADD   ZL                 , R18                    ;add low bytes          (  1 clock ) 
    1c26:	e2 0f       	add	r30, r18
		LDI   R18                , 0x00                   ;load 0                 (  1 clock ) 
    1c28:	20 e0       	ldi	r18, 0x00	; 0
		ADC   ZH                 , R18                    ;add high byte+carry    (  1 clock ) 
    1c2a:	f2 1f       	adc	r31, r18
		LDD   R24                , Z+0                    ;load sleep time        (  2 clocks) 
    1c2c:	80 81       	ld	r24, Z
		LDD   R25                , Z+1                    ;load sleep time        (  2 clocks) 
    1c2e:	91 81       	ldd	r25, Z+1	; 0x01
		RET                                               ;return from subroutine (  4 clocks) 
    1c30:	08 95       	ret

00001c32 <Kernel_Task_Status_Get>:
;used registers          : R18, R24, R30(ZL), R31(ZH)                                          
;arg registers           : R24(TaskID)                                                         
;return registers        : R24(TaskSts)                                                        
;unsafe access registers : R18, R24, R30(ZL), R31(ZH)                                          
Kernel_Task_Status_Get:                                   ;total 1.50uS @8MHz     ( 12 clocks) 
		MOV   R18                , R24                    ;copy                   (  1 clock ) 
    1c32:	28 2f       	mov	r18, r24
		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    1c34:	ef e5       	ldi	r30, 0x5F	; 95
		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    1c36:	f1 e0       	ldi	r31, 0x01	; 1
		ADD   ZL                 , R18                    ;add low bytes          (  1 clock ) 
    1c38:	e2 0f       	add	r30, r18
		LDI   R18                , 0x00                   ;load 0                 (  1 clock ) 
    1c3a:	20 e0       	ldi	r18, 0x00	; 0
		ADC   ZH                 , R18                    ;add high byte+carry    (  1 clock ) 
    1c3c:	f2 1f       	adc	r31, r18
		LD    R24                , Z                      ;load task status       (  2 clocks) 
    1c3e:	80 81       	ld	r24, Z
		RET                                               ;return from subroutine (  4 clocks) 
    1c40:	08 95       	ret

00001c42 <Kernel_NTask_Get>:
;used registers          : R24                                                                 
;arg registers           : None                                                                
;return registers        : R24(NTask)                                                          
;unsafe access registers : R24                                                                 
Kernel_NTask_Get:                                         ;total 0.75uS @8MHz     (  6 clocks) 
		LDS   R24                 , KerBase+OFB_NTSK      ;load ntask             (  2 clock ) 
    1c42:	80 91 35 01 	lds	r24, 0x0135
		RET                                               ;return from subroutine (  4 clocks) 
    1c46:	08 95       	ret

00001c48 <Kernel_Task_Prio_Get>:
;arg registers           : R24(TaskID)                                                         
;return registers        : R24(TaskPriority)                                                   
;unsafe access registers : R18, R24, R30(ZL), R31(ZH)                                          
Kernel_Task_Prio_Get:                                     ;total 1.50uS @8MHz     ( 12 clocks) 
		;get priority of the task id, arg (task_id->R24), return R24                           
		MOV   R18                , R24                    ;copy task_id           (  1 clock ) 
    1c48:	28 2f       	mov	r18, r24
		LDI   ZL                 , lo8(KerSchPr)          ;load low byte          (  1 clock ) 
    1c4a:	e9 e6       	ldi	r30, 0x69	; 105
		LDI   ZH                 , hi8(KerSchPr)          ;load high byte         (  1 clock ) 
    1c4c:	f1 e0       	ldi	r31, 0x01	; 1
		ADD   ZL                 , R18                    ;add low bytes          (  1 clock ) 
    1c4e:	e2 0f       	add	r30, r18
		LDI   R18                , 0x00                   ;clear reg              (  1 clock ) 
    1c50:	20 e0       	ldi	r18, 0x00	; 0
		ADC   ZH                 , R18                    ;add high byte+carry    (  1 clock ) 
    1c52:	f2 1f       	adc	r31, r18
		LD    R24                , Z                      ;load priority          (  2 clocks) 
    1c54:	80 81       	ld	r24, Z
		RET                                               ;return from subroutine (  4 clocks) 
    1c56:	08 95       	ret

00001c58 <Kernel_Lowest_Prio_Get>:
;used registers          : R24                                                                 
;arg registers           : None                                                                
;return registers        : R24(LowestPriorityVal)                                              
;unsafe access registers : R24                                                                 
Kernel_Lowest_Prio_Get:                                   ;total 0.75uS @8MHz     (  6 clocks) 
		LDS   R24                , KerBase+OFB_LPR        ;load lowest priority   (  2 clocks) 
    1c58:	80 91 36 01 	lds	r24, 0x0136
		RET                                               ;return from subroutine (  4 clocks) 
    1c5c:	08 95       	ret

00001c5e <Kernel_High_Prio_Task_ID_Get>:
;used registers          : R24                                                                 
;arg registers           : None                                                                
;return registers        : R24(HighstPriorityTaskID)->UserTaskID (Excluding Idle Task)         
;unsafe access registers : R24                                                                 
Kernel_High_Prio_Task_ID_Get:                             ;total 0.88uS @8MHz     (  7 clocks) 
		LDS   R24                , KerBase+OFB_PTID       ;load priority tak_id   (  2 clocks) 
    1c5e:	80 91 37 01 	lds	r24, 0x0137
		DEC   R24                                         ;decrement by 1         (  1 clock ) 
    1c62:	8a 95       	dec	r24
		RET                                               ;return from subroutine (  4 clocks) 
    1c64:	08 95       	ret

00001c66 <Kernel_Abs_High_Prio_Task_ID_Get>:
;used registers          : R24                                                                 
;arg registers           : None                                                                
;return registers        : R24(HighstPriorityTaskID)->AbsoluteTaskID (Including Idle Task)     
;unsafe access registers : R24                                                                 
Kernel_Abs_High_Prio_Task_ID_Get:                         ;total 0.75uS @8MHz     (  6 clocks) 
		LDS   R24                , KerBase+OFB_PTID       ;load priority tak_id   (  2 clocks) 
    1c66:	80 91 37 01 	lds	r24, 0x0137
		RET                                               ;return from subroutine (  4 clocks) 
    1c6a:	08 95       	ret

00001c6c <Kernel_CPU_Usage_Get>:
;arg registers           : None                                                                
;return registers        : R24(CurrentCpuUsage)->In percentage                                 
;unsafe access registers : R24                                                                 
Kernel_CPU_Usage_Get:                                     ;total 0.75uS @8MHz     (  6 clocks) 
		;get cpu usage, return R24                                                             
		LDS   R24                , KerBase+OFB_USAGE      ;load cpu usage         (  2 clocks) 
    1c6c:	80 91 3a 01 	lds	r24, 0x013A
		RET                                               ;return from subroutine (  4 clocks) 
    1c70:	08 95       	ret

00001c72 <Debug_Init>:


;;===================================debug init starting====================================;; 
Debug_Init:                                               ;total 2.38uS @8MHz     ( 19 clocks) 
        ;init registers for UART0 (Arg R25:R24->UBRRH:UBRRL)                                   
		LDI   R18                , (1<<1)                 ;mask U2x               (  1 clock ) 
    1c72:	22 e0       	ldi	r18, 0x02	; 2
		STS   SRUCSR0A           , R18                    ;load val to UCSR0A     (  2 clocks) 
    1c74:	20 93 c0 00 	sts	0x00C0, r18
		MOV   R18                , R25                    ;copy R25->baud rate H  (  1 clock ) 
    1c78:	29 2f       	mov	r18, r25
		STS   SRUBRR0H           , R18                    ;load val to UBRR0H     (  2 clocks) 
    1c7a:	20 93 c5 00 	sts	0x00C5, r18
		MOV   R18                , R24                    ;copy R24->baud rate L  (  1 clock ) 
    1c7e:	28 2f       	mov	r18, r24
		STS   SRUBRR0L           , R18                    ;load val to UBRR0L     (  2 clocks) 
    1c80:	20 93 c4 00 	sts	0x00C4, r18
		LDI   R18                , (1<<1)|(1<<2)          ;config 8 data bit      (  1 clock ) 
    1c84:	26 e0       	ldi	r18, 0x06	; 6
		STS   SRUCSR0C           , R18                    ;load val to UCSR0C     (  2 clocks) 
    1c86:	20 93 c2 00 	sts	0x00C2, r18
		LDI   R18                , (1<<3)                 ;enable tx              (  1 clock ) 
    1c8a:	28 e0       	ldi	r18, 0x08	; 8
		STS   SRUCSR0B           , R18                    ;load val to UCSR0B     (  2 clocks) 
    1c8c:	20 93 c1 00 	sts	0x00C1, r18
        RET                                               ;return from subroutine (  4 clocks) 
    1c90:	08 95       	ret

00001c92 <Debug_Tx_Byte>:


;;====================================debug tx starting=====================================;; 
Debug_Tx_Byte:                                            ;total 2.00uS+LT @8MHz  ( 16 clocks) 
		;write single byte to data register (Arg R24)                                          
		PUSH  R18                                         ;save reg               (  2 clocks) 
    1c92:	2f 93       	push	r18
		STS   SRUDR0             , R24                    ;load val to UDR0       (  2 clocks) 
    1c94:	80 93 c6 00 	sts	0x00C6, r24

00001c98 <__UDRE0_CLEARED>:
                                                                                               
    __UDRE0_CLEARED:                                      ;undefined loop wrt ck               
		LDS   R18                , SRUCSR0A               ;load UCSR0A to R18     (  2 clocks) 
    1c98:	20 91 c0 00 	lds	r18, 0x00C0
		SBRS  R18                , 0x05                   ;skip if UDRE0 is set   (  2 clocks) 
    1c9c:	25 ff       	sbrs	r18, 5
		RJMP  __UDRE0_CLEARED                             ;wait until UDRE0 is set(  2 clocks) 
    1c9e:	fc cf       	rjmp	.-8      	; 0x1c98 <__UDRE0_CLEARED>
		POP   R18                                         ;restore reg            (  2 clocks) 
    1ca0:	2f 91       	pop	r18
        RET                                               ;return from subroutine (  4 clocks) 
    1ca2:	08 95       	ret

00001ca4 <Debug_Tx_Word>:


;;==================================debug tx word starting==================================;; 
Debug_Tx_Word:                                            ;total 2.00uS+LT @8MHz  ( 16 clocks) 
		;write 2 bytes, (Arg R24, R25), Args retained                                          
		PUSH  R24                                         ;save reg               (  2 clocks) 
    1ca4:	8f 93       	push	r24
		MOV   R24                , R25                    ;copy reg               (  1 clock ) 
    1ca6:	89 2f       	mov	r24, r25
		CALL  Debug_Tx_Byte                               ;send via uart          ( 21 clocks) 
    1ca8:	0e 94 49 0e 	call	0x1c92	; 0x1c92 <Debug_Tx_Byte>
        POP   R24                                         ;restore reg            (  2 clocks) 
    1cac:	8f 91       	pop	r24
		CALL  Debug_Tx_Byte                               ;send via uart          ( 21 clocks) 
    1cae:	0e 94 49 0e 	call	0x1c92	; 0x1c92 <Debug_Tx_Byte>
        RET                                               ;return from subroutine (  4 clocks) 
    1cb2:	08 95       	ret

00001cb4 <Debug_Tx_Byte_Conf>:


;;================================debug tx confirm starting=================================;; 
Debug_Tx_Byte_Conf:                                       ;total 2.63uS+LT @8MHz  ( 21 clocks) 
        ;write 1 byte, (Arg R24), Args retained                                                
		PUSH  R18                                         ;save reg               (  2 clocks) 
    1cb4:	2f 93       	push	r18
		STS   SRUDR0             , R24                    ;load val to UDR0,      (  2 clocks) 
    1cb6:	80 93 c6 00 	sts	0x00C6, r24

00001cba <__TXC0_CLEARED>:
    __TXC0_CLEARED:                                                                            
		LDS   R18                , SRUCSR0A               ;load UCSR0A to R18,    (  2 clocks) 
    1cba:	20 91 c0 00 	lds	r18, 0x00C0
		SBRS  R18                , 0x06                   ;skip if TXC0 is set,   (  2 clocks) 
    1cbe:	26 ff       	sbrs	r18, 6
		RJMP  __TXC0_CLEARED                              ;wait until TXC0 is set (  2 clocks) 
    1cc0:	fc cf       	rjmp	.-8      	; 0x1cba <__TXC0_CLEARED>
		LDS   R18                , SRUCSR0A               ;load UCSR0A to R18,    (  2 clocks) 
    1cc2:	20 91 c0 00 	lds	r18, 0x00C0
		ORI   R18                , (1<<6)                 ;mask bit 6,            (  1 clock ) 
    1cc6:	20 64       	ori	r18, 0x40	; 64
		STS   SRUCSR0A           , R18                    ;write reg with bit msk (  2 clocks) 
    1cc8:	20 93 c0 00 	sts	0x00C0, r18
		POP   R18                                         ;restore reg            (  2 clocks) 
    1ccc:	2f 91       	pop	r18
        RET                                               ;return from subroutine (  4 clocks) 
    1cce:	08 95       	ret

00001cd0 <Debug_Tx_Word_Conf>:


;;==============================debug tx word confirm starting==============================;; 
Debug_Tx_Word_Conf:                                       ;total 6.38uS+LT @8MHz  ( 51 clocks) 
        ;write 2 bytes, (Arg R24, R25), Args retained                                          
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1cd0:	0e 94 5a 0e 	call	0x1cb4	; 0x1cb4 <Debug_Tx_Byte_Conf>
		PUSH  R24                                         ;save reg               (  2 clocks) 
    1cd4:	8f 93       	push	r24
		MOV   R24                , R25                    ;copy R25 to R24        (  1 clock ) 
    1cd6:	89 2f       	mov	r24, r25
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1cd8:	0e 94 5a 0e 	call	0x1cb4	; 0x1cb4 <Debug_Tx_Byte_Conf>
		POP   R24                                         ;restore reg            (  2 clocks) 
    1cdc:	8f 91       	pop	r24
        RET                                               ;return from subroutine (  4 clocks) 
    1cde:	08 95       	ret

00001ce0 <Debug_Tx_DWord_Conf>:


;;==============================debug tx dword confirm starting=============================;; 
Debug_Tx_DWord_Conf:                                      ;total 12.38uS+LT @8MHz ( 99 clocks) 
        ;write 4 bytes, (Arg R22-R25), Args retained                                           
		STS   SRGPIOR1           , R24                    ;store R24 val,           (2 clocks) 
    1ce0:	80 93 4a 00 	sts	0x004A, r24
		MOV   R24                , R22                    ;copy R22 to R24          (1 clock ) 
    1ce4:	86 2f       	mov	r24, r22
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1ce6:	0e 94 5a 0e 	call	0x1cb4	; 0x1cb4 <Debug_Tx_Byte_Conf>
		MOV   R24                , R23                    ;copy R23 to R24          (1 clock ) 
    1cea:	87 2f       	mov	r24, r23
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1cec:	0e 94 5a 0e 	call	0x1cb4	; 0x1cb4 <Debug_Tx_Byte_Conf>
		LDS   R24                , SRGPIOR1               ;restore R24              (2 clocks) 
    1cf0:	80 91 4a 00 	lds	r24, 0x004A
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1cf4:	0e 94 5a 0e 	call	0x1cb4	; 0x1cb4 <Debug_Tx_Byte_Conf>
		STS   SRGPIOR1           , R24                    ;store R24 val,           (2 clocks) 
    1cf8:	80 93 4a 00 	sts	0x004A, r24
		MOV   R24                , R25                    ;copy R22 to R24          (1 clock ) 
    1cfc:	89 2f       	mov	r24, r25
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1cfe:	0e 94 5a 0e 	call	0x1cb4	; 0x1cb4 <Debug_Tx_Byte_Conf>
		LDS   R24                , SRGPIOR1               ;restore R24 val,         (2 clocks) 
    1d02:	80 91 4a 00 	lds	r24, 0x004A
        RET                                               ;return from subroutine,  (4 clocks) 
    1d06:	08 95       	ret

00001d08 <Debug_Tx_From_RAM>:


;;=============================debug tx confirm from ram starting===========================;; 
Debug_Tx_From_RAM:                                        ;total 4.38uS+LT @8MHz  ( 35 clocks) 
        ;print data from RAM address (Arg R24-R25)                                             
		MOV   R16                , R30                    ;copy R30 to R16          (1 clock ) 
    1d08:	0e 2f       	mov	r16, r30
		MOV   R17                , R31                    ;copy R31 to R17          (1 clock ) 
    1d0a:	1f 2f       	mov	r17, r31
		MOV   R18                , R24                    ;copy R24 to R18          (1 clock ) 
    1d0c:	28 2f       	mov	r18, r24
		MOV   R30                , R24                    ;copy R22 to R24          (1 clock ) 
    1d0e:	e8 2f       	mov	r30, r24
		MOV   R31                , R25                    ;copy R22 to R24          (1 clock ) 
    1d10:	f9 2f       	mov	r31, r25
		LD    R24                , Z                      ;load val to R24          (2 clocks) 
    1d12:	80 81       	ld	r24, Z
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1d14:	0e 94 5a 0e 	call	0x1cb4	; 0x1cb4 <Debug_Tx_Byte_Conf>
		MOV   R30                , R16                    ;copy R16 to R30          (1 clock ) 
    1d18:	e0 2f       	mov	r30, r16
		MOV   R31                , R17                    ;copy R17 to R31          (1 clock ) 
    1d1a:	f1 2f       	mov	r31, r17
		MOV   R24                , R18                    ;copy R18 to R24          (1 clock ) 
    1d1c:	82 2f       	mov	r24, r18
        RET                                               ;return from subroutine,  (4 clocks) 
    1d1e:	08 95       	ret

00001d20 <Debug_Tx_RAM_Area>:

;;=============================debug tx confirm ram area starting===========================;; 
Debug_Tx_RAM_Area:                                        ;5.5uS+LT x R22 @8MHz   ( 44 clocks) 
        ;print data from RAM address (arguments R24:R25, R22)                                  
	__DUMP_BYTES:                                                                              
	    CALL  Debug_Tx_From_RAM                           ;send via uart from ram              
    1d20:	0e 94 84 0e 	call	0x1d08	; 0x1d08 <Debug_Tx_From_RAM>
		SUBI  R24                , 0x01                   ;decrement from LSByte               
    1d24:	81 50       	subi	r24, 0x01	; 1
        SBCI  R25                , 0x00                   ;decrement if carry                  
    1d26:	90 40       	sbci	r25, 0x00	; 0
		SUBI  R22                , 0x01                   ;decrement                           
    1d28:	61 50       	subi	r22, 0x01	; 1
		BRNE  __DUMP_BYTES                                                                     
    1d2a:	d1 f7       	brne	.-12     	; 0x1d20 <Debug_Tx_RAM_Area>
        RET                                               ;return from subroutine,  (4 clocks) 
    1d2c:	08 95       	ret

00001d2e <__mulsi3>:
    1d2e:	62 9f       	mul	r22, r18
    1d30:	d0 01       	movw	r26, r0
    1d32:	73 9f       	mul	r23, r19
    1d34:	f0 01       	movw	r30, r0
    1d36:	82 9f       	mul	r24, r18
    1d38:	e0 0d       	add	r30, r0
    1d3a:	f1 1d       	adc	r31, r1
    1d3c:	64 9f       	mul	r22, r20
    1d3e:	e0 0d       	add	r30, r0
    1d40:	f1 1d       	adc	r31, r1
    1d42:	92 9f       	mul	r25, r18
    1d44:	f0 0d       	add	r31, r0
    1d46:	83 9f       	mul	r24, r19
    1d48:	f0 0d       	add	r31, r0
    1d4a:	74 9f       	mul	r23, r20
    1d4c:	f0 0d       	add	r31, r0
    1d4e:	65 9f       	mul	r22, r21
    1d50:	f0 0d       	add	r31, r0
    1d52:	99 27       	eor	r25, r25
    1d54:	72 9f       	mul	r23, r18
    1d56:	b0 0d       	add	r27, r0
    1d58:	e1 1d       	adc	r30, r1
    1d5a:	f9 1f       	adc	r31, r25
    1d5c:	63 9f       	mul	r22, r19
    1d5e:	b0 0d       	add	r27, r0
    1d60:	e1 1d       	adc	r30, r1
    1d62:	f9 1f       	adc	r31, r25
    1d64:	bd 01       	movw	r22, r26
    1d66:	cf 01       	movw	r24, r30
    1d68:	11 24       	eor	r1, r1
    1d6a:	08 95       	ret

00001d6c <__udivmodsi4>:
    1d6c:	a1 e2       	ldi	r26, 0x21	; 33
    1d6e:	1a 2e       	mov	r1, r26
    1d70:	aa 1b       	sub	r26, r26
    1d72:	bb 1b       	sub	r27, r27
    1d74:	fd 01       	movw	r30, r26
    1d76:	0d c0       	rjmp	.+26     	; 0x1d92 <__udivmodsi4_ep>

00001d78 <__udivmodsi4_loop>:
    1d78:	aa 1f       	adc	r26, r26
    1d7a:	bb 1f       	adc	r27, r27
    1d7c:	ee 1f       	adc	r30, r30
    1d7e:	ff 1f       	adc	r31, r31
    1d80:	a2 17       	cp	r26, r18
    1d82:	b3 07       	cpc	r27, r19
    1d84:	e4 07       	cpc	r30, r20
    1d86:	f5 07       	cpc	r31, r21
    1d88:	20 f0       	brcs	.+8      	; 0x1d92 <__udivmodsi4_ep>
    1d8a:	a2 1b       	sub	r26, r18
    1d8c:	b3 0b       	sbc	r27, r19
    1d8e:	e4 0b       	sbc	r30, r20
    1d90:	f5 0b       	sbc	r31, r21

00001d92 <__udivmodsi4_ep>:
    1d92:	66 1f       	adc	r22, r22
    1d94:	77 1f       	adc	r23, r23
    1d96:	88 1f       	adc	r24, r24
    1d98:	99 1f       	adc	r25, r25
    1d9a:	1a 94       	dec	r1
    1d9c:	69 f7       	brne	.-38     	; 0x1d78 <__udivmodsi4_loop>
    1d9e:	60 95       	com	r22
    1da0:	70 95       	com	r23
    1da2:	80 95       	com	r24
    1da4:	90 95       	com	r25
    1da6:	9b 01       	movw	r18, r22
    1da8:	ac 01       	movw	r20, r24
    1daa:	bd 01       	movw	r22, r26
    1dac:	cf 01       	movw	r24, r30
    1dae:	08 95       	ret

00001db0 <_exit>:
    1db0:	f8 94       	cli

00001db2 <__stop_program>:
    1db2:	ff cf       	rjmp	.-2      	; 0x1db2 <__stop_program>
