

================================================================
== Vitis HLS Report for 'LinearContrastStretching_Pipeline_VITIS_LOOP_27_1'
================================================================
* Date:           Sat Apr  6 10:43:59 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        image_linear_contrast
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_27_1  |        ?|        ?|        43|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 43


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 43
* Pipeline : 1
  Pipeline-0 : II = 1, D = 43, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.14>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 46 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sub12_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub12"   --->   Operation 47 'read' 'sub12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sub10_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub10"   --->   Operation 48 'read' 'sub10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%high_new_threshold_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %high_new_threshold"   --->   Operation 49 'read' 'high_new_threshold_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sub6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub6"   --->   Operation 50 'read' 'sub6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%sub4_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub4"   --->   Operation 51 'read' 'sub4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%high_threshold_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %high_threshold"   --->   Operation 52 'read' 'high_threshold_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%low_threshold_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %low_threshold"   --->   Operation 53 'read' 'low_threshold_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%low_new_threshold_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %low_new_threshold"   --->   Operation 54 'read' 'low_new_threshold_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%image_length_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %image_length"   --->   Operation 55 'read' 'image_length_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln27_1_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %sext_ln27_1"   --->   Operation 56 'read' 'sext_ln27_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln27_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %sext_ln27"   --->   Operation 57 'read' 'sext_ln27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln27_1_cast = sext i30 %sext_ln27_1_read"   --->   Operation 58 'sext' 'sext_ln27_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln27_cast = sext i30 %sext_ln27_read"   --->   Operation 59 'sext' 'sext_ln27_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_in, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_10, void @empty_5, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_out, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %idx"   --->   Operation 62 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 63 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%idx_1 = load i32 %idx" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:27]   --->   Operation 64 'load' 'idx_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (2.55ns)   --->   "%icmp_ln27 = icmp_eq  i32 %idx_1, i32 %image_length_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:27]   --->   Operation 65 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (2.55ns)   --->   "%add_ln27 = add i32 %idx_1, i32 1" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:27]   --->   Operation 66 'add' 'add_ln27' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %new.body.for.body, void %for.end.loopexit.exitStub" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:27]   --->   Operation 67 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (1.58ns)   --->   "%store_ln27 = store i32 %add_ln27, i32 %idx" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:27]   --->   Operation 68 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%image_in_addr = getelementptr i32 %image_in, i32 %sext_ln27_cast" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:27]   --->   Operation 69 'getelementptr' 'image_in_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (7.30ns)   --->   "%before = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %image_in_addr" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:29]   --->   Operation 70 'read' 'before' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:27]   --->   Operation 71 'specloopname' 'specloopname_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (2.55ns)   --->   "%icmp_ln31 = icmp_ult  i32 %before, i32 %low_threshold_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:31]   --->   Operation 72 'icmp' 'icmp_ln31' <Predicate = (!icmp_ln27)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %if.else, void %if.then" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:31]   --->   Operation 73 'br' 'br_ln31' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (2.55ns)   --->   "%icmp_ln35 = icmp_ugt  i32 %before, i32 %high_threshold_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:35]   --->   Operation 74 'icmp' 'icmp_ln35' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35, void %if.else8, void %if.then3" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:35]   --->   Operation 75 'br' 'br_ln35' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (2.55ns)   --->   "%sub_ln41 = sub i32 %before, i32 %low_threshold_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:41]   --->   Operation 76 'sub' 'sub_ln41' <Predicate = (!icmp_ln27 & !icmp_ln31 & !icmp_ln35)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (2.55ns)   --->   "%sub_ln37 = sub i32 %before, i32 %high_threshold_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:37]   --->   Operation 77 'sub' 'sub_ln37' <Predicate = (!icmp_ln27 & !icmp_ln31 & icmp_ln35)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.70ns)   --->   Input mux for Operation 78 '%mul_ln33 = mul i32 %before, i32 %low_new_threshold_read'
ST_3 : Operation 78 [2/2] (5.20ns)   --->   "%mul_ln33 = mul i32 %before, i32 %low_new_threshold_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:33]   --->   Operation 78 'mul' 'mul_ln33' <Predicate = (!icmp_ln27 & icmp_ln31)> <Delay = 5.20> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : [1/1] (1.70ns)   --->   Input mux for Operation 79 '%mul_ln41 = mul i32 %sub_ln41, i32 %sub10_read'
ST_4 : Operation 79 [2/2] (5.20ns)   --->   "%mul_ln41 = mul i32 %sub_ln41, i32 %sub10_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:41]   --->   Operation 79 'mul' 'mul_ln41' <Predicate = (!icmp_ln27 & !icmp_ln31 & !icmp_ln35)> <Delay = 5.20> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.70ns)   --->   Input mux for Operation 80 '%mul_ln37 = mul i32 %sub_ln37, i32 %sub4_read'
ST_4 : Operation 80 [2/2] (5.20ns)   --->   "%mul_ln37 = mul i32 %sub_ln37, i32 %sub4_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:37]   --->   Operation 80 'mul' 'mul_ln37' <Predicate = (!icmp_ln27 & !icmp_ln31 & icmp_ln35)> <Delay = 5.20> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/2] (6.91ns)   --->   "%mul_ln33 = mul i32 %before, i32 %low_new_threshold_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:33]   --->   Operation 81 'mul' 'mul_ln33' <Predicate = (!icmp_ln27 & icmp_ln31)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 82 [1/2] (6.91ns)   --->   "%mul_ln41 = mul i32 %sub_ln41, i32 %sub10_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:41]   --->   Operation 82 'mul' 'mul_ln41' <Predicate = (!icmp_ln27 & !icmp_ln31 & !icmp_ln35)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/2] (6.91ns)   --->   "%mul_ln37 = mul i32 %sub_ln37, i32 %sub4_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:37]   --->   Operation 83 'mul' 'mul_ln37' <Predicate = (!icmp_ln27 & !icmp_ln31 & icmp_ln35)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [36/36] (4.33ns)   --->   "%after = udiv i32 %mul_ln33, i32 %low_threshold_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:33]   --->   Operation 84 'udiv' 'after' <Predicate = (!icmp_ln27 & icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.33>
ST_6 : Operation 85 [36/36] (4.33ns)   --->   "%udiv_ln41 = udiv i32 %mul_ln41, i32 %sub12_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:41]   --->   Operation 85 'udiv' 'udiv_ln41' <Predicate = (!icmp_ln27 & !icmp_ln31 & !icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [36/36] (4.33ns)   --->   "%udiv_ln37 = udiv i32 %mul_ln37, i32 %sub6_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:37]   --->   Operation 86 'udiv' 'udiv_ln37' <Predicate = (!icmp_ln27 & !icmp_ln31 & icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [35/36] (4.33ns)   --->   "%after = udiv i32 %mul_ln33, i32 %low_threshold_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:33]   --->   Operation 87 'udiv' 'after' <Predicate = (!icmp_ln27 & icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.33>
ST_7 : Operation 88 [35/36] (4.33ns)   --->   "%udiv_ln41 = udiv i32 %mul_ln41, i32 %sub12_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:41]   --->   Operation 88 'udiv' 'udiv_ln41' <Predicate = (!icmp_ln27 & !icmp_ln31 & !icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [35/36] (4.33ns)   --->   "%udiv_ln37 = udiv i32 %mul_ln37, i32 %sub6_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:37]   --->   Operation 89 'udiv' 'udiv_ln37' <Predicate = (!icmp_ln27 & !icmp_ln31 & icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [34/36] (4.33ns)   --->   "%after = udiv i32 %mul_ln33, i32 %low_threshold_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:33]   --->   Operation 90 'udiv' 'after' <Predicate = (!icmp_ln27 & icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.33>
ST_8 : Operation 91 [34/36] (4.33ns)   --->   "%udiv_ln41 = udiv i32 %mul_ln41, i32 %sub12_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:41]   --->   Operation 91 'udiv' 'udiv_ln41' <Predicate = (!icmp_ln27 & !icmp_ln31 & !icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [34/36] (4.33ns)   --->   "%udiv_ln37 = udiv i32 %mul_ln37, i32 %sub6_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:37]   --->   Operation 92 'udiv' 'udiv_ln37' <Predicate = (!icmp_ln27 & !icmp_ln31 & icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [33/36] (4.33ns)   --->   "%after = udiv i32 %mul_ln33, i32 %low_threshold_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:33]   --->   Operation 93 'udiv' 'after' <Predicate = (!icmp_ln27 & icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.33>
ST_9 : Operation 94 [33/36] (4.33ns)   --->   "%udiv_ln41 = udiv i32 %mul_ln41, i32 %sub12_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:41]   --->   Operation 94 'udiv' 'udiv_ln41' <Predicate = (!icmp_ln27 & !icmp_ln31 & !icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 95 [33/36] (4.33ns)   --->   "%udiv_ln37 = udiv i32 %mul_ln37, i32 %sub6_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:37]   --->   Operation 95 'udiv' 'udiv_ln37' <Predicate = (!icmp_ln27 & !icmp_ln31 & icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 96 [32/36] (4.33ns)   --->   "%after = udiv i32 %mul_ln33, i32 %low_threshold_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:33]   --->   Operation 96 'udiv' 'after' <Predicate = (!icmp_ln27 & icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.33>
ST_10 : Operation 97 [32/36] (4.33ns)   --->   "%udiv_ln41 = udiv i32 %mul_ln41, i32 %sub12_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:41]   --->   Operation 97 'udiv' 'udiv_ln41' <Predicate = (!icmp_ln27 & !icmp_ln31 & !icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 98 [32/36] (4.33ns)   --->   "%udiv_ln37 = udiv i32 %mul_ln37, i32 %sub6_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:37]   --->   Operation 98 'udiv' 'udiv_ln37' <Predicate = (!icmp_ln27 & !icmp_ln31 & icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 99 [31/36] (4.33ns)   --->   "%after = udiv i32 %mul_ln33, i32 %low_threshold_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:33]   --->   Operation 99 'udiv' 'after' <Predicate = (!icmp_ln27 & icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.33>
ST_11 : Operation 100 [31/36] (4.33ns)   --->   "%udiv_ln41 = udiv i32 %mul_ln41, i32 %sub12_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:41]   --->   Operation 100 'udiv' 'udiv_ln41' <Predicate = (!icmp_ln27 & !icmp_ln31 & !icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 101 [31/36] (4.33ns)   --->   "%udiv_ln37 = udiv i32 %mul_ln37, i32 %sub6_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:37]   --->   Operation 101 'udiv' 'udiv_ln37' <Predicate = (!icmp_ln27 & !icmp_ln31 & icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 102 [30/36] (4.33ns)   --->   "%after = udiv i32 %mul_ln33, i32 %low_threshold_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:33]   --->   Operation 102 'udiv' 'after' <Predicate = (!icmp_ln27 & icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.33>
ST_12 : Operation 103 [30/36] (4.33ns)   --->   "%udiv_ln41 = udiv i32 %mul_ln41, i32 %sub12_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:41]   --->   Operation 103 'udiv' 'udiv_ln41' <Predicate = (!icmp_ln27 & !icmp_ln31 & !icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 104 [30/36] (4.33ns)   --->   "%udiv_ln37 = udiv i32 %mul_ln37, i32 %sub6_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:37]   --->   Operation 104 'udiv' 'udiv_ln37' <Predicate = (!icmp_ln27 & !icmp_ln31 & icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 105 [29/36] (4.33ns)   --->   "%after = udiv i32 %mul_ln33, i32 %low_threshold_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:33]   --->   Operation 105 'udiv' 'after' <Predicate = (!icmp_ln27 & icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.33>
ST_13 : Operation 106 [29/36] (4.33ns)   --->   "%udiv_ln41 = udiv i32 %mul_ln41, i32 %sub12_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:41]   --->   Operation 106 'udiv' 'udiv_ln41' <Predicate = (!icmp_ln27 & !icmp_ln31 & !icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 107 [29/36] (4.33ns)   --->   "%udiv_ln37 = udiv i32 %mul_ln37, i32 %sub6_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:37]   --->   Operation 107 'udiv' 'udiv_ln37' <Predicate = (!icmp_ln27 & !icmp_ln31 & icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 108 [28/36] (4.33ns)   --->   "%after = udiv i32 %mul_ln33, i32 %low_threshold_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:33]   --->   Operation 108 'udiv' 'after' <Predicate = (!icmp_ln27 & icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.33>
ST_14 : Operation 109 [28/36] (4.33ns)   --->   "%udiv_ln41 = udiv i32 %mul_ln41, i32 %sub12_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:41]   --->   Operation 109 'udiv' 'udiv_ln41' <Predicate = (!icmp_ln27 & !icmp_ln31 & !icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 110 [28/36] (4.33ns)   --->   "%udiv_ln37 = udiv i32 %mul_ln37, i32 %sub6_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:37]   --->   Operation 110 'udiv' 'udiv_ln37' <Predicate = (!icmp_ln27 & !icmp_ln31 & icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 111 [27/36] (4.33ns)   --->   "%after = udiv i32 %mul_ln33, i32 %low_threshold_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:33]   --->   Operation 111 'udiv' 'after' <Predicate = (!icmp_ln27 & icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.33>
ST_15 : Operation 112 [27/36] (4.33ns)   --->   "%udiv_ln41 = udiv i32 %mul_ln41, i32 %sub12_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:41]   --->   Operation 112 'udiv' 'udiv_ln41' <Predicate = (!icmp_ln27 & !icmp_ln31 & !icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 113 [27/36] (4.33ns)   --->   "%udiv_ln37 = udiv i32 %mul_ln37, i32 %sub6_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:37]   --->   Operation 113 'udiv' 'udiv_ln37' <Predicate = (!icmp_ln27 & !icmp_ln31 & icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 114 [26/36] (4.33ns)   --->   "%after = udiv i32 %mul_ln33, i32 %low_threshold_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:33]   --->   Operation 114 'udiv' 'after' <Predicate = (!icmp_ln27 & icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.33>
ST_16 : Operation 115 [26/36] (4.33ns)   --->   "%udiv_ln41 = udiv i32 %mul_ln41, i32 %sub12_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:41]   --->   Operation 115 'udiv' 'udiv_ln41' <Predicate = (!icmp_ln27 & !icmp_ln31 & !icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 116 [26/36] (4.33ns)   --->   "%udiv_ln37 = udiv i32 %mul_ln37, i32 %sub6_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:37]   --->   Operation 116 'udiv' 'udiv_ln37' <Predicate = (!icmp_ln27 & !icmp_ln31 & icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 117 [25/36] (4.33ns)   --->   "%after = udiv i32 %mul_ln33, i32 %low_threshold_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:33]   --->   Operation 117 'udiv' 'after' <Predicate = (!icmp_ln27 & icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.33>
ST_17 : Operation 118 [25/36] (4.33ns)   --->   "%udiv_ln41 = udiv i32 %mul_ln41, i32 %sub12_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:41]   --->   Operation 118 'udiv' 'udiv_ln41' <Predicate = (!icmp_ln27 & !icmp_ln31 & !icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 119 [25/36] (4.33ns)   --->   "%udiv_ln37 = udiv i32 %mul_ln37, i32 %sub6_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:37]   --->   Operation 119 'udiv' 'udiv_ln37' <Predicate = (!icmp_ln27 & !icmp_ln31 & icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 120 [24/36] (4.33ns)   --->   "%after = udiv i32 %mul_ln33, i32 %low_threshold_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:33]   --->   Operation 120 'udiv' 'after' <Predicate = (!icmp_ln27 & icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.33>
ST_18 : Operation 121 [24/36] (4.33ns)   --->   "%udiv_ln41 = udiv i32 %mul_ln41, i32 %sub12_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:41]   --->   Operation 121 'udiv' 'udiv_ln41' <Predicate = (!icmp_ln27 & !icmp_ln31 & !icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 122 [24/36] (4.33ns)   --->   "%udiv_ln37 = udiv i32 %mul_ln37, i32 %sub6_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:37]   --->   Operation 122 'udiv' 'udiv_ln37' <Predicate = (!icmp_ln27 & !icmp_ln31 & icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 123 [23/36] (4.33ns)   --->   "%after = udiv i32 %mul_ln33, i32 %low_threshold_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:33]   --->   Operation 123 'udiv' 'after' <Predicate = (!icmp_ln27 & icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.33>
ST_19 : Operation 124 [23/36] (4.33ns)   --->   "%udiv_ln41 = udiv i32 %mul_ln41, i32 %sub12_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:41]   --->   Operation 124 'udiv' 'udiv_ln41' <Predicate = (!icmp_ln27 & !icmp_ln31 & !icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 125 [23/36] (4.33ns)   --->   "%udiv_ln37 = udiv i32 %mul_ln37, i32 %sub6_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:37]   --->   Operation 125 'udiv' 'udiv_ln37' <Predicate = (!icmp_ln27 & !icmp_ln31 & icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 126 [22/36] (4.33ns)   --->   "%after = udiv i32 %mul_ln33, i32 %low_threshold_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:33]   --->   Operation 126 'udiv' 'after' <Predicate = (!icmp_ln27 & icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.33>
ST_20 : Operation 127 [22/36] (4.33ns)   --->   "%udiv_ln41 = udiv i32 %mul_ln41, i32 %sub12_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:41]   --->   Operation 127 'udiv' 'udiv_ln41' <Predicate = (!icmp_ln27 & !icmp_ln31 & !icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 128 [22/36] (4.33ns)   --->   "%udiv_ln37 = udiv i32 %mul_ln37, i32 %sub6_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:37]   --->   Operation 128 'udiv' 'udiv_ln37' <Predicate = (!icmp_ln27 & !icmp_ln31 & icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 129 [21/36] (4.33ns)   --->   "%after = udiv i32 %mul_ln33, i32 %low_threshold_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:33]   --->   Operation 129 'udiv' 'after' <Predicate = (!icmp_ln27 & icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.33>
ST_21 : Operation 130 [21/36] (4.33ns)   --->   "%udiv_ln41 = udiv i32 %mul_ln41, i32 %sub12_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:41]   --->   Operation 130 'udiv' 'udiv_ln41' <Predicate = (!icmp_ln27 & !icmp_ln31 & !icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 131 [21/36] (4.33ns)   --->   "%udiv_ln37 = udiv i32 %mul_ln37, i32 %sub6_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:37]   --->   Operation 131 'udiv' 'udiv_ln37' <Predicate = (!icmp_ln27 & !icmp_ln31 & icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 132 [20/36] (4.33ns)   --->   "%after = udiv i32 %mul_ln33, i32 %low_threshold_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:33]   --->   Operation 132 'udiv' 'after' <Predicate = (!icmp_ln27 & icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.33>
ST_22 : Operation 133 [20/36] (4.33ns)   --->   "%udiv_ln41 = udiv i32 %mul_ln41, i32 %sub12_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:41]   --->   Operation 133 'udiv' 'udiv_ln41' <Predicate = (!icmp_ln27 & !icmp_ln31 & !icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 134 [20/36] (4.33ns)   --->   "%udiv_ln37 = udiv i32 %mul_ln37, i32 %sub6_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:37]   --->   Operation 134 'udiv' 'udiv_ln37' <Predicate = (!icmp_ln27 & !icmp_ln31 & icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 135 [19/36] (4.33ns)   --->   "%after = udiv i32 %mul_ln33, i32 %low_threshold_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:33]   --->   Operation 135 'udiv' 'after' <Predicate = (!icmp_ln27 & icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.33>
ST_23 : Operation 136 [19/36] (4.33ns)   --->   "%udiv_ln41 = udiv i32 %mul_ln41, i32 %sub12_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:41]   --->   Operation 136 'udiv' 'udiv_ln41' <Predicate = (!icmp_ln27 & !icmp_ln31 & !icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 137 [19/36] (4.33ns)   --->   "%udiv_ln37 = udiv i32 %mul_ln37, i32 %sub6_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:37]   --->   Operation 137 'udiv' 'udiv_ln37' <Predicate = (!icmp_ln27 & !icmp_ln31 & icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 138 [18/36] (4.33ns)   --->   "%after = udiv i32 %mul_ln33, i32 %low_threshold_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:33]   --->   Operation 138 'udiv' 'after' <Predicate = (!icmp_ln27 & icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.33>
ST_24 : Operation 139 [18/36] (4.33ns)   --->   "%udiv_ln41 = udiv i32 %mul_ln41, i32 %sub12_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:41]   --->   Operation 139 'udiv' 'udiv_ln41' <Predicate = (!icmp_ln27 & !icmp_ln31 & !icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 140 [18/36] (4.33ns)   --->   "%udiv_ln37 = udiv i32 %mul_ln37, i32 %sub6_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:37]   --->   Operation 140 'udiv' 'udiv_ln37' <Predicate = (!icmp_ln27 & !icmp_ln31 & icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 141 [17/36] (4.33ns)   --->   "%after = udiv i32 %mul_ln33, i32 %low_threshold_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:33]   --->   Operation 141 'udiv' 'after' <Predicate = (!icmp_ln27 & icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.33>
ST_25 : Operation 142 [17/36] (4.33ns)   --->   "%udiv_ln41 = udiv i32 %mul_ln41, i32 %sub12_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:41]   --->   Operation 142 'udiv' 'udiv_ln41' <Predicate = (!icmp_ln27 & !icmp_ln31 & !icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 143 [17/36] (4.33ns)   --->   "%udiv_ln37 = udiv i32 %mul_ln37, i32 %sub6_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:37]   --->   Operation 143 'udiv' 'udiv_ln37' <Predicate = (!icmp_ln27 & !icmp_ln31 & icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 144 [16/36] (4.33ns)   --->   "%after = udiv i32 %mul_ln33, i32 %low_threshold_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:33]   --->   Operation 144 'udiv' 'after' <Predicate = (!icmp_ln27 & icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.33>
ST_26 : Operation 145 [16/36] (4.33ns)   --->   "%udiv_ln41 = udiv i32 %mul_ln41, i32 %sub12_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:41]   --->   Operation 145 'udiv' 'udiv_ln41' <Predicate = (!icmp_ln27 & !icmp_ln31 & !icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 146 [16/36] (4.33ns)   --->   "%udiv_ln37 = udiv i32 %mul_ln37, i32 %sub6_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:37]   --->   Operation 146 'udiv' 'udiv_ln37' <Predicate = (!icmp_ln27 & !icmp_ln31 & icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 147 [15/36] (4.33ns)   --->   "%after = udiv i32 %mul_ln33, i32 %low_threshold_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:33]   --->   Operation 147 'udiv' 'after' <Predicate = (!icmp_ln27 & icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.33>
ST_27 : Operation 148 [15/36] (4.33ns)   --->   "%udiv_ln41 = udiv i32 %mul_ln41, i32 %sub12_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:41]   --->   Operation 148 'udiv' 'udiv_ln41' <Predicate = (!icmp_ln27 & !icmp_ln31 & !icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 149 [15/36] (4.33ns)   --->   "%udiv_ln37 = udiv i32 %mul_ln37, i32 %sub6_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:37]   --->   Operation 149 'udiv' 'udiv_ln37' <Predicate = (!icmp_ln27 & !icmp_ln31 & icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 150 [14/36] (4.33ns)   --->   "%after = udiv i32 %mul_ln33, i32 %low_threshold_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:33]   --->   Operation 150 'udiv' 'after' <Predicate = (!icmp_ln27 & icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.33>
ST_28 : Operation 151 [14/36] (4.33ns)   --->   "%udiv_ln41 = udiv i32 %mul_ln41, i32 %sub12_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:41]   --->   Operation 151 'udiv' 'udiv_ln41' <Predicate = (!icmp_ln27 & !icmp_ln31 & !icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 152 [14/36] (4.33ns)   --->   "%udiv_ln37 = udiv i32 %mul_ln37, i32 %sub6_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:37]   --->   Operation 152 'udiv' 'udiv_ln37' <Predicate = (!icmp_ln27 & !icmp_ln31 & icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 153 [13/36] (4.33ns)   --->   "%after = udiv i32 %mul_ln33, i32 %low_threshold_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:33]   --->   Operation 153 'udiv' 'after' <Predicate = (!icmp_ln27 & icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.33>
ST_29 : Operation 154 [13/36] (4.33ns)   --->   "%udiv_ln41 = udiv i32 %mul_ln41, i32 %sub12_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:41]   --->   Operation 154 'udiv' 'udiv_ln41' <Predicate = (!icmp_ln27 & !icmp_ln31 & !icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 155 [13/36] (4.33ns)   --->   "%udiv_ln37 = udiv i32 %mul_ln37, i32 %sub6_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:37]   --->   Operation 155 'udiv' 'udiv_ln37' <Predicate = (!icmp_ln27 & !icmp_ln31 & icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 156 [12/36] (4.33ns)   --->   "%after = udiv i32 %mul_ln33, i32 %low_threshold_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:33]   --->   Operation 156 'udiv' 'after' <Predicate = (!icmp_ln27 & icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.33>
ST_30 : Operation 157 [12/36] (4.33ns)   --->   "%udiv_ln41 = udiv i32 %mul_ln41, i32 %sub12_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:41]   --->   Operation 157 'udiv' 'udiv_ln41' <Predicate = (!icmp_ln27 & !icmp_ln31 & !icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 158 [12/36] (4.33ns)   --->   "%udiv_ln37 = udiv i32 %mul_ln37, i32 %sub6_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:37]   --->   Operation 158 'udiv' 'udiv_ln37' <Predicate = (!icmp_ln27 & !icmp_ln31 & icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 159 [11/36] (4.33ns)   --->   "%after = udiv i32 %mul_ln33, i32 %low_threshold_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:33]   --->   Operation 159 'udiv' 'after' <Predicate = (!icmp_ln27 & icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.33>
ST_31 : Operation 160 [11/36] (4.33ns)   --->   "%udiv_ln41 = udiv i32 %mul_ln41, i32 %sub12_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:41]   --->   Operation 160 'udiv' 'udiv_ln41' <Predicate = (!icmp_ln27 & !icmp_ln31 & !icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 161 [11/36] (4.33ns)   --->   "%udiv_ln37 = udiv i32 %mul_ln37, i32 %sub6_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:37]   --->   Operation 161 'udiv' 'udiv_ln37' <Predicate = (!icmp_ln27 & !icmp_ln31 & icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 162 [10/36] (4.33ns)   --->   "%after = udiv i32 %mul_ln33, i32 %low_threshold_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:33]   --->   Operation 162 'udiv' 'after' <Predicate = (!icmp_ln27 & icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.33>
ST_32 : Operation 163 [10/36] (4.33ns)   --->   "%udiv_ln41 = udiv i32 %mul_ln41, i32 %sub12_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:41]   --->   Operation 163 'udiv' 'udiv_ln41' <Predicate = (!icmp_ln27 & !icmp_ln31 & !icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 164 [10/36] (4.33ns)   --->   "%udiv_ln37 = udiv i32 %mul_ln37, i32 %sub6_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:37]   --->   Operation 164 'udiv' 'udiv_ln37' <Predicate = (!icmp_ln27 & !icmp_ln31 & icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 165 [9/36] (4.33ns)   --->   "%after = udiv i32 %mul_ln33, i32 %low_threshold_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:33]   --->   Operation 165 'udiv' 'after' <Predicate = (!icmp_ln27 & icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.33>
ST_33 : Operation 166 [9/36] (4.33ns)   --->   "%udiv_ln41 = udiv i32 %mul_ln41, i32 %sub12_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:41]   --->   Operation 166 'udiv' 'udiv_ln41' <Predicate = (!icmp_ln27 & !icmp_ln31 & !icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 167 [9/36] (4.33ns)   --->   "%udiv_ln37 = udiv i32 %mul_ln37, i32 %sub6_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:37]   --->   Operation 167 'udiv' 'udiv_ln37' <Predicate = (!icmp_ln27 & !icmp_ln31 & icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 168 [8/36] (4.33ns)   --->   "%after = udiv i32 %mul_ln33, i32 %low_threshold_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:33]   --->   Operation 168 'udiv' 'after' <Predicate = (!icmp_ln27 & icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.33>
ST_34 : Operation 169 [8/36] (4.33ns)   --->   "%udiv_ln41 = udiv i32 %mul_ln41, i32 %sub12_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:41]   --->   Operation 169 'udiv' 'udiv_ln41' <Predicate = (!icmp_ln27 & !icmp_ln31 & !icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 170 [8/36] (4.33ns)   --->   "%udiv_ln37 = udiv i32 %mul_ln37, i32 %sub6_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:37]   --->   Operation 170 'udiv' 'udiv_ln37' <Predicate = (!icmp_ln27 & !icmp_ln31 & icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 171 [7/36] (4.33ns)   --->   "%after = udiv i32 %mul_ln33, i32 %low_threshold_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:33]   --->   Operation 171 'udiv' 'after' <Predicate = (!icmp_ln27 & icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.33>
ST_35 : Operation 172 [7/36] (4.33ns)   --->   "%udiv_ln41 = udiv i32 %mul_ln41, i32 %sub12_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:41]   --->   Operation 172 'udiv' 'udiv_ln41' <Predicate = (!icmp_ln27 & !icmp_ln31 & !icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 173 [7/36] (4.33ns)   --->   "%udiv_ln37 = udiv i32 %mul_ln37, i32 %sub6_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:37]   --->   Operation 173 'udiv' 'udiv_ln37' <Predicate = (!icmp_ln27 & !icmp_ln31 & icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 174 [6/36] (4.33ns)   --->   "%after = udiv i32 %mul_ln33, i32 %low_threshold_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:33]   --->   Operation 174 'udiv' 'after' <Predicate = (!icmp_ln27 & icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.33>
ST_36 : Operation 175 [6/36] (4.33ns)   --->   "%udiv_ln41 = udiv i32 %mul_ln41, i32 %sub12_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:41]   --->   Operation 175 'udiv' 'udiv_ln41' <Predicate = (!icmp_ln27 & !icmp_ln31 & !icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 176 [6/36] (4.33ns)   --->   "%udiv_ln37 = udiv i32 %mul_ln37, i32 %sub6_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:37]   --->   Operation 176 'udiv' 'udiv_ln37' <Predicate = (!icmp_ln27 & !icmp_ln31 & icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 177 [5/36] (4.33ns)   --->   "%after = udiv i32 %mul_ln33, i32 %low_threshold_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:33]   --->   Operation 177 'udiv' 'after' <Predicate = (!icmp_ln27 & icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.33>
ST_37 : Operation 178 [5/36] (4.33ns)   --->   "%udiv_ln41 = udiv i32 %mul_ln41, i32 %sub12_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:41]   --->   Operation 178 'udiv' 'udiv_ln41' <Predicate = (!icmp_ln27 & !icmp_ln31 & !icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 179 [5/36] (4.33ns)   --->   "%udiv_ln37 = udiv i32 %mul_ln37, i32 %sub6_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:37]   --->   Operation 179 'udiv' 'udiv_ln37' <Predicate = (!icmp_ln27 & !icmp_ln31 & icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 180 [4/36] (4.33ns)   --->   "%after = udiv i32 %mul_ln33, i32 %low_threshold_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:33]   --->   Operation 180 'udiv' 'after' <Predicate = (!icmp_ln27 & icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.33>
ST_38 : Operation 181 [4/36] (4.33ns)   --->   "%udiv_ln41 = udiv i32 %mul_ln41, i32 %sub12_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:41]   --->   Operation 181 'udiv' 'udiv_ln41' <Predicate = (!icmp_ln27 & !icmp_ln31 & !icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 182 [4/36] (4.33ns)   --->   "%udiv_ln37 = udiv i32 %mul_ln37, i32 %sub6_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:37]   --->   Operation 182 'udiv' 'udiv_ln37' <Predicate = (!icmp_ln27 & !icmp_ln31 & icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 183 [3/36] (4.33ns)   --->   "%after = udiv i32 %mul_ln33, i32 %low_threshold_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:33]   --->   Operation 183 'udiv' 'after' <Predicate = (!icmp_ln27 & icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.33>
ST_39 : Operation 184 [3/36] (4.33ns)   --->   "%udiv_ln41 = udiv i32 %mul_ln41, i32 %sub12_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:41]   --->   Operation 184 'udiv' 'udiv_ln41' <Predicate = (!icmp_ln27 & !icmp_ln31 & !icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 185 [3/36] (4.33ns)   --->   "%udiv_ln37 = udiv i32 %mul_ln37, i32 %sub6_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:37]   --->   Operation 185 'udiv' 'udiv_ln37' <Predicate = (!icmp_ln27 & !icmp_ln31 & icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 186 [2/36] (4.33ns)   --->   "%after = udiv i32 %mul_ln33, i32 %low_threshold_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:33]   --->   Operation 186 'udiv' 'after' <Predicate = (!icmp_ln27 & icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.33>
ST_40 : Operation 187 [2/36] (4.33ns)   --->   "%udiv_ln41 = udiv i32 %mul_ln41, i32 %sub12_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:41]   --->   Operation 187 'udiv' 'udiv_ln41' <Predicate = (!icmp_ln27 & !icmp_ln31 & !icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 188 [2/36] (4.33ns)   --->   "%udiv_ln37 = udiv i32 %mul_ln37, i32 %sub6_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:37]   --->   Operation 188 'udiv' 'udiv_ln37' <Predicate = (!icmp_ln27 & !icmp_ln31 & icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 189 [1/36] (4.33ns)   --->   "%after = udiv i32 %mul_ln33, i32 %low_threshold_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:33]   --->   Operation 189 'udiv' 'after' <Predicate = (!icmp_ln27 & icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 190 [1/1] (1.70ns)   --->   "%br_ln34 = br void %for.inc" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:34]   --->   Operation 190 'br' 'br_ln34' <Predicate = (!icmp_ln27 & icmp_ln31)> <Delay = 1.70>

State 41 <SV = 40> <Delay = 6.88>
ST_41 : Operation 191 [1/36] (4.33ns)   --->   "%udiv_ln41 = udiv i32 %mul_ln41, i32 %sub12_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:41]   --->   Operation 191 'udiv' 'udiv_ln41' <Predicate = (!icmp_ln27 & !icmp_ln31 & !icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 192 [1/1] (2.55ns)   --->   "%after_3 = add i32 %udiv_ln41, i32 %low_new_threshold_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:41]   --->   Operation 192 'add' 'after_3' <Predicate = (!icmp_ln27 & !icmp_ln31 & !icmp_ln35)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 193 [1/36] (4.33ns)   --->   "%udiv_ln37 = udiv i32 %mul_ln37, i32 %sub6_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:37]   --->   Operation 193 'udiv' 'udiv_ln37' <Predicate = (!icmp_ln27 & !icmp_ln31 & icmp_ln35)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 194 [1/1] (2.55ns)   --->   "%after_2 = add i32 %udiv_ln37, i32 %high_new_threshold_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:37]   --->   Operation 194 'add' 'after_2' <Predicate = (!icmp_ln27 & !icmp_ln31 & icmp_ln35)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 1.70>
ST_42 : Operation 195 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %image_in"   --->   Operation 195 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 196 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %image_out"   --->   Operation 196 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 197 [1/1] (0.00ns)   --->   "%image_out_addr = getelementptr i32 %image_out, i32 %sext_ln27_1_cast" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:27]   --->   Operation 197 'getelementptr' 'image_out_addr' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 198 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 198 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 199 [1/1] (1.70ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 199 'br' 'br_ln0' <Predicate = (!icmp_ln27 & !icmp_ln31 & !icmp_ln35)> <Delay = 1.70>
ST_42 : Operation 200 [1/1] (1.70ns)   --->   "%br_ln38 = br void %for.inc" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:38]   --->   Operation 200 'br' 'br_ln38' <Predicate = (!icmp_ln27 & !icmp_ln31 & icmp_ln35)> <Delay = 1.70>
ST_42 : Operation 204 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 204 'ret' 'ret_ln0' <Predicate = (icmp_ln27)> <Delay = 0.00>

State 43 <SV = 42> <Delay = 7.30>
ST_43 : Operation 201 [1/1] (0.00ns)   --->   "%after_1 = phi i32 %after, void %if.then, i32 %after_2, void %if.then3, i32 %after_3, void %if.else8"   --->   Operation 201 'phi' 'after_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 202 [1/1] (7.30ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %image_out_addr, i32 %after_1, i4 15" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:44]   --->   Operation 202 'write' 'write_ln44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln27 = br void %for.body" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:27]   --->   Operation 203 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ image_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ image_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln27]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln27_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ image_length]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ low_new_threshold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ low_threshold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ high_threshold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ high_new_threshold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
idx                     (alloca       ) [ 01000000000000000000000000000000000000000000]
sub12_read              (read         ) [ 01111111111111111111111111111111111111111100]
sub10_read              (read         ) [ 01111100000000000000000000000000000000000000]
high_new_threshold_read (read         ) [ 01111111111111111111111111111111111111111100]
sub6_read               (read         ) [ 01111111111111111111111111111111111111111100]
sub4_read               (read         ) [ 01111100000000000000000000000000000000000000]
high_threshold_read     (read         ) [ 01110000000000000000000000000000000000000000]
low_threshold_read      (read         ) [ 01111111111111111111111111111111111111111000]
low_new_threshold_read  (read         ) [ 01111111111111111111111111111111111111111100]
image_length_read       (read         ) [ 00000000000000000000000000000000000000000000]
sext_ln27_1_read        (read         ) [ 00000000000000000000000000000000000000000000]
sext_ln27_read          (read         ) [ 00000000000000000000000000000000000000000000]
sext_ln27_1_cast        (sext         ) [ 01111111111111111111111111111111111111111110]
sext_ln27_cast          (sext         ) [ 01100000000000000000000000000000000000000000]
specinterface_ln0       (specinterface) [ 00000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface) [ 00000000000000000000000000000000000000000000]
store_ln0               (store        ) [ 00000000000000000000000000000000000000000000]
br_ln0                  (br           ) [ 00000000000000000000000000000000000000000000]
idx_1                   (load         ) [ 00000000000000000000000000000000000000000000]
icmp_ln27               (icmp         ) [ 01111111111111111111111111111111111111111111]
add_ln27                (add          ) [ 00000000000000000000000000000000000000000000]
br_ln27                 (br           ) [ 00000000000000000000000000000000000000000000]
store_ln27              (store        ) [ 00000000000000000000000000000000000000000000]
image_in_addr           (getelementptr) [ 00000000000000000000000000000000000000000000]
before                  (read         ) [ 01011000000000000000000000000000000000000000]
specloopname_ln27       (specloopname ) [ 00000000000000000000000000000000000000000000]
icmp_ln31               (icmp         ) [ 01011111111111111111111111111111111111111111]
br_ln31                 (br           ) [ 00000000000000000000000000000000000000000000]
icmp_ln35               (icmp         ) [ 01011111111111111111111111111111111111111111]
br_ln35                 (br           ) [ 00000000000000000000000000000000000000000000]
sub_ln41                (sub          ) [ 01001100000000000000000000000000000000000000]
sub_ln37                (sub          ) [ 01001100000000000000000000000000000000000000]
mul_ln33                (mul          ) [ 01000111111111111111111111111111111111111000]
mul_ln41                (mul          ) [ 01000011111111111111111111111111111111111100]
mul_ln37                (mul          ) [ 01000011111111111111111111111111111111111100]
after                   (udiv         ) [ 01000000000000000000000000000000000000001111]
br_ln34                 (br           ) [ 01000000000000000000000000000000000000001111]
udiv_ln41               (udiv         ) [ 00000000000000000000000000000000000000000000]
after_3                 (add          ) [ 01000000000000000000000000000000000000001011]
udiv_ln37               (udiv         ) [ 00000000000000000000000000000000000000000000]
after_2                 (add          ) [ 01000000000000000000000000000000000000001011]
specbitsmap_ln0         (specbitsmap  ) [ 00000000000000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap  ) [ 00000000000000000000000000000000000000000000]
image_out_addr          (getelementptr) [ 01000000000000000000000000000000000000000001]
specpipeline_ln0        (specpipeline ) [ 00000000000000000000000000000000000000000000]
br_ln0                  (br           ) [ 01000000000000000000000000000000000000001011]
br_ln38                 (br           ) [ 01000000000000000000000000000000000000001011]
after_1                 (phi          ) [ 01000000000000000000000000000000000000000001]
write_ln44              (write        ) [ 00000000000000000000000000000000000000000000]
br_ln27                 (br           ) [ 00000000000000000000000000000000000000000000]
ret_ln0                 (ret          ) [ 00000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="image_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="image_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln27">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln27"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sext_ln27_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln27_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="image_length">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_length"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="low_new_threshold">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="low_new_threshold"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="low_threshold">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="low_threshold"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="high_threshold">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="high_threshold"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="sub4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="sub6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="high_new_threshold">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="high_new_threshold"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="sub10">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="sub12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub12"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="idx_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="sub12_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub12_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="sub10_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub10_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="high_new_threshold_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="40"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="high_new_threshold_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="sub6_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub6_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="sub4_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub4_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="high_threshold_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="high_threshold_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="low_threshold_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="low_threshold_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="low_new_threshold_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="low_new_threshold_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="image_length_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="image_length_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="sext_ln27_1_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="30" slack="0"/>
<pin id="126" dir="0" index="1" bw="30" slack="0"/>
<pin id="127" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln27_1_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="sext_ln27_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="30" slack="0"/>
<pin id="132" dir="0" index="1" bw="30" slack="0"/>
<pin id="133" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln27_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="before_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="before/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="write_ln44_write_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="0" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="1"/>
<pin id="144" dir="0" index="2" bw="32" slack="0"/>
<pin id="145" dir="0" index="3" bw="1" slack="0"/>
<pin id="146" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln44/43 "/>
</bind>
</comp>

<comp id="149" class="1005" name="after_1_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="151" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="after_1 (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="after_1_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="3"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="32" slack="2"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="4" bw="32" slack="2"/>
<pin id="158" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="after_1/43 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="1"/>
<pin id="163" dir="0" index="1" bw="32" slack="2"/>
<pin id="164" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln33/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="1"/>
<pin id="167" dir="0" index="1" bw="32" slack="3"/>
<pin id="168" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln41/4 mul_ln37/4 "/>
</bind>
</comp>

<comp id="169" class="1005" name="reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="1"/>
<pin id="171" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln41 mul_ln37 "/>
</bind>
</comp>

<comp id="173" class="1004" name="sext_ln27_1_cast_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="30" slack="0"/>
<pin id="175" dir="1" index="1" bw="32" slack="41"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27_1_cast/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="sext_ln27_cast_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="30" slack="0"/>
<pin id="179" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27_cast/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln0_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="idx_1_load_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_1/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="icmp_ln27_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="0"/>
<pin id="192" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="add_ln27_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="store_ln27_store_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="0"/>
<pin id="204" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="image_in_addr_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="30" slack="1"/>
<pin id="209" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_in_addr/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="icmp_ln31_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="1"/>
<pin id="214" dir="0" index="1" bw="32" slack="2"/>
<pin id="215" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="icmp_ln35_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="1"/>
<pin id="218" dir="0" index="1" bw="32" slack="2"/>
<pin id="219" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="sub_ln41_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="1"/>
<pin id="222" dir="0" index="1" bw="32" slack="2"/>
<pin id="223" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln41/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="sub_ln37_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="1"/>
<pin id="226" dir="0" index="1" bw="32" slack="2"/>
<pin id="227" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln37/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="1"/>
<pin id="230" dir="0" index="1" bw="32" slack="4"/>
<pin id="231" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="udiv(14) " fcode="udiv"/>
<opset="after/5 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="1"/>
<pin id="234" dir="0" index="1" bw="32" slack="5"/>
<pin id="235" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="udiv(14) " fcode="udiv"/>
<opset="udiv_ln41/6 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="1"/>
<pin id="239" dir="0" index="1" bw="32" slack="5"/>
<pin id="240" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="udiv(14) " fcode="udiv"/>
<opset="udiv_ln37/6 "/>
</bind>
</comp>

<comp id="242" class="1004" name="after_3_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="40"/>
<pin id="245" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="after_3/41 "/>
</bind>
</comp>

<comp id="247" class="1004" name="after_2_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="40"/>
<pin id="250" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="after_2/41 "/>
</bind>
</comp>

<comp id="252" class="1004" name="image_out_addr_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="30" slack="41"/>
<pin id="255" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_out_addr/42 "/>
</bind>
</comp>

<comp id="257" class="1005" name="idx_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="264" class="1005" name="sub12_read_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="5"/>
<pin id="266" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="sub12_read "/>
</bind>
</comp>

<comp id="269" class="1005" name="sub10_read_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="3"/>
<pin id="271" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="sub10_read "/>
</bind>
</comp>

<comp id="274" class="1005" name="high_new_threshold_read_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="40"/>
<pin id="276" dir="1" index="1" bw="32" slack="40"/>
</pin_list>
<bind>
<opset="high_new_threshold_read "/>
</bind>
</comp>

<comp id="279" class="1005" name="sub6_read_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="5"/>
<pin id="281" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="sub6_read "/>
</bind>
</comp>

<comp id="284" class="1005" name="sub4_read_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="3"/>
<pin id="286" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="sub4_read "/>
</bind>
</comp>

<comp id="289" class="1005" name="high_threshold_read_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="2"/>
<pin id="291" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="high_threshold_read "/>
</bind>
</comp>

<comp id="295" class="1005" name="low_threshold_read_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="2"/>
<pin id="297" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="low_threshold_read "/>
</bind>
</comp>

<comp id="302" class="1005" name="low_new_threshold_read_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="2"/>
<pin id="304" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="low_new_threshold_read "/>
</bind>
</comp>

<comp id="308" class="1005" name="sext_ln27_1_cast_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="41"/>
<pin id="310" dir="1" index="1" bw="32" slack="41"/>
</pin_list>
<bind>
<opset="sext_ln27_1_cast "/>
</bind>
</comp>

<comp id="313" class="1005" name="sext_ln27_cast_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="1"/>
<pin id="315" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln27_cast "/>
</bind>
</comp>

<comp id="318" class="1005" name="icmp_ln27_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="1"/>
<pin id="320" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln27 "/>
</bind>
</comp>

<comp id="322" class="1005" name="before_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="1"/>
<pin id="324" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="before "/>
</bind>
</comp>

<comp id="331" class="1005" name="icmp_ln31_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="1"/>
<pin id="333" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln31 "/>
</bind>
</comp>

<comp id="335" class="1005" name="icmp_ln35_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="1"/>
<pin id="337" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln35 "/>
</bind>
</comp>

<comp id="339" class="1005" name="sub_ln41_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="1"/>
<pin id="341" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln41 "/>
</bind>
</comp>

<comp id="344" class="1005" name="sub_ln37_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="1"/>
<pin id="346" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln37 "/>
</bind>
</comp>

<comp id="349" class="1005" name="mul_ln33_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="1"/>
<pin id="351" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln33 "/>
</bind>
</comp>

<comp id="354" class="1005" name="after_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="3"/>
<pin id="356" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="after "/>
</bind>
</comp>

<comp id="359" class="1005" name="after_3_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="2"/>
<pin id="361" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="after_3 "/>
</bind>
</comp>

<comp id="364" class="1005" name="after_2_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="2"/>
<pin id="366" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="after_2 "/>
</bind>
</comp>

<comp id="369" class="1005" name="image_out_addr_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="1"/>
<pin id="371" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="image_out_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="26" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="28" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="24" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="28" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="22" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="28" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="20" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="28" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="18" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="28" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="16" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="28" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="14" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="28" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="12" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="28" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="10" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="28" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="30" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="30" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="50" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="147"><net_src comp="62" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="64" pin="0"/><net_sink comp="141" pin=3"/></net>

<net id="160"><net_src comp="152" pin="6"/><net_sink comp="141" pin=2"/></net>

<net id="172"><net_src comp="165" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="124" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="130" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="185"><net_src comp="36" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="193"><net_src comp="186" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="118" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="186" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="26" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="195" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="210"><net_src comp="0" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="206" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="236"><net_src comp="169" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="169" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="232" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="237" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="2" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="66" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="262"><net_src comp="257" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="263"><net_src comp="257" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="267"><net_src comp="70" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="272"><net_src comp="76" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="277"><net_src comp="82" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="282"><net_src comp="88" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="287"><net_src comp="94" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="292"><net_src comp="100" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="294"><net_src comp="289" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="298"><net_src comp="106" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="300"><net_src comp="295" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="301"><net_src comp="295" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="305"><net_src comp="112" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="307"><net_src comp="302" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="311"><net_src comp="173" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="316"><net_src comp="177" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="321"><net_src comp="189" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="136" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="327"><net_src comp="322" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="328"><net_src comp="322" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="329"><net_src comp="322" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="330"><net_src comp="322" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="334"><net_src comp="212" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="338"><net_src comp="216" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="220" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="347"><net_src comp="224" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="352"><net_src comp="161" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="357"><net_src comp="228" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="362"><net_src comp="242" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="152" pin=4"/></net>

<net id="367"><net_src comp="247" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="372"><net_src comp="252" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="141" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: image_out | {43 }
 - Input state : 
	Port: LinearContrastStretching_Pipeline_VITIS_LOOP_27_1 : image_in | {2 }
	Port: LinearContrastStretching_Pipeline_VITIS_LOOP_27_1 : sext_ln27 | {1 }
	Port: LinearContrastStretching_Pipeline_VITIS_LOOP_27_1 : sext_ln27_1 | {1 }
	Port: LinearContrastStretching_Pipeline_VITIS_LOOP_27_1 : image_length | {1 }
	Port: LinearContrastStretching_Pipeline_VITIS_LOOP_27_1 : low_new_threshold | {1 }
	Port: LinearContrastStretching_Pipeline_VITIS_LOOP_27_1 : low_threshold | {1 }
	Port: LinearContrastStretching_Pipeline_VITIS_LOOP_27_1 : high_threshold | {1 }
	Port: LinearContrastStretching_Pipeline_VITIS_LOOP_27_1 : sub4 | {1 }
	Port: LinearContrastStretching_Pipeline_VITIS_LOOP_27_1 : sub6 | {1 }
	Port: LinearContrastStretching_Pipeline_VITIS_LOOP_27_1 : high_new_threshold | {1 }
	Port: LinearContrastStretching_Pipeline_VITIS_LOOP_27_1 : sub10 | {1 }
	Port: LinearContrastStretching_Pipeline_VITIS_LOOP_27_1 : sub12 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		idx_1 : 1
		icmp_ln27 : 2
		add_ln27 : 2
		br_ln27 : 3
		store_ln27 : 3
	State 2
		before : 1
	State 3
		br_ln31 : 1
		br_ln35 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
		after_3 : 1
		after_2 : 1
	State 42
	State 43
		write_ln44 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|
| Operation|           Functional Unit          |   DSP   |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|
|          |             grp_fu_228             |    0    |   2283  |   1738  |
|   udiv   |             grp_fu_232             |    0    |   2283  |   1738  |
|          |             grp_fu_237             |    0    |   2283  |   1738  |
|----------|------------------------------------|---------|---------|---------|
|    mul   |             grp_fu_161             |    3    |   165   |    50   |
|          |             grp_fu_165             |    3    |   165   |    50   |
|----------|------------------------------------|---------|---------|---------|
|          |          icmp_ln27_fu_189          |    0    |    0    |    39   |
|   icmp   |          icmp_ln31_fu_212          |    0    |    0    |    39   |
|          |          icmp_ln35_fu_216          |    0    |    0    |    39   |
|----------|------------------------------------|---------|---------|---------|
|          |           add_ln27_fu_195          |    0    |    0    |    39   |
|    add   |           after_3_fu_242           |    0    |    0    |    39   |
|          |           after_2_fu_247           |    0    |    0    |    39   |
|----------|------------------------------------|---------|---------|---------|
|    sub   |           sub_ln41_fu_220          |    0    |    0    |    39   |
|          |           sub_ln37_fu_224          |    0    |    0    |    39   |
|----------|------------------------------------|---------|---------|---------|
|          |        sub12_read_read_fu_70       |    0    |    0    |    0    |
|          |        sub10_read_read_fu_76       |    0    |    0    |    0    |
|          | high_new_threshold_read_read_fu_82 |    0    |    0    |    0    |
|          |        sub6_read_read_fu_88        |    0    |    0    |    0    |
|          |        sub4_read_read_fu_94        |    0    |    0    |    0    |
|   read   |   high_threshold_read_read_fu_100  |    0    |    0    |    0    |
|          |   low_threshold_read_read_fu_106   |    0    |    0    |    0    |
|          | low_new_threshold_read_read_fu_112 |    0    |    0    |    0    |
|          |    image_length_read_read_fu_118   |    0    |    0    |    0    |
|          |    sext_ln27_1_read_read_fu_124    |    0    |    0    |    0    |
|          |     sext_ln27_read_read_fu_130     |    0    |    0    |    0    |
|          |         before_read_fu_136         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   write  |       write_ln44_write_fu_141      |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   sext   |       sext_ln27_1_cast_fu_173      |    0    |    0    |    0    |
|          |        sext_ln27_cast_fu_177       |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   Total  |                                    |    6    |   7179  |   5626  |
|----------|------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|        after_1_reg_149        |   32   |
|        after_2_reg_364        |   32   |
|        after_3_reg_359        |   32   |
|         after_reg_354         |   32   |
|         before_reg_322        |   32   |
|high_new_threshold_read_reg_274|   32   |
|  high_threshold_read_reg_289  |   32   |
|       icmp_ln27_reg_318       |    1   |
|       icmp_ln31_reg_331       |    1   |
|       icmp_ln35_reg_335       |    1   |
|          idx_reg_257          |   32   |
|     image_out_addr_reg_369    |   32   |
| low_new_threshold_read_reg_302|   32   |
|   low_threshold_read_reg_295  |   32   |
|        mul_ln33_reg_349       |   32   |
|            reg_169            |   32   |
|    sext_ln27_1_cast_reg_308   |   32   |
|     sext_ln27_cast_reg_313    |   32   |
|       sub10_read_reg_269      |   32   |
|       sub12_read_reg_264      |   32   |
|       sub4_read_reg_284       |   32   |
|       sub6_read_reg_279       |   32   |
|        sub_ln37_reg_344       |   32   |
|        sub_ln41_reg_339       |   32   |
+-------------------------------+--------+
|             Total             |   675  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_165 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_165 |  p1  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   128  ||  3.176  ||    18   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |  7179  |  5626  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   675  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    3   |  7854  |  5644  |
+-----------+--------+--------+--------+--------+
